
Command Parser.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006410  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000424  080065f0  080065f0  000165f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006a14  08006a14  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08006a14  08006a14  00016a14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006a1c  08006a1c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006a1c  08006a1c  00016a1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006a20  08006a20  00016a20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08006a24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000184  200001dc  08006c00  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000360  08006c00  00020360  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d8b4  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f4a  00000000  00000000  0002dac0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000aa8  00000000  00000000  0002fa10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009e0  00000000  00000000  000304b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c466  00000000  00000000  00030e98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cf93  00000000  00000000  0004d2fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b82d6  00000000  00000000  0005a291  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00112567  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003af0  00000000  00000000  001125b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001dc 	.word	0x200001dc
 80001fc:	00000000 	.word	0x00000000
 8000200:	080065d8 	.word	0x080065d8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e0 	.word	0x200001e0
 800021c:	080065d8 	.word	0x080065d8

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr

08000234 <strlen>:
 8000234:	4603      	mov	r3, r0
 8000236:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023a:	2a00      	cmp	r2, #0
 800023c:	d1fb      	bne.n	8000236 <strlen+0x2>
 800023e:	1a18      	subs	r0, r3, r0
 8000240:	3801      	subs	r0, #1
 8000242:	4770      	bx	lr
	...

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_dmul>:
 8000668:	b570      	push	{r4, r5, r6, lr}
 800066a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800066e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000676:	bf1d      	ittte	ne
 8000678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800067c:	ea94 0f0c 	teqne	r4, ip
 8000680:	ea95 0f0c 	teqne	r5, ip
 8000684:	f000 f8de 	bleq	8000844 <__aeabi_dmul+0x1dc>
 8000688:	442c      	add	r4, r5
 800068a:	ea81 0603 	eor.w	r6, r1, r3
 800068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800069a:	bf18      	it	ne
 800069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80006a8:	d038      	beq.n	800071c <__aeabi_dmul+0xb4>
 80006aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ae:	f04f 0500 	mov.w	r5, #0
 80006b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006be:	f04f 0600 	mov.w	r6, #0
 80006c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006c6:	f09c 0f00 	teq	ip, #0
 80006ca:	bf18      	it	ne
 80006cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006dc:	d204      	bcs.n	80006e8 <__aeabi_dmul+0x80>
 80006de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006e2:	416d      	adcs	r5, r5
 80006e4:	eb46 0606 	adc.w	r6, r6, r6
 80006e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000700:	bf88      	it	hi
 8000702:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000706:	d81e      	bhi.n	8000746 <__aeabi_dmul+0xde>
 8000708:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800070c:	bf08      	it	eq
 800070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000712:	f150 0000 	adcs.w	r0, r0, #0
 8000716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000720:	ea46 0101 	orr.w	r1, r6, r1
 8000724:	ea40 0002 	orr.w	r0, r0, r2
 8000728:	ea81 0103 	eor.w	r1, r1, r3
 800072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000730:	bfc2      	ittt	gt
 8000732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800073a:	bd70      	popgt	{r4, r5, r6, pc}
 800073c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000740:	f04f 0e00 	mov.w	lr, #0
 8000744:	3c01      	subs	r4, #1
 8000746:	f300 80ab 	bgt.w	80008a0 <__aeabi_dmul+0x238>
 800074a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800074e:	bfde      	ittt	le
 8000750:	2000      	movle	r0, #0
 8000752:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000756:	bd70      	pople	{r4, r5, r6, pc}
 8000758:	f1c4 0400 	rsb	r4, r4, #0
 800075c:	3c20      	subs	r4, #32
 800075e:	da35      	bge.n	80007cc <__aeabi_dmul+0x164>
 8000760:	340c      	adds	r4, #12
 8000762:	dc1b      	bgt.n	800079c <__aeabi_dmul+0x134>
 8000764:	f104 0414 	add.w	r4, r4, #20
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f305 	lsl.w	r3, r0, r5
 8000770:	fa20 f004 	lsr.w	r0, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000788:	fa21 f604 	lsr.w	r6, r1, r4
 800078c:	eb42 0106 	adc.w	r1, r2, r6
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 040c 	rsb	r4, r4, #12
 80007a0:	f1c4 0520 	rsb	r5, r4, #32
 80007a4:	fa00 f304 	lsl.w	r3, r0, r4
 80007a8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ac:	fa01 f204 	lsl.w	r2, r1, r4
 80007b0:	ea40 0002 	orr.w	r0, r0, r2
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007bc:	f141 0100 	adc.w	r1, r1, #0
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f1c4 0520 	rsb	r5, r4, #32
 80007d0:	fa00 f205 	lsl.w	r2, r0, r5
 80007d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d8:	fa20 f304 	lsr.w	r3, r0, r4
 80007dc:	fa01 f205 	lsl.w	r2, r1, r5
 80007e0:	ea43 0302 	orr.w	r3, r3, r2
 80007e4:	fa21 f004 	lsr.w	r0, r1, r4
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	fa21 f204 	lsr.w	r2, r1, r4
 80007f0:	ea20 0002 	bic.w	r0, r0, r2
 80007f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007fc:	bf08      	it	eq
 80007fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000802:	bd70      	pop	{r4, r5, r6, pc}
 8000804:	f094 0f00 	teq	r4, #0
 8000808:	d10f      	bne.n	800082a <__aeabi_dmul+0x1c2>
 800080a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800080e:	0040      	lsls	r0, r0, #1
 8000810:	eb41 0101 	adc.w	r1, r1, r1
 8000814:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3c01      	subeq	r4, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1a6>
 800081e:	ea41 0106 	orr.w	r1, r1, r6
 8000822:	f095 0f00 	teq	r5, #0
 8000826:	bf18      	it	ne
 8000828:	4770      	bxne	lr
 800082a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800082e:	0052      	lsls	r2, r2, #1
 8000830:	eb43 0303 	adc.w	r3, r3, r3
 8000834:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000838:	bf08      	it	eq
 800083a:	3d01      	subeq	r5, #1
 800083c:	d0f7      	beq.n	800082e <__aeabi_dmul+0x1c6>
 800083e:	ea43 0306 	orr.w	r3, r3, r6
 8000842:	4770      	bx	lr
 8000844:	ea94 0f0c 	teq	r4, ip
 8000848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800084c:	bf18      	it	ne
 800084e:	ea95 0f0c 	teqne	r5, ip
 8000852:	d00c      	beq.n	800086e <__aeabi_dmul+0x206>
 8000854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000858:	bf18      	it	ne
 800085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085e:	d1d1      	bne.n	8000804 <__aeabi_dmul+0x19c>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000868:	f04f 0000 	mov.w	r0, #0
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000872:	bf06      	itte	eq
 8000874:	4610      	moveq	r0, r2
 8000876:	4619      	moveq	r1, r3
 8000878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800087c:	d019      	beq.n	80008b2 <__aeabi_dmul+0x24a>
 800087e:	ea94 0f0c 	teq	r4, ip
 8000882:	d102      	bne.n	800088a <__aeabi_dmul+0x222>
 8000884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000888:	d113      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800088a:	ea95 0f0c 	teq	r5, ip
 800088e:	d105      	bne.n	800089c <__aeabi_dmul+0x234>
 8000890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000894:	bf1c      	itt	ne
 8000896:	4610      	movne	r0, r2
 8000898:	4619      	movne	r1, r3
 800089a:	d10a      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800089c:	ea81 0103 	eor.w	r1, r1, r3
 80008a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80008ac:	f04f 0000 	mov.w	r0, #0
 80008b0:	bd70      	pop	{r4, r5, r6, pc}
 80008b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <__aeabi_ddiv>:
 80008bc:	b570      	push	{r4, r5, r6, lr}
 80008be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ca:	bf1d      	ittte	ne
 80008cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008d0:	ea94 0f0c 	teqne	r4, ip
 80008d4:	ea95 0f0c 	teqne	r5, ip
 80008d8:	f000 f8a7 	bleq	8000a2a <__aeabi_ddiv+0x16e>
 80008dc:	eba4 0405 	sub.w	r4, r4, r5
 80008e0:	ea81 0e03 	eor.w	lr, r1, r3
 80008e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ec:	f000 8088 	beq.w	8000a00 <__aeabi_ddiv+0x144>
 80008f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000910:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000914:	429d      	cmp	r5, r3
 8000916:	bf08      	it	eq
 8000918:	4296      	cmpeq	r6, r2
 800091a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800091e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000922:	d202      	bcs.n	800092a <__aeabi_ddiv+0x6e>
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	1ab6      	subs	r6, r6, r2
 800092c:	eb65 0503 	sbc.w	r5, r5, r3
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800093a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000968:	085b      	lsrs	r3, r3, #1
 800096a:	ea4f 0232 	mov.w	r2, r2, rrx
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000998:	ea55 0e06 	orrs.w	lr, r5, r6
 800099c:	d018      	beq.n	80009d0 <__aeabi_ddiv+0x114>
 800099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009ba:	d1c0      	bne.n	800093e <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009c0:	d10b      	bne.n	80009da <__aeabi_ddiv+0x11e>
 80009c2:	ea41 0100 	orr.w	r1, r1, r0
 80009c6:	f04f 0000 	mov.w	r0, #0
 80009ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ce:	e7b6      	b.n	800093e <__aeabi_ddiv+0x82>
 80009d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009d4:	bf04      	itt	eq
 80009d6:	4301      	orreq	r1, r0
 80009d8:	2000      	moveq	r0, #0
 80009da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009de:	bf88      	it	hi
 80009e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009e4:	f63f aeaf 	bhi.w	8000746 <__aeabi_dmul+0xde>
 80009e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ec:	bf04      	itt	eq
 80009ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009f6:	f150 0000 	adcs.w	r0, r0, #0
 80009fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a0c:	bfc2      	ittt	gt
 8000a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a16:	bd70      	popgt	{r4, r5, r6, pc}
 8000a18:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a1c:	f04f 0e00 	mov.w	lr, #0
 8000a20:	3c01      	subs	r4, #1
 8000a22:	e690      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a24:	ea45 0e06 	orr.w	lr, r5, r6
 8000a28:	e68d      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a2e:	ea94 0f0c 	teq	r4, ip
 8000a32:	bf08      	it	eq
 8000a34:	ea95 0f0c 	teqeq	r5, ip
 8000a38:	f43f af3b 	beq.w	80008b2 <__aeabi_dmul+0x24a>
 8000a3c:	ea94 0f0c 	teq	r4, ip
 8000a40:	d10a      	bne.n	8000a58 <__aeabi_ddiv+0x19c>
 8000a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a46:	f47f af34 	bne.w	80008b2 <__aeabi_dmul+0x24a>
 8000a4a:	ea95 0f0c 	teq	r5, ip
 8000a4e:	f47f af25 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e72c      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a58:	ea95 0f0c 	teq	r5, ip
 8000a5c:	d106      	bne.n	8000a6c <__aeabi_ddiv+0x1b0>
 8000a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a62:	f43f aefd 	beq.w	8000860 <__aeabi_dmul+0x1f8>
 8000a66:	4610      	mov	r0, r2
 8000a68:	4619      	mov	r1, r3
 8000a6a:	e722      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a76:	f47f aec5 	bne.w	8000804 <__aeabi_dmul+0x19c>
 8000a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a7e:	f47f af0d 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a86:	f47f aeeb 	bne.w	8000860 <__aeabi_dmul+0x1f8>
 8000a8a:	e712      	b.n	80008b2 <__aeabi_dmul+0x24a>

08000a8c <__gedf2>:
 8000a8c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a90:	e006      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a92:	bf00      	nop

08000a94 <__ledf2>:
 8000a94:	f04f 0c01 	mov.w	ip, #1
 8000a98:	e002      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a9a:	bf00      	nop

08000a9c <__cmpdf2>:
 8000a9c:	f04f 0c01 	mov.w	ip, #1
 8000aa0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	bf18      	it	ne
 8000ab2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ab6:	d01b      	beq.n	8000af0 <__cmpdf2+0x54>
 8000ab8:	b001      	add	sp, #4
 8000aba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000abe:	bf0c      	ite	eq
 8000ac0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ac4:	ea91 0f03 	teqne	r1, r3
 8000ac8:	bf02      	ittt	eq
 8000aca:	ea90 0f02 	teqeq	r0, r2
 8000ace:	2000      	moveq	r0, #0
 8000ad0:	4770      	bxeq	lr
 8000ad2:	f110 0f00 	cmn.w	r0, #0
 8000ad6:	ea91 0f03 	teq	r1, r3
 8000ada:	bf58      	it	pl
 8000adc:	4299      	cmppl	r1, r3
 8000ade:	bf08      	it	eq
 8000ae0:	4290      	cmpeq	r0, r2
 8000ae2:	bf2c      	ite	cs
 8000ae4:	17d8      	asrcs	r0, r3, #31
 8000ae6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aea:	f040 0001 	orr.w	r0, r0, #1
 8000aee:	4770      	bx	lr
 8000af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d102      	bne.n	8000b00 <__cmpdf2+0x64>
 8000afa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afe:	d107      	bne.n	8000b10 <__cmpdf2+0x74>
 8000b00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b08:	d1d6      	bne.n	8000ab8 <__cmpdf2+0x1c>
 8000b0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0e:	d0d3      	beq.n	8000ab8 <__cmpdf2+0x1c>
 8000b10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdrcmple>:
 8000b18:	4684      	mov	ip, r0
 8000b1a:	4610      	mov	r0, r2
 8000b1c:	4662      	mov	r2, ip
 8000b1e:	468c      	mov	ip, r1
 8000b20:	4619      	mov	r1, r3
 8000b22:	4663      	mov	r3, ip
 8000b24:	e000      	b.n	8000b28 <__aeabi_cdcmpeq>
 8000b26:	bf00      	nop

08000b28 <__aeabi_cdcmpeq>:
 8000b28:	b501      	push	{r0, lr}
 8000b2a:	f7ff ffb7 	bl	8000a9c <__cmpdf2>
 8000b2e:	2800      	cmp	r0, #0
 8000b30:	bf48      	it	mi
 8000b32:	f110 0f00 	cmnmi.w	r0, #0
 8000b36:	bd01      	pop	{r0, pc}

08000b38 <__aeabi_dcmpeq>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff fff4 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b40:	bf0c      	ite	eq
 8000b42:	2001      	moveq	r0, #1
 8000b44:	2000      	movne	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmplt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffea 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmple>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffe0 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b68:	bf94      	ite	ls
 8000b6a:	2001      	movls	r0, #1
 8000b6c:	2000      	movhi	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpge>:
 8000b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b78:	f7ff ffce 	bl	8000b18 <__aeabi_cdrcmple>
 8000b7c:	bf94      	ite	ls
 8000b7e:	2001      	movls	r0, #1
 8000b80:	2000      	movhi	r0, #0
 8000b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b86:	bf00      	nop

08000b88 <__aeabi_dcmpgt>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff ffc4 	bl	8000b18 <__aeabi_cdrcmple>
 8000b90:	bf34      	ite	cc
 8000b92:	2001      	movcc	r0, #1
 8000b94:	2000      	movcs	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_dcmpun>:
 8000b9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x10>
 8000ba6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000baa:	d10a      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb4:	d102      	bne.n	8000bbc <__aeabi_dcmpun+0x20>
 8000bb6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bba:	d102      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	f04f 0001 	mov.w	r0, #1
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_d2iz>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d215      	bcs.n	8000bfe <__aeabi_d2iz+0x36>
 8000bd2:	d511      	bpl.n	8000bf8 <__aeabi_d2iz+0x30>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d912      	bls.n	8000c04 <__aeabi_d2iz+0x3c>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bee:	fa23 f002 	lsr.w	r0, r3, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	4240      	negne	r0, r0
 8000bf6:	4770      	bx	lr
 8000bf8:	f04f 0000 	mov.w	r0, #0
 8000bfc:	4770      	bx	lr
 8000bfe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c02:	d105      	bne.n	8000c10 <__aeabi_d2iz+0x48>
 8000c04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000c08:	bf08      	it	eq
 8000c0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <__aeabi_uldivmod>:
 8000c18:	b953      	cbnz	r3, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1a:	b94a      	cbnz	r2, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1c:	2900      	cmp	r1, #0
 8000c1e:	bf08      	it	eq
 8000c20:	2800      	cmpeq	r0, #0
 8000c22:	bf1c      	itt	ne
 8000c24:	f04f 31ff 	movne.w	r1, #4294967295
 8000c28:	f04f 30ff 	movne.w	r0, #4294967295
 8000c2c:	f000 b974 	b.w	8000f18 <__aeabi_idiv0>
 8000c30:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c34:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c38:	f000 f806 	bl	8000c48 <__udivmoddi4>
 8000c3c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c44:	b004      	add	sp, #16
 8000c46:	4770      	bx	lr

08000c48 <__udivmoddi4>:
 8000c48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c4c:	9d08      	ldr	r5, [sp, #32]
 8000c4e:	4604      	mov	r4, r0
 8000c50:	468e      	mov	lr, r1
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d14d      	bne.n	8000cf2 <__udivmoddi4+0xaa>
 8000c56:	428a      	cmp	r2, r1
 8000c58:	4694      	mov	ip, r2
 8000c5a:	d969      	bls.n	8000d30 <__udivmoddi4+0xe8>
 8000c5c:	fab2 f282 	clz	r2, r2
 8000c60:	b152      	cbz	r2, 8000c78 <__udivmoddi4+0x30>
 8000c62:	fa01 f302 	lsl.w	r3, r1, r2
 8000c66:	f1c2 0120 	rsb	r1, r2, #32
 8000c6a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c6e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c72:	ea41 0e03 	orr.w	lr, r1, r3
 8000c76:	4094      	lsls	r4, r2
 8000c78:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c7c:	0c21      	lsrs	r1, r4, #16
 8000c7e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c82:	fa1f f78c 	uxth.w	r7, ip
 8000c86:	fb08 e316 	mls	r3, r8, r6, lr
 8000c8a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c8e:	fb06 f107 	mul.w	r1, r6, r7
 8000c92:	4299      	cmp	r1, r3
 8000c94:	d90a      	bls.n	8000cac <__udivmoddi4+0x64>
 8000c96:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c9e:	f080 811f 	bcs.w	8000ee0 <__udivmoddi4+0x298>
 8000ca2:	4299      	cmp	r1, r3
 8000ca4:	f240 811c 	bls.w	8000ee0 <__udivmoddi4+0x298>
 8000ca8:	3e02      	subs	r6, #2
 8000caa:	4463      	add	r3, ip
 8000cac:	1a5b      	subs	r3, r3, r1
 8000cae:	b2a4      	uxth	r4, r4
 8000cb0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cb4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cb8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cbc:	fb00 f707 	mul.w	r7, r0, r7
 8000cc0:	42a7      	cmp	r7, r4
 8000cc2:	d90a      	bls.n	8000cda <__udivmoddi4+0x92>
 8000cc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cc8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ccc:	f080 810a 	bcs.w	8000ee4 <__udivmoddi4+0x29c>
 8000cd0:	42a7      	cmp	r7, r4
 8000cd2:	f240 8107 	bls.w	8000ee4 <__udivmoddi4+0x29c>
 8000cd6:	4464      	add	r4, ip
 8000cd8:	3802      	subs	r0, #2
 8000cda:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cde:	1be4      	subs	r4, r4, r7
 8000ce0:	2600      	movs	r6, #0
 8000ce2:	b11d      	cbz	r5, 8000cec <__udivmoddi4+0xa4>
 8000ce4:	40d4      	lsrs	r4, r2
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cec:	4631      	mov	r1, r6
 8000cee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cf2:	428b      	cmp	r3, r1
 8000cf4:	d909      	bls.n	8000d0a <__udivmoddi4+0xc2>
 8000cf6:	2d00      	cmp	r5, #0
 8000cf8:	f000 80ef 	beq.w	8000eda <__udivmoddi4+0x292>
 8000cfc:	2600      	movs	r6, #0
 8000cfe:	e9c5 0100 	strd	r0, r1, [r5]
 8000d02:	4630      	mov	r0, r6
 8000d04:	4631      	mov	r1, r6
 8000d06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d0a:	fab3 f683 	clz	r6, r3
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	d14a      	bne.n	8000da8 <__udivmoddi4+0x160>
 8000d12:	428b      	cmp	r3, r1
 8000d14:	d302      	bcc.n	8000d1c <__udivmoddi4+0xd4>
 8000d16:	4282      	cmp	r2, r0
 8000d18:	f200 80f9 	bhi.w	8000f0e <__udivmoddi4+0x2c6>
 8000d1c:	1a84      	subs	r4, r0, r2
 8000d1e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d22:	2001      	movs	r0, #1
 8000d24:	469e      	mov	lr, r3
 8000d26:	2d00      	cmp	r5, #0
 8000d28:	d0e0      	beq.n	8000cec <__udivmoddi4+0xa4>
 8000d2a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d2e:	e7dd      	b.n	8000cec <__udivmoddi4+0xa4>
 8000d30:	b902      	cbnz	r2, 8000d34 <__udivmoddi4+0xec>
 8000d32:	deff      	udf	#255	; 0xff
 8000d34:	fab2 f282 	clz	r2, r2
 8000d38:	2a00      	cmp	r2, #0
 8000d3a:	f040 8092 	bne.w	8000e62 <__udivmoddi4+0x21a>
 8000d3e:	eba1 010c 	sub.w	r1, r1, ip
 8000d42:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d46:	fa1f fe8c 	uxth.w	lr, ip
 8000d4a:	2601      	movs	r6, #1
 8000d4c:	0c20      	lsrs	r0, r4, #16
 8000d4e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d52:	fb07 1113 	mls	r1, r7, r3, r1
 8000d56:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d5a:	fb0e f003 	mul.w	r0, lr, r3
 8000d5e:	4288      	cmp	r0, r1
 8000d60:	d908      	bls.n	8000d74 <__udivmoddi4+0x12c>
 8000d62:	eb1c 0101 	adds.w	r1, ip, r1
 8000d66:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d6a:	d202      	bcs.n	8000d72 <__udivmoddi4+0x12a>
 8000d6c:	4288      	cmp	r0, r1
 8000d6e:	f200 80cb 	bhi.w	8000f08 <__udivmoddi4+0x2c0>
 8000d72:	4643      	mov	r3, r8
 8000d74:	1a09      	subs	r1, r1, r0
 8000d76:	b2a4      	uxth	r4, r4
 8000d78:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d7c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d80:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d84:	fb0e fe00 	mul.w	lr, lr, r0
 8000d88:	45a6      	cmp	lr, r4
 8000d8a:	d908      	bls.n	8000d9e <__udivmoddi4+0x156>
 8000d8c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d90:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d94:	d202      	bcs.n	8000d9c <__udivmoddi4+0x154>
 8000d96:	45a6      	cmp	lr, r4
 8000d98:	f200 80bb 	bhi.w	8000f12 <__udivmoddi4+0x2ca>
 8000d9c:	4608      	mov	r0, r1
 8000d9e:	eba4 040e 	sub.w	r4, r4, lr
 8000da2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000da6:	e79c      	b.n	8000ce2 <__udivmoddi4+0x9a>
 8000da8:	f1c6 0720 	rsb	r7, r6, #32
 8000dac:	40b3      	lsls	r3, r6
 8000dae:	fa22 fc07 	lsr.w	ip, r2, r7
 8000db2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000db6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dba:	fa01 f306 	lsl.w	r3, r1, r6
 8000dbe:	431c      	orrs	r4, r3
 8000dc0:	40f9      	lsrs	r1, r7
 8000dc2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dc6:	fa00 f306 	lsl.w	r3, r0, r6
 8000dca:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dce:	0c20      	lsrs	r0, r4, #16
 8000dd0:	fa1f fe8c 	uxth.w	lr, ip
 8000dd4:	fb09 1118 	mls	r1, r9, r8, r1
 8000dd8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ddc:	fb08 f00e 	mul.w	r0, r8, lr
 8000de0:	4288      	cmp	r0, r1
 8000de2:	fa02 f206 	lsl.w	r2, r2, r6
 8000de6:	d90b      	bls.n	8000e00 <__udivmoddi4+0x1b8>
 8000de8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dec:	f108 3aff 	add.w	sl, r8, #4294967295
 8000df0:	f080 8088 	bcs.w	8000f04 <__udivmoddi4+0x2bc>
 8000df4:	4288      	cmp	r0, r1
 8000df6:	f240 8085 	bls.w	8000f04 <__udivmoddi4+0x2bc>
 8000dfa:	f1a8 0802 	sub.w	r8, r8, #2
 8000dfe:	4461      	add	r1, ip
 8000e00:	1a09      	subs	r1, r1, r0
 8000e02:	b2a4      	uxth	r4, r4
 8000e04:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e08:	fb09 1110 	mls	r1, r9, r0, r1
 8000e0c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e10:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e14:	458e      	cmp	lr, r1
 8000e16:	d908      	bls.n	8000e2a <__udivmoddi4+0x1e2>
 8000e18:	eb1c 0101 	adds.w	r1, ip, r1
 8000e1c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e20:	d26c      	bcs.n	8000efc <__udivmoddi4+0x2b4>
 8000e22:	458e      	cmp	lr, r1
 8000e24:	d96a      	bls.n	8000efc <__udivmoddi4+0x2b4>
 8000e26:	3802      	subs	r0, #2
 8000e28:	4461      	add	r1, ip
 8000e2a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e2e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e32:	eba1 010e 	sub.w	r1, r1, lr
 8000e36:	42a1      	cmp	r1, r4
 8000e38:	46c8      	mov	r8, r9
 8000e3a:	46a6      	mov	lr, r4
 8000e3c:	d356      	bcc.n	8000eec <__udivmoddi4+0x2a4>
 8000e3e:	d053      	beq.n	8000ee8 <__udivmoddi4+0x2a0>
 8000e40:	b15d      	cbz	r5, 8000e5a <__udivmoddi4+0x212>
 8000e42:	ebb3 0208 	subs.w	r2, r3, r8
 8000e46:	eb61 010e 	sbc.w	r1, r1, lr
 8000e4a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e4e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e52:	40f1      	lsrs	r1, r6
 8000e54:	431f      	orrs	r7, r3
 8000e56:	e9c5 7100 	strd	r7, r1, [r5]
 8000e5a:	2600      	movs	r6, #0
 8000e5c:	4631      	mov	r1, r6
 8000e5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e62:	f1c2 0320 	rsb	r3, r2, #32
 8000e66:	40d8      	lsrs	r0, r3
 8000e68:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e6c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e70:	4091      	lsls	r1, r2
 8000e72:	4301      	orrs	r1, r0
 8000e74:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e78:	fa1f fe8c 	uxth.w	lr, ip
 8000e7c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e80:	fb07 3610 	mls	r6, r7, r0, r3
 8000e84:	0c0b      	lsrs	r3, r1, #16
 8000e86:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e8a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e8e:	429e      	cmp	r6, r3
 8000e90:	fa04 f402 	lsl.w	r4, r4, r2
 8000e94:	d908      	bls.n	8000ea8 <__udivmoddi4+0x260>
 8000e96:	eb1c 0303 	adds.w	r3, ip, r3
 8000e9a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e9e:	d22f      	bcs.n	8000f00 <__udivmoddi4+0x2b8>
 8000ea0:	429e      	cmp	r6, r3
 8000ea2:	d92d      	bls.n	8000f00 <__udivmoddi4+0x2b8>
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	4463      	add	r3, ip
 8000ea8:	1b9b      	subs	r3, r3, r6
 8000eaa:	b289      	uxth	r1, r1
 8000eac:	fbb3 f6f7 	udiv	r6, r3, r7
 8000eb0:	fb07 3316 	mls	r3, r7, r6, r3
 8000eb4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb8:	fb06 f30e 	mul.w	r3, r6, lr
 8000ebc:	428b      	cmp	r3, r1
 8000ebe:	d908      	bls.n	8000ed2 <__udivmoddi4+0x28a>
 8000ec0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec4:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ec8:	d216      	bcs.n	8000ef8 <__udivmoddi4+0x2b0>
 8000eca:	428b      	cmp	r3, r1
 8000ecc:	d914      	bls.n	8000ef8 <__udivmoddi4+0x2b0>
 8000ece:	3e02      	subs	r6, #2
 8000ed0:	4461      	add	r1, ip
 8000ed2:	1ac9      	subs	r1, r1, r3
 8000ed4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ed8:	e738      	b.n	8000d4c <__udivmoddi4+0x104>
 8000eda:	462e      	mov	r6, r5
 8000edc:	4628      	mov	r0, r5
 8000ede:	e705      	b.n	8000cec <__udivmoddi4+0xa4>
 8000ee0:	4606      	mov	r6, r0
 8000ee2:	e6e3      	b.n	8000cac <__udivmoddi4+0x64>
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	e6f8      	b.n	8000cda <__udivmoddi4+0x92>
 8000ee8:	454b      	cmp	r3, r9
 8000eea:	d2a9      	bcs.n	8000e40 <__udivmoddi4+0x1f8>
 8000eec:	ebb9 0802 	subs.w	r8, r9, r2
 8000ef0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ef4:	3801      	subs	r0, #1
 8000ef6:	e7a3      	b.n	8000e40 <__udivmoddi4+0x1f8>
 8000ef8:	4646      	mov	r6, r8
 8000efa:	e7ea      	b.n	8000ed2 <__udivmoddi4+0x28a>
 8000efc:	4620      	mov	r0, r4
 8000efe:	e794      	b.n	8000e2a <__udivmoddi4+0x1e2>
 8000f00:	4640      	mov	r0, r8
 8000f02:	e7d1      	b.n	8000ea8 <__udivmoddi4+0x260>
 8000f04:	46d0      	mov	r8, sl
 8000f06:	e77b      	b.n	8000e00 <__udivmoddi4+0x1b8>
 8000f08:	3b02      	subs	r3, #2
 8000f0a:	4461      	add	r1, ip
 8000f0c:	e732      	b.n	8000d74 <__udivmoddi4+0x12c>
 8000f0e:	4630      	mov	r0, r6
 8000f10:	e709      	b.n	8000d26 <__udivmoddi4+0xde>
 8000f12:	4464      	add	r4, ip
 8000f14:	3802      	subs	r0, #2
 8000f16:	e742      	b.n	8000d9e <__udivmoddi4+0x156>

08000f18 <__aeabi_idiv0>:
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop

08000f1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b084      	sub	sp, #16
 8000f20:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f22:	f000 fb80 	bl	8001626 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f26:	f000 f829 	bl	8000f7c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f2a:	f000 f8f1 	bl	8001110 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f2e:	f000 f8bd 	bl	80010ac <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000f32:	f000 f86f 	bl	8001014 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  // Testing the on-board LED with arguments
  char testOn[] = "ON";
 8000f36:	4a0f      	ldr	r2, [pc, #60]	; (8000f74 <main+0x58>)
 8000f38:	f107 030c 	add.w	r3, r7, #12
 8000f3c:	6812      	ldr	r2, [r2, #0]
 8000f3e:	4611      	mov	r1, r2
 8000f40:	8019      	strh	r1, [r3, #0]
 8000f42:	3302      	adds	r3, #2
 8000f44:	0c12      	lsrs	r2, r2, #16
 8000f46:	701a      	strb	r2, [r3, #0]
  char testOff[] = "OFF";
 8000f48:	4b0b      	ldr	r3, [pc, #44]	; (8000f78 <main+0x5c>)
 8000f4a:	60bb      	str	r3, [r7, #8]
  char* testArgs[2];
  testArgs[0] = testOn;
 8000f4c:	f107 030c 	add.w	r3, r7, #12
 8000f50:	603b      	str	r3, [r7, #0]
  testArgs[1] = testOff;
 8000f52:	f107 0308 	add.w	r3, r7, #8
 8000f56:	607b      	str	r3, [r7, #4]
  Set_LED(&testArgs[0]);
 8000f58:	463b      	mov	r3, r7
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f000 f918 	bl	8001190 <Set_LED>
  HAL_Delay(1000);
 8000f60:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f64:	f000 fbd0 	bl	8001708 <HAL_Delay>
  Set_LED(&testArgs[1]);
 8000f68:	463b      	mov	r3, r7
 8000f6a:	3304      	adds	r3, #4
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f000 f90f 	bl	8001190 <Set_LED>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f72:	e7fe      	b.n	8000f72 <main+0x56>
 8000f74:	080065f0 	.word	0x080065f0
 8000f78:	0046464f 	.word	0x0046464f

08000f7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b094      	sub	sp, #80	; 0x50
 8000f80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f82:	f107 0318 	add.w	r3, r7, #24
 8000f86:	2238      	movs	r2, #56	; 0x38
 8000f88:	2100      	movs	r1, #0
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f002 fe08 	bl	8003ba0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f90:	1d3b      	adds	r3, r7, #4
 8000f92:	2200      	movs	r2, #0
 8000f94:	601a      	str	r2, [r3, #0]
 8000f96:	605a      	str	r2, [r3, #4]
 8000f98:	609a      	str	r2, [r3, #8]
 8000f9a:	60da      	str	r2, [r3, #12]
 8000f9c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000f9e:	2000      	movs	r0, #0
 8000fa0:	f001 f838 	bl	8002014 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fa4:	2302      	movs	r3, #2
 8000fa6:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fa8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000fac:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fae:	2340      	movs	r3, #64	; 0x40
 8000fb0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fb2:	2302      	movs	r3, #2
 8000fb4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000fb6:	2302      	movs	r3, #2
 8000fb8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000fba:	2304      	movs	r3, #4
 8000fbc:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000fbe:	2355      	movs	r3, #85	; 0x55
 8000fc0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000fc2:	2302      	movs	r3, #2
 8000fc4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000fc6:	2302      	movs	r3, #2
 8000fc8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000fca:	2302      	movs	r3, #2
 8000fcc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fce:	f107 0318 	add.w	r3, r7, #24
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f001 f8c2 	bl	800215c <HAL_RCC_OscConfig>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d001      	beq.n	8000fe2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000fde:	f000 f907 	bl	80011f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fe2:	230f      	movs	r3, #15
 8000fe4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fe6:	2303      	movs	r3, #3
 8000fe8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fea:	2300      	movs	r3, #0
 8000fec:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000ff6:	1d3b      	adds	r3, r7, #4
 8000ff8:	2104      	movs	r1, #4
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f001 fbc6 	bl	800278c <HAL_RCC_ClockConfig>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001006:	f000 f8f3 	bl	80011f0 <Error_Handler>
  }
}
 800100a:	bf00      	nop
 800100c:	3750      	adds	r7, #80	; 0x50
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
	...

08001014 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001018:	4b22      	ldr	r3, [pc, #136]	; (80010a4 <MX_USART2_UART_Init+0x90>)
 800101a:	4a23      	ldr	r2, [pc, #140]	; (80010a8 <MX_USART2_UART_Init+0x94>)
 800101c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800101e:	4b21      	ldr	r3, [pc, #132]	; (80010a4 <MX_USART2_UART_Init+0x90>)
 8001020:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001024:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001026:	4b1f      	ldr	r3, [pc, #124]	; (80010a4 <MX_USART2_UART_Init+0x90>)
 8001028:	2200      	movs	r2, #0
 800102a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800102c:	4b1d      	ldr	r3, [pc, #116]	; (80010a4 <MX_USART2_UART_Init+0x90>)
 800102e:	2200      	movs	r2, #0
 8001030:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001032:	4b1c      	ldr	r3, [pc, #112]	; (80010a4 <MX_USART2_UART_Init+0x90>)
 8001034:	2200      	movs	r2, #0
 8001036:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001038:	4b1a      	ldr	r3, [pc, #104]	; (80010a4 <MX_USART2_UART_Init+0x90>)
 800103a:	220c      	movs	r2, #12
 800103c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800103e:	4b19      	ldr	r3, [pc, #100]	; (80010a4 <MX_USART2_UART_Init+0x90>)
 8001040:	2200      	movs	r2, #0
 8001042:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001044:	4b17      	ldr	r3, [pc, #92]	; (80010a4 <MX_USART2_UART_Init+0x90>)
 8001046:	2200      	movs	r2, #0
 8001048:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800104a:	4b16      	ldr	r3, [pc, #88]	; (80010a4 <MX_USART2_UART_Init+0x90>)
 800104c:	2200      	movs	r2, #0
 800104e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001050:	4b14      	ldr	r3, [pc, #80]	; (80010a4 <MX_USART2_UART_Init+0x90>)
 8001052:	2200      	movs	r2, #0
 8001054:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001056:	4b13      	ldr	r3, [pc, #76]	; (80010a4 <MX_USART2_UART_Init+0x90>)
 8001058:	2200      	movs	r2, #0
 800105a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800105c:	4811      	ldr	r0, [pc, #68]	; (80010a4 <MX_USART2_UART_Init+0x90>)
 800105e:	f001 ffa1 	bl	8002fa4 <HAL_UART_Init>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d001      	beq.n	800106c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001068:	f000 f8c2 	bl	80011f0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800106c:	2100      	movs	r1, #0
 800106e:	480d      	ldr	r0, [pc, #52]	; (80010a4 <MX_USART2_UART_Init+0x90>)
 8001070:	f002 fca2 	bl	80039b8 <HAL_UARTEx_SetTxFifoThreshold>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d001      	beq.n	800107e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800107a:	f000 f8b9 	bl	80011f0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800107e:	2100      	movs	r1, #0
 8001080:	4808      	ldr	r0, [pc, #32]	; (80010a4 <MX_USART2_UART_Init+0x90>)
 8001082:	f002 fcd7 	bl	8003a34 <HAL_UARTEx_SetRxFifoThreshold>
 8001086:	4603      	mov	r3, r0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d001      	beq.n	8001090 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800108c:	f000 f8b0 	bl	80011f0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001090:	4804      	ldr	r0, [pc, #16]	; (80010a4 <MX_USART2_UART_Init+0x90>)
 8001092:	f002 fc58 	bl	8003946 <HAL_UARTEx_DisableFifoMode>
 8001096:	4603      	mov	r3, r0
 8001098:	2b00      	cmp	r3, #0
 800109a:	d001      	beq.n	80010a0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800109c:	f000 f8a8 	bl	80011f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80010a0:	bf00      	nop
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	200001f8 	.word	0x200001f8
 80010a8:	40004400 	.word	0x40004400

080010ac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80010b2:	4b16      	ldr	r3, [pc, #88]	; (800110c <MX_DMA_Init+0x60>)
 80010b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80010b6:	4a15      	ldr	r2, [pc, #84]	; (800110c <MX_DMA_Init+0x60>)
 80010b8:	f043 0304 	orr.w	r3, r3, #4
 80010bc:	6493      	str	r3, [r2, #72]	; 0x48
 80010be:	4b13      	ldr	r3, [pc, #76]	; (800110c <MX_DMA_Init+0x60>)
 80010c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80010c2:	f003 0304 	and.w	r3, r3, #4
 80010c6:	607b      	str	r3, [r7, #4]
 80010c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80010ca:	4b10      	ldr	r3, [pc, #64]	; (800110c <MX_DMA_Init+0x60>)
 80010cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80010ce:	4a0f      	ldr	r2, [pc, #60]	; (800110c <MX_DMA_Init+0x60>)
 80010d0:	f043 0301 	orr.w	r3, r3, #1
 80010d4:	6493      	str	r3, [r2, #72]	; 0x48
 80010d6:	4b0d      	ldr	r3, [pc, #52]	; (800110c <MX_DMA_Init+0x60>)
 80010d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80010da:	f003 0301 	and.w	r3, r3, #1
 80010de:	603b      	str	r3, [r7, #0]
 80010e0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80010e2:	2200      	movs	r2, #0
 80010e4:	2100      	movs	r1, #0
 80010e6:	200b      	movs	r0, #11
 80010e8:	f000 fc0b 	bl	8001902 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80010ec:	200b      	movs	r0, #11
 80010ee:	f000 fc22 	bl	8001936 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80010f2:	2200      	movs	r2, #0
 80010f4:	2100      	movs	r1, #0
 80010f6:	200c      	movs	r0, #12
 80010f8:	f000 fc03 	bl	8001902 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80010fc:	200c      	movs	r0, #12
 80010fe:	f000 fc1a 	bl	8001936 <HAL_NVIC_EnableIRQ>

}
 8001102:	bf00      	nop
 8001104:	3708      	adds	r7, #8
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	40021000 	.word	0x40021000

08001110 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b088      	sub	sp, #32
 8001114:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001116:	f107 030c 	add.w	r3, r7, #12
 800111a:	2200      	movs	r2, #0
 800111c:	601a      	str	r2, [r3, #0]
 800111e:	605a      	str	r2, [r3, #4]
 8001120:	609a      	str	r2, [r3, #8]
 8001122:	60da      	str	r2, [r3, #12]
 8001124:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001126:	4b18      	ldr	r3, [pc, #96]	; (8001188 <MX_GPIO_Init+0x78>)
 8001128:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800112a:	4a17      	ldr	r2, [pc, #92]	; (8001188 <MX_GPIO_Init+0x78>)
 800112c:	f043 0301 	orr.w	r3, r3, #1
 8001130:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001132:	4b15      	ldr	r3, [pc, #84]	; (8001188 <MX_GPIO_Init+0x78>)
 8001134:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001136:	f003 0301 	and.w	r3, r3, #1
 800113a:	60bb      	str	r3, [r7, #8]
 800113c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800113e:	4b12      	ldr	r3, [pc, #72]	; (8001188 <MX_GPIO_Init+0x78>)
 8001140:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001142:	4a11      	ldr	r2, [pc, #68]	; (8001188 <MX_GPIO_Init+0x78>)
 8001144:	f043 0302 	orr.w	r3, r3, #2
 8001148:	64d3      	str	r3, [r2, #76]	; 0x4c
 800114a:	4b0f      	ldr	r3, [pc, #60]	; (8001188 <MX_GPIO_Init+0x78>)
 800114c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800114e:	f003 0302 	and.w	r3, r3, #2
 8001152:	607b      	str	r3, [r7, #4]
 8001154:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001156:	2200      	movs	r2, #0
 8001158:	f44f 7180 	mov.w	r1, #256	; 0x100
 800115c:	480b      	ldr	r0, [pc, #44]	; (800118c <MX_GPIO_Init+0x7c>)
 800115e:	f000 ff41 	bl	8001fe4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001162:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001166:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001168:	2301      	movs	r3, #1
 800116a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116c:	2300      	movs	r3, #0
 800116e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001170:	2300      	movs	r3, #0
 8001172:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001174:	f107 030c 	add.w	r3, r7, #12
 8001178:	4619      	mov	r1, r3
 800117a:	4804      	ldr	r0, [pc, #16]	; (800118c <MX_GPIO_Init+0x7c>)
 800117c:	f000 fdb0 	bl	8001ce0 <HAL_GPIO_Init>

}
 8001180:	bf00      	nop
 8001182:	3720      	adds	r7, #32
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	40021000 	.word	0x40021000
 800118c:	48000400 	.word	0x48000400

08001190 <Set_LED>:

/* USER CODE BEGIN 4 */
void Set_LED(char** Args)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b084      	sub	sp, #16
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
	GPIO_PinState state = GPIO_PIN_RESET;
 8001198:	2300      	movs	r3, #0
 800119a:	73fb      	strb	r3, [r7, #15]

	if (0 == strcmp(Args[0], "ON"))
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4910      	ldr	r1, [pc, #64]	; (80011e4 <Set_LED+0x54>)
 80011a2:	4618      	mov	r0, r3
 80011a4:	f7ff f83c 	bl	8000220 <strcmp>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d102      	bne.n	80011b4 <Set_LED+0x24>
	{
		state = GPIO_PIN_SET;
 80011ae:	2301      	movs	r3, #1
 80011b0:	73fb      	strb	r3, [r7, #15]
 80011b2:	e00a      	b.n	80011ca <Set_LED+0x3a>
	} else if (0 == strcmp(Args[0], "OFF"))
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	490b      	ldr	r1, [pc, #44]	; (80011e8 <Set_LED+0x58>)
 80011ba:	4618      	mov	r0, r3
 80011bc:	f7ff f830 	bl	8000220 <strcmp>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d109      	bne.n	80011da <Set_LED+0x4a>
	{
		state = GPIO_PIN_RESET;
 80011c6:	2300      	movs	r3, #0
 80011c8:	73fb      	strb	r3, [r7, #15]
	} else
	{
		return;
	}

	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, state);
 80011ca:	7bfb      	ldrb	r3, [r7, #15]
 80011cc:	461a      	mov	r2, r3
 80011ce:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011d2:	4806      	ldr	r0, [pc, #24]	; (80011ec <Set_LED+0x5c>)
 80011d4:	f000 ff06 	bl	8001fe4 <HAL_GPIO_WritePin>
 80011d8:	e000      	b.n	80011dc <Set_LED+0x4c>
		return;
 80011da:	bf00      	nop
}
 80011dc:	3710      	adds	r7, #16
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	080065f0 	.word	0x080065f0
 80011e8:	080065f4 	.word	0x080065f4
 80011ec:	48000400 	.word	0x48000400

080011f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011f4:	b672      	cpsid	i
}
 80011f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011f8:	e7fe      	b.n	80011f8 <Error_Handler+0x8>
	...

080011fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	b083      	sub	sp, #12
 8001200:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001202:	4b0f      	ldr	r3, [pc, #60]	; (8001240 <HAL_MspInit+0x44>)
 8001204:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001206:	4a0e      	ldr	r2, [pc, #56]	; (8001240 <HAL_MspInit+0x44>)
 8001208:	f043 0301 	orr.w	r3, r3, #1
 800120c:	6613      	str	r3, [r2, #96]	; 0x60
 800120e:	4b0c      	ldr	r3, [pc, #48]	; (8001240 <HAL_MspInit+0x44>)
 8001210:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001212:	f003 0301 	and.w	r3, r3, #1
 8001216:	607b      	str	r3, [r7, #4]
 8001218:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800121a:	4b09      	ldr	r3, [pc, #36]	; (8001240 <HAL_MspInit+0x44>)
 800121c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800121e:	4a08      	ldr	r2, [pc, #32]	; (8001240 <HAL_MspInit+0x44>)
 8001220:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001224:	6593      	str	r3, [r2, #88]	; 0x58
 8001226:	4b06      	ldr	r3, [pc, #24]	; (8001240 <HAL_MspInit+0x44>)
 8001228:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800122a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800122e:	603b      	str	r3, [r7, #0]
 8001230:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001232:	bf00      	nop
 8001234:	370c      	adds	r7, #12
 8001236:	46bd      	mov	sp, r7
 8001238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123c:	4770      	bx	lr
 800123e:	bf00      	nop
 8001240:	40021000 	.word	0x40021000

08001244 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b09a      	sub	sp, #104	; 0x68
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800124c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001250:	2200      	movs	r2, #0
 8001252:	601a      	str	r2, [r3, #0]
 8001254:	605a      	str	r2, [r3, #4]
 8001256:	609a      	str	r2, [r3, #8]
 8001258:	60da      	str	r2, [r3, #12]
 800125a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800125c:	f107 0310 	add.w	r3, r7, #16
 8001260:	2244      	movs	r2, #68	; 0x44
 8001262:	2100      	movs	r1, #0
 8001264:	4618      	mov	r0, r3
 8001266:	f002 fc9b 	bl	8003ba0 <memset>
  if(huart->Instance==USART2)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	4a48      	ldr	r2, [pc, #288]	; (8001390 <HAL_UART_MspInit+0x14c>)
 8001270:	4293      	cmp	r3, r2
 8001272:	f040 8089 	bne.w	8001388 <HAL_UART_MspInit+0x144>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001276:	2302      	movs	r3, #2
 8001278:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800127a:	2300      	movs	r3, #0
 800127c:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800127e:	f107 0310 	add.w	r3, r7, #16
 8001282:	4618      	mov	r0, r3
 8001284:	f001 fc9e 	bl	8002bc4 <HAL_RCCEx_PeriphCLKConfig>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d001      	beq.n	8001292 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800128e:	f7ff ffaf 	bl	80011f0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001292:	4b40      	ldr	r3, [pc, #256]	; (8001394 <HAL_UART_MspInit+0x150>)
 8001294:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001296:	4a3f      	ldr	r2, [pc, #252]	; (8001394 <HAL_UART_MspInit+0x150>)
 8001298:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800129c:	6593      	str	r3, [r2, #88]	; 0x58
 800129e:	4b3d      	ldr	r3, [pc, #244]	; (8001394 <HAL_UART_MspInit+0x150>)
 80012a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012a6:	60fb      	str	r3, [r7, #12]
 80012a8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012aa:	4b3a      	ldr	r3, [pc, #232]	; (8001394 <HAL_UART_MspInit+0x150>)
 80012ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012ae:	4a39      	ldr	r2, [pc, #228]	; (8001394 <HAL_UART_MspInit+0x150>)
 80012b0:	f043 0301 	orr.w	r3, r3, #1
 80012b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012b6:	4b37      	ldr	r3, [pc, #220]	; (8001394 <HAL_UART_MspInit+0x150>)
 80012b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012ba:	f003 0301 	and.w	r3, r3, #1
 80012be:	60bb      	str	r3, [r7, #8]
 80012c0:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 80012c2:	230c      	movs	r3, #12
 80012c4:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012c6:	2302      	movs	r3, #2
 80012c8:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ca:	2300      	movs	r3, #0
 80012cc:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ce:	2300      	movs	r3, #0
 80012d0:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80012d2:	2307      	movs	r3, #7
 80012d4:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012d6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80012da:	4619      	mov	r1, r3
 80012dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012e0:	f000 fcfe 	bl	8001ce0 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel1;
 80012e4:	4b2c      	ldr	r3, [pc, #176]	; (8001398 <HAL_UART_MspInit+0x154>)
 80012e6:	4a2d      	ldr	r2, [pc, #180]	; (800139c <HAL_UART_MspInit+0x158>)
 80012e8:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80012ea:	4b2b      	ldr	r3, [pc, #172]	; (8001398 <HAL_UART_MspInit+0x154>)
 80012ec:	221a      	movs	r2, #26
 80012ee:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80012f0:	4b29      	ldr	r3, [pc, #164]	; (8001398 <HAL_UART_MspInit+0x154>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80012f6:	4b28      	ldr	r3, [pc, #160]	; (8001398 <HAL_UART_MspInit+0x154>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80012fc:	4b26      	ldr	r3, [pc, #152]	; (8001398 <HAL_UART_MspInit+0x154>)
 80012fe:	2280      	movs	r2, #128	; 0x80
 8001300:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001302:	4b25      	ldr	r3, [pc, #148]	; (8001398 <HAL_UART_MspInit+0x154>)
 8001304:	2200      	movs	r2, #0
 8001306:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001308:	4b23      	ldr	r3, [pc, #140]	; (8001398 <HAL_UART_MspInit+0x154>)
 800130a:	2200      	movs	r2, #0
 800130c:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800130e:	4b22      	ldr	r3, [pc, #136]	; (8001398 <HAL_UART_MspInit+0x154>)
 8001310:	2200      	movs	r2, #0
 8001312:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001314:	4b20      	ldr	r3, [pc, #128]	; (8001398 <HAL_UART_MspInit+0x154>)
 8001316:	2200      	movs	r2, #0
 8001318:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800131a:	481f      	ldr	r0, [pc, #124]	; (8001398 <HAL_UART_MspInit+0x154>)
 800131c:	f000 fb26 	bl	800196c <HAL_DMA_Init>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d001      	beq.n	800132a <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 8001326:	f7ff ff63 	bl	80011f0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	4a1a      	ldr	r2, [pc, #104]	; (8001398 <HAL_UART_MspInit+0x154>)
 800132e:	67da      	str	r2, [r3, #124]	; 0x7c
 8001330:	4a19      	ldr	r2, [pc, #100]	; (8001398 <HAL_UART_MspInit+0x154>)
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel2;
 8001336:	4b1a      	ldr	r3, [pc, #104]	; (80013a0 <HAL_UART_MspInit+0x15c>)
 8001338:	4a1a      	ldr	r2, [pc, #104]	; (80013a4 <HAL_UART_MspInit+0x160>)
 800133a:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 800133c:	4b18      	ldr	r3, [pc, #96]	; (80013a0 <HAL_UART_MspInit+0x15c>)
 800133e:	221b      	movs	r2, #27
 8001340:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001342:	4b17      	ldr	r3, [pc, #92]	; (80013a0 <HAL_UART_MspInit+0x15c>)
 8001344:	2210      	movs	r2, #16
 8001346:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001348:	4b15      	ldr	r3, [pc, #84]	; (80013a0 <HAL_UART_MspInit+0x15c>)
 800134a:	2200      	movs	r2, #0
 800134c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800134e:	4b14      	ldr	r3, [pc, #80]	; (80013a0 <HAL_UART_MspInit+0x15c>)
 8001350:	2280      	movs	r2, #128	; 0x80
 8001352:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001354:	4b12      	ldr	r3, [pc, #72]	; (80013a0 <HAL_UART_MspInit+0x15c>)
 8001356:	2200      	movs	r2, #0
 8001358:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800135a:	4b11      	ldr	r3, [pc, #68]	; (80013a0 <HAL_UART_MspInit+0x15c>)
 800135c:	2200      	movs	r2, #0
 800135e:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001360:	4b0f      	ldr	r3, [pc, #60]	; (80013a0 <HAL_UART_MspInit+0x15c>)
 8001362:	2200      	movs	r2, #0
 8001364:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001366:	4b0e      	ldr	r3, [pc, #56]	; (80013a0 <HAL_UART_MspInit+0x15c>)
 8001368:	2200      	movs	r2, #0
 800136a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800136c:	480c      	ldr	r0, [pc, #48]	; (80013a0 <HAL_UART_MspInit+0x15c>)
 800136e:	f000 fafd 	bl	800196c <HAL_DMA_Init>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d001      	beq.n	800137c <HAL_UART_MspInit+0x138>
    {
      Error_Handler();
 8001378:	f7ff ff3a 	bl	80011f0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	4a08      	ldr	r2, [pc, #32]	; (80013a0 <HAL_UART_MspInit+0x15c>)
 8001380:	679a      	str	r2, [r3, #120]	; 0x78
 8001382:	4a07      	ldr	r2, [pc, #28]	; (80013a0 <HAL_UART_MspInit+0x15c>)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001388:	bf00      	nop
 800138a:	3768      	adds	r7, #104	; 0x68
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	40004400 	.word	0x40004400
 8001394:	40021000 	.word	0x40021000
 8001398:	20000288 	.word	0x20000288
 800139c:	40020008 	.word	0x40020008
 80013a0:	200002e8 	.word	0x200002e8
 80013a4:	4002001c 	.word	0x4002001c

080013a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80013ac:	e7fe      	b.n	80013ac <NMI_Handler+0x4>

080013ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013ae:	b480      	push	{r7}
 80013b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013b2:	e7fe      	b.n	80013b2 <HardFault_Handler+0x4>

080013b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013b8:	e7fe      	b.n	80013b8 <MemManage_Handler+0x4>

080013ba <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013ba:	b480      	push	{r7}
 80013bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013be:	e7fe      	b.n	80013be <BusFault_Handler+0x4>

080013c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013c4:	e7fe      	b.n	80013c4 <UsageFault_Handler+0x4>

080013c6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013c6:	b480      	push	{r7}
 80013c8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013ca:	bf00      	nop
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr

080013d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013d8:	bf00      	nop
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr

080013e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013e2:	b480      	push	{r7}
 80013e4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013e6:	bf00      	nop
 80013e8:	46bd      	mov	sp, r7
 80013ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ee:	4770      	bx	lr

080013f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013f4:	f000 f96a 	bl	80016cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013f8:	bf00      	nop
 80013fa:	bd80      	pop	{r7, pc}

080013fc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001400:	4802      	ldr	r0, [pc, #8]	; (800140c <DMA1_Channel1_IRQHandler+0x10>)
 8001402:	f000 fb5b 	bl	8001abc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001406:	bf00      	nop
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	20000288 	.word	0x20000288

08001410 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001414:	4802      	ldr	r0, [pc, #8]	; (8001420 <DMA1_Channel2_IRQHandler+0x10>)
 8001416:	f000 fb51 	bl	8001abc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800141a:	bf00      	nop
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	200002e8 	.word	0x200002e8

08001424 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001424:	b480      	push	{r7}
 8001426:	af00      	add	r7, sp, #0
	return 1;
 8001428:	2301      	movs	r3, #1
}
 800142a:	4618      	mov	r0, r3
 800142c:	46bd      	mov	sp, r7
 800142e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001432:	4770      	bx	lr

08001434 <_kill>:

int _kill(int pid, int sig)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b082      	sub	sp, #8
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
 800143c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800143e:	f002 fb85 	bl	8003b4c <__errno>
 8001442:	4603      	mov	r3, r0
 8001444:	2216      	movs	r2, #22
 8001446:	601a      	str	r2, [r3, #0]
	return -1;
 8001448:	f04f 33ff 	mov.w	r3, #4294967295
}
 800144c:	4618      	mov	r0, r3
 800144e:	3708      	adds	r7, #8
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}

08001454 <_exit>:

void _exit (int status)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800145c:	f04f 31ff 	mov.w	r1, #4294967295
 8001460:	6878      	ldr	r0, [r7, #4]
 8001462:	f7ff ffe7 	bl	8001434 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001466:	e7fe      	b.n	8001466 <_exit+0x12>

08001468 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b086      	sub	sp, #24
 800146c:	af00      	add	r7, sp, #0
 800146e:	60f8      	str	r0, [r7, #12]
 8001470:	60b9      	str	r1, [r7, #8]
 8001472:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001474:	2300      	movs	r3, #0
 8001476:	617b      	str	r3, [r7, #20]
 8001478:	e00a      	b.n	8001490 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800147a:	f3af 8000 	nop.w
 800147e:	4601      	mov	r1, r0
 8001480:	68bb      	ldr	r3, [r7, #8]
 8001482:	1c5a      	adds	r2, r3, #1
 8001484:	60ba      	str	r2, [r7, #8]
 8001486:	b2ca      	uxtb	r2, r1
 8001488:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800148a:	697b      	ldr	r3, [r7, #20]
 800148c:	3301      	adds	r3, #1
 800148e:	617b      	str	r3, [r7, #20]
 8001490:	697a      	ldr	r2, [r7, #20]
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	429a      	cmp	r2, r3
 8001496:	dbf0      	blt.n	800147a <_read+0x12>
	}

return len;
 8001498:	687b      	ldr	r3, [r7, #4]
}
 800149a:	4618      	mov	r0, r3
 800149c:	3718      	adds	r7, #24
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}

080014a2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80014a2:	b580      	push	{r7, lr}
 80014a4:	b086      	sub	sp, #24
 80014a6:	af00      	add	r7, sp, #0
 80014a8:	60f8      	str	r0, [r7, #12]
 80014aa:	60b9      	str	r1, [r7, #8]
 80014ac:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014ae:	2300      	movs	r3, #0
 80014b0:	617b      	str	r3, [r7, #20]
 80014b2:	e009      	b.n	80014c8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80014b4:	68bb      	ldr	r3, [r7, #8]
 80014b6:	1c5a      	adds	r2, r3, #1
 80014b8:	60ba      	str	r2, [r7, #8]
 80014ba:	781b      	ldrb	r3, [r3, #0]
 80014bc:	4618      	mov	r0, r3
 80014be:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014c2:	697b      	ldr	r3, [r7, #20]
 80014c4:	3301      	adds	r3, #1
 80014c6:	617b      	str	r3, [r7, #20]
 80014c8:	697a      	ldr	r2, [r7, #20]
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	429a      	cmp	r2, r3
 80014ce:	dbf1      	blt.n	80014b4 <_write+0x12>
	}
	return len;
 80014d0:	687b      	ldr	r3, [r7, #4]
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	3718      	adds	r7, #24
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}

080014da <_close>:

int _close(int file)
{
 80014da:	b480      	push	{r7}
 80014dc:	b083      	sub	sp, #12
 80014de:	af00      	add	r7, sp, #0
 80014e0:	6078      	str	r0, [r7, #4]
	return -1;
 80014e2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	370c      	adds	r7, #12
 80014ea:	46bd      	mov	sp, r7
 80014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f0:	4770      	bx	lr

080014f2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80014f2:	b480      	push	{r7}
 80014f4:	b083      	sub	sp, #12
 80014f6:	af00      	add	r7, sp, #0
 80014f8:	6078      	str	r0, [r7, #4]
 80014fa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001502:	605a      	str	r2, [r3, #4]
	return 0;
 8001504:	2300      	movs	r3, #0
}
 8001506:	4618      	mov	r0, r3
 8001508:	370c      	adds	r7, #12
 800150a:	46bd      	mov	sp, r7
 800150c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001510:	4770      	bx	lr

08001512 <_isatty>:

int _isatty(int file)
{
 8001512:	b480      	push	{r7}
 8001514:	b083      	sub	sp, #12
 8001516:	af00      	add	r7, sp, #0
 8001518:	6078      	str	r0, [r7, #4]
	return 1;
 800151a:	2301      	movs	r3, #1
}
 800151c:	4618      	mov	r0, r3
 800151e:	370c      	adds	r7, #12
 8001520:	46bd      	mov	sp, r7
 8001522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001526:	4770      	bx	lr

08001528 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001528:	b480      	push	{r7}
 800152a:	b085      	sub	sp, #20
 800152c:	af00      	add	r7, sp, #0
 800152e:	60f8      	str	r0, [r7, #12]
 8001530:	60b9      	str	r1, [r7, #8]
 8001532:	607a      	str	r2, [r7, #4]
	return 0;
 8001534:	2300      	movs	r3, #0
}
 8001536:	4618      	mov	r0, r3
 8001538:	3714      	adds	r7, #20
 800153a:	46bd      	mov	sp, r7
 800153c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001540:	4770      	bx	lr
	...

08001544 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b086      	sub	sp, #24
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800154c:	4a14      	ldr	r2, [pc, #80]	; (80015a0 <_sbrk+0x5c>)
 800154e:	4b15      	ldr	r3, [pc, #84]	; (80015a4 <_sbrk+0x60>)
 8001550:	1ad3      	subs	r3, r2, r3
 8001552:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001554:	697b      	ldr	r3, [r7, #20]
 8001556:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001558:	4b13      	ldr	r3, [pc, #76]	; (80015a8 <_sbrk+0x64>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d102      	bne.n	8001566 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001560:	4b11      	ldr	r3, [pc, #68]	; (80015a8 <_sbrk+0x64>)
 8001562:	4a12      	ldr	r2, [pc, #72]	; (80015ac <_sbrk+0x68>)
 8001564:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001566:	4b10      	ldr	r3, [pc, #64]	; (80015a8 <_sbrk+0x64>)
 8001568:	681a      	ldr	r2, [r3, #0]
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	4413      	add	r3, r2
 800156e:	693a      	ldr	r2, [r7, #16]
 8001570:	429a      	cmp	r2, r3
 8001572:	d207      	bcs.n	8001584 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001574:	f002 faea 	bl	8003b4c <__errno>
 8001578:	4603      	mov	r3, r0
 800157a:	220c      	movs	r2, #12
 800157c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800157e:	f04f 33ff 	mov.w	r3, #4294967295
 8001582:	e009      	b.n	8001598 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001584:	4b08      	ldr	r3, [pc, #32]	; (80015a8 <_sbrk+0x64>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800158a:	4b07      	ldr	r3, [pc, #28]	; (80015a8 <_sbrk+0x64>)
 800158c:	681a      	ldr	r2, [r3, #0]
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	4413      	add	r3, r2
 8001592:	4a05      	ldr	r2, [pc, #20]	; (80015a8 <_sbrk+0x64>)
 8001594:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001596:	68fb      	ldr	r3, [r7, #12]
}
 8001598:	4618      	mov	r0, r3
 800159a:	3718      	adds	r7, #24
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	20008000 	.word	0x20008000
 80015a4:	00000400 	.word	0x00000400
 80015a8:	20000348 	.word	0x20000348
 80015ac:	20000360 	.word	0x20000360

080015b0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80015b4:	4b06      	ldr	r3, [pc, #24]	; (80015d0 <SystemInit+0x20>)
 80015b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80015ba:	4a05      	ldr	r2, [pc, #20]	; (80015d0 <SystemInit+0x20>)
 80015bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80015c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015c4:	bf00      	nop
 80015c6:	46bd      	mov	sp, r7
 80015c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015cc:	4770      	bx	lr
 80015ce:	bf00      	nop
 80015d0:	e000ed00 	.word	0xe000ed00

080015d4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80015d4:	480d      	ldr	r0, [pc, #52]	; (800160c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80015d6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015d8:	480d      	ldr	r0, [pc, #52]	; (8001610 <LoopForever+0x6>)
  ldr r1, =_edata
 80015da:	490e      	ldr	r1, [pc, #56]	; (8001614 <LoopForever+0xa>)
  ldr r2, =_sidata
 80015dc:	4a0e      	ldr	r2, [pc, #56]	; (8001618 <LoopForever+0xe>)
  movs r3, #0
 80015de:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80015e0:	e002      	b.n	80015e8 <LoopCopyDataInit>

080015e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015e6:	3304      	adds	r3, #4

080015e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015ec:	d3f9      	bcc.n	80015e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015ee:	4a0b      	ldr	r2, [pc, #44]	; (800161c <LoopForever+0x12>)
  ldr r4, =_ebss
 80015f0:	4c0b      	ldr	r4, [pc, #44]	; (8001620 <LoopForever+0x16>)
  movs r3, #0
 80015f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015f4:	e001      	b.n	80015fa <LoopFillZerobss>

080015f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015f8:	3204      	adds	r2, #4

080015fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015fc:	d3fb      	bcc.n	80015f6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80015fe:	f7ff ffd7 	bl	80015b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001602:	f002 faa9 	bl	8003b58 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001606:	f7ff fc89 	bl	8000f1c <main>

0800160a <LoopForever>:

LoopForever:
    b LoopForever
 800160a:	e7fe      	b.n	800160a <LoopForever>
  ldr   r0, =_estack
 800160c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001610:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001614:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001618:	08006a24 	.word	0x08006a24
  ldr r2, =_sbss
 800161c:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001620:	20000360 	.word	0x20000360

08001624 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001624:	e7fe      	b.n	8001624 <ADC1_2_IRQHandler>

08001626 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001626:	b580      	push	{r7, lr}
 8001628:	b082      	sub	sp, #8
 800162a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800162c:	2300      	movs	r3, #0
 800162e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001630:	2003      	movs	r0, #3
 8001632:	f000 f95b 	bl	80018ec <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001636:	2000      	movs	r0, #0
 8001638:	f000 f80e 	bl	8001658 <HAL_InitTick>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d002      	beq.n	8001648 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001642:	2301      	movs	r3, #1
 8001644:	71fb      	strb	r3, [r7, #7]
 8001646:	e001      	b.n	800164c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001648:	f7ff fdd8 	bl	80011fc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800164c:	79fb      	ldrb	r3, [r7, #7]

}
 800164e:	4618      	mov	r0, r3
 8001650:	3708      	adds	r7, #8
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
	...

08001658 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b084      	sub	sp, #16
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001660:	2300      	movs	r3, #0
 8001662:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001664:	4b16      	ldr	r3, [pc, #88]	; (80016c0 <HAL_InitTick+0x68>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d022      	beq.n	80016b2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800166c:	4b15      	ldr	r3, [pc, #84]	; (80016c4 <HAL_InitTick+0x6c>)
 800166e:	681a      	ldr	r2, [r3, #0]
 8001670:	4b13      	ldr	r3, [pc, #76]	; (80016c0 <HAL_InitTick+0x68>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001678:	fbb1 f3f3 	udiv	r3, r1, r3
 800167c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001680:	4618      	mov	r0, r3
 8001682:	f000 f966 	bl	8001952 <HAL_SYSTICK_Config>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d10f      	bne.n	80016ac <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	2b0f      	cmp	r3, #15
 8001690:	d809      	bhi.n	80016a6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001692:	2200      	movs	r2, #0
 8001694:	6879      	ldr	r1, [r7, #4]
 8001696:	f04f 30ff 	mov.w	r0, #4294967295
 800169a:	f000 f932 	bl	8001902 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800169e:	4a0a      	ldr	r2, [pc, #40]	; (80016c8 <HAL_InitTick+0x70>)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	6013      	str	r3, [r2, #0]
 80016a4:	e007      	b.n	80016b6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80016a6:	2301      	movs	r3, #1
 80016a8:	73fb      	strb	r3, [r7, #15]
 80016aa:	e004      	b.n	80016b6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80016ac:	2301      	movs	r3, #1
 80016ae:	73fb      	strb	r3, [r7, #15]
 80016b0:	e001      	b.n	80016b6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80016b2:	2301      	movs	r3, #1
 80016b4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80016b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80016b8:	4618      	mov	r0, r3
 80016ba:	3710      	adds	r7, #16
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	20000008 	.word	0x20000008
 80016c4:	20000000 	.word	0x20000000
 80016c8:	20000004 	.word	0x20000004

080016cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016d0:	4b05      	ldr	r3, [pc, #20]	; (80016e8 <HAL_IncTick+0x1c>)
 80016d2:	681a      	ldr	r2, [r3, #0]
 80016d4:	4b05      	ldr	r3, [pc, #20]	; (80016ec <HAL_IncTick+0x20>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4413      	add	r3, r2
 80016da:	4a03      	ldr	r2, [pc, #12]	; (80016e8 <HAL_IncTick+0x1c>)
 80016dc:	6013      	str	r3, [r2, #0]
}
 80016de:	bf00      	nop
 80016e0:	46bd      	mov	sp, r7
 80016e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e6:	4770      	bx	lr
 80016e8:	2000034c 	.word	0x2000034c
 80016ec:	20000008 	.word	0x20000008

080016f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0
  return uwTick;
 80016f4:	4b03      	ldr	r3, [pc, #12]	; (8001704 <HAL_GetTick+0x14>)
 80016f6:	681b      	ldr	r3, [r3, #0]
}
 80016f8:	4618      	mov	r0, r3
 80016fa:	46bd      	mov	sp, r7
 80016fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001700:	4770      	bx	lr
 8001702:	bf00      	nop
 8001704:	2000034c 	.word	0x2000034c

08001708 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b084      	sub	sp, #16
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001710:	f7ff ffee 	bl	80016f0 <HAL_GetTick>
 8001714:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001720:	d004      	beq.n	800172c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001722:	4b09      	ldr	r3, [pc, #36]	; (8001748 <HAL_Delay+0x40>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	68fa      	ldr	r2, [r7, #12]
 8001728:	4413      	add	r3, r2
 800172a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800172c:	bf00      	nop
 800172e:	f7ff ffdf 	bl	80016f0 <HAL_GetTick>
 8001732:	4602      	mov	r2, r0
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	1ad3      	subs	r3, r2, r3
 8001738:	68fa      	ldr	r2, [r7, #12]
 800173a:	429a      	cmp	r2, r3
 800173c:	d8f7      	bhi.n	800172e <HAL_Delay+0x26>
  {
  }
}
 800173e:	bf00      	nop
 8001740:	bf00      	nop
 8001742:	3710      	adds	r7, #16
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}
 8001748:	20000008 	.word	0x20000008

0800174c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800174c:	b480      	push	{r7}
 800174e:	b085      	sub	sp, #20
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	f003 0307 	and.w	r3, r3, #7
 800175a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800175c:	4b0c      	ldr	r3, [pc, #48]	; (8001790 <__NVIC_SetPriorityGrouping+0x44>)
 800175e:	68db      	ldr	r3, [r3, #12]
 8001760:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001762:	68ba      	ldr	r2, [r7, #8]
 8001764:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001768:	4013      	ands	r3, r2
 800176a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001770:	68bb      	ldr	r3, [r7, #8]
 8001772:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001774:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001778:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800177c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800177e:	4a04      	ldr	r2, [pc, #16]	; (8001790 <__NVIC_SetPriorityGrouping+0x44>)
 8001780:	68bb      	ldr	r3, [r7, #8]
 8001782:	60d3      	str	r3, [r2, #12]
}
 8001784:	bf00      	nop
 8001786:	3714      	adds	r7, #20
 8001788:	46bd      	mov	sp, r7
 800178a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178e:	4770      	bx	lr
 8001790:	e000ed00 	.word	0xe000ed00

08001794 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001794:	b480      	push	{r7}
 8001796:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001798:	4b04      	ldr	r3, [pc, #16]	; (80017ac <__NVIC_GetPriorityGrouping+0x18>)
 800179a:	68db      	ldr	r3, [r3, #12]
 800179c:	0a1b      	lsrs	r3, r3, #8
 800179e:	f003 0307 	and.w	r3, r3, #7
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	46bd      	mov	sp, r7
 80017a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017aa:	4770      	bx	lr
 80017ac:	e000ed00 	.word	0xe000ed00

080017b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b083      	sub	sp, #12
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	4603      	mov	r3, r0
 80017b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	db0b      	blt.n	80017da <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017c2:	79fb      	ldrb	r3, [r7, #7]
 80017c4:	f003 021f 	and.w	r2, r3, #31
 80017c8:	4907      	ldr	r1, [pc, #28]	; (80017e8 <__NVIC_EnableIRQ+0x38>)
 80017ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ce:	095b      	lsrs	r3, r3, #5
 80017d0:	2001      	movs	r0, #1
 80017d2:	fa00 f202 	lsl.w	r2, r0, r2
 80017d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80017da:	bf00      	nop
 80017dc:	370c      	adds	r7, #12
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr
 80017e6:	bf00      	nop
 80017e8:	e000e100 	.word	0xe000e100

080017ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b083      	sub	sp, #12
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	4603      	mov	r3, r0
 80017f4:	6039      	str	r1, [r7, #0]
 80017f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	db0a      	blt.n	8001816 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	b2da      	uxtb	r2, r3
 8001804:	490c      	ldr	r1, [pc, #48]	; (8001838 <__NVIC_SetPriority+0x4c>)
 8001806:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800180a:	0112      	lsls	r2, r2, #4
 800180c:	b2d2      	uxtb	r2, r2
 800180e:	440b      	add	r3, r1
 8001810:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001814:	e00a      	b.n	800182c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	b2da      	uxtb	r2, r3
 800181a:	4908      	ldr	r1, [pc, #32]	; (800183c <__NVIC_SetPriority+0x50>)
 800181c:	79fb      	ldrb	r3, [r7, #7]
 800181e:	f003 030f 	and.w	r3, r3, #15
 8001822:	3b04      	subs	r3, #4
 8001824:	0112      	lsls	r2, r2, #4
 8001826:	b2d2      	uxtb	r2, r2
 8001828:	440b      	add	r3, r1
 800182a:	761a      	strb	r2, [r3, #24]
}
 800182c:	bf00      	nop
 800182e:	370c      	adds	r7, #12
 8001830:	46bd      	mov	sp, r7
 8001832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001836:	4770      	bx	lr
 8001838:	e000e100 	.word	0xe000e100
 800183c:	e000ed00 	.word	0xe000ed00

08001840 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001840:	b480      	push	{r7}
 8001842:	b089      	sub	sp, #36	; 0x24
 8001844:	af00      	add	r7, sp, #0
 8001846:	60f8      	str	r0, [r7, #12]
 8001848:	60b9      	str	r1, [r7, #8]
 800184a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	f003 0307 	and.w	r3, r3, #7
 8001852:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001854:	69fb      	ldr	r3, [r7, #28]
 8001856:	f1c3 0307 	rsb	r3, r3, #7
 800185a:	2b04      	cmp	r3, #4
 800185c:	bf28      	it	cs
 800185e:	2304      	movcs	r3, #4
 8001860:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001862:	69fb      	ldr	r3, [r7, #28]
 8001864:	3304      	adds	r3, #4
 8001866:	2b06      	cmp	r3, #6
 8001868:	d902      	bls.n	8001870 <NVIC_EncodePriority+0x30>
 800186a:	69fb      	ldr	r3, [r7, #28]
 800186c:	3b03      	subs	r3, #3
 800186e:	e000      	b.n	8001872 <NVIC_EncodePriority+0x32>
 8001870:	2300      	movs	r3, #0
 8001872:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001874:	f04f 32ff 	mov.w	r2, #4294967295
 8001878:	69bb      	ldr	r3, [r7, #24]
 800187a:	fa02 f303 	lsl.w	r3, r2, r3
 800187e:	43da      	mvns	r2, r3
 8001880:	68bb      	ldr	r3, [r7, #8]
 8001882:	401a      	ands	r2, r3
 8001884:	697b      	ldr	r3, [r7, #20]
 8001886:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001888:	f04f 31ff 	mov.w	r1, #4294967295
 800188c:	697b      	ldr	r3, [r7, #20]
 800188e:	fa01 f303 	lsl.w	r3, r1, r3
 8001892:	43d9      	mvns	r1, r3
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001898:	4313      	orrs	r3, r2
         );
}
 800189a:	4618      	mov	r0, r3
 800189c:	3724      	adds	r7, #36	; 0x24
 800189e:	46bd      	mov	sp, r7
 80018a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a4:	4770      	bx	lr
	...

080018a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b082      	sub	sp, #8
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	3b01      	subs	r3, #1
 80018b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018b8:	d301      	bcc.n	80018be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018ba:	2301      	movs	r3, #1
 80018bc:	e00f      	b.n	80018de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018be:	4a0a      	ldr	r2, [pc, #40]	; (80018e8 <SysTick_Config+0x40>)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	3b01      	subs	r3, #1
 80018c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018c6:	210f      	movs	r1, #15
 80018c8:	f04f 30ff 	mov.w	r0, #4294967295
 80018cc:	f7ff ff8e 	bl	80017ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018d0:	4b05      	ldr	r3, [pc, #20]	; (80018e8 <SysTick_Config+0x40>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018d6:	4b04      	ldr	r3, [pc, #16]	; (80018e8 <SysTick_Config+0x40>)
 80018d8:	2207      	movs	r2, #7
 80018da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018dc:	2300      	movs	r3, #0
}
 80018de:	4618      	mov	r0, r3
 80018e0:	3708      	adds	r7, #8
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	e000e010 	.word	0xe000e010

080018ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b082      	sub	sp, #8
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018f4:	6878      	ldr	r0, [r7, #4]
 80018f6:	f7ff ff29 	bl	800174c <__NVIC_SetPriorityGrouping>
}
 80018fa:	bf00      	nop
 80018fc:	3708      	adds	r7, #8
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}

08001902 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001902:	b580      	push	{r7, lr}
 8001904:	b086      	sub	sp, #24
 8001906:	af00      	add	r7, sp, #0
 8001908:	4603      	mov	r3, r0
 800190a:	60b9      	str	r1, [r7, #8]
 800190c:	607a      	str	r2, [r7, #4]
 800190e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001910:	f7ff ff40 	bl	8001794 <__NVIC_GetPriorityGrouping>
 8001914:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001916:	687a      	ldr	r2, [r7, #4]
 8001918:	68b9      	ldr	r1, [r7, #8]
 800191a:	6978      	ldr	r0, [r7, #20]
 800191c:	f7ff ff90 	bl	8001840 <NVIC_EncodePriority>
 8001920:	4602      	mov	r2, r0
 8001922:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001926:	4611      	mov	r1, r2
 8001928:	4618      	mov	r0, r3
 800192a:	f7ff ff5f 	bl	80017ec <__NVIC_SetPriority>
}
 800192e:	bf00      	nop
 8001930:	3718      	adds	r7, #24
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}

08001936 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001936:	b580      	push	{r7, lr}
 8001938:	b082      	sub	sp, #8
 800193a:	af00      	add	r7, sp, #0
 800193c:	4603      	mov	r3, r0
 800193e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001940:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001944:	4618      	mov	r0, r3
 8001946:	f7ff ff33 	bl	80017b0 <__NVIC_EnableIRQ>
}
 800194a:	bf00      	nop
 800194c:	3708      	adds	r7, #8
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}

08001952 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001952:	b580      	push	{r7, lr}
 8001954:	b082      	sub	sp, #8
 8001956:	af00      	add	r7, sp, #0
 8001958:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800195a:	6878      	ldr	r0, [r7, #4]
 800195c:	f7ff ffa4 	bl	80018a8 <SysTick_Config>
 8001960:	4603      	mov	r3, r0
}
 8001962:	4618      	mov	r0, r3
 8001964:	3708      	adds	r7, #8
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}
	...

0800196c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b084      	sub	sp, #16
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d101      	bne.n	800197e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800197a:	2301      	movs	r3, #1
 800197c:	e08d      	b.n	8001a9a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	461a      	mov	r2, r3
 8001984:	4b47      	ldr	r3, [pc, #284]	; (8001aa4 <HAL_DMA_Init+0x138>)
 8001986:	429a      	cmp	r2, r3
 8001988:	d80f      	bhi.n	80019aa <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	461a      	mov	r2, r3
 8001990:	4b45      	ldr	r3, [pc, #276]	; (8001aa8 <HAL_DMA_Init+0x13c>)
 8001992:	4413      	add	r3, r2
 8001994:	4a45      	ldr	r2, [pc, #276]	; (8001aac <HAL_DMA_Init+0x140>)
 8001996:	fba2 2303 	umull	r2, r3, r2, r3
 800199a:	091b      	lsrs	r3, r3, #4
 800199c:	009a      	lsls	r2, r3, #2
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	4a42      	ldr	r2, [pc, #264]	; (8001ab0 <HAL_DMA_Init+0x144>)
 80019a6:	641a      	str	r2, [r3, #64]	; 0x40
 80019a8:	e00e      	b.n	80019c8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	461a      	mov	r2, r3
 80019b0:	4b40      	ldr	r3, [pc, #256]	; (8001ab4 <HAL_DMA_Init+0x148>)
 80019b2:	4413      	add	r3, r2
 80019b4:	4a3d      	ldr	r2, [pc, #244]	; (8001aac <HAL_DMA_Init+0x140>)
 80019b6:	fba2 2303 	umull	r2, r3, r2, r3
 80019ba:	091b      	lsrs	r3, r3, #4
 80019bc:	009a      	lsls	r2, r3, #2
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	4a3c      	ldr	r2, [pc, #240]	; (8001ab8 <HAL_DMA_Init+0x14c>)
 80019c6:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2202      	movs	r2, #2
 80019cc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80019de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80019e2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80019ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	691b      	ldr	r3, [r3, #16]
 80019f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	699b      	ldr	r3, [r3, #24]
 80019fe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a04:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6a1b      	ldr	r3, [r3, #32]
 8001a0a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001a0c:	68fa      	ldr	r2, [r7, #12]
 8001a0e:	4313      	orrs	r3, r2
 8001a10:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	68fa      	ldr	r2, [r7, #12]
 8001a18:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001a1a:	6878      	ldr	r0, [r7, #4]
 8001a1c:	f000 f8fe 	bl	8001c1c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	689b      	ldr	r3, [r3, #8]
 8001a24:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001a28:	d102      	bne.n	8001a30 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	685a      	ldr	r2, [r3, #4]
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001a38:	b2d2      	uxtb	r2, r2
 8001a3a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a40:	687a      	ldr	r2, [r7, #4]
 8001a42:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001a44:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d010      	beq.n	8001a70 <HAL_DMA_Init+0x104>
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	2b04      	cmp	r3, #4
 8001a54:	d80c      	bhi.n	8001a70 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001a56:	6878      	ldr	r0, [r7, #4]
 8001a58:	f000 f91e 	bl	8001c98 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a60:	2200      	movs	r2, #0
 8001a62:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a68:	687a      	ldr	r2, [r7, #4]
 8001a6a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001a6c:	605a      	str	r2, [r3, #4]
 8001a6e:	e008      	b.n	8001a82 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	2200      	movs	r2, #0
 8001a74:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	2200      	movs	r2, #0
 8001a7a:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	2200      	movs	r2, #0
 8001a80:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	2200      	movs	r2, #0
 8001a86:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2201      	movs	r2, #1
 8001a8c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2200      	movs	r2, #0
 8001a94:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8001a98:	2300      	movs	r3, #0
}
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	3710      	adds	r7, #16
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	40020407 	.word	0x40020407
 8001aa8:	bffdfff8 	.word	0xbffdfff8
 8001aac:	cccccccd 	.word	0xcccccccd
 8001ab0:	40020000 	.word	0x40020000
 8001ab4:	bffdfbf8 	.word	0xbffdfbf8
 8001ab8:	40020400 	.word	0x40020400

08001abc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b084      	sub	sp, #16
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ad8:	f003 031f 	and.w	r3, r3, #31
 8001adc:	2204      	movs	r2, #4
 8001ade:	409a      	lsls	r2, r3
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	4013      	ands	r3, r2
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d026      	beq.n	8001b36 <HAL_DMA_IRQHandler+0x7a>
 8001ae8:	68bb      	ldr	r3, [r7, #8]
 8001aea:	f003 0304 	and.w	r3, r3, #4
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d021      	beq.n	8001b36 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f003 0320 	and.w	r3, r3, #32
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d107      	bne.n	8001b10 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	681a      	ldr	r2, [r3, #0]
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f022 0204 	bic.w	r2, r2, #4
 8001b0e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b14:	f003 021f 	and.w	r2, r3, #31
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b1c:	2104      	movs	r1, #4
 8001b1e:	fa01 f202 	lsl.w	r2, r1, r2
 8001b22:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d071      	beq.n	8001c10 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b30:	6878      	ldr	r0, [r7, #4]
 8001b32:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001b34:	e06c      	b.n	8001c10 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b3a:	f003 031f 	and.w	r3, r3, #31
 8001b3e:	2202      	movs	r2, #2
 8001b40:	409a      	lsls	r2, r3
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	4013      	ands	r3, r2
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d02e      	beq.n	8001ba8 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8001b4a:	68bb      	ldr	r3, [r7, #8]
 8001b4c:	f003 0302 	and.w	r3, r3, #2
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d029      	beq.n	8001ba8 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f003 0320 	and.w	r3, r3, #32
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d10b      	bne.n	8001b7a <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	681a      	ldr	r2, [r3, #0]
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f022 020a 	bic.w	r2, r2, #10
 8001b70:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	2201      	movs	r2, #1
 8001b76:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b7e:	f003 021f 	and.w	r2, r3, #31
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b86:	2102      	movs	r1, #2
 8001b88:	fa01 f202 	lsl.w	r2, r1, r2
 8001b8c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	2200      	movs	r2, #0
 8001b92:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d038      	beq.n	8001c10 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ba2:	6878      	ldr	r0, [r7, #4]
 8001ba4:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001ba6:	e033      	b.n	8001c10 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bac:	f003 031f 	and.w	r3, r3, #31
 8001bb0:	2208      	movs	r2, #8
 8001bb2:	409a      	lsls	r2, r3
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d02a      	beq.n	8001c12 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8001bbc:	68bb      	ldr	r3, [r7, #8]
 8001bbe:	f003 0308 	and.w	r3, r3, #8
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d025      	beq.n	8001c12 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	681a      	ldr	r2, [r3, #0]
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f022 020e 	bic.w	r2, r2, #14
 8001bd4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bda:	f003 021f 	and.w	r2, r3, #31
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001be2:	2101      	movs	r1, #1
 8001be4:	fa01 f202 	lsl.w	r2, r1, r2
 8001be8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	2201      	movs	r2, #1
 8001bee:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2201      	movs	r2, #1
 8001bf4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d004      	beq.n	8001c12 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c0c:	6878      	ldr	r0, [r7, #4]
 8001c0e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001c10:	bf00      	nop
 8001c12:	bf00      	nop
}
 8001c14:	3710      	adds	r7, #16
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}
	...

08001c1c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	b087      	sub	sp, #28
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	461a      	mov	r2, r3
 8001c2a:	4b16      	ldr	r3, [pc, #88]	; (8001c84 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8001c2c:	429a      	cmp	r2, r3
 8001c2e:	d802      	bhi.n	8001c36 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8001c30:	4b15      	ldr	r3, [pc, #84]	; (8001c88 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8001c32:	617b      	str	r3, [r7, #20]
 8001c34:	e001      	b.n	8001c3a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8001c36:	4b15      	ldr	r3, [pc, #84]	; (8001c8c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8001c38:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8001c3a:	697b      	ldr	r3, [r7, #20]
 8001c3c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	b2db      	uxtb	r3, r3
 8001c44:	3b08      	subs	r3, #8
 8001c46:	4a12      	ldr	r2, [pc, #72]	; (8001c90 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8001c48:	fba2 2303 	umull	r2, r3, r2, r3
 8001c4c:	091b      	lsrs	r3, r3, #4
 8001c4e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c54:	089b      	lsrs	r3, r3, #2
 8001c56:	009a      	lsls	r2, r3, #2
 8001c58:	693b      	ldr	r3, [r7, #16]
 8001c5a:	4413      	add	r3, r2
 8001c5c:	461a      	mov	r2, r3
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	4a0b      	ldr	r2, [pc, #44]	; (8001c94 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8001c66:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	f003 031f 	and.w	r3, r3, #31
 8001c6e:	2201      	movs	r2, #1
 8001c70:	409a      	lsls	r2, r3
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	651a      	str	r2, [r3, #80]	; 0x50
}
 8001c76:	bf00      	nop
 8001c78:	371c      	adds	r7, #28
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr
 8001c82:	bf00      	nop
 8001c84:	40020407 	.word	0x40020407
 8001c88:	40020800 	.word	0x40020800
 8001c8c:	40020820 	.word	0x40020820
 8001c90:	cccccccd 	.word	0xcccccccd
 8001c94:	40020880 	.word	0x40020880

08001c98 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b085      	sub	sp, #20
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	b2db      	uxtb	r3, r3
 8001ca6:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001ca8:	68fa      	ldr	r2, [r7, #12]
 8001caa:	4b0b      	ldr	r3, [pc, #44]	; (8001cd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8001cac:	4413      	add	r3, r2
 8001cae:	009b      	lsls	r3, r3, #2
 8001cb0:	461a      	mov	r2, r3
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	4a08      	ldr	r2, [pc, #32]	; (8001cdc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8001cba:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	3b01      	subs	r3, #1
 8001cc0:	f003 031f 	and.w	r3, r3, #31
 8001cc4:	2201      	movs	r2, #1
 8001cc6:	409a      	lsls	r2, r3
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8001ccc:	bf00      	nop
 8001cce:	3714      	adds	r7, #20
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd6:	4770      	bx	lr
 8001cd8:	1000823f 	.word	0x1000823f
 8001cdc:	40020940 	.word	0x40020940

08001ce0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b087      	sub	sp, #28
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
 8001ce8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001cea:	2300      	movs	r3, #0
 8001cec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001cee:	e15a      	b.n	8001fa6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	681a      	ldr	r2, [r3, #0]
 8001cf4:	2101      	movs	r1, #1
 8001cf6:	697b      	ldr	r3, [r7, #20]
 8001cf8:	fa01 f303 	lsl.w	r3, r1, r3
 8001cfc:	4013      	ands	r3, r2
 8001cfe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	f000 814c 	beq.w	8001fa0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	f003 0303 	and.w	r3, r3, #3
 8001d10:	2b01      	cmp	r3, #1
 8001d12:	d005      	beq.n	8001d20 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001d1c:	2b02      	cmp	r3, #2
 8001d1e:	d130      	bne.n	8001d82 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	689b      	ldr	r3, [r3, #8]
 8001d24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001d26:	697b      	ldr	r3, [r7, #20]
 8001d28:	005b      	lsls	r3, r3, #1
 8001d2a:	2203      	movs	r2, #3
 8001d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d30:	43db      	mvns	r3, r3
 8001d32:	693a      	ldr	r2, [r7, #16]
 8001d34:	4013      	ands	r3, r2
 8001d36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	68da      	ldr	r2, [r3, #12]
 8001d3c:	697b      	ldr	r3, [r7, #20]
 8001d3e:	005b      	lsls	r3, r3, #1
 8001d40:	fa02 f303 	lsl.w	r3, r2, r3
 8001d44:	693a      	ldr	r2, [r7, #16]
 8001d46:	4313      	orrs	r3, r2
 8001d48:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	693a      	ldr	r2, [r7, #16]
 8001d4e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d56:	2201      	movs	r2, #1
 8001d58:	697b      	ldr	r3, [r7, #20]
 8001d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d5e:	43db      	mvns	r3, r3
 8001d60:	693a      	ldr	r2, [r7, #16]
 8001d62:	4013      	ands	r3, r2
 8001d64:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	091b      	lsrs	r3, r3, #4
 8001d6c:	f003 0201 	and.w	r2, r3, #1
 8001d70:	697b      	ldr	r3, [r7, #20]
 8001d72:	fa02 f303 	lsl.w	r3, r2, r3
 8001d76:	693a      	ldr	r2, [r7, #16]
 8001d78:	4313      	orrs	r3, r2
 8001d7a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	693a      	ldr	r2, [r7, #16]
 8001d80:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	f003 0303 	and.w	r3, r3, #3
 8001d8a:	2b03      	cmp	r3, #3
 8001d8c:	d017      	beq.n	8001dbe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	68db      	ldr	r3, [r3, #12]
 8001d92:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001d94:	697b      	ldr	r3, [r7, #20]
 8001d96:	005b      	lsls	r3, r3, #1
 8001d98:	2203      	movs	r2, #3
 8001d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d9e:	43db      	mvns	r3, r3
 8001da0:	693a      	ldr	r2, [r7, #16]
 8001da2:	4013      	ands	r3, r2
 8001da4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	689a      	ldr	r2, [r3, #8]
 8001daa:	697b      	ldr	r3, [r7, #20]
 8001dac:	005b      	lsls	r3, r3, #1
 8001dae:	fa02 f303 	lsl.w	r3, r2, r3
 8001db2:	693a      	ldr	r2, [r7, #16]
 8001db4:	4313      	orrs	r3, r2
 8001db6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	693a      	ldr	r2, [r7, #16]
 8001dbc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	f003 0303 	and.w	r3, r3, #3
 8001dc6:	2b02      	cmp	r3, #2
 8001dc8:	d123      	bne.n	8001e12 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001dca:	697b      	ldr	r3, [r7, #20]
 8001dcc:	08da      	lsrs	r2, r3, #3
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	3208      	adds	r2, #8
 8001dd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001dd6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	f003 0307 	and.w	r3, r3, #7
 8001dde:	009b      	lsls	r3, r3, #2
 8001de0:	220f      	movs	r2, #15
 8001de2:	fa02 f303 	lsl.w	r3, r2, r3
 8001de6:	43db      	mvns	r3, r3
 8001de8:	693a      	ldr	r2, [r7, #16]
 8001dea:	4013      	ands	r3, r2
 8001dec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	691a      	ldr	r2, [r3, #16]
 8001df2:	697b      	ldr	r3, [r7, #20]
 8001df4:	f003 0307 	and.w	r3, r3, #7
 8001df8:	009b      	lsls	r3, r3, #2
 8001dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfe:	693a      	ldr	r2, [r7, #16]
 8001e00:	4313      	orrs	r3, r2
 8001e02:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	08da      	lsrs	r2, r3, #3
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	3208      	adds	r2, #8
 8001e0c:	6939      	ldr	r1, [r7, #16]
 8001e0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	005b      	lsls	r3, r3, #1
 8001e1c:	2203      	movs	r2, #3
 8001e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e22:	43db      	mvns	r3, r3
 8001e24:	693a      	ldr	r2, [r7, #16]
 8001e26:	4013      	ands	r3, r2
 8001e28:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	f003 0203 	and.w	r2, r3, #3
 8001e32:	697b      	ldr	r3, [r7, #20]
 8001e34:	005b      	lsls	r3, r3, #1
 8001e36:	fa02 f303 	lsl.w	r3, r2, r3
 8001e3a:	693a      	ldr	r2, [r7, #16]
 8001e3c:	4313      	orrs	r3, r2
 8001e3e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	693a      	ldr	r2, [r7, #16]
 8001e44:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	f000 80a6 	beq.w	8001fa0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e54:	4b5b      	ldr	r3, [pc, #364]	; (8001fc4 <HAL_GPIO_Init+0x2e4>)
 8001e56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e58:	4a5a      	ldr	r2, [pc, #360]	; (8001fc4 <HAL_GPIO_Init+0x2e4>)
 8001e5a:	f043 0301 	orr.w	r3, r3, #1
 8001e5e:	6613      	str	r3, [r2, #96]	; 0x60
 8001e60:	4b58      	ldr	r3, [pc, #352]	; (8001fc4 <HAL_GPIO_Init+0x2e4>)
 8001e62:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e64:	f003 0301 	and.w	r3, r3, #1
 8001e68:	60bb      	str	r3, [r7, #8]
 8001e6a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e6c:	4a56      	ldr	r2, [pc, #344]	; (8001fc8 <HAL_GPIO_Init+0x2e8>)
 8001e6e:	697b      	ldr	r3, [r7, #20]
 8001e70:	089b      	lsrs	r3, r3, #2
 8001e72:	3302      	adds	r3, #2
 8001e74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e78:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001e7a:	697b      	ldr	r3, [r7, #20]
 8001e7c:	f003 0303 	and.w	r3, r3, #3
 8001e80:	009b      	lsls	r3, r3, #2
 8001e82:	220f      	movs	r2, #15
 8001e84:	fa02 f303 	lsl.w	r3, r2, r3
 8001e88:	43db      	mvns	r3, r3
 8001e8a:	693a      	ldr	r2, [r7, #16]
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001e96:	d01f      	beq.n	8001ed8 <HAL_GPIO_Init+0x1f8>
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	4a4c      	ldr	r2, [pc, #304]	; (8001fcc <HAL_GPIO_Init+0x2ec>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d019      	beq.n	8001ed4 <HAL_GPIO_Init+0x1f4>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	4a4b      	ldr	r2, [pc, #300]	; (8001fd0 <HAL_GPIO_Init+0x2f0>)
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	d013      	beq.n	8001ed0 <HAL_GPIO_Init+0x1f0>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	4a4a      	ldr	r2, [pc, #296]	; (8001fd4 <HAL_GPIO_Init+0x2f4>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d00d      	beq.n	8001ecc <HAL_GPIO_Init+0x1ec>
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	4a49      	ldr	r2, [pc, #292]	; (8001fd8 <HAL_GPIO_Init+0x2f8>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d007      	beq.n	8001ec8 <HAL_GPIO_Init+0x1e8>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	4a48      	ldr	r2, [pc, #288]	; (8001fdc <HAL_GPIO_Init+0x2fc>)
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	d101      	bne.n	8001ec4 <HAL_GPIO_Init+0x1e4>
 8001ec0:	2305      	movs	r3, #5
 8001ec2:	e00a      	b.n	8001eda <HAL_GPIO_Init+0x1fa>
 8001ec4:	2306      	movs	r3, #6
 8001ec6:	e008      	b.n	8001eda <HAL_GPIO_Init+0x1fa>
 8001ec8:	2304      	movs	r3, #4
 8001eca:	e006      	b.n	8001eda <HAL_GPIO_Init+0x1fa>
 8001ecc:	2303      	movs	r3, #3
 8001ece:	e004      	b.n	8001eda <HAL_GPIO_Init+0x1fa>
 8001ed0:	2302      	movs	r3, #2
 8001ed2:	e002      	b.n	8001eda <HAL_GPIO_Init+0x1fa>
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	e000      	b.n	8001eda <HAL_GPIO_Init+0x1fa>
 8001ed8:	2300      	movs	r3, #0
 8001eda:	697a      	ldr	r2, [r7, #20]
 8001edc:	f002 0203 	and.w	r2, r2, #3
 8001ee0:	0092      	lsls	r2, r2, #2
 8001ee2:	4093      	lsls	r3, r2
 8001ee4:	693a      	ldr	r2, [r7, #16]
 8001ee6:	4313      	orrs	r3, r2
 8001ee8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001eea:	4937      	ldr	r1, [pc, #220]	; (8001fc8 <HAL_GPIO_Init+0x2e8>)
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	089b      	lsrs	r3, r3, #2
 8001ef0:	3302      	adds	r3, #2
 8001ef2:	693a      	ldr	r2, [r7, #16]
 8001ef4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001ef8:	4b39      	ldr	r3, [pc, #228]	; (8001fe0 <HAL_GPIO_Init+0x300>)
 8001efa:	689b      	ldr	r3, [r3, #8]
 8001efc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	43db      	mvns	r3, r3
 8001f02:	693a      	ldr	r2, [r7, #16]
 8001f04:	4013      	ands	r3, r2
 8001f06:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d003      	beq.n	8001f1c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001f14:	693a      	ldr	r2, [r7, #16]
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001f1c:	4a30      	ldr	r2, [pc, #192]	; (8001fe0 <HAL_GPIO_Init+0x300>)
 8001f1e:	693b      	ldr	r3, [r7, #16]
 8001f20:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001f22:	4b2f      	ldr	r3, [pc, #188]	; (8001fe0 <HAL_GPIO_Init+0x300>)
 8001f24:	68db      	ldr	r3, [r3, #12]
 8001f26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	43db      	mvns	r3, r3
 8001f2c:	693a      	ldr	r2, [r7, #16]
 8001f2e:	4013      	ands	r3, r2
 8001f30:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d003      	beq.n	8001f46 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001f3e:	693a      	ldr	r2, [r7, #16]
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	4313      	orrs	r3, r2
 8001f44:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001f46:	4a26      	ldr	r2, [pc, #152]	; (8001fe0 <HAL_GPIO_Init+0x300>)
 8001f48:	693b      	ldr	r3, [r7, #16]
 8001f4a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001f4c:	4b24      	ldr	r3, [pc, #144]	; (8001fe0 <HAL_GPIO_Init+0x300>)
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	43db      	mvns	r3, r3
 8001f56:	693a      	ldr	r2, [r7, #16]
 8001f58:	4013      	ands	r3, r2
 8001f5a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d003      	beq.n	8001f70 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001f68:	693a      	ldr	r2, [r7, #16]
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	4313      	orrs	r3, r2
 8001f6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001f70:	4a1b      	ldr	r2, [pc, #108]	; (8001fe0 <HAL_GPIO_Init+0x300>)
 8001f72:	693b      	ldr	r3, [r7, #16]
 8001f74:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001f76:	4b1a      	ldr	r3, [pc, #104]	; (8001fe0 <HAL_GPIO_Init+0x300>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	43db      	mvns	r3, r3
 8001f80:	693a      	ldr	r2, [r7, #16]
 8001f82:	4013      	ands	r3, r2
 8001f84:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	685b      	ldr	r3, [r3, #4]
 8001f8a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d003      	beq.n	8001f9a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001f92:	693a      	ldr	r2, [r7, #16]
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	4313      	orrs	r3, r2
 8001f98:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001f9a:	4a11      	ldr	r2, [pc, #68]	; (8001fe0 <HAL_GPIO_Init+0x300>)
 8001f9c:	693b      	ldr	r3, [r7, #16]
 8001f9e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001fa0:	697b      	ldr	r3, [r7, #20]
 8001fa2:	3301      	adds	r3, #1
 8001fa4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	681a      	ldr	r2, [r3, #0]
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	fa22 f303 	lsr.w	r3, r2, r3
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	f47f ae9d 	bne.w	8001cf0 <HAL_GPIO_Init+0x10>
  }
}
 8001fb6:	bf00      	nop
 8001fb8:	bf00      	nop
 8001fba:	371c      	adds	r7, #28
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr
 8001fc4:	40021000 	.word	0x40021000
 8001fc8:	40010000 	.word	0x40010000
 8001fcc:	48000400 	.word	0x48000400
 8001fd0:	48000800 	.word	0x48000800
 8001fd4:	48000c00 	.word	0x48000c00
 8001fd8:	48001000 	.word	0x48001000
 8001fdc:	48001400 	.word	0x48001400
 8001fe0:	40010400 	.word	0x40010400

08001fe4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
 8001fec:	460b      	mov	r3, r1
 8001fee:	807b      	strh	r3, [r7, #2]
 8001ff0:	4613      	mov	r3, r2
 8001ff2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ff4:	787b      	ldrb	r3, [r7, #1]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d003      	beq.n	8002002 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001ffa:	887a      	ldrh	r2, [r7, #2]
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002000:	e002      	b.n	8002008 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002002:	887a      	ldrh	r2, [r7, #2]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002008:	bf00      	nop
 800200a:	370c      	adds	r7, #12
 800200c:	46bd      	mov	sp, r7
 800200e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002012:	4770      	bx	lr

08002014 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002014:	b480      	push	{r7}
 8002016:	b085      	sub	sp, #20
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d141      	bne.n	80020a6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002022:	4b4b      	ldr	r3, [pc, #300]	; (8002150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800202a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800202e:	d131      	bne.n	8002094 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002030:	4b47      	ldr	r3, [pc, #284]	; (8002150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002032:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002036:	4a46      	ldr	r2, [pc, #280]	; (8002150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002038:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800203c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002040:	4b43      	ldr	r3, [pc, #268]	; (8002150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002048:	4a41      	ldr	r2, [pc, #260]	; (8002150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800204a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800204e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002050:	4b40      	ldr	r3, [pc, #256]	; (8002154 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	2232      	movs	r2, #50	; 0x32
 8002056:	fb02 f303 	mul.w	r3, r2, r3
 800205a:	4a3f      	ldr	r2, [pc, #252]	; (8002158 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800205c:	fba2 2303 	umull	r2, r3, r2, r3
 8002060:	0c9b      	lsrs	r3, r3, #18
 8002062:	3301      	adds	r3, #1
 8002064:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002066:	e002      	b.n	800206e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	3b01      	subs	r3, #1
 800206c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800206e:	4b38      	ldr	r3, [pc, #224]	; (8002150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002070:	695b      	ldr	r3, [r3, #20]
 8002072:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002076:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800207a:	d102      	bne.n	8002082 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d1f2      	bne.n	8002068 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002082:	4b33      	ldr	r3, [pc, #204]	; (8002150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002084:	695b      	ldr	r3, [r3, #20]
 8002086:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800208a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800208e:	d158      	bne.n	8002142 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002090:	2303      	movs	r3, #3
 8002092:	e057      	b.n	8002144 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002094:	4b2e      	ldr	r3, [pc, #184]	; (8002150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002096:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800209a:	4a2d      	ldr	r2, [pc, #180]	; (8002150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800209c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80020a0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80020a4:	e04d      	b.n	8002142 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80020ac:	d141      	bne.n	8002132 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80020ae:	4b28      	ldr	r3, [pc, #160]	; (8002150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80020b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020ba:	d131      	bne.n	8002120 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80020bc:	4b24      	ldr	r3, [pc, #144]	; (8002150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80020c2:	4a23      	ldr	r2, [pc, #140]	; (8002150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020c8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80020cc:	4b20      	ldr	r3, [pc, #128]	; (8002150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80020d4:	4a1e      	ldr	r2, [pc, #120]	; (8002150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80020da:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80020dc:	4b1d      	ldr	r3, [pc, #116]	; (8002154 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	2232      	movs	r2, #50	; 0x32
 80020e2:	fb02 f303 	mul.w	r3, r2, r3
 80020e6:	4a1c      	ldr	r2, [pc, #112]	; (8002158 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80020e8:	fba2 2303 	umull	r2, r3, r2, r3
 80020ec:	0c9b      	lsrs	r3, r3, #18
 80020ee:	3301      	adds	r3, #1
 80020f0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80020f2:	e002      	b.n	80020fa <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	3b01      	subs	r3, #1
 80020f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80020fa:	4b15      	ldr	r3, [pc, #84]	; (8002150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020fc:	695b      	ldr	r3, [r3, #20]
 80020fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002102:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002106:	d102      	bne.n	800210e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d1f2      	bne.n	80020f4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800210e:	4b10      	ldr	r3, [pc, #64]	; (8002150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002110:	695b      	ldr	r3, [r3, #20]
 8002112:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002116:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800211a:	d112      	bne.n	8002142 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800211c:	2303      	movs	r3, #3
 800211e:	e011      	b.n	8002144 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002120:	4b0b      	ldr	r3, [pc, #44]	; (8002150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002122:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002126:	4a0a      	ldr	r2, [pc, #40]	; (8002150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002128:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800212c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002130:	e007      	b.n	8002142 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002132:	4b07      	ldr	r3, [pc, #28]	; (8002150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800213a:	4a05      	ldr	r2, [pc, #20]	; (8002150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800213c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002140:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002142:	2300      	movs	r3, #0
}
 8002144:	4618      	mov	r0, r3
 8002146:	3714      	adds	r7, #20
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr
 8002150:	40007000 	.word	0x40007000
 8002154:	20000000 	.word	0x20000000
 8002158:	431bde83 	.word	0x431bde83

0800215c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b088      	sub	sp, #32
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d101      	bne.n	800216e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800216a:	2301      	movs	r3, #1
 800216c:	e306      	b.n	800277c <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f003 0301 	and.w	r3, r3, #1
 8002176:	2b00      	cmp	r3, #0
 8002178:	d075      	beq.n	8002266 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800217a:	4b97      	ldr	r3, [pc, #604]	; (80023d8 <HAL_RCC_OscConfig+0x27c>)
 800217c:	689b      	ldr	r3, [r3, #8]
 800217e:	f003 030c 	and.w	r3, r3, #12
 8002182:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002184:	4b94      	ldr	r3, [pc, #592]	; (80023d8 <HAL_RCC_OscConfig+0x27c>)
 8002186:	68db      	ldr	r3, [r3, #12]
 8002188:	f003 0303 	and.w	r3, r3, #3
 800218c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800218e:	69bb      	ldr	r3, [r7, #24]
 8002190:	2b0c      	cmp	r3, #12
 8002192:	d102      	bne.n	800219a <HAL_RCC_OscConfig+0x3e>
 8002194:	697b      	ldr	r3, [r7, #20]
 8002196:	2b03      	cmp	r3, #3
 8002198:	d002      	beq.n	80021a0 <HAL_RCC_OscConfig+0x44>
 800219a:	69bb      	ldr	r3, [r7, #24]
 800219c:	2b08      	cmp	r3, #8
 800219e:	d10b      	bne.n	80021b8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021a0:	4b8d      	ldr	r3, [pc, #564]	; (80023d8 <HAL_RCC_OscConfig+0x27c>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d05b      	beq.n	8002264 <HAL_RCC_OscConfig+0x108>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d157      	bne.n	8002264 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80021b4:	2301      	movs	r3, #1
 80021b6:	e2e1      	b.n	800277c <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021c0:	d106      	bne.n	80021d0 <HAL_RCC_OscConfig+0x74>
 80021c2:	4b85      	ldr	r3, [pc, #532]	; (80023d8 <HAL_RCC_OscConfig+0x27c>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4a84      	ldr	r2, [pc, #528]	; (80023d8 <HAL_RCC_OscConfig+0x27c>)
 80021c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021cc:	6013      	str	r3, [r2, #0]
 80021ce:	e01d      	b.n	800220c <HAL_RCC_OscConfig+0xb0>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80021d8:	d10c      	bne.n	80021f4 <HAL_RCC_OscConfig+0x98>
 80021da:	4b7f      	ldr	r3, [pc, #508]	; (80023d8 <HAL_RCC_OscConfig+0x27c>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a7e      	ldr	r2, [pc, #504]	; (80023d8 <HAL_RCC_OscConfig+0x27c>)
 80021e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80021e4:	6013      	str	r3, [r2, #0]
 80021e6:	4b7c      	ldr	r3, [pc, #496]	; (80023d8 <HAL_RCC_OscConfig+0x27c>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a7b      	ldr	r2, [pc, #492]	; (80023d8 <HAL_RCC_OscConfig+0x27c>)
 80021ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021f0:	6013      	str	r3, [r2, #0]
 80021f2:	e00b      	b.n	800220c <HAL_RCC_OscConfig+0xb0>
 80021f4:	4b78      	ldr	r3, [pc, #480]	; (80023d8 <HAL_RCC_OscConfig+0x27c>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a77      	ldr	r2, [pc, #476]	; (80023d8 <HAL_RCC_OscConfig+0x27c>)
 80021fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021fe:	6013      	str	r3, [r2, #0]
 8002200:	4b75      	ldr	r3, [pc, #468]	; (80023d8 <HAL_RCC_OscConfig+0x27c>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a74      	ldr	r2, [pc, #464]	; (80023d8 <HAL_RCC_OscConfig+0x27c>)
 8002206:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800220a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d013      	beq.n	800223c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002214:	f7ff fa6c 	bl	80016f0 <HAL_GetTick>
 8002218:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800221a:	e008      	b.n	800222e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800221c:	f7ff fa68 	bl	80016f0 <HAL_GetTick>
 8002220:	4602      	mov	r2, r0
 8002222:	693b      	ldr	r3, [r7, #16]
 8002224:	1ad3      	subs	r3, r2, r3
 8002226:	2b64      	cmp	r3, #100	; 0x64
 8002228:	d901      	bls.n	800222e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800222a:	2303      	movs	r3, #3
 800222c:	e2a6      	b.n	800277c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800222e:	4b6a      	ldr	r3, [pc, #424]	; (80023d8 <HAL_RCC_OscConfig+0x27c>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002236:	2b00      	cmp	r3, #0
 8002238:	d0f0      	beq.n	800221c <HAL_RCC_OscConfig+0xc0>
 800223a:	e014      	b.n	8002266 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800223c:	f7ff fa58 	bl	80016f0 <HAL_GetTick>
 8002240:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002242:	e008      	b.n	8002256 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002244:	f7ff fa54 	bl	80016f0 <HAL_GetTick>
 8002248:	4602      	mov	r2, r0
 800224a:	693b      	ldr	r3, [r7, #16]
 800224c:	1ad3      	subs	r3, r2, r3
 800224e:	2b64      	cmp	r3, #100	; 0x64
 8002250:	d901      	bls.n	8002256 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002252:	2303      	movs	r3, #3
 8002254:	e292      	b.n	800277c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002256:	4b60      	ldr	r3, [pc, #384]	; (80023d8 <HAL_RCC_OscConfig+0x27c>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800225e:	2b00      	cmp	r3, #0
 8002260:	d1f0      	bne.n	8002244 <HAL_RCC_OscConfig+0xe8>
 8002262:	e000      	b.n	8002266 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002264:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f003 0302 	and.w	r3, r3, #2
 800226e:	2b00      	cmp	r3, #0
 8002270:	d075      	beq.n	800235e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002272:	4b59      	ldr	r3, [pc, #356]	; (80023d8 <HAL_RCC_OscConfig+0x27c>)
 8002274:	689b      	ldr	r3, [r3, #8]
 8002276:	f003 030c 	and.w	r3, r3, #12
 800227a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800227c:	4b56      	ldr	r3, [pc, #344]	; (80023d8 <HAL_RCC_OscConfig+0x27c>)
 800227e:	68db      	ldr	r3, [r3, #12]
 8002280:	f003 0303 	and.w	r3, r3, #3
 8002284:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002286:	69bb      	ldr	r3, [r7, #24]
 8002288:	2b0c      	cmp	r3, #12
 800228a:	d102      	bne.n	8002292 <HAL_RCC_OscConfig+0x136>
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	2b02      	cmp	r3, #2
 8002290:	d002      	beq.n	8002298 <HAL_RCC_OscConfig+0x13c>
 8002292:	69bb      	ldr	r3, [r7, #24]
 8002294:	2b04      	cmp	r3, #4
 8002296:	d11f      	bne.n	80022d8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002298:	4b4f      	ldr	r3, [pc, #316]	; (80023d8 <HAL_RCC_OscConfig+0x27c>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d005      	beq.n	80022b0 <HAL_RCC_OscConfig+0x154>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	68db      	ldr	r3, [r3, #12]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d101      	bne.n	80022b0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80022ac:	2301      	movs	r3, #1
 80022ae:	e265      	b.n	800277c <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022b0:	4b49      	ldr	r3, [pc, #292]	; (80023d8 <HAL_RCC_OscConfig+0x27c>)
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	691b      	ldr	r3, [r3, #16]
 80022bc:	061b      	lsls	r3, r3, #24
 80022be:	4946      	ldr	r1, [pc, #280]	; (80023d8 <HAL_RCC_OscConfig+0x27c>)
 80022c0:	4313      	orrs	r3, r2
 80022c2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80022c4:	4b45      	ldr	r3, [pc, #276]	; (80023dc <HAL_RCC_OscConfig+0x280>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4618      	mov	r0, r3
 80022ca:	f7ff f9c5 	bl	8001658 <HAL_InitTick>
 80022ce:	4603      	mov	r3, r0
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d043      	beq.n	800235c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80022d4:	2301      	movs	r3, #1
 80022d6:	e251      	b.n	800277c <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	68db      	ldr	r3, [r3, #12]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d023      	beq.n	8002328 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022e0:	4b3d      	ldr	r3, [pc, #244]	; (80023d8 <HAL_RCC_OscConfig+0x27c>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a3c      	ldr	r2, [pc, #240]	; (80023d8 <HAL_RCC_OscConfig+0x27c>)
 80022e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022ec:	f7ff fa00 	bl	80016f0 <HAL_GetTick>
 80022f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80022f2:	e008      	b.n	8002306 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022f4:	f7ff f9fc 	bl	80016f0 <HAL_GetTick>
 80022f8:	4602      	mov	r2, r0
 80022fa:	693b      	ldr	r3, [r7, #16]
 80022fc:	1ad3      	subs	r3, r2, r3
 80022fe:	2b02      	cmp	r3, #2
 8002300:	d901      	bls.n	8002306 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002302:	2303      	movs	r3, #3
 8002304:	e23a      	b.n	800277c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002306:	4b34      	ldr	r3, [pc, #208]	; (80023d8 <HAL_RCC_OscConfig+0x27c>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800230e:	2b00      	cmp	r3, #0
 8002310:	d0f0      	beq.n	80022f4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002312:	4b31      	ldr	r3, [pc, #196]	; (80023d8 <HAL_RCC_OscConfig+0x27c>)
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	691b      	ldr	r3, [r3, #16]
 800231e:	061b      	lsls	r3, r3, #24
 8002320:	492d      	ldr	r1, [pc, #180]	; (80023d8 <HAL_RCC_OscConfig+0x27c>)
 8002322:	4313      	orrs	r3, r2
 8002324:	604b      	str	r3, [r1, #4]
 8002326:	e01a      	b.n	800235e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002328:	4b2b      	ldr	r3, [pc, #172]	; (80023d8 <HAL_RCC_OscConfig+0x27c>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4a2a      	ldr	r2, [pc, #168]	; (80023d8 <HAL_RCC_OscConfig+0x27c>)
 800232e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002332:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002334:	f7ff f9dc 	bl	80016f0 <HAL_GetTick>
 8002338:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800233a:	e008      	b.n	800234e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800233c:	f7ff f9d8 	bl	80016f0 <HAL_GetTick>
 8002340:	4602      	mov	r2, r0
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	1ad3      	subs	r3, r2, r3
 8002346:	2b02      	cmp	r3, #2
 8002348:	d901      	bls.n	800234e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800234a:	2303      	movs	r3, #3
 800234c:	e216      	b.n	800277c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800234e:	4b22      	ldr	r3, [pc, #136]	; (80023d8 <HAL_RCC_OscConfig+0x27c>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002356:	2b00      	cmp	r3, #0
 8002358:	d1f0      	bne.n	800233c <HAL_RCC_OscConfig+0x1e0>
 800235a:	e000      	b.n	800235e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800235c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f003 0308 	and.w	r3, r3, #8
 8002366:	2b00      	cmp	r3, #0
 8002368:	d041      	beq.n	80023ee <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	695b      	ldr	r3, [r3, #20]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d01c      	beq.n	80023ac <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002372:	4b19      	ldr	r3, [pc, #100]	; (80023d8 <HAL_RCC_OscConfig+0x27c>)
 8002374:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002378:	4a17      	ldr	r2, [pc, #92]	; (80023d8 <HAL_RCC_OscConfig+0x27c>)
 800237a:	f043 0301 	orr.w	r3, r3, #1
 800237e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002382:	f7ff f9b5 	bl	80016f0 <HAL_GetTick>
 8002386:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002388:	e008      	b.n	800239c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800238a:	f7ff f9b1 	bl	80016f0 <HAL_GetTick>
 800238e:	4602      	mov	r2, r0
 8002390:	693b      	ldr	r3, [r7, #16]
 8002392:	1ad3      	subs	r3, r2, r3
 8002394:	2b02      	cmp	r3, #2
 8002396:	d901      	bls.n	800239c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002398:	2303      	movs	r3, #3
 800239a:	e1ef      	b.n	800277c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800239c:	4b0e      	ldr	r3, [pc, #56]	; (80023d8 <HAL_RCC_OscConfig+0x27c>)
 800239e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80023a2:	f003 0302 	and.w	r3, r3, #2
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d0ef      	beq.n	800238a <HAL_RCC_OscConfig+0x22e>
 80023aa:	e020      	b.n	80023ee <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023ac:	4b0a      	ldr	r3, [pc, #40]	; (80023d8 <HAL_RCC_OscConfig+0x27c>)
 80023ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80023b2:	4a09      	ldr	r2, [pc, #36]	; (80023d8 <HAL_RCC_OscConfig+0x27c>)
 80023b4:	f023 0301 	bic.w	r3, r3, #1
 80023b8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023bc:	f7ff f998 	bl	80016f0 <HAL_GetTick>
 80023c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80023c2:	e00d      	b.n	80023e0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023c4:	f7ff f994 	bl	80016f0 <HAL_GetTick>
 80023c8:	4602      	mov	r2, r0
 80023ca:	693b      	ldr	r3, [r7, #16]
 80023cc:	1ad3      	subs	r3, r2, r3
 80023ce:	2b02      	cmp	r3, #2
 80023d0:	d906      	bls.n	80023e0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80023d2:	2303      	movs	r3, #3
 80023d4:	e1d2      	b.n	800277c <HAL_RCC_OscConfig+0x620>
 80023d6:	bf00      	nop
 80023d8:	40021000 	.word	0x40021000
 80023dc:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80023e0:	4b8c      	ldr	r3, [pc, #560]	; (8002614 <HAL_RCC_OscConfig+0x4b8>)
 80023e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80023e6:	f003 0302 	and.w	r3, r3, #2
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d1ea      	bne.n	80023c4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f003 0304 	and.w	r3, r3, #4
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	f000 80a6 	beq.w	8002548 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023fc:	2300      	movs	r3, #0
 80023fe:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002400:	4b84      	ldr	r3, [pc, #528]	; (8002614 <HAL_RCC_OscConfig+0x4b8>)
 8002402:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002404:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002408:	2b00      	cmp	r3, #0
 800240a:	d101      	bne.n	8002410 <HAL_RCC_OscConfig+0x2b4>
 800240c:	2301      	movs	r3, #1
 800240e:	e000      	b.n	8002412 <HAL_RCC_OscConfig+0x2b6>
 8002410:	2300      	movs	r3, #0
 8002412:	2b00      	cmp	r3, #0
 8002414:	d00d      	beq.n	8002432 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002416:	4b7f      	ldr	r3, [pc, #508]	; (8002614 <HAL_RCC_OscConfig+0x4b8>)
 8002418:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800241a:	4a7e      	ldr	r2, [pc, #504]	; (8002614 <HAL_RCC_OscConfig+0x4b8>)
 800241c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002420:	6593      	str	r3, [r2, #88]	; 0x58
 8002422:	4b7c      	ldr	r3, [pc, #496]	; (8002614 <HAL_RCC_OscConfig+0x4b8>)
 8002424:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002426:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800242a:	60fb      	str	r3, [r7, #12]
 800242c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800242e:	2301      	movs	r3, #1
 8002430:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002432:	4b79      	ldr	r3, [pc, #484]	; (8002618 <HAL_RCC_OscConfig+0x4bc>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800243a:	2b00      	cmp	r3, #0
 800243c:	d118      	bne.n	8002470 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800243e:	4b76      	ldr	r3, [pc, #472]	; (8002618 <HAL_RCC_OscConfig+0x4bc>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4a75      	ldr	r2, [pc, #468]	; (8002618 <HAL_RCC_OscConfig+0x4bc>)
 8002444:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002448:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800244a:	f7ff f951 	bl	80016f0 <HAL_GetTick>
 800244e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002450:	e008      	b.n	8002464 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002452:	f7ff f94d 	bl	80016f0 <HAL_GetTick>
 8002456:	4602      	mov	r2, r0
 8002458:	693b      	ldr	r3, [r7, #16]
 800245a:	1ad3      	subs	r3, r2, r3
 800245c:	2b02      	cmp	r3, #2
 800245e:	d901      	bls.n	8002464 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002460:	2303      	movs	r3, #3
 8002462:	e18b      	b.n	800277c <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002464:	4b6c      	ldr	r3, [pc, #432]	; (8002618 <HAL_RCC_OscConfig+0x4bc>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800246c:	2b00      	cmp	r3, #0
 800246e:	d0f0      	beq.n	8002452 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	2b01      	cmp	r3, #1
 8002476:	d108      	bne.n	800248a <HAL_RCC_OscConfig+0x32e>
 8002478:	4b66      	ldr	r3, [pc, #408]	; (8002614 <HAL_RCC_OscConfig+0x4b8>)
 800247a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800247e:	4a65      	ldr	r2, [pc, #404]	; (8002614 <HAL_RCC_OscConfig+0x4b8>)
 8002480:	f043 0301 	orr.w	r3, r3, #1
 8002484:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002488:	e024      	b.n	80024d4 <HAL_RCC_OscConfig+0x378>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	689b      	ldr	r3, [r3, #8]
 800248e:	2b05      	cmp	r3, #5
 8002490:	d110      	bne.n	80024b4 <HAL_RCC_OscConfig+0x358>
 8002492:	4b60      	ldr	r3, [pc, #384]	; (8002614 <HAL_RCC_OscConfig+0x4b8>)
 8002494:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002498:	4a5e      	ldr	r2, [pc, #376]	; (8002614 <HAL_RCC_OscConfig+0x4b8>)
 800249a:	f043 0304 	orr.w	r3, r3, #4
 800249e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80024a2:	4b5c      	ldr	r3, [pc, #368]	; (8002614 <HAL_RCC_OscConfig+0x4b8>)
 80024a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024a8:	4a5a      	ldr	r2, [pc, #360]	; (8002614 <HAL_RCC_OscConfig+0x4b8>)
 80024aa:	f043 0301 	orr.w	r3, r3, #1
 80024ae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80024b2:	e00f      	b.n	80024d4 <HAL_RCC_OscConfig+0x378>
 80024b4:	4b57      	ldr	r3, [pc, #348]	; (8002614 <HAL_RCC_OscConfig+0x4b8>)
 80024b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024ba:	4a56      	ldr	r2, [pc, #344]	; (8002614 <HAL_RCC_OscConfig+0x4b8>)
 80024bc:	f023 0301 	bic.w	r3, r3, #1
 80024c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80024c4:	4b53      	ldr	r3, [pc, #332]	; (8002614 <HAL_RCC_OscConfig+0x4b8>)
 80024c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024ca:	4a52      	ldr	r2, [pc, #328]	; (8002614 <HAL_RCC_OscConfig+0x4b8>)
 80024cc:	f023 0304 	bic.w	r3, r3, #4
 80024d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d016      	beq.n	800250a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024dc:	f7ff f908 	bl	80016f0 <HAL_GetTick>
 80024e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024e2:	e00a      	b.n	80024fa <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024e4:	f7ff f904 	bl	80016f0 <HAL_GetTick>
 80024e8:	4602      	mov	r2, r0
 80024ea:	693b      	ldr	r3, [r7, #16]
 80024ec:	1ad3      	subs	r3, r2, r3
 80024ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d901      	bls.n	80024fa <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80024f6:	2303      	movs	r3, #3
 80024f8:	e140      	b.n	800277c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024fa:	4b46      	ldr	r3, [pc, #280]	; (8002614 <HAL_RCC_OscConfig+0x4b8>)
 80024fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002500:	f003 0302 	and.w	r3, r3, #2
 8002504:	2b00      	cmp	r3, #0
 8002506:	d0ed      	beq.n	80024e4 <HAL_RCC_OscConfig+0x388>
 8002508:	e015      	b.n	8002536 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800250a:	f7ff f8f1 	bl	80016f0 <HAL_GetTick>
 800250e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002510:	e00a      	b.n	8002528 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002512:	f7ff f8ed 	bl	80016f0 <HAL_GetTick>
 8002516:	4602      	mov	r2, r0
 8002518:	693b      	ldr	r3, [r7, #16]
 800251a:	1ad3      	subs	r3, r2, r3
 800251c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002520:	4293      	cmp	r3, r2
 8002522:	d901      	bls.n	8002528 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002524:	2303      	movs	r3, #3
 8002526:	e129      	b.n	800277c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002528:	4b3a      	ldr	r3, [pc, #232]	; (8002614 <HAL_RCC_OscConfig+0x4b8>)
 800252a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800252e:	f003 0302 	and.w	r3, r3, #2
 8002532:	2b00      	cmp	r3, #0
 8002534:	d1ed      	bne.n	8002512 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002536:	7ffb      	ldrb	r3, [r7, #31]
 8002538:	2b01      	cmp	r3, #1
 800253a:	d105      	bne.n	8002548 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800253c:	4b35      	ldr	r3, [pc, #212]	; (8002614 <HAL_RCC_OscConfig+0x4b8>)
 800253e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002540:	4a34      	ldr	r2, [pc, #208]	; (8002614 <HAL_RCC_OscConfig+0x4b8>)
 8002542:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002546:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f003 0320 	and.w	r3, r3, #32
 8002550:	2b00      	cmp	r3, #0
 8002552:	d03c      	beq.n	80025ce <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	699b      	ldr	r3, [r3, #24]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d01c      	beq.n	8002596 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800255c:	4b2d      	ldr	r3, [pc, #180]	; (8002614 <HAL_RCC_OscConfig+0x4b8>)
 800255e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002562:	4a2c      	ldr	r2, [pc, #176]	; (8002614 <HAL_RCC_OscConfig+0x4b8>)
 8002564:	f043 0301 	orr.w	r3, r3, #1
 8002568:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800256c:	f7ff f8c0 	bl	80016f0 <HAL_GetTick>
 8002570:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002572:	e008      	b.n	8002586 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002574:	f7ff f8bc 	bl	80016f0 <HAL_GetTick>
 8002578:	4602      	mov	r2, r0
 800257a:	693b      	ldr	r3, [r7, #16]
 800257c:	1ad3      	subs	r3, r2, r3
 800257e:	2b02      	cmp	r3, #2
 8002580:	d901      	bls.n	8002586 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002582:	2303      	movs	r3, #3
 8002584:	e0fa      	b.n	800277c <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002586:	4b23      	ldr	r3, [pc, #140]	; (8002614 <HAL_RCC_OscConfig+0x4b8>)
 8002588:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800258c:	f003 0302 	and.w	r3, r3, #2
 8002590:	2b00      	cmp	r3, #0
 8002592:	d0ef      	beq.n	8002574 <HAL_RCC_OscConfig+0x418>
 8002594:	e01b      	b.n	80025ce <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002596:	4b1f      	ldr	r3, [pc, #124]	; (8002614 <HAL_RCC_OscConfig+0x4b8>)
 8002598:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800259c:	4a1d      	ldr	r2, [pc, #116]	; (8002614 <HAL_RCC_OscConfig+0x4b8>)
 800259e:	f023 0301 	bic.w	r3, r3, #1
 80025a2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025a6:	f7ff f8a3 	bl	80016f0 <HAL_GetTick>
 80025aa:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80025ac:	e008      	b.n	80025c0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80025ae:	f7ff f89f 	bl	80016f0 <HAL_GetTick>
 80025b2:	4602      	mov	r2, r0
 80025b4:	693b      	ldr	r3, [r7, #16]
 80025b6:	1ad3      	subs	r3, r2, r3
 80025b8:	2b02      	cmp	r3, #2
 80025ba:	d901      	bls.n	80025c0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80025bc:	2303      	movs	r3, #3
 80025be:	e0dd      	b.n	800277c <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80025c0:	4b14      	ldr	r3, [pc, #80]	; (8002614 <HAL_RCC_OscConfig+0x4b8>)
 80025c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80025c6:	f003 0302 	and.w	r3, r3, #2
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d1ef      	bne.n	80025ae <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	69db      	ldr	r3, [r3, #28]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	f000 80d1 	beq.w	800277a <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80025d8:	4b0e      	ldr	r3, [pc, #56]	; (8002614 <HAL_RCC_OscConfig+0x4b8>)
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	f003 030c 	and.w	r3, r3, #12
 80025e0:	2b0c      	cmp	r3, #12
 80025e2:	f000 808b 	beq.w	80026fc <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	69db      	ldr	r3, [r3, #28]
 80025ea:	2b02      	cmp	r3, #2
 80025ec:	d15e      	bne.n	80026ac <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025ee:	4b09      	ldr	r3, [pc, #36]	; (8002614 <HAL_RCC_OscConfig+0x4b8>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4a08      	ldr	r2, [pc, #32]	; (8002614 <HAL_RCC_OscConfig+0x4b8>)
 80025f4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80025f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025fa:	f7ff f879 	bl	80016f0 <HAL_GetTick>
 80025fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002600:	e00c      	b.n	800261c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002602:	f7ff f875 	bl	80016f0 <HAL_GetTick>
 8002606:	4602      	mov	r2, r0
 8002608:	693b      	ldr	r3, [r7, #16]
 800260a:	1ad3      	subs	r3, r2, r3
 800260c:	2b02      	cmp	r3, #2
 800260e:	d905      	bls.n	800261c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002610:	2303      	movs	r3, #3
 8002612:	e0b3      	b.n	800277c <HAL_RCC_OscConfig+0x620>
 8002614:	40021000 	.word	0x40021000
 8002618:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800261c:	4b59      	ldr	r3, [pc, #356]	; (8002784 <HAL_RCC_OscConfig+0x628>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002624:	2b00      	cmp	r3, #0
 8002626:	d1ec      	bne.n	8002602 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002628:	4b56      	ldr	r3, [pc, #344]	; (8002784 <HAL_RCC_OscConfig+0x628>)
 800262a:	68da      	ldr	r2, [r3, #12]
 800262c:	4b56      	ldr	r3, [pc, #344]	; (8002788 <HAL_RCC_OscConfig+0x62c>)
 800262e:	4013      	ands	r3, r2
 8002630:	687a      	ldr	r2, [r7, #4]
 8002632:	6a11      	ldr	r1, [r2, #32]
 8002634:	687a      	ldr	r2, [r7, #4]
 8002636:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002638:	3a01      	subs	r2, #1
 800263a:	0112      	lsls	r2, r2, #4
 800263c:	4311      	orrs	r1, r2
 800263e:	687a      	ldr	r2, [r7, #4]
 8002640:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002642:	0212      	lsls	r2, r2, #8
 8002644:	4311      	orrs	r1, r2
 8002646:	687a      	ldr	r2, [r7, #4]
 8002648:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800264a:	0852      	lsrs	r2, r2, #1
 800264c:	3a01      	subs	r2, #1
 800264e:	0552      	lsls	r2, r2, #21
 8002650:	4311      	orrs	r1, r2
 8002652:	687a      	ldr	r2, [r7, #4]
 8002654:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002656:	0852      	lsrs	r2, r2, #1
 8002658:	3a01      	subs	r2, #1
 800265a:	0652      	lsls	r2, r2, #25
 800265c:	4311      	orrs	r1, r2
 800265e:	687a      	ldr	r2, [r7, #4]
 8002660:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002662:	06d2      	lsls	r2, r2, #27
 8002664:	430a      	orrs	r2, r1
 8002666:	4947      	ldr	r1, [pc, #284]	; (8002784 <HAL_RCC_OscConfig+0x628>)
 8002668:	4313      	orrs	r3, r2
 800266a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800266c:	4b45      	ldr	r3, [pc, #276]	; (8002784 <HAL_RCC_OscConfig+0x628>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a44      	ldr	r2, [pc, #272]	; (8002784 <HAL_RCC_OscConfig+0x628>)
 8002672:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002676:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002678:	4b42      	ldr	r3, [pc, #264]	; (8002784 <HAL_RCC_OscConfig+0x628>)
 800267a:	68db      	ldr	r3, [r3, #12]
 800267c:	4a41      	ldr	r2, [pc, #260]	; (8002784 <HAL_RCC_OscConfig+0x628>)
 800267e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002682:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002684:	f7ff f834 	bl	80016f0 <HAL_GetTick>
 8002688:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800268a:	e008      	b.n	800269e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800268c:	f7ff f830 	bl	80016f0 <HAL_GetTick>
 8002690:	4602      	mov	r2, r0
 8002692:	693b      	ldr	r3, [r7, #16]
 8002694:	1ad3      	subs	r3, r2, r3
 8002696:	2b02      	cmp	r3, #2
 8002698:	d901      	bls.n	800269e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800269a:	2303      	movs	r3, #3
 800269c:	e06e      	b.n	800277c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800269e:	4b39      	ldr	r3, [pc, #228]	; (8002784 <HAL_RCC_OscConfig+0x628>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d0f0      	beq.n	800268c <HAL_RCC_OscConfig+0x530>
 80026aa:	e066      	b.n	800277a <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026ac:	4b35      	ldr	r3, [pc, #212]	; (8002784 <HAL_RCC_OscConfig+0x628>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a34      	ldr	r2, [pc, #208]	; (8002784 <HAL_RCC_OscConfig+0x628>)
 80026b2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80026b6:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80026b8:	4b32      	ldr	r3, [pc, #200]	; (8002784 <HAL_RCC_OscConfig+0x628>)
 80026ba:	68db      	ldr	r3, [r3, #12]
 80026bc:	4a31      	ldr	r2, [pc, #196]	; (8002784 <HAL_RCC_OscConfig+0x628>)
 80026be:	f023 0303 	bic.w	r3, r3, #3
 80026c2:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80026c4:	4b2f      	ldr	r3, [pc, #188]	; (8002784 <HAL_RCC_OscConfig+0x628>)
 80026c6:	68db      	ldr	r3, [r3, #12]
 80026c8:	4a2e      	ldr	r2, [pc, #184]	; (8002784 <HAL_RCC_OscConfig+0x628>)
 80026ca:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80026ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026d2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026d4:	f7ff f80c 	bl	80016f0 <HAL_GetTick>
 80026d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80026da:	e008      	b.n	80026ee <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026dc:	f7ff f808 	bl	80016f0 <HAL_GetTick>
 80026e0:	4602      	mov	r2, r0
 80026e2:	693b      	ldr	r3, [r7, #16]
 80026e4:	1ad3      	subs	r3, r2, r3
 80026e6:	2b02      	cmp	r3, #2
 80026e8:	d901      	bls.n	80026ee <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 80026ea:	2303      	movs	r3, #3
 80026ec:	e046      	b.n	800277c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80026ee:	4b25      	ldr	r3, [pc, #148]	; (8002784 <HAL_RCC_OscConfig+0x628>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d1f0      	bne.n	80026dc <HAL_RCC_OscConfig+0x580>
 80026fa:	e03e      	b.n	800277a <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	69db      	ldr	r3, [r3, #28]
 8002700:	2b01      	cmp	r3, #1
 8002702:	d101      	bne.n	8002708 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	e039      	b.n	800277c <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002708:	4b1e      	ldr	r3, [pc, #120]	; (8002784 <HAL_RCC_OscConfig+0x628>)
 800270a:	68db      	ldr	r3, [r3, #12]
 800270c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800270e:	697b      	ldr	r3, [r7, #20]
 8002710:	f003 0203 	and.w	r2, r3, #3
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6a1b      	ldr	r3, [r3, #32]
 8002718:	429a      	cmp	r2, r3
 800271a:	d12c      	bne.n	8002776 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800271c:	697b      	ldr	r3, [r7, #20]
 800271e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002726:	3b01      	subs	r3, #1
 8002728:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800272a:	429a      	cmp	r2, r3
 800272c:	d123      	bne.n	8002776 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002738:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800273a:	429a      	cmp	r2, r3
 800273c:	d11b      	bne.n	8002776 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800273e:	697b      	ldr	r3, [r7, #20]
 8002740:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002748:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800274a:	429a      	cmp	r2, r3
 800274c:	d113      	bne.n	8002776 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800274e:	697b      	ldr	r3, [r7, #20]
 8002750:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002758:	085b      	lsrs	r3, r3, #1
 800275a:	3b01      	subs	r3, #1
 800275c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800275e:	429a      	cmp	r2, r3
 8002760:	d109      	bne.n	8002776 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002762:	697b      	ldr	r3, [r7, #20]
 8002764:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800276c:	085b      	lsrs	r3, r3, #1
 800276e:	3b01      	subs	r3, #1
 8002770:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002772:	429a      	cmp	r2, r3
 8002774:	d001      	beq.n	800277a <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8002776:	2301      	movs	r3, #1
 8002778:	e000      	b.n	800277c <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 800277a:	2300      	movs	r3, #0
}
 800277c:	4618      	mov	r0, r3
 800277e:	3720      	adds	r7, #32
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}
 8002784:	40021000 	.word	0x40021000
 8002788:	019f800c 	.word	0x019f800c

0800278c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b086      	sub	sp, #24
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
 8002794:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002796:	2300      	movs	r3, #0
 8002798:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d101      	bne.n	80027a4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80027a0:	2301      	movs	r3, #1
 80027a2:	e11e      	b.n	80029e2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80027a4:	4b91      	ldr	r3, [pc, #580]	; (80029ec <HAL_RCC_ClockConfig+0x260>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f003 030f 	and.w	r3, r3, #15
 80027ac:	683a      	ldr	r2, [r7, #0]
 80027ae:	429a      	cmp	r2, r3
 80027b0:	d910      	bls.n	80027d4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027b2:	4b8e      	ldr	r3, [pc, #568]	; (80029ec <HAL_RCC_ClockConfig+0x260>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f023 020f 	bic.w	r2, r3, #15
 80027ba:	498c      	ldr	r1, [pc, #560]	; (80029ec <HAL_RCC_ClockConfig+0x260>)
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	4313      	orrs	r3, r2
 80027c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027c2:	4b8a      	ldr	r3, [pc, #552]	; (80029ec <HAL_RCC_ClockConfig+0x260>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f003 030f 	and.w	r3, r3, #15
 80027ca:	683a      	ldr	r2, [r7, #0]
 80027cc:	429a      	cmp	r2, r3
 80027ce:	d001      	beq.n	80027d4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80027d0:	2301      	movs	r3, #1
 80027d2:	e106      	b.n	80029e2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f003 0301 	and.w	r3, r3, #1
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d073      	beq.n	80028c8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	2b03      	cmp	r3, #3
 80027e6:	d129      	bne.n	800283c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027e8:	4b81      	ldr	r3, [pc, #516]	; (80029f0 <HAL_RCC_ClockConfig+0x264>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d101      	bne.n	80027f8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80027f4:	2301      	movs	r3, #1
 80027f6:	e0f4      	b.n	80029e2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80027f8:	f000 f99e 	bl	8002b38 <RCC_GetSysClockFreqFromPLLSource>
 80027fc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80027fe:	693b      	ldr	r3, [r7, #16]
 8002800:	4a7c      	ldr	r2, [pc, #496]	; (80029f4 <HAL_RCC_ClockConfig+0x268>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d93f      	bls.n	8002886 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002806:	4b7a      	ldr	r3, [pc, #488]	; (80029f0 <HAL_RCC_ClockConfig+0x264>)
 8002808:	689b      	ldr	r3, [r3, #8]
 800280a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800280e:	2b00      	cmp	r3, #0
 8002810:	d009      	beq.n	8002826 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800281a:	2b00      	cmp	r3, #0
 800281c:	d033      	beq.n	8002886 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002822:	2b00      	cmp	r3, #0
 8002824:	d12f      	bne.n	8002886 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002826:	4b72      	ldr	r3, [pc, #456]	; (80029f0 <HAL_RCC_ClockConfig+0x264>)
 8002828:	689b      	ldr	r3, [r3, #8]
 800282a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800282e:	4a70      	ldr	r2, [pc, #448]	; (80029f0 <HAL_RCC_ClockConfig+0x264>)
 8002830:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002834:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002836:	2380      	movs	r3, #128	; 0x80
 8002838:	617b      	str	r3, [r7, #20]
 800283a:	e024      	b.n	8002886 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	2b02      	cmp	r3, #2
 8002842:	d107      	bne.n	8002854 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002844:	4b6a      	ldr	r3, [pc, #424]	; (80029f0 <HAL_RCC_ClockConfig+0x264>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800284c:	2b00      	cmp	r3, #0
 800284e:	d109      	bne.n	8002864 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002850:	2301      	movs	r3, #1
 8002852:	e0c6      	b.n	80029e2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002854:	4b66      	ldr	r3, [pc, #408]	; (80029f0 <HAL_RCC_ClockConfig+0x264>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800285c:	2b00      	cmp	r3, #0
 800285e:	d101      	bne.n	8002864 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002860:	2301      	movs	r3, #1
 8002862:	e0be      	b.n	80029e2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002864:	f000 f8ce 	bl	8002a04 <HAL_RCC_GetSysClockFreq>
 8002868:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800286a:	693b      	ldr	r3, [r7, #16]
 800286c:	4a61      	ldr	r2, [pc, #388]	; (80029f4 <HAL_RCC_ClockConfig+0x268>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d909      	bls.n	8002886 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002872:	4b5f      	ldr	r3, [pc, #380]	; (80029f0 <HAL_RCC_ClockConfig+0x264>)
 8002874:	689b      	ldr	r3, [r3, #8]
 8002876:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800287a:	4a5d      	ldr	r2, [pc, #372]	; (80029f0 <HAL_RCC_ClockConfig+0x264>)
 800287c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002880:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002882:	2380      	movs	r3, #128	; 0x80
 8002884:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002886:	4b5a      	ldr	r3, [pc, #360]	; (80029f0 <HAL_RCC_ClockConfig+0x264>)
 8002888:	689b      	ldr	r3, [r3, #8]
 800288a:	f023 0203 	bic.w	r2, r3, #3
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	4957      	ldr	r1, [pc, #348]	; (80029f0 <HAL_RCC_ClockConfig+0x264>)
 8002894:	4313      	orrs	r3, r2
 8002896:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002898:	f7fe ff2a 	bl	80016f0 <HAL_GetTick>
 800289c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800289e:	e00a      	b.n	80028b6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028a0:	f7fe ff26 	bl	80016f0 <HAL_GetTick>
 80028a4:	4602      	mov	r2, r0
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	1ad3      	subs	r3, r2, r3
 80028aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d901      	bls.n	80028b6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80028b2:	2303      	movs	r3, #3
 80028b4:	e095      	b.n	80029e2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028b6:	4b4e      	ldr	r3, [pc, #312]	; (80029f0 <HAL_RCC_ClockConfig+0x264>)
 80028b8:	689b      	ldr	r3, [r3, #8]
 80028ba:	f003 020c 	and.w	r2, r3, #12
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	685b      	ldr	r3, [r3, #4]
 80028c2:	009b      	lsls	r3, r3, #2
 80028c4:	429a      	cmp	r2, r3
 80028c6:	d1eb      	bne.n	80028a0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f003 0302 	and.w	r3, r3, #2
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d023      	beq.n	800291c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f003 0304 	and.w	r3, r3, #4
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d005      	beq.n	80028ec <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80028e0:	4b43      	ldr	r3, [pc, #268]	; (80029f0 <HAL_RCC_ClockConfig+0x264>)
 80028e2:	689b      	ldr	r3, [r3, #8]
 80028e4:	4a42      	ldr	r2, [pc, #264]	; (80029f0 <HAL_RCC_ClockConfig+0x264>)
 80028e6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80028ea:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f003 0308 	and.w	r3, r3, #8
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d007      	beq.n	8002908 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80028f8:	4b3d      	ldr	r3, [pc, #244]	; (80029f0 <HAL_RCC_ClockConfig+0x264>)
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002900:	4a3b      	ldr	r2, [pc, #236]	; (80029f0 <HAL_RCC_ClockConfig+0x264>)
 8002902:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002906:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002908:	4b39      	ldr	r3, [pc, #228]	; (80029f0 <HAL_RCC_ClockConfig+0x264>)
 800290a:	689b      	ldr	r3, [r3, #8]
 800290c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	689b      	ldr	r3, [r3, #8]
 8002914:	4936      	ldr	r1, [pc, #216]	; (80029f0 <HAL_RCC_ClockConfig+0x264>)
 8002916:	4313      	orrs	r3, r2
 8002918:	608b      	str	r3, [r1, #8]
 800291a:	e008      	b.n	800292e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	2b80      	cmp	r3, #128	; 0x80
 8002920:	d105      	bne.n	800292e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002922:	4b33      	ldr	r3, [pc, #204]	; (80029f0 <HAL_RCC_ClockConfig+0x264>)
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	4a32      	ldr	r2, [pc, #200]	; (80029f0 <HAL_RCC_ClockConfig+0x264>)
 8002928:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800292c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800292e:	4b2f      	ldr	r3, [pc, #188]	; (80029ec <HAL_RCC_ClockConfig+0x260>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f003 030f 	and.w	r3, r3, #15
 8002936:	683a      	ldr	r2, [r7, #0]
 8002938:	429a      	cmp	r2, r3
 800293a:	d21d      	bcs.n	8002978 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800293c:	4b2b      	ldr	r3, [pc, #172]	; (80029ec <HAL_RCC_ClockConfig+0x260>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f023 020f 	bic.w	r2, r3, #15
 8002944:	4929      	ldr	r1, [pc, #164]	; (80029ec <HAL_RCC_ClockConfig+0x260>)
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	4313      	orrs	r3, r2
 800294a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800294c:	f7fe fed0 	bl	80016f0 <HAL_GetTick>
 8002950:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002952:	e00a      	b.n	800296a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002954:	f7fe fecc 	bl	80016f0 <HAL_GetTick>
 8002958:	4602      	mov	r2, r0
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	1ad3      	subs	r3, r2, r3
 800295e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002962:	4293      	cmp	r3, r2
 8002964:	d901      	bls.n	800296a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002966:	2303      	movs	r3, #3
 8002968:	e03b      	b.n	80029e2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800296a:	4b20      	ldr	r3, [pc, #128]	; (80029ec <HAL_RCC_ClockConfig+0x260>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f003 030f 	and.w	r3, r3, #15
 8002972:	683a      	ldr	r2, [r7, #0]
 8002974:	429a      	cmp	r2, r3
 8002976:	d1ed      	bne.n	8002954 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f003 0304 	and.w	r3, r3, #4
 8002980:	2b00      	cmp	r3, #0
 8002982:	d008      	beq.n	8002996 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002984:	4b1a      	ldr	r3, [pc, #104]	; (80029f0 <HAL_RCC_ClockConfig+0x264>)
 8002986:	689b      	ldr	r3, [r3, #8]
 8002988:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	68db      	ldr	r3, [r3, #12]
 8002990:	4917      	ldr	r1, [pc, #92]	; (80029f0 <HAL_RCC_ClockConfig+0x264>)
 8002992:	4313      	orrs	r3, r2
 8002994:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f003 0308 	and.w	r3, r3, #8
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d009      	beq.n	80029b6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80029a2:	4b13      	ldr	r3, [pc, #76]	; (80029f0 <HAL_RCC_ClockConfig+0x264>)
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	691b      	ldr	r3, [r3, #16]
 80029ae:	00db      	lsls	r3, r3, #3
 80029b0:	490f      	ldr	r1, [pc, #60]	; (80029f0 <HAL_RCC_ClockConfig+0x264>)
 80029b2:	4313      	orrs	r3, r2
 80029b4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80029b6:	f000 f825 	bl	8002a04 <HAL_RCC_GetSysClockFreq>
 80029ba:	4602      	mov	r2, r0
 80029bc:	4b0c      	ldr	r3, [pc, #48]	; (80029f0 <HAL_RCC_ClockConfig+0x264>)
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	091b      	lsrs	r3, r3, #4
 80029c2:	f003 030f 	and.w	r3, r3, #15
 80029c6:	490c      	ldr	r1, [pc, #48]	; (80029f8 <HAL_RCC_ClockConfig+0x26c>)
 80029c8:	5ccb      	ldrb	r3, [r1, r3]
 80029ca:	f003 031f 	and.w	r3, r3, #31
 80029ce:	fa22 f303 	lsr.w	r3, r2, r3
 80029d2:	4a0a      	ldr	r2, [pc, #40]	; (80029fc <HAL_RCC_ClockConfig+0x270>)
 80029d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80029d6:	4b0a      	ldr	r3, [pc, #40]	; (8002a00 <HAL_RCC_ClockConfig+0x274>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4618      	mov	r0, r3
 80029dc:	f7fe fe3c 	bl	8001658 <HAL_InitTick>
 80029e0:	4603      	mov	r3, r0
}
 80029e2:	4618      	mov	r0, r3
 80029e4:	3718      	adds	r7, #24
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	40022000 	.word	0x40022000
 80029f0:	40021000 	.word	0x40021000
 80029f4:	04c4b400 	.word	0x04c4b400
 80029f8:	080065f8 	.word	0x080065f8
 80029fc:	20000000 	.word	0x20000000
 8002a00:	20000004 	.word	0x20000004

08002a04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a04:	b480      	push	{r7}
 8002a06:	b087      	sub	sp, #28
 8002a08:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002a0a:	4b2c      	ldr	r3, [pc, #176]	; (8002abc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a0c:	689b      	ldr	r3, [r3, #8]
 8002a0e:	f003 030c 	and.w	r3, r3, #12
 8002a12:	2b04      	cmp	r3, #4
 8002a14:	d102      	bne.n	8002a1c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002a16:	4b2a      	ldr	r3, [pc, #168]	; (8002ac0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002a18:	613b      	str	r3, [r7, #16]
 8002a1a:	e047      	b.n	8002aac <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002a1c:	4b27      	ldr	r3, [pc, #156]	; (8002abc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a1e:	689b      	ldr	r3, [r3, #8]
 8002a20:	f003 030c 	and.w	r3, r3, #12
 8002a24:	2b08      	cmp	r3, #8
 8002a26:	d102      	bne.n	8002a2e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002a28:	4b26      	ldr	r3, [pc, #152]	; (8002ac4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002a2a:	613b      	str	r3, [r7, #16]
 8002a2c:	e03e      	b.n	8002aac <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002a2e:	4b23      	ldr	r3, [pc, #140]	; (8002abc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a30:	689b      	ldr	r3, [r3, #8]
 8002a32:	f003 030c 	and.w	r3, r3, #12
 8002a36:	2b0c      	cmp	r3, #12
 8002a38:	d136      	bne.n	8002aa8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002a3a:	4b20      	ldr	r3, [pc, #128]	; (8002abc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a3c:	68db      	ldr	r3, [r3, #12]
 8002a3e:	f003 0303 	and.w	r3, r3, #3
 8002a42:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002a44:	4b1d      	ldr	r3, [pc, #116]	; (8002abc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a46:	68db      	ldr	r3, [r3, #12]
 8002a48:	091b      	lsrs	r3, r3, #4
 8002a4a:	f003 030f 	and.w	r3, r3, #15
 8002a4e:	3301      	adds	r3, #1
 8002a50:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	2b03      	cmp	r3, #3
 8002a56:	d10c      	bne.n	8002a72 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002a58:	4a1a      	ldr	r2, [pc, #104]	; (8002ac4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002a5a:	68bb      	ldr	r3, [r7, #8]
 8002a5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a60:	4a16      	ldr	r2, [pc, #88]	; (8002abc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a62:	68d2      	ldr	r2, [r2, #12]
 8002a64:	0a12      	lsrs	r2, r2, #8
 8002a66:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002a6a:	fb02 f303 	mul.w	r3, r2, r3
 8002a6e:	617b      	str	r3, [r7, #20]
      break;
 8002a70:	e00c      	b.n	8002a8c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002a72:	4a13      	ldr	r2, [pc, #76]	; (8002ac0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002a74:	68bb      	ldr	r3, [r7, #8]
 8002a76:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a7a:	4a10      	ldr	r2, [pc, #64]	; (8002abc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a7c:	68d2      	ldr	r2, [r2, #12]
 8002a7e:	0a12      	lsrs	r2, r2, #8
 8002a80:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002a84:	fb02 f303 	mul.w	r3, r2, r3
 8002a88:	617b      	str	r3, [r7, #20]
      break;
 8002a8a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002a8c:	4b0b      	ldr	r3, [pc, #44]	; (8002abc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a8e:	68db      	ldr	r3, [r3, #12]
 8002a90:	0e5b      	lsrs	r3, r3, #25
 8002a92:	f003 0303 	and.w	r3, r3, #3
 8002a96:	3301      	adds	r3, #1
 8002a98:	005b      	lsls	r3, r3, #1
 8002a9a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002a9c:	697a      	ldr	r2, [r7, #20]
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002aa4:	613b      	str	r3, [r7, #16]
 8002aa6:	e001      	b.n	8002aac <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002aac:	693b      	ldr	r3, [r7, #16]
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	371c      	adds	r7, #28
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab8:	4770      	bx	lr
 8002aba:	bf00      	nop
 8002abc:	40021000 	.word	0x40021000
 8002ac0:	00f42400 	.word	0x00f42400
 8002ac4:	007a1200 	.word	0x007a1200

08002ac8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002acc:	4b03      	ldr	r3, [pc, #12]	; (8002adc <HAL_RCC_GetHCLKFreq+0x14>)
 8002ace:	681b      	ldr	r3, [r3, #0]
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad8:	4770      	bx	lr
 8002ada:	bf00      	nop
 8002adc:	20000000 	.word	0x20000000

08002ae0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002ae4:	f7ff fff0 	bl	8002ac8 <HAL_RCC_GetHCLKFreq>
 8002ae8:	4602      	mov	r2, r0
 8002aea:	4b06      	ldr	r3, [pc, #24]	; (8002b04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	0a1b      	lsrs	r3, r3, #8
 8002af0:	f003 0307 	and.w	r3, r3, #7
 8002af4:	4904      	ldr	r1, [pc, #16]	; (8002b08 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002af6:	5ccb      	ldrb	r3, [r1, r3]
 8002af8:	f003 031f 	and.w	r3, r3, #31
 8002afc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	bd80      	pop	{r7, pc}
 8002b04:	40021000 	.word	0x40021000
 8002b08:	08006608 	.word	0x08006608

08002b0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002b10:	f7ff ffda 	bl	8002ac8 <HAL_RCC_GetHCLKFreq>
 8002b14:	4602      	mov	r2, r0
 8002b16:	4b06      	ldr	r3, [pc, #24]	; (8002b30 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	0adb      	lsrs	r3, r3, #11
 8002b1c:	f003 0307 	and.w	r3, r3, #7
 8002b20:	4904      	ldr	r1, [pc, #16]	; (8002b34 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002b22:	5ccb      	ldrb	r3, [r1, r3]
 8002b24:	f003 031f 	and.w	r3, r3, #31
 8002b28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	bd80      	pop	{r7, pc}
 8002b30:	40021000 	.word	0x40021000
 8002b34:	08006608 	.word	0x08006608

08002b38 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	b087      	sub	sp, #28
 8002b3c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002b3e:	4b1e      	ldr	r3, [pc, #120]	; (8002bb8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002b40:	68db      	ldr	r3, [r3, #12]
 8002b42:	f003 0303 	and.w	r3, r3, #3
 8002b46:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002b48:	4b1b      	ldr	r3, [pc, #108]	; (8002bb8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002b4a:	68db      	ldr	r3, [r3, #12]
 8002b4c:	091b      	lsrs	r3, r3, #4
 8002b4e:	f003 030f 	and.w	r3, r3, #15
 8002b52:	3301      	adds	r3, #1
 8002b54:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002b56:	693b      	ldr	r3, [r7, #16]
 8002b58:	2b03      	cmp	r3, #3
 8002b5a:	d10c      	bne.n	8002b76 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002b5c:	4a17      	ldr	r2, [pc, #92]	; (8002bbc <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b64:	4a14      	ldr	r2, [pc, #80]	; (8002bb8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002b66:	68d2      	ldr	r2, [r2, #12]
 8002b68:	0a12      	lsrs	r2, r2, #8
 8002b6a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002b6e:	fb02 f303 	mul.w	r3, r2, r3
 8002b72:	617b      	str	r3, [r7, #20]
    break;
 8002b74:	e00c      	b.n	8002b90 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002b76:	4a12      	ldr	r2, [pc, #72]	; (8002bc0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b7e:	4a0e      	ldr	r2, [pc, #56]	; (8002bb8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002b80:	68d2      	ldr	r2, [r2, #12]
 8002b82:	0a12      	lsrs	r2, r2, #8
 8002b84:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002b88:	fb02 f303 	mul.w	r3, r2, r3
 8002b8c:	617b      	str	r3, [r7, #20]
    break;
 8002b8e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002b90:	4b09      	ldr	r3, [pc, #36]	; (8002bb8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002b92:	68db      	ldr	r3, [r3, #12]
 8002b94:	0e5b      	lsrs	r3, r3, #25
 8002b96:	f003 0303 	and.w	r3, r3, #3
 8002b9a:	3301      	adds	r3, #1
 8002b9c:	005b      	lsls	r3, r3, #1
 8002b9e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002ba0:	697a      	ldr	r2, [r7, #20]
 8002ba2:	68bb      	ldr	r3, [r7, #8]
 8002ba4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ba8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002baa:	687b      	ldr	r3, [r7, #4]
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	371c      	adds	r7, #28
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb6:	4770      	bx	lr
 8002bb8:	40021000 	.word	0x40021000
 8002bbc:	007a1200 	.word	0x007a1200
 8002bc0:	00f42400 	.word	0x00f42400

08002bc4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b086      	sub	sp, #24
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002bcc:	2300      	movs	r3, #0
 8002bce:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	f000 8098 	beq.w	8002d12 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002be2:	2300      	movs	r3, #0
 8002be4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002be6:	4b43      	ldr	r3, [pc, #268]	; (8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002be8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d10d      	bne.n	8002c0e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bf2:	4b40      	ldr	r3, [pc, #256]	; (8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002bf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bf6:	4a3f      	ldr	r2, [pc, #252]	; (8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002bf8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bfc:	6593      	str	r3, [r2, #88]	; 0x58
 8002bfe:	4b3d      	ldr	r3, [pc, #244]	; (8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c06:	60bb      	str	r3, [r7, #8]
 8002c08:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c0e:	4b3a      	ldr	r3, [pc, #232]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	4a39      	ldr	r2, [pc, #228]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002c14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c18:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002c1a:	f7fe fd69 	bl	80016f0 <HAL_GetTick>
 8002c1e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002c20:	e009      	b.n	8002c36 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c22:	f7fe fd65 	bl	80016f0 <HAL_GetTick>
 8002c26:	4602      	mov	r2, r0
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	1ad3      	subs	r3, r2, r3
 8002c2c:	2b02      	cmp	r3, #2
 8002c2e:	d902      	bls.n	8002c36 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002c30:	2303      	movs	r3, #3
 8002c32:	74fb      	strb	r3, [r7, #19]
        break;
 8002c34:	e005      	b.n	8002c42 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002c36:	4b30      	ldr	r3, [pc, #192]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d0ef      	beq.n	8002c22 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002c42:	7cfb      	ldrb	r3, [r7, #19]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d159      	bne.n	8002cfc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002c48:	4b2a      	ldr	r3, [pc, #168]	; (8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c52:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d01e      	beq.n	8002c98 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c5e:	697a      	ldr	r2, [r7, #20]
 8002c60:	429a      	cmp	r2, r3
 8002c62:	d019      	beq.n	8002c98 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002c64:	4b23      	ldr	r3, [pc, #140]	; (8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c6e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002c70:	4b20      	ldr	r3, [pc, #128]	; (8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c76:	4a1f      	ldr	r2, [pc, #124]	; (8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c7c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002c80:	4b1c      	ldr	r3, [pc, #112]	; (8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c86:	4a1b      	ldr	r2, [pc, #108]	; (8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c88:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c8c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002c90:	4a18      	ldr	r2, [pc, #96]	; (8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c92:	697b      	ldr	r3, [r7, #20]
 8002c94:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002c98:	697b      	ldr	r3, [r7, #20]
 8002c9a:	f003 0301 	and.w	r3, r3, #1
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d016      	beq.n	8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ca2:	f7fe fd25 	bl	80016f0 <HAL_GetTick>
 8002ca6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ca8:	e00b      	b.n	8002cc2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002caa:	f7fe fd21 	bl	80016f0 <HAL_GetTick>
 8002cae:	4602      	mov	r2, r0
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	1ad3      	subs	r3, r2, r3
 8002cb4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d902      	bls.n	8002cc2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002cbc:	2303      	movs	r3, #3
 8002cbe:	74fb      	strb	r3, [r7, #19]
            break;
 8002cc0:	e006      	b.n	8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002cc2:	4b0c      	ldr	r3, [pc, #48]	; (8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002cc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cc8:	f003 0302 	and.w	r3, r3, #2
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d0ec      	beq.n	8002caa <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002cd0:	7cfb      	ldrb	r3, [r7, #19]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d10b      	bne.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002cd6:	4b07      	ldr	r3, [pc, #28]	; (8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002cd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cdc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce4:	4903      	ldr	r1, [pc, #12]	; (8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002cec:	e008      	b.n	8002d00 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002cee:	7cfb      	ldrb	r3, [r7, #19]
 8002cf0:	74bb      	strb	r3, [r7, #18]
 8002cf2:	e005      	b.n	8002d00 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002cf4:	40021000 	.word	0x40021000
 8002cf8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002cfc:	7cfb      	ldrb	r3, [r7, #19]
 8002cfe:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002d00:	7c7b      	ldrb	r3, [r7, #17]
 8002d02:	2b01      	cmp	r3, #1
 8002d04:	d105      	bne.n	8002d12 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d06:	4ba6      	ldr	r3, [pc, #664]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d0a:	4aa5      	ldr	r2, [pc, #660]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d0c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d10:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f003 0301 	and.w	r3, r3, #1
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d00a      	beq.n	8002d34 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002d1e:	4ba0      	ldr	r3, [pc, #640]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d24:	f023 0203 	bic.w	r2, r3, #3
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	499c      	ldr	r1, [pc, #624]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f003 0302 	and.w	r3, r3, #2
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d00a      	beq.n	8002d56 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002d40:	4b97      	ldr	r3, [pc, #604]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d46:	f023 020c 	bic.w	r2, r3, #12
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	689b      	ldr	r3, [r3, #8]
 8002d4e:	4994      	ldr	r1, [pc, #592]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d50:	4313      	orrs	r3, r2
 8002d52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f003 0304 	and.w	r3, r3, #4
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d00a      	beq.n	8002d78 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002d62:	4b8f      	ldr	r3, [pc, #572]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d68:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	68db      	ldr	r3, [r3, #12]
 8002d70:	498b      	ldr	r1, [pc, #556]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d72:	4313      	orrs	r3, r2
 8002d74:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f003 0308 	and.w	r3, r3, #8
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d00a      	beq.n	8002d9a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002d84:	4b86      	ldr	r3, [pc, #536]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d8a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	691b      	ldr	r3, [r3, #16]
 8002d92:	4983      	ldr	r1, [pc, #524]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d94:	4313      	orrs	r3, r2
 8002d96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f003 0320 	and.w	r3, r3, #32
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d00a      	beq.n	8002dbc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002da6:	4b7e      	ldr	r3, [pc, #504]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002da8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dac:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	695b      	ldr	r3, [r3, #20]
 8002db4:	497a      	ldr	r1, [pc, #488]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002db6:	4313      	orrs	r3, r2
 8002db8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d00a      	beq.n	8002dde <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002dc8:	4b75      	ldr	r3, [pc, #468]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002dca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dce:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	699b      	ldr	r3, [r3, #24]
 8002dd6:	4972      	ldr	r1, [pc, #456]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d00a      	beq.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002dea:	4b6d      	ldr	r3, [pc, #436]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002dec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002df0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	69db      	ldr	r3, [r3, #28]
 8002df8:	4969      	ldr	r1, [pc, #420]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002dfa:	4313      	orrs	r3, r2
 8002dfc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d00a      	beq.n	8002e22 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002e0c:	4b64      	ldr	r3, [pc, #400]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e12:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6a1b      	ldr	r3, [r3, #32]
 8002e1a:	4961      	ldr	r1, [pc, #388]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d00a      	beq.n	8002e44 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002e2e:	4b5c      	ldr	r3, [pc, #368]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e34:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e3c:	4958      	ldr	r1, [pc, #352]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d015      	beq.n	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002e50:	4b53      	ldr	r3, [pc, #332]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e56:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e5e:	4950      	ldr	r1, [pc, #320]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e60:	4313      	orrs	r3, r2
 8002e62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e6a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002e6e:	d105      	bne.n	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e70:	4b4b      	ldr	r3, [pc, #300]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e72:	68db      	ldr	r3, [r3, #12]
 8002e74:	4a4a      	ldr	r2, [pc, #296]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e76:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002e7a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d015      	beq.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002e88:	4b45      	ldr	r3, [pc, #276]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e8e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e96:	4942      	ldr	r1, [pc, #264]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ea2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002ea6:	d105      	bne.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ea8:	4b3d      	ldr	r3, [pc, #244]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002eaa:	68db      	ldr	r3, [r3, #12]
 8002eac:	4a3c      	ldr	r2, [pc, #240]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002eae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002eb2:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d015      	beq.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002ec0:	4b37      	ldr	r3, [pc, #220]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ec2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ec6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ece:	4934      	ldr	r1, [pc, #208]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eda:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ede:	d105      	bne.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ee0:	4b2f      	ldr	r3, [pc, #188]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ee2:	68db      	ldr	r3, [r3, #12]
 8002ee4:	4a2e      	ldr	r2, [pc, #184]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ee6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002eea:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d015      	beq.n	8002f24 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002ef8:	4b29      	ldr	r3, [pc, #164]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002efa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002efe:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f06:	4926      	ldr	r1, [pc, #152]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f12:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002f16:	d105      	bne.n	8002f24 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002f18:	4b21      	ldr	r3, [pc, #132]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f1a:	68db      	ldr	r3, [r3, #12]
 8002f1c:	4a20      	ldr	r2, [pc, #128]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f1e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002f22:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d015      	beq.n	8002f5c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002f30:	4b1b      	ldr	r3, [pc, #108]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f36:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f3e:	4918      	ldr	r1, [pc, #96]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f40:	4313      	orrs	r3, r2
 8002f42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f4a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002f4e:	d105      	bne.n	8002f5c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002f50:	4b13      	ldr	r3, [pc, #76]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f52:	68db      	ldr	r3, [r3, #12]
 8002f54:	4a12      	ldr	r2, [pc, #72]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f56:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002f5a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d015      	beq.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002f68:	4b0d      	ldr	r3, [pc, #52]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f6e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f76:	490a      	ldr	r1, [pc, #40]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f82:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002f86:	d105      	bne.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002f88:	4b05      	ldr	r3, [pc, #20]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f8a:	68db      	ldr	r3, [r3, #12]
 8002f8c:	4a04      	ldr	r2, [pc, #16]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f92:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8002f94:	7cbb      	ldrb	r3, [r7, #18]
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	3718      	adds	r7, #24
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	bf00      	nop
 8002fa0:	40021000 	.word	0x40021000

08002fa4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b082      	sub	sp, #8
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d101      	bne.n	8002fb6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e042      	b.n	800303c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d106      	bne.n	8002fce <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002fc8:	6878      	ldr	r0, [r7, #4]
 8002fca:	f7fe f93b 	bl	8001244 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2224      	movs	r2, #36	; 0x24
 8002fd2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	681a      	ldr	r2, [r3, #0]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f022 0201 	bic.w	r2, r2, #1
 8002fe4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002fe6:	6878      	ldr	r0, [r7, #4]
 8002fe8:	f000 f82c 	bl	8003044 <UART_SetConfig>
 8002fec:	4603      	mov	r3, r0
 8002fee:	2b01      	cmp	r3, #1
 8002ff0:	d101      	bne.n	8002ff6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e022      	b.n	800303c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d002      	beq.n	8003004 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8002ffe:	6878      	ldr	r0, [r7, #4]
 8003000:	f000 faec 	bl	80035dc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	685a      	ldr	r2, [r3, #4]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003012:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	689a      	ldr	r2, [r3, #8]
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003022:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	681a      	ldr	r2, [r3, #0]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f042 0201 	orr.w	r2, r2, #1
 8003032:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003034:	6878      	ldr	r0, [r7, #4]
 8003036:	f000 fb73 	bl	8003720 <UART_CheckIdleState>
 800303a:	4603      	mov	r3, r0
}
 800303c:	4618      	mov	r0, r3
 800303e:	3708      	adds	r7, #8
 8003040:	46bd      	mov	sp, r7
 8003042:	bd80      	pop	{r7, pc}

08003044 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003044:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003048:	b08c      	sub	sp, #48	; 0x30
 800304a:	af00      	add	r7, sp, #0
 800304c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800304e:	2300      	movs	r3, #0
 8003050:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003054:	697b      	ldr	r3, [r7, #20]
 8003056:	689a      	ldr	r2, [r3, #8]
 8003058:	697b      	ldr	r3, [r7, #20]
 800305a:	691b      	ldr	r3, [r3, #16]
 800305c:	431a      	orrs	r2, r3
 800305e:	697b      	ldr	r3, [r7, #20]
 8003060:	695b      	ldr	r3, [r3, #20]
 8003062:	431a      	orrs	r2, r3
 8003064:	697b      	ldr	r3, [r7, #20]
 8003066:	69db      	ldr	r3, [r3, #28]
 8003068:	4313      	orrs	r3, r2
 800306a:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800306c:	697b      	ldr	r3, [r7, #20]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	681a      	ldr	r2, [r3, #0]
 8003072:	4bab      	ldr	r3, [pc, #684]	; (8003320 <UART_SetConfig+0x2dc>)
 8003074:	4013      	ands	r3, r2
 8003076:	697a      	ldr	r2, [r7, #20]
 8003078:	6812      	ldr	r2, [r2, #0]
 800307a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800307c:	430b      	orrs	r3, r1
 800307e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003080:	697b      	ldr	r3, [r7, #20]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	68da      	ldr	r2, [r3, #12]
 800308e:	697b      	ldr	r3, [r7, #20]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	430a      	orrs	r2, r1
 8003094:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	699b      	ldr	r3, [r3, #24]
 800309a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800309c:	697b      	ldr	r3, [r7, #20]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4aa0      	ldr	r2, [pc, #640]	; (8003324 <UART_SetConfig+0x2e0>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d004      	beq.n	80030b0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80030a6:	697b      	ldr	r3, [r7, #20]
 80030a8:	6a1b      	ldr	r3, [r3, #32]
 80030aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80030ac:	4313      	orrs	r3, r2
 80030ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80030b0:	697b      	ldr	r3, [r7, #20]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80030ba:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80030be:	697a      	ldr	r2, [r7, #20]
 80030c0:	6812      	ldr	r2, [r2, #0]
 80030c2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80030c4:	430b      	orrs	r3, r1
 80030c6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80030c8:	697b      	ldr	r3, [r7, #20]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030ce:	f023 010f 	bic.w	r1, r3, #15
 80030d2:	697b      	ldr	r3, [r7, #20]
 80030d4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	430a      	orrs	r2, r1
 80030dc:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80030de:	697b      	ldr	r3, [r7, #20]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a91      	ldr	r2, [pc, #580]	; (8003328 <UART_SetConfig+0x2e4>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d125      	bne.n	8003134 <UART_SetConfig+0xf0>
 80030e8:	4b90      	ldr	r3, [pc, #576]	; (800332c <UART_SetConfig+0x2e8>)
 80030ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030ee:	f003 0303 	and.w	r3, r3, #3
 80030f2:	2b03      	cmp	r3, #3
 80030f4:	d81a      	bhi.n	800312c <UART_SetConfig+0xe8>
 80030f6:	a201      	add	r2, pc, #4	; (adr r2, 80030fc <UART_SetConfig+0xb8>)
 80030f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030fc:	0800310d 	.word	0x0800310d
 8003100:	0800311d 	.word	0x0800311d
 8003104:	08003115 	.word	0x08003115
 8003108:	08003125 	.word	0x08003125
 800310c:	2301      	movs	r3, #1
 800310e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003112:	e0d6      	b.n	80032c2 <UART_SetConfig+0x27e>
 8003114:	2302      	movs	r3, #2
 8003116:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800311a:	e0d2      	b.n	80032c2 <UART_SetConfig+0x27e>
 800311c:	2304      	movs	r3, #4
 800311e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003122:	e0ce      	b.n	80032c2 <UART_SetConfig+0x27e>
 8003124:	2308      	movs	r3, #8
 8003126:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800312a:	e0ca      	b.n	80032c2 <UART_SetConfig+0x27e>
 800312c:	2310      	movs	r3, #16
 800312e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003132:	e0c6      	b.n	80032c2 <UART_SetConfig+0x27e>
 8003134:	697b      	ldr	r3, [r7, #20]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a7d      	ldr	r2, [pc, #500]	; (8003330 <UART_SetConfig+0x2ec>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d138      	bne.n	80031b0 <UART_SetConfig+0x16c>
 800313e:	4b7b      	ldr	r3, [pc, #492]	; (800332c <UART_SetConfig+0x2e8>)
 8003140:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003144:	f003 030c 	and.w	r3, r3, #12
 8003148:	2b0c      	cmp	r3, #12
 800314a:	d82d      	bhi.n	80031a8 <UART_SetConfig+0x164>
 800314c:	a201      	add	r2, pc, #4	; (adr r2, 8003154 <UART_SetConfig+0x110>)
 800314e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003152:	bf00      	nop
 8003154:	08003189 	.word	0x08003189
 8003158:	080031a9 	.word	0x080031a9
 800315c:	080031a9 	.word	0x080031a9
 8003160:	080031a9 	.word	0x080031a9
 8003164:	08003199 	.word	0x08003199
 8003168:	080031a9 	.word	0x080031a9
 800316c:	080031a9 	.word	0x080031a9
 8003170:	080031a9 	.word	0x080031a9
 8003174:	08003191 	.word	0x08003191
 8003178:	080031a9 	.word	0x080031a9
 800317c:	080031a9 	.word	0x080031a9
 8003180:	080031a9 	.word	0x080031a9
 8003184:	080031a1 	.word	0x080031a1
 8003188:	2300      	movs	r3, #0
 800318a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800318e:	e098      	b.n	80032c2 <UART_SetConfig+0x27e>
 8003190:	2302      	movs	r3, #2
 8003192:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003196:	e094      	b.n	80032c2 <UART_SetConfig+0x27e>
 8003198:	2304      	movs	r3, #4
 800319a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800319e:	e090      	b.n	80032c2 <UART_SetConfig+0x27e>
 80031a0:	2308      	movs	r3, #8
 80031a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80031a6:	e08c      	b.n	80032c2 <UART_SetConfig+0x27e>
 80031a8:	2310      	movs	r3, #16
 80031aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80031ae:	e088      	b.n	80032c2 <UART_SetConfig+0x27e>
 80031b0:	697b      	ldr	r3, [r7, #20]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	4a5f      	ldr	r2, [pc, #380]	; (8003334 <UART_SetConfig+0x2f0>)
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d125      	bne.n	8003206 <UART_SetConfig+0x1c2>
 80031ba:	4b5c      	ldr	r3, [pc, #368]	; (800332c <UART_SetConfig+0x2e8>)
 80031bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031c0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80031c4:	2b30      	cmp	r3, #48	; 0x30
 80031c6:	d016      	beq.n	80031f6 <UART_SetConfig+0x1b2>
 80031c8:	2b30      	cmp	r3, #48	; 0x30
 80031ca:	d818      	bhi.n	80031fe <UART_SetConfig+0x1ba>
 80031cc:	2b20      	cmp	r3, #32
 80031ce:	d00a      	beq.n	80031e6 <UART_SetConfig+0x1a2>
 80031d0:	2b20      	cmp	r3, #32
 80031d2:	d814      	bhi.n	80031fe <UART_SetConfig+0x1ba>
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d002      	beq.n	80031de <UART_SetConfig+0x19a>
 80031d8:	2b10      	cmp	r3, #16
 80031da:	d008      	beq.n	80031ee <UART_SetConfig+0x1aa>
 80031dc:	e00f      	b.n	80031fe <UART_SetConfig+0x1ba>
 80031de:	2300      	movs	r3, #0
 80031e0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80031e4:	e06d      	b.n	80032c2 <UART_SetConfig+0x27e>
 80031e6:	2302      	movs	r3, #2
 80031e8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80031ec:	e069      	b.n	80032c2 <UART_SetConfig+0x27e>
 80031ee:	2304      	movs	r3, #4
 80031f0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80031f4:	e065      	b.n	80032c2 <UART_SetConfig+0x27e>
 80031f6:	2308      	movs	r3, #8
 80031f8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80031fc:	e061      	b.n	80032c2 <UART_SetConfig+0x27e>
 80031fe:	2310      	movs	r3, #16
 8003200:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003204:	e05d      	b.n	80032c2 <UART_SetConfig+0x27e>
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4a4b      	ldr	r2, [pc, #300]	; (8003338 <UART_SetConfig+0x2f4>)
 800320c:	4293      	cmp	r3, r2
 800320e:	d125      	bne.n	800325c <UART_SetConfig+0x218>
 8003210:	4b46      	ldr	r3, [pc, #280]	; (800332c <UART_SetConfig+0x2e8>)
 8003212:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003216:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800321a:	2bc0      	cmp	r3, #192	; 0xc0
 800321c:	d016      	beq.n	800324c <UART_SetConfig+0x208>
 800321e:	2bc0      	cmp	r3, #192	; 0xc0
 8003220:	d818      	bhi.n	8003254 <UART_SetConfig+0x210>
 8003222:	2b80      	cmp	r3, #128	; 0x80
 8003224:	d00a      	beq.n	800323c <UART_SetConfig+0x1f8>
 8003226:	2b80      	cmp	r3, #128	; 0x80
 8003228:	d814      	bhi.n	8003254 <UART_SetConfig+0x210>
 800322a:	2b00      	cmp	r3, #0
 800322c:	d002      	beq.n	8003234 <UART_SetConfig+0x1f0>
 800322e:	2b40      	cmp	r3, #64	; 0x40
 8003230:	d008      	beq.n	8003244 <UART_SetConfig+0x200>
 8003232:	e00f      	b.n	8003254 <UART_SetConfig+0x210>
 8003234:	2300      	movs	r3, #0
 8003236:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800323a:	e042      	b.n	80032c2 <UART_SetConfig+0x27e>
 800323c:	2302      	movs	r3, #2
 800323e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003242:	e03e      	b.n	80032c2 <UART_SetConfig+0x27e>
 8003244:	2304      	movs	r3, #4
 8003246:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800324a:	e03a      	b.n	80032c2 <UART_SetConfig+0x27e>
 800324c:	2308      	movs	r3, #8
 800324e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003252:	e036      	b.n	80032c2 <UART_SetConfig+0x27e>
 8003254:	2310      	movs	r3, #16
 8003256:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800325a:	e032      	b.n	80032c2 <UART_SetConfig+0x27e>
 800325c:	697b      	ldr	r3, [r7, #20]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4a30      	ldr	r2, [pc, #192]	; (8003324 <UART_SetConfig+0x2e0>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d12a      	bne.n	80032bc <UART_SetConfig+0x278>
 8003266:	4b31      	ldr	r3, [pc, #196]	; (800332c <UART_SetConfig+0x2e8>)
 8003268:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800326c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003270:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003274:	d01a      	beq.n	80032ac <UART_SetConfig+0x268>
 8003276:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800327a:	d81b      	bhi.n	80032b4 <UART_SetConfig+0x270>
 800327c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003280:	d00c      	beq.n	800329c <UART_SetConfig+0x258>
 8003282:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003286:	d815      	bhi.n	80032b4 <UART_SetConfig+0x270>
 8003288:	2b00      	cmp	r3, #0
 800328a:	d003      	beq.n	8003294 <UART_SetConfig+0x250>
 800328c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003290:	d008      	beq.n	80032a4 <UART_SetConfig+0x260>
 8003292:	e00f      	b.n	80032b4 <UART_SetConfig+0x270>
 8003294:	2300      	movs	r3, #0
 8003296:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800329a:	e012      	b.n	80032c2 <UART_SetConfig+0x27e>
 800329c:	2302      	movs	r3, #2
 800329e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80032a2:	e00e      	b.n	80032c2 <UART_SetConfig+0x27e>
 80032a4:	2304      	movs	r3, #4
 80032a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80032aa:	e00a      	b.n	80032c2 <UART_SetConfig+0x27e>
 80032ac:	2308      	movs	r3, #8
 80032ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80032b2:	e006      	b.n	80032c2 <UART_SetConfig+0x27e>
 80032b4:	2310      	movs	r3, #16
 80032b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80032ba:	e002      	b.n	80032c2 <UART_SetConfig+0x27e>
 80032bc:	2310      	movs	r3, #16
 80032be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80032c2:	697b      	ldr	r3, [r7, #20]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4a17      	ldr	r2, [pc, #92]	; (8003324 <UART_SetConfig+0x2e0>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	f040 80a8 	bne.w	800341e <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80032ce:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80032d2:	2b08      	cmp	r3, #8
 80032d4:	d834      	bhi.n	8003340 <UART_SetConfig+0x2fc>
 80032d6:	a201      	add	r2, pc, #4	; (adr r2, 80032dc <UART_SetConfig+0x298>)
 80032d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032dc:	08003301 	.word	0x08003301
 80032e0:	08003341 	.word	0x08003341
 80032e4:	08003309 	.word	0x08003309
 80032e8:	08003341 	.word	0x08003341
 80032ec:	0800330f 	.word	0x0800330f
 80032f0:	08003341 	.word	0x08003341
 80032f4:	08003341 	.word	0x08003341
 80032f8:	08003341 	.word	0x08003341
 80032fc:	08003317 	.word	0x08003317
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003300:	f7ff fbee 	bl	8002ae0 <HAL_RCC_GetPCLK1Freq>
 8003304:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003306:	e021      	b.n	800334c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003308:	4b0c      	ldr	r3, [pc, #48]	; (800333c <UART_SetConfig+0x2f8>)
 800330a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800330c:	e01e      	b.n	800334c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800330e:	f7ff fb79 	bl	8002a04 <HAL_RCC_GetSysClockFreq>
 8003312:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003314:	e01a      	b.n	800334c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003316:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800331a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800331c:	e016      	b.n	800334c <UART_SetConfig+0x308>
 800331e:	bf00      	nop
 8003320:	cfff69f3 	.word	0xcfff69f3
 8003324:	40008000 	.word	0x40008000
 8003328:	40013800 	.word	0x40013800
 800332c:	40021000 	.word	0x40021000
 8003330:	40004400 	.word	0x40004400
 8003334:	40004800 	.word	0x40004800
 8003338:	40004c00 	.word	0x40004c00
 800333c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8003340:	2300      	movs	r3, #0
 8003342:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003344:	2301      	movs	r3, #1
 8003346:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800334a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800334c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800334e:	2b00      	cmp	r3, #0
 8003350:	f000 812a 	beq.w	80035a8 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003354:	697b      	ldr	r3, [r7, #20]
 8003356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003358:	4a9e      	ldr	r2, [pc, #632]	; (80035d4 <UART_SetConfig+0x590>)
 800335a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800335e:	461a      	mov	r2, r3
 8003360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003362:	fbb3 f3f2 	udiv	r3, r3, r2
 8003366:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003368:	697b      	ldr	r3, [r7, #20]
 800336a:	685a      	ldr	r2, [r3, #4]
 800336c:	4613      	mov	r3, r2
 800336e:	005b      	lsls	r3, r3, #1
 8003370:	4413      	add	r3, r2
 8003372:	69ba      	ldr	r2, [r7, #24]
 8003374:	429a      	cmp	r2, r3
 8003376:	d305      	bcc.n	8003384 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800337e:	69ba      	ldr	r2, [r7, #24]
 8003380:	429a      	cmp	r2, r3
 8003382:	d903      	bls.n	800338c <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8003384:	2301      	movs	r3, #1
 8003386:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800338a:	e10d      	b.n	80035a8 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800338c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800338e:	2200      	movs	r2, #0
 8003390:	60bb      	str	r3, [r7, #8]
 8003392:	60fa      	str	r2, [r7, #12]
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003398:	4a8e      	ldr	r2, [pc, #568]	; (80035d4 <UART_SetConfig+0x590>)
 800339a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800339e:	b29b      	uxth	r3, r3
 80033a0:	2200      	movs	r2, #0
 80033a2:	603b      	str	r3, [r7, #0]
 80033a4:	607a      	str	r2, [r7, #4]
 80033a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80033aa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80033ae:	f7fd fc33 	bl	8000c18 <__aeabi_uldivmod>
 80033b2:	4602      	mov	r2, r0
 80033b4:	460b      	mov	r3, r1
 80033b6:	4610      	mov	r0, r2
 80033b8:	4619      	mov	r1, r3
 80033ba:	f04f 0200 	mov.w	r2, #0
 80033be:	f04f 0300 	mov.w	r3, #0
 80033c2:	020b      	lsls	r3, r1, #8
 80033c4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80033c8:	0202      	lsls	r2, r0, #8
 80033ca:	6979      	ldr	r1, [r7, #20]
 80033cc:	6849      	ldr	r1, [r1, #4]
 80033ce:	0849      	lsrs	r1, r1, #1
 80033d0:	2000      	movs	r0, #0
 80033d2:	460c      	mov	r4, r1
 80033d4:	4605      	mov	r5, r0
 80033d6:	eb12 0804 	adds.w	r8, r2, r4
 80033da:	eb43 0905 	adc.w	r9, r3, r5
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	2200      	movs	r2, #0
 80033e4:	469a      	mov	sl, r3
 80033e6:	4693      	mov	fp, r2
 80033e8:	4652      	mov	r2, sl
 80033ea:	465b      	mov	r3, fp
 80033ec:	4640      	mov	r0, r8
 80033ee:	4649      	mov	r1, r9
 80033f0:	f7fd fc12 	bl	8000c18 <__aeabi_uldivmod>
 80033f4:	4602      	mov	r2, r0
 80033f6:	460b      	mov	r3, r1
 80033f8:	4613      	mov	r3, r2
 80033fa:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80033fc:	6a3b      	ldr	r3, [r7, #32]
 80033fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003402:	d308      	bcc.n	8003416 <UART_SetConfig+0x3d2>
 8003404:	6a3b      	ldr	r3, [r7, #32]
 8003406:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800340a:	d204      	bcs.n	8003416 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	6a3a      	ldr	r2, [r7, #32]
 8003412:	60da      	str	r2, [r3, #12]
 8003414:	e0c8      	b.n	80035a8 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8003416:	2301      	movs	r3, #1
 8003418:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800341c:	e0c4      	b.n	80035a8 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800341e:	697b      	ldr	r3, [r7, #20]
 8003420:	69db      	ldr	r3, [r3, #28]
 8003422:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003426:	d167      	bne.n	80034f8 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8003428:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800342c:	2b08      	cmp	r3, #8
 800342e:	d828      	bhi.n	8003482 <UART_SetConfig+0x43e>
 8003430:	a201      	add	r2, pc, #4	; (adr r2, 8003438 <UART_SetConfig+0x3f4>)
 8003432:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003436:	bf00      	nop
 8003438:	0800345d 	.word	0x0800345d
 800343c:	08003465 	.word	0x08003465
 8003440:	0800346d 	.word	0x0800346d
 8003444:	08003483 	.word	0x08003483
 8003448:	08003473 	.word	0x08003473
 800344c:	08003483 	.word	0x08003483
 8003450:	08003483 	.word	0x08003483
 8003454:	08003483 	.word	0x08003483
 8003458:	0800347b 	.word	0x0800347b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800345c:	f7ff fb40 	bl	8002ae0 <HAL_RCC_GetPCLK1Freq>
 8003460:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003462:	e014      	b.n	800348e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003464:	f7ff fb52 	bl	8002b0c <HAL_RCC_GetPCLK2Freq>
 8003468:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800346a:	e010      	b.n	800348e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800346c:	4b5a      	ldr	r3, [pc, #360]	; (80035d8 <UART_SetConfig+0x594>)
 800346e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003470:	e00d      	b.n	800348e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003472:	f7ff fac7 	bl	8002a04 <HAL_RCC_GetSysClockFreq>
 8003476:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003478:	e009      	b.n	800348e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800347a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800347e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003480:	e005      	b.n	800348e <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8003482:	2300      	movs	r3, #0
 8003484:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800348c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800348e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003490:	2b00      	cmp	r3, #0
 8003492:	f000 8089 	beq.w	80035a8 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003496:	697b      	ldr	r3, [r7, #20]
 8003498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800349a:	4a4e      	ldr	r2, [pc, #312]	; (80035d4 <UART_SetConfig+0x590>)
 800349c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80034a0:	461a      	mov	r2, r3
 80034a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034a4:	fbb3 f3f2 	udiv	r3, r3, r2
 80034a8:	005a      	lsls	r2, r3, #1
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	685b      	ldr	r3, [r3, #4]
 80034ae:	085b      	lsrs	r3, r3, #1
 80034b0:	441a      	add	r2, r3
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80034ba:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80034bc:	6a3b      	ldr	r3, [r7, #32]
 80034be:	2b0f      	cmp	r3, #15
 80034c0:	d916      	bls.n	80034f0 <UART_SetConfig+0x4ac>
 80034c2:	6a3b      	ldr	r3, [r7, #32]
 80034c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034c8:	d212      	bcs.n	80034f0 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80034ca:	6a3b      	ldr	r3, [r7, #32]
 80034cc:	b29b      	uxth	r3, r3
 80034ce:	f023 030f 	bic.w	r3, r3, #15
 80034d2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80034d4:	6a3b      	ldr	r3, [r7, #32]
 80034d6:	085b      	lsrs	r3, r3, #1
 80034d8:	b29b      	uxth	r3, r3
 80034da:	f003 0307 	and.w	r3, r3, #7
 80034de:	b29a      	uxth	r2, r3
 80034e0:	8bfb      	ldrh	r3, [r7, #30]
 80034e2:	4313      	orrs	r3, r2
 80034e4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	8bfa      	ldrh	r2, [r7, #30]
 80034ec:	60da      	str	r2, [r3, #12]
 80034ee:	e05b      	b.n	80035a8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80034f0:	2301      	movs	r3, #1
 80034f2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80034f6:	e057      	b.n	80035a8 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 80034f8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80034fc:	2b08      	cmp	r3, #8
 80034fe:	d828      	bhi.n	8003552 <UART_SetConfig+0x50e>
 8003500:	a201      	add	r2, pc, #4	; (adr r2, 8003508 <UART_SetConfig+0x4c4>)
 8003502:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003506:	bf00      	nop
 8003508:	0800352d 	.word	0x0800352d
 800350c:	08003535 	.word	0x08003535
 8003510:	0800353d 	.word	0x0800353d
 8003514:	08003553 	.word	0x08003553
 8003518:	08003543 	.word	0x08003543
 800351c:	08003553 	.word	0x08003553
 8003520:	08003553 	.word	0x08003553
 8003524:	08003553 	.word	0x08003553
 8003528:	0800354b 	.word	0x0800354b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800352c:	f7ff fad8 	bl	8002ae0 <HAL_RCC_GetPCLK1Freq>
 8003530:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003532:	e014      	b.n	800355e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003534:	f7ff faea 	bl	8002b0c <HAL_RCC_GetPCLK2Freq>
 8003538:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800353a:	e010      	b.n	800355e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800353c:	4b26      	ldr	r3, [pc, #152]	; (80035d8 <UART_SetConfig+0x594>)
 800353e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003540:	e00d      	b.n	800355e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003542:	f7ff fa5f 	bl	8002a04 <HAL_RCC_GetSysClockFreq>
 8003546:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003548:	e009      	b.n	800355e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800354a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800354e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003550:	e005      	b.n	800355e <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8003552:	2300      	movs	r3, #0
 8003554:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003556:	2301      	movs	r3, #1
 8003558:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800355c:	bf00      	nop
    }

    if (pclk != 0U)
 800355e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003560:	2b00      	cmp	r3, #0
 8003562:	d021      	beq.n	80035a8 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003568:	4a1a      	ldr	r2, [pc, #104]	; (80035d4 <UART_SetConfig+0x590>)
 800356a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800356e:	461a      	mov	r2, r3
 8003570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003572:	fbb3 f2f2 	udiv	r2, r3, r2
 8003576:	697b      	ldr	r3, [r7, #20]
 8003578:	685b      	ldr	r3, [r3, #4]
 800357a:	085b      	lsrs	r3, r3, #1
 800357c:	441a      	add	r2, r3
 800357e:	697b      	ldr	r3, [r7, #20]
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	fbb2 f3f3 	udiv	r3, r2, r3
 8003586:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003588:	6a3b      	ldr	r3, [r7, #32]
 800358a:	2b0f      	cmp	r3, #15
 800358c:	d909      	bls.n	80035a2 <UART_SetConfig+0x55e>
 800358e:	6a3b      	ldr	r3, [r7, #32]
 8003590:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003594:	d205      	bcs.n	80035a2 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003596:	6a3b      	ldr	r3, [r7, #32]
 8003598:	b29a      	uxth	r2, r3
 800359a:	697b      	ldr	r3, [r7, #20]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	60da      	str	r2, [r3, #12]
 80035a0:	e002      	b.n	80035a8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80035a8:	697b      	ldr	r3, [r7, #20]
 80035aa:	2201      	movs	r2, #1
 80035ac:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	2201      	movs	r2, #1
 80035b4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80035b8:	697b      	ldr	r3, [r7, #20]
 80035ba:	2200      	movs	r2, #0
 80035bc:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	2200      	movs	r2, #0
 80035c2:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80035c4:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 80035c8:	4618      	mov	r0, r3
 80035ca:	3730      	adds	r7, #48	; 0x30
 80035cc:	46bd      	mov	sp, r7
 80035ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80035d2:	bf00      	nop
 80035d4:	08006610 	.word	0x08006610
 80035d8:	00f42400 	.word	0x00f42400

080035dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80035dc:	b480      	push	{r7}
 80035de:	b083      	sub	sp, #12
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035e8:	f003 0301 	and.w	r3, r3, #1
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d00a      	beq.n	8003606 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	430a      	orrs	r2, r1
 8003604:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800360a:	f003 0302 	and.w	r3, r3, #2
 800360e:	2b00      	cmp	r3, #0
 8003610:	d00a      	beq.n	8003628 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	430a      	orrs	r2, r1
 8003626:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800362c:	f003 0304 	and.w	r3, r3, #4
 8003630:	2b00      	cmp	r3, #0
 8003632:	d00a      	beq.n	800364a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	430a      	orrs	r2, r1
 8003648:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800364e:	f003 0308 	and.w	r3, r3, #8
 8003652:	2b00      	cmp	r3, #0
 8003654:	d00a      	beq.n	800366c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	430a      	orrs	r2, r1
 800366a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003670:	f003 0310 	and.w	r3, r3, #16
 8003674:	2b00      	cmp	r3, #0
 8003676:	d00a      	beq.n	800368e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	430a      	orrs	r2, r1
 800368c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003692:	f003 0320 	and.w	r3, r3, #32
 8003696:	2b00      	cmp	r3, #0
 8003698:	d00a      	beq.n	80036b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	689b      	ldr	r3, [r3, #8]
 80036a0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	430a      	orrs	r2, r1
 80036ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d01a      	beq.n	80036f2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	430a      	orrs	r2, r1
 80036d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036d6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80036da:	d10a      	bne.n	80036f2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	430a      	orrs	r2, r1
 80036f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d00a      	beq.n	8003714 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	430a      	orrs	r2, r1
 8003712:	605a      	str	r2, [r3, #4]
  }
}
 8003714:	bf00      	nop
 8003716:	370c      	adds	r7, #12
 8003718:	46bd      	mov	sp, r7
 800371a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371e:	4770      	bx	lr

08003720 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b086      	sub	sp, #24
 8003724:	af02      	add	r7, sp, #8
 8003726:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2200      	movs	r2, #0
 800372c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003730:	f7fd ffde 	bl	80016f0 <HAL_GetTick>
 8003734:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f003 0308 	and.w	r3, r3, #8
 8003740:	2b08      	cmp	r3, #8
 8003742:	d10e      	bne.n	8003762 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003744:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003748:	9300      	str	r3, [sp, #0]
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	2200      	movs	r2, #0
 800374e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003752:	6878      	ldr	r0, [r7, #4]
 8003754:	f000 f82f 	bl	80037b6 <UART_WaitOnFlagUntilTimeout>
 8003758:	4603      	mov	r3, r0
 800375a:	2b00      	cmp	r3, #0
 800375c:	d001      	beq.n	8003762 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800375e:	2303      	movs	r3, #3
 8003760:	e025      	b.n	80037ae <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f003 0304 	and.w	r3, r3, #4
 800376c:	2b04      	cmp	r3, #4
 800376e:	d10e      	bne.n	800378e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003770:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003774:	9300      	str	r3, [sp, #0]
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	2200      	movs	r2, #0
 800377a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800377e:	6878      	ldr	r0, [r7, #4]
 8003780:	f000 f819 	bl	80037b6 <UART_WaitOnFlagUntilTimeout>
 8003784:	4603      	mov	r3, r0
 8003786:	2b00      	cmp	r3, #0
 8003788:	d001      	beq.n	800378e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800378a:	2303      	movs	r3, #3
 800378c:	e00f      	b.n	80037ae <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2220      	movs	r2, #32
 8003792:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2220      	movs	r2, #32
 800379a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2200      	movs	r2, #0
 80037a2:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2200      	movs	r2, #0
 80037a8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80037ac:	2300      	movs	r3, #0
}
 80037ae:	4618      	mov	r0, r3
 80037b0:	3710      	adds	r7, #16
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}

080037b6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80037b6:	b580      	push	{r7, lr}
 80037b8:	b09c      	sub	sp, #112	; 0x70
 80037ba:	af00      	add	r7, sp, #0
 80037bc:	60f8      	str	r0, [r7, #12]
 80037be:	60b9      	str	r1, [r7, #8]
 80037c0:	603b      	str	r3, [r7, #0]
 80037c2:	4613      	mov	r3, r2
 80037c4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037c6:	e0a9      	b.n	800391c <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037c8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80037ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037ce:	f000 80a5 	beq.w	800391c <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037d2:	f7fd ff8d 	bl	80016f0 <HAL_GetTick>
 80037d6:	4602      	mov	r2, r0
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	1ad3      	subs	r3, r2, r3
 80037dc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80037de:	429a      	cmp	r2, r3
 80037e0:	d302      	bcc.n	80037e8 <UART_WaitOnFlagUntilTimeout+0x32>
 80037e2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d140      	bne.n	800386a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80037f0:	e853 3f00 	ldrex	r3, [r3]
 80037f4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80037f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80037f8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80037fc:	667b      	str	r3, [r7, #100]	; 0x64
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	461a      	mov	r2, r3
 8003804:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003806:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003808:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800380a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800380c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800380e:	e841 2300 	strex	r3, r2, [r1]
 8003812:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8003814:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003816:	2b00      	cmp	r3, #0
 8003818:	d1e6      	bne.n	80037e8 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	3308      	adds	r3, #8
 8003820:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003822:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003824:	e853 3f00 	ldrex	r3, [r3]
 8003828:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800382a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800382c:	f023 0301 	bic.w	r3, r3, #1
 8003830:	663b      	str	r3, [r7, #96]	; 0x60
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	3308      	adds	r3, #8
 8003838:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800383a:	64ba      	str	r2, [r7, #72]	; 0x48
 800383c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800383e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003840:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003842:	e841 2300 	strex	r3, r2, [r1]
 8003846:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003848:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800384a:	2b00      	cmp	r3, #0
 800384c:	d1e5      	bne.n	800381a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2220      	movs	r2, #32
 8003852:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2220      	movs	r2, #32
 800385a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	2200      	movs	r2, #0
 8003862:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8003866:	2303      	movs	r3, #3
 8003868:	e069      	b.n	800393e <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f003 0304 	and.w	r3, r3, #4
 8003874:	2b00      	cmp	r3, #0
 8003876:	d051      	beq.n	800391c <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	69db      	ldr	r3, [r3, #28]
 800387e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003882:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003886:	d149      	bne.n	800391c <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003890:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003898:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800389a:	e853 3f00 	ldrex	r3, [r3]
 800389e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80038a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038a2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80038a6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	461a      	mov	r2, r3
 80038ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80038b0:	637b      	str	r3, [r7, #52]	; 0x34
 80038b2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038b4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80038b6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80038b8:	e841 2300 	strex	r3, r2, [r1]
 80038bc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80038be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d1e6      	bne.n	8003892 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	3308      	adds	r3, #8
 80038ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038cc:	697b      	ldr	r3, [r7, #20]
 80038ce:	e853 3f00 	ldrex	r3, [r3]
 80038d2:	613b      	str	r3, [r7, #16]
   return(result);
 80038d4:	693b      	ldr	r3, [r7, #16]
 80038d6:	f023 0301 	bic.w	r3, r3, #1
 80038da:	66bb      	str	r3, [r7, #104]	; 0x68
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	3308      	adds	r3, #8
 80038e2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80038e4:	623a      	str	r2, [r7, #32]
 80038e6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038e8:	69f9      	ldr	r1, [r7, #28]
 80038ea:	6a3a      	ldr	r2, [r7, #32]
 80038ec:	e841 2300 	strex	r3, r2, [r1]
 80038f0:	61bb      	str	r3, [r7, #24]
   return(result);
 80038f2:	69bb      	ldr	r3, [r7, #24]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d1e5      	bne.n	80038c4 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	2220      	movs	r2, #32
 80038fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	2220      	movs	r2, #32
 8003904:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	2220      	movs	r2, #32
 800390c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	2200      	movs	r2, #0
 8003914:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8003918:	2303      	movs	r3, #3
 800391a:	e010      	b.n	800393e <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	69da      	ldr	r2, [r3, #28]
 8003922:	68bb      	ldr	r3, [r7, #8]
 8003924:	4013      	ands	r3, r2
 8003926:	68ba      	ldr	r2, [r7, #8]
 8003928:	429a      	cmp	r2, r3
 800392a:	bf0c      	ite	eq
 800392c:	2301      	moveq	r3, #1
 800392e:	2300      	movne	r3, #0
 8003930:	b2db      	uxtb	r3, r3
 8003932:	461a      	mov	r2, r3
 8003934:	79fb      	ldrb	r3, [r7, #7]
 8003936:	429a      	cmp	r2, r3
 8003938:	f43f af46 	beq.w	80037c8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800393c:	2300      	movs	r3, #0
}
 800393e:	4618      	mov	r0, r3
 8003940:	3770      	adds	r7, #112	; 0x70
 8003942:	46bd      	mov	sp, r7
 8003944:	bd80      	pop	{r7, pc}

08003946 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003946:	b480      	push	{r7}
 8003948:	b085      	sub	sp, #20
 800394a:	af00      	add	r7, sp, #0
 800394c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003954:	2b01      	cmp	r3, #1
 8003956:	d101      	bne.n	800395c <HAL_UARTEx_DisableFifoMode+0x16>
 8003958:	2302      	movs	r3, #2
 800395a:	e027      	b.n	80039ac <HAL_UARTEx_DisableFifoMode+0x66>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2201      	movs	r2, #1
 8003960:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2224      	movs	r2, #36	; 0x24
 8003968:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	681a      	ldr	r2, [r3, #0]
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f022 0201 	bic.w	r2, r2, #1
 8003982:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800398a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2200      	movs	r2, #0
 8003990:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	68fa      	ldr	r2, [r7, #12]
 8003998:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	2220      	movs	r2, #32
 800399e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2200      	movs	r2, #0
 80039a6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80039aa:	2300      	movs	r3, #0
}
 80039ac:	4618      	mov	r0, r3
 80039ae:	3714      	adds	r7, #20
 80039b0:	46bd      	mov	sp, r7
 80039b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b6:	4770      	bx	lr

080039b8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b084      	sub	sp, #16
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
 80039c0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80039c8:	2b01      	cmp	r3, #1
 80039ca:	d101      	bne.n	80039d0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80039cc:	2302      	movs	r3, #2
 80039ce:	e02d      	b.n	8003a2c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2201      	movs	r2, #1
 80039d4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2224      	movs	r2, #36	; 0x24
 80039dc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	681a      	ldr	r2, [r3, #0]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f022 0201 	bic.w	r2, r2, #1
 80039f6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	689b      	ldr	r3, [r3, #8]
 80039fe:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	683a      	ldr	r2, [r7, #0]
 8003a08:	430a      	orrs	r2, r1
 8003a0a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003a0c:	6878      	ldr	r0, [r7, #4]
 8003a0e:	f000 f84f 	bl	8003ab0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	68fa      	ldr	r2, [r7, #12]
 8003a18:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2220      	movs	r2, #32
 8003a1e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2200      	movs	r2, #0
 8003a26:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8003a2a:	2300      	movs	r3, #0
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	3710      	adds	r7, #16
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}

08003a34 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b084      	sub	sp, #16
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
 8003a3c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003a44:	2b01      	cmp	r3, #1
 8003a46:	d101      	bne.n	8003a4c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003a48:	2302      	movs	r3, #2
 8003a4a:	e02d      	b.n	8003aa8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2201      	movs	r2, #1
 8003a50:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2224      	movs	r2, #36	; 0x24
 8003a58:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	681a      	ldr	r2, [r3, #0]
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f022 0201 	bic.w	r2, r2, #1
 8003a72:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	683a      	ldr	r2, [r7, #0]
 8003a84:	430a      	orrs	r2, r1
 8003a86:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003a88:	6878      	ldr	r0, [r7, #4]
 8003a8a:	f000 f811 	bl	8003ab0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	68fa      	ldr	r2, [r7, #12]
 8003a94:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2220      	movs	r2, #32
 8003a9a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8003aa6:	2300      	movs	r3, #0
}
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	3710      	adds	r7, #16
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bd80      	pop	{r7, pc}

08003ab0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b085      	sub	sp, #20
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d108      	bne.n	8003ad2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2201      	movs	r2, #1
 8003acc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003ad0:	e031      	b.n	8003b36 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003ad2:	2308      	movs	r3, #8
 8003ad4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003ad6:	2308      	movs	r3, #8
 8003ad8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	0e5b      	lsrs	r3, r3, #25
 8003ae2:	b2db      	uxtb	r3, r3
 8003ae4:	f003 0307 	and.w	r3, r3, #7
 8003ae8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	689b      	ldr	r3, [r3, #8]
 8003af0:	0f5b      	lsrs	r3, r3, #29
 8003af2:	b2db      	uxtb	r3, r3
 8003af4:	f003 0307 	and.w	r3, r3, #7
 8003af8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003afa:	7bbb      	ldrb	r3, [r7, #14]
 8003afc:	7b3a      	ldrb	r2, [r7, #12]
 8003afe:	4911      	ldr	r1, [pc, #68]	; (8003b44 <UARTEx_SetNbDataToProcess+0x94>)
 8003b00:	5c8a      	ldrb	r2, [r1, r2]
 8003b02:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8003b06:	7b3a      	ldrb	r2, [r7, #12]
 8003b08:	490f      	ldr	r1, [pc, #60]	; (8003b48 <UARTEx_SetNbDataToProcess+0x98>)
 8003b0a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003b0c:	fb93 f3f2 	sdiv	r3, r3, r2
 8003b10:	b29a      	uxth	r2, r3
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003b18:	7bfb      	ldrb	r3, [r7, #15]
 8003b1a:	7b7a      	ldrb	r2, [r7, #13]
 8003b1c:	4909      	ldr	r1, [pc, #36]	; (8003b44 <UARTEx_SetNbDataToProcess+0x94>)
 8003b1e:	5c8a      	ldrb	r2, [r1, r2]
 8003b20:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8003b24:	7b7a      	ldrb	r2, [r7, #13]
 8003b26:	4908      	ldr	r1, [pc, #32]	; (8003b48 <UARTEx_SetNbDataToProcess+0x98>)
 8003b28:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003b2a:	fb93 f3f2 	sdiv	r3, r3, r2
 8003b2e:	b29a      	uxth	r2, r3
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8003b36:	bf00      	nop
 8003b38:	3714      	adds	r7, #20
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b40:	4770      	bx	lr
 8003b42:	bf00      	nop
 8003b44:	08006628 	.word	0x08006628
 8003b48:	08006630 	.word	0x08006630

08003b4c <__errno>:
 8003b4c:	4b01      	ldr	r3, [pc, #4]	; (8003b54 <__errno+0x8>)
 8003b4e:	6818      	ldr	r0, [r3, #0]
 8003b50:	4770      	bx	lr
 8003b52:	bf00      	nop
 8003b54:	2000000c 	.word	0x2000000c

08003b58 <__libc_init_array>:
 8003b58:	b570      	push	{r4, r5, r6, lr}
 8003b5a:	4d0d      	ldr	r5, [pc, #52]	; (8003b90 <__libc_init_array+0x38>)
 8003b5c:	4c0d      	ldr	r4, [pc, #52]	; (8003b94 <__libc_init_array+0x3c>)
 8003b5e:	1b64      	subs	r4, r4, r5
 8003b60:	10a4      	asrs	r4, r4, #2
 8003b62:	2600      	movs	r6, #0
 8003b64:	42a6      	cmp	r6, r4
 8003b66:	d109      	bne.n	8003b7c <__libc_init_array+0x24>
 8003b68:	4d0b      	ldr	r5, [pc, #44]	; (8003b98 <__libc_init_array+0x40>)
 8003b6a:	4c0c      	ldr	r4, [pc, #48]	; (8003b9c <__libc_init_array+0x44>)
 8003b6c:	f002 fd34 	bl	80065d8 <_init>
 8003b70:	1b64      	subs	r4, r4, r5
 8003b72:	10a4      	asrs	r4, r4, #2
 8003b74:	2600      	movs	r6, #0
 8003b76:	42a6      	cmp	r6, r4
 8003b78:	d105      	bne.n	8003b86 <__libc_init_array+0x2e>
 8003b7a:	bd70      	pop	{r4, r5, r6, pc}
 8003b7c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b80:	4798      	blx	r3
 8003b82:	3601      	adds	r6, #1
 8003b84:	e7ee      	b.n	8003b64 <__libc_init_array+0xc>
 8003b86:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b8a:	4798      	blx	r3
 8003b8c:	3601      	adds	r6, #1
 8003b8e:	e7f2      	b.n	8003b76 <__libc_init_array+0x1e>
 8003b90:	08006a1c 	.word	0x08006a1c
 8003b94:	08006a1c 	.word	0x08006a1c
 8003b98:	08006a1c 	.word	0x08006a1c
 8003b9c:	08006a20 	.word	0x08006a20

08003ba0 <memset>:
 8003ba0:	4402      	add	r2, r0
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	d100      	bne.n	8003baa <memset+0xa>
 8003ba8:	4770      	bx	lr
 8003baa:	f803 1b01 	strb.w	r1, [r3], #1
 8003bae:	e7f9      	b.n	8003ba4 <memset+0x4>

08003bb0 <__cvt>:
 8003bb0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003bb4:	ec55 4b10 	vmov	r4, r5, d0
 8003bb8:	2d00      	cmp	r5, #0
 8003bba:	460e      	mov	r6, r1
 8003bbc:	4619      	mov	r1, r3
 8003bbe:	462b      	mov	r3, r5
 8003bc0:	bfbb      	ittet	lt
 8003bc2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8003bc6:	461d      	movlt	r5, r3
 8003bc8:	2300      	movge	r3, #0
 8003bca:	232d      	movlt	r3, #45	; 0x2d
 8003bcc:	700b      	strb	r3, [r1, #0]
 8003bce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003bd0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8003bd4:	4691      	mov	r9, r2
 8003bd6:	f023 0820 	bic.w	r8, r3, #32
 8003bda:	bfbc      	itt	lt
 8003bdc:	4622      	movlt	r2, r4
 8003bde:	4614      	movlt	r4, r2
 8003be0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003be4:	d005      	beq.n	8003bf2 <__cvt+0x42>
 8003be6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003bea:	d100      	bne.n	8003bee <__cvt+0x3e>
 8003bec:	3601      	adds	r6, #1
 8003bee:	2102      	movs	r1, #2
 8003bf0:	e000      	b.n	8003bf4 <__cvt+0x44>
 8003bf2:	2103      	movs	r1, #3
 8003bf4:	ab03      	add	r3, sp, #12
 8003bf6:	9301      	str	r3, [sp, #4]
 8003bf8:	ab02      	add	r3, sp, #8
 8003bfa:	9300      	str	r3, [sp, #0]
 8003bfc:	ec45 4b10 	vmov	d0, r4, r5
 8003c00:	4653      	mov	r3, sl
 8003c02:	4632      	mov	r2, r6
 8003c04:	f000 fce8 	bl	80045d8 <_dtoa_r>
 8003c08:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003c0c:	4607      	mov	r7, r0
 8003c0e:	d102      	bne.n	8003c16 <__cvt+0x66>
 8003c10:	f019 0f01 	tst.w	r9, #1
 8003c14:	d022      	beq.n	8003c5c <__cvt+0xac>
 8003c16:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003c1a:	eb07 0906 	add.w	r9, r7, r6
 8003c1e:	d110      	bne.n	8003c42 <__cvt+0x92>
 8003c20:	783b      	ldrb	r3, [r7, #0]
 8003c22:	2b30      	cmp	r3, #48	; 0x30
 8003c24:	d10a      	bne.n	8003c3c <__cvt+0x8c>
 8003c26:	2200      	movs	r2, #0
 8003c28:	2300      	movs	r3, #0
 8003c2a:	4620      	mov	r0, r4
 8003c2c:	4629      	mov	r1, r5
 8003c2e:	f7fc ff83 	bl	8000b38 <__aeabi_dcmpeq>
 8003c32:	b918      	cbnz	r0, 8003c3c <__cvt+0x8c>
 8003c34:	f1c6 0601 	rsb	r6, r6, #1
 8003c38:	f8ca 6000 	str.w	r6, [sl]
 8003c3c:	f8da 3000 	ldr.w	r3, [sl]
 8003c40:	4499      	add	r9, r3
 8003c42:	2200      	movs	r2, #0
 8003c44:	2300      	movs	r3, #0
 8003c46:	4620      	mov	r0, r4
 8003c48:	4629      	mov	r1, r5
 8003c4a:	f7fc ff75 	bl	8000b38 <__aeabi_dcmpeq>
 8003c4e:	b108      	cbz	r0, 8003c54 <__cvt+0xa4>
 8003c50:	f8cd 900c 	str.w	r9, [sp, #12]
 8003c54:	2230      	movs	r2, #48	; 0x30
 8003c56:	9b03      	ldr	r3, [sp, #12]
 8003c58:	454b      	cmp	r3, r9
 8003c5a:	d307      	bcc.n	8003c6c <__cvt+0xbc>
 8003c5c:	9b03      	ldr	r3, [sp, #12]
 8003c5e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003c60:	1bdb      	subs	r3, r3, r7
 8003c62:	4638      	mov	r0, r7
 8003c64:	6013      	str	r3, [r2, #0]
 8003c66:	b004      	add	sp, #16
 8003c68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c6c:	1c59      	adds	r1, r3, #1
 8003c6e:	9103      	str	r1, [sp, #12]
 8003c70:	701a      	strb	r2, [r3, #0]
 8003c72:	e7f0      	b.n	8003c56 <__cvt+0xa6>

08003c74 <__exponent>:
 8003c74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003c76:	4603      	mov	r3, r0
 8003c78:	2900      	cmp	r1, #0
 8003c7a:	bfb8      	it	lt
 8003c7c:	4249      	neglt	r1, r1
 8003c7e:	f803 2b02 	strb.w	r2, [r3], #2
 8003c82:	bfb4      	ite	lt
 8003c84:	222d      	movlt	r2, #45	; 0x2d
 8003c86:	222b      	movge	r2, #43	; 0x2b
 8003c88:	2909      	cmp	r1, #9
 8003c8a:	7042      	strb	r2, [r0, #1]
 8003c8c:	dd2a      	ble.n	8003ce4 <__exponent+0x70>
 8003c8e:	f10d 0407 	add.w	r4, sp, #7
 8003c92:	46a4      	mov	ip, r4
 8003c94:	270a      	movs	r7, #10
 8003c96:	46a6      	mov	lr, r4
 8003c98:	460a      	mov	r2, r1
 8003c9a:	fb91 f6f7 	sdiv	r6, r1, r7
 8003c9e:	fb07 1516 	mls	r5, r7, r6, r1
 8003ca2:	3530      	adds	r5, #48	; 0x30
 8003ca4:	2a63      	cmp	r2, #99	; 0x63
 8003ca6:	f104 34ff 	add.w	r4, r4, #4294967295
 8003caa:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003cae:	4631      	mov	r1, r6
 8003cb0:	dcf1      	bgt.n	8003c96 <__exponent+0x22>
 8003cb2:	3130      	adds	r1, #48	; 0x30
 8003cb4:	f1ae 0502 	sub.w	r5, lr, #2
 8003cb8:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003cbc:	1c44      	adds	r4, r0, #1
 8003cbe:	4629      	mov	r1, r5
 8003cc0:	4561      	cmp	r1, ip
 8003cc2:	d30a      	bcc.n	8003cda <__exponent+0x66>
 8003cc4:	f10d 0209 	add.w	r2, sp, #9
 8003cc8:	eba2 020e 	sub.w	r2, r2, lr
 8003ccc:	4565      	cmp	r5, ip
 8003cce:	bf88      	it	hi
 8003cd0:	2200      	movhi	r2, #0
 8003cd2:	4413      	add	r3, r2
 8003cd4:	1a18      	subs	r0, r3, r0
 8003cd6:	b003      	add	sp, #12
 8003cd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003cda:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003cde:	f804 2f01 	strb.w	r2, [r4, #1]!
 8003ce2:	e7ed      	b.n	8003cc0 <__exponent+0x4c>
 8003ce4:	2330      	movs	r3, #48	; 0x30
 8003ce6:	3130      	adds	r1, #48	; 0x30
 8003ce8:	7083      	strb	r3, [r0, #2]
 8003cea:	70c1      	strb	r1, [r0, #3]
 8003cec:	1d03      	adds	r3, r0, #4
 8003cee:	e7f1      	b.n	8003cd4 <__exponent+0x60>

08003cf0 <_printf_float>:
 8003cf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cf4:	ed2d 8b02 	vpush	{d8}
 8003cf8:	b08d      	sub	sp, #52	; 0x34
 8003cfa:	460c      	mov	r4, r1
 8003cfc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8003d00:	4616      	mov	r6, r2
 8003d02:	461f      	mov	r7, r3
 8003d04:	4605      	mov	r5, r0
 8003d06:	f001 fa67 	bl	80051d8 <_localeconv_r>
 8003d0a:	f8d0 a000 	ldr.w	sl, [r0]
 8003d0e:	4650      	mov	r0, sl
 8003d10:	f7fc fa90 	bl	8000234 <strlen>
 8003d14:	2300      	movs	r3, #0
 8003d16:	930a      	str	r3, [sp, #40]	; 0x28
 8003d18:	6823      	ldr	r3, [r4, #0]
 8003d1a:	9305      	str	r3, [sp, #20]
 8003d1c:	f8d8 3000 	ldr.w	r3, [r8]
 8003d20:	f894 b018 	ldrb.w	fp, [r4, #24]
 8003d24:	3307      	adds	r3, #7
 8003d26:	f023 0307 	bic.w	r3, r3, #7
 8003d2a:	f103 0208 	add.w	r2, r3, #8
 8003d2e:	f8c8 2000 	str.w	r2, [r8]
 8003d32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d36:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003d3a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8003d3e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003d42:	9307      	str	r3, [sp, #28]
 8003d44:	f8cd 8018 	str.w	r8, [sp, #24]
 8003d48:	ee08 0a10 	vmov	s16, r0
 8003d4c:	4b9f      	ldr	r3, [pc, #636]	; (8003fcc <_printf_float+0x2dc>)
 8003d4e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003d52:	f04f 32ff 	mov.w	r2, #4294967295
 8003d56:	f7fc ff21 	bl	8000b9c <__aeabi_dcmpun>
 8003d5a:	bb88      	cbnz	r0, 8003dc0 <_printf_float+0xd0>
 8003d5c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003d60:	4b9a      	ldr	r3, [pc, #616]	; (8003fcc <_printf_float+0x2dc>)
 8003d62:	f04f 32ff 	mov.w	r2, #4294967295
 8003d66:	f7fc fefb 	bl	8000b60 <__aeabi_dcmple>
 8003d6a:	bb48      	cbnz	r0, 8003dc0 <_printf_float+0xd0>
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	2300      	movs	r3, #0
 8003d70:	4640      	mov	r0, r8
 8003d72:	4649      	mov	r1, r9
 8003d74:	f7fc feea 	bl	8000b4c <__aeabi_dcmplt>
 8003d78:	b110      	cbz	r0, 8003d80 <_printf_float+0x90>
 8003d7a:	232d      	movs	r3, #45	; 0x2d
 8003d7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003d80:	4b93      	ldr	r3, [pc, #588]	; (8003fd0 <_printf_float+0x2e0>)
 8003d82:	4894      	ldr	r0, [pc, #592]	; (8003fd4 <_printf_float+0x2e4>)
 8003d84:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8003d88:	bf94      	ite	ls
 8003d8a:	4698      	movls	r8, r3
 8003d8c:	4680      	movhi	r8, r0
 8003d8e:	2303      	movs	r3, #3
 8003d90:	6123      	str	r3, [r4, #16]
 8003d92:	9b05      	ldr	r3, [sp, #20]
 8003d94:	f023 0204 	bic.w	r2, r3, #4
 8003d98:	6022      	str	r2, [r4, #0]
 8003d9a:	f04f 0900 	mov.w	r9, #0
 8003d9e:	9700      	str	r7, [sp, #0]
 8003da0:	4633      	mov	r3, r6
 8003da2:	aa0b      	add	r2, sp, #44	; 0x2c
 8003da4:	4621      	mov	r1, r4
 8003da6:	4628      	mov	r0, r5
 8003da8:	f000 f9d8 	bl	800415c <_printf_common>
 8003dac:	3001      	adds	r0, #1
 8003dae:	f040 8090 	bne.w	8003ed2 <_printf_float+0x1e2>
 8003db2:	f04f 30ff 	mov.w	r0, #4294967295
 8003db6:	b00d      	add	sp, #52	; 0x34
 8003db8:	ecbd 8b02 	vpop	{d8}
 8003dbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003dc0:	4642      	mov	r2, r8
 8003dc2:	464b      	mov	r3, r9
 8003dc4:	4640      	mov	r0, r8
 8003dc6:	4649      	mov	r1, r9
 8003dc8:	f7fc fee8 	bl	8000b9c <__aeabi_dcmpun>
 8003dcc:	b140      	cbz	r0, 8003de0 <_printf_float+0xf0>
 8003dce:	464b      	mov	r3, r9
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	bfbc      	itt	lt
 8003dd4:	232d      	movlt	r3, #45	; 0x2d
 8003dd6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003dda:	487f      	ldr	r0, [pc, #508]	; (8003fd8 <_printf_float+0x2e8>)
 8003ddc:	4b7f      	ldr	r3, [pc, #508]	; (8003fdc <_printf_float+0x2ec>)
 8003dde:	e7d1      	b.n	8003d84 <_printf_float+0x94>
 8003de0:	6863      	ldr	r3, [r4, #4]
 8003de2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8003de6:	9206      	str	r2, [sp, #24]
 8003de8:	1c5a      	adds	r2, r3, #1
 8003dea:	d13f      	bne.n	8003e6c <_printf_float+0x17c>
 8003dec:	2306      	movs	r3, #6
 8003dee:	6063      	str	r3, [r4, #4]
 8003df0:	9b05      	ldr	r3, [sp, #20]
 8003df2:	6861      	ldr	r1, [r4, #4]
 8003df4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003df8:	2300      	movs	r3, #0
 8003dfa:	9303      	str	r3, [sp, #12]
 8003dfc:	ab0a      	add	r3, sp, #40	; 0x28
 8003dfe:	e9cd b301 	strd	fp, r3, [sp, #4]
 8003e02:	ab09      	add	r3, sp, #36	; 0x24
 8003e04:	ec49 8b10 	vmov	d0, r8, r9
 8003e08:	9300      	str	r3, [sp, #0]
 8003e0a:	6022      	str	r2, [r4, #0]
 8003e0c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8003e10:	4628      	mov	r0, r5
 8003e12:	f7ff fecd 	bl	8003bb0 <__cvt>
 8003e16:	9b06      	ldr	r3, [sp, #24]
 8003e18:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003e1a:	2b47      	cmp	r3, #71	; 0x47
 8003e1c:	4680      	mov	r8, r0
 8003e1e:	d108      	bne.n	8003e32 <_printf_float+0x142>
 8003e20:	1cc8      	adds	r0, r1, #3
 8003e22:	db02      	blt.n	8003e2a <_printf_float+0x13a>
 8003e24:	6863      	ldr	r3, [r4, #4]
 8003e26:	4299      	cmp	r1, r3
 8003e28:	dd41      	ble.n	8003eae <_printf_float+0x1be>
 8003e2a:	f1ab 0b02 	sub.w	fp, fp, #2
 8003e2e:	fa5f fb8b 	uxtb.w	fp, fp
 8003e32:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003e36:	d820      	bhi.n	8003e7a <_printf_float+0x18a>
 8003e38:	3901      	subs	r1, #1
 8003e3a:	465a      	mov	r2, fp
 8003e3c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003e40:	9109      	str	r1, [sp, #36]	; 0x24
 8003e42:	f7ff ff17 	bl	8003c74 <__exponent>
 8003e46:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003e48:	1813      	adds	r3, r2, r0
 8003e4a:	2a01      	cmp	r2, #1
 8003e4c:	4681      	mov	r9, r0
 8003e4e:	6123      	str	r3, [r4, #16]
 8003e50:	dc02      	bgt.n	8003e58 <_printf_float+0x168>
 8003e52:	6822      	ldr	r2, [r4, #0]
 8003e54:	07d2      	lsls	r2, r2, #31
 8003e56:	d501      	bpl.n	8003e5c <_printf_float+0x16c>
 8003e58:	3301      	adds	r3, #1
 8003e5a:	6123      	str	r3, [r4, #16]
 8003e5c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d09c      	beq.n	8003d9e <_printf_float+0xae>
 8003e64:	232d      	movs	r3, #45	; 0x2d
 8003e66:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003e6a:	e798      	b.n	8003d9e <_printf_float+0xae>
 8003e6c:	9a06      	ldr	r2, [sp, #24]
 8003e6e:	2a47      	cmp	r2, #71	; 0x47
 8003e70:	d1be      	bne.n	8003df0 <_printf_float+0x100>
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d1bc      	bne.n	8003df0 <_printf_float+0x100>
 8003e76:	2301      	movs	r3, #1
 8003e78:	e7b9      	b.n	8003dee <_printf_float+0xfe>
 8003e7a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8003e7e:	d118      	bne.n	8003eb2 <_printf_float+0x1c2>
 8003e80:	2900      	cmp	r1, #0
 8003e82:	6863      	ldr	r3, [r4, #4]
 8003e84:	dd0b      	ble.n	8003e9e <_printf_float+0x1ae>
 8003e86:	6121      	str	r1, [r4, #16]
 8003e88:	b913      	cbnz	r3, 8003e90 <_printf_float+0x1a0>
 8003e8a:	6822      	ldr	r2, [r4, #0]
 8003e8c:	07d0      	lsls	r0, r2, #31
 8003e8e:	d502      	bpl.n	8003e96 <_printf_float+0x1a6>
 8003e90:	3301      	adds	r3, #1
 8003e92:	440b      	add	r3, r1
 8003e94:	6123      	str	r3, [r4, #16]
 8003e96:	65a1      	str	r1, [r4, #88]	; 0x58
 8003e98:	f04f 0900 	mov.w	r9, #0
 8003e9c:	e7de      	b.n	8003e5c <_printf_float+0x16c>
 8003e9e:	b913      	cbnz	r3, 8003ea6 <_printf_float+0x1b6>
 8003ea0:	6822      	ldr	r2, [r4, #0]
 8003ea2:	07d2      	lsls	r2, r2, #31
 8003ea4:	d501      	bpl.n	8003eaa <_printf_float+0x1ba>
 8003ea6:	3302      	adds	r3, #2
 8003ea8:	e7f4      	b.n	8003e94 <_printf_float+0x1a4>
 8003eaa:	2301      	movs	r3, #1
 8003eac:	e7f2      	b.n	8003e94 <_printf_float+0x1a4>
 8003eae:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8003eb2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003eb4:	4299      	cmp	r1, r3
 8003eb6:	db05      	blt.n	8003ec4 <_printf_float+0x1d4>
 8003eb8:	6823      	ldr	r3, [r4, #0]
 8003eba:	6121      	str	r1, [r4, #16]
 8003ebc:	07d8      	lsls	r0, r3, #31
 8003ebe:	d5ea      	bpl.n	8003e96 <_printf_float+0x1a6>
 8003ec0:	1c4b      	adds	r3, r1, #1
 8003ec2:	e7e7      	b.n	8003e94 <_printf_float+0x1a4>
 8003ec4:	2900      	cmp	r1, #0
 8003ec6:	bfd4      	ite	le
 8003ec8:	f1c1 0202 	rsble	r2, r1, #2
 8003ecc:	2201      	movgt	r2, #1
 8003ece:	4413      	add	r3, r2
 8003ed0:	e7e0      	b.n	8003e94 <_printf_float+0x1a4>
 8003ed2:	6823      	ldr	r3, [r4, #0]
 8003ed4:	055a      	lsls	r2, r3, #21
 8003ed6:	d407      	bmi.n	8003ee8 <_printf_float+0x1f8>
 8003ed8:	6923      	ldr	r3, [r4, #16]
 8003eda:	4642      	mov	r2, r8
 8003edc:	4631      	mov	r1, r6
 8003ede:	4628      	mov	r0, r5
 8003ee0:	47b8      	blx	r7
 8003ee2:	3001      	adds	r0, #1
 8003ee4:	d12c      	bne.n	8003f40 <_printf_float+0x250>
 8003ee6:	e764      	b.n	8003db2 <_printf_float+0xc2>
 8003ee8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003eec:	f240 80e0 	bls.w	80040b0 <_printf_float+0x3c0>
 8003ef0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	f7fc fe1e 	bl	8000b38 <__aeabi_dcmpeq>
 8003efc:	2800      	cmp	r0, #0
 8003efe:	d034      	beq.n	8003f6a <_printf_float+0x27a>
 8003f00:	4a37      	ldr	r2, [pc, #220]	; (8003fe0 <_printf_float+0x2f0>)
 8003f02:	2301      	movs	r3, #1
 8003f04:	4631      	mov	r1, r6
 8003f06:	4628      	mov	r0, r5
 8003f08:	47b8      	blx	r7
 8003f0a:	3001      	adds	r0, #1
 8003f0c:	f43f af51 	beq.w	8003db2 <_printf_float+0xc2>
 8003f10:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003f14:	429a      	cmp	r2, r3
 8003f16:	db02      	blt.n	8003f1e <_printf_float+0x22e>
 8003f18:	6823      	ldr	r3, [r4, #0]
 8003f1a:	07d8      	lsls	r0, r3, #31
 8003f1c:	d510      	bpl.n	8003f40 <_printf_float+0x250>
 8003f1e:	ee18 3a10 	vmov	r3, s16
 8003f22:	4652      	mov	r2, sl
 8003f24:	4631      	mov	r1, r6
 8003f26:	4628      	mov	r0, r5
 8003f28:	47b8      	blx	r7
 8003f2a:	3001      	adds	r0, #1
 8003f2c:	f43f af41 	beq.w	8003db2 <_printf_float+0xc2>
 8003f30:	f04f 0800 	mov.w	r8, #0
 8003f34:	f104 091a 	add.w	r9, r4, #26
 8003f38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003f3a:	3b01      	subs	r3, #1
 8003f3c:	4543      	cmp	r3, r8
 8003f3e:	dc09      	bgt.n	8003f54 <_printf_float+0x264>
 8003f40:	6823      	ldr	r3, [r4, #0]
 8003f42:	079b      	lsls	r3, r3, #30
 8003f44:	f100 8105 	bmi.w	8004152 <_printf_float+0x462>
 8003f48:	68e0      	ldr	r0, [r4, #12]
 8003f4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003f4c:	4298      	cmp	r0, r3
 8003f4e:	bfb8      	it	lt
 8003f50:	4618      	movlt	r0, r3
 8003f52:	e730      	b.n	8003db6 <_printf_float+0xc6>
 8003f54:	2301      	movs	r3, #1
 8003f56:	464a      	mov	r2, r9
 8003f58:	4631      	mov	r1, r6
 8003f5a:	4628      	mov	r0, r5
 8003f5c:	47b8      	blx	r7
 8003f5e:	3001      	adds	r0, #1
 8003f60:	f43f af27 	beq.w	8003db2 <_printf_float+0xc2>
 8003f64:	f108 0801 	add.w	r8, r8, #1
 8003f68:	e7e6      	b.n	8003f38 <_printf_float+0x248>
 8003f6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	dc39      	bgt.n	8003fe4 <_printf_float+0x2f4>
 8003f70:	4a1b      	ldr	r2, [pc, #108]	; (8003fe0 <_printf_float+0x2f0>)
 8003f72:	2301      	movs	r3, #1
 8003f74:	4631      	mov	r1, r6
 8003f76:	4628      	mov	r0, r5
 8003f78:	47b8      	blx	r7
 8003f7a:	3001      	adds	r0, #1
 8003f7c:	f43f af19 	beq.w	8003db2 <_printf_float+0xc2>
 8003f80:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003f84:	4313      	orrs	r3, r2
 8003f86:	d102      	bne.n	8003f8e <_printf_float+0x29e>
 8003f88:	6823      	ldr	r3, [r4, #0]
 8003f8a:	07d9      	lsls	r1, r3, #31
 8003f8c:	d5d8      	bpl.n	8003f40 <_printf_float+0x250>
 8003f8e:	ee18 3a10 	vmov	r3, s16
 8003f92:	4652      	mov	r2, sl
 8003f94:	4631      	mov	r1, r6
 8003f96:	4628      	mov	r0, r5
 8003f98:	47b8      	blx	r7
 8003f9a:	3001      	adds	r0, #1
 8003f9c:	f43f af09 	beq.w	8003db2 <_printf_float+0xc2>
 8003fa0:	f04f 0900 	mov.w	r9, #0
 8003fa4:	f104 0a1a 	add.w	sl, r4, #26
 8003fa8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003faa:	425b      	negs	r3, r3
 8003fac:	454b      	cmp	r3, r9
 8003fae:	dc01      	bgt.n	8003fb4 <_printf_float+0x2c4>
 8003fb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003fb2:	e792      	b.n	8003eda <_printf_float+0x1ea>
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	4652      	mov	r2, sl
 8003fb8:	4631      	mov	r1, r6
 8003fba:	4628      	mov	r0, r5
 8003fbc:	47b8      	blx	r7
 8003fbe:	3001      	adds	r0, #1
 8003fc0:	f43f aef7 	beq.w	8003db2 <_printf_float+0xc2>
 8003fc4:	f109 0901 	add.w	r9, r9, #1
 8003fc8:	e7ee      	b.n	8003fa8 <_printf_float+0x2b8>
 8003fca:	bf00      	nop
 8003fcc:	7fefffff 	.word	0x7fefffff
 8003fd0:	0800663c 	.word	0x0800663c
 8003fd4:	08006640 	.word	0x08006640
 8003fd8:	08006648 	.word	0x08006648
 8003fdc:	08006644 	.word	0x08006644
 8003fe0:	0800664c 	.word	0x0800664c
 8003fe4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003fe6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003fe8:	429a      	cmp	r2, r3
 8003fea:	bfa8      	it	ge
 8003fec:	461a      	movge	r2, r3
 8003fee:	2a00      	cmp	r2, #0
 8003ff0:	4691      	mov	r9, r2
 8003ff2:	dc37      	bgt.n	8004064 <_printf_float+0x374>
 8003ff4:	f04f 0b00 	mov.w	fp, #0
 8003ff8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003ffc:	f104 021a 	add.w	r2, r4, #26
 8004000:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004002:	9305      	str	r3, [sp, #20]
 8004004:	eba3 0309 	sub.w	r3, r3, r9
 8004008:	455b      	cmp	r3, fp
 800400a:	dc33      	bgt.n	8004074 <_printf_float+0x384>
 800400c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004010:	429a      	cmp	r2, r3
 8004012:	db3b      	blt.n	800408c <_printf_float+0x39c>
 8004014:	6823      	ldr	r3, [r4, #0]
 8004016:	07da      	lsls	r2, r3, #31
 8004018:	d438      	bmi.n	800408c <_printf_float+0x39c>
 800401a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800401c:	9a05      	ldr	r2, [sp, #20]
 800401e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004020:	1a9a      	subs	r2, r3, r2
 8004022:	eba3 0901 	sub.w	r9, r3, r1
 8004026:	4591      	cmp	r9, r2
 8004028:	bfa8      	it	ge
 800402a:	4691      	movge	r9, r2
 800402c:	f1b9 0f00 	cmp.w	r9, #0
 8004030:	dc35      	bgt.n	800409e <_printf_float+0x3ae>
 8004032:	f04f 0800 	mov.w	r8, #0
 8004036:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800403a:	f104 0a1a 	add.w	sl, r4, #26
 800403e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004042:	1a9b      	subs	r3, r3, r2
 8004044:	eba3 0309 	sub.w	r3, r3, r9
 8004048:	4543      	cmp	r3, r8
 800404a:	f77f af79 	ble.w	8003f40 <_printf_float+0x250>
 800404e:	2301      	movs	r3, #1
 8004050:	4652      	mov	r2, sl
 8004052:	4631      	mov	r1, r6
 8004054:	4628      	mov	r0, r5
 8004056:	47b8      	blx	r7
 8004058:	3001      	adds	r0, #1
 800405a:	f43f aeaa 	beq.w	8003db2 <_printf_float+0xc2>
 800405e:	f108 0801 	add.w	r8, r8, #1
 8004062:	e7ec      	b.n	800403e <_printf_float+0x34e>
 8004064:	4613      	mov	r3, r2
 8004066:	4631      	mov	r1, r6
 8004068:	4642      	mov	r2, r8
 800406a:	4628      	mov	r0, r5
 800406c:	47b8      	blx	r7
 800406e:	3001      	adds	r0, #1
 8004070:	d1c0      	bne.n	8003ff4 <_printf_float+0x304>
 8004072:	e69e      	b.n	8003db2 <_printf_float+0xc2>
 8004074:	2301      	movs	r3, #1
 8004076:	4631      	mov	r1, r6
 8004078:	4628      	mov	r0, r5
 800407a:	9205      	str	r2, [sp, #20]
 800407c:	47b8      	blx	r7
 800407e:	3001      	adds	r0, #1
 8004080:	f43f ae97 	beq.w	8003db2 <_printf_float+0xc2>
 8004084:	9a05      	ldr	r2, [sp, #20]
 8004086:	f10b 0b01 	add.w	fp, fp, #1
 800408a:	e7b9      	b.n	8004000 <_printf_float+0x310>
 800408c:	ee18 3a10 	vmov	r3, s16
 8004090:	4652      	mov	r2, sl
 8004092:	4631      	mov	r1, r6
 8004094:	4628      	mov	r0, r5
 8004096:	47b8      	blx	r7
 8004098:	3001      	adds	r0, #1
 800409a:	d1be      	bne.n	800401a <_printf_float+0x32a>
 800409c:	e689      	b.n	8003db2 <_printf_float+0xc2>
 800409e:	9a05      	ldr	r2, [sp, #20]
 80040a0:	464b      	mov	r3, r9
 80040a2:	4442      	add	r2, r8
 80040a4:	4631      	mov	r1, r6
 80040a6:	4628      	mov	r0, r5
 80040a8:	47b8      	blx	r7
 80040aa:	3001      	adds	r0, #1
 80040ac:	d1c1      	bne.n	8004032 <_printf_float+0x342>
 80040ae:	e680      	b.n	8003db2 <_printf_float+0xc2>
 80040b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80040b2:	2a01      	cmp	r2, #1
 80040b4:	dc01      	bgt.n	80040ba <_printf_float+0x3ca>
 80040b6:	07db      	lsls	r3, r3, #31
 80040b8:	d538      	bpl.n	800412c <_printf_float+0x43c>
 80040ba:	2301      	movs	r3, #1
 80040bc:	4642      	mov	r2, r8
 80040be:	4631      	mov	r1, r6
 80040c0:	4628      	mov	r0, r5
 80040c2:	47b8      	blx	r7
 80040c4:	3001      	adds	r0, #1
 80040c6:	f43f ae74 	beq.w	8003db2 <_printf_float+0xc2>
 80040ca:	ee18 3a10 	vmov	r3, s16
 80040ce:	4652      	mov	r2, sl
 80040d0:	4631      	mov	r1, r6
 80040d2:	4628      	mov	r0, r5
 80040d4:	47b8      	blx	r7
 80040d6:	3001      	adds	r0, #1
 80040d8:	f43f ae6b 	beq.w	8003db2 <_printf_float+0xc2>
 80040dc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80040e0:	2200      	movs	r2, #0
 80040e2:	2300      	movs	r3, #0
 80040e4:	f7fc fd28 	bl	8000b38 <__aeabi_dcmpeq>
 80040e8:	b9d8      	cbnz	r0, 8004122 <_printf_float+0x432>
 80040ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80040ec:	f108 0201 	add.w	r2, r8, #1
 80040f0:	3b01      	subs	r3, #1
 80040f2:	4631      	mov	r1, r6
 80040f4:	4628      	mov	r0, r5
 80040f6:	47b8      	blx	r7
 80040f8:	3001      	adds	r0, #1
 80040fa:	d10e      	bne.n	800411a <_printf_float+0x42a>
 80040fc:	e659      	b.n	8003db2 <_printf_float+0xc2>
 80040fe:	2301      	movs	r3, #1
 8004100:	4652      	mov	r2, sl
 8004102:	4631      	mov	r1, r6
 8004104:	4628      	mov	r0, r5
 8004106:	47b8      	blx	r7
 8004108:	3001      	adds	r0, #1
 800410a:	f43f ae52 	beq.w	8003db2 <_printf_float+0xc2>
 800410e:	f108 0801 	add.w	r8, r8, #1
 8004112:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004114:	3b01      	subs	r3, #1
 8004116:	4543      	cmp	r3, r8
 8004118:	dcf1      	bgt.n	80040fe <_printf_float+0x40e>
 800411a:	464b      	mov	r3, r9
 800411c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004120:	e6dc      	b.n	8003edc <_printf_float+0x1ec>
 8004122:	f04f 0800 	mov.w	r8, #0
 8004126:	f104 0a1a 	add.w	sl, r4, #26
 800412a:	e7f2      	b.n	8004112 <_printf_float+0x422>
 800412c:	2301      	movs	r3, #1
 800412e:	4642      	mov	r2, r8
 8004130:	e7df      	b.n	80040f2 <_printf_float+0x402>
 8004132:	2301      	movs	r3, #1
 8004134:	464a      	mov	r2, r9
 8004136:	4631      	mov	r1, r6
 8004138:	4628      	mov	r0, r5
 800413a:	47b8      	blx	r7
 800413c:	3001      	adds	r0, #1
 800413e:	f43f ae38 	beq.w	8003db2 <_printf_float+0xc2>
 8004142:	f108 0801 	add.w	r8, r8, #1
 8004146:	68e3      	ldr	r3, [r4, #12]
 8004148:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800414a:	1a5b      	subs	r3, r3, r1
 800414c:	4543      	cmp	r3, r8
 800414e:	dcf0      	bgt.n	8004132 <_printf_float+0x442>
 8004150:	e6fa      	b.n	8003f48 <_printf_float+0x258>
 8004152:	f04f 0800 	mov.w	r8, #0
 8004156:	f104 0919 	add.w	r9, r4, #25
 800415a:	e7f4      	b.n	8004146 <_printf_float+0x456>

0800415c <_printf_common>:
 800415c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004160:	4616      	mov	r6, r2
 8004162:	4699      	mov	r9, r3
 8004164:	688a      	ldr	r2, [r1, #8]
 8004166:	690b      	ldr	r3, [r1, #16]
 8004168:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800416c:	4293      	cmp	r3, r2
 800416e:	bfb8      	it	lt
 8004170:	4613      	movlt	r3, r2
 8004172:	6033      	str	r3, [r6, #0]
 8004174:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004178:	4607      	mov	r7, r0
 800417a:	460c      	mov	r4, r1
 800417c:	b10a      	cbz	r2, 8004182 <_printf_common+0x26>
 800417e:	3301      	adds	r3, #1
 8004180:	6033      	str	r3, [r6, #0]
 8004182:	6823      	ldr	r3, [r4, #0]
 8004184:	0699      	lsls	r1, r3, #26
 8004186:	bf42      	ittt	mi
 8004188:	6833      	ldrmi	r3, [r6, #0]
 800418a:	3302      	addmi	r3, #2
 800418c:	6033      	strmi	r3, [r6, #0]
 800418e:	6825      	ldr	r5, [r4, #0]
 8004190:	f015 0506 	ands.w	r5, r5, #6
 8004194:	d106      	bne.n	80041a4 <_printf_common+0x48>
 8004196:	f104 0a19 	add.w	sl, r4, #25
 800419a:	68e3      	ldr	r3, [r4, #12]
 800419c:	6832      	ldr	r2, [r6, #0]
 800419e:	1a9b      	subs	r3, r3, r2
 80041a0:	42ab      	cmp	r3, r5
 80041a2:	dc26      	bgt.n	80041f2 <_printf_common+0x96>
 80041a4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80041a8:	1e13      	subs	r3, r2, #0
 80041aa:	6822      	ldr	r2, [r4, #0]
 80041ac:	bf18      	it	ne
 80041ae:	2301      	movne	r3, #1
 80041b0:	0692      	lsls	r2, r2, #26
 80041b2:	d42b      	bmi.n	800420c <_printf_common+0xb0>
 80041b4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80041b8:	4649      	mov	r1, r9
 80041ba:	4638      	mov	r0, r7
 80041bc:	47c0      	blx	r8
 80041be:	3001      	adds	r0, #1
 80041c0:	d01e      	beq.n	8004200 <_printf_common+0xa4>
 80041c2:	6823      	ldr	r3, [r4, #0]
 80041c4:	68e5      	ldr	r5, [r4, #12]
 80041c6:	6832      	ldr	r2, [r6, #0]
 80041c8:	f003 0306 	and.w	r3, r3, #6
 80041cc:	2b04      	cmp	r3, #4
 80041ce:	bf08      	it	eq
 80041d0:	1aad      	subeq	r5, r5, r2
 80041d2:	68a3      	ldr	r3, [r4, #8]
 80041d4:	6922      	ldr	r2, [r4, #16]
 80041d6:	bf0c      	ite	eq
 80041d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80041dc:	2500      	movne	r5, #0
 80041de:	4293      	cmp	r3, r2
 80041e0:	bfc4      	itt	gt
 80041e2:	1a9b      	subgt	r3, r3, r2
 80041e4:	18ed      	addgt	r5, r5, r3
 80041e6:	2600      	movs	r6, #0
 80041e8:	341a      	adds	r4, #26
 80041ea:	42b5      	cmp	r5, r6
 80041ec:	d11a      	bne.n	8004224 <_printf_common+0xc8>
 80041ee:	2000      	movs	r0, #0
 80041f0:	e008      	b.n	8004204 <_printf_common+0xa8>
 80041f2:	2301      	movs	r3, #1
 80041f4:	4652      	mov	r2, sl
 80041f6:	4649      	mov	r1, r9
 80041f8:	4638      	mov	r0, r7
 80041fa:	47c0      	blx	r8
 80041fc:	3001      	adds	r0, #1
 80041fe:	d103      	bne.n	8004208 <_printf_common+0xac>
 8004200:	f04f 30ff 	mov.w	r0, #4294967295
 8004204:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004208:	3501      	adds	r5, #1
 800420a:	e7c6      	b.n	800419a <_printf_common+0x3e>
 800420c:	18e1      	adds	r1, r4, r3
 800420e:	1c5a      	adds	r2, r3, #1
 8004210:	2030      	movs	r0, #48	; 0x30
 8004212:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004216:	4422      	add	r2, r4
 8004218:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800421c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004220:	3302      	adds	r3, #2
 8004222:	e7c7      	b.n	80041b4 <_printf_common+0x58>
 8004224:	2301      	movs	r3, #1
 8004226:	4622      	mov	r2, r4
 8004228:	4649      	mov	r1, r9
 800422a:	4638      	mov	r0, r7
 800422c:	47c0      	blx	r8
 800422e:	3001      	adds	r0, #1
 8004230:	d0e6      	beq.n	8004200 <_printf_common+0xa4>
 8004232:	3601      	adds	r6, #1
 8004234:	e7d9      	b.n	80041ea <_printf_common+0x8e>
	...

08004238 <_printf_i>:
 8004238:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800423c:	7e0f      	ldrb	r7, [r1, #24]
 800423e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004240:	2f78      	cmp	r7, #120	; 0x78
 8004242:	4691      	mov	r9, r2
 8004244:	4680      	mov	r8, r0
 8004246:	460c      	mov	r4, r1
 8004248:	469a      	mov	sl, r3
 800424a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800424e:	d807      	bhi.n	8004260 <_printf_i+0x28>
 8004250:	2f62      	cmp	r7, #98	; 0x62
 8004252:	d80a      	bhi.n	800426a <_printf_i+0x32>
 8004254:	2f00      	cmp	r7, #0
 8004256:	f000 80d8 	beq.w	800440a <_printf_i+0x1d2>
 800425a:	2f58      	cmp	r7, #88	; 0x58
 800425c:	f000 80a3 	beq.w	80043a6 <_printf_i+0x16e>
 8004260:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004264:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004268:	e03a      	b.n	80042e0 <_printf_i+0xa8>
 800426a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800426e:	2b15      	cmp	r3, #21
 8004270:	d8f6      	bhi.n	8004260 <_printf_i+0x28>
 8004272:	a101      	add	r1, pc, #4	; (adr r1, 8004278 <_printf_i+0x40>)
 8004274:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004278:	080042d1 	.word	0x080042d1
 800427c:	080042e5 	.word	0x080042e5
 8004280:	08004261 	.word	0x08004261
 8004284:	08004261 	.word	0x08004261
 8004288:	08004261 	.word	0x08004261
 800428c:	08004261 	.word	0x08004261
 8004290:	080042e5 	.word	0x080042e5
 8004294:	08004261 	.word	0x08004261
 8004298:	08004261 	.word	0x08004261
 800429c:	08004261 	.word	0x08004261
 80042a0:	08004261 	.word	0x08004261
 80042a4:	080043f1 	.word	0x080043f1
 80042a8:	08004315 	.word	0x08004315
 80042ac:	080043d3 	.word	0x080043d3
 80042b0:	08004261 	.word	0x08004261
 80042b4:	08004261 	.word	0x08004261
 80042b8:	08004413 	.word	0x08004413
 80042bc:	08004261 	.word	0x08004261
 80042c0:	08004315 	.word	0x08004315
 80042c4:	08004261 	.word	0x08004261
 80042c8:	08004261 	.word	0x08004261
 80042cc:	080043db 	.word	0x080043db
 80042d0:	682b      	ldr	r3, [r5, #0]
 80042d2:	1d1a      	adds	r2, r3, #4
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	602a      	str	r2, [r5, #0]
 80042d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80042dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80042e0:	2301      	movs	r3, #1
 80042e2:	e0a3      	b.n	800442c <_printf_i+0x1f4>
 80042e4:	6820      	ldr	r0, [r4, #0]
 80042e6:	6829      	ldr	r1, [r5, #0]
 80042e8:	0606      	lsls	r6, r0, #24
 80042ea:	f101 0304 	add.w	r3, r1, #4
 80042ee:	d50a      	bpl.n	8004306 <_printf_i+0xce>
 80042f0:	680e      	ldr	r6, [r1, #0]
 80042f2:	602b      	str	r3, [r5, #0]
 80042f4:	2e00      	cmp	r6, #0
 80042f6:	da03      	bge.n	8004300 <_printf_i+0xc8>
 80042f8:	232d      	movs	r3, #45	; 0x2d
 80042fa:	4276      	negs	r6, r6
 80042fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004300:	485e      	ldr	r0, [pc, #376]	; (800447c <_printf_i+0x244>)
 8004302:	230a      	movs	r3, #10
 8004304:	e019      	b.n	800433a <_printf_i+0x102>
 8004306:	680e      	ldr	r6, [r1, #0]
 8004308:	602b      	str	r3, [r5, #0]
 800430a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800430e:	bf18      	it	ne
 8004310:	b236      	sxthne	r6, r6
 8004312:	e7ef      	b.n	80042f4 <_printf_i+0xbc>
 8004314:	682b      	ldr	r3, [r5, #0]
 8004316:	6820      	ldr	r0, [r4, #0]
 8004318:	1d19      	adds	r1, r3, #4
 800431a:	6029      	str	r1, [r5, #0]
 800431c:	0601      	lsls	r1, r0, #24
 800431e:	d501      	bpl.n	8004324 <_printf_i+0xec>
 8004320:	681e      	ldr	r6, [r3, #0]
 8004322:	e002      	b.n	800432a <_printf_i+0xf2>
 8004324:	0646      	lsls	r6, r0, #25
 8004326:	d5fb      	bpl.n	8004320 <_printf_i+0xe8>
 8004328:	881e      	ldrh	r6, [r3, #0]
 800432a:	4854      	ldr	r0, [pc, #336]	; (800447c <_printf_i+0x244>)
 800432c:	2f6f      	cmp	r7, #111	; 0x6f
 800432e:	bf0c      	ite	eq
 8004330:	2308      	moveq	r3, #8
 8004332:	230a      	movne	r3, #10
 8004334:	2100      	movs	r1, #0
 8004336:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800433a:	6865      	ldr	r5, [r4, #4]
 800433c:	60a5      	str	r5, [r4, #8]
 800433e:	2d00      	cmp	r5, #0
 8004340:	bfa2      	ittt	ge
 8004342:	6821      	ldrge	r1, [r4, #0]
 8004344:	f021 0104 	bicge.w	r1, r1, #4
 8004348:	6021      	strge	r1, [r4, #0]
 800434a:	b90e      	cbnz	r6, 8004350 <_printf_i+0x118>
 800434c:	2d00      	cmp	r5, #0
 800434e:	d04d      	beq.n	80043ec <_printf_i+0x1b4>
 8004350:	4615      	mov	r5, r2
 8004352:	fbb6 f1f3 	udiv	r1, r6, r3
 8004356:	fb03 6711 	mls	r7, r3, r1, r6
 800435a:	5dc7      	ldrb	r7, [r0, r7]
 800435c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004360:	4637      	mov	r7, r6
 8004362:	42bb      	cmp	r3, r7
 8004364:	460e      	mov	r6, r1
 8004366:	d9f4      	bls.n	8004352 <_printf_i+0x11a>
 8004368:	2b08      	cmp	r3, #8
 800436a:	d10b      	bne.n	8004384 <_printf_i+0x14c>
 800436c:	6823      	ldr	r3, [r4, #0]
 800436e:	07de      	lsls	r6, r3, #31
 8004370:	d508      	bpl.n	8004384 <_printf_i+0x14c>
 8004372:	6923      	ldr	r3, [r4, #16]
 8004374:	6861      	ldr	r1, [r4, #4]
 8004376:	4299      	cmp	r1, r3
 8004378:	bfde      	ittt	le
 800437a:	2330      	movle	r3, #48	; 0x30
 800437c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004380:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004384:	1b52      	subs	r2, r2, r5
 8004386:	6122      	str	r2, [r4, #16]
 8004388:	f8cd a000 	str.w	sl, [sp]
 800438c:	464b      	mov	r3, r9
 800438e:	aa03      	add	r2, sp, #12
 8004390:	4621      	mov	r1, r4
 8004392:	4640      	mov	r0, r8
 8004394:	f7ff fee2 	bl	800415c <_printf_common>
 8004398:	3001      	adds	r0, #1
 800439a:	d14c      	bne.n	8004436 <_printf_i+0x1fe>
 800439c:	f04f 30ff 	mov.w	r0, #4294967295
 80043a0:	b004      	add	sp, #16
 80043a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043a6:	4835      	ldr	r0, [pc, #212]	; (800447c <_printf_i+0x244>)
 80043a8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80043ac:	6829      	ldr	r1, [r5, #0]
 80043ae:	6823      	ldr	r3, [r4, #0]
 80043b0:	f851 6b04 	ldr.w	r6, [r1], #4
 80043b4:	6029      	str	r1, [r5, #0]
 80043b6:	061d      	lsls	r5, r3, #24
 80043b8:	d514      	bpl.n	80043e4 <_printf_i+0x1ac>
 80043ba:	07df      	lsls	r7, r3, #31
 80043bc:	bf44      	itt	mi
 80043be:	f043 0320 	orrmi.w	r3, r3, #32
 80043c2:	6023      	strmi	r3, [r4, #0]
 80043c4:	b91e      	cbnz	r6, 80043ce <_printf_i+0x196>
 80043c6:	6823      	ldr	r3, [r4, #0]
 80043c8:	f023 0320 	bic.w	r3, r3, #32
 80043cc:	6023      	str	r3, [r4, #0]
 80043ce:	2310      	movs	r3, #16
 80043d0:	e7b0      	b.n	8004334 <_printf_i+0xfc>
 80043d2:	6823      	ldr	r3, [r4, #0]
 80043d4:	f043 0320 	orr.w	r3, r3, #32
 80043d8:	6023      	str	r3, [r4, #0]
 80043da:	2378      	movs	r3, #120	; 0x78
 80043dc:	4828      	ldr	r0, [pc, #160]	; (8004480 <_printf_i+0x248>)
 80043de:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80043e2:	e7e3      	b.n	80043ac <_printf_i+0x174>
 80043e4:	0659      	lsls	r1, r3, #25
 80043e6:	bf48      	it	mi
 80043e8:	b2b6      	uxthmi	r6, r6
 80043ea:	e7e6      	b.n	80043ba <_printf_i+0x182>
 80043ec:	4615      	mov	r5, r2
 80043ee:	e7bb      	b.n	8004368 <_printf_i+0x130>
 80043f0:	682b      	ldr	r3, [r5, #0]
 80043f2:	6826      	ldr	r6, [r4, #0]
 80043f4:	6961      	ldr	r1, [r4, #20]
 80043f6:	1d18      	adds	r0, r3, #4
 80043f8:	6028      	str	r0, [r5, #0]
 80043fa:	0635      	lsls	r5, r6, #24
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	d501      	bpl.n	8004404 <_printf_i+0x1cc>
 8004400:	6019      	str	r1, [r3, #0]
 8004402:	e002      	b.n	800440a <_printf_i+0x1d2>
 8004404:	0670      	lsls	r0, r6, #25
 8004406:	d5fb      	bpl.n	8004400 <_printf_i+0x1c8>
 8004408:	8019      	strh	r1, [r3, #0]
 800440a:	2300      	movs	r3, #0
 800440c:	6123      	str	r3, [r4, #16]
 800440e:	4615      	mov	r5, r2
 8004410:	e7ba      	b.n	8004388 <_printf_i+0x150>
 8004412:	682b      	ldr	r3, [r5, #0]
 8004414:	1d1a      	adds	r2, r3, #4
 8004416:	602a      	str	r2, [r5, #0]
 8004418:	681d      	ldr	r5, [r3, #0]
 800441a:	6862      	ldr	r2, [r4, #4]
 800441c:	2100      	movs	r1, #0
 800441e:	4628      	mov	r0, r5
 8004420:	f7fb ff16 	bl	8000250 <memchr>
 8004424:	b108      	cbz	r0, 800442a <_printf_i+0x1f2>
 8004426:	1b40      	subs	r0, r0, r5
 8004428:	6060      	str	r0, [r4, #4]
 800442a:	6863      	ldr	r3, [r4, #4]
 800442c:	6123      	str	r3, [r4, #16]
 800442e:	2300      	movs	r3, #0
 8004430:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004434:	e7a8      	b.n	8004388 <_printf_i+0x150>
 8004436:	6923      	ldr	r3, [r4, #16]
 8004438:	462a      	mov	r2, r5
 800443a:	4649      	mov	r1, r9
 800443c:	4640      	mov	r0, r8
 800443e:	47d0      	blx	sl
 8004440:	3001      	adds	r0, #1
 8004442:	d0ab      	beq.n	800439c <_printf_i+0x164>
 8004444:	6823      	ldr	r3, [r4, #0]
 8004446:	079b      	lsls	r3, r3, #30
 8004448:	d413      	bmi.n	8004472 <_printf_i+0x23a>
 800444a:	68e0      	ldr	r0, [r4, #12]
 800444c:	9b03      	ldr	r3, [sp, #12]
 800444e:	4298      	cmp	r0, r3
 8004450:	bfb8      	it	lt
 8004452:	4618      	movlt	r0, r3
 8004454:	e7a4      	b.n	80043a0 <_printf_i+0x168>
 8004456:	2301      	movs	r3, #1
 8004458:	4632      	mov	r2, r6
 800445a:	4649      	mov	r1, r9
 800445c:	4640      	mov	r0, r8
 800445e:	47d0      	blx	sl
 8004460:	3001      	adds	r0, #1
 8004462:	d09b      	beq.n	800439c <_printf_i+0x164>
 8004464:	3501      	adds	r5, #1
 8004466:	68e3      	ldr	r3, [r4, #12]
 8004468:	9903      	ldr	r1, [sp, #12]
 800446a:	1a5b      	subs	r3, r3, r1
 800446c:	42ab      	cmp	r3, r5
 800446e:	dcf2      	bgt.n	8004456 <_printf_i+0x21e>
 8004470:	e7eb      	b.n	800444a <_printf_i+0x212>
 8004472:	2500      	movs	r5, #0
 8004474:	f104 0619 	add.w	r6, r4, #25
 8004478:	e7f5      	b.n	8004466 <_printf_i+0x22e>
 800447a:	bf00      	nop
 800447c:	0800664e 	.word	0x0800664e
 8004480:	0800665f 	.word	0x0800665f

08004484 <__assert_func>:
 8004484:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004486:	4614      	mov	r4, r2
 8004488:	461a      	mov	r2, r3
 800448a:	4b09      	ldr	r3, [pc, #36]	; (80044b0 <__assert_func+0x2c>)
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	4605      	mov	r5, r0
 8004490:	68d8      	ldr	r0, [r3, #12]
 8004492:	b14c      	cbz	r4, 80044a8 <__assert_func+0x24>
 8004494:	4b07      	ldr	r3, [pc, #28]	; (80044b4 <__assert_func+0x30>)
 8004496:	9100      	str	r1, [sp, #0]
 8004498:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800449c:	4906      	ldr	r1, [pc, #24]	; (80044b8 <__assert_func+0x34>)
 800449e:	462b      	mov	r3, r5
 80044a0:	f000 fe88 	bl	80051b4 <fiprintf>
 80044a4:	f001 fd56 	bl	8005f54 <abort>
 80044a8:	4b04      	ldr	r3, [pc, #16]	; (80044bc <__assert_func+0x38>)
 80044aa:	461c      	mov	r4, r3
 80044ac:	e7f3      	b.n	8004496 <__assert_func+0x12>
 80044ae:	bf00      	nop
 80044b0:	2000000c 	.word	0x2000000c
 80044b4:	08006670 	.word	0x08006670
 80044b8:	0800667d 	.word	0x0800667d
 80044bc:	080066ab 	.word	0x080066ab

080044c0 <quorem>:
 80044c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044c4:	6903      	ldr	r3, [r0, #16]
 80044c6:	690c      	ldr	r4, [r1, #16]
 80044c8:	42a3      	cmp	r3, r4
 80044ca:	4607      	mov	r7, r0
 80044cc:	f2c0 8081 	blt.w	80045d2 <quorem+0x112>
 80044d0:	3c01      	subs	r4, #1
 80044d2:	f101 0814 	add.w	r8, r1, #20
 80044d6:	f100 0514 	add.w	r5, r0, #20
 80044da:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80044de:	9301      	str	r3, [sp, #4]
 80044e0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80044e4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80044e8:	3301      	adds	r3, #1
 80044ea:	429a      	cmp	r2, r3
 80044ec:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80044f0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80044f4:	fbb2 f6f3 	udiv	r6, r2, r3
 80044f8:	d331      	bcc.n	800455e <quorem+0x9e>
 80044fa:	f04f 0e00 	mov.w	lr, #0
 80044fe:	4640      	mov	r0, r8
 8004500:	46ac      	mov	ip, r5
 8004502:	46f2      	mov	sl, lr
 8004504:	f850 2b04 	ldr.w	r2, [r0], #4
 8004508:	b293      	uxth	r3, r2
 800450a:	fb06 e303 	mla	r3, r6, r3, lr
 800450e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8004512:	b29b      	uxth	r3, r3
 8004514:	ebaa 0303 	sub.w	r3, sl, r3
 8004518:	f8dc a000 	ldr.w	sl, [ip]
 800451c:	0c12      	lsrs	r2, r2, #16
 800451e:	fa13 f38a 	uxtah	r3, r3, sl
 8004522:	fb06 e202 	mla	r2, r6, r2, lr
 8004526:	9300      	str	r3, [sp, #0]
 8004528:	9b00      	ldr	r3, [sp, #0]
 800452a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800452e:	b292      	uxth	r2, r2
 8004530:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004534:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004538:	f8bd 3000 	ldrh.w	r3, [sp]
 800453c:	4581      	cmp	r9, r0
 800453e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004542:	f84c 3b04 	str.w	r3, [ip], #4
 8004546:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800454a:	d2db      	bcs.n	8004504 <quorem+0x44>
 800454c:	f855 300b 	ldr.w	r3, [r5, fp]
 8004550:	b92b      	cbnz	r3, 800455e <quorem+0x9e>
 8004552:	9b01      	ldr	r3, [sp, #4]
 8004554:	3b04      	subs	r3, #4
 8004556:	429d      	cmp	r5, r3
 8004558:	461a      	mov	r2, r3
 800455a:	d32e      	bcc.n	80045ba <quorem+0xfa>
 800455c:	613c      	str	r4, [r7, #16]
 800455e:	4638      	mov	r0, r7
 8004560:	f001 f8d6 	bl	8005710 <__mcmp>
 8004564:	2800      	cmp	r0, #0
 8004566:	db24      	blt.n	80045b2 <quorem+0xf2>
 8004568:	3601      	adds	r6, #1
 800456a:	4628      	mov	r0, r5
 800456c:	f04f 0c00 	mov.w	ip, #0
 8004570:	f858 2b04 	ldr.w	r2, [r8], #4
 8004574:	f8d0 e000 	ldr.w	lr, [r0]
 8004578:	b293      	uxth	r3, r2
 800457a:	ebac 0303 	sub.w	r3, ip, r3
 800457e:	0c12      	lsrs	r2, r2, #16
 8004580:	fa13 f38e 	uxtah	r3, r3, lr
 8004584:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004588:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800458c:	b29b      	uxth	r3, r3
 800458e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004592:	45c1      	cmp	r9, r8
 8004594:	f840 3b04 	str.w	r3, [r0], #4
 8004598:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800459c:	d2e8      	bcs.n	8004570 <quorem+0xb0>
 800459e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80045a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80045a6:	b922      	cbnz	r2, 80045b2 <quorem+0xf2>
 80045a8:	3b04      	subs	r3, #4
 80045aa:	429d      	cmp	r5, r3
 80045ac:	461a      	mov	r2, r3
 80045ae:	d30a      	bcc.n	80045c6 <quorem+0x106>
 80045b0:	613c      	str	r4, [r7, #16]
 80045b2:	4630      	mov	r0, r6
 80045b4:	b003      	add	sp, #12
 80045b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045ba:	6812      	ldr	r2, [r2, #0]
 80045bc:	3b04      	subs	r3, #4
 80045be:	2a00      	cmp	r2, #0
 80045c0:	d1cc      	bne.n	800455c <quorem+0x9c>
 80045c2:	3c01      	subs	r4, #1
 80045c4:	e7c7      	b.n	8004556 <quorem+0x96>
 80045c6:	6812      	ldr	r2, [r2, #0]
 80045c8:	3b04      	subs	r3, #4
 80045ca:	2a00      	cmp	r2, #0
 80045cc:	d1f0      	bne.n	80045b0 <quorem+0xf0>
 80045ce:	3c01      	subs	r4, #1
 80045d0:	e7eb      	b.n	80045aa <quorem+0xea>
 80045d2:	2000      	movs	r0, #0
 80045d4:	e7ee      	b.n	80045b4 <quorem+0xf4>
	...

080045d8 <_dtoa_r>:
 80045d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045dc:	ed2d 8b04 	vpush	{d8-d9}
 80045e0:	ec57 6b10 	vmov	r6, r7, d0
 80045e4:	b093      	sub	sp, #76	; 0x4c
 80045e6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80045e8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80045ec:	9106      	str	r1, [sp, #24]
 80045ee:	ee10 aa10 	vmov	sl, s0
 80045f2:	4604      	mov	r4, r0
 80045f4:	9209      	str	r2, [sp, #36]	; 0x24
 80045f6:	930c      	str	r3, [sp, #48]	; 0x30
 80045f8:	46bb      	mov	fp, r7
 80045fa:	b975      	cbnz	r5, 800461a <_dtoa_r+0x42>
 80045fc:	2010      	movs	r0, #16
 80045fe:	f000 fdef 	bl	80051e0 <malloc>
 8004602:	4602      	mov	r2, r0
 8004604:	6260      	str	r0, [r4, #36]	; 0x24
 8004606:	b920      	cbnz	r0, 8004612 <_dtoa_r+0x3a>
 8004608:	4ba7      	ldr	r3, [pc, #668]	; (80048a8 <_dtoa_r+0x2d0>)
 800460a:	21ea      	movs	r1, #234	; 0xea
 800460c:	48a7      	ldr	r0, [pc, #668]	; (80048ac <_dtoa_r+0x2d4>)
 800460e:	f7ff ff39 	bl	8004484 <__assert_func>
 8004612:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004616:	6005      	str	r5, [r0, #0]
 8004618:	60c5      	str	r5, [r0, #12]
 800461a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800461c:	6819      	ldr	r1, [r3, #0]
 800461e:	b151      	cbz	r1, 8004636 <_dtoa_r+0x5e>
 8004620:	685a      	ldr	r2, [r3, #4]
 8004622:	604a      	str	r2, [r1, #4]
 8004624:	2301      	movs	r3, #1
 8004626:	4093      	lsls	r3, r2
 8004628:	608b      	str	r3, [r1, #8]
 800462a:	4620      	mov	r0, r4
 800462c:	f000 fe2e 	bl	800528c <_Bfree>
 8004630:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004632:	2200      	movs	r2, #0
 8004634:	601a      	str	r2, [r3, #0]
 8004636:	1e3b      	subs	r3, r7, #0
 8004638:	bfaa      	itet	ge
 800463a:	2300      	movge	r3, #0
 800463c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8004640:	f8c8 3000 	strge.w	r3, [r8]
 8004644:	4b9a      	ldr	r3, [pc, #616]	; (80048b0 <_dtoa_r+0x2d8>)
 8004646:	bfbc      	itt	lt
 8004648:	2201      	movlt	r2, #1
 800464a:	f8c8 2000 	strlt.w	r2, [r8]
 800464e:	ea33 030b 	bics.w	r3, r3, fp
 8004652:	d11b      	bne.n	800468c <_dtoa_r+0xb4>
 8004654:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004656:	f242 730f 	movw	r3, #9999	; 0x270f
 800465a:	6013      	str	r3, [r2, #0]
 800465c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004660:	4333      	orrs	r3, r6
 8004662:	f000 8592 	beq.w	800518a <_dtoa_r+0xbb2>
 8004666:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004668:	b963      	cbnz	r3, 8004684 <_dtoa_r+0xac>
 800466a:	4b92      	ldr	r3, [pc, #584]	; (80048b4 <_dtoa_r+0x2dc>)
 800466c:	e022      	b.n	80046b4 <_dtoa_r+0xdc>
 800466e:	4b92      	ldr	r3, [pc, #584]	; (80048b8 <_dtoa_r+0x2e0>)
 8004670:	9301      	str	r3, [sp, #4]
 8004672:	3308      	adds	r3, #8
 8004674:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004676:	6013      	str	r3, [r2, #0]
 8004678:	9801      	ldr	r0, [sp, #4]
 800467a:	b013      	add	sp, #76	; 0x4c
 800467c:	ecbd 8b04 	vpop	{d8-d9}
 8004680:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004684:	4b8b      	ldr	r3, [pc, #556]	; (80048b4 <_dtoa_r+0x2dc>)
 8004686:	9301      	str	r3, [sp, #4]
 8004688:	3303      	adds	r3, #3
 800468a:	e7f3      	b.n	8004674 <_dtoa_r+0x9c>
 800468c:	2200      	movs	r2, #0
 800468e:	2300      	movs	r3, #0
 8004690:	4650      	mov	r0, sl
 8004692:	4659      	mov	r1, fp
 8004694:	f7fc fa50 	bl	8000b38 <__aeabi_dcmpeq>
 8004698:	ec4b ab19 	vmov	d9, sl, fp
 800469c:	4680      	mov	r8, r0
 800469e:	b158      	cbz	r0, 80046b8 <_dtoa_r+0xe0>
 80046a0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80046a2:	2301      	movs	r3, #1
 80046a4:	6013      	str	r3, [r2, #0]
 80046a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	f000 856b 	beq.w	8005184 <_dtoa_r+0xbac>
 80046ae:	4883      	ldr	r0, [pc, #524]	; (80048bc <_dtoa_r+0x2e4>)
 80046b0:	6018      	str	r0, [r3, #0]
 80046b2:	1e43      	subs	r3, r0, #1
 80046b4:	9301      	str	r3, [sp, #4]
 80046b6:	e7df      	b.n	8004678 <_dtoa_r+0xa0>
 80046b8:	ec4b ab10 	vmov	d0, sl, fp
 80046bc:	aa10      	add	r2, sp, #64	; 0x40
 80046be:	a911      	add	r1, sp, #68	; 0x44
 80046c0:	4620      	mov	r0, r4
 80046c2:	f001 f8cb 	bl	800585c <__d2b>
 80046c6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80046ca:	ee08 0a10 	vmov	s16, r0
 80046ce:	2d00      	cmp	r5, #0
 80046d0:	f000 8084 	beq.w	80047dc <_dtoa_r+0x204>
 80046d4:	ee19 3a90 	vmov	r3, s19
 80046d8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80046dc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80046e0:	4656      	mov	r6, sl
 80046e2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80046e6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80046ea:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80046ee:	4b74      	ldr	r3, [pc, #464]	; (80048c0 <_dtoa_r+0x2e8>)
 80046f0:	2200      	movs	r2, #0
 80046f2:	4630      	mov	r0, r6
 80046f4:	4639      	mov	r1, r7
 80046f6:	f7fb fdff 	bl	80002f8 <__aeabi_dsub>
 80046fa:	a365      	add	r3, pc, #404	; (adr r3, 8004890 <_dtoa_r+0x2b8>)
 80046fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004700:	f7fb ffb2 	bl	8000668 <__aeabi_dmul>
 8004704:	a364      	add	r3, pc, #400	; (adr r3, 8004898 <_dtoa_r+0x2c0>)
 8004706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800470a:	f7fb fdf7 	bl	80002fc <__adddf3>
 800470e:	4606      	mov	r6, r0
 8004710:	4628      	mov	r0, r5
 8004712:	460f      	mov	r7, r1
 8004714:	f7fb ff3e 	bl	8000594 <__aeabi_i2d>
 8004718:	a361      	add	r3, pc, #388	; (adr r3, 80048a0 <_dtoa_r+0x2c8>)
 800471a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800471e:	f7fb ffa3 	bl	8000668 <__aeabi_dmul>
 8004722:	4602      	mov	r2, r0
 8004724:	460b      	mov	r3, r1
 8004726:	4630      	mov	r0, r6
 8004728:	4639      	mov	r1, r7
 800472a:	f7fb fde7 	bl	80002fc <__adddf3>
 800472e:	4606      	mov	r6, r0
 8004730:	460f      	mov	r7, r1
 8004732:	f7fc fa49 	bl	8000bc8 <__aeabi_d2iz>
 8004736:	2200      	movs	r2, #0
 8004738:	9000      	str	r0, [sp, #0]
 800473a:	2300      	movs	r3, #0
 800473c:	4630      	mov	r0, r6
 800473e:	4639      	mov	r1, r7
 8004740:	f7fc fa04 	bl	8000b4c <__aeabi_dcmplt>
 8004744:	b150      	cbz	r0, 800475c <_dtoa_r+0x184>
 8004746:	9800      	ldr	r0, [sp, #0]
 8004748:	f7fb ff24 	bl	8000594 <__aeabi_i2d>
 800474c:	4632      	mov	r2, r6
 800474e:	463b      	mov	r3, r7
 8004750:	f7fc f9f2 	bl	8000b38 <__aeabi_dcmpeq>
 8004754:	b910      	cbnz	r0, 800475c <_dtoa_r+0x184>
 8004756:	9b00      	ldr	r3, [sp, #0]
 8004758:	3b01      	subs	r3, #1
 800475a:	9300      	str	r3, [sp, #0]
 800475c:	9b00      	ldr	r3, [sp, #0]
 800475e:	2b16      	cmp	r3, #22
 8004760:	d85a      	bhi.n	8004818 <_dtoa_r+0x240>
 8004762:	9a00      	ldr	r2, [sp, #0]
 8004764:	4b57      	ldr	r3, [pc, #348]	; (80048c4 <_dtoa_r+0x2ec>)
 8004766:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800476a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800476e:	ec51 0b19 	vmov	r0, r1, d9
 8004772:	f7fc f9eb 	bl	8000b4c <__aeabi_dcmplt>
 8004776:	2800      	cmp	r0, #0
 8004778:	d050      	beq.n	800481c <_dtoa_r+0x244>
 800477a:	9b00      	ldr	r3, [sp, #0]
 800477c:	3b01      	subs	r3, #1
 800477e:	9300      	str	r3, [sp, #0]
 8004780:	2300      	movs	r3, #0
 8004782:	930b      	str	r3, [sp, #44]	; 0x2c
 8004784:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004786:	1b5d      	subs	r5, r3, r5
 8004788:	1e6b      	subs	r3, r5, #1
 800478a:	9305      	str	r3, [sp, #20]
 800478c:	bf45      	ittet	mi
 800478e:	f1c5 0301 	rsbmi	r3, r5, #1
 8004792:	9304      	strmi	r3, [sp, #16]
 8004794:	2300      	movpl	r3, #0
 8004796:	2300      	movmi	r3, #0
 8004798:	bf4c      	ite	mi
 800479a:	9305      	strmi	r3, [sp, #20]
 800479c:	9304      	strpl	r3, [sp, #16]
 800479e:	9b00      	ldr	r3, [sp, #0]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	db3d      	blt.n	8004820 <_dtoa_r+0x248>
 80047a4:	9b05      	ldr	r3, [sp, #20]
 80047a6:	9a00      	ldr	r2, [sp, #0]
 80047a8:	920a      	str	r2, [sp, #40]	; 0x28
 80047aa:	4413      	add	r3, r2
 80047ac:	9305      	str	r3, [sp, #20]
 80047ae:	2300      	movs	r3, #0
 80047b0:	9307      	str	r3, [sp, #28]
 80047b2:	9b06      	ldr	r3, [sp, #24]
 80047b4:	2b09      	cmp	r3, #9
 80047b6:	f200 8089 	bhi.w	80048cc <_dtoa_r+0x2f4>
 80047ba:	2b05      	cmp	r3, #5
 80047bc:	bfc4      	itt	gt
 80047be:	3b04      	subgt	r3, #4
 80047c0:	9306      	strgt	r3, [sp, #24]
 80047c2:	9b06      	ldr	r3, [sp, #24]
 80047c4:	f1a3 0302 	sub.w	r3, r3, #2
 80047c8:	bfcc      	ite	gt
 80047ca:	2500      	movgt	r5, #0
 80047cc:	2501      	movle	r5, #1
 80047ce:	2b03      	cmp	r3, #3
 80047d0:	f200 8087 	bhi.w	80048e2 <_dtoa_r+0x30a>
 80047d4:	e8df f003 	tbb	[pc, r3]
 80047d8:	59383a2d 	.word	0x59383a2d
 80047dc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80047e0:	441d      	add	r5, r3
 80047e2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80047e6:	2b20      	cmp	r3, #32
 80047e8:	bfc1      	itttt	gt
 80047ea:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80047ee:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80047f2:	fa0b f303 	lslgt.w	r3, fp, r3
 80047f6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80047fa:	bfda      	itte	le
 80047fc:	f1c3 0320 	rsble	r3, r3, #32
 8004800:	fa06 f003 	lslle.w	r0, r6, r3
 8004804:	4318      	orrgt	r0, r3
 8004806:	f7fb feb5 	bl	8000574 <__aeabi_ui2d>
 800480a:	2301      	movs	r3, #1
 800480c:	4606      	mov	r6, r0
 800480e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8004812:	3d01      	subs	r5, #1
 8004814:	930e      	str	r3, [sp, #56]	; 0x38
 8004816:	e76a      	b.n	80046ee <_dtoa_r+0x116>
 8004818:	2301      	movs	r3, #1
 800481a:	e7b2      	b.n	8004782 <_dtoa_r+0x1aa>
 800481c:	900b      	str	r0, [sp, #44]	; 0x2c
 800481e:	e7b1      	b.n	8004784 <_dtoa_r+0x1ac>
 8004820:	9b04      	ldr	r3, [sp, #16]
 8004822:	9a00      	ldr	r2, [sp, #0]
 8004824:	1a9b      	subs	r3, r3, r2
 8004826:	9304      	str	r3, [sp, #16]
 8004828:	4253      	negs	r3, r2
 800482a:	9307      	str	r3, [sp, #28]
 800482c:	2300      	movs	r3, #0
 800482e:	930a      	str	r3, [sp, #40]	; 0x28
 8004830:	e7bf      	b.n	80047b2 <_dtoa_r+0x1da>
 8004832:	2300      	movs	r3, #0
 8004834:	9308      	str	r3, [sp, #32]
 8004836:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004838:	2b00      	cmp	r3, #0
 800483a:	dc55      	bgt.n	80048e8 <_dtoa_r+0x310>
 800483c:	2301      	movs	r3, #1
 800483e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004842:	461a      	mov	r2, r3
 8004844:	9209      	str	r2, [sp, #36]	; 0x24
 8004846:	e00c      	b.n	8004862 <_dtoa_r+0x28a>
 8004848:	2301      	movs	r3, #1
 800484a:	e7f3      	b.n	8004834 <_dtoa_r+0x25c>
 800484c:	2300      	movs	r3, #0
 800484e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004850:	9308      	str	r3, [sp, #32]
 8004852:	9b00      	ldr	r3, [sp, #0]
 8004854:	4413      	add	r3, r2
 8004856:	9302      	str	r3, [sp, #8]
 8004858:	3301      	adds	r3, #1
 800485a:	2b01      	cmp	r3, #1
 800485c:	9303      	str	r3, [sp, #12]
 800485e:	bfb8      	it	lt
 8004860:	2301      	movlt	r3, #1
 8004862:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8004864:	2200      	movs	r2, #0
 8004866:	6042      	str	r2, [r0, #4]
 8004868:	2204      	movs	r2, #4
 800486a:	f102 0614 	add.w	r6, r2, #20
 800486e:	429e      	cmp	r6, r3
 8004870:	6841      	ldr	r1, [r0, #4]
 8004872:	d93d      	bls.n	80048f0 <_dtoa_r+0x318>
 8004874:	4620      	mov	r0, r4
 8004876:	f000 fcc9 	bl	800520c <_Balloc>
 800487a:	9001      	str	r0, [sp, #4]
 800487c:	2800      	cmp	r0, #0
 800487e:	d13b      	bne.n	80048f8 <_dtoa_r+0x320>
 8004880:	4b11      	ldr	r3, [pc, #68]	; (80048c8 <_dtoa_r+0x2f0>)
 8004882:	4602      	mov	r2, r0
 8004884:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004888:	e6c0      	b.n	800460c <_dtoa_r+0x34>
 800488a:	2301      	movs	r3, #1
 800488c:	e7df      	b.n	800484e <_dtoa_r+0x276>
 800488e:	bf00      	nop
 8004890:	636f4361 	.word	0x636f4361
 8004894:	3fd287a7 	.word	0x3fd287a7
 8004898:	8b60c8b3 	.word	0x8b60c8b3
 800489c:	3fc68a28 	.word	0x3fc68a28
 80048a0:	509f79fb 	.word	0x509f79fb
 80048a4:	3fd34413 	.word	0x3fd34413
 80048a8:	080066b9 	.word	0x080066b9
 80048ac:	080066d0 	.word	0x080066d0
 80048b0:	7ff00000 	.word	0x7ff00000
 80048b4:	080066b5 	.word	0x080066b5
 80048b8:	080066ac 	.word	0x080066ac
 80048bc:	0800664d 	.word	0x0800664d
 80048c0:	3ff80000 	.word	0x3ff80000
 80048c4:	080067c0 	.word	0x080067c0
 80048c8:	0800672b 	.word	0x0800672b
 80048cc:	2501      	movs	r5, #1
 80048ce:	2300      	movs	r3, #0
 80048d0:	9306      	str	r3, [sp, #24]
 80048d2:	9508      	str	r5, [sp, #32]
 80048d4:	f04f 33ff 	mov.w	r3, #4294967295
 80048d8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80048dc:	2200      	movs	r2, #0
 80048de:	2312      	movs	r3, #18
 80048e0:	e7b0      	b.n	8004844 <_dtoa_r+0x26c>
 80048e2:	2301      	movs	r3, #1
 80048e4:	9308      	str	r3, [sp, #32]
 80048e6:	e7f5      	b.n	80048d4 <_dtoa_r+0x2fc>
 80048e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048ea:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80048ee:	e7b8      	b.n	8004862 <_dtoa_r+0x28a>
 80048f0:	3101      	adds	r1, #1
 80048f2:	6041      	str	r1, [r0, #4]
 80048f4:	0052      	lsls	r2, r2, #1
 80048f6:	e7b8      	b.n	800486a <_dtoa_r+0x292>
 80048f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80048fa:	9a01      	ldr	r2, [sp, #4]
 80048fc:	601a      	str	r2, [r3, #0]
 80048fe:	9b03      	ldr	r3, [sp, #12]
 8004900:	2b0e      	cmp	r3, #14
 8004902:	f200 809d 	bhi.w	8004a40 <_dtoa_r+0x468>
 8004906:	2d00      	cmp	r5, #0
 8004908:	f000 809a 	beq.w	8004a40 <_dtoa_r+0x468>
 800490c:	9b00      	ldr	r3, [sp, #0]
 800490e:	2b00      	cmp	r3, #0
 8004910:	dd32      	ble.n	8004978 <_dtoa_r+0x3a0>
 8004912:	4ab7      	ldr	r2, [pc, #732]	; (8004bf0 <_dtoa_r+0x618>)
 8004914:	f003 030f 	and.w	r3, r3, #15
 8004918:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800491c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004920:	9b00      	ldr	r3, [sp, #0]
 8004922:	05d8      	lsls	r0, r3, #23
 8004924:	ea4f 1723 	mov.w	r7, r3, asr #4
 8004928:	d516      	bpl.n	8004958 <_dtoa_r+0x380>
 800492a:	4bb2      	ldr	r3, [pc, #712]	; (8004bf4 <_dtoa_r+0x61c>)
 800492c:	ec51 0b19 	vmov	r0, r1, d9
 8004930:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004934:	f7fb ffc2 	bl	80008bc <__aeabi_ddiv>
 8004938:	f007 070f 	and.w	r7, r7, #15
 800493c:	4682      	mov	sl, r0
 800493e:	468b      	mov	fp, r1
 8004940:	2503      	movs	r5, #3
 8004942:	4eac      	ldr	r6, [pc, #688]	; (8004bf4 <_dtoa_r+0x61c>)
 8004944:	b957      	cbnz	r7, 800495c <_dtoa_r+0x384>
 8004946:	4642      	mov	r2, r8
 8004948:	464b      	mov	r3, r9
 800494a:	4650      	mov	r0, sl
 800494c:	4659      	mov	r1, fp
 800494e:	f7fb ffb5 	bl	80008bc <__aeabi_ddiv>
 8004952:	4682      	mov	sl, r0
 8004954:	468b      	mov	fp, r1
 8004956:	e028      	b.n	80049aa <_dtoa_r+0x3d2>
 8004958:	2502      	movs	r5, #2
 800495a:	e7f2      	b.n	8004942 <_dtoa_r+0x36a>
 800495c:	07f9      	lsls	r1, r7, #31
 800495e:	d508      	bpl.n	8004972 <_dtoa_r+0x39a>
 8004960:	4640      	mov	r0, r8
 8004962:	4649      	mov	r1, r9
 8004964:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004968:	f7fb fe7e 	bl	8000668 <__aeabi_dmul>
 800496c:	3501      	adds	r5, #1
 800496e:	4680      	mov	r8, r0
 8004970:	4689      	mov	r9, r1
 8004972:	107f      	asrs	r7, r7, #1
 8004974:	3608      	adds	r6, #8
 8004976:	e7e5      	b.n	8004944 <_dtoa_r+0x36c>
 8004978:	f000 809b 	beq.w	8004ab2 <_dtoa_r+0x4da>
 800497c:	9b00      	ldr	r3, [sp, #0]
 800497e:	4f9d      	ldr	r7, [pc, #628]	; (8004bf4 <_dtoa_r+0x61c>)
 8004980:	425e      	negs	r6, r3
 8004982:	4b9b      	ldr	r3, [pc, #620]	; (8004bf0 <_dtoa_r+0x618>)
 8004984:	f006 020f 	and.w	r2, r6, #15
 8004988:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800498c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004990:	ec51 0b19 	vmov	r0, r1, d9
 8004994:	f7fb fe68 	bl	8000668 <__aeabi_dmul>
 8004998:	1136      	asrs	r6, r6, #4
 800499a:	4682      	mov	sl, r0
 800499c:	468b      	mov	fp, r1
 800499e:	2300      	movs	r3, #0
 80049a0:	2502      	movs	r5, #2
 80049a2:	2e00      	cmp	r6, #0
 80049a4:	d17a      	bne.n	8004a9c <_dtoa_r+0x4c4>
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d1d3      	bne.n	8004952 <_dtoa_r+0x37a>
 80049aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	f000 8082 	beq.w	8004ab6 <_dtoa_r+0x4de>
 80049b2:	4b91      	ldr	r3, [pc, #580]	; (8004bf8 <_dtoa_r+0x620>)
 80049b4:	2200      	movs	r2, #0
 80049b6:	4650      	mov	r0, sl
 80049b8:	4659      	mov	r1, fp
 80049ba:	f7fc f8c7 	bl	8000b4c <__aeabi_dcmplt>
 80049be:	2800      	cmp	r0, #0
 80049c0:	d079      	beq.n	8004ab6 <_dtoa_r+0x4de>
 80049c2:	9b03      	ldr	r3, [sp, #12]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d076      	beq.n	8004ab6 <_dtoa_r+0x4de>
 80049c8:	9b02      	ldr	r3, [sp, #8]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	dd36      	ble.n	8004a3c <_dtoa_r+0x464>
 80049ce:	9b00      	ldr	r3, [sp, #0]
 80049d0:	4650      	mov	r0, sl
 80049d2:	4659      	mov	r1, fp
 80049d4:	1e5f      	subs	r7, r3, #1
 80049d6:	2200      	movs	r2, #0
 80049d8:	4b88      	ldr	r3, [pc, #544]	; (8004bfc <_dtoa_r+0x624>)
 80049da:	f7fb fe45 	bl	8000668 <__aeabi_dmul>
 80049de:	9e02      	ldr	r6, [sp, #8]
 80049e0:	4682      	mov	sl, r0
 80049e2:	468b      	mov	fp, r1
 80049e4:	3501      	adds	r5, #1
 80049e6:	4628      	mov	r0, r5
 80049e8:	f7fb fdd4 	bl	8000594 <__aeabi_i2d>
 80049ec:	4652      	mov	r2, sl
 80049ee:	465b      	mov	r3, fp
 80049f0:	f7fb fe3a 	bl	8000668 <__aeabi_dmul>
 80049f4:	4b82      	ldr	r3, [pc, #520]	; (8004c00 <_dtoa_r+0x628>)
 80049f6:	2200      	movs	r2, #0
 80049f8:	f7fb fc80 	bl	80002fc <__adddf3>
 80049fc:	46d0      	mov	r8, sl
 80049fe:	46d9      	mov	r9, fp
 8004a00:	4682      	mov	sl, r0
 8004a02:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8004a06:	2e00      	cmp	r6, #0
 8004a08:	d158      	bne.n	8004abc <_dtoa_r+0x4e4>
 8004a0a:	4b7e      	ldr	r3, [pc, #504]	; (8004c04 <_dtoa_r+0x62c>)
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	4640      	mov	r0, r8
 8004a10:	4649      	mov	r1, r9
 8004a12:	f7fb fc71 	bl	80002f8 <__aeabi_dsub>
 8004a16:	4652      	mov	r2, sl
 8004a18:	465b      	mov	r3, fp
 8004a1a:	4680      	mov	r8, r0
 8004a1c:	4689      	mov	r9, r1
 8004a1e:	f7fc f8b3 	bl	8000b88 <__aeabi_dcmpgt>
 8004a22:	2800      	cmp	r0, #0
 8004a24:	f040 8295 	bne.w	8004f52 <_dtoa_r+0x97a>
 8004a28:	4652      	mov	r2, sl
 8004a2a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8004a2e:	4640      	mov	r0, r8
 8004a30:	4649      	mov	r1, r9
 8004a32:	f7fc f88b 	bl	8000b4c <__aeabi_dcmplt>
 8004a36:	2800      	cmp	r0, #0
 8004a38:	f040 8289 	bne.w	8004f4e <_dtoa_r+0x976>
 8004a3c:	ec5b ab19 	vmov	sl, fp, d9
 8004a40:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	f2c0 8148 	blt.w	8004cd8 <_dtoa_r+0x700>
 8004a48:	9a00      	ldr	r2, [sp, #0]
 8004a4a:	2a0e      	cmp	r2, #14
 8004a4c:	f300 8144 	bgt.w	8004cd8 <_dtoa_r+0x700>
 8004a50:	4b67      	ldr	r3, [pc, #412]	; (8004bf0 <_dtoa_r+0x618>)
 8004a52:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004a56:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004a5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	f280 80d5 	bge.w	8004c0c <_dtoa_r+0x634>
 8004a62:	9b03      	ldr	r3, [sp, #12]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	f300 80d1 	bgt.w	8004c0c <_dtoa_r+0x634>
 8004a6a:	f040 826f 	bne.w	8004f4c <_dtoa_r+0x974>
 8004a6e:	4b65      	ldr	r3, [pc, #404]	; (8004c04 <_dtoa_r+0x62c>)
 8004a70:	2200      	movs	r2, #0
 8004a72:	4640      	mov	r0, r8
 8004a74:	4649      	mov	r1, r9
 8004a76:	f7fb fdf7 	bl	8000668 <__aeabi_dmul>
 8004a7a:	4652      	mov	r2, sl
 8004a7c:	465b      	mov	r3, fp
 8004a7e:	f7fc f879 	bl	8000b74 <__aeabi_dcmpge>
 8004a82:	9e03      	ldr	r6, [sp, #12]
 8004a84:	4637      	mov	r7, r6
 8004a86:	2800      	cmp	r0, #0
 8004a88:	f040 8245 	bne.w	8004f16 <_dtoa_r+0x93e>
 8004a8c:	9d01      	ldr	r5, [sp, #4]
 8004a8e:	2331      	movs	r3, #49	; 0x31
 8004a90:	f805 3b01 	strb.w	r3, [r5], #1
 8004a94:	9b00      	ldr	r3, [sp, #0]
 8004a96:	3301      	adds	r3, #1
 8004a98:	9300      	str	r3, [sp, #0]
 8004a9a:	e240      	b.n	8004f1e <_dtoa_r+0x946>
 8004a9c:	07f2      	lsls	r2, r6, #31
 8004a9e:	d505      	bpl.n	8004aac <_dtoa_r+0x4d4>
 8004aa0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004aa4:	f7fb fde0 	bl	8000668 <__aeabi_dmul>
 8004aa8:	3501      	adds	r5, #1
 8004aaa:	2301      	movs	r3, #1
 8004aac:	1076      	asrs	r6, r6, #1
 8004aae:	3708      	adds	r7, #8
 8004ab0:	e777      	b.n	80049a2 <_dtoa_r+0x3ca>
 8004ab2:	2502      	movs	r5, #2
 8004ab4:	e779      	b.n	80049aa <_dtoa_r+0x3d2>
 8004ab6:	9f00      	ldr	r7, [sp, #0]
 8004ab8:	9e03      	ldr	r6, [sp, #12]
 8004aba:	e794      	b.n	80049e6 <_dtoa_r+0x40e>
 8004abc:	9901      	ldr	r1, [sp, #4]
 8004abe:	4b4c      	ldr	r3, [pc, #304]	; (8004bf0 <_dtoa_r+0x618>)
 8004ac0:	4431      	add	r1, r6
 8004ac2:	910d      	str	r1, [sp, #52]	; 0x34
 8004ac4:	9908      	ldr	r1, [sp, #32]
 8004ac6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8004aca:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004ace:	2900      	cmp	r1, #0
 8004ad0:	d043      	beq.n	8004b5a <_dtoa_r+0x582>
 8004ad2:	494d      	ldr	r1, [pc, #308]	; (8004c08 <_dtoa_r+0x630>)
 8004ad4:	2000      	movs	r0, #0
 8004ad6:	f7fb fef1 	bl	80008bc <__aeabi_ddiv>
 8004ada:	4652      	mov	r2, sl
 8004adc:	465b      	mov	r3, fp
 8004ade:	f7fb fc0b 	bl	80002f8 <__aeabi_dsub>
 8004ae2:	9d01      	ldr	r5, [sp, #4]
 8004ae4:	4682      	mov	sl, r0
 8004ae6:	468b      	mov	fp, r1
 8004ae8:	4649      	mov	r1, r9
 8004aea:	4640      	mov	r0, r8
 8004aec:	f7fc f86c 	bl	8000bc8 <__aeabi_d2iz>
 8004af0:	4606      	mov	r6, r0
 8004af2:	f7fb fd4f 	bl	8000594 <__aeabi_i2d>
 8004af6:	4602      	mov	r2, r0
 8004af8:	460b      	mov	r3, r1
 8004afa:	4640      	mov	r0, r8
 8004afc:	4649      	mov	r1, r9
 8004afe:	f7fb fbfb 	bl	80002f8 <__aeabi_dsub>
 8004b02:	3630      	adds	r6, #48	; 0x30
 8004b04:	f805 6b01 	strb.w	r6, [r5], #1
 8004b08:	4652      	mov	r2, sl
 8004b0a:	465b      	mov	r3, fp
 8004b0c:	4680      	mov	r8, r0
 8004b0e:	4689      	mov	r9, r1
 8004b10:	f7fc f81c 	bl	8000b4c <__aeabi_dcmplt>
 8004b14:	2800      	cmp	r0, #0
 8004b16:	d163      	bne.n	8004be0 <_dtoa_r+0x608>
 8004b18:	4642      	mov	r2, r8
 8004b1a:	464b      	mov	r3, r9
 8004b1c:	4936      	ldr	r1, [pc, #216]	; (8004bf8 <_dtoa_r+0x620>)
 8004b1e:	2000      	movs	r0, #0
 8004b20:	f7fb fbea 	bl	80002f8 <__aeabi_dsub>
 8004b24:	4652      	mov	r2, sl
 8004b26:	465b      	mov	r3, fp
 8004b28:	f7fc f810 	bl	8000b4c <__aeabi_dcmplt>
 8004b2c:	2800      	cmp	r0, #0
 8004b2e:	f040 80b5 	bne.w	8004c9c <_dtoa_r+0x6c4>
 8004b32:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004b34:	429d      	cmp	r5, r3
 8004b36:	d081      	beq.n	8004a3c <_dtoa_r+0x464>
 8004b38:	4b30      	ldr	r3, [pc, #192]	; (8004bfc <_dtoa_r+0x624>)
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	4650      	mov	r0, sl
 8004b3e:	4659      	mov	r1, fp
 8004b40:	f7fb fd92 	bl	8000668 <__aeabi_dmul>
 8004b44:	4b2d      	ldr	r3, [pc, #180]	; (8004bfc <_dtoa_r+0x624>)
 8004b46:	4682      	mov	sl, r0
 8004b48:	468b      	mov	fp, r1
 8004b4a:	4640      	mov	r0, r8
 8004b4c:	4649      	mov	r1, r9
 8004b4e:	2200      	movs	r2, #0
 8004b50:	f7fb fd8a 	bl	8000668 <__aeabi_dmul>
 8004b54:	4680      	mov	r8, r0
 8004b56:	4689      	mov	r9, r1
 8004b58:	e7c6      	b.n	8004ae8 <_dtoa_r+0x510>
 8004b5a:	4650      	mov	r0, sl
 8004b5c:	4659      	mov	r1, fp
 8004b5e:	f7fb fd83 	bl	8000668 <__aeabi_dmul>
 8004b62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004b64:	9d01      	ldr	r5, [sp, #4]
 8004b66:	930f      	str	r3, [sp, #60]	; 0x3c
 8004b68:	4682      	mov	sl, r0
 8004b6a:	468b      	mov	fp, r1
 8004b6c:	4649      	mov	r1, r9
 8004b6e:	4640      	mov	r0, r8
 8004b70:	f7fc f82a 	bl	8000bc8 <__aeabi_d2iz>
 8004b74:	4606      	mov	r6, r0
 8004b76:	f7fb fd0d 	bl	8000594 <__aeabi_i2d>
 8004b7a:	3630      	adds	r6, #48	; 0x30
 8004b7c:	4602      	mov	r2, r0
 8004b7e:	460b      	mov	r3, r1
 8004b80:	4640      	mov	r0, r8
 8004b82:	4649      	mov	r1, r9
 8004b84:	f7fb fbb8 	bl	80002f8 <__aeabi_dsub>
 8004b88:	f805 6b01 	strb.w	r6, [r5], #1
 8004b8c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004b8e:	429d      	cmp	r5, r3
 8004b90:	4680      	mov	r8, r0
 8004b92:	4689      	mov	r9, r1
 8004b94:	f04f 0200 	mov.w	r2, #0
 8004b98:	d124      	bne.n	8004be4 <_dtoa_r+0x60c>
 8004b9a:	4b1b      	ldr	r3, [pc, #108]	; (8004c08 <_dtoa_r+0x630>)
 8004b9c:	4650      	mov	r0, sl
 8004b9e:	4659      	mov	r1, fp
 8004ba0:	f7fb fbac 	bl	80002fc <__adddf3>
 8004ba4:	4602      	mov	r2, r0
 8004ba6:	460b      	mov	r3, r1
 8004ba8:	4640      	mov	r0, r8
 8004baa:	4649      	mov	r1, r9
 8004bac:	f7fb ffec 	bl	8000b88 <__aeabi_dcmpgt>
 8004bb0:	2800      	cmp	r0, #0
 8004bb2:	d173      	bne.n	8004c9c <_dtoa_r+0x6c4>
 8004bb4:	4652      	mov	r2, sl
 8004bb6:	465b      	mov	r3, fp
 8004bb8:	4913      	ldr	r1, [pc, #76]	; (8004c08 <_dtoa_r+0x630>)
 8004bba:	2000      	movs	r0, #0
 8004bbc:	f7fb fb9c 	bl	80002f8 <__aeabi_dsub>
 8004bc0:	4602      	mov	r2, r0
 8004bc2:	460b      	mov	r3, r1
 8004bc4:	4640      	mov	r0, r8
 8004bc6:	4649      	mov	r1, r9
 8004bc8:	f7fb ffc0 	bl	8000b4c <__aeabi_dcmplt>
 8004bcc:	2800      	cmp	r0, #0
 8004bce:	f43f af35 	beq.w	8004a3c <_dtoa_r+0x464>
 8004bd2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8004bd4:	1e6b      	subs	r3, r5, #1
 8004bd6:	930f      	str	r3, [sp, #60]	; 0x3c
 8004bd8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004bdc:	2b30      	cmp	r3, #48	; 0x30
 8004bde:	d0f8      	beq.n	8004bd2 <_dtoa_r+0x5fa>
 8004be0:	9700      	str	r7, [sp, #0]
 8004be2:	e049      	b.n	8004c78 <_dtoa_r+0x6a0>
 8004be4:	4b05      	ldr	r3, [pc, #20]	; (8004bfc <_dtoa_r+0x624>)
 8004be6:	f7fb fd3f 	bl	8000668 <__aeabi_dmul>
 8004bea:	4680      	mov	r8, r0
 8004bec:	4689      	mov	r9, r1
 8004bee:	e7bd      	b.n	8004b6c <_dtoa_r+0x594>
 8004bf0:	080067c0 	.word	0x080067c0
 8004bf4:	08006798 	.word	0x08006798
 8004bf8:	3ff00000 	.word	0x3ff00000
 8004bfc:	40240000 	.word	0x40240000
 8004c00:	401c0000 	.word	0x401c0000
 8004c04:	40140000 	.word	0x40140000
 8004c08:	3fe00000 	.word	0x3fe00000
 8004c0c:	9d01      	ldr	r5, [sp, #4]
 8004c0e:	4656      	mov	r6, sl
 8004c10:	465f      	mov	r7, fp
 8004c12:	4642      	mov	r2, r8
 8004c14:	464b      	mov	r3, r9
 8004c16:	4630      	mov	r0, r6
 8004c18:	4639      	mov	r1, r7
 8004c1a:	f7fb fe4f 	bl	80008bc <__aeabi_ddiv>
 8004c1e:	f7fb ffd3 	bl	8000bc8 <__aeabi_d2iz>
 8004c22:	4682      	mov	sl, r0
 8004c24:	f7fb fcb6 	bl	8000594 <__aeabi_i2d>
 8004c28:	4642      	mov	r2, r8
 8004c2a:	464b      	mov	r3, r9
 8004c2c:	f7fb fd1c 	bl	8000668 <__aeabi_dmul>
 8004c30:	4602      	mov	r2, r0
 8004c32:	460b      	mov	r3, r1
 8004c34:	4630      	mov	r0, r6
 8004c36:	4639      	mov	r1, r7
 8004c38:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8004c3c:	f7fb fb5c 	bl	80002f8 <__aeabi_dsub>
 8004c40:	f805 6b01 	strb.w	r6, [r5], #1
 8004c44:	9e01      	ldr	r6, [sp, #4]
 8004c46:	9f03      	ldr	r7, [sp, #12]
 8004c48:	1bae      	subs	r6, r5, r6
 8004c4a:	42b7      	cmp	r7, r6
 8004c4c:	4602      	mov	r2, r0
 8004c4e:	460b      	mov	r3, r1
 8004c50:	d135      	bne.n	8004cbe <_dtoa_r+0x6e6>
 8004c52:	f7fb fb53 	bl	80002fc <__adddf3>
 8004c56:	4642      	mov	r2, r8
 8004c58:	464b      	mov	r3, r9
 8004c5a:	4606      	mov	r6, r0
 8004c5c:	460f      	mov	r7, r1
 8004c5e:	f7fb ff93 	bl	8000b88 <__aeabi_dcmpgt>
 8004c62:	b9d0      	cbnz	r0, 8004c9a <_dtoa_r+0x6c2>
 8004c64:	4642      	mov	r2, r8
 8004c66:	464b      	mov	r3, r9
 8004c68:	4630      	mov	r0, r6
 8004c6a:	4639      	mov	r1, r7
 8004c6c:	f7fb ff64 	bl	8000b38 <__aeabi_dcmpeq>
 8004c70:	b110      	cbz	r0, 8004c78 <_dtoa_r+0x6a0>
 8004c72:	f01a 0f01 	tst.w	sl, #1
 8004c76:	d110      	bne.n	8004c9a <_dtoa_r+0x6c2>
 8004c78:	4620      	mov	r0, r4
 8004c7a:	ee18 1a10 	vmov	r1, s16
 8004c7e:	f000 fb05 	bl	800528c <_Bfree>
 8004c82:	2300      	movs	r3, #0
 8004c84:	9800      	ldr	r0, [sp, #0]
 8004c86:	702b      	strb	r3, [r5, #0]
 8004c88:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004c8a:	3001      	adds	r0, #1
 8004c8c:	6018      	str	r0, [r3, #0]
 8004c8e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	f43f acf1 	beq.w	8004678 <_dtoa_r+0xa0>
 8004c96:	601d      	str	r5, [r3, #0]
 8004c98:	e4ee      	b.n	8004678 <_dtoa_r+0xa0>
 8004c9a:	9f00      	ldr	r7, [sp, #0]
 8004c9c:	462b      	mov	r3, r5
 8004c9e:	461d      	mov	r5, r3
 8004ca0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004ca4:	2a39      	cmp	r2, #57	; 0x39
 8004ca6:	d106      	bne.n	8004cb6 <_dtoa_r+0x6de>
 8004ca8:	9a01      	ldr	r2, [sp, #4]
 8004caa:	429a      	cmp	r2, r3
 8004cac:	d1f7      	bne.n	8004c9e <_dtoa_r+0x6c6>
 8004cae:	9901      	ldr	r1, [sp, #4]
 8004cb0:	2230      	movs	r2, #48	; 0x30
 8004cb2:	3701      	adds	r7, #1
 8004cb4:	700a      	strb	r2, [r1, #0]
 8004cb6:	781a      	ldrb	r2, [r3, #0]
 8004cb8:	3201      	adds	r2, #1
 8004cba:	701a      	strb	r2, [r3, #0]
 8004cbc:	e790      	b.n	8004be0 <_dtoa_r+0x608>
 8004cbe:	4ba6      	ldr	r3, [pc, #664]	; (8004f58 <_dtoa_r+0x980>)
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	f7fb fcd1 	bl	8000668 <__aeabi_dmul>
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	2300      	movs	r3, #0
 8004cca:	4606      	mov	r6, r0
 8004ccc:	460f      	mov	r7, r1
 8004cce:	f7fb ff33 	bl	8000b38 <__aeabi_dcmpeq>
 8004cd2:	2800      	cmp	r0, #0
 8004cd4:	d09d      	beq.n	8004c12 <_dtoa_r+0x63a>
 8004cd6:	e7cf      	b.n	8004c78 <_dtoa_r+0x6a0>
 8004cd8:	9a08      	ldr	r2, [sp, #32]
 8004cda:	2a00      	cmp	r2, #0
 8004cdc:	f000 80d7 	beq.w	8004e8e <_dtoa_r+0x8b6>
 8004ce0:	9a06      	ldr	r2, [sp, #24]
 8004ce2:	2a01      	cmp	r2, #1
 8004ce4:	f300 80ba 	bgt.w	8004e5c <_dtoa_r+0x884>
 8004ce8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004cea:	2a00      	cmp	r2, #0
 8004cec:	f000 80b2 	beq.w	8004e54 <_dtoa_r+0x87c>
 8004cf0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004cf4:	9e07      	ldr	r6, [sp, #28]
 8004cf6:	9d04      	ldr	r5, [sp, #16]
 8004cf8:	9a04      	ldr	r2, [sp, #16]
 8004cfa:	441a      	add	r2, r3
 8004cfc:	9204      	str	r2, [sp, #16]
 8004cfe:	9a05      	ldr	r2, [sp, #20]
 8004d00:	2101      	movs	r1, #1
 8004d02:	441a      	add	r2, r3
 8004d04:	4620      	mov	r0, r4
 8004d06:	9205      	str	r2, [sp, #20]
 8004d08:	f000 fb78 	bl	80053fc <__i2b>
 8004d0c:	4607      	mov	r7, r0
 8004d0e:	2d00      	cmp	r5, #0
 8004d10:	dd0c      	ble.n	8004d2c <_dtoa_r+0x754>
 8004d12:	9b05      	ldr	r3, [sp, #20]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	dd09      	ble.n	8004d2c <_dtoa_r+0x754>
 8004d18:	42ab      	cmp	r3, r5
 8004d1a:	9a04      	ldr	r2, [sp, #16]
 8004d1c:	bfa8      	it	ge
 8004d1e:	462b      	movge	r3, r5
 8004d20:	1ad2      	subs	r2, r2, r3
 8004d22:	9204      	str	r2, [sp, #16]
 8004d24:	9a05      	ldr	r2, [sp, #20]
 8004d26:	1aed      	subs	r5, r5, r3
 8004d28:	1ad3      	subs	r3, r2, r3
 8004d2a:	9305      	str	r3, [sp, #20]
 8004d2c:	9b07      	ldr	r3, [sp, #28]
 8004d2e:	b31b      	cbz	r3, 8004d78 <_dtoa_r+0x7a0>
 8004d30:	9b08      	ldr	r3, [sp, #32]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	f000 80af 	beq.w	8004e96 <_dtoa_r+0x8be>
 8004d38:	2e00      	cmp	r6, #0
 8004d3a:	dd13      	ble.n	8004d64 <_dtoa_r+0x78c>
 8004d3c:	4639      	mov	r1, r7
 8004d3e:	4632      	mov	r2, r6
 8004d40:	4620      	mov	r0, r4
 8004d42:	f000 fc1b 	bl	800557c <__pow5mult>
 8004d46:	ee18 2a10 	vmov	r2, s16
 8004d4a:	4601      	mov	r1, r0
 8004d4c:	4607      	mov	r7, r0
 8004d4e:	4620      	mov	r0, r4
 8004d50:	f000 fb6a 	bl	8005428 <__multiply>
 8004d54:	ee18 1a10 	vmov	r1, s16
 8004d58:	4680      	mov	r8, r0
 8004d5a:	4620      	mov	r0, r4
 8004d5c:	f000 fa96 	bl	800528c <_Bfree>
 8004d60:	ee08 8a10 	vmov	s16, r8
 8004d64:	9b07      	ldr	r3, [sp, #28]
 8004d66:	1b9a      	subs	r2, r3, r6
 8004d68:	d006      	beq.n	8004d78 <_dtoa_r+0x7a0>
 8004d6a:	ee18 1a10 	vmov	r1, s16
 8004d6e:	4620      	mov	r0, r4
 8004d70:	f000 fc04 	bl	800557c <__pow5mult>
 8004d74:	ee08 0a10 	vmov	s16, r0
 8004d78:	2101      	movs	r1, #1
 8004d7a:	4620      	mov	r0, r4
 8004d7c:	f000 fb3e 	bl	80053fc <__i2b>
 8004d80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	4606      	mov	r6, r0
 8004d86:	f340 8088 	ble.w	8004e9a <_dtoa_r+0x8c2>
 8004d8a:	461a      	mov	r2, r3
 8004d8c:	4601      	mov	r1, r0
 8004d8e:	4620      	mov	r0, r4
 8004d90:	f000 fbf4 	bl	800557c <__pow5mult>
 8004d94:	9b06      	ldr	r3, [sp, #24]
 8004d96:	2b01      	cmp	r3, #1
 8004d98:	4606      	mov	r6, r0
 8004d9a:	f340 8081 	ble.w	8004ea0 <_dtoa_r+0x8c8>
 8004d9e:	f04f 0800 	mov.w	r8, #0
 8004da2:	6933      	ldr	r3, [r6, #16]
 8004da4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8004da8:	6918      	ldr	r0, [r3, #16]
 8004daa:	f000 fad7 	bl	800535c <__hi0bits>
 8004dae:	f1c0 0020 	rsb	r0, r0, #32
 8004db2:	9b05      	ldr	r3, [sp, #20]
 8004db4:	4418      	add	r0, r3
 8004db6:	f010 001f 	ands.w	r0, r0, #31
 8004dba:	f000 8092 	beq.w	8004ee2 <_dtoa_r+0x90a>
 8004dbe:	f1c0 0320 	rsb	r3, r0, #32
 8004dc2:	2b04      	cmp	r3, #4
 8004dc4:	f340 808a 	ble.w	8004edc <_dtoa_r+0x904>
 8004dc8:	f1c0 001c 	rsb	r0, r0, #28
 8004dcc:	9b04      	ldr	r3, [sp, #16]
 8004dce:	4403      	add	r3, r0
 8004dd0:	9304      	str	r3, [sp, #16]
 8004dd2:	9b05      	ldr	r3, [sp, #20]
 8004dd4:	4403      	add	r3, r0
 8004dd6:	4405      	add	r5, r0
 8004dd8:	9305      	str	r3, [sp, #20]
 8004dda:	9b04      	ldr	r3, [sp, #16]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	dd07      	ble.n	8004df0 <_dtoa_r+0x818>
 8004de0:	ee18 1a10 	vmov	r1, s16
 8004de4:	461a      	mov	r2, r3
 8004de6:	4620      	mov	r0, r4
 8004de8:	f000 fc22 	bl	8005630 <__lshift>
 8004dec:	ee08 0a10 	vmov	s16, r0
 8004df0:	9b05      	ldr	r3, [sp, #20]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	dd05      	ble.n	8004e02 <_dtoa_r+0x82a>
 8004df6:	4631      	mov	r1, r6
 8004df8:	461a      	mov	r2, r3
 8004dfa:	4620      	mov	r0, r4
 8004dfc:	f000 fc18 	bl	8005630 <__lshift>
 8004e00:	4606      	mov	r6, r0
 8004e02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d06e      	beq.n	8004ee6 <_dtoa_r+0x90e>
 8004e08:	ee18 0a10 	vmov	r0, s16
 8004e0c:	4631      	mov	r1, r6
 8004e0e:	f000 fc7f 	bl	8005710 <__mcmp>
 8004e12:	2800      	cmp	r0, #0
 8004e14:	da67      	bge.n	8004ee6 <_dtoa_r+0x90e>
 8004e16:	9b00      	ldr	r3, [sp, #0]
 8004e18:	3b01      	subs	r3, #1
 8004e1a:	ee18 1a10 	vmov	r1, s16
 8004e1e:	9300      	str	r3, [sp, #0]
 8004e20:	220a      	movs	r2, #10
 8004e22:	2300      	movs	r3, #0
 8004e24:	4620      	mov	r0, r4
 8004e26:	f000 fa53 	bl	80052d0 <__multadd>
 8004e2a:	9b08      	ldr	r3, [sp, #32]
 8004e2c:	ee08 0a10 	vmov	s16, r0
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	f000 81b1 	beq.w	8005198 <_dtoa_r+0xbc0>
 8004e36:	2300      	movs	r3, #0
 8004e38:	4639      	mov	r1, r7
 8004e3a:	220a      	movs	r2, #10
 8004e3c:	4620      	mov	r0, r4
 8004e3e:	f000 fa47 	bl	80052d0 <__multadd>
 8004e42:	9b02      	ldr	r3, [sp, #8]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	4607      	mov	r7, r0
 8004e48:	f300 808e 	bgt.w	8004f68 <_dtoa_r+0x990>
 8004e4c:	9b06      	ldr	r3, [sp, #24]
 8004e4e:	2b02      	cmp	r3, #2
 8004e50:	dc51      	bgt.n	8004ef6 <_dtoa_r+0x91e>
 8004e52:	e089      	b.n	8004f68 <_dtoa_r+0x990>
 8004e54:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004e56:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004e5a:	e74b      	b.n	8004cf4 <_dtoa_r+0x71c>
 8004e5c:	9b03      	ldr	r3, [sp, #12]
 8004e5e:	1e5e      	subs	r6, r3, #1
 8004e60:	9b07      	ldr	r3, [sp, #28]
 8004e62:	42b3      	cmp	r3, r6
 8004e64:	bfbf      	itttt	lt
 8004e66:	9b07      	ldrlt	r3, [sp, #28]
 8004e68:	9607      	strlt	r6, [sp, #28]
 8004e6a:	1af2      	sublt	r2, r6, r3
 8004e6c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8004e6e:	bfb6      	itet	lt
 8004e70:	189b      	addlt	r3, r3, r2
 8004e72:	1b9e      	subge	r6, r3, r6
 8004e74:	930a      	strlt	r3, [sp, #40]	; 0x28
 8004e76:	9b03      	ldr	r3, [sp, #12]
 8004e78:	bfb8      	it	lt
 8004e7a:	2600      	movlt	r6, #0
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	bfb7      	itett	lt
 8004e80:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8004e84:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8004e88:	1a9d      	sublt	r5, r3, r2
 8004e8a:	2300      	movlt	r3, #0
 8004e8c:	e734      	b.n	8004cf8 <_dtoa_r+0x720>
 8004e8e:	9e07      	ldr	r6, [sp, #28]
 8004e90:	9d04      	ldr	r5, [sp, #16]
 8004e92:	9f08      	ldr	r7, [sp, #32]
 8004e94:	e73b      	b.n	8004d0e <_dtoa_r+0x736>
 8004e96:	9a07      	ldr	r2, [sp, #28]
 8004e98:	e767      	b.n	8004d6a <_dtoa_r+0x792>
 8004e9a:	9b06      	ldr	r3, [sp, #24]
 8004e9c:	2b01      	cmp	r3, #1
 8004e9e:	dc18      	bgt.n	8004ed2 <_dtoa_r+0x8fa>
 8004ea0:	f1ba 0f00 	cmp.w	sl, #0
 8004ea4:	d115      	bne.n	8004ed2 <_dtoa_r+0x8fa>
 8004ea6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004eaa:	b993      	cbnz	r3, 8004ed2 <_dtoa_r+0x8fa>
 8004eac:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8004eb0:	0d1b      	lsrs	r3, r3, #20
 8004eb2:	051b      	lsls	r3, r3, #20
 8004eb4:	b183      	cbz	r3, 8004ed8 <_dtoa_r+0x900>
 8004eb6:	9b04      	ldr	r3, [sp, #16]
 8004eb8:	3301      	adds	r3, #1
 8004eba:	9304      	str	r3, [sp, #16]
 8004ebc:	9b05      	ldr	r3, [sp, #20]
 8004ebe:	3301      	adds	r3, #1
 8004ec0:	9305      	str	r3, [sp, #20]
 8004ec2:	f04f 0801 	mov.w	r8, #1
 8004ec6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	f47f af6a 	bne.w	8004da2 <_dtoa_r+0x7ca>
 8004ece:	2001      	movs	r0, #1
 8004ed0:	e76f      	b.n	8004db2 <_dtoa_r+0x7da>
 8004ed2:	f04f 0800 	mov.w	r8, #0
 8004ed6:	e7f6      	b.n	8004ec6 <_dtoa_r+0x8ee>
 8004ed8:	4698      	mov	r8, r3
 8004eda:	e7f4      	b.n	8004ec6 <_dtoa_r+0x8ee>
 8004edc:	f43f af7d 	beq.w	8004dda <_dtoa_r+0x802>
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	301c      	adds	r0, #28
 8004ee4:	e772      	b.n	8004dcc <_dtoa_r+0x7f4>
 8004ee6:	9b03      	ldr	r3, [sp, #12]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	dc37      	bgt.n	8004f5c <_dtoa_r+0x984>
 8004eec:	9b06      	ldr	r3, [sp, #24]
 8004eee:	2b02      	cmp	r3, #2
 8004ef0:	dd34      	ble.n	8004f5c <_dtoa_r+0x984>
 8004ef2:	9b03      	ldr	r3, [sp, #12]
 8004ef4:	9302      	str	r3, [sp, #8]
 8004ef6:	9b02      	ldr	r3, [sp, #8]
 8004ef8:	b96b      	cbnz	r3, 8004f16 <_dtoa_r+0x93e>
 8004efa:	4631      	mov	r1, r6
 8004efc:	2205      	movs	r2, #5
 8004efe:	4620      	mov	r0, r4
 8004f00:	f000 f9e6 	bl	80052d0 <__multadd>
 8004f04:	4601      	mov	r1, r0
 8004f06:	4606      	mov	r6, r0
 8004f08:	ee18 0a10 	vmov	r0, s16
 8004f0c:	f000 fc00 	bl	8005710 <__mcmp>
 8004f10:	2800      	cmp	r0, #0
 8004f12:	f73f adbb 	bgt.w	8004a8c <_dtoa_r+0x4b4>
 8004f16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f18:	9d01      	ldr	r5, [sp, #4]
 8004f1a:	43db      	mvns	r3, r3
 8004f1c:	9300      	str	r3, [sp, #0]
 8004f1e:	f04f 0800 	mov.w	r8, #0
 8004f22:	4631      	mov	r1, r6
 8004f24:	4620      	mov	r0, r4
 8004f26:	f000 f9b1 	bl	800528c <_Bfree>
 8004f2a:	2f00      	cmp	r7, #0
 8004f2c:	f43f aea4 	beq.w	8004c78 <_dtoa_r+0x6a0>
 8004f30:	f1b8 0f00 	cmp.w	r8, #0
 8004f34:	d005      	beq.n	8004f42 <_dtoa_r+0x96a>
 8004f36:	45b8      	cmp	r8, r7
 8004f38:	d003      	beq.n	8004f42 <_dtoa_r+0x96a>
 8004f3a:	4641      	mov	r1, r8
 8004f3c:	4620      	mov	r0, r4
 8004f3e:	f000 f9a5 	bl	800528c <_Bfree>
 8004f42:	4639      	mov	r1, r7
 8004f44:	4620      	mov	r0, r4
 8004f46:	f000 f9a1 	bl	800528c <_Bfree>
 8004f4a:	e695      	b.n	8004c78 <_dtoa_r+0x6a0>
 8004f4c:	2600      	movs	r6, #0
 8004f4e:	4637      	mov	r7, r6
 8004f50:	e7e1      	b.n	8004f16 <_dtoa_r+0x93e>
 8004f52:	9700      	str	r7, [sp, #0]
 8004f54:	4637      	mov	r7, r6
 8004f56:	e599      	b.n	8004a8c <_dtoa_r+0x4b4>
 8004f58:	40240000 	.word	0x40240000
 8004f5c:	9b08      	ldr	r3, [sp, #32]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	f000 80ca 	beq.w	80050f8 <_dtoa_r+0xb20>
 8004f64:	9b03      	ldr	r3, [sp, #12]
 8004f66:	9302      	str	r3, [sp, #8]
 8004f68:	2d00      	cmp	r5, #0
 8004f6a:	dd05      	ble.n	8004f78 <_dtoa_r+0x9a0>
 8004f6c:	4639      	mov	r1, r7
 8004f6e:	462a      	mov	r2, r5
 8004f70:	4620      	mov	r0, r4
 8004f72:	f000 fb5d 	bl	8005630 <__lshift>
 8004f76:	4607      	mov	r7, r0
 8004f78:	f1b8 0f00 	cmp.w	r8, #0
 8004f7c:	d05b      	beq.n	8005036 <_dtoa_r+0xa5e>
 8004f7e:	6879      	ldr	r1, [r7, #4]
 8004f80:	4620      	mov	r0, r4
 8004f82:	f000 f943 	bl	800520c <_Balloc>
 8004f86:	4605      	mov	r5, r0
 8004f88:	b928      	cbnz	r0, 8004f96 <_dtoa_r+0x9be>
 8004f8a:	4b87      	ldr	r3, [pc, #540]	; (80051a8 <_dtoa_r+0xbd0>)
 8004f8c:	4602      	mov	r2, r0
 8004f8e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8004f92:	f7ff bb3b 	b.w	800460c <_dtoa_r+0x34>
 8004f96:	693a      	ldr	r2, [r7, #16]
 8004f98:	3202      	adds	r2, #2
 8004f9a:	0092      	lsls	r2, r2, #2
 8004f9c:	f107 010c 	add.w	r1, r7, #12
 8004fa0:	300c      	adds	r0, #12
 8004fa2:	f000 f925 	bl	80051f0 <memcpy>
 8004fa6:	2201      	movs	r2, #1
 8004fa8:	4629      	mov	r1, r5
 8004faa:	4620      	mov	r0, r4
 8004fac:	f000 fb40 	bl	8005630 <__lshift>
 8004fb0:	9b01      	ldr	r3, [sp, #4]
 8004fb2:	f103 0901 	add.w	r9, r3, #1
 8004fb6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8004fba:	4413      	add	r3, r2
 8004fbc:	9305      	str	r3, [sp, #20]
 8004fbe:	f00a 0301 	and.w	r3, sl, #1
 8004fc2:	46b8      	mov	r8, r7
 8004fc4:	9304      	str	r3, [sp, #16]
 8004fc6:	4607      	mov	r7, r0
 8004fc8:	4631      	mov	r1, r6
 8004fca:	ee18 0a10 	vmov	r0, s16
 8004fce:	f7ff fa77 	bl	80044c0 <quorem>
 8004fd2:	4641      	mov	r1, r8
 8004fd4:	9002      	str	r0, [sp, #8]
 8004fd6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8004fda:	ee18 0a10 	vmov	r0, s16
 8004fde:	f000 fb97 	bl	8005710 <__mcmp>
 8004fe2:	463a      	mov	r2, r7
 8004fe4:	9003      	str	r0, [sp, #12]
 8004fe6:	4631      	mov	r1, r6
 8004fe8:	4620      	mov	r0, r4
 8004fea:	f000 fbad 	bl	8005748 <__mdiff>
 8004fee:	68c2      	ldr	r2, [r0, #12]
 8004ff0:	f109 3bff 	add.w	fp, r9, #4294967295
 8004ff4:	4605      	mov	r5, r0
 8004ff6:	bb02      	cbnz	r2, 800503a <_dtoa_r+0xa62>
 8004ff8:	4601      	mov	r1, r0
 8004ffa:	ee18 0a10 	vmov	r0, s16
 8004ffe:	f000 fb87 	bl	8005710 <__mcmp>
 8005002:	4602      	mov	r2, r0
 8005004:	4629      	mov	r1, r5
 8005006:	4620      	mov	r0, r4
 8005008:	9207      	str	r2, [sp, #28]
 800500a:	f000 f93f 	bl	800528c <_Bfree>
 800500e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8005012:	ea43 0102 	orr.w	r1, r3, r2
 8005016:	9b04      	ldr	r3, [sp, #16]
 8005018:	430b      	orrs	r3, r1
 800501a:	464d      	mov	r5, r9
 800501c:	d10f      	bne.n	800503e <_dtoa_r+0xa66>
 800501e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005022:	d02a      	beq.n	800507a <_dtoa_r+0xaa2>
 8005024:	9b03      	ldr	r3, [sp, #12]
 8005026:	2b00      	cmp	r3, #0
 8005028:	dd02      	ble.n	8005030 <_dtoa_r+0xa58>
 800502a:	9b02      	ldr	r3, [sp, #8]
 800502c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8005030:	f88b a000 	strb.w	sl, [fp]
 8005034:	e775      	b.n	8004f22 <_dtoa_r+0x94a>
 8005036:	4638      	mov	r0, r7
 8005038:	e7ba      	b.n	8004fb0 <_dtoa_r+0x9d8>
 800503a:	2201      	movs	r2, #1
 800503c:	e7e2      	b.n	8005004 <_dtoa_r+0xa2c>
 800503e:	9b03      	ldr	r3, [sp, #12]
 8005040:	2b00      	cmp	r3, #0
 8005042:	db04      	blt.n	800504e <_dtoa_r+0xa76>
 8005044:	9906      	ldr	r1, [sp, #24]
 8005046:	430b      	orrs	r3, r1
 8005048:	9904      	ldr	r1, [sp, #16]
 800504a:	430b      	orrs	r3, r1
 800504c:	d122      	bne.n	8005094 <_dtoa_r+0xabc>
 800504e:	2a00      	cmp	r2, #0
 8005050:	ddee      	ble.n	8005030 <_dtoa_r+0xa58>
 8005052:	ee18 1a10 	vmov	r1, s16
 8005056:	2201      	movs	r2, #1
 8005058:	4620      	mov	r0, r4
 800505a:	f000 fae9 	bl	8005630 <__lshift>
 800505e:	4631      	mov	r1, r6
 8005060:	ee08 0a10 	vmov	s16, r0
 8005064:	f000 fb54 	bl	8005710 <__mcmp>
 8005068:	2800      	cmp	r0, #0
 800506a:	dc03      	bgt.n	8005074 <_dtoa_r+0xa9c>
 800506c:	d1e0      	bne.n	8005030 <_dtoa_r+0xa58>
 800506e:	f01a 0f01 	tst.w	sl, #1
 8005072:	d0dd      	beq.n	8005030 <_dtoa_r+0xa58>
 8005074:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005078:	d1d7      	bne.n	800502a <_dtoa_r+0xa52>
 800507a:	2339      	movs	r3, #57	; 0x39
 800507c:	f88b 3000 	strb.w	r3, [fp]
 8005080:	462b      	mov	r3, r5
 8005082:	461d      	mov	r5, r3
 8005084:	3b01      	subs	r3, #1
 8005086:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800508a:	2a39      	cmp	r2, #57	; 0x39
 800508c:	d071      	beq.n	8005172 <_dtoa_r+0xb9a>
 800508e:	3201      	adds	r2, #1
 8005090:	701a      	strb	r2, [r3, #0]
 8005092:	e746      	b.n	8004f22 <_dtoa_r+0x94a>
 8005094:	2a00      	cmp	r2, #0
 8005096:	dd07      	ble.n	80050a8 <_dtoa_r+0xad0>
 8005098:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800509c:	d0ed      	beq.n	800507a <_dtoa_r+0xaa2>
 800509e:	f10a 0301 	add.w	r3, sl, #1
 80050a2:	f88b 3000 	strb.w	r3, [fp]
 80050a6:	e73c      	b.n	8004f22 <_dtoa_r+0x94a>
 80050a8:	9b05      	ldr	r3, [sp, #20]
 80050aa:	f809 ac01 	strb.w	sl, [r9, #-1]
 80050ae:	4599      	cmp	r9, r3
 80050b0:	d047      	beq.n	8005142 <_dtoa_r+0xb6a>
 80050b2:	ee18 1a10 	vmov	r1, s16
 80050b6:	2300      	movs	r3, #0
 80050b8:	220a      	movs	r2, #10
 80050ba:	4620      	mov	r0, r4
 80050bc:	f000 f908 	bl	80052d0 <__multadd>
 80050c0:	45b8      	cmp	r8, r7
 80050c2:	ee08 0a10 	vmov	s16, r0
 80050c6:	f04f 0300 	mov.w	r3, #0
 80050ca:	f04f 020a 	mov.w	r2, #10
 80050ce:	4641      	mov	r1, r8
 80050d0:	4620      	mov	r0, r4
 80050d2:	d106      	bne.n	80050e2 <_dtoa_r+0xb0a>
 80050d4:	f000 f8fc 	bl	80052d0 <__multadd>
 80050d8:	4680      	mov	r8, r0
 80050da:	4607      	mov	r7, r0
 80050dc:	f109 0901 	add.w	r9, r9, #1
 80050e0:	e772      	b.n	8004fc8 <_dtoa_r+0x9f0>
 80050e2:	f000 f8f5 	bl	80052d0 <__multadd>
 80050e6:	4639      	mov	r1, r7
 80050e8:	4680      	mov	r8, r0
 80050ea:	2300      	movs	r3, #0
 80050ec:	220a      	movs	r2, #10
 80050ee:	4620      	mov	r0, r4
 80050f0:	f000 f8ee 	bl	80052d0 <__multadd>
 80050f4:	4607      	mov	r7, r0
 80050f6:	e7f1      	b.n	80050dc <_dtoa_r+0xb04>
 80050f8:	9b03      	ldr	r3, [sp, #12]
 80050fa:	9302      	str	r3, [sp, #8]
 80050fc:	9d01      	ldr	r5, [sp, #4]
 80050fe:	ee18 0a10 	vmov	r0, s16
 8005102:	4631      	mov	r1, r6
 8005104:	f7ff f9dc 	bl	80044c0 <quorem>
 8005108:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800510c:	9b01      	ldr	r3, [sp, #4]
 800510e:	f805 ab01 	strb.w	sl, [r5], #1
 8005112:	1aea      	subs	r2, r5, r3
 8005114:	9b02      	ldr	r3, [sp, #8]
 8005116:	4293      	cmp	r3, r2
 8005118:	dd09      	ble.n	800512e <_dtoa_r+0xb56>
 800511a:	ee18 1a10 	vmov	r1, s16
 800511e:	2300      	movs	r3, #0
 8005120:	220a      	movs	r2, #10
 8005122:	4620      	mov	r0, r4
 8005124:	f000 f8d4 	bl	80052d0 <__multadd>
 8005128:	ee08 0a10 	vmov	s16, r0
 800512c:	e7e7      	b.n	80050fe <_dtoa_r+0xb26>
 800512e:	9b02      	ldr	r3, [sp, #8]
 8005130:	2b00      	cmp	r3, #0
 8005132:	bfc8      	it	gt
 8005134:	461d      	movgt	r5, r3
 8005136:	9b01      	ldr	r3, [sp, #4]
 8005138:	bfd8      	it	le
 800513a:	2501      	movle	r5, #1
 800513c:	441d      	add	r5, r3
 800513e:	f04f 0800 	mov.w	r8, #0
 8005142:	ee18 1a10 	vmov	r1, s16
 8005146:	2201      	movs	r2, #1
 8005148:	4620      	mov	r0, r4
 800514a:	f000 fa71 	bl	8005630 <__lshift>
 800514e:	4631      	mov	r1, r6
 8005150:	ee08 0a10 	vmov	s16, r0
 8005154:	f000 fadc 	bl	8005710 <__mcmp>
 8005158:	2800      	cmp	r0, #0
 800515a:	dc91      	bgt.n	8005080 <_dtoa_r+0xaa8>
 800515c:	d102      	bne.n	8005164 <_dtoa_r+0xb8c>
 800515e:	f01a 0f01 	tst.w	sl, #1
 8005162:	d18d      	bne.n	8005080 <_dtoa_r+0xaa8>
 8005164:	462b      	mov	r3, r5
 8005166:	461d      	mov	r5, r3
 8005168:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800516c:	2a30      	cmp	r2, #48	; 0x30
 800516e:	d0fa      	beq.n	8005166 <_dtoa_r+0xb8e>
 8005170:	e6d7      	b.n	8004f22 <_dtoa_r+0x94a>
 8005172:	9a01      	ldr	r2, [sp, #4]
 8005174:	429a      	cmp	r2, r3
 8005176:	d184      	bne.n	8005082 <_dtoa_r+0xaaa>
 8005178:	9b00      	ldr	r3, [sp, #0]
 800517a:	3301      	adds	r3, #1
 800517c:	9300      	str	r3, [sp, #0]
 800517e:	2331      	movs	r3, #49	; 0x31
 8005180:	7013      	strb	r3, [r2, #0]
 8005182:	e6ce      	b.n	8004f22 <_dtoa_r+0x94a>
 8005184:	4b09      	ldr	r3, [pc, #36]	; (80051ac <_dtoa_r+0xbd4>)
 8005186:	f7ff ba95 	b.w	80046b4 <_dtoa_r+0xdc>
 800518a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800518c:	2b00      	cmp	r3, #0
 800518e:	f47f aa6e 	bne.w	800466e <_dtoa_r+0x96>
 8005192:	4b07      	ldr	r3, [pc, #28]	; (80051b0 <_dtoa_r+0xbd8>)
 8005194:	f7ff ba8e 	b.w	80046b4 <_dtoa_r+0xdc>
 8005198:	9b02      	ldr	r3, [sp, #8]
 800519a:	2b00      	cmp	r3, #0
 800519c:	dcae      	bgt.n	80050fc <_dtoa_r+0xb24>
 800519e:	9b06      	ldr	r3, [sp, #24]
 80051a0:	2b02      	cmp	r3, #2
 80051a2:	f73f aea8 	bgt.w	8004ef6 <_dtoa_r+0x91e>
 80051a6:	e7a9      	b.n	80050fc <_dtoa_r+0xb24>
 80051a8:	0800672b 	.word	0x0800672b
 80051ac:	0800664c 	.word	0x0800664c
 80051b0:	080066ac 	.word	0x080066ac

080051b4 <fiprintf>:
 80051b4:	b40e      	push	{r1, r2, r3}
 80051b6:	b503      	push	{r0, r1, lr}
 80051b8:	4601      	mov	r1, r0
 80051ba:	ab03      	add	r3, sp, #12
 80051bc:	4805      	ldr	r0, [pc, #20]	; (80051d4 <fiprintf+0x20>)
 80051be:	f853 2b04 	ldr.w	r2, [r3], #4
 80051c2:	6800      	ldr	r0, [r0, #0]
 80051c4:	9301      	str	r3, [sp, #4]
 80051c6:	f000 fcc5 	bl	8005b54 <_vfiprintf_r>
 80051ca:	b002      	add	sp, #8
 80051cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80051d0:	b003      	add	sp, #12
 80051d2:	4770      	bx	lr
 80051d4:	2000000c 	.word	0x2000000c

080051d8 <_localeconv_r>:
 80051d8:	4800      	ldr	r0, [pc, #0]	; (80051dc <_localeconv_r+0x4>)
 80051da:	4770      	bx	lr
 80051dc:	20000160 	.word	0x20000160

080051e0 <malloc>:
 80051e0:	4b02      	ldr	r3, [pc, #8]	; (80051ec <malloc+0xc>)
 80051e2:	4601      	mov	r1, r0
 80051e4:	6818      	ldr	r0, [r3, #0]
 80051e6:	f000 bc17 	b.w	8005a18 <_malloc_r>
 80051ea:	bf00      	nop
 80051ec:	2000000c 	.word	0x2000000c

080051f0 <memcpy>:
 80051f0:	440a      	add	r2, r1
 80051f2:	4291      	cmp	r1, r2
 80051f4:	f100 33ff 	add.w	r3, r0, #4294967295
 80051f8:	d100      	bne.n	80051fc <memcpy+0xc>
 80051fa:	4770      	bx	lr
 80051fc:	b510      	push	{r4, lr}
 80051fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005202:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005206:	4291      	cmp	r1, r2
 8005208:	d1f9      	bne.n	80051fe <memcpy+0xe>
 800520a:	bd10      	pop	{r4, pc}

0800520c <_Balloc>:
 800520c:	b570      	push	{r4, r5, r6, lr}
 800520e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005210:	4604      	mov	r4, r0
 8005212:	460d      	mov	r5, r1
 8005214:	b976      	cbnz	r6, 8005234 <_Balloc+0x28>
 8005216:	2010      	movs	r0, #16
 8005218:	f7ff ffe2 	bl	80051e0 <malloc>
 800521c:	4602      	mov	r2, r0
 800521e:	6260      	str	r0, [r4, #36]	; 0x24
 8005220:	b920      	cbnz	r0, 800522c <_Balloc+0x20>
 8005222:	4b18      	ldr	r3, [pc, #96]	; (8005284 <_Balloc+0x78>)
 8005224:	4818      	ldr	r0, [pc, #96]	; (8005288 <_Balloc+0x7c>)
 8005226:	2166      	movs	r1, #102	; 0x66
 8005228:	f7ff f92c 	bl	8004484 <__assert_func>
 800522c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005230:	6006      	str	r6, [r0, #0]
 8005232:	60c6      	str	r6, [r0, #12]
 8005234:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005236:	68f3      	ldr	r3, [r6, #12]
 8005238:	b183      	cbz	r3, 800525c <_Balloc+0x50>
 800523a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800523c:	68db      	ldr	r3, [r3, #12]
 800523e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005242:	b9b8      	cbnz	r0, 8005274 <_Balloc+0x68>
 8005244:	2101      	movs	r1, #1
 8005246:	fa01 f605 	lsl.w	r6, r1, r5
 800524a:	1d72      	adds	r2, r6, #5
 800524c:	0092      	lsls	r2, r2, #2
 800524e:	4620      	mov	r0, r4
 8005250:	f000 fb60 	bl	8005914 <_calloc_r>
 8005254:	b160      	cbz	r0, 8005270 <_Balloc+0x64>
 8005256:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800525a:	e00e      	b.n	800527a <_Balloc+0x6e>
 800525c:	2221      	movs	r2, #33	; 0x21
 800525e:	2104      	movs	r1, #4
 8005260:	4620      	mov	r0, r4
 8005262:	f000 fb57 	bl	8005914 <_calloc_r>
 8005266:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005268:	60f0      	str	r0, [r6, #12]
 800526a:	68db      	ldr	r3, [r3, #12]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d1e4      	bne.n	800523a <_Balloc+0x2e>
 8005270:	2000      	movs	r0, #0
 8005272:	bd70      	pop	{r4, r5, r6, pc}
 8005274:	6802      	ldr	r2, [r0, #0]
 8005276:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800527a:	2300      	movs	r3, #0
 800527c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005280:	e7f7      	b.n	8005272 <_Balloc+0x66>
 8005282:	bf00      	nop
 8005284:	080066b9 	.word	0x080066b9
 8005288:	0800673c 	.word	0x0800673c

0800528c <_Bfree>:
 800528c:	b570      	push	{r4, r5, r6, lr}
 800528e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005290:	4605      	mov	r5, r0
 8005292:	460c      	mov	r4, r1
 8005294:	b976      	cbnz	r6, 80052b4 <_Bfree+0x28>
 8005296:	2010      	movs	r0, #16
 8005298:	f7ff ffa2 	bl	80051e0 <malloc>
 800529c:	4602      	mov	r2, r0
 800529e:	6268      	str	r0, [r5, #36]	; 0x24
 80052a0:	b920      	cbnz	r0, 80052ac <_Bfree+0x20>
 80052a2:	4b09      	ldr	r3, [pc, #36]	; (80052c8 <_Bfree+0x3c>)
 80052a4:	4809      	ldr	r0, [pc, #36]	; (80052cc <_Bfree+0x40>)
 80052a6:	218a      	movs	r1, #138	; 0x8a
 80052a8:	f7ff f8ec 	bl	8004484 <__assert_func>
 80052ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80052b0:	6006      	str	r6, [r0, #0]
 80052b2:	60c6      	str	r6, [r0, #12]
 80052b4:	b13c      	cbz	r4, 80052c6 <_Bfree+0x3a>
 80052b6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80052b8:	6862      	ldr	r2, [r4, #4]
 80052ba:	68db      	ldr	r3, [r3, #12]
 80052bc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80052c0:	6021      	str	r1, [r4, #0]
 80052c2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80052c6:	bd70      	pop	{r4, r5, r6, pc}
 80052c8:	080066b9 	.word	0x080066b9
 80052cc:	0800673c 	.word	0x0800673c

080052d0 <__multadd>:
 80052d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80052d4:	690d      	ldr	r5, [r1, #16]
 80052d6:	4607      	mov	r7, r0
 80052d8:	460c      	mov	r4, r1
 80052da:	461e      	mov	r6, r3
 80052dc:	f101 0c14 	add.w	ip, r1, #20
 80052e0:	2000      	movs	r0, #0
 80052e2:	f8dc 3000 	ldr.w	r3, [ip]
 80052e6:	b299      	uxth	r1, r3
 80052e8:	fb02 6101 	mla	r1, r2, r1, r6
 80052ec:	0c1e      	lsrs	r6, r3, #16
 80052ee:	0c0b      	lsrs	r3, r1, #16
 80052f0:	fb02 3306 	mla	r3, r2, r6, r3
 80052f4:	b289      	uxth	r1, r1
 80052f6:	3001      	adds	r0, #1
 80052f8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80052fc:	4285      	cmp	r5, r0
 80052fe:	f84c 1b04 	str.w	r1, [ip], #4
 8005302:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005306:	dcec      	bgt.n	80052e2 <__multadd+0x12>
 8005308:	b30e      	cbz	r6, 800534e <__multadd+0x7e>
 800530a:	68a3      	ldr	r3, [r4, #8]
 800530c:	42ab      	cmp	r3, r5
 800530e:	dc19      	bgt.n	8005344 <__multadd+0x74>
 8005310:	6861      	ldr	r1, [r4, #4]
 8005312:	4638      	mov	r0, r7
 8005314:	3101      	adds	r1, #1
 8005316:	f7ff ff79 	bl	800520c <_Balloc>
 800531a:	4680      	mov	r8, r0
 800531c:	b928      	cbnz	r0, 800532a <__multadd+0x5a>
 800531e:	4602      	mov	r2, r0
 8005320:	4b0c      	ldr	r3, [pc, #48]	; (8005354 <__multadd+0x84>)
 8005322:	480d      	ldr	r0, [pc, #52]	; (8005358 <__multadd+0x88>)
 8005324:	21b5      	movs	r1, #181	; 0xb5
 8005326:	f7ff f8ad 	bl	8004484 <__assert_func>
 800532a:	6922      	ldr	r2, [r4, #16]
 800532c:	3202      	adds	r2, #2
 800532e:	f104 010c 	add.w	r1, r4, #12
 8005332:	0092      	lsls	r2, r2, #2
 8005334:	300c      	adds	r0, #12
 8005336:	f7ff ff5b 	bl	80051f0 <memcpy>
 800533a:	4621      	mov	r1, r4
 800533c:	4638      	mov	r0, r7
 800533e:	f7ff ffa5 	bl	800528c <_Bfree>
 8005342:	4644      	mov	r4, r8
 8005344:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005348:	3501      	adds	r5, #1
 800534a:	615e      	str	r6, [r3, #20]
 800534c:	6125      	str	r5, [r4, #16]
 800534e:	4620      	mov	r0, r4
 8005350:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005354:	0800672b 	.word	0x0800672b
 8005358:	0800673c 	.word	0x0800673c

0800535c <__hi0bits>:
 800535c:	0c03      	lsrs	r3, r0, #16
 800535e:	041b      	lsls	r3, r3, #16
 8005360:	b9d3      	cbnz	r3, 8005398 <__hi0bits+0x3c>
 8005362:	0400      	lsls	r0, r0, #16
 8005364:	2310      	movs	r3, #16
 8005366:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800536a:	bf04      	itt	eq
 800536c:	0200      	lsleq	r0, r0, #8
 800536e:	3308      	addeq	r3, #8
 8005370:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005374:	bf04      	itt	eq
 8005376:	0100      	lsleq	r0, r0, #4
 8005378:	3304      	addeq	r3, #4
 800537a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800537e:	bf04      	itt	eq
 8005380:	0080      	lsleq	r0, r0, #2
 8005382:	3302      	addeq	r3, #2
 8005384:	2800      	cmp	r0, #0
 8005386:	db05      	blt.n	8005394 <__hi0bits+0x38>
 8005388:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800538c:	f103 0301 	add.w	r3, r3, #1
 8005390:	bf08      	it	eq
 8005392:	2320      	moveq	r3, #32
 8005394:	4618      	mov	r0, r3
 8005396:	4770      	bx	lr
 8005398:	2300      	movs	r3, #0
 800539a:	e7e4      	b.n	8005366 <__hi0bits+0xa>

0800539c <__lo0bits>:
 800539c:	6803      	ldr	r3, [r0, #0]
 800539e:	f013 0207 	ands.w	r2, r3, #7
 80053a2:	4601      	mov	r1, r0
 80053a4:	d00b      	beq.n	80053be <__lo0bits+0x22>
 80053a6:	07da      	lsls	r2, r3, #31
 80053a8:	d423      	bmi.n	80053f2 <__lo0bits+0x56>
 80053aa:	0798      	lsls	r0, r3, #30
 80053ac:	bf49      	itett	mi
 80053ae:	085b      	lsrmi	r3, r3, #1
 80053b0:	089b      	lsrpl	r3, r3, #2
 80053b2:	2001      	movmi	r0, #1
 80053b4:	600b      	strmi	r3, [r1, #0]
 80053b6:	bf5c      	itt	pl
 80053b8:	600b      	strpl	r3, [r1, #0]
 80053ba:	2002      	movpl	r0, #2
 80053bc:	4770      	bx	lr
 80053be:	b298      	uxth	r0, r3
 80053c0:	b9a8      	cbnz	r0, 80053ee <__lo0bits+0x52>
 80053c2:	0c1b      	lsrs	r3, r3, #16
 80053c4:	2010      	movs	r0, #16
 80053c6:	b2da      	uxtb	r2, r3
 80053c8:	b90a      	cbnz	r2, 80053ce <__lo0bits+0x32>
 80053ca:	3008      	adds	r0, #8
 80053cc:	0a1b      	lsrs	r3, r3, #8
 80053ce:	071a      	lsls	r2, r3, #28
 80053d0:	bf04      	itt	eq
 80053d2:	091b      	lsreq	r3, r3, #4
 80053d4:	3004      	addeq	r0, #4
 80053d6:	079a      	lsls	r2, r3, #30
 80053d8:	bf04      	itt	eq
 80053da:	089b      	lsreq	r3, r3, #2
 80053dc:	3002      	addeq	r0, #2
 80053de:	07da      	lsls	r2, r3, #31
 80053e0:	d403      	bmi.n	80053ea <__lo0bits+0x4e>
 80053e2:	085b      	lsrs	r3, r3, #1
 80053e4:	f100 0001 	add.w	r0, r0, #1
 80053e8:	d005      	beq.n	80053f6 <__lo0bits+0x5a>
 80053ea:	600b      	str	r3, [r1, #0]
 80053ec:	4770      	bx	lr
 80053ee:	4610      	mov	r0, r2
 80053f0:	e7e9      	b.n	80053c6 <__lo0bits+0x2a>
 80053f2:	2000      	movs	r0, #0
 80053f4:	4770      	bx	lr
 80053f6:	2020      	movs	r0, #32
 80053f8:	4770      	bx	lr
	...

080053fc <__i2b>:
 80053fc:	b510      	push	{r4, lr}
 80053fe:	460c      	mov	r4, r1
 8005400:	2101      	movs	r1, #1
 8005402:	f7ff ff03 	bl	800520c <_Balloc>
 8005406:	4602      	mov	r2, r0
 8005408:	b928      	cbnz	r0, 8005416 <__i2b+0x1a>
 800540a:	4b05      	ldr	r3, [pc, #20]	; (8005420 <__i2b+0x24>)
 800540c:	4805      	ldr	r0, [pc, #20]	; (8005424 <__i2b+0x28>)
 800540e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8005412:	f7ff f837 	bl	8004484 <__assert_func>
 8005416:	2301      	movs	r3, #1
 8005418:	6144      	str	r4, [r0, #20]
 800541a:	6103      	str	r3, [r0, #16]
 800541c:	bd10      	pop	{r4, pc}
 800541e:	bf00      	nop
 8005420:	0800672b 	.word	0x0800672b
 8005424:	0800673c 	.word	0x0800673c

08005428 <__multiply>:
 8005428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800542c:	4691      	mov	r9, r2
 800542e:	690a      	ldr	r2, [r1, #16]
 8005430:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005434:	429a      	cmp	r2, r3
 8005436:	bfb8      	it	lt
 8005438:	460b      	movlt	r3, r1
 800543a:	460c      	mov	r4, r1
 800543c:	bfbc      	itt	lt
 800543e:	464c      	movlt	r4, r9
 8005440:	4699      	movlt	r9, r3
 8005442:	6927      	ldr	r7, [r4, #16]
 8005444:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005448:	68a3      	ldr	r3, [r4, #8]
 800544a:	6861      	ldr	r1, [r4, #4]
 800544c:	eb07 060a 	add.w	r6, r7, sl
 8005450:	42b3      	cmp	r3, r6
 8005452:	b085      	sub	sp, #20
 8005454:	bfb8      	it	lt
 8005456:	3101      	addlt	r1, #1
 8005458:	f7ff fed8 	bl	800520c <_Balloc>
 800545c:	b930      	cbnz	r0, 800546c <__multiply+0x44>
 800545e:	4602      	mov	r2, r0
 8005460:	4b44      	ldr	r3, [pc, #272]	; (8005574 <__multiply+0x14c>)
 8005462:	4845      	ldr	r0, [pc, #276]	; (8005578 <__multiply+0x150>)
 8005464:	f240 115d 	movw	r1, #349	; 0x15d
 8005468:	f7ff f80c 	bl	8004484 <__assert_func>
 800546c:	f100 0514 	add.w	r5, r0, #20
 8005470:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005474:	462b      	mov	r3, r5
 8005476:	2200      	movs	r2, #0
 8005478:	4543      	cmp	r3, r8
 800547a:	d321      	bcc.n	80054c0 <__multiply+0x98>
 800547c:	f104 0314 	add.w	r3, r4, #20
 8005480:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005484:	f109 0314 	add.w	r3, r9, #20
 8005488:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800548c:	9202      	str	r2, [sp, #8]
 800548e:	1b3a      	subs	r2, r7, r4
 8005490:	3a15      	subs	r2, #21
 8005492:	f022 0203 	bic.w	r2, r2, #3
 8005496:	3204      	adds	r2, #4
 8005498:	f104 0115 	add.w	r1, r4, #21
 800549c:	428f      	cmp	r7, r1
 800549e:	bf38      	it	cc
 80054a0:	2204      	movcc	r2, #4
 80054a2:	9201      	str	r2, [sp, #4]
 80054a4:	9a02      	ldr	r2, [sp, #8]
 80054a6:	9303      	str	r3, [sp, #12]
 80054a8:	429a      	cmp	r2, r3
 80054aa:	d80c      	bhi.n	80054c6 <__multiply+0x9e>
 80054ac:	2e00      	cmp	r6, #0
 80054ae:	dd03      	ble.n	80054b8 <__multiply+0x90>
 80054b0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d05a      	beq.n	800556e <__multiply+0x146>
 80054b8:	6106      	str	r6, [r0, #16]
 80054ba:	b005      	add	sp, #20
 80054bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054c0:	f843 2b04 	str.w	r2, [r3], #4
 80054c4:	e7d8      	b.n	8005478 <__multiply+0x50>
 80054c6:	f8b3 a000 	ldrh.w	sl, [r3]
 80054ca:	f1ba 0f00 	cmp.w	sl, #0
 80054ce:	d024      	beq.n	800551a <__multiply+0xf2>
 80054d0:	f104 0e14 	add.w	lr, r4, #20
 80054d4:	46a9      	mov	r9, r5
 80054d6:	f04f 0c00 	mov.w	ip, #0
 80054da:	f85e 2b04 	ldr.w	r2, [lr], #4
 80054de:	f8d9 1000 	ldr.w	r1, [r9]
 80054e2:	fa1f fb82 	uxth.w	fp, r2
 80054e6:	b289      	uxth	r1, r1
 80054e8:	fb0a 110b 	mla	r1, sl, fp, r1
 80054ec:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80054f0:	f8d9 2000 	ldr.w	r2, [r9]
 80054f4:	4461      	add	r1, ip
 80054f6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80054fa:	fb0a c20b 	mla	r2, sl, fp, ip
 80054fe:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005502:	b289      	uxth	r1, r1
 8005504:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005508:	4577      	cmp	r7, lr
 800550a:	f849 1b04 	str.w	r1, [r9], #4
 800550e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005512:	d8e2      	bhi.n	80054da <__multiply+0xb2>
 8005514:	9a01      	ldr	r2, [sp, #4]
 8005516:	f845 c002 	str.w	ip, [r5, r2]
 800551a:	9a03      	ldr	r2, [sp, #12]
 800551c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005520:	3304      	adds	r3, #4
 8005522:	f1b9 0f00 	cmp.w	r9, #0
 8005526:	d020      	beq.n	800556a <__multiply+0x142>
 8005528:	6829      	ldr	r1, [r5, #0]
 800552a:	f104 0c14 	add.w	ip, r4, #20
 800552e:	46ae      	mov	lr, r5
 8005530:	f04f 0a00 	mov.w	sl, #0
 8005534:	f8bc b000 	ldrh.w	fp, [ip]
 8005538:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800553c:	fb09 220b 	mla	r2, r9, fp, r2
 8005540:	4492      	add	sl, r2
 8005542:	b289      	uxth	r1, r1
 8005544:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8005548:	f84e 1b04 	str.w	r1, [lr], #4
 800554c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005550:	f8be 1000 	ldrh.w	r1, [lr]
 8005554:	0c12      	lsrs	r2, r2, #16
 8005556:	fb09 1102 	mla	r1, r9, r2, r1
 800555a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800555e:	4567      	cmp	r7, ip
 8005560:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005564:	d8e6      	bhi.n	8005534 <__multiply+0x10c>
 8005566:	9a01      	ldr	r2, [sp, #4]
 8005568:	50a9      	str	r1, [r5, r2]
 800556a:	3504      	adds	r5, #4
 800556c:	e79a      	b.n	80054a4 <__multiply+0x7c>
 800556e:	3e01      	subs	r6, #1
 8005570:	e79c      	b.n	80054ac <__multiply+0x84>
 8005572:	bf00      	nop
 8005574:	0800672b 	.word	0x0800672b
 8005578:	0800673c 	.word	0x0800673c

0800557c <__pow5mult>:
 800557c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005580:	4615      	mov	r5, r2
 8005582:	f012 0203 	ands.w	r2, r2, #3
 8005586:	4606      	mov	r6, r0
 8005588:	460f      	mov	r7, r1
 800558a:	d007      	beq.n	800559c <__pow5mult+0x20>
 800558c:	4c25      	ldr	r4, [pc, #148]	; (8005624 <__pow5mult+0xa8>)
 800558e:	3a01      	subs	r2, #1
 8005590:	2300      	movs	r3, #0
 8005592:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005596:	f7ff fe9b 	bl	80052d0 <__multadd>
 800559a:	4607      	mov	r7, r0
 800559c:	10ad      	asrs	r5, r5, #2
 800559e:	d03d      	beq.n	800561c <__pow5mult+0xa0>
 80055a0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80055a2:	b97c      	cbnz	r4, 80055c4 <__pow5mult+0x48>
 80055a4:	2010      	movs	r0, #16
 80055a6:	f7ff fe1b 	bl	80051e0 <malloc>
 80055aa:	4602      	mov	r2, r0
 80055ac:	6270      	str	r0, [r6, #36]	; 0x24
 80055ae:	b928      	cbnz	r0, 80055bc <__pow5mult+0x40>
 80055b0:	4b1d      	ldr	r3, [pc, #116]	; (8005628 <__pow5mult+0xac>)
 80055b2:	481e      	ldr	r0, [pc, #120]	; (800562c <__pow5mult+0xb0>)
 80055b4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80055b8:	f7fe ff64 	bl	8004484 <__assert_func>
 80055bc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80055c0:	6004      	str	r4, [r0, #0]
 80055c2:	60c4      	str	r4, [r0, #12]
 80055c4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80055c8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80055cc:	b94c      	cbnz	r4, 80055e2 <__pow5mult+0x66>
 80055ce:	f240 2171 	movw	r1, #625	; 0x271
 80055d2:	4630      	mov	r0, r6
 80055d4:	f7ff ff12 	bl	80053fc <__i2b>
 80055d8:	2300      	movs	r3, #0
 80055da:	f8c8 0008 	str.w	r0, [r8, #8]
 80055de:	4604      	mov	r4, r0
 80055e0:	6003      	str	r3, [r0, #0]
 80055e2:	f04f 0900 	mov.w	r9, #0
 80055e6:	07eb      	lsls	r3, r5, #31
 80055e8:	d50a      	bpl.n	8005600 <__pow5mult+0x84>
 80055ea:	4639      	mov	r1, r7
 80055ec:	4622      	mov	r2, r4
 80055ee:	4630      	mov	r0, r6
 80055f0:	f7ff ff1a 	bl	8005428 <__multiply>
 80055f4:	4639      	mov	r1, r7
 80055f6:	4680      	mov	r8, r0
 80055f8:	4630      	mov	r0, r6
 80055fa:	f7ff fe47 	bl	800528c <_Bfree>
 80055fe:	4647      	mov	r7, r8
 8005600:	106d      	asrs	r5, r5, #1
 8005602:	d00b      	beq.n	800561c <__pow5mult+0xa0>
 8005604:	6820      	ldr	r0, [r4, #0]
 8005606:	b938      	cbnz	r0, 8005618 <__pow5mult+0x9c>
 8005608:	4622      	mov	r2, r4
 800560a:	4621      	mov	r1, r4
 800560c:	4630      	mov	r0, r6
 800560e:	f7ff ff0b 	bl	8005428 <__multiply>
 8005612:	6020      	str	r0, [r4, #0]
 8005614:	f8c0 9000 	str.w	r9, [r0]
 8005618:	4604      	mov	r4, r0
 800561a:	e7e4      	b.n	80055e6 <__pow5mult+0x6a>
 800561c:	4638      	mov	r0, r7
 800561e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005622:	bf00      	nop
 8005624:	08006888 	.word	0x08006888
 8005628:	080066b9 	.word	0x080066b9
 800562c:	0800673c 	.word	0x0800673c

08005630 <__lshift>:
 8005630:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005634:	460c      	mov	r4, r1
 8005636:	6849      	ldr	r1, [r1, #4]
 8005638:	6923      	ldr	r3, [r4, #16]
 800563a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800563e:	68a3      	ldr	r3, [r4, #8]
 8005640:	4607      	mov	r7, r0
 8005642:	4691      	mov	r9, r2
 8005644:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005648:	f108 0601 	add.w	r6, r8, #1
 800564c:	42b3      	cmp	r3, r6
 800564e:	db0b      	blt.n	8005668 <__lshift+0x38>
 8005650:	4638      	mov	r0, r7
 8005652:	f7ff fddb 	bl	800520c <_Balloc>
 8005656:	4605      	mov	r5, r0
 8005658:	b948      	cbnz	r0, 800566e <__lshift+0x3e>
 800565a:	4602      	mov	r2, r0
 800565c:	4b2a      	ldr	r3, [pc, #168]	; (8005708 <__lshift+0xd8>)
 800565e:	482b      	ldr	r0, [pc, #172]	; (800570c <__lshift+0xdc>)
 8005660:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005664:	f7fe ff0e 	bl	8004484 <__assert_func>
 8005668:	3101      	adds	r1, #1
 800566a:	005b      	lsls	r3, r3, #1
 800566c:	e7ee      	b.n	800564c <__lshift+0x1c>
 800566e:	2300      	movs	r3, #0
 8005670:	f100 0114 	add.w	r1, r0, #20
 8005674:	f100 0210 	add.w	r2, r0, #16
 8005678:	4618      	mov	r0, r3
 800567a:	4553      	cmp	r3, sl
 800567c:	db37      	blt.n	80056ee <__lshift+0xbe>
 800567e:	6920      	ldr	r0, [r4, #16]
 8005680:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005684:	f104 0314 	add.w	r3, r4, #20
 8005688:	f019 091f 	ands.w	r9, r9, #31
 800568c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005690:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8005694:	d02f      	beq.n	80056f6 <__lshift+0xc6>
 8005696:	f1c9 0e20 	rsb	lr, r9, #32
 800569a:	468a      	mov	sl, r1
 800569c:	f04f 0c00 	mov.w	ip, #0
 80056a0:	681a      	ldr	r2, [r3, #0]
 80056a2:	fa02 f209 	lsl.w	r2, r2, r9
 80056a6:	ea42 020c 	orr.w	r2, r2, ip
 80056aa:	f84a 2b04 	str.w	r2, [sl], #4
 80056ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80056b2:	4298      	cmp	r0, r3
 80056b4:	fa22 fc0e 	lsr.w	ip, r2, lr
 80056b8:	d8f2      	bhi.n	80056a0 <__lshift+0x70>
 80056ba:	1b03      	subs	r3, r0, r4
 80056bc:	3b15      	subs	r3, #21
 80056be:	f023 0303 	bic.w	r3, r3, #3
 80056c2:	3304      	adds	r3, #4
 80056c4:	f104 0215 	add.w	r2, r4, #21
 80056c8:	4290      	cmp	r0, r2
 80056ca:	bf38      	it	cc
 80056cc:	2304      	movcc	r3, #4
 80056ce:	f841 c003 	str.w	ip, [r1, r3]
 80056d2:	f1bc 0f00 	cmp.w	ip, #0
 80056d6:	d001      	beq.n	80056dc <__lshift+0xac>
 80056d8:	f108 0602 	add.w	r6, r8, #2
 80056dc:	3e01      	subs	r6, #1
 80056de:	4638      	mov	r0, r7
 80056e0:	612e      	str	r6, [r5, #16]
 80056e2:	4621      	mov	r1, r4
 80056e4:	f7ff fdd2 	bl	800528c <_Bfree>
 80056e8:	4628      	mov	r0, r5
 80056ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056ee:	f842 0f04 	str.w	r0, [r2, #4]!
 80056f2:	3301      	adds	r3, #1
 80056f4:	e7c1      	b.n	800567a <__lshift+0x4a>
 80056f6:	3904      	subs	r1, #4
 80056f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80056fc:	f841 2f04 	str.w	r2, [r1, #4]!
 8005700:	4298      	cmp	r0, r3
 8005702:	d8f9      	bhi.n	80056f8 <__lshift+0xc8>
 8005704:	e7ea      	b.n	80056dc <__lshift+0xac>
 8005706:	bf00      	nop
 8005708:	0800672b 	.word	0x0800672b
 800570c:	0800673c 	.word	0x0800673c

08005710 <__mcmp>:
 8005710:	b530      	push	{r4, r5, lr}
 8005712:	6902      	ldr	r2, [r0, #16]
 8005714:	690c      	ldr	r4, [r1, #16]
 8005716:	1b12      	subs	r2, r2, r4
 8005718:	d10e      	bne.n	8005738 <__mcmp+0x28>
 800571a:	f100 0314 	add.w	r3, r0, #20
 800571e:	3114      	adds	r1, #20
 8005720:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8005724:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8005728:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800572c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8005730:	42a5      	cmp	r5, r4
 8005732:	d003      	beq.n	800573c <__mcmp+0x2c>
 8005734:	d305      	bcc.n	8005742 <__mcmp+0x32>
 8005736:	2201      	movs	r2, #1
 8005738:	4610      	mov	r0, r2
 800573a:	bd30      	pop	{r4, r5, pc}
 800573c:	4283      	cmp	r3, r0
 800573e:	d3f3      	bcc.n	8005728 <__mcmp+0x18>
 8005740:	e7fa      	b.n	8005738 <__mcmp+0x28>
 8005742:	f04f 32ff 	mov.w	r2, #4294967295
 8005746:	e7f7      	b.n	8005738 <__mcmp+0x28>

08005748 <__mdiff>:
 8005748:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800574c:	460c      	mov	r4, r1
 800574e:	4606      	mov	r6, r0
 8005750:	4611      	mov	r1, r2
 8005752:	4620      	mov	r0, r4
 8005754:	4690      	mov	r8, r2
 8005756:	f7ff ffdb 	bl	8005710 <__mcmp>
 800575a:	1e05      	subs	r5, r0, #0
 800575c:	d110      	bne.n	8005780 <__mdiff+0x38>
 800575e:	4629      	mov	r1, r5
 8005760:	4630      	mov	r0, r6
 8005762:	f7ff fd53 	bl	800520c <_Balloc>
 8005766:	b930      	cbnz	r0, 8005776 <__mdiff+0x2e>
 8005768:	4b3a      	ldr	r3, [pc, #232]	; (8005854 <__mdiff+0x10c>)
 800576a:	4602      	mov	r2, r0
 800576c:	f240 2132 	movw	r1, #562	; 0x232
 8005770:	4839      	ldr	r0, [pc, #228]	; (8005858 <__mdiff+0x110>)
 8005772:	f7fe fe87 	bl	8004484 <__assert_func>
 8005776:	2301      	movs	r3, #1
 8005778:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800577c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005780:	bfa4      	itt	ge
 8005782:	4643      	movge	r3, r8
 8005784:	46a0      	movge	r8, r4
 8005786:	4630      	mov	r0, r6
 8005788:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800578c:	bfa6      	itte	ge
 800578e:	461c      	movge	r4, r3
 8005790:	2500      	movge	r5, #0
 8005792:	2501      	movlt	r5, #1
 8005794:	f7ff fd3a 	bl	800520c <_Balloc>
 8005798:	b920      	cbnz	r0, 80057a4 <__mdiff+0x5c>
 800579a:	4b2e      	ldr	r3, [pc, #184]	; (8005854 <__mdiff+0x10c>)
 800579c:	4602      	mov	r2, r0
 800579e:	f44f 7110 	mov.w	r1, #576	; 0x240
 80057a2:	e7e5      	b.n	8005770 <__mdiff+0x28>
 80057a4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80057a8:	6926      	ldr	r6, [r4, #16]
 80057aa:	60c5      	str	r5, [r0, #12]
 80057ac:	f104 0914 	add.w	r9, r4, #20
 80057b0:	f108 0514 	add.w	r5, r8, #20
 80057b4:	f100 0e14 	add.w	lr, r0, #20
 80057b8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80057bc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80057c0:	f108 0210 	add.w	r2, r8, #16
 80057c4:	46f2      	mov	sl, lr
 80057c6:	2100      	movs	r1, #0
 80057c8:	f859 3b04 	ldr.w	r3, [r9], #4
 80057cc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80057d0:	fa1f f883 	uxth.w	r8, r3
 80057d4:	fa11 f18b 	uxtah	r1, r1, fp
 80057d8:	0c1b      	lsrs	r3, r3, #16
 80057da:	eba1 0808 	sub.w	r8, r1, r8
 80057de:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80057e2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80057e6:	fa1f f888 	uxth.w	r8, r8
 80057ea:	1419      	asrs	r1, r3, #16
 80057ec:	454e      	cmp	r6, r9
 80057ee:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80057f2:	f84a 3b04 	str.w	r3, [sl], #4
 80057f6:	d8e7      	bhi.n	80057c8 <__mdiff+0x80>
 80057f8:	1b33      	subs	r3, r6, r4
 80057fa:	3b15      	subs	r3, #21
 80057fc:	f023 0303 	bic.w	r3, r3, #3
 8005800:	3304      	adds	r3, #4
 8005802:	3415      	adds	r4, #21
 8005804:	42a6      	cmp	r6, r4
 8005806:	bf38      	it	cc
 8005808:	2304      	movcc	r3, #4
 800580a:	441d      	add	r5, r3
 800580c:	4473      	add	r3, lr
 800580e:	469e      	mov	lr, r3
 8005810:	462e      	mov	r6, r5
 8005812:	4566      	cmp	r6, ip
 8005814:	d30e      	bcc.n	8005834 <__mdiff+0xec>
 8005816:	f10c 0203 	add.w	r2, ip, #3
 800581a:	1b52      	subs	r2, r2, r5
 800581c:	f022 0203 	bic.w	r2, r2, #3
 8005820:	3d03      	subs	r5, #3
 8005822:	45ac      	cmp	ip, r5
 8005824:	bf38      	it	cc
 8005826:	2200      	movcc	r2, #0
 8005828:	441a      	add	r2, r3
 800582a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800582e:	b17b      	cbz	r3, 8005850 <__mdiff+0x108>
 8005830:	6107      	str	r7, [r0, #16]
 8005832:	e7a3      	b.n	800577c <__mdiff+0x34>
 8005834:	f856 8b04 	ldr.w	r8, [r6], #4
 8005838:	fa11 f288 	uxtah	r2, r1, r8
 800583c:	1414      	asrs	r4, r2, #16
 800583e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8005842:	b292      	uxth	r2, r2
 8005844:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8005848:	f84e 2b04 	str.w	r2, [lr], #4
 800584c:	1421      	asrs	r1, r4, #16
 800584e:	e7e0      	b.n	8005812 <__mdiff+0xca>
 8005850:	3f01      	subs	r7, #1
 8005852:	e7ea      	b.n	800582a <__mdiff+0xe2>
 8005854:	0800672b 	.word	0x0800672b
 8005858:	0800673c 	.word	0x0800673c

0800585c <__d2b>:
 800585c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005860:	4689      	mov	r9, r1
 8005862:	2101      	movs	r1, #1
 8005864:	ec57 6b10 	vmov	r6, r7, d0
 8005868:	4690      	mov	r8, r2
 800586a:	f7ff fccf 	bl	800520c <_Balloc>
 800586e:	4604      	mov	r4, r0
 8005870:	b930      	cbnz	r0, 8005880 <__d2b+0x24>
 8005872:	4602      	mov	r2, r0
 8005874:	4b25      	ldr	r3, [pc, #148]	; (800590c <__d2b+0xb0>)
 8005876:	4826      	ldr	r0, [pc, #152]	; (8005910 <__d2b+0xb4>)
 8005878:	f240 310a 	movw	r1, #778	; 0x30a
 800587c:	f7fe fe02 	bl	8004484 <__assert_func>
 8005880:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8005884:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005888:	bb35      	cbnz	r5, 80058d8 <__d2b+0x7c>
 800588a:	2e00      	cmp	r6, #0
 800588c:	9301      	str	r3, [sp, #4]
 800588e:	d028      	beq.n	80058e2 <__d2b+0x86>
 8005890:	4668      	mov	r0, sp
 8005892:	9600      	str	r6, [sp, #0]
 8005894:	f7ff fd82 	bl	800539c <__lo0bits>
 8005898:	9900      	ldr	r1, [sp, #0]
 800589a:	b300      	cbz	r0, 80058de <__d2b+0x82>
 800589c:	9a01      	ldr	r2, [sp, #4]
 800589e:	f1c0 0320 	rsb	r3, r0, #32
 80058a2:	fa02 f303 	lsl.w	r3, r2, r3
 80058a6:	430b      	orrs	r3, r1
 80058a8:	40c2      	lsrs	r2, r0
 80058aa:	6163      	str	r3, [r4, #20]
 80058ac:	9201      	str	r2, [sp, #4]
 80058ae:	9b01      	ldr	r3, [sp, #4]
 80058b0:	61a3      	str	r3, [r4, #24]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	bf14      	ite	ne
 80058b6:	2202      	movne	r2, #2
 80058b8:	2201      	moveq	r2, #1
 80058ba:	6122      	str	r2, [r4, #16]
 80058bc:	b1d5      	cbz	r5, 80058f4 <__d2b+0x98>
 80058be:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80058c2:	4405      	add	r5, r0
 80058c4:	f8c9 5000 	str.w	r5, [r9]
 80058c8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80058cc:	f8c8 0000 	str.w	r0, [r8]
 80058d0:	4620      	mov	r0, r4
 80058d2:	b003      	add	sp, #12
 80058d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80058d8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80058dc:	e7d5      	b.n	800588a <__d2b+0x2e>
 80058de:	6161      	str	r1, [r4, #20]
 80058e0:	e7e5      	b.n	80058ae <__d2b+0x52>
 80058e2:	a801      	add	r0, sp, #4
 80058e4:	f7ff fd5a 	bl	800539c <__lo0bits>
 80058e8:	9b01      	ldr	r3, [sp, #4]
 80058ea:	6163      	str	r3, [r4, #20]
 80058ec:	2201      	movs	r2, #1
 80058ee:	6122      	str	r2, [r4, #16]
 80058f0:	3020      	adds	r0, #32
 80058f2:	e7e3      	b.n	80058bc <__d2b+0x60>
 80058f4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80058f8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80058fc:	f8c9 0000 	str.w	r0, [r9]
 8005900:	6918      	ldr	r0, [r3, #16]
 8005902:	f7ff fd2b 	bl	800535c <__hi0bits>
 8005906:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800590a:	e7df      	b.n	80058cc <__d2b+0x70>
 800590c:	0800672b 	.word	0x0800672b
 8005910:	0800673c 	.word	0x0800673c

08005914 <_calloc_r>:
 8005914:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005916:	fba1 2402 	umull	r2, r4, r1, r2
 800591a:	b94c      	cbnz	r4, 8005930 <_calloc_r+0x1c>
 800591c:	4611      	mov	r1, r2
 800591e:	9201      	str	r2, [sp, #4]
 8005920:	f000 f87a 	bl	8005a18 <_malloc_r>
 8005924:	9a01      	ldr	r2, [sp, #4]
 8005926:	4605      	mov	r5, r0
 8005928:	b930      	cbnz	r0, 8005938 <_calloc_r+0x24>
 800592a:	4628      	mov	r0, r5
 800592c:	b003      	add	sp, #12
 800592e:	bd30      	pop	{r4, r5, pc}
 8005930:	220c      	movs	r2, #12
 8005932:	6002      	str	r2, [r0, #0]
 8005934:	2500      	movs	r5, #0
 8005936:	e7f8      	b.n	800592a <_calloc_r+0x16>
 8005938:	4621      	mov	r1, r4
 800593a:	f7fe f931 	bl	8003ba0 <memset>
 800593e:	e7f4      	b.n	800592a <_calloc_r+0x16>

08005940 <_free_r>:
 8005940:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005942:	2900      	cmp	r1, #0
 8005944:	d044      	beq.n	80059d0 <_free_r+0x90>
 8005946:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800594a:	9001      	str	r0, [sp, #4]
 800594c:	2b00      	cmp	r3, #0
 800594e:	f1a1 0404 	sub.w	r4, r1, #4
 8005952:	bfb8      	it	lt
 8005954:	18e4      	addlt	r4, r4, r3
 8005956:	f000 fd37 	bl	80063c8 <__malloc_lock>
 800595a:	4a1e      	ldr	r2, [pc, #120]	; (80059d4 <_free_r+0x94>)
 800595c:	9801      	ldr	r0, [sp, #4]
 800595e:	6813      	ldr	r3, [r2, #0]
 8005960:	b933      	cbnz	r3, 8005970 <_free_r+0x30>
 8005962:	6063      	str	r3, [r4, #4]
 8005964:	6014      	str	r4, [r2, #0]
 8005966:	b003      	add	sp, #12
 8005968:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800596c:	f000 bd32 	b.w	80063d4 <__malloc_unlock>
 8005970:	42a3      	cmp	r3, r4
 8005972:	d908      	bls.n	8005986 <_free_r+0x46>
 8005974:	6825      	ldr	r5, [r4, #0]
 8005976:	1961      	adds	r1, r4, r5
 8005978:	428b      	cmp	r3, r1
 800597a:	bf01      	itttt	eq
 800597c:	6819      	ldreq	r1, [r3, #0]
 800597e:	685b      	ldreq	r3, [r3, #4]
 8005980:	1949      	addeq	r1, r1, r5
 8005982:	6021      	streq	r1, [r4, #0]
 8005984:	e7ed      	b.n	8005962 <_free_r+0x22>
 8005986:	461a      	mov	r2, r3
 8005988:	685b      	ldr	r3, [r3, #4]
 800598a:	b10b      	cbz	r3, 8005990 <_free_r+0x50>
 800598c:	42a3      	cmp	r3, r4
 800598e:	d9fa      	bls.n	8005986 <_free_r+0x46>
 8005990:	6811      	ldr	r1, [r2, #0]
 8005992:	1855      	adds	r5, r2, r1
 8005994:	42a5      	cmp	r5, r4
 8005996:	d10b      	bne.n	80059b0 <_free_r+0x70>
 8005998:	6824      	ldr	r4, [r4, #0]
 800599a:	4421      	add	r1, r4
 800599c:	1854      	adds	r4, r2, r1
 800599e:	42a3      	cmp	r3, r4
 80059a0:	6011      	str	r1, [r2, #0]
 80059a2:	d1e0      	bne.n	8005966 <_free_r+0x26>
 80059a4:	681c      	ldr	r4, [r3, #0]
 80059a6:	685b      	ldr	r3, [r3, #4]
 80059a8:	6053      	str	r3, [r2, #4]
 80059aa:	4421      	add	r1, r4
 80059ac:	6011      	str	r1, [r2, #0]
 80059ae:	e7da      	b.n	8005966 <_free_r+0x26>
 80059b0:	d902      	bls.n	80059b8 <_free_r+0x78>
 80059b2:	230c      	movs	r3, #12
 80059b4:	6003      	str	r3, [r0, #0]
 80059b6:	e7d6      	b.n	8005966 <_free_r+0x26>
 80059b8:	6825      	ldr	r5, [r4, #0]
 80059ba:	1961      	adds	r1, r4, r5
 80059bc:	428b      	cmp	r3, r1
 80059be:	bf04      	itt	eq
 80059c0:	6819      	ldreq	r1, [r3, #0]
 80059c2:	685b      	ldreq	r3, [r3, #4]
 80059c4:	6063      	str	r3, [r4, #4]
 80059c6:	bf04      	itt	eq
 80059c8:	1949      	addeq	r1, r1, r5
 80059ca:	6021      	streq	r1, [r4, #0]
 80059cc:	6054      	str	r4, [r2, #4]
 80059ce:	e7ca      	b.n	8005966 <_free_r+0x26>
 80059d0:	b003      	add	sp, #12
 80059d2:	bd30      	pop	{r4, r5, pc}
 80059d4:	20000350 	.word	0x20000350

080059d8 <sbrk_aligned>:
 80059d8:	b570      	push	{r4, r5, r6, lr}
 80059da:	4e0e      	ldr	r6, [pc, #56]	; (8005a14 <sbrk_aligned+0x3c>)
 80059dc:	460c      	mov	r4, r1
 80059de:	6831      	ldr	r1, [r6, #0]
 80059e0:	4605      	mov	r5, r0
 80059e2:	b911      	cbnz	r1, 80059ea <sbrk_aligned+0x12>
 80059e4:	f000 f9e6 	bl	8005db4 <_sbrk_r>
 80059e8:	6030      	str	r0, [r6, #0]
 80059ea:	4621      	mov	r1, r4
 80059ec:	4628      	mov	r0, r5
 80059ee:	f000 f9e1 	bl	8005db4 <_sbrk_r>
 80059f2:	1c43      	adds	r3, r0, #1
 80059f4:	d00a      	beq.n	8005a0c <sbrk_aligned+0x34>
 80059f6:	1cc4      	adds	r4, r0, #3
 80059f8:	f024 0403 	bic.w	r4, r4, #3
 80059fc:	42a0      	cmp	r0, r4
 80059fe:	d007      	beq.n	8005a10 <sbrk_aligned+0x38>
 8005a00:	1a21      	subs	r1, r4, r0
 8005a02:	4628      	mov	r0, r5
 8005a04:	f000 f9d6 	bl	8005db4 <_sbrk_r>
 8005a08:	3001      	adds	r0, #1
 8005a0a:	d101      	bne.n	8005a10 <sbrk_aligned+0x38>
 8005a0c:	f04f 34ff 	mov.w	r4, #4294967295
 8005a10:	4620      	mov	r0, r4
 8005a12:	bd70      	pop	{r4, r5, r6, pc}
 8005a14:	20000354 	.word	0x20000354

08005a18 <_malloc_r>:
 8005a18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a1c:	1ccd      	adds	r5, r1, #3
 8005a1e:	f025 0503 	bic.w	r5, r5, #3
 8005a22:	3508      	adds	r5, #8
 8005a24:	2d0c      	cmp	r5, #12
 8005a26:	bf38      	it	cc
 8005a28:	250c      	movcc	r5, #12
 8005a2a:	2d00      	cmp	r5, #0
 8005a2c:	4607      	mov	r7, r0
 8005a2e:	db01      	blt.n	8005a34 <_malloc_r+0x1c>
 8005a30:	42a9      	cmp	r1, r5
 8005a32:	d905      	bls.n	8005a40 <_malloc_r+0x28>
 8005a34:	230c      	movs	r3, #12
 8005a36:	603b      	str	r3, [r7, #0]
 8005a38:	2600      	movs	r6, #0
 8005a3a:	4630      	mov	r0, r6
 8005a3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a40:	4e2e      	ldr	r6, [pc, #184]	; (8005afc <_malloc_r+0xe4>)
 8005a42:	f000 fcc1 	bl	80063c8 <__malloc_lock>
 8005a46:	6833      	ldr	r3, [r6, #0]
 8005a48:	461c      	mov	r4, r3
 8005a4a:	bb34      	cbnz	r4, 8005a9a <_malloc_r+0x82>
 8005a4c:	4629      	mov	r1, r5
 8005a4e:	4638      	mov	r0, r7
 8005a50:	f7ff ffc2 	bl	80059d8 <sbrk_aligned>
 8005a54:	1c43      	adds	r3, r0, #1
 8005a56:	4604      	mov	r4, r0
 8005a58:	d14d      	bne.n	8005af6 <_malloc_r+0xde>
 8005a5a:	6834      	ldr	r4, [r6, #0]
 8005a5c:	4626      	mov	r6, r4
 8005a5e:	2e00      	cmp	r6, #0
 8005a60:	d140      	bne.n	8005ae4 <_malloc_r+0xcc>
 8005a62:	6823      	ldr	r3, [r4, #0]
 8005a64:	4631      	mov	r1, r6
 8005a66:	4638      	mov	r0, r7
 8005a68:	eb04 0803 	add.w	r8, r4, r3
 8005a6c:	f000 f9a2 	bl	8005db4 <_sbrk_r>
 8005a70:	4580      	cmp	r8, r0
 8005a72:	d13a      	bne.n	8005aea <_malloc_r+0xd2>
 8005a74:	6821      	ldr	r1, [r4, #0]
 8005a76:	3503      	adds	r5, #3
 8005a78:	1a6d      	subs	r5, r5, r1
 8005a7a:	f025 0503 	bic.w	r5, r5, #3
 8005a7e:	3508      	adds	r5, #8
 8005a80:	2d0c      	cmp	r5, #12
 8005a82:	bf38      	it	cc
 8005a84:	250c      	movcc	r5, #12
 8005a86:	4629      	mov	r1, r5
 8005a88:	4638      	mov	r0, r7
 8005a8a:	f7ff ffa5 	bl	80059d8 <sbrk_aligned>
 8005a8e:	3001      	adds	r0, #1
 8005a90:	d02b      	beq.n	8005aea <_malloc_r+0xd2>
 8005a92:	6823      	ldr	r3, [r4, #0]
 8005a94:	442b      	add	r3, r5
 8005a96:	6023      	str	r3, [r4, #0]
 8005a98:	e00e      	b.n	8005ab8 <_malloc_r+0xa0>
 8005a9a:	6822      	ldr	r2, [r4, #0]
 8005a9c:	1b52      	subs	r2, r2, r5
 8005a9e:	d41e      	bmi.n	8005ade <_malloc_r+0xc6>
 8005aa0:	2a0b      	cmp	r2, #11
 8005aa2:	d916      	bls.n	8005ad2 <_malloc_r+0xba>
 8005aa4:	1961      	adds	r1, r4, r5
 8005aa6:	42a3      	cmp	r3, r4
 8005aa8:	6025      	str	r5, [r4, #0]
 8005aaa:	bf18      	it	ne
 8005aac:	6059      	strne	r1, [r3, #4]
 8005aae:	6863      	ldr	r3, [r4, #4]
 8005ab0:	bf08      	it	eq
 8005ab2:	6031      	streq	r1, [r6, #0]
 8005ab4:	5162      	str	r2, [r4, r5]
 8005ab6:	604b      	str	r3, [r1, #4]
 8005ab8:	4638      	mov	r0, r7
 8005aba:	f104 060b 	add.w	r6, r4, #11
 8005abe:	f000 fc89 	bl	80063d4 <__malloc_unlock>
 8005ac2:	f026 0607 	bic.w	r6, r6, #7
 8005ac6:	1d23      	adds	r3, r4, #4
 8005ac8:	1af2      	subs	r2, r6, r3
 8005aca:	d0b6      	beq.n	8005a3a <_malloc_r+0x22>
 8005acc:	1b9b      	subs	r3, r3, r6
 8005ace:	50a3      	str	r3, [r4, r2]
 8005ad0:	e7b3      	b.n	8005a3a <_malloc_r+0x22>
 8005ad2:	6862      	ldr	r2, [r4, #4]
 8005ad4:	42a3      	cmp	r3, r4
 8005ad6:	bf0c      	ite	eq
 8005ad8:	6032      	streq	r2, [r6, #0]
 8005ada:	605a      	strne	r2, [r3, #4]
 8005adc:	e7ec      	b.n	8005ab8 <_malloc_r+0xa0>
 8005ade:	4623      	mov	r3, r4
 8005ae0:	6864      	ldr	r4, [r4, #4]
 8005ae2:	e7b2      	b.n	8005a4a <_malloc_r+0x32>
 8005ae4:	4634      	mov	r4, r6
 8005ae6:	6876      	ldr	r6, [r6, #4]
 8005ae8:	e7b9      	b.n	8005a5e <_malloc_r+0x46>
 8005aea:	230c      	movs	r3, #12
 8005aec:	603b      	str	r3, [r7, #0]
 8005aee:	4638      	mov	r0, r7
 8005af0:	f000 fc70 	bl	80063d4 <__malloc_unlock>
 8005af4:	e7a1      	b.n	8005a3a <_malloc_r+0x22>
 8005af6:	6025      	str	r5, [r4, #0]
 8005af8:	e7de      	b.n	8005ab8 <_malloc_r+0xa0>
 8005afa:	bf00      	nop
 8005afc:	20000350 	.word	0x20000350

08005b00 <__sfputc_r>:
 8005b00:	6893      	ldr	r3, [r2, #8]
 8005b02:	3b01      	subs	r3, #1
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	b410      	push	{r4}
 8005b08:	6093      	str	r3, [r2, #8]
 8005b0a:	da08      	bge.n	8005b1e <__sfputc_r+0x1e>
 8005b0c:	6994      	ldr	r4, [r2, #24]
 8005b0e:	42a3      	cmp	r3, r4
 8005b10:	db01      	blt.n	8005b16 <__sfputc_r+0x16>
 8005b12:	290a      	cmp	r1, #10
 8005b14:	d103      	bne.n	8005b1e <__sfputc_r+0x1e>
 8005b16:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005b1a:	f000 b95b 	b.w	8005dd4 <__swbuf_r>
 8005b1e:	6813      	ldr	r3, [r2, #0]
 8005b20:	1c58      	adds	r0, r3, #1
 8005b22:	6010      	str	r0, [r2, #0]
 8005b24:	7019      	strb	r1, [r3, #0]
 8005b26:	4608      	mov	r0, r1
 8005b28:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005b2c:	4770      	bx	lr

08005b2e <__sfputs_r>:
 8005b2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b30:	4606      	mov	r6, r0
 8005b32:	460f      	mov	r7, r1
 8005b34:	4614      	mov	r4, r2
 8005b36:	18d5      	adds	r5, r2, r3
 8005b38:	42ac      	cmp	r4, r5
 8005b3a:	d101      	bne.n	8005b40 <__sfputs_r+0x12>
 8005b3c:	2000      	movs	r0, #0
 8005b3e:	e007      	b.n	8005b50 <__sfputs_r+0x22>
 8005b40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b44:	463a      	mov	r2, r7
 8005b46:	4630      	mov	r0, r6
 8005b48:	f7ff ffda 	bl	8005b00 <__sfputc_r>
 8005b4c:	1c43      	adds	r3, r0, #1
 8005b4e:	d1f3      	bne.n	8005b38 <__sfputs_r+0xa>
 8005b50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005b54 <_vfiprintf_r>:
 8005b54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b58:	460d      	mov	r5, r1
 8005b5a:	b09d      	sub	sp, #116	; 0x74
 8005b5c:	4614      	mov	r4, r2
 8005b5e:	4698      	mov	r8, r3
 8005b60:	4606      	mov	r6, r0
 8005b62:	b118      	cbz	r0, 8005b6c <_vfiprintf_r+0x18>
 8005b64:	6983      	ldr	r3, [r0, #24]
 8005b66:	b90b      	cbnz	r3, 8005b6c <_vfiprintf_r+0x18>
 8005b68:	f000 fb16 	bl	8006198 <__sinit>
 8005b6c:	4b89      	ldr	r3, [pc, #548]	; (8005d94 <_vfiprintf_r+0x240>)
 8005b6e:	429d      	cmp	r5, r3
 8005b70:	d11b      	bne.n	8005baa <_vfiprintf_r+0x56>
 8005b72:	6875      	ldr	r5, [r6, #4]
 8005b74:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005b76:	07d9      	lsls	r1, r3, #31
 8005b78:	d405      	bmi.n	8005b86 <_vfiprintf_r+0x32>
 8005b7a:	89ab      	ldrh	r3, [r5, #12]
 8005b7c:	059a      	lsls	r2, r3, #22
 8005b7e:	d402      	bmi.n	8005b86 <_vfiprintf_r+0x32>
 8005b80:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005b82:	f000 fba7 	bl	80062d4 <__retarget_lock_acquire_recursive>
 8005b86:	89ab      	ldrh	r3, [r5, #12]
 8005b88:	071b      	lsls	r3, r3, #28
 8005b8a:	d501      	bpl.n	8005b90 <_vfiprintf_r+0x3c>
 8005b8c:	692b      	ldr	r3, [r5, #16]
 8005b8e:	b9eb      	cbnz	r3, 8005bcc <_vfiprintf_r+0x78>
 8005b90:	4629      	mov	r1, r5
 8005b92:	4630      	mov	r0, r6
 8005b94:	f000 f970 	bl	8005e78 <__swsetup_r>
 8005b98:	b1c0      	cbz	r0, 8005bcc <_vfiprintf_r+0x78>
 8005b9a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005b9c:	07dc      	lsls	r4, r3, #31
 8005b9e:	d50e      	bpl.n	8005bbe <_vfiprintf_r+0x6a>
 8005ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ba4:	b01d      	add	sp, #116	; 0x74
 8005ba6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005baa:	4b7b      	ldr	r3, [pc, #492]	; (8005d98 <_vfiprintf_r+0x244>)
 8005bac:	429d      	cmp	r5, r3
 8005bae:	d101      	bne.n	8005bb4 <_vfiprintf_r+0x60>
 8005bb0:	68b5      	ldr	r5, [r6, #8]
 8005bb2:	e7df      	b.n	8005b74 <_vfiprintf_r+0x20>
 8005bb4:	4b79      	ldr	r3, [pc, #484]	; (8005d9c <_vfiprintf_r+0x248>)
 8005bb6:	429d      	cmp	r5, r3
 8005bb8:	bf08      	it	eq
 8005bba:	68f5      	ldreq	r5, [r6, #12]
 8005bbc:	e7da      	b.n	8005b74 <_vfiprintf_r+0x20>
 8005bbe:	89ab      	ldrh	r3, [r5, #12]
 8005bc0:	0598      	lsls	r0, r3, #22
 8005bc2:	d4ed      	bmi.n	8005ba0 <_vfiprintf_r+0x4c>
 8005bc4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005bc6:	f000 fb86 	bl	80062d6 <__retarget_lock_release_recursive>
 8005bca:	e7e9      	b.n	8005ba0 <_vfiprintf_r+0x4c>
 8005bcc:	2300      	movs	r3, #0
 8005bce:	9309      	str	r3, [sp, #36]	; 0x24
 8005bd0:	2320      	movs	r3, #32
 8005bd2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005bd6:	f8cd 800c 	str.w	r8, [sp, #12]
 8005bda:	2330      	movs	r3, #48	; 0x30
 8005bdc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005da0 <_vfiprintf_r+0x24c>
 8005be0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005be4:	f04f 0901 	mov.w	r9, #1
 8005be8:	4623      	mov	r3, r4
 8005bea:	469a      	mov	sl, r3
 8005bec:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005bf0:	b10a      	cbz	r2, 8005bf6 <_vfiprintf_r+0xa2>
 8005bf2:	2a25      	cmp	r2, #37	; 0x25
 8005bf4:	d1f9      	bne.n	8005bea <_vfiprintf_r+0x96>
 8005bf6:	ebba 0b04 	subs.w	fp, sl, r4
 8005bfa:	d00b      	beq.n	8005c14 <_vfiprintf_r+0xc0>
 8005bfc:	465b      	mov	r3, fp
 8005bfe:	4622      	mov	r2, r4
 8005c00:	4629      	mov	r1, r5
 8005c02:	4630      	mov	r0, r6
 8005c04:	f7ff ff93 	bl	8005b2e <__sfputs_r>
 8005c08:	3001      	adds	r0, #1
 8005c0a:	f000 80aa 	beq.w	8005d62 <_vfiprintf_r+0x20e>
 8005c0e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005c10:	445a      	add	r2, fp
 8005c12:	9209      	str	r2, [sp, #36]	; 0x24
 8005c14:	f89a 3000 	ldrb.w	r3, [sl]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	f000 80a2 	beq.w	8005d62 <_vfiprintf_r+0x20e>
 8005c1e:	2300      	movs	r3, #0
 8005c20:	f04f 32ff 	mov.w	r2, #4294967295
 8005c24:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005c28:	f10a 0a01 	add.w	sl, sl, #1
 8005c2c:	9304      	str	r3, [sp, #16]
 8005c2e:	9307      	str	r3, [sp, #28]
 8005c30:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005c34:	931a      	str	r3, [sp, #104]	; 0x68
 8005c36:	4654      	mov	r4, sl
 8005c38:	2205      	movs	r2, #5
 8005c3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c3e:	4858      	ldr	r0, [pc, #352]	; (8005da0 <_vfiprintf_r+0x24c>)
 8005c40:	f7fa fb06 	bl	8000250 <memchr>
 8005c44:	9a04      	ldr	r2, [sp, #16]
 8005c46:	b9d8      	cbnz	r0, 8005c80 <_vfiprintf_r+0x12c>
 8005c48:	06d1      	lsls	r1, r2, #27
 8005c4a:	bf44      	itt	mi
 8005c4c:	2320      	movmi	r3, #32
 8005c4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005c52:	0713      	lsls	r3, r2, #28
 8005c54:	bf44      	itt	mi
 8005c56:	232b      	movmi	r3, #43	; 0x2b
 8005c58:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005c5c:	f89a 3000 	ldrb.w	r3, [sl]
 8005c60:	2b2a      	cmp	r3, #42	; 0x2a
 8005c62:	d015      	beq.n	8005c90 <_vfiprintf_r+0x13c>
 8005c64:	9a07      	ldr	r2, [sp, #28]
 8005c66:	4654      	mov	r4, sl
 8005c68:	2000      	movs	r0, #0
 8005c6a:	f04f 0c0a 	mov.w	ip, #10
 8005c6e:	4621      	mov	r1, r4
 8005c70:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005c74:	3b30      	subs	r3, #48	; 0x30
 8005c76:	2b09      	cmp	r3, #9
 8005c78:	d94e      	bls.n	8005d18 <_vfiprintf_r+0x1c4>
 8005c7a:	b1b0      	cbz	r0, 8005caa <_vfiprintf_r+0x156>
 8005c7c:	9207      	str	r2, [sp, #28]
 8005c7e:	e014      	b.n	8005caa <_vfiprintf_r+0x156>
 8005c80:	eba0 0308 	sub.w	r3, r0, r8
 8005c84:	fa09 f303 	lsl.w	r3, r9, r3
 8005c88:	4313      	orrs	r3, r2
 8005c8a:	9304      	str	r3, [sp, #16]
 8005c8c:	46a2      	mov	sl, r4
 8005c8e:	e7d2      	b.n	8005c36 <_vfiprintf_r+0xe2>
 8005c90:	9b03      	ldr	r3, [sp, #12]
 8005c92:	1d19      	adds	r1, r3, #4
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	9103      	str	r1, [sp, #12]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	bfbb      	ittet	lt
 8005c9c:	425b      	neglt	r3, r3
 8005c9e:	f042 0202 	orrlt.w	r2, r2, #2
 8005ca2:	9307      	strge	r3, [sp, #28]
 8005ca4:	9307      	strlt	r3, [sp, #28]
 8005ca6:	bfb8      	it	lt
 8005ca8:	9204      	strlt	r2, [sp, #16]
 8005caa:	7823      	ldrb	r3, [r4, #0]
 8005cac:	2b2e      	cmp	r3, #46	; 0x2e
 8005cae:	d10c      	bne.n	8005cca <_vfiprintf_r+0x176>
 8005cb0:	7863      	ldrb	r3, [r4, #1]
 8005cb2:	2b2a      	cmp	r3, #42	; 0x2a
 8005cb4:	d135      	bne.n	8005d22 <_vfiprintf_r+0x1ce>
 8005cb6:	9b03      	ldr	r3, [sp, #12]
 8005cb8:	1d1a      	adds	r2, r3, #4
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	9203      	str	r2, [sp, #12]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	bfb8      	it	lt
 8005cc2:	f04f 33ff 	movlt.w	r3, #4294967295
 8005cc6:	3402      	adds	r4, #2
 8005cc8:	9305      	str	r3, [sp, #20]
 8005cca:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005db0 <_vfiprintf_r+0x25c>
 8005cce:	7821      	ldrb	r1, [r4, #0]
 8005cd0:	2203      	movs	r2, #3
 8005cd2:	4650      	mov	r0, sl
 8005cd4:	f7fa fabc 	bl	8000250 <memchr>
 8005cd8:	b140      	cbz	r0, 8005cec <_vfiprintf_r+0x198>
 8005cda:	2340      	movs	r3, #64	; 0x40
 8005cdc:	eba0 000a 	sub.w	r0, r0, sl
 8005ce0:	fa03 f000 	lsl.w	r0, r3, r0
 8005ce4:	9b04      	ldr	r3, [sp, #16]
 8005ce6:	4303      	orrs	r3, r0
 8005ce8:	3401      	adds	r4, #1
 8005cea:	9304      	str	r3, [sp, #16]
 8005cec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005cf0:	482c      	ldr	r0, [pc, #176]	; (8005da4 <_vfiprintf_r+0x250>)
 8005cf2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005cf6:	2206      	movs	r2, #6
 8005cf8:	f7fa faaa 	bl	8000250 <memchr>
 8005cfc:	2800      	cmp	r0, #0
 8005cfe:	d03f      	beq.n	8005d80 <_vfiprintf_r+0x22c>
 8005d00:	4b29      	ldr	r3, [pc, #164]	; (8005da8 <_vfiprintf_r+0x254>)
 8005d02:	bb1b      	cbnz	r3, 8005d4c <_vfiprintf_r+0x1f8>
 8005d04:	9b03      	ldr	r3, [sp, #12]
 8005d06:	3307      	adds	r3, #7
 8005d08:	f023 0307 	bic.w	r3, r3, #7
 8005d0c:	3308      	adds	r3, #8
 8005d0e:	9303      	str	r3, [sp, #12]
 8005d10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d12:	443b      	add	r3, r7
 8005d14:	9309      	str	r3, [sp, #36]	; 0x24
 8005d16:	e767      	b.n	8005be8 <_vfiprintf_r+0x94>
 8005d18:	fb0c 3202 	mla	r2, ip, r2, r3
 8005d1c:	460c      	mov	r4, r1
 8005d1e:	2001      	movs	r0, #1
 8005d20:	e7a5      	b.n	8005c6e <_vfiprintf_r+0x11a>
 8005d22:	2300      	movs	r3, #0
 8005d24:	3401      	adds	r4, #1
 8005d26:	9305      	str	r3, [sp, #20]
 8005d28:	4619      	mov	r1, r3
 8005d2a:	f04f 0c0a 	mov.w	ip, #10
 8005d2e:	4620      	mov	r0, r4
 8005d30:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005d34:	3a30      	subs	r2, #48	; 0x30
 8005d36:	2a09      	cmp	r2, #9
 8005d38:	d903      	bls.n	8005d42 <_vfiprintf_r+0x1ee>
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d0c5      	beq.n	8005cca <_vfiprintf_r+0x176>
 8005d3e:	9105      	str	r1, [sp, #20]
 8005d40:	e7c3      	b.n	8005cca <_vfiprintf_r+0x176>
 8005d42:	fb0c 2101 	mla	r1, ip, r1, r2
 8005d46:	4604      	mov	r4, r0
 8005d48:	2301      	movs	r3, #1
 8005d4a:	e7f0      	b.n	8005d2e <_vfiprintf_r+0x1da>
 8005d4c:	ab03      	add	r3, sp, #12
 8005d4e:	9300      	str	r3, [sp, #0]
 8005d50:	462a      	mov	r2, r5
 8005d52:	4b16      	ldr	r3, [pc, #88]	; (8005dac <_vfiprintf_r+0x258>)
 8005d54:	a904      	add	r1, sp, #16
 8005d56:	4630      	mov	r0, r6
 8005d58:	f7fd ffca 	bl	8003cf0 <_printf_float>
 8005d5c:	4607      	mov	r7, r0
 8005d5e:	1c78      	adds	r0, r7, #1
 8005d60:	d1d6      	bne.n	8005d10 <_vfiprintf_r+0x1bc>
 8005d62:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005d64:	07d9      	lsls	r1, r3, #31
 8005d66:	d405      	bmi.n	8005d74 <_vfiprintf_r+0x220>
 8005d68:	89ab      	ldrh	r3, [r5, #12]
 8005d6a:	059a      	lsls	r2, r3, #22
 8005d6c:	d402      	bmi.n	8005d74 <_vfiprintf_r+0x220>
 8005d6e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005d70:	f000 fab1 	bl	80062d6 <__retarget_lock_release_recursive>
 8005d74:	89ab      	ldrh	r3, [r5, #12]
 8005d76:	065b      	lsls	r3, r3, #25
 8005d78:	f53f af12 	bmi.w	8005ba0 <_vfiprintf_r+0x4c>
 8005d7c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005d7e:	e711      	b.n	8005ba4 <_vfiprintf_r+0x50>
 8005d80:	ab03      	add	r3, sp, #12
 8005d82:	9300      	str	r3, [sp, #0]
 8005d84:	462a      	mov	r2, r5
 8005d86:	4b09      	ldr	r3, [pc, #36]	; (8005dac <_vfiprintf_r+0x258>)
 8005d88:	a904      	add	r1, sp, #16
 8005d8a:	4630      	mov	r0, r6
 8005d8c:	f7fe fa54 	bl	8004238 <_printf_i>
 8005d90:	e7e4      	b.n	8005d5c <_vfiprintf_r+0x208>
 8005d92:	bf00      	nop
 8005d94:	080068c8 	.word	0x080068c8
 8005d98:	080068e8 	.word	0x080068e8
 8005d9c:	080068a8 	.word	0x080068a8
 8005da0:	08006894 	.word	0x08006894
 8005da4:	0800689e 	.word	0x0800689e
 8005da8:	08003cf1 	.word	0x08003cf1
 8005dac:	08005b2f 	.word	0x08005b2f
 8005db0:	0800689a 	.word	0x0800689a

08005db4 <_sbrk_r>:
 8005db4:	b538      	push	{r3, r4, r5, lr}
 8005db6:	4d06      	ldr	r5, [pc, #24]	; (8005dd0 <_sbrk_r+0x1c>)
 8005db8:	2300      	movs	r3, #0
 8005dba:	4604      	mov	r4, r0
 8005dbc:	4608      	mov	r0, r1
 8005dbe:	602b      	str	r3, [r5, #0]
 8005dc0:	f7fb fbc0 	bl	8001544 <_sbrk>
 8005dc4:	1c43      	adds	r3, r0, #1
 8005dc6:	d102      	bne.n	8005dce <_sbrk_r+0x1a>
 8005dc8:	682b      	ldr	r3, [r5, #0]
 8005dca:	b103      	cbz	r3, 8005dce <_sbrk_r+0x1a>
 8005dcc:	6023      	str	r3, [r4, #0]
 8005dce:	bd38      	pop	{r3, r4, r5, pc}
 8005dd0:	2000035c 	.word	0x2000035c

08005dd4 <__swbuf_r>:
 8005dd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005dd6:	460e      	mov	r6, r1
 8005dd8:	4614      	mov	r4, r2
 8005dda:	4605      	mov	r5, r0
 8005ddc:	b118      	cbz	r0, 8005de6 <__swbuf_r+0x12>
 8005dde:	6983      	ldr	r3, [r0, #24]
 8005de0:	b90b      	cbnz	r3, 8005de6 <__swbuf_r+0x12>
 8005de2:	f000 f9d9 	bl	8006198 <__sinit>
 8005de6:	4b21      	ldr	r3, [pc, #132]	; (8005e6c <__swbuf_r+0x98>)
 8005de8:	429c      	cmp	r4, r3
 8005dea:	d12b      	bne.n	8005e44 <__swbuf_r+0x70>
 8005dec:	686c      	ldr	r4, [r5, #4]
 8005dee:	69a3      	ldr	r3, [r4, #24]
 8005df0:	60a3      	str	r3, [r4, #8]
 8005df2:	89a3      	ldrh	r3, [r4, #12]
 8005df4:	071a      	lsls	r2, r3, #28
 8005df6:	d52f      	bpl.n	8005e58 <__swbuf_r+0x84>
 8005df8:	6923      	ldr	r3, [r4, #16]
 8005dfa:	b36b      	cbz	r3, 8005e58 <__swbuf_r+0x84>
 8005dfc:	6923      	ldr	r3, [r4, #16]
 8005dfe:	6820      	ldr	r0, [r4, #0]
 8005e00:	1ac0      	subs	r0, r0, r3
 8005e02:	6963      	ldr	r3, [r4, #20]
 8005e04:	b2f6      	uxtb	r6, r6
 8005e06:	4283      	cmp	r3, r0
 8005e08:	4637      	mov	r7, r6
 8005e0a:	dc04      	bgt.n	8005e16 <__swbuf_r+0x42>
 8005e0c:	4621      	mov	r1, r4
 8005e0e:	4628      	mov	r0, r5
 8005e10:	f000 f92e 	bl	8006070 <_fflush_r>
 8005e14:	bb30      	cbnz	r0, 8005e64 <__swbuf_r+0x90>
 8005e16:	68a3      	ldr	r3, [r4, #8]
 8005e18:	3b01      	subs	r3, #1
 8005e1a:	60a3      	str	r3, [r4, #8]
 8005e1c:	6823      	ldr	r3, [r4, #0]
 8005e1e:	1c5a      	adds	r2, r3, #1
 8005e20:	6022      	str	r2, [r4, #0]
 8005e22:	701e      	strb	r6, [r3, #0]
 8005e24:	6963      	ldr	r3, [r4, #20]
 8005e26:	3001      	adds	r0, #1
 8005e28:	4283      	cmp	r3, r0
 8005e2a:	d004      	beq.n	8005e36 <__swbuf_r+0x62>
 8005e2c:	89a3      	ldrh	r3, [r4, #12]
 8005e2e:	07db      	lsls	r3, r3, #31
 8005e30:	d506      	bpl.n	8005e40 <__swbuf_r+0x6c>
 8005e32:	2e0a      	cmp	r6, #10
 8005e34:	d104      	bne.n	8005e40 <__swbuf_r+0x6c>
 8005e36:	4621      	mov	r1, r4
 8005e38:	4628      	mov	r0, r5
 8005e3a:	f000 f919 	bl	8006070 <_fflush_r>
 8005e3e:	b988      	cbnz	r0, 8005e64 <__swbuf_r+0x90>
 8005e40:	4638      	mov	r0, r7
 8005e42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e44:	4b0a      	ldr	r3, [pc, #40]	; (8005e70 <__swbuf_r+0x9c>)
 8005e46:	429c      	cmp	r4, r3
 8005e48:	d101      	bne.n	8005e4e <__swbuf_r+0x7a>
 8005e4a:	68ac      	ldr	r4, [r5, #8]
 8005e4c:	e7cf      	b.n	8005dee <__swbuf_r+0x1a>
 8005e4e:	4b09      	ldr	r3, [pc, #36]	; (8005e74 <__swbuf_r+0xa0>)
 8005e50:	429c      	cmp	r4, r3
 8005e52:	bf08      	it	eq
 8005e54:	68ec      	ldreq	r4, [r5, #12]
 8005e56:	e7ca      	b.n	8005dee <__swbuf_r+0x1a>
 8005e58:	4621      	mov	r1, r4
 8005e5a:	4628      	mov	r0, r5
 8005e5c:	f000 f80c 	bl	8005e78 <__swsetup_r>
 8005e60:	2800      	cmp	r0, #0
 8005e62:	d0cb      	beq.n	8005dfc <__swbuf_r+0x28>
 8005e64:	f04f 37ff 	mov.w	r7, #4294967295
 8005e68:	e7ea      	b.n	8005e40 <__swbuf_r+0x6c>
 8005e6a:	bf00      	nop
 8005e6c:	080068c8 	.word	0x080068c8
 8005e70:	080068e8 	.word	0x080068e8
 8005e74:	080068a8 	.word	0x080068a8

08005e78 <__swsetup_r>:
 8005e78:	4b32      	ldr	r3, [pc, #200]	; (8005f44 <__swsetup_r+0xcc>)
 8005e7a:	b570      	push	{r4, r5, r6, lr}
 8005e7c:	681d      	ldr	r5, [r3, #0]
 8005e7e:	4606      	mov	r6, r0
 8005e80:	460c      	mov	r4, r1
 8005e82:	b125      	cbz	r5, 8005e8e <__swsetup_r+0x16>
 8005e84:	69ab      	ldr	r3, [r5, #24]
 8005e86:	b913      	cbnz	r3, 8005e8e <__swsetup_r+0x16>
 8005e88:	4628      	mov	r0, r5
 8005e8a:	f000 f985 	bl	8006198 <__sinit>
 8005e8e:	4b2e      	ldr	r3, [pc, #184]	; (8005f48 <__swsetup_r+0xd0>)
 8005e90:	429c      	cmp	r4, r3
 8005e92:	d10f      	bne.n	8005eb4 <__swsetup_r+0x3c>
 8005e94:	686c      	ldr	r4, [r5, #4]
 8005e96:	89a3      	ldrh	r3, [r4, #12]
 8005e98:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005e9c:	0719      	lsls	r1, r3, #28
 8005e9e:	d42c      	bmi.n	8005efa <__swsetup_r+0x82>
 8005ea0:	06dd      	lsls	r5, r3, #27
 8005ea2:	d411      	bmi.n	8005ec8 <__swsetup_r+0x50>
 8005ea4:	2309      	movs	r3, #9
 8005ea6:	6033      	str	r3, [r6, #0]
 8005ea8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005eac:	81a3      	strh	r3, [r4, #12]
 8005eae:	f04f 30ff 	mov.w	r0, #4294967295
 8005eb2:	e03e      	b.n	8005f32 <__swsetup_r+0xba>
 8005eb4:	4b25      	ldr	r3, [pc, #148]	; (8005f4c <__swsetup_r+0xd4>)
 8005eb6:	429c      	cmp	r4, r3
 8005eb8:	d101      	bne.n	8005ebe <__swsetup_r+0x46>
 8005eba:	68ac      	ldr	r4, [r5, #8]
 8005ebc:	e7eb      	b.n	8005e96 <__swsetup_r+0x1e>
 8005ebe:	4b24      	ldr	r3, [pc, #144]	; (8005f50 <__swsetup_r+0xd8>)
 8005ec0:	429c      	cmp	r4, r3
 8005ec2:	bf08      	it	eq
 8005ec4:	68ec      	ldreq	r4, [r5, #12]
 8005ec6:	e7e6      	b.n	8005e96 <__swsetup_r+0x1e>
 8005ec8:	0758      	lsls	r0, r3, #29
 8005eca:	d512      	bpl.n	8005ef2 <__swsetup_r+0x7a>
 8005ecc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005ece:	b141      	cbz	r1, 8005ee2 <__swsetup_r+0x6a>
 8005ed0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005ed4:	4299      	cmp	r1, r3
 8005ed6:	d002      	beq.n	8005ede <__swsetup_r+0x66>
 8005ed8:	4630      	mov	r0, r6
 8005eda:	f7ff fd31 	bl	8005940 <_free_r>
 8005ede:	2300      	movs	r3, #0
 8005ee0:	6363      	str	r3, [r4, #52]	; 0x34
 8005ee2:	89a3      	ldrh	r3, [r4, #12]
 8005ee4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005ee8:	81a3      	strh	r3, [r4, #12]
 8005eea:	2300      	movs	r3, #0
 8005eec:	6063      	str	r3, [r4, #4]
 8005eee:	6923      	ldr	r3, [r4, #16]
 8005ef0:	6023      	str	r3, [r4, #0]
 8005ef2:	89a3      	ldrh	r3, [r4, #12]
 8005ef4:	f043 0308 	orr.w	r3, r3, #8
 8005ef8:	81a3      	strh	r3, [r4, #12]
 8005efa:	6923      	ldr	r3, [r4, #16]
 8005efc:	b94b      	cbnz	r3, 8005f12 <__swsetup_r+0x9a>
 8005efe:	89a3      	ldrh	r3, [r4, #12]
 8005f00:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005f04:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f08:	d003      	beq.n	8005f12 <__swsetup_r+0x9a>
 8005f0a:	4621      	mov	r1, r4
 8005f0c:	4630      	mov	r0, r6
 8005f0e:	f000 fa09 	bl	8006324 <__smakebuf_r>
 8005f12:	89a0      	ldrh	r0, [r4, #12]
 8005f14:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005f18:	f010 0301 	ands.w	r3, r0, #1
 8005f1c:	d00a      	beq.n	8005f34 <__swsetup_r+0xbc>
 8005f1e:	2300      	movs	r3, #0
 8005f20:	60a3      	str	r3, [r4, #8]
 8005f22:	6963      	ldr	r3, [r4, #20]
 8005f24:	425b      	negs	r3, r3
 8005f26:	61a3      	str	r3, [r4, #24]
 8005f28:	6923      	ldr	r3, [r4, #16]
 8005f2a:	b943      	cbnz	r3, 8005f3e <__swsetup_r+0xc6>
 8005f2c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005f30:	d1ba      	bne.n	8005ea8 <__swsetup_r+0x30>
 8005f32:	bd70      	pop	{r4, r5, r6, pc}
 8005f34:	0781      	lsls	r1, r0, #30
 8005f36:	bf58      	it	pl
 8005f38:	6963      	ldrpl	r3, [r4, #20]
 8005f3a:	60a3      	str	r3, [r4, #8]
 8005f3c:	e7f4      	b.n	8005f28 <__swsetup_r+0xb0>
 8005f3e:	2000      	movs	r0, #0
 8005f40:	e7f7      	b.n	8005f32 <__swsetup_r+0xba>
 8005f42:	bf00      	nop
 8005f44:	2000000c 	.word	0x2000000c
 8005f48:	080068c8 	.word	0x080068c8
 8005f4c:	080068e8 	.word	0x080068e8
 8005f50:	080068a8 	.word	0x080068a8

08005f54 <abort>:
 8005f54:	b508      	push	{r3, lr}
 8005f56:	2006      	movs	r0, #6
 8005f58:	f000 fa6a 	bl	8006430 <raise>
 8005f5c:	2001      	movs	r0, #1
 8005f5e:	f7fb fa79 	bl	8001454 <_exit>
	...

08005f64 <__sflush_r>:
 8005f64:	898a      	ldrh	r2, [r1, #12]
 8005f66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f6a:	4605      	mov	r5, r0
 8005f6c:	0710      	lsls	r0, r2, #28
 8005f6e:	460c      	mov	r4, r1
 8005f70:	d458      	bmi.n	8006024 <__sflush_r+0xc0>
 8005f72:	684b      	ldr	r3, [r1, #4]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	dc05      	bgt.n	8005f84 <__sflush_r+0x20>
 8005f78:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	dc02      	bgt.n	8005f84 <__sflush_r+0x20>
 8005f7e:	2000      	movs	r0, #0
 8005f80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f84:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005f86:	2e00      	cmp	r6, #0
 8005f88:	d0f9      	beq.n	8005f7e <__sflush_r+0x1a>
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005f90:	682f      	ldr	r7, [r5, #0]
 8005f92:	602b      	str	r3, [r5, #0]
 8005f94:	d032      	beq.n	8005ffc <__sflush_r+0x98>
 8005f96:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005f98:	89a3      	ldrh	r3, [r4, #12]
 8005f9a:	075a      	lsls	r2, r3, #29
 8005f9c:	d505      	bpl.n	8005faa <__sflush_r+0x46>
 8005f9e:	6863      	ldr	r3, [r4, #4]
 8005fa0:	1ac0      	subs	r0, r0, r3
 8005fa2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005fa4:	b10b      	cbz	r3, 8005faa <__sflush_r+0x46>
 8005fa6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005fa8:	1ac0      	subs	r0, r0, r3
 8005faa:	2300      	movs	r3, #0
 8005fac:	4602      	mov	r2, r0
 8005fae:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005fb0:	6a21      	ldr	r1, [r4, #32]
 8005fb2:	4628      	mov	r0, r5
 8005fb4:	47b0      	blx	r6
 8005fb6:	1c43      	adds	r3, r0, #1
 8005fb8:	89a3      	ldrh	r3, [r4, #12]
 8005fba:	d106      	bne.n	8005fca <__sflush_r+0x66>
 8005fbc:	6829      	ldr	r1, [r5, #0]
 8005fbe:	291d      	cmp	r1, #29
 8005fc0:	d82c      	bhi.n	800601c <__sflush_r+0xb8>
 8005fc2:	4a2a      	ldr	r2, [pc, #168]	; (800606c <__sflush_r+0x108>)
 8005fc4:	40ca      	lsrs	r2, r1
 8005fc6:	07d6      	lsls	r6, r2, #31
 8005fc8:	d528      	bpl.n	800601c <__sflush_r+0xb8>
 8005fca:	2200      	movs	r2, #0
 8005fcc:	6062      	str	r2, [r4, #4]
 8005fce:	04d9      	lsls	r1, r3, #19
 8005fd0:	6922      	ldr	r2, [r4, #16]
 8005fd2:	6022      	str	r2, [r4, #0]
 8005fd4:	d504      	bpl.n	8005fe0 <__sflush_r+0x7c>
 8005fd6:	1c42      	adds	r2, r0, #1
 8005fd8:	d101      	bne.n	8005fde <__sflush_r+0x7a>
 8005fda:	682b      	ldr	r3, [r5, #0]
 8005fdc:	b903      	cbnz	r3, 8005fe0 <__sflush_r+0x7c>
 8005fde:	6560      	str	r0, [r4, #84]	; 0x54
 8005fe0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005fe2:	602f      	str	r7, [r5, #0]
 8005fe4:	2900      	cmp	r1, #0
 8005fe6:	d0ca      	beq.n	8005f7e <__sflush_r+0x1a>
 8005fe8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005fec:	4299      	cmp	r1, r3
 8005fee:	d002      	beq.n	8005ff6 <__sflush_r+0x92>
 8005ff0:	4628      	mov	r0, r5
 8005ff2:	f7ff fca5 	bl	8005940 <_free_r>
 8005ff6:	2000      	movs	r0, #0
 8005ff8:	6360      	str	r0, [r4, #52]	; 0x34
 8005ffa:	e7c1      	b.n	8005f80 <__sflush_r+0x1c>
 8005ffc:	6a21      	ldr	r1, [r4, #32]
 8005ffe:	2301      	movs	r3, #1
 8006000:	4628      	mov	r0, r5
 8006002:	47b0      	blx	r6
 8006004:	1c41      	adds	r1, r0, #1
 8006006:	d1c7      	bne.n	8005f98 <__sflush_r+0x34>
 8006008:	682b      	ldr	r3, [r5, #0]
 800600a:	2b00      	cmp	r3, #0
 800600c:	d0c4      	beq.n	8005f98 <__sflush_r+0x34>
 800600e:	2b1d      	cmp	r3, #29
 8006010:	d001      	beq.n	8006016 <__sflush_r+0xb2>
 8006012:	2b16      	cmp	r3, #22
 8006014:	d101      	bne.n	800601a <__sflush_r+0xb6>
 8006016:	602f      	str	r7, [r5, #0]
 8006018:	e7b1      	b.n	8005f7e <__sflush_r+0x1a>
 800601a:	89a3      	ldrh	r3, [r4, #12]
 800601c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006020:	81a3      	strh	r3, [r4, #12]
 8006022:	e7ad      	b.n	8005f80 <__sflush_r+0x1c>
 8006024:	690f      	ldr	r7, [r1, #16]
 8006026:	2f00      	cmp	r7, #0
 8006028:	d0a9      	beq.n	8005f7e <__sflush_r+0x1a>
 800602a:	0793      	lsls	r3, r2, #30
 800602c:	680e      	ldr	r6, [r1, #0]
 800602e:	bf08      	it	eq
 8006030:	694b      	ldreq	r3, [r1, #20]
 8006032:	600f      	str	r7, [r1, #0]
 8006034:	bf18      	it	ne
 8006036:	2300      	movne	r3, #0
 8006038:	eba6 0807 	sub.w	r8, r6, r7
 800603c:	608b      	str	r3, [r1, #8]
 800603e:	f1b8 0f00 	cmp.w	r8, #0
 8006042:	dd9c      	ble.n	8005f7e <__sflush_r+0x1a>
 8006044:	6a21      	ldr	r1, [r4, #32]
 8006046:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006048:	4643      	mov	r3, r8
 800604a:	463a      	mov	r2, r7
 800604c:	4628      	mov	r0, r5
 800604e:	47b0      	blx	r6
 8006050:	2800      	cmp	r0, #0
 8006052:	dc06      	bgt.n	8006062 <__sflush_r+0xfe>
 8006054:	89a3      	ldrh	r3, [r4, #12]
 8006056:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800605a:	81a3      	strh	r3, [r4, #12]
 800605c:	f04f 30ff 	mov.w	r0, #4294967295
 8006060:	e78e      	b.n	8005f80 <__sflush_r+0x1c>
 8006062:	4407      	add	r7, r0
 8006064:	eba8 0800 	sub.w	r8, r8, r0
 8006068:	e7e9      	b.n	800603e <__sflush_r+0xda>
 800606a:	bf00      	nop
 800606c:	20400001 	.word	0x20400001

08006070 <_fflush_r>:
 8006070:	b538      	push	{r3, r4, r5, lr}
 8006072:	690b      	ldr	r3, [r1, #16]
 8006074:	4605      	mov	r5, r0
 8006076:	460c      	mov	r4, r1
 8006078:	b913      	cbnz	r3, 8006080 <_fflush_r+0x10>
 800607a:	2500      	movs	r5, #0
 800607c:	4628      	mov	r0, r5
 800607e:	bd38      	pop	{r3, r4, r5, pc}
 8006080:	b118      	cbz	r0, 800608a <_fflush_r+0x1a>
 8006082:	6983      	ldr	r3, [r0, #24]
 8006084:	b90b      	cbnz	r3, 800608a <_fflush_r+0x1a>
 8006086:	f000 f887 	bl	8006198 <__sinit>
 800608a:	4b14      	ldr	r3, [pc, #80]	; (80060dc <_fflush_r+0x6c>)
 800608c:	429c      	cmp	r4, r3
 800608e:	d11b      	bne.n	80060c8 <_fflush_r+0x58>
 8006090:	686c      	ldr	r4, [r5, #4]
 8006092:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d0ef      	beq.n	800607a <_fflush_r+0xa>
 800609a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800609c:	07d0      	lsls	r0, r2, #31
 800609e:	d404      	bmi.n	80060aa <_fflush_r+0x3a>
 80060a0:	0599      	lsls	r1, r3, #22
 80060a2:	d402      	bmi.n	80060aa <_fflush_r+0x3a>
 80060a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80060a6:	f000 f915 	bl	80062d4 <__retarget_lock_acquire_recursive>
 80060aa:	4628      	mov	r0, r5
 80060ac:	4621      	mov	r1, r4
 80060ae:	f7ff ff59 	bl	8005f64 <__sflush_r>
 80060b2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80060b4:	07da      	lsls	r2, r3, #31
 80060b6:	4605      	mov	r5, r0
 80060b8:	d4e0      	bmi.n	800607c <_fflush_r+0xc>
 80060ba:	89a3      	ldrh	r3, [r4, #12]
 80060bc:	059b      	lsls	r3, r3, #22
 80060be:	d4dd      	bmi.n	800607c <_fflush_r+0xc>
 80060c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80060c2:	f000 f908 	bl	80062d6 <__retarget_lock_release_recursive>
 80060c6:	e7d9      	b.n	800607c <_fflush_r+0xc>
 80060c8:	4b05      	ldr	r3, [pc, #20]	; (80060e0 <_fflush_r+0x70>)
 80060ca:	429c      	cmp	r4, r3
 80060cc:	d101      	bne.n	80060d2 <_fflush_r+0x62>
 80060ce:	68ac      	ldr	r4, [r5, #8]
 80060d0:	e7df      	b.n	8006092 <_fflush_r+0x22>
 80060d2:	4b04      	ldr	r3, [pc, #16]	; (80060e4 <_fflush_r+0x74>)
 80060d4:	429c      	cmp	r4, r3
 80060d6:	bf08      	it	eq
 80060d8:	68ec      	ldreq	r4, [r5, #12]
 80060da:	e7da      	b.n	8006092 <_fflush_r+0x22>
 80060dc:	080068c8 	.word	0x080068c8
 80060e0:	080068e8 	.word	0x080068e8
 80060e4:	080068a8 	.word	0x080068a8

080060e8 <std>:
 80060e8:	2300      	movs	r3, #0
 80060ea:	b510      	push	{r4, lr}
 80060ec:	4604      	mov	r4, r0
 80060ee:	e9c0 3300 	strd	r3, r3, [r0]
 80060f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80060f6:	6083      	str	r3, [r0, #8]
 80060f8:	8181      	strh	r1, [r0, #12]
 80060fa:	6643      	str	r3, [r0, #100]	; 0x64
 80060fc:	81c2      	strh	r2, [r0, #14]
 80060fe:	6183      	str	r3, [r0, #24]
 8006100:	4619      	mov	r1, r3
 8006102:	2208      	movs	r2, #8
 8006104:	305c      	adds	r0, #92	; 0x5c
 8006106:	f7fd fd4b 	bl	8003ba0 <memset>
 800610a:	4b05      	ldr	r3, [pc, #20]	; (8006120 <std+0x38>)
 800610c:	6263      	str	r3, [r4, #36]	; 0x24
 800610e:	4b05      	ldr	r3, [pc, #20]	; (8006124 <std+0x3c>)
 8006110:	62a3      	str	r3, [r4, #40]	; 0x28
 8006112:	4b05      	ldr	r3, [pc, #20]	; (8006128 <std+0x40>)
 8006114:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006116:	4b05      	ldr	r3, [pc, #20]	; (800612c <std+0x44>)
 8006118:	6224      	str	r4, [r4, #32]
 800611a:	6323      	str	r3, [r4, #48]	; 0x30
 800611c:	bd10      	pop	{r4, pc}
 800611e:	bf00      	nop
 8006120:	08006469 	.word	0x08006469
 8006124:	0800648b 	.word	0x0800648b
 8006128:	080064c3 	.word	0x080064c3
 800612c:	080064e7 	.word	0x080064e7

08006130 <_cleanup_r>:
 8006130:	4901      	ldr	r1, [pc, #4]	; (8006138 <_cleanup_r+0x8>)
 8006132:	f000 b8af 	b.w	8006294 <_fwalk_reent>
 8006136:	bf00      	nop
 8006138:	08006071 	.word	0x08006071

0800613c <__sfmoreglue>:
 800613c:	b570      	push	{r4, r5, r6, lr}
 800613e:	2268      	movs	r2, #104	; 0x68
 8006140:	1e4d      	subs	r5, r1, #1
 8006142:	4355      	muls	r5, r2
 8006144:	460e      	mov	r6, r1
 8006146:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800614a:	f7ff fc65 	bl	8005a18 <_malloc_r>
 800614e:	4604      	mov	r4, r0
 8006150:	b140      	cbz	r0, 8006164 <__sfmoreglue+0x28>
 8006152:	2100      	movs	r1, #0
 8006154:	e9c0 1600 	strd	r1, r6, [r0]
 8006158:	300c      	adds	r0, #12
 800615a:	60a0      	str	r0, [r4, #8]
 800615c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006160:	f7fd fd1e 	bl	8003ba0 <memset>
 8006164:	4620      	mov	r0, r4
 8006166:	bd70      	pop	{r4, r5, r6, pc}

08006168 <__sfp_lock_acquire>:
 8006168:	4801      	ldr	r0, [pc, #4]	; (8006170 <__sfp_lock_acquire+0x8>)
 800616a:	f000 b8b3 	b.w	80062d4 <__retarget_lock_acquire_recursive>
 800616e:	bf00      	nop
 8006170:	20000359 	.word	0x20000359

08006174 <__sfp_lock_release>:
 8006174:	4801      	ldr	r0, [pc, #4]	; (800617c <__sfp_lock_release+0x8>)
 8006176:	f000 b8ae 	b.w	80062d6 <__retarget_lock_release_recursive>
 800617a:	bf00      	nop
 800617c:	20000359 	.word	0x20000359

08006180 <__sinit_lock_acquire>:
 8006180:	4801      	ldr	r0, [pc, #4]	; (8006188 <__sinit_lock_acquire+0x8>)
 8006182:	f000 b8a7 	b.w	80062d4 <__retarget_lock_acquire_recursive>
 8006186:	bf00      	nop
 8006188:	2000035a 	.word	0x2000035a

0800618c <__sinit_lock_release>:
 800618c:	4801      	ldr	r0, [pc, #4]	; (8006194 <__sinit_lock_release+0x8>)
 800618e:	f000 b8a2 	b.w	80062d6 <__retarget_lock_release_recursive>
 8006192:	bf00      	nop
 8006194:	2000035a 	.word	0x2000035a

08006198 <__sinit>:
 8006198:	b510      	push	{r4, lr}
 800619a:	4604      	mov	r4, r0
 800619c:	f7ff fff0 	bl	8006180 <__sinit_lock_acquire>
 80061a0:	69a3      	ldr	r3, [r4, #24]
 80061a2:	b11b      	cbz	r3, 80061ac <__sinit+0x14>
 80061a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80061a8:	f7ff bff0 	b.w	800618c <__sinit_lock_release>
 80061ac:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80061b0:	6523      	str	r3, [r4, #80]	; 0x50
 80061b2:	4b13      	ldr	r3, [pc, #76]	; (8006200 <__sinit+0x68>)
 80061b4:	4a13      	ldr	r2, [pc, #76]	; (8006204 <__sinit+0x6c>)
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	62a2      	str	r2, [r4, #40]	; 0x28
 80061ba:	42a3      	cmp	r3, r4
 80061bc:	bf04      	itt	eq
 80061be:	2301      	moveq	r3, #1
 80061c0:	61a3      	streq	r3, [r4, #24]
 80061c2:	4620      	mov	r0, r4
 80061c4:	f000 f820 	bl	8006208 <__sfp>
 80061c8:	6060      	str	r0, [r4, #4]
 80061ca:	4620      	mov	r0, r4
 80061cc:	f000 f81c 	bl	8006208 <__sfp>
 80061d0:	60a0      	str	r0, [r4, #8]
 80061d2:	4620      	mov	r0, r4
 80061d4:	f000 f818 	bl	8006208 <__sfp>
 80061d8:	2200      	movs	r2, #0
 80061da:	60e0      	str	r0, [r4, #12]
 80061dc:	2104      	movs	r1, #4
 80061de:	6860      	ldr	r0, [r4, #4]
 80061e0:	f7ff ff82 	bl	80060e8 <std>
 80061e4:	68a0      	ldr	r0, [r4, #8]
 80061e6:	2201      	movs	r2, #1
 80061e8:	2109      	movs	r1, #9
 80061ea:	f7ff ff7d 	bl	80060e8 <std>
 80061ee:	68e0      	ldr	r0, [r4, #12]
 80061f0:	2202      	movs	r2, #2
 80061f2:	2112      	movs	r1, #18
 80061f4:	f7ff ff78 	bl	80060e8 <std>
 80061f8:	2301      	movs	r3, #1
 80061fa:	61a3      	str	r3, [r4, #24]
 80061fc:	e7d2      	b.n	80061a4 <__sinit+0xc>
 80061fe:	bf00      	nop
 8006200:	08006638 	.word	0x08006638
 8006204:	08006131 	.word	0x08006131

08006208 <__sfp>:
 8006208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800620a:	4607      	mov	r7, r0
 800620c:	f7ff ffac 	bl	8006168 <__sfp_lock_acquire>
 8006210:	4b1e      	ldr	r3, [pc, #120]	; (800628c <__sfp+0x84>)
 8006212:	681e      	ldr	r6, [r3, #0]
 8006214:	69b3      	ldr	r3, [r6, #24]
 8006216:	b913      	cbnz	r3, 800621e <__sfp+0x16>
 8006218:	4630      	mov	r0, r6
 800621a:	f7ff ffbd 	bl	8006198 <__sinit>
 800621e:	3648      	adds	r6, #72	; 0x48
 8006220:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006224:	3b01      	subs	r3, #1
 8006226:	d503      	bpl.n	8006230 <__sfp+0x28>
 8006228:	6833      	ldr	r3, [r6, #0]
 800622a:	b30b      	cbz	r3, 8006270 <__sfp+0x68>
 800622c:	6836      	ldr	r6, [r6, #0]
 800622e:	e7f7      	b.n	8006220 <__sfp+0x18>
 8006230:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006234:	b9d5      	cbnz	r5, 800626c <__sfp+0x64>
 8006236:	4b16      	ldr	r3, [pc, #88]	; (8006290 <__sfp+0x88>)
 8006238:	60e3      	str	r3, [r4, #12]
 800623a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800623e:	6665      	str	r5, [r4, #100]	; 0x64
 8006240:	f000 f847 	bl	80062d2 <__retarget_lock_init_recursive>
 8006244:	f7ff ff96 	bl	8006174 <__sfp_lock_release>
 8006248:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800624c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006250:	6025      	str	r5, [r4, #0]
 8006252:	61a5      	str	r5, [r4, #24]
 8006254:	2208      	movs	r2, #8
 8006256:	4629      	mov	r1, r5
 8006258:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800625c:	f7fd fca0 	bl	8003ba0 <memset>
 8006260:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006264:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006268:	4620      	mov	r0, r4
 800626a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800626c:	3468      	adds	r4, #104	; 0x68
 800626e:	e7d9      	b.n	8006224 <__sfp+0x1c>
 8006270:	2104      	movs	r1, #4
 8006272:	4638      	mov	r0, r7
 8006274:	f7ff ff62 	bl	800613c <__sfmoreglue>
 8006278:	4604      	mov	r4, r0
 800627a:	6030      	str	r0, [r6, #0]
 800627c:	2800      	cmp	r0, #0
 800627e:	d1d5      	bne.n	800622c <__sfp+0x24>
 8006280:	f7ff ff78 	bl	8006174 <__sfp_lock_release>
 8006284:	230c      	movs	r3, #12
 8006286:	603b      	str	r3, [r7, #0]
 8006288:	e7ee      	b.n	8006268 <__sfp+0x60>
 800628a:	bf00      	nop
 800628c:	08006638 	.word	0x08006638
 8006290:	ffff0001 	.word	0xffff0001

08006294 <_fwalk_reent>:
 8006294:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006298:	4606      	mov	r6, r0
 800629a:	4688      	mov	r8, r1
 800629c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80062a0:	2700      	movs	r7, #0
 80062a2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80062a6:	f1b9 0901 	subs.w	r9, r9, #1
 80062aa:	d505      	bpl.n	80062b8 <_fwalk_reent+0x24>
 80062ac:	6824      	ldr	r4, [r4, #0]
 80062ae:	2c00      	cmp	r4, #0
 80062b0:	d1f7      	bne.n	80062a2 <_fwalk_reent+0xe>
 80062b2:	4638      	mov	r0, r7
 80062b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80062b8:	89ab      	ldrh	r3, [r5, #12]
 80062ba:	2b01      	cmp	r3, #1
 80062bc:	d907      	bls.n	80062ce <_fwalk_reent+0x3a>
 80062be:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80062c2:	3301      	adds	r3, #1
 80062c4:	d003      	beq.n	80062ce <_fwalk_reent+0x3a>
 80062c6:	4629      	mov	r1, r5
 80062c8:	4630      	mov	r0, r6
 80062ca:	47c0      	blx	r8
 80062cc:	4307      	orrs	r7, r0
 80062ce:	3568      	adds	r5, #104	; 0x68
 80062d0:	e7e9      	b.n	80062a6 <_fwalk_reent+0x12>

080062d2 <__retarget_lock_init_recursive>:
 80062d2:	4770      	bx	lr

080062d4 <__retarget_lock_acquire_recursive>:
 80062d4:	4770      	bx	lr

080062d6 <__retarget_lock_release_recursive>:
 80062d6:	4770      	bx	lr

080062d8 <__swhatbuf_r>:
 80062d8:	b570      	push	{r4, r5, r6, lr}
 80062da:	460e      	mov	r6, r1
 80062dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062e0:	2900      	cmp	r1, #0
 80062e2:	b096      	sub	sp, #88	; 0x58
 80062e4:	4614      	mov	r4, r2
 80062e6:	461d      	mov	r5, r3
 80062e8:	da08      	bge.n	80062fc <__swhatbuf_r+0x24>
 80062ea:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80062ee:	2200      	movs	r2, #0
 80062f0:	602a      	str	r2, [r5, #0]
 80062f2:	061a      	lsls	r2, r3, #24
 80062f4:	d410      	bmi.n	8006318 <__swhatbuf_r+0x40>
 80062f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80062fa:	e00e      	b.n	800631a <__swhatbuf_r+0x42>
 80062fc:	466a      	mov	r2, sp
 80062fe:	f000 f925 	bl	800654c <_fstat_r>
 8006302:	2800      	cmp	r0, #0
 8006304:	dbf1      	blt.n	80062ea <__swhatbuf_r+0x12>
 8006306:	9a01      	ldr	r2, [sp, #4]
 8006308:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800630c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006310:	425a      	negs	r2, r3
 8006312:	415a      	adcs	r2, r3
 8006314:	602a      	str	r2, [r5, #0]
 8006316:	e7ee      	b.n	80062f6 <__swhatbuf_r+0x1e>
 8006318:	2340      	movs	r3, #64	; 0x40
 800631a:	2000      	movs	r0, #0
 800631c:	6023      	str	r3, [r4, #0]
 800631e:	b016      	add	sp, #88	; 0x58
 8006320:	bd70      	pop	{r4, r5, r6, pc}
	...

08006324 <__smakebuf_r>:
 8006324:	898b      	ldrh	r3, [r1, #12]
 8006326:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006328:	079d      	lsls	r5, r3, #30
 800632a:	4606      	mov	r6, r0
 800632c:	460c      	mov	r4, r1
 800632e:	d507      	bpl.n	8006340 <__smakebuf_r+0x1c>
 8006330:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006334:	6023      	str	r3, [r4, #0]
 8006336:	6123      	str	r3, [r4, #16]
 8006338:	2301      	movs	r3, #1
 800633a:	6163      	str	r3, [r4, #20]
 800633c:	b002      	add	sp, #8
 800633e:	bd70      	pop	{r4, r5, r6, pc}
 8006340:	ab01      	add	r3, sp, #4
 8006342:	466a      	mov	r2, sp
 8006344:	f7ff ffc8 	bl	80062d8 <__swhatbuf_r>
 8006348:	9900      	ldr	r1, [sp, #0]
 800634a:	4605      	mov	r5, r0
 800634c:	4630      	mov	r0, r6
 800634e:	f7ff fb63 	bl	8005a18 <_malloc_r>
 8006352:	b948      	cbnz	r0, 8006368 <__smakebuf_r+0x44>
 8006354:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006358:	059a      	lsls	r2, r3, #22
 800635a:	d4ef      	bmi.n	800633c <__smakebuf_r+0x18>
 800635c:	f023 0303 	bic.w	r3, r3, #3
 8006360:	f043 0302 	orr.w	r3, r3, #2
 8006364:	81a3      	strh	r3, [r4, #12]
 8006366:	e7e3      	b.n	8006330 <__smakebuf_r+0xc>
 8006368:	4b0d      	ldr	r3, [pc, #52]	; (80063a0 <__smakebuf_r+0x7c>)
 800636a:	62b3      	str	r3, [r6, #40]	; 0x28
 800636c:	89a3      	ldrh	r3, [r4, #12]
 800636e:	6020      	str	r0, [r4, #0]
 8006370:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006374:	81a3      	strh	r3, [r4, #12]
 8006376:	9b00      	ldr	r3, [sp, #0]
 8006378:	6163      	str	r3, [r4, #20]
 800637a:	9b01      	ldr	r3, [sp, #4]
 800637c:	6120      	str	r0, [r4, #16]
 800637e:	b15b      	cbz	r3, 8006398 <__smakebuf_r+0x74>
 8006380:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006384:	4630      	mov	r0, r6
 8006386:	f000 f8f3 	bl	8006570 <_isatty_r>
 800638a:	b128      	cbz	r0, 8006398 <__smakebuf_r+0x74>
 800638c:	89a3      	ldrh	r3, [r4, #12]
 800638e:	f023 0303 	bic.w	r3, r3, #3
 8006392:	f043 0301 	orr.w	r3, r3, #1
 8006396:	81a3      	strh	r3, [r4, #12]
 8006398:	89a0      	ldrh	r0, [r4, #12]
 800639a:	4305      	orrs	r5, r0
 800639c:	81a5      	strh	r5, [r4, #12]
 800639e:	e7cd      	b.n	800633c <__smakebuf_r+0x18>
 80063a0:	08006131 	.word	0x08006131

080063a4 <__ascii_mbtowc>:
 80063a4:	b082      	sub	sp, #8
 80063a6:	b901      	cbnz	r1, 80063aa <__ascii_mbtowc+0x6>
 80063a8:	a901      	add	r1, sp, #4
 80063aa:	b142      	cbz	r2, 80063be <__ascii_mbtowc+0x1a>
 80063ac:	b14b      	cbz	r3, 80063c2 <__ascii_mbtowc+0x1e>
 80063ae:	7813      	ldrb	r3, [r2, #0]
 80063b0:	600b      	str	r3, [r1, #0]
 80063b2:	7812      	ldrb	r2, [r2, #0]
 80063b4:	1e10      	subs	r0, r2, #0
 80063b6:	bf18      	it	ne
 80063b8:	2001      	movne	r0, #1
 80063ba:	b002      	add	sp, #8
 80063bc:	4770      	bx	lr
 80063be:	4610      	mov	r0, r2
 80063c0:	e7fb      	b.n	80063ba <__ascii_mbtowc+0x16>
 80063c2:	f06f 0001 	mvn.w	r0, #1
 80063c6:	e7f8      	b.n	80063ba <__ascii_mbtowc+0x16>

080063c8 <__malloc_lock>:
 80063c8:	4801      	ldr	r0, [pc, #4]	; (80063d0 <__malloc_lock+0x8>)
 80063ca:	f7ff bf83 	b.w	80062d4 <__retarget_lock_acquire_recursive>
 80063ce:	bf00      	nop
 80063d0:	20000358 	.word	0x20000358

080063d4 <__malloc_unlock>:
 80063d4:	4801      	ldr	r0, [pc, #4]	; (80063dc <__malloc_unlock+0x8>)
 80063d6:	f7ff bf7e 	b.w	80062d6 <__retarget_lock_release_recursive>
 80063da:	bf00      	nop
 80063dc:	20000358 	.word	0x20000358

080063e0 <_raise_r>:
 80063e0:	291f      	cmp	r1, #31
 80063e2:	b538      	push	{r3, r4, r5, lr}
 80063e4:	4604      	mov	r4, r0
 80063e6:	460d      	mov	r5, r1
 80063e8:	d904      	bls.n	80063f4 <_raise_r+0x14>
 80063ea:	2316      	movs	r3, #22
 80063ec:	6003      	str	r3, [r0, #0]
 80063ee:	f04f 30ff 	mov.w	r0, #4294967295
 80063f2:	bd38      	pop	{r3, r4, r5, pc}
 80063f4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80063f6:	b112      	cbz	r2, 80063fe <_raise_r+0x1e>
 80063f8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80063fc:	b94b      	cbnz	r3, 8006412 <_raise_r+0x32>
 80063fe:	4620      	mov	r0, r4
 8006400:	f000 f830 	bl	8006464 <_getpid_r>
 8006404:	462a      	mov	r2, r5
 8006406:	4601      	mov	r1, r0
 8006408:	4620      	mov	r0, r4
 800640a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800640e:	f000 b817 	b.w	8006440 <_kill_r>
 8006412:	2b01      	cmp	r3, #1
 8006414:	d00a      	beq.n	800642c <_raise_r+0x4c>
 8006416:	1c59      	adds	r1, r3, #1
 8006418:	d103      	bne.n	8006422 <_raise_r+0x42>
 800641a:	2316      	movs	r3, #22
 800641c:	6003      	str	r3, [r0, #0]
 800641e:	2001      	movs	r0, #1
 8006420:	e7e7      	b.n	80063f2 <_raise_r+0x12>
 8006422:	2400      	movs	r4, #0
 8006424:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006428:	4628      	mov	r0, r5
 800642a:	4798      	blx	r3
 800642c:	2000      	movs	r0, #0
 800642e:	e7e0      	b.n	80063f2 <_raise_r+0x12>

08006430 <raise>:
 8006430:	4b02      	ldr	r3, [pc, #8]	; (800643c <raise+0xc>)
 8006432:	4601      	mov	r1, r0
 8006434:	6818      	ldr	r0, [r3, #0]
 8006436:	f7ff bfd3 	b.w	80063e0 <_raise_r>
 800643a:	bf00      	nop
 800643c:	2000000c 	.word	0x2000000c

08006440 <_kill_r>:
 8006440:	b538      	push	{r3, r4, r5, lr}
 8006442:	4d07      	ldr	r5, [pc, #28]	; (8006460 <_kill_r+0x20>)
 8006444:	2300      	movs	r3, #0
 8006446:	4604      	mov	r4, r0
 8006448:	4608      	mov	r0, r1
 800644a:	4611      	mov	r1, r2
 800644c:	602b      	str	r3, [r5, #0]
 800644e:	f7fa fff1 	bl	8001434 <_kill>
 8006452:	1c43      	adds	r3, r0, #1
 8006454:	d102      	bne.n	800645c <_kill_r+0x1c>
 8006456:	682b      	ldr	r3, [r5, #0]
 8006458:	b103      	cbz	r3, 800645c <_kill_r+0x1c>
 800645a:	6023      	str	r3, [r4, #0]
 800645c:	bd38      	pop	{r3, r4, r5, pc}
 800645e:	bf00      	nop
 8006460:	2000035c 	.word	0x2000035c

08006464 <_getpid_r>:
 8006464:	f7fa bfde 	b.w	8001424 <_getpid>

08006468 <__sread>:
 8006468:	b510      	push	{r4, lr}
 800646a:	460c      	mov	r4, r1
 800646c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006470:	f000 f8a0 	bl	80065b4 <_read_r>
 8006474:	2800      	cmp	r0, #0
 8006476:	bfab      	itete	ge
 8006478:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800647a:	89a3      	ldrhlt	r3, [r4, #12]
 800647c:	181b      	addge	r3, r3, r0
 800647e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006482:	bfac      	ite	ge
 8006484:	6563      	strge	r3, [r4, #84]	; 0x54
 8006486:	81a3      	strhlt	r3, [r4, #12]
 8006488:	bd10      	pop	{r4, pc}

0800648a <__swrite>:
 800648a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800648e:	461f      	mov	r7, r3
 8006490:	898b      	ldrh	r3, [r1, #12]
 8006492:	05db      	lsls	r3, r3, #23
 8006494:	4605      	mov	r5, r0
 8006496:	460c      	mov	r4, r1
 8006498:	4616      	mov	r6, r2
 800649a:	d505      	bpl.n	80064a8 <__swrite+0x1e>
 800649c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064a0:	2302      	movs	r3, #2
 80064a2:	2200      	movs	r2, #0
 80064a4:	f000 f874 	bl	8006590 <_lseek_r>
 80064a8:	89a3      	ldrh	r3, [r4, #12]
 80064aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80064ae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80064b2:	81a3      	strh	r3, [r4, #12]
 80064b4:	4632      	mov	r2, r6
 80064b6:	463b      	mov	r3, r7
 80064b8:	4628      	mov	r0, r5
 80064ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80064be:	f000 b823 	b.w	8006508 <_write_r>

080064c2 <__sseek>:
 80064c2:	b510      	push	{r4, lr}
 80064c4:	460c      	mov	r4, r1
 80064c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064ca:	f000 f861 	bl	8006590 <_lseek_r>
 80064ce:	1c43      	adds	r3, r0, #1
 80064d0:	89a3      	ldrh	r3, [r4, #12]
 80064d2:	bf15      	itete	ne
 80064d4:	6560      	strne	r0, [r4, #84]	; 0x54
 80064d6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80064da:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80064de:	81a3      	strheq	r3, [r4, #12]
 80064e0:	bf18      	it	ne
 80064e2:	81a3      	strhne	r3, [r4, #12]
 80064e4:	bd10      	pop	{r4, pc}

080064e6 <__sclose>:
 80064e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064ea:	f000 b81f 	b.w	800652c <_close_r>

080064ee <__ascii_wctomb>:
 80064ee:	b149      	cbz	r1, 8006504 <__ascii_wctomb+0x16>
 80064f0:	2aff      	cmp	r2, #255	; 0xff
 80064f2:	bf85      	ittet	hi
 80064f4:	238a      	movhi	r3, #138	; 0x8a
 80064f6:	6003      	strhi	r3, [r0, #0]
 80064f8:	700a      	strbls	r2, [r1, #0]
 80064fa:	f04f 30ff 	movhi.w	r0, #4294967295
 80064fe:	bf98      	it	ls
 8006500:	2001      	movls	r0, #1
 8006502:	4770      	bx	lr
 8006504:	4608      	mov	r0, r1
 8006506:	4770      	bx	lr

08006508 <_write_r>:
 8006508:	b538      	push	{r3, r4, r5, lr}
 800650a:	4d07      	ldr	r5, [pc, #28]	; (8006528 <_write_r+0x20>)
 800650c:	4604      	mov	r4, r0
 800650e:	4608      	mov	r0, r1
 8006510:	4611      	mov	r1, r2
 8006512:	2200      	movs	r2, #0
 8006514:	602a      	str	r2, [r5, #0]
 8006516:	461a      	mov	r2, r3
 8006518:	f7fa ffc3 	bl	80014a2 <_write>
 800651c:	1c43      	adds	r3, r0, #1
 800651e:	d102      	bne.n	8006526 <_write_r+0x1e>
 8006520:	682b      	ldr	r3, [r5, #0]
 8006522:	b103      	cbz	r3, 8006526 <_write_r+0x1e>
 8006524:	6023      	str	r3, [r4, #0]
 8006526:	bd38      	pop	{r3, r4, r5, pc}
 8006528:	2000035c 	.word	0x2000035c

0800652c <_close_r>:
 800652c:	b538      	push	{r3, r4, r5, lr}
 800652e:	4d06      	ldr	r5, [pc, #24]	; (8006548 <_close_r+0x1c>)
 8006530:	2300      	movs	r3, #0
 8006532:	4604      	mov	r4, r0
 8006534:	4608      	mov	r0, r1
 8006536:	602b      	str	r3, [r5, #0]
 8006538:	f7fa ffcf 	bl	80014da <_close>
 800653c:	1c43      	adds	r3, r0, #1
 800653e:	d102      	bne.n	8006546 <_close_r+0x1a>
 8006540:	682b      	ldr	r3, [r5, #0]
 8006542:	b103      	cbz	r3, 8006546 <_close_r+0x1a>
 8006544:	6023      	str	r3, [r4, #0]
 8006546:	bd38      	pop	{r3, r4, r5, pc}
 8006548:	2000035c 	.word	0x2000035c

0800654c <_fstat_r>:
 800654c:	b538      	push	{r3, r4, r5, lr}
 800654e:	4d07      	ldr	r5, [pc, #28]	; (800656c <_fstat_r+0x20>)
 8006550:	2300      	movs	r3, #0
 8006552:	4604      	mov	r4, r0
 8006554:	4608      	mov	r0, r1
 8006556:	4611      	mov	r1, r2
 8006558:	602b      	str	r3, [r5, #0]
 800655a:	f7fa ffca 	bl	80014f2 <_fstat>
 800655e:	1c43      	adds	r3, r0, #1
 8006560:	d102      	bne.n	8006568 <_fstat_r+0x1c>
 8006562:	682b      	ldr	r3, [r5, #0]
 8006564:	b103      	cbz	r3, 8006568 <_fstat_r+0x1c>
 8006566:	6023      	str	r3, [r4, #0]
 8006568:	bd38      	pop	{r3, r4, r5, pc}
 800656a:	bf00      	nop
 800656c:	2000035c 	.word	0x2000035c

08006570 <_isatty_r>:
 8006570:	b538      	push	{r3, r4, r5, lr}
 8006572:	4d06      	ldr	r5, [pc, #24]	; (800658c <_isatty_r+0x1c>)
 8006574:	2300      	movs	r3, #0
 8006576:	4604      	mov	r4, r0
 8006578:	4608      	mov	r0, r1
 800657a:	602b      	str	r3, [r5, #0]
 800657c:	f7fa ffc9 	bl	8001512 <_isatty>
 8006580:	1c43      	adds	r3, r0, #1
 8006582:	d102      	bne.n	800658a <_isatty_r+0x1a>
 8006584:	682b      	ldr	r3, [r5, #0]
 8006586:	b103      	cbz	r3, 800658a <_isatty_r+0x1a>
 8006588:	6023      	str	r3, [r4, #0]
 800658a:	bd38      	pop	{r3, r4, r5, pc}
 800658c:	2000035c 	.word	0x2000035c

08006590 <_lseek_r>:
 8006590:	b538      	push	{r3, r4, r5, lr}
 8006592:	4d07      	ldr	r5, [pc, #28]	; (80065b0 <_lseek_r+0x20>)
 8006594:	4604      	mov	r4, r0
 8006596:	4608      	mov	r0, r1
 8006598:	4611      	mov	r1, r2
 800659a:	2200      	movs	r2, #0
 800659c:	602a      	str	r2, [r5, #0]
 800659e:	461a      	mov	r2, r3
 80065a0:	f7fa ffc2 	bl	8001528 <_lseek>
 80065a4:	1c43      	adds	r3, r0, #1
 80065a6:	d102      	bne.n	80065ae <_lseek_r+0x1e>
 80065a8:	682b      	ldr	r3, [r5, #0]
 80065aa:	b103      	cbz	r3, 80065ae <_lseek_r+0x1e>
 80065ac:	6023      	str	r3, [r4, #0]
 80065ae:	bd38      	pop	{r3, r4, r5, pc}
 80065b0:	2000035c 	.word	0x2000035c

080065b4 <_read_r>:
 80065b4:	b538      	push	{r3, r4, r5, lr}
 80065b6:	4d07      	ldr	r5, [pc, #28]	; (80065d4 <_read_r+0x20>)
 80065b8:	4604      	mov	r4, r0
 80065ba:	4608      	mov	r0, r1
 80065bc:	4611      	mov	r1, r2
 80065be:	2200      	movs	r2, #0
 80065c0:	602a      	str	r2, [r5, #0]
 80065c2:	461a      	mov	r2, r3
 80065c4:	f7fa ff50 	bl	8001468 <_read>
 80065c8:	1c43      	adds	r3, r0, #1
 80065ca:	d102      	bne.n	80065d2 <_read_r+0x1e>
 80065cc:	682b      	ldr	r3, [r5, #0]
 80065ce:	b103      	cbz	r3, 80065d2 <_read_r+0x1e>
 80065d0:	6023      	str	r3, [r4, #0]
 80065d2:	bd38      	pop	{r3, r4, r5, pc}
 80065d4:	2000035c 	.word	0x2000035c

080065d8 <_init>:
 80065d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065da:	bf00      	nop
 80065dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065de:	bc08      	pop	{r3}
 80065e0:	469e      	mov	lr, r3
 80065e2:	4770      	bx	lr

080065e4 <_fini>:
 80065e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065e6:	bf00      	nop
 80065e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065ea:	bc08      	pop	{r3}
 80065ec:	469e      	mov	lr, r3
 80065ee:	4770      	bx	lr
