vendor_name = ModelSim
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/HostSystem.qip
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/HostSystem.vhd
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_uart_s1_translator.vhd
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_memory_s1_translator.vhd
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent.vhd
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent.vhd
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_width_adapter.vhd
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_width_adapter_001.vhd
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_width_adapter_002.vhd
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_width_adapter_003.vhd
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_cpu_data_master_translator.vhd
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/hostsystem_cpu_instruction_master_translator.vhd
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_irq_mapper.sv
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_merlin_width_adapter.sv
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_merlin_address_alignment.sv
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_rsp_xbar_mux.sv
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_rsp_xbar_demux_001.sv
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_cmd_xbar_mux_001.sv
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_cmd_xbar_demux_001.sv
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_cmd_xbar_demux.sv
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_reset_controller.v
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_merlin_burst_adapter.sv
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_id_router_002.sv
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_id_router_001.sv
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_id_router.sv
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_addr_router_001.sv
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_addr_router.sv
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/toplevel.vhd
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/count8bits.vhd
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/countBits0.vhd
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/countBits1.vhd
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/register16bits.vhd
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_uart.v
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_cpu.v
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_cpu_rf_ram_a.mif
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_cpu_rf_ram_b.mif
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_cpu_test_bench.v
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_memory.hex
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/HostSystem_memory.v
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/db/NiosWithTopLevel.cbx.xml
source_file = 1, d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/db/altsyncram_pcc1.tdf
source_file = 1, hostsystem_memory.hex
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/db/altsyncram_icg1.tdf
source_file = 1, hostsystem_cpu_rf_ram_a.mif
source_file = 1, D:/Biblioteca/Documentos/quartus13/ContadorBits/NiosWithTopLevel/db/altsyncram_jcg1.tdf
source_file = 1, hostsystem_cpu_rf_ram_b.mif
source_file = 1, d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/altera_std_synchronizer.v
design_name = HostSystem
instance = comp, \cpu|Add1~20\, cpu|Add1~20, HostSystem, 1
instance = comp, \cpu|Add2~28\, cpu|Add2~28, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|baud_rate_counter[3]\, uart|the_HostSystem_uart_tx|baud_rate_counter[3], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|baud_rate_counter[6]\, uart|the_HostSystem_uart_tx|baud_rate_counter[6], HostSystem, 1
instance = comp, \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\, cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0], HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]~2\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]~2, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|baud_rate_counter[3]~14\, uart|the_HostSystem_uart_tx|baud_rate_counter[3]~14, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|baud_rate_counter[6]~20\, uart|the_HostSystem_uart_tx|baud_rate_counter[6]~20, HostSystem, 1
instance = comp, \cpu|E_shift_rot_cnt[0]\, cpu|E_shift_rot_cnt[0], HostSystem, 1
instance = comp, \cpu|E_shift_rot_cnt[1]\, cpu|E_shift_rot_cnt[1], HostSystem, 1
instance = comp, \cpu|E_shift_rot_cnt[2]\, cpu|E_shift_rot_cnt[2], HostSystem, 1
instance = comp, \cpu|E_shift_rot_cnt[3]\, cpu|E_shift_rot_cnt[3], HostSystem, 1
instance = comp, \cpu|E_shift_rot_cnt[4]\, cpu|E_shift_rot_cnt[4], HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[1]\, countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[1], HostSystem, 1
instance = comp, \memory|the_altsyncram|auto_generated|ram_block1a9\, memory|the_altsyncram|auto_generated|ram_block1a9, HostSystem, 1
instance = comp, \memory|the_altsyncram|auto_generated|ram_block1a40\, memory|the_altsyncram|auto_generated|ram_block1a40, HostSystem, 1
instance = comp, \cpu|E_shift_rot_cnt[0]~5\, cpu|E_shift_rot_cnt[0]~5, HostSystem, 1
instance = comp, \cpu|E_shift_rot_cnt[1]~7\, cpu|E_shift_rot_cnt[1]~7, HostSystem, 1
instance = comp, \cpu|E_shift_rot_cnt[2]~9\, cpu|E_shift_rot_cnt[2]~9, HostSystem, 1
instance = comp, \cpu|E_shift_rot_cnt[3]~11\, cpu|E_shift_rot_cnt[3]~11, HostSystem, 1
instance = comp, \cpu|E_shift_rot_cnt[4]~13\, cpu|E_shift_rot_cnt[4]~13, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[0]~5\, countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[0]~5, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[0]~6\, countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[0]~6, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[1]~8\, countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[1]~8, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[2]\, countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[2], HostSystem, 1
instance = comp, \cpu|E_src2[30]\, cpu|E_src2[30], HostSystem, 1
instance = comp, \cpu|E_src2[26]\, cpu|E_src2[26], HostSystem, 1
instance = comp, \cpu|Add1~30\, cpu|Add1~30, HostSystem, 1
instance = comp, \cpu|Add1~38\, cpu|Add1~38, HostSystem, 1
instance = comp, \cpu|Add1~40\, cpu|Add1~40, HostSystem, 1
instance = comp, \cpu|Add1~42\, cpu|Add1~42, HostSystem, 1
instance = comp, \cpu|Add1~46\, cpu|Add1~46, HostSystem, 1
instance = comp, \cpu|Add1~48\, cpu|Add1~48, HostSystem, 1
instance = comp, \cpu|Add1~50\, cpu|Add1~50, HostSystem, 1
instance = comp, \cpu|Add1~54\, cpu|Add1~54, HostSystem, 1
instance = comp, \cpu|Add1~56\, cpu|Add1~56, HostSystem, 1
instance = comp, \cpu|Add2~30\, cpu|Add2~30, HostSystem, 1
instance = comp, \cpu|Add2~34\, cpu|Add2~34, HostSystem, 1
instance = comp, \cpu|Add2~38\, cpu|Add2~38, HostSystem, 1
instance = comp, \cpu|Add2~40\, cpu|Add2~40, HostSystem, 1
instance = comp, \cpu|Add2~42\, cpu|Add2~42, HostSystem, 1
instance = comp, \cpu|Add2~48\, cpu|Add2~48, HostSystem, 1
instance = comp, \cpu|Add2~50\, cpu|Add2~50, HostSystem, 1
instance = comp, \cpu|Add2~54\, cpu|Add2~54, HostSystem, 1
instance = comp, \cpu|Add2~56\, cpu|Add2~56, HostSystem, 1
instance = comp, \cpu|Add2~60\, cpu|Add2~60, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[0]\, countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[0], HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[3]\, countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[3], HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[2]~10\, countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[2]~10, HostSystem, 1
instance = comp, \cpu|d_writedata[27]\, cpu|d_writedata[27], HostSystem, 1
instance = comp, \cpu|E_src2[30]~0\, cpu|E_src2[30]~0, HostSystem, 1
instance = comp, \cpu|E_src2[26]~3\, cpu|E_src2[26]~3, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[3]~12\, countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[3]~12, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|Add0~6\, uart|the_HostSystem_uart_rx|Add0~6, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|Add0~8\, uart|the_HostSystem_uart_rx|Add0~8, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|Add0~10\, uart|the_HostSystem_uart_rx|Add0~10, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|Add0~12\, uart|the_HostSystem_uart_rx|Add0~12, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|Add0~14\, uart|the_HostSystem_uart_rx|Add0~14, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]\, uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|tx_data[0]\, uart|the_HostSystem_uart_regs|tx_data[0], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11\, uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11, HostSystem, 1
instance = comp, \cpu|E_src2[3]\, cpu|E_src2[3], HostSystem, 1
instance = comp, \cpu|E_logic_result[3]~1\, cpu|E_logic_result[3]~1, HostSystem, 1
instance = comp, \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]\, uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53], HostSystem, 1
instance = comp, \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~2\, cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~2, HostSystem, 1
instance = comp, \width_adapter_003|width_adapter_003|byteen_reg[3]\, width_adapter_003|width_adapter_003|byteen_reg[3], HostSystem, 1
instance = comp, \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]\, uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34], HostSystem, 1
instance = comp, \width_adapter_003|width_adapter_003|byteen_reg[1]\, width_adapter_003|width_adapter_003|byteen_reg[1], HostSystem, 1
instance = comp, \width_adapter_003|width_adapter_003|byteen_reg[0]\, width_adapter_003|width_adapter_003|byteen_reg[0], HostSystem, 1
instance = comp, \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~4\, cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~4, HostSystem, 1
instance = comp, \cpu|E_src2[12]\, cpu|E_src2[12], HostSystem, 1
instance = comp, \cpu|E_src2[6]\, cpu|E_src2[6], HostSystem, 1
instance = comp, \cpu|E_logic_result[9]~8\, cpu|E_logic_result[9]~8, HostSystem, 1
instance = comp, \cpu|E_logic_result[7]~10\, cpu|E_logic_result[7]~10, HostSystem, 1
instance = comp, \cpu|R_wr_dst_reg\, cpu|R_wr_dst_reg, HostSystem, 1
instance = comp, \cpu|W_rf_wren\, cpu|W_rf_wren, HostSystem, 1
instance = comp, \cpu|av_ld_byte0_data[1]\, cpu|av_ld_byte0_data[1], HostSystem, 1
instance = comp, \cpu|D_ctrl_alu_force_xor~7\, cpu|D_ctrl_alu_force_xor~7, HostSystem, 1
instance = comp, \cpu|R_ctrl_retaddr\, cpu|R_ctrl_retaddr, HostSystem, 1
instance = comp, \cpu|D_ctrl_br_cmp~0\, cpu|D_ctrl_br_cmp~0, HostSystem, 1
instance = comp, \cpu|Equal101~1\, cpu|Equal101~1, HostSystem, 1
instance = comp, \cpu|R_src2_lo[3]~4\, cpu|R_src2_lo[3]~4, HostSystem, 1
instance = comp, \cpu_instruction_master_translator|cpu_instruction_master_translator|uav_read~0\, cpu_instruction_master_translator|cpu_instruction_master_translator|uav_read~0, HostSystem, 1
instance = comp, \cmd_xbar_mux_001|packet_in_progress\, cmd_xbar_mux_001|packet_in_progress, HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|endofpacket_reg\, width_adapter_002|width_adapter_002|endofpacket_reg, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~1\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~1, HostSystem, 1
instance = comp, \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]\, uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53], HostSystem, 1
instance = comp, \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\, uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, HostSystem, 1
instance = comp, \width_adapter_003|width_adapter_003|byteen_reg~1\, width_adapter_003|width_adapter_003|byteen_reg~1, HostSystem, 1
instance = comp, \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]\, uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34], HostSystem, 1
instance = comp, \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\, uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2, HostSystem, 1
instance = comp, \width_adapter_003|width_adapter_003|byteen_reg~2\, width_adapter_003|width_adapter_003|byteen_reg~2, HostSystem, 1
instance = comp, \width_adapter_003|width_adapter_003|byteen_reg~3\, width_adapter_003|width_adapter_003|byteen_reg~3, HostSystem, 1
instance = comp, \width_adapter|width_adapter|byteen_reg[3]\, width_adapter|width_adapter|byteen_reg[3], HostSystem, 1
instance = comp, \width_adapter|width_adapter|byteen_reg[0]\, width_adapter|width_adapter|byteen_reg[0], HostSystem, 1
instance = comp, \cpu|F_pc[11]\, cpu|F_pc[11], HostSystem, 1
instance = comp, \cpu|R_src2_lo[12]~8\, cpu|R_src2_lo[12]~8, HostSystem, 1
instance = comp, \cpu|R_src2_lo[6]~14\, cpu|R_src2_lo[6]~14, HostSystem, 1
instance = comp, \uart_s1_translator|uart_s1_translator|end_begintransfer\, uart_s1_translator|uart_s1_translator|end_begintransfer, HostSystem, 1
instance = comp, \cpu|D_wr_dst_reg~2\, cpu|D_wr_dst_reg~2, HostSystem, 1
instance = comp, \cpu|D_wr_dst_reg~3\, cpu|D_wr_dst_reg~3, HostSystem, 1
instance = comp, \cpu|D_wr_dst_reg~4\, cpu|D_wr_dst_reg~4, HostSystem, 1
instance = comp, \cpu|av_ld_aligning_data_nxt~0\, cpu|av_ld_aligning_data_nxt~0, HostSystem, 1
instance = comp, \cpu|E_shift_rot_done~0\, cpu|E_shift_rot_done~0, HostSystem, 1
instance = comp, \cpu|E_shift_rot_done\, cpu|E_shift_rot_done, HostSystem, 1
instance = comp, \width_adapter_003|width_adapter_003|data_reg[1]\, width_adapter_003|width_adapter_003|data_reg[1], HostSystem, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[1]~8\, cpu|av_ld_byte0_data_nxt[1]~8, HostSystem, 1
instance = comp, \uart_s1_translator|uart_s1_translator|av_readdata_pre[1]\, uart_s1_translator|uart_s1_translator|av_readdata_pre[1], HostSystem, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[1]~9\, cpu|av_ld_byte0_data_nxt[1]~9, HostSystem, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[1]~10\, cpu|av_ld_byte0_data_nxt[1]~10, HostSystem, 1
instance = comp, \width_adapter_003|width_adapter_003|data_reg[9]\, width_adapter_003|width_adapter_003|data_reg[9], HostSystem, 1
instance = comp, \memory|wren~0\, memory|wren~0, HostSystem, 1
instance = comp, \cpu|D_ctrl_force_src2_zero~0\, cpu|D_ctrl_force_src2_zero~0, HostSystem, 1
instance = comp, \cpu|D_ctrl_force_src2_zero~1\, cpu|D_ctrl_force_src2_zero~1, HostSystem, 1
instance = comp, \cpu|D_ctrl_retaddr~2\, cpu|D_ctrl_retaddr~2, HostSystem, 1
instance = comp, \cpu|D_ctrl_retaddr~3\, cpu|D_ctrl_retaddr~3, HostSystem, 1
instance = comp, \cpu|D_ctrl_retaddr~4\, cpu|D_ctrl_retaddr~4, HostSystem, 1
instance = comp, \cpu|av_ld_byte0_data[0]\, cpu|av_ld_byte0_data[0], HostSystem, 1
instance = comp, \cpu|av_ld_byte0_data[3]\, cpu|av_ld_byte0_data[3], HostSystem, 1
instance = comp, \cmd_xbar_mux_001|arb|top_priority_reg[0]~0\, cmd_xbar_mux_001|arb|top_priority_reg[0]~0, HostSystem, 1
instance = comp, \cmd_xbar_mux_001|packet_in_progress~0\, cmd_xbar_mux_001|packet_in_progress~0, HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|endofpacket_reg~0\, width_adapter_002|width_adapter_002|endofpacket_reg~0, HostSystem, 1
instance = comp, \width_adapter|width_adapter|byteen_reg~4\, width_adapter|width_adapter|byteen_reg~4, HostSystem, 1
instance = comp, \width_adapter|width_adapter|byteen_reg~7\, width_adapter|width_adapter|byteen_reg~7, HostSystem, 1
instance = comp, \cpu|F_pc_no_crst_nxt[11]~1\, cpu|F_pc_no_crst_nxt[11]~1, HostSystem, 1
instance = comp, \cpu|av_ld_byte0_data[6]\, cpu|av_ld_byte0_data[6], HostSystem, 1
instance = comp, \uart_s1_translator|uart_s1_translator|end_begintransfer~0\, uart_s1_translator|uart_s1_translator|end_begintransfer~0, HostSystem, 1
instance = comp, \width_adapter_003|width_adapter_003|data_reg~0\, width_adapter_003|width_adapter_003|data_reg~0, HostSystem, 1
instance = comp, \countbits_0|contador_bits_1|Add2~0\, countbits_0|contador_bits_1|Add2~0, HostSystem, 1
instance = comp, \countbits_0|contador_bits_0|Add4~0\, countbits_0|contador_bits_0|Add4~0, HostSystem, 1
instance = comp, \countbits_0|contador_bits_1|Add4~4\, countbits_0|contador_bits_1|Add4~4, HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|data_reg[15]\, width_adapter_002|width_adapter_002|data_reg[15], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|readdata[1]\, uart|the_HostSystem_uart_regs|readdata[1], HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg[25]\, width_adapter|width_adapter|data_reg[25], HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg[26]\, width_adapter|width_adapter|data_reg[26], HostSystem, 1
instance = comp, \width_adapter_003|width_adapter_003|data_reg~1\, width_adapter_003|width_adapter_003|data_reg~1, HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg[2]\, width_adapter|width_adapter|data_reg[2], HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg[11]\, width_adapter|width_adapter|data_reg[11], HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg[13]\, width_adapter|width_adapter|data_reg[13], HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg[5]\, width_adapter|width_adapter|data_reg[5], HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg[14]\, width_adapter|width_adapter|data_reg[14], HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg[6]\, width_adapter|width_adapter|data_reg[6], HostSystem, 1
instance = comp, \cpu|R_compare_op[1]\, cpu|R_compare_op[1], HostSystem, 1
instance = comp, \cpu|E_logic_result[28]~19\, cpu|E_logic_result[28]~19, HostSystem, 1
instance = comp, \cpu|E_logic_result[25]~21\, cpu|E_logic_result[25]~21, HostSystem, 1
instance = comp, \cpu|E_logic_result[24]~22\, cpu|E_logic_result[24]~22, HostSystem, 1
instance = comp, \cpu|E_logic_result[23]~23\, cpu|E_logic_result[23]~23, HostSystem, 1
instance = comp, \cpu|Equal122~6\, cpu|Equal122~6, HostSystem, 1
instance = comp, \cpu|E_logic_result[21]~25\, cpu|E_logic_result[21]~25, HostSystem, 1
instance = comp, \width_adapter_003|width_adapter_003|data_reg[0]\, width_adapter_003|width_adapter_003|data_reg[0], HostSystem, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[0]~15\, cpu|av_ld_byte0_data_nxt[0]~15, HostSystem, 1
instance = comp, \uart_s1_translator|uart_s1_translator|av_readdata_pre[0]\, uart_s1_translator|uart_s1_translator|av_readdata_pre[0], HostSystem, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[0]~16\, cpu|av_ld_byte0_data_nxt[0]~16, HostSystem, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[0]~17\, cpu|av_ld_byte0_data_nxt[0]~17, HostSystem, 1
instance = comp, \cpu|R_ctrl_shift_logical\, cpu|R_ctrl_shift_logical, HostSystem, 1
instance = comp, \width_adapter_003|width_adapter_003|data_reg[3]\, width_adapter_003|width_adapter_003|data_reg[3], HostSystem, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[3]~18\, cpu|av_ld_byte0_data_nxt[3]~18, HostSystem, 1
instance = comp, \uart_s1_translator|uart_s1_translator|av_readdata_pre[3]\, uart_s1_translator|uart_s1_translator|av_readdata_pre[3], HostSystem, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[3]~19\, cpu|av_ld_byte0_data_nxt[3]~19, HostSystem, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[3]~20\, cpu|av_ld_byte0_data_nxt[3]~20, HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg[18]\, width_adapter|width_adapter|data_reg[18], HostSystem, 1
instance = comp, \uart_s1_translator|uart_s1_translator|av_readdata_pre[8]\, uart_s1_translator|uart_s1_translator|av_readdata_pre[8], HostSystem, 1
instance = comp, \rsp_xbar_mux|src_payload~19\, rsp_xbar_mux|src_payload~19, HostSystem, 1
instance = comp, \uart_s1_translator|uart_s1_translator|av_readdata_pre[6]\, uart_s1_translator|uart_s1_translator|av_readdata_pre[6], HostSystem, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[6]~22\, cpu|av_ld_byte0_data_nxt[6]~22, HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg[21]\, width_adapter|width_adapter|data_reg[21], HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|data_reg~2\, width_adapter_002|width_adapter_002|data_reg~2, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|rx_data[1]\, uart|the_HostSystem_uart_rx|rx_data[1], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|selected_read_data~0\, uart|the_HostSystem_uart_regs|selected_read_data~0, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|control_reg[1]\, uart|the_HostSystem_uart_regs|control_reg[1], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|framing_error\, uart|the_HostSystem_uart_rx|framing_error, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|selected_read_data[1]~1\, uart|the_HostSystem_uart_regs|selected_read_data[1]~1, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|selected_read_data[1]~2\, uart|the_HostSystem_uart_regs|selected_read_data[1]~2, HostSystem, 1
instance = comp, \countbits_0|contador_bits_0|Add4~1\, countbits_0|contador_bits_0|Add4~1, HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg[29]\, width_adapter|width_adapter|data_reg[29], HostSystem, 1
instance = comp, \cpu|D_logic_op_raw[1]~0\, cpu|D_logic_op_raw[1]~0, HostSystem, 1
instance = comp, \cpu|R_ctrl_unsigned_lo_imm16\, cpu|R_ctrl_unsigned_lo_imm16, HostSystem, 1
instance = comp, \cpu|E_invert_arith_src_msb~0\, cpu|E_invert_arith_src_msb~0, HostSystem, 1
instance = comp, \width_adapter_003|width_adapter_003|data_reg~4\, width_adapter_003|width_adapter_003|data_reg~4, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|readdata[0]\, uart|the_HostSystem_uart_regs|readdata[0], HostSystem, 1
instance = comp, \cpu|E_wrctl_status~0\, cpu|E_wrctl_status~0, HostSystem, 1
instance = comp, \cpu|W_status_reg_pie_inst_nxt~2\, cpu|W_status_reg_pie_inst_nxt~2, HostSystem, 1
instance = comp, \cpu|W_status_reg_pie_inst_nxt~3\, cpu|W_status_reg_pie_inst_nxt~3, HostSystem, 1
instance = comp, \cpu|D_ctrl_shift_logical~1\, cpu|D_ctrl_shift_logical~1, HostSystem, 1
instance = comp, \width_adapter_003|width_adapter_003|data_reg~5\, width_adapter_003|width_adapter_003|data_reg~5, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|readdata[3]\, uart|the_HostSystem_uart_regs|readdata[3], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|readdata[8]\, uart|the_HostSystem_uart_regs|readdata[8], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|readdata[6]\, uart|the_HostSystem_uart_regs|readdata[6], HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|data_reg[12]\, width_adapter_002|width_adapter_002|data_reg[12], HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|data_reg[11]\, width_adapter_002|width_adapter_002|data_reg[11], HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|data_reg[10]\, width_adapter_002|width_adapter_002|data_reg[10], HostSystem, 1
instance = comp, \countbits_0|enable_state~0\, countbits_0|enable_state~0, HostSystem, 1
instance = comp, \countbits_0|enable_state~1\, countbits_0|enable_state~1, HostSystem, 1
instance = comp, \countbits_0|enable_state~2\, countbits_0|enable_state~2, HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|data_reg[8]\, width_adapter_002|width_adapter_002|data_reg[8], HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|data_reg[1]\, width_adapter_002|width_adapter_002|data_reg[1], HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|data_reg[7]\, width_adapter_002|width_adapter_002|data_reg[7], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]\, uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|WideOr0~0\, uart|the_HostSystem_uart_rx|WideOr0~0, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|WideOr0~1\, uart|the_HostSystem_uart_rx|WideOr0~1, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|WideOr0~2\, uart|the_HostSystem_uart_rx|WideOr0~2, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|framing_error~0\, uart|the_HostSystem_uart_rx|framing_error~0, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|framing_error~1\, uart|the_HostSystem_uart_rx|framing_error~1, HostSystem, 1
instance = comp, \cpu|W_alu_result[24]\, cpu|W_alu_result[24], HostSystem, 1
instance = comp, \cpu|W_alu_result[25]\, cpu|W_alu_result[25], HostSystem, 1
instance = comp, \cpu|Equal2~13\, cpu|Equal2~13, HostSystem, 1
instance = comp, \cpu|D_ctrl_unsigned_lo_imm16~0\, cpu|D_ctrl_unsigned_lo_imm16~0, HostSystem, 1
instance = comp, \cpu|D_ctrl_unsigned_lo_imm16~1\, cpu|D_ctrl_unsigned_lo_imm16~1, HostSystem, 1
instance = comp, \cpu|W_alu_result[28]\, cpu|W_alu_result[28], HostSystem, 1
instance = comp, \cpu|W_alu_result[27]\, cpu|W_alu_result[27], HostSystem, 1
instance = comp, \cpu|W_alu_result[21]\, cpu|W_alu_result[21], HostSystem, 1
instance = comp, \cpu|W_alu_result[20]\, cpu|W_alu_result[20], HostSystem, 1
instance = comp, \cpu|W_alu_result[19]\, cpu|W_alu_result[19], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|rx_data[0]\, uart|the_HostSystem_uart_rx|rx_data[0], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|control_reg[0]\, uart|the_HostSystem_uart_regs|control_reg[0], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|selected_read_data[0]~10\, uart|the_HostSystem_uart_regs|selected_read_data[0]~10, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|selected_read_data[0]~11\, uart|the_HostSystem_uart_regs|selected_read_data[0]~11, HostSystem, 1
instance = comp, \cpu|D_ctrl_crst~0\, cpu|D_ctrl_crst~0, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|rx_data[3]\, uart|the_HostSystem_uart_rx|rx_data[3], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|selected_read_data~12\, uart|the_HostSystem_uart_regs|selected_read_data~12, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|control_reg[3]\, uart|the_HostSystem_uart_regs|control_reg[3], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|rx_overrun\, uart|the_HostSystem_uart_rx|rx_overrun, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|selected_read_data[3]~13\, uart|the_HostSystem_uart_regs|selected_read_data[3]~13, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|selected_read_data[3]~14\, uart|the_HostSystem_uart_regs|selected_read_data[3]~14, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|control_reg[4]\, uart|the_HostSystem_uart_regs|control_reg[4], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|tx_overrun\, uart|the_HostSystem_uart_tx|tx_overrun, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|selected_read_data[4]~16\, uart|the_HostSystem_uart_regs|selected_read_data[4]~16, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|control_reg[8]\, uart|the_HostSystem_uart_regs|control_reg[8], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|selected_read_data[8]~18\, uart|the_HostSystem_uart_regs|selected_read_data[8]~18, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|selected_read_data[8]~19\, uart|the_HostSystem_uart_regs|selected_read_data[8]~19, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|rx_data[6]\, uart|the_HostSystem_uart_rx|rx_data[6], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|selected_read_data~20\, uart|the_HostSystem_uart_regs|selected_read_data~20, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|control_reg[6]\, uart|the_HostSystem_uart_regs|control_reg[6], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|selected_read_data[6]~21\, uart|the_HostSystem_uart_regs|selected_read_data[6]~21, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|selected_read_data[6]~22\, uart|the_HostSystem_uart_regs|selected_read_data[6]~22, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|tx_shift_empty\, uart|the_HostSystem_uart_tx|tx_shift_empty, HostSystem, 1
instance = comp, \cpu|E_alu_result[15]~39\, cpu|E_alu_result[15]~39, HostSystem, 1
instance = comp, \cpu|E_alu_result[15]~40\, cpu|E_alu_result[15]~40, HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|data_reg~5\, width_adapter_002|width_adapter_002|data_reg~5, HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|data_reg~6\, width_adapter_002|width_adapter_002|data_reg~6, HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|data_reg~7\, width_adapter_002|width_adapter_002|data_reg~7, HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|data_reg~9\, width_adapter_002|width_adapter_002|data_reg~9, HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|data_reg~13\, width_adapter_002|width_adapter_002|data_reg~13, HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|data_reg~16\, width_adapter_002|width_adapter_002|data_reg~16, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~0\, uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~0, HostSystem, 1
instance = comp, \cpu|E_alu_result[24]~45\, cpu|E_alu_result[24]~45, HostSystem, 1
instance = comp, \cpu|E_alu_result[24]~46\, cpu|E_alu_result[24]~46, HostSystem, 1
instance = comp, \cpu|E_alu_result[25]~47\, cpu|E_alu_result[25]~47, HostSystem, 1
instance = comp, \cpu|E_alu_result[25]~48\, cpu|E_alu_result[25]~48, HostSystem, 1
instance = comp, \cpu|E_alu_result[31]~53\, cpu|E_alu_result[31]~53, HostSystem, 1
instance = comp, \cpu|E_alu_result[28]~59\, cpu|E_alu_result[28]~59, HostSystem, 1
instance = comp, \cpu|E_alu_result[28]~60\, cpu|E_alu_result[28]~60, HostSystem, 1
instance = comp, \cpu|E_alu_result[27]~61\, cpu|E_alu_result[27]~61, HostSystem, 1
instance = comp, \cpu|E_alu_result[27]~62\, cpu|E_alu_result[27]~62, HostSystem, 1
instance = comp, \cpu|E_alu_result[21]~63\, cpu|E_alu_result[21]~63, HostSystem, 1
instance = comp, \cpu|E_alu_result[21]~64\, cpu|E_alu_result[21]~64, HostSystem, 1
instance = comp, \cpu|E_alu_result[20]~65\, cpu|E_alu_result[20]~65, HostSystem, 1
instance = comp, \cpu|E_alu_result[20]~66\, cpu|E_alu_result[20]~66, HostSystem, 1
instance = comp, \cpu|E_alu_result[19]~67\, cpu|E_alu_result[19]~67, HostSystem, 1
instance = comp, \cpu|E_alu_result[19]~68\, cpu|E_alu_result[19]~68, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|rx_overrun~0\, uart|the_HostSystem_uart_rx|rx_overrun~0, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|tx_overrun~0\, uart|the_HostSystem_uart_tx|tx_overrun~0, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|tx_shift_empty~0\, uart|the_HostSystem_uart_tx|tx_shift_empty~0, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|baud_rate_counter[7]\, uart|the_HostSystem_uart_rx|baud_rate_counter[7], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|baud_rate_counter[3]\, uart|the_HostSystem_uart_rx|baud_rate_counter[3], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|baud_rate_counter~0\, uart|the_HostSystem_uart_rx|baud_rate_counter~0, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|baud_rate_counter~4\, uart|the_HostSystem_uart_rx|baud_rate_counter~4, HostSystem, 1
instance = comp, \countbits_0|contador_bits_1|Add4~5\, countbits_0|contador_bits_1|Add4~5, HostSystem, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[6]~26\, cpu|av_ld_byte0_data_nxt[6]~26, HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg~70\, width_adapter|width_adapter|data_reg~70, HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg~71\, width_adapter|width_adapter|data_reg~71, HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg~74\, width_adapter|width_adapter|data_reg~74, HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg~75\, width_adapter|width_adapter|data_reg~75, HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg~76\, width_adapter|width_adapter|data_reg~76, HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg~78\, width_adapter|width_adapter|data_reg~78, HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg~79\, width_adapter|width_adapter|data_reg~79, HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg~83\, width_adapter|width_adapter|data_reg~83, HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg~89\, width_adapter|width_adapter|data_reg~89, HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg~90\, width_adapter|width_adapter|data_reg~90, HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg~93\, width_adapter|width_adapter|data_reg~93, HostSystem, 1
instance = comp, \cpu|E_alu_result[24]~77\, cpu|E_alu_result[24]~77, HostSystem, 1
instance = comp, \cpu|E_alu_result[25]~78\, cpu|E_alu_result[25]~78, HostSystem, 1
instance = comp, \cpu|E_alu_result[28]~84\, cpu|E_alu_result[28]~84, HostSystem, 1
instance = comp, \cpu|E_alu_result[27]~85\, cpu|E_alu_result[27]~85, HostSystem, 1
instance = comp, \cpu|E_alu_result[21]~86\, cpu|E_alu_result[21]~86, HostSystem, 1
instance = comp, \cpu|E_alu_result[20]~87\, cpu|E_alu_result[20]~87, HostSystem, 1
instance = comp, \cpu|E_alu_result[19]~88\, cpu|E_alu_result[19]~88, HostSystem, 1
instance = comp, \cpu|d_writedata[27]~feeder\, cpu|d_writedata[27]~feeder, HostSystem, 1
instance = comp, \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]~feeder\, uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]~feeder, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|control_reg[8]~feeder\, uart|the_HostSystem_uart_regs|control_reg[8]~feeder, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|rx_data[0]~feeder\, uart|the_HostSystem_uart_rx|rx_data[0]~feeder, HostSystem, 1
instance = comp, \clk_clk~I\, clk_clk, HostSystem, 1
instance = comp, \clk_clk~clkctrl\, clk_clk~clkctrl, HostSystem, 1
instance = comp, \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, HostSystem, 1
instance = comp, \reset_reset_n~I\, reset_reset_n, HostSystem, 1
instance = comp, \reset_reset_n~clkctrl\, reset_reset_n~clkctrl, HostSystem, 1
instance = comp, \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], HostSystem, 1
instance = comp, \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], HostSystem, 1
instance = comp, \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\, rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, HostSystem, 1
instance = comp, \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, HostSystem, 1
instance = comp, \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl\, rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl, HostSystem, 1
instance = comp, \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]\, memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68], HostSystem, 1
instance = comp, \cmd_xbar_mux_001|arb|top_priority_reg[0]~2\, cmd_xbar_mux_001|arb|top_priority_reg[0]~2, HostSystem, 1
instance = comp, \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]\, memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69], HostSystem, 1
instance = comp, \cmd_xbar_mux_001|arb|top_priority_reg[1]\, cmd_xbar_mux_001|arb|top_priority_reg[1], HostSystem, 1
instance = comp, \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]\, memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71], HostSystem, 1
instance = comp, \cmd_xbar_mux_001|src_payload[0]\, cmd_xbar_mux_001|src_payload[0], HostSystem, 1
instance = comp, \memory_s1_translator_avalon_universal_slave_0_agent|memory_s1_translator_avalon_universal_slave_0_agent|m0_read~0\, memory_s1_translator_avalon_universal_slave_0_agent|memory_s1_translator_avalon_universal_slave_0_agent|m0_read~0, HostSystem, 1
instance = comp, \memory_s1_translator|memory_s1_translator|read_latency_shift_reg~3\, memory_s1_translator|memory_s1_translator|read_latency_shift_reg~3, HostSystem, 1
instance = comp, \memory_s1_translator|memory_s1_translator|read_latency_shift_reg[0]\, memory_s1_translator|memory_s1_translator|read_latency_shift_reg[0], HostSystem, 1
instance = comp, \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\, memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2, HostSystem, 1
instance = comp, \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\, memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], HostSystem, 1
instance = comp, \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\, memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, HostSystem, 1
instance = comp, \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\, memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, HostSystem, 1
instance = comp, \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\, memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], HostSystem, 1
instance = comp, \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]\, memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70], HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_byteen_field~2\, width_adapter|width_adapter|out_byteen_field~2, HostSystem, 1
instance = comp, \width_adapter|width_adapter|byteen_reg~1\, width_adapter|width_adapter|byteen_reg~1, HostSystem, 1
instance = comp, \cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder\, cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder, HostSystem, 1
instance = comp, \cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest\, cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest, HostSystem, 1
instance = comp, \memory_s1_translator|memory_s1_translator|read_latency_shift_reg~2\, memory_s1_translator|memory_s1_translator|read_latency_shift_reg~2, HostSystem, 1
instance = comp, \cmd_xbar_mux_001|last_cycle~0\, cmd_xbar_mux_001|last_cycle~0, HostSystem, 1
instance = comp, \width_adapter|width_adapter|byteen_reg[6]\, width_adapter|width_adapter|byteen_reg[6], HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_byteen_field~3\, width_adapter|width_adapter|out_byteen_field~3, HostSystem, 1
instance = comp, \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4\, memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4, HostSystem, 1
instance = comp, \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0\, memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0, HostSystem, 1
instance = comp, \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]\, memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70], HostSystem, 1
instance = comp, \width_adapter|width_adapter|ShiftLeft2~10\, width_adapter|width_adapter|ShiftLeft2~10, HostSystem, 1
instance = comp, \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]\, memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66], HostSystem, 1
instance = comp, \width_adapter|width_adapter|byteen_reg~5\, width_adapter|width_adapter|byteen_reg~5, HostSystem, 1
instance = comp, \width_adapter|width_adapter|byteen_reg[2]\, width_adapter|width_adapter|byteen_reg[2], HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_byteen_field~9\, width_adapter|width_adapter|out_byteen_field~9, HostSystem, 1
instance = comp, \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8\, memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8, HostSystem, 1
instance = comp, \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]~feeder\, memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]~feeder, HostSystem, 1
instance = comp, \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]\, memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66], HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg~88\, width_adapter|width_adapter|data_reg~88, HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg[17]\, width_adapter|width_adapter|data_reg[17], HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_data[17]\, width_adapter|width_adapter|out_data[17], HostSystem, 1
instance = comp, \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]\, memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67], HostSystem, 1
instance = comp, \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7\, memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7, HostSystem, 1
instance = comp, \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]\, memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67], HostSystem, 1
instance = comp, \cpu|d_writedata[24]~feeder\, cpu|d_writedata[24]~feeder, HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg~80\, width_adapter|width_adapter|data_reg~80, HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg[16]\, width_adapter|width_adapter|data_reg[16], HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_data[16]\, width_adapter|width_adapter|out_data[16], HostSystem, 1
instance = comp, \width_adapter|width_adapter|ShiftLeft2~5\, width_adapter|width_adapter|ShiftLeft2~5, HostSystem, 1
instance = comp, \cpu|D_wr_dst_reg~5\, cpu|D_wr_dst_reg~5, HostSystem, 1
instance = comp, \width_adapter|width_adapter|ShiftLeft2~8\, width_adapter|width_adapter|ShiftLeft2~8, HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_byteen_field~8\, width_adapter|width_adapter|out_byteen_field~8, HostSystem, 1
instance = comp, \cpu|Equal132~0\, cpu|Equal132~0, HostSystem, 1
instance = comp, \cpu|d_writedata[25]~feeder\, cpu|d_writedata[25]~feeder, HostSystem, 1
instance = comp, \cpu|D_ctrl_ld~4\, cpu|D_ctrl_ld~4, HostSystem, 1
instance = comp, \cpu|R_ctrl_ld\, cpu|R_ctrl_ld, HostSystem, 1
instance = comp, \cpu|D_ctrl_retaddr~0\, cpu|D_ctrl_retaddr~0, HostSystem, 1
instance = comp, \cpu|W_alu_result[5]~11\, cpu|W_alu_result[5]~11, HostSystem, 1
instance = comp, \cpu|D_ctrl_shift_rot_right~0\, cpu|D_ctrl_shift_rot_right~0, HostSystem, 1
instance = comp, \cpu|R_ctrl_shift_rot_right\, cpu|R_ctrl_shift_rot_right, HostSystem, 1
instance = comp, \cpu|E_shift_rot_result_nxt[13]~4\, cpu|E_shift_rot_result_nxt[13]~4, HostSystem, 1
instance = comp, \width_adapter|width_adapter|ShiftLeft2~28\, width_adapter|width_adapter|ShiftLeft2~28, HostSystem, 1
instance = comp, \width_adapter|width_adapter|ShiftLeft2~29\, width_adapter|width_adapter|ShiftLeft2~29, HostSystem, 1
instance = comp, \cpu|W_rf_wr_data[3]~6\, cpu|W_rf_wr_data[3]~6, HostSystem, 1
instance = comp, \cpu|D_ctrl_b_is_dst~2\, cpu|D_ctrl_b_is_dst~2, HostSystem, 1
instance = comp, \cpu|R_ctrl_ld_signed\, cpu|R_ctrl_ld_signed, HostSystem, 1
instance = comp, \cpu|Equal1~0\, cpu|Equal1~0, HostSystem, 1
instance = comp, \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]\, memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65], HostSystem, 1
instance = comp, \width_adapter|width_adapter|byteen_reg~6\, width_adapter|width_adapter|byteen_reg~6, HostSystem, 1
instance = comp, \width_adapter|width_adapter|byteen_reg[1]\, width_adapter|width_adapter|byteen_reg[1], HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_byteen_field~10\, width_adapter|width_adapter|out_byteen_field~10, HostSystem, 1
instance = comp, \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9\, memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9, HostSystem, 1
instance = comp, \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]\, memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65], HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg~82\, width_adapter|width_adapter|data_reg~82, HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg[8]\, width_adapter|width_adapter|data_reg[8], HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_data[8]\, width_adapter|width_adapter|out_data[8], HostSystem, 1
instance = comp, \cpu|av_ld_align_cycle_nxt[0]~0\, cpu|av_ld_align_cycle_nxt[0]~0, HostSystem, 1
instance = comp, \cpu|av_ld_align_cycle[0]\, cpu|av_ld_align_cycle[0], HostSystem, 1
instance = comp, \cpu|av_ld_align_cycle_nxt[1]~1\, cpu|av_ld_align_cycle_nxt[1]~1, HostSystem, 1
instance = comp, \cpu|av_ld_align_cycle[1]\, cpu|av_ld_align_cycle[1], HostSystem, 1
instance = comp, \cpu|D_ctrl_alu_force_xor~9\, cpu|D_ctrl_alu_force_xor~9, HostSystem, 1
instance = comp, \cpu|D_iw[15]\, cpu|D_iw[15], HostSystem, 1
instance = comp, \cpu|D_ctrl_alu_force_xor~5\, cpu|D_ctrl_alu_force_xor~5, HostSystem, 1
instance = comp, \cpu|Equal2~0\, cpu|Equal2~0, HostSystem, 1
instance = comp, \cpu|Equal101~0\, cpu|Equal101~0, HostSystem, 1
instance = comp, \cpu|D_ctrl_alu_force_xor~6\, cpu|D_ctrl_alu_force_xor~6, HostSystem, 1
instance = comp, \cpu|D_ctrl_alu_force_xor~8\, cpu|D_ctrl_alu_force_xor~8, HostSystem, 1
instance = comp, \cpu|D_logic_op[1]~0\, cpu|D_logic_op[1]~0, HostSystem, 1
instance = comp, \cpu|R_logic_op[1]\, cpu|R_logic_op[1], HostSystem, 1
instance = comp, \cpu|R_ctrl_br_nxt~0\, cpu|R_ctrl_br_nxt~0, HostSystem, 1
instance = comp, \cpu|R_ctrl_br\, cpu|R_ctrl_br, HostSystem, 1
instance = comp, \cpu|R_src1~41\, cpu|R_src1~41, HostSystem, 1
instance = comp, \cpu|D_ctrl_jmp_direct~0\, cpu|D_ctrl_jmp_direct~0, HostSystem, 1
instance = comp, \cpu|R_ctrl_jmp_direct\, cpu|R_ctrl_jmp_direct, HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg~94\, width_adapter|width_adapter|data_reg~94, HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg[30]\, width_adapter|width_adapter|data_reg[30], HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_data[30]\, width_adapter|width_adapter|out_data[30], HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg~95\, width_adapter|width_adapter|data_reg~95, HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg[31]\, width_adapter|width_adapter|data_reg[31], HostSystem, 1
instance = comp, \cpu|W_rf_wr_data[6]~15\, cpu|W_rf_wr_data[6]~15, HostSystem, 1
instance = comp, \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][109]\, memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][109], HostSystem, 1
instance = comp, \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\, memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, HostSystem, 1
instance = comp, \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][109]\, memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][109], HostSystem, 1
instance = comp, \rsp_xbar_demux_001|src0_valid\, rsp_xbar_demux_001|src0_valid, HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|data_reg~3\, width_adapter_002|width_adapter_002|data_reg~3, HostSystem, 1
instance = comp, \cpu|W_alu_result[4]~0\, cpu|W_alu_result[4]~0, HostSystem, 1
instance = comp, \cpu|E_shift_rot_result_nxt[3]~1\, cpu|E_shift_rot_result_nxt[3]~1, HostSystem, 1
instance = comp, \cpu|E_shift_rot_result[3]\, cpu|E_shift_rot_result[3], HostSystem, 1
instance = comp, \cpu|E_shift_rot_result_nxt[4]~2\, cpu|E_shift_rot_result_nxt[4]~2, HostSystem, 1
instance = comp, \countbits_0|contador_interno|Q_tmp[0]~8\, countbits_0|contador_interno|Q_tmp[0]~8, HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|data_reg~12\, width_adapter_002|width_adapter_002|data_reg~12, HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|data_reg[0]\, width_adapter_002|width_adapter_002|data_reg[0], HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|out_data[0]~8\, width_adapter_002|width_adapter_002|out_data[0]~8, HostSystem, 1
instance = comp, \cpu|d_writedata[13]~feeder\, cpu|d_writedata[13]~feeder, HostSystem, 1
instance = comp, \cpu|d_writedata[13]\, cpu|d_writedata[13], HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|data_reg~1\, width_adapter_002|width_adapter_002|data_reg~1, HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|data_reg[13]\, width_adapter_002|width_adapter_002|data_reg[13], HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|out_data[13]~0\, width_adapter_002|width_adapter_002|out_data[13]~0, HostSystem, 1
instance = comp, \cpu|d_writedata[15]~feeder\, cpu|d_writedata[15]~feeder, HostSystem, 1
instance = comp, \cpu|d_writedata[15]\, cpu|d_writedata[15], HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|out_data[15]~1\, width_adapter_002|width_adapter_002|out_data[15]~1, HostSystem, 1
instance = comp, \countbits_0|enable_state~3\, countbits_0|enable_state~3, HostSystem, 1
instance = comp, \countbits_0|enable_state~4\, countbits_0|enable_state~4, HostSystem, 1
instance = comp, \countbits_0|state|Q_tmp[0]\, countbits_0|state|Q_tmp[0], HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|data_reg~8\, width_adapter_002|width_adapter_002|data_reg~8, HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|data_reg[9]\, width_adapter_002|width_adapter_002|data_reg[9], HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|out_data[9]~4\, width_adapter_002|width_adapter_002|out_data[9]~4, HostSystem, 1
instance = comp, \countbits_0|state|Q_tmp[9]\, countbits_0|state|Q_tmp[9], HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|out_data[8]~5\, width_adapter_002|width_adapter_002|out_data[8]~5, HostSystem, 1
instance = comp, \countbits_0|state|Q_tmp[8]\, countbits_0|state|Q_tmp[8], HostSystem, 1
instance = comp, \countbits_0|contador_interno|Q_tmp[0]\, countbits_0|contador_interno|Q_tmp[0], HostSystem, 1
instance = comp, \countbits_0|contador_interno|Q_tmp[1]~10\, countbits_0|contador_interno|Q_tmp[1]~10, HostSystem, 1
instance = comp, \countbits_0|contador_interno|Q_tmp[2]~12\, countbits_0|contador_interno|Q_tmp[2]~12, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70], HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70], HostSystem, 1
instance = comp, \countbits_0|contador_interno|Q_tmp[3]~14\, countbits_0|contador_interno|Q_tmp[3]~14, HostSystem, 1
instance = comp, \countbits_0|contador_interno|Q_tmp[4]~16\, countbits_0|contador_interno|Q_tmp[4]~16, HostSystem, 1
instance = comp, \cpu|d_writedata[4]~feeder\, cpu|d_writedata[4]~feeder, HostSystem, 1
instance = comp, \cpu|d_writedata[4]\, cpu|d_writedata[4], HostSystem, 1
instance = comp, \cpu|W_rf_wr_data[12]~10\, cpu|W_rf_wr_data[12]~10, HostSystem, 1
instance = comp, \cpu|E_shift_rot_result_nxt[15]~14\, cpu|E_shift_rot_result_nxt[15]~14, HostSystem, 1
instance = comp, \cpu|E_alu_result[15]~74\, cpu|E_alu_result[15]~74, HostSystem, 1
instance = comp, \cpu|W_alu_result[15]\, cpu|W_alu_result[15], HostSystem, 1
instance = comp, \cpu|W_rf_wr_data[15]~17\, cpu|W_rf_wr_data[15]~17, HostSystem, 1
instance = comp, \cpu|W_alu_result[26]~14\, cpu|W_alu_result[26]~14, HostSystem, 1
instance = comp, \cpu|E_shift_rot_result_nxt[16]~16\, cpu|E_shift_rot_result_nxt[16]~16, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~2\, uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~2, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~feeder\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]~feeder, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69], HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46], HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]~feeder\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]~feeder, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40], HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~0\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~0, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]~4\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]~4, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1], HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0, HostSystem, 1
instance = comp, \rsp_xbar_mux|src_payload~21\, rsp_xbar_mux|src_payload~21, HostSystem, 1
instance = comp, \rsp_xbar_mux|src_data[19]\, rsp_xbar_mux|src_data[19], HostSystem, 1
instance = comp, \cpu|av_ld_byte2_data[3]~5\, cpu|av_ld_byte2_data[3]~5, HostSystem, 1
instance = comp, \cpu|av_ld_byte3_data_nxt~6\, cpu|av_ld_byte3_data_nxt~6, HostSystem, 1
instance = comp, \cpu|av_ld_byte3_data_nxt~7\, cpu|av_ld_byte3_data_nxt~7, HostSystem, 1
instance = comp, \cpu|av_ld_byte3_data[3]\, cpu|av_ld_byte3_data[3], HostSystem, 1
instance = comp, \cpu|av_ld_byte2_data[3]\, cpu|av_ld_byte2_data[3], HostSystem, 1
instance = comp, \cpu|W_rf_wr_data[19]~31\, cpu|W_rf_wr_data[19]~31, HostSystem, 1
instance = comp, \width_adapter|width_adapter|ShiftLeft2~22\, width_adapter|width_adapter|ShiftLeft2~22, HostSystem, 1
instance = comp, \width_adapter|width_adapter|ShiftLeft2~3\, width_adapter|width_adapter|ShiftLeft2~3, HostSystem, 1
instance = comp, \rsp_xbar_mux|src_payload~27\, rsp_xbar_mux|src_payload~27, HostSystem, 1
instance = comp, \cpu|av_ld_byte2_data[5]~3\, cpu|av_ld_byte2_data[5]~3, HostSystem, 1
instance = comp, \cpu|av_ld_byte3_data_nxt~4\, cpu|av_ld_byte3_data_nxt~4, HostSystem, 1
instance = comp, \cpu|av_ld_byte3_data[5]\, cpu|av_ld_byte3_data[5], HostSystem, 1
instance = comp, \cpu|av_ld_byte2_data[5]\, cpu|av_ld_byte2_data[5], HostSystem, 1
instance = comp, \cpu|W_rf_wr_data[21]~29\, cpu|W_rf_wr_data[21]~29, HostSystem, 1
instance = comp, \cpu|D_logic_op[0]~1\, cpu|D_logic_op[0]~1, HostSystem, 1
instance = comp, \cpu|R_logic_op[0]\, cpu|R_logic_op[0], HostSystem, 1
instance = comp, \cpu|D_ctrl_rot_right~0\, cpu|D_ctrl_rot_right~0, HostSystem, 1
instance = comp, \cpu|R_ctrl_rot_right\, cpu|R_ctrl_rot_right, HostSystem, 1
instance = comp, \cpu|E_shift_rot_result_nxt[1]~13\, cpu|E_shift_rot_result_nxt[1]~13, HostSystem, 1
instance = comp, \cpu|E_shift_rot_result[1]\, cpu|E_shift_rot_result[1], HostSystem, 1
instance = comp, \cpu|E_shift_rot_result_nxt[0]~15\, cpu|E_shift_rot_result_nxt[0]~15, HostSystem, 1
instance = comp, \cpu|E_shift_rot_result[0]\, cpu|E_shift_rot_result[0], HostSystem, 1
instance = comp, \cpu|E_shift_rot_fill_bit~0\, cpu|E_shift_rot_fill_bit~0, HostSystem, 1
instance = comp, \cpu|E_shift_rot_result_nxt[31]~17\, cpu|E_shift_rot_result_nxt[31]~17, HostSystem, 1
instance = comp, \cpu|av_ld_byte3_data_nxt~10\, cpu|av_ld_byte3_data_nxt~10, HostSystem, 1
instance = comp, \cpu|av_ld_byte3_data_nxt~11\, cpu|av_ld_byte3_data_nxt~11, HostSystem, 1
instance = comp, \cpu|av_ld_byte3_data[0]\, cpu|av_ld_byte3_data[0], HostSystem, 1
instance = comp, \cpu|W_rf_wr_data[24]~20\, cpu|W_rf_wr_data[24]~20, HostSystem, 1
instance = comp, \countbits_0|contador_interno|Q_tmp[5]~18\, countbits_0|contador_interno|Q_tmp[5]~18, HostSystem, 1
instance = comp, \cpu|W_rf_wr_data[27]~28\, cpu|W_rf_wr_data[27]~28, HostSystem, 1
instance = comp, \cpu|av_ld_byte3_data_nxt~5\, cpu|av_ld_byte3_data_nxt~5, HostSystem, 1
instance = comp, \cpu|av_ld_byte3_data[4]\, cpu|av_ld_byte3_data[4], HostSystem, 1
instance = comp, \cpu|W_rf_wr_data[28]~27\, cpu|W_rf_wr_data[28]~27, HostSystem, 1
instance = comp, \cpu|W_alu_result[26]~15\, cpu|W_alu_result[26]~15, HostSystem, 1
instance = comp, \cpu|E_alu_result[30]~55\, cpu|E_alu_result[30]~55, HostSystem, 1
instance = comp, \cpu|E_arith_src1[31]\, cpu|E_arith_src1[31], HostSystem, 1
instance = comp, \cpu|R_src1[28]~49\, cpu|R_src1[28]~49, HostSystem, 1
instance = comp, \cpu|E_src1[28]\, cpu|E_src1[28], HostSystem, 1
instance = comp, \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\, cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, HostSystem, 1
instance = comp, \cpu|E_src2[27]~14\, cpu|E_src2[27]~14, HostSystem, 1
instance = comp, \cpu|R_src2_hi~2\, cpu|R_src2_hi~2, HostSystem, 1
instance = comp, \cpu|D_ctrl_hi_imm16~0\, cpu|D_ctrl_hi_imm16~0, HostSystem, 1
instance = comp, \cpu|D_ctrl_hi_imm16~1\, cpu|D_ctrl_hi_imm16~1, HostSystem, 1
instance = comp, \cpu|R_ctrl_hi_imm16\, cpu|R_ctrl_hi_imm16, HostSystem, 1
instance = comp, \cpu|E_src2[27]\, cpu|E_src2[27], HostSystem, 1
instance = comp, \cpu|E_src2[25]~4\, cpu|E_src2[25]~4, HostSystem, 1
instance = comp, \cpu|E_src2[25]\, cpu|E_src2[25], HostSystem, 1
instance = comp, \cpu|E_src2[24]~5\, cpu|E_src2[24]~5, HostSystem, 1
instance = comp, \cpu|E_src2[24]\, cpu|E_src2[24], HostSystem, 1
instance = comp, \cpu|E_src2[23]~6\, cpu|E_src2[23]~6, HostSystem, 1
instance = comp, \cpu|E_src2[23]\, cpu|E_src2[23], HostSystem, 1
instance = comp, \cpu|E_src2[21]~8\, cpu|E_src2[21]~8, HostSystem, 1
instance = comp, \cpu|E_src2[21]\, cpu|E_src2[21], HostSystem, 1
instance = comp, \cpu|E_src2[20]~9\, cpu|E_src2[20]~9, HostSystem, 1
instance = comp, \width_adapter|width_adapter|ShiftLeft2~21\, width_adapter|width_adapter|ShiftLeft2~21, HostSystem, 1
instance = comp, \cpu|d_writedata[14]\, cpu|d_writedata[14], HostSystem, 1
instance = comp, \width_adapter|width_adapter|ShiftLeft2~15\, width_adapter|width_adapter|ShiftLeft2~15, HostSystem, 1
instance = comp, \width_adapter|width_adapter|ShiftLeft2~17\, width_adapter|width_adapter|ShiftLeft2~17, HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_data[14]\, width_adapter|width_adapter|out_data[14], HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg~81\, width_adapter|width_adapter|data_reg~81, HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg[15]\, width_adapter|width_adapter|data_reg[15], HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_data[15]\, width_adapter|width_adapter|out_data[15], HostSystem, 1
instance = comp, \memory|the_altsyncram|auto_generated|ram_block1a8\, memory|the_altsyncram|auto_generated|ram_block1a8, HostSystem, 1
instance = comp, \width_adapter_001|width_adapter_001|out_data[10]\, width_adapter_001|width_adapter_001|out_data[10], HostSystem, 1
instance = comp, \cpu|D_iw[10]\, cpu|D_iw[10], HostSystem, 1
instance = comp, \cpu|E_src2[20]\, cpu|E_src2[20], HostSystem, 1
instance = comp, \cpu|R_src1[19]~58\, cpu|R_src1[19]~58, HostSystem, 1
instance = comp, \cpu|E_src1[19]\, cpu|E_src1[19], HostSystem, 1
instance = comp, \cpu|E_src2[17]~12\, cpu|E_src2[17]~12, HostSystem, 1
instance = comp, \cpu|d_writedata[5]~feeder\, cpu|d_writedata[5]~feeder, HostSystem, 1
instance = comp, \cpu|d_writedata[5]\, cpu|d_writedata[5], HostSystem, 1
instance = comp, \width_adapter|width_adapter|ShiftLeft2~14\, width_adapter|width_adapter|ShiftLeft2~14, HostSystem, 1
instance = comp, \cpu|d_writedata[6]\, cpu|d_writedata[6], HostSystem, 1
instance = comp, \width_adapter|width_adapter|ShiftLeft2~19\, width_adapter|width_adapter|ShiftLeft2~19, HostSystem, 1
instance = comp, \cpu|d_writedata[7]\, cpu|d_writedata[7], HostSystem, 1
instance = comp, \width_adapter|width_adapter|ShiftLeft2~20\, width_adapter|width_adapter|ShiftLeft2~20, HostSystem, 1
instance = comp, \memory|the_altsyncram|auto_generated|ram_block1a34\, memory|the_altsyncram|auto_generated|ram_block1a34, HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_byteen_field~11\, width_adapter|width_adapter|out_byteen_field~11, HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_data[5]\, width_adapter|width_adapter|out_data[5], HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_data[6]\, width_adapter|width_adapter|out_data[6], HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg~84\, width_adapter|width_adapter|data_reg~84, HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg[7]\, width_adapter|width_adapter|data_reg[7], HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_data[7]\, width_adapter|width_adapter|out_data[7], HostSystem, 1
instance = comp, \memory|the_altsyncram|auto_generated|ram_block1a2\, memory|the_altsyncram|auto_generated|ram_block1a2, HostSystem, 1
instance = comp, \width_adapter_001|width_adapter_001|out_data[7]\, width_adapter_001|width_adapter_001|out_data[7], HostSystem, 1
instance = comp, \cpu|D_iw[7]\, cpu|D_iw[7], HostSystem, 1
instance = comp, \cpu|E_src2[17]\, cpu|E_src2[17], HostSystem, 1
instance = comp, \cpu|R_src2_lo[15]~16\, cpu|R_src2_lo[15]~16, HostSystem, 1
instance = comp, \cpu|E_src2[15]\, cpu|E_src2[15], HostSystem, 1
instance = comp, \cpu|D_iw[20]\, cpu|D_iw[20], HostSystem, 1
instance = comp, \cpu|R_src2_lo[14]~6\, cpu|R_src2_lo[14]~6, HostSystem, 1
instance = comp, \cpu|E_src2[14]\, cpu|E_src2[14], HostSystem, 1
instance = comp, \cpu|R_src2_lo[13]~7\, cpu|R_src2_lo[13]~7, HostSystem, 1
instance = comp, \cpu|E_src2[13]\, cpu|E_src2[13], HostSystem, 1
instance = comp, \cpu|E_src1[9]~7\, cpu|E_src1[9]~7, HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg~86\, width_adapter|width_adapter|data_reg~86, HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg[20]\, width_adapter|width_adapter|data_reg[20], HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_data[20]\, width_adapter|width_adapter|out_data[20], HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg~67\, width_adapter|width_adapter|data_reg~67, HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg[22]\, width_adapter|width_adapter|data_reg[22], HostSystem, 1
instance = comp, \cpu|E_st_data[22]~0\, cpu|E_st_data[22]~0, HostSystem, 1
instance = comp, \cpu|d_writedata[22]\, cpu|d_writedata[22], HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_data[22]\, width_adapter|width_adapter|out_data[22], HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg~68\, width_adapter|width_adapter|data_reg~68, HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg[23]\, width_adapter|width_adapter|data_reg[23], HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_data[23]\, width_adapter|width_adapter|out_data[23], HostSystem, 1
instance = comp, \memory|the_altsyncram|auto_generated|ram_block1a16\, memory|the_altsyncram|auto_generated|ram_block1a16, HostSystem, 1
instance = comp, \memory|the_altsyncram|auto_generated|ram_block1a48\, memory|the_altsyncram|auto_generated|ram_block1a48, HostSystem, 1
instance = comp, \width_adapter_001|width_adapter_001|out_data[16]\, width_adapter_001|width_adapter_001|out_data[16], HostSystem, 1
instance = comp, \cpu|D_iw[16]\, cpu|D_iw[16], HostSystem, 1
instance = comp, \cpu|Equal2~9\, cpu|Equal2~9, HostSystem, 1
instance = comp, \cpu|Equal101~4\, cpu|Equal101~4, HostSystem, 1
instance = comp, \cpu|Equal101~5\, cpu|Equal101~5, HostSystem, 1
instance = comp, \cpu|D_ctrl_uncond_cti_non_br~0\, cpu|D_ctrl_uncond_cti_non_br~0, HostSystem, 1
instance = comp, \cpu|D_ctrl_uncond_cti_non_br~1\, cpu|D_ctrl_uncond_cti_non_br~1, HostSystem, 1
instance = comp, \cpu|R_ctrl_uncond_cti_non_br\, cpu|R_ctrl_uncond_cti_non_br, HostSystem, 1
instance = comp, \cpu|D_logic_op_raw[0]~1\, cpu|D_logic_op_raw[0]~1, HostSystem, 1
instance = comp, \cpu|R_compare_op[0]\, cpu|R_compare_op[0], HostSystem, 1
instance = comp, \cpu|R_src1[27]~50\, cpu|R_src1[27]~50, HostSystem, 1
instance = comp, \cpu|E_src1[27]\, cpu|E_src1[27], HostSystem, 1
instance = comp, \cpu|E_logic_result[27]~32\, cpu|E_logic_result[27]~32, HostSystem, 1
instance = comp, \cpu|R_src2_hi[15]~0\, cpu|R_src2_hi[15]~0, HostSystem, 1
instance = comp, \cpu|R_src2_hi[15]~1\, cpu|R_src2_hi[15]~1, HostSystem, 1
instance = comp, \cpu|E_src2[31]\, cpu|E_src2[31], HostSystem, 1
instance = comp, \cpu|E_logic_result[31]~16\, cpu|E_logic_result[31]~16, HostSystem, 1
instance = comp, \cpu|E_logic_result[30]~17\, cpu|E_logic_result[30]~17, HostSystem, 1
instance = comp, \cpu|Equal122~5\, cpu|Equal122~5, HostSystem, 1
instance = comp, \cpu|R_src1[20]~57\, cpu|R_src1[20]~57, HostSystem, 1
instance = comp, \cpu|E_src1[20]\, cpu|E_src1[20], HostSystem, 1
instance = comp, \cpu|E_logic_result[20]~26\, cpu|E_logic_result[20]~26, HostSystem, 1
instance = comp, \cpu|E_src2[19]~10\, cpu|E_src2[19]~10, HostSystem, 1
instance = comp, \cpu|d_writedata[27]~6\, cpu|d_writedata[27]~6, HostSystem, 1
instance = comp, \cpu|d_writedata[11]~feeder\, cpu|d_writedata[11]~feeder, HostSystem, 1
instance = comp, \cpu|d_writedata[11]\, cpu|d_writedata[11], HostSystem, 1
instance = comp, \width_adapter|width_adapter|ShiftLeft2~11\, width_adapter|width_adapter|ShiftLeft2~11, HostSystem, 1
instance = comp, \cpu|d_writedata[12]~feeder\, cpu|d_writedata[12]~feeder, HostSystem, 1
instance = comp, \cpu|d_writedata[12]\, cpu|d_writedata[12], HostSystem, 1
instance = comp, \width_adapter|width_adapter|ShiftLeft2~13\, width_adapter|width_adapter|ShiftLeft2~13, HostSystem, 1
instance = comp, \width_adapter|width_adapter|ShiftLeft2~12\, width_adapter|width_adapter|ShiftLeft2~12, HostSystem, 1
instance = comp, \memory|the_altsyncram|auto_generated|ram_block1a41\, memory|the_altsyncram|auto_generated|ram_block1a41, HostSystem, 1
instance = comp, \width_adapter_001|width_adapter_001|out_data[9]\, width_adapter_001|width_adapter_001|out_data[9], HostSystem, 1
instance = comp, \cpu|D_iw[9]\, cpu|D_iw[9], HostSystem, 1
instance = comp, \cpu|E_src2[19]\, cpu|E_src2[19], HostSystem, 1
instance = comp, \cpu|E_logic_result[19]~27\, cpu|E_logic_result[19]~27, HostSystem, 1
instance = comp, \cpu|Equal122~7\, cpu|Equal122~7, HostSystem, 1
instance = comp, \cpu|E_src2[16]~13\, cpu|E_src2[16]~13, HostSystem, 1
instance = comp, \cpu|E_src2[16]\, cpu|E_src2[16], HostSystem, 1
instance = comp, \cpu|E_logic_result[16]~30\, cpu|E_logic_result[16]~30, HostSystem, 1
instance = comp, \cpu|E_logic_result[15]~31\, cpu|E_logic_result[15]~31, HostSystem, 1
instance = comp, \cpu|Equal122~8\, cpu|Equal122~8, HostSystem, 1
instance = comp, \cpu|Equal122~9\, cpu|Equal122~9, HostSystem, 1
instance = comp, \cpu|E_logic_result[10]~7\, cpu|E_logic_result[10]~7, HostSystem, 1
instance = comp, \cpu|E_logic_result[8]~9\, cpu|E_logic_result[8]~9, HostSystem, 1
instance = comp, \cpu|Equal122~2\, cpu|Equal122~2, HostSystem, 1
instance = comp, \cpu|E_logic_result[6]~11\, cpu|E_logic_result[6]~11, HostSystem, 1
instance = comp, \cpu|R_src2_lo[1]~2\, cpu|R_src2_lo[1]~2, HostSystem, 1
instance = comp, \cpu|E_src2[1]\, cpu|E_src2[1], HostSystem, 1
instance = comp, \cpu|E_logic_result[1]~13\, cpu|E_logic_result[1]~13, HostSystem, 1
instance = comp, \cpu|R_src2_lo[5]~15\, cpu|R_src2_lo[5]~15, HostSystem, 1
instance = comp, \cpu|E_src2[5]\, cpu|E_src2[5], HostSystem, 1
instance = comp, \cpu|E_logic_result[5]~12\, cpu|E_logic_result[5]~12, HostSystem, 1
instance = comp, \cpu|Equal122~3\, cpu|Equal122~3, HostSystem, 1
instance = comp, \cpu|E_logic_result[4]~2\, cpu|E_logic_result[4]~2, HostSystem, 1
instance = comp, \cpu|E_logic_result[13]~4\, cpu|E_logic_result[13]~4, HostSystem, 1
instance = comp, \cpu|E_src1[2]~2\, cpu|E_src1[2]~2, HostSystem, 1
instance = comp, \cpu|F_pc_plus_one[0]~0\, cpu|F_pc_plus_one[0]~0, HostSystem, 1
instance = comp, \cpu|E_src1[2]\, cpu|E_src1[2], HostSystem, 1
instance = comp, \cpu|E_logic_result[2]~0\, cpu|E_logic_result[2]~0, HostSystem, 1
instance = comp, \cpu|Equal122~0\, cpu|Equal122~0, HostSystem, 1
instance = comp, \cpu|Equal122~1\, cpu|Equal122~1, HostSystem, 1
instance = comp, \cpu|Equal122~4\, cpu|Equal122~4, HostSystem, 1
instance = comp, \cpu|Equal122~10\, cpu|Equal122~10, HostSystem, 1
instance = comp, \cpu|Add2~62\, cpu|Add2~62, HostSystem, 1
instance = comp, \cpu|Add2~64\, cpu|Add2~64, HostSystem, 1
instance = comp, \cpu|D_ctrl_alu_subtract~3\, cpu|D_ctrl_alu_subtract~3, HostSystem, 1
instance = comp, \cpu|D_ctrl_alu_subtract~4\, cpu|D_ctrl_alu_subtract~4, HostSystem, 1
instance = comp, \cpu|E_invert_arith_src_msb~1\, cpu|E_invert_arith_src_msb~1, HostSystem, 1
instance = comp, \cpu|E_invert_arith_src_msb\, cpu|E_invert_arith_src_msb, HostSystem, 1
instance = comp, \cpu|E_arith_src2[31]\, cpu|E_arith_src2[31], HostSystem, 1
instance = comp, \cpu|R_src1[29]~48\, cpu|R_src1[29]~48, HostSystem, 1
instance = comp, \cpu|E_src1[29]\, cpu|E_src1[29], HostSystem, 1
instance = comp, \cpu|E_src2[28]~2\, cpu|E_src2[28]~2, HostSystem, 1
instance = comp, \width_adapter|width_adapter|ShiftLeft2~25\, width_adapter|width_adapter|ShiftLeft2~25, HostSystem, 1
instance = comp, \width_adapter|width_adapter|ShiftLeft2~23\, width_adapter|width_adapter|ShiftLeft2~23, HostSystem, 1
instance = comp, \width_adapter|width_adapter|ShiftLeft2~26\, width_adapter|width_adapter|ShiftLeft2~26, HostSystem, 1
instance = comp, \memory|the_altsyncram|auto_generated|ram_block1a49\, memory|the_altsyncram|auto_generated|ram_block1a49, HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_data[18]\, width_adapter|width_adapter|out_data[18], HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg~87\, width_adapter|width_adapter|data_reg~87, HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg[19]\, width_adapter|width_adapter|data_reg[19], HostSystem, 1
instance = comp, \cpu|E_st_data[19]~4\, cpu|E_st_data[19]~4, HostSystem, 1
instance = comp, \cpu|d_writedata[19]\, cpu|d_writedata[19], HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_data[19]\, width_adapter|width_adapter|out_data[19], HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_data[21]\, width_adapter|width_adapter|out_data[21], HostSystem, 1
instance = comp, \memory|the_altsyncram|auto_generated|ram_block1a17\, memory|the_altsyncram|auto_generated|ram_block1a17, HostSystem, 1
instance = comp, \width_adapter_001|width_adapter_001|out_data[18]\, width_adapter_001|width_adapter_001|out_data[18], HostSystem, 1
instance = comp, \cpu|D_iw[18]~feeder\, cpu|D_iw[18]~feeder, HostSystem, 1
instance = comp, \cpu|D_iw[18]\, cpu|D_iw[18], HostSystem, 1
instance = comp, \cpu|E_src2[28]\, cpu|E_src2[28], HostSystem, 1
instance = comp, \cpu|R_src1[25]~52\, cpu|R_src1[25]~52, HostSystem, 1
instance = comp, \cpu|E_src1[25]\, cpu|E_src1[25], HostSystem, 1
instance = comp, \cpu|E_src2[22]~7\, cpu|E_src2[22]~7, HostSystem, 1
instance = comp, \cpu|E_src2[22]\, cpu|E_src2[22], HostSystem, 1
instance = comp, \cpu|E_src2[18]~11\, cpu|E_src2[18]~11, HostSystem, 1
instance = comp, \width_adapter_001|width_adapter_001|out_data[8]\, width_adapter_001|width_adapter_001|out_data[8], HostSystem, 1
instance = comp, \cpu|D_iw[8]\, cpu|D_iw[8], HostSystem, 1
instance = comp, \cpu|E_src2[18]\, cpu|E_src2[18], HostSystem, 1
instance = comp, \cpu|R_src1[14]~44\, cpu|R_src1[14]~44, HostSystem, 1
instance = comp, \cpu|E_src1[14]\, cpu|E_src1[14], HostSystem, 1
instance = comp, \cpu|Add1~26\, cpu|Add1~26, HostSystem, 1
instance = comp, \cpu|Add1~28\, cpu|Add1~28, HostSystem, 1
instance = comp, \cpu|Add1~32\, cpu|Add1~32, HostSystem, 1
instance = comp, \cpu|Add1~34\, cpu|Add1~34, HostSystem, 1
instance = comp, \cpu|Add1~36\, cpu|Add1~36, HostSystem, 1
instance = comp, \cpu|Add1~44\, cpu|Add1~44, HostSystem, 1
instance = comp, \cpu|Add1~52\, cpu|Add1~52, HostSystem, 1
instance = comp, \cpu|Add1~58\, cpu|Add1~58, HostSystem, 1
instance = comp, \cpu|Add1~60\, cpu|Add1~60, HostSystem, 1
instance = comp, \cpu|Add1~62\, cpu|Add1~62, HostSystem, 1
instance = comp, \cpu|Add1~64\, cpu|Add1~64, HostSystem, 1
instance = comp, \cpu|E_arith_result[32]~5\, cpu|E_arith_result[32]~5, HostSystem, 1
instance = comp, \cpu|E_cmp_result~0\, cpu|E_cmp_result~0, HostSystem, 1
instance = comp, \cpu|W_cmp_result\, cpu|W_cmp_result, HostSystem, 1
instance = comp, \cpu|F_pc_sel_nxt~0\, cpu|F_pc_sel_nxt~0, HostSystem, 1
instance = comp, \cpu|R_src2_lo[2]~1\, cpu|R_src2_lo[2]~1, HostSystem, 1
instance = comp, \cpu|E_src2[2]\, cpu|E_src2[2], HostSystem, 1
instance = comp, \cpu|Add1~0\, cpu|Add1~0, HostSystem, 1
instance = comp, \cpu|Add1~2\, cpu|Add1~2, HostSystem, 1
instance = comp, \cpu|Add1~4\, cpu|Add1~4, HostSystem, 1
instance = comp, \cpu|Add2~0\, cpu|Add2~0, HostSystem, 1
instance = comp, \cpu|Add2~2\, cpu|Add2~2, HostSystem, 1
instance = comp, \cpu|Add2~4\, cpu|Add2~4, HostSystem, 1
instance = comp, \cpu|E_arith_result[2]~0\, cpu|E_arith_result[2]~0, HostSystem, 1
instance = comp, \cpu|F_pc_no_crst_nxt[0]~0\, cpu|F_pc_no_crst_nxt[0]~0, HostSystem, 1
instance = comp, \cpu|F_pc[0]\, cpu|F_pc[0], HostSystem, 1
instance = comp, \cpu|F_pc_plus_one[1]~2\, cpu|F_pc_plus_one[1]~2, HostSystem, 1
instance = comp, \cpu|D_ctrl_break~0\, cpu|D_ctrl_break~0, HostSystem, 1
instance = comp, \cpu|D_ctrl_break~1\, cpu|D_ctrl_break~1, HostSystem, 1
instance = comp, \cpu|R_ctrl_break\, cpu|R_ctrl_break, HostSystem, 1
instance = comp, \cpu|D_ctrl_exception~4\, cpu|D_ctrl_exception~4, HostSystem, 1
instance = comp, \cpu|Equal101~3\, cpu|Equal101~3, HostSystem, 1
instance = comp, \cpu|D_ctrl_exception~5\, cpu|D_ctrl_exception~5, HostSystem, 1
instance = comp, \cpu|D_ctrl_exception~3\, cpu|D_ctrl_exception~3, HostSystem, 1
instance = comp, \cpu|Equal2~3\, cpu|Equal2~3, HostSystem, 1
instance = comp, \cpu|Equal2~11\, cpu|Equal2~11, HostSystem, 1
instance = comp, \cpu|D_ctrl_exception\, cpu|D_ctrl_exception, HostSystem, 1
instance = comp, \cpu|R_ctrl_exception\, cpu|R_ctrl_exception, HostSystem, 1
instance = comp, \cpu|W_status_reg_pie_inst_nxt~0\, cpu|W_status_reg_pie_inst_nxt~0, HostSystem, 1
instance = comp, \cpu|F_pc_sel_nxt.10~0\, cpu|F_pc_sel_nxt.10~0, HostSystem, 1
instance = comp, \cpu|F_pc[1]\, cpu|F_pc[1], HostSystem, 1
instance = comp, \cpu|F_pc_plus_one[2]~4\, cpu|F_pc_plus_one[2]~4, HostSystem, 1
instance = comp, \cpu|F_pc_plus_one[3]~6\, cpu|F_pc_plus_one[3]~6, HostSystem, 1
instance = comp, \cpu|F_pc_plus_one[4]~8\, cpu|F_pc_plus_one[4]~8, HostSystem, 1
instance = comp, \cpu|F_pc[4]\, cpu|F_pc[4], HostSystem, 1
instance = comp, \cpu|F_pc_plus_one[5]~10\, cpu|F_pc_plus_one[5]~10, HostSystem, 1
instance = comp, \cpu|F_pc_plus_one[6]~12\, cpu|F_pc_plus_one[6]~12, HostSystem, 1
instance = comp, \cpu|F_pc_plus_one[7]~14\, cpu|F_pc_plus_one[7]~14, HostSystem, 1
instance = comp, \cpu|E_src1[9]\, cpu|E_src1[9], HostSystem, 1
instance = comp, \cpu|R_src2_lo[4]~5\, cpu|R_src2_lo[4]~5, HostSystem, 1
instance = comp, \cpu|E_src2[4]\, cpu|E_src2[4], HostSystem, 1
instance = comp, \cpu|Add2~6\, cpu|Add2~6, HostSystem, 1
instance = comp, \cpu|Add2~8\, cpu|Add2~8, HostSystem, 1
instance = comp, \cpu|Add2~10\, cpu|Add2~10, HostSystem, 1
instance = comp, \cpu|Add2~12\, cpu|Add2~12, HostSystem, 1
instance = comp, \cpu|Add2~14\, cpu|Add2~14, HostSystem, 1
instance = comp, \cpu|Add2~16\, cpu|Add2~16, HostSystem, 1
instance = comp, \cpu|Add2~18\, cpu|Add2~18, HostSystem, 1
instance = comp, \cpu|Add2~20\, cpu|Add2~20, HostSystem, 1
instance = comp, \cpu|Add2~22\, cpu|Add2~22, HostSystem, 1
instance = comp, \cpu|Add2~24\, cpu|Add2~24, HostSystem, 1
instance = comp, \cpu|Add2~26\, cpu|Add2~26, HostSystem, 1
instance = comp, \cpu|Add2~32\, cpu|Add2~32, HostSystem, 1
instance = comp, \cpu|Add2~36\, cpu|Add2~36, HostSystem, 1
instance = comp, \cpu|Add2~44\, cpu|Add2~44, HostSystem, 1
instance = comp, \cpu|Add2~46\, cpu|Add2~46, HostSystem, 1
instance = comp, \cpu|Add2~52\, cpu|Add2~52, HostSystem, 1
instance = comp, \cpu|Add2~58\, cpu|Add2~58, HostSystem, 1
instance = comp, \cpu|E_alu_result[31]~54\, cpu|E_alu_result[31]~54, HostSystem, 1
instance = comp, \cpu|E_alu_result[31]~81\, cpu|E_alu_result[31]~81, HostSystem, 1
instance = comp, \cpu|W_alu_result[31]\, cpu|W_alu_result[31], HostSystem, 1
instance = comp, \cpu|W_rf_wr_data[31]~24\, cpu|W_rf_wr_data[31]~24, HostSystem, 1
instance = comp, \cpu|R_src1[30]~47\, cpu|R_src1[30]~47, HostSystem, 1
instance = comp, \cpu|E_src1[30]\, cpu|E_src1[30], HostSystem, 1
instance = comp, \cpu|E_alu_result[30]~56\, cpu|E_alu_result[30]~56, HostSystem, 1
instance = comp, \cpu|E_alu_result[30]~82\, cpu|E_alu_result[30]~82, HostSystem, 1
instance = comp, \cpu|W_alu_result[30]\, cpu|W_alu_result[30], HostSystem, 1
instance = comp, \cpu|W_rf_wr_data[30]~25\, cpu|W_rf_wr_data[30]~25, HostSystem, 1
instance = comp, \cpu|E_src2[29]~1\, cpu|E_src2[29]~1, HostSystem, 1
instance = comp, \cpu|E_src2[29]\, cpu|E_src2[29], HostSystem, 1
instance = comp, \cpu|E_logic_result[29]~18\, cpu|E_logic_result[29]~18, HostSystem, 1
instance = comp, \cpu|E_alu_result[29]~57\, cpu|E_alu_result[29]~57, HostSystem, 1
instance = comp, \cpu|E_alu_result[29]~58\, cpu|E_alu_result[29]~58, HostSystem, 1
instance = comp, \cpu|E_alu_result[29]~83\, cpu|E_alu_result[29]~83, HostSystem, 1
instance = comp, \cpu|W_alu_result[29]\, cpu|W_alu_result[29], HostSystem, 1
instance = comp, \cpu|W_rf_wr_data[29]~26\, cpu|W_rf_wr_data[29]~26, HostSystem, 1
instance = comp, \cpu|R_src1[26]~51\, cpu|R_src1[26]~51, HostSystem, 1
instance = comp, \cpu|E_src1[26]\, cpu|E_src1[26], HostSystem, 1
instance = comp, \cpu|E_logic_result[26]~20\, cpu|E_logic_result[26]~20, HostSystem, 1
instance = comp, \cpu|E_alu_result[26]~49\, cpu|E_alu_result[26]~49, HostSystem, 1
instance = comp, \cpu|E_alu_result[26]~50\, cpu|E_alu_result[26]~50, HostSystem, 1
instance = comp, \cpu|E_alu_result[26]~79\, cpu|E_alu_result[26]~79, HostSystem, 1
instance = comp, \cpu|W_alu_result[26]\, cpu|W_alu_result[26], HostSystem, 1
instance = comp, \cpu|av_ld_byte3_data_nxt~8\, cpu|av_ld_byte3_data_nxt~8, HostSystem, 1
instance = comp, \cpu|av_ld_byte3_data_nxt~9\, cpu|av_ld_byte3_data_nxt~9, HostSystem, 1
instance = comp, \cpu|av_ld_byte3_data[2]\, cpu|av_ld_byte3_data[2], HostSystem, 1
instance = comp, \cpu|W_rf_wr_data[26]~22\, cpu|W_rf_wr_data[26]~22, HostSystem, 1
instance = comp, \cpu|E_st_data[21]~7\, cpu|E_st_data[21]~7, HostSystem, 1
instance = comp, \cpu|d_writedata[21]\, cpu|d_writedata[21], HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|data_reg~10\, width_adapter_002|width_adapter_002|data_reg~10, HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|data_reg[5]\, width_adapter_002|width_adapter_002|data_reg[5], HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|out_data[5]~6\, width_adapter_002|width_adapter_002|out_data[5]~6, HostSystem, 1
instance = comp, \countbits_0|state|Q_tmp[5]\, countbits_0|state|Q_tmp[5], HostSystem, 1
instance = comp, \countbits_0|contador_interno|Q_tmp[5]\, countbits_0|contador_interno|Q_tmp[5], HostSystem, 1
instance = comp, \cpu|d_writedata[3]~feeder\, cpu|d_writedata[3]~feeder, HostSystem, 1
instance = comp, \cpu|d_writedata[3]\, cpu|d_writedata[3], HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|data_reg~11\, width_adapter_002|width_adapter_002|data_reg~11, HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|data_reg[3]\, width_adapter_002|width_adapter_002|data_reg[3], HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|out_data[3]~7\, width_adapter_002|width_adapter_002|out_data[3]~7, HostSystem, 1
instance = comp, \countbits_0|state|Q_tmp[3]\, countbits_0|state|Q_tmp[3], HostSystem, 1
instance = comp, \countbits_0|contador_interno|Q_tmp[3]\, countbits_0|contador_interno|Q_tmp[3], HostSystem, 1
instance = comp, \countbits_0|contador_bits_0|Add2~0\, countbits_0|contador_bits_0|Add2~0, HostSystem, 1
instance = comp, \countbits_0|contador_bits_1|Add5~1\, countbits_0|contador_bits_1|Add5~1, HostSystem, 1
instance = comp, \countbits_0|read_bus~0\, countbits_0|read_bus~0, HostSystem, 1
instance = comp, \countbits_0|read_bus[9]~1\, countbits_0|read_bus[9]~1, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[9]\, countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[9], HostSystem, 1
instance = comp, \cpu|av_ld_byte3_data_nxt~0\, cpu|av_ld_byte3_data_nxt~0, HostSystem, 1
instance = comp, \cpu|av_ld_byte3_data_nxt~1\, cpu|av_ld_byte3_data_nxt~1, HostSystem, 1
instance = comp, \cpu|av_ld_byte3_data[1]\, cpu|av_ld_byte3_data[1], HostSystem, 1
instance = comp, \cpu|W_rf_wr_data[25]~21\, cpu|W_rf_wr_data[25]~21, HostSystem, 1
instance = comp, \cpu|R_src1[31]~46\, cpu|R_src1[31]~46, HostSystem, 1
instance = comp, \cpu|E_src1[31]\, cpu|E_src1[31], HostSystem, 1
instance = comp, \cpu|E_shift_rot_result[31]\, cpu|E_shift_rot_result[31], HostSystem, 1
instance = comp, \cpu|E_shift_rot_result_nxt[30]~19\, cpu|E_shift_rot_result_nxt[30]~19, HostSystem, 1
instance = comp, \cpu|E_shift_rot_result[30]\, cpu|E_shift_rot_result[30], HostSystem, 1
instance = comp, \cpu|E_shift_rot_result_nxt[29]~21\, cpu|E_shift_rot_result_nxt[29]~21, HostSystem, 1
instance = comp, \cpu|E_shift_rot_result[29]\, cpu|E_shift_rot_result[29], HostSystem, 1
instance = comp, \cpu|E_shift_rot_result_nxt[28]~28\, cpu|E_shift_rot_result_nxt[28]~28, HostSystem, 1
instance = comp, \cpu|E_shift_rot_result[28]\, cpu|E_shift_rot_result[28], HostSystem, 1
instance = comp, \cpu|E_shift_rot_result_nxt[27]~29\, cpu|E_shift_rot_result_nxt[27]~29, HostSystem, 1
instance = comp, \cpu|E_shift_rot_result[27]\, cpu|E_shift_rot_result[27], HostSystem, 1
instance = comp, \cpu|E_shift_rot_result_nxt[26]~27\, cpu|E_shift_rot_result_nxt[26]~27, HostSystem, 1
instance = comp, \cpu|E_shift_rot_result[26]\, cpu|E_shift_rot_result[26], HostSystem, 1
instance = comp, \cpu|E_shift_rot_result_nxt[25]~26\, cpu|E_shift_rot_result_nxt[25]~26, HostSystem, 1
instance = comp, \cpu|E_shift_rot_result[25]\, cpu|E_shift_rot_result[25], HostSystem, 1
instance = comp, \cpu|E_shift_rot_result_nxt[24]~25\, cpu|E_shift_rot_result_nxt[24]~25, HostSystem, 1
instance = comp, \cpu|R_src1[24]~53\, cpu|R_src1[24]~53, HostSystem, 1
instance = comp, \cpu|E_src1[24]\, cpu|E_src1[24], HostSystem, 1
instance = comp, \cpu|E_shift_rot_result[24]\, cpu|E_shift_rot_result[24], HostSystem, 1
instance = comp, \cpu|E_shift_rot_result_nxt[19]~22\, cpu|E_shift_rot_result_nxt[19]~22, HostSystem, 1
instance = comp, \cpu|E_shift_rot_result[19]\, cpu|E_shift_rot_result[19], HostSystem, 1
instance = comp, \cpu|E_shift_rot_result_nxt[20]~31\, cpu|E_shift_rot_result_nxt[20]~31, HostSystem, 1
instance = comp, \cpu|E_shift_rot_result[20]\, cpu|E_shift_rot_result[20], HostSystem, 1
instance = comp, \cpu|E_shift_rot_result_nxt[21]~30\, cpu|E_shift_rot_result_nxt[21]~30, HostSystem, 1
instance = comp, \cpu|R_src1[21]~56\, cpu|R_src1[21]~56, HostSystem, 1
instance = comp, \cpu|E_src1[21]\, cpu|E_src1[21], HostSystem, 1
instance = comp, \cpu|E_shift_rot_result[21]\, cpu|E_shift_rot_result[21], HostSystem, 1
instance = comp, \cpu|E_shift_rot_result_nxt[22]~23\, cpu|E_shift_rot_result_nxt[22]~23, HostSystem, 1
instance = comp, \cpu|E_shift_rot_result[22]\, cpu|E_shift_rot_result[22], HostSystem, 1
instance = comp, \cpu|E_shift_rot_result_nxt[23]~24\, cpu|E_shift_rot_result_nxt[23]~24, HostSystem, 1
instance = comp, \cpu|R_src1[23]~54\, cpu|R_src1[23]~54, HostSystem, 1
instance = comp, \cpu|E_src1[23]\, cpu|E_src1[23], HostSystem, 1
instance = comp, \cpu|E_shift_rot_result[23]\, cpu|E_shift_rot_result[23], HostSystem, 1
instance = comp, \cpu|E_alu_result[23]~43\, cpu|E_alu_result[23]~43, HostSystem, 1
instance = comp, \cpu|E_alu_result[23]~44\, cpu|E_alu_result[23]~44, HostSystem, 1
instance = comp, \cpu|E_alu_result[23]~76\, cpu|E_alu_result[23]~76, HostSystem, 1
instance = comp, \cpu|W_alu_result[23]\, cpu|W_alu_result[23], HostSystem, 1
instance = comp, \rsp_xbar_mux|src_payload~25\, rsp_xbar_mux|src_payload~25, HostSystem, 1
instance = comp, \cpu|av_ld_byte2_data[7]~1\, cpu|av_ld_byte2_data[7]~1, HostSystem, 1
instance = comp, \cpu|av_ld_byte3_data_nxt~2\, cpu|av_ld_byte3_data_nxt~2, HostSystem, 1
instance = comp, \cpu|av_ld_byte3_data[7]\, cpu|av_ld_byte3_data[7], HostSystem, 1
instance = comp, \cpu|av_ld_byte2_data[7]\, cpu|av_ld_byte2_data[7], HostSystem, 1
instance = comp, \cpu|W_rf_wr_data[23]~19\, cpu|W_rf_wr_data[23]~19, HostSystem, 1
instance = comp, \cpu|R_src1[22]~55\, cpu|R_src1[22]~55, HostSystem, 1
instance = comp, \cpu|E_src1[22]\, cpu|E_src1[22], HostSystem, 1
instance = comp, \cpu|E_logic_result[22]~24\, cpu|E_logic_result[22]~24, HostSystem, 1
instance = comp, \cpu|E_alu_result[22]~41\, cpu|E_alu_result[22]~41, HostSystem, 1
instance = comp, \cpu|E_alu_result[22]~42\, cpu|E_alu_result[22]~42, HostSystem, 1
instance = comp, \cpu|E_alu_result[22]~75\, cpu|E_alu_result[22]~75, HostSystem, 1
instance = comp, \cpu|W_alu_result[22]\, cpu|W_alu_result[22], HostSystem, 1
instance = comp, \rsp_xbar_mux|src_payload~26\, rsp_xbar_mux|src_payload~26, HostSystem, 1
instance = comp, \cpu|av_ld_byte2_data[6]~2\, cpu|av_ld_byte2_data[6]~2, HostSystem, 1
instance = comp, \cpu|av_ld_byte3_data_nxt~3\, cpu|av_ld_byte3_data_nxt~3, HostSystem, 1
instance = comp, \cpu|av_ld_byte3_data[6]\, cpu|av_ld_byte3_data[6], HostSystem, 1
instance = comp, \cpu|av_ld_byte2_data[6]\, cpu|av_ld_byte2_data[6], HostSystem, 1
instance = comp, \cpu|W_rf_wr_data[22]~18\, cpu|W_rf_wr_data[22]~18, HostSystem, 1
instance = comp, \cpu|E_st_data[23]~1\, cpu|E_st_data[23]~1, HostSystem, 1
instance = comp, \cpu|d_writedata[23]\, cpu|d_writedata[23], HostSystem, 1
instance = comp, \width_adapter|width_adapter|ShiftLeft2~4\, width_adapter|width_adapter|ShiftLeft2~4, HostSystem, 1
instance = comp, \width_adapter_001|width_adapter_001|out_data[20]\, width_adapter_001|width_adapter_001|out_data[20], HostSystem, 1
instance = comp, \rsp_xbar_mux|src_payload~28\, rsp_xbar_mux|src_payload~28, HostSystem, 1
instance = comp, \cpu|av_ld_byte2_data[4]~4\, cpu|av_ld_byte2_data[4]~4, HostSystem, 1
instance = comp, \cpu|av_ld_byte2_data[4]\, cpu|av_ld_byte2_data[4], HostSystem, 1
instance = comp, \cpu|W_rf_wr_data[20]~30\, cpu|W_rf_wr_data[20]~30, HostSystem, 1
instance = comp, \cpu|R_src1[18]~59\, cpu|R_src1[18]~59, HostSystem, 1
instance = comp, \cpu|E_src1[18]\, cpu|E_src1[18], HostSystem, 1
instance = comp, \cpu|E_logic_result[18]~28\, cpu|E_logic_result[18]~28, HostSystem, 1
instance = comp, \cpu|E_alu_result[18]~69\, cpu|E_alu_result[18]~69, HostSystem, 1
instance = comp, \cpu|E_alu_result[18]~70\, cpu|E_alu_result[18]~70, HostSystem, 1
instance = comp, \cpu|E_alu_result[18]~89\, cpu|E_alu_result[18]~89, HostSystem, 1
instance = comp, \cpu|W_alu_result[18]\, cpu|W_alu_result[18], HostSystem, 1
instance = comp, \cpu|W_rf_wr_data[18]~32\, cpu|W_rf_wr_data[18]~32, HostSystem, 1
instance = comp, \cpu|R_src1[17]~60\, cpu|R_src1[17]~60, HostSystem, 1
instance = comp, \cpu|E_src1[17]\, cpu|E_src1[17], HostSystem, 1
instance = comp, \cpu|E_logic_result[17]~29\, cpu|E_logic_result[17]~29, HostSystem, 1
instance = comp, \cpu|E_alu_result[17]~71\, cpu|E_alu_result[17]~71, HostSystem, 1
instance = comp, \cpu|E_shift_rot_result_nxt[18]~20\, cpu|E_shift_rot_result_nxt[18]~20, HostSystem, 1
instance = comp, \cpu|E_shift_rot_result[18]\, cpu|E_shift_rot_result[18], HostSystem, 1
instance = comp, \cpu|E_shift_rot_result_nxt[17]~18\, cpu|E_shift_rot_result_nxt[17]~18, HostSystem, 1
instance = comp, \cpu|E_shift_rot_result[17]\, cpu|E_shift_rot_result[17], HostSystem, 1
instance = comp, \cpu|E_alu_result[17]~72\, cpu|E_alu_result[17]~72, HostSystem, 1
instance = comp, \cpu|E_alu_result[17]~90\, cpu|E_alu_result[17]~90, HostSystem, 1
instance = comp, \cpu|W_alu_result[17]\, cpu|W_alu_result[17], HostSystem, 1
instance = comp, \cpu|W_rf_wr_data[17]~33\, cpu|W_rf_wr_data[17]~33, HostSystem, 1
instance = comp, \cpu|R_src1[16]~61\, cpu|R_src1[16]~61, HostSystem, 1
instance = comp, \cpu|E_src1[16]\, cpu|E_src1[16], HostSystem, 1
instance = comp, \cpu|E_shift_rot_result[16]\, cpu|E_shift_rot_result[16], HostSystem, 1
instance = comp, \cpu|E_alu_result[16]~51\, cpu|E_alu_result[16]~51, HostSystem, 1
instance = comp, \cpu|E_alu_result[16]~52\, cpu|E_alu_result[16]~52, HostSystem, 1
instance = comp, \cpu|E_alu_result[16]~80\, cpu|E_alu_result[16]~80, HostSystem, 1
instance = comp, \cpu|W_alu_result[16]\, cpu|W_alu_result[16], HostSystem, 1
instance = comp, \cpu|W_rf_wr_data[16]~23\, cpu|W_rf_wr_data[16]~23, HostSystem, 1
instance = comp, \cpu|R_src1[15]~45\, cpu|R_src1[15]~45, HostSystem, 1
instance = comp, \cpu|E_src1[15]\, cpu|E_src1[15], HostSystem, 1
instance = comp, \cpu|E_shift_rot_result[15]\, cpu|E_shift_rot_result[15], HostSystem, 1
instance = comp, \cpu|E_shift_rot_result_nxt[14]~3\, cpu|E_shift_rot_result_nxt[14]~3, HostSystem, 1
instance = comp, \cpu|E_shift_rot_result[14]\, cpu|E_shift_rot_result[14], HostSystem, 1
instance = comp, \cpu|E_logic_result[14]~3\, cpu|E_logic_result[14]~3, HostSystem, 1
instance = comp, \cpu|E_alu_result[14]~37\, cpu|E_alu_result[14]~37, HostSystem, 1
instance = comp, \cpu|E_alu_result[14]~38\, cpu|E_alu_result[14]~38, HostSystem, 1
instance = comp, \cpu|E_alu_result[14]~73\, cpu|E_alu_result[14]~73, HostSystem, 1
instance = comp, \cpu|W_alu_result[14]\, cpu|W_alu_result[14], HostSystem, 1
instance = comp, \rsp_xbar_mux|src_payload~22\, rsp_xbar_mux|src_payload~22, HostSystem, 1
instance = comp, \cpu|av_ld_byte1_data[6]~2\, cpu|av_ld_byte1_data[6]~2, HostSystem, 1
instance = comp, \cpu|av_ld_byte1_data_en~2\, cpu|av_ld_byte1_data_en~2, HostSystem, 1
instance = comp, \cpu|av_ld_byte1_data[6]\, cpu|av_ld_byte1_data[6], HostSystem, 1
instance = comp, \cpu|W_rf_wr_data[14]~8\, cpu|W_rf_wr_data[14]~8, HostSystem, 1
instance = comp, \cpu|E_src1[10]~6\, cpu|E_src1[10]~6, HostSystem, 1
instance = comp, \cpu|F_pc_plus_one[8]~16\, cpu|F_pc_plus_one[8]~16, HostSystem, 1
instance = comp, \cpu|E_src1[10]\, cpu|E_src1[10], HostSystem, 1
instance = comp, \cpu|R_src2_lo[8]~12\, cpu|R_src2_lo[8]~12, HostSystem, 1
instance = comp, \cpu|E_src2[8]\, cpu|E_src2[8], HostSystem, 1
instance = comp, \cpu|Add1~6\, cpu|Add1~6, HostSystem, 1
instance = comp, \cpu|Add1~8\, cpu|Add1~8, HostSystem, 1
instance = comp, \cpu|Add1~10\, cpu|Add1~10, HostSystem, 1
instance = comp, \cpu|Add1~12\, cpu|Add1~12, HostSystem, 1
instance = comp, \cpu|Add1~14\, cpu|Add1~14, HostSystem, 1
instance = comp, \cpu|Add1~16\, cpu|Add1~16, HostSystem, 1
instance = comp, \cpu|Add1~18\, cpu|Add1~18, HostSystem, 1
instance = comp, \cpu|Add1~22\, cpu|Add1~22, HostSystem, 1
instance = comp, \cpu|Add1~24\, cpu|Add1~24, HostSystem, 1
instance = comp, \cpu|E_arith_result[13]~1\, cpu|E_arith_result[13]~1, HostSystem, 1
instance = comp, \cpu|W_alu_result[13]~3\, cpu|W_alu_result[13]~3, HostSystem, 1
instance = comp, \cpu|W_alu_result[13]\, cpu|W_alu_result[13], HostSystem, 1
instance = comp, \rsp_xbar_mux|src_payload~23\, rsp_xbar_mux|src_payload~23, HostSystem, 1
instance = comp, \cpu|av_ld_byte1_data[5]~3\, cpu|av_ld_byte1_data[5]~3, HostSystem, 1
instance = comp, \cpu|av_ld_byte1_data[5]\, cpu|av_ld_byte1_data[5], HostSystem, 1
instance = comp, \cpu|W_rf_wr_data[13]~9\, cpu|W_rf_wr_data[13]~9, HostSystem, 1
instance = comp, \cpu|E_st_data[20]~3\, cpu|E_st_data[20]~3, HostSystem, 1
instance = comp, \cpu|d_writedata[20]\, cpu|d_writedata[20], HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|data_reg~4\, width_adapter_002|width_adapter_002|data_reg~4, HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|data_reg[4]\, width_adapter_002|width_adapter_002|data_reg[4], HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|out_data[4]~3\, width_adapter_002|width_adapter_002|out_data[4]~3, HostSystem, 1
instance = comp, \countbits_0|state|Q_tmp[4]\, countbits_0|state|Q_tmp[4], HostSystem, 1
instance = comp, \countbits_0|contador_interno|Q_tmp[4]\, countbits_0|contador_interno|Q_tmp[4], HostSystem, 1
instance = comp, \countbits_0|contador_interno|Q_tmp[6]~20\, countbits_0|contador_interno|Q_tmp[6]~20, HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|data_reg~15\, width_adapter_002|width_adapter_002|data_reg~15, HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|data_reg[6]~feeder\, width_adapter_002|width_adapter_002|data_reg[6]~feeder, HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|data_reg[6]\, width_adapter_002|width_adapter_002|data_reg[6], HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|out_data[6]~11\, width_adapter_002|width_adapter_002|out_data[6]~11, HostSystem, 1
instance = comp, \countbits_0|state|Q_tmp[6]\, countbits_0|state|Q_tmp[6], HostSystem, 1
instance = comp, \countbits_0|contador_interno|Q_tmp[6]\, countbits_0|contador_interno|Q_tmp[6], HostSystem, 1
instance = comp, \countbits_0|contador_interno|Q_tmp[7]~22\, countbits_0|contador_interno|Q_tmp[7]~22, HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|out_data[7]~12\, width_adapter_002|width_adapter_002|out_data[7]~12, HostSystem, 1
instance = comp, \countbits_0|state|Q_tmp[7]\, countbits_0|state|Q_tmp[7], HostSystem, 1
instance = comp, \countbits_0|contador_interno|Q_tmp[7]\, countbits_0|contador_interno|Q_tmp[7], HostSystem, 1
instance = comp, \cpu|d_writedata[1]~feeder\, cpu|d_writedata[1]~feeder, HostSystem, 1
instance = comp, \cpu|d_writedata[1]\, cpu|d_writedata[1], HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|out_data[1]~9\, width_adapter_002|width_adapter_002|out_data[1]~9, HostSystem, 1
instance = comp, \countbits_0|state|Q_tmp[1]\, countbits_0|state|Q_tmp[1], HostSystem, 1
instance = comp, \countbits_0|contador_interno|Q_tmp[1]\, countbits_0|contador_interno|Q_tmp[1], HostSystem, 1
instance = comp, \countbits_0|contador_bits_1|Add1~0\, countbits_0|contador_bits_1|Add1~0, HostSystem, 1
instance = comp, \countbits_0|contador_bits_1|Add5~0\, countbits_0|contador_bits_1|Add5~0, HostSystem, 1
instance = comp, \countbits_0|contador_bits_1|Add5~4\, countbits_0|contador_bits_1|Add5~4, HostSystem, 1
instance = comp, \countbits_0|read_bus[11]~2\, countbits_0|read_bus[11]~2, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[11]\, countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[11], HostSystem, 1
instance = comp, \width_adapter_003|width_adapter_003|data_reg~6\, width_adapter_003|width_adapter_003|data_reg~6, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid, HostSystem, 1
instance = comp, \width_adapter_003|width_adapter_003|data_reg[11]\, width_adapter_003|width_adapter_003|data_reg[11], HostSystem, 1
instance = comp, \width_adapter_003|width_adapter_003|data_reg~2\, width_adapter_003|width_adapter_003|data_reg~2, HostSystem, 1
instance = comp, \rsp_xbar_mux|src_data[11]~4\, rsp_xbar_mux|src_data[11]~4, HostSystem, 1
instance = comp, \cpu|av_ld_byte1_data[3]~5\, cpu|av_ld_byte1_data[3]~5, HostSystem, 1
instance = comp, \cpu|av_ld_byte1_data[3]\, cpu|av_ld_byte1_data[3], HostSystem, 1
instance = comp, \cpu|W_rf_wr_data[11]~11\, cpu|W_rf_wr_data[11]~11, HostSystem, 1
instance = comp, \cpu|E_st_data[18]~6\, cpu|E_st_data[18]~6, HostSystem, 1
instance = comp, \cpu|d_writedata[18]\, cpu|d_writedata[18], HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|data_reg~14\, width_adapter_002|width_adapter_002|data_reg~14, HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|data_reg[2]\, width_adapter_002|width_adapter_002|data_reg[2], HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|out_data[2]~10\, width_adapter_002|width_adapter_002|out_data[2]~10, HostSystem, 1
instance = comp, \countbits_0|state|Q_tmp[2]\, countbits_0|state|Q_tmp[2], HostSystem, 1
instance = comp, \countbits_0|contador_interno|Q_tmp[2]\, countbits_0|contador_interno|Q_tmp[2], HostSystem, 1
instance = comp, \countbits_0|contador_bits_0|Add1~0\, countbits_0|contador_bits_0|Add1~0, HostSystem, 1
instance = comp, \countbits_0|contador_bits_1|Add5~2\, countbits_0|contador_bits_1|Add5~2, HostSystem, 1
instance = comp, \countbits_0|read_bus[10]~3\, countbits_0|read_bus[10]~3, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[10]\, countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[10], HostSystem, 1
instance = comp, \width_adapter_003|width_adapter_003|data_reg~7\, width_adapter_003|width_adapter_003|data_reg~7, HostSystem, 1
instance = comp, \width_adapter_003|width_adapter_003|data_reg[10]\, width_adapter_003|width_adapter_003|data_reg[10], HostSystem, 1
instance = comp, \rsp_xbar_mux|src_data[10]~5\, rsp_xbar_mux|src_data[10]~5, HostSystem, 1
instance = comp, \rsp_xbar_mux|src_data[10]~8\, rsp_xbar_mux|src_data[10]~8, HostSystem, 1
instance = comp, \cpu|av_ld_byte1_data[2]~6\, cpu|av_ld_byte1_data[2]~6, HostSystem, 1
instance = comp, \rsp_xbar_mux|src_data[18]\, rsp_xbar_mux|src_data[18], HostSystem, 1
instance = comp, \cpu|av_ld_byte2_data[2]~6\, cpu|av_ld_byte2_data[2]~6, HostSystem, 1
instance = comp, \cpu|av_ld_byte2_data[2]\, cpu|av_ld_byte2_data[2], HostSystem, 1
instance = comp, \cpu|av_ld_byte1_data[2]\, cpu|av_ld_byte1_data[2], HostSystem, 1
instance = comp, \cpu|W_rf_wr_data[10]~12\, cpu|W_rf_wr_data[10]~12, HostSystem, 1
instance = comp, \cpu|E_src1[4]~0\, cpu|E_src1[4]~0, HostSystem, 1
instance = comp, \cpu|E_src1[4]\, cpu|E_src1[4], HostSystem, 1
instance = comp, \cpu|E_shift_rot_result[4]\, cpu|E_shift_rot_result[4], HostSystem, 1
instance = comp, \cpu|W_alu_result[4]\, cpu|W_alu_result[4], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|control_reg[9]~feeder\, uart|the_HostSystem_uart_regs|control_reg[9]~feeder, HostSystem, 1
instance = comp, \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\, uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3, HostSystem, 1
instance = comp, \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\, uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], HostSystem, 1
instance = comp, \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\, uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, HostSystem, 1
instance = comp, \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\, uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, HostSystem, 1
instance = comp, \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\, uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, HostSystem, 1
instance = comp, \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\, uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|control_wr_strobe~2\, uart|the_HostSystem_uart_regs|control_wr_strobe~2, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|control_wr_strobe\, uart|the_HostSystem_uart_regs|control_wr_strobe, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|control_reg[9]\, uart|the_HostSystem_uart_regs|control_reg[9], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|selected_read_data~3\, uart|the_HostSystem_uart_regs|selected_read_data~3, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|readdata[9]\, uart|the_HostSystem_uart_regs|readdata[9], HostSystem, 1
instance = comp, \uart_s1_translator|uart_s1_translator|av_readdata_pre[9]\, uart_s1_translator|uart_s1_translator|av_readdata_pre[9], HostSystem, 1
instance = comp, \rsp_xbar_mux|src_payload~18\, rsp_xbar_mux|src_payload~18, HostSystem, 1
instance = comp, \rsp_xbar_mux|src_data[9]~2\, rsp_xbar_mux|src_data[9]~2, HostSystem, 1
instance = comp, \rsp_xbar_mux|src_data[9]~3\, rsp_xbar_mux|src_data[9]~3, HostSystem, 1
instance = comp, \cpu|av_ld_byte1_data[1]~0\, cpu|av_ld_byte1_data[1]~0, HostSystem, 1
instance = comp, \rsp_xbar_mux|src_data[17]\, rsp_xbar_mux|src_data[17], HostSystem, 1
instance = comp, \cpu|av_ld_byte2_data[1]~0\, cpu|av_ld_byte2_data[1]~0, HostSystem, 1
instance = comp, \cpu|av_ld_byte2_data[1]\, cpu|av_ld_byte2_data[1], HostSystem, 1
instance = comp, \cpu|av_ld_byte1_data[1]\, cpu|av_ld_byte1_data[1], HostSystem, 1
instance = comp, \cpu|W_alu_result[9]~7\, cpu|W_alu_result[9]~7, HostSystem, 1
instance = comp, \cpu|W_alu_result[9]\, cpu|W_alu_result[9], HostSystem, 1
instance = comp, \cpu|W_rf_wr_data[9]~1\, cpu|W_rf_wr_data[9]~1, HostSystem, 1
instance = comp, \cpu|R_src1[1]~42\, cpu|R_src1[1]~42, HostSystem, 1
instance = comp, \cpu|E_src1[1]\, cpu|E_src1[1], HostSystem, 1
instance = comp, \cpu|E_arith_result[1]~4\, cpu|E_arith_result[1]~4, HostSystem, 1
instance = comp, \cpu|E_mem_byte_en[0]~7\, cpu|E_mem_byte_en[0]~7, HostSystem, 1
instance = comp, \cpu|d_byteenable[0]\, cpu|d_byteenable[0], HostSystem, 1
instance = comp, \cpu|E_mem_byte_en[2]~5\, cpu|E_mem_byte_en[2]~5, HostSystem, 1
instance = comp, \cpu|d_byteenable[2]\, cpu|d_byteenable[2], HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|byteen_reg~1\, width_adapter_002|width_adapter_002|byteen_reg~1, HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|byteen_reg[0]\, width_adapter_002|width_adapter_002|byteen_reg[0], HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~0\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~0, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~1, HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|data_reg[12]~0\, width_adapter_002|width_adapter_002|data_reg[12]~0, HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|data_reg[14]\, width_adapter_002|width_adapter_002|data_reg[14], HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|out_data[14]~2\, width_adapter_002|width_adapter_002|out_data[14]~2, HostSystem, 1
instance = comp, \countbits_0|contador_bits_1|Add5~3\, countbits_0|contador_bits_1|Add5~3, HostSystem, 1
instance = comp, \countbits_0|read_bus[8]~4\, countbits_0|read_bus[8]~4, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[8]\, countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|av_readdata_pre[8], HostSystem, 1
instance = comp, \width_adapter_003|width_adapter_003|data_reg~8\, width_adapter_003|width_adapter_003|data_reg~8, HostSystem, 1
instance = comp, \width_adapter_003|width_adapter_003|data_reg[8]\, width_adapter_003|width_adapter_003|data_reg[8], HostSystem, 1
instance = comp, \rsp_xbar_mux|src_data[8]~6\, rsp_xbar_mux|src_data[8]~6, HostSystem, 1
instance = comp, \rsp_xbar_mux|src_data[8]~7\, rsp_xbar_mux|src_data[8]~7, HostSystem, 1
instance = comp, \cpu|av_ld_byte1_data[0]~7\, cpu|av_ld_byte1_data[0]~7, HostSystem, 1
instance = comp, \rsp_xbar_mux|src_data[16]\, rsp_xbar_mux|src_data[16], HostSystem, 1
instance = comp, \cpu|av_ld_byte2_data[0]~7\, cpu|av_ld_byte2_data[0]~7, HostSystem, 1
instance = comp, \cpu|av_ld_byte2_data[0]\, cpu|av_ld_byte2_data[0], HostSystem, 1
instance = comp, \cpu|av_ld_byte1_data[0]\, cpu|av_ld_byte1_data[0], HostSystem, 1
instance = comp, \cpu|W_rf_wr_data[8]~13\, cpu|W_rf_wr_data[8]~13, HostSystem, 1
instance = comp, \cpu|E_st_data[17]~5\, cpu|E_st_data[17]~5, HostSystem, 1
instance = comp, \cpu|d_writedata[17]\, cpu|d_writedata[17], HostSystem, 1
instance = comp, \width_adapter|width_adapter|ShiftLeft2~24\, width_adapter|width_adapter|ShiftLeft2~24, HostSystem, 1
instance = comp, \width_adapter_001|width_adapter_001|out_data[17]\, width_adapter_001|width_adapter_001|out_data[17], HostSystem, 1
instance = comp, \cpu|D_iw[17]\, cpu|D_iw[17], HostSystem, 1
instance = comp, \cpu|R_src2_lo[11]~9\, cpu|R_src2_lo[11]~9, HostSystem, 1
instance = comp, \cpu|E_src2[11]\, cpu|E_src2[11], HostSystem, 1
instance = comp, \cpu|E_logic_result[11]~6\, cpu|E_logic_result[11]~6, HostSystem, 1
instance = comp, \cpu|W_alu_result[11]~5\, cpu|W_alu_result[11]~5, HostSystem, 1
instance = comp, \cpu|W_alu_result[11]\, cpu|W_alu_result[11], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0\, uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0, HostSystem, 1
instance = comp, \cpu|W_alu_result[7]~9\, cpu|W_alu_result[7]~9, HostSystem, 1
instance = comp, \cpu|W_alu_result[7]\, cpu|W_alu_result[7], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~1\, uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~1, HostSystem, 1
instance = comp, \addr_router|Equal2~0\, addr_router|Equal2~0, HostSystem, 1
instance = comp, \uart_s1_translator|uart_s1_translator|wait_latency_counter~2\, uart_s1_translator|uart_s1_translator|wait_latency_counter~2, HostSystem, 1
instance = comp, \uart_s1_translator|uart_s1_translator|wait_latency_counter~4\, uart_s1_translator|uart_s1_translator|wait_latency_counter~4, HostSystem, 1
instance = comp, \uart_s1_translator|uart_s1_translator|wait_latency_counter[1]\, uart_s1_translator|uart_s1_translator|wait_latency_counter[1], HostSystem, 1
instance = comp, \uart_s1_translator|uart_s1_translator|wait_latency_counter~3\, uart_s1_translator|uart_s1_translator|wait_latency_counter~3, HostSystem, 1
instance = comp, \uart_s1_translator|uart_s1_translator|wait_latency_counter[0]\, uart_s1_translator|uart_s1_translator|wait_latency_counter[0], HostSystem, 1
instance = comp, \uart_s1_translator|uart_s1_translator|uav_waitrequest~0\, uart_s1_translator|uart_s1_translator|uav_waitrequest~0, HostSystem, 1
instance = comp, \uart_s1_translator|uart_s1_translator|read_latency_shift_reg~0\, uart_s1_translator|uart_s1_translator|read_latency_shift_reg~0, HostSystem, 1
instance = comp, \uart_s1_translator|uart_s1_translator|read_latency_shift_reg[0]\, uart_s1_translator|uart_s1_translator|read_latency_shift_reg[0], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|Equal2~0\, uart|the_HostSystem_uart_regs|Equal2~0, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9\, uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9, HostSystem, 1
instance = comp, \serial_rxd~I\, serial_rxd, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|the_altera_std_synchronizer|din_s1~feeder\, uart|the_HostSystem_uart_rx|the_altera_std_synchronizer|din_s1~feeder, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|the_altera_std_synchronizer|din_s1\, uart|the_HostSystem_uart_rx|the_altera_std_synchronizer|din_s1, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|the_altera_std_synchronizer|dreg[0]~feeder\, uart|the_HostSystem_uart_rx|the_altera_std_synchronizer|dreg[0]~feeder, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|the_altera_std_synchronizer|dreg[0]\, uart|the_HostSystem_uart_rx|the_altera_std_synchronizer|dreg[0], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|Add0~0\, uart|the_HostSystem_uart_rx|Add0~0, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|delayed_unxsync_rxdxx1~feeder\, uart|the_HostSystem_uart_rx|delayed_unxsync_rxdxx1~feeder, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|delayed_unxsync_rxdxx1\, uart|the_HostSystem_uart_rx|delayed_unxsync_rxdxx1, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|rxd_edge\, uart|the_HostSystem_uart_rx|rxd_edge, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|baud_rate_counter~7\, uart|the_HostSystem_uart_rx|baud_rate_counter~7, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|baud_rate_counter[0]\, uart|the_HostSystem_uart_rx|baud_rate_counter[0], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|Add0~2\, uart|the_HostSystem_uart_rx|Add0~2, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|baud_rate_counter~6\, uart|the_HostSystem_uart_rx|baud_rate_counter~6, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|baud_rate_counter[1]\, uart|the_HostSystem_uart_rx|baud_rate_counter[1], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|Add0~4\, uart|the_HostSystem_uart_rx|Add0~4, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|baud_rate_counter~5\, uart|the_HostSystem_uart_rx|baud_rate_counter~5, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|baud_rate_counter[2]\, uart|the_HostSystem_uart_rx|baud_rate_counter[2], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|Equal0~1\, uart|the_HostSystem_uart_rx|Equal0~1, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|baud_rate_counter~2\, uart|the_HostSystem_uart_rx|baud_rate_counter~2, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|baud_rate_counter[5]\, uart|the_HostSystem_uart_rx|baud_rate_counter[5], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|baud_rate_counter~3\, uart|the_HostSystem_uart_rx|baud_rate_counter~3, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|baud_rate_counter[4]\, uart|the_HostSystem_uart_rx|baud_rate_counter[4], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|baud_rate_counter~1\, uart|the_HostSystem_uart_rx|baud_rate_counter~1, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|baud_rate_counter[6]\, uart|the_HostSystem_uart_rx|baud_rate_counter[6], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|Equal0~0\, uart|the_HostSystem_uart_rx|Equal0~0, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|baud_clk_en~2\, uart|the_HostSystem_uart_rx|baud_clk_en~2, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|baud_clk_en\, uart|the_HostSystem_uart_rx|baud_clk_en, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]~0\, uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]~0, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]\, uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~1\, uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~1, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]\, uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|always4~0\, uart|the_HostSystem_uart_rx|always4~0, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|do_start_rx\, uart|the_HostSystem_uart_rx|do_start_rx, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~2\, uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~2, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]\, uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~3\, uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~3, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]\, uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|delayed_unxrx_in_processxx3~feeder\, uart|the_HostSystem_uart_rx|delayed_unxrx_in_processxx3~feeder, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|delayed_unxrx_in_processxx3\, uart|the_HostSystem_uart_rx|delayed_unxrx_in_processxx3, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|got_new_char\, uart|the_HostSystem_uart_rx|got_new_char, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|rx_data[7]\, uart|the_HostSystem_uart_rx|rx_data[7], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|selected_read_data~4\, uart|the_HostSystem_uart_regs|selected_read_data~4, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|Equal0~0\, uart|the_HostSystem_uart_regs|Equal0~0, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|control_reg[7]\, uart|the_HostSystem_uart_regs|control_reg[7], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|rx_char_ready~0\, uart|the_HostSystem_uart_rx|rx_char_ready~0, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~3\, uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~3, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~4\, uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~4, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|rx_char_ready~1\, uart|the_HostSystem_uart_rx|rx_char_ready~1, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|rx_char_ready\, uart|the_HostSystem_uart_rx|rx_char_ready, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|selected_read_data[7]~5\, uart|the_HostSystem_uart_regs|selected_read_data[7]~5, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|selected_read_data[7]~6\, uart|the_HostSystem_uart_regs|selected_read_data[7]~6, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|readdata[7]\, uart|the_HostSystem_uart_regs|readdata[7], HostSystem, 1
instance = comp, \uart_s1_translator|uart_s1_translator|av_readdata_pre[7]\, uart_s1_translator|uart_s1_translator|av_readdata_pre[7], HostSystem, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[7]~11\, cpu|av_ld_byte0_data_nxt[7]~11, HostSystem, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[7]~24\, cpu|av_ld_byte0_data_nxt[7]~24, HostSystem, 1
instance = comp, \cpu|av_ld_byte0_data[1]~0\, cpu|av_ld_byte0_data[1]~0, HostSystem, 1
instance = comp, \cpu|av_ld_byte0_data[7]\, cpu|av_ld_byte0_data[7], HostSystem, 1
instance = comp, \cpu|W_rf_wr_data[7]~14\, cpu|W_rf_wr_data[7]~14, HostSystem, 1
instance = comp, \cpu|d_writedata[31]~4\, cpu|d_writedata[31]~4, HostSystem, 1
instance = comp, \cpu|d_writedata[31]\, cpu|d_writedata[31], HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_data[31]\, width_adapter|width_adapter|out_data[31], HostSystem, 1
instance = comp, \memory|the_altsyncram|auto_generated|ram_block1a28\, memory|the_altsyncram|auto_generated|ram_block1a28, HostSystem, 1
instance = comp, \width_adapter|width_adapter|ShiftLeft2~31\, width_adapter|width_adapter|ShiftLeft2~31, HostSystem, 1
instance = comp, \memory|the_altsyncram|auto_generated|ram_block1a60\, memory|the_altsyncram|auto_generated|ram_block1a60, HostSystem, 1
instance = comp, \width_adapter_001|width_adapter_001|out_data[31]\, width_adapter_001|width_adapter_001|out_data[31], HostSystem, 1
instance = comp, \cpu|D_iw[31]\, cpu|D_iw[31], HostSystem, 1
instance = comp, \cpu|R_src1[0]~43\, cpu|R_src1[0]~43, HostSystem, 1
instance = comp, \cpu|E_src1[0]\, cpu|E_src1[0], HostSystem, 1
instance = comp, \cpu|E_logic_result[0]~14\, cpu|E_logic_result[0]~14, HostSystem, 1
instance = comp, \cpu|E_logic_result[0]~15\, cpu|E_logic_result[0]~15, HostSystem, 1
instance = comp, \cpu|W_alu_result[0]~13\, cpu|W_alu_result[0]~13, HostSystem, 1
instance = comp, \cpu|W_alu_result[0]\, cpu|W_alu_result[0], HostSystem, 1
instance = comp, \cpu|av_ld_rshift8~0\, cpu|av_ld_rshift8~0, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|tx_wr_strobe\, uart|the_HostSystem_uart_regs|tx_wr_strobe, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|tx_data[5]\, uart|the_HostSystem_uart_regs|tx_data[5], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~4\, uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~4, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]\, uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~5\, uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~5, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]\, uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|rx_data[5]\, uart|the_HostSystem_uart_rx|rx_data[5], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|selected_read_data~23\, uart|the_HostSystem_uart_regs|selected_read_data~23, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|control_reg[5]\, uart|the_HostSystem_uart_regs|control_reg[5], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|selected_read_data[5]~24\, uart|the_HostSystem_uart_regs|selected_read_data[5]~24, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|selected_read_data[5]~25\, uart|the_HostSystem_uart_regs|selected_read_data[5]~25, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|readdata[5]\, uart|the_HostSystem_uart_regs|readdata[5], HostSystem, 1
instance = comp, \uart_s1_translator|uart_s1_translator|av_readdata_pre[5]\, uart_s1_translator|uart_s1_translator|av_readdata_pre[5], HostSystem, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[5]~23\, cpu|av_ld_byte0_data_nxt[5]~23, HostSystem, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[5]~27\, cpu|av_ld_byte0_data_nxt[5]~27, HostSystem, 1
instance = comp, \cpu|av_ld_byte0_data[5]\, cpu|av_ld_byte0_data[5], HostSystem, 1
instance = comp, \cpu|W_rf_wr_data[5]~16\, cpu|W_rf_wr_data[5]~16, HostSystem, 1
instance = comp, \cpu|d_writedata[26]~2\, cpu|d_writedata[26]~2, HostSystem, 1
instance = comp, \cpu|d_writedata[10]~feeder\, cpu|d_writedata[10]~feeder, HostSystem, 1
instance = comp, \cpu|d_writedata[10]\, cpu|d_writedata[10], HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg~85\, width_adapter|width_adapter|data_reg~85, HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg[10]\, width_adapter|width_adapter|data_reg[10], HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_data[10]\, width_adapter|width_adapter|out_data[10], HostSystem, 1
instance = comp, \width_adapter_001|width_adapter_001|out_data[15]\, width_adapter_001|width_adapter_001|out_data[15], HostSystem, 1
instance = comp, \rsp_xbar_mux|src_payload~20\, rsp_xbar_mux|src_payload~20, HostSystem, 1
instance = comp, \cpu|av_ld_byte1_data[7]~1\, cpu|av_ld_byte1_data[7]~1, HostSystem, 1
instance = comp, \cpu|av_ld_byte1_data[7]\, cpu|av_ld_byte1_data[7], HostSystem, 1
instance = comp, \cpu|av_fill_bit~0\, cpu|av_fill_bit~0, HostSystem, 1
instance = comp, \rsp_xbar_mux|src_payload~24\, rsp_xbar_mux|src_payload~24, HostSystem, 1
instance = comp, \cpu|av_ld_byte1_data[4]~4\, cpu|av_ld_byte1_data[4]~4, HostSystem, 1
instance = comp, \cpu|av_ld_byte1_data[4]\, cpu|av_ld_byte1_data[4], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~6\, uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~6, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]\, uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|rx_data[4]\, uart|the_HostSystem_uart_rx|rx_data[4], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|selected_read_data~15\, uart|the_HostSystem_uart_regs|selected_read_data~15, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|tx_data[4]~feeder\, uart|the_HostSystem_uart_regs|tx_data[4]~feeder, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|tx_data[4]\, uart|the_HostSystem_uart_regs|tx_data[4], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|selected_read_data[4]~17\, uart|the_HostSystem_uart_regs|selected_read_data[4]~17, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|readdata[4]\, uart|the_HostSystem_uart_regs|readdata[4], HostSystem, 1
instance = comp, \uart_s1_translator|uart_s1_translator|av_readdata_pre[4]~feeder\, uart_s1_translator|uart_s1_translator|av_readdata_pre[4]~feeder, HostSystem, 1
instance = comp, \uart_s1_translator|uart_s1_translator|av_readdata_pre[4]\, uart_s1_translator|uart_s1_translator|av_readdata_pre[4], HostSystem, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[4]~21\, cpu|av_ld_byte0_data_nxt[4]~21, HostSystem, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[4]~25\, cpu|av_ld_byte0_data_nxt[4]~25, HostSystem, 1
instance = comp, \cpu|av_ld_byte0_data[4]\, cpu|av_ld_byte0_data[4], HostSystem, 1
instance = comp, \cpu|W_rf_wr_data[4]~7\, cpu|W_rf_wr_data[4]~7, HostSystem, 1
instance = comp, \cpu|d_writedata[30]~5\, cpu|d_writedata[30]~5, HostSystem, 1
instance = comp, \cpu|d_writedata[30]\, cpu|d_writedata[30], HostSystem, 1
instance = comp, \width_adapter|width_adapter|ShiftLeft2~30\, width_adapter|width_adapter|ShiftLeft2~30, HostSystem, 1
instance = comp, \width_adapter_001|width_adapter_001|out_data[30]\, width_adapter_001|width_adapter_001|out_data[30], HostSystem, 1
instance = comp, \cpu|D_iw[30]\, cpu|D_iw[30], HostSystem, 1
instance = comp, \cpu|E_src1[13]~3\, cpu|E_src1[13]~3, HostSystem, 1
instance = comp, \cpu|F_pc[10]~8\, cpu|F_pc[10]~8, HostSystem, 1
instance = comp, \cpu|F_pc[10]~feeder\, cpu|F_pc[10]~feeder, HostSystem, 1
instance = comp, \cpu|F_pc_plus_one[9]~18\, cpu|F_pc_plus_one[9]~18, HostSystem, 1
instance = comp, \cpu|F_pc_plus_one[10]~20\, cpu|F_pc_plus_one[10]~20, HostSystem, 1
instance = comp, \cpu|F_pc[10]\, cpu|F_pc[10], HostSystem, 1
instance = comp, \cpu|F_pc_plus_one[11]~22\, cpu|F_pc_plus_one[11]~22, HostSystem, 1
instance = comp, \cpu|E_src1[13]\, cpu|E_src1[13], HostSystem, 1
instance = comp, \cpu|E_shift_rot_result[13]\, cpu|E_shift_rot_result[13], HostSystem, 1
instance = comp, \cpu|E_shift_rot_result_nxt[12]~5\, cpu|E_shift_rot_result_nxt[12]~5, HostSystem, 1
instance = comp, \cpu|E_shift_rot_result[12]\, cpu|E_shift_rot_result[12], HostSystem, 1
instance = comp, \cpu|E_shift_rot_result_nxt[11]~6\, cpu|E_shift_rot_result_nxt[11]~6, HostSystem, 1
instance = comp, \cpu|E_shift_rot_result[11]\, cpu|E_shift_rot_result[11], HostSystem, 1
instance = comp, \cpu|E_shift_rot_result_nxt[10]~7\, cpu|E_shift_rot_result_nxt[10]~7, HostSystem, 1
instance = comp, \cpu|E_shift_rot_result[10]\, cpu|E_shift_rot_result[10], HostSystem, 1
instance = comp, \cpu|E_shift_rot_result_nxt[9]~8\, cpu|E_shift_rot_result_nxt[9]~8, HostSystem, 1
instance = comp, \cpu|E_shift_rot_result[9]\, cpu|E_shift_rot_result[9], HostSystem, 1
instance = comp, \cpu|E_shift_rot_result_nxt[8]~9\, cpu|E_shift_rot_result_nxt[8]~9, HostSystem, 1
instance = comp, \cpu|E_shift_rot_result[8]\, cpu|E_shift_rot_result[8], HostSystem, 1
instance = comp, \cpu|E_shift_rot_result_nxt[7]~10\, cpu|E_shift_rot_result_nxt[7]~10, HostSystem, 1
instance = comp, \cpu|E_src1[7]~9\, cpu|E_src1[7]~9, HostSystem, 1
instance = comp, \cpu|E_src1[7]\, cpu|E_src1[7], HostSystem, 1
instance = comp, \cpu|E_shift_rot_result[7]\, cpu|E_shift_rot_result[7], HostSystem, 1
instance = comp, \cpu|E_shift_rot_result_nxt[6]~11\, cpu|E_shift_rot_result_nxt[6]~11, HostSystem, 1
instance = comp, \cpu|E_shift_rot_result[6]\, cpu|E_shift_rot_result[6], HostSystem, 1
instance = comp, \cpu|E_shift_rot_result_nxt[5]~12\, cpu|E_shift_rot_result_nxt[5]~12, HostSystem, 1
instance = comp, \cpu|E_shift_rot_result[5]\, cpu|E_shift_rot_result[5], HostSystem, 1
instance = comp, \cpu|W_alu_result[5]\, cpu|W_alu_result[5], HostSystem, 1
instance = comp, \addr_router|Equal0~0\, addr_router|Equal0~0, HostSystem, 1
instance = comp, \addr_router|Equal0~1\, addr_router|Equal0~1, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_read~0\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_read~0, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg~1\, countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg~1, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg[0]\, countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg[0], HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], HostSystem, 1
instance = comp, \cpu|the_HostSystem_cpu_test_bench|d_write\, cpu|the_HostSystem_cpu_test_bench|d_write, HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|count~0\, width_adapter_002|width_adapter_002|count~0, HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|count[0]\, width_adapter_002|width_adapter_002|count[0], HostSystem, 1
instance = comp, \cmd_xbar_demux|sink_ready~0\, cmd_xbar_demux|sink_ready~0, HostSystem, 1
instance = comp, \cmd_xbar_demux|sink_ready~1\, cmd_xbar_demux|sink_ready~1, HostSystem, 1
instance = comp, \uart_s1_translator_avalon_universal_slave_0_agent|uart_s1_translator_avalon_universal_slave_0_agent|cp_ready~0\, uart_s1_translator_avalon_universal_slave_0_agent|uart_s1_translator_avalon_universal_slave_0_agent|cp_ready~0, HostSystem, 1
instance = comp, \addr_router|src_channel[1]~0\, addr_router|src_channel[1]~0, HostSystem, 1
instance = comp, \cmd_xbar_demux|sink_ready~2\, cmd_xbar_demux|sink_ready~2, HostSystem, 1
instance = comp, \cmd_xbar_mux_001|WideOr1\, cmd_xbar_mux_001|WideOr1, HostSystem, 1
instance = comp, \cmd_xbar_demux|WideOr0~0\, cmd_xbar_demux|WideOr0~0, HostSystem, 1
instance = comp, \cpu_data_master_translator|cpu_data_master_translator|read_accepted~0\, cpu_data_master_translator|cpu_data_master_translator|read_accepted~0, HostSystem, 1
instance = comp, \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~10\, cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~10, HostSystem, 1
instance = comp, \cpu_data_master_translator|cpu_data_master_translator|end_begintransfer~0\, cpu_data_master_translator|cpu_data_master_translator|end_begintransfer~0, HostSystem, 1
instance = comp, \cpu_data_master_translator|cpu_data_master_translator|end_begintransfer~1\, cpu_data_master_translator|cpu_data_master_translator|end_begintransfer~1, HostSystem, 1
instance = comp, \cpu_data_master_translator|cpu_data_master_translator|end_begintransfer\, cpu_data_master_translator|cpu_data_master_translator|end_begintransfer, HostSystem, 1
instance = comp, \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~1\, cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~1, HostSystem, 1
instance = comp, \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~9\, cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~9, HostSystem, 1
instance = comp, \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~11\, cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~11, HostSystem, 1
instance = comp, \cpu_data_master_translator|cpu_data_master_translator|write_accepted~0\, cpu_data_master_translator|cpu_data_master_translator|write_accepted~0, HostSystem, 1
instance = comp, \cpu_data_master_translator|cpu_data_master_translator|write_accepted\, cpu_data_master_translator|cpu_data_master_translator|write_accepted, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~0\, uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~0, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter[1]~0\, countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter[1]~0, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter[1]~1\, countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter[1]~1, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter~2\, countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter~2, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter[0]\, countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter[0], HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter~3\, countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter~3, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter[1]\, countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|wait_latency_counter[1], HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg~0\, countbits_0_avalon_slave_0_translator|countbits_0_avalon_slave_0_translator|read_latency_shift_reg~0, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|cp_ready\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|cp_ready, HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|use_reg~0\, width_adapter_002|width_adapter_002|use_reg~0, HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|use_reg~1\, width_adapter_002|width_adapter_002|use_reg~1, HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|use_reg\, width_adapter_002|width_adapter_002|use_reg, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19], HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|address_reg~0\, width_adapter_002|width_adapter_002|address_reg~0, HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|address_reg[1]\, width_adapter_002|width_adapter_002|address_reg[1], HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19], HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[1]~0\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[1]~0, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[1]\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[1], HostSystem, 1
instance = comp, \width_adapter_003|width_adapter_003|out_valid~0\, width_adapter_003|width_adapter_003|out_valid~0, HostSystem, 1
instance = comp, \width_adapter_003|width_adapter_003|out_valid~1\, width_adapter_003|width_adapter_003|out_valid~1, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][16]\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][16], HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][16]\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][16], HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][17]\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][17], HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|byteen_reg~0\, width_adapter_002|width_adapter_002|byteen_reg~0, HostSystem, 1
instance = comp, \width_adapter_002|width_adapter_002|byteen_reg[1]\, width_adapter_002|width_adapter_002|byteen_reg[1], HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][17]\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][17], HostSystem, 1
instance = comp, \width_adapter_003|width_adapter_003|byteen_reg~0\, width_adapter_003|width_adapter_003|byteen_reg~0, HostSystem, 1
instance = comp, \width_adapter_003|width_adapter_003|byteen_reg[2]\, width_adapter_003|width_adapter_003|byteen_reg[2], HostSystem, 1
instance = comp, \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~3\, cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~3, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35], HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5, HostSystem, 1
instance = comp, \countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]\, countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35], HostSystem, 1
instance = comp, \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]\, uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33], HostSystem, 1
instance = comp, \cpu|E_mem_byte_en[1]~6\, cpu|E_mem_byte_en[1]~6, HostSystem, 1
instance = comp, \cpu|d_byteenable[1]\, cpu|d_byteenable[1], HostSystem, 1
instance = comp, \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3\, uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3, HostSystem, 1
instance = comp, \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33]\, uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33], HostSystem, 1
instance = comp, \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32]\, uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32], HostSystem, 1
instance = comp, \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4\, uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4, HostSystem, 1
instance = comp, \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]\, uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32], HostSystem, 1
instance = comp, \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]\, uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35], HostSystem, 1
instance = comp, \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\, uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1, HostSystem, 1
instance = comp, \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]~feeder\, uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]~feeder, HostSystem, 1
instance = comp, \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]\, uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35], HostSystem, 1
instance = comp, \cpu_data_master_translator_avalon_universal_master_0_agent|Equal0~0\, cpu_data_master_translator_avalon_universal_master_0_agent|Equal0~0, HostSystem, 1
instance = comp, \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~5\, cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~5, HostSystem, 1
instance = comp, \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~6\, cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~6, HostSystem, 1
instance = comp, \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~7\, cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~7, HostSystem, 1
instance = comp, \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~8\, cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~8, HostSystem, 1
instance = comp, \cpu|av_ld_aligning_data_nxt~1\, cpu|av_ld_aligning_data_nxt~1, HostSystem, 1
instance = comp, \cpu|av_ld_aligning_data_nxt~2\, cpu|av_ld_aligning_data_nxt~2, HostSystem, 1
instance = comp, \cpu|av_ld_aligning_data\, cpu|av_ld_aligning_data, HostSystem, 1
instance = comp, \cpu|av_ld_rshift8~1\, cpu|av_ld_rshift8~1, HostSystem, 1
instance = comp, \width_adapter_003|width_adapter_003|data_reg~3\, width_adapter_003|width_adapter_003|data_reg~3, HostSystem, 1
instance = comp, \width_adapter_003|width_adapter_003|data_reg[2]\, width_adapter_003|width_adapter_003|data_reg[2], HostSystem, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[2]~12\, cpu|av_ld_byte0_data_nxt[2]~12, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|status_wr_strobe\, uart|the_HostSystem_uart_regs|status_wr_strobe, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|break_detect~0\, uart|the_HostSystem_uart_rx|break_detect~0, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|break_detect\, uart|the_HostSystem_uart_rx|break_detect, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|control_reg[2]\, uart|the_HostSystem_uart_regs|control_reg[2], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|selected_read_data[2]~8\, uart|the_HostSystem_uart_regs|selected_read_data[2]~8, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~7\, uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~7, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]\, uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~8\, uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~8, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]\, uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_rx|rx_data[2]\, uart|the_HostSystem_uart_rx|rx_data[2], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|selected_read_data~7\, uart|the_HostSystem_uart_regs|selected_read_data~7, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|selected_read_data[2]~9\, uart|the_HostSystem_uart_regs|selected_read_data[2]~9, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|readdata[2]\, uart|the_HostSystem_uart_regs|readdata[2], HostSystem, 1
instance = comp, \uart_s1_translator|uart_s1_translator|av_readdata_pre[2]\, uart_s1_translator|uart_s1_translator|av_readdata_pre[2], HostSystem, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[2]~13\, cpu|av_ld_byte0_data_nxt[2]~13, HostSystem, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[2]~14\, cpu|av_ld_byte0_data_nxt[2]~14, HostSystem, 1
instance = comp, \cpu|av_ld_byte0_data[2]\, cpu|av_ld_byte0_data[2], HostSystem, 1
instance = comp, \cpu|W_rf_wr_data[2]~2\, cpu|W_rf_wr_data[2]~2, HostSystem, 1
instance = comp, \cpu|d_writedata[24]~0\, cpu|d_writedata[24]~0, HostSystem, 1
instance = comp, \cpu|d_writedata[8]\, cpu|d_writedata[8], HostSystem, 1
instance = comp, \width_adapter|width_adapter|ShiftLeft2~18\, width_adapter|width_adapter|ShiftLeft2~18, HostSystem, 1
instance = comp, \width_adapter_001|width_adapter_001|out_data[14]\, width_adapter_001|width_adapter_001|out_data[14], HostSystem, 1
instance = comp, \cpu|D_iw[14]\, cpu|D_iw[14], HostSystem, 1
instance = comp, \cpu|Equal101~2\, cpu|Equal101~2, HostSystem, 1
instance = comp, \cpu|R_ctrl_rdctl_inst\, cpu|R_ctrl_rdctl_inst, HostSystem, 1
instance = comp, \cpu|E_alu_result~36\, cpu|E_alu_result~36, HostSystem, 1
instance = comp, \cpu|W_alu_result[1]~12\, cpu|W_alu_result[1]~12, HostSystem, 1
instance = comp, \cpu|W_alu_result[1]\, cpu|W_alu_result[1], HostSystem, 1
instance = comp, \cpu|W_rf_wr_data[1]~0\, cpu|W_rf_wr_data[1]~0, HostSystem, 1
instance = comp, \cpu|d_writedata[25]\, cpu|d_writedata[25], HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_data[25]\, width_adapter|width_adapter|out_data[25], HostSystem, 1
instance = comp, \cpu|d_writedata[26]\, cpu|d_writedata[26], HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_data[26]\, width_adapter|width_adapter|out_data[26], HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg~91\, width_adapter|width_adapter|data_reg~91, HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg[27]\, width_adapter|width_adapter|data_reg[27], HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_data[27]\, width_adapter|width_adapter|out_data[27], HostSystem, 1
instance = comp, \memory|the_altsyncram|auto_generated|ram_block1a24\, memory|the_altsyncram|auto_generated|ram_block1a24, HostSystem, 1
instance = comp, \width_adapter|width_adapter|ShiftLeft2~6\, width_adapter|width_adapter|ShiftLeft2~6, HostSystem, 1
instance = comp, \width_adapter|width_adapter|ShiftLeft2~7\, width_adapter|width_adapter|ShiftLeft2~7, HostSystem, 1
instance = comp, \width_adapter|width_adapter|ShiftLeft2~27\, width_adapter|width_adapter|ShiftLeft2~27, HostSystem, 1
instance = comp, \memory|the_altsyncram|auto_generated|ram_block1a56\, memory|the_altsyncram|auto_generated|ram_block1a56, HostSystem, 1
instance = comp, \width_adapter_001|width_adapter_001|out_data[26]\, width_adapter_001|width_adapter_001|out_data[26], HostSystem, 1
instance = comp, \cpu|D_iw[26]\, cpu|D_iw[26], HostSystem, 1
instance = comp, \cpu|d_writedata[29]~3\, cpu|d_writedata[29]~3, HostSystem, 1
instance = comp, \cpu|d_writedata[29]\, cpu|d_writedata[29], HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_data[29]\, width_adapter|width_adapter|out_data[29], HostSystem, 1
instance = comp, \width_adapter_001|width_adapter_001|out_data[29]\, width_adapter_001|width_adapter_001|out_data[29], HostSystem, 1
instance = comp, \cpu|D_iw[29]\, cpu|D_iw[29], HostSystem, 1
instance = comp, \cpu|E_src1[12]~4\, cpu|E_src1[12]~4, HostSystem, 1
instance = comp, \cpu|E_src1[12]\, cpu|E_src1[12], HostSystem, 1
instance = comp, \cpu|E_logic_result[12]~5\, cpu|E_logic_result[12]~5, HostSystem, 1
instance = comp, \cpu|W_alu_result[12]~4\, cpu|W_alu_result[12]~4, HostSystem, 1
instance = comp, \cpu|W_alu_result[12]\, cpu|W_alu_result[12], HostSystem, 1
instance = comp, \cmd_xbar_mux_001|src_data[48]\, cmd_xbar_mux_001|src_data[48], HostSystem, 1
instance = comp, \width_adapter_001|width_adapter_001|out_data[24]\, width_adapter_001|width_adapter_001|out_data[24], HostSystem, 1
instance = comp, \cpu|D_iw[24]\, cpu|D_iw[24], HostSystem, 1
instance = comp, \cpu|d_writedata[28]~7\, cpu|d_writedata[28]~7, HostSystem, 1
instance = comp, \cpu|d_writedata[28]\, cpu|d_writedata[28], HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg~92\, width_adapter|width_adapter|data_reg~92, HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg[28]\, width_adapter|width_adapter|data_reg[28], HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_data[28]\, width_adapter|width_adapter|out_data[28], HostSystem, 1
instance = comp, \width_adapter_001|width_adapter_001|out_data[28]\, width_adapter_001|width_adapter_001|out_data[28], HostSystem, 1
instance = comp, \cpu|D_iw[28]\, cpu|D_iw[28], HostSystem, 1
instance = comp, \cpu|E_src1[11]~5\, cpu|E_src1[11]~5, HostSystem, 1
instance = comp, \cpu|E_src1[11]\, cpu|E_src1[11], HostSystem, 1
instance = comp, \cpu|F_pc[9]~7\, cpu|F_pc[9]~7, HostSystem, 1
instance = comp, \cpu|F_pc[9]~feeder\, cpu|F_pc[9]~feeder, HostSystem, 1
instance = comp, \cpu|F_pc[9]\, cpu|F_pc[9], HostSystem, 1
instance = comp, \cmd_xbar_mux_001|src_data[47]\, cmd_xbar_mux_001|src_data[47], HostSystem, 1
instance = comp, \width_adapter_001|width_adapter_001|out_data[5]\, width_adapter_001|width_adapter_001|out_data[5], HostSystem, 1
instance = comp, \cpu|D_iw[5]\, cpu|D_iw[5], HostSystem, 1
instance = comp, \cpu|Equal2~5\, cpu|Equal2~5, HostSystem, 1
instance = comp, \cpu|Equal2~10\, cpu|Equal2~10, HostSystem, 1
instance = comp, \cpu|Equal2~12\, cpu|Equal2~12, HostSystem, 1
instance = comp, \cpu|D_ctrl_force_src2_zero~2\, cpu|D_ctrl_force_src2_zero~2, HostSystem, 1
instance = comp, \cpu|D_ctrl_retaddr~1\, cpu|D_ctrl_retaddr~1, HostSystem, 1
instance = comp, \cpu|D_ctrl_force_src2_zero~3\, cpu|D_ctrl_force_src2_zero~3, HostSystem, 1
instance = comp, \cpu|D_ctrl_force_src2_zero~4\, cpu|D_ctrl_force_src2_zero~4, HostSystem, 1
instance = comp, \cpu|R_ctrl_force_src2_zero\, cpu|R_ctrl_force_src2_zero, HostSystem, 1
instance = comp, \cpu|R_src2_lo~0\, cpu|R_src2_lo~0, HostSystem, 1
instance = comp, \cpu|R_src2_lo[10]~10\, cpu|R_src2_lo[10]~10, HostSystem, 1
instance = comp, \cpu|E_src2[10]\, cpu|E_src2[10], HostSystem, 1
instance = comp, \cpu|F_pc[8]~6\, cpu|F_pc[8]~6, HostSystem, 1
instance = comp, \cpu|F_pc[8]\, cpu|F_pc[8], HostSystem, 1
instance = comp, \cpu|W_alu_result[10]~6\, cpu|W_alu_result[10]~6, HostSystem, 1
instance = comp, \cpu|W_alu_result[10]\, cpu|W_alu_result[10], HostSystem, 1
instance = comp, \cmd_xbar_mux_001|src_data[46]\, cmd_xbar_mux_001|src_data[46], HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_data[11]\, width_adapter|width_adapter|out_data[11], HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg~77\, width_adapter|width_adapter|data_reg~77, HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg[12]\, width_adapter|width_adapter|data_reg[12], HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_data[12]\, width_adapter|width_adapter|out_data[12], HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_data[13]\, width_adapter|width_adapter|out_data[13], HostSystem, 1
instance = comp, \width_adapter_001|width_adapter_001|out_data[11]\, width_adapter_001|width_adapter_001|out_data[11], HostSystem, 1
instance = comp, \cpu|D_iw[11]~feeder\, cpu|D_iw[11]~feeder, HostSystem, 1
instance = comp, \cpu|D_iw[11]\, cpu|D_iw[11], HostSystem, 1
instance = comp, \cpu|R_src2_use_imm~0\, cpu|R_src2_use_imm~0, HostSystem, 1
instance = comp, \cpu|D_ctrl_b_is_dst~0\, cpu|D_ctrl_b_is_dst~0, HostSystem, 1
instance = comp, \cpu|D_ctrl_b_is_dst~1\, cpu|D_ctrl_b_is_dst~1, HostSystem, 1
instance = comp, \cpu|R_src2_use_imm~1\, cpu|R_src2_use_imm~1, HostSystem, 1
instance = comp, \cpu|R_src2_use_imm\, cpu|R_src2_use_imm, HostSystem, 1
instance = comp, \cpu|R_src2_lo[9]~11\, cpu|R_src2_lo[9]~11, HostSystem, 1
instance = comp, \cpu|E_src2[9]\, cpu|E_src2[9], HostSystem, 1
instance = comp, \cpu|F_pc[7]~5\, cpu|F_pc[7]~5, HostSystem, 1
instance = comp, \cpu|F_pc[7]\, cpu|F_pc[7], HostSystem, 1
instance = comp, \cmd_xbar_mux_001|src_data[45]\, cmd_xbar_mux_001|src_data[45], HostSystem, 1
instance = comp, \width_adapter_001|width_adapter_001|out_data[27]\, width_adapter_001|width_adapter_001|out_data[27], HostSystem, 1
instance = comp, \cpu|D_iw[27]\, cpu|D_iw[27], HostSystem, 1
instance = comp, \cpu|E_src1[8]~8\, cpu|E_src1[8]~8, HostSystem, 1
instance = comp, \cpu|E_src1[8]\, cpu|E_src1[8], HostSystem, 1
instance = comp, \cpu|F_pc[6]~4\, cpu|F_pc[6]~4, HostSystem, 1
instance = comp, \cpu|W_alu_result[8]~8\, cpu|W_alu_result[8]~8, HostSystem, 1
instance = comp, \cpu|W_alu_result[8]\, cpu|W_alu_result[8], HostSystem, 1
instance = comp, \cpu|F_pc[6]~feeder\, cpu|F_pc[6]~feeder, HostSystem, 1
instance = comp, \cpu|F_pc[6]\, cpu|F_pc[6], HostSystem, 1
instance = comp, \cmd_xbar_mux_001|src_data[44]\, cmd_xbar_mux_001|src_data[44], HostSystem, 1
instance = comp, \width_adapter_001|width_adapter_001|out_data[23]\, width_adapter_001|width_adapter_001|out_data[23], HostSystem, 1
instance = comp, \cpu|D_iw[23]\, cpu|D_iw[23], HostSystem, 1
instance = comp, \cpu|d_writedata[25]~1\, cpu|d_writedata[25]~1, HostSystem, 1
instance = comp, \cpu|d_writedata[9]\, cpu|d_writedata[9], HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg~72\, width_adapter|width_adapter|data_reg~72, HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg[9]\, width_adapter|width_adapter|data_reg[9], HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_data[9]\, width_adapter|width_adapter|out_data[9], HostSystem, 1
instance = comp, \width_adapter_001|width_adapter_001|out_data[13]\, width_adapter_001|width_adapter_001|out_data[13], HostSystem, 1
instance = comp, \cpu|D_iw[13]\, cpu|D_iw[13], HostSystem, 1
instance = comp, \cpu|R_src2_lo[7]~13\, cpu|R_src2_lo[7]~13, HostSystem, 1
instance = comp, \cpu|E_src2[7]\, cpu|E_src2[7], HostSystem, 1
instance = comp, \cpu|F_pc[5]~3\, cpu|F_pc[5]~3, HostSystem, 1
instance = comp, \cpu|F_pc[5]\, cpu|F_pc[5], HostSystem, 1
instance = comp, \cmd_xbar_mux_001|src_data[43]\, cmd_xbar_mux_001|src_data[43], HostSystem, 1
instance = comp, \width_adapter_001|width_adapter_001|out_data[21]\, width_adapter_001|width_adapter_001|out_data[21], HostSystem, 1
instance = comp, \cpu|D_iw[21]\, cpu|D_iw[21], HostSystem, 1
instance = comp, \cpu|D_ctrl_exception~1\, cpu|D_ctrl_exception~1, HostSystem, 1
instance = comp, \cpu|D_ctrl_exception~0\, cpu|D_ctrl_exception~0, HostSystem, 1
instance = comp, \cpu|D_ctrl_exception~2\, cpu|D_ctrl_exception~2, HostSystem, 1
instance = comp, \cpu|D_ctrl_implicit_dst_eretaddr~0\, cpu|D_ctrl_implicit_dst_eretaddr~0, HostSystem, 1
instance = comp, \cpu|D_ctrl_implicit_dst_eretaddr~1\, cpu|D_ctrl_implicit_dst_eretaddr~1, HostSystem, 1
instance = comp, \cpu|D_dst_regnum[0]~0\, cpu|D_dst_regnum[0]~0, HostSystem, 1
instance = comp, \cpu|D_dst_regnum[4]~1\, cpu|D_dst_regnum[4]~1, HostSystem, 1
instance = comp, \cpu|R_dst_regnum[4]\, cpu|R_dst_regnum[4], HostSystem, 1
instance = comp, \cpu|d_writedata[24]\, cpu|d_writedata[24], HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg~69\, width_adapter|width_adapter|data_reg~69, HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg[24]\, width_adapter|width_adapter|data_reg[24], HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_data[24]\, width_adapter|width_adapter|out_data[24], HostSystem, 1
instance = comp, \width_adapter_001|width_adapter_001|out_data[25]\, width_adapter_001|width_adapter_001|out_data[25], HostSystem, 1
instance = comp, \cpu|D_iw[25]\, cpu|D_iw[25], HostSystem, 1
instance = comp, \cpu|D_dst_regnum[3]~5\, cpu|D_dst_regnum[3]~5, HostSystem, 1
instance = comp, \cpu|R_dst_regnum[3]\, cpu|R_dst_regnum[3], HostSystem, 1
instance = comp, \cpu|E_src1[6]~10\, cpu|E_src1[6]~10, HostSystem, 1
instance = comp, \cpu|E_src1[6]\, cpu|E_src1[6], HostSystem, 1
instance = comp, \cpu|F_pc[4]~2\, cpu|F_pc[4]~2, HostSystem, 1
instance = comp, \cpu|W_alu_result[6]~10\, cpu|W_alu_result[6]~10, HostSystem, 1
instance = comp, \cpu|W_alu_result[6]\, cpu|W_alu_result[6], HostSystem, 1
instance = comp, \cmd_xbar_mux_001|src_data[42]\, cmd_xbar_mux_001|src_data[42], HostSystem, 1
instance = comp, \width_adapter_001|width_adapter_001|out_data[19]\, width_adapter_001|width_adapter_001|out_data[19], HostSystem, 1
instance = comp, \cpu|D_iw[19]\, cpu|D_iw[19], HostSystem, 1
instance = comp, \cpu|D_dst_regnum[2]~6\, cpu|D_dst_regnum[2]~6, HostSystem, 1
instance = comp, \cpu|R_dst_regnum[2]\, cpu|R_dst_regnum[2], HostSystem, 1
instance = comp, \cpu|E_src1[5]~11\, cpu|E_src1[5]~11, HostSystem, 1
instance = comp, \cpu|E_src1[5]\, cpu|E_src1[5], HostSystem, 1
instance = comp, \cpu|E_arith_result[5]~2\, cpu|E_arith_result[5]~2, HostSystem, 1
instance = comp, \cpu|F_pc_no_crst_nxt[3]~2\, cpu|F_pc_no_crst_nxt[3]~2, HostSystem, 1
instance = comp, \cpu|F_pc[3]\, cpu|F_pc[3], HostSystem, 1
instance = comp, \cmd_xbar_mux_001|src_data[41]\, cmd_xbar_mux_001|src_data[41], HostSystem, 1
instance = comp, \width_adapter|width_adapter|ShiftLeft2~2\, width_adapter|width_adapter|ShiftLeft2~2, HostSystem, 1
instance = comp, \width_adapter|width_adapter|ShiftLeft2~1\, width_adapter|width_adapter|ShiftLeft2~1, HostSystem, 1
instance = comp, \width_adapter|width_adapter|ShiftLeft2~0\, width_adapter|width_adapter|ShiftLeft2~0, HostSystem, 1
instance = comp, \memory|the_altsyncram|auto_generated|ram_block1a32\, memory|the_altsyncram|auto_generated|ram_block1a32, HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg~73\, width_adapter|width_adapter|data_reg~73, HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg[0]\, width_adapter|width_adapter|data_reg[0], HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_data[0]\, width_adapter|width_adapter|out_data[0], HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg~66\, width_adapter|width_adapter|data_reg~66, HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg[1]\, width_adapter|width_adapter|data_reg[1], HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_data[1]\, width_adapter|width_adapter|out_data[1], HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg~65\, width_adapter|width_adapter|data_reg~65, HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg[3]\, width_adapter|width_adapter|data_reg[3], HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_data[3]\, width_adapter|width_adapter|out_data[3], HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg~64\, width_adapter|width_adapter|data_reg~64, HostSystem, 1
instance = comp, \width_adapter|width_adapter|data_reg[4]\, width_adapter|width_adapter|data_reg[4], HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_data[4]\, width_adapter|width_adapter|out_data[4], HostSystem, 1
instance = comp, \memory|the_altsyncram|auto_generated|ram_block1a0\, memory|the_altsyncram|auto_generated|ram_block1a0, HostSystem, 1
instance = comp, \width_adapter_001|width_adapter_001|out_data[4]\, width_adapter_001|width_adapter_001|out_data[4], HostSystem, 1
instance = comp, \cpu|D_iw[4]\, cpu|D_iw[4], HostSystem, 1
instance = comp, \cpu|Equal2~6\, cpu|Equal2~6, HostSystem, 1
instance = comp, \cpu|Equal2~1\, cpu|Equal2~1, HostSystem, 1
instance = comp, \cpu|D_ctrl_alu_subtract~2\, cpu|D_ctrl_alu_subtract~2, HostSystem, 1
instance = comp, \cpu|D_ctrl_alu_subtract~0\, cpu|D_ctrl_alu_subtract~0, HostSystem, 1
instance = comp, \cpu|D_ctrl_alu_subtract~1\, cpu|D_ctrl_alu_subtract~1, HostSystem, 1
instance = comp, \cpu|E_alu_sub~0\, cpu|E_alu_sub~0, HostSystem, 1
instance = comp, \cpu|E_alu_sub\, cpu|E_alu_sub, HostSystem, 1
instance = comp, \cpu|F_pc[2]~1\, cpu|F_pc[2]~1, HostSystem, 1
instance = comp, \cpu|F_pc[2]~feeder\, cpu|F_pc[2]~feeder, HostSystem, 1
instance = comp, \cpu|F_pc[2]\, cpu|F_pc[2], HostSystem, 1
instance = comp, \cmd_xbar_mux_001|src_data[40]\, cmd_xbar_mux_001|src_data[40], HostSystem, 1
instance = comp, \width_adapter_001|width_adapter_001|out_data[0]\, width_adapter_001|width_adapter_001|out_data[0], HostSystem, 1
instance = comp, \cpu|D_iw[0]\, cpu|D_iw[0], HostSystem, 1
instance = comp, \cpu|D_ctrl_st~0\, cpu|D_ctrl_st~0, HostSystem, 1
instance = comp, \cpu|R_ctrl_st\, cpu|R_ctrl_st, HostSystem, 1
instance = comp, \cpu|d_write_nxt~0\, cpu|d_write_nxt~0, HostSystem, 1
instance = comp, \cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~0\, cpu_data_master_translator|cpu_data_master_translator|av_waitrequest~0, HostSystem, 1
instance = comp, \cpu|d_write_nxt\, cpu|d_write_nxt, HostSystem, 1
instance = comp, \cpu|E_ld_stall~1\, cpu|E_ld_stall~1, HostSystem, 1
instance = comp, \cpu|av_ld_waiting_for_data\, cpu|av_ld_waiting_for_data, HostSystem, 1
instance = comp, \cpu|av_ld_waiting_for_data_nxt~0\, cpu|av_ld_waiting_for_data_nxt~0, HostSystem, 1
instance = comp, \cpu|E_ld_stall~2\, cpu|E_ld_stall~2, HostSystem, 1
instance = comp, \cpu|E_valid~0\, cpu|E_valid~0, HostSystem, 1
instance = comp, \cpu|E_valid\, cpu|E_valid, HostSystem, 1
instance = comp, \cpu|R_src1~40\, cpu|R_src1~40, HostSystem, 1
instance = comp, \cpu|E_src1[3]~1\, cpu|E_src1[3]~1, HostSystem, 1
instance = comp, \cpu|E_src1[3]\, cpu|E_src1[3], HostSystem, 1
instance = comp, \cpu|F_pc[1]~0\, cpu|F_pc[1]~0, HostSystem, 1
instance = comp, \cpu|W_alu_result[3]~1\, cpu|W_alu_result[3]~1, HostSystem, 1
instance = comp, \cpu|W_alu_result[3]\, cpu|W_alu_result[3], HostSystem, 1
instance = comp, \cmd_xbar_mux_001|src_data[39]\, cmd_xbar_mux_001|src_data[39], HostSystem, 1
instance = comp, \width_adapter_001|width_adapter_001|out_data[2]\, width_adapter_001|width_adapter_001|out_data[2], HostSystem, 1
instance = comp, \cpu|D_iw[2]\, cpu|D_iw[2], HostSystem, 1
instance = comp, \cpu|D_ctrl_implicit_dst_retaddr~0\, cpu|D_ctrl_implicit_dst_retaddr~0, HostSystem, 1
instance = comp, \cpu|D_dst_regnum[1]~2\, cpu|D_dst_regnum[1]~2, HostSystem, 1
instance = comp, \cpu|D_dst_regnum[1]~3\, cpu|D_dst_regnum[1]~3, HostSystem, 1
instance = comp, \cpu|R_dst_regnum[1]\, cpu|R_dst_regnum[1], HostSystem, 1
instance = comp, \cpu|E_st_data[16]~2\, cpu|E_st_data[16]~2, HostSystem, 1
instance = comp, \cpu|d_writedata[16]\, cpu|d_writedata[16], HostSystem, 1
instance = comp, \width_adapter|width_adapter|ShiftLeft2~16\, width_adapter|width_adapter|ShiftLeft2~16, HostSystem, 1
instance = comp, \width_adapter_001|width_adapter_001|out_data[22]\, width_adapter_001|width_adapter_001|out_data[22], HostSystem, 1
instance = comp, \cpu|D_iw[22]\, cpu|D_iw[22], HostSystem, 1
instance = comp, \cpu|D_dst_regnum[0]~4\, cpu|D_dst_regnum[0]~4, HostSystem, 1
instance = comp, \cpu|R_dst_regnum[0]\, cpu|R_dst_regnum[0], HostSystem, 1
instance = comp, \cpu|d_writedata[0]~feeder\, cpu|d_writedata[0]~feeder, HostSystem, 1
instance = comp, \cpu|d_writedata[0]\, cpu|d_writedata[0], HostSystem, 1
instance = comp, \width_adapter|width_adapter|ShiftLeft2~9\, width_adapter|width_adapter|ShiftLeft2~9, HostSystem, 1
instance = comp, \width_adapter_001|width_adapter_001|out_data[3]\, width_adapter_001|width_adapter_001|out_data[3], HostSystem, 1
instance = comp, \cpu|D_iw[3]\, cpu|D_iw[3], HostSystem, 1
instance = comp, \cpu|D_ctrl_logic~9\, cpu|D_ctrl_logic~9, HostSystem, 1
instance = comp, \cpu|Equal2~4\, cpu|Equal2~4, HostSystem, 1
instance = comp, \cpu|Equal2~8\, cpu|Equal2~8, HostSystem, 1
instance = comp, \cpu|D_ctrl_logic~8\, cpu|D_ctrl_logic~8, HostSystem, 1
instance = comp, \cpu|R_ctrl_logic\, cpu|R_ctrl_logic, HostSystem, 1
instance = comp, \cpu|W_alu_result[2]~2\, cpu|W_alu_result[2]~2, HostSystem, 1
instance = comp, \cpu|E_shift_rot_result_nxt[2]~0\, cpu|E_shift_rot_result_nxt[2]~0, HostSystem, 1
instance = comp, \cpu|E_shift_rot_result[2]\, cpu|E_shift_rot_result[2], HostSystem, 1
instance = comp, \cpu|W_alu_result[2]\, cpu|W_alu_result[2], HostSystem, 1
instance = comp, \cmd_xbar_mux_001|src_data[38]\, cmd_xbar_mux_001|src_data[38], HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_data[2]\, width_adapter|width_adapter|out_data[2], HostSystem, 1
instance = comp, \width_adapter_001|width_adapter_001|out_data[6]\, width_adapter_001|width_adapter_001|out_data[6], HostSystem, 1
instance = comp, \cpu|D_iw[6]~feeder\, cpu|D_iw[6]~feeder, HostSystem, 1
instance = comp, \cpu|D_iw[6]\, cpu|D_iw[6], HostSystem, 1
instance = comp, \cpu|R_src2_lo[0]~3\, cpu|R_src2_lo[0]~3, HostSystem, 1
instance = comp, \cpu|E_src2[0]\, cpu|E_src2[0], HostSystem, 1
instance = comp, \cpu|E_arith_result[0]~3\, cpu|E_arith_result[0]~3, HostSystem, 1
instance = comp, \cpu|E_mem_byte_en[3]~4\, cpu|E_mem_byte_en[3]~4, HostSystem, 1
instance = comp, \cpu|d_byteenable[3]\, cpu|d_byteenable[3], HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_byteen_field~0\, width_adapter|width_adapter|out_byteen_field~0, HostSystem, 1
instance = comp, \width_adapter|width_adapter|byteen_reg~0\, width_adapter|width_adapter|byteen_reg~0, HostSystem, 1
instance = comp, \width_adapter|width_adapter|byteen_reg[7]\, width_adapter|width_adapter|byteen_reg[7], HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_byteen_field~1\, width_adapter|width_adapter|out_byteen_field~1, HostSystem, 1
instance = comp, \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3\, memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3, HostSystem, 1
instance = comp, \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~feeder\, memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~feeder, HostSystem, 1
instance = comp, \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]\, memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71], HostSystem, 1
instance = comp, \cpu_data_master_translator_avalon_universal_master_0_agent|Equal0~1\, cpu_data_master_translator_avalon_universal_master_0_agent|Equal0~1, HostSystem, 1
instance = comp, \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]\, memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64], HostSystem, 1
instance = comp, \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10\, memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10, HostSystem, 1
instance = comp, \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]\, memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64], HostSystem, 1
instance = comp, \cpu_data_master_translator_avalon_universal_master_0_agent|Equal0~2\, cpu_data_master_translator_avalon_universal_master_0_agent|Equal0~2, HostSystem, 1
instance = comp, \cpu_data_master_translator_avalon_universal_master_0_agent|Equal0~3\, cpu_data_master_translator_avalon_universal_master_0_agent|Equal0~3, HostSystem, 1
instance = comp, \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]\, memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89], HostSystem, 1
instance = comp, \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\, memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1, HostSystem, 1
instance = comp, \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\, memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2, HostSystem, 1
instance = comp, \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]\, memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89], HostSystem, 1
instance = comp, \cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0\, cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0, HostSystem, 1
instance = comp, \cpu|F_valid~0\, cpu|F_valid~0, HostSystem, 1
instance = comp, \cpu|D_valid\, cpu|D_valid, HostSystem, 1
instance = comp, \cpu|R_valid\, cpu|R_valid, HostSystem, 1
instance = comp, \cpu|E_new_inst~feeder\, cpu|E_new_inst~feeder, HostSystem, 1
instance = comp, \cpu|E_new_inst\, cpu|E_new_inst, HostSystem, 1
instance = comp, \cpu|d_read_nxt\, cpu|d_read_nxt, HostSystem, 1
instance = comp, \cpu|d_read\, cpu|d_read, HostSystem, 1
instance = comp, \cpu_data_master_translator|cpu_data_master_translator|read_accepted~1\, cpu_data_master_translator|cpu_data_master_translator|read_accepted~1, HostSystem, 1
instance = comp, \cpu_data_master_translator|cpu_data_master_translator|read_accepted\, cpu_data_master_translator|cpu_data_master_translator|read_accepted, HostSystem, 1
instance = comp, \uart_s1_translator|uart_s1_translator|av_begintransfer~0\, uart_s1_translator|uart_s1_translator|av_begintransfer~0, HostSystem, 1
instance = comp, \cmd_xbar_demux|src1_valid\, cmd_xbar_demux|src1_valid, HostSystem, 1
instance = comp, \cmd_xbar_mux_001|arb|grant[0]~0\, cmd_xbar_mux_001|arb|grant[0]~0, HostSystem, 1
instance = comp, \cmd_xbar_mux_001|update_grant~2\, cmd_xbar_mux_001|update_grant~2, HostSystem, 1
instance = comp, \cmd_xbar_mux_001|saved_grant[0]\, cmd_xbar_mux_001|saved_grant[0], HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_byteen_field~4\, width_adapter|width_adapter|out_byteen_field~4, HostSystem, 1
instance = comp, \width_adapter|width_adapter|byteen_reg~2\, width_adapter|width_adapter|byteen_reg~2, HostSystem, 1
instance = comp, \width_adapter|width_adapter|byteen_reg[5]\, width_adapter|width_adapter|byteen_reg[5], HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_byteen_field~5\, width_adapter|width_adapter|out_byteen_field~5, HostSystem, 1
instance = comp, \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5\, memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5, HostSystem, 1
instance = comp, \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]\, memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69], HostSystem, 1
instance = comp, \width_adapter_001|width_adapter_001|out_data[12]\, width_adapter_001|width_adapter_001|out_data[12], HostSystem, 1
instance = comp, \cpu|D_iw[12]\, cpu|D_iw[12], HostSystem, 1
instance = comp, \cpu|D_ctrl_shift_logical~0\, cpu|D_ctrl_shift_logical~0, HostSystem, 1
instance = comp, \cpu|R_ctrl_shift_rot\, cpu|R_ctrl_shift_rot, HostSystem, 1
instance = comp, \cpu|E_ld_stall~0\, cpu|E_ld_stall~0, HostSystem, 1
instance = comp, \cpu|E_stall~0\, cpu|E_stall~0, HostSystem, 1
instance = comp, \cpu|W_valid~0\, cpu|W_valid~0, HostSystem, 1
instance = comp, \cpu|W_valid\, cpu|W_valid, HostSystem, 1
instance = comp, \cpu|i_read_nxt~0\, cpu|i_read_nxt~0, HostSystem, 1
instance = comp, \cpu|i_read\, cpu|i_read, HostSystem, 1
instance = comp, \cpu_instruction_master_translator|cpu_instruction_master_translator|read_accepted~0\, cpu_instruction_master_translator|cpu_instruction_master_translator|read_accepted~0, HostSystem, 1
instance = comp, \cpu_instruction_master_translator|cpu_instruction_master_translator|read_accepted~1\, cpu_instruction_master_translator|cpu_instruction_master_translator|read_accepted~1, HostSystem, 1
instance = comp, \cpu_instruction_master_translator|cpu_instruction_master_translator|read_accepted\, cpu_instruction_master_translator|cpu_instruction_master_translator|read_accepted, HostSystem, 1
instance = comp, \cmd_xbar_mux_001|src_valid~0\, cmd_xbar_mux_001|src_valid~0, HostSystem, 1
instance = comp, \cmd_xbar_mux_001|always6~0\, cmd_xbar_mux_001|always6~0, HostSystem, 1
instance = comp, \cmd_xbar_mux_001|arb|top_priority_reg[0]~1\, cmd_xbar_mux_001|arb|top_priority_reg[0]~1, HostSystem, 1
instance = comp, \cmd_xbar_mux_001|arb|top_priority_reg[0]\, cmd_xbar_mux_001|arb|top_priority_reg[0], HostSystem, 1
instance = comp, \cmd_xbar_mux_001|arb|grant[1]~1\, cmd_xbar_mux_001|arb|grant[1]~1, HostSystem, 1
instance = comp, \cmd_xbar_mux_001|saved_grant[1]\, cmd_xbar_mux_001|saved_grant[1], HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_byteen_field~6\, width_adapter|width_adapter|out_byteen_field~6, HostSystem, 1
instance = comp, \width_adapter|width_adapter|byteen_reg~3\, width_adapter|width_adapter|byteen_reg~3, HostSystem, 1
instance = comp, \width_adapter|width_adapter|byteen_reg[4]\, width_adapter|width_adapter|byteen_reg[4], HostSystem, 1
instance = comp, \width_adapter|width_adapter|out_byteen_field~7\, width_adapter|width_adapter|out_byteen_field~7, HostSystem, 1
instance = comp, \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6\, memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6, HostSystem, 1
instance = comp, \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]~feeder\, memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]~feeder, HostSystem, 1
instance = comp, \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]\, memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68], HostSystem, 1
instance = comp, \width_adapter_001|width_adapter_001|out_data[1]\, width_adapter_001|width_adapter_001|out_data[1], HostSystem, 1
instance = comp, \cpu|D_iw[1]~feeder\, cpu|D_iw[1]~feeder, HostSystem, 1
instance = comp, \cpu|D_iw[1]\, cpu|D_iw[1], HostSystem, 1
instance = comp, \cpu|Equal2~2\, cpu|Equal2~2, HostSystem, 1
instance = comp, \cpu|Equal2~7\, cpu|Equal2~7, HostSystem, 1
instance = comp, \cpu|D_ctrl_br_cmp~1\, cpu|D_ctrl_br_cmp~1, HostSystem, 1
instance = comp, \cpu|D_ctrl_br_cmp~2\, cpu|D_ctrl_br_cmp~2, HostSystem, 1
instance = comp, \cpu|R_ctrl_br_cmp\, cpu|R_ctrl_br_cmp, HostSystem, 1
instance = comp, \cpu|W_rf_wr_data[0]~3\, cpu|W_rf_wr_data[0]~3, HostSystem, 1
instance = comp, \cpu|D_ctrl_crst~1\, cpu|D_ctrl_crst~1, HostSystem, 1
instance = comp, \cpu|R_ctrl_crst\, cpu|R_ctrl_crst, HostSystem, 1
instance = comp, \cpu|Equal101~6\, cpu|Equal101~6, HostSystem, 1
instance = comp, \cpu|R_ctrl_wrctl_inst\, cpu|R_ctrl_wrctl_inst, HostSystem, 1
instance = comp, \cpu|E_wrctl_estatus~0\, cpu|E_wrctl_estatus~0, HostSystem, 1
instance = comp, \cpu|W_estatus_reg_inst_nxt~0\, cpu|W_estatus_reg_inst_nxt~0, HostSystem, 1
instance = comp, \cpu|W_estatus_reg_inst_nxt~1\, cpu|W_estatus_reg_inst_nxt~1, HostSystem, 1
instance = comp, \cpu|W_estatus_reg\, cpu|W_estatus_reg, HostSystem, 1
instance = comp, \cpu|W_status_reg_pie_inst_nxt~1\, cpu|W_status_reg_pie_inst_nxt~1, HostSystem, 1
instance = comp, \cpu|W_status_reg_pie_inst_nxt~4\, cpu|W_status_reg_pie_inst_nxt~4, HostSystem, 1
instance = comp, \cpu|W_status_reg_pie\, cpu|W_status_reg_pie, HostSystem, 1
instance = comp, \cpu|E_wrctl_bstatus~0\, cpu|E_wrctl_bstatus~0, HostSystem, 1
instance = comp, \cpu|W_bstatus_reg_inst_nxt~0\, cpu|W_bstatus_reg_inst_nxt~0, HostSystem, 1
instance = comp, \cpu|W_bstatus_reg_inst_nxt~1\, cpu|W_bstatus_reg_inst_nxt~1, HostSystem, 1
instance = comp, \cpu|W_bstatus_reg\, cpu|W_bstatus_reg, HostSystem, 1
instance = comp, \cpu|E_control_rd_data[0]~0\, cpu|E_control_rd_data[0]~0, HostSystem, 1
instance = comp, \cpu|E_control_rd_data[0]~1\, cpu|E_control_rd_data[0]~1, HostSystem, 1
instance = comp, \cpu|W_control_rd_data[0]\, cpu|W_control_rd_data[0], HostSystem, 1
instance = comp, \cpu|W_rf_wr_data[0]~4\, cpu|W_rf_wr_data[0]~4, HostSystem, 1
instance = comp, \cpu|W_rf_wr_data[0]~5\, cpu|W_rf_wr_data[0]~5, HostSystem, 1
instance = comp, \cpu|d_writedata[2]~feeder\, cpu|d_writedata[2]~feeder, HostSystem, 1
instance = comp, \cpu|d_writedata[2]\, cpu|d_writedata[2], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|tx_data[2]~feeder\, uart|the_HostSystem_uart_regs|tx_data[2]~feeder, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|tx_data[2]\, uart|the_HostSystem_uart_regs|tx_data[2], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~1\, uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~1, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|tx_ready~0\, uart|the_HostSystem_uart_tx|tx_ready~0, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|tx_ready\, uart|the_HostSystem_uart_tx|tx_ready, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|baud_rate_counter[0]~8\, uart|the_HostSystem_uart_tx|baud_rate_counter[0]~8, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|baud_rate_counter[1]~10\, uart|the_HostSystem_uart_tx|baud_rate_counter[1]~10, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|baud_rate_counter[2]~12\, uart|the_HostSystem_uart_tx|baud_rate_counter[2]~12, HostSystem, 1
instance = comp, \~GND\, ~GND, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|baud_rate_counter[2]\, uart|the_HostSystem_uart_tx|baud_rate_counter[2], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|baud_rate_counter[4]~16\, uart|the_HostSystem_uart_tx|baud_rate_counter[4]~16, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|baud_rate_counter[4]\, uart|the_HostSystem_uart_tx|baud_rate_counter[4], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|baud_rate_counter[5]~18\, uart|the_HostSystem_uart_tx|baud_rate_counter[5]~18, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|baud_rate_counter[7]~22\, uart|the_HostSystem_uart_tx|baud_rate_counter[7]~22, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|baud_rate_counter[7]\, uart|the_HostSystem_uart_tx|baud_rate_counter[7], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|baud_rate_counter[5]\, uart|the_HostSystem_uart_tx|baud_rate_counter[5], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|Equal0~1\, uart|the_HostSystem_uart_tx|Equal0~1, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|always4~0\, uart|the_HostSystem_uart_tx|always4~0, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|baud_rate_counter[0]\, uart|the_HostSystem_uart_tx|baud_rate_counter[0], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|baud_rate_counter[1]\, uart|the_HostSystem_uart_tx|baud_rate_counter[1], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|Equal0~0\, uart|the_HostSystem_uart_tx|Equal0~0, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|Equal0~2\, uart|the_HostSystem_uart_tx|Equal0~2, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|baud_clk_en\, uart|the_HostSystem_uart_tx|baud_clk_en, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0\, uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2\, uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]\, uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|tx_data[7]~feeder\, uart|the_HostSystem_uart_regs|tx_data[7]~feeder, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|tx_data[7]\, uart|the_HostSystem_uart_regs|tx_data[7], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3\, uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]\, uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4\, uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~1\, uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~1, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]\, uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|tx_data[6]\, uart|the_HostSystem_uart_regs|tx_data[6], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5\, uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]\, uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|pre_txd~0\, uart|the_HostSystem_uart_tx|pre_txd~0, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|WideOr0\, uart|the_HostSystem_uart_tx|WideOr0, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|do_load_shifter~0\, uart|the_HostSystem_uart_tx|do_load_shifter~0, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|do_load_shifter\, uart|the_HostSystem_uart_tx|do_load_shifter, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6\, uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]\, uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7\, uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]\, uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|tx_data[3]\, uart|the_HostSystem_uart_regs|tx_data[3], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8\, uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]\, uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9\, uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]\, uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|tx_data[1]~feeder\, uart|the_HostSystem_uart_regs|tx_data[1]~feeder, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_regs|tx_data[1]\, uart|the_HostSystem_uart_regs|tx_data[1], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10\, uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]\, uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2], HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|pre_txd~1\, uart|the_HostSystem_uart_tx|pre_txd~1, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|pre_txd~2\, uart|the_HostSystem_uart_tx|pre_txd~2, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|pre_txd~3\, uart|the_HostSystem_uart_tx|pre_txd~3, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|pre_txd\, uart|the_HostSystem_uart_tx|pre_txd, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|txd~0\, uart|the_HostSystem_uart_tx|txd~0, HostSystem, 1
instance = comp, \uart|the_HostSystem_uart_tx|txd\, uart|the_HostSystem_uart_tx|txd, HostSystem, 1
instance = comp, \serial_txd~I\, serial_txd, HostSystem, 1
