<div class="announce instapaper_body md" data-path="README.md" id="readme">
 <article class="markdown-body entry-content" itemprop="text">
  <h1><a href="https://github.com/freechipsproject/chisel3#chisel3" aria-hidden="true" class="anchor" id="user-content-chisel3" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>Chisel3</h1> 
  <p>Chisel is a new hardware construction language to support advanced hardware design and circuit generation. The latest version of <a href="https://chisel.eecs.berkeley.edu/" target="_blank">Chisel</a> is Chisel3, which uses Firrtl as an intermediate hardware representation language.</p> 
  <p>Chisel3 is currently in BETA VERSION, so some Chisel features may change in the coming months.</p> 
  <p>Please visit the <a href="https://github.com/ucb-bar/chisel3/wiki" target="_blank">Wiki</a> for a more detailed description.</p> 
  <p>The ScalaDoc for Chisel3 is available at the <a href="https://chisel.eecs.berkeley.edu/api/" target="_blank">API tab on the Chisel web site.</a></p> 
  <h2><a href="https://github.com/freechipsproject/chisel3#overview" aria-hidden="true" class="anchor" id="user-content-overview" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>Overview</h2> 
  <p>Chisel3 is much more modular than Chisel2, and the compilation pipeline looks like:</p> 
  <ul> 
   <li>Chisel3 (Scala) to Firrtl (this is your "Chisel RTL").</li> 
   <li><a href="https://github.com/ucb-bar/firrtl" target="_blank">Firrtl</a> to Verilog (which then be passed into FPGA or ASIC tools).</li> 
   <li>Verilog to C++ for simulation and testing using <a href="http://www.veripool.org/wiki/verilator" target="_blank">Verilator</a>.</li> 
  </ul> 
  <h2><a href="https://github.com/freechipsproject/chisel3#installation" aria-hidden="true" class="anchor" id="user-content-installation" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>Installation</h2> 
  <p>This will walk you through installing Chisel and its dependencies:</p> 
  <ul> 
   <li><a href="http://www.scala-sbt.org/" target="_blank">sbt</a>, which is the preferred Scala build system and what Chisel uses.</li> 
   <li><a href="https://github.com/ucb-bar/firrtl" target="_blank">Firrtl</a>, which compiles Chisel's IR down to Verilog. If you're building from the release branch of chisel3, separate installation of Firrtl is no longer required: the required jar will be automatically downloaded by sbt. If you're building chisel3 from the master branch, you'll need to follow the directions on the <a href="https://github.com/ucb-bar/firrtl" target="_blank">firrtl project</a> to publish a local copy of the required jar.</li> 
   <li><a href="http://www.veripool.org/wiki/verilator" target="_blank">Verilator</a>, which compiles Verilog down to C++ for simulation. The included unit testing infrastructure uses this.</li> 
  </ul> 
  <h3><a href="https://github.com/freechipsproject/chisel3#ubuntu-like-linux" aria-hidden="true" class="anchor" id="user-content-ubuntu-like-linux" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>(Ubuntu-like) Linux</h3> 
  <ol> 
   <li> <p>Install Java</p> <pre><code>sudo apt-get install default-jdk
</code></pre> </li> 
   <li> <p><a href="http://www.scala-sbt.org/release/docs/Installing-sbt-on-Linux.html" target="_blank">Install sbt</a>, which isn't available by default in the system package manager:</p> <pre><code>echo "deb https://dl.bintray.com/sbt/debian /" | sudo tee -a /etc/apt/sources.list.d/sbt.list
sudo apt-key adv --keyserver hkp://keyserver.ubuntu.com:80 --recv 642AC823
sudo apt-get update
sudo apt-get install sbt
</code></pre> </li> 
   <li> <p>Install Verilator. As of November 2016, the version of Verilator included by in Ubuntu's default package repositories is too out of date, so it must be compiled from source.</p> 
    <ol> 
     <li> <p>Install prerequisites (if not installed already):</p> <pre><code>sudo apt-get install git make autoconf g++ flex bison
</code></pre> </li> 
     <li> <p>Clone the Verilator repository:</p> <pre><code>git clone http://git.veripool.org/git/verilator
</code></pre> </li> 
     <li> <p>In the Verilator repository directory, check out a known good version:</p> <pre><code>git pull
git checkout verilator_3_886
</code></pre> </li> 
     <li> <p>In the Verilator repository directory, build and install:</p> <pre><code>unset VERILATOR_ROOT # For bash, unsetenv for csh
autoconf # Create ./configure script
./configure
make
sudo make install
</code></pre> </li> 
    </ol> </li> 
  </ol> 
  <h3><a href="https://github.com/freechipsproject/chisel3#arch-linux" aria-hidden="true" class="anchor" id="user-content-arch-linux" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>Arch Linux</h3> 
  <pre><code>yaourt -S firrtl-git verilator sbt
</code></pre> 
  <h3><a href="https://github.com/freechipsproject/chisel3#windows" aria-hidden="true" class="anchor" id="user-content-windows" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>Windows</h3> 
  <p><em>TODO: write me. If you <strong>really</strong> want to see this happen, let us know by filing a bug report!</em></p> 
  <h3><a href="https://github.com/freechipsproject/chisel3#mac-os-x" aria-hidden="true" class="anchor" id="user-content-mac-os-x" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>Mac OS X</h3> 
  <pre><code>brew install sbt verilator
</code></pre> 
  <h2><a href="https://github.com/freechipsproject/chisel3#getting-started" aria-hidden="true" class="anchor" id="user-content-getting-started" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>Getting Started</h2> 
  <p>If you are migrating to Chisel3 from Chisel2, please visit <a href="https://github.com/ucb-bar/chisel3/wiki/Chisel3-vs-Chisel2" target="_blank">Chisel3 vs Chisel2</a></p> 
  <h3><a href="https://github.com/freechipsproject/chisel3#data-types-overview" aria-hidden="true" class="anchor" id="user-content-data-types-overview" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>Data Types Overview</h3> 
  <p>These are the base data types for defining circuit wires (abstract types which may not be instantiated are greyed out):</p> 
  <p><a href="https://github.com/freechipsproject/chisel3/blob/master/doc/images/type_hierarchy.png?raw=true" target="_blank"><img src="https://github.com/freechipsproject/chisel3/raw/master/doc/images/type_hierarchy.png?raw=true" alt="Image" style="max-width:100%;"></a></p> 
  <h3><a href="https://github.com/freechipsproject/chisel3#chisel-tutorial" aria-hidden="true" class="anchor" id="user-content-chisel-tutorial" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a><a href="https://github.com/ucb-bar/chisel-tutorial" target="_blank">Chisel Tutorial</a></h3> 
  <h2><a href="https://github.com/freechipsproject/chisel3#for-hardware-engineers" aria-hidden="true" class="anchor" id="user-content-for-hardware-engineers" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>For Hardware Engineers</h2> 
  <p>This section describes how to get started using Chisel to create a new RTL design from scratch.</p> 
  <h3><a href="https://github.com/freechipsproject/chisel3#project-setup" aria-hidden="true" class="anchor" id="user-content-project-setup" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a><a href="https://github.com/ucb-bar/chisel-template" target="_blank">Project Setup</a></h3> 
  <h3><a href="https://github.com/freechipsproject/chisel3#rtl" aria-hidden="true" class="anchor" id="user-content-rtl" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>RTL</h3> 
  <p><em>TODO: toy example</em></p> 
  <h3><a href="https://github.com/freechipsproject/chisel3#verification" aria-hidden="true" class="anchor" id="user-content-verification" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>Verification</h3> 
  <p><em>The simulation unit testing infrastructure is still a work in progress.</em></p> 
  <p>See <code>src/test/scala/chiselTests</code> for example unit tests. Assert.scala is a pretty bare-bones unittest which also somewhat verifies the testing system itself.</p> 
  <p>Unit tests are written with the ScalaTest unit testing framework, optionally with ScalaCheck generators to sweep the parameter space where desired.</p> 
  <p><code>BasicTester</code>-based tests run a single circuit in simulation until either the test finishes or times out after a set amount of cycles. After compilation, there is no communication between the testdriver and simulation (unlike Chisel2's Tester, which allowed dynamic peeks and pokes), so all testvectors must be determined at compile time.</p> 
  <p>The circuits run must subclass <code>BasicTester</code>, which is a Module with the addition of a <code>stop</code> function which finishes the testbench and reports success. Any <code>assert</code>s that trigger (in either the <code>BasicTester</code> or a submodule) will cause the test to fail. <code>printf</code>s will forward to the console.</p> 
  <p>To write a test using the <code>BasicTester</code> that integrates with sbt test, create a class that extends either <code>ChiselFlatSpec</code> (BDD-style testing) or <code>ChiselPropSpec</code> (ScalaCheck generators). In the test content, use</p> 
  <pre><code>assert(execute{ new MyTestModule })
</code></pre> 
  <p>where <code>MyTestModule</code> is your top-level test circuit that extends <code>BasicTester</code>.</p> 
  <p><em>A more Chisel2-like tester may come in the future.</em></p> 
  <h3><a href="https://github.com/freechipsproject/chisel3#compiling-to-simulation" aria-hidden="true" class="anchor" id="user-content-compiling-to-simulation" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>Compiling to Simulation</h3> 
  <p><em>TODO: commands to compile project to simulation</em></p> 
  <p><em>TODO: running testbenches</em></p> 
  <h2><a href="https://github.com/freechipsproject/chisel3#for-chisel-developers" aria-hidden="true" class="anchor" id="user-content-for-chisel-developers" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>For Chisel Developers</h2> 
  <p>This section describes how to get started developing Chisel itself, including how to test your version locally against other projects that pull in Chisel using <a href="http://www.scala-sbt.org/0.13/tutorial/Library-Dependencies.html" target="_blank">sbt's managed dependencies</a>.</p> 
  <h3><a href="https://github.com/freechipsproject/chisel3#compiling-and-testing-chisel" aria-hidden="true" class="anchor" id="user-content-compiling-and-testing-chisel" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>Compiling and Testing Chisel</h3> 
  <p>In the Chisel repository directory, run:</p> 
  <pre><code>sbt compile
</code></pre> 
  <p>to compile the Chisel library. If the compilation succeeded, you can then run the included unit tests by invoking:</p> 
  <pre><code>sbt test
</code></pre> 
  <h3><a href="https://github.com/freechipsproject/chisel3#running-projects-against-local-chisel" aria-hidden="true" class="anchor" id="user-content-running-projects-against-local-chisel" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>Running Projects Against Local Chisel</h3> 
  <p>Chisel3 is still undergoing rapid development and we haven't pusblished a stable version to the Nexus repository. You will need to build from source and <code>publish-local</code>. The repo version can be found in the build.sbt file. At last check it was:</p> 
  <pre><code>version := "3.1-SNAPSHOT",
</code></pre> 
  <p>To publish your version of Chisel to the local Ivy (sbt's dependency manager) repository, run:</p> 
  <pre><code>sbt publish-local
</code></pre> 
  <p><em>PROTIP</em>: sbt can automatically run commands on a source change if you prefix the command with <code>~</code>. For example, the above command to publish Chisel locally becomes <code>sbt ~publish-local</code>.</p> 
  <p><a href="http://www.scala-sbt.org/0.13/docs/Publishing.html#Publishing+Locally" target="_blank">sbt's manual</a> recommends that you use a <code>SNAPSHOT</code> version suffix to ensure that the local repository is checked for updates. Since the current default is a <code>SNAPSHOT</code>, and the version number is already incremented compared to the currently published snapshot, you dont need to change version.</p> 
  <p>The compiled version gets placed in <code>~/.ivy2/local/</code>. You can nuke the relevant subfolder to un-publish your local copy of Chisel.</p> 
  <p>In order to have your projects use this version of Chisel, you should update the libraryDependencies setting in your project's build.sbt file to:</p> 
  <pre><code>libraryDependencies += "edu.berkeley.cs" %% "chisel3" % "3.1-SNAPSHOT"
</code></pre> 
  <p>The version specifier in libraryDependencies in the project's build.sbt should match the version string in your local copy of Chisel's build.sbt.</p> 
  <h2><a href="https://github.com/freechipsproject/chisel3#technical-documentation" aria-hidden="true" class="anchor" id="user-content-technical-documentation" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>Technical Documentation</h2> 
  <h3><a href="https://github.com/freechipsproject/chisel3#chisel3-architecture-overview" aria-hidden="true" class="anchor" id="user-content-chisel3-architecture-overview" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>Chisel3 Architecture Overview</h3> 
  <p>The Chisel3 compiler consists of these main parts:</p> 
  <ul> 
   <li><strong>The frontend</strong>, <code>chisel.*</code>, which is the publicly visible "API" of Chisel and what is used in Chisel RTL. These just add data to the...</li> 
   <li><strong>The Builder</strong>, <code>chisel.internal.Builder</code>, which maintains global state (like the currently open Module) and contains commands, generating...</li> 
   <li><strong>The intermediate data structures</strong>, <code>chisel.firrtl.*</code>, which are syntactically very similar to Firrtl. Once the entire circuit has been elaborated, the top-level object (a <code>Circuit</code>) is then passed to...</li> 
   <li><strong>The Firrtl emitter</strong>, <code>chisel.firrtl.Emitter</code>, which turns the intermediate data structures into a string that can be written out into a Firrtl file for further processing.</li> 
  </ul> 
  <p>Also included is:</p> 
  <ul> 
   <li><strong>The standard library</strong> of circuit generators, <code>chisel.util.*</code>. These contain commonly used interfaces and constructors (like <code>Decoupled</code>, which wraps a signal with a ready-valid pair) as well as fully parameterizable circuit generators (like arbiters and muxes).</li> 
   <li><strong>Driver utilities</strong>, <code>chisel.Driver</code>, which contains compilation and test functions that are invoked in the standard Verilog generation and simulation testing infrastructure. These can also be used as part of custom flows.</li> 
  </ul> 
 </article>
</div>