#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Apr  6 22:43:54 2025
# Process ID: 27540
# Current directory: D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28284 D:\GiaPhuc\Project_1\Dense_0\AXI_MY_IP\project_1\ip_repo\tmp_edit_project.xpr
# Log file: D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/vivado.log
# Journal file: D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo\vivado.jou
# Running On        :DESKTOP-R9-7945HX
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 9 7945HX with Radeon Graphics        
# CPU Frequency     :2495 MHz
# CPU Physical cores:16
# CPU Logical cores :32
# Host memory       :16308 MB
# Swap memory       :21510 MB
# Total Virtual     :37818 MB
# Available Virtual :19874 MB
#-----------------------------------------------------------
start_gui
open_project D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/tmp_edit_project.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/GiaPhuc/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/GiaPhuc/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/GiaPhuc/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/GiaPhuc/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/GiaPhuc/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/GiaPhuc/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/GiaPhuc/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/GiaPhuc/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/GiaPhuc/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2112.285 ; gain = 412.641
update_compile_order -fileset sources_1
ipx::open_ipxact_file {D:\GiaPhuc\Project_1\Dense_0\AXI_MY_IP\project_1\ip_repo\component.xml}
WARNING: [IP_Flow 19-4963] ila_top has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:kv260_som:part0:1.4'
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/constrs_1/new/cons_axi.xdc' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/ip/ila_top/ila_top.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/ip/mult/mult.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/BUF_group.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/adder.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/adder_tree_16.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/new/controller.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/data_buffer.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/new/datapath.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/new/fxp_mult.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/new/process_unit.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/new/pu_array.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/new/top_design.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/ip/ila_test/ila_test.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/tmp_edit_project.srcs/sources_1/ip/ila_test/ila_test.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/ip/ila_top/ila_top.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/ip/mult/mult.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/BUF_group.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/adder.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/adder_tree_16.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/new/controller.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/data_buffer.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/new/datapath.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/new/fxp_mult.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/new/process_unit.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/new/pu_array.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/new/top_design.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/ip/ila_test/ila_test.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/tmp_edit_project.srcs/sources_1/ip/ila_test/ila_test.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_implementation (Implementation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/ip/ila_top/ila_top.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_implementation (Implementation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/ip/ila_test/ila_test.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/tmp_edit_project.srcs/sources_1/ip/ila_test/ila_test.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-5897] The set of required XPM macros has changed from 'XPM_CDC,XPM_MEMORY' to ''
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-4963] ila_top has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:kv260_som:part0:1.4'
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/constrs_1/new/cons_axi.xdc' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/ip/ila_top/ila_top.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/ip/mult/mult.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/BUF_group.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/adder.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/adder_tree_16.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/new/controller.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/data_buffer.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/new/datapath.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/new/fxp_mult.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/new/process_unit.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/new/pu_array.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/new/top_design.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/ip/ila_test/ila_test.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/ip/ila_top/ila_top.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/ip/mult/mult.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/BUF_group.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/adder.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/adder_tree_16.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/new/controller.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/data_buffer.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/new/datapath.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/new/fxp_mult.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/new/process_unit.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/new/pu_array.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/new/top_design.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/ip/ila_test/ila_test.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_implementation (Implementation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/ip/ila_top/ila_top.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_implementation (Implementation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/ip/ila_test/ila_test.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
INFO: [IP_Flow 19-5654] Module 'MY_IP' uses SystemVerilog sources with a Verilog top file. These SystemVerilog files will not be analysed by the packager.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'OPT_MEM_ADDR_BITS' by 12 for port or parameter 'mem_address'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 256 for port or parameter 'mem_select'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 256 for port or parameter 'mem_data_out'
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh" from the top-level HDL file.
INFO: [IP_Flow 19-3166] Bus Interface 'S_AXI': References existing memory map 'S_AXI'.
set_property core_revision 19 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-11888] Component Definition 'xilinx.com:user:MY_IP:1.0 (MY_IP_v1_0)': IP description "MY_IP_v1_0" is not meaningful: same as name or display name
WARNING: [IP_Flow 19-11770] Clock interface 'S_AXI_ACLK' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-801] The last file in file group "Synthesis" should be an HDL file: "tmp_edit_project.srcs/sources_1/ip/ila_test/ila_test.xci".  During generation the IP Flow uses the last file to determine library and other information when generating the top wrapper file.  If possible, please make sure that non-HDL files are located earlier in the list of files for this file group.
WARNING: [IP_Flow 19-731] File Group 'xilinx_anylanguagesynthesis (Synthesis)': "d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh" file path is not relative to the IP root directory.
WARNING: [IP_Flow 19-4816] The Synthesis file group has two include files that have the same base name. It is not guaranteed which of these two files will be picked up during synthesis/simulation:  src/common.vh , d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh
WARNING: [IP_Flow 19-801] The last file in file group "Simulation" should be an HDL file: "tmp_edit_project.srcs/sources_1/ip/ila_test/ila_test.xci".  During generation the IP Flow uses the last file to determine library and other information when generating the top wrapper file.  If possible, please make sure that non-HDL files are located earlier in the list of files for this file group.
WARNING: [IP_Flow 19-731] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': "d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh" file path is not relative to the IP root directory.
WARNING: [IP_Flow 19-4816] The Simulation file group has two include files that have the same base name. It is not guaranteed which of these two files will be picked up during synthesis/simulation:  src/common.vh , d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo'
set_property core_revision 20 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-11888] Component Definition 'xilinx.com:user:MY_IP:1.0 (MY_IP_v1_0)': IP description "MY_IP_v1_0" is not meaningful: same as name or display name
WARNING: [IP_Flow 19-11770] Clock interface 'S_AXI_ACLK' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-801] The last file in file group "Synthesis" should be an HDL file: "tmp_edit_project.srcs/sources_1/ip/ila_test/ila_test.xci".  During generation the IP Flow uses the last file to determine library and other information when generating the top wrapper file.  If possible, please make sure that non-HDL files are located earlier in the list of files for this file group.
WARNING: [IP_Flow 19-731] File Group 'xilinx_anylanguagesynthesis (Synthesis)': "d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh" file path is not relative to the IP root directory.
WARNING: [IP_Flow 19-4816] The Synthesis file group has two include files that have the same base name. It is not guaranteed which of these two files will be picked up during synthesis/simulation:  src/common.vh , d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh
WARNING: [IP_Flow 19-801] The last file in file group "Simulation" should be an HDL file: "tmp_edit_project.srcs/sources_1/ip/ila_test/ila_test.xci".  During generation the IP Flow uses the last file to determine library and other information when generating the top wrapper file.  If possible, please make sure that non-HDL files are located earlier in the list of files for this file group.
WARNING: [IP_Flow 19-731] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': "d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh" file path is not relative to the IP root directory.
WARNING: [IP_Flow 19-4816] The Simulation file group has two include files that have the same base name. It is not guaranteed which of these two files will be picked up during synthesis/simulation:  src/common.vh , d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\GiaPhuc\Project_1\Dense_0\AXI_MY_IP\project_1\ip_repo\src\MY_IP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\GiaPhuc\Project_1\Dense_0\AXI_MY_IP\project_1\ip_repo\src\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\GiaPhuc\Project_1\Dense_0\AXI_MY_IP\project_1\ip_repo\src\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\GiaPhuc\Project_1\Dense_0\AXI_MY_IP\project_1\ip_repo\src\top_design.sv:]
ERROR: [Common 17-180] Spawn failed: No error
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-4963] ila_top has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:kv260_som:part0:1.4'
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
INFO: [IP_Flow 19-5654] Module 'MY_IP' uses SystemVerilog sources with a Verilog top file. These SystemVerilog files will not be analysed by the packager.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'OPT_MEM_ADDR_BITS' by 12 for port or parameter 'mem_address'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 256 for port or parameter 'mem_select'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 256 for port or parameter 'mem_data_out'
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh" from the top-level HDL file.
INFO: [IP_Flow 19-3166] Bus Interface 'S_AXI': References existing memory map 'S_AXI'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\GiaPhuc\Project_1\Dense_0\AXI_MY_IP\project_1\ip_repo\src\MY_IP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\GiaPhuc\Project_1\Dense_0\AXI_MY_IP\project_1\ip_repo\src\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\GiaPhuc\Project_1\Dense_0\AXI_MY_IP\project_1\ip_repo\src\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\GiaPhuc\Project_1\Dense_0\AXI_MY_IP\project_1\ip_repo\src\top_design.sv:]
ERROR: [Common 17-180] Spawn failed: No error
set_property core_revision 21 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-11888] Component Definition 'xilinx.com:user:MY_IP:1.0 (MY_IP_v1_0)': IP description "MY_IP_v1_0" is not meaningful: same as name or display name
WARNING: [IP_Flow 19-11770] Clock interface 'S_AXI_ACLK' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-801] The last file in file group "Synthesis" should be an HDL file: "tmp_edit_project.srcs/sources_1/ip/ila_test/ila_test.xci".  During generation the IP Flow uses the last file to determine library and other information when generating the top wrapper file.  If possible, please make sure that non-HDL files are located earlier in the list of files for this file group.
WARNING: [IP_Flow 19-731] File Group 'xilinx_anylanguagesynthesis (Synthesis)': "d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh" file path is not relative to the IP root directory.
WARNING: [IP_Flow 19-4816] The Synthesis file group has two include files that have the same base name. It is not guaranteed which of these two files will be picked up during synthesis/simulation:  src/common.vh , d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh
WARNING: [IP_Flow 19-801] The last file in file group "Simulation" should be an HDL file: "tmp_edit_project.srcs/sources_1/ip/ila_test/ila_test.xci".  During generation the IP Flow uses the last file to determine library and other information when generating the top wrapper file.  If possible, please make sure that non-HDL files are located earlier in the list of files for this file group.
WARNING: [IP_Flow 19-731] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': "d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh" file path is not relative to the IP root directory.
WARNING: [IP_Flow 19-4816] The Simulation file group has two include files that have the same base name. It is not guaranteed which of these two files will be picked up during synthesis/simulation:  src/common.vh , d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\GiaPhuc\Project_1\Dense_0\AXI_MY_IP\project_1\ip_repo\src\MY_IP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\GiaPhuc\Project_1\Dense_0\AXI_MY_IP\project_1\ip_repo\src\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\GiaPhuc\Project_1\Dense_0\AXI_MY_IP\project_1\ip_repo\src\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\GiaPhuc\Project_1\Dense_0\AXI_MY_IP\project_1\ip_repo\src\top_design.sv:]
set_property core_revision 22 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-11888] Component Definition 'xilinx.com:user:MY_IP:1.0 (MY_IP_v1_0)': IP description "MY_IP_v1_0" is not meaningful: same as name or display name
WARNING: [IP_Flow 19-11770] Clock interface 'S_AXI_ACLK' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-801] The last file in file group "Synthesis" should be an HDL file: "tmp_edit_project.srcs/sources_1/ip/ila_test/ila_test.xci".  During generation the IP Flow uses the last file to determine library and other information when generating the top wrapper file.  If possible, please make sure that non-HDL files are located earlier in the list of files for this file group.
WARNING: [IP_Flow 19-731] File Group 'xilinx_anylanguagesynthesis (Synthesis)': "d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh" file path is not relative to the IP root directory.
WARNING: [IP_Flow 19-4816] The Synthesis file group has two include files that have the same base name. It is not guaranteed which of these two files will be picked up during synthesis/simulation:  src/common.vh , d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh
WARNING: [IP_Flow 19-801] The last file in file group "Simulation" should be an HDL file: "tmp_edit_project.srcs/sources_1/ip/ila_test/ila_test.xci".  During generation the IP Flow uses the last file to determine library and other information when generating the top wrapper file.  If possible, please make sure that non-HDL files are located earlier in the list of files for this file group.
WARNING: [IP_Flow 19-731] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': "d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh" file path is not relative to the IP root directory.
WARNING: [IP_Flow 19-4816] The Simulation file group has two include files that have the same base name. It is not guaranteed which of these two files will be picked up during synthesis/simulation:  src/common.vh , d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo'
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\GiaPhuc\Project_1\Dense_0\AXI_MY_IP\project_1\ip_repo\src\MY_IP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\GiaPhuc\Project_1\Dense_0\AXI_MY_IP\project_1\ip_repo\src\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\GiaPhuc\Project_1\Dense_0\AXI_MY_IP\project_1\ip_repo\src\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\GiaPhuc\Project_1\Dense_0\AXI_MY_IP\project_1\ip_repo\src\top_design.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\GiaPhuc\Project_1\Dense_0\AXI_MY_IP\project_1\ip_repo\src\MY_IP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\GiaPhuc\Project_1\Dense_0\AXI_MY_IP\project_1\ip_repo\src\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\GiaPhuc\Project_1\Dense_0\AXI_MY_IP\project_1\ip_repo\src\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\GiaPhuc\Project_1\Dense_0\AXI_MY_IP\project_1\ip_repo\src\top_design.sv:]
ERROR: [Common 17-180] Spawn failed: No error
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-4963] ila_top has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:kv260_som:part0:1.4'
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
INFO: [IP_Flow 19-5654] Module 'MY_IP' uses SystemVerilog sources with a Verilog top file. These SystemVerilog files will not be analysed by the packager.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'OPT_MEM_ADDR_BITS' by 12 for port or parameter 'mem_address'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 256 for port or parameter 'mem_select'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'USER_NUM_MEM' by 256 for port or parameter 'mem_data_out'
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh" from the top-level HDL file.
INFO: [IP_Flow 19-3166] Bus Interface 'S_AXI': References existing memory map 'S_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\GiaPhuc\Project_1\Dense_0\AXI_MY_IP\project_1\ip_repo\src\MY_IP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\GiaPhuc\Project_1\Dense_0\AXI_MY_IP\project_1\ip_repo\src\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\GiaPhuc\Project_1\Dense_0\AXI_MY_IP\project_1\ip_repo\src\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\GiaPhuc\Project_1\Dense_0\AXI_MY_IP\project_1\ip_repo\src\top_design.sv:]
ERROR: [Common 17-180] Spawn failed: No error
set_property core_revision 23 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-11888] Component Definition 'xilinx.com:user:MY_IP:1.0 (MY_IP_v1_0)': IP description "MY_IP_v1_0" is not meaningful: same as name or display name
WARNING: [IP_Flow 19-11770] Clock interface 'S_AXI_ACLK' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-801] The last file in file group "Synthesis" should be an HDL file: "tmp_edit_project.srcs/sources_1/ip/ila_test/ila_test.xci".  During generation the IP Flow uses the last file to determine library and other information when generating the top wrapper file.  If possible, please make sure that non-HDL files are located earlier in the list of files for this file group.
WARNING: [IP_Flow 19-731] File Group 'xilinx_anylanguagesynthesis (Synthesis)': "d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh" file path is not relative to the IP root directory.
WARNING: [IP_Flow 19-4816] The Synthesis file group has two include files that have the same base name. It is not guaranteed which of these two files will be picked up during synthesis/simulation:  src/common.vh , d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh
WARNING: [IP_Flow 19-801] The last file in file group "Simulation" should be an HDL file: "tmp_edit_project.srcs/sources_1/ip/ila_test/ila_test.xci".  During generation the IP Flow uses the last file to determine library and other information when generating the top wrapper file.  If possible, please make sure that non-HDL files are located earlier in the list of files for this file group.
WARNING: [IP_Flow 19-731] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': "d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh" file path is not relative to the IP root directory.
WARNING: [IP_Flow 19-4816] The Simulation file group has two include files that have the same base name. It is not guaranteed which of these two files will be picked up during synthesis/simulation:  src/common.vh , d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\GiaPhuc\Project_1\Dense_0\AXI_MY_IP\project_1\ip_repo\src\MY_IP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\GiaPhuc\Project_1\Dense_0\AXI_MY_IP\project_1\ip_repo\src\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\GiaPhuc\Project_1\Dense_0\AXI_MY_IP\project_1\ip_repo\src\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\GiaPhuc\Project_1\Dense_0\AXI_MY_IP\project_1\ip_repo\src\top_design.sv:]
ERROR: [Common 17-180] Spawn failed: No error
set_property core_revision 24 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-11888] Component Definition 'xilinx.com:user:MY_IP:1.0 (MY_IP_v1_0)': IP description "MY_IP_v1_0" is not meaningful: same as name or display name
WARNING: [IP_Flow 19-11770] Clock interface 'S_AXI_ACLK' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-801] The last file in file group "Synthesis" should be an HDL file: "tmp_edit_project.srcs/sources_1/ip/ila_test/ila_test.xci".  During generation the IP Flow uses the last file to determine library and other information when generating the top wrapper file.  If possible, please make sure that non-HDL files are located earlier in the list of files for this file group.
WARNING: [IP_Flow 19-731] File Group 'xilinx_anylanguagesynthesis (Synthesis)': "d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh" file path is not relative to the IP root directory.
WARNING: [IP_Flow 19-4816] The Synthesis file group has two include files that have the same base name. It is not guaranteed which of these two files will be picked up during synthesis/simulation:  src/common.vh , d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh
WARNING: [IP_Flow 19-801] The last file in file group "Simulation" should be an HDL file: "tmp_edit_project.srcs/sources_1/ip/ila_test/ila_test.xci".  During generation the IP Flow uses the last file to determine library and other information when generating the top wrapper file.  If possible, please make sure that non-HDL files are located earlier in the list of files for this file group.
WARNING: [IP_Flow 19-731] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': "d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh" file path is not relative to the IP root directory.
WARNING: [IP_Flow 19-4816] The Simulation file group has two include files that have the same base name. It is not guaranteed which of these two files will be picked up during synthesis/simulation:  src/common.vh , d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\GiaPhuc\Project_1\Dense_0\AXI_MY_IP\project_1\ip_repo\src\MY_IP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\GiaPhuc\Project_1\Dense_0\AXI_MY_IP\project_1\ip_repo\src\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\GiaPhuc\Project_1\Dense_0\AXI_MY_IP\project_1\ip_repo\src\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\GiaPhuc\Project_1\Dense_0\AXI_MY_IP\project_1\ip_repo\src\top_design.sv:]
ERROR: [Common 17-180] Spawn failed: No error
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr  7 00:57:27 2025...
