#pragma once

#include "../cpu/msr.h"
#include "../cpu/cpuid.h"
#include <stdint.h>
#include <stdlib.h>
#include "../cpu/util.h"
#include "../util/likely.h"

#include <stdbool.h>

extern uint64_t PHYS_MAP_BASE;

static inline __attribute__((always_inline, const)) virtual_address_t vaddr_from_indices(uint16_t pml4e, uint16_t pdpte, uint16_t pde, uint16_t pte)
{
    return make_address_canonical(((uint64_t)pml4e << 39ULL) | ((uint64_t)pdpte << 30ULL) | ((uint64_t)pde << 21ULL) | ((uint64_t)pte << 12ULL));
}

static inline __attribute__((always_inline)) void simplify_pte_paging_indices(uint16_t* pte, uint16_t* pde)
{
    while ((*pte) >= 512)
    {
        (*pte) -= 512;
        (*pde)++;
    }
}
static inline __attribute__((always_inline)) void simplify_pde_paging_indices(uint16_t* pde, uint16_t* pdpte)
{
    while ((*pde) >= 512)
    {
        (*pde) -= 512;
        (*pdpte)++;
    }
}
static inline __attribute__((always_inline)) void simplify_pdpte_paging_indices(uint16_t* pdpte, uint16_t* pml4e)
{
    while ((*pdpte) >= 512)
    {
        (*pdpte) -= 512;
        (*pml4e)++;
    }
}

#define PG_SUPERVISOR   0
#define PG_USER         1

#define PG_READ_ONLY    0
#define PG_READ_WRITE   1

#define CACHE_UC        0ULL    // * All accesses are uncacheable. Write combining is not allowed. Speculative accesses are not allowed.
#define CACHE_WC        1ULL    // * All accesses are uncacheable. Write combining is allowed. Speculative reads are allowed.
#define CACHE_WT        4ULL    // * Reads allocate cache lines on a cache miss. Cache lines are not allocated on a write miss.
                                // - Write hits update the cache and main memory.
#define CACHE_WP        5ULL    // * Reads allocate cache lines on a cache miss. All writes update main memory.
                                // - Cache lines are not allocated on a write miss. Write hits invalidate the cache line and update main memory.
#define CACHE_WB        6ULL    // * Reads allocate cache lines on a cache miss, and can allocate to either the shared,
                                // - exclusive, or modified state. Writes allocate to the modified state on a cache miss.
#define CACHE_UC_MINUS  7ULL    // * Same as uncacheable, except that this can be overriden by Write-Combining MTRRs.

static const uint8_t pdpt_pat_bits[8] =
{
    2,
    3,
    0,
    0,
    1,
    2,
    0,
    2
};

extern uint8_t physical_address_width; // M
extern bool pat_enabled;

// * WC if PAT is set or UC, default else
#define PAGE_ATTRIBUTE_TABLE    (CACHE_WB | (CACHE_WT << 8) | (CACHE_UC << 16) | (CACHE_WC << 24) | (CACHE_WC << 32) | (CACHE_WC << 40) | (CACHE_WC << 48) | (CACHE_WC << 56))

static inline uint64_t get_physical_address_mask()
{
    assert(physical_address_width != 0);
    return unlikely(physical_address_width >= 64) ? UINT64_MAX : ((1ULL << physical_address_width) - 1);
}

static inline void init_pat()
{
    uint32_t eax, ebx, ecx, edx = 0;
    cpuid(1, eax, ebx, ecx, edx);

    pat_enabled = (edx >> 16) & 1;

    if (!pat_enabled)
        return;

    wrmsr(IA32_PAT_MSR, PAGE_ATTRIBUTE_TABLE);
}

uint64_t* create_empty_pdpt();
physical_address_t create_empty_pdpt_phys();
uint64_t* create_empty_virtual_address_space();
bool is_pdpt_entry_present(const uint64_t* entry);
bool is_pdpt_entry_large(const uint64_t* entry);
physical_address_t get_pdpt_entry_address(const uint64_t* entry);
uint8_t get_pdpt_entry_privilege(const uint64_t* entry);
uint8_t get_pdpt_entry_read_write(const uint64_t* entry);
void remove_pdpt_entry(uint64_t* entry);
void set_pdpt_entry(uint64_t* entry, uint64_t address, uint8_t privilege, uint8_t read_write, uint8_t cache_type);

void* virtual_to_physical(uint64_t* cr3, uint64_t vaddr);

void remap_range(uint64_t* pml4,
    uint64_t start_virtual_address, uint64_t start_physical_address,
    uint64_t pages,
    uint8_t privilege, uint8_t read_write, uint8_t cache_type);
void unmap_range(uint64_t* pml4,
    uint64_t start_virtual_address,
    uint64_t pages);
void allocate_range(uint64_t* pml4,
    uint64_t start_virtual_address,
    uint64_t pages,
    uint8_t privilege, uint8_t read_write, uint8_t cache_type);
void free_range(uint64_t* pml4,
    uint64_t start_virtual_address,
    uint64_t pages);
void copy_mapping(uint64_t* src, uint64_t* dst,
    uint64_t start_virtual_address,
    uint64_t pages);
void copy_vas(uint64_t* src, uint64_t* dst,
    uint64_t start_virtual_address,
    uint64_t pages);
