/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  reg [3:0] celloutsig_0_11z;
  wire [18:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [43:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [15:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [24:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [19:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_15z = { celloutsig_0_8z[18:16], celloutsig_0_0z } + celloutsig_0_6z[4:1];
  assign celloutsig_1_4z = { celloutsig_1_2z[0], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z } + { celloutsig_1_2z[6:1], celloutsig_1_2z };
  assign celloutsig_0_4z = { in_data[29:19], celloutsig_0_2z, celloutsig_0_3z } == { in_data[19:7], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_19z = celloutsig_1_12z === { in_data[123:121], celloutsig_1_7z };
  assign celloutsig_0_7z = { celloutsig_0_5z[10:7], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z } === in_data[52:44];
  assign celloutsig_1_3z = { celloutsig_1_2z[4:1], celloutsig_1_0z } && celloutsig_1_2z[6:2];
  assign celloutsig_1_5z = { in_data[150:141], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z } && { celloutsig_1_2z[6:0], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_3z = { celloutsig_0_2z[2:1], celloutsig_0_0z } && { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[57] & ~(in_data[62]);
  assign celloutsig_0_13z = celloutsig_0_12z[3] & ~(celloutsig_0_6z[0]);
  assign celloutsig_1_1z = in_data[184:181] % { 1'h1, in_data[167:165] };
  assign celloutsig_0_14z = { celloutsig_0_8z[24:14], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_1z } % { 1'h1, celloutsig_0_8z[8:6], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_12z[18:3], celloutsig_0_12z[3], celloutsig_0_12z[1:0] };
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_1z } % { 1'h1, in_data[110:104] };
  assign celloutsig_0_17z = { celloutsig_0_5z[9], celloutsig_0_16z, celloutsig_0_4z } | celloutsig_0_14z[13:9];
  assign celloutsig_0_2z = in_data[36:34] | { in_data[7:6], celloutsig_0_0z };
  assign celloutsig_0_9z = & celloutsig_0_8z[17:5];
  assign celloutsig_1_18z = ^ { celloutsig_1_8z[10:5], celloutsig_1_5z, celloutsig_1_14z };
  assign celloutsig_0_1z = ^ { in_data[74:71], celloutsig_0_0z };
  assign celloutsig_1_0z = ^ in_data[105:103];
  assign celloutsig_1_7z = ^ in_data[146:136];
  assign celloutsig_0_10z = in_data[76:73] >> celloutsig_0_6z[6:3];
  assign celloutsig_1_12z = { celloutsig_1_4z[8], celloutsig_1_6z } >> celloutsig_1_8z[18:15];
  assign celloutsig_1_14z = celloutsig_1_8z[6:4] >> in_data[159:157];
  assign celloutsig_0_5z = { in_data[35:30], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z } << { in_data[60:46], celloutsig_0_3z };
  assign celloutsig_0_6z = { in_data[75:74], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z } << { in_data[12:10], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_8z = { celloutsig_0_5z[9:2], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_7z } - { celloutsig_0_5z[14:1], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_16z = { celloutsig_0_11z[2:1], celloutsig_0_4z } - celloutsig_0_15z[3:1];
  assign celloutsig_1_8z = { in_data[166:155], celloutsig_1_2z } ~^ { in_data[133:115], celloutsig_1_0z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_11z = 4'h0;
    else if (!celloutsig_1_18z) celloutsig_0_11z = { celloutsig_0_10z[3:1], celloutsig_0_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_6z = 3'h0;
    else if (clkin_data[0]) celloutsig_1_6z = celloutsig_1_1z[3:1];
  assign { celloutsig_0_12z[1], celloutsig_0_12z[18:5], celloutsig_0_12z[0], celloutsig_0_12z[4:3] } = ~ { celloutsig_0_9z, celloutsig_0_8z[15:2], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_12z[2] = celloutsig_0_12z[3];
  assign { out_data[128], out_data[96], out_data[34:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
