#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Feb 20 17:24:08 2023
# Process ID: 25272
# Current directory: D:/Chisel/chisel_dev/doce_nf_work_sim
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24992 D:\Chisel\chisel_dev\doce_nf_work_sim\doce_nf.xpr
# Log file: D:/Chisel/chisel_dev/doce_nf_work_sim/vivado.log
# Journal file: D:/Chisel/chisel_dev/doce_nf_work_sim\vivado.jou
#-----------------------------------------------------------
start_guioopen_project D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/padding'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/reset'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1035.254 ; gain = 0.000
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim/simulate.log"
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 20 17:24:54 2023...
ivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "smartnic_sim_behav -key {Behavioral:sim_1:Functional:smartnic_sim} -tclbatch {smartnic_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source smartnic_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'smartnic_sim_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1036.227 ; gain = 0.000
run 1 us
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /smartnic_sim/mpsoc_wrapper_sim/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_131  Scope: smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1100.938 ; gain = 64.086
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_c2h_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_c2h_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_h2c_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_h2c_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpsoc_wrapper
INFO: [VRFC 10-2458] undeclared symbol QDMA_c2h_dpar, assumed default net type wire [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/package_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxConverter
INFO: [VRFC 10-311] analyzing module TxPipeline
INFO: [VRFC 10-311] analyzing module TxBufferFifo
INFO: [VRFC 10-311] analyzing module TxHandler
INFO: [VRFC 10-311] analyzing module ReduceAddSync
INFO: [VRFC 10-311] analyzing module RxConverter
INFO: [VRFC 10-311] analyzing module REHandlerUnit
INFO: [VRFC 10-311] analyzing module REHandler
INFO: [VRFC 10-311] analyzing module RxRESearcher
INFO: [VRFC 10-311] analyzing module RxPipeline
INFO: [VRFC 10-311] analyzing module RxBufferFifo
INFO: [VRFC 10-311] analyzing module RxHandler
INFO: [VRFC 10-311] analyzing module PackageHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_fifo_lut.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_fifo_lut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smartnic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_qdma_stm_c2h_stub_sv
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=567,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_h2c_stub
Compiling module xil_defaultlib.TxConverter
Compiling module xil_defaultlib.TxPipeline
Compiling module xil_defaultlib.TxBufferFifo
Compiling module xil_defaultlib.TxHandler
Compiling module xil_defaultlib.ReduceAddSync
Compiling module xil_defaultlib.RxConverter
Compiling module xil_defaultlib.REHandlerUnit
Compiling module xil_defaultlib.REHandler
Compiling module xil_defaultlib.RxRESearcher
Compiling module xil_defaultlib.RxPipeline
Compiling module xil_defaultlib.RxBufferFifo
Compiling module xil_defaultlib.RxHandler
Compiling module xil_defaultlib.PackageHandler
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=6...
Compiling module xpm.xpm_fifo_axis(PACKET_FIFO="true"...
Compiling module axis_data_fifo_v2_0_3.axis_data_fifo_v2_0_3_top(C_FAMI...
Compiling module xil_defaultlib.axis_data_fifo_0
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=514,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=174,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=615,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_c2h_stub
Compiling module xil_defaultlib.mpsoc_wrapper
Compiling module xil_defaultlib.smartnic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot smartnic_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1252.066 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1252.066 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1252.066 ; gain = 0.000
run 1 us
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /smartnic_sim/mpsoc_wrapper_sim/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_131  Scope: smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1252.066 ; gain = 0.000
run 1 us
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1252.066 ; gain = 0.000
run 100 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_c2h_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_c2h_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_h2c_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_h2c_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpsoc_wrapper
INFO: [VRFC 10-2458] undeclared symbol QDMA_c2h_dpar, assumed default net type wire [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/package_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxConverter
INFO: [VRFC 10-311] analyzing module TxPipeline
INFO: [VRFC 10-311] analyzing module TxBufferFifo
INFO: [VRFC 10-311] analyzing module TxHandler
INFO: [VRFC 10-311] analyzing module ReduceAddSync
INFO: [VRFC 10-311] analyzing module RxConverter
INFO: [VRFC 10-311] analyzing module REHandlerUnit
INFO: [VRFC 10-311] analyzing module REHandler
INFO: [VRFC 10-311] analyzing module RxRESearcher
INFO: [VRFC 10-311] analyzing module RxPipeline
INFO: [VRFC 10-311] analyzing module RxBufferFifo
INFO: [VRFC 10-311] analyzing module RxHandler
INFO: [VRFC 10-311] analyzing module PackageHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_fifo_lut.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_fifo_lut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smartnic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_qdma_stm_c2h_stub_sv
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=567,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_h2c_stub
Compiling module xil_defaultlib.TxConverter
Compiling module xil_defaultlib.TxPipeline
Compiling module xil_defaultlib.TxBufferFifo
Compiling module xil_defaultlib.TxHandler
Compiling module xil_defaultlib.ReduceAddSync
Compiling module xil_defaultlib.RxConverter
Compiling module xil_defaultlib.REHandlerUnit
Compiling module xil_defaultlib.REHandler
Compiling module xil_defaultlib.RxRESearcher
Compiling module xil_defaultlib.RxPipeline
Compiling module xil_defaultlib.RxBufferFifo
Compiling module xil_defaultlib.RxHandler
Compiling module xil_defaultlib.PackageHandler
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=6...
Compiling module xpm.xpm_fifo_axis(PACKET_FIFO="true"...
Compiling module axis_data_fifo_v2_0_3.axis_data_fifo_v2_0_3_top(C_FAMI...
Compiling module xil_defaultlib.axis_data_fifo_0
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=514,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=174,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=615,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_c2h_stub
Compiling module xil_defaultlib.mpsoc_wrapper
Compiling module xil_defaultlib.smartnic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot smartnic_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1252.066 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1252.066 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1252.066 ; gain = 0.000
run 100 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /smartnic_sim/mpsoc_wrapper_sim/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_131  Scope: smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/smartnic_sim/mpsoc_wrapper_sim/c2h_stub}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1252.066 ; gain = 0.000
run 100 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /smartnic_sim/mpsoc_wrapper_sim/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_131  Scope: smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_c2h_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_c2h_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_h2c_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_h2c_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpsoc_wrapper
INFO: [VRFC 10-2458] undeclared symbol QDMA_c2h_dpar, assumed default net type wire [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/package_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxConverter
INFO: [VRFC 10-311] analyzing module TxPipeline
INFO: [VRFC 10-311] analyzing module TxBufferFifo
INFO: [VRFC 10-311] analyzing module TxHandler
INFO: [VRFC 10-311] analyzing module ReduceAddSync
INFO: [VRFC 10-311] analyzing module RxConverter
INFO: [VRFC 10-311] analyzing module REHandlerUnit
INFO: [VRFC 10-311] analyzing module REHandler
INFO: [VRFC 10-311] analyzing module RxRESearcher
INFO: [VRFC 10-311] analyzing module RxPipeline
INFO: [VRFC 10-311] analyzing module RxBufferFifo
INFO: [VRFC 10-311] analyzing module RxHandler
INFO: [VRFC 10-311] analyzing module PackageHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_fifo_lut.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_fifo_lut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smartnic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_qdma_stm_c2h_stub_sv
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=567,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_h2c_stub
Compiling module xil_defaultlib.TxConverter
Compiling module xil_defaultlib.TxPipeline
Compiling module xil_defaultlib.TxBufferFifo
Compiling module xil_defaultlib.TxHandler
Compiling module xil_defaultlib.ReduceAddSync
Compiling module xil_defaultlib.RxConverter
Compiling module xil_defaultlib.REHandlerUnit
Compiling module xil_defaultlib.REHandler
Compiling module xil_defaultlib.RxRESearcher
Compiling module xil_defaultlib.RxPipeline
Compiling module xil_defaultlib.RxBufferFifo
Compiling module xil_defaultlib.RxHandler
Compiling module xil_defaultlib.PackageHandler
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=6...
Compiling module xpm.xpm_fifo_axis(PACKET_FIFO="true"...
Compiling module axis_data_fifo_v2_0_3.axis_data_fifo_v2_0_3_top(C_FAMI...
Compiling module xil_defaultlib.axis_data_fifo_0
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=514,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=174,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=615,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_c2h_stub
Compiling module xil_defaultlib.mpsoc_wrapper
Compiling module xil_defaultlib.smartnic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot smartnic_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1314.523 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1314.523 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1314.523 ; gain = 0.000
run 100 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /smartnic_sim/mpsoc_wrapper_sim/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_131  Scope: smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1316.867 ; gain = 2.344
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/smartnic_sim/mpsoc_wrapper_sim/h2c_stub}} 
add_wave {{/smartnic_sim}} 
run 100 ns
relaunch_sim
