
bluepill1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000070f4  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d8  08007208  08007208  00008208  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080075e0  080075e0  000091dc  2**0
                  CONTENTS
  4 .ARM          00000008  080075e0  080075e0  000085e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080075e8  080075e8  000091dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080075e8  080075e8  000085e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080075ec  080075ec  000085ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  080075f0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000284  200001dc  080077cc  000091dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000460  080077cc  00009460  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000091dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b7ee  00000000  00000000  00009205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c42  00000000  00000000  000149f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d48  00000000  00000000  00016638  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a5f  00000000  00000000  00017380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001870c  00000000  00000000  00017ddf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f2a0  00000000  00000000  000304eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c46f  00000000  00000000  0003f78b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cbbfa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b3c  00000000  00000000  000cbc40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  000d077c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	080071ec 	.word	0x080071ec

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	080071ec 	.word	0x080071ec

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	@ 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000cf6:	2afd      	cmp	r2, #253	@ 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	@ 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	@ 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	@ 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <__gesf2>:
 8000f44:	f04f 3cff 	mov.w	ip, #4294967295
 8000f48:	e006      	b.n	8000f58 <__cmpsf2+0x4>
 8000f4a:	bf00      	nop

08000f4c <__lesf2>:
 8000f4c:	f04f 0c01 	mov.w	ip, #1
 8000f50:	e002      	b.n	8000f58 <__cmpsf2+0x4>
 8000f52:	bf00      	nop

08000f54 <__cmpsf2>:
 8000f54:	f04f 0c01 	mov.w	ip, #1
 8000f58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f5c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f68:	bf18      	it	ne
 8000f6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f6e:	d011      	beq.n	8000f94 <__cmpsf2+0x40>
 8000f70:	b001      	add	sp, #4
 8000f72:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f76:	bf18      	it	ne
 8000f78:	ea90 0f01 	teqne	r0, r1
 8000f7c:	bf58      	it	pl
 8000f7e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f82:	bf88      	it	hi
 8000f84:	17c8      	asrhi	r0, r1, #31
 8000f86:	bf38      	it	cc
 8000f88:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f8c:	bf18      	it	ne
 8000f8e:	f040 0001 	orrne.w	r0, r0, #1
 8000f92:	4770      	bx	lr
 8000f94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f98:	d102      	bne.n	8000fa0 <__cmpsf2+0x4c>
 8000f9a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f9e:	d105      	bne.n	8000fac <__cmpsf2+0x58>
 8000fa0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fa4:	d1e4      	bne.n	8000f70 <__cmpsf2+0x1c>
 8000fa6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000faa:	d0e1      	beq.n	8000f70 <__cmpsf2+0x1c>
 8000fac:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop

08000fb4 <__aeabi_cfrcmple>:
 8000fb4:	4684      	mov	ip, r0
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	4661      	mov	r1, ip
 8000fba:	e7ff      	b.n	8000fbc <__aeabi_cfcmpeq>

08000fbc <__aeabi_cfcmpeq>:
 8000fbc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fbe:	f7ff ffc9 	bl	8000f54 <__cmpsf2>
 8000fc2:	2800      	cmp	r0, #0
 8000fc4:	bf48      	it	mi
 8000fc6:	f110 0f00 	cmnmi.w	r0, #0
 8000fca:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fcc <__aeabi_fcmpeq>:
 8000fcc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fd0:	f7ff fff4 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fd4:	bf0c      	ite	eq
 8000fd6:	2001      	moveq	r0, #1
 8000fd8:	2000      	movne	r0, #0
 8000fda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fde:	bf00      	nop

08000fe0 <__aeabi_fcmplt>:
 8000fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe4:	f7ff ffea 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fe8:	bf34      	ite	cc
 8000fea:	2001      	movcc	r0, #1
 8000fec:	2000      	movcs	r0, #0
 8000fee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_fcmple>:
 8000ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff8:	f7ff ffe0 	bl	8000fbc <__aeabi_cfcmpeq>
 8000ffc:	bf94      	ite	ls
 8000ffe:	2001      	movls	r0, #1
 8001000:	2000      	movhi	r0, #0
 8001002:	f85d fb08 	ldr.w	pc, [sp], #8
 8001006:	bf00      	nop

08001008 <__aeabi_fcmpge>:
 8001008:	f84d ed08 	str.w	lr, [sp, #-8]!
 800100c:	f7ff ffd2 	bl	8000fb4 <__aeabi_cfrcmple>
 8001010:	bf94      	ite	ls
 8001012:	2001      	movls	r0, #1
 8001014:	2000      	movhi	r0, #0
 8001016:	f85d fb08 	ldr.w	pc, [sp], #8
 800101a:	bf00      	nop

0800101c <__aeabi_fcmpgt>:
 800101c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001020:	f7ff ffc8 	bl	8000fb4 <__aeabi_cfrcmple>
 8001024:	bf34      	ite	cc
 8001026:	2001      	movcc	r0, #1
 8001028:	2000      	movcs	r0, #0
 800102a:	f85d fb08 	ldr.w	pc, [sp], #8
 800102e:	bf00      	nop

08001030 <__aeabi_f2uiz>:
 8001030:	0042      	lsls	r2, r0, #1
 8001032:	d20e      	bcs.n	8001052 <__aeabi_f2uiz+0x22>
 8001034:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001038:	d30b      	bcc.n	8001052 <__aeabi_f2uiz+0x22>
 800103a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800103e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001042:	d409      	bmi.n	8001058 <__aeabi_f2uiz+0x28>
 8001044:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001048:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800104c:	fa23 f002 	lsr.w	r0, r3, r2
 8001050:	4770      	bx	lr
 8001052:	f04f 0000 	mov.w	r0, #0
 8001056:	4770      	bx	lr
 8001058:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800105c:	d101      	bne.n	8001062 <__aeabi_f2uiz+0x32>
 800105e:	0242      	lsls	r2, r0, #9
 8001060:	d102      	bne.n	8001068 <__aeabi_f2uiz+0x38>
 8001062:	f04f 30ff 	mov.w	r0, #4294967295
 8001066:	4770      	bx	lr
 8001068:	f04f 0000 	mov.w	r0, #0
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop

08001070 <lcd_send_cmd>:
 * @param  lcd: Pointer to the LCD handle
 * @param  cmd: Command byte to send
 * @retval None
 */
void lcd_send_cmd(I2C_LCD_HandleTypeDef *lcd, char cmd)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b086      	sub	sp, #24
 8001074:	af02      	add	r7, sp, #8
 8001076:	6078      	str	r0, [r7, #4]
 8001078:	460b      	mov	r3, r1
 800107a:	70fb      	strb	r3, [r7, #3]
    char upper_nibble, lower_nibble;
    uint8_t data_t[4];

    upper_nibble = (cmd & 0xF0);            // Extract upper nibble
 800107c:	78fb      	ldrb	r3, [r7, #3]
 800107e:	f023 030f 	bic.w	r3, r3, #15
 8001082:	73fb      	strb	r3, [r7, #15]
    lower_nibble = ((cmd << 4) & 0xF0);     // Extract lower nibble
 8001084:	78fb      	ldrb	r3, [r7, #3]
 8001086:	011b      	lsls	r3, r3, #4
 8001088:	73bb      	strb	r3, [r7, #14]

    data_t[0] = upper_nibble | 0x0C;  // en=1, rs=0
 800108a:	7bfb      	ldrb	r3, [r7, #15]
 800108c:	f043 030c 	orr.w	r3, r3, #12
 8001090:	b2db      	uxtb	r3, r3
 8001092:	723b      	strb	r3, [r7, #8]
    data_t[1] = upper_nibble | 0x08;  // en=0, rs=0
 8001094:	7bfb      	ldrb	r3, [r7, #15]
 8001096:	f043 0308 	orr.w	r3, r3, #8
 800109a:	b2db      	uxtb	r3, r3
 800109c:	727b      	strb	r3, [r7, #9]
    data_t[2] = lower_nibble | 0x0C;  // en=1, rs=0
 800109e:	7bbb      	ldrb	r3, [r7, #14]
 80010a0:	f043 030c 	orr.w	r3, r3, #12
 80010a4:	b2db      	uxtb	r3, r3
 80010a6:	72bb      	strb	r3, [r7, #10]
    data_t[3] = lower_nibble | 0x08;  // en=0, rs=0
 80010a8:	7bbb      	ldrb	r3, [r7, #14]
 80010aa:	f043 0308 	orr.w	r3, r3, #8
 80010ae:	b2db      	uxtb	r3, r3
 80010b0:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit(lcd->hi2c, lcd->address, data_t, 4, 5);
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	6818      	ldr	r0, [r3, #0]
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	791b      	ldrb	r3, [r3, #4]
 80010ba:	4619      	mov	r1, r3
 80010bc:	f107 0208 	add.w	r2, r7, #8
 80010c0:	2305      	movs	r3, #5
 80010c2:	9300      	str	r3, [sp, #0]
 80010c4:	2304      	movs	r3, #4
 80010c6:	f001 fc89 	bl	80029dc <HAL_I2C_Master_Transmit>
}
 80010ca:	bf00      	nop
 80010cc:	3710      	adds	r7, #16
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}

080010d2 <lcd_send_data>:
 * @param  lcd: Pointer to the LCD handle
 * @param  data: Data byte to send
 * @retval None
 */
void lcd_send_data(I2C_LCD_HandleTypeDef *lcd, char data)
{
 80010d2:	b580      	push	{r7, lr}
 80010d4:	b086      	sub	sp, #24
 80010d6:	af02      	add	r7, sp, #8
 80010d8:	6078      	str	r0, [r7, #4]
 80010da:	460b      	mov	r3, r1
 80010dc:	70fb      	strb	r3, [r7, #3]
    char upper_nibble, lower_nibble;
    uint8_t data_t[4];

    upper_nibble = (data & 0xF0);            // Extract upper nibble
 80010de:	78fb      	ldrb	r3, [r7, #3]
 80010e0:	f023 030f 	bic.w	r3, r3, #15
 80010e4:	73fb      	strb	r3, [r7, #15]
    lower_nibble = ((data << 4) & 0xF0);     // Extract lower nibble
 80010e6:	78fb      	ldrb	r3, [r7, #3]
 80010e8:	011b      	lsls	r3, r3, #4
 80010ea:	73bb      	strb	r3, [r7, #14]

    data_t[0] = upper_nibble | 0x0D;  // en=1, rs=1
 80010ec:	7bfb      	ldrb	r3, [r7, #15]
 80010ee:	f043 030d 	orr.w	r3, r3, #13
 80010f2:	b2db      	uxtb	r3, r3
 80010f4:	723b      	strb	r3, [r7, #8]
    data_t[1] = upper_nibble | 0x09;  // en=0, rs=1
 80010f6:	7bfb      	ldrb	r3, [r7, #15]
 80010f8:	f043 0309 	orr.w	r3, r3, #9
 80010fc:	b2db      	uxtb	r3, r3
 80010fe:	727b      	strb	r3, [r7, #9]
    data_t[2] = lower_nibble | 0x0D;  // en=1, rs=1
 8001100:	7bbb      	ldrb	r3, [r7, #14]
 8001102:	f043 030d 	orr.w	r3, r3, #13
 8001106:	b2db      	uxtb	r3, r3
 8001108:	72bb      	strb	r3, [r7, #10]
    data_t[3] = lower_nibble | 0x09;  // en=0, rs=1
 800110a:	7bbb      	ldrb	r3, [r7, #14]
 800110c:	f043 0309 	orr.w	r3, r3, #9
 8001110:	b2db      	uxtb	r3, r3
 8001112:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit(lcd->hi2c, lcd->address, data_t, 4, 5);
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	6818      	ldr	r0, [r3, #0]
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	791b      	ldrb	r3, [r3, #4]
 800111c:	4619      	mov	r1, r3
 800111e:	f107 0208 	add.w	r2, r7, #8
 8001122:	2305      	movs	r3, #5
 8001124:	9300      	str	r3, [sp, #0]
 8001126:	2304      	movs	r3, #4
 8001128:	f001 fc58 	bl	80029dc <HAL_I2C_Master_Transmit>
}
 800112c:	bf00      	nop
 800112e:	3710      	adds	r7, #16
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}

08001134 <lcd_clear>:
 * @brief  Clears the LCD display.
 * @param  lcd: Pointer to the LCD handle
 * @retval None
 */
void lcd_clear(I2C_LCD_HandleTypeDef *lcd)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b084      	sub	sp, #16
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
    lcd_send_cmd(lcd, 0x01);  // Move cursor to the home position
 800113c:	2101      	movs	r1, #1
 800113e:	6878      	ldr	r0, [r7, #4]
 8001140:	f7ff ff96 	bl	8001070 <lcd_send_cmd>
    HAL_Delay(5);
 8001144:	2005      	movs	r0, #5
 8001146:	f000 ffef 	bl	8002128 <HAL_Delay>
    // Clear all characters
    // 16x4 = 64 characters
    // 20x4 = 80 characters
    // So 80 character clearing is enough for both 16x2, 16x4, 20x2 and 20x5 displays
    for (int i = 0; i < 80; i++)
 800114a:	2300      	movs	r3, #0
 800114c:	60fb      	str	r3, [r7, #12]
 800114e:	e006      	b.n	800115e <lcd_clear+0x2a>
    {
        lcd_send_data(lcd, ' ');  // Write a space on each position
 8001150:	2120      	movs	r1, #32
 8001152:	6878      	ldr	r0, [r7, #4]
 8001154:	f7ff ffbd 	bl	80010d2 <lcd_send_data>
    for (int i = 0; i < 80; i++)
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	3301      	adds	r3, #1
 800115c:	60fb      	str	r3, [r7, #12]
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	2b4f      	cmp	r3, #79	@ 0x4f
 8001162:	ddf5      	ble.n	8001150 <lcd_clear+0x1c>
    }
}
 8001164:	bf00      	nop
 8001166:	bf00      	nop
 8001168:	3710      	adds	r7, #16
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
	...

08001170 <lcd_gotoxy>:
 * @param  col: Column number (0-15)
 * @param  row: Row number (0 or 1)
 * @retval None
 */
void lcd_gotoxy(I2C_LCD_HandleTypeDef *lcd, int col, int row)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b086      	sub	sp, #24
 8001174:	af00      	add	r7, sp, #0
 8001176:	60f8      	str	r0, [r7, #12]
 8001178:	60b9      	str	r1, [r7, #8]
 800117a:	607a      	str	r2, [r7, #4]
    uint8_t address;

    switch (row)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	2b03      	cmp	r3, #3
 8001180:	d824      	bhi.n	80011cc <lcd_gotoxy+0x5c>
 8001182:	a201      	add	r2, pc, #4	@ (adr r2, 8001188 <lcd_gotoxy+0x18>)
 8001184:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001188:	08001199 	.word	0x08001199
 800118c:	080011a3 	.word	0x080011a3
 8001190:	080011ad 	.word	0x080011ad
 8001194:	080011b7 	.word	0x080011b7
    {
        case 0: address = 0x80 + col; break;  // First row
 8001198:	68bb      	ldr	r3, [r7, #8]
 800119a:	b2db      	uxtb	r3, r3
 800119c:	3b80      	subs	r3, #128	@ 0x80
 800119e:	75fb      	strb	r3, [r7, #23]
 80011a0:	e00e      	b.n	80011c0 <lcd_gotoxy+0x50>
        case 1: address = 0xC0 + col; break;  // Second row
 80011a2:	68bb      	ldr	r3, [r7, #8]
 80011a4:	b2db      	uxtb	r3, r3
 80011a6:	3b40      	subs	r3, #64	@ 0x40
 80011a8:	75fb      	strb	r3, [r7, #23]
 80011aa:	e009      	b.n	80011c0 <lcd_gotoxy+0x50>
        case 2: address = 0x94 + col; break;  // Third row
 80011ac:	68bb      	ldr	r3, [r7, #8]
 80011ae:	b2db      	uxtb	r3, r3
 80011b0:	3b6c      	subs	r3, #108	@ 0x6c
 80011b2:	75fb      	strb	r3, [r7, #23]
 80011b4:	e004      	b.n	80011c0 <lcd_gotoxy+0x50>
        case 3: address = 0xD4 + col; break;  // Fourth row
 80011b6:	68bb      	ldr	r3, [r7, #8]
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	3b2c      	subs	r3, #44	@ 0x2c
 80011bc:	75fb      	strb	r3, [r7, #23]
 80011be:	bf00      	nop
        default: return;  // Ignore invalid row numbers
    }

    lcd_send_cmd(lcd, address);  // Send command to move the cursor
 80011c0:	7dfb      	ldrb	r3, [r7, #23]
 80011c2:	4619      	mov	r1, r3
 80011c4:	68f8      	ldr	r0, [r7, #12]
 80011c6:	f7ff ff53 	bl	8001070 <lcd_send_cmd>
 80011ca:	e000      	b.n	80011ce <lcd_gotoxy+0x5e>
        default: return;  // Ignore invalid row numbers
 80011cc:	bf00      	nop
}
 80011ce:	3718      	adds	r7, #24
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}

080011d4 <lcd_init>:
 * @brief  Initializes the LCD in 4-bit mode.
 * @param  lcd: Pointer to the LCD handle
 * @retval None
 */
void lcd_init(I2C_LCD_HandleTypeDef *lcd)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
    HAL_Delay(50);  // Wait for LCD power-up
 80011dc:	2032      	movs	r0, #50	@ 0x32
 80011de:	f000 ffa3 	bl	8002128 <HAL_Delay>
    lcd_send_cmd(lcd, 0x30);  // Wake up command
 80011e2:	2130      	movs	r1, #48	@ 0x30
 80011e4:	6878      	ldr	r0, [r7, #4]
 80011e6:	f7ff ff43 	bl	8001070 <lcd_send_cmd>
    HAL_Delay(5);
 80011ea:	2005      	movs	r0, #5
 80011ec:	f000 ff9c 	bl	8002128 <HAL_Delay>
    lcd_send_cmd(lcd, 0x30);  // Wake up command
 80011f0:	2130      	movs	r1, #48	@ 0x30
 80011f2:	6878      	ldr	r0, [r7, #4]
 80011f4:	f7ff ff3c 	bl	8001070 <lcd_send_cmd>
    HAL_Delay(1);
 80011f8:	2001      	movs	r0, #1
 80011fa:	f000 ff95 	bl	8002128 <HAL_Delay>
    lcd_send_cmd(lcd, 0x30);  // Wake up command
 80011fe:	2130      	movs	r1, #48	@ 0x30
 8001200:	6878      	ldr	r0, [r7, #4]
 8001202:	f7ff ff35 	bl	8001070 <lcd_send_cmd>
    HAL_Delay(10);
 8001206:	200a      	movs	r0, #10
 8001208:	f000 ff8e 	bl	8002128 <HAL_Delay>
    lcd_send_cmd(lcd, 0x20);  // Set to 4-bit mode
 800120c:	2120      	movs	r1, #32
 800120e:	6878      	ldr	r0, [r7, #4]
 8001210:	f7ff ff2e 	bl	8001070 <lcd_send_cmd>
    HAL_Delay(10);
 8001214:	200a      	movs	r0, #10
 8001216:	f000 ff87 	bl	8002128 <HAL_Delay>

    // LCD configuration commands
    lcd_send_cmd(lcd, 0x28);  // 4-bit mode, 2 lines, 5x8 font
 800121a:	2128      	movs	r1, #40	@ 0x28
 800121c:	6878      	ldr	r0, [r7, #4]
 800121e:	f7ff ff27 	bl	8001070 <lcd_send_cmd>
    HAL_Delay(1);
 8001222:	2001      	movs	r0, #1
 8001224:	f000 ff80 	bl	8002128 <HAL_Delay>
    lcd_send_cmd(lcd, 0x08);  // Display off, cursor off, blink off
 8001228:	2108      	movs	r1, #8
 800122a:	6878      	ldr	r0, [r7, #4]
 800122c:	f7ff ff20 	bl	8001070 <lcd_send_cmd>
    HAL_Delay(1);
 8001230:	2001      	movs	r0, #1
 8001232:	f000 ff79 	bl	8002128 <HAL_Delay>
    lcd_send_cmd(lcd, 0x01);  // Clear display
 8001236:	2101      	movs	r1, #1
 8001238:	6878      	ldr	r0, [r7, #4]
 800123a:	f7ff ff19 	bl	8001070 <lcd_send_cmd>
    HAL_Delay(2);
 800123e:	2002      	movs	r0, #2
 8001240:	f000 ff72 	bl	8002128 <HAL_Delay>
    lcd_send_cmd(lcd, 0x06);  // Entry mode: cursor moves right
 8001244:	2106      	movs	r1, #6
 8001246:	6878      	ldr	r0, [r7, #4]
 8001248:	f7ff ff12 	bl	8001070 <lcd_send_cmd>
    HAL_Delay(1);
 800124c:	2001      	movs	r0, #1
 800124e:	f000 ff6b 	bl	8002128 <HAL_Delay>
    lcd_send_cmd(lcd, 0x0C);  // Display on, cursor off, blink off
 8001252:	210c      	movs	r1, #12
 8001254:	6878      	ldr	r0, [r7, #4]
 8001256:	f7ff ff0b 	bl	8001070 <lcd_send_cmd>
}
 800125a:	bf00      	nop
 800125c:	3708      	adds	r7, #8
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}

08001262 <lcd_puts>:
 * @param  lcd: Pointer to the LCD handle
 * @param  str: Null-terminated string to display
 * @retval None
 */
void lcd_puts(I2C_LCD_HandleTypeDef *lcd, char *str)
{
 8001262:	b580      	push	{r7, lr}
 8001264:	b082      	sub	sp, #8
 8001266:	af00      	add	r7, sp, #0
 8001268:	6078      	str	r0, [r7, #4]
 800126a:	6039      	str	r1, [r7, #0]
    while (*str) lcd_send_data(lcd, *str++);  // Send each character in the string
 800126c:	e007      	b.n	800127e <lcd_puts+0x1c>
 800126e:	683b      	ldr	r3, [r7, #0]
 8001270:	1c5a      	adds	r2, r3, #1
 8001272:	603a      	str	r2, [r7, #0]
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	4619      	mov	r1, r3
 8001278:	6878      	ldr	r0, [r7, #4]
 800127a:	f7ff ff2a 	bl	80010d2 <lcd_send_data>
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d1f3      	bne.n	800126e <lcd_puts+0xc>
}
 8001286:	bf00      	nop
 8001288:	bf00      	nop
 800128a:	3708      	adds	r7, #8
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}

08001290 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001290:	b590      	push	{r4, r7, lr}
 8001292:	b085      	sub	sp, #20
 8001294:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001296:	f000 fee5 	bl	8002064 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800129a:	f000 f90b 	bl	80014b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800129e:	f000 fa41 	bl	8001724 <MX_GPIO_Init>
  MX_TIM2_Init();
 80012a2:	f000 f97b 	bl	800159c <MX_TIM2_Init>
  MX_I2C1_Init();
 80012a6:	f000 f94b 	bl	8001540 <MX_I2C1_Init>
  MX_TIM3_Init();
 80012aa:	f000 f9ed 	bl	8001688 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 80012ae:	4874      	ldr	r0, [pc, #464]	@ (8001480 <main+0x1f0>)
 80012b0:	f002 fb38 	bl	8003924 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80012b4:	2100      	movs	r1, #0
 80012b6:	4872      	ldr	r0, [pc, #456]	@ (8001480 <main+0x1f0>)
 80012b8:	f002 fbd6 	bl	8003a68 <HAL_TIM_PWM_Start>

  /* Force initial servo position */
  current_pos = 1500;
 80012bc:	4b71      	ldr	r3, [pc, #452]	@ (8001484 <main+0x1f4>)
 80012be:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80012c2:	601a      	str	r2, [r3, #0]
  target_pos  = 1500;
 80012c4:	4b70      	ldr	r3, [pc, #448]	@ (8001488 <main+0x1f8>)
 80012c6:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80012ca:	601a      	str	r2, [r3, #0]
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, current_pos);
 80012cc:	4b6d      	ldr	r3, [pc, #436]	@ (8001484 <main+0x1f4>)
 80012ce:	681a      	ldr	r2, [r3, #0]
 80012d0:	4b6b      	ldr	r3, [pc, #428]	@ (8001480 <main+0x1f0>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	635a      	str	r2, [r3, #52]	@ 0x34
  HAL_Delay(400);      // Allow servo to lock position
 80012d6:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 80012da:	f000 ff25 	bl	8002128 <HAL_Delay>

  HAL_TIM_Base_Start(&htim3);
 80012de:	486b      	ldr	r0, [pc, #428]	@ (800148c <main+0x1fc>)
 80012e0:	f002 fb20 	bl	8003924 <HAL_TIM_Base_Start>
  HAL_Delay(200);
 80012e4:	20c8      	movs	r0, #200	@ 0xc8
 80012e6:	f000 ff1f 	bl	8002128 <HAL_Delay>

  // Setup LCD configuration
  my_lcd.hi2c = &hi2c1;
 80012ea:	4b69      	ldr	r3, [pc, #420]	@ (8001490 <main+0x200>)
 80012ec:	4a69      	ldr	r2, [pc, #420]	@ (8001494 <main+0x204>)
 80012ee:	601a      	str	r2, [r3, #0]
  HAL_Delay(100);
 80012f0:	2064      	movs	r0, #100	@ 0x64
 80012f2:	f000 ff19 	bl	8002128 <HAL_Delay>
  my_lcd.address = 0x27<<1;
 80012f6:	4b66      	ldr	r3, [pc, #408]	@ (8001490 <main+0x200>)
 80012f8:	224e      	movs	r2, #78	@ 0x4e
 80012fa:	711a      	strb	r2, [r3, #4]

  HAL_Delay(500);          // Let LCD fully power up
 80012fc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001300:	f000 ff12 	bl	8002128 <HAL_Delay>
  lcd_init(&my_lcd);
 8001304:	4862      	ldr	r0, [pc, #392]	@ (8001490 <main+0x200>)
 8001306:	f7ff ff65 	bl	80011d4 <lcd_init>
  lcd_clear(&my_lcd);
 800130a:	4861      	ldr	r0, [pc, #388]	@ (8001490 <main+0x200>)
 800130c:	f7ff ff12 	bl	8001134 <lcd_clear>

  HAL_GPIO_WritePin(LED_CLOSED_GPIO_Port, LED_CLOSED_Pin, GPIO_PIN_SET); // Red LED ON
 8001310:	2201      	movs	r2, #1
 8001312:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001316:	4860      	ldr	r0, [pc, #384]	@ (8001498 <main+0x208>)
 8001318:	f001 f9d3 	bl	80026c2 <HAL_GPIO_WritePin>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
    {
        uint32_t now = HAL_GetTick();
 800131c:	f000 fefa 	bl	8002114 <HAL_GetTick>
 8001320:	60f8      	str	r0, [r7, #12]

        // 1. SENSOR POLLING (Motion Sensor)
        if ((now - last_sensor_time > 150) && (current_state == BIN_CLOSED)) {
 8001322:	4b5e      	ldr	r3, [pc, #376]	@ (800149c <main+0x20c>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	68fa      	ldr	r2, [r7, #12]
 8001328:	1ad3      	subs	r3, r2, r3
 800132a:	2b96      	cmp	r3, #150	@ 0x96
 800132c:	d93a      	bls.n	80013a4 <main+0x114>
 800132e:	4b5c      	ldr	r3, [pc, #368]	@ (80014a0 <main+0x210>)
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d136      	bne.n	80013a4 <main+0x114>
            float d = HCSR04_Read(TRIG1_GPIO_Port, TRIG1_Pin, ECHO1_GPIO_Port, ECHO1_Pin);
 8001336:	2304      	movs	r3, #4
 8001338:	4a5a      	ldr	r2, [pc, #360]	@ (80014a4 <main+0x214>)
 800133a:	2102      	movs	r1, #2
 800133c:	4859      	ldr	r0, [pc, #356]	@ (80014a4 <main+0x214>)
 800133e:	f000 fbc5 	bl	8001acc <HCSR04_Read>
 8001342:	60b8      	str	r0, [r7, #8]
            Distance = (d <= 2.0f || d > 400.0f) ? 999 : (uint16_t)d;
 8001344:	2301      	movs	r3, #1
 8001346:	461c      	mov	r4, r3
 8001348:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800134c:	68b8      	ldr	r0, [r7, #8]
 800134e:	f7ff fe51 	bl	8000ff4 <__aeabi_fcmple>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d101      	bne.n	800135c <main+0xcc>
 8001358:	2300      	movs	r3, #0
 800135a:	461c      	mov	r4, r3
 800135c:	b2e3      	uxtb	r3, r4
 800135e:	f083 0301 	eor.w	r3, r3, #1
 8001362:	b2db      	uxtb	r3, r3
 8001364:	2b00      	cmp	r3, #0
 8001366:	d016      	beq.n	8001396 <main+0x106>
 8001368:	2301      	movs	r3, #1
 800136a:	461c      	mov	r4, r3
 800136c:	494e      	ldr	r1, [pc, #312]	@ (80014a8 <main+0x218>)
 800136e:	68b8      	ldr	r0, [r7, #8]
 8001370:	f7ff fe54 	bl	800101c <__aeabi_fcmpgt>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d101      	bne.n	800137e <main+0xee>
 800137a:	2300      	movs	r3, #0
 800137c:	461c      	mov	r4, r3
 800137e:	b2e3      	uxtb	r3, r4
 8001380:	f083 0301 	eor.w	r3, r3, #1
 8001384:	b2db      	uxtb	r3, r3
 8001386:	2b00      	cmp	r3, #0
 8001388:	d005      	beq.n	8001396 <main+0x106>
 800138a:	68b8      	ldr	r0, [r7, #8]
 800138c:	f7ff fe50 	bl	8001030 <__aeabi_f2uiz>
 8001390:	4603      	mov	r3, r0
 8001392:	b29b      	uxth	r3, r3
 8001394:	e001      	b.n	800139a <main+0x10a>
 8001396:	f240 33e7 	movw	r3, #999	@ 0x3e7
 800139a:	4a44      	ldr	r2, [pc, #272]	@ (80014ac <main+0x21c>)
 800139c:	8013      	strh	r3, [r2, #0]
            last_sensor_time = now;
 800139e:	4a3f      	ldr	r2, [pc, #252]	@ (800149c <main+0x20c>)
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	6013      	str	r3, [r2, #0]
        }

        // 2. FILL LEVEL (LCD Update)
        Update_Fill_Level(now);
 80013a4:	68f8      	ldr	r0, [r7, #12]
 80013a6:	f000 faf3 	bl	8001990 <Update_Fill_Level>

        // 3. STATE MACHINE
        switch (current_state) {
 80013aa:	4b3d      	ldr	r3, [pc, #244]	@ (80014a0 <main+0x210>)
 80013ac:	781b      	ldrb	r3, [r3, #0]
 80013ae:	2b02      	cmp	r3, #2
 80013b0:	d042      	beq.n	8001438 <main+0x1a8>
 80013b2:	2b02      	cmp	r3, #2
 80013b4:	dc5c      	bgt.n	8001470 <main+0x1e0>
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d002      	beq.n	80013c0 <main+0x130>
 80013ba:	2b01      	cmp	r3, #1
 80013bc:	d025      	beq.n	800140a <main+0x17a>
 80013be:	e057      	b.n	8001470 <main+0x1e0>
            case BIN_CLOSED:
                {

                    uint8_t hand_detected = (Distance >= 3 && Distance < 20);
 80013c0:	4b3a      	ldr	r3, [pc, #232]	@ (80014ac <main+0x21c>)
 80013c2:	881b      	ldrh	r3, [r3, #0]
 80013c4:	2b02      	cmp	r3, #2
 80013c6:	d905      	bls.n	80013d4 <main+0x144>
 80013c8:	4b38      	ldr	r3, [pc, #224]	@ (80014ac <main+0x21c>)
 80013ca:	881b      	ldrh	r3, [r3, #0]
 80013cc:	2b13      	cmp	r3, #19
 80013ce:	d801      	bhi.n	80013d4 <main+0x144>
 80013d0:	2301      	movs	r3, #1
 80013d2:	e000      	b.n	80013d6 <main+0x146>
 80013d4:	2300      	movs	r3, #0
 80013d6:	71fb      	strb	r3, [r7, #7]

                    if (hand_detected  && now > 2000) {
 80013d8:	79fb      	ldrb	r3, [r7, #7]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d043      	beq.n	8001466 <main+0x1d6>
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80013e4:	d93f      	bls.n	8001466 <main+0x1d6>
                        target_pos = 500; // Open Lid
 80013e6:	4b28      	ldr	r3, [pc, #160]	@ (8001488 <main+0x1f8>)
 80013e8:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80013ec:	601a      	str	r2, [r3, #0]
                        motion_timestamp = now;
 80013ee:	4a30      	ldr	r2, [pc, #192]	@ (80014b0 <main+0x220>)
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	6013      	str	r3, [r2, #0]
                        Set_Bin_Indicators(1);
 80013f4:	2001      	movs	r0, #1
 80013f6:	f000 faa3 	bl	8001940 <Set_Bin_Indicators>
                        buzzer_start_sequence(2, 100);
 80013fa:	2164      	movs	r1, #100	@ 0x64
 80013fc:	2002      	movs	r0, #2
 80013fe:	f000 fa4f 	bl	80018a0 <buzzer_start_sequence>
                        current_state = BIN_OPEN_WAITING;
 8001402:	4b27      	ldr	r3, [pc, #156]	@ (80014a0 <main+0x210>)
 8001404:	2201      	movs	r2, #1
 8001406:	701a      	strb	r2, [r3, #0]
                    }
                }
                break;
 8001408:	e02d      	b.n	8001466 <main+0x1d6>

            case BIN_OPEN_WAITING: // State 1
            	if (now - motion_timestamp > 10000) {
 800140a:	4b29      	ldr	r3, [pc, #164]	@ (80014b0 <main+0x220>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	68fa      	ldr	r2, [r7, #12]
 8001410:	1ad3      	subs	r3, r2, r3
 8001412:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001416:	4293      	cmp	r3, r2
 8001418:	d927      	bls.n	800146a <main+0x1da>
            	    target_pos = 1500;
 800141a:	4b1b      	ldr	r3, [pc, #108]	@ (8001488 <main+0x1f8>)
 800141c:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8001420:	601a      	str	r2, [r3, #0]
            	    Set_Bin_Indicators(0);
 8001422:	2000      	movs	r0, #0
 8001424:	f000 fa8c 	bl	8001940 <Set_Bin_Indicators>
            	    Distance = 999;
 8001428:	4b20      	ldr	r3, [pc, #128]	@ (80014ac <main+0x21c>)
 800142a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800142e:	801a      	strh	r2, [r3, #0]
            	    current_state = BIN_CLOSED;
 8001430:	4b1b      	ldr	r3, [pc, #108]	@ (80014a0 <main+0x210>)
 8001432:	2200      	movs	r2, #0
 8001434:	701a      	strb	r2, [r3, #0]
            	}
                break;
 8001436:	e018      	b.n	800146a <main+0x1da>

			case BIN_MANUAL_OPEN: // State 3
				if (now - motion_timestamp > 10000) {
 8001438:	4b1d      	ldr	r3, [pc, #116]	@ (80014b0 <main+0x220>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	68fa      	ldr	r2, [r7, #12]
 800143e:	1ad3      	subs	r3, r2, r3
 8001440:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001444:	4293      	cmp	r3, r2
 8001446:	d912      	bls.n	800146e <main+0x1de>
					 target_pos = 1500;
 8001448:	4b0f      	ldr	r3, [pc, #60]	@ (8001488 <main+0x1f8>)
 800144a:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800144e:	601a      	str	r2, [r3, #0]
					 Set_Bin_Indicators(0);
 8001450:	2000      	movs	r0, #0
 8001452:	f000 fa75 	bl	8001940 <Set_Bin_Indicators>
					 Distance=999;
 8001456:	4b15      	ldr	r3, [pc, #84]	@ (80014ac <main+0x21c>)
 8001458:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800145c:	801a      	strh	r2, [r3, #0]
					 current_state = BIN_CLOSED;
 800145e:	4b10      	ldr	r3, [pc, #64]	@ (80014a0 <main+0x210>)
 8001460:	2200      	movs	r2, #0
 8001462:	701a      	strb	r2, [r3, #0]
				}
				break;
 8001464:	e003      	b.n	800146e <main+0x1de>
                break;
 8001466:	bf00      	nop
 8001468:	e002      	b.n	8001470 <main+0x1e0>
                break;
 800146a:	bf00      	nop
 800146c:	e000      	b.n	8001470 <main+0x1e0>
				break;
 800146e:	bf00      	nop
        }

        Update_Servo_Position(now);
 8001470:	68f8      	ldr	r0, [r7, #12]
 8001472:	f000 fba5 	bl	8001bc0 <Update_Servo_Position>
        Process_Buzzer(now);
 8001476:	68f8      	ldr	r0, [r7, #12]
 8001478:	f000 fa32 	bl	80018e0 <Process_Buzzer>
    {
 800147c:	e74e      	b.n	800131c <main+0x8c>
 800147e:	bf00      	nop
 8001480:	2000024c 	.word	0x2000024c
 8001484:	20000000 	.word	0x20000000
 8001488:	20000004 	.word	0x20000004
 800148c:	20000294 	.word	0x20000294
 8001490:	200002dc 	.word	0x200002dc
 8001494:	200001f8 	.word	0x200001f8
 8001498:	40010c00 	.word	0x40010c00
 800149c:	200002ec 	.word	0x200002ec
 80014a0:	200002fc 	.word	0x200002fc
 80014a4:	40010800 	.word	0x40010800
 80014a8:	43c80000 	.word	0x43c80000
 80014ac:	200002e4 	.word	0x200002e4
 80014b0:	200002f0 	.word	0x200002f0

080014b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b090      	sub	sp, #64	@ 0x40
 80014b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014ba:	f107 0318 	add.w	r3, r7, #24
 80014be:	2228      	movs	r2, #40	@ 0x28
 80014c0:	2100      	movs	r1, #0
 80014c2:	4618      	mov	r0, r3
 80014c4:	f003 fdbf 	bl	8005046 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014c8:	1d3b      	adds	r3, r7, #4
 80014ca:	2200      	movs	r2, #0
 80014cc:	601a      	str	r2, [r3, #0]
 80014ce:	605a      	str	r2, [r3, #4]
 80014d0:	609a      	str	r2, [r3, #8]
 80014d2:	60da      	str	r2, [r3, #12]
 80014d4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014d6:	2301      	movs	r3, #1
 80014d8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014da:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80014de:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80014e0:	2300      	movs	r3, #0
 80014e2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014e4:	2301      	movs	r3, #1
 80014e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014e8:	2302      	movs	r3, #2
 80014ea:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014ec:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80014f0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80014f2:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80014f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014f8:	f107 0318 	add.w	r3, r7, #24
 80014fc:	4618      	mov	r0, r3
 80014fe:	f001 fdc5 	bl	800308c <HAL_RCC_OscConfig>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d001      	beq.n	800150c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001508:	f000 fba4 	bl	8001c54 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800150c:	230f      	movs	r3, #15
 800150e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001510:	2302      	movs	r3, #2
 8001512:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001514:	2300      	movs	r3, #0
 8001516:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001518:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800151c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800151e:	2300      	movs	r3, #0
 8001520:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001522:	1d3b      	adds	r3, r7, #4
 8001524:	2102      	movs	r1, #2
 8001526:	4618      	mov	r0, r3
 8001528:	f002 f832 	bl	8003590 <HAL_RCC_ClockConfig>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d001      	beq.n	8001536 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001532:	f000 fb8f 	bl	8001c54 <Error_Handler>
  }
}
 8001536:	bf00      	nop
 8001538:	3740      	adds	r7, #64	@ 0x40
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
	...

08001540 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001544:	4b12      	ldr	r3, [pc, #72]	@ (8001590 <MX_I2C1_Init+0x50>)
 8001546:	4a13      	ldr	r2, [pc, #76]	@ (8001594 <MX_I2C1_Init+0x54>)
 8001548:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800154a:	4b11      	ldr	r3, [pc, #68]	@ (8001590 <MX_I2C1_Init+0x50>)
 800154c:	4a12      	ldr	r2, [pc, #72]	@ (8001598 <MX_I2C1_Init+0x58>)
 800154e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001550:	4b0f      	ldr	r3, [pc, #60]	@ (8001590 <MX_I2C1_Init+0x50>)
 8001552:	2200      	movs	r2, #0
 8001554:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001556:	4b0e      	ldr	r3, [pc, #56]	@ (8001590 <MX_I2C1_Init+0x50>)
 8001558:	2200      	movs	r2, #0
 800155a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800155c:	4b0c      	ldr	r3, [pc, #48]	@ (8001590 <MX_I2C1_Init+0x50>)
 800155e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001562:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001564:	4b0a      	ldr	r3, [pc, #40]	@ (8001590 <MX_I2C1_Init+0x50>)
 8001566:	2200      	movs	r2, #0
 8001568:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800156a:	4b09      	ldr	r3, [pc, #36]	@ (8001590 <MX_I2C1_Init+0x50>)
 800156c:	2200      	movs	r2, #0
 800156e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001570:	4b07      	ldr	r3, [pc, #28]	@ (8001590 <MX_I2C1_Init+0x50>)
 8001572:	2200      	movs	r2, #0
 8001574:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001576:	4b06      	ldr	r3, [pc, #24]	@ (8001590 <MX_I2C1_Init+0x50>)
 8001578:	2200      	movs	r2, #0
 800157a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800157c:	4804      	ldr	r0, [pc, #16]	@ (8001590 <MX_I2C1_Init+0x50>)
 800157e:	f001 f8e9 	bl	8002754 <HAL_I2C_Init>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d001      	beq.n	800158c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001588:	f000 fb64 	bl	8001c54 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800158c:	bf00      	nop
 800158e:	bd80      	pop	{r7, pc}
 8001590:	200001f8 	.word	0x200001f8
 8001594:	40005400 	.word	0x40005400
 8001598:	000186a0 	.word	0x000186a0

0800159c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b08e      	sub	sp, #56	@ 0x38
 80015a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015a2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80015a6:	2200      	movs	r2, #0
 80015a8:	601a      	str	r2, [r3, #0]
 80015aa:	605a      	str	r2, [r3, #4]
 80015ac:	609a      	str	r2, [r3, #8]
 80015ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015b0:	f107 0320 	add.w	r3, r7, #32
 80015b4:	2200      	movs	r2, #0
 80015b6:	601a      	str	r2, [r3, #0]
 80015b8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015ba:	1d3b      	adds	r3, r7, #4
 80015bc:	2200      	movs	r2, #0
 80015be:	601a      	str	r2, [r3, #0]
 80015c0:	605a      	str	r2, [r3, #4]
 80015c2:	609a      	str	r2, [r3, #8]
 80015c4:	60da      	str	r2, [r3, #12]
 80015c6:	611a      	str	r2, [r3, #16]
 80015c8:	615a      	str	r2, [r3, #20]
 80015ca:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80015cc:	4b2d      	ldr	r3, [pc, #180]	@ (8001684 <MX_TIM2_Init+0xe8>)
 80015ce:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80015d2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 80015d4:	4b2b      	ldr	r3, [pc, #172]	@ (8001684 <MX_TIM2_Init+0xe8>)
 80015d6:	2247      	movs	r2, #71	@ 0x47
 80015d8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015da:	4b2a      	ldr	r3, [pc, #168]	@ (8001684 <MX_TIM2_Init+0xe8>)
 80015dc:	2200      	movs	r2, #0
 80015de:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 80015e0:	4b28      	ldr	r3, [pc, #160]	@ (8001684 <MX_TIM2_Init+0xe8>)
 80015e2:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80015e6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015e8:	4b26      	ldr	r3, [pc, #152]	@ (8001684 <MX_TIM2_Init+0xe8>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015ee:	4b25      	ldr	r3, [pc, #148]	@ (8001684 <MX_TIM2_Init+0xe8>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80015f4:	4823      	ldr	r0, [pc, #140]	@ (8001684 <MX_TIM2_Init+0xe8>)
 80015f6:	f002 f945 	bl	8003884 <HAL_TIM_Base_Init>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d001      	beq.n	8001604 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001600:	f000 fb28 	bl	8001c54 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001604:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001608:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800160a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800160e:	4619      	mov	r1, r3
 8001610:	481c      	ldr	r0, [pc, #112]	@ (8001684 <MX_TIM2_Init+0xe8>)
 8001612:	f002 fb8d 	bl	8003d30 <HAL_TIM_ConfigClockSource>
 8001616:	4603      	mov	r3, r0
 8001618:	2b00      	cmp	r3, #0
 800161a:	d001      	beq.n	8001620 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800161c:	f000 fb1a 	bl	8001c54 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001620:	4818      	ldr	r0, [pc, #96]	@ (8001684 <MX_TIM2_Init+0xe8>)
 8001622:	f002 f9c9 	bl	80039b8 <HAL_TIM_PWM_Init>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	d001      	beq.n	8001630 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800162c:	f000 fb12 	bl	8001c54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001630:	2300      	movs	r3, #0
 8001632:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001634:	2300      	movs	r3, #0
 8001636:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001638:	f107 0320 	add.w	r3, r7, #32
 800163c:	4619      	mov	r1, r3
 800163e:	4811      	ldr	r0, [pc, #68]	@ (8001684 <MX_TIM2_Init+0xe8>)
 8001640:	f002 feee 	bl	8004420 <HAL_TIMEx_MasterConfigSynchronization>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d001      	beq.n	800164e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800164a:	f000 fb03 	bl	8001c54 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800164e:	2360      	movs	r3, #96	@ 0x60
 8001650:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001652:	2300      	movs	r3, #0
 8001654:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001656:	2300      	movs	r3, #0
 8001658:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800165a:	2300      	movs	r3, #0
 800165c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800165e:	1d3b      	adds	r3, r7, #4
 8001660:	2200      	movs	r2, #0
 8001662:	4619      	mov	r1, r3
 8001664:	4807      	ldr	r0, [pc, #28]	@ (8001684 <MX_TIM2_Init+0xe8>)
 8001666:	f002 faa1 	bl	8003bac <HAL_TIM_PWM_ConfigChannel>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	d001      	beq.n	8001674 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001670:	f000 faf0 	bl	8001c54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001674:	4803      	ldr	r0, [pc, #12]	@ (8001684 <MX_TIM2_Init+0xe8>)
 8001676:	f000 fba5 	bl	8001dc4 <HAL_TIM_MspPostInit>

}
 800167a:	bf00      	nop
 800167c:	3738      	adds	r7, #56	@ 0x38
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	2000024c 	.word	0x2000024c

08001688 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b086      	sub	sp, #24
 800168c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800168e:	f107 0308 	add.w	r3, r7, #8
 8001692:	2200      	movs	r2, #0
 8001694:	601a      	str	r2, [r3, #0]
 8001696:	605a      	str	r2, [r3, #4]
 8001698:	609a      	str	r2, [r3, #8]
 800169a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800169c:	463b      	mov	r3, r7
 800169e:	2200      	movs	r2, #0
 80016a0:	601a      	str	r2, [r3, #0]
 80016a2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80016a4:	4b1d      	ldr	r3, [pc, #116]	@ (800171c <MX_TIM3_Init+0x94>)
 80016a6:	4a1e      	ldr	r2, [pc, #120]	@ (8001720 <MX_TIM3_Init+0x98>)
 80016a8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 80016aa:	4b1c      	ldr	r3, [pc, #112]	@ (800171c <MX_TIM3_Init+0x94>)
 80016ac:	2247      	movs	r2, #71	@ 0x47
 80016ae:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016b0:	4b1a      	ldr	r3, [pc, #104]	@ (800171c <MX_TIM3_Init+0x94>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80016b6:	4b19      	ldr	r3, [pc, #100]	@ (800171c <MX_TIM3_Init+0x94>)
 80016b8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80016bc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016be:	4b17      	ldr	r3, [pc, #92]	@ (800171c <MX_TIM3_Init+0x94>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016c4:	4b15      	ldr	r3, [pc, #84]	@ (800171c <MX_TIM3_Init+0x94>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80016ca:	4814      	ldr	r0, [pc, #80]	@ (800171c <MX_TIM3_Init+0x94>)
 80016cc:	f002 f8da 	bl	8003884 <HAL_TIM_Base_Init>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d001      	beq.n	80016da <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80016d6:	f000 fabd 	bl	8001c54 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016da:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016de:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80016e0:	f107 0308 	add.w	r3, r7, #8
 80016e4:	4619      	mov	r1, r3
 80016e6:	480d      	ldr	r0, [pc, #52]	@ (800171c <MX_TIM3_Init+0x94>)
 80016e8:	f002 fb22 	bl	8003d30 <HAL_TIM_ConfigClockSource>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d001      	beq.n	80016f6 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80016f2:	f000 faaf 	bl	8001c54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016f6:	2300      	movs	r3, #0
 80016f8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016fa:	2300      	movs	r3, #0
 80016fc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80016fe:	463b      	mov	r3, r7
 8001700:	4619      	mov	r1, r3
 8001702:	4806      	ldr	r0, [pc, #24]	@ (800171c <MX_TIM3_Init+0x94>)
 8001704:	f002 fe8c 	bl	8004420 <HAL_TIMEx_MasterConfigSynchronization>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d001      	beq.n	8001712 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800170e:	f000 faa1 	bl	8001c54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001712:	bf00      	nop
 8001714:	3718      	adds	r7, #24
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	20000294 	.word	0x20000294
 8001720:	40000400 	.word	0x40000400

08001724 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b088      	sub	sp, #32
 8001728:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800172a:	f107 0310 	add.w	r3, r7, #16
 800172e:	2200      	movs	r2, #0
 8001730:	601a      	str	r2, [r3, #0]
 8001732:	605a      	str	r2, [r3, #4]
 8001734:	609a      	str	r2, [r3, #8]
 8001736:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001738:	4b39      	ldr	r3, [pc, #228]	@ (8001820 <MX_GPIO_Init+0xfc>)
 800173a:	699b      	ldr	r3, [r3, #24]
 800173c:	4a38      	ldr	r2, [pc, #224]	@ (8001820 <MX_GPIO_Init+0xfc>)
 800173e:	f043 0320 	orr.w	r3, r3, #32
 8001742:	6193      	str	r3, [r2, #24]
 8001744:	4b36      	ldr	r3, [pc, #216]	@ (8001820 <MX_GPIO_Init+0xfc>)
 8001746:	699b      	ldr	r3, [r3, #24]
 8001748:	f003 0320 	and.w	r3, r3, #32
 800174c:	60fb      	str	r3, [r7, #12]
 800174e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001750:	4b33      	ldr	r3, [pc, #204]	@ (8001820 <MX_GPIO_Init+0xfc>)
 8001752:	699b      	ldr	r3, [r3, #24]
 8001754:	4a32      	ldr	r2, [pc, #200]	@ (8001820 <MX_GPIO_Init+0xfc>)
 8001756:	f043 0304 	orr.w	r3, r3, #4
 800175a:	6193      	str	r3, [r2, #24]
 800175c:	4b30      	ldr	r3, [pc, #192]	@ (8001820 <MX_GPIO_Init+0xfc>)
 800175e:	699b      	ldr	r3, [r3, #24]
 8001760:	f003 0304 	and.w	r3, r3, #4
 8001764:	60bb      	str	r3, [r7, #8]
 8001766:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001768:	4b2d      	ldr	r3, [pc, #180]	@ (8001820 <MX_GPIO_Init+0xfc>)
 800176a:	699b      	ldr	r3, [r3, #24]
 800176c:	4a2c      	ldr	r2, [pc, #176]	@ (8001820 <MX_GPIO_Init+0xfc>)
 800176e:	f043 0308 	orr.w	r3, r3, #8
 8001772:	6193      	str	r3, [r2, #24]
 8001774:	4b2a      	ldr	r3, [pc, #168]	@ (8001820 <MX_GPIO_Init+0xfc>)
 8001776:	699b      	ldr	r3, [r3, #24]
 8001778:	f003 0308 	and.w	r3, r3, #8
 800177c:	607b      	str	r3, [r7, #4]
 800177e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TRIG1_Pin|TRIG2_Pin, GPIO_PIN_RESET);
 8001780:	2200      	movs	r2, #0
 8001782:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8001786:	4827      	ldr	r0, [pc, #156]	@ (8001824 <MX_GPIO_Init+0x100>)
 8001788:	f000 ff9b 	bl	80026c2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_OPEN_Pin|LED_CLOSED_Pin|BUZZER_Pin, GPIO_PIN_RESET);
 800178c:	2200      	movs	r2, #0
 800178e:	f44f 6148 	mov.w	r1, #3200	@ 0xc80
 8001792:	4825      	ldr	r0, [pc, #148]	@ (8001828 <MX_GPIO_Init+0x104>)
 8001794:	f000 ff95 	bl	80026c2 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : TRIG1_Pin TRIG2_Pin */
  GPIO_InitStruct.Pin = TRIG1_Pin|TRIG2_Pin;
 8001798:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800179c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800179e:	2301      	movs	r3, #1
 80017a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a2:	2300      	movs	r3, #0
 80017a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017a6:	2302      	movs	r3, #2
 80017a8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017aa:	f107 0310 	add.w	r3, r7, #16
 80017ae:	4619      	mov	r1, r3
 80017b0:	481c      	ldr	r0, [pc, #112]	@ (8001824 <MX_GPIO_Init+0x100>)
 80017b2:	f000 fdeb 	bl	800238c <HAL_GPIO_Init>

  /*Configure GPIO pins : ECHO1_Pin ECHO2_Pin */
  GPIO_InitStruct.Pin = ECHO1_Pin|ECHO2_Pin;
 80017b6:	f44f 7301 	mov.w	r3, #516	@ 0x204
 80017ba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017bc:	2300      	movs	r3, #0
 80017be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c0:	2300      	movs	r3, #0
 80017c2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017c4:	f107 0310 	add.w	r3, r7, #16
 80017c8:	4619      	mov	r1, r3
 80017ca:	4816      	ldr	r0, [pc, #88]	@ (8001824 <MX_GPIO_Init+0x100>)
 80017cc:	f000 fdde 	bl	800238c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80017d0:	2308      	movs	r3, #8
 80017d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80017d4:	4b15      	ldr	r3, [pc, #84]	@ (800182c <MX_GPIO_Init+0x108>)
 80017d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017d8:	2301      	movs	r3, #1
 80017da:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017dc:	f107 0310 	add.w	r3, r7, #16
 80017e0:	4619      	mov	r1, r3
 80017e2:	4810      	ldr	r0, [pc, #64]	@ (8001824 <MX_GPIO_Init+0x100>)
 80017e4:	f000 fdd2 	bl	800238c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_OPEN_Pin LED_CLOSED_Pin BUZZER_Pin */
  GPIO_InitStruct.Pin = LED_OPEN_Pin|LED_CLOSED_Pin|BUZZER_Pin;
 80017e8:	f44f 6348 	mov.w	r3, #3200	@ 0xc80
 80017ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ee:	2301      	movs	r3, #1
 80017f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f2:	2300      	movs	r3, #0
 80017f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f6:	2302      	movs	r3, #2
 80017f8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017fa:	f107 0310 	add.w	r3, r7, #16
 80017fe:	4619      	mov	r1, r3
 8001800:	4809      	ldr	r0, [pc, #36]	@ (8001828 <MX_GPIO_Init+0x104>)
 8001802:	f000 fdc3 	bl	800238c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001806:	2200      	movs	r2, #0
 8001808:	2100      	movs	r1, #0
 800180a:	2009      	movs	r0, #9
 800180c:	f000 fd87 	bl	800231e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001810:	2009      	movs	r0, #9
 8001812:	f000 fda0 	bl	8002356 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001816:	bf00      	nop
 8001818:	3720      	adds	r7, #32
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	40021000 	.word	0x40021000
 8001824:	40010800 	.word	0x40010800
 8001828:	40010c00 	.word	0x40010c00
 800182c:	10310000 	.word	0x10310000

08001830 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b084      	sub	sp, #16
 8001834:	af00      	add	r7, sp, #0
 8001836:	4603      	mov	r3, r0
 8001838:	80fb      	strh	r3, [r7, #6]
    static uint32_t last_press = 0;

    if (GPIO_Pin == GPIO_PIN_3) {
 800183a:	88fb      	ldrh	r3, [r7, #6]
 800183c:	2b08      	cmp	r3, #8
 800183e:	d123      	bne.n	8001888 <HAL_GPIO_EXTI_Callback+0x58>
        uint32_t now = HAL_GetTick();
 8001840:	f000 fc68 	bl	8002114 <HAL_GetTick>
 8001844:	60f8      	str	r0, [r7, #12]

        // debounce: 300 ms
        if (now - last_press < 300) return;
 8001846:	4b12      	ldr	r3, [pc, #72]	@ (8001890 <HAL_GPIO_EXTI_Callback+0x60>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	68fa      	ldr	r2, [r7, #12]
 800184c:	1ad3      	subs	r3, r2, r3
 800184e:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001852:	d318      	bcc.n	8001886 <HAL_GPIO_EXTI_Callback+0x56>
        last_press = now;
 8001854:	4a0e      	ldr	r2, [pc, #56]	@ (8001890 <HAL_GPIO_EXTI_Callback+0x60>)
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	6013      	str	r3, [r2, #0]

        // only allow manual open from closed state
        if (current_state == BIN_CLOSED) {
 800185a:	4b0e      	ldr	r3, [pc, #56]	@ (8001894 <HAL_GPIO_EXTI_Callback+0x64>)
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d112      	bne.n	8001888 <HAL_GPIO_EXTI_Callback+0x58>
            current_state = BIN_MANUAL_OPEN;
 8001862:	4b0c      	ldr	r3, [pc, #48]	@ (8001894 <HAL_GPIO_EXTI_Callback+0x64>)
 8001864:	2202      	movs	r2, #2
 8001866:	701a      	strb	r2, [r3, #0]
            target_pos = 500;
 8001868:	4b0b      	ldr	r3, [pc, #44]	@ (8001898 <HAL_GPIO_EXTI_Callback+0x68>)
 800186a:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800186e:	601a      	str	r2, [r3, #0]
            motion_timestamp = now;
 8001870:	4a0a      	ldr	r2, [pc, #40]	@ (800189c <HAL_GPIO_EXTI_Callback+0x6c>)
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	6013      	str	r3, [r2, #0]
            Set_Bin_Indicators(1);
 8001876:	2001      	movs	r0, #1
 8001878:	f000 f862 	bl	8001940 <Set_Bin_Indicators>
            buzzer_start_sequence(2, 100);
 800187c:	2164      	movs	r1, #100	@ 0x64
 800187e:	2002      	movs	r0, #2
 8001880:	f000 f80e 	bl	80018a0 <buzzer_start_sequence>
 8001884:	e000      	b.n	8001888 <HAL_GPIO_EXTI_Callback+0x58>
        if (now - last_press < 300) return;
 8001886:	bf00      	nop
        }
    }
}
 8001888:	3710      	adds	r7, #16
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	20000308 	.word	0x20000308
 8001894:	200002fc 	.word	0x200002fc
 8001898:	20000004 	.word	0x20000004
 800189c:	200002f0 	.word	0x200002f0

080018a0 <buzzer_start_sequence>:


// Use this to trigger a beep sequence
void buzzer_start_sequence(uint8_t times, uint16_t duration_ms) {
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b082      	sub	sp, #8
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	4603      	mov	r3, r0
 80018a8:	460a      	mov	r2, r1
 80018aa:	71fb      	strb	r3, [r7, #7]
 80018ac:	4613      	mov	r3, r2
 80018ae:	80bb      	strh	r3, [r7, #4]
    buzzer_beeps_remaining = times * 2; // 2 toggles per beep (ON then OFF)
 80018b0:	79fb      	ldrb	r3, [r7, #7]
 80018b2:	005b      	lsls	r3, r3, #1
 80018b4:	b2da      	uxtb	r2, r3
 80018b6:	4b07      	ldr	r3, [pc, #28]	@ (80018d4 <buzzer_start_sequence+0x34>)
 80018b8:	701a      	strb	r2, [r3, #0]
    buzzer_interval = duration_ms;
 80018ba:	4a07      	ldr	r2, [pc, #28]	@ (80018d8 <buzzer_start_sequence+0x38>)
 80018bc:	88bb      	ldrh	r3, [r7, #4]
 80018be:	8013      	strh	r3, [r2, #0]
    buzzer_next_toggle = HAL_GetTick();
 80018c0:	f000 fc28 	bl	8002114 <HAL_GetTick>
 80018c4:	4603      	mov	r3, r0
 80018c6:	4a05      	ldr	r2, [pc, #20]	@ (80018dc <buzzer_start_sequence+0x3c>)
 80018c8:	6013      	str	r3, [r2, #0]
}
 80018ca:	bf00      	nop
 80018cc:	3708      	adds	r7, #8
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	200002fe 	.word	0x200002fe
 80018d8:	20000304 	.word	0x20000304
 80018dc:	20000300 	.word	0x20000300

080018e0 <Process_Buzzer>:

// P
void Process_Buzzer(uint32_t now) {
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b082      	sub	sp, #8
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
    if (buzzer_beeps_remaining > 0) {
 80018e8:	4b11      	ldr	r3, [pc, #68]	@ (8001930 <Process_Buzzer+0x50>)
 80018ea:	781b      	ldrb	r3, [r3, #0]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d016      	beq.n	800191e <Process_Buzzer+0x3e>
        if (now >= buzzer_next_toggle) {
 80018f0:	4b10      	ldr	r3, [pc, #64]	@ (8001934 <Process_Buzzer+0x54>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	687a      	ldr	r2, [r7, #4]
 80018f6:	429a      	cmp	r2, r3
 80018f8:	d316      	bcc.n	8001928 <Process_Buzzer+0x48>
            HAL_GPIO_TogglePin(BUZZER_GPIO_Port, BUZZER_Pin);
 80018fa:	2180      	movs	r1, #128	@ 0x80
 80018fc:	480e      	ldr	r0, [pc, #56]	@ (8001938 <Process_Buzzer+0x58>)
 80018fe:	f000 fef8 	bl	80026f2 <HAL_GPIO_TogglePin>
            buzzer_beeps_remaining--;
 8001902:	4b0b      	ldr	r3, [pc, #44]	@ (8001930 <Process_Buzzer+0x50>)
 8001904:	781b      	ldrb	r3, [r3, #0]
 8001906:	3b01      	subs	r3, #1
 8001908:	b2da      	uxtb	r2, r3
 800190a:	4b09      	ldr	r3, [pc, #36]	@ (8001930 <Process_Buzzer+0x50>)
 800190c:	701a      	strb	r2, [r3, #0]
            buzzer_next_toggle = now + buzzer_interval;
 800190e:	4b0b      	ldr	r3, [pc, #44]	@ (800193c <Process_Buzzer+0x5c>)
 8001910:	881b      	ldrh	r3, [r3, #0]
 8001912:	461a      	mov	r2, r3
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	4413      	add	r3, r2
 8001918:	4a06      	ldr	r2, [pc, #24]	@ (8001934 <Process_Buzzer+0x54>)
 800191a:	6013      	str	r3, [r2, #0]
        }
    } else {
        // SAFETY: If no beeps are left, make sure the buzzer is OFF
        HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
    }
}
 800191c:	e004      	b.n	8001928 <Process_Buzzer+0x48>
        HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 800191e:	2200      	movs	r2, #0
 8001920:	2180      	movs	r1, #128	@ 0x80
 8001922:	4805      	ldr	r0, [pc, #20]	@ (8001938 <Process_Buzzer+0x58>)
 8001924:	f000 fecd 	bl	80026c2 <HAL_GPIO_WritePin>
}
 8001928:	bf00      	nop
 800192a:	3708      	adds	r7, #8
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	200002fe 	.word	0x200002fe
 8001934:	20000300 	.word	0x20000300
 8001938:	40010c00 	.word	0x40010c00
 800193c:	20000304 	.word	0x20000304

08001940 <Set_Bin_Indicators>:


// open led and close led function
void Set_Bin_Indicators(uint8_t open) {
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
 8001946:	4603      	mov	r3, r0
 8001948:	71fb      	strb	r3, [r7, #7]
    if (open) {
 800194a:	79fb      	ldrb	r3, [r7, #7]
 800194c:	2b00      	cmp	r3, #0
 800194e:	d00c      	beq.n	800196a <Set_Bin_Indicators+0x2a>
        HAL_GPIO_WritePin(LED_OPEN_GPIO_Port, LED_OPEN_Pin, GPIO_PIN_SET);    // White ON
 8001950:	2201      	movs	r2, #1
 8001952:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001956:	480d      	ldr	r0, [pc, #52]	@ (800198c <Set_Bin_Indicators+0x4c>)
 8001958:	f000 feb3 	bl	80026c2 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_CLOSED_GPIO_Port, LED_CLOSED_Pin, GPIO_PIN_RESET); // Red OFF
 800195c:	2200      	movs	r2, #0
 800195e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001962:	480a      	ldr	r0, [pc, #40]	@ (800198c <Set_Bin_Indicators+0x4c>)
 8001964:	f000 fead 	bl	80026c2 <HAL_GPIO_WritePin>
    } else {
        HAL_GPIO_WritePin(LED_OPEN_GPIO_Port, LED_OPEN_Pin, GPIO_PIN_RESET);  // White OFF
        HAL_GPIO_WritePin(LED_CLOSED_GPIO_Port, LED_CLOSED_Pin, GPIO_PIN_SET);   // Red ON
    }
}
 8001968:	e00b      	b.n	8001982 <Set_Bin_Indicators+0x42>
        HAL_GPIO_WritePin(LED_OPEN_GPIO_Port, LED_OPEN_Pin, GPIO_PIN_RESET);  // White OFF
 800196a:	2200      	movs	r2, #0
 800196c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001970:	4806      	ldr	r0, [pc, #24]	@ (800198c <Set_Bin_Indicators+0x4c>)
 8001972:	f000 fea6 	bl	80026c2 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_CLOSED_GPIO_Port, LED_CLOSED_Pin, GPIO_PIN_SET);   // Red ON
 8001976:	2201      	movs	r2, #1
 8001978:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800197c:	4803      	ldr	r0, [pc, #12]	@ (800198c <Set_Bin_Indicators+0x4c>)
 800197e:	f000 fea0 	bl	80026c2 <HAL_GPIO_WritePin>
}
 8001982:	bf00      	nop
 8001984:	3708      	adds	r7, #8
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	40010c00 	.word	0x40010c00

08001990 <Update_Fill_Level>:

// update lcd with fill level function
void Update_Fill_Level(uint32_t now) {
 8001990:	b580      	push	{r7, lr}
 8001992:	b08c      	sub	sp, #48	@ 0x30
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
    if (now - last_fill_time > 500) {
 8001998:	4b42      	ldr	r3, [pc, #264]	@ (8001aa4 <Update_Fill_Level+0x114>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	687a      	ldr	r2, [r7, #4]
 800199e:	1ad3      	subs	r3, r2, r3
 80019a0:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80019a4:	d979      	bls.n	8001a9a <Update_Fill_Level+0x10a>
    	float raw_dist = HCSR04_Read(TRIG2_GPIO_Port, TRIG2_Pin, ECHO2_GPIO_Port, ECHO2_Pin);
 80019a6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80019aa:	4a3f      	ldr	r2, [pc, #252]	@ (8001aa8 <Update_Fill_Level+0x118>)
 80019ac:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80019b0:	483d      	ldr	r0, [pc, #244]	@ (8001aa8 <Update_Fill_Level+0x118>)
 80019b2:	f000 f88b 	bl	8001acc <HCSR04_Read>
 80019b6:	62f8      	str	r0, [r7, #44]	@ 0x2c

        if (raw_dist < 0) raw_dist = 16.0f;
 80019b8:	f04f 0100 	mov.w	r1, #0
 80019bc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80019be:	f7ff fb0f 	bl	8000fe0 <__aeabi_fcmplt>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d002      	beq.n	80019ce <Update_Fill_Level+0x3e>
 80019c8:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 80019cc:	62fb      	str	r3, [r7, #44]	@ 0x2c

        FillDistance = (uint16_t)raw_dist;
 80019ce:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80019d0:	f7ff fb2e 	bl	8001030 <__aeabi_f2uiz>
 80019d4:	4603      	mov	r3, r0
 80019d6:	b29a      	uxth	r2, r3
 80019d8:	4b34      	ldr	r3, [pc, #208]	@ (8001aac <Update_Fill_Level+0x11c>)
 80019da:	801a      	strh	r2, [r3, #0]
        FillPercentage = 100 - (((FillDistance - 3) * 100) / (16 - 3));
 80019dc:	4b33      	ldr	r3, [pc, #204]	@ (8001aac <Update_Fill_Level+0x11c>)
 80019de:	881b      	ldrh	r3, [r3, #0]
 80019e0:	3b03      	subs	r3, #3
 80019e2:	2264      	movs	r2, #100	@ 0x64
 80019e4:	fb02 f303 	mul.w	r3, r2, r3
 80019e8:	4a31      	ldr	r2, [pc, #196]	@ (8001ab0 <Update_Fill_Level+0x120>)
 80019ea:	fb82 1203 	smull	r1, r2, r2, r3
 80019ee:	1092      	asrs	r2, r2, #2
 80019f0:	17db      	asrs	r3, r3, #31
 80019f2:	1a9b      	subs	r3, r3, r2
 80019f4:	3364      	adds	r3, #100	@ 0x64
 80019f6:	4a2f      	ldr	r2, [pc, #188]	@ (8001ab4 <Update_Fill_Level+0x124>)
 80019f8:	6013      	str	r3, [r2, #0]
        if (FillPercentage < 0) FillPercentage = 0;
 80019fa:	4b2e      	ldr	r3, [pc, #184]	@ (8001ab4 <Update_Fill_Level+0x124>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	da02      	bge.n	8001a08 <Update_Fill_Level+0x78>
 8001a02:	4b2c      	ldr	r3, [pc, #176]	@ (8001ab4 <Update_Fill_Level+0x124>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	601a      	str	r2, [r3, #0]
        if (FillPercentage > 100) FillPercentage = 100;
 8001a08:	4b2a      	ldr	r3, [pc, #168]	@ (8001ab4 <Update_Fill_Level+0x124>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	2b64      	cmp	r3, #100	@ 0x64
 8001a0e:	dd02      	ble.n	8001a16 <Update_Fill_Level+0x86>
 8001a10:	4b28      	ldr	r3, [pc, #160]	@ (8001ab4 <Update_Fill_Level+0x124>)
 8001a12:	2264      	movs	r2, #100	@ 0x64
 8001a14:	601a      	str	r2, [r3, #0]

        char fillBuffer[16];
        sprintf(fillBuffer, "Fill: %d%%      ", FillPercentage);
 8001a16:	4b27      	ldr	r3, [pc, #156]	@ (8001ab4 <Update_Fill_Level+0x124>)
 8001a18:	681a      	ldr	r2, [r3, #0]
 8001a1a:	f107 031c 	add.w	r3, r7, #28
 8001a1e:	4926      	ldr	r1, [pc, #152]	@ (8001ab8 <Update_Fill_Level+0x128>)
 8001a20:	4618      	mov	r0, r3
 8001a22:	f003 faad 	bl	8004f80 <siprintf>
        lcd_gotoxy(&my_lcd, 0, 1);
 8001a26:	2201      	movs	r2, #1
 8001a28:	2100      	movs	r1, #0
 8001a2a:	4824      	ldr	r0, [pc, #144]	@ (8001abc <Update_Fill_Level+0x12c>)
 8001a2c:	f7ff fba0 	bl	8001170 <lcd_gotoxy>
        lcd_puts(&my_lcd, fillBuffer);
 8001a30:	f107 031c 	add.w	r3, r7, #28
 8001a34:	4619      	mov	r1, r3
 8001a36:	4821      	ldr	r0, [pc, #132]	@ (8001abc <Update_Fill_Level+0x12c>)
 8001a38:	f7ff fc13 	bl	8001262 <lcd_puts>

        char line0[17];

        if (FillPercentage >= 100) {
 8001a3c:	4b1d      	ldr	r3, [pc, #116]	@ (8001ab4 <Update_Fill_Level+0x124>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	2b63      	cmp	r3, #99	@ 0x63
 8001a42:	dd12      	ble.n	8001a6a <Update_Fill_Level+0xda>
            snprintf(line0, 17, "FULL! EMPTY BIN ");
 8001a44:	f107 0308 	add.w	r3, r7, #8
 8001a48:	4a1d      	ldr	r2, [pc, #116]	@ (8001ac0 <Update_Fill_Level+0x130>)
 8001a4a:	2111      	movs	r1, #17
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f003 fa63 	bl	8004f18 <sniprintf>
            if (was_full == 0) {
 8001a52:	4b1c      	ldr	r3, [pc, #112]	@ (8001ac4 <Update_Fill_Level+0x134>)
 8001a54:	781b      	ldrb	r3, [r3, #0]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d111      	bne.n	8001a7e <Update_Fill_Level+0xee>
                buzzer_start_sequence(3, 200);
 8001a5a:	21c8      	movs	r1, #200	@ 0xc8
 8001a5c:	2003      	movs	r0, #3
 8001a5e:	f7ff ff1f 	bl	80018a0 <buzzer_start_sequence>
                was_full = 1;
 8001a62:	4b18      	ldr	r3, [pc, #96]	@ (8001ac4 <Update_Fill_Level+0x134>)
 8001a64:	2201      	movs	r2, #1
 8001a66:	701a      	strb	r2, [r3, #0]
 8001a68:	e009      	b.n	8001a7e <Update_Fill_Level+0xee>
            }
        } else {
            snprintf(line0, 17, "                ");
 8001a6a:	f107 0308 	add.w	r3, r7, #8
 8001a6e:	4a16      	ldr	r2, [pc, #88]	@ (8001ac8 <Update_Fill_Level+0x138>)
 8001a70:	2111      	movs	r1, #17
 8001a72:	4618      	mov	r0, r3
 8001a74:	f003 fa50 	bl	8004f18 <sniprintf>
            was_full = 0;
 8001a78:	4b12      	ldr	r3, [pc, #72]	@ (8001ac4 <Update_Fill_Level+0x134>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	701a      	strb	r2, [r3, #0]
        }

        lcd_gotoxy(&my_lcd, 0, 0);
 8001a7e:	2200      	movs	r2, #0
 8001a80:	2100      	movs	r1, #0
 8001a82:	480e      	ldr	r0, [pc, #56]	@ (8001abc <Update_Fill_Level+0x12c>)
 8001a84:	f7ff fb74 	bl	8001170 <lcd_gotoxy>
        lcd_puts(&my_lcd, line0);
 8001a88:	f107 0308 	add.w	r3, r7, #8
 8001a8c:	4619      	mov	r1, r3
 8001a8e:	480b      	ldr	r0, [pc, #44]	@ (8001abc <Update_Fill_Level+0x12c>)
 8001a90:	f7ff fbe7 	bl	8001262 <lcd_puts>

        last_fill_time = now;
 8001a94:	4a03      	ldr	r2, [pc, #12]	@ (8001aa4 <Update_Fill_Level+0x114>)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6013      	str	r3, [r2, #0]
    }
}
 8001a9a:	bf00      	nop
 8001a9c:	3730      	adds	r7, #48	@ 0x30
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	200002f8 	.word	0x200002f8
 8001aa8:	40010800 	.word	0x40010800
 8001aac:	200002e6 	.word	0x200002e6
 8001ab0:	4ec4ec4f 	.word	0x4ec4ec4f
 8001ab4:	200002e8 	.word	0x200002e8
 8001ab8:	08007208 	.word	0x08007208
 8001abc:	200002dc 	.word	0x200002dc
 8001ac0:	0800721c 	.word	0x0800721c
 8001ac4:	200002fd 	.word	0x200002fd
 8001ac8:	08007230 	.word	0x08007230

08001acc <HCSR04_Read>:

// ultrasonic sensor reading function
float HCSR04_Read(GPIO_TypeDef* TRIG_PORT, uint16_t TRIG_PIN, GPIO_TypeDef* ECHO_PORT, uint16_t ECHO_PIN) {
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b088      	sub	sp, #32
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	60f8      	str	r0, [r7, #12]
 8001ad4:	607a      	str	r2, [r7, #4]
 8001ad6:	461a      	mov	r2, r3
 8001ad8:	460b      	mov	r3, r1
 8001ada:	817b      	strh	r3, [r7, #10]
 8001adc:	4613      	mov	r3, r2
 8001ade:	813b      	strh	r3, [r7, #8]


    // 1. Send 10us Trigger
    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_SET);
 8001ae0:	897b      	ldrh	r3, [r7, #10]
 8001ae2:	2201      	movs	r2, #1
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	68f8      	ldr	r0, [r7, #12]
 8001ae8:	f000 fdeb 	bl	80026c2 <HAL_GPIO_WritePin>
    __HAL_TIM_SET_COUNTER(&htim3, 0);
 8001aec:	4b31      	ldr	r3, [pc, #196]	@ (8001bb4 <HCSR04_Read+0xe8>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	2200      	movs	r2, #0
 8001af2:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(&htim3) < 10);
 8001af4:	bf00      	nop
 8001af6:	4b2f      	ldr	r3, [pc, #188]	@ (8001bb4 <HCSR04_Read+0xe8>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001afc:	2b09      	cmp	r3, #9
 8001afe:	d9fa      	bls.n	8001af6 <HCSR04_Read+0x2a>
    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);
 8001b00:	897b      	ldrh	r3, [r7, #10]
 8001b02:	2200      	movs	r2, #0
 8001b04:	4619      	mov	r1, r3
 8001b06:	68f8      	ldr	r0, [r7, #12]
 8001b08:	f000 fddb 	bl	80026c2 <HAL_GPIO_WritePin>

    // 2. Wait for Echo to go HIGH (with timeout)
    uint32_t timeout = 2000; // Adjust based on max range
 8001b0c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001b10:	61fb      	str	r3, [r7, #28]
    while (HAL_GPIO_ReadPin(ECHO_PORT, ECHO_PIN) == GPIO_PIN_RESET && timeout > 0) timeout--;
 8001b12:	e002      	b.n	8001b1a <HCSR04_Read+0x4e>
 8001b14:	69fb      	ldr	r3, [r7, #28]
 8001b16:	3b01      	subs	r3, #1
 8001b18:	61fb      	str	r3, [r7, #28]
 8001b1a:	893b      	ldrh	r3, [r7, #8]
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	6878      	ldr	r0, [r7, #4]
 8001b20:	f000 fdb8 	bl	8002694 <HAL_GPIO_ReadPin>
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d102      	bne.n	8001b30 <HCSR04_Read+0x64>
 8001b2a:	69fb      	ldr	r3, [r7, #28]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d1f1      	bne.n	8001b14 <HCSR04_Read+0x48>
    if (timeout == 0) return -1.0f;
 8001b30:	69fb      	ldr	r3, [r7, #28]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d101      	bne.n	8001b3a <HCSR04_Read+0x6e>
 8001b36:	4b20      	ldr	r3, [pc, #128]	@ (8001bb8 <HCSR04_Read+0xec>)
 8001b38:	e038      	b.n	8001bac <HCSR04_Read+0xe0>

    uint32_t t_start = __HAL_TIM_GET_COUNTER(&htim3);
 8001b3a:	4b1e      	ldr	r3, [pc, #120]	@ (8001bb4 <HCSR04_Read+0xe8>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b40:	617b      	str	r3, [r7, #20]

    // 3. Wait for Echo to go LOW
    timeout = 30000;
 8001b42:	f247 5330 	movw	r3, #30000	@ 0x7530
 8001b46:	61fb      	str	r3, [r7, #28]
    while (HAL_GPIO_ReadPin(ECHO_PORT, ECHO_PIN) == GPIO_PIN_SET && timeout > 0) timeout--;
 8001b48:	e002      	b.n	8001b50 <HCSR04_Read+0x84>
 8001b4a:	69fb      	ldr	r3, [r7, #28]
 8001b4c:	3b01      	subs	r3, #1
 8001b4e:	61fb      	str	r3, [r7, #28]
 8001b50:	893b      	ldrh	r3, [r7, #8]
 8001b52:	4619      	mov	r1, r3
 8001b54:	6878      	ldr	r0, [r7, #4]
 8001b56:	f000 fd9d 	bl	8002694 <HAL_GPIO_ReadPin>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	2b01      	cmp	r3, #1
 8001b5e:	d102      	bne.n	8001b66 <HCSR04_Read+0x9a>
 8001b60:	69fb      	ldr	r3, [r7, #28]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d1f1      	bne.n	8001b4a <HCSR04_Read+0x7e>
    uint32_t t_stop = __HAL_TIM_GET_COUNTER(&htim3);
 8001b66:	4b13      	ldr	r3, [pc, #76]	@ (8001bb4 <HCSR04_Read+0xe8>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b6c:	613b      	str	r3, [r7, #16]

    // 4. Calculate distance
    uint32_t diff;
    if (t_stop >= t_start)
 8001b6e:	693a      	ldr	r2, [r7, #16]
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	429a      	cmp	r2, r3
 8001b74:	d304      	bcc.n	8001b80 <HCSR04_Read+0xb4>
        diff = t_stop - t_start;
 8001b76:	693a      	ldr	r2, [r7, #16]
 8001b78:	697b      	ldr	r3, [r7, #20]
 8001b7a:	1ad3      	subs	r3, r2, r3
 8001b7c:	61bb      	str	r3, [r7, #24]
 8001b7e:	e006      	b.n	8001b8e <HCSR04_Read+0xc2>
    else
        diff = 65535 - t_start + t_stop;
 8001b80:	693a      	ldr	r2, [r7, #16]
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8001b8a:	33ff      	adds	r3, #255	@ 0xff
 8001b8c:	61bb      	str	r3, [r7, #24]

    return (float)(diff * 0.034f / 2.0f);
 8001b8e:	69b8      	ldr	r0, [r7, #24]
 8001b90:	f7ff f830 	bl	8000bf4 <__aeabi_ui2f>
 8001b94:	4603      	mov	r3, r0
 8001b96:	4909      	ldr	r1, [pc, #36]	@ (8001bbc <HCSR04_Read+0xf0>)
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f7ff f883 	bl	8000ca4 <__aeabi_fmul>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f7ff f931 	bl	8000e0c <__aeabi_fdiv>
 8001baa:	4603      	mov	r3, r0
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	3720      	adds	r7, #32
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	20000294 	.word	0x20000294
 8001bb8:	bf800000 	.word	0xbf800000
 8001bbc:	3d0b4396 	.word	0x3d0b4396

08001bc0 <Update_Servo_Position>:

// servo position updating function
void Update_Servo_Position(uint32_t now)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b083      	sub	sp, #12
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
    if (now - last_servo_move > 15) {
 8001bc8:	4b1e      	ldr	r3, [pc, #120]	@ (8001c44 <Update_Servo_Position+0x84>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	687a      	ldr	r2, [r7, #4]
 8001bce:	1ad3      	subs	r3, r2, r3
 8001bd0:	2b0f      	cmp	r3, #15
 8001bd2:	d931      	bls.n	8001c38 <Update_Servo_Position+0x78>

        if (current_pos < target_pos) current_pos += 20;
 8001bd4:	4b1c      	ldr	r3, [pc, #112]	@ (8001c48 <Update_Servo_Position+0x88>)
 8001bd6:	681a      	ldr	r2, [r3, #0]
 8001bd8:	4b1c      	ldr	r3, [pc, #112]	@ (8001c4c <Update_Servo_Position+0x8c>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	429a      	cmp	r2, r3
 8001bde:	da05      	bge.n	8001bec <Update_Servo_Position+0x2c>
 8001be0:	4b19      	ldr	r3, [pc, #100]	@ (8001c48 <Update_Servo_Position+0x88>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	3314      	adds	r3, #20
 8001be6:	4a18      	ldr	r2, [pc, #96]	@ (8001c48 <Update_Servo_Position+0x88>)
 8001be8:	6013      	str	r3, [r2, #0]
 8001bea:	e00a      	b.n	8001c02 <Update_Servo_Position+0x42>
        else if (current_pos > target_pos) current_pos -= 20;
 8001bec:	4b16      	ldr	r3, [pc, #88]	@ (8001c48 <Update_Servo_Position+0x88>)
 8001bee:	681a      	ldr	r2, [r3, #0]
 8001bf0:	4b16      	ldr	r3, [pc, #88]	@ (8001c4c <Update_Servo_Position+0x8c>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	429a      	cmp	r2, r3
 8001bf6:	dd04      	ble.n	8001c02 <Update_Servo_Position+0x42>
 8001bf8:	4b13      	ldr	r3, [pc, #76]	@ (8001c48 <Update_Servo_Position+0x88>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	3b14      	subs	r3, #20
 8001bfe:	4a12      	ldr	r2, [pc, #72]	@ (8001c48 <Update_Servo_Position+0x88>)
 8001c00:	6013      	str	r3, [r2, #0]

        // safety clamp
        if (current_pos < 500)  current_pos = 500;
 8001c02:	4b11      	ldr	r3, [pc, #68]	@ (8001c48 <Update_Servo_Position+0x88>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001c0a:	da03      	bge.n	8001c14 <Update_Servo_Position+0x54>
 8001c0c:	4b0e      	ldr	r3, [pc, #56]	@ (8001c48 <Update_Servo_Position+0x88>)
 8001c0e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001c12:	601a      	str	r2, [r3, #0]
        if (current_pos > 2500) current_pos = 2500;
 8001c14:	4b0c      	ldr	r3, [pc, #48]	@ (8001c48 <Update_Servo_Position+0x88>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8001c1c:	4293      	cmp	r3, r2
 8001c1e:	dd03      	ble.n	8001c28 <Update_Servo_Position+0x68>
 8001c20:	4b09      	ldr	r3, [pc, #36]	@ (8001c48 <Update_Servo_Position+0x88>)
 8001c22:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8001c26:	601a      	str	r2, [r3, #0]

        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, current_pos);
 8001c28:	4b07      	ldr	r3, [pc, #28]	@ (8001c48 <Update_Servo_Position+0x88>)
 8001c2a:	681a      	ldr	r2, [r3, #0]
 8001c2c:	4b08      	ldr	r3, [pc, #32]	@ (8001c50 <Update_Servo_Position+0x90>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	635a      	str	r2, [r3, #52]	@ 0x34
        last_servo_move = now;
 8001c32:	4a04      	ldr	r2, [pc, #16]	@ (8001c44 <Update_Servo_Position+0x84>)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6013      	str	r3, [r2, #0]
    }
}
 8001c38:	bf00      	nop
 8001c3a:	370c      	adds	r7, #12
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bc80      	pop	{r7}
 8001c40:	4770      	bx	lr
 8001c42:	bf00      	nop
 8001c44:	200002f4 	.word	0x200002f4
 8001c48:	20000000 	.word	0x20000000
 8001c4c:	20000004 	.word	0x20000004
 8001c50:	2000024c 	.word	0x2000024c

08001c54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c54:	b480      	push	{r7}
 8001c56:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c58:	b672      	cpsid	i
}
 8001c5a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c5c:	bf00      	nop
 8001c5e:	e7fd      	b.n	8001c5c <Error_Handler+0x8>

08001c60 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c60:	b480      	push	{r7}
 8001c62:	b085      	sub	sp, #20
 8001c64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001c66:	4b15      	ldr	r3, [pc, #84]	@ (8001cbc <HAL_MspInit+0x5c>)
 8001c68:	699b      	ldr	r3, [r3, #24]
 8001c6a:	4a14      	ldr	r2, [pc, #80]	@ (8001cbc <HAL_MspInit+0x5c>)
 8001c6c:	f043 0301 	orr.w	r3, r3, #1
 8001c70:	6193      	str	r3, [r2, #24]
 8001c72:	4b12      	ldr	r3, [pc, #72]	@ (8001cbc <HAL_MspInit+0x5c>)
 8001c74:	699b      	ldr	r3, [r3, #24]
 8001c76:	f003 0301 	and.w	r3, r3, #1
 8001c7a:	60bb      	str	r3, [r7, #8]
 8001c7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c7e:	4b0f      	ldr	r3, [pc, #60]	@ (8001cbc <HAL_MspInit+0x5c>)
 8001c80:	69db      	ldr	r3, [r3, #28]
 8001c82:	4a0e      	ldr	r2, [pc, #56]	@ (8001cbc <HAL_MspInit+0x5c>)
 8001c84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c88:	61d3      	str	r3, [r2, #28]
 8001c8a:	4b0c      	ldr	r3, [pc, #48]	@ (8001cbc <HAL_MspInit+0x5c>)
 8001c8c:	69db      	ldr	r3, [r3, #28]
 8001c8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c92:	607b      	str	r3, [r7, #4]
 8001c94:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001c96:	4b0a      	ldr	r3, [pc, #40]	@ (8001cc0 <HAL_MspInit+0x60>)
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	60fb      	str	r3, [r7, #12]
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001ca2:	60fb      	str	r3, [r7, #12]
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001caa:	60fb      	str	r3, [r7, #12]
 8001cac:	4a04      	ldr	r2, [pc, #16]	@ (8001cc0 <HAL_MspInit+0x60>)
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cb2:	bf00      	nop
 8001cb4:	3714      	adds	r7, #20
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bc80      	pop	{r7}
 8001cba:	4770      	bx	lr
 8001cbc:	40021000 	.word	0x40021000
 8001cc0:	40010000 	.word	0x40010000

08001cc4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b08a      	sub	sp, #40	@ 0x28
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ccc:	f107 0314 	add.w	r3, r7, #20
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	601a      	str	r2, [r3, #0]
 8001cd4:	605a      	str	r2, [r3, #4]
 8001cd6:	609a      	str	r2, [r3, #8]
 8001cd8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4a1d      	ldr	r2, [pc, #116]	@ (8001d54 <HAL_I2C_MspInit+0x90>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d132      	bne.n	8001d4a <HAL_I2C_MspInit+0x86>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ce4:	4b1c      	ldr	r3, [pc, #112]	@ (8001d58 <HAL_I2C_MspInit+0x94>)
 8001ce6:	699b      	ldr	r3, [r3, #24]
 8001ce8:	4a1b      	ldr	r2, [pc, #108]	@ (8001d58 <HAL_I2C_MspInit+0x94>)
 8001cea:	f043 0308 	orr.w	r3, r3, #8
 8001cee:	6193      	str	r3, [r2, #24]
 8001cf0:	4b19      	ldr	r3, [pc, #100]	@ (8001d58 <HAL_I2C_MspInit+0x94>)
 8001cf2:	699b      	ldr	r3, [r3, #24]
 8001cf4:	f003 0308 	and.w	r3, r3, #8
 8001cf8:	613b      	str	r3, [r7, #16]
 8001cfa:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001cfc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001d00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d02:	2312      	movs	r3, #18
 8001d04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d06:	2303      	movs	r3, #3
 8001d08:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d0a:	f107 0314 	add.w	r3, r7, #20
 8001d0e:	4619      	mov	r1, r3
 8001d10:	4812      	ldr	r0, [pc, #72]	@ (8001d5c <HAL_I2C_MspInit+0x98>)
 8001d12:	f000 fb3b 	bl	800238c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8001d16:	4b12      	ldr	r3, [pc, #72]	@ (8001d60 <HAL_I2C_MspInit+0x9c>)
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d1e:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001d22:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d26:	f043 0302 	orr.w	r3, r3, #2
 8001d2a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d2c:	4a0c      	ldr	r2, [pc, #48]	@ (8001d60 <HAL_I2C_MspInit+0x9c>)
 8001d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d30:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d32:	4b09      	ldr	r3, [pc, #36]	@ (8001d58 <HAL_I2C_MspInit+0x94>)
 8001d34:	69db      	ldr	r3, [r3, #28]
 8001d36:	4a08      	ldr	r2, [pc, #32]	@ (8001d58 <HAL_I2C_MspInit+0x94>)
 8001d38:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001d3c:	61d3      	str	r3, [r2, #28]
 8001d3e:	4b06      	ldr	r3, [pc, #24]	@ (8001d58 <HAL_I2C_MspInit+0x94>)
 8001d40:	69db      	ldr	r3, [r3, #28]
 8001d42:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d46:	60fb      	str	r3, [r7, #12]
 8001d48:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001d4a:	bf00      	nop
 8001d4c:	3728      	adds	r7, #40	@ 0x28
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	40005400 	.word	0x40005400
 8001d58:	40021000 	.word	0x40021000
 8001d5c:	40010c00 	.word	0x40010c00
 8001d60:	40010000 	.word	0x40010000

08001d64 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b085      	sub	sp, #20
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d74:	d10c      	bne.n	8001d90 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d76:	4b11      	ldr	r3, [pc, #68]	@ (8001dbc <HAL_TIM_Base_MspInit+0x58>)
 8001d78:	69db      	ldr	r3, [r3, #28]
 8001d7a:	4a10      	ldr	r2, [pc, #64]	@ (8001dbc <HAL_TIM_Base_MspInit+0x58>)
 8001d7c:	f043 0301 	orr.w	r3, r3, #1
 8001d80:	61d3      	str	r3, [r2, #28]
 8001d82:	4b0e      	ldr	r3, [pc, #56]	@ (8001dbc <HAL_TIM_Base_MspInit+0x58>)
 8001d84:	69db      	ldr	r3, [r3, #28]
 8001d86:	f003 0301 	and.w	r3, r3, #1
 8001d8a:	60fb      	str	r3, [r7, #12]
 8001d8c:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001d8e:	e010      	b.n	8001db2 <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM3)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a0a      	ldr	r2, [pc, #40]	@ (8001dc0 <HAL_TIM_Base_MspInit+0x5c>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d10b      	bne.n	8001db2 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d9a:	4b08      	ldr	r3, [pc, #32]	@ (8001dbc <HAL_TIM_Base_MspInit+0x58>)
 8001d9c:	69db      	ldr	r3, [r3, #28]
 8001d9e:	4a07      	ldr	r2, [pc, #28]	@ (8001dbc <HAL_TIM_Base_MspInit+0x58>)
 8001da0:	f043 0302 	orr.w	r3, r3, #2
 8001da4:	61d3      	str	r3, [r2, #28]
 8001da6:	4b05      	ldr	r3, [pc, #20]	@ (8001dbc <HAL_TIM_Base_MspInit+0x58>)
 8001da8:	69db      	ldr	r3, [r3, #28]
 8001daa:	f003 0302 	and.w	r3, r3, #2
 8001dae:	60bb      	str	r3, [r7, #8]
 8001db0:	68bb      	ldr	r3, [r7, #8]
}
 8001db2:	bf00      	nop
 8001db4:	3714      	adds	r7, #20
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bc80      	pop	{r7}
 8001dba:	4770      	bx	lr
 8001dbc:	40021000 	.word	0x40021000
 8001dc0:	40000400 	.word	0x40000400

08001dc4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b088      	sub	sp, #32
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dcc:	f107 0310 	add.w	r3, r7, #16
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	601a      	str	r2, [r3, #0]
 8001dd4:	605a      	str	r2, [r3, #4]
 8001dd6:	609a      	str	r2, [r3, #8]
 8001dd8:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001de2:	d117      	bne.n	8001e14 <HAL_TIM_MspPostInit+0x50>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001de4:	4b0d      	ldr	r3, [pc, #52]	@ (8001e1c <HAL_TIM_MspPostInit+0x58>)
 8001de6:	699b      	ldr	r3, [r3, #24]
 8001de8:	4a0c      	ldr	r2, [pc, #48]	@ (8001e1c <HAL_TIM_MspPostInit+0x58>)
 8001dea:	f043 0304 	orr.w	r3, r3, #4
 8001dee:	6193      	str	r3, [r2, #24]
 8001df0:	4b0a      	ldr	r3, [pc, #40]	@ (8001e1c <HAL_TIM_MspPostInit+0x58>)
 8001df2:	699b      	ldr	r3, [r3, #24]
 8001df4:	f003 0304 	and.w	r3, r3, #4
 8001df8:	60fb      	str	r3, [r7, #12]
 8001dfa:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e00:	2302      	movs	r3, #2
 8001e02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e04:	2302      	movs	r3, #2
 8001e06:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e08:	f107 0310 	add.w	r3, r7, #16
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	4804      	ldr	r0, [pc, #16]	@ (8001e20 <HAL_TIM_MspPostInit+0x5c>)
 8001e10:	f000 fabc 	bl	800238c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001e14:	bf00      	nop
 8001e16:	3720      	adds	r7, #32
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	40021000 	.word	0x40021000
 8001e20:	40010800 	.word	0x40010800

08001e24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e28:	bf00      	nop
 8001e2a:	e7fd      	b.n	8001e28 <NMI_Handler+0x4>

08001e2c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e30:	bf00      	nop
 8001e32:	e7fd      	b.n	8001e30 <HardFault_Handler+0x4>

08001e34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e34:	b480      	push	{r7}
 8001e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e38:	bf00      	nop
 8001e3a:	e7fd      	b.n	8001e38 <MemManage_Handler+0x4>

08001e3c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e40:	bf00      	nop
 8001e42:	e7fd      	b.n	8001e40 <BusFault_Handler+0x4>

08001e44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e44:	b480      	push	{r7}
 8001e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e48:	bf00      	nop
 8001e4a:	e7fd      	b.n	8001e48 <UsageFault_Handler+0x4>

08001e4c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e50:	bf00      	nop
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bc80      	pop	{r7}
 8001e56:	4770      	bx	lr

08001e58 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e5c:	bf00      	nop
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bc80      	pop	{r7}
 8001e62:	4770      	bx	lr

08001e64 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e68:	bf00      	nop
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bc80      	pop	{r7}
 8001e6e:	4770      	bx	lr

08001e70 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e74:	f000 f93c 	bl	80020f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e78:	bf00      	nop
 8001e7a:	bd80      	pop	{r7, pc}

08001e7c <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8001e80:	2008      	movs	r0, #8
 8001e82:	f000 fc4f 	bl	8002724 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001e86:	bf00      	nop
 8001e88:	bd80      	pop	{r7, pc}

08001e8a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e8a:	b480      	push	{r7}
 8001e8c:	af00      	add	r7, sp, #0
  return 1;
 8001e8e:	2301      	movs	r3, #1
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bc80      	pop	{r7}
 8001e96:	4770      	bx	lr

08001e98 <_kill>:

int _kill(int pid, int sig)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b082      	sub	sp, #8
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
 8001ea0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001ea2:	f003 f923 	bl	80050ec <__errno>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	2216      	movs	r2, #22
 8001eaa:	601a      	str	r2, [r3, #0]
  return -1;
 8001eac:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	3708      	adds	r7, #8
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bd80      	pop	{r7, pc}

08001eb8 <_exit>:

void _exit (int status)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b082      	sub	sp, #8
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ec0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ec4:	6878      	ldr	r0, [r7, #4]
 8001ec6:	f7ff ffe7 	bl	8001e98 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001eca:	bf00      	nop
 8001ecc:	e7fd      	b.n	8001eca <_exit+0x12>

08001ece <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ece:	b580      	push	{r7, lr}
 8001ed0:	b086      	sub	sp, #24
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	60f8      	str	r0, [r7, #12]
 8001ed6:	60b9      	str	r1, [r7, #8]
 8001ed8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001eda:	2300      	movs	r3, #0
 8001edc:	617b      	str	r3, [r7, #20]
 8001ede:	e00a      	b.n	8001ef6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ee0:	f3af 8000 	nop.w
 8001ee4:	4601      	mov	r1, r0
 8001ee6:	68bb      	ldr	r3, [r7, #8]
 8001ee8:	1c5a      	adds	r2, r3, #1
 8001eea:	60ba      	str	r2, [r7, #8]
 8001eec:	b2ca      	uxtb	r2, r1
 8001eee:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	3301      	adds	r3, #1
 8001ef4:	617b      	str	r3, [r7, #20]
 8001ef6:	697a      	ldr	r2, [r7, #20]
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	429a      	cmp	r2, r3
 8001efc:	dbf0      	blt.n	8001ee0 <_read+0x12>
  }

  return len;
 8001efe:	687b      	ldr	r3, [r7, #4]
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3718      	adds	r7, #24
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}

08001f08 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b086      	sub	sp, #24
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	60f8      	str	r0, [r7, #12]
 8001f10:	60b9      	str	r1, [r7, #8]
 8001f12:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f14:	2300      	movs	r3, #0
 8001f16:	617b      	str	r3, [r7, #20]
 8001f18:	e009      	b.n	8001f2e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001f1a:	68bb      	ldr	r3, [r7, #8]
 8001f1c:	1c5a      	adds	r2, r3, #1
 8001f1e:	60ba      	str	r2, [r7, #8]
 8001f20:	781b      	ldrb	r3, [r3, #0]
 8001f22:	4618      	mov	r0, r3
 8001f24:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f28:	697b      	ldr	r3, [r7, #20]
 8001f2a:	3301      	adds	r3, #1
 8001f2c:	617b      	str	r3, [r7, #20]
 8001f2e:	697a      	ldr	r2, [r7, #20]
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	429a      	cmp	r2, r3
 8001f34:	dbf1      	blt.n	8001f1a <_write+0x12>
  }
  return len;
 8001f36:	687b      	ldr	r3, [r7, #4]
}
 8001f38:	4618      	mov	r0, r3
 8001f3a:	3718      	adds	r7, #24
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}

08001f40 <_close>:

int _close(int file)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b083      	sub	sp, #12
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001f48:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	370c      	adds	r7, #12
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bc80      	pop	{r7}
 8001f54:	4770      	bx	lr

08001f56 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f56:	b480      	push	{r7}
 8001f58:	b083      	sub	sp, #12
 8001f5a:	af00      	add	r7, sp, #0
 8001f5c:	6078      	str	r0, [r7, #4]
 8001f5e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f66:	605a      	str	r2, [r3, #4]
  return 0;
 8001f68:	2300      	movs	r3, #0
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	370c      	adds	r7, #12
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bc80      	pop	{r7}
 8001f72:	4770      	bx	lr

08001f74 <_isatty>:

int _isatty(int file)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b083      	sub	sp, #12
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f7c:	2301      	movs	r3, #1
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	370c      	adds	r7, #12
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bc80      	pop	{r7}
 8001f86:	4770      	bx	lr

08001f88 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b085      	sub	sp, #20
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	60f8      	str	r0, [r7, #12]
 8001f90:	60b9      	str	r1, [r7, #8]
 8001f92:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f94:	2300      	movs	r3, #0
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	3714      	adds	r7, #20
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bc80      	pop	{r7}
 8001f9e:	4770      	bx	lr

08001fa0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b086      	sub	sp, #24
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001fa8:	4a14      	ldr	r2, [pc, #80]	@ (8001ffc <_sbrk+0x5c>)
 8001faa:	4b15      	ldr	r3, [pc, #84]	@ (8002000 <_sbrk+0x60>)
 8001fac:	1ad3      	subs	r3, r2, r3
 8001fae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001fb0:	697b      	ldr	r3, [r7, #20]
 8001fb2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001fb4:	4b13      	ldr	r3, [pc, #76]	@ (8002004 <_sbrk+0x64>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d102      	bne.n	8001fc2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001fbc:	4b11      	ldr	r3, [pc, #68]	@ (8002004 <_sbrk+0x64>)
 8001fbe:	4a12      	ldr	r2, [pc, #72]	@ (8002008 <_sbrk+0x68>)
 8001fc0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001fc2:	4b10      	ldr	r3, [pc, #64]	@ (8002004 <_sbrk+0x64>)
 8001fc4:	681a      	ldr	r2, [r3, #0]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	4413      	add	r3, r2
 8001fca:	693a      	ldr	r2, [r7, #16]
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	d207      	bcs.n	8001fe0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001fd0:	f003 f88c 	bl	80050ec <__errno>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	220c      	movs	r2, #12
 8001fd8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001fda:	f04f 33ff 	mov.w	r3, #4294967295
 8001fde:	e009      	b.n	8001ff4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001fe0:	4b08      	ldr	r3, [pc, #32]	@ (8002004 <_sbrk+0x64>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001fe6:	4b07      	ldr	r3, [pc, #28]	@ (8002004 <_sbrk+0x64>)
 8001fe8:	681a      	ldr	r2, [r3, #0]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	4413      	add	r3, r2
 8001fee:	4a05      	ldr	r2, [pc, #20]	@ (8002004 <_sbrk+0x64>)
 8001ff0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ff2:	68fb      	ldr	r3, [r7, #12]
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	3718      	adds	r7, #24
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}
 8001ffc:	20005000 	.word	0x20005000
 8002000:	00000400 	.word	0x00000400
 8002004:	2000030c 	.word	0x2000030c
 8002008:	20000460 	.word	0x20000460

0800200c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800200c:	b480      	push	{r7}
 800200e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002010:	bf00      	nop
 8002012:	46bd      	mov	sp, r7
 8002014:	bc80      	pop	{r7}
 8002016:	4770      	bx	lr

08002018 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002018:	f7ff fff8 	bl	800200c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800201c:	480b      	ldr	r0, [pc, #44]	@ (800204c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800201e:	490c      	ldr	r1, [pc, #48]	@ (8002050 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002020:	4a0c      	ldr	r2, [pc, #48]	@ (8002054 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002022:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002024:	e002      	b.n	800202c <LoopCopyDataInit>

08002026 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002026:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002028:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800202a:	3304      	adds	r3, #4

0800202c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800202c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800202e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002030:	d3f9      	bcc.n	8002026 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002032:	4a09      	ldr	r2, [pc, #36]	@ (8002058 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002034:	4c09      	ldr	r4, [pc, #36]	@ (800205c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002036:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002038:	e001      	b.n	800203e <LoopFillZerobss>

0800203a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800203a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800203c:	3204      	adds	r2, #4

0800203e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800203e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002040:	d3fb      	bcc.n	800203a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002042:	f003 f859 	bl	80050f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002046:	f7ff f923 	bl	8001290 <main>
  bx lr
 800204a:	4770      	bx	lr
  ldr r0, =_sdata
 800204c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002050:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002054:	080075f0 	.word	0x080075f0
  ldr r2, =_sbss
 8002058:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 800205c:	20000460 	.word	0x20000460

08002060 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002060:	e7fe      	b.n	8002060 <ADC1_2_IRQHandler>
	...

08002064 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002068:	4b08      	ldr	r3, [pc, #32]	@ (800208c <HAL_Init+0x28>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a07      	ldr	r2, [pc, #28]	@ (800208c <HAL_Init+0x28>)
 800206e:	f043 0310 	orr.w	r3, r3, #16
 8002072:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002074:	2003      	movs	r0, #3
 8002076:	f000 f947 	bl	8002308 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800207a:	200f      	movs	r0, #15
 800207c:	f000 f808 	bl	8002090 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002080:	f7ff fdee 	bl	8001c60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002084:	2300      	movs	r3, #0
}
 8002086:	4618      	mov	r0, r3
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	40022000 	.word	0x40022000

08002090 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b082      	sub	sp, #8
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002098:	4b12      	ldr	r3, [pc, #72]	@ (80020e4 <HAL_InitTick+0x54>)
 800209a:	681a      	ldr	r2, [r3, #0]
 800209c:	4b12      	ldr	r3, [pc, #72]	@ (80020e8 <HAL_InitTick+0x58>)
 800209e:	781b      	ldrb	r3, [r3, #0]
 80020a0:	4619      	mov	r1, r3
 80020a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80020aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80020ae:	4618      	mov	r0, r3
 80020b0:	f000 f95f 	bl	8002372 <HAL_SYSTICK_Config>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d001      	beq.n	80020be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80020ba:	2301      	movs	r3, #1
 80020bc:	e00e      	b.n	80020dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2b0f      	cmp	r3, #15
 80020c2:	d80a      	bhi.n	80020da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020c4:	2200      	movs	r2, #0
 80020c6:	6879      	ldr	r1, [r7, #4]
 80020c8:	f04f 30ff 	mov.w	r0, #4294967295
 80020cc:	f000 f927 	bl	800231e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80020d0:	4a06      	ldr	r2, [pc, #24]	@ (80020ec <HAL_InitTick+0x5c>)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80020d6:	2300      	movs	r3, #0
 80020d8:	e000      	b.n	80020dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80020da:	2301      	movs	r3, #1
}
 80020dc:	4618      	mov	r0, r3
 80020de:	3708      	adds	r7, #8
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bd80      	pop	{r7, pc}
 80020e4:	20000008 	.word	0x20000008
 80020e8:	20000010 	.word	0x20000010
 80020ec:	2000000c 	.word	0x2000000c

080020f0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020f4:	4b05      	ldr	r3, [pc, #20]	@ (800210c <HAL_IncTick+0x1c>)
 80020f6:	781b      	ldrb	r3, [r3, #0]
 80020f8:	461a      	mov	r2, r3
 80020fa:	4b05      	ldr	r3, [pc, #20]	@ (8002110 <HAL_IncTick+0x20>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4413      	add	r3, r2
 8002100:	4a03      	ldr	r2, [pc, #12]	@ (8002110 <HAL_IncTick+0x20>)
 8002102:	6013      	str	r3, [r2, #0]
}
 8002104:	bf00      	nop
 8002106:	46bd      	mov	sp, r7
 8002108:	bc80      	pop	{r7}
 800210a:	4770      	bx	lr
 800210c:	20000010 	.word	0x20000010
 8002110:	20000310 	.word	0x20000310

08002114 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002114:	b480      	push	{r7}
 8002116:	af00      	add	r7, sp, #0
  return uwTick;
 8002118:	4b02      	ldr	r3, [pc, #8]	@ (8002124 <HAL_GetTick+0x10>)
 800211a:	681b      	ldr	r3, [r3, #0]
}
 800211c:	4618      	mov	r0, r3
 800211e:	46bd      	mov	sp, r7
 8002120:	bc80      	pop	{r7}
 8002122:	4770      	bx	lr
 8002124:	20000310 	.word	0x20000310

08002128 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b084      	sub	sp, #16
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002130:	f7ff fff0 	bl	8002114 <HAL_GetTick>
 8002134:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002140:	d005      	beq.n	800214e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002142:	4b0a      	ldr	r3, [pc, #40]	@ (800216c <HAL_Delay+0x44>)
 8002144:	781b      	ldrb	r3, [r3, #0]
 8002146:	461a      	mov	r2, r3
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	4413      	add	r3, r2
 800214c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800214e:	bf00      	nop
 8002150:	f7ff ffe0 	bl	8002114 <HAL_GetTick>
 8002154:	4602      	mov	r2, r0
 8002156:	68bb      	ldr	r3, [r7, #8]
 8002158:	1ad3      	subs	r3, r2, r3
 800215a:	68fa      	ldr	r2, [r7, #12]
 800215c:	429a      	cmp	r2, r3
 800215e:	d8f7      	bhi.n	8002150 <HAL_Delay+0x28>
  {
  }
}
 8002160:	bf00      	nop
 8002162:	bf00      	nop
 8002164:	3710      	adds	r7, #16
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	20000010 	.word	0x20000010

08002170 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002170:	b480      	push	{r7}
 8002172:	b085      	sub	sp, #20
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	f003 0307 	and.w	r3, r3, #7
 800217e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002180:	4b0c      	ldr	r3, [pc, #48]	@ (80021b4 <__NVIC_SetPriorityGrouping+0x44>)
 8002182:	68db      	ldr	r3, [r3, #12]
 8002184:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002186:	68ba      	ldr	r2, [r7, #8]
 8002188:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800218c:	4013      	ands	r3, r2
 800218e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002194:	68bb      	ldr	r3, [r7, #8]
 8002196:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002198:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800219c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021a2:	4a04      	ldr	r2, [pc, #16]	@ (80021b4 <__NVIC_SetPriorityGrouping+0x44>)
 80021a4:	68bb      	ldr	r3, [r7, #8]
 80021a6:	60d3      	str	r3, [r2, #12]
}
 80021a8:	bf00      	nop
 80021aa:	3714      	adds	r7, #20
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bc80      	pop	{r7}
 80021b0:	4770      	bx	lr
 80021b2:	bf00      	nop
 80021b4:	e000ed00 	.word	0xe000ed00

080021b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021b8:	b480      	push	{r7}
 80021ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021bc:	4b04      	ldr	r3, [pc, #16]	@ (80021d0 <__NVIC_GetPriorityGrouping+0x18>)
 80021be:	68db      	ldr	r3, [r3, #12]
 80021c0:	0a1b      	lsrs	r3, r3, #8
 80021c2:	f003 0307 	and.w	r3, r3, #7
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bc80      	pop	{r7}
 80021cc:	4770      	bx	lr
 80021ce:	bf00      	nop
 80021d0:	e000ed00 	.word	0xe000ed00

080021d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b083      	sub	sp, #12
 80021d8:	af00      	add	r7, sp, #0
 80021da:	4603      	mov	r3, r0
 80021dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	db0b      	blt.n	80021fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021e6:	79fb      	ldrb	r3, [r7, #7]
 80021e8:	f003 021f 	and.w	r2, r3, #31
 80021ec:	4906      	ldr	r1, [pc, #24]	@ (8002208 <__NVIC_EnableIRQ+0x34>)
 80021ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021f2:	095b      	lsrs	r3, r3, #5
 80021f4:	2001      	movs	r0, #1
 80021f6:	fa00 f202 	lsl.w	r2, r0, r2
 80021fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80021fe:	bf00      	nop
 8002200:	370c      	adds	r7, #12
 8002202:	46bd      	mov	sp, r7
 8002204:	bc80      	pop	{r7}
 8002206:	4770      	bx	lr
 8002208:	e000e100 	.word	0xe000e100

0800220c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
 8002212:	4603      	mov	r3, r0
 8002214:	6039      	str	r1, [r7, #0]
 8002216:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002218:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800221c:	2b00      	cmp	r3, #0
 800221e:	db0a      	blt.n	8002236 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	b2da      	uxtb	r2, r3
 8002224:	490c      	ldr	r1, [pc, #48]	@ (8002258 <__NVIC_SetPriority+0x4c>)
 8002226:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800222a:	0112      	lsls	r2, r2, #4
 800222c:	b2d2      	uxtb	r2, r2
 800222e:	440b      	add	r3, r1
 8002230:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002234:	e00a      	b.n	800224c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	b2da      	uxtb	r2, r3
 800223a:	4908      	ldr	r1, [pc, #32]	@ (800225c <__NVIC_SetPriority+0x50>)
 800223c:	79fb      	ldrb	r3, [r7, #7]
 800223e:	f003 030f 	and.w	r3, r3, #15
 8002242:	3b04      	subs	r3, #4
 8002244:	0112      	lsls	r2, r2, #4
 8002246:	b2d2      	uxtb	r2, r2
 8002248:	440b      	add	r3, r1
 800224a:	761a      	strb	r2, [r3, #24]
}
 800224c:	bf00      	nop
 800224e:	370c      	adds	r7, #12
 8002250:	46bd      	mov	sp, r7
 8002252:	bc80      	pop	{r7}
 8002254:	4770      	bx	lr
 8002256:	bf00      	nop
 8002258:	e000e100 	.word	0xe000e100
 800225c:	e000ed00 	.word	0xe000ed00

08002260 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002260:	b480      	push	{r7}
 8002262:	b089      	sub	sp, #36	@ 0x24
 8002264:	af00      	add	r7, sp, #0
 8002266:	60f8      	str	r0, [r7, #12]
 8002268:	60b9      	str	r1, [r7, #8]
 800226a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	f003 0307 	and.w	r3, r3, #7
 8002272:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002274:	69fb      	ldr	r3, [r7, #28]
 8002276:	f1c3 0307 	rsb	r3, r3, #7
 800227a:	2b04      	cmp	r3, #4
 800227c:	bf28      	it	cs
 800227e:	2304      	movcs	r3, #4
 8002280:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002282:	69fb      	ldr	r3, [r7, #28]
 8002284:	3304      	adds	r3, #4
 8002286:	2b06      	cmp	r3, #6
 8002288:	d902      	bls.n	8002290 <NVIC_EncodePriority+0x30>
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	3b03      	subs	r3, #3
 800228e:	e000      	b.n	8002292 <NVIC_EncodePriority+0x32>
 8002290:	2300      	movs	r3, #0
 8002292:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002294:	f04f 32ff 	mov.w	r2, #4294967295
 8002298:	69bb      	ldr	r3, [r7, #24]
 800229a:	fa02 f303 	lsl.w	r3, r2, r3
 800229e:	43da      	mvns	r2, r3
 80022a0:	68bb      	ldr	r3, [r7, #8]
 80022a2:	401a      	ands	r2, r3
 80022a4:	697b      	ldr	r3, [r7, #20]
 80022a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022a8:	f04f 31ff 	mov.w	r1, #4294967295
 80022ac:	697b      	ldr	r3, [r7, #20]
 80022ae:	fa01 f303 	lsl.w	r3, r1, r3
 80022b2:	43d9      	mvns	r1, r3
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022b8:	4313      	orrs	r3, r2
         );
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	3724      	adds	r7, #36	@ 0x24
 80022be:	46bd      	mov	sp, r7
 80022c0:	bc80      	pop	{r7}
 80022c2:	4770      	bx	lr

080022c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b082      	sub	sp, #8
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	3b01      	subs	r3, #1
 80022d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80022d4:	d301      	bcc.n	80022da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022d6:	2301      	movs	r3, #1
 80022d8:	e00f      	b.n	80022fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022da:	4a0a      	ldr	r2, [pc, #40]	@ (8002304 <SysTick_Config+0x40>)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	3b01      	subs	r3, #1
 80022e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022e2:	210f      	movs	r1, #15
 80022e4:	f04f 30ff 	mov.w	r0, #4294967295
 80022e8:	f7ff ff90 	bl	800220c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022ec:	4b05      	ldr	r3, [pc, #20]	@ (8002304 <SysTick_Config+0x40>)
 80022ee:	2200      	movs	r2, #0
 80022f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022f2:	4b04      	ldr	r3, [pc, #16]	@ (8002304 <SysTick_Config+0x40>)
 80022f4:	2207      	movs	r2, #7
 80022f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022f8:	2300      	movs	r3, #0
}
 80022fa:	4618      	mov	r0, r3
 80022fc:	3708      	adds	r7, #8
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}
 8002302:	bf00      	nop
 8002304:	e000e010 	.word	0xe000e010

08002308 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b082      	sub	sp, #8
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002310:	6878      	ldr	r0, [r7, #4]
 8002312:	f7ff ff2d 	bl	8002170 <__NVIC_SetPriorityGrouping>
}
 8002316:	bf00      	nop
 8002318:	3708      	adds	r7, #8
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}

0800231e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800231e:	b580      	push	{r7, lr}
 8002320:	b086      	sub	sp, #24
 8002322:	af00      	add	r7, sp, #0
 8002324:	4603      	mov	r3, r0
 8002326:	60b9      	str	r1, [r7, #8]
 8002328:	607a      	str	r2, [r7, #4]
 800232a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800232c:	2300      	movs	r3, #0
 800232e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002330:	f7ff ff42 	bl	80021b8 <__NVIC_GetPriorityGrouping>
 8002334:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002336:	687a      	ldr	r2, [r7, #4]
 8002338:	68b9      	ldr	r1, [r7, #8]
 800233a:	6978      	ldr	r0, [r7, #20]
 800233c:	f7ff ff90 	bl	8002260 <NVIC_EncodePriority>
 8002340:	4602      	mov	r2, r0
 8002342:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002346:	4611      	mov	r1, r2
 8002348:	4618      	mov	r0, r3
 800234a:	f7ff ff5f 	bl	800220c <__NVIC_SetPriority>
}
 800234e:	bf00      	nop
 8002350:	3718      	adds	r7, #24
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}

08002356 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002356:	b580      	push	{r7, lr}
 8002358:	b082      	sub	sp, #8
 800235a:	af00      	add	r7, sp, #0
 800235c:	4603      	mov	r3, r0
 800235e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002360:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002364:	4618      	mov	r0, r3
 8002366:	f7ff ff35 	bl	80021d4 <__NVIC_EnableIRQ>
}
 800236a:	bf00      	nop
 800236c:	3708      	adds	r7, #8
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}

08002372 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002372:	b580      	push	{r7, lr}
 8002374:	b082      	sub	sp, #8
 8002376:	af00      	add	r7, sp, #0
 8002378:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800237a:	6878      	ldr	r0, [r7, #4]
 800237c:	f7ff ffa2 	bl	80022c4 <SysTick_Config>
 8002380:	4603      	mov	r3, r0
}
 8002382:	4618      	mov	r0, r3
 8002384:	3708      	adds	r7, #8
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}
	...

0800238c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800238c:	b480      	push	{r7}
 800238e:	b08b      	sub	sp, #44	@ 0x2c
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
 8002394:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002396:	2300      	movs	r3, #0
 8002398:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800239a:	2300      	movs	r3, #0
 800239c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800239e:	e169      	b.n	8002674 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80023a0:	2201      	movs	r2, #1
 80023a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023a4:	fa02 f303 	lsl.w	r3, r2, r3
 80023a8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	69fa      	ldr	r2, [r7, #28]
 80023b0:	4013      	ands	r3, r2
 80023b2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80023b4:	69ba      	ldr	r2, [r7, #24]
 80023b6:	69fb      	ldr	r3, [r7, #28]
 80023b8:	429a      	cmp	r2, r3
 80023ba:	f040 8158 	bne.w	800266e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	4a9a      	ldr	r2, [pc, #616]	@ (800262c <HAL_GPIO_Init+0x2a0>)
 80023c4:	4293      	cmp	r3, r2
 80023c6:	d05e      	beq.n	8002486 <HAL_GPIO_Init+0xfa>
 80023c8:	4a98      	ldr	r2, [pc, #608]	@ (800262c <HAL_GPIO_Init+0x2a0>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d875      	bhi.n	80024ba <HAL_GPIO_Init+0x12e>
 80023ce:	4a98      	ldr	r2, [pc, #608]	@ (8002630 <HAL_GPIO_Init+0x2a4>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d058      	beq.n	8002486 <HAL_GPIO_Init+0xfa>
 80023d4:	4a96      	ldr	r2, [pc, #600]	@ (8002630 <HAL_GPIO_Init+0x2a4>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d86f      	bhi.n	80024ba <HAL_GPIO_Init+0x12e>
 80023da:	4a96      	ldr	r2, [pc, #600]	@ (8002634 <HAL_GPIO_Init+0x2a8>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	d052      	beq.n	8002486 <HAL_GPIO_Init+0xfa>
 80023e0:	4a94      	ldr	r2, [pc, #592]	@ (8002634 <HAL_GPIO_Init+0x2a8>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d869      	bhi.n	80024ba <HAL_GPIO_Init+0x12e>
 80023e6:	4a94      	ldr	r2, [pc, #592]	@ (8002638 <HAL_GPIO_Init+0x2ac>)
 80023e8:	4293      	cmp	r3, r2
 80023ea:	d04c      	beq.n	8002486 <HAL_GPIO_Init+0xfa>
 80023ec:	4a92      	ldr	r2, [pc, #584]	@ (8002638 <HAL_GPIO_Init+0x2ac>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d863      	bhi.n	80024ba <HAL_GPIO_Init+0x12e>
 80023f2:	4a92      	ldr	r2, [pc, #584]	@ (800263c <HAL_GPIO_Init+0x2b0>)
 80023f4:	4293      	cmp	r3, r2
 80023f6:	d046      	beq.n	8002486 <HAL_GPIO_Init+0xfa>
 80023f8:	4a90      	ldr	r2, [pc, #576]	@ (800263c <HAL_GPIO_Init+0x2b0>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d85d      	bhi.n	80024ba <HAL_GPIO_Init+0x12e>
 80023fe:	2b12      	cmp	r3, #18
 8002400:	d82a      	bhi.n	8002458 <HAL_GPIO_Init+0xcc>
 8002402:	2b12      	cmp	r3, #18
 8002404:	d859      	bhi.n	80024ba <HAL_GPIO_Init+0x12e>
 8002406:	a201      	add	r2, pc, #4	@ (adr r2, 800240c <HAL_GPIO_Init+0x80>)
 8002408:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800240c:	08002487 	.word	0x08002487
 8002410:	08002461 	.word	0x08002461
 8002414:	08002473 	.word	0x08002473
 8002418:	080024b5 	.word	0x080024b5
 800241c:	080024bb 	.word	0x080024bb
 8002420:	080024bb 	.word	0x080024bb
 8002424:	080024bb 	.word	0x080024bb
 8002428:	080024bb 	.word	0x080024bb
 800242c:	080024bb 	.word	0x080024bb
 8002430:	080024bb 	.word	0x080024bb
 8002434:	080024bb 	.word	0x080024bb
 8002438:	080024bb 	.word	0x080024bb
 800243c:	080024bb 	.word	0x080024bb
 8002440:	080024bb 	.word	0x080024bb
 8002444:	080024bb 	.word	0x080024bb
 8002448:	080024bb 	.word	0x080024bb
 800244c:	080024bb 	.word	0x080024bb
 8002450:	08002469 	.word	0x08002469
 8002454:	0800247d 	.word	0x0800247d
 8002458:	4a79      	ldr	r2, [pc, #484]	@ (8002640 <HAL_GPIO_Init+0x2b4>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d013      	beq.n	8002486 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800245e:	e02c      	b.n	80024ba <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	68db      	ldr	r3, [r3, #12]
 8002464:	623b      	str	r3, [r7, #32]
          break;
 8002466:	e029      	b.n	80024bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	68db      	ldr	r3, [r3, #12]
 800246c:	3304      	adds	r3, #4
 800246e:	623b      	str	r3, [r7, #32]
          break;
 8002470:	e024      	b.n	80024bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	68db      	ldr	r3, [r3, #12]
 8002476:	3308      	adds	r3, #8
 8002478:	623b      	str	r3, [r7, #32]
          break;
 800247a:	e01f      	b.n	80024bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	68db      	ldr	r3, [r3, #12]
 8002480:	330c      	adds	r3, #12
 8002482:	623b      	str	r3, [r7, #32]
          break;
 8002484:	e01a      	b.n	80024bc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	689b      	ldr	r3, [r3, #8]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d102      	bne.n	8002494 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800248e:	2304      	movs	r3, #4
 8002490:	623b      	str	r3, [r7, #32]
          break;
 8002492:	e013      	b.n	80024bc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	689b      	ldr	r3, [r3, #8]
 8002498:	2b01      	cmp	r3, #1
 800249a:	d105      	bne.n	80024a8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800249c:	2308      	movs	r3, #8
 800249e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	69fa      	ldr	r2, [r7, #28]
 80024a4:	611a      	str	r2, [r3, #16]
          break;
 80024a6:	e009      	b.n	80024bc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80024a8:	2308      	movs	r3, #8
 80024aa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	69fa      	ldr	r2, [r7, #28]
 80024b0:	615a      	str	r2, [r3, #20]
          break;
 80024b2:	e003      	b.n	80024bc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80024b4:	2300      	movs	r3, #0
 80024b6:	623b      	str	r3, [r7, #32]
          break;
 80024b8:	e000      	b.n	80024bc <HAL_GPIO_Init+0x130>
          break;
 80024ba:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80024bc:	69bb      	ldr	r3, [r7, #24]
 80024be:	2bff      	cmp	r3, #255	@ 0xff
 80024c0:	d801      	bhi.n	80024c6 <HAL_GPIO_Init+0x13a>
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	e001      	b.n	80024ca <HAL_GPIO_Init+0x13e>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	3304      	adds	r3, #4
 80024ca:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80024cc:	69bb      	ldr	r3, [r7, #24]
 80024ce:	2bff      	cmp	r3, #255	@ 0xff
 80024d0:	d802      	bhi.n	80024d8 <HAL_GPIO_Init+0x14c>
 80024d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024d4:	009b      	lsls	r3, r3, #2
 80024d6:	e002      	b.n	80024de <HAL_GPIO_Init+0x152>
 80024d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024da:	3b08      	subs	r3, #8
 80024dc:	009b      	lsls	r3, r3, #2
 80024de:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80024e0:	697b      	ldr	r3, [r7, #20]
 80024e2:	681a      	ldr	r2, [r3, #0]
 80024e4:	210f      	movs	r1, #15
 80024e6:	693b      	ldr	r3, [r7, #16]
 80024e8:	fa01 f303 	lsl.w	r3, r1, r3
 80024ec:	43db      	mvns	r3, r3
 80024ee:	401a      	ands	r2, r3
 80024f0:	6a39      	ldr	r1, [r7, #32]
 80024f2:	693b      	ldr	r3, [r7, #16]
 80024f4:	fa01 f303 	lsl.w	r3, r1, r3
 80024f8:	431a      	orrs	r2, r3
 80024fa:	697b      	ldr	r3, [r7, #20]
 80024fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002506:	2b00      	cmp	r3, #0
 8002508:	f000 80b1 	beq.w	800266e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800250c:	4b4d      	ldr	r3, [pc, #308]	@ (8002644 <HAL_GPIO_Init+0x2b8>)
 800250e:	699b      	ldr	r3, [r3, #24]
 8002510:	4a4c      	ldr	r2, [pc, #304]	@ (8002644 <HAL_GPIO_Init+0x2b8>)
 8002512:	f043 0301 	orr.w	r3, r3, #1
 8002516:	6193      	str	r3, [r2, #24]
 8002518:	4b4a      	ldr	r3, [pc, #296]	@ (8002644 <HAL_GPIO_Init+0x2b8>)
 800251a:	699b      	ldr	r3, [r3, #24]
 800251c:	f003 0301 	and.w	r3, r3, #1
 8002520:	60bb      	str	r3, [r7, #8]
 8002522:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002524:	4a48      	ldr	r2, [pc, #288]	@ (8002648 <HAL_GPIO_Init+0x2bc>)
 8002526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002528:	089b      	lsrs	r3, r3, #2
 800252a:	3302      	adds	r3, #2
 800252c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002530:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002534:	f003 0303 	and.w	r3, r3, #3
 8002538:	009b      	lsls	r3, r3, #2
 800253a:	220f      	movs	r2, #15
 800253c:	fa02 f303 	lsl.w	r3, r2, r3
 8002540:	43db      	mvns	r3, r3
 8002542:	68fa      	ldr	r2, [r7, #12]
 8002544:	4013      	ands	r3, r2
 8002546:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	4a40      	ldr	r2, [pc, #256]	@ (800264c <HAL_GPIO_Init+0x2c0>)
 800254c:	4293      	cmp	r3, r2
 800254e:	d013      	beq.n	8002578 <HAL_GPIO_Init+0x1ec>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	4a3f      	ldr	r2, [pc, #252]	@ (8002650 <HAL_GPIO_Init+0x2c4>)
 8002554:	4293      	cmp	r3, r2
 8002556:	d00d      	beq.n	8002574 <HAL_GPIO_Init+0x1e8>
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	4a3e      	ldr	r2, [pc, #248]	@ (8002654 <HAL_GPIO_Init+0x2c8>)
 800255c:	4293      	cmp	r3, r2
 800255e:	d007      	beq.n	8002570 <HAL_GPIO_Init+0x1e4>
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	4a3d      	ldr	r2, [pc, #244]	@ (8002658 <HAL_GPIO_Init+0x2cc>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d101      	bne.n	800256c <HAL_GPIO_Init+0x1e0>
 8002568:	2303      	movs	r3, #3
 800256a:	e006      	b.n	800257a <HAL_GPIO_Init+0x1ee>
 800256c:	2304      	movs	r3, #4
 800256e:	e004      	b.n	800257a <HAL_GPIO_Init+0x1ee>
 8002570:	2302      	movs	r3, #2
 8002572:	e002      	b.n	800257a <HAL_GPIO_Init+0x1ee>
 8002574:	2301      	movs	r3, #1
 8002576:	e000      	b.n	800257a <HAL_GPIO_Init+0x1ee>
 8002578:	2300      	movs	r3, #0
 800257a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800257c:	f002 0203 	and.w	r2, r2, #3
 8002580:	0092      	lsls	r2, r2, #2
 8002582:	4093      	lsls	r3, r2
 8002584:	68fa      	ldr	r2, [r7, #12]
 8002586:	4313      	orrs	r3, r2
 8002588:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800258a:	492f      	ldr	r1, [pc, #188]	@ (8002648 <HAL_GPIO_Init+0x2bc>)
 800258c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800258e:	089b      	lsrs	r3, r3, #2
 8002590:	3302      	adds	r3, #2
 8002592:	68fa      	ldr	r2, [r7, #12]
 8002594:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d006      	beq.n	80025b2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80025a4:	4b2d      	ldr	r3, [pc, #180]	@ (800265c <HAL_GPIO_Init+0x2d0>)
 80025a6:	689a      	ldr	r2, [r3, #8]
 80025a8:	492c      	ldr	r1, [pc, #176]	@ (800265c <HAL_GPIO_Init+0x2d0>)
 80025aa:	69bb      	ldr	r3, [r7, #24]
 80025ac:	4313      	orrs	r3, r2
 80025ae:	608b      	str	r3, [r1, #8]
 80025b0:	e006      	b.n	80025c0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80025b2:	4b2a      	ldr	r3, [pc, #168]	@ (800265c <HAL_GPIO_Init+0x2d0>)
 80025b4:	689a      	ldr	r2, [r3, #8]
 80025b6:	69bb      	ldr	r3, [r7, #24]
 80025b8:	43db      	mvns	r3, r3
 80025ba:	4928      	ldr	r1, [pc, #160]	@ (800265c <HAL_GPIO_Init+0x2d0>)
 80025bc:	4013      	ands	r3, r2
 80025be:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d006      	beq.n	80025da <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80025cc:	4b23      	ldr	r3, [pc, #140]	@ (800265c <HAL_GPIO_Init+0x2d0>)
 80025ce:	68da      	ldr	r2, [r3, #12]
 80025d0:	4922      	ldr	r1, [pc, #136]	@ (800265c <HAL_GPIO_Init+0x2d0>)
 80025d2:	69bb      	ldr	r3, [r7, #24]
 80025d4:	4313      	orrs	r3, r2
 80025d6:	60cb      	str	r3, [r1, #12]
 80025d8:	e006      	b.n	80025e8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80025da:	4b20      	ldr	r3, [pc, #128]	@ (800265c <HAL_GPIO_Init+0x2d0>)
 80025dc:	68da      	ldr	r2, [r3, #12]
 80025de:	69bb      	ldr	r3, [r7, #24]
 80025e0:	43db      	mvns	r3, r3
 80025e2:	491e      	ldr	r1, [pc, #120]	@ (800265c <HAL_GPIO_Init+0x2d0>)
 80025e4:	4013      	ands	r3, r2
 80025e6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d006      	beq.n	8002602 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80025f4:	4b19      	ldr	r3, [pc, #100]	@ (800265c <HAL_GPIO_Init+0x2d0>)
 80025f6:	685a      	ldr	r2, [r3, #4]
 80025f8:	4918      	ldr	r1, [pc, #96]	@ (800265c <HAL_GPIO_Init+0x2d0>)
 80025fa:	69bb      	ldr	r3, [r7, #24]
 80025fc:	4313      	orrs	r3, r2
 80025fe:	604b      	str	r3, [r1, #4]
 8002600:	e006      	b.n	8002610 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002602:	4b16      	ldr	r3, [pc, #88]	@ (800265c <HAL_GPIO_Init+0x2d0>)
 8002604:	685a      	ldr	r2, [r3, #4]
 8002606:	69bb      	ldr	r3, [r7, #24]
 8002608:	43db      	mvns	r3, r3
 800260a:	4914      	ldr	r1, [pc, #80]	@ (800265c <HAL_GPIO_Init+0x2d0>)
 800260c:	4013      	ands	r3, r2
 800260e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002618:	2b00      	cmp	r3, #0
 800261a:	d021      	beq.n	8002660 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800261c:	4b0f      	ldr	r3, [pc, #60]	@ (800265c <HAL_GPIO_Init+0x2d0>)
 800261e:	681a      	ldr	r2, [r3, #0]
 8002620:	490e      	ldr	r1, [pc, #56]	@ (800265c <HAL_GPIO_Init+0x2d0>)
 8002622:	69bb      	ldr	r3, [r7, #24]
 8002624:	4313      	orrs	r3, r2
 8002626:	600b      	str	r3, [r1, #0]
 8002628:	e021      	b.n	800266e <HAL_GPIO_Init+0x2e2>
 800262a:	bf00      	nop
 800262c:	10320000 	.word	0x10320000
 8002630:	10310000 	.word	0x10310000
 8002634:	10220000 	.word	0x10220000
 8002638:	10210000 	.word	0x10210000
 800263c:	10120000 	.word	0x10120000
 8002640:	10110000 	.word	0x10110000
 8002644:	40021000 	.word	0x40021000
 8002648:	40010000 	.word	0x40010000
 800264c:	40010800 	.word	0x40010800
 8002650:	40010c00 	.word	0x40010c00
 8002654:	40011000 	.word	0x40011000
 8002658:	40011400 	.word	0x40011400
 800265c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002660:	4b0b      	ldr	r3, [pc, #44]	@ (8002690 <HAL_GPIO_Init+0x304>)
 8002662:	681a      	ldr	r2, [r3, #0]
 8002664:	69bb      	ldr	r3, [r7, #24]
 8002666:	43db      	mvns	r3, r3
 8002668:	4909      	ldr	r1, [pc, #36]	@ (8002690 <HAL_GPIO_Init+0x304>)
 800266a:	4013      	ands	r3, r2
 800266c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800266e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002670:	3301      	adds	r3, #1
 8002672:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800267a:	fa22 f303 	lsr.w	r3, r2, r3
 800267e:	2b00      	cmp	r3, #0
 8002680:	f47f ae8e 	bne.w	80023a0 <HAL_GPIO_Init+0x14>
  }
}
 8002684:	bf00      	nop
 8002686:	bf00      	nop
 8002688:	372c      	adds	r7, #44	@ 0x2c
 800268a:	46bd      	mov	sp, r7
 800268c:	bc80      	pop	{r7}
 800268e:	4770      	bx	lr
 8002690:	40010400 	.word	0x40010400

08002694 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002694:	b480      	push	{r7}
 8002696:	b085      	sub	sp, #20
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
 800269c:	460b      	mov	r3, r1
 800269e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	689a      	ldr	r2, [r3, #8]
 80026a4:	887b      	ldrh	r3, [r7, #2]
 80026a6:	4013      	ands	r3, r2
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d002      	beq.n	80026b2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80026ac:	2301      	movs	r3, #1
 80026ae:	73fb      	strb	r3, [r7, #15]
 80026b0:	e001      	b.n	80026b6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80026b2:	2300      	movs	r3, #0
 80026b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80026b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80026b8:	4618      	mov	r0, r3
 80026ba:	3714      	adds	r7, #20
 80026bc:	46bd      	mov	sp, r7
 80026be:	bc80      	pop	{r7}
 80026c0:	4770      	bx	lr

080026c2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80026c2:	b480      	push	{r7}
 80026c4:	b083      	sub	sp, #12
 80026c6:	af00      	add	r7, sp, #0
 80026c8:	6078      	str	r0, [r7, #4]
 80026ca:	460b      	mov	r3, r1
 80026cc:	807b      	strh	r3, [r7, #2]
 80026ce:	4613      	mov	r3, r2
 80026d0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80026d2:	787b      	ldrb	r3, [r7, #1]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d003      	beq.n	80026e0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80026d8:	887a      	ldrh	r2, [r7, #2]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80026de:	e003      	b.n	80026e8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80026e0:	887b      	ldrh	r3, [r7, #2]
 80026e2:	041a      	lsls	r2, r3, #16
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	611a      	str	r2, [r3, #16]
}
 80026e8:	bf00      	nop
 80026ea:	370c      	adds	r7, #12
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bc80      	pop	{r7}
 80026f0:	4770      	bx	lr

080026f2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80026f2:	b480      	push	{r7}
 80026f4:	b085      	sub	sp, #20
 80026f6:	af00      	add	r7, sp, #0
 80026f8:	6078      	str	r0, [r7, #4]
 80026fa:	460b      	mov	r3, r1
 80026fc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	68db      	ldr	r3, [r3, #12]
 8002702:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002704:	887a      	ldrh	r2, [r7, #2]
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	4013      	ands	r3, r2
 800270a:	041a      	lsls	r2, r3, #16
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	43d9      	mvns	r1, r3
 8002710:	887b      	ldrh	r3, [r7, #2]
 8002712:	400b      	ands	r3, r1
 8002714:	431a      	orrs	r2, r3
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	611a      	str	r2, [r3, #16]
}
 800271a:	bf00      	nop
 800271c:	3714      	adds	r7, #20
 800271e:	46bd      	mov	sp, r7
 8002720:	bc80      	pop	{r7}
 8002722:	4770      	bx	lr

08002724 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b082      	sub	sp, #8
 8002728:	af00      	add	r7, sp, #0
 800272a:	4603      	mov	r3, r0
 800272c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800272e:	4b08      	ldr	r3, [pc, #32]	@ (8002750 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002730:	695a      	ldr	r2, [r3, #20]
 8002732:	88fb      	ldrh	r3, [r7, #6]
 8002734:	4013      	ands	r3, r2
 8002736:	2b00      	cmp	r3, #0
 8002738:	d006      	beq.n	8002748 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800273a:	4a05      	ldr	r2, [pc, #20]	@ (8002750 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800273c:	88fb      	ldrh	r3, [r7, #6]
 800273e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002740:	88fb      	ldrh	r3, [r7, #6]
 8002742:	4618      	mov	r0, r3
 8002744:	f7ff f874 	bl	8001830 <HAL_GPIO_EXTI_Callback>
  }
}
 8002748:	bf00      	nop
 800274a:	3708      	adds	r7, #8
 800274c:	46bd      	mov	sp, r7
 800274e:	bd80      	pop	{r7, pc}
 8002750:	40010400 	.word	0x40010400

08002754 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b084      	sub	sp, #16
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d101      	bne.n	8002766 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002762:	2301      	movs	r3, #1
 8002764:	e12b      	b.n	80029be <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800276c:	b2db      	uxtb	r3, r3
 800276e:	2b00      	cmp	r3, #0
 8002770:	d106      	bne.n	8002780 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2200      	movs	r2, #0
 8002776:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	f7ff faa2 	bl	8001cc4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2224      	movs	r2, #36	@ 0x24
 8002784:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	681a      	ldr	r2, [r3, #0]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f022 0201 	bic.w	r2, r2, #1
 8002796:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80027a6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	681a      	ldr	r2, [r3, #0]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80027b6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80027b8:	f001 f832 	bl	8003820 <HAL_RCC_GetPCLK1Freq>
 80027bc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	4a81      	ldr	r2, [pc, #516]	@ (80029c8 <HAL_I2C_Init+0x274>)
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d807      	bhi.n	80027d8 <HAL_I2C_Init+0x84>
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	4a80      	ldr	r2, [pc, #512]	@ (80029cc <HAL_I2C_Init+0x278>)
 80027cc:	4293      	cmp	r3, r2
 80027ce:	bf94      	ite	ls
 80027d0:	2301      	movls	r3, #1
 80027d2:	2300      	movhi	r3, #0
 80027d4:	b2db      	uxtb	r3, r3
 80027d6:	e006      	b.n	80027e6 <HAL_I2C_Init+0x92>
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	4a7d      	ldr	r2, [pc, #500]	@ (80029d0 <HAL_I2C_Init+0x27c>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	bf94      	ite	ls
 80027e0:	2301      	movls	r3, #1
 80027e2:	2300      	movhi	r3, #0
 80027e4:	b2db      	uxtb	r3, r3
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d001      	beq.n	80027ee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80027ea:	2301      	movs	r3, #1
 80027ec:	e0e7      	b.n	80029be <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	4a78      	ldr	r2, [pc, #480]	@ (80029d4 <HAL_I2C_Init+0x280>)
 80027f2:	fba2 2303 	umull	r2, r3, r2, r3
 80027f6:	0c9b      	lsrs	r3, r3, #18
 80027f8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	68ba      	ldr	r2, [r7, #8]
 800280a:	430a      	orrs	r2, r1
 800280c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	6a1b      	ldr	r3, [r3, #32]
 8002814:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	4a6a      	ldr	r2, [pc, #424]	@ (80029c8 <HAL_I2C_Init+0x274>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d802      	bhi.n	8002828 <HAL_I2C_Init+0xd4>
 8002822:	68bb      	ldr	r3, [r7, #8]
 8002824:	3301      	adds	r3, #1
 8002826:	e009      	b.n	800283c <HAL_I2C_Init+0xe8>
 8002828:	68bb      	ldr	r3, [r7, #8]
 800282a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800282e:	fb02 f303 	mul.w	r3, r2, r3
 8002832:	4a69      	ldr	r2, [pc, #420]	@ (80029d8 <HAL_I2C_Init+0x284>)
 8002834:	fba2 2303 	umull	r2, r3, r2, r3
 8002838:	099b      	lsrs	r3, r3, #6
 800283a:	3301      	adds	r3, #1
 800283c:	687a      	ldr	r2, [r7, #4]
 800283e:	6812      	ldr	r2, [r2, #0]
 8002840:	430b      	orrs	r3, r1
 8002842:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	69db      	ldr	r3, [r3, #28]
 800284a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800284e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	495c      	ldr	r1, [pc, #368]	@ (80029c8 <HAL_I2C_Init+0x274>)
 8002858:	428b      	cmp	r3, r1
 800285a:	d819      	bhi.n	8002890 <HAL_I2C_Init+0x13c>
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	1e59      	subs	r1, r3, #1
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	005b      	lsls	r3, r3, #1
 8002866:	fbb1 f3f3 	udiv	r3, r1, r3
 800286a:	1c59      	adds	r1, r3, #1
 800286c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002870:	400b      	ands	r3, r1
 8002872:	2b00      	cmp	r3, #0
 8002874:	d00a      	beq.n	800288c <HAL_I2C_Init+0x138>
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	1e59      	subs	r1, r3, #1
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	005b      	lsls	r3, r3, #1
 8002880:	fbb1 f3f3 	udiv	r3, r1, r3
 8002884:	3301      	adds	r3, #1
 8002886:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800288a:	e051      	b.n	8002930 <HAL_I2C_Init+0x1dc>
 800288c:	2304      	movs	r3, #4
 800288e:	e04f      	b.n	8002930 <HAL_I2C_Init+0x1dc>
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	689b      	ldr	r3, [r3, #8]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d111      	bne.n	80028bc <HAL_I2C_Init+0x168>
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	1e58      	subs	r0, r3, #1
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6859      	ldr	r1, [r3, #4]
 80028a0:	460b      	mov	r3, r1
 80028a2:	005b      	lsls	r3, r3, #1
 80028a4:	440b      	add	r3, r1
 80028a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80028aa:	3301      	adds	r3, #1
 80028ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	bf0c      	ite	eq
 80028b4:	2301      	moveq	r3, #1
 80028b6:	2300      	movne	r3, #0
 80028b8:	b2db      	uxtb	r3, r3
 80028ba:	e012      	b.n	80028e2 <HAL_I2C_Init+0x18e>
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	1e58      	subs	r0, r3, #1
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6859      	ldr	r1, [r3, #4]
 80028c4:	460b      	mov	r3, r1
 80028c6:	009b      	lsls	r3, r3, #2
 80028c8:	440b      	add	r3, r1
 80028ca:	0099      	lsls	r1, r3, #2
 80028cc:	440b      	add	r3, r1
 80028ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80028d2:	3301      	adds	r3, #1
 80028d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028d8:	2b00      	cmp	r3, #0
 80028da:	bf0c      	ite	eq
 80028dc:	2301      	moveq	r3, #1
 80028de:	2300      	movne	r3, #0
 80028e0:	b2db      	uxtb	r3, r3
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d001      	beq.n	80028ea <HAL_I2C_Init+0x196>
 80028e6:	2301      	movs	r3, #1
 80028e8:	e022      	b.n	8002930 <HAL_I2C_Init+0x1dc>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d10e      	bne.n	8002910 <HAL_I2C_Init+0x1bc>
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	1e58      	subs	r0, r3, #1
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6859      	ldr	r1, [r3, #4]
 80028fa:	460b      	mov	r3, r1
 80028fc:	005b      	lsls	r3, r3, #1
 80028fe:	440b      	add	r3, r1
 8002900:	fbb0 f3f3 	udiv	r3, r0, r3
 8002904:	3301      	adds	r3, #1
 8002906:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800290a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800290e:	e00f      	b.n	8002930 <HAL_I2C_Init+0x1dc>
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	1e58      	subs	r0, r3, #1
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6859      	ldr	r1, [r3, #4]
 8002918:	460b      	mov	r3, r1
 800291a:	009b      	lsls	r3, r3, #2
 800291c:	440b      	add	r3, r1
 800291e:	0099      	lsls	r1, r3, #2
 8002920:	440b      	add	r3, r1
 8002922:	fbb0 f3f3 	udiv	r3, r0, r3
 8002926:	3301      	adds	r3, #1
 8002928:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800292c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002930:	6879      	ldr	r1, [r7, #4]
 8002932:	6809      	ldr	r1, [r1, #0]
 8002934:	4313      	orrs	r3, r2
 8002936:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	69da      	ldr	r2, [r3, #28]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6a1b      	ldr	r3, [r3, #32]
 800294a:	431a      	orrs	r2, r3
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	430a      	orrs	r2, r1
 8002952:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800295e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002962:	687a      	ldr	r2, [r7, #4]
 8002964:	6911      	ldr	r1, [r2, #16]
 8002966:	687a      	ldr	r2, [r7, #4]
 8002968:	68d2      	ldr	r2, [r2, #12]
 800296a:	4311      	orrs	r1, r2
 800296c:	687a      	ldr	r2, [r7, #4]
 800296e:	6812      	ldr	r2, [r2, #0]
 8002970:	430b      	orrs	r3, r1
 8002972:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	68db      	ldr	r3, [r3, #12]
 800297a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	695a      	ldr	r2, [r3, #20]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	699b      	ldr	r3, [r3, #24]
 8002986:	431a      	orrs	r2, r3
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	430a      	orrs	r2, r1
 800298e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	681a      	ldr	r2, [r3, #0]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f042 0201 	orr.w	r2, r2, #1
 800299e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2200      	movs	r2, #0
 80029a4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2220      	movs	r2, #32
 80029aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2200      	movs	r2, #0
 80029b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2200      	movs	r2, #0
 80029b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80029bc:	2300      	movs	r3, #0
}
 80029be:	4618      	mov	r0, r3
 80029c0:	3710      	adds	r7, #16
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	000186a0 	.word	0x000186a0
 80029cc:	001e847f 	.word	0x001e847f
 80029d0:	003d08ff 	.word	0x003d08ff
 80029d4:	431bde83 	.word	0x431bde83
 80029d8:	10624dd3 	.word	0x10624dd3

080029dc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b088      	sub	sp, #32
 80029e0:	af02      	add	r7, sp, #8
 80029e2:	60f8      	str	r0, [r7, #12]
 80029e4:	607a      	str	r2, [r7, #4]
 80029e6:	461a      	mov	r2, r3
 80029e8:	460b      	mov	r3, r1
 80029ea:	817b      	strh	r3, [r7, #10]
 80029ec:	4613      	mov	r3, r2
 80029ee:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80029f0:	f7ff fb90 	bl	8002114 <HAL_GetTick>
 80029f4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80029fc:	b2db      	uxtb	r3, r3
 80029fe:	2b20      	cmp	r3, #32
 8002a00:	f040 80e0 	bne.w	8002bc4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	9300      	str	r3, [sp, #0]
 8002a08:	2319      	movs	r3, #25
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	4970      	ldr	r1, [pc, #448]	@ (8002bd0 <HAL_I2C_Master_Transmit+0x1f4>)
 8002a0e:	68f8      	ldr	r0, [r7, #12]
 8002a10:	f000 f964 	bl	8002cdc <I2C_WaitOnFlagUntilTimeout>
 8002a14:	4603      	mov	r3, r0
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d001      	beq.n	8002a1e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002a1a:	2302      	movs	r3, #2
 8002a1c:	e0d3      	b.n	8002bc6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a24:	2b01      	cmp	r3, #1
 8002a26:	d101      	bne.n	8002a2c <HAL_I2C_Master_Transmit+0x50>
 8002a28:	2302      	movs	r3, #2
 8002a2a:	e0cc      	b.n	8002bc6 <HAL_I2C_Master_Transmit+0x1ea>
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	2201      	movs	r2, #1
 8002a30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f003 0301 	and.w	r3, r3, #1
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d007      	beq.n	8002a52 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	681a      	ldr	r2, [r3, #0]
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f042 0201 	orr.w	r2, r2, #1
 8002a50:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a60:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	2221      	movs	r2, #33	@ 0x21
 8002a66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	2210      	movs	r2, #16
 8002a6e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	2200      	movs	r2, #0
 8002a76:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	687a      	ldr	r2, [r7, #4]
 8002a7c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	893a      	ldrh	r2, [r7, #8]
 8002a82:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a88:	b29a      	uxth	r2, r3
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	4a50      	ldr	r2, [pc, #320]	@ (8002bd4 <HAL_I2C_Master_Transmit+0x1f8>)
 8002a92:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002a94:	8979      	ldrh	r1, [r7, #10]
 8002a96:	697b      	ldr	r3, [r7, #20]
 8002a98:	6a3a      	ldr	r2, [r7, #32]
 8002a9a:	68f8      	ldr	r0, [r7, #12]
 8002a9c:	f000 f89c 	bl	8002bd8 <I2C_MasterRequestWrite>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d001      	beq.n	8002aaa <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e08d      	b.n	8002bc6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002aaa:	2300      	movs	r3, #0
 8002aac:	613b      	str	r3, [r7, #16]
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	695b      	ldr	r3, [r3, #20]
 8002ab4:	613b      	str	r3, [r7, #16]
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	699b      	ldr	r3, [r3, #24]
 8002abc:	613b      	str	r3, [r7, #16]
 8002abe:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002ac0:	e066      	b.n	8002b90 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ac2:	697a      	ldr	r2, [r7, #20]
 8002ac4:	6a39      	ldr	r1, [r7, #32]
 8002ac6:	68f8      	ldr	r0, [r7, #12]
 8002ac8:	f000 fa22 	bl	8002f10 <I2C_WaitOnTXEFlagUntilTimeout>
 8002acc:	4603      	mov	r3, r0
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d00d      	beq.n	8002aee <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ad6:	2b04      	cmp	r3, #4
 8002ad8:	d107      	bne.n	8002aea <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	681a      	ldr	r2, [r3, #0]
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ae8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002aea:	2301      	movs	r3, #1
 8002aec:	e06b      	b.n	8002bc6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002af2:	781a      	ldrb	r2, [r3, #0]
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002afe:	1c5a      	adds	r2, r3, #1
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b08:	b29b      	uxth	r3, r3
 8002b0a:	3b01      	subs	r3, #1
 8002b0c:	b29a      	uxth	r2, r3
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b16:	3b01      	subs	r3, #1
 8002b18:	b29a      	uxth	r2, r3
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	695b      	ldr	r3, [r3, #20]
 8002b24:	f003 0304 	and.w	r3, r3, #4
 8002b28:	2b04      	cmp	r3, #4
 8002b2a:	d11b      	bne.n	8002b64 <HAL_I2C_Master_Transmit+0x188>
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d017      	beq.n	8002b64 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b38:	781a      	ldrb	r2, [r3, #0]
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b44:	1c5a      	adds	r2, r3, #1
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b4e:	b29b      	uxth	r3, r3
 8002b50:	3b01      	subs	r3, #1
 8002b52:	b29a      	uxth	r2, r3
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b5c:	3b01      	subs	r3, #1
 8002b5e:	b29a      	uxth	r2, r3
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b64:	697a      	ldr	r2, [r7, #20]
 8002b66:	6a39      	ldr	r1, [r7, #32]
 8002b68:	68f8      	ldr	r0, [r7, #12]
 8002b6a:	f000 fa19 	bl	8002fa0 <I2C_WaitOnBTFFlagUntilTimeout>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d00d      	beq.n	8002b90 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b78:	2b04      	cmp	r3, #4
 8002b7a:	d107      	bne.n	8002b8c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b8a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	e01a      	b.n	8002bc6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d194      	bne.n	8002ac2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ba6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	2220      	movs	r2, #32
 8002bac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	2200      	movs	r2, #0
 8002bbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	e000      	b.n	8002bc6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002bc4:	2302      	movs	r3, #2
  }
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	3718      	adds	r7, #24
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}
 8002bce:	bf00      	nop
 8002bd0:	00100002 	.word	0x00100002
 8002bd4:	ffff0000 	.word	0xffff0000

08002bd8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b088      	sub	sp, #32
 8002bdc:	af02      	add	r7, sp, #8
 8002bde:	60f8      	str	r0, [r7, #12]
 8002be0:	607a      	str	r2, [r7, #4]
 8002be2:	603b      	str	r3, [r7, #0]
 8002be4:	460b      	mov	r3, r1
 8002be6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bec:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	2b08      	cmp	r3, #8
 8002bf2:	d006      	beq.n	8002c02 <I2C_MasterRequestWrite+0x2a>
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	2b01      	cmp	r3, #1
 8002bf8:	d003      	beq.n	8002c02 <I2C_MasterRequestWrite+0x2a>
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002c00:	d108      	bne.n	8002c14 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	681a      	ldr	r2, [r3, #0]
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002c10:	601a      	str	r2, [r3, #0]
 8002c12:	e00b      	b.n	8002c2c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c18:	2b12      	cmp	r3, #18
 8002c1a:	d107      	bne.n	8002c2c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	681a      	ldr	r2, [r3, #0]
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002c2a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	9300      	str	r3, [sp, #0]
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2200      	movs	r2, #0
 8002c34:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002c38:	68f8      	ldr	r0, [r7, #12]
 8002c3a:	f000 f84f 	bl	8002cdc <I2C_WaitOnFlagUntilTimeout>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d00d      	beq.n	8002c60 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002c52:	d103      	bne.n	8002c5c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002c5a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002c5c:	2303      	movs	r3, #3
 8002c5e:	e035      	b.n	8002ccc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	691b      	ldr	r3, [r3, #16]
 8002c64:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002c68:	d108      	bne.n	8002c7c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002c6a:	897b      	ldrh	r3, [r7, #10]
 8002c6c:	b2db      	uxtb	r3, r3
 8002c6e:	461a      	mov	r2, r3
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002c78:	611a      	str	r2, [r3, #16]
 8002c7a:	e01b      	b.n	8002cb4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002c7c:	897b      	ldrh	r3, [r7, #10]
 8002c7e:	11db      	asrs	r3, r3, #7
 8002c80:	b2db      	uxtb	r3, r3
 8002c82:	f003 0306 	and.w	r3, r3, #6
 8002c86:	b2db      	uxtb	r3, r3
 8002c88:	f063 030f 	orn	r3, r3, #15
 8002c8c:	b2da      	uxtb	r2, r3
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	687a      	ldr	r2, [r7, #4]
 8002c98:	490e      	ldr	r1, [pc, #56]	@ (8002cd4 <I2C_MasterRequestWrite+0xfc>)
 8002c9a:	68f8      	ldr	r0, [r7, #12]
 8002c9c:	f000 f898 	bl	8002dd0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002ca0:	4603      	mov	r3, r0
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d001      	beq.n	8002caa <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	e010      	b.n	8002ccc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002caa:	897b      	ldrh	r3, [r7, #10]
 8002cac:	b2da      	uxtb	r2, r3
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	687a      	ldr	r2, [r7, #4]
 8002cb8:	4907      	ldr	r1, [pc, #28]	@ (8002cd8 <I2C_MasterRequestWrite+0x100>)
 8002cba:	68f8      	ldr	r0, [r7, #12]
 8002cbc:	f000 f888 	bl	8002dd0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d001      	beq.n	8002cca <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e000      	b.n	8002ccc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002cca:	2300      	movs	r3, #0
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	3718      	adds	r7, #24
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd80      	pop	{r7, pc}
 8002cd4:	00010008 	.word	0x00010008
 8002cd8:	00010002 	.word	0x00010002

08002cdc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b084      	sub	sp, #16
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	60f8      	str	r0, [r7, #12]
 8002ce4:	60b9      	str	r1, [r7, #8]
 8002ce6:	603b      	str	r3, [r7, #0]
 8002ce8:	4613      	mov	r3, r2
 8002cea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002cec:	e048      	b.n	8002d80 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cf4:	d044      	beq.n	8002d80 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cf6:	f7ff fa0d 	bl	8002114 <HAL_GetTick>
 8002cfa:	4602      	mov	r2, r0
 8002cfc:	69bb      	ldr	r3, [r7, #24]
 8002cfe:	1ad3      	subs	r3, r2, r3
 8002d00:	683a      	ldr	r2, [r7, #0]
 8002d02:	429a      	cmp	r2, r3
 8002d04:	d302      	bcc.n	8002d0c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d139      	bne.n	8002d80 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002d0c:	68bb      	ldr	r3, [r7, #8]
 8002d0e:	0c1b      	lsrs	r3, r3, #16
 8002d10:	b2db      	uxtb	r3, r3
 8002d12:	2b01      	cmp	r3, #1
 8002d14:	d10d      	bne.n	8002d32 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	695b      	ldr	r3, [r3, #20]
 8002d1c:	43da      	mvns	r2, r3
 8002d1e:	68bb      	ldr	r3, [r7, #8]
 8002d20:	4013      	ands	r3, r2
 8002d22:	b29b      	uxth	r3, r3
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	bf0c      	ite	eq
 8002d28:	2301      	moveq	r3, #1
 8002d2a:	2300      	movne	r3, #0
 8002d2c:	b2db      	uxtb	r3, r3
 8002d2e:	461a      	mov	r2, r3
 8002d30:	e00c      	b.n	8002d4c <I2C_WaitOnFlagUntilTimeout+0x70>
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	699b      	ldr	r3, [r3, #24]
 8002d38:	43da      	mvns	r2, r3
 8002d3a:	68bb      	ldr	r3, [r7, #8]
 8002d3c:	4013      	ands	r3, r2
 8002d3e:	b29b      	uxth	r3, r3
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	bf0c      	ite	eq
 8002d44:	2301      	moveq	r3, #1
 8002d46:	2300      	movne	r3, #0
 8002d48:	b2db      	uxtb	r3, r3
 8002d4a:	461a      	mov	r2, r3
 8002d4c:	79fb      	ldrb	r3, [r7, #7]
 8002d4e:	429a      	cmp	r2, r3
 8002d50:	d116      	bne.n	8002d80 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	2200      	movs	r2, #0
 8002d56:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	2220      	movs	r2, #32
 8002d5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	2200      	movs	r2, #0
 8002d64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d6c:	f043 0220 	orr.w	r2, r3, #32
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	2200      	movs	r2, #0
 8002d78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e023      	b.n	8002dc8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002d80:	68bb      	ldr	r3, [r7, #8]
 8002d82:	0c1b      	lsrs	r3, r3, #16
 8002d84:	b2db      	uxtb	r3, r3
 8002d86:	2b01      	cmp	r3, #1
 8002d88:	d10d      	bne.n	8002da6 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	695b      	ldr	r3, [r3, #20]
 8002d90:	43da      	mvns	r2, r3
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	4013      	ands	r3, r2
 8002d96:	b29b      	uxth	r3, r3
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	bf0c      	ite	eq
 8002d9c:	2301      	moveq	r3, #1
 8002d9e:	2300      	movne	r3, #0
 8002da0:	b2db      	uxtb	r3, r3
 8002da2:	461a      	mov	r2, r3
 8002da4:	e00c      	b.n	8002dc0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	699b      	ldr	r3, [r3, #24]
 8002dac:	43da      	mvns	r2, r3
 8002dae:	68bb      	ldr	r3, [r7, #8]
 8002db0:	4013      	ands	r3, r2
 8002db2:	b29b      	uxth	r3, r3
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	bf0c      	ite	eq
 8002db8:	2301      	moveq	r3, #1
 8002dba:	2300      	movne	r3, #0
 8002dbc:	b2db      	uxtb	r3, r3
 8002dbe:	461a      	mov	r2, r3
 8002dc0:	79fb      	ldrb	r3, [r7, #7]
 8002dc2:	429a      	cmp	r2, r3
 8002dc4:	d093      	beq.n	8002cee <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002dc6:	2300      	movs	r3, #0
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	3710      	adds	r7, #16
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}

08002dd0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b084      	sub	sp, #16
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	60f8      	str	r0, [r7, #12]
 8002dd8:	60b9      	str	r1, [r7, #8]
 8002dda:	607a      	str	r2, [r7, #4]
 8002ddc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002dde:	e071      	b.n	8002ec4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	695b      	ldr	r3, [r3, #20]
 8002de6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002dea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002dee:	d123      	bne.n	8002e38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	681a      	ldr	r2, [r3, #0]
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002dfe:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002e08:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	2220      	movs	r2, #32
 8002e14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e24:	f043 0204 	orr.w	r2, r3, #4
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002e34:	2301      	movs	r3, #1
 8002e36:	e067      	b.n	8002f08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e3e:	d041      	beq.n	8002ec4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e40:	f7ff f968 	bl	8002114 <HAL_GetTick>
 8002e44:	4602      	mov	r2, r0
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	1ad3      	subs	r3, r2, r3
 8002e4a:	687a      	ldr	r2, [r7, #4]
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	d302      	bcc.n	8002e56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d136      	bne.n	8002ec4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002e56:	68bb      	ldr	r3, [r7, #8]
 8002e58:	0c1b      	lsrs	r3, r3, #16
 8002e5a:	b2db      	uxtb	r3, r3
 8002e5c:	2b01      	cmp	r3, #1
 8002e5e:	d10c      	bne.n	8002e7a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	695b      	ldr	r3, [r3, #20]
 8002e66:	43da      	mvns	r2, r3
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	4013      	ands	r3, r2
 8002e6c:	b29b      	uxth	r3, r3
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	bf14      	ite	ne
 8002e72:	2301      	movne	r3, #1
 8002e74:	2300      	moveq	r3, #0
 8002e76:	b2db      	uxtb	r3, r3
 8002e78:	e00b      	b.n	8002e92 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	699b      	ldr	r3, [r3, #24]
 8002e80:	43da      	mvns	r2, r3
 8002e82:	68bb      	ldr	r3, [r7, #8]
 8002e84:	4013      	ands	r3, r2
 8002e86:	b29b      	uxth	r3, r3
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	bf14      	ite	ne
 8002e8c:	2301      	movne	r3, #1
 8002e8e:	2300      	moveq	r3, #0
 8002e90:	b2db      	uxtb	r3, r3
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d016      	beq.n	8002ec4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	2200      	movs	r2, #0
 8002e9a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	2220      	movs	r2, #32
 8002ea0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eb0:	f043 0220 	orr.w	r2, r3, #32
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	e021      	b.n	8002f08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	0c1b      	lsrs	r3, r3, #16
 8002ec8:	b2db      	uxtb	r3, r3
 8002eca:	2b01      	cmp	r3, #1
 8002ecc:	d10c      	bne.n	8002ee8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	695b      	ldr	r3, [r3, #20]
 8002ed4:	43da      	mvns	r2, r3
 8002ed6:	68bb      	ldr	r3, [r7, #8]
 8002ed8:	4013      	ands	r3, r2
 8002eda:	b29b      	uxth	r3, r3
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	bf14      	ite	ne
 8002ee0:	2301      	movne	r3, #1
 8002ee2:	2300      	moveq	r3, #0
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	e00b      	b.n	8002f00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	699b      	ldr	r3, [r3, #24]
 8002eee:	43da      	mvns	r2, r3
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	4013      	ands	r3, r2
 8002ef4:	b29b      	uxth	r3, r3
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	bf14      	ite	ne
 8002efa:	2301      	movne	r3, #1
 8002efc:	2300      	moveq	r3, #0
 8002efe:	b2db      	uxtb	r3, r3
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	f47f af6d 	bne.w	8002de0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002f06:	2300      	movs	r3, #0
}
 8002f08:	4618      	mov	r0, r3
 8002f0a:	3710      	adds	r7, #16
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}

08002f10 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b084      	sub	sp, #16
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	60f8      	str	r0, [r7, #12]
 8002f18:	60b9      	str	r1, [r7, #8]
 8002f1a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f1c:	e034      	b.n	8002f88 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002f1e:	68f8      	ldr	r0, [r7, #12]
 8002f20:	f000 f886 	bl	8003030 <I2C_IsAcknowledgeFailed>
 8002f24:	4603      	mov	r3, r0
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d001      	beq.n	8002f2e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	e034      	b.n	8002f98 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f2e:	68bb      	ldr	r3, [r7, #8]
 8002f30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f34:	d028      	beq.n	8002f88 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f36:	f7ff f8ed 	bl	8002114 <HAL_GetTick>
 8002f3a:	4602      	mov	r2, r0
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	1ad3      	subs	r3, r2, r3
 8002f40:	68ba      	ldr	r2, [r7, #8]
 8002f42:	429a      	cmp	r2, r3
 8002f44:	d302      	bcc.n	8002f4c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002f46:	68bb      	ldr	r3, [r7, #8]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d11d      	bne.n	8002f88 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	695b      	ldr	r3, [r3, #20]
 8002f52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f56:	2b80      	cmp	r3, #128	@ 0x80
 8002f58:	d016      	beq.n	8002f88 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	2220      	movs	r2, #32
 8002f64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f74:	f043 0220 	orr.w	r2, r3, #32
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002f84:	2301      	movs	r3, #1
 8002f86:	e007      	b.n	8002f98 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	695b      	ldr	r3, [r3, #20]
 8002f8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f92:	2b80      	cmp	r3, #128	@ 0x80
 8002f94:	d1c3      	bne.n	8002f1e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002f96:	2300      	movs	r3, #0
}
 8002f98:	4618      	mov	r0, r3
 8002f9a:	3710      	adds	r7, #16
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bd80      	pop	{r7, pc}

08002fa0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b084      	sub	sp, #16
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	60f8      	str	r0, [r7, #12]
 8002fa8:	60b9      	str	r1, [r7, #8]
 8002faa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002fac:	e034      	b.n	8003018 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002fae:	68f8      	ldr	r0, [r7, #12]
 8002fb0:	f000 f83e 	bl	8003030 <I2C_IsAcknowledgeFailed>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d001      	beq.n	8002fbe <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	e034      	b.n	8003028 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fbe:	68bb      	ldr	r3, [r7, #8]
 8002fc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fc4:	d028      	beq.n	8003018 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fc6:	f7ff f8a5 	bl	8002114 <HAL_GetTick>
 8002fca:	4602      	mov	r2, r0
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	1ad3      	subs	r3, r2, r3
 8002fd0:	68ba      	ldr	r2, [r7, #8]
 8002fd2:	429a      	cmp	r2, r3
 8002fd4:	d302      	bcc.n	8002fdc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002fd6:	68bb      	ldr	r3, [r7, #8]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d11d      	bne.n	8003018 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	695b      	ldr	r3, [r3, #20]
 8002fe2:	f003 0304 	and.w	r3, r3, #4
 8002fe6:	2b04      	cmp	r3, #4
 8002fe8:	d016      	beq.n	8003018 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	2200      	movs	r2, #0
 8002fee:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	2220      	movs	r2, #32
 8002ff4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003004:	f043 0220 	orr.w	r2, r3, #32
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2200      	movs	r2, #0
 8003010:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003014:	2301      	movs	r3, #1
 8003016:	e007      	b.n	8003028 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	695b      	ldr	r3, [r3, #20]
 800301e:	f003 0304 	and.w	r3, r3, #4
 8003022:	2b04      	cmp	r3, #4
 8003024:	d1c3      	bne.n	8002fae <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003026:	2300      	movs	r3, #0
}
 8003028:	4618      	mov	r0, r3
 800302a:	3710      	adds	r7, #16
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}

08003030 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003030:	b480      	push	{r7}
 8003032:	b083      	sub	sp, #12
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	695b      	ldr	r3, [r3, #20]
 800303e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003042:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003046:	d11b      	bne.n	8003080 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003050:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2200      	movs	r2, #0
 8003056:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2220      	movs	r2, #32
 800305c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2200      	movs	r2, #0
 8003064:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800306c:	f043 0204 	orr.w	r2, r3, #4
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2200      	movs	r2, #0
 8003078:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800307c:	2301      	movs	r3, #1
 800307e:	e000      	b.n	8003082 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003080:	2300      	movs	r3, #0
}
 8003082:	4618      	mov	r0, r3
 8003084:	370c      	adds	r7, #12
 8003086:	46bd      	mov	sp, r7
 8003088:	bc80      	pop	{r7}
 800308a:	4770      	bx	lr

0800308c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b086      	sub	sp, #24
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d101      	bne.n	800309e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	e272      	b.n	8003584 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f003 0301 	and.w	r3, r3, #1
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	f000 8087 	beq.w	80031ba <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80030ac:	4b92      	ldr	r3, [pc, #584]	@ (80032f8 <HAL_RCC_OscConfig+0x26c>)
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	f003 030c 	and.w	r3, r3, #12
 80030b4:	2b04      	cmp	r3, #4
 80030b6:	d00c      	beq.n	80030d2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80030b8:	4b8f      	ldr	r3, [pc, #572]	@ (80032f8 <HAL_RCC_OscConfig+0x26c>)
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	f003 030c 	and.w	r3, r3, #12
 80030c0:	2b08      	cmp	r3, #8
 80030c2:	d112      	bne.n	80030ea <HAL_RCC_OscConfig+0x5e>
 80030c4:	4b8c      	ldr	r3, [pc, #560]	@ (80032f8 <HAL_RCC_OscConfig+0x26c>)
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030d0:	d10b      	bne.n	80030ea <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030d2:	4b89      	ldr	r3, [pc, #548]	@ (80032f8 <HAL_RCC_OscConfig+0x26c>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d06c      	beq.n	80031b8 <HAL_RCC_OscConfig+0x12c>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d168      	bne.n	80031b8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80030e6:	2301      	movs	r3, #1
 80030e8:	e24c      	b.n	8003584 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030f2:	d106      	bne.n	8003102 <HAL_RCC_OscConfig+0x76>
 80030f4:	4b80      	ldr	r3, [pc, #512]	@ (80032f8 <HAL_RCC_OscConfig+0x26c>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4a7f      	ldr	r2, [pc, #508]	@ (80032f8 <HAL_RCC_OscConfig+0x26c>)
 80030fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030fe:	6013      	str	r3, [r2, #0]
 8003100:	e02e      	b.n	8003160 <HAL_RCC_OscConfig+0xd4>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d10c      	bne.n	8003124 <HAL_RCC_OscConfig+0x98>
 800310a:	4b7b      	ldr	r3, [pc, #492]	@ (80032f8 <HAL_RCC_OscConfig+0x26c>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a7a      	ldr	r2, [pc, #488]	@ (80032f8 <HAL_RCC_OscConfig+0x26c>)
 8003110:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003114:	6013      	str	r3, [r2, #0]
 8003116:	4b78      	ldr	r3, [pc, #480]	@ (80032f8 <HAL_RCC_OscConfig+0x26c>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4a77      	ldr	r2, [pc, #476]	@ (80032f8 <HAL_RCC_OscConfig+0x26c>)
 800311c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003120:	6013      	str	r3, [r2, #0]
 8003122:	e01d      	b.n	8003160 <HAL_RCC_OscConfig+0xd4>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800312c:	d10c      	bne.n	8003148 <HAL_RCC_OscConfig+0xbc>
 800312e:	4b72      	ldr	r3, [pc, #456]	@ (80032f8 <HAL_RCC_OscConfig+0x26c>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a71      	ldr	r2, [pc, #452]	@ (80032f8 <HAL_RCC_OscConfig+0x26c>)
 8003134:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003138:	6013      	str	r3, [r2, #0]
 800313a:	4b6f      	ldr	r3, [pc, #444]	@ (80032f8 <HAL_RCC_OscConfig+0x26c>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a6e      	ldr	r2, [pc, #440]	@ (80032f8 <HAL_RCC_OscConfig+0x26c>)
 8003140:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003144:	6013      	str	r3, [r2, #0]
 8003146:	e00b      	b.n	8003160 <HAL_RCC_OscConfig+0xd4>
 8003148:	4b6b      	ldr	r3, [pc, #428]	@ (80032f8 <HAL_RCC_OscConfig+0x26c>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a6a      	ldr	r2, [pc, #424]	@ (80032f8 <HAL_RCC_OscConfig+0x26c>)
 800314e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003152:	6013      	str	r3, [r2, #0]
 8003154:	4b68      	ldr	r3, [pc, #416]	@ (80032f8 <HAL_RCC_OscConfig+0x26c>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a67      	ldr	r2, [pc, #412]	@ (80032f8 <HAL_RCC_OscConfig+0x26c>)
 800315a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800315e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d013      	beq.n	8003190 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003168:	f7fe ffd4 	bl	8002114 <HAL_GetTick>
 800316c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800316e:	e008      	b.n	8003182 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003170:	f7fe ffd0 	bl	8002114 <HAL_GetTick>
 8003174:	4602      	mov	r2, r0
 8003176:	693b      	ldr	r3, [r7, #16]
 8003178:	1ad3      	subs	r3, r2, r3
 800317a:	2b64      	cmp	r3, #100	@ 0x64
 800317c:	d901      	bls.n	8003182 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800317e:	2303      	movs	r3, #3
 8003180:	e200      	b.n	8003584 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003182:	4b5d      	ldr	r3, [pc, #372]	@ (80032f8 <HAL_RCC_OscConfig+0x26c>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800318a:	2b00      	cmp	r3, #0
 800318c:	d0f0      	beq.n	8003170 <HAL_RCC_OscConfig+0xe4>
 800318e:	e014      	b.n	80031ba <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003190:	f7fe ffc0 	bl	8002114 <HAL_GetTick>
 8003194:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003196:	e008      	b.n	80031aa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003198:	f7fe ffbc 	bl	8002114 <HAL_GetTick>
 800319c:	4602      	mov	r2, r0
 800319e:	693b      	ldr	r3, [r7, #16]
 80031a0:	1ad3      	subs	r3, r2, r3
 80031a2:	2b64      	cmp	r3, #100	@ 0x64
 80031a4:	d901      	bls.n	80031aa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80031a6:	2303      	movs	r3, #3
 80031a8:	e1ec      	b.n	8003584 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031aa:	4b53      	ldr	r3, [pc, #332]	@ (80032f8 <HAL_RCC_OscConfig+0x26c>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d1f0      	bne.n	8003198 <HAL_RCC_OscConfig+0x10c>
 80031b6:	e000      	b.n	80031ba <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f003 0302 	and.w	r3, r3, #2
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d063      	beq.n	800328e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80031c6:	4b4c      	ldr	r3, [pc, #304]	@ (80032f8 <HAL_RCC_OscConfig+0x26c>)
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	f003 030c 	and.w	r3, r3, #12
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d00b      	beq.n	80031ea <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80031d2:	4b49      	ldr	r3, [pc, #292]	@ (80032f8 <HAL_RCC_OscConfig+0x26c>)
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	f003 030c 	and.w	r3, r3, #12
 80031da:	2b08      	cmp	r3, #8
 80031dc:	d11c      	bne.n	8003218 <HAL_RCC_OscConfig+0x18c>
 80031de:	4b46      	ldr	r3, [pc, #280]	@ (80032f8 <HAL_RCC_OscConfig+0x26c>)
 80031e0:	685b      	ldr	r3, [r3, #4]
 80031e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d116      	bne.n	8003218 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031ea:	4b43      	ldr	r3, [pc, #268]	@ (80032f8 <HAL_RCC_OscConfig+0x26c>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f003 0302 	and.w	r3, r3, #2
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d005      	beq.n	8003202 <HAL_RCC_OscConfig+0x176>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	691b      	ldr	r3, [r3, #16]
 80031fa:	2b01      	cmp	r3, #1
 80031fc:	d001      	beq.n	8003202 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	e1c0      	b.n	8003584 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003202:	4b3d      	ldr	r3, [pc, #244]	@ (80032f8 <HAL_RCC_OscConfig+0x26c>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	695b      	ldr	r3, [r3, #20]
 800320e:	00db      	lsls	r3, r3, #3
 8003210:	4939      	ldr	r1, [pc, #228]	@ (80032f8 <HAL_RCC_OscConfig+0x26c>)
 8003212:	4313      	orrs	r3, r2
 8003214:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003216:	e03a      	b.n	800328e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	691b      	ldr	r3, [r3, #16]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d020      	beq.n	8003262 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003220:	4b36      	ldr	r3, [pc, #216]	@ (80032fc <HAL_RCC_OscConfig+0x270>)
 8003222:	2201      	movs	r2, #1
 8003224:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003226:	f7fe ff75 	bl	8002114 <HAL_GetTick>
 800322a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800322c:	e008      	b.n	8003240 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800322e:	f7fe ff71 	bl	8002114 <HAL_GetTick>
 8003232:	4602      	mov	r2, r0
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	1ad3      	subs	r3, r2, r3
 8003238:	2b02      	cmp	r3, #2
 800323a:	d901      	bls.n	8003240 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800323c:	2303      	movs	r3, #3
 800323e:	e1a1      	b.n	8003584 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003240:	4b2d      	ldr	r3, [pc, #180]	@ (80032f8 <HAL_RCC_OscConfig+0x26c>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f003 0302 	and.w	r3, r3, #2
 8003248:	2b00      	cmp	r3, #0
 800324a:	d0f0      	beq.n	800322e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800324c:	4b2a      	ldr	r3, [pc, #168]	@ (80032f8 <HAL_RCC_OscConfig+0x26c>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	695b      	ldr	r3, [r3, #20]
 8003258:	00db      	lsls	r3, r3, #3
 800325a:	4927      	ldr	r1, [pc, #156]	@ (80032f8 <HAL_RCC_OscConfig+0x26c>)
 800325c:	4313      	orrs	r3, r2
 800325e:	600b      	str	r3, [r1, #0]
 8003260:	e015      	b.n	800328e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003262:	4b26      	ldr	r3, [pc, #152]	@ (80032fc <HAL_RCC_OscConfig+0x270>)
 8003264:	2200      	movs	r2, #0
 8003266:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003268:	f7fe ff54 	bl	8002114 <HAL_GetTick>
 800326c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800326e:	e008      	b.n	8003282 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003270:	f7fe ff50 	bl	8002114 <HAL_GetTick>
 8003274:	4602      	mov	r2, r0
 8003276:	693b      	ldr	r3, [r7, #16]
 8003278:	1ad3      	subs	r3, r2, r3
 800327a:	2b02      	cmp	r3, #2
 800327c:	d901      	bls.n	8003282 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800327e:	2303      	movs	r3, #3
 8003280:	e180      	b.n	8003584 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003282:	4b1d      	ldr	r3, [pc, #116]	@ (80032f8 <HAL_RCC_OscConfig+0x26c>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f003 0302 	and.w	r3, r3, #2
 800328a:	2b00      	cmp	r3, #0
 800328c:	d1f0      	bne.n	8003270 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f003 0308 	and.w	r3, r3, #8
 8003296:	2b00      	cmp	r3, #0
 8003298:	d03a      	beq.n	8003310 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	699b      	ldr	r3, [r3, #24]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d019      	beq.n	80032d6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032a2:	4b17      	ldr	r3, [pc, #92]	@ (8003300 <HAL_RCC_OscConfig+0x274>)
 80032a4:	2201      	movs	r2, #1
 80032a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032a8:	f7fe ff34 	bl	8002114 <HAL_GetTick>
 80032ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032ae:	e008      	b.n	80032c2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032b0:	f7fe ff30 	bl	8002114 <HAL_GetTick>
 80032b4:	4602      	mov	r2, r0
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	1ad3      	subs	r3, r2, r3
 80032ba:	2b02      	cmp	r3, #2
 80032bc:	d901      	bls.n	80032c2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80032be:	2303      	movs	r3, #3
 80032c0:	e160      	b.n	8003584 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032c2:	4b0d      	ldr	r3, [pc, #52]	@ (80032f8 <HAL_RCC_OscConfig+0x26c>)
 80032c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032c6:	f003 0302 	and.w	r3, r3, #2
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d0f0      	beq.n	80032b0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80032ce:	2001      	movs	r0, #1
 80032d0:	f000 faba 	bl	8003848 <RCC_Delay>
 80032d4:	e01c      	b.n	8003310 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80032d6:	4b0a      	ldr	r3, [pc, #40]	@ (8003300 <HAL_RCC_OscConfig+0x274>)
 80032d8:	2200      	movs	r2, #0
 80032da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032dc:	f7fe ff1a 	bl	8002114 <HAL_GetTick>
 80032e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032e2:	e00f      	b.n	8003304 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032e4:	f7fe ff16 	bl	8002114 <HAL_GetTick>
 80032e8:	4602      	mov	r2, r0
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	1ad3      	subs	r3, r2, r3
 80032ee:	2b02      	cmp	r3, #2
 80032f0:	d908      	bls.n	8003304 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80032f2:	2303      	movs	r3, #3
 80032f4:	e146      	b.n	8003584 <HAL_RCC_OscConfig+0x4f8>
 80032f6:	bf00      	nop
 80032f8:	40021000 	.word	0x40021000
 80032fc:	42420000 	.word	0x42420000
 8003300:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003304:	4b92      	ldr	r3, [pc, #584]	@ (8003550 <HAL_RCC_OscConfig+0x4c4>)
 8003306:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003308:	f003 0302 	and.w	r3, r3, #2
 800330c:	2b00      	cmp	r3, #0
 800330e:	d1e9      	bne.n	80032e4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f003 0304 	and.w	r3, r3, #4
 8003318:	2b00      	cmp	r3, #0
 800331a:	f000 80a6 	beq.w	800346a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800331e:	2300      	movs	r3, #0
 8003320:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003322:	4b8b      	ldr	r3, [pc, #556]	@ (8003550 <HAL_RCC_OscConfig+0x4c4>)
 8003324:	69db      	ldr	r3, [r3, #28]
 8003326:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800332a:	2b00      	cmp	r3, #0
 800332c:	d10d      	bne.n	800334a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800332e:	4b88      	ldr	r3, [pc, #544]	@ (8003550 <HAL_RCC_OscConfig+0x4c4>)
 8003330:	69db      	ldr	r3, [r3, #28]
 8003332:	4a87      	ldr	r2, [pc, #540]	@ (8003550 <HAL_RCC_OscConfig+0x4c4>)
 8003334:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003338:	61d3      	str	r3, [r2, #28]
 800333a:	4b85      	ldr	r3, [pc, #532]	@ (8003550 <HAL_RCC_OscConfig+0x4c4>)
 800333c:	69db      	ldr	r3, [r3, #28]
 800333e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003342:	60bb      	str	r3, [r7, #8]
 8003344:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003346:	2301      	movs	r3, #1
 8003348:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800334a:	4b82      	ldr	r3, [pc, #520]	@ (8003554 <HAL_RCC_OscConfig+0x4c8>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003352:	2b00      	cmp	r3, #0
 8003354:	d118      	bne.n	8003388 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003356:	4b7f      	ldr	r3, [pc, #508]	@ (8003554 <HAL_RCC_OscConfig+0x4c8>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4a7e      	ldr	r2, [pc, #504]	@ (8003554 <HAL_RCC_OscConfig+0x4c8>)
 800335c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003360:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003362:	f7fe fed7 	bl	8002114 <HAL_GetTick>
 8003366:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003368:	e008      	b.n	800337c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800336a:	f7fe fed3 	bl	8002114 <HAL_GetTick>
 800336e:	4602      	mov	r2, r0
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	1ad3      	subs	r3, r2, r3
 8003374:	2b64      	cmp	r3, #100	@ 0x64
 8003376:	d901      	bls.n	800337c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003378:	2303      	movs	r3, #3
 800337a:	e103      	b.n	8003584 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800337c:	4b75      	ldr	r3, [pc, #468]	@ (8003554 <HAL_RCC_OscConfig+0x4c8>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003384:	2b00      	cmp	r3, #0
 8003386:	d0f0      	beq.n	800336a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	68db      	ldr	r3, [r3, #12]
 800338c:	2b01      	cmp	r3, #1
 800338e:	d106      	bne.n	800339e <HAL_RCC_OscConfig+0x312>
 8003390:	4b6f      	ldr	r3, [pc, #444]	@ (8003550 <HAL_RCC_OscConfig+0x4c4>)
 8003392:	6a1b      	ldr	r3, [r3, #32]
 8003394:	4a6e      	ldr	r2, [pc, #440]	@ (8003550 <HAL_RCC_OscConfig+0x4c4>)
 8003396:	f043 0301 	orr.w	r3, r3, #1
 800339a:	6213      	str	r3, [r2, #32]
 800339c:	e02d      	b.n	80033fa <HAL_RCC_OscConfig+0x36e>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	68db      	ldr	r3, [r3, #12]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d10c      	bne.n	80033c0 <HAL_RCC_OscConfig+0x334>
 80033a6:	4b6a      	ldr	r3, [pc, #424]	@ (8003550 <HAL_RCC_OscConfig+0x4c4>)
 80033a8:	6a1b      	ldr	r3, [r3, #32]
 80033aa:	4a69      	ldr	r2, [pc, #420]	@ (8003550 <HAL_RCC_OscConfig+0x4c4>)
 80033ac:	f023 0301 	bic.w	r3, r3, #1
 80033b0:	6213      	str	r3, [r2, #32]
 80033b2:	4b67      	ldr	r3, [pc, #412]	@ (8003550 <HAL_RCC_OscConfig+0x4c4>)
 80033b4:	6a1b      	ldr	r3, [r3, #32]
 80033b6:	4a66      	ldr	r2, [pc, #408]	@ (8003550 <HAL_RCC_OscConfig+0x4c4>)
 80033b8:	f023 0304 	bic.w	r3, r3, #4
 80033bc:	6213      	str	r3, [r2, #32]
 80033be:	e01c      	b.n	80033fa <HAL_RCC_OscConfig+0x36e>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	68db      	ldr	r3, [r3, #12]
 80033c4:	2b05      	cmp	r3, #5
 80033c6:	d10c      	bne.n	80033e2 <HAL_RCC_OscConfig+0x356>
 80033c8:	4b61      	ldr	r3, [pc, #388]	@ (8003550 <HAL_RCC_OscConfig+0x4c4>)
 80033ca:	6a1b      	ldr	r3, [r3, #32]
 80033cc:	4a60      	ldr	r2, [pc, #384]	@ (8003550 <HAL_RCC_OscConfig+0x4c4>)
 80033ce:	f043 0304 	orr.w	r3, r3, #4
 80033d2:	6213      	str	r3, [r2, #32]
 80033d4:	4b5e      	ldr	r3, [pc, #376]	@ (8003550 <HAL_RCC_OscConfig+0x4c4>)
 80033d6:	6a1b      	ldr	r3, [r3, #32]
 80033d8:	4a5d      	ldr	r2, [pc, #372]	@ (8003550 <HAL_RCC_OscConfig+0x4c4>)
 80033da:	f043 0301 	orr.w	r3, r3, #1
 80033de:	6213      	str	r3, [r2, #32]
 80033e0:	e00b      	b.n	80033fa <HAL_RCC_OscConfig+0x36e>
 80033e2:	4b5b      	ldr	r3, [pc, #364]	@ (8003550 <HAL_RCC_OscConfig+0x4c4>)
 80033e4:	6a1b      	ldr	r3, [r3, #32]
 80033e6:	4a5a      	ldr	r2, [pc, #360]	@ (8003550 <HAL_RCC_OscConfig+0x4c4>)
 80033e8:	f023 0301 	bic.w	r3, r3, #1
 80033ec:	6213      	str	r3, [r2, #32]
 80033ee:	4b58      	ldr	r3, [pc, #352]	@ (8003550 <HAL_RCC_OscConfig+0x4c4>)
 80033f0:	6a1b      	ldr	r3, [r3, #32]
 80033f2:	4a57      	ldr	r2, [pc, #348]	@ (8003550 <HAL_RCC_OscConfig+0x4c4>)
 80033f4:	f023 0304 	bic.w	r3, r3, #4
 80033f8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	68db      	ldr	r3, [r3, #12]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d015      	beq.n	800342e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003402:	f7fe fe87 	bl	8002114 <HAL_GetTick>
 8003406:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003408:	e00a      	b.n	8003420 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800340a:	f7fe fe83 	bl	8002114 <HAL_GetTick>
 800340e:	4602      	mov	r2, r0
 8003410:	693b      	ldr	r3, [r7, #16]
 8003412:	1ad3      	subs	r3, r2, r3
 8003414:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003418:	4293      	cmp	r3, r2
 800341a:	d901      	bls.n	8003420 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800341c:	2303      	movs	r3, #3
 800341e:	e0b1      	b.n	8003584 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003420:	4b4b      	ldr	r3, [pc, #300]	@ (8003550 <HAL_RCC_OscConfig+0x4c4>)
 8003422:	6a1b      	ldr	r3, [r3, #32]
 8003424:	f003 0302 	and.w	r3, r3, #2
 8003428:	2b00      	cmp	r3, #0
 800342a:	d0ee      	beq.n	800340a <HAL_RCC_OscConfig+0x37e>
 800342c:	e014      	b.n	8003458 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800342e:	f7fe fe71 	bl	8002114 <HAL_GetTick>
 8003432:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003434:	e00a      	b.n	800344c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003436:	f7fe fe6d 	bl	8002114 <HAL_GetTick>
 800343a:	4602      	mov	r2, r0
 800343c:	693b      	ldr	r3, [r7, #16]
 800343e:	1ad3      	subs	r3, r2, r3
 8003440:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003444:	4293      	cmp	r3, r2
 8003446:	d901      	bls.n	800344c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003448:	2303      	movs	r3, #3
 800344a:	e09b      	b.n	8003584 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800344c:	4b40      	ldr	r3, [pc, #256]	@ (8003550 <HAL_RCC_OscConfig+0x4c4>)
 800344e:	6a1b      	ldr	r3, [r3, #32]
 8003450:	f003 0302 	and.w	r3, r3, #2
 8003454:	2b00      	cmp	r3, #0
 8003456:	d1ee      	bne.n	8003436 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003458:	7dfb      	ldrb	r3, [r7, #23]
 800345a:	2b01      	cmp	r3, #1
 800345c:	d105      	bne.n	800346a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800345e:	4b3c      	ldr	r3, [pc, #240]	@ (8003550 <HAL_RCC_OscConfig+0x4c4>)
 8003460:	69db      	ldr	r3, [r3, #28]
 8003462:	4a3b      	ldr	r2, [pc, #236]	@ (8003550 <HAL_RCC_OscConfig+0x4c4>)
 8003464:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003468:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	69db      	ldr	r3, [r3, #28]
 800346e:	2b00      	cmp	r3, #0
 8003470:	f000 8087 	beq.w	8003582 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003474:	4b36      	ldr	r3, [pc, #216]	@ (8003550 <HAL_RCC_OscConfig+0x4c4>)
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	f003 030c 	and.w	r3, r3, #12
 800347c:	2b08      	cmp	r3, #8
 800347e:	d061      	beq.n	8003544 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	69db      	ldr	r3, [r3, #28]
 8003484:	2b02      	cmp	r3, #2
 8003486:	d146      	bne.n	8003516 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003488:	4b33      	ldr	r3, [pc, #204]	@ (8003558 <HAL_RCC_OscConfig+0x4cc>)
 800348a:	2200      	movs	r2, #0
 800348c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800348e:	f7fe fe41 	bl	8002114 <HAL_GetTick>
 8003492:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003494:	e008      	b.n	80034a8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003496:	f7fe fe3d 	bl	8002114 <HAL_GetTick>
 800349a:	4602      	mov	r2, r0
 800349c:	693b      	ldr	r3, [r7, #16]
 800349e:	1ad3      	subs	r3, r2, r3
 80034a0:	2b02      	cmp	r3, #2
 80034a2:	d901      	bls.n	80034a8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80034a4:	2303      	movs	r3, #3
 80034a6:	e06d      	b.n	8003584 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034a8:	4b29      	ldr	r3, [pc, #164]	@ (8003550 <HAL_RCC_OscConfig+0x4c4>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d1f0      	bne.n	8003496 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6a1b      	ldr	r3, [r3, #32]
 80034b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034bc:	d108      	bne.n	80034d0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80034be:	4b24      	ldr	r3, [pc, #144]	@ (8003550 <HAL_RCC_OscConfig+0x4c4>)
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	689b      	ldr	r3, [r3, #8]
 80034ca:	4921      	ldr	r1, [pc, #132]	@ (8003550 <HAL_RCC_OscConfig+0x4c4>)
 80034cc:	4313      	orrs	r3, r2
 80034ce:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80034d0:	4b1f      	ldr	r3, [pc, #124]	@ (8003550 <HAL_RCC_OscConfig+0x4c4>)
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6a19      	ldr	r1, [r3, #32]
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034e0:	430b      	orrs	r3, r1
 80034e2:	491b      	ldr	r1, [pc, #108]	@ (8003550 <HAL_RCC_OscConfig+0x4c4>)
 80034e4:	4313      	orrs	r3, r2
 80034e6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80034e8:	4b1b      	ldr	r3, [pc, #108]	@ (8003558 <HAL_RCC_OscConfig+0x4cc>)
 80034ea:	2201      	movs	r2, #1
 80034ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034ee:	f7fe fe11 	bl	8002114 <HAL_GetTick>
 80034f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80034f4:	e008      	b.n	8003508 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034f6:	f7fe fe0d 	bl	8002114 <HAL_GetTick>
 80034fa:	4602      	mov	r2, r0
 80034fc:	693b      	ldr	r3, [r7, #16]
 80034fe:	1ad3      	subs	r3, r2, r3
 8003500:	2b02      	cmp	r3, #2
 8003502:	d901      	bls.n	8003508 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003504:	2303      	movs	r3, #3
 8003506:	e03d      	b.n	8003584 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003508:	4b11      	ldr	r3, [pc, #68]	@ (8003550 <HAL_RCC_OscConfig+0x4c4>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003510:	2b00      	cmp	r3, #0
 8003512:	d0f0      	beq.n	80034f6 <HAL_RCC_OscConfig+0x46a>
 8003514:	e035      	b.n	8003582 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003516:	4b10      	ldr	r3, [pc, #64]	@ (8003558 <HAL_RCC_OscConfig+0x4cc>)
 8003518:	2200      	movs	r2, #0
 800351a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800351c:	f7fe fdfa 	bl	8002114 <HAL_GetTick>
 8003520:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003522:	e008      	b.n	8003536 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003524:	f7fe fdf6 	bl	8002114 <HAL_GetTick>
 8003528:	4602      	mov	r2, r0
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	1ad3      	subs	r3, r2, r3
 800352e:	2b02      	cmp	r3, #2
 8003530:	d901      	bls.n	8003536 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003532:	2303      	movs	r3, #3
 8003534:	e026      	b.n	8003584 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003536:	4b06      	ldr	r3, [pc, #24]	@ (8003550 <HAL_RCC_OscConfig+0x4c4>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800353e:	2b00      	cmp	r3, #0
 8003540:	d1f0      	bne.n	8003524 <HAL_RCC_OscConfig+0x498>
 8003542:	e01e      	b.n	8003582 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	69db      	ldr	r3, [r3, #28]
 8003548:	2b01      	cmp	r3, #1
 800354a:	d107      	bne.n	800355c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800354c:	2301      	movs	r3, #1
 800354e:	e019      	b.n	8003584 <HAL_RCC_OscConfig+0x4f8>
 8003550:	40021000 	.word	0x40021000
 8003554:	40007000 	.word	0x40007000
 8003558:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800355c:	4b0b      	ldr	r3, [pc, #44]	@ (800358c <HAL_RCC_OscConfig+0x500>)
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6a1b      	ldr	r3, [r3, #32]
 800356c:	429a      	cmp	r2, r3
 800356e:	d106      	bne.n	800357e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800357a:	429a      	cmp	r2, r3
 800357c:	d001      	beq.n	8003582 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800357e:	2301      	movs	r3, #1
 8003580:	e000      	b.n	8003584 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003582:	2300      	movs	r3, #0
}
 8003584:	4618      	mov	r0, r3
 8003586:	3718      	adds	r7, #24
 8003588:	46bd      	mov	sp, r7
 800358a:	bd80      	pop	{r7, pc}
 800358c:	40021000 	.word	0x40021000

08003590 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b084      	sub	sp, #16
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
 8003598:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d101      	bne.n	80035a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035a0:	2301      	movs	r3, #1
 80035a2:	e0d0      	b.n	8003746 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80035a4:	4b6a      	ldr	r3, [pc, #424]	@ (8003750 <HAL_RCC_ClockConfig+0x1c0>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f003 0307 	and.w	r3, r3, #7
 80035ac:	683a      	ldr	r2, [r7, #0]
 80035ae:	429a      	cmp	r2, r3
 80035b0:	d910      	bls.n	80035d4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035b2:	4b67      	ldr	r3, [pc, #412]	@ (8003750 <HAL_RCC_ClockConfig+0x1c0>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f023 0207 	bic.w	r2, r3, #7
 80035ba:	4965      	ldr	r1, [pc, #404]	@ (8003750 <HAL_RCC_ClockConfig+0x1c0>)
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	4313      	orrs	r3, r2
 80035c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035c2:	4b63      	ldr	r3, [pc, #396]	@ (8003750 <HAL_RCC_ClockConfig+0x1c0>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 0307 	and.w	r3, r3, #7
 80035ca:	683a      	ldr	r2, [r7, #0]
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d001      	beq.n	80035d4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80035d0:	2301      	movs	r3, #1
 80035d2:	e0b8      	b.n	8003746 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 0302 	and.w	r3, r3, #2
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d020      	beq.n	8003622 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f003 0304 	and.w	r3, r3, #4
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d005      	beq.n	80035f8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80035ec:	4b59      	ldr	r3, [pc, #356]	@ (8003754 <HAL_RCC_ClockConfig+0x1c4>)
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	4a58      	ldr	r2, [pc, #352]	@ (8003754 <HAL_RCC_ClockConfig+0x1c4>)
 80035f2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80035f6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f003 0308 	and.w	r3, r3, #8
 8003600:	2b00      	cmp	r3, #0
 8003602:	d005      	beq.n	8003610 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003604:	4b53      	ldr	r3, [pc, #332]	@ (8003754 <HAL_RCC_ClockConfig+0x1c4>)
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	4a52      	ldr	r2, [pc, #328]	@ (8003754 <HAL_RCC_ClockConfig+0x1c4>)
 800360a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800360e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003610:	4b50      	ldr	r3, [pc, #320]	@ (8003754 <HAL_RCC_ClockConfig+0x1c4>)
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	689b      	ldr	r3, [r3, #8]
 800361c:	494d      	ldr	r1, [pc, #308]	@ (8003754 <HAL_RCC_ClockConfig+0x1c4>)
 800361e:	4313      	orrs	r3, r2
 8003620:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f003 0301 	and.w	r3, r3, #1
 800362a:	2b00      	cmp	r3, #0
 800362c:	d040      	beq.n	80036b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	2b01      	cmp	r3, #1
 8003634:	d107      	bne.n	8003646 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003636:	4b47      	ldr	r3, [pc, #284]	@ (8003754 <HAL_RCC_ClockConfig+0x1c4>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800363e:	2b00      	cmp	r3, #0
 8003640:	d115      	bne.n	800366e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003642:	2301      	movs	r3, #1
 8003644:	e07f      	b.n	8003746 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	685b      	ldr	r3, [r3, #4]
 800364a:	2b02      	cmp	r3, #2
 800364c:	d107      	bne.n	800365e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800364e:	4b41      	ldr	r3, [pc, #260]	@ (8003754 <HAL_RCC_ClockConfig+0x1c4>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003656:	2b00      	cmp	r3, #0
 8003658:	d109      	bne.n	800366e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800365a:	2301      	movs	r3, #1
 800365c:	e073      	b.n	8003746 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800365e:	4b3d      	ldr	r3, [pc, #244]	@ (8003754 <HAL_RCC_ClockConfig+0x1c4>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f003 0302 	and.w	r3, r3, #2
 8003666:	2b00      	cmp	r3, #0
 8003668:	d101      	bne.n	800366e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800366a:	2301      	movs	r3, #1
 800366c:	e06b      	b.n	8003746 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800366e:	4b39      	ldr	r3, [pc, #228]	@ (8003754 <HAL_RCC_ClockConfig+0x1c4>)
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	f023 0203 	bic.w	r2, r3, #3
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	4936      	ldr	r1, [pc, #216]	@ (8003754 <HAL_RCC_ClockConfig+0x1c4>)
 800367c:	4313      	orrs	r3, r2
 800367e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003680:	f7fe fd48 	bl	8002114 <HAL_GetTick>
 8003684:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003686:	e00a      	b.n	800369e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003688:	f7fe fd44 	bl	8002114 <HAL_GetTick>
 800368c:	4602      	mov	r2, r0
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	1ad3      	subs	r3, r2, r3
 8003692:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003696:	4293      	cmp	r3, r2
 8003698:	d901      	bls.n	800369e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800369a:	2303      	movs	r3, #3
 800369c:	e053      	b.n	8003746 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800369e:	4b2d      	ldr	r3, [pc, #180]	@ (8003754 <HAL_RCC_ClockConfig+0x1c4>)
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	f003 020c 	and.w	r2, r3, #12
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	009b      	lsls	r3, r3, #2
 80036ac:	429a      	cmp	r2, r3
 80036ae:	d1eb      	bne.n	8003688 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80036b0:	4b27      	ldr	r3, [pc, #156]	@ (8003750 <HAL_RCC_ClockConfig+0x1c0>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f003 0307 	and.w	r3, r3, #7
 80036b8:	683a      	ldr	r2, [r7, #0]
 80036ba:	429a      	cmp	r2, r3
 80036bc:	d210      	bcs.n	80036e0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036be:	4b24      	ldr	r3, [pc, #144]	@ (8003750 <HAL_RCC_ClockConfig+0x1c0>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f023 0207 	bic.w	r2, r3, #7
 80036c6:	4922      	ldr	r1, [pc, #136]	@ (8003750 <HAL_RCC_ClockConfig+0x1c0>)
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	4313      	orrs	r3, r2
 80036cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036ce:	4b20      	ldr	r3, [pc, #128]	@ (8003750 <HAL_RCC_ClockConfig+0x1c0>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f003 0307 	and.w	r3, r3, #7
 80036d6:	683a      	ldr	r2, [r7, #0]
 80036d8:	429a      	cmp	r2, r3
 80036da:	d001      	beq.n	80036e0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80036dc:	2301      	movs	r3, #1
 80036de:	e032      	b.n	8003746 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f003 0304 	and.w	r3, r3, #4
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d008      	beq.n	80036fe <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036ec:	4b19      	ldr	r3, [pc, #100]	@ (8003754 <HAL_RCC_ClockConfig+0x1c4>)
 80036ee:	685b      	ldr	r3, [r3, #4]
 80036f0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	68db      	ldr	r3, [r3, #12]
 80036f8:	4916      	ldr	r1, [pc, #88]	@ (8003754 <HAL_RCC_ClockConfig+0x1c4>)
 80036fa:	4313      	orrs	r3, r2
 80036fc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 0308 	and.w	r3, r3, #8
 8003706:	2b00      	cmp	r3, #0
 8003708:	d009      	beq.n	800371e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800370a:	4b12      	ldr	r3, [pc, #72]	@ (8003754 <HAL_RCC_ClockConfig+0x1c4>)
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	691b      	ldr	r3, [r3, #16]
 8003716:	00db      	lsls	r3, r3, #3
 8003718:	490e      	ldr	r1, [pc, #56]	@ (8003754 <HAL_RCC_ClockConfig+0x1c4>)
 800371a:	4313      	orrs	r3, r2
 800371c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800371e:	f000 f821 	bl	8003764 <HAL_RCC_GetSysClockFreq>
 8003722:	4602      	mov	r2, r0
 8003724:	4b0b      	ldr	r3, [pc, #44]	@ (8003754 <HAL_RCC_ClockConfig+0x1c4>)
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	091b      	lsrs	r3, r3, #4
 800372a:	f003 030f 	and.w	r3, r3, #15
 800372e:	490a      	ldr	r1, [pc, #40]	@ (8003758 <HAL_RCC_ClockConfig+0x1c8>)
 8003730:	5ccb      	ldrb	r3, [r1, r3]
 8003732:	fa22 f303 	lsr.w	r3, r2, r3
 8003736:	4a09      	ldr	r2, [pc, #36]	@ (800375c <HAL_RCC_ClockConfig+0x1cc>)
 8003738:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800373a:	4b09      	ldr	r3, [pc, #36]	@ (8003760 <HAL_RCC_ClockConfig+0x1d0>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4618      	mov	r0, r3
 8003740:	f7fe fca6 	bl	8002090 <HAL_InitTick>

  return HAL_OK;
 8003744:	2300      	movs	r3, #0
}
 8003746:	4618      	mov	r0, r3
 8003748:	3710      	adds	r7, #16
 800374a:	46bd      	mov	sp, r7
 800374c:	bd80      	pop	{r7, pc}
 800374e:	bf00      	nop
 8003750:	40022000 	.word	0x40022000
 8003754:	40021000 	.word	0x40021000
 8003758:	08007244 	.word	0x08007244
 800375c:	20000008 	.word	0x20000008
 8003760:	2000000c 	.word	0x2000000c

08003764 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003764:	b480      	push	{r7}
 8003766:	b087      	sub	sp, #28
 8003768:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800376a:	2300      	movs	r3, #0
 800376c:	60fb      	str	r3, [r7, #12]
 800376e:	2300      	movs	r3, #0
 8003770:	60bb      	str	r3, [r7, #8]
 8003772:	2300      	movs	r3, #0
 8003774:	617b      	str	r3, [r7, #20]
 8003776:	2300      	movs	r3, #0
 8003778:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800377a:	2300      	movs	r3, #0
 800377c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800377e:	4b1e      	ldr	r3, [pc, #120]	@ (80037f8 <HAL_RCC_GetSysClockFreq+0x94>)
 8003780:	685b      	ldr	r3, [r3, #4]
 8003782:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	f003 030c 	and.w	r3, r3, #12
 800378a:	2b04      	cmp	r3, #4
 800378c:	d002      	beq.n	8003794 <HAL_RCC_GetSysClockFreq+0x30>
 800378e:	2b08      	cmp	r3, #8
 8003790:	d003      	beq.n	800379a <HAL_RCC_GetSysClockFreq+0x36>
 8003792:	e027      	b.n	80037e4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003794:	4b19      	ldr	r3, [pc, #100]	@ (80037fc <HAL_RCC_GetSysClockFreq+0x98>)
 8003796:	613b      	str	r3, [r7, #16]
      break;
 8003798:	e027      	b.n	80037ea <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	0c9b      	lsrs	r3, r3, #18
 800379e:	f003 030f 	and.w	r3, r3, #15
 80037a2:	4a17      	ldr	r2, [pc, #92]	@ (8003800 <HAL_RCC_GetSysClockFreq+0x9c>)
 80037a4:	5cd3      	ldrb	r3, [r2, r3]
 80037a6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d010      	beq.n	80037d4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80037b2:	4b11      	ldr	r3, [pc, #68]	@ (80037f8 <HAL_RCC_GetSysClockFreq+0x94>)
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	0c5b      	lsrs	r3, r3, #17
 80037b8:	f003 0301 	and.w	r3, r3, #1
 80037bc:	4a11      	ldr	r2, [pc, #68]	@ (8003804 <HAL_RCC_GetSysClockFreq+0xa0>)
 80037be:	5cd3      	ldrb	r3, [r2, r3]
 80037c0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	4a0d      	ldr	r2, [pc, #52]	@ (80037fc <HAL_RCC_GetSysClockFreq+0x98>)
 80037c6:	fb03 f202 	mul.w	r2, r3, r2
 80037ca:	68bb      	ldr	r3, [r7, #8]
 80037cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80037d0:	617b      	str	r3, [r7, #20]
 80037d2:	e004      	b.n	80037de <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	4a0c      	ldr	r2, [pc, #48]	@ (8003808 <HAL_RCC_GetSysClockFreq+0xa4>)
 80037d8:	fb02 f303 	mul.w	r3, r2, r3
 80037dc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80037de:	697b      	ldr	r3, [r7, #20]
 80037e0:	613b      	str	r3, [r7, #16]
      break;
 80037e2:	e002      	b.n	80037ea <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80037e4:	4b05      	ldr	r3, [pc, #20]	@ (80037fc <HAL_RCC_GetSysClockFreq+0x98>)
 80037e6:	613b      	str	r3, [r7, #16]
      break;
 80037e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80037ea:	693b      	ldr	r3, [r7, #16]
}
 80037ec:	4618      	mov	r0, r3
 80037ee:	371c      	adds	r7, #28
 80037f0:	46bd      	mov	sp, r7
 80037f2:	bc80      	pop	{r7}
 80037f4:	4770      	bx	lr
 80037f6:	bf00      	nop
 80037f8:	40021000 	.word	0x40021000
 80037fc:	007a1200 	.word	0x007a1200
 8003800:	0800725c 	.word	0x0800725c
 8003804:	0800726c 	.word	0x0800726c
 8003808:	003d0900 	.word	0x003d0900

0800380c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800380c:	b480      	push	{r7}
 800380e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003810:	4b02      	ldr	r3, [pc, #8]	@ (800381c <HAL_RCC_GetHCLKFreq+0x10>)
 8003812:	681b      	ldr	r3, [r3, #0]
}
 8003814:	4618      	mov	r0, r3
 8003816:	46bd      	mov	sp, r7
 8003818:	bc80      	pop	{r7}
 800381a:	4770      	bx	lr
 800381c:	20000008 	.word	0x20000008

08003820 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003824:	f7ff fff2 	bl	800380c <HAL_RCC_GetHCLKFreq>
 8003828:	4602      	mov	r2, r0
 800382a:	4b05      	ldr	r3, [pc, #20]	@ (8003840 <HAL_RCC_GetPCLK1Freq+0x20>)
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	0a1b      	lsrs	r3, r3, #8
 8003830:	f003 0307 	and.w	r3, r3, #7
 8003834:	4903      	ldr	r1, [pc, #12]	@ (8003844 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003836:	5ccb      	ldrb	r3, [r1, r3]
 8003838:	fa22 f303 	lsr.w	r3, r2, r3
}
 800383c:	4618      	mov	r0, r3
 800383e:	bd80      	pop	{r7, pc}
 8003840:	40021000 	.word	0x40021000
 8003844:	08007254 	.word	0x08007254

08003848 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003848:	b480      	push	{r7}
 800384a:	b085      	sub	sp, #20
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003850:	4b0a      	ldr	r3, [pc, #40]	@ (800387c <RCC_Delay+0x34>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a0a      	ldr	r2, [pc, #40]	@ (8003880 <RCC_Delay+0x38>)
 8003856:	fba2 2303 	umull	r2, r3, r2, r3
 800385a:	0a5b      	lsrs	r3, r3, #9
 800385c:	687a      	ldr	r2, [r7, #4]
 800385e:	fb02 f303 	mul.w	r3, r2, r3
 8003862:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003864:	bf00      	nop
  }
  while (Delay --);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	1e5a      	subs	r2, r3, #1
 800386a:	60fa      	str	r2, [r7, #12]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d1f9      	bne.n	8003864 <RCC_Delay+0x1c>
}
 8003870:	bf00      	nop
 8003872:	bf00      	nop
 8003874:	3714      	adds	r7, #20
 8003876:	46bd      	mov	sp, r7
 8003878:	bc80      	pop	{r7}
 800387a:	4770      	bx	lr
 800387c:	20000008 	.word	0x20000008
 8003880:	10624dd3 	.word	0x10624dd3

08003884 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b082      	sub	sp, #8
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d101      	bne.n	8003896 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003892:	2301      	movs	r3, #1
 8003894:	e041      	b.n	800391a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800389c:	b2db      	uxtb	r3, r3
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d106      	bne.n	80038b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2200      	movs	r2, #0
 80038a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80038aa:	6878      	ldr	r0, [r7, #4]
 80038ac:	f7fe fa5a 	bl	8001d64 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2202      	movs	r2, #2
 80038b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	3304      	adds	r3, #4
 80038c0:	4619      	mov	r1, r3
 80038c2:	4610      	mov	r0, r2
 80038c4:	f000 fafc 	bl	8003ec0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2201      	movs	r2, #1
 80038cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2201      	movs	r2, #1
 80038d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2201      	movs	r2, #1
 80038dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2201      	movs	r2, #1
 80038e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2201      	movs	r2, #1
 80038ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2201      	movs	r2, #1
 80038f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2201      	movs	r2, #1
 80038fc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2201      	movs	r2, #1
 8003904:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2201      	movs	r2, #1
 800390c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2201      	movs	r2, #1
 8003914:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003918:	2300      	movs	r3, #0
}
 800391a:	4618      	mov	r0, r3
 800391c:	3708      	adds	r7, #8
 800391e:	46bd      	mov	sp, r7
 8003920:	bd80      	pop	{r7, pc}
	...

08003924 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003924:	b480      	push	{r7}
 8003926:	b085      	sub	sp, #20
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003932:	b2db      	uxtb	r3, r3
 8003934:	2b01      	cmp	r3, #1
 8003936:	d001      	beq.n	800393c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003938:	2301      	movs	r3, #1
 800393a:	e032      	b.n	80039a2 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2202      	movs	r2, #2
 8003940:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a18      	ldr	r2, [pc, #96]	@ (80039ac <HAL_TIM_Base_Start+0x88>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d00e      	beq.n	800396c <HAL_TIM_Base_Start+0x48>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003956:	d009      	beq.n	800396c <HAL_TIM_Base_Start+0x48>
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a14      	ldr	r2, [pc, #80]	@ (80039b0 <HAL_TIM_Base_Start+0x8c>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d004      	beq.n	800396c <HAL_TIM_Base_Start+0x48>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	4a13      	ldr	r2, [pc, #76]	@ (80039b4 <HAL_TIM_Base_Start+0x90>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d111      	bne.n	8003990 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	689b      	ldr	r3, [r3, #8]
 8003972:	f003 0307 	and.w	r3, r3, #7
 8003976:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	2b06      	cmp	r3, #6
 800397c:	d010      	beq.n	80039a0 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f042 0201 	orr.w	r2, r2, #1
 800398c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800398e:	e007      	b.n	80039a0 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	681a      	ldr	r2, [r3, #0]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f042 0201 	orr.w	r2, r2, #1
 800399e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80039a0:	2300      	movs	r3, #0
}
 80039a2:	4618      	mov	r0, r3
 80039a4:	3714      	adds	r7, #20
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bc80      	pop	{r7}
 80039aa:	4770      	bx	lr
 80039ac:	40012c00 	.word	0x40012c00
 80039b0:	40000400 	.word	0x40000400
 80039b4:	40000800 	.word	0x40000800

080039b8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b082      	sub	sp, #8
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d101      	bne.n	80039ca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80039c6:	2301      	movs	r3, #1
 80039c8:	e041      	b.n	8003a4e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039d0:	b2db      	uxtb	r3, r3
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d106      	bne.n	80039e4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2200      	movs	r2, #0
 80039da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80039de:	6878      	ldr	r0, [r7, #4]
 80039e0:	f000 f839 	bl	8003a56 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2202      	movs	r2, #2
 80039e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681a      	ldr	r2, [r3, #0]
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	3304      	adds	r3, #4
 80039f4:	4619      	mov	r1, r3
 80039f6:	4610      	mov	r0, r2
 80039f8:	f000 fa62 	bl	8003ec0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2201      	movs	r2, #1
 8003a00:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2201      	movs	r2, #1
 8003a08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2201      	movs	r2, #1
 8003a10:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2201      	movs	r2, #1
 8003a18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2201      	movs	r2, #1
 8003a20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2201      	movs	r2, #1
 8003a28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2201      	movs	r2, #1
 8003a30:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2201      	movs	r2, #1
 8003a38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2201      	movs	r2, #1
 8003a40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2201      	movs	r2, #1
 8003a48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003a4c:	2300      	movs	r3, #0
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	3708      	adds	r7, #8
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}

08003a56 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003a56:	b480      	push	{r7}
 8003a58:	b083      	sub	sp, #12
 8003a5a:	af00      	add	r7, sp, #0
 8003a5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003a5e:	bf00      	nop
 8003a60:	370c      	adds	r7, #12
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bc80      	pop	{r7}
 8003a66:	4770      	bx	lr

08003a68 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b084      	sub	sp, #16
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
 8003a70:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d109      	bne.n	8003a8c <HAL_TIM_PWM_Start+0x24>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003a7e:	b2db      	uxtb	r3, r3
 8003a80:	2b01      	cmp	r3, #1
 8003a82:	bf14      	ite	ne
 8003a84:	2301      	movne	r3, #1
 8003a86:	2300      	moveq	r3, #0
 8003a88:	b2db      	uxtb	r3, r3
 8003a8a:	e022      	b.n	8003ad2 <HAL_TIM_PWM_Start+0x6a>
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	2b04      	cmp	r3, #4
 8003a90:	d109      	bne.n	8003aa6 <HAL_TIM_PWM_Start+0x3e>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003a98:	b2db      	uxtb	r3, r3
 8003a9a:	2b01      	cmp	r3, #1
 8003a9c:	bf14      	ite	ne
 8003a9e:	2301      	movne	r3, #1
 8003aa0:	2300      	moveq	r3, #0
 8003aa2:	b2db      	uxtb	r3, r3
 8003aa4:	e015      	b.n	8003ad2 <HAL_TIM_PWM_Start+0x6a>
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	2b08      	cmp	r3, #8
 8003aaa:	d109      	bne.n	8003ac0 <HAL_TIM_PWM_Start+0x58>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003ab2:	b2db      	uxtb	r3, r3
 8003ab4:	2b01      	cmp	r3, #1
 8003ab6:	bf14      	ite	ne
 8003ab8:	2301      	movne	r3, #1
 8003aba:	2300      	moveq	r3, #0
 8003abc:	b2db      	uxtb	r3, r3
 8003abe:	e008      	b.n	8003ad2 <HAL_TIM_PWM_Start+0x6a>
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ac6:	b2db      	uxtb	r3, r3
 8003ac8:	2b01      	cmp	r3, #1
 8003aca:	bf14      	ite	ne
 8003acc:	2301      	movne	r3, #1
 8003ace:	2300      	moveq	r3, #0
 8003ad0:	b2db      	uxtb	r3, r3
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d001      	beq.n	8003ada <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	e05e      	b.n	8003b98 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d104      	bne.n	8003aea <HAL_TIM_PWM_Start+0x82>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2202      	movs	r2, #2
 8003ae4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003ae8:	e013      	b.n	8003b12 <HAL_TIM_PWM_Start+0xaa>
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	2b04      	cmp	r3, #4
 8003aee:	d104      	bne.n	8003afa <HAL_TIM_PWM_Start+0x92>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2202      	movs	r2, #2
 8003af4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003af8:	e00b      	b.n	8003b12 <HAL_TIM_PWM_Start+0xaa>
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	2b08      	cmp	r3, #8
 8003afe:	d104      	bne.n	8003b0a <HAL_TIM_PWM_Start+0xa2>
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2202      	movs	r2, #2
 8003b04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003b08:	e003      	b.n	8003b12 <HAL_TIM_PWM_Start+0xaa>
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2202      	movs	r2, #2
 8003b0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	2201      	movs	r2, #1
 8003b18:	6839      	ldr	r1, [r7, #0]
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	f000 fc5c 	bl	80043d8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a1e      	ldr	r2, [pc, #120]	@ (8003ba0 <HAL_TIM_PWM_Start+0x138>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d107      	bne.n	8003b3a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003b38:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a18      	ldr	r2, [pc, #96]	@ (8003ba0 <HAL_TIM_PWM_Start+0x138>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d00e      	beq.n	8003b62 <HAL_TIM_PWM_Start+0xfa>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b4c:	d009      	beq.n	8003b62 <HAL_TIM_PWM_Start+0xfa>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a14      	ldr	r2, [pc, #80]	@ (8003ba4 <HAL_TIM_PWM_Start+0x13c>)
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d004      	beq.n	8003b62 <HAL_TIM_PWM_Start+0xfa>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a12      	ldr	r2, [pc, #72]	@ (8003ba8 <HAL_TIM_PWM_Start+0x140>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d111      	bne.n	8003b86 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	689b      	ldr	r3, [r3, #8]
 8003b68:	f003 0307 	and.w	r3, r3, #7
 8003b6c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	2b06      	cmp	r3, #6
 8003b72:	d010      	beq.n	8003b96 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f042 0201 	orr.w	r2, r2, #1
 8003b82:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b84:	e007      	b.n	8003b96 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	681a      	ldr	r2, [r3, #0]
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f042 0201 	orr.w	r2, r2, #1
 8003b94:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003b96:	2300      	movs	r3, #0
}
 8003b98:	4618      	mov	r0, r3
 8003b9a:	3710      	adds	r7, #16
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bd80      	pop	{r7, pc}
 8003ba0:	40012c00 	.word	0x40012c00
 8003ba4:	40000400 	.word	0x40000400
 8003ba8:	40000800 	.word	0x40000800

08003bac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b086      	sub	sp, #24
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	60f8      	str	r0, [r7, #12]
 8003bb4:	60b9      	str	r1, [r7, #8]
 8003bb6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bb8:	2300      	movs	r3, #0
 8003bba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003bc2:	2b01      	cmp	r3, #1
 8003bc4:	d101      	bne.n	8003bca <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003bc6:	2302      	movs	r3, #2
 8003bc8:	e0ae      	b.n	8003d28 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	2201      	movs	r2, #1
 8003bce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2b0c      	cmp	r3, #12
 8003bd6:	f200 809f 	bhi.w	8003d18 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003bda:	a201      	add	r2, pc, #4	@ (adr r2, 8003be0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003bdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003be0:	08003c15 	.word	0x08003c15
 8003be4:	08003d19 	.word	0x08003d19
 8003be8:	08003d19 	.word	0x08003d19
 8003bec:	08003d19 	.word	0x08003d19
 8003bf0:	08003c55 	.word	0x08003c55
 8003bf4:	08003d19 	.word	0x08003d19
 8003bf8:	08003d19 	.word	0x08003d19
 8003bfc:	08003d19 	.word	0x08003d19
 8003c00:	08003c97 	.word	0x08003c97
 8003c04:	08003d19 	.word	0x08003d19
 8003c08:	08003d19 	.word	0x08003d19
 8003c0c:	08003d19 	.word	0x08003d19
 8003c10:	08003cd7 	.word	0x08003cd7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	68b9      	ldr	r1, [r7, #8]
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	f000 f9be 	bl	8003f9c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	699a      	ldr	r2, [r3, #24]
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f042 0208 	orr.w	r2, r2, #8
 8003c2e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	699a      	ldr	r2, [r3, #24]
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f022 0204 	bic.w	r2, r2, #4
 8003c3e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	6999      	ldr	r1, [r3, #24]
 8003c46:	68bb      	ldr	r3, [r7, #8]
 8003c48:	691a      	ldr	r2, [r3, #16]
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	430a      	orrs	r2, r1
 8003c50:	619a      	str	r2, [r3, #24]
      break;
 8003c52:	e064      	b.n	8003d1e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	68b9      	ldr	r1, [r7, #8]
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	f000 fa04 	bl	8004068 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	699a      	ldr	r2, [r3, #24]
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c6e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	699a      	ldr	r2, [r3, #24]
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c7e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	6999      	ldr	r1, [r3, #24]
 8003c86:	68bb      	ldr	r3, [r7, #8]
 8003c88:	691b      	ldr	r3, [r3, #16]
 8003c8a:	021a      	lsls	r2, r3, #8
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	430a      	orrs	r2, r1
 8003c92:	619a      	str	r2, [r3, #24]
      break;
 8003c94:	e043      	b.n	8003d1e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	68b9      	ldr	r1, [r7, #8]
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	f000 fa4d 	bl	800413c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	69da      	ldr	r2, [r3, #28]
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f042 0208 	orr.w	r2, r2, #8
 8003cb0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	69da      	ldr	r2, [r3, #28]
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f022 0204 	bic.w	r2, r2, #4
 8003cc0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	69d9      	ldr	r1, [r3, #28]
 8003cc8:	68bb      	ldr	r3, [r7, #8]
 8003cca:	691a      	ldr	r2, [r3, #16]
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	430a      	orrs	r2, r1
 8003cd2:	61da      	str	r2, [r3, #28]
      break;
 8003cd4:	e023      	b.n	8003d1e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	68b9      	ldr	r1, [r7, #8]
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f000 fa97 	bl	8004210 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	69da      	ldr	r2, [r3, #28]
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003cf0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	69da      	ldr	r2, [r3, #28]
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d00:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	69d9      	ldr	r1, [r3, #28]
 8003d08:	68bb      	ldr	r3, [r7, #8]
 8003d0a:	691b      	ldr	r3, [r3, #16]
 8003d0c:	021a      	lsls	r2, r3, #8
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	430a      	orrs	r2, r1
 8003d14:	61da      	str	r2, [r3, #28]
      break;
 8003d16:	e002      	b.n	8003d1e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003d18:	2301      	movs	r3, #1
 8003d1a:	75fb      	strb	r3, [r7, #23]
      break;
 8003d1c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2200      	movs	r2, #0
 8003d22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003d26:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d28:	4618      	mov	r0, r3
 8003d2a:	3718      	adds	r7, #24
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	bd80      	pop	{r7, pc}

08003d30 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b084      	sub	sp, #16
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
 8003d38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003d44:	2b01      	cmp	r3, #1
 8003d46:	d101      	bne.n	8003d4c <HAL_TIM_ConfigClockSource+0x1c>
 8003d48:	2302      	movs	r3, #2
 8003d4a:	e0b4      	b.n	8003eb6 <HAL_TIM_ConfigClockSource+0x186>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2201      	movs	r2, #1
 8003d50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2202      	movs	r2, #2
 8003d58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	689b      	ldr	r3, [r3, #8]
 8003d62:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003d64:	68bb      	ldr	r3, [r7, #8]
 8003d66:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003d6a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d6c:	68bb      	ldr	r3, [r7, #8]
 8003d6e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003d72:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	68ba      	ldr	r2, [r7, #8]
 8003d7a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d84:	d03e      	beq.n	8003e04 <HAL_TIM_ConfigClockSource+0xd4>
 8003d86:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d8a:	f200 8087 	bhi.w	8003e9c <HAL_TIM_ConfigClockSource+0x16c>
 8003d8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d92:	f000 8086 	beq.w	8003ea2 <HAL_TIM_ConfigClockSource+0x172>
 8003d96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d9a:	d87f      	bhi.n	8003e9c <HAL_TIM_ConfigClockSource+0x16c>
 8003d9c:	2b70      	cmp	r3, #112	@ 0x70
 8003d9e:	d01a      	beq.n	8003dd6 <HAL_TIM_ConfigClockSource+0xa6>
 8003da0:	2b70      	cmp	r3, #112	@ 0x70
 8003da2:	d87b      	bhi.n	8003e9c <HAL_TIM_ConfigClockSource+0x16c>
 8003da4:	2b60      	cmp	r3, #96	@ 0x60
 8003da6:	d050      	beq.n	8003e4a <HAL_TIM_ConfigClockSource+0x11a>
 8003da8:	2b60      	cmp	r3, #96	@ 0x60
 8003daa:	d877      	bhi.n	8003e9c <HAL_TIM_ConfigClockSource+0x16c>
 8003dac:	2b50      	cmp	r3, #80	@ 0x50
 8003dae:	d03c      	beq.n	8003e2a <HAL_TIM_ConfigClockSource+0xfa>
 8003db0:	2b50      	cmp	r3, #80	@ 0x50
 8003db2:	d873      	bhi.n	8003e9c <HAL_TIM_ConfigClockSource+0x16c>
 8003db4:	2b40      	cmp	r3, #64	@ 0x40
 8003db6:	d058      	beq.n	8003e6a <HAL_TIM_ConfigClockSource+0x13a>
 8003db8:	2b40      	cmp	r3, #64	@ 0x40
 8003dba:	d86f      	bhi.n	8003e9c <HAL_TIM_ConfigClockSource+0x16c>
 8003dbc:	2b30      	cmp	r3, #48	@ 0x30
 8003dbe:	d064      	beq.n	8003e8a <HAL_TIM_ConfigClockSource+0x15a>
 8003dc0:	2b30      	cmp	r3, #48	@ 0x30
 8003dc2:	d86b      	bhi.n	8003e9c <HAL_TIM_ConfigClockSource+0x16c>
 8003dc4:	2b20      	cmp	r3, #32
 8003dc6:	d060      	beq.n	8003e8a <HAL_TIM_ConfigClockSource+0x15a>
 8003dc8:	2b20      	cmp	r3, #32
 8003dca:	d867      	bhi.n	8003e9c <HAL_TIM_ConfigClockSource+0x16c>
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d05c      	beq.n	8003e8a <HAL_TIM_ConfigClockSource+0x15a>
 8003dd0:	2b10      	cmp	r3, #16
 8003dd2:	d05a      	beq.n	8003e8a <HAL_TIM_ConfigClockSource+0x15a>
 8003dd4:	e062      	b.n	8003e9c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003de6:	f000 fad8 	bl	800439a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	689b      	ldr	r3, [r3, #8]
 8003df0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003df2:	68bb      	ldr	r3, [r7, #8]
 8003df4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003df8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	68ba      	ldr	r2, [r7, #8]
 8003e00:	609a      	str	r2, [r3, #8]
      break;
 8003e02:	e04f      	b.n	8003ea4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003e14:	f000 fac1 	bl	800439a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	689a      	ldr	r2, [r3, #8]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003e26:	609a      	str	r2, [r3, #8]
      break;
 8003e28:	e03c      	b.n	8003ea4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e36:	461a      	mov	r2, r3
 8003e38:	f000 fa38 	bl	80042ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	2150      	movs	r1, #80	@ 0x50
 8003e42:	4618      	mov	r0, r3
 8003e44:	f000 fa8f 	bl	8004366 <TIM_ITRx_SetConfig>
      break;
 8003e48:	e02c      	b.n	8003ea4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003e56:	461a      	mov	r2, r3
 8003e58:	f000 fa56 	bl	8004308 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	2160      	movs	r1, #96	@ 0x60
 8003e62:	4618      	mov	r0, r3
 8003e64:	f000 fa7f 	bl	8004366 <TIM_ITRx_SetConfig>
      break;
 8003e68:	e01c      	b.n	8003ea4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e76:	461a      	mov	r2, r3
 8003e78:	f000 fa18 	bl	80042ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	2140      	movs	r1, #64	@ 0x40
 8003e82:	4618      	mov	r0, r3
 8003e84:	f000 fa6f 	bl	8004366 <TIM_ITRx_SetConfig>
      break;
 8003e88:	e00c      	b.n	8003ea4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681a      	ldr	r2, [r3, #0]
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4619      	mov	r1, r3
 8003e94:	4610      	mov	r0, r2
 8003e96:	f000 fa66 	bl	8004366 <TIM_ITRx_SetConfig>
      break;
 8003e9a:	e003      	b.n	8003ea4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	73fb      	strb	r3, [r7, #15]
      break;
 8003ea0:	e000      	b.n	8003ea4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003ea2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2201      	movs	r2, #1
 8003ea8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2200      	movs	r2, #0
 8003eb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003eb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	3710      	adds	r7, #16
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd80      	pop	{r7, pc}
	...

08003ec0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b085      	sub	sp, #20
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
 8003ec8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	4a2f      	ldr	r2, [pc, #188]	@ (8003f90 <TIM_Base_SetConfig+0xd0>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d00b      	beq.n	8003ef0 <TIM_Base_SetConfig+0x30>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ede:	d007      	beq.n	8003ef0 <TIM_Base_SetConfig+0x30>
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	4a2c      	ldr	r2, [pc, #176]	@ (8003f94 <TIM_Base_SetConfig+0xd4>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d003      	beq.n	8003ef0 <TIM_Base_SetConfig+0x30>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	4a2b      	ldr	r2, [pc, #172]	@ (8003f98 <TIM_Base_SetConfig+0xd8>)
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d108      	bne.n	8003f02 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ef6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	68fa      	ldr	r2, [r7, #12]
 8003efe:	4313      	orrs	r3, r2
 8003f00:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	4a22      	ldr	r2, [pc, #136]	@ (8003f90 <TIM_Base_SetConfig+0xd0>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d00b      	beq.n	8003f22 <TIM_Base_SetConfig+0x62>
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f10:	d007      	beq.n	8003f22 <TIM_Base_SetConfig+0x62>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	4a1f      	ldr	r2, [pc, #124]	@ (8003f94 <TIM_Base_SetConfig+0xd4>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d003      	beq.n	8003f22 <TIM_Base_SetConfig+0x62>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	4a1e      	ldr	r2, [pc, #120]	@ (8003f98 <TIM_Base_SetConfig+0xd8>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d108      	bne.n	8003f34 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f28:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	68db      	ldr	r3, [r3, #12]
 8003f2e:	68fa      	ldr	r2, [r7, #12]
 8003f30:	4313      	orrs	r3, r2
 8003f32:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	695b      	ldr	r3, [r3, #20]
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	68fa      	ldr	r2, [r7, #12]
 8003f46:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	689a      	ldr	r2, [r3, #8]
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	681a      	ldr	r2, [r3, #0]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	4a0d      	ldr	r2, [pc, #52]	@ (8003f90 <TIM_Base_SetConfig+0xd0>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d103      	bne.n	8003f68 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	691a      	ldr	r2, [r3, #16]
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	691b      	ldr	r3, [r3, #16]
 8003f72:	f003 0301 	and.w	r3, r3, #1
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d005      	beq.n	8003f86 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	691b      	ldr	r3, [r3, #16]
 8003f7e:	f023 0201 	bic.w	r2, r3, #1
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	611a      	str	r2, [r3, #16]
  }
}
 8003f86:	bf00      	nop
 8003f88:	3714      	adds	r7, #20
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bc80      	pop	{r7}
 8003f8e:	4770      	bx	lr
 8003f90:	40012c00 	.word	0x40012c00
 8003f94:	40000400 	.word	0x40000400
 8003f98:	40000800 	.word	0x40000800

08003f9c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	b087      	sub	sp, #28
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
 8003fa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6a1b      	ldr	r3, [r3, #32]
 8003faa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6a1b      	ldr	r3, [r3, #32]
 8003fb0:	f023 0201 	bic.w	r2, r3, #1
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	699b      	ldr	r3, [r3, #24]
 8003fc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003fca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	f023 0303 	bic.w	r3, r3, #3
 8003fd2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	68fa      	ldr	r2, [r7, #12]
 8003fda:	4313      	orrs	r3, r2
 8003fdc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003fde:	697b      	ldr	r3, [r7, #20]
 8003fe0:	f023 0302 	bic.w	r3, r3, #2
 8003fe4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	697a      	ldr	r2, [r7, #20]
 8003fec:	4313      	orrs	r3, r2
 8003fee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	4a1c      	ldr	r2, [pc, #112]	@ (8004064 <TIM_OC1_SetConfig+0xc8>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d10c      	bne.n	8004012 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003ff8:	697b      	ldr	r3, [r7, #20]
 8003ffa:	f023 0308 	bic.w	r3, r3, #8
 8003ffe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	68db      	ldr	r3, [r3, #12]
 8004004:	697a      	ldr	r2, [r7, #20]
 8004006:	4313      	orrs	r3, r2
 8004008:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	f023 0304 	bic.w	r3, r3, #4
 8004010:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	4a13      	ldr	r2, [pc, #76]	@ (8004064 <TIM_OC1_SetConfig+0xc8>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d111      	bne.n	800403e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800401a:	693b      	ldr	r3, [r7, #16]
 800401c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004020:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004022:	693b      	ldr	r3, [r7, #16]
 8004024:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004028:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	695b      	ldr	r3, [r3, #20]
 800402e:	693a      	ldr	r2, [r7, #16]
 8004030:	4313      	orrs	r3, r2
 8004032:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	699b      	ldr	r3, [r3, #24]
 8004038:	693a      	ldr	r2, [r7, #16]
 800403a:	4313      	orrs	r3, r2
 800403c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	693a      	ldr	r2, [r7, #16]
 8004042:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	68fa      	ldr	r2, [r7, #12]
 8004048:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	685a      	ldr	r2, [r3, #4]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	697a      	ldr	r2, [r7, #20]
 8004056:	621a      	str	r2, [r3, #32]
}
 8004058:	bf00      	nop
 800405a:	371c      	adds	r7, #28
 800405c:	46bd      	mov	sp, r7
 800405e:	bc80      	pop	{r7}
 8004060:	4770      	bx	lr
 8004062:	bf00      	nop
 8004064:	40012c00 	.word	0x40012c00

08004068 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004068:	b480      	push	{r7}
 800406a:	b087      	sub	sp, #28
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
 8004070:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6a1b      	ldr	r3, [r3, #32]
 8004076:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6a1b      	ldr	r3, [r3, #32]
 800407c:	f023 0210 	bic.w	r2, r3, #16
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	685b      	ldr	r3, [r3, #4]
 8004088:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	699b      	ldr	r3, [r3, #24]
 800408e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004096:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800409e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	021b      	lsls	r3, r3, #8
 80040a6:	68fa      	ldr	r2, [r7, #12]
 80040a8:	4313      	orrs	r3, r2
 80040aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80040ac:	697b      	ldr	r3, [r7, #20]
 80040ae:	f023 0320 	bic.w	r3, r3, #32
 80040b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	689b      	ldr	r3, [r3, #8]
 80040b8:	011b      	lsls	r3, r3, #4
 80040ba:	697a      	ldr	r2, [r7, #20]
 80040bc:	4313      	orrs	r3, r2
 80040be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	4a1d      	ldr	r2, [pc, #116]	@ (8004138 <TIM_OC2_SetConfig+0xd0>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d10d      	bne.n	80040e4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80040c8:	697b      	ldr	r3, [r7, #20]
 80040ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80040ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	68db      	ldr	r3, [r3, #12]
 80040d4:	011b      	lsls	r3, r3, #4
 80040d6:	697a      	ldr	r2, [r7, #20]
 80040d8:	4313      	orrs	r3, r2
 80040da:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80040dc:	697b      	ldr	r3, [r7, #20]
 80040de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80040e2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	4a14      	ldr	r2, [pc, #80]	@ (8004138 <TIM_OC2_SetConfig+0xd0>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d113      	bne.n	8004114 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80040ec:	693b      	ldr	r3, [r7, #16]
 80040ee:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80040f2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80040fa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	695b      	ldr	r3, [r3, #20]
 8004100:	009b      	lsls	r3, r3, #2
 8004102:	693a      	ldr	r2, [r7, #16]
 8004104:	4313      	orrs	r3, r2
 8004106:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	699b      	ldr	r3, [r3, #24]
 800410c:	009b      	lsls	r3, r3, #2
 800410e:	693a      	ldr	r2, [r7, #16]
 8004110:	4313      	orrs	r3, r2
 8004112:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	693a      	ldr	r2, [r7, #16]
 8004118:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	68fa      	ldr	r2, [r7, #12]
 800411e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	685a      	ldr	r2, [r3, #4]
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	697a      	ldr	r2, [r7, #20]
 800412c:	621a      	str	r2, [r3, #32]
}
 800412e:	bf00      	nop
 8004130:	371c      	adds	r7, #28
 8004132:	46bd      	mov	sp, r7
 8004134:	bc80      	pop	{r7}
 8004136:	4770      	bx	lr
 8004138:	40012c00 	.word	0x40012c00

0800413c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800413c:	b480      	push	{r7}
 800413e:	b087      	sub	sp, #28
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
 8004144:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6a1b      	ldr	r3, [r3, #32]
 800414a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6a1b      	ldr	r3, [r3, #32]
 8004150:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	69db      	ldr	r3, [r3, #28]
 8004162:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800416a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	f023 0303 	bic.w	r3, r3, #3
 8004172:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	68fa      	ldr	r2, [r7, #12]
 800417a:	4313      	orrs	r3, r2
 800417c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800417e:	697b      	ldr	r3, [r7, #20]
 8004180:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004184:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	689b      	ldr	r3, [r3, #8]
 800418a:	021b      	lsls	r3, r3, #8
 800418c:	697a      	ldr	r2, [r7, #20]
 800418e:	4313      	orrs	r3, r2
 8004190:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	4a1d      	ldr	r2, [pc, #116]	@ (800420c <TIM_OC3_SetConfig+0xd0>)
 8004196:	4293      	cmp	r3, r2
 8004198:	d10d      	bne.n	80041b6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800419a:	697b      	ldr	r3, [r7, #20]
 800419c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80041a0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	68db      	ldr	r3, [r3, #12]
 80041a6:	021b      	lsls	r3, r3, #8
 80041a8:	697a      	ldr	r2, [r7, #20]
 80041aa:	4313      	orrs	r3, r2
 80041ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80041b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	4a14      	ldr	r2, [pc, #80]	@ (800420c <TIM_OC3_SetConfig+0xd0>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d113      	bne.n	80041e6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80041be:	693b      	ldr	r3, [r7, #16]
 80041c0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80041c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80041c6:	693b      	ldr	r3, [r7, #16]
 80041c8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80041cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	695b      	ldr	r3, [r3, #20]
 80041d2:	011b      	lsls	r3, r3, #4
 80041d4:	693a      	ldr	r2, [r7, #16]
 80041d6:	4313      	orrs	r3, r2
 80041d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	699b      	ldr	r3, [r3, #24]
 80041de:	011b      	lsls	r3, r3, #4
 80041e0:	693a      	ldr	r2, [r7, #16]
 80041e2:	4313      	orrs	r3, r2
 80041e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	693a      	ldr	r2, [r7, #16]
 80041ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	68fa      	ldr	r2, [r7, #12]
 80041f0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	685a      	ldr	r2, [r3, #4]
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	697a      	ldr	r2, [r7, #20]
 80041fe:	621a      	str	r2, [r3, #32]
}
 8004200:	bf00      	nop
 8004202:	371c      	adds	r7, #28
 8004204:	46bd      	mov	sp, r7
 8004206:	bc80      	pop	{r7}
 8004208:	4770      	bx	lr
 800420a:	bf00      	nop
 800420c:	40012c00 	.word	0x40012c00

08004210 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004210:	b480      	push	{r7}
 8004212:	b087      	sub	sp, #28
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
 8004218:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6a1b      	ldr	r3, [r3, #32]
 800421e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6a1b      	ldr	r3, [r3, #32]
 8004224:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	69db      	ldr	r3, [r3, #28]
 8004236:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800423e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004246:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	021b      	lsls	r3, r3, #8
 800424e:	68fa      	ldr	r2, [r7, #12]
 8004250:	4313      	orrs	r3, r2
 8004252:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004254:	693b      	ldr	r3, [r7, #16]
 8004256:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800425a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	689b      	ldr	r3, [r3, #8]
 8004260:	031b      	lsls	r3, r3, #12
 8004262:	693a      	ldr	r2, [r7, #16]
 8004264:	4313      	orrs	r3, r2
 8004266:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	4a0f      	ldr	r2, [pc, #60]	@ (80042a8 <TIM_OC4_SetConfig+0x98>)
 800426c:	4293      	cmp	r3, r2
 800426e:	d109      	bne.n	8004284 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004276:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	695b      	ldr	r3, [r3, #20]
 800427c:	019b      	lsls	r3, r3, #6
 800427e:	697a      	ldr	r2, [r7, #20]
 8004280:	4313      	orrs	r3, r2
 8004282:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	697a      	ldr	r2, [r7, #20]
 8004288:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	68fa      	ldr	r2, [r7, #12]
 800428e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	685a      	ldr	r2, [r3, #4]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	693a      	ldr	r2, [r7, #16]
 800429c:	621a      	str	r2, [r3, #32]
}
 800429e:	bf00      	nop
 80042a0:	371c      	adds	r7, #28
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bc80      	pop	{r7}
 80042a6:	4770      	bx	lr
 80042a8:	40012c00 	.word	0x40012c00

080042ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80042ac:	b480      	push	{r7}
 80042ae:	b087      	sub	sp, #28
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	60f8      	str	r0, [r7, #12]
 80042b4:	60b9      	str	r1, [r7, #8]
 80042b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	6a1b      	ldr	r3, [r3, #32]
 80042bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	6a1b      	ldr	r3, [r3, #32]
 80042c2:	f023 0201 	bic.w	r2, r3, #1
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	699b      	ldr	r3, [r3, #24]
 80042ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80042d0:	693b      	ldr	r3, [r7, #16]
 80042d2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80042d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	011b      	lsls	r3, r3, #4
 80042dc:	693a      	ldr	r2, [r7, #16]
 80042de:	4313      	orrs	r3, r2
 80042e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80042e2:	697b      	ldr	r3, [r7, #20]
 80042e4:	f023 030a 	bic.w	r3, r3, #10
 80042e8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80042ea:	697a      	ldr	r2, [r7, #20]
 80042ec:	68bb      	ldr	r3, [r7, #8]
 80042ee:	4313      	orrs	r3, r2
 80042f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	693a      	ldr	r2, [r7, #16]
 80042f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	697a      	ldr	r2, [r7, #20]
 80042fc:	621a      	str	r2, [r3, #32]
}
 80042fe:	bf00      	nop
 8004300:	371c      	adds	r7, #28
 8004302:	46bd      	mov	sp, r7
 8004304:	bc80      	pop	{r7}
 8004306:	4770      	bx	lr

08004308 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004308:	b480      	push	{r7}
 800430a:	b087      	sub	sp, #28
 800430c:	af00      	add	r7, sp, #0
 800430e:	60f8      	str	r0, [r7, #12]
 8004310:	60b9      	str	r1, [r7, #8]
 8004312:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	6a1b      	ldr	r3, [r3, #32]
 8004318:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	6a1b      	ldr	r3, [r3, #32]
 800431e:	f023 0210 	bic.w	r2, r3, #16
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	699b      	ldr	r3, [r3, #24]
 800432a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004332:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	031b      	lsls	r3, r3, #12
 8004338:	693a      	ldr	r2, [r7, #16]
 800433a:	4313      	orrs	r3, r2
 800433c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800433e:	697b      	ldr	r3, [r7, #20]
 8004340:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004344:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004346:	68bb      	ldr	r3, [r7, #8]
 8004348:	011b      	lsls	r3, r3, #4
 800434a:	697a      	ldr	r2, [r7, #20]
 800434c:	4313      	orrs	r3, r2
 800434e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	693a      	ldr	r2, [r7, #16]
 8004354:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	697a      	ldr	r2, [r7, #20]
 800435a:	621a      	str	r2, [r3, #32]
}
 800435c:	bf00      	nop
 800435e:	371c      	adds	r7, #28
 8004360:	46bd      	mov	sp, r7
 8004362:	bc80      	pop	{r7}
 8004364:	4770      	bx	lr

08004366 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004366:	b480      	push	{r7}
 8004368:	b085      	sub	sp, #20
 800436a:	af00      	add	r7, sp, #0
 800436c:	6078      	str	r0, [r7, #4]
 800436e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	689b      	ldr	r3, [r3, #8]
 8004374:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800437c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800437e:	683a      	ldr	r2, [r7, #0]
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	4313      	orrs	r3, r2
 8004384:	f043 0307 	orr.w	r3, r3, #7
 8004388:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	68fa      	ldr	r2, [r7, #12]
 800438e:	609a      	str	r2, [r3, #8]
}
 8004390:	bf00      	nop
 8004392:	3714      	adds	r7, #20
 8004394:	46bd      	mov	sp, r7
 8004396:	bc80      	pop	{r7}
 8004398:	4770      	bx	lr

0800439a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800439a:	b480      	push	{r7}
 800439c:	b087      	sub	sp, #28
 800439e:	af00      	add	r7, sp, #0
 80043a0:	60f8      	str	r0, [r7, #12]
 80043a2:	60b9      	str	r1, [r7, #8]
 80043a4:	607a      	str	r2, [r7, #4]
 80043a6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	689b      	ldr	r3, [r3, #8]
 80043ac:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80043ae:	697b      	ldr	r3, [r7, #20]
 80043b0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80043b4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	021a      	lsls	r2, r3, #8
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	431a      	orrs	r2, r3
 80043be:	68bb      	ldr	r3, [r7, #8]
 80043c0:	4313      	orrs	r3, r2
 80043c2:	697a      	ldr	r2, [r7, #20]
 80043c4:	4313      	orrs	r3, r2
 80043c6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	697a      	ldr	r2, [r7, #20]
 80043cc:	609a      	str	r2, [r3, #8]
}
 80043ce:	bf00      	nop
 80043d0:	371c      	adds	r7, #28
 80043d2:	46bd      	mov	sp, r7
 80043d4:	bc80      	pop	{r7}
 80043d6:	4770      	bx	lr

080043d8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80043d8:	b480      	push	{r7}
 80043da:	b087      	sub	sp, #28
 80043dc:	af00      	add	r7, sp, #0
 80043de:	60f8      	str	r0, [r7, #12]
 80043e0:	60b9      	str	r1, [r7, #8]
 80043e2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	f003 031f 	and.w	r3, r3, #31
 80043ea:	2201      	movs	r2, #1
 80043ec:	fa02 f303 	lsl.w	r3, r2, r3
 80043f0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	6a1a      	ldr	r2, [r3, #32]
 80043f6:	697b      	ldr	r3, [r7, #20]
 80043f8:	43db      	mvns	r3, r3
 80043fa:	401a      	ands	r2, r3
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	6a1a      	ldr	r2, [r3, #32]
 8004404:	68bb      	ldr	r3, [r7, #8]
 8004406:	f003 031f 	and.w	r3, r3, #31
 800440a:	6879      	ldr	r1, [r7, #4]
 800440c:	fa01 f303 	lsl.w	r3, r1, r3
 8004410:	431a      	orrs	r2, r3
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	621a      	str	r2, [r3, #32]
}
 8004416:	bf00      	nop
 8004418:	371c      	adds	r7, #28
 800441a:	46bd      	mov	sp, r7
 800441c:	bc80      	pop	{r7}
 800441e:	4770      	bx	lr

08004420 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004420:	b480      	push	{r7}
 8004422:	b085      	sub	sp, #20
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
 8004428:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004430:	2b01      	cmp	r3, #1
 8004432:	d101      	bne.n	8004438 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004434:	2302      	movs	r3, #2
 8004436:	e046      	b.n	80044c6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2201      	movs	r2, #1
 800443c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2202      	movs	r2, #2
 8004444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	685b      	ldr	r3, [r3, #4]
 800444e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	689b      	ldr	r3, [r3, #8]
 8004456:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800445e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	68fa      	ldr	r2, [r7, #12]
 8004466:	4313      	orrs	r3, r2
 8004468:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	68fa      	ldr	r2, [r7, #12]
 8004470:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4a16      	ldr	r2, [pc, #88]	@ (80044d0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d00e      	beq.n	800449a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004484:	d009      	beq.n	800449a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a12      	ldr	r2, [pc, #72]	@ (80044d4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d004      	beq.n	800449a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a10      	ldr	r2, [pc, #64]	@ (80044d8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d10c      	bne.n	80044b4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80044a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	68ba      	ldr	r2, [r7, #8]
 80044a8:	4313      	orrs	r3, r2
 80044aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	68ba      	ldr	r2, [r7, #8]
 80044b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2201      	movs	r2, #1
 80044b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2200      	movs	r2, #0
 80044c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80044c4:	2300      	movs	r3, #0
}
 80044c6:	4618      	mov	r0, r3
 80044c8:	3714      	adds	r7, #20
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bc80      	pop	{r7}
 80044ce:	4770      	bx	lr
 80044d0:	40012c00 	.word	0x40012c00
 80044d4:	40000400 	.word	0x40000400
 80044d8:	40000800 	.word	0x40000800

080044dc <__cvt>:
 80044dc:	2b00      	cmp	r3, #0
 80044de:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80044e2:	461d      	mov	r5, r3
 80044e4:	bfbb      	ittet	lt
 80044e6:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80044ea:	461d      	movlt	r5, r3
 80044ec:	2300      	movge	r3, #0
 80044ee:	232d      	movlt	r3, #45	@ 0x2d
 80044f0:	b088      	sub	sp, #32
 80044f2:	4614      	mov	r4, r2
 80044f4:	bfb8      	it	lt
 80044f6:	4614      	movlt	r4, r2
 80044f8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80044fa:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80044fc:	7013      	strb	r3, [r2, #0]
 80044fe:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004500:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004504:	f023 0820 	bic.w	r8, r3, #32
 8004508:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800450c:	d005      	beq.n	800451a <__cvt+0x3e>
 800450e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004512:	d100      	bne.n	8004516 <__cvt+0x3a>
 8004514:	3601      	adds	r6, #1
 8004516:	2302      	movs	r3, #2
 8004518:	e000      	b.n	800451c <__cvt+0x40>
 800451a:	2303      	movs	r3, #3
 800451c:	aa07      	add	r2, sp, #28
 800451e:	9204      	str	r2, [sp, #16]
 8004520:	aa06      	add	r2, sp, #24
 8004522:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004526:	e9cd 3600 	strd	r3, r6, [sp]
 800452a:	4622      	mov	r2, r4
 800452c:	462b      	mov	r3, r5
 800452e:	f000 fea3 	bl	8005278 <_dtoa_r>
 8004532:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004536:	4607      	mov	r7, r0
 8004538:	d119      	bne.n	800456e <__cvt+0x92>
 800453a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800453c:	07db      	lsls	r3, r3, #31
 800453e:	d50e      	bpl.n	800455e <__cvt+0x82>
 8004540:	eb00 0906 	add.w	r9, r0, r6
 8004544:	2200      	movs	r2, #0
 8004546:	2300      	movs	r3, #0
 8004548:	4620      	mov	r0, r4
 800454a:	4629      	mov	r1, r5
 800454c:	f7fc fa2c 	bl	80009a8 <__aeabi_dcmpeq>
 8004550:	b108      	cbz	r0, 8004556 <__cvt+0x7a>
 8004552:	f8cd 901c 	str.w	r9, [sp, #28]
 8004556:	2230      	movs	r2, #48	@ 0x30
 8004558:	9b07      	ldr	r3, [sp, #28]
 800455a:	454b      	cmp	r3, r9
 800455c:	d31e      	bcc.n	800459c <__cvt+0xc0>
 800455e:	4638      	mov	r0, r7
 8004560:	9b07      	ldr	r3, [sp, #28]
 8004562:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8004564:	1bdb      	subs	r3, r3, r7
 8004566:	6013      	str	r3, [r2, #0]
 8004568:	b008      	add	sp, #32
 800456a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800456e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004572:	eb00 0906 	add.w	r9, r0, r6
 8004576:	d1e5      	bne.n	8004544 <__cvt+0x68>
 8004578:	7803      	ldrb	r3, [r0, #0]
 800457a:	2b30      	cmp	r3, #48	@ 0x30
 800457c:	d10a      	bne.n	8004594 <__cvt+0xb8>
 800457e:	2200      	movs	r2, #0
 8004580:	2300      	movs	r3, #0
 8004582:	4620      	mov	r0, r4
 8004584:	4629      	mov	r1, r5
 8004586:	f7fc fa0f 	bl	80009a8 <__aeabi_dcmpeq>
 800458a:	b918      	cbnz	r0, 8004594 <__cvt+0xb8>
 800458c:	f1c6 0601 	rsb	r6, r6, #1
 8004590:	f8ca 6000 	str.w	r6, [sl]
 8004594:	f8da 3000 	ldr.w	r3, [sl]
 8004598:	4499      	add	r9, r3
 800459a:	e7d3      	b.n	8004544 <__cvt+0x68>
 800459c:	1c59      	adds	r1, r3, #1
 800459e:	9107      	str	r1, [sp, #28]
 80045a0:	701a      	strb	r2, [r3, #0]
 80045a2:	e7d9      	b.n	8004558 <__cvt+0x7c>

080045a4 <__exponent>:
 80045a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80045a6:	2900      	cmp	r1, #0
 80045a8:	bfb6      	itet	lt
 80045aa:	232d      	movlt	r3, #45	@ 0x2d
 80045ac:	232b      	movge	r3, #43	@ 0x2b
 80045ae:	4249      	neglt	r1, r1
 80045b0:	2909      	cmp	r1, #9
 80045b2:	7002      	strb	r2, [r0, #0]
 80045b4:	7043      	strb	r3, [r0, #1]
 80045b6:	dd29      	ble.n	800460c <__exponent+0x68>
 80045b8:	f10d 0307 	add.w	r3, sp, #7
 80045bc:	461d      	mov	r5, r3
 80045be:	270a      	movs	r7, #10
 80045c0:	fbb1 f6f7 	udiv	r6, r1, r7
 80045c4:	461a      	mov	r2, r3
 80045c6:	fb07 1416 	mls	r4, r7, r6, r1
 80045ca:	3430      	adds	r4, #48	@ 0x30
 80045cc:	f802 4c01 	strb.w	r4, [r2, #-1]
 80045d0:	460c      	mov	r4, r1
 80045d2:	2c63      	cmp	r4, #99	@ 0x63
 80045d4:	4631      	mov	r1, r6
 80045d6:	f103 33ff 	add.w	r3, r3, #4294967295
 80045da:	dcf1      	bgt.n	80045c0 <__exponent+0x1c>
 80045dc:	3130      	adds	r1, #48	@ 0x30
 80045de:	1e94      	subs	r4, r2, #2
 80045e0:	f803 1c01 	strb.w	r1, [r3, #-1]
 80045e4:	4623      	mov	r3, r4
 80045e6:	1c41      	adds	r1, r0, #1
 80045e8:	42ab      	cmp	r3, r5
 80045ea:	d30a      	bcc.n	8004602 <__exponent+0x5e>
 80045ec:	f10d 0309 	add.w	r3, sp, #9
 80045f0:	1a9b      	subs	r3, r3, r2
 80045f2:	42ac      	cmp	r4, r5
 80045f4:	bf88      	it	hi
 80045f6:	2300      	movhi	r3, #0
 80045f8:	3302      	adds	r3, #2
 80045fa:	4403      	add	r3, r0
 80045fc:	1a18      	subs	r0, r3, r0
 80045fe:	b003      	add	sp, #12
 8004600:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004602:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004606:	f801 6f01 	strb.w	r6, [r1, #1]!
 800460a:	e7ed      	b.n	80045e8 <__exponent+0x44>
 800460c:	2330      	movs	r3, #48	@ 0x30
 800460e:	3130      	adds	r1, #48	@ 0x30
 8004610:	7083      	strb	r3, [r0, #2]
 8004612:	70c1      	strb	r1, [r0, #3]
 8004614:	1d03      	adds	r3, r0, #4
 8004616:	e7f1      	b.n	80045fc <__exponent+0x58>

08004618 <_printf_float>:
 8004618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800461c:	b091      	sub	sp, #68	@ 0x44
 800461e:	460c      	mov	r4, r1
 8004620:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8004624:	4616      	mov	r6, r2
 8004626:	461f      	mov	r7, r3
 8004628:	4605      	mov	r5, r0
 800462a:	f000 fd15 	bl	8005058 <_localeconv_r>
 800462e:	6803      	ldr	r3, [r0, #0]
 8004630:	4618      	mov	r0, r3
 8004632:	9308      	str	r3, [sp, #32]
 8004634:	f7fb fd8c 	bl	8000150 <strlen>
 8004638:	2300      	movs	r3, #0
 800463a:	930e      	str	r3, [sp, #56]	@ 0x38
 800463c:	f8d8 3000 	ldr.w	r3, [r8]
 8004640:	9009      	str	r0, [sp, #36]	@ 0x24
 8004642:	3307      	adds	r3, #7
 8004644:	f023 0307 	bic.w	r3, r3, #7
 8004648:	f103 0208 	add.w	r2, r3, #8
 800464c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004650:	f8d4 b000 	ldr.w	fp, [r4]
 8004654:	f8c8 2000 	str.w	r2, [r8]
 8004658:	e9d3 8900 	ldrd	r8, r9, [r3]
 800465c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004660:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004662:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8004666:	f04f 32ff 	mov.w	r2, #4294967295
 800466a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800466e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004672:	4b9c      	ldr	r3, [pc, #624]	@ (80048e4 <_printf_float+0x2cc>)
 8004674:	f7fc f9ca 	bl	8000a0c <__aeabi_dcmpun>
 8004678:	bb70      	cbnz	r0, 80046d8 <_printf_float+0xc0>
 800467a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800467e:	f04f 32ff 	mov.w	r2, #4294967295
 8004682:	4b98      	ldr	r3, [pc, #608]	@ (80048e4 <_printf_float+0x2cc>)
 8004684:	f7fc f9a4 	bl	80009d0 <__aeabi_dcmple>
 8004688:	bb30      	cbnz	r0, 80046d8 <_printf_float+0xc0>
 800468a:	2200      	movs	r2, #0
 800468c:	2300      	movs	r3, #0
 800468e:	4640      	mov	r0, r8
 8004690:	4649      	mov	r1, r9
 8004692:	f7fc f993 	bl	80009bc <__aeabi_dcmplt>
 8004696:	b110      	cbz	r0, 800469e <_printf_float+0x86>
 8004698:	232d      	movs	r3, #45	@ 0x2d
 800469a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800469e:	4a92      	ldr	r2, [pc, #584]	@ (80048e8 <_printf_float+0x2d0>)
 80046a0:	4b92      	ldr	r3, [pc, #584]	@ (80048ec <_printf_float+0x2d4>)
 80046a2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80046a6:	bf94      	ite	ls
 80046a8:	4690      	movls	r8, r2
 80046aa:	4698      	movhi	r8, r3
 80046ac:	2303      	movs	r3, #3
 80046ae:	f04f 0900 	mov.w	r9, #0
 80046b2:	6123      	str	r3, [r4, #16]
 80046b4:	f02b 0304 	bic.w	r3, fp, #4
 80046b8:	6023      	str	r3, [r4, #0]
 80046ba:	4633      	mov	r3, r6
 80046bc:	4621      	mov	r1, r4
 80046be:	4628      	mov	r0, r5
 80046c0:	9700      	str	r7, [sp, #0]
 80046c2:	aa0f      	add	r2, sp, #60	@ 0x3c
 80046c4:	f000 f9d4 	bl	8004a70 <_printf_common>
 80046c8:	3001      	adds	r0, #1
 80046ca:	f040 8090 	bne.w	80047ee <_printf_float+0x1d6>
 80046ce:	f04f 30ff 	mov.w	r0, #4294967295
 80046d2:	b011      	add	sp, #68	@ 0x44
 80046d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046d8:	4642      	mov	r2, r8
 80046da:	464b      	mov	r3, r9
 80046dc:	4640      	mov	r0, r8
 80046de:	4649      	mov	r1, r9
 80046e0:	f7fc f994 	bl	8000a0c <__aeabi_dcmpun>
 80046e4:	b148      	cbz	r0, 80046fa <_printf_float+0xe2>
 80046e6:	464b      	mov	r3, r9
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	bfb8      	it	lt
 80046ec:	232d      	movlt	r3, #45	@ 0x2d
 80046ee:	4a80      	ldr	r2, [pc, #512]	@ (80048f0 <_printf_float+0x2d8>)
 80046f0:	bfb8      	it	lt
 80046f2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80046f6:	4b7f      	ldr	r3, [pc, #508]	@ (80048f4 <_printf_float+0x2dc>)
 80046f8:	e7d3      	b.n	80046a2 <_printf_float+0x8a>
 80046fa:	6863      	ldr	r3, [r4, #4]
 80046fc:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8004700:	1c5a      	adds	r2, r3, #1
 8004702:	d13f      	bne.n	8004784 <_printf_float+0x16c>
 8004704:	2306      	movs	r3, #6
 8004706:	6063      	str	r3, [r4, #4]
 8004708:	2200      	movs	r2, #0
 800470a:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800470e:	6023      	str	r3, [r4, #0]
 8004710:	9206      	str	r2, [sp, #24]
 8004712:	aa0e      	add	r2, sp, #56	@ 0x38
 8004714:	e9cd a204 	strd	sl, r2, [sp, #16]
 8004718:	aa0d      	add	r2, sp, #52	@ 0x34
 800471a:	9203      	str	r2, [sp, #12]
 800471c:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8004720:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004724:	6863      	ldr	r3, [r4, #4]
 8004726:	4642      	mov	r2, r8
 8004728:	9300      	str	r3, [sp, #0]
 800472a:	4628      	mov	r0, r5
 800472c:	464b      	mov	r3, r9
 800472e:	910a      	str	r1, [sp, #40]	@ 0x28
 8004730:	f7ff fed4 	bl	80044dc <__cvt>
 8004734:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004736:	4680      	mov	r8, r0
 8004738:	2947      	cmp	r1, #71	@ 0x47
 800473a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800473c:	d128      	bne.n	8004790 <_printf_float+0x178>
 800473e:	1cc8      	adds	r0, r1, #3
 8004740:	db02      	blt.n	8004748 <_printf_float+0x130>
 8004742:	6863      	ldr	r3, [r4, #4]
 8004744:	4299      	cmp	r1, r3
 8004746:	dd40      	ble.n	80047ca <_printf_float+0x1b2>
 8004748:	f1aa 0a02 	sub.w	sl, sl, #2
 800474c:	fa5f fa8a 	uxtb.w	sl, sl
 8004750:	4652      	mov	r2, sl
 8004752:	3901      	subs	r1, #1
 8004754:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004758:	910d      	str	r1, [sp, #52]	@ 0x34
 800475a:	f7ff ff23 	bl	80045a4 <__exponent>
 800475e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004760:	4681      	mov	r9, r0
 8004762:	1813      	adds	r3, r2, r0
 8004764:	2a01      	cmp	r2, #1
 8004766:	6123      	str	r3, [r4, #16]
 8004768:	dc02      	bgt.n	8004770 <_printf_float+0x158>
 800476a:	6822      	ldr	r2, [r4, #0]
 800476c:	07d2      	lsls	r2, r2, #31
 800476e:	d501      	bpl.n	8004774 <_printf_float+0x15c>
 8004770:	3301      	adds	r3, #1
 8004772:	6123      	str	r3, [r4, #16]
 8004774:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8004778:	2b00      	cmp	r3, #0
 800477a:	d09e      	beq.n	80046ba <_printf_float+0xa2>
 800477c:	232d      	movs	r3, #45	@ 0x2d
 800477e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004782:	e79a      	b.n	80046ba <_printf_float+0xa2>
 8004784:	2947      	cmp	r1, #71	@ 0x47
 8004786:	d1bf      	bne.n	8004708 <_printf_float+0xf0>
 8004788:	2b00      	cmp	r3, #0
 800478a:	d1bd      	bne.n	8004708 <_printf_float+0xf0>
 800478c:	2301      	movs	r3, #1
 800478e:	e7ba      	b.n	8004706 <_printf_float+0xee>
 8004790:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004794:	d9dc      	bls.n	8004750 <_printf_float+0x138>
 8004796:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800479a:	d118      	bne.n	80047ce <_printf_float+0x1b6>
 800479c:	2900      	cmp	r1, #0
 800479e:	6863      	ldr	r3, [r4, #4]
 80047a0:	dd0b      	ble.n	80047ba <_printf_float+0x1a2>
 80047a2:	6121      	str	r1, [r4, #16]
 80047a4:	b913      	cbnz	r3, 80047ac <_printf_float+0x194>
 80047a6:	6822      	ldr	r2, [r4, #0]
 80047a8:	07d0      	lsls	r0, r2, #31
 80047aa:	d502      	bpl.n	80047b2 <_printf_float+0x19a>
 80047ac:	3301      	adds	r3, #1
 80047ae:	440b      	add	r3, r1
 80047b0:	6123      	str	r3, [r4, #16]
 80047b2:	f04f 0900 	mov.w	r9, #0
 80047b6:	65a1      	str	r1, [r4, #88]	@ 0x58
 80047b8:	e7dc      	b.n	8004774 <_printf_float+0x15c>
 80047ba:	b913      	cbnz	r3, 80047c2 <_printf_float+0x1aa>
 80047bc:	6822      	ldr	r2, [r4, #0]
 80047be:	07d2      	lsls	r2, r2, #31
 80047c0:	d501      	bpl.n	80047c6 <_printf_float+0x1ae>
 80047c2:	3302      	adds	r3, #2
 80047c4:	e7f4      	b.n	80047b0 <_printf_float+0x198>
 80047c6:	2301      	movs	r3, #1
 80047c8:	e7f2      	b.n	80047b0 <_printf_float+0x198>
 80047ca:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80047ce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80047d0:	4299      	cmp	r1, r3
 80047d2:	db05      	blt.n	80047e0 <_printf_float+0x1c8>
 80047d4:	6823      	ldr	r3, [r4, #0]
 80047d6:	6121      	str	r1, [r4, #16]
 80047d8:	07d8      	lsls	r0, r3, #31
 80047da:	d5ea      	bpl.n	80047b2 <_printf_float+0x19a>
 80047dc:	1c4b      	adds	r3, r1, #1
 80047de:	e7e7      	b.n	80047b0 <_printf_float+0x198>
 80047e0:	2900      	cmp	r1, #0
 80047e2:	bfcc      	ite	gt
 80047e4:	2201      	movgt	r2, #1
 80047e6:	f1c1 0202 	rsble	r2, r1, #2
 80047ea:	4413      	add	r3, r2
 80047ec:	e7e0      	b.n	80047b0 <_printf_float+0x198>
 80047ee:	6823      	ldr	r3, [r4, #0]
 80047f0:	055a      	lsls	r2, r3, #21
 80047f2:	d407      	bmi.n	8004804 <_printf_float+0x1ec>
 80047f4:	6923      	ldr	r3, [r4, #16]
 80047f6:	4642      	mov	r2, r8
 80047f8:	4631      	mov	r1, r6
 80047fa:	4628      	mov	r0, r5
 80047fc:	47b8      	blx	r7
 80047fe:	3001      	adds	r0, #1
 8004800:	d12b      	bne.n	800485a <_printf_float+0x242>
 8004802:	e764      	b.n	80046ce <_printf_float+0xb6>
 8004804:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004808:	f240 80dc 	bls.w	80049c4 <_printf_float+0x3ac>
 800480c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004810:	2200      	movs	r2, #0
 8004812:	2300      	movs	r3, #0
 8004814:	f7fc f8c8 	bl	80009a8 <__aeabi_dcmpeq>
 8004818:	2800      	cmp	r0, #0
 800481a:	d033      	beq.n	8004884 <_printf_float+0x26c>
 800481c:	2301      	movs	r3, #1
 800481e:	4631      	mov	r1, r6
 8004820:	4628      	mov	r0, r5
 8004822:	4a35      	ldr	r2, [pc, #212]	@ (80048f8 <_printf_float+0x2e0>)
 8004824:	47b8      	blx	r7
 8004826:	3001      	adds	r0, #1
 8004828:	f43f af51 	beq.w	80046ce <_printf_float+0xb6>
 800482c:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004830:	4543      	cmp	r3, r8
 8004832:	db02      	blt.n	800483a <_printf_float+0x222>
 8004834:	6823      	ldr	r3, [r4, #0]
 8004836:	07d8      	lsls	r0, r3, #31
 8004838:	d50f      	bpl.n	800485a <_printf_float+0x242>
 800483a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800483e:	4631      	mov	r1, r6
 8004840:	4628      	mov	r0, r5
 8004842:	47b8      	blx	r7
 8004844:	3001      	adds	r0, #1
 8004846:	f43f af42 	beq.w	80046ce <_printf_float+0xb6>
 800484a:	f04f 0900 	mov.w	r9, #0
 800484e:	f108 38ff 	add.w	r8, r8, #4294967295
 8004852:	f104 0a1a 	add.w	sl, r4, #26
 8004856:	45c8      	cmp	r8, r9
 8004858:	dc09      	bgt.n	800486e <_printf_float+0x256>
 800485a:	6823      	ldr	r3, [r4, #0]
 800485c:	079b      	lsls	r3, r3, #30
 800485e:	f100 8102 	bmi.w	8004a66 <_printf_float+0x44e>
 8004862:	68e0      	ldr	r0, [r4, #12]
 8004864:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004866:	4298      	cmp	r0, r3
 8004868:	bfb8      	it	lt
 800486a:	4618      	movlt	r0, r3
 800486c:	e731      	b.n	80046d2 <_printf_float+0xba>
 800486e:	2301      	movs	r3, #1
 8004870:	4652      	mov	r2, sl
 8004872:	4631      	mov	r1, r6
 8004874:	4628      	mov	r0, r5
 8004876:	47b8      	blx	r7
 8004878:	3001      	adds	r0, #1
 800487a:	f43f af28 	beq.w	80046ce <_printf_float+0xb6>
 800487e:	f109 0901 	add.w	r9, r9, #1
 8004882:	e7e8      	b.n	8004856 <_printf_float+0x23e>
 8004884:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004886:	2b00      	cmp	r3, #0
 8004888:	dc38      	bgt.n	80048fc <_printf_float+0x2e4>
 800488a:	2301      	movs	r3, #1
 800488c:	4631      	mov	r1, r6
 800488e:	4628      	mov	r0, r5
 8004890:	4a19      	ldr	r2, [pc, #100]	@ (80048f8 <_printf_float+0x2e0>)
 8004892:	47b8      	blx	r7
 8004894:	3001      	adds	r0, #1
 8004896:	f43f af1a 	beq.w	80046ce <_printf_float+0xb6>
 800489a:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800489e:	ea59 0303 	orrs.w	r3, r9, r3
 80048a2:	d102      	bne.n	80048aa <_printf_float+0x292>
 80048a4:	6823      	ldr	r3, [r4, #0]
 80048a6:	07d9      	lsls	r1, r3, #31
 80048a8:	d5d7      	bpl.n	800485a <_printf_float+0x242>
 80048aa:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80048ae:	4631      	mov	r1, r6
 80048b0:	4628      	mov	r0, r5
 80048b2:	47b8      	blx	r7
 80048b4:	3001      	adds	r0, #1
 80048b6:	f43f af0a 	beq.w	80046ce <_printf_float+0xb6>
 80048ba:	f04f 0a00 	mov.w	sl, #0
 80048be:	f104 0b1a 	add.w	fp, r4, #26
 80048c2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80048c4:	425b      	negs	r3, r3
 80048c6:	4553      	cmp	r3, sl
 80048c8:	dc01      	bgt.n	80048ce <_printf_float+0x2b6>
 80048ca:	464b      	mov	r3, r9
 80048cc:	e793      	b.n	80047f6 <_printf_float+0x1de>
 80048ce:	2301      	movs	r3, #1
 80048d0:	465a      	mov	r2, fp
 80048d2:	4631      	mov	r1, r6
 80048d4:	4628      	mov	r0, r5
 80048d6:	47b8      	blx	r7
 80048d8:	3001      	adds	r0, #1
 80048da:	f43f aef8 	beq.w	80046ce <_printf_float+0xb6>
 80048de:	f10a 0a01 	add.w	sl, sl, #1
 80048e2:	e7ee      	b.n	80048c2 <_printf_float+0x2aa>
 80048e4:	7fefffff 	.word	0x7fefffff
 80048e8:	0800726e 	.word	0x0800726e
 80048ec:	08007272 	.word	0x08007272
 80048f0:	08007276 	.word	0x08007276
 80048f4:	0800727a 	.word	0x0800727a
 80048f8:	0800727e 	.word	0x0800727e
 80048fc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80048fe:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004902:	4553      	cmp	r3, sl
 8004904:	bfa8      	it	ge
 8004906:	4653      	movge	r3, sl
 8004908:	2b00      	cmp	r3, #0
 800490a:	4699      	mov	r9, r3
 800490c:	dc36      	bgt.n	800497c <_printf_float+0x364>
 800490e:	f04f 0b00 	mov.w	fp, #0
 8004912:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004916:	f104 021a 	add.w	r2, r4, #26
 800491a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800491c:	930a      	str	r3, [sp, #40]	@ 0x28
 800491e:	eba3 0309 	sub.w	r3, r3, r9
 8004922:	455b      	cmp	r3, fp
 8004924:	dc31      	bgt.n	800498a <_printf_float+0x372>
 8004926:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004928:	459a      	cmp	sl, r3
 800492a:	dc3a      	bgt.n	80049a2 <_printf_float+0x38a>
 800492c:	6823      	ldr	r3, [r4, #0]
 800492e:	07da      	lsls	r2, r3, #31
 8004930:	d437      	bmi.n	80049a2 <_printf_float+0x38a>
 8004932:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004934:	ebaa 0903 	sub.w	r9, sl, r3
 8004938:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800493a:	ebaa 0303 	sub.w	r3, sl, r3
 800493e:	4599      	cmp	r9, r3
 8004940:	bfa8      	it	ge
 8004942:	4699      	movge	r9, r3
 8004944:	f1b9 0f00 	cmp.w	r9, #0
 8004948:	dc33      	bgt.n	80049b2 <_printf_float+0x39a>
 800494a:	f04f 0800 	mov.w	r8, #0
 800494e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004952:	f104 0b1a 	add.w	fp, r4, #26
 8004956:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004958:	ebaa 0303 	sub.w	r3, sl, r3
 800495c:	eba3 0309 	sub.w	r3, r3, r9
 8004960:	4543      	cmp	r3, r8
 8004962:	f77f af7a 	ble.w	800485a <_printf_float+0x242>
 8004966:	2301      	movs	r3, #1
 8004968:	465a      	mov	r2, fp
 800496a:	4631      	mov	r1, r6
 800496c:	4628      	mov	r0, r5
 800496e:	47b8      	blx	r7
 8004970:	3001      	adds	r0, #1
 8004972:	f43f aeac 	beq.w	80046ce <_printf_float+0xb6>
 8004976:	f108 0801 	add.w	r8, r8, #1
 800497a:	e7ec      	b.n	8004956 <_printf_float+0x33e>
 800497c:	4642      	mov	r2, r8
 800497e:	4631      	mov	r1, r6
 8004980:	4628      	mov	r0, r5
 8004982:	47b8      	blx	r7
 8004984:	3001      	adds	r0, #1
 8004986:	d1c2      	bne.n	800490e <_printf_float+0x2f6>
 8004988:	e6a1      	b.n	80046ce <_printf_float+0xb6>
 800498a:	2301      	movs	r3, #1
 800498c:	4631      	mov	r1, r6
 800498e:	4628      	mov	r0, r5
 8004990:	920a      	str	r2, [sp, #40]	@ 0x28
 8004992:	47b8      	blx	r7
 8004994:	3001      	adds	r0, #1
 8004996:	f43f ae9a 	beq.w	80046ce <_printf_float+0xb6>
 800499a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800499c:	f10b 0b01 	add.w	fp, fp, #1
 80049a0:	e7bb      	b.n	800491a <_printf_float+0x302>
 80049a2:	4631      	mov	r1, r6
 80049a4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80049a8:	4628      	mov	r0, r5
 80049aa:	47b8      	blx	r7
 80049ac:	3001      	adds	r0, #1
 80049ae:	d1c0      	bne.n	8004932 <_printf_float+0x31a>
 80049b0:	e68d      	b.n	80046ce <_printf_float+0xb6>
 80049b2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80049b4:	464b      	mov	r3, r9
 80049b6:	4631      	mov	r1, r6
 80049b8:	4628      	mov	r0, r5
 80049ba:	4442      	add	r2, r8
 80049bc:	47b8      	blx	r7
 80049be:	3001      	adds	r0, #1
 80049c0:	d1c3      	bne.n	800494a <_printf_float+0x332>
 80049c2:	e684      	b.n	80046ce <_printf_float+0xb6>
 80049c4:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80049c8:	f1ba 0f01 	cmp.w	sl, #1
 80049cc:	dc01      	bgt.n	80049d2 <_printf_float+0x3ba>
 80049ce:	07db      	lsls	r3, r3, #31
 80049d0:	d536      	bpl.n	8004a40 <_printf_float+0x428>
 80049d2:	2301      	movs	r3, #1
 80049d4:	4642      	mov	r2, r8
 80049d6:	4631      	mov	r1, r6
 80049d8:	4628      	mov	r0, r5
 80049da:	47b8      	blx	r7
 80049dc:	3001      	adds	r0, #1
 80049de:	f43f ae76 	beq.w	80046ce <_printf_float+0xb6>
 80049e2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80049e6:	4631      	mov	r1, r6
 80049e8:	4628      	mov	r0, r5
 80049ea:	47b8      	blx	r7
 80049ec:	3001      	adds	r0, #1
 80049ee:	f43f ae6e 	beq.w	80046ce <_printf_float+0xb6>
 80049f2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80049f6:	2200      	movs	r2, #0
 80049f8:	2300      	movs	r3, #0
 80049fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80049fe:	f7fb ffd3 	bl	80009a8 <__aeabi_dcmpeq>
 8004a02:	b9c0      	cbnz	r0, 8004a36 <_printf_float+0x41e>
 8004a04:	4653      	mov	r3, sl
 8004a06:	f108 0201 	add.w	r2, r8, #1
 8004a0a:	4631      	mov	r1, r6
 8004a0c:	4628      	mov	r0, r5
 8004a0e:	47b8      	blx	r7
 8004a10:	3001      	adds	r0, #1
 8004a12:	d10c      	bne.n	8004a2e <_printf_float+0x416>
 8004a14:	e65b      	b.n	80046ce <_printf_float+0xb6>
 8004a16:	2301      	movs	r3, #1
 8004a18:	465a      	mov	r2, fp
 8004a1a:	4631      	mov	r1, r6
 8004a1c:	4628      	mov	r0, r5
 8004a1e:	47b8      	blx	r7
 8004a20:	3001      	adds	r0, #1
 8004a22:	f43f ae54 	beq.w	80046ce <_printf_float+0xb6>
 8004a26:	f108 0801 	add.w	r8, r8, #1
 8004a2a:	45d0      	cmp	r8, sl
 8004a2c:	dbf3      	blt.n	8004a16 <_printf_float+0x3fe>
 8004a2e:	464b      	mov	r3, r9
 8004a30:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004a34:	e6e0      	b.n	80047f8 <_printf_float+0x1e0>
 8004a36:	f04f 0800 	mov.w	r8, #0
 8004a3a:	f104 0b1a 	add.w	fp, r4, #26
 8004a3e:	e7f4      	b.n	8004a2a <_printf_float+0x412>
 8004a40:	2301      	movs	r3, #1
 8004a42:	4642      	mov	r2, r8
 8004a44:	e7e1      	b.n	8004a0a <_printf_float+0x3f2>
 8004a46:	2301      	movs	r3, #1
 8004a48:	464a      	mov	r2, r9
 8004a4a:	4631      	mov	r1, r6
 8004a4c:	4628      	mov	r0, r5
 8004a4e:	47b8      	blx	r7
 8004a50:	3001      	adds	r0, #1
 8004a52:	f43f ae3c 	beq.w	80046ce <_printf_float+0xb6>
 8004a56:	f108 0801 	add.w	r8, r8, #1
 8004a5a:	68e3      	ldr	r3, [r4, #12]
 8004a5c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004a5e:	1a5b      	subs	r3, r3, r1
 8004a60:	4543      	cmp	r3, r8
 8004a62:	dcf0      	bgt.n	8004a46 <_printf_float+0x42e>
 8004a64:	e6fd      	b.n	8004862 <_printf_float+0x24a>
 8004a66:	f04f 0800 	mov.w	r8, #0
 8004a6a:	f104 0919 	add.w	r9, r4, #25
 8004a6e:	e7f4      	b.n	8004a5a <_printf_float+0x442>

08004a70 <_printf_common>:
 8004a70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a74:	4616      	mov	r6, r2
 8004a76:	4698      	mov	r8, r3
 8004a78:	688a      	ldr	r2, [r1, #8]
 8004a7a:	690b      	ldr	r3, [r1, #16]
 8004a7c:	4607      	mov	r7, r0
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	bfb8      	it	lt
 8004a82:	4613      	movlt	r3, r2
 8004a84:	6033      	str	r3, [r6, #0]
 8004a86:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004a8a:	460c      	mov	r4, r1
 8004a8c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004a90:	b10a      	cbz	r2, 8004a96 <_printf_common+0x26>
 8004a92:	3301      	adds	r3, #1
 8004a94:	6033      	str	r3, [r6, #0]
 8004a96:	6823      	ldr	r3, [r4, #0]
 8004a98:	0699      	lsls	r1, r3, #26
 8004a9a:	bf42      	ittt	mi
 8004a9c:	6833      	ldrmi	r3, [r6, #0]
 8004a9e:	3302      	addmi	r3, #2
 8004aa0:	6033      	strmi	r3, [r6, #0]
 8004aa2:	6825      	ldr	r5, [r4, #0]
 8004aa4:	f015 0506 	ands.w	r5, r5, #6
 8004aa8:	d106      	bne.n	8004ab8 <_printf_common+0x48>
 8004aaa:	f104 0a19 	add.w	sl, r4, #25
 8004aae:	68e3      	ldr	r3, [r4, #12]
 8004ab0:	6832      	ldr	r2, [r6, #0]
 8004ab2:	1a9b      	subs	r3, r3, r2
 8004ab4:	42ab      	cmp	r3, r5
 8004ab6:	dc2b      	bgt.n	8004b10 <_printf_common+0xa0>
 8004ab8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004abc:	6822      	ldr	r2, [r4, #0]
 8004abe:	3b00      	subs	r3, #0
 8004ac0:	bf18      	it	ne
 8004ac2:	2301      	movne	r3, #1
 8004ac4:	0692      	lsls	r2, r2, #26
 8004ac6:	d430      	bmi.n	8004b2a <_printf_common+0xba>
 8004ac8:	4641      	mov	r1, r8
 8004aca:	4638      	mov	r0, r7
 8004acc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004ad0:	47c8      	blx	r9
 8004ad2:	3001      	adds	r0, #1
 8004ad4:	d023      	beq.n	8004b1e <_printf_common+0xae>
 8004ad6:	6823      	ldr	r3, [r4, #0]
 8004ad8:	6922      	ldr	r2, [r4, #16]
 8004ada:	f003 0306 	and.w	r3, r3, #6
 8004ade:	2b04      	cmp	r3, #4
 8004ae0:	bf14      	ite	ne
 8004ae2:	2500      	movne	r5, #0
 8004ae4:	6833      	ldreq	r3, [r6, #0]
 8004ae6:	f04f 0600 	mov.w	r6, #0
 8004aea:	bf08      	it	eq
 8004aec:	68e5      	ldreq	r5, [r4, #12]
 8004aee:	f104 041a 	add.w	r4, r4, #26
 8004af2:	bf08      	it	eq
 8004af4:	1aed      	subeq	r5, r5, r3
 8004af6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004afa:	bf08      	it	eq
 8004afc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004b00:	4293      	cmp	r3, r2
 8004b02:	bfc4      	itt	gt
 8004b04:	1a9b      	subgt	r3, r3, r2
 8004b06:	18ed      	addgt	r5, r5, r3
 8004b08:	42b5      	cmp	r5, r6
 8004b0a:	d11a      	bne.n	8004b42 <_printf_common+0xd2>
 8004b0c:	2000      	movs	r0, #0
 8004b0e:	e008      	b.n	8004b22 <_printf_common+0xb2>
 8004b10:	2301      	movs	r3, #1
 8004b12:	4652      	mov	r2, sl
 8004b14:	4641      	mov	r1, r8
 8004b16:	4638      	mov	r0, r7
 8004b18:	47c8      	blx	r9
 8004b1a:	3001      	adds	r0, #1
 8004b1c:	d103      	bne.n	8004b26 <_printf_common+0xb6>
 8004b1e:	f04f 30ff 	mov.w	r0, #4294967295
 8004b22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b26:	3501      	adds	r5, #1
 8004b28:	e7c1      	b.n	8004aae <_printf_common+0x3e>
 8004b2a:	2030      	movs	r0, #48	@ 0x30
 8004b2c:	18e1      	adds	r1, r4, r3
 8004b2e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004b32:	1c5a      	adds	r2, r3, #1
 8004b34:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004b38:	4422      	add	r2, r4
 8004b3a:	3302      	adds	r3, #2
 8004b3c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004b40:	e7c2      	b.n	8004ac8 <_printf_common+0x58>
 8004b42:	2301      	movs	r3, #1
 8004b44:	4622      	mov	r2, r4
 8004b46:	4641      	mov	r1, r8
 8004b48:	4638      	mov	r0, r7
 8004b4a:	47c8      	blx	r9
 8004b4c:	3001      	adds	r0, #1
 8004b4e:	d0e6      	beq.n	8004b1e <_printf_common+0xae>
 8004b50:	3601      	adds	r6, #1
 8004b52:	e7d9      	b.n	8004b08 <_printf_common+0x98>

08004b54 <_printf_i>:
 8004b54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004b58:	7e0f      	ldrb	r7, [r1, #24]
 8004b5a:	4691      	mov	r9, r2
 8004b5c:	2f78      	cmp	r7, #120	@ 0x78
 8004b5e:	4680      	mov	r8, r0
 8004b60:	460c      	mov	r4, r1
 8004b62:	469a      	mov	sl, r3
 8004b64:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004b66:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004b6a:	d807      	bhi.n	8004b7c <_printf_i+0x28>
 8004b6c:	2f62      	cmp	r7, #98	@ 0x62
 8004b6e:	d80a      	bhi.n	8004b86 <_printf_i+0x32>
 8004b70:	2f00      	cmp	r7, #0
 8004b72:	f000 80d3 	beq.w	8004d1c <_printf_i+0x1c8>
 8004b76:	2f58      	cmp	r7, #88	@ 0x58
 8004b78:	f000 80ba 	beq.w	8004cf0 <_printf_i+0x19c>
 8004b7c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004b80:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004b84:	e03a      	b.n	8004bfc <_printf_i+0xa8>
 8004b86:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004b8a:	2b15      	cmp	r3, #21
 8004b8c:	d8f6      	bhi.n	8004b7c <_printf_i+0x28>
 8004b8e:	a101      	add	r1, pc, #4	@ (adr r1, 8004b94 <_printf_i+0x40>)
 8004b90:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004b94:	08004bed 	.word	0x08004bed
 8004b98:	08004c01 	.word	0x08004c01
 8004b9c:	08004b7d 	.word	0x08004b7d
 8004ba0:	08004b7d 	.word	0x08004b7d
 8004ba4:	08004b7d 	.word	0x08004b7d
 8004ba8:	08004b7d 	.word	0x08004b7d
 8004bac:	08004c01 	.word	0x08004c01
 8004bb0:	08004b7d 	.word	0x08004b7d
 8004bb4:	08004b7d 	.word	0x08004b7d
 8004bb8:	08004b7d 	.word	0x08004b7d
 8004bbc:	08004b7d 	.word	0x08004b7d
 8004bc0:	08004d03 	.word	0x08004d03
 8004bc4:	08004c2b 	.word	0x08004c2b
 8004bc8:	08004cbd 	.word	0x08004cbd
 8004bcc:	08004b7d 	.word	0x08004b7d
 8004bd0:	08004b7d 	.word	0x08004b7d
 8004bd4:	08004d25 	.word	0x08004d25
 8004bd8:	08004b7d 	.word	0x08004b7d
 8004bdc:	08004c2b 	.word	0x08004c2b
 8004be0:	08004b7d 	.word	0x08004b7d
 8004be4:	08004b7d 	.word	0x08004b7d
 8004be8:	08004cc5 	.word	0x08004cc5
 8004bec:	6833      	ldr	r3, [r6, #0]
 8004bee:	1d1a      	adds	r2, r3, #4
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	6032      	str	r2, [r6, #0]
 8004bf4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004bf8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	e09e      	b.n	8004d3e <_printf_i+0x1ea>
 8004c00:	6833      	ldr	r3, [r6, #0]
 8004c02:	6820      	ldr	r0, [r4, #0]
 8004c04:	1d19      	adds	r1, r3, #4
 8004c06:	6031      	str	r1, [r6, #0]
 8004c08:	0606      	lsls	r6, r0, #24
 8004c0a:	d501      	bpl.n	8004c10 <_printf_i+0xbc>
 8004c0c:	681d      	ldr	r5, [r3, #0]
 8004c0e:	e003      	b.n	8004c18 <_printf_i+0xc4>
 8004c10:	0645      	lsls	r5, r0, #25
 8004c12:	d5fb      	bpl.n	8004c0c <_printf_i+0xb8>
 8004c14:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004c18:	2d00      	cmp	r5, #0
 8004c1a:	da03      	bge.n	8004c24 <_printf_i+0xd0>
 8004c1c:	232d      	movs	r3, #45	@ 0x2d
 8004c1e:	426d      	negs	r5, r5
 8004c20:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004c24:	230a      	movs	r3, #10
 8004c26:	4859      	ldr	r0, [pc, #356]	@ (8004d8c <_printf_i+0x238>)
 8004c28:	e011      	b.n	8004c4e <_printf_i+0xfa>
 8004c2a:	6821      	ldr	r1, [r4, #0]
 8004c2c:	6833      	ldr	r3, [r6, #0]
 8004c2e:	0608      	lsls	r0, r1, #24
 8004c30:	f853 5b04 	ldr.w	r5, [r3], #4
 8004c34:	d402      	bmi.n	8004c3c <_printf_i+0xe8>
 8004c36:	0649      	lsls	r1, r1, #25
 8004c38:	bf48      	it	mi
 8004c3a:	b2ad      	uxthmi	r5, r5
 8004c3c:	2f6f      	cmp	r7, #111	@ 0x6f
 8004c3e:	6033      	str	r3, [r6, #0]
 8004c40:	bf14      	ite	ne
 8004c42:	230a      	movne	r3, #10
 8004c44:	2308      	moveq	r3, #8
 8004c46:	4851      	ldr	r0, [pc, #324]	@ (8004d8c <_printf_i+0x238>)
 8004c48:	2100      	movs	r1, #0
 8004c4a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004c4e:	6866      	ldr	r6, [r4, #4]
 8004c50:	2e00      	cmp	r6, #0
 8004c52:	bfa8      	it	ge
 8004c54:	6821      	ldrge	r1, [r4, #0]
 8004c56:	60a6      	str	r6, [r4, #8]
 8004c58:	bfa4      	itt	ge
 8004c5a:	f021 0104 	bicge.w	r1, r1, #4
 8004c5e:	6021      	strge	r1, [r4, #0]
 8004c60:	b90d      	cbnz	r5, 8004c66 <_printf_i+0x112>
 8004c62:	2e00      	cmp	r6, #0
 8004c64:	d04b      	beq.n	8004cfe <_printf_i+0x1aa>
 8004c66:	4616      	mov	r6, r2
 8004c68:	fbb5 f1f3 	udiv	r1, r5, r3
 8004c6c:	fb03 5711 	mls	r7, r3, r1, r5
 8004c70:	5dc7      	ldrb	r7, [r0, r7]
 8004c72:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004c76:	462f      	mov	r7, r5
 8004c78:	42bb      	cmp	r3, r7
 8004c7a:	460d      	mov	r5, r1
 8004c7c:	d9f4      	bls.n	8004c68 <_printf_i+0x114>
 8004c7e:	2b08      	cmp	r3, #8
 8004c80:	d10b      	bne.n	8004c9a <_printf_i+0x146>
 8004c82:	6823      	ldr	r3, [r4, #0]
 8004c84:	07df      	lsls	r7, r3, #31
 8004c86:	d508      	bpl.n	8004c9a <_printf_i+0x146>
 8004c88:	6923      	ldr	r3, [r4, #16]
 8004c8a:	6861      	ldr	r1, [r4, #4]
 8004c8c:	4299      	cmp	r1, r3
 8004c8e:	bfde      	ittt	le
 8004c90:	2330      	movle	r3, #48	@ 0x30
 8004c92:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004c96:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004c9a:	1b92      	subs	r2, r2, r6
 8004c9c:	6122      	str	r2, [r4, #16]
 8004c9e:	464b      	mov	r3, r9
 8004ca0:	4621      	mov	r1, r4
 8004ca2:	4640      	mov	r0, r8
 8004ca4:	f8cd a000 	str.w	sl, [sp]
 8004ca8:	aa03      	add	r2, sp, #12
 8004caa:	f7ff fee1 	bl	8004a70 <_printf_common>
 8004cae:	3001      	adds	r0, #1
 8004cb0:	d14a      	bne.n	8004d48 <_printf_i+0x1f4>
 8004cb2:	f04f 30ff 	mov.w	r0, #4294967295
 8004cb6:	b004      	add	sp, #16
 8004cb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cbc:	6823      	ldr	r3, [r4, #0]
 8004cbe:	f043 0320 	orr.w	r3, r3, #32
 8004cc2:	6023      	str	r3, [r4, #0]
 8004cc4:	2778      	movs	r7, #120	@ 0x78
 8004cc6:	4832      	ldr	r0, [pc, #200]	@ (8004d90 <_printf_i+0x23c>)
 8004cc8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004ccc:	6823      	ldr	r3, [r4, #0]
 8004cce:	6831      	ldr	r1, [r6, #0]
 8004cd0:	061f      	lsls	r7, r3, #24
 8004cd2:	f851 5b04 	ldr.w	r5, [r1], #4
 8004cd6:	d402      	bmi.n	8004cde <_printf_i+0x18a>
 8004cd8:	065f      	lsls	r7, r3, #25
 8004cda:	bf48      	it	mi
 8004cdc:	b2ad      	uxthmi	r5, r5
 8004cde:	6031      	str	r1, [r6, #0]
 8004ce0:	07d9      	lsls	r1, r3, #31
 8004ce2:	bf44      	itt	mi
 8004ce4:	f043 0320 	orrmi.w	r3, r3, #32
 8004ce8:	6023      	strmi	r3, [r4, #0]
 8004cea:	b11d      	cbz	r5, 8004cf4 <_printf_i+0x1a0>
 8004cec:	2310      	movs	r3, #16
 8004cee:	e7ab      	b.n	8004c48 <_printf_i+0xf4>
 8004cf0:	4826      	ldr	r0, [pc, #152]	@ (8004d8c <_printf_i+0x238>)
 8004cf2:	e7e9      	b.n	8004cc8 <_printf_i+0x174>
 8004cf4:	6823      	ldr	r3, [r4, #0]
 8004cf6:	f023 0320 	bic.w	r3, r3, #32
 8004cfa:	6023      	str	r3, [r4, #0]
 8004cfc:	e7f6      	b.n	8004cec <_printf_i+0x198>
 8004cfe:	4616      	mov	r6, r2
 8004d00:	e7bd      	b.n	8004c7e <_printf_i+0x12a>
 8004d02:	6833      	ldr	r3, [r6, #0]
 8004d04:	6825      	ldr	r5, [r4, #0]
 8004d06:	1d18      	adds	r0, r3, #4
 8004d08:	6961      	ldr	r1, [r4, #20]
 8004d0a:	6030      	str	r0, [r6, #0]
 8004d0c:	062e      	lsls	r6, r5, #24
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	d501      	bpl.n	8004d16 <_printf_i+0x1c2>
 8004d12:	6019      	str	r1, [r3, #0]
 8004d14:	e002      	b.n	8004d1c <_printf_i+0x1c8>
 8004d16:	0668      	lsls	r0, r5, #25
 8004d18:	d5fb      	bpl.n	8004d12 <_printf_i+0x1be>
 8004d1a:	8019      	strh	r1, [r3, #0]
 8004d1c:	2300      	movs	r3, #0
 8004d1e:	4616      	mov	r6, r2
 8004d20:	6123      	str	r3, [r4, #16]
 8004d22:	e7bc      	b.n	8004c9e <_printf_i+0x14a>
 8004d24:	6833      	ldr	r3, [r6, #0]
 8004d26:	2100      	movs	r1, #0
 8004d28:	1d1a      	adds	r2, r3, #4
 8004d2a:	6032      	str	r2, [r6, #0]
 8004d2c:	681e      	ldr	r6, [r3, #0]
 8004d2e:	6862      	ldr	r2, [r4, #4]
 8004d30:	4630      	mov	r0, r6
 8004d32:	f000 fa08 	bl	8005146 <memchr>
 8004d36:	b108      	cbz	r0, 8004d3c <_printf_i+0x1e8>
 8004d38:	1b80      	subs	r0, r0, r6
 8004d3a:	6060      	str	r0, [r4, #4]
 8004d3c:	6863      	ldr	r3, [r4, #4]
 8004d3e:	6123      	str	r3, [r4, #16]
 8004d40:	2300      	movs	r3, #0
 8004d42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004d46:	e7aa      	b.n	8004c9e <_printf_i+0x14a>
 8004d48:	4632      	mov	r2, r6
 8004d4a:	4649      	mov	r1, r9
 8004d4c:	4640      	mov	r0, r8
 8004d4e:	6923      	ldr	r3, [r4, #16]
 8004d50:	47d0      	blx	sl
 8004d52:	3001      	adds	r0, #1
 8004d54:	d0ad      	beq.n	8004cb2 <_printf_i+0x15e>
 8004d56:	6823      	ldr	r3, [r4, #0]
 8004d58:	079b      	lsls	r3, r3, #30
 8004d5a:	d413      	bmi.n	8004d84 <_printf_i+0x230>
 8004d5c:	68e0      	ldr	r0, [r4, #12]
 8004d5e:	9b03      	ldr	r3, [sp, #12]
 8004d60:	4298      	cmp	r0, r3
 8004d62:	bfb8      	it	lt
 8004d64:	4618      	movlt	r0, r3
 8004d66:	e7a6      	b.n	8004cb6 <_printf_i+0x162>
 8004d68:	2301      	movs	r3, #1
 8004d6a:	4632      	mov	r2, r6
 8004d6c:	4649      	mov	r1, r9
 8004d6e:	4640      	mov	r0, r8
 8004d70:	47d0      	blx	sl
 8004d72:	3001      	adds	r0, #1
 8004d74:	d09d      	beq.n	8004cb2 <_printf_i+0x15e>
 8004d76:	3501      	adds	r5, #1
 8004d78:	68e3      	ldr	r3, [r4, #12]
 8004d7a:	9903      	ldr	r1, [sp, #12]
 8004d7c:	1a5b      	subs	r3, r3, r1
 8004d7e:	42ab      	cmp	r3, r5
 8004d80:	dcf2      	bgt.n	8004d68 <_printf_i+0x214>
 8004d82:	e7eb      	b.n	8004d5c <_printf_i+0x208>
 8004d84:	2500      	movs	r5, #0
 8004d86:	f104 0619 	add.w	r6, r4, #25
 8004d8a:	e7f5      	b.n	8004d78 <_printf_i+0x224>
 8004d8c:	08007280 	.word	0x08007280
 8004d90:	08007291 	.word	0x08007291

08004d94 <std>:
 8004d94:	2300      	movs	r3, #0
 8004d96:	b510      	push	{r4, lr}
 8004d98:	4604      	mov	r4, r0
 8004d9a:	e9c0 3300 	strd	r3, r3, [r0]
 8004d9e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004da2:	6083      	str	r3, [r0, #8]
 8004da4:	8181      	strh	r1, [r0, #12]
 8004da6:	6643      	str	r3, [r0, #100]	@ 0x64
 8004da8:	81c2      	strh	r2, [r0, #14]
 8004daa:	6183      	str	r3, [r0, #24]
 8004dac:	4619      	mov	r1, r3
 8004dae:	2208      	movs	r2, #8
 8004db0:	305c      	adds	r0, #92	@ 0x5c
 8004db2:	f000 f948 	bl	8005046 <memset>
 8004db6:	4b0d      	ldr	r3, [pc, #52]	@ (8004dec <std+0x58>)
 8004db8:	6224      	str	r4, [r4, #32]
 8004dba:	6263      	str	r3, [r4, #36]	@ 0x24
 8004dbc:	4b0c      	ldr	r3, [pc, #48]	@ (8004df0 <std+0x5c>)
 8004dbe:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004dc0:	4b0c      	ldr	r3, [pc, #48]	@ (8004df4 <std+0x60>)
 8004dc2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004dc4:	4b0c      	ldr	r3, [pc, #48]	@ (8004df8 <std+0x64>)
 8004dc6:	6323      	str	r3, [r4, #48]	@ 0x30
 8004dc8:	4b0c      	ldr	r3, [pc, #48]	@ (8004dfc <std+0x68>)
 8004dca:	429c      	cmp	r4, r3
 8004dcc:	d006      	beq.n	8004ddc <std+0x48>
 8004dce:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004dd2:	4294      	cmp	r4, r2
 8004dd4:	d002      	beq.n	8004ddc <std+0x48>
 8004dd6:	33d0      	adds	r3, #208	@ 0xd0
 8004dd8:	429c      	cmp	r4, r3
 8004dda:	d105      	bne.n	8004de8 <std+0x54>
 8004ddc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004de0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004de4:	f000 b9ac 	b.w	8005140 <__retarget_lock_init_recursive>
 8004de8:	bd10      	pop	{r4, pc}
 8004dea:	bf00      	nop
 8004dec:	08004fc1 	.word	0x08004fc1
 8004df0:	08004fe3 	.word	0x08004fe3
 8004df4:	0800501b 	.word	0x0800501b
 8004df8:	0800503f 	.word	0x0800503f
 8004dfc:	20000314 	.word	0x20000314

08004e00 <stdio_exit_handler>:
 8004e00:	4a02      	ldr	r2, [pc, #8]	@ (8004e0c <stdio_exit_handler+0xc>)
 8004e02:	4903      	ldr	r1, [pc, #12]	@ (8004e10 <stdio_exit_handler+0x10>)
 8004e04:	4803      	ldr	r0, [pc, #12]	@ (8004e14 <stdio_exit_handler+0x14>)
 8004e06:	f000 b869 	b.w	8004edc <_fwalk_sglue>
 8004e0a:	bf00      	nop
 8004e0c:	20000014 	.word	0x20000014
 8004e10:	08006ab5 	.word	0x08006ab5
 8004e14:	20000024 	.word	0x20000024

08004e18 <cleanup_stdio>:
 8004e18:	6841      	ldr	r1, [r0, #4]
 8004e1a:	4b0c      	ldr	r3, [pc, #48]	@ (8004e4c <cleanup_stdio+0x34>)
 8004e1c:	b510      	push	{r4, lr}
 8004e1e:	4299      	cmp	r1, r3
 8004e20:	4604      	mov	r4, r0
 8004e22:	d001      	beq.n	8004e28 <cleanup_stdio+0x10>
 8004e24:	f001 fe46 	bl	8006ab4 <_fflush_r>
 8004e28:	68a1      	ldr	r1, [r4, #8]
 8004e2a:	4b09      	ldr	r3, [pc, #36]	@ (8004e50 <cleanup_stdio+0x38>)
 8004e2c:	4299      	cmp	r1, r3
 8004e2e:	d002      	beq.n	8004e36 <cleanup_stdio+0x1e>
 8004e30:	4620      	mov	r0, r4
 8004e32:	f001 fe3f 	bl	8006ab4 <_fflush_r>
 8004e36:	68e1      	ldr	r1, [r4, #12]
 8004e38:	4b06      	ldr	r3, [pc, #24]	@ (8004e54 <cleanup_stdio+0x3c>)
 8004e3a:	4299      	cmp	r1, r3
 8004e3c:	d004      	beq.n	8004e48 <cleanup_stdio+0x30>
 8004e3e:	4620      	mov	r0, r4
 8004e40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e44:	f001 be36 	b.w	8006ab4 <_fflush_r>
 8004e48:	bd10      	pop	{r4, pc}
 8004e4a:	bf00      	nop
 8004e4c:	20000314 	.word	0x20000314
 8004e50:	2000037c 	.word	0x2000037c
 8004e54:	200003e4 	.word	0x200003e4

08004e58 <global_stdio_init.part.0>:
 8004e58:	b510      	push	{r4, lr}
 8004e5a:	4b0b      	ldr	r3, [pc, #44]	@ (8004e88 <global_stdio_init.part.0+0x30>)
 8004e5c:	4c0b      	ldr	r4, [pc, #44]	@ (8004e8c <global_stdio_init.part.0+0x34>)
 8004e5e:	4a0c      	ldr	r2, [pc, #48]	@ (8004e90 <global_stdio_init.part.0+0x38>)
 8004e60:	4620      	mov	r0, r4
 8004e62:	601a      	str	r2, [r3, #0]
 8004e64:	2104      	movs	r1, #4
 8004e66:	2200      	movs	r2, #0
 8004e68:	f7ff ff94 	bl	8004d94 <std>
 8004e6c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004e70:	2201      	movs	r2, #1
 8004e72:	2109      	movs	r1, #9
 8004e74:	f7ff ff8e 	bl	8004d94 <std>
 8004e78:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004e7c:	2202      	movs	r2, #2
 8004e7e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e82:	2112      	movs	r1, #18
 8004e84:	f7ff bf86 	b.w	8004d94 <std>
 8004e88:	2000044c 	.word	0x2000044c
 8004e8c:	20000314 	.word	0x20000314
 8004e90:	08004e01 	.word	0x08004e01

08004e94 <__sfp_lock_acquire>:
 8004e94:	4801      	ldr	r0, [pc, #4]	@ (8004e9c <__sfp_lock_acquire+0x8>)
 8004e96:	f000 b954 	b.w	8005142 <__retarget_lock_acquire_recursive>
 8004e9a:	bf00      	nop
 8004e9c:	20000455 	.word	0x20000455

08004ea0 <__sfp_lock_release>:
 8004ea0:	4801      	ldr	r0, [pc, #4]	@ (8004ea8 <__sfp_lock_release+0x8>)
 8004ea2:	f000 b94f 	b.w	8005144 <__retarget_lock_release_recursive>
 8004ea6:	bf00      	nop
 8004ea8:	20000455 	.word	0x20000455

08004eac <__sinit>:
 8004eac:	b510      	push	{r4, lr}
 8004eae:	4604      	mov	r4, r0
 8004eb0:	f7ff fff0 	bl	8004e94 <__sfp_lock_acquire>
 8004eb4:	6a23      	ldr	r3, [r4, #32]
 8004eb6:	b11b      	cbz	r3, 8004ec0 <__sinit+0x14>
 8004eb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ebc:	f7ff bff0 	b.w	8004ea0 <__sfp_lock_release>
 8004ec0:	4b04      	ldr	r3, [pc, #16]	@ (8004ed4 <__sinit+0x28>)
 8004ec2:	6223      	str	r3, [r4, #32]
 8004ec4:	4b04      	ldr	r3, [pc, #16]	@ (8004ed8 <__sinit+0x2c>)
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d1f5      	bne.n	8004eb8 <__sinit+0xc>
 8004ecc:	f7ff ffc4 	bl	8004e58 <global_stdio_init.part.0>
 8004ed0:	e7f2      	b.n	8004eb8 <__sinit+0xc>
 8004ed2:	bf00      	nop
 8004ed4:	08004e19 	.word	0x08004e19
 8004ed8:	2000044c 	.word	0x2000044c

08004edc <_fwalk_sglue>:
 8004edc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ee0:	4607      	mov	r7, r0
 8004ee2:	4688      	mov	r8, r1
 8004ee4:	4614      	mov	r4, r2
 8004ee6:	2600      	movs	r6, #0
 8004ee8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004eec:	f1b9 0901 	subs.w	r9, r9, #1
 8004ef0:	d505      	bpl.n	8004efe <_fwalk_sglue+0x22>
 8004ef2:	6824      	ldr	r4, [r4, #0]
 8004ef4:	2c00      	cmp	r4, #0
 8004ef6:	d1f7      	bne.n	8004ee8 <_fwalk_sglue+0xc>
 8004ef8:	4630      	mov	r0, r6
 8004efa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004efe:	89ab      	ldrh	r3, [r5, #12]
 8004f00:	2b01      	cmp	r3, #1
 8004f02:	d907      	bls.n	8004f14 <_fwalk_sglue+0x38>
 8004f04:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004f08:	3301      	adds	r3, #1
 8004f0a:	d003      	beq.n	8004f14 <_fwalk_sglue+0x38>
 8004f0c:	4629      	mov	r1, r5
 8004f0e:	4638      	mov	r0, r7
 8004f10:	47c0      	blx	r8
 8004f12:	4306      	orrs	r6, r0
 8004f14:	3568      	adds	r5, #104	@ 0x68
 8004f16:	e7e9      	b.n	8004eec <_fwalk_sglue+0x10>

08004f18 <sniprintf>:
 8004f18:	b40c      	push	{r2, r3}
 8004f1a:	b530      	push	{r4, r5, lr}
 8004f1c:	4b17      	ldr	r3, [pc, #92]	@ (8004f7c <sniprintf+0x64>)
 8004f1e:	1e0c      	subs	r4, r1, #0
 8004f20:	681d      	ldr	r5, [r3, #0]
 8004f22:	b09d      	sub	sp, #116	@ 0x74
 8004f24:	da08      	bge.n	8004f38 <sniprintf+0x20>
 8004f26:	238b      	movs	r3, #139	@ 0x8b
 8004f28:	f04f 30ff 	mov.w	r0, #4294967295
 8004f2c:	602b      	str	r3, [r5, #0]
 8004f2e:	b01d      	add	sp, #116	@ 0x74
 8004f30:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004f34:	b002      	add	sp, #8
 8004f36:	4770      	bx	lr
 8004f38:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004f3c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004f40:	bf0c      	ite	eq
 8004f42:	4623      	moveq	r3, r4
 8004f44:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004f48:	9304      	str	r3, [sp, #16]
 8004f4a:	9307      	str	r3, [sp, #28]
 8004f4c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004f50:	9002      	str	r0, [sp, #8]
 8004f52:	9006      	str	r0, [sp, #24]
 8004f54:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004f58:	4628      	mov	r0, r5
 8004f5a:	ab21      	add	r3, sp, #132	@ 0x84
 8004f5c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004f5e:	a902      	add	r1, sp, #8
 8004f60:	9301      	str	r3, [sp, #4]
 8004f62:	f001 fc2b 	bl	80067bc <_svfiprintf_r>
 8004f66:	1c43      	adds	r3, r0, #1
 8004f68:	bfbc      	itt	lt
 8004f6a:	238b      	movlt	r3, #139	@ 0x8b
 8004f6c:	602b      	strlt	r3, [r5, #0]
 8004f6e:	2c00      	cmp	r4, #0
 8004f70:	d0dd      	beq.n	8004f2e <sniprintf+0x16>
 8004f72:	2200      	movs	r2, #0
 8004f74:	9b02      	ldr	r3, [sp, #8]
 8004f76:	701a      	strb	r2, [r3, #0]
 8004f78:	e7d9      	b.n	8004f2e <sniprintf+0x16>
 8004f7a:	bf00      	nop
 8004f7c:	20000020 	.word	0x20000020

08004f80 <siprintf>:
 8004f80:	b40e      	push	{r1, r2, r3}
 8004f82:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004f86:	b500      	push	{lr}
 8004f88:	b09c      	sub	sp, #112	@ 0x70
 8004f8a:	ab1d      	add	r3, sp, #116	@ 0x74
 8004f8c:	9002      	str	r0, [sp, #8]
 8004f8e:	9006      	str	r0, [sp, #24]
 8004f90:	9107      	str	r1, [sp, #28]
 8004f92:	9104      	str	r1, [sp, #16]
 8004f94:	4808      	ldr	r0, [pc, #32]	@ (8004fb8 <siprintf+0x38>)
 8004f96:	4909      	ldr	r1, [pc, #36]	@ (8004fbc <siprintf+0x3c>)
 8004f98:	f853 2b04 	ldr.w	r2, [r3], #4
 8004f9c:	9105      	str	r1, [sp, #20]
 8004f9e:	6800      	ldr	r0, [r0, #0]
 8004fa0:	a902      	add	r1, sp, #8
 8004fa2:	9301      	str	r3, [sp, #4]
 8004fa4:	f001 fc0a 	bl	80067bc <_svfiprintf_r>
 8004fa8:	2200      	movs	r2, #0
 8004faa:	9b02      	ldr	r3, [sp, #8]
 8004fac:	701a      	strb	r2, [r3, #0]
 8004fae:	b01c      	add	sp, #112	@ 0x70
 8004fb0:	f85d eb04 	ldr.w	lr, [sp], #4
 8004fb4:	b003      	add	sp, #12
 8004fb6:	4770      	bx	lr
 8004fb8:	20000020 	.word	0x20000020
 8004fbc:	ffff0208 	.word	0xffff0208

08004fc0 <__sread>:
 8004fc0:	b510      	push	{r4, lr}
 8004fc2:	460c      	mov	r4, r1
 8004fc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004fc8:	f000 f86c 	bl	80050a4 <_read_r>
 8004fcc:	2800      	cmp	r0, #0
 8004fce:	bfab      	itete	ge
 8004fd0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004fd2:	89a3      	ldrhlt	r3, [r4, #12]
 8004fd4:	181b      	addge	r3, r3, r0
 8004fd6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004fda:	bfac      	ite	ge
 8004fdc:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004fde:	81a3      	strhlt	r3, [r4, #12]
 8004fe0:	bd10      	pop	{r4, pc}

08004fe2 <__swrite>:
 8004fe2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004fe6:	461f      	mov	r7, r3
 8004fe8:	898b      	ldrh	r3, [r1, #12]
 8004fea:	4605      	mov	r5, r0
 8004fec:	05db      	lsls	r3, r3, #23
 8004fee:	460c      	mov	r4, r1
 8004ff0:	4616      	mov	r6, r2
 8004ff2:	d505      	bpl.n	8005000 <__swrite+0x1e>
 8004ff4:	2302      	movs	r3, #2
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ffc:	f000 f840 	bl	8005080 <_lseek_r>
 8005000:	89a3      	ldrh	r3, [r4, #12]
 8005002:	4632      	mov	r2, r6
 8005004:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005008:	81a3      	strh	r3, [r4, #12]
 800500a:	4628      	mov	r0, r5
 800500c:	463b      	mov	r3, r7
 800500e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005012:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005016:	f000 b857 	b.w	80050c8 <_write_r>

0800501a <__sseek>:
 800501a:	b510      	push	{r4, lr}
 800501c:	460c      	mov	r4, r1
 800501e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005022:	f000 f82d 	bl	8005080 <_lseek_r>
 8005026:	1c43      	adds	r3, r0, #1
 8005028:	89a3      	ldrh	r3, [r4, #12]
 800502a:	bf15      	itete	ne
 800502c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800502e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005032:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005036:	81a3      	strheq	r3, [r4, #12]
 8005038:	bf18      	it	ne
 800503a:	81a3      	strhne	r3, [r4, #12]
 800503c:	bd10      	pop	{r4, pc}

0800503e <__sclose>:
 800503e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005042:	f000 b80d 	b.w	8005060 <_close_r>

08005046 <memset>:
 8005046:	4603      	mov	r3, r0
 8005048:	4402      	add	r2, r0
 800504a:	4293      	cmp	r3, r2
 800504c:	d100      	bne.n	8005050 <memset+0xa>
 800504e:	4770      	bx	lr
 8005050:	f803 1b01 	strb.w	r1, [r3], #1
 8005054:	e7f9      	b.n	800504a <memset+0x4>
	...

08005058 <_localeconv_r>:
 8005058:	4800      	ldr	r0, [pc, #0]	@ (800505c <_localeconv_r+0x4>)
 800505a:	4770      	bx	lr
 800505c:	20000160 	.word	0x20000160

08005060 <_close_r>:
 8005060:	b538      	push	{r3, r4, r5, lr}
 8005062:	2300      	movs	r3, #0
 8005064:	4d05      	ldr	r5, [pc, #20]	@ (800507c <_close_r+0x1c>)
 8005066:	4604      	mov	r4, r0
 8005068:	4608      	mov	r0, r1
 800506a:	602b      	str	r3, [r5, #0]
 800506c:	f7fc ff68 	bl	8001f40 <_close>
 8005070:	1c43      	adds	r3, r0, #1
 8005072:	d102      	bne.n	800507a <_close_r+0x1a>
 8005074:	682b      	ldr	r3, [r5, #0]
 8005076:	b103      	cbz	r3, 800507a <_close_r+0x1a>
 8005078:	6023      	str	r3, [r4, #0]
 800507a:	bd38      	pop	{r3, r4, r5, pc}
 800507c:	20000450 	.word	0x20000450

08005080 <_lseek_r>:
 8005080:	b538      	push	{r3, r4, r5, lr}
 8005082:	4604      	mov	r4, r0
 8005084:	4608      	mov	r0, r1
 8005086:	4611      	mov	r1, r2
 8005088:	2200      	movs	r2, #0
 800508a:	4d05      	ldr	r5, [pc, #20]	@ (80050a0 <_lseek_r+0x20>)
 800508c:	602a      	str	r2, [r5, #0]
 800508e:	461a      	mov	r2, r3
 8005090:	f7fc ff7a 	bl	8001f88 <_lseek>
 8005094:	1c43      	adds	r3, r0, #1
 8005096:	d102      	bne.n	800509e <_lseek_r+0x1e>
 8005098:	682b      	ldr	r3, [r5, #0]
 800509a:	b103      	cbz	r3, 800509e <_lseek_r+0x1e>
 800509c:	6023      	str	r3, [r4, #0]
 800509e:	bd38      	pop	{r3, r4, r5, pc}
 80050a0:	20000450 	.word	0x20000450

080050a4 <_read_r>:
 80050a4:	b538      	push	{r3, r4, r5, lr}
 80050a6:	4604      	mov	r4, r0
 80050a8:	4608      	mov	r0, r1
 80050aa:	4611      	mov	r1, r2
 80050ac:	2200      	movs	r2, #0
 80050ae:	4d05      	ldr	r5, [pc, #20]	@ (80050c4 <_read_r+0x20>)
 80050b0:	602a      	str	r2, [r5, #0]
 80050b2:	461a      	mov	r2, r3
 80050b4:	f7fc ff0b 	bl	8001ece <_read>
 80050b8:	1c43      	adds	r3, r0, #1
 80050ba:	d102      	bne.n	80050c2 <_read_r+0x1e>
 80050bc:	682b      	ldr	r3, [r5, #0]
 80050be:	b103      	cbz	r3, 80050c2 <_read_r+0x1e>
 80050c0:	6023      	str	r3, [r4, #0]
 80050c2:	bd38      	pop	{r3, r4, r5, pc}
 80050c4:	20000450 	.word	0x20000450

080050c8 <_write_r>:
 80050c8:	b538      	push	{r3, r4, r5, lr}
 80050ca:	4604      	mov	r4, r0
 80050cc:	4608      	mov	r0, r1
 80050ce:	4611      	mov	r1, r2
 80050d0:	2200      	movs	r2, #0
 80050d2:	4d05      	ldr	r5, [pc, #20]	@ (80050e8 <_write_r+0x20>)
 80050d4:	602a      	str	r2, [r5, #0]
 80050d6:	461a      	mov	r2, r3
 80050d8:	f7fc ff16 	bl	8001f08 <_write>
 80050dc:	1c43      	adds	r3, r0, #1
 80050de:	d102      	bne.n	80050e6 <_write_r+0x1e>
 80050e0:	682b      	ldr	r3, [r5, #0]
 80050e2:	b103      	cbz	r3, 80050e6 <_write_r+0x1e>
 80050e4:	6023      	str	r3, [r4, #0]
 80050e6:	bd38      	pop	{r3, r4, r5, pc}
 80050e8:	20000450 	.word	0x20000450

080050ec <__errno>:
 80050ec:	4b01      	ldr	r3, [pc, #4]	@ (80050f4 <__errno+0x8>)
 80050ee:	6818      	ldr	r0, [r3, #0]
 80050f0:	4770      	bx	lr
 80050f2:	bf00      	nop
 80050f4:	20000020 	.word	0x20000020

080050f8 <__libc_init_array>:
 80050f8:	b570      	push	{r4, r5, r6, lr}
 80050fa:	2600      	movs	r6, #0
 80050fc:	4d0c      	ldr	r5, [pc, #48]	@ (8005130 <__libc_init_array+0x38>)
 80050fe:	4c0d      	ldr	r4, [pc, #52]	@ (8005134 <__libc_init_array+0x3c>)
 8005100:	1b64      	subs	r4, r4, r5
 8005102:	10a4      	asrs	r4, r4, #2
 8005104:	42a6      	cmp	r6, r4
 8005106:	d109      	bne.n	800511c <__libc_init_array+0x24>
 8005108:	f002 f870 	bl	80071ec <_init>
 800510c:	2600      	movs	r6, #0
 800510e:	4d0a      	ldr	r5, [pc, #40]	@ (8005138 <__libc_init_array+0x40>)
 8005110:	4c0a      	ldr	r4, [pc, #40]	@ (800513c <__libc_init_array+0x44>)
 8005112:	1b64      	subs	r4, r4, r5
 8005114:	10a4      	asrs	r4, r4, #2
 8005116:	42a6      	cmp	r6, r4
 8005118:	d105      	bne.n	8005126 <__libc_init_array+0x2e>
 800511a:	bd70      	pop	{r4, r5, r6, pc}
 800511c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005120:	4798      	blx	r3
 8005122:	3601      	adds	r6, #1
 8005124:	e7ee      	b.n	8005104 <__libc_init_array+0xc>
 8005126:	f855 3b04 	ldr.w	r3, [r5], #4
 800512a:	4798      	blx	r3
 800512c:	3601      	adds	r6, #1
 800512e:	e7f2      	b.n	8005116 <__libc_init_array+0x1e>
 8005130:	080075e8 	.word	0x080075e8
 8005134:	080075e8 	.word	0x080075e8
 8005138:	080075e8 	.word	0x080075e8
 800513c:	080075ec 	.word	0x080075ec

08005140 <__retarget_lock_init_recursive>:
 8005140:	4770      	bx	lr

08005142 <__retarget_lock_acquire_recursive>:
 8005142:	4770      	bx	lr

08005144 <__retarget_lock_release_recursive>:
 8005144:	4770      	bx	lr

08005146 <memchr>:
 8005146:	4603      	mov	r3, r0
 8005148:	b510      	push	{r4, lr}
 800514a:	b2c9      	uxtb	r1, r1
 800514c:	4402      	add	r2, r0
 800514e:	4293      	cmp	r3, r2
 8005150:	4618      	mov	r0, r3
 8005152:	d101      	bne.n	8005158 <memchr+0x12>
 8005154:	2000      	movs	r0, #0
 8005156:	e003      	b.n	8005160 <memchr+0x1a>
 8005158:	7804      	ldrb	r4, [r0, #0]
 800515a:	3301      	adds	r3, #1
 800515c:	428c      	cmp	r4, r1
 800515e:	d1f6      	bne.n	800514e <memchr+0x8>
 8005160:	bd10      	pop	{r4, pc}

08005162 <quorem>:
 8005162:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005166:	6903      	ldr	r3, [r0, #16]
 8005168:	690c      	ldr	r4, [r1, #16]
 800516a:	4607      	mov	r7, r0
 800516c:	42a3      	cmp	r3, r4
 800516e:	db7e      	blt.n	800526e <quorem+0x10c>
 8005170:	3c01      	subs	r4, #1
 8005172:	00a3      	lsls	r3, r4, #2
 8005174:	f100 0514 	add.w	r5, r0, #20
 8005178:	f101 0814 	add.w	r8, r1, #20
 800517c:	9300      	str	r3, [sp, #0]
 800517e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005182:	9301      	str	r3, [sp, #4]
 8005184:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005188:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800518c:	3301      	adds	r3, #1
 800518e:	429a      	cmp	r2, r3
 8005190:	fbb2 f6f3 	udiv	r6, r2, r3
 8005194:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005198:	d32e      	bcc.n	80051f8 <quorem+0x96>
 800519a:	f04f 0a00 	mov.w	sl, #0
 800519e:	46c4      	mov	ip, r8
 80051a0:	46ae      	mov	lr, r5
 80051a2:	46d3      	mov	fp, sl
 80051a4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80051a8:	b298      	uxth	r0, r3
 80051aa:	fb06 a000 	mla	r0, r6, r0, sl
 80051ae:	0c1b      	lsrs	r3, r3, #16
 80051b0:	0c02      	lsrs	r2, r0, #16
 80051b2:	fb06 2303 	mla	r3, r6, r3, r2
 80051b6:	f8de 2000 	ldr.w	r2, [lr]
 80051ba:	b280      	uxth	r0, r0
 80051bc:	b292      	uxth	r2, r2
 80051be:	1a12      	subs	r2, r2, r0
 80051c0:	445a      	add	r2, fp
 80051c2:	f8de 0000 	ldr.w	r0, [lr]
 80051c6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80051ca:	b29b      	uxth	r3, r3
 80051cc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80051d0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80051d4:	b292      	uxth	r2, r2
 80051d6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80051da:	45e1      	cmp	r9, ip
 80051dc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80051e0:	f84e 2b04 	str.w	r2, [lr], #4
 80051e4:	d2de      	bcs.n	80051a4 <quorem+0x42>
 80051e6:	9b00      	ldr	r3, [sp, #0]
 80051e8:	58eb      	ldr	r3, [r5, r3]
 80051ea:	b92b      	cbnz	r3, 80051f8 <quorem+0x96>
 80051ec:	9b01      	ldr	r3, [sp, #4]
 80051ee:	3b04      	subs	r3, #4
 80051f0:	429d      	cmp	r5, r3
 80051f2:	461a      	mov	r2, r3
 80051f4:	d32f      	bcc.n	8005256 <quorem+0xf4>
 80051f6:	613c      	str	r4, [r7, #16]
 80051f8:	4638      	mov	r0, r7
 80051fa:	f001 f97b 	bl	80064f4 <__mcmp>
 80051fe:	2800      	cmp	r0, #0
 8005200:	db25      	blt.n	800524e <quorem+0xec>
 8005202:	4629      	mov	r1, r5
 8005204:	2000      	movs	r0, #0
 8005206:	f858 2b04 	ldr.w	r2, [r8], #4
 800520a:	f8d1 c000 	ldr.w	ip, [r1]
 800520e:	fa1f fe82 	uxth.w	lr, r2
 8005212:	fa1f f38c 	uxth.w	r3, ip
 8005216:	eba3 030e 	sub.w	r3, r3, lr
 800521a:	4403      	add	r3, r0
 800521c:	0c12      	lsrs	r2, r2, #16
 800521e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005222:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005226:	b29b      	uxth	r3, r3
 8005228:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800522c:	45c1      	cmp	r9, r8
 800522e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005232:	f841 3b04 	str.w	r3, [r1], #4
 8005236:	d2e6      	bcs.n	8005206 <quorem+0xa4>
 8005238:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800523c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005240:	b922      	cbnz	r2, 800524c <quorem+0xea>
 8005242:	3b04      	subs	r3, #4
 8005244:	429d      	cmp	r5, r3
 8005246:	461a      	mov	r2, r3
 8005248:	d30b      	bcc.n	8005262 <quorem+0x100>
 800524a:	613c      	str	r4, [r7, #16]
 800524c:	3601      	adds	r6, #1
 800524e:	4630      	mov	r0, r6
 8005250:	b003      	add	sp, #12
 8005252:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005256:	6812      	ldr	r2, [r2, #0]
 8005258:	3b04      	subs	r3, #4
 800525a:	2a00      	cmp	r2, #0
 800525c:	d1cb      	bne.n	80051f6 <quorem+0x94>
 800525e:	3c01      	subs	r4, #1
 8005260:	e7c6      	b.n	80051f0 <quorem+0x8e>
 8005262:	6812      	ldr	r2, [r2, #0]
 8005264:	3b04      	subs	r3, #4
 8005266:	2a00      	cmp	r2, #0
 8005268:	d1ef      	bne.n	800524a <quorem+0xe8>
 800526a:	3c01      	subs	r4, #1
 800526c:	e7ea      	b.n	8005244 <quorem+0xe2>
 800526e:	2000      	movs	r0, #0
 8005270:	e7ee      	b.n	8005250 <quorem+0xee>
 8005272:	0000      	movs	r0, r0
 8005274:	0000      	movs	r0, r0
	...

08005278 <_dtoa_r>:
 8005278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800527c:	4614      	mov	r4, r2
 800527e:	461d      	mov	r5, r3
 8005280:	69c7      	ldr	r7, [r0, #28]
 8005282:	b097      	sub	sp, #92	@ 0x5c
 8005284:	4683      	mov	fp, r0
 8005286:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800528a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800528c:	b97f      	cbnz	r7, 80052ae <_dtoa_r+0x36>
 800528e:	2010      	movs	r0, #16
 8005290:	f000 fe02 	bl	8005e98 <malloc>
 8005294:	4602      	mov	r2, r0
 8005296:	f8cb 001c 	str.w	r0, [fp, #28]
 800529a:	b920      	cbnz	r0, 80052a6 <_dtoa_r+0x2e>
 800529c:	21ef      	movs	r1, #239	@ 0xef
 800529e:	4ba8      	ldr	r3, [pc, #672]	@ (8005540 <_dtoa_r+0x2c8>)
 80052a0:	48a8      	ldr	r0, [pc, #672]	@ (8005544 <_dtoa_r+0x2cc>)
 80052a2:	f001 fc67 	bl	8006b74 <__assert_func>
 80052a6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80052aa:	6007      	str	r7, [r0, #0]
 80052ac:	60c7      	str	r7, [r0, #12]
 80052ae:	f8db 301c 	ldr.w	r3, [fp, #28]
 80052b2:	6819      	ldr	r1, [r3, #0]
 80052b4:	b159      	cbz	r1, 80052ce <_dtoa_r+0x56>
 80052b6:	685a      	ldr	r2, [r3, #4]
 80052b8:	2301      	movs	r3, #1
 80052ba:	4093      	lsls	r3, r2
 80052bc:	604a      	str	r2, [r1, #4]
 80052be:	608b      	str	r3, [r1, #8]
 80052c0:	4658      	mov	r0, fp
 80052c2:	f000 fedf 	bl	8006084 <_Bfree>
 80052c6:	2200      	movs	r2, #0
 80052c8:	f8db 301c 	ldr.w	r3, [fp, #28]
 80052cc:	601a      	str	r2, [r3, #0]
 80052ce:	1e2b      	subs	r3, r5, #0
 80052d0:	bfaf      	iteee	ge
 80052d2:	2300      	movge	r3, #0
 80052d4:	2201      	movlt	r2, #1
 80052d6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80052da:	9303      	strlt	r3, [sp, #12]
 80052dc:	bfa8      	it	ge
 80052de:	6033      	strge	r3, [r6, #0]
 80052e0:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80052e4:	4b98      	ldr	r3, [pc, #608]	@ (8005548 <_dtoa_r+0x2d0>)
 80052e6:	bfb8      	it	lt
 80052e8:	6032      	strlt	r2, [r6, #0]
 80052ea:	ea33 0308 	bics.w	r3, r3, r8
 80052ee:	d112      	bne.n	8005316 <_dtoa_r+0x9e>
 80052f0:	f242 730f 	movw	r3, #9999	@ 0x270f
 80052f4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80052f6:	6013      	str	r3, [r2, #0]
 80052f8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80052fc:	4323      	orrs	r3, r4
 80052fe:	f000 8550 	beq.w	8005da2 <_dtoa_r+0xb2a>
 8005302:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005304:	f8df a244 	ldr.w	sl, [pc, #580]	@ 800554c <_dtoa_r+0x2d4>
 8005308:	2b00      	cmp	r3, #0
 800530a:	f000 8552 	beq.w	8005db2 <_dtoa_r+0xb3a>
 800530e:	f10a 0303 	add.w	r3, sl, #3
 8005312:	f000 bd4c 	b.w	8005dae <_dtoa_r+0xb36>
 8005316:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800531a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800531e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005322:	2200      	movs	r2, #0
 8005324:	2300      	movs	r3, #0
 8005326:	f7fb fb3f 	bl	80009a8 <__aeabi_dcmpeq>
 800532a:	4607      	mov	r7, r0
 800532c:	b158      	cbz	r0, 8005346 <_dtoa_r+0xce>
 800532e:	2301      	movs	r3, #1
 8005330:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005332:	6013      	str	r3, [r2, #0]
 8005334:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005336:	b113      	cbz	r3, 800533e <_dtoa_r+0xc6>
 8005338:	4b85      	ldr	r3, [pc, #532]	@ (8005550 <_dtoa_r+0x2d8>)
 800533a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800533c:	6013      	str	r3, [r2, #0]
 800533e:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8005554 <_dtoa_r+0x2dc>
 8005342:	f000 bd36 	b.w	8005db2 <_dtoa_r+0xb3a>
 8005346:	ab14      	add	r3, sp, #80	@ 0x50
 8005348:	9301      	str	r3, [sp, #4]
 800534a:	ab15      	add	r3, sp, #84	@ 0x54
 800534c:	9300      	str	r3, [sp, #0]
 800534e:	4658      	mov	r0, fp
 8005350:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005354:	f001 f97e 	bl	8006654 <__d2b>
 8005358:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800535c:	4681      	mov	r9, r0
 800535e:	2e00      	cmp	r6, #0
 8005360:	d077      	beq.n	8005452 <_dtoa_r+0x1da>
 8005362:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005366:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005368:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800536c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005370:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005374:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005378:	9712      	str	r7, [sp, #72]	@ 0x48
 800537a:	4619      	mov	r1, r3
 800537c:	2200      	movs	r2, #0
 800537e:	4b76      	ldr	r3, [pc, #472]	@ (8005558 <_dtoa_r+0x2e0>)
 8005380:	f7fa fef2 	bl	8000168 <__aeabi_dsub>
 8005384:	a368      	add	r3, pc, #416	@ (adr r3, 8005528 <_dtoa_r+0x2b0>)
 8005386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800538a:	f7fb f8a5 	bl	80004d8 <__aeabi_dmul>
 800538e:	a368      	add	r3, pc, #416	@ (adr r3, 8005530 <_dtoa_r+0x2b8>)
 8005390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005394:	f7fa feea 	bl	800016c <__adddf3>
 8005398:	4604      	mov	r4, r0
 800539a:	4630      	mov	r0, r6
 800539c:	460d      	mov	r5, r1
 800539e:	f7fb f831 	bl	8000404 <__aeabi_i2d>
 80053a2:	a365      	add	r3, pc, #404	@ (adr r3, 8005538 <_dtoa_r+0x2c0>)
 80053a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053a8:	f7fb f896 	bl	80004d8 <__aeabi_dmul>
 80053ac:	4602      	mov	r2, r0
 80053ae:	460b      	mov	r3, r1
 80053b0:	4620      	mov	r0, r4
 80053b2:	4629      	mov	r1, r5
 80053b4:	f7fa feda 	bl	800016c <__adddf3>
 80053b8:	4604      	mov	r4, r0
 80053ba:	460d      	mov	r5, r1
 80053bc:	f7fb fb3c 	bl	8000a38 <__aeabi_d2iz>
 80053c0:	2200      	movs	r2, #0
 80053c2:	4607      	mov	r7, r0
 80053c4:	2300      	movs	r3, #0
 80053c6:	4620      	mov	r0, r4
 80053c8:	4629      	mov	r1, r5
 80053ca:	f7fb faf7 	bl	80009bc <__aeabi_dcmplt>
 80053ce:	b140      	cbz	r0, 80053e2 <_dtoa_r+0x16a>
 80053d0:	4638      	mov	r0, r7
 80053d2:	f7fb f817 	bl	8000404 <__aeabi_i2d>
 80053d6:	4622      	mov	r2, r4
 80053d8:	462b      	mov	r3, r5
 80053da:	f7fb fae5 	bl	80009a8 <__aeabi_dcmpeq>
 80053de:	b900      	cbnz	r0, 80053e2 <_dtoa_r+0x16a>
 80053e0:	3f01      	subs	r7, #1
 80053e2:	2f16      	cmp	r7, #22
 80053e4:	d853      	bhi.n	800548e <_dtoa_r+0x216>
 80053e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80053ea:	4b5c      	ldr	r3, [pc, #368]	@ (800555c <_dtoa_r+0x2e4>)
 80053ec:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80053f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053f4:	f7fb fae2 	bl	80009bc <__aeabi_dcmplt>
 80053f8:	2800      	cmp	r0, #0
 80053fa:	d04a      	beq.n	8005492 <_dtoa_r+0x21a>
 80053fc:	2300      	movs	r3, #0
 80053fe:	3f01      	subs	r7, #1
 8005400:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005402:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005404:	1b9b      	subs	r3, r3, r6
 8005406:	1e5a      	subs	r2, r3, #1
 8005408:	bf46      	itte	mi
 800540a:	f1c3 0801 	rsbmi	r8, r3, #1
 800540e:	2300      	movmi	r3, #0
 8005410:	f04f 0800 	movpl.w	r8, #0
 8005414:	9209      	str	r2, [sp, #36]	@ 0x24
 8005416:	bf48      	it	mi
 8005418:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800541a:	2f00      	cmp	r7, #0
 800541c:	db3b      	blt.n	8005496 <_dtoa_r+0x21e>
 800541e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005420:	970e      	str	r7, [sp, #56]	@ 0x38
 8005422:	443b      	add	r3, r7
 8005424:	9309      	str	r3, [sp, #36]	@ 0x24
 8005426:	2300      	movs	r3, #0
 8005428:	930a      	str	r3, [sp, #40]	@ 0x28
 800542a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800542c:	2b09      	cmp	r3, #9
 800542e:	d866      	bhi.n	80054fe <_dtoa_r+0x286>
 8005430:	2b05      	cmp	r3, #5
 8005432:	bfc4      	itt	gt
 8005434:	3b04      	subgt	r3, #4
 8005436:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005438:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800543a:	bfc8      	it	gt
 800543c:	2400      	movgt	r4, #0
 800543e:	f1a3 0302 	sub.w	r3, r3, #2
 8005442:	bfd8      	it	le
 8005444:	2401      	movle	r4, #1
 8005446:	2b03      	cmp	r3, #3
 8005448:	d864      	bhi.n	8005514 <_dtoa_r+0x29c>
 800544a:	e8df f003 	tbb	[pc, r3]
 800544e:	382b      	.short	0x382b
 8005450:	5636      	.short	0x5636
 8005452:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005456:	441e      	add	r6, r3
 8005458:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800545c:	2b20      	cmp	r3, #32
 800545e:	bfc1      	itttt	gt
 8005460:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005464:	fa08 f803 	lslgt.w	r8, r8, r3
 8005468:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800546c:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005470:	bfd6      	itet	le
 8005472:	f1c3 0320 	rsble	r3, r3, #32
 8005476:	ea48 0003 	orrgt.w	r0, r8, r3
 800547a:	fa04 f003 	lslle.w	r0, r4, r3
 800547e:	f7fa ffb1 	bl	80003e4 <__aeabi_ui2d>
 8005482:	2201      	movs	r2, #1
 8005484:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005488:	3e01      	subs	r6, #1
 800548a:	9212      	str	r2, [sp, #72]	@ 0x48
 800548c:	e775      	b.n	800537a <_dtoa_r+0x102>
 800548e:	2301      	movs	r3, #1
 8005490:	e7b6      	b.n	8005400 <_dtoa_r+0x188>
 8005492:	900f      	str	r0, [sp, #60]	@ 0x3c
 8005494:	e7b5      	b.n	8005402 <_dtoa_r+0x18a>
 8005496:	427b      	negs	r3, r7
 8005498:	930a      	str	r3, [sp, #40]	@ 0x28
 800549a:	2300      	movs	r3, #0
 800549c:	eba8 0807 	sub.w	r8, r8, r7
 80054a0:	930e      	str	r3, [sp, #56]	@ 0x38
 80054a2:	e7c2      	b.n	800542a <_dtoa_r+0x1b2>
 80054a4:	2300      	movs	r3, #0
 80054a6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80054a8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	dc35      	bgt.n	800551a <_dtoa_r+0x2a2>
 80054ae:	2301      	movs	r3, #1
 80054b0:	461a      	mov	r2, r3
 80054b2:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80054b6:	9221      	str	r2, [sp, #132]	@ 0x84
 80054b8:	e00b      	b.n	80054d2 <_dtoa_r+0x25a>
 80054ba:	2301      	movs	r3, #1
 80054bc:	e7f3      	b.n	80054a6 <_dtoa_r+0x22e>
 80054be:	2300      	movs	r3, #0
 80054c0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80054c2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80054c4:	18fb      	adds	r3, r7, r3
 80054c6:	9308      	str	r3, [sp, #32]
 80054c8:	3301      	adds	r3, #1
 80054ca:	2b01      	cmp	r3, #1
 80054cc:	9307      	str	r3, [sp, #28]
 80054ce:	bfb8      	it	lt
 80054d0:	2301      	movlt	r3, #1
 80054d2:	2100      	movs	r1, #0
 80054d4:	2204      	movs	r2, #4
 80054d6:	f8db 001c 	ldr.w	r0, [fp, #28]
 80054da:	f102 0514 	add.w	r5, r2, #20
 80054de:	429d      	cmp	r5, r3
 80054e0:	d91f      	bls.n	8005522 <_dtoa_r+0x2aa>
 80054e2:	6041      	str	r1, [r0, #4]
 80054e4:	4658      	mov	r0, fp
 80054e6:	f000 fd8d 	bl	8006004 <_Balloc>
 80054ea:	4682      	mov	sl, r0
 80054ec:	2800      	cmp	r0, #0
 80054ee:	d139      	bne.n	8005564 <_dtoa_r+0x2ec>
 80054f0:	4602      	mov	r2, r0
 80054f2:	f240 11af 	movw	r1, #431	@ 0x1af
 80054f6:	4b1a      	ldr	r3, [pc, #104]	@ (8005560 <_dtoa_r+0x2e8>)
 80054f8:	e6d2      	b.n	80052a0 <_dtoa_r+0x28>
 80054fa:	2301      	movs	r3, #1
 80054fc:	e7e0      	b.n	80054c0 <_dtoa_r+0x248>
 80054fe:	2401      	movs	r4, #1
 8005500:	2300      	movs	r3, #0
 8005502:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005504:	9320      	str	r3, [sp, #128]	@ 0x80
 8005506:	f04f 33ff 	mov.w	r3, #4294967295
 800550a:	2200      	movs	r2, #0
 800550c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005510:	2312      	movs	r3, #18
 8005512:	e7d0      	b.n	80054b6 <_dtoa_r+0x23e>
 8005514:	2301      	movs	r3, #1
 8005516:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005518:	e7f5      	b.n	8005506 <_dtoa_r+0x28e>
 800551a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800551c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005520:	e7d7      	b.n	80054d2 <_dtoa_r+0x25a>
 8005522:	3101      	adds	r1, #1
 8005524:	0052      	lsls	r2, r2, #1
 8005526:	e7d8      	b.n	80054da <_dtoa_r+0x262>
 8005528:	636f4361 	.word	0x636f4361
 800552c:	3fd287a7 	.word	0x3fd287a7
 8005530:	8b60c8b3 	.word	0x8b60c8b3
 8005534:	3fc68a28 	.word	0x3fc68a28
 8005538:	509f79fb 	.word	0x509f79fb
 800553c:	3fd34413 	.word	0x3fd34413
 8005540:	080072af 	.word	0x080072af
 8005544:	080072c6 	.word	0x080072c6
 8005548:	7ff00000 	.word	0x7ff00000
 800554c:	080072ab 	.word	0x080072ab
 8005550:	0800727f 	.word	0x0800727f
 8005554:	0800727e 	.word	0x0800727e
 8005558:	3ff80000 	.word	0x3ff80000
 800555c:	080073c0 	.word	0x080073c0
 8005560:	0800731e 	.word	0x0800731e
 8005564:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005568:	6018      	str	r0, [r3, #0]
 800556a:	9b07      	ldr	r3, [sp, #28]
 800556c:	2b0e      	cmp	r3, #14
 800556e:	f200 80a4 	bhi.w	80056ba <_dtoa_r+0x442>
 8005572:	2c00      	cmp	r4, #0
 8005574:	f000 80a1 	beq.w	80056ba <_dtoa_r+0x442>
 8005578:	2f00      	cmp	r7, #0
 800557a:	dd33      	ble.n	80055e4 <_dtoa_r+0x36c>
 800557c:	4b86      	ldr	r3, [pc, #536]	@ (8005798 <_dtoa_r+0x520>)
 800557e:	f007 020f 	and.w	r2, r7, #15
 8005582:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005586:	05f8      	lsls	r0, r7, #23
 8005588:	e9d3 3400 	ldrd	r3, r4, [r3]
 800558c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005590:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005594:	d516      	bpl.n	80055c4 <_dtoa_r+0x34c>
 8005596:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800559a:	4b80      	ldr	r3, [pc, #512]	@ (800579c <_dtoa_r+0x524>)
 800559c:	2603      	movs	r6, #3
 800559e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80055a2:	f7fb f8c3 	bl	800072c <__aeabi_ddiv>
 80055a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80055aa:	f004 040f 	and.w	r4, r4, #15
 80055ae:	4d7b      	ldr	r5, [pc, #492]	@ (800579c <_dtoa_r+0x524>)
 80055b0:	b954      	cbnz	r4, 80055c8 <_dtoa_r+0x350>
 80055b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80055b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80055ba:	f7fb f8b7 	bl	800072c <__aeabi_ddiv>
 80055be:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80055c2:	e028      	b.n	8005616 <_dtoa_r+0x39e>
 80055c4:	2602      	movs	r6, #2
 80055c6:	e7f2      	b.n	80055ae <_dtoa_r+0x336>
 80055c8:	07e1      	lsls	r1, r4, #31
 80055ca:	d508      	bpl.n	80055de <_dtoa_r+0x366>
 80055cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80055d0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80055d4:	f7fa ff80 	bl	80004d8 <__aeabi_dmul>
 80055d8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80055dc:	3601      	adds	r6, #1
 80055de:	1064      	asrs	r4, r4, #1
 80055e0:	3508      	adds	r5, #8
 80055e2:	e7e5      	b.n	80055b0 <_dtoa_r+0x338>
 80055e4:	f000 80d2 	beq.w	800578c <_dtoa_r+0x514>
 80055e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80055ec:	427c      	negs	r4, r7
 80055ee:	4b6a      	ldr	r3, [pc, #424]	@ (8005798 <_dtoa_r+0x520>)
 80055f0:	f004 020f 	and.w	r2, r4, #15
 80055f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80055f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055fc:	f7fa ff6c 	bl	80004d8 <__aeabi_dmul>
 8005600:	2602      	movs	r6, #2
 8005602:	2300      	movs	r3, #0
 8005604:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005608:	4d64      	ldr	r5, [pc, #400]	@ (800579c <_dtoa_r+0x524>)
 800560a:	1124      	asrs	r4, r4, #4
 800560c:	2c00      	cmp	r4, #0
 800560e:	f040 80b2 	bne.w	8005776 <_dtoa_r+0x4fe>
 8005612:	2b00      	cmp	r3, #0
 8005614:	d1d3      	bne.n	80055be <_dtoa_r+0x346>
 8005616:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800561a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800561c:	2b00      	cmp	r3, #0
 800561e:	f000 80b7 	beq.w	8005790 <_dtoa_r+0x518>
 8005622:	2200      	movs	r2, #0
 8005624:	4620      	mov	r0, r4
 8005626:	4629      	mov	r1, r5
 8005628:	4b5d      	ldr	r3, [pc, #372]	@ (80057a0 <_dtoa_r+0x528>)
 800562a:	f7fb f9c7 	bl	80009bc <__aeabi_dcmplt>
 800562e:	2800      	cmp	r0, #0
 8005630:	f000 80ae 	beq.w	8005790 <_dtoa_r+0x518>
 8005634:	9b07      	ldr	r3, [sp, #28]
 8005636:	2b00      	cmp	r3, #0
 8005638:	f000 80aa 	beq.w	8005790 <_dtoa_r+0x518>
 800563c:	9b08      	ldr	r3, [sp, #32]
 800563e:	2b00      	cmp	r3, #0
 8005640:	dd37      	ble.n	80056b2 <_dtoa_r+0x43a>
 8005642:	1e7b      	subs	r3, r7, #1
 8005644:	4620      	mov	r0, r4
 8005646:	9304      	str	r3, [sp, #16]
 8005648:	2200      	movs	r2, #0
 800564a:	4629      	mov	r1, r5
 800564c:	4b55      	ldr	r3, [pc, #340]	@ (80057a4 <_dtoa_r+0x52c>)
 800564e:	f7fa ff43 	bl	80004d8 <__aeabi_dmul>
 8005652:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005656:	9c08      	ldr	r4, [sp, #32]
 8005658:	3601      	adds	r6, #1
 800565a:	4630      	mov	r0, r6
 800565c:	f7fa fed2 	bl	8000404 <__aeabi_i2d>
 8005660:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005664:	f7fa ff38 	bl	80004d8 <__aeabi_dmul>
 8005668:	2200      	movs	r2, #0
 800566a:	4b4f      	ldr	r3, [pc, #316]	@ (80057a8 <_dtoa_r+0x530>)
 800566c:	f7fa fd7e 	bl	800016c <__adddf3>
 8005670:	4605      	mov	r5, r0
 8005672:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005676:	2c00      	cmp	r4, #0
 8005678:	f040 809a 	bne.w	80057b0 <_dtoa_r+0x538>
 800567c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005680:	2200      	movs	r2, #0
 8005682:	4b4a      	ldr	r3, [pc, #296]	@ (80057ac <_dtoa_r+0x534>)
 8005684:	f7fa fd70 	bl	8000168 <__aeabi_dsub>
 8005688:	4602      	mov	r2, r0
 800568a:	460b      	mov	r3, r1
 800568c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005690:	462a      	mov	r2, r5
 8005692:	4633      	mov	r3, r6
 8005694:	f7fb f9b0 	bl	80009f8 <__aeabi_dcmpgt>
 8005698:	2800      	cmp	r0, #0
 800569a:	f040 828e 	bne.w	8005bba <_dtoa_r+0x942>
 800569e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80056a2:	462a      	mov	r2, r5
 80056a4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80056a8:	f7fb f988 	bl	80009bc <__aeabi_dcmplt>
 80056ac:	2800      	cmp	r0, #0
 80056ae:	f040 8127 	bne.w	8005900 <_dtoa_r+0x688>
 80056b2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80056b6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80056ba:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80056bc:	2b00      	cmp	r3, #0
 80056be:	f2c0 8163 	blt.w	8005988 <_dtoa_r+0x710>
 80056c2:	2f0e      	cmp	r7, #14
 80056c4:	f300 8160 	bgt.w	8005988 <_dtoa_r+0x710>
 80056c8:	4b33      	ldr	r3, [pc, #204]	@ (8005798 <_dtoa_r+0x520>)
 80056ca:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80056ce:	e9d3 3400 	ldrd	r3, r4, [r3]
 80056d2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80056d6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80056d8:	2b00      	cmp	r3, #0
 80056da:	da03      	bge.n	80056e4 <_dtoa_r+0x46c>
 80056dc:	9b07      	ldr	r3, [sp, #28]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	f340 8100 	ble.w	80058e4 <_dtoa_r+0x66c>
 80056e4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80056e8:	4656      	mov	r6, sl
 80056ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80056ee:	4620      	mov	r0, r4
 80056f0:	4629      	mov	r1, r5
 80056f2:	f7fb f81b 	bl	800072c <__aeabi_ddiv>
 80056f6:	f7fb f99f 	bl	8000a38 <__aeabi_d2iz>
 80056fa:	4680      	mov	r8, r0
 80056fc:	f7fa fe82 	bl	8000404 <__aeabi_i2d>
 8005700:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005704:	f7fa fee8 	bl	80004d8 <__aeabi_dmul>
 8005708:	4602      	mov	r2, r0
 800570a:	460b      	mov	r3, r1
 800570c:	4620      	mov	r0, r4
 800570e:	4629      	mov	r1, r5
 8005710:	f7fa fd2a 	bl	8000168 <__aeabi_dsub>
 8005714:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005718:	9d07      	ldr	r5, [sp, #28]
 800571a:	f806 4b01 	strb.w	r4, [r6], #1
 800571e:	eba6 040a 	sub.w	r4, r6, sl
 8005722:	42a5      	cmp	r5, r4
 8005724:	4602      	mov	r2, r0
 8005726:	460b      	mov	r3, r1
 8005728:	f040 8116 	bne.w	8005958 <_dtoa_r+0x6e0>
 800572c:	f7fa fd1e 	bl	800016c <__adddf3>
 8005730:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005734:	4604      	mov	r4, r0
 8005736:	460d      	mov	r5, r1
 8005738:	f7fb f95e 	bl	80009f8 <__aeabi_dcmpgt>
 800573c:	2800      	cmp	r0, #0
 800573e:	f040 80f8 	bne.w	8005932 <_dtoa_r+0x6ba>
 8005742:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005746:	4620      	mov	r0, r4
 8005748:	4629      	mov	r1, r5
 800574a:	f7fb f92d 	bl	80009a8 <__aeabi_dcmpeq>
 800574e:	b118      	cbz	r0, 8005758 <_dtoa_r+0x4e0>
 8005750:	f018 0f01 	tst.w	r8, #1
 8005754:	f040 80ed 	bne.w	8005932 <_dtoa_r+0x6ba>
 8005758:	4649      	mov	r1, r9
 800575a:	4658      	mov	r0, fp
 800575c:	f000 fc92 	bl	8006084 <_Bfree>
 8005760:	2300      	movs	r3, #0
 8005762:	7033      	strb	r3, [r6, #0]
 8005764:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8005766:	3701      	adds	r7, #1
 8005768:	601f      	str	r7, [r3, #0]
 800576a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800576c:	2b00      	cmp	r3, #0
 800576e:	f000 8320 	beq.w	8005db2 <_dtoa_r+0xb3a>
 8005772:	601e      	str	r6, [r3, #0]
 8005774:	e31d      	b.n	8005db2 <_dtoa_r+0xb3a>
 8005776:	07e2      	lsls	r2, r4, #31
 8005778:	d505      	bpl.n	8005786 <_dtoa_r+0x50e>
 800577a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800577e:	f7fa feab 	bl	80004d8 <__aeabi_dmul>
 8005782:	2301      	movs	r3, #1
 8005784:	3601      	adds	r6, #1
 8005786:	1064      	asrs	r4, r4, #1
 8005788:	3508      	adds	r5, #8
 800578a:	e73f      	b.n	800560c <_dtoa_r+0x394>
 800578c:	2602      	movs	r6, #2
 800578e:	e742      	b.n	8005616 <_dtoa_r+0x39e>
 8005790:	9c07      	ldr	r4, [sp, #28]
 8005792:	9704      	str	r7, [sp, #16]
 8005794:	e761      	b.n	800565a <_dtoa_r+0x3e2>
 8005796:	bf00      	nop
 8005798:	080073c0 	.word	0x080073c0
 800579c:	08007398 	.word	0x08007398
 80057a0:	3ff00000 	.word	0x3ff00000
 80057a4:	40240000 	.word	0x40240000
 80057a8:	401c0000 	.word	0x401c0000
 80057ac:	40140000 	.word	0x40140000
 80057b0:	4b70      	ldr	r3, [pc, #448]	@ (8005974 <_dtoa_r+0x6fc>)
 80057b2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80057b4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80057b8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80057bc:	4454      	add	r4, sl
 80057be:	2900      	cmp	r1, #0
 80057c0:	d045      	beq.n	800584e <_dtoa_r+0x5d6>
 80057c2:	2000      	movs	r0, #0
 80057c4:	496c      	ldr	r1, [pc, #432]	@ (8005978 <_dtoa_r+0x700>)
 80057c6:	f7fa ffb1 	bl	800072c <__aeabi_ddiv>
 80057ca:	4633      	mov	r3, r6
 80057cc:	462a      	mov	r2, r5
 80057ce:	f7fa fccb 	bl	8000168 <__aeabi_dsub>
 80057d2:	4656      	mov	r6, sl
 80057d4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80057d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80057dc:	f7fb f92c 	bl	8000a38 <__aeabi_d2iz>
 80057e0:	4605      	mov	r5, r0
 80057e2:	f7fa fe0f 	bl	8000404 <__aeabi_i2d>
 80057e6:	4602      	mov	r2, r0
 80057e8:	460b      	mov	r3, r1
 80057ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80057ee:	f7fa fcbb 	bl	8000168 <__aeabi_dsub>
 80057f2:	4602      	mov	r2, r0
 80057f4:	460b      	mov	r3, r1
 80057f6:	3530      	adds	r5, #48	@ 0x30
 80057f8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80057fc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005800:	f806 5b01 	strb.w	r5, [r6], #1
 8005804:	f7fb f8da 	bl	80009bc <__aeabi_dcmplt>
 8005808:	2800      	cmp	r0, #0
 800580a:	d163      	bne.n	80058d4 <_dtoa_r+0x65c>
 800580c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005810:	2000      	movs	r0, #0
 8005812:	495a      	ldr	r1, [pc, #360]	@ (800597c <_dtoa_r+0x704>)
 8005814:	f7fa fca8 	bl	8000168 <__aeabi_dsub>
 8005818:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800581c:	f7fb f8ce 	bl	80009bc <__aeabi_dcmplt>
 8005820:	2800      	cmp	r0, #0
 8005822:	f040 8087 	bne.w	8005934 <_dtoa_r+0x6bc>
 8005826:	42a6      	cmp	r6, r4
 8005828:	f43f af43 	beq.w	80056b2 <_dtoa_r+0x43a>
 800582c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005830:	2200      	movs	r2, #0
 8005832:	4b53      	ldr	r3, [pc, #332]	@ (8005980 <_dtoa_r+0x708>)
 8005834:	f7fa fe50 	bl	80004d8 <__aeabi_dmul>
 8005838:	2200      	movs	r2, #0
 800583a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800583e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005842:	4b4f      	ldr	r3, [pc, #316]	@ (8005980 <_dtoa_r+0x708>)
 8005844:	f7fa fe48 	bl	80004d8 <__aeabi_dmul>
 8005848:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800584c:	e7c4      	b.n	80057d8 <_dtoa_r+0x560>
 800584e:	4631      	mov	r1, r6
 8005850:	4628      	mov	r0, r5
 8005852:	f7fa fe41 	bl	80004d8 <__aeabi_dmul>
 8005856:	4656      	mov	r6, sl
 8005858:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800585c:	9413      	str	r4, [sp, #76]	@ 0x4c
 800585e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005862:	f7fb f8e9 	bl	8000a38 <__aeabi_d2iz>
 8005866:	4605      	mov	r5, r0
 8005868:	f7fa fdcc 	bl	8000404 <__aeabi_i2d>
 800586c:	4602      	mov	r2, r0
 800586e:	460b      	mov	r3, r1
 8005870:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005874:	f7fa fc78 	bl	8000168 <__aeabi_dsub>
 8005878:	4602      	mov	r2, r0
 800587a:	460b      	mov	r3, r1
 800587c:	3530      	adds	r5, #48	@ 0x30
 800587e:	f806 5b01 	strb.w	r5, [r6], #1
 8005882:	42a6      	cmp	r6, r4
 8005884:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005888:	f04f 0200 	mov.w	r2, #0
 800588c:	d124      	bne.n	80058d8 <_dtoa_r+0x660>
 800588e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005892:	4b39      	ldr	r3, [pc, #228]	@ (8005978 <_dtoa_r+0x700>)
 8005894:	f7fa fc6a 	bl	800016c <__adddf3>
 8005898:	4602      	mov	r2, r0
 800589a:	460b      	mov	r3, r1
 800589c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80058a0:	f7fb f8aa 	bl	80009f8 <__aeabi_dcmpgt>
 80058a4:	2800      	cmp	r0, #0
 80058a6:	d145      	bne.n	8005934 <_dtoa_r+0x6bc>
 80058a8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80058ac:	2000      	movs	r0, #0
 80058ae:	4932      	ldr	r1, [pc, #200]	@ (8005978 <_dtoa_r+0x700>)
 80058b0:	f7fa fc5a 	bl	8000168 <__aeabi_dsub>
 80058b4:	4602      	mov	r2, r0
 80058b6:	460b      	mov	r3, r1
 80058b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80058bc:	f7fb f87e 	bl	80009bc <__aeabi_dcmplt>
 80058c0:	2800      	cmp	r0, #0
 80058c2:	f43f aef6 	beq.w	80056b2 <_dtoa_r+0x43a>
 80058c6:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80058c8:	1e73      	subs	r3, r6, #1
 80058ca:	9313      	str	r3, [sp, #76]	@ 0x4c
 80058cc:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80058d0:	2b30      	cmp	r3, #48	@ 0x30
 80058d2:	d0f8      	beq.n	80058c6 <_dtoa_r+0x64e>
 80058d4:	9f04      	ldr	r7, [sp, #16]
 80058d6:	e73f      	b.n	8005758 <_dtoa_r+0x4e0>
 80058d8:	4b29      	ldr	r3, [pc, #164]	@ (8005980 <_dtoa_r+0x708>)
 80058da:	f7fa fdfd 	bl	80004d8 <__aeabi_dmul>
 80058de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80058e2:	e7bc      	b.n	800585e <_dtoa_r+0x5e6>
 80058e4:	d10c      	bne.n	8005900 <_dtoa_r+0x688>
 80058e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80058ea:	2200      	movs	r2, #0
 80058ec:	4b25      	ldr	r3, [pc, #148]	@ (8005984 <_dtoa_r+0x70c>)
 80058ee:	f7fa fdf3 	bl	80004d8 <__aeabi_dmul>
 80058f2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80058f6:	f7fb f875 	bl	80009e4 <__aeabi_dcmpge>
 80058fa:	2800      	cmp	r0, #0
 80058fc:	f000 815b 	beq.w	8005bb6 <_dtoa_r+0x93e>
 8005900:	2400      	movs	r4, #0
 8005902:	4625      	mov	r5, r4
 8005904:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005906:	4656      	mov	r6, sl
 8005908:	43db      	mvns	r3, r3
 800590a:	9304      	str	r3, [sp, #16]
 800590c:	2700      	movs	r7, #0
 800590e:	4621      	mov	r1, r4
 8005910:	4658      	mov	r0, fp
 8005912:	f000 fbb7 	bl	8006084 <_Bfree>
 8005916:	2d00      	cmp	r5, #0
 8005918:	d0dc      	beq.n	80058d4 <_dtoa_r+0x65c>
 800591a:	b12f      	cbz	r7, 8005928 <_dtoa_r+0x6b0>
 800591c:	42af      	cmp	r7, r5
 800591e:	d003      	beq.n	8005928 <_dtoa_r+0x6b0>
 8005920:	4639      	mov	r1, r7
 8005922:	4658      	mov	r0, fp
 8005924:	f000 fbae 	bl	8006084 <_Bfree>
 8005928:	4629      	mov	r1, r5
 800592a:	4658      	mov	r0, fp
 800592c:	f000 fbaa 	bl	8006084 <_Bfree>
 8005930:	e7d0      	b.n	80058d4 <_dtoa_r+0x65c>
 8005932:	9704      	str	r7, [sp, #16]
 8005934:	4633      	mov	r3, r6
 8005936:	461e      	mov	r6, r3
 8005938:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800593c:	2a39      	cmp	r2, #57	@ 0x39
 800593e:	d107      	bne.n	8005950 <_dtoa_r+0x6d8>
 8005940:	459a      	cmp	sl, r3
 8005942:	d1f8      	bne.n	8005936 <_dtoa_r+0x6be>
 8005944:	9a04      	ldr	r2, [sp, #16]
 8005946:	3201      	adds	r2, #1
 8005948:	9204      	str	r2, [sp, #16]
 800594a:	2230      	movs	r2, #48	@ 0x30
 800594c:	f88a 2000 	strb.w	r2, [sl]
 8005950:	781a      	ldrb	r2, [r3, #0]
 8005952:	3201      	adds	r2, #1
 8005954:	701a      	strb	r2, [r3, #0]
 8005956:	e7bd      	b.n	80058d4 <_dtoa_r+0x65c>
 8005958:	2200      	movs	r2, #0
 800595a:	4b09      	ldr	r3, [pc, #36]	@ (8005980 <_dtoa_r+0x708>)
 800595c:	f7fa fdbc 	bl	80004d8 <__aeabi_dmul>
 8005960:	2200      	movs	r2, #0
 8005962:	2300      	movs	r3, #0
 8005964:	4604      	mov	r4, r0
 8005966:	460d      	mov	r5, r1
 8005968:	f7fb f81e 	bl	80009a8 <__aeabi_dcmpeq>
 800596c:	2800      	cmp	r0, #0
 800596e:	f43f aebc 	beq.w	80056ea <_dtoa_r+0x472>
 8005972:	e6f1      	b.n	8005758 <_dtoa_r+0x4e0>
 8005974:	080073c0 	.word	0x080073c0
 8005978:	3fe00000 	.word	0x3fe00000
 800597c:	3ff00000 	.word	0x3ff00000
 8005980:	40240000 	.word	0x40240000
 8005984:	40140000 	.word	0x40140000
 8005988:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800598a:	2a00      	cmp	r2, #0
 800598c:	f000 80db 	beq.w	8005b46 <_dtoa_r+0x8ce>
 8005990:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005992:	2a01      	cmp	r2, #1
 8005994:	f300 80bf 	bgt.w	8005b16 <_dtoa_r+0x89e>
 8005998:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800599a:	2a00      	cmp	r2, #0
 800599c:	f000 80b7 	beq.w	8005b0e <_dtoa_r+0x896>
 80059a0:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80059a4:	4646      	mov	r6, r8
 80059a6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80059a8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80059aa:	2101      	movs	r1, #1
 80059ac:	441a      	add	r2, r3
 80059ae:	4658      	mov	r0, fp
 80059b0:	4498      	add	r8, r3
 80059b2:	9209      	str	r2, [sp, #36]	@ 0x24
 80059b4:	f000 fc1a 	bl	80061ec <__i2b>
 80059b8:	4605      	mov	r5, r0
 80059ba:	b15e      	cbz	r6, 80059d4 <_dtoa_r+0x75c>
 80059bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059be:	2b00      	cmp	r3, #0
 80059c0:	dd08      	ble.n	80059d4 <_dtoa_r+0x75c>
 80059c2:	42b3      	cmp	r3, r6
 80059c4:	bfa8      	it	ge
 80059c6:	4633      	movge	r3, r6
 80059c8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80059ca:	eba8 0803 	sub.w	r8, r8, r3
 80059ce:	1af6      	subs	r6, r6, r3
 80059d0:	1ad3      	subs	r3, r2, r3
 80059d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80059d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80059d6:	b1f3      	cbz	r3, 8005a16 <_dtoa_r+0x79e>
 80059d8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80059da:	2b00      	cmp	r3, #0
 80059dc:	f000 80b7 	beq.w	8005b4e <_dtoa_r+0x8d6>
 80059e0:	b18c      	cbz	r4, 8005a06 <_dtoa_r+0x78e>
 80059e2:	4629      	mov	r1, r5
 80059e4:	4622      	mov	r2, r4
 80059e6:	4658      	mov	r0, fp
 80059e8:	f000 fcbe 	bl	8006368 <__pow5mult>
 80059ec:	464a      	mov	r2, r9
 80059ee:	4601      	mov	r1, r0
 80059f0:	4605      	mov	r5, r0
 80059f2:	4658      	mov	r0, fp
 80059f4:	f000 fc10 	bl	8006218 <__multiply>
 80059f8:	4649      	mov	r1, r9
 80059fa:	9004      	str	r0, [sp, #16]
 80059fc:	4658      	mov	r0, fp
 80059fe:	f000 fb41 	bl	8006084 <_Bfree>
 8005a02:	9b04      	ldr	r3, [sp, #16]
 8005a04:	4699      	mov	r9, r3
 8005a06:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005a08:	1b1a      	subs	r2, r3, r4
 8005a0a:	d004      	beq.n	8005a16 <_dtoa_r+0x79e>
 8005a0c:	4649      	mov	r1, r9
 8005a0e:	4658      	mov	r0, fp
 8005a10:	f000 fcaa 	bl	8006368 <__pow5mult>
 8005a14:	4681      	mov	r9, r0
 8005a16:	2101      	movs	r1, #1
 8005a18:	4658      	mov	r0, fp
 8005a1a:	f000 fbe7 	bl	80061ec <__i2b>
 8005a1e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005a20:	4604      	mov	r4, r0
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	f000 81c9 	beq.w	8005dba <_dtoa_r+0xb42>
 8005a28:	461a      	mov	r2, r3
 8005a2a:	4601      	mov	r1, r0
 8005a2c:	4658      	mov	r0, fp
 8005a2e:	f000 fc9b 	bl	8006368 <__pow5mult>
 8005a32:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005a34:	4604      	mov	r4, r0
 8005a36:	2b01      	cmp	r3, #1
 8005a38:	f300 808f 	bgt.w	8005b5a <_dtoa_r+0x8e2>
 8005a3c:	9b02      	ldr	r3, [sp, #8]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	f040 8087 	bne.w	8005b52 <_dtoa_r+0x8da>
 8005a44:	9b03      	ldr	r3, [sp, #12]
 8005a46:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	f040 8083 	bne.w	8005b56 <_dtoa_r+0x8de>
 8005a50:	9b03      	ldr	r3, [sp, #12]
 8005a52:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005a56:	0d1b      	lsrs	r3, r3, #20
 8005a58:	051b      	lsls	r3, r3, #20
 8005a5a:	b12b      	cbz	r3, 8005a68 <_dtoa_r+0x7f0>
 8005a5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a5e:	f108 0801 	add.w	r8, r8, #1
 8005a62:	3301      	adds	r3, #1
 8005a64:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a66:	2301      	movs	r3, #1
 8005a68:	930a      	str	r3, [sp, #40]	@ 0x28
 8005a6a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	f000 81aa 	beq.w	8005dc6 <_dtoa_r+0xb4e>
 8005a72:	6923      	ldr	r3, [r4, #16]
 8005a74:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005a78:	6918      	ldr	r0, [r3, #16]
 8005a7a:	f000 fb6b 	bl	8006154 <__hi0bits>
 8005a7e:	f1c0 0020 	rsb	r0, r0, #32
 8005a82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a84:	4418      	add	r0, r3
 8005a86:	f010 001f 	ands.w	r0, r0, #31
 8005a8a:	d071      	beq.n	8005b70 <_dtoa_r+0x8f8>
 8005a8c:	f1c0 0320 	rsb	r3, r0, #32
 8005a90:	2b04      	cmp	r3, #4
 8005a92:	dd65      	ble.n	8005b60 <_dtoa_r+0x8e8>
 8005a94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a96:	f1c0 001c 	rsb	r0, r0, #28
 8005a9a:	4403      	add	r3, r0
 8005a9c:	4480      	add	r8, r0
 8005a9e:	4406      	add	r6, r0
 8005aa0:	9309      	str	r3, [sp, #36]	@ 0x24
 8005aa2:	f1b8 0f00 	cmp.w	r8, #0
 8005aa6:	dd05      	ble.n	8005ab4 <_dtoa_r+0x83c>
 8005aa8:	4649      	mov	r1, r9
 8005aaa:	4642      	mov	r2, r8
 8005aac:	4658      	mov	r0, fp
 8005aae:	f000 fcb5 	bl	800641c <__lshift>
 8005ab2:	4681      	mov	r9, r0
 8005ab4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	dd05      	ble.n	8005ac6 <_dtoa_r+0x84e>
 8005aba:	4621      	mov	r1, r4
 8005abc:	461a      	mov	r2, r3
 8005abe:	4658      	mov	r0, fp
 8005ac0:	f000 fcac 	bl	800641c <__lshift>
 8005ac4:	4604      	mov	r4, r0
 8005ac6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d053      	beq.n	8005b74 <_dtoa_r+0x8fc>
 8005acc:	4621      	mov	r1, r4
 8005ace:	4648      	mov	r0, r9
 8005ad0:	f000 fd10 	bl	80064f4 <__mcmp>
 8005ad4:	2800      	cmp	r0, #0
 8005ad6:	da4d      	bge.n	8005b74 <_dtoa_r+0x8fc>
 8005ad8:	1e7b      	subs	r3, r7, #1
 8005ada:	4649      	mov	r1, r9
 8005adc:	9304      	str	r3, [sp, #16]
 8005ade:	220a      	movs	r2, #10
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	4658      	mov	r0, fp
 8005ae4:	f000 faf0 	bl	80060c8 <__multadd>
 8005ae8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005aea:	4681      	mov	r9, r0
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	f000 816c 	beq.w	8005dca <_dtoa_r+0xb52>
 8005af2:	2300      	movs	r3, #0
 8005af4:	4629      	mov	r1, r5
 8005af6:	220a      	movs	r2, #10
 8005af8:	4658      	mov	r0, fp
 8005afa:	f000 fae5 	bl	80060c8 <__multadd>
 8005afe:	9b08      	ldr	r3, [sp, #32]
 8005b00:	4605      	mov	r5, r0
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	dc61      	bgt.n	8005bca <_dtoa_r+0x952>
 8005b06:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005b08:	2b02      	cmp	r3, #2
 8005b0a:	dc3b      	bgt.n	8005b84 <_dtoa_r+0x90c>
 8005b0c:	e05d      	b.n	8005bca <_dtoa_r+0x952>
 8005b0e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005b10:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005b14:	e746      	b.n	80059a4 <_dtoa_r+0x72c>
 8005b16:	9b07      	ldr	r3, [sp, #28]
 8005b18:	1e5c      	subs	r4, r3, #1
 8005b1a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005b1c:	42a3      	cmp	r3, r4
 8005b1e:	bfbf      	itttt	lt
 8005b20:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005b22:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8005b24:	1ae3      	sublt	r3, r4, r3
 8005b26:	18d2      	addlt	r2, r2, r3
 8005b28:	bfa8      	it	ge
 8005b2a:	1b1c      	subge	r4, r3, r4
 8005b2c:	9b07      	ldr	r3, [sp, #28]
 8005b2e:	bfbe      	ittt	lt
 8005b30:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8005b32:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8005b34:	2400      	movlt	r4, #0
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	bfb5      	itete	lt
 8005b3a:	eba8 0603 	sublt.w	r6, r8, r3
 8005b3e:	4646      	movge	r6, r8
 8005b40:	2300      	movlt	r3, #0
 8005b42:	9b07      	ldrge	r3, [sp, #28]
 8005b44:	e730      	b.n	80059a8 <_dtoa_r+0x730>
 8005b46:	4646      	mov	r6, r8
 8005b48:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005b4a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005b4c:	e735      	b.n	80059ba <_dtoa_r+0x742>
 8005b4e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005b50:	e75c      	b.n	8005a0c <_dtoa_r+0x794>
 8005b52:	2300      	movs	r3, #0
 8005b54:	e788      	b.n	8005a68 <_dtoa_r+0x7f0>
 8005b56:	9b02      	ldr	r3, [sp, #8]
 8005b58:	e786      	b.n	8005a68 <_dtoa_r+0x7f0>
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	930a      	str	r3, [sp, #40]	@ 0x28
 8005b5e:	e788      	b.n	8005a72 <_dtoa_r+0x7fa>
 8005b60:	d09f      	beq.n	8005aa2 <_dtoa_r+0x82a>
 8005b62:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005b64:	331c      	adds	r3, #28
 8005b66:	441a      	add	r2, r3
 8005b68:	4498      	add	r8, r3
 8005b6a:	441e      	add	r6, r3
 8005b6c:	9209      	str	r2, [sp, #36]	@ 0x24
 8005b6e:	e798      	b.n	8005aa2 <_dtoa_r+0x82a>
 8005b70:	4603      	mov	r3, r0
 8005b72:	e7f6      	b.n	8005b62 <_dtoa_r+0x8ea>
 8005b74:	9b07      	ldr	r3, [sp, #28]
 8005b76:	9704      	str	r7, [sp, #16]
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	dc20      	bgt.n	8005bbe <_dtoa_r+0x946>
 8005b7c:	9308      	str	r3, [sp, #32]
 8005b7e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005b80:	2b02      	cmp	r3, #2
 8005b82:	dd1e      	ble.n	8005bc2 <_dtoa_r+0x94a>
 8005b84:	9b08      	ldr	r3, [sp, #32]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	f47f aebc 	bne.w	8005904 <_dtoa_r+0x68c>
 8005b8c:	4621      	mov	r1, r4
 8005b8e:	2205      	movs	r2, #5
 8005b90:	4658      	mov	r0, fp
 8005b92:	f000 fa99 	bl	80060c8 <__multadd>
 8005b96:	4601      	mov	r1, r0
 8005b98:	4604      	mov	r4, r0
 8005b9a:	4648      	mov	r0, r9
 8005b9c:	f000 fcaa 	bl	80064f4 <__mcmp>
 8005ba0:	2800      	cmp	r0, #0
 8005ba2:	f77f aeaf 	ble.w	8005904 <_dtoa_r+0x68c>
 8005ba6:	2331      	movs	r3, #49	@ 0x31
 8005ba8:	4656      	mov	r6, sl
 8005baa:	f806 3b01 	strb.w	r3, [r6], #1
 8005bae:	9b04      	ldr	r3, [sp, #16]
 8005bb0:	3301      	adds	r3, #1
 8005bb2:	9304      	str	r3, [sp, #16]
 8005bb4:	e6aa      	b.n	800590c <_dtoa_r+0x694>
 8005bb6:	9c07      	ldr	r4, [sp, #28]
 8005bb8:	9704      	str	r7, [sp, #16]
 8005bba:	4625      	mov	r5, r4
 8005bbc:	e7f3      	b.n	8005ba6 <_dtoa_r+0x92e>
 8005bbe:	9b07      	ldr	r3, [sp, #28]
 8005bc0:	9308      	str	r3, [sp, #32]
 8005bc2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	f000 8104 	beq.w	8005dd2 <_dtoa_r+0xb5a>
 8005bca:	2e00      	cmp	r6, #0
 8005bcc:	dd05      	ble.n	8005bda <_dtoa_r+0x962>
 8005bce:	4629      	mov	r1, r5
 8005bd0:	4632      	mov	r2, r6
 8005bd2:	4658      	mov	r0, fp
 8005bd4:	f000 fc22 	bl	800641c <__lshift>
 8005bd8:	4605      	mov	r5, r0
 8005bda:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d05a      	beq.n	8005c96 <_dtoa_r+0xa1e>
 8005be0:	4658      	mov	r0, fp
 8005be2:	6869      	ldr	r1, [r5, #4]
 8005be4:	f000 fa0e 	bl	8006004 <_Balloc>
 8005be8:	4606      	mov	r6, r0
 8005bea:	b928      	cbnz	r0, 8005bf8 <_dtoa_r+0x980>
 8005bec:	4602      	mov	r2, r0
 8005bee:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005bf2:	4b83      	ldr	r3, [pc, #524]	@ (8005e00 <_dtoa_r+0xb88>)
 8005bf4:	f7ff bb54 	b.w	80052a0 <_dtoa_r+0x28>
 8005bf8:	692a      	ldr	r2, [r5, #16]
 8005bfa:	f105 010c 	add.w	r1, r5, #12
 8005bfe:	3202      	adds	r2, #2
 8005c00:	0092      	lsls	r2, r2, #2
 8005c02:	300c      	adds	r0, #12
 8005c04:	f000 ffa8 	bl	8006b58 <memcpy>
 8005c08:	2201      	movs	r2, #1
 8005c0a:	4631      	mov	r1, r6
 8005c0c:	4658      	mov	r0, fp
 8005c0e:	f000 fc05 	bl	800641c <__lshift>
 8005c12:	462f      	mov	r7, r5
 8005c14:	4605      	mov	r5, r0
 8005c16:	f10a 0301 	add.w	r3, sl, #1
 8005c1a:	9307      	str	r3, [sp, #28]
 8005c1c:	9b08      	ldr	r3, [sp, #32]
 8005c1e:	4453      	add	r3, sl
 8005c20:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005c22:	9b02      	ldr	r3, [sp, #8]
 8005c24:	f003 0301 	and.w	r3, r3, #1
 8005c28:	930a      	str	r3, [sp, #40]	@ 0x28
 8005c2a:	9b07      	ldr	r3, [sp, #28]
 8005c2c:	4621      	mov	r1, r4
 8005c2e:	3b01      	subs	r3, #1
 8005c30:	4648      	mov	r0, r9
 8005c32:	9302      	str	r3, [sp, #8]
 8005c34:	f7ff fa95 	bl	8005162 <quorem>
 8005c38:	4639      	mov	r1, r7
 8005c3a:	9008      	str	r0, [sp, #32]
 8005c3c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005c40:	4648      	mov	r0, r9
 8005c42:	f000 fc57 	bl	80064f4 <__mcmp>
 8005c46:	462a      	mov	r2, r5
 8005c48:	9009      	str	r0, [sp, #36]	@ 0x24
 8005c4a:	4621      	mov	r1, r4
 8005c4c:	4658      	mov	r0, fp
 8005c4e:	f000 fc6d 	bl	800652c <__mdiff>
 8005c52:	68c2      	ldr	r2, [r0, #12]
 8005c54:	4606      	mov	r6, r0
 8005c56:	bb02      	cbnz	r2, 8005c9a <_dtoa_r+0xa22>
 8005c58:	4601      	mov	r1, r0
 8005c5a:	4648      	mov	r0, r9
 8005c5c:	f000 fc4a 	bl	80064f4 <__mcmp>
 8005c60:	4602      	mov	r2, r0
 8005c62:	4631      	mov	r1, r6
 8005c64:	4658      	mov	r0, fp
 8005c66:	920c      	str	r2, [sp, #48]	@ 0x30
 8005c68:	f000 fa0c 	bl	8006084 <_Bfree>
 8005c6c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005c6e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005c70:	9e07      	ldr	r6, [sp, #28]
 8005c72:	ea43 0102 	orr.w	r1, r3, r2
 8005c76:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c78:	4319      	orrs	r1, r3
 8005c7a:	d110      	bne.n	8005c9e <_dtoa_r+0xa26>
 8005c7c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005c80:	d029      	beq.n	8005cd6 <_dtoa_r+0xa5e>
 8005c82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	dd02      	ble.n	8005c8e <_dtoa_r+0xa16>
 8005c88:	9b08      	ldr	r3, [sp, #32]
 8005c8a:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8005c8e:	9b02      	ldr	r3, [sp, #8]
 8005c90:	f883 8000 	strb.w	r8, [r3]
 8005c94:	e63b      	b.n	800590e <_dtoa_r+0x696>
 8005c96:	4628      	mov	r0, r5
 8005c98:	e7bb      	b.n	8005c12 <_dtoa_r+0x99a>
 8005c9a:	2201      	movs	r2, #1
 8005c9c:	e7e1      	b.n	8005c62 <_dtoa_r+0x9ea>
 8005c9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	db04      	blt.n	8005cae <_dtoa_r+0xa36>
 8005ca4:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8005ca6:	430b      	orrs	r3, r1
 8005ca8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005caa:	430b      	orrs	r3, r1
 8005cac:	d120      	bne.n	8005cf0 <_dtoa_r+0xa78>
 8005cae:	2a00      	cmp	r2, #0
 8005cb0:	dded      	ble.n	8005c8e <_dtoa_r+0xa16>
 8005cb2:	4649      	mov	r1, r9
 8005cb4:	2201      	movs	r2, #1
 8005cb6:	4658      	mov	r0, fp
 8005cb8:	f000 fbb0 	bl	800641c <__lshift>
 8005cbc:	4621      	mov	r1, r4
 8005cbe:	4681      	mov	r9, r0
 8005cc0:	f000 fc18 	bl	80064f4 <__mcmp>
 8005cc4:	2800      	cmp	r0, #0
 8005cc6:	dc03      	bgt.n	8005cd0 <_dtoa_r+0xa58>
 8005cc8:	d1e1      	bne.n	8005c8e <_dtoa_r+0xa16>
 8005cca:	f018 0f01 	tst.w	r8, #1
 8005cce:	d0de      	beq.n	8005c8e <_dtoa_r+0xa16>
 8005cd0:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005cd4:	d1d8      	bne.n	8005c88 <_dtoa_r+0xa10>
 8005cd6:	2339      	movs	r3, #57	@ 0x39
 8005cd8:	9a02      	ldr	r2, [sp, #8]
 8005cda:	7013      	strb	r3, [r2, #0]
 8005cdc:	4633      	mov	r3, r6
 8005cde:	461e      	mov	r6, r3
 8005ce0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005ce4:	3b01      	subs	r3, #1
 8005ce6:	2a39      	cmp	r2, #57	@ 0x39
 8005ce8:	d052      	beq.n	8005d90 <_dtoa_r+0xb18>
 8005cea:	3201      	adds	r2, #1
 8005cec:	701a      	strb	r2, [r3, #0]
 8005cee:	e60e      	b.n	800590e <_dtoa_r+0x696>
 8005cf0:	2a00      	cmp	r2, #0
 8005cf2:	dd07      	ble.n	8005d04 <_dtoa_r+0xa8c>
 8005cf4:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005cf8:	d0ed      	beq.n	8005cd6 <_dtoa_r+0xa5e>
 8005cfa:	9a02      	ldr	r2, [sp, #8]
 8005cfc:	f108 0301 	add.w	r3, r8, #1
 8005d00:	7013      	strb	r3, [r2, #0]
 8005d02:	e604      	b.n	800590e <_dtoa_r+0x696>
 8005d04:	9b07      	ldr	r3, [sp, #28]
 8005d06:	9a07      	ldr	r2, [sp, #28]
 8005d08:	f803 8c01 	strb.w	r8, [r3, #-1]
 8005d0c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d028      	beq.n	8005d64 <_dtoa_r+0xaec>
 8005d12:	4649      	mov	r1, r9
 8005d14:	2300      	movs	r3, #0
 8005d16:	220a      	movs	r2, #10
 8005d18:	4658      	mov	r0, fp
 8005d1a:	f000 f9d5 	bl	80060c8 <__multadd>
 8005d1e:	42af      	cmp	r7, r5
 8005d20:	4681      	mov	r9, r0
 8005d22:	f04f 0300 	mov.w	r3, #0
 8005d26:	f04f 020a 	mov.w	r2, #10
 8005d2a:	4639      	mov	r1, r7
 8005d2c:	4658      	mov	r0, fp
 8005d2e:	d107      	bne.n	8005d40 <_dtoa_r+0xac8>
 8005d30:	f000 f9ca 	bl	80060c8 <__multadd>
 8005d34:	4607      	mov	r7, r0
 8005d36:	4605      	mov	r5, r0
 8005d38:	9b07      	ldr	r3, [sp, #28]
 8005d3a:	3301      	adds	r3, #1
 8005d3c:	9307      	str	r3, [sp, #28]
 8005d3e:	e774      	b.n	8005c2a <_dtoa_r+0x9b2>
 8005d40:	f000 f9c2 	bl	80060c8 <__multadd>
 8005d44:	4629      	mov	r1, r5
 8005d46:	4607      	mov	r7, r0
 8005d48:	2300      	movs	r3, #0
 8005d4a:	220a      	movs	r2, #10
 8005d4c:	4658      	mov	r0, fp
 8005d4e:	f000 f9bb 	bl	80060c8 <__multadd>
 8005d52:	4605      	mov	r5, r0
 8005d54:	e7f0      	b.n	8005d38 <_dtoa_r+0xac0>
 8005d56:	9b08      	ldr	r3, [sp, #32]
 8005d58:	2700      	movs	r7, #0
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	bfcc      	ite	gt
 8005d5e:	461e      	movgt	r6, r3
 8005d60:	2601      	movle	r6, #1
 8005d62:	4456      	add	r6, sl
 8005d64:	4649      	mov	r1, r9
 8005d66:	2201      	movs	r2, #1
 8005d68:	4658      	mov	r0, fp
 8005d6a:	f000 fb57 	bl	800641c <__lshift>
 8005d6e:	4621      	mov	r1, r4
 8005d70:	4681      	mov	r9, r0
 8005d72:	f000 fbbf 	bl	80064f4 <__mcmp>
 8005d76:	2800      	cmp	r0, #0
 8005d78:	dcb0      	bgt.n	8005cdc <_dtoa_r+0xa64>
 8005d7a:	d102      	bne.n	8005d82 <_dtoa_r+0xb0a>
 8005d7c:	f018 0f01 	tst.w	r8, #1
 8005d80:	d1ac      	bne.n	8005cdc <_dtoa_r+0xa64>
 8005d82:	4633      	mov	r3, r6
 8005d84:	461e      	mov	r6, r3
 8005d86:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005d8a:	2a30      	cmp	r2, #48	@ 0x30
 8005d8c:	d0fa      	beq.n	8005d84 <_dtoa_r+0xb0c>
 8005d8e:	e5be      	b.n	800590e <_dtoa_r+0x696>
 8005d90:	459a      	cmp	sl, r3
 8005d92:	d1a4      	bne.n	8005cde <_dtoa_r+0xa66>
 8005d94:	9b04      	ldr	r3, [sp, #16]
 8005d96:	3301      	adds	r3, #1
 8005d98:	9304      	str	r3, [sp, #16]
 8005d9a:	2331      	movs	r3, #49	@ 0x31
 8005d9c:	f88a 3000 	strb.w	r3, [sl]
 8005da0:	e5b5      	b.n	800590e <_dtoa_r+0x696>
 8005da2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005da4:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8005e04 <_dtoa_r+0xb8c>
 8005da8:	b11b      	cbz	r3, 8005db2 <_dtoa_r+0xb3a>
 8005daa:	f10a 0308 	add.w	r3, sl, #8
 8005dae:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005db0:	6013      	str	r3, [r2, #0]
 8005db2:	4650      	mov	r0, sl
 8005db4:	b017      	add	sp, #92	@ 0x5c
 8005db6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dba:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005dbc:	2b01      	cmp	r3, #1
 8005dbe:	f77f ae3d 	ble.w	8005a3c <_dtoa_r+0x7c4>
 8005dc2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005dc4:	930a      	str	r3, [sp, #40]	@ 0x28
 8005dc6:	2001      	movs	r0, #1
 8005dc8:	e65b      	b.n	8005a82 <_dtoa_r+0x80a>
 8005dca:	9b08      	ldr	r3, [sp, #32]
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	f77f aed6 	ble.w	8005b7e <_dtoa_r+0x906>
 8005dd2:	4656      	mov	r6, sl
 8005dd4:	4621      	mov	r1, r4
 8005dd6:	4648      	mov	r0, r9
 8005dd8:	f7ff f9c3 	bl	8005162 <quorem>
 8005ddc:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005de0:	9b08      	ldr	r3, [sp, #32]
 8005de2:	f806 8b01 	strb.w	r8, [r6], #1
 8005de6:	eba6 020a 	sub.w	r2, r6, sl
 8005dea:	4293      	cmp	r3, r2
 8005dec:	ddb3      	ble.n	8005d56 <_dtoa_r+0xade>
 8005dee:	4649      	mov	r1, r9
 8005df0:	2300      	movs	r3, #0
 8005df2:	220a      	movs	r2, #10
 8005df4:	4658      	mov	r0, fp
 8005df6:	f000 f967 	bl	80060c8 <__multadd>
 8005dfa:	4681      	mov	r9, r0
 8005dfc:	e7ea      	b.n	8005dd4 <_dtoa_r+0xb5c>
 8005dfe:	bf00      	nop
 8005e00:	0800731e 	.word	0x0800731e
 8005e04:	080072a2 	.word	0x080072a2

08005e08 <_free_r>:
 8005e08:	b538      	push	{r3, r4, r5, lr}
 8005e0a:	4605      	mov	r5, r0
 8005e0c:	2900      	cmp	r1, #0
 8005e0e:	d040      	beq.n	8005e92 <_free_r+0x8a>
 8005e10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e14:	1f0c      	subs	r4, r1, #4
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	bfb8      	it	lt
 8005e1a:	18e4      	addlt	r4, r4, r3
 8005e1c:	f000 f8e6 	bl	8005fec <__malloc_lock>
 8005e20:	4a1c      	ldr	r2, [pc, #112]	@ (8005e94 <_free_r+0x8c>)
 8005e22:	6813      	ldr	r3, [r2, #0]
 8005e24:	b933      	cbnz	r3, 8005e34 <_free_r+0x2c>
 8005e26:	6063      	str	r3, [r4, #4]
 8005e28:	6014      	str	r4, [r2, #0]
 8005e2a:	4628      	mov	r0, r5
 8005e2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005e30:	f000 b8e2 	b.w	8005ff8 <__malloc_unlock>
 8005e34:	42a3      	cmp	r3, r4
 8005e36:	d908      	bls.n	8005e4a <_free_r+0x42>
 8005e38:	6820      	ldr	r0, [r4, #0]
 8005e3a:	1821      	adds	r1, r4, r0
 8005e3c:	428b      	cmp	r3, r1
 8005e3e:	bf01      	itttt	eq
 8005e40:	6819      	ldreq	r1, [r3, #0]
 8005e42:	685b      	ldreq	r3, [r3, #4]
 8005e44:	1809      	addeq	r1, r1, r0
 8005e46:	6021      	streq	r1, [r4, #0]
 8005e48:	e7ed      	b.n	8005e26 <_free_r+0x1e>
 8005e4a:	461a      	mov	r2, r3
 8005e4c:	685b      	ldr	r3, [r3, #4]
 8005e4e:	b10b      	cbz	r3, 8005e54 <_free_r+0x4c>
 8005e50:	42a3      	cmp	r3, r4
 8005e52:	d9fa      	bls.n	8005e4a <_free_r+0x42>
 8005e54:	6811      	ldr	r1, [r2, #0]
 8005e56:	1850      	adds	r0, r2, r1
 8005e58:	42a0      	cmp	r0, r4
 8005e5a:	d10b      	bne.n	8005e74 <_free_r+0x6c>
 8005e5c:	6820      	ldr	r0, [r4, #0]
 8005e5e:	4401      	add	r1, r0
 8005e60:	1850      	adds	r0, r2, r1
 8005e62:	4283      	cmp	r3, r0
 8005e64:	6011      	str	r1, [r2, #0]
 8005e66:	d1e0      	bne.n	8005e2a <_free_r+0x22>
 8005e68:	6818      	ldr	r0, [r3, #0]
 8005e6a:	685b      	ldr	r3, [r3, #4]
 8005e6c:	4408      	add	r0, r1
 8005e6e:	6010      	str	r0, [r2, #0]
 8005e70:	6053      	str	r3, [r2, #4]
 8005e72:	e7da      	b.n	8005e2a <_free_r+0x22>
 8005e74:	d902      	bls.n	8005e7c <_free_r+0x74>
 8005e76:	230c      	movs	r3, #12
 8005e78:	602b      	str	r3, [r5, #0]
 8005e7a:	e7d6      	b.n	8005e2a <_free_r+0x22>
 8005e7c:	6820      	ldr	r0, [r4, #0]
 8005e7e:	1821      	adds	r1, r4, r0
 8005e80:	428b      	cmp	r3, r1
 8005e82:	bf01      	itttt	eq
 8005e84:	6819      	ldreq	r1, [r3, #0]
 8005e86:	685b      	ldreq	r3, [r3, #4]
 8005e88:	1809      	addeq	r1, r1, r0
 8005e8a:	6021      	streq	r1, [r4, #0]
 8005e8c:	6063      	str	r3, [r4, #4]
 8005e8e:	6054      	str	r4, [r2, #4]
 8005e90:	e7cb      	b.n	8005e2a <_free_r+0x22>
 8005e92:	bd38      	pop	{r3, r4, r5, pc}
 8005e94:	2000045c 	.word	0x2000045c

08005e98 <malloc>:
 8005e98:	4b02      	ldr	r3, [pc, #8]	@ (8005ea4 <malloc+0xc>)
 8005e9a:	4601      	mov	r1, r0
 8005e9c:	6818      	ldr	r0, [r3, #0]
 8005e9e:	f000 b825 	b.w	8005eec <_malloc_r>
 8005ea2:	bf00      	nop
 8005ea4:	20000020 	.word	0x20000020

08005ea8 <sbrk_aligned>:
 8005ea8:	b570      	push	{r4, r5, r6, lr}
 8005eaa:	4e0f      	ldr	r6, [pc, #60]	@ (8005ee8 <sbrk_aligned+0x40>)
 8005eac:	460c      	mov	r4, r1
 8005eae:	6831      	ldr	r1, [r6, #0]
 8005eb0:	4605      	mov	r5, r0
 8005eb2:	b911      	cbnz	r1, 8005eba <sbrk_aligned+0x12>
 8005eb4:	f000 fe40 	bl	8006b38 <_sbrk_r>
 8005eb8:	6030      	str	r0, [r6, #0]
 8005eba:	4621      	mov	r1, r4
 8005ebc:	4628      	mov	r0, r5
 8005ebe:	f000 fe3b 	bl	8006b38 <_sbrk_r>
 8005ec2:	1c43      	adds	r3, r0, #1
 8005ec4:	d103      	bne.n	8005ece <sbrk_aligned+0x26>
 8005ec6:	f04f 34ff 	mov.w	r4, #4294967295
 8005eca:	4620      	mov	r0, r4
 8005ecc:	bd70      	pop	{r4, r5, r6, pc}
 8005ece:	1cc4      	adds	r4, r0, #3
 8005ed0:	f024 0403 	bic.w	r4, r4, #3
 8005ed4:	42a0      	cmp	r0, r4
 8005ed6:	d0f8      	beq.n	8005eca <sbrk_aligned+0x22>
 8005ed8:	1a21      	subs	r1, r4, r0
 8005eda:	4628      	mov	r0, r5
 8005edc:	f000 fe2c 	bl	8006b38 <_sbrk_r>
 8005ee0:	3001      	adds	r0, #1
 8005ee2:	d1f2      	bne.n	8005eca <sbrk_aligned+0x22>
 8005ee4:	e7ef      	b.n	8005ec6 <sbrk_aligned+0x1e>
 8005ee6:	bf00      	nop
 8005ee8:	20000458 	.word	0x20000458

08005eec <_malloc_r>:
 8005eec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ef0:	1ccd      	adds	r5, r1, #3
 8005ef2:	f025 0503 	bic.w	r5, r5, #3
 8005ef6:	3508      	adds	r5, #8
 8005ef8:	2d0c      	cmp	r5, #12
 8005efa:	bf38      	it	cc
 8005efc:	250c      	movcc	r5, #12
 8005efe:	2d00      	cmp	r5, #0
 8005f00:	4606      	mov	r6, r0
 8005f02:	db01      	blt.n	8005f08 <_malloc_r+0x1c>
 8005f04:	42a9      	cmp	r1, r5
 8005f06:	d904      	bls.n	8005f12 <_malloc_r+0x26>
 8005f08:	230c      	movs	r3, #12
 8005f0a:	6033      	str	r3, [r6, #0]
 8005f0c:	2000      	movs	r0, #0
 8005f0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f12:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005fe8 <_malloc_r+0xfc>
 8005f16:	f000 f869 	bl	8005fec <__malloc_lock>
 8005f1a:	f8d8 3000 	ldr.w	r3, [r8]
 8005f1e:	461c      	mov	r4, r3
 8005f20:	bb44      	cbnz	r4, 8005f74 <_malloc_r+0x88>
 8005f22:	4629      	mov	r1, r5
 8005f24:	4630      	mov	r0, r6
 8005f26:	f7ff ffbf 	bl	8005ea8 <sbrk_aligned>
 8005f2a:	1c43      	adds	r3, r0, #1
 8005f2c:	4604      	mov	r4, r0
 8005f2e:	d158      	bne.n	8005fe2 <_malloc_r+0xf6>
 8005f30:	f8d8 4000 	ldr.w	r4, [r8]
 8005f34:	4627      	mov	r7, r4
 8005f36:	2f00      	cmp	r7, #0
 8005f38:	d143      	bne.n	8005fc2 <_malloc_r+0xd6>
 8005f3a:	2c00      	cmp	r4, #0
 8005f3c:	d04b      	beq.n	8005fd6 <_malloc_r+0xea>
 8005f3e:	6823      	ldr	r3, [r4, #0]
 8005f40:	4639      	mov	r1, r7
 8005f42:	4630      	mov	r0, r6
 8005f44:	eb04 0903 	add.w	r9, r4, r3
 8005f48:	f000 fdf6 	bl	8006b38 <_sbrk_r>
 8005f4c:	4581      	cmp	r9, r0
 8005f4e:	d142      	bne.n	8005fd6 <_malloc_r+0xea>
 8005f50:	6821      	ldr	r1, [r4, #0]
 8005f52:	4630      	mov	r0, r6
 8005f54:	1a6d      	subs	r5, r5, r1
 8005f56:	4629      	mov	r1, r5
 8005f58:	f7ff ffa6 	bl	8005ea8 <sbrk_aligned>
 8005f5c:	3001      	adds	r0, #1
 8005f5e:	d03a      	beq.n	8005fd6 <_malloc_r+0xea>
 8005f60:	6823      	ldr	r3, [r4, #0]
 8005f62:	442b      	add	r3, r5
 8005f64:	6023      	str	r3, [r4, #0]
 8005f66:	f8d8 3000 	ldr.w	r3, [r8]
 8005f6a:	685a      	ldr	r2, [r3, #4]
 8005f6c:	bb62      	cbnz	r2, 8005fc8 <_malloc_r+0xdc>
 8005f6e:	f8c8 7000 	str.w	r7, [r8]
 8005f72:	e00f      	b.n	8005f94 <_malloc_r+0xa8>
 8005f74:	6822      	ldr	r2, [r4, #0]
 8005f76:	1b52      	subs	r2, r2, r5
 8005f78:	d420      	bmi.n	8005fbc <_malloc_r+0xd0>
 8005f7a:	2a0b      	cmp	r2, #11
 8005f7c:	d917      	bls.n	8005fae <_malloc_r+0xc2>
 8005f7e:	1961      	adds	r1, r4, r5
 8005f80:	42a3      	cmp	r3, r4
 8005f82:	6025      	str	r5, [r4, #0]
 8005f84:	bf18      	it	ne
 8005f86:	6059      	strne	r1, [r3, #4]
 8005f88:	6863      	ldr	r3, [r4, #4]
 8005f8a:	bf08      	it	eq
 8005f8c:	f8c8 1000 	streq.w	r1, [r8]
 8005f90:	5162      	str	r2, [r4, r5]
 8005f92:	604b      	str	r3, [r1, #4]
 8005f94:	4630      	mov	r0, r6
 8005f96:	f000 f82f 	bl	8005ff8 <__malloc_unlock>
 8005f9a:	f104 000b 	add.w	r0, r4, #11
 8005f9e:	1d23      	adds	r3, r4, #4
 8005fa0:	f020 0007 	bic.w	r0, r0, #7
 8005fa4:	1ac2      	subs	r2, r0, r3
 8005fa6:	bf1c      	itt	ne
 8005fa8:	1a1b      	subne	r3, r3, r0
 8005faa:	50a3      	strne	r3, [r4, r2]
 8005fac:	e7af      	b.n	8005f0e <_malloc_r+0x22>
 8005fae:	6862      	ldr	r2, [r4, #4]
 8005fb0:	42a3      	cmp	r3, r4
 8005fb2:	bf0c      	ite	eq
 8005fb4:	f8c8 2000 	streq.w	r2, [r8]
 8005fb8:	605a      	strne	r2, [r3, #4]
 8005fba:	e7eb      	b.n	8005f94 <_malloc_r+0xa8>
 8005fbc:	4623      	mov	r3, r4
 8005fbe:	6864      	ldr	r4, [r4, #4]
 8005fc0:	e7ae      	b.n	8005f20 <_malloc_r+0x34>
 8005fc2:	463c      	mov	r4, r7
 8005fc4:	687f      	ldr	r7, [r7, #4]
 8005fc6:	e7b6      	b.n	8005f36 <_malloc_r+0x4a>
 8005fc8:	461a      	mov	r2, r3
 8005fca:	685b      	ldr	r3, [r3, #4]
 8005fcc:	42a3      	cmp	r3, r4
 8005fce:	d1fb      	bne.n	8005fc8 <_malloc_r+0xdc>
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	6053      	str	r3, [r2, #4]
 8005fd4:	e7de      	b.n	8005f94 <_malloc_r+0xa8>
 8005fd6:	230c      	movs	r3, #12
 8005fd8:	4630      	mov	r0, r6
 8005fda:	6033      	str	r3, [r6, #0]
 8005fdc:	f000 f80c 	bl	8005ff8 <__malloc_unlock>
 8005fe0:	e794      	b.n	8005f0c <_malloc_r+0x20>
 8005fe2:	6005      	str	r5, [r0, #0]
 8005fe4:	e7d6      	b.n	8005f94 <_malloc_r+0xa8>
 8005fe6:	bf00      	nop
 8005fe8:	2000045c 	.word	0x2000045c

08005fec <__malloc_lock>:
 8005fec:	4801      	ldr	r0, [pc, #4]	@ (8005ff4 <__malloc_lock+0x8>)
 8005fee:	f7ff b8a8 	b.w	8005142 <__retarget_lock_acquire_recursive>
 8005ff2:	bf00      	nop
 8005ff4:	20000454 	.word	0x20000454

08005ff8 <__malloc_unlock>:
 8005ff8:	4801      	ldr	r0, [pc, #4]	@ (8006000 <__malloc_unlock+0x8>)
 8005ffa:	f7ff b8a3 	b.w	8005144 <__retarget_lock_release_recursive>
 8005ffe:	bf00      	nop
 8006000:	20000454 	.word	0x20000454

08006004 <_Balloc>:
 8006004:	b570      	push	{r4, r5, r6, lr}
 8006006:	69c6      	ldr	r6, [r0, #28]
 8006008:	4604      	mov	r4, r0
 800600a:	460d      	mov	r5, r1
 800600c:	b976      	cbnz	r6, 800602c <_Balloc+0x28>
 800600e:	2010      	movs	r0, #16
 8006010:	f7ff ff42 	bl	8005e98 <malloc>
 8006014:	4602      	mov	r2, r0
 8006016:	61e0      	str	r0, [r4, #28]
 8006018:	b920      	cbnz	r0, 8006024 <_Balloc+0x20>
 800601a:	216b      	movs	r1, #107	@ 0x6b
 800601c:	4b17      	ldr	r3, [pc, #92]	@ (800607c <_Balloc+0x78>)
 800601e:	4818      	ldr	r0, [pc, #96]	@ (8006080 <_Balloc+0x7c>)
 8006020:	f000 fda8 	bl	8006b74 <__assert_func>
 8006024:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006028:	6006      	str	r6, [r0, #0]
 800602a:	60c6      	str	r6, [r0, #12]
 800602c:	69e6      	ldr	r6, [r4, #28]
 800602e:	68f3      	ldr	r3, [r6, #12]
 8006030:	b183      	cbz	r3, 8006054 <_Balloc+0x50>
 8006032:	69e3      	ldr	r3, [r4, #28]
 8006034:	68db      	ldr	r3, [r3, #12]
 8006036:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800603a:	b9b8      	cbnz	r0, 800606c <_Balloc+0x68>
 800603c:	2101      	movs	r1, #1
 800603e:	fa01 f605 	lsl.w	r6, r1, r5
 8006042:	1d72      	adds	r2, r6, #5
 8006044:	4620      	mov	r0, r4
 8006046:	0092      	lsls	r2, r2, #2
 8006048:	f000 fdb2 	bl	8006bb0 <_calloc_r>
 800604c:	b160      	cbz	r0, 8006068 <_Balloc+0x64>
 800604e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006052:	e00e      	b.n	8006072 <_Balloc+0x6e>
 8006054:	2221      	movs	r2, #33	@ 0x21
 8006056:	2104      	movs	r1, #4
 8006058:	4620      	mov	r0, r4
 800605a:	f000 fda9 	bl	8006bb0 <_calloc_r>
 800605e:	69e3      	ldr	r3, [r4, #28]
 8006060:	60f0      	str	r0, [r6, #12]
 8006062:	68db      	ldr	r3, [r3, #12]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d1e4      	bne.n	8006032 <_Balloc+0x2e>
 8006068:	2000      	movs	r0, #0
 800606a:	bd70      	pop	{r4, r5, r6, pc}
 800606c:	6802      	ldr	r2, [r0, #0]
 800606e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006072:	2300      	movs	r3, #0
 8006074:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006078:	e7f7      	b.n	800606a <_Balloc+0x66>
 800607a:	bf00      	nop
 800607c:	080072af 	.word	0x080072af
 8006080:	0800732f 	.word	0x0800732f

08006084 <_Bfree>:
 8006084:	b570      	push	{r4, r5, r6, lr}
 8006086:	69c6      	ldr	r6, [r0, #28]
 8006088:	4605      	mov	r5, r0
 800608a:	460c      	mov	r4, r1
 800608c:	b976      	cbnz	r6, 80060ac <_Bfree+0x28>
 800608e:	2010      	movs	r0, #16
 8006090:	f7ff ff02 	bl	8005e98 <malloc>
 8006094:	4602      	mov	r2, r0
 8006096:	61e8      	str	r0, [r5, #28]
 8006098:	b920      	cbnz	r0, 80060a4 <_Bfree+0x20>
 800609a:	218f      	movs	r1, #143	@ 0x8f
 800609c:	4b08      	ldr	r3, [pc, #32]	@ (80060c0 <_Bfree+0x3c>)
 800609e:	4809      	ldr	r0, [pc, #36]	@ (80060c4 <_Bfree+0x40>)
 80060a0:	f000 fd68 	bl	8006b74 <__assert_func>
 80060a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80060a8:	6006      	str	r6, [r0, #0]
 80060aa:	60c6      	str	r6, [r0, #12]
 80060ac:	b13c      	cbz	r4, 80060be <_Bfree+0x3a>
 80060ae:	69eb      	ldr	r3, [r5, #28]
 80060b0:	6862      	ldr	r2, [r4, #4]
 80060b2:	68db      	ldr	r3, [r3, #12]
 80060b4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80060b8:	6021      	str	r1, [r4, #0]
 80060ba:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80060be:	bd70      	pop	{r4, r5, r6, pc}
 80060c0:	080072af 	.word	0x080072af
 80060c4:	0800732f 	.word	0x0800732f

080060c8 <__multadd>:
 80060c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060cc:	4607      	mov	r7, r0
 80060ce:	460c      	mov	r4, r1
 80060d0:	461e      	mov	r6, r3
 80060d2:	2000      	movs	r0, #0
 80060d4:	690d      	ldr	r5, [r1, #16]
 80060d6:	f101 0c14 	add.w	ip, r1, #20
 80060da:	f8dc 3000 	ldr.w	r3, [ip]
 80060de:	3001      	adds	r0, #1
 80060e0:	b299      	uxth	r1, r3
 80060e2:	fb02 6101 	mla	r1, r2, r1, r6
 80060e6:	0c1e      	lsrs	r6, r3, #16
 80060e8:	0c0b      	lsrs	r3, r1, #16
 80060ea:	fb02 3306 	mla	r3, r2, r6, r3
 80060ee:	b289      	uxth	r1, r1
 80060f0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80060f4:	4285      	cmp	r5, r0
 80060f6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80060fa:	f84c 1b04 	str.w	r1, [ip], #4
 80060fe:	dcec      	bgt.n	80060da <__multadd+0x12>
 8006100:	b30e      	cbz	r6, 8006146 <__multadd+0x7e>
 8006102:	68a3      	ldr	r3, [r4, #8]
 8006104:	42ab      	cmp	r3, r5
 8006106:	dc19      	bgt.n	800613c <__multadd+0x74>
 8006108:	6861      	ldr	r1, [r4, #4]
 800610a:	4638      	mov	r0, r7
 800610c:	3101      	adds	r1, #1
 800610e:	f7ff ff79 	bl	8006004 <_Balloc>
 8006112:	4680      	mov	r8, r0
 8006114:	b928      	cbnz	r0, 8006122 <__multadd+0x5a>
 8006116:	4602      	mov	r2, r0
 8006118:	21ba      	movs	r1, #186	@ 0xba
 800611a:	4b0c      	ldr	r3, [pc, #48]	@ (800614c <__multadd+0x84>)
 800611c:	480c      	ldr	r0, [pc, #48]	@ (8006150 <__multadd+0x88>)
 800611e:	f000 fd29 	bl	8006b74 <__assert_func>
 8006122:	6922      	ldr	r2, [r4, #16]
 8006124:	f104 010c 	add.w	r1, r4, #12
 8006128:	3202      	adds	r2, #2
 800612a:	0092      	lsls	r2, r2, #2
 800612c:	300c      	adds	r0, #12
 800612e:	f000 fd13 	bl	8006b58 <memcpy>
 8006132:	4621      	mov	r1, r4
 8006134:	4638      	mov	r0, r7
 8006136:	f7ff ffa5 	bl	8006084 <_Bfree>
 800613a:	4644      	mov	r4, r8
 800613c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006140:	3501      	adds	r5, #1
 8006142:	615e      	str	r6, [r3, #20]
 8006144:	6125      	str	r5, [r4, #16]
 8006146:	4620      	mov	r0, r4
 8006148:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800614c:	0800731e 	.word	0x0800731e
 8006150:	0800732f 	.word	0x0800732f

08006154 <__hi0bits>:
 8006154:	4603      	mov	r3, r0
 8006156:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800615a:	bf3a      	itte	cc
 800615c:	0403      	lslcc	r3, r0, #16
 800615e:	2010      	movcc	r0, #16
 8006160:	2000      	movcs	r0, #0
 8006162:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006166:	bf3c      	itt	cc
 8006168:	021b      	lslcc	r3, r3, #8
 800616a:	3008      	addcc	r0, #8
 800616c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006170:	bf3c      	itt	cc
 8006172:	011b      	lslcc	r3, r3, #4
 8006174:	3004      	addcc	r0, #4
 8006176:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800617a:	bf3c      	itt	cc
 800617c:	009b      	lslcc	r3, r3, #2
 800617e:	3002      	addcc	r0, #2
 8006180:	2b00      	cmp	r3, #0
 8006182:	db05      	blt.n	8006190 <__hi0bits+0x3c>
 8006184:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006188:	f100 0001 	add.w	r0, r0, #1
 800618c:	bf08      	it	eq
 800618e:	2020      	moveq	r0, #32
 8006190:	4770      	bx	lr

08006192 <__lo0bits>:
 8006192:	6803      	ldr	r3, [r0, #0]
 8006194:	4602      	mov	r2, r0
 8006196:	f013 0007 	ands.w	r0, r3, #7
 800619a:	d00b      	beq.n	80061b4 <__lo0bits+0x22>
 800619c:	07d9      	lsls	r1, r3, #31
 800619e:	d421      	bmi.n	80061e4 <__lo0bits+0x52>
 80061a0:	0798      	lsls	r0, r3, #30
 80061a2:	bf49      	itett	mi
 80061a4:	085b      	lsrmi	r3, r3, #1
 80061a6:	089b      	lsrpl	r3, r3, #2
 80061a8:	2001      	movmi	r0, #1
 80061aa:	6013      	strmi	r3, [r2, #0]
 80061ac:	bf5c      	itt	pl
 80061ae:	2002      	movpl	r0, #2
 80061b0:	6013      	strpl	r3, [r2, #0]
 80061b2:	4770      	bx	lr
 80061b4:	b299      	uxth	r1, r3
 80061b6:	b909      	cbnz	r1, 80061bc <__lo0bits+0x2a>
 80061b8:	2010      	movs	r0, #16
 80061ba:	0c1b      	lsrs	r3, r3, #16
 80061bc:	b2d9      	uxtb	r1, r3
 80061be:	b909      	cbnz	r1, 80061c4 <__lo0bits+0x32>
 80061c0:	3008      	adds	r0, #8
 80061c2:	0a1b      	lsrs	r3, r3, #8
 80061c4:	0719      	lsls	r1, r3, #28
 80061c6:	bf04      	itt	eq
 80061c8:	091b      	lsreq	r3, r3, #4
 80061ca:	3004      	addeq	r0, #4
 80061cc:	0799      	lsls	r1, r3, #30
 80061ce:	bf04      	itt	eq
 80061d0:	089b      	lsreq	r3, r3, #2
 80061d2:	3002      	addeq	r0, #2
 80061d4:	07d9      	lsls	r1, r3, #31
 80061d6:	d403      	bmi.n	80061e0 <__lo0bits+0x4e>
 80061d8:	085b      	lsrs	r3, r3, #1
 80061da:	f100 0001 	add.w	r0, r0, #1
 80061de:	d003      	beq.n	80061e8 <__lo0bits+0x56>
 80061e0:	6013      	str	r3, [r2, #0]
 80061e2:	4770      	bx	lr
 80061e4:	2000      	movs	r0, #0
 80061e6:	4770      	bx	lr
 80061e8:	2020      	movs	r0, #32
 80061ea:	4770      	bx	lr

080061ec <__i2b>:
 80061ec:	b510      	push	{r4, lr}
 80061ee:	460c      	mov	r4, r1
 80061f0:	2101      	movs	r1, #1
 80061f2:	f7ff ff07 	bl	8006004 <_Balloc>
 80061f6:	4602      	mov	r2, r0
 80061f8:	b928      	cbnz	r0, 8006206 <__i2b+0x1a>
 80061fa:	f240 1145 	movw	r1, #325	@ 0x145
 80061fe:	4b04      	ldr	r3, [pc, #16]	@ (8006210 <__i2b+0x24>)
 8006200:	4804      	ldr	r0, [pc, #16]	@ (8006214 <__i2b+0x28>)
 8006202:	f000 fcb7 	bl	8006b74 <__assert_func>
 8006206:	2301      	movs	r3, #1
 8006208:	6144      	str	r4, [r0, #20]
 800620a:	6103      	str	r3, [r0, #16]
 800620c:	bd10      	pop	{r4, pc}
 800620e:	bf00      	nop
 8006210:	0800731e 	.word	0x0800731e
 8006214:	0800732f 	.word	0x0800732f

08006218 <__multiply>:
 8006218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800621c:	4614      	mov	r4, r2
 800621e:	690a      	ldr	r2, [r1, #16]
 8006220:	6923      	ldr	r3, [r4, #16]
 8006222:	460f      	mov	r7, r1
 8006224:	429a      	cmp	r2, r3
 8006226:	bfa2      	ittt	ge
 8006228:	4623      	movge	r3, r4
 800622a:	460c      	movge	r4, r1
 800622c:	461f      	movge	r7, r3
 800622e:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006232:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8006236:	68a3      	ldr	r3, [r4, #8]
 8006238:	6861      	ldr	r1, [r4, #4]
 800623a:	eb0a 0609 	add.w	r6, sl, r9
 800623e:	42b3      	cmp	r3, r6
 8006240:	b085      	sub	sp, #20
 8006242:	bfb8      	it	lt
 8006244:	3101      	addlt	r1, #1
 8006246:	f7ff fedd 	bl	8006004 <_Balloc>
 800624a:	b930      	cbnz	r0, 800625a <__multiply+0x42>
 800624c:	4602      	mov	r2, r0
 800624e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006252:	4b43      	ldr	r3, [pc, #268]	@ (8006360 <__multiply+0x148>)
 8006254:	4843      	ldr	r0, [pc, #268]	@ (8006364 <__multiply+0x14c>)
 8006256:	f000 fc8d 	bl	8006b74 <__assert_func>
 800625a:	f100 0514 	add.w	r5, r0, #20
 800625e:	462b      	mov	r3, r5
 8006260:	2200      	movs	r2, #0
 8006262:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006266:	4543      	cmp	r3, r8
 8006268:	d321      	bcc.n	80062ae <__multiply+0x96>
 800626a:	f107 0114 	add.w	r1, r7, #20
 800626e:	f104 0214 	add.w	r2, r4, #20
 8006272:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8006276:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800627a:	9302      	str	r3, [sp, #8]
 800627c:	1b13      	subs	r3, r2, r4
 800627e:	3b15      	subs	r3, #21
 8006280:	f023 0303 	bic.w	r3, r3, #3
 8006284:	3304      	adds	r3, #4
 8006286:	f104 0715 	add.w	r7, r4, #21
 800628a:	42ba      	cmp	r2, r7
 800628c:	bf38      	it	cc
 800628e:	2304      	movcc	r3, #4
 8006290:	9301      	str	r3, [sp, #4]
 8006292:	9b02      	ldr	r3, [sp, #8]
 8006294:	9103      	str	r1, [sp, #12]
 8006296:	428b      	cmp	r3, r1
 8006298:	d80c      	bhi.n	80062b4 <__multiply+0x9c>
 800629a:	2e00      	cmp	r6, #0
 800629c:	dd03      	ble.n	80062a6 <__multiply+0x8e>
 800629e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d05a      	beq.n	800635c <__multiply+0x144>
 80062a6:	6106      	str	r6, [r0, #16]
 80062a8:	b005      	add	sp, #20
 80062aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062ae:	f843 2b04 	str.w	r2, [r3], #4
 80062b2:	e7d8      	b.n	8006266 <__multiply+0x4e>
 80062b4:	f8b1 a000 	ldrh.w	sl, [r1]
 80062b8:	f1ba 0f00 	cmp.w	sl, #0
 80062bc:	d023      	beq.n	8006306 <__multiply+0xee>
 80062be:	46a9      	mov	r9, r5
 80062c0:	f04f 0c00 	mov.w	ip, #0
 80062c4:	f104 0e14 	add.w	lr, r4, #20
 80062c8:	f85e 7b04 	ldr.w	r7, [lr], #4
 80062cc:	f8d9 3000 	ldr.w	r3, [r9]
 80062d0:	fa1f fb87 	uxth.w	fp, r7
 80062d4:	b29b      	uxth	r3, r3
 80062d6:	fb0a 330b 	mla	r3, sl, fp, r3
 80062da:	4463      	add	r3, ip
 80062dc:	f8d9 c000 	ldr.w	ip, [r9]
 80062e0:	0c3f      	lsrs	r7, r7, #16
 80062e2:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80062e6:	fb0a c707 	mla	r7, sl, r7, ip
 80062ea:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80062ee:	b29b      	uxth	r3, r3
 80062f0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80062f4:	4572      	cmp	r2, lr
 80062f6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80062fa:	f849 3b04 	str.w	r3, [r9], #4
 80062fe:	d8e3      	bhi.n	80062c8 <__multiply+0xb0>
 8006300:	9b01      	ldr	r3, [sp, #4]
 8006302:	f845 c003 	str.w	ip, [r5, r3]
 8006306:	9b03      	ldr	r3, [sp, #12]
 8006308:	3104      	adds	r1, #4
 800630a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800630e:	f1b9 0f00 	cmp.w	r9, #0
 8006312:	d021      	beq.n	8006358 <__multiply+0x140>
 8006314:	46ae      	mov	lr, r5
 8006316:	f04f 0a00 	mov.w	sl, #0
 800631a:	682b      	ldr	r3, [r5, #0]
 800631c:	f104 0c14 	add.w	ip, r4, #20
 8006320:	f8bc b000 	ldrh.w	fp, [ip]
 8006324:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006328:	b29b      	uxth	r3, r3
 800632a:	fb09 770b 	mla	r7, r9, fp, r7
 800632e:	4457      	add	r7, sl
 8006330:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006334:	f84e 3b04 	str.w	r3, [lr], #4
 8006338:	f85c 3b04 	ldr.w	r3, [ip], #4
 800633c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006340:	f8be 3000 	ldrh.w	r3, [lr]
 8006344:	4562      	cmp	r2, ip
 8006346:	fb09 330a 	mla	r3, r9, sl, r3
 800634a:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800634e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006352:	d8e5      	bhi.n	8006320 <__multiply+0x108>
 8006354:	9f01      	ldr	r7, [sp, #4]
 8006356:	51eb      	str	r3, [r5, r7]
 8006358:	3504      	adds	r5, #4
 800635a:	e79a      	b.n	8006292 <__multiply+0x7a>
 800635c:	3e01      	subs	r6, #1
 800635e:	e79c      	b.n	800629a <__multiply+0x82>
 8006360:	0800731e 	.word	0x0800731e
 8006364:	0800732f 	.word	0x0800732f

08006368 <__pow5mult>:
 8006368:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800636c:	4615      	mov	r5, r2
 800636e:	f012 0203 	ands.w	r2, r2, #3
 8006372:	4607      	mov	r7, r0
 8006374:	460e      	mov	r6, r1
 8006376:	d007      	beq.n	8006388 <__pow5mult+0x20>
 8006378:	4c25      	ldr	r4, [pc, #148]	@ (8006410 <__pow5mult+0xa8>)
 800637a:	3a01      	subs	r2, #1
 800637c:	2300      	movs	r3, #0
 800637e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006382:	f7ff fea1 	bl	80060c8 <__multadd>
 8006386:	4606      	mov	r6, r0
 8006388:	10ad      	asrs	r5, r5, #2
 800638a:	d03d      	beq.n	8006408 <__pow5mult+0xa0>
 800638c:	69fc      	ldr	r4, [r7, #28]
 800638e:	b97c      	cbnz	r4, 80063b0 <__pow5mult+0x48>
 8006390:	2010      	movs	r0, #16
 8006392:	f7ff fd81 	bl	8005e98 <malloc>
 8006396:	4602      	mov	r2, r0
 8006398:	61f8      	str	r0, [r7, #28]
 800639a:	b928      	cbnz	r0, 80063a8 <__pow5mult+0x40>
 800639c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80063a0:	4b1c      	ldr	r3, [pc, #112]	@ (8006414 <__pow5mult+0xac>)
 80063a2:	481d      	ldr	r0, [pc, #116]	@ (8006418 <__pow5mult+0xb0>)
 80063a4:	f000 fbe6 	bl	8006b74 <__assert_func>
 80063a8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80063ac:	6004      	str	r4, [r0, #0]
 80063ae:	60c4      	str	r4, [r0, #12]
 80063b0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80063b4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80063b8:	b94c      	cbnz	r4, 80063ce <__pow5mult+0x66>
 80063ba:	f240 2171 	movw	r1, #625	@ 0x271
 80063be:	4638      	mov	r0, r7
 80063c0:	f7ff ff14 	bl	80061ec <__i2b>
 80063c4:	2300      	movs	r3, #0
 80063c6:	4604      	mov	r4, r0
 80063c8:	f8c8 0008 	str.w	r0, [r8, #8]
 80063cc:	6003      	str	r3, [r0, #0]
 80063ce:	f04f 0900 	mov.w	r9, #0
 80063d2:	07eb      	lsls	r3, r5, #31
 80063d4:	d50a      	bpl.n	80063ec <__pow5mult+0x84>
 80063d6:	4631      	mov	r1, r6
 80063d8:	4622      	mov	r2, r4
 80063da:	4638      	mov	r0, r7
 80063dc:	f7ff ff1c 	bl	8006218 <__multiply>
 80063e0:	4680      	mov	r8, r0
 80063e2:	4631      	mov	r1, r6
 80063e4:	4638      	mov	r0, r7
 80063e6:	f7ff fe4d 	bl	8006084 <_Bfree>
 80063ea:	4646      	mov	r6, r8
 80063ec:	106d      	asrs	r5, r5, #1
 80063ee:	d00b      	beq.n	8006408 <__pow5mult+0xa0>
 80063f0:	6820      	ldr	r0, [r4, #0]
 80063f2:	b938      	cbnz	r0, 8006404 <__pow5mult+0x9c>
 80063f4:	4622      	mov	r2, r4
 80063f6:	4621      	mov	r1, r4
 80063f8:	4638      	mov	r0, r7
 80063fa:	f7ff ff0d 	bl	8006218 <__multiply>
 80063fe:	6020      	str	r0, [r4, #0]
 8006400:	f8c0 9000 	str.w	r9, [r0]
 8006404:	4604      	mov	r4, r0
 8006406:	e7e4      	b.n	80063d2 <__pow5mult+0x6a>
 8006408:	4630      	mov	r0, r6
 800640a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800640e:	bf00      	nop
 8006410:	08007388 	.word	0x08007388
 8006414:	080072af 	.word	0x080072af
 8006418:	0800732f 	.word	0x0800732f

0800641c <__lshift>:
 800641c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006420:	460c      	mov	r4, r1
 8006422:	4607      	mov	r7, r0
 8006424:	4691      	mov	r9, r2
 8006426:	6923      	ldr	r3, [r4, #16]
 8006428:	6849      	ldr	r1, [r1, #4]
 800642a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800642e:	68a3      	ldr	r3, [r4, #8]
 8006430:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006434:	f108 0601 	add.w	r6, r8, #1
 8006438:	42b3      	cmp	r3, r6
 800643a:	db0b      	blt.n	8006454 <__lshift+0x38>
 800643c:	4638      	mov	r0, r7
 800643e:	f7ff fde1 	bl	8006004 <_Balloc>
 8006442:	4605      	mov	r5, r0
 8006444:	b948      	cbnz	r0, 800645a <__lshift+0x3e>
 8006446:	4602      	mov	r2, r0
 8006448:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800644c:	4b27      	ldr	r3, [pc, #156]	@ (80064ec <__lshift+0xd0>)
 800644e:	4828      	ldr	r0, [pc, #160]	@ (80064f0 <__lshift+0xd4>)
 8006450:	f000 fb90 	bl	8006b74 <__assert_func>
 8006454:	3101      	adds	r1, #1
 8006456:	005b      	lsls	r3, r3, #1
 8006458:	e7ee      	b.n	8006438 <__lshift+0x1c>
 800645a:	2300      	movs	r3, #0
 800645c:	f100 0114 	add.w	r1, r0, #20
 8006460:	f100 0210 	add.w	r2, r0, #16
 8006464:	4618      	mov	r0, r3
 8006466:	4553      	cmp	r3, sl
 8006468:	db33      	blt.n	80064d2 <__lshift+0xb6>
 800646a:	6920      	ldr	r0, [r4, #16]
 800646c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006470:	f104 0314 	add.w	r3, r4, #20
 8006474:	f019 091f 	ands.w	r9, r9, #31
 8006478:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800647c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006480:	d02b      	beq.n	80064da <__lshift+0xbe>
 8006482:	468a      	mov	sl, r1
 8006484:	2200      	movs	r2, #0
 8006486:	f1c9 0e20 	rsb	lr, r9, #32
 800648a:	6818      	ldr	r0, [r3, #0]
 800648c:	fa00 f009 	lsl.w	r0, r0, r9
 8006490:	4310      	orrs	r0, r2
 8006492:	f84a 0b04 	str.w	r0, [sl], #4
 8006496:	f853 2b04 	ldr.w	r2, [r3], #4
 800649a:	459c      	cmp	ip, r3
 800649c:	fa22 f20e 	lsr.w	r2, r2, lr
 80064a0:	d8f3      	bhi.n	800648a <__lshift+0x6e>
 80064a2:	ebac 0304 	sub.w	r3, ip, r4
 80064a6:	3b15      	subs	r3, #21
 80064a8:	f023 0303 	bic.w	r3, r3, #3
 80064ac:	3304      	adds	r3, #4
 80064ae:	f104 0015 	add.w	r0, r4, #21
 80064b2:	4584      	cmp	ip, r0
 80064b4:	bf38      	it	cc
 80064b6:	2304      	movcc	r3, #4
 80064b8:	50ca      	str	r2, [r1, r3]
 80064ba:	b10a      	cbz	r2, 80064c0 <__lshift+0xa4>
 80064bc:	f108 0602 	add.w	r6, r8, #2
 80064c0:	3e01      	subs	r6, #1
 80064c2:	4638      	mov	r0, r7
 80064c4:	4621      	mov	r1, r4
 80064c6:	612e      	str	r6, [r5, #16]
 80064c8:	f7ff fddc 	bl	8006084 <_Bfree>
 80064cc:	4628      	mov	r0, r5
 80064ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064d2:	f842 0f04 	str.w	r0, [r2, #4]!
 80064d6:	3301      	adds	r3, #1
 80064d8:	e7c5      	b.n	8006466 <__lshift+0x4a>
 80064da:	3904      	subs	r1, #4
 80064dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80064e0:	459c      	cmp	ip, r3
 80064e2:	f841 2f04 	str.w	r2, [r1, #4]!
 80064e6:	d8f9      	bhi.n	80064dc <__lshift+0xc0>
 80064e8:	e7ea      	b.n	80064c0 <__lshift+0xa4>
 80064ea:	bf00      	nop
 80064ec:	0800731e 	.word	0x0800731e
 80064f0:	0800732f 	.word	0x0800732f

080064f4 <__mcmp>:
 80064f4:	4603      	mov	r3, r0
 80064f6:	690a      	ldr	r2, [r1, #16]
 80064f8:	6900      	ldr	r0, [r0, #16]
 80064fa:	b530      	push	{r4, r5, lr}
 80064fc:	1a80      	subs	r0, r0, r2
 80064fe:	d10e      	bne.n	800651e <__mcmp+0x2a>
 8006500:	3314      	adds	r3, #20
 8006502:	3114      	adds	r1, #20
 8006504:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006508:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800650c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006510:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006514:	4295      	cmp	r5, r2
 8006516:	d003      	beq.n	8006520 <__mcmp+0x2c>
 8006518:	d205      	bcs.n	8006526 <__mcmp+0x32>
 800651a:	f04f 30ff 	mov.w	r0, #4294967295
 800651e:	bd30      	pop	{r4, r5, pc}
 8006520:	42a3      	cmp	r3, r4
 8006522:	d3f3      	bcc.n	800650c <__mcmp+0x18>
 8006524:	e7fb      	b.n	800651e <__mcmp+0x2a>
 8006526:	2001      	movs	r0, #1
 8006528:	e7f9      	b.n	800651e <__mcmp+0x2a>
	...

0800652c <__mdiff>:
 800652c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006530:	4689      	mov	r9, r1
 8006532:	4606      	mov	r6, r0
 8006534:	4611      	mov	r1, r2
 8006536:	4648      	mov	r0, r9
 8006538:	4614      	mov	r4, r2
 800653a:	f7ff ffdb 	bl	80064f4 <__mcmp>
 800653e:	1e05      	subs	r5, r0, #0
 8006540:	d112      	bne.n	8006568 <__mdiff+0x3c>
 8006542:	4629      	mov	r1, r5
 8006544:	4630      	mov	r0, r6
 8006546:	f7ff fd5d 	bl	8006004 <_Balloc>
 800654a:	4602      	mov	r2, r0
 800654c:	b928      	cbnz	r0, 800655a <__mdiff+0x2e>
 800654e:	f240 2137 	movw	r1, #567	@ 0x237
 8006552:	4b3e      	ldr	r3, [pc, #248]	@ (800664c <__mdiff+0x120>)
 8006554:	483e      	ldr	r0, [pc, #248]	@ (8006650 <__mdiff+0x124>)
 8006556:	f000 fb0d 	bl	8006b74 <__assert_func>
 800655a:	2301      	movs	r3, #1
 800655c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006560:	4610      	mov	r0, r2
 8006562:	b003      	add	sp, #12
 8006564:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006568:	bfbc      	itt	lt
 800656a:	464b      	movlt	r3, r9
 800656c:	46a1      	movlt	r9, r4
 800656e:	4630      	mov	r0, r6
 8006570:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006574:	bfba      	itte	lt
 8006576:	461c      	movlt	r4, r3
 8006578:	2501      	movlt	r5, #1
 800657a:	2500      	movge	r5, #0
 800657c:	f7ff fd42 	bl	8006004 <_Balloc>
 8006580:	4602      	mov	r2, r0
 8006582:	b918      	cbnz	r0, 800658c <__mdiff+0x60>
 8006584:	f240 2145 	movw	r1, #581	@ 0x245
 8006588:	4b30      	ldr	r3, [pc, #192]	@ (800664c <__mdiff+0x120>)
 800658a:	e7e3      	b.n	8006554 <__mdiff+0x28>
 800658c:	f100 0b14 	add.w	fp, r0, #20
 8006590:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006594:	f109 0310 	add.w	r3, r9, #16
 8006598:	60c5      	str	r5, [r0, #12]
 800659a:	f04f 0c00 	mov.w	ip, #0
 800659e:	f109 0514 	add.w	r5, r9, #20
 80065a2:	46d9      	mov	r9, fp
 80065a4:	6926      	ldr	r6, [r4, #16]
 80065a6:	f104 0e14 	add.w	lr, r4, #20
 80065aa:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80065ae:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80065b2:	9301      	str	r3, [sp, #4]
 80065b4:	9b01      	ldr	r3, [sp, #4]
 80065b6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80065ba:	f853 af04 	ldr.w	sl, [r3, #4]!
 80065be:	b281      	uxth	r1, r0
 80065c0:	9301      	str	r3, [sp, #4]
 80065c2:	fa1f f38a 	uxth.w	r3, sl
 80065c6:	1a5b      	subs	r3, r3, r1
 80065c8:	0c00      	lsrs	r0, r0, #16
 80065ca:	4463      	add	r3, ip
 80065cc:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80065d0:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80065d4:	b29b      	uxth	r3, r3
 80065d6:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80065da:	4576      	cmp	r6, lr
 80065dc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80065e0:	f849 3b04 	str.w	r3, [r9], #4
 80065e4:	d8e6      	bhi.n	80065b4 <__mdiff+0x88>
 80065e6:	1b33      	subs	r3, r6, r4
 80065e8:	3b15      	subs	r3, #21
 80065ea:	f023 0303 	bic.w	r3, r3, #3
 80065ee:	3415      	adds	r4, #21
 80065f0:	3304      	adds	r3, #4
 80065f2:	42a6      	cmp	r6, r4
 80065f4:	bf38      	it	cc
 80065f6:	2304      	movcc	r3, #4
 80065f8:	441d      	add	r5, r3
 80065fa:	445b      	add	r3, fp
 80065fc:	461e      	mov	r6, r3
 80065fe:	462c      	mov	r4, r5
 8006600:	4544      	cmp	r4, r8
 8006602:	d30e      	bcc.n	8006622 <__mdiff+0xf6>
 8006604:	f108 0103 	add.w	r1, r8, #3
 8006608:	1b49      	subs	r1, r1, r5
 800660a:	f021 0103 	bic.w	r1, r1, #3
 800660e:	3d03      	subs	r5, #3
 8006610:	45a8      	cmp	r8, r5
 8006612:	bf38      	it	cc
 8006614:	2100      	movcc	r1, #0
 8006616:	440b      	add	r3, r1
 8006618:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800661c:	b199      	cbz	r1, 8006646 <__mdiff+0x11a>
 800661e:	6117      	str	r7, [r2, #16]
 8006620:	e79e      	b.n	8006560 <__mdiff+0x34>
 8006622:	46e6      	mov	lr, ip
 8006624:	f854 1b04 	ldr.w	r1, [r4], #4
 8006628:	fa1f fc81 	uxth.w	ip, r1
 800662c:	44f4      	add	ip, lr
 800662e:	0c08      	lsrs	r0, r1, #16
 8006630:	4471      	add	r1, lr
 8006632:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006636:	b289      	uxth	r1, r1
 8006638:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800663c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006640:	f846 1b04 	str.w	r1, [r6], #4
 8006644:	e7dc      	b.n	8006600 <__mdiff+0xd4>
 8006646:	3f01      	subs	r7, #1
 8006648:	e7e6      	b.n	8006618 <__mdiff+0xec>
 800664a:	bf00      	nop
 800664c:	0800731e 	.word	0x0800731e
 8006650:	0800732f 	.word	0x0800732f

08006654 <__d2b>:
 8006654:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8006658:	2101      	movs	r1, #1
 800665a:	4690      	mov	r8, r2
 800665c:	4699      	mov	r9, r3
 800665e:	9e08      	ldr	r6, [sp, #32]
 8006660:	f7ff fcd0 	bl	8006004 <_Balloc>
 8006664:	4604      	mov	r4, r0
 8006666:	b930      	cbnz	r0, 8006676 <__d2b+0x22>
 8006668:	4602      	mov	r2, r0
 800666a:	f240 310f 	movw	r1, #783	@ 0x30f
 800666e:	4b23      	ldr	r3, [pc, #140]	@ (80066fc <__d2b+0xa8>)
 8006670:	4823      	ldr	r0, [pc, #140]	@ (8006700 <__d2b+0xac>)
 8006672:	f000 fa7f 	bl	8006b74 <__assert_func>
 8006676:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800667a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800667e:	b10d      	cbz	r5, 8006684 <__d2b+0x30>
 8006680:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006684:	9301      	str	r3, [sp, #4]
 8006686:	f1b8 0300 	subs.w	r3, r8, #0
 800668a:	d024      	beq.n	80066d6 <__d2b+0x82>
 800668c:	4668      	mov	r0, sp
 800668e:	9300      	str	r3, [sp, #0]
 8006690:	f7ff fd7f 	bl	8006192 <__lo0bits>
 8006694:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006698:	b1d8      	cbz	r0, 80066d2 <__d2b+0x7e>
 800669a:	f1c0 0320 	rsb	r3, r0, #32
 800669e:	fa02 f303 	lsl.w	r3, r2, r3
 80066a2:	430b      	orrs	r3, r1
 80066a4:	40c2      	lsrs	r2, r0
 80066a6:	6163      	str	r3, [r4, #20]
 80066a8:	9201      	str	r2, [sp, #4]
 80066aa:	9b01      	ldr	r3, [sp, #4]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	bf0c      	ite	eq
 80066b0:	2201      	moveq	r2, #1
 80066b2:	2202      	movne	r2, #2
 80066b4:	61a3      	str	r3, [r4, #24]
 80066b6:	6122      	str	r2, [r4, #16]
 80066b8:	b1ad      	cbz	r5, 80066e6 <__d2b+0x92>
 80066ba:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80066be:	4405      	add	r5, r0
 80066c0:	6035      	str	r5, [r6, #0]
 80066c2:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80066c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066c8:	6018      	str	r0, [r3, #0]
 80066ca:	4620      	mov	r0, r4
 80066cc:	b002      	add	sp, #8
 80066ce:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80066d2:	6161      	str	r1, [r4, #20]
 80066d4:	e7e9      	b.n	80066aa <__d2b+0x56>
 80066d6:	a801      	add	r0, sp, #4
 80066d8:	f7ff fd5b 	bl	8006192 <__lo0bits>
 80066dc:	9b01      	ldr	r3, [sp, #4]
 80066de:	2201      	movs	r2, #1
 80066e0:	6163      	str	r3, [r4, #20]
 80066e2:	3020      	adds	r0, #32
 80066e4:	e7e7      	b.n	80066b6 <__d2b+0x62>
 80066e6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80066ea:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80066ee:	6030      	str	r0, [r6, #0]
 80066f0:	6918      	ldr	r0, [r3, #16]
 80066f2:	f7ff fd2f 	bl	8006154 <__hi0bits>
 80066f6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80066fa:	e7e4      	b.n	80066c6 <__d2b+0x72>
 80066fc:	0800731e 	.word	0x0800731e
 8006700:	0800732f 	.word	0x0800732f

08006704 <__ssputs_r>:
 8006704:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006708:	461f      	mov	r7, r3
 800670a:	688e      	ldr	r6, [r1, #8]
 800670c:	4682      	mov	sl, r0
 800670e:	42be      	cmp	r6, r7
 8006710:	460c      	mov	r4, r1
 8006712:	4690      	mov	r8, r2
 8006714:	680b      	ldr	r3, [r1, #0]
 8006716:	d82d      	bhi.n	8006774 <__ssputs_r+0x70>
 8006718:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800671c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006720:	d026      	beq.n	8006770 <__ssputs_r+0x6c>
 8006722:	6965      	ldr	r5, [r4, #20]
 8006724:	6909      	ldr	r1, [r1, #16]
 8006726:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800672a:	eba3 0901 	sub.w	r9, r3, r1
 800672e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006732:	1c7b      	adds	r3, r7, #1
 8006734:	444b      	add	r3, r9
 8006736:	106d      	asrs	r5, r5, #1
 8006738:	429d      	cmp	r5, r3
 800673a:	bf38      	it	cc
 800673c:	461d      	movcc	r5, r3
 800673e:	0553      	lsls	r3, r2, #21
 8006740:	d527      	bpl.n	8006792 <__ssputs_r+0x8e>
 8006742:	4629      	mov	r1, r5
 8006744:	f7ff fbd2 	bl	8005eec <_malloc_r>
 8006748:	4606      	mov	r6, r0
 800674a:	b360      	cbz	r0, 80067a6 <__ssputs_r+0xa2>
 800674c:	464a      	mov	r2, r9
 800674e:	6921      	ldr	r1, [r4, #16]
 8006750:	f000 fa02 	bl	8006b58 <memcpy>
 8006754:	89a3      	ldrh	r3, [r4, #12]
 8006756:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800675a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800675e:	81a3      	strh	r3, [r4, #12]
 8006760:	6126      	str	r6, [r4, #16]
 8006762:	444e      	add	r6, r9
 8006764:	6026      	str	r6, [r4, #0]
 8006766:	463e      	mov	r6, r7
 8006768:	6165      	str	r5, [r4, #20]
 800676a:	eba5 0509 	sub.w	r5, r5, r9
 800676e:	60a5      	str	r5, [r4, #8]
 8006770:	42be      	cmp	r6, r7
 8006772:	d900      	bls.n	8006776 <__ssputs_r+0x72>
 8006774:	463e      	mov	r6, r7
 8006776:	4632      	mov	r2, r6
 8006778:	4641      	mov	r1, r8
 800677a:	6820      	ldr	r0, [r4, #0]
 800677c:	f000 f9c2 	bl	8006b04 <memmove>
 8006780:	2000      	movs	r0, #0
 8006782:	68a3      	ldr	r3, [r4, #8]
 8006784:	1b9b      	subs	r3, r3, r6
 8006786:	60a3      	str	r3, [r4, #8]
 8006788:	6823      	ldr	r3, [r4, #0]
 800678a:	4433      	add	r3, r6
 800678c:	6023      	str	r3, [r4, #0]
 800678e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006792:	462a      	mov	r2, r5
 8006794:	f000 fa32 	bl	8006bfc <_realloc_r>
 8006798:	4606      	mov	r6, r0
 800679a:	2800      	cmp	r0, #0
 800679c:	d1e0      	bne.n	8006760 <__ssputs_r+0x5c>
 800679e:	4650      	mov	r0, sl
 80067a0:	6921      	ldr	r1, [r4, #16]
 80067a2:	f7ff fb31 	bl	8005e08 <_free_r>
 80067a6:	230c      	movs	r3, #12
 80067a8:	f8ca 3000 	str.w	r3, [sl]
 80067ac:	89a3      	ldrh	r3, [r4, #12]
 80067ae:	f04f 30ff 	mov.w	r0, #4294967295
 80067b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80067b6:	81a3      	strh	r3, [r4, #12]
 80067b8:	e7e9      	b.n	800678e <__ssputs_r+0x8a>
	...

080067bc <_svfiprintf_r>:
 80067bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067c0:	4698      	mov	r8, r3
 80067c2:	898b      	ldrh	r3, [r1, #12]
 80067c4:	4607      	mov	r7, r0
 80067c6:	061b      	lsls	r3, r3, #24
 80067c8:	460d      	mov	r5, r1
 80067ca:	4614      	mov	r4, r2
 80067cc:	b09d      	sub	sp, #116	@ 0x74
 80067ce:	d510      	bpl.n	80067f2 <_svfiprintf_r+0x36>
 80067d0:	690b      	ldr	r3, [r1, #16]
 80067d2:	b973      	cbnz	r3, 80067f2 <_svfiprintf_r+0x36>
 80067d4:	2140      	movs	r1, #64	@ 0x40
 80067d6:	f7ff fb89 	bl	8005eec <_malloc_r>
 80067da:	6028      	str	r0, [r5, #0]
 80067dc:	6128      	str	r0, [r5, #16]
 80067de:	b930      	cbnz	r0, 80067ee <_svfiprintf_r+0x32>
 80067e0:	230c      	movs	r3, #12
 80067e2:	603b      	str	r3, [r7, #0]
 80067e4:	f04f 30ff 	mov.w	r0, #4294967295
 80067e8:	b01d      	add	sp, #116	@ 0x74
 80067ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067ee:	2340      	movs	r3, #64	@ 0x40
 80067f0:	616b      	str	r3, [r5, #20]
 80067f2:	2300      	movs	r3, #0
 80067f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80067f6:	2320      	movs	r3, #32
 80067f8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80067fc:	2330      	movs	r3, #48	@ 0x30
 80067fe:	f04f 0901 	mov.w	r9, #1
 8006802:	f8cd 800c 	str.w	r8, [sp, #12]
 8006806:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80069a0 <_svfiprintf_r+0x1e4>
 800680a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800680e:	4623      	mov	r3, r4
 8006810:	469a      	mov	sl, r3
 8006812:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006816:	b10a      	cbz	r2, 800681c <_svfiprintf_r+0x60>
 8006818:	2a25      	cmp	r2, #37	@ 0x25
 800681a:	d1f9      	bne.n	8006810 <_svfiprintf_r+0x54>
 800681c:	ebba 0b04 	subs.w	fp, sl, r4
 8006820:	d00b      	beq.n	800683a <_svfiprintf_r+0x7e>
 8006822:	465b      	mov	r3, fp
 8006824:	4622      	mov	r2, r4
 8006826:	4629      	mov	r1, r5
 8006828:	4638      	mov	r0, r7
 800682a:	f7ff ff6b 	bl	8006704 <__ssputs_r>
 800682e:	3001      	adds	r0, #1
 8006830:	f000 80a7 	beq.w	8006982 <_svfiprintf_r+0x1c6>
 8006834:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006836:	445a      	add	r2, fp
 8006838:	9209      	str	r2, [sp, #36]	@ 0x24
 800683a:	f89a 3000 	ldrb.w	r3, [sl]
 800683e:	2b00      	cmp	r3, #0
 8006840:	f000 809f 	beq.w	8006982 <_svfiprintf_r+0x1c6>
 8006844:	2300      	movs	r3, #0
 8006846:	f04f 32ff 	mov.w	r2, #4294967295
 800684a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800684e:	f10a 0a01 	add.w	sl, sl, #1
 8006852:	9304      	str	r3, [sp, #16]
 8006854:	9307      	str	r3, [sp, #28]
 8006856:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800685a:	931a      	str	r3, [sp, #104]	@ 0x68
 800685c:	4654      	mov	r4, sl
 800685e:	2205      	movs	r2, #5
 8006860:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006864:	484e      	ldr	r0, [pc, #312]	@ (80069a0 <_svfiprintf_r+0x1e4>)
 8006866:	f7fe fc6e 	bl	8005146 <memchr>
 800686a:	9a04      	ldr	r2, [sp, #16]
 800686c:	b9d8      	cbnz	r0, 80068a6 <_svfiprintf_r+0xea>
 800686e:	06d0      	lsls	r0, r2, #27
 8006870:	bf44      	itt	mi
 8006872:	2320      	movmi	r3, #32
 8006874:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006878:	0711      	lsls	r1, r2, #28
 800687a:	bf44      	itt	mi
 800687c:	232b      	movmi	r3, #43	@ 0x2b
 800687e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006882:	f89a 3000 	ldrb.w	r3, [sl]
 8006886:	2b2a      	cmp	r3, #42	@ 0x2a
 8006888:	d015      	beq.n	80068b6 <_svfiprintf_r+0xfa>
 800688a:	4654      	mov	r4, sl
 800688c:	2000      	movs	r0, #0
 800688e:	f04f 0c0a 	mov.w	ip, #10
 8006892:	9a07      	ldr	r2, [sp, #28]
 8006894:	4621      	mov	r1, r4
 8006896:	f811 3b01 	ldrb.w	r3, [r1], #1
 800689a:	3b30      	subs	r3, #48	@ 0x30
 800689c:	2b09      	cmp	r3, #9
 800689e:	d94b      	bls.n	8006938 <_svfiprintf_r+0x17c>
 80068a0:	b1b0      	cbz	r0, 80068d0 <_svfiprintf_r+0x114>
 80068a2:	9207      	str	r2, [sp, #28]
 80068a4:	e014      	b.n	80068d0 <_svfiprintf_r+0x114>
 80068a6:	eba0 0308 	sub.w	r3, r0, r8
 80068aa:	fa09 f303 	lsl.w	r3, r9, r3
 80068ae:	4313      	orrs	r3, r2
 80068b0:	46a2      	mov	sl, r4
 80068b2:	9304      	str	r3, [sp, #16]
 80068b4:	e7d2      	b.n	800685c <_svfiprintf_r+0xa0>
 80068b6:	9b03      	ldr	r3, [sp, #12]
 80068b8:	1d19      	adds	r1, r3, #4
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	9103      	str	r1, [sp, #12]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	bfbb      	ittet	lt
 80068c2:	425b      	neglt	r3, r3
 80068c4:	f042 0202 	orrlt.w	r2, r2, #2
 80068c8:	9307      	strge	r3, [sp, #28]
 80068ca:	9307      	strlt	r3, [sp, #28]
 80068cc:	bfb8      	it	lt
 80068ce:	9204      	strlt	r2, [sp, #16]
 80068d0:	7823      	ldrb	r3, [r4, #0]
 80068d2:	2b2e      	cmp	r3, #46	@ 0x2e
 80068d4:	d10a      	bne.n	80068ec <_svfiprintf_r+0x130>
 80068d6:	7863      	ldrb	r3, [r4, #1]
 80068d8:	2b2a      	cmp	r3, #42	@ 0x2a
 80068da:	d132      	bne.n	8006942 <_svfiprintf_r+0x186>
 80068dc:	9b03      	ldr	r3, [sp, #12]
 80068de:	3402      	adds	r4, #2
 80068e0:	1d1a      	adds	r2, r3, #4
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	9203      	str	r2, [sp, #12]
 80068e6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80068ea:	9305      	str	r3, [sp, #20]
 80068ec:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80069a4 <_svfiprintf_r+0x1e8>
 80068f0:	2203      	movs	r2, #3
 80068f2:	4650      	mov	r0, sl
 80068f4:	7821      	ldrb	r1, [r4, #0]
 80068f6:	f7fe fc26 	bl	8005146 <memchr>
 80068fa:	b138      	cbz	r0, 800690c <_svfiprintf_r+0x150>
 80068fc:	2240      	movs	r2, #64	@ 0x40
 80068fe:	9b04      	ldr	r3, [sp, #16]
 8006900:	eba0 000a 	sub.w	r0, r0, sl
 8006904:	4082      	lsls	r2, r0
 8006906:	4313      	orrs	r3, r2
 8006908:	3401      	adds	r4, #1
 800690a:	9304      	str	r3, [sp, #16]
 800690c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006910:	2206      	movs	r2, #6
 8006912:	4825      	ldr	r0, [pc, #148]	@ (80069a8 <_svfiprintf_r+0x1ec>)
 8006914:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006918:	f7fe fc15 	bl	8005146 <memchr>
 800691c:	2800      	cmp	r0, #0
 800691e:	d036      	beq.n	800698e <_svfiprintf_r+0x1d2>
 8006920:	4b22      	ldr	r3, [pc, #136]	@ (80069ac <_svfiprintf_r+0x1f0>)
 8006922:	bb1b      	cbnz	r3, 800696c <_svfiprintf_r+0x1b0>
 8006924:	9b03      	ldr	r3, [sp, #12]
 8006926:	3307      	adds	r3, #7
 8006928:	f023 0307 	bic.w	r3, r3, #7
 800692c:	3308      	adds	r3, #8
 800692e:	9303      	str	r3, [sp, #12]
 8006930:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006932:	4433      	add	r3, r6
 8006934:	9309      	str	r3, [sp, #36]	@ 0x24
 8006936:	e76a      	b.n	800680e <_svfiprintf_r+0x52>
 8006938:	460c      	mov	r4, r1
 800693a:	2001      	movs	r0, #1
 800693c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006940:	e7a8      	b.n	8006894 <_svfiprintf_r+0xd8>
 8006942:	2300      	movs	r3, #0
 8006944:	f04f 0c0a 	mov.w	ip, #10
 8006948:	4619      	mov	r1, r3
 800694a:	3401      	adds	r4, #1
 800694c:	9305      	str	r3, [sp, #20]
 800694e:	4620      	mov	r0, r4
 8006950:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006954:	3a30      	subs	r2, #48	@ 0x30
 8006956:	2a09      	cmp	r2, #9
 8006958:	d903      	bls.n	8006962 <_svfiprintf_r+0x1a6>
 800695a:	2b00      	cmp	r3, #0
 800695c:	d0c6      	beq.n	80068ec <_svfiprintf_r+0x130>
 800695e:	9105      	str	r1, [sp, #20]
 8006960:	e7c4      	b.n	80068ec <_svfiprintf_r+0x130>
 8006962:	4604      	mov	r4, r0
 8006964:	2301      	movs	r3, #1
 8006966:	fb0c 2101 	mla	r1, ip, r1, r2
 800696a:	e7f0      	b.n	800694e <_svfiprintf_r+0x192>
 800696c:	ab03      	add	r3, sp, #12
 800696e:	9300      	str	r3, [sp, #0]
 8006970:	462a      	mov	r2, r5
 8006972:	4638      	mov	r0, r7
 8006974:	4b0e      	ldr	r3, [pc, #56]	@ (80069b0 <_svfiprintf_r+0x1f4>)
 8006976:	a904      	add	r1, sp, #16
 8006978:	f7fd fe4e 	bl	8004618 <_printf_float>
 800697c:	1c42      	adds	r2, r0, #1
 800697e:	4606      	mov	r6, r0
 8006980:	d1d6      	bne.n	8006930 <_svfiprintf_r+0x174>
 8006982:	89ab      	ldrh	r3, [r5, #12]
 8006984:	065b      	lsls	r3, r3, #25
 8006986:	f53f af2d 	bmi.w	80067e4 <_svfiprintf_r+0x28>
 800698a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800698c:	e72c      	b.n	80067e8 <_svfiprintf_r+0x2c>
 800698e:	ab03      	add	r3, sp, #12
 8006990:	9300      	str	r3, [sp, #0]
 8006992:	462a      	mov	r2, r5
 8006994:	4638      	mov	r0, r7
 8006996:	4b06      	ldr	r3, [pc, #24]	@ (80069b0 <_svfiprintf_r+0x1f4>)
 8006998:	a904      	add	r1, sp, #16
 800699a:	f7fe f8db 	bl	8004b54 <_printf_i>
 800699e:	e7ed      	b.n	800697c <_svfiprintf_r+0x1c0>
 80069a0:	08007488 	.word	0x08007488
 80069a4:	0800748e 	.word	0x0800748e
 80069a8:	08007492 	.word	0x08007492
 80069ac:	08004619 	.word	0x08004619
 80069b0:	08006705 	.word	0x08006705

080069b4 <__sflush_r>:
 80069b4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80069b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069ba:	0716      	lsls	r6, r2, #28
 80069bc:	4605      	mov	r5, r0
 80069be:	460c      	mov	r4, r1
 80069c0:	d454      	bmi.n	8006a6c <__sflush_r+0xb8>
 80069c2:	684b      	ldr	r3, [r1, #4]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	dc02      	bgt.n	80069ce <__sflush_r+0x1a>
 80069c8:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	dd48      	ble.n	8006a60 <__sflush_r+0xac>
 80069ce:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80069d0:	2e00      	cmp	r6, #0
 80069d2:	d045      	beq.n	8006a60 <__sflush_r+0xac>
 80069d4:	2300      	movs	r3, #0
 80069d6:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80069da:	682f      	ldr	r7, [r5, #0]
 80069dc:	6a21      	ldr	r1, [r4, #32]
 80069de:	602b      	str	r3, [r5, #0]
 80069e0:	d030      	beq.n	8006a44 <__sflush_r+0x90>
 80069e2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80069e4:	89a3      	ldrh	r3, [r4, #12]
 80069e6:	0759      	lsls	r1, r3, #29
 80069e8:	d505      	bpl.n	80069f6 <__sflush_r+0x42>
 80069ea:	6863      	ldr	r3, [r4, #4]
 80069ec:	1ad2      	subs	r2, r2, r3
 80069ee:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80069f0:	b10b      	cbz	r3, 80069f6 <__sflush_r+0x42>
 80069f2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80069f4:	1ad2      	subs	r2, r2, r3
 80069f6:	2300      	movs	r3, #0
 80069f8:	4628      	mov	r0, r5
 80069fa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80069fc:	6a21      	ldr	r1, [r4, #32]
 80069fe:	47b0      	blx	r6
 8006a00:	1c43      	adds	r3, r0, #1
 8006a02:	89a3      	ldrh	r3, [r4, #12]
 8006a04:	d106      	bne.n	8006a14 <__sflush_r+0x60>
 8006a06:	6829      	ldr	r1, [r5, #0]
 8006a08:	291d      	cmp	r1, #29
 8006a0a:	d82b      	bhi.n	8006a64 <__sflush_r+0xb0>
 8006a0c:	4a28      	ldr	r2, [pc, #160]	@ (8006ab0 <__sflush_r+0xfc>)
 8006a0e:	410a      	asrs	r2, r1
 8006a10:	07d6      	lsls	r6, r2, #31
 8006a12:	d427      	bmi.n	8006a64 <__sflush_r+0xb0>
 8006a14:	2200      	movs	r2, #0
 8006a16:	6062      	str	r2, [r4, #4]
 8006a18:	6922      	ldr	r2, [r4, #16]
 8006a1a:	04d9      	lsls	r1, r3, #19
 8006a1c:	6022      	str	r2, [r4, #0]
 8006a1e:	d504      	bpl.n	8006a2a <__sflush_r+0x76>
 8006a20:	1c42      	adds	r2, r0, #1
 8006a22:	d101      	bne.n	8006a28 <__sflush_r+0x74>
 8006a24:	682b      	ldr	r3, [r5, #0]
 8006a26:	b903      	cbnz	r3, 8006a2a <__sflush_r+0x76>
 8006a28:	6560      	str	r0, [r4, #84]	@ 0x54
 8006a2a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006a2c:	602f      	str	r7, [r5, #0]
 8006a2e:	b1b9      	cbz	r1, 8006a60 <__sflush_r+0xac>
 8006a30:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006a34:	4299      	cmp	r1, r3
 8006a36:	d002      	beq.n	8006a3e <__sflush_r+0x8a>
 8006a38:	4628      	mov	r0, r5
 8006a3a:	f7ff f9e5 	bl	8005e08 <_free_r>
 8006a3e:	2300      	movs	r3, #0
 8006a40:	6363      	str	r3, [r4, #52]	@ 0x34
 8006a42:	e00d      	b.n	8006a60 <__sflush_r+0xac>
 8006a44:	2301      	movs	r3, #1
 8006a46:	4628      	mov	r0, r5
 8006a48:	47b0      	blx	r6
 8006a4a:	4602      	mov	r2, r0
 8006a4c:	1c50      	adds	r0, r2, #1
 8006a4e:	d1c9      	bne.n	80069e4 <__sflush_r+0x30>
 8006a50:	682b      	ldr	r3, [r5, #0]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d0c6      	beq.n	80069e4 <__sflush_r+0x30>
 8006a56:	2b1d      	cmp	r3, #29
 8006a58:	d001      	beq.n	8006a5e <__sflush_r+0xaa>
 8006a5a:	2b16      	cmp	r3, #22
 8006a5c:	d11d      	bne.n	8006a9a <__sflush_r+0xe6>
 8006a5e:	602f      	str	r7, [r5, #0]
 8006a60:	2000      	movs	r0, #0
 8006a62:	e021      	b.n	8006aa8 <__sflush_r+0xf4>
 8006a64:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a68:	b21b      	sxth	r3, r3
 8006a6a:	e01a      	b.n	8006aa2 <__sflush_r+0xee>
 8006a6c:	690f      	ldr	r7, [r1, #16]
 8006a6e:	2f00      	cmp	r7, #0
 8006a70:	d0f6      	beq.n	8006a60 <__sflush_r+0xac>
 8006a72:	0793      	lsls	r3, r2, #30
 8006a74:	bf18      	it	ne
 8006a76:	2300      	movne	r3, #0
 8006a78:	680e      	ldr	r6, [r1, #0]
 8006a7a:	bf08      	it	eq
 8006a7c:	694b      	ldreq	r3, [r1, #20]
 8006a7e:	1bf6      	subs	r6, r6, r7
 8006a80:	600f      	str	r7, [r1, #0]
 8006a82:	608b      	str	r3, [r1, #8]
 8006a84:	2e00      	cmp	r6, #0
 8006a86:	ddeb      	ble.n	8006a60 <__sflush_r+0xac>
 8006a88:	4633      	mov	r3, r6
 8006a8a:	463a      	mov	r2, r7
 8006a8c:	4628      	mov	r0, r5
 8006a8e:	6a21      	ldr	r1, [r4, #32]
 8006a90:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8006a94:	47e0      	blx	ip
 8006a96:	2800      	cmp	r0, #0
 8006a98:	dc07      	bgt.n	8006aaa <__sflush_r+0xf6>
 8006a9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006aa2:	f04f 30ff 	mov.w	r0, #4294967295
 8006aa6:	81a3      	strh	r3, [r4, #12]
 8006aa8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006aaa:	4407      	add	r7, r0
 8006aac:	1a36      	subs	r6, r6, r0
 8006aae:	e7e9      	b.n	8006a84 <__sflush_r+0xd0>
 8006ab0:	dfbffffe 	.word	0xdfbffffe

08006ab4 <_fflush_r>:
 8006ab4:	b538      	push	{r3, r4, r5, lr}
 8006ab6:	690b      	ldr	r3, [r1, #16]
 8006ab8:	4605      	mov	r5, r0
 8006aba:	460c      	mov	r4, r1
 8006abc:	b913      	cbnz	r3, 8006ac4 <_fflush_r+0x10>
 8006abe:	2500      	movs	r5, #0
 8006ac0:	4628      	mov	r0, r5
 8006ac2:	bd38      	pop	{r3, r4, r5, pc}
 8006ac4:	b118      	cbz	r0, 8006ace <_fflush_r+0x1a>
 8006ac6:	6a03      	ldr	r3, [r0, #32]
 8006ac8:	b90b      	cbnz	r3, 8006ace <_fflush_r+0x1a>
 8006aca:	f7fe f9ef 	bl	8004eac <__sinit>
 8006ace:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d0f3      	beq.n	8006abe <_fflush_r+0xa>
 8006ad6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006ad8:	07d0      	lsls	r0, r2, #31
 8006ada:	d404      	bmi.n	8006ae6 <_fflush_r+0x32>
 8006adc:	0599      	lsls	r1, r3, #22
 8006ade:	d402      	bmi.n	8006ae6 <_fflush_r+0x32>
 8006ae0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ae2:	f7fe fb2e 	bl	8005142 <__retarget_lock_acquire_recursive>
 8006ae6:	4628      	mov	r0, r5
 8006ae8:	4621      	mov	r1, r4
 8006aea:	f7ff ff63 	bl	80069b4 <__sflush_r>
 8006aee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006af0:	4605      	mov	r5, r0
 8006af2:	07da      	lsls	r2, r3, #31
 8006af4:	d4e4      	bmi.n	8006ac0 <_fflush_r+0xc>
 8006af6:	89a3      	ldrh	r3, [r4, #12]
 8006af8:	059b      	lsls	r3, r3, #22
 8006afa:	d4e1      	bmi.n	8006ac0 <_fflush_r+0xc>
 8006afc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006afe:	f7fe fb21 	bl	8005144 <__retarget_lock_release_recursive>
 8006b02:	e7dd      	b.n	8006ac0 <_fflush_r+0xc>

08006b04 <memmove>:
 8006b04:	4288      	cmp	r0, r1
 8006b06:	b510      	push	{r4, lr}
 8006b08:	eb01 0402 	add.w	r4, r1, r2
 8006b0c:	d902      	bls.n	8006b14 <memmove+0x10>
 8006b0e:	4284      	cmp	r4, r0
 8006b10:	4623      	mov	r3, r4
 8006b12:	d807      	bhi.n	8006b24 <memmove+0x20>
 8006b14:	1e43      	subs	r3, r0, #1
 8006b16:	42a1      	cmp	r1, r4
 8006b18:	d008      	beq.n	8006b2c <memmove+0x28>
 8006b1a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006b1e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006b22:	e7f8      	b.n	8006b16 <memmove+0x12>
 8006b24:	4601      	mov	r1, r0
 8006b26:	4402      	add	r2, r0
 8006b28:	428a      	cmp	r2, r1
 8006b2a:	d100      	bne.n	8006b2e <memmove+0x2a>
 8006b2c:	bd10      	pop	{r4, pc}
 8006b2e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006b32:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006b36:	e7f7      	b.n	8006b28 <memmove+0x24>

08006b38 <_sbrk_r>:
 8006b38:	b538      	push	{r3, r4, r5, lr}
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	4d05      	ldr	r5, [pc, #20]	@ (8006b54 <_sbrk_r+0x1c>)
 8006b3e:	4604      	mov	r4, r0
 8006b40:	4608      	mov	r0, r1
 8006b42:	602b      	str	r3, [r5, #0]
 8006b44:	f7fb fa2c 	bl	8001fa0 <_sbrk>
 8006b48:	1c43      	adds	r3, r0, #1
 8006b4a:	d102      	bne.n	8006b52 <_sbrk_r+0x1a>
 8006b4c:	682b      	ldr	r3, [r5, #0]
 8006b4e:	b103      	cbz	r3, 8006b52 <_sbrk_r+0x1a>
 8006b50:	6023      	str	r3, [r4, #0]
 8006b52:	bd38      	pop	{r3, r4, r5, pc}
 8006b54:	20000450 	.word	0x20000450

08006b58 <memcpy>:
 8006b58:	440a      	add	r2, r1
 8006b5a:	4291      	cmp	r1, r2
 8006b5c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006b60:	d100      	bne.n	8006b64 <memcpy+0xc>
 8006b62:	4770      	bx	lr
 8006b64:	b510      	push	{r4, lr}
 8006b66:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006b6a:	4291      	cmp	r1, r2
 8006b6c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006b70:	d1f9      	bne.n	8006b66 <memcpy+0xe>
 8006b72:	bd10      	pop	{r4, pc}

08006b74 <__assert_func>:
 8006b74:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006b76:	4614      	mov	r4, r2
 8006b78:	461a      	mov	r2, r3
 8006b7a:	4b09      	ldr	r3, [pc, #36]	@ (8006ba0 <__assert_func+0x2c>)
 8006b7c:	4605      	mov	r5, r0
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	68d8      	ldr	r0, [r3, #12]
 8006b82:	b954      	cbnz	r4, 8006b9a <__assert_func+0x26>
 8006b84:	4b07      	ldr	r3, [pc, #28]	@ (8006ba4 <__assert_func+0x30>)
 8006b86:	461c      	mov	r4, r3
 8006b88:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006b8c:	9100      	str	r1, [sp, #0]
 8006b8e:	462b      	mov	r3, r5
 8006b90:	4905      	ldr	r1, [pc, #20]	@ (8006ba8 <__assert_func+0x34>)
 8006b92:	f000 f86f 	bl	8006c74 <fiprintf>
 8006b96:	f000 f87f 	bl	8006c98 <abort>
 8006b9a:	4b04      	ldr	r3, [pc, #16]	@ (8006bac <__assert_func+0x38>)
 8006b9c:	e7f4      	b.n	8006b88 <__assert_func+0x14>
 8006b9e:	bf00      	nop
 8006ba0:	20000020 	.word	0x20000020
 8006ba4:	080074de 	.word	0x080074de
 8006ba8:	080074b0 	.word	0x080074b0
 8006bac:	080074a3 	.word	0x080074a3

08006bb0 <_calloc_r>:
 8006bb0:	b570      	push	{r4, r5, r6, lr}
 8006bb2:	fba1 5402 	umull	r5, r4, r1, r2
 8006bb6:	b93c      	cbnz	r4, 8006bc8 <_calloc_r+0x18>
 8006bb8:	4629      	mov	r1, r5
 8006bba:	f7ff f997 	bl	8005eec <_malloc_r>
 8006bbe:	4606      	mov	r6, r0
 8006bc0:	b928      	cbnz	r0, 8006bce <_calloc_r+0x1e>
 8006bc2:	2600      	movs	r6, #0
 8006bc4:	4630      	mov	r0, r6
 8006bc6:	bd70      	pop	{r4, r5, r6, pc}
 8006bc8:	220c      	movs	r2, #12
 8006bca:	6002      	str	r2, [r0, #0]
 8006bcc:	e7f9      	b.n	8006bc2 <_calloc_r+0x12>
 8006bce:	462a      	mov	r2, r5
 8006bd0:	4621      	mov	r1, r4
 8006bd2:	f7fe fa38 	bl	8005046 <memset>
 8006bd6:	e7f5      	b.n	8006bc4 <_calloc_r+0x14>

08006bd8 <__ascii_mbtowc>:
 8006bd8:	b082      	sub	sp, #8
 8006bda:	b901      	cbnz	r1, 8006bde <__ascii_mbtowc+0x6>
 8006bdc:	a901      	add	r1, sp, #4
 8006bde:	b142      	cbz	r2, 8006bf2 <__ascii_mbtowc+0x1a>
 8006be0:	b14b      	cbz	r3, 8006bf6 <__ascii_mbtowc+0x1e>
 8006be2:	7813      	ldrb	r3, [r2, #0]
 8006be4:	600b      	str	r3, [r1, #0]
 8006be6:	7812      	ldrb	r2, [r2, #0]
 8006be8:	1e10      	subs	r0, r2, #0
 8006bea:	bf18      	it	ne
 8006bec:	2001      	movne	r0, #1
 8006bee:	b002      	add	sp, #8
 8006bf0:	4770      	bx	lr
 8006bf2:	4610      	mov	r0, r2
 8006bf4:	e7fb      	b.n	8006bee <__ascii_mbtowc+0x16>
 8006bf6:	f06f 0001 	mvn.w	r0, #1
 8006bfa:	e7f8      	b.n	8006bee <__ascii_mbtowc+0x16>

08006bfc <_realloc_r>:
 8006bfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c00:	4680      	mov	r8, r0
 8006c02:	4615      	mov	r5, r2
 8006c04:	460c      	mov	r4, r1
 8006c06:	b921      	cbnz	r1, 8006c12 <_realloc_r+0x16>
 8006c08:	4611      	mov	r1, r2
 8006c0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006c0e:	f7ff b96d 	b.w	8005eec <_malloc_r>
 8006c12:	b92a      	cbnz	r2, 8006c20 <_realloc_r+0x24>
 8006c14:	f7ff f8f8 	bl	8005e08 <_free_r>
 8006c18:	2400      	movs	r4, #0
 8006c1a:	4620      	mov	r0, r4
 8006c1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c20:	f000 f841 	bl	8006ca6 <_malloc_usable_size_r>
 8006c24:	4285      	cmp	r5, r0
 8006c26:	4606      	mov	r6, r0
 8006c28:	d802      	bhi.n	8006c30 <_realloc_r+0x34>
 8006c2a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8006c2e:	d8f4      	bhi.n	8006c1a <_realloc_r+0x1e>
 8006c30:	4629      	mov	r1, r5
 8006c32:	4640      	mov	r0, r8
 8006c34:	f7ff f95a 	bl	8005eec <_malloc_r>
 8006c38:	4607      	mov	r7, r0
 8006c3a:	2800      	cmp	r0, #0
 8006c3c:	d0ec      	beq.n	8006c18 <_realloc_r+0x1c>
 8006c3e:	42b5      	cmp	r5, r6
 8006c40:	462a      	mov	r2, r5
 8006c42:	4621      	mov	r1, r4
 8006c44:	bf28      	it	cs
 8006c46:	4632      	movcs	r2, r6
 8006c48:	f7ff ff86 	bl	8006b58 <memcpy>
 8006c4c:	4621      	mov	r1, r4
 8006c4e:	4640      	mov	r0, r8
 8006c50:	f7ff f8da 	bl	8005e08 <_free_r>
 8006c54:	463c      	mov	r4, r7
 8006c56:	e7e0      	b.n	8006c1a <_realloc_r+0x1e>

08006c58 <__ascii_wctomb>:
 8006c58:	4603      	mov	r3, r0
 8006c5a:	4608      	mov	r0, r1
 8006c5c:	b141      	cbz	r1, 8006c70 <__ascii_wctomb+0x18>
 8006c5e:	2aff      	cmp	r2, #255	@ 0xff
 8006c60:	d904      	bls.n	8006c6c <__ascii_wctomb+0x14>
 8006c62:	228a      	movs	r2, #138	@ 0x8a
 8006c64:	f04f 30ff 	mov.w	r0, #4294967295
 8006c68:	601a      	str	r2, [r3, #0]
 8006c6a:	4770      	bx	lr
 8006c6c:	2001      	movs	r0, #1
 8006c6e:	700a      	strb	r2, [r1, #0]
 8006c70:	4770      	bx	lr
	...

08006c74 <fiprintf>:
 8006c74:	b40e      	push	{r1, r2, r3}
 8006c76:	b503      	push	{r0, r1, lr}
 8006c78:	4601      	mov	r1, r0
 8006c7a:	ab03      	add	r3, sp, #12
 8006c7c:	4805      	ldr	r0, [pc, #20]	@ (8006c94 <fiprintf+0x20>)
 8006c7e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c82:	6800      	ldr	r0, [r0, #0]
 8006c84:	9301      	str	r3, [sp, #4]
 8006c86:	f000 f83d 	bl	8006d04 <_vfiprintf_r>
 8006c8a:	b002      	add	sp, #8
 8006c8c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006c90:	b003      	add	sp, #12
 8006c92:	4770      	bx	lr
 8006c94:	20000020 	.word	0x20000020

08006c98 <abort>:
 8006c98:	2006      	movs	r0, #6
 8006c9a:	b508      	push	{r3, lr}
 8006c9c:	f000 fa06 	bl	80070ac <raise>
 8006ca0:	2001      	movs	r0, #1
 8006ca2:	f7fb f909 	bl	8001eb8 <_exit>

08006ca6 <_malloc_usable_size_r>:
 8006ca6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006caa:	1f18      	subs	r0, r3, #4
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	bfbc      	itt	lt
 8006cb0:	580b      	ldrlt	r3, [r1, r0]
 8006cb2:	18c0      	addlt	r0, r0, r3
 8006cb4:	4770      	bx	lr

08006cb6 <__sfputc_r>:
 8006cb6:	6893      	ldr	r3, [r2, #8]
 8006cb8:	b410      	push	{r4}
 8006cba:	3b01      	subs	r3, #1
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	6093      	str	r3, [r2, #8]
 8006cc0:	da07      	bge.n	8006cd2 <__sfputc_r+0x1c>
 8006cc2:	6994      	ldr	r4, [r2, #24]
 8006cc4:	42a3      	cmp	r3, r4
 8006cc6:	db01      	blt.n	8006ccc <__sfputc_r+0x16>
 8006cc8:	290a      	cmp	r1, #10
 8006cca:	d102      	bne.n	8006cd2 <__sfputc_r+0x1c>
 8006ccc:	bc10      	pop	{r4}
 8006cce:	f000 b931 	b.w	8006f34 <__swbuf_r>
 8006cd2:	6813      	ldr	r3, [r2, #0]
 8006cd4:	1c58      	adds	r0, r3, #1
 8006cd6:	6010      	str	r0, [r2, #0]
 8006cd8:	7019      	strb	r1, [r3, #0]
 8006cda:	4608      	mov	r0, r1
 8006cdc:	bc10      	pop	{r4}
 8006cde:	4770      	bx	lr

08006ce0 <__sfputs_r>:
 8006ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ce2:	4606      	mov	r6, r0
 8006ce4:	460f      	mov	r7, r1
 8006ce6:	4614      	mov	r4, r2
 8006ce8:	18d5      	adds	r5, r2, r3
 8006cea:	42ac      	cmp	r4, r5
 8006cec:	d101      	bne.n	8006cf2 <__sfputs_r+0x12>
 8006cee:	2000      	movs	r0, #0
 8006cf0:	e007      	b.n	8006d02 <__sfputs_r+0x22>
 8006cf2:	463a      	mov	r2, r7
 8006cf4:	4630      	mov	r0, r6
 8006cf6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006cfa:	f7ff ffdc 	bl	8006cb6 <__sfputc_r>
 8006cfe:	1c43      	adds	r3, r0, #1
 8006d00:	d1f3      	bne.n	8006cea <__sfputs_r+0xa>
 8006d02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006d04 <_vfiprintf_r>:
 8006d04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d08:	460d      	mov	r5, r1
 8006d0a:	4614      	mov	r4, r2
 8006d0c:	4698      	mov	r8, r3
 8006d0e:	4606      	mov	r6, r0
 8006d10:	b09d      	sub	sp, #116	@ 0x74
 8006d12:	b118      	cbz	r0, 8006d1c <_vfiprintf_r+0x18>
 8006d14:	6a03      	ldr	r3, [r0, #32]
 8006d16:	b90b      	cbnz	r3, 8006d1c <_vfiprintf_r+0x18>
 8006d18:	f7fe f8c8 	bl	8004eac <__sinit>
 8006d1c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006d1e:	07d9      	lsls	r1, r3, #31
 8006d20:	d405      	bmi.n	8006d2e <_vfiprintf_r+0x2a>
 8006d22:	89ab      	ldrh	r3, [r5, #12]
 8006d24:	059a      	lsls	r2, r3, #22
 8006d26:	d402      	bmi.n	8006d2e <_vfiprintf_r+0x2a>
 8006d28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006d2a:	f7fe fa0a 	bl	8005142 <__retarget_lock_acquire_recursive>
 8006d2e:	89ab      	ldrh	r3, [r5, #12]
 8006d30:	071b      	lsls	r3, r3, #28
 8006d32:	d501      	bpl.n	8006d38 <_vfiprintf_r+0x34>
 8006d34:	692b      	ldr	r3, [r5, #16]
 8006d36:	b99b      	cbnz	r3, 8006d60 <_vfiprintf_r+0x5c>
 8006d38:	4629      	mov	r1, r5
 8006d3a:	4630      	mov	r0, r6
 8006d3c:	f000 f938 	bl	8006fb0 <__swsetup_r>
 8006d40:	b170      	cbz	r0, 8006d60 <_vfiprintf_r+0x5c>
 8006d42:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006d44:	07dc      	lsls	r4, r3, #31
 8006d46:	d504      	bpl.n	8006d52 <_vfiprintf_r+0x4e>
 8006d48:	f04f 30ff 	mov.w	r0, #4294967295
 8006d4c:	b01d      	add	sp, #116	@ 0x74
 8006d4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d52:	89ab      	ldrh	r3, [r5, #12]
 8006d54:	0598      	lsls	r0, r3, #22
 8006d56:	d4f7      	bmi.n	8006d48 <_vfiprintf_r+0x44>
 8006d58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006d5a:	f7fe f9f3 	bl	8005144 <__retarget_lock_release_recursive>
 8006d5e:	e7f3      	b.n	8006d48 <_vfiprintf_r+0x44>
 8006d60:	2300      	movs	r3, #0
 8006d62:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d64:	2320      	movs	r3, #32
 8006d66:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006d6a:	2330      	movs	r3, #48	@ 0x30
 8006d6c:	f04f 0901 	mov.w	r9, #1
 8006d70:	f8cd 800c 	str.w	r8, [sp, #12]
 8006d74:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8006f20 <_vfiprintf_r+0x21c>
 8006d78:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006d7c:	4623      	mov	r3, r4
 8006d7e:	469a      	mov	sl, r3
 8006d80:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006d84:	b10a      	cbz	r2, 8006d8a <_vfiprintf_r+0x86>
 8006d86:	2a25      	cmp	r2, #37	@ 0x25
 8006d88:	d1f9      	bne.n	8006d7e <_vfiprintf_r+0x7a>
 8006d8a:	ebba 0b04 	subs.w	fp, sl, r4
 8006d8e:	d00b      	beq.n	8006da8 <_vfiprintf_r+0xa4>
 8006d90:	465b      	mov	r3, fp
 8006d92:	4622      	mov	r2, r4
 8006d94:	4629      	mov	r1, r5
 8006d96:	4630      	mov	r0, r6
 8006d98:	f7ff ffa2 	bl	8006ce0 <__sfputs_r>
 8006d9c:	3001      	adds	r0, #1
 8006d9e:	f000 80a7 	beq.w	8006ef0 <_vfiprintf_r+0x1ec>
 8006da2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006da4:	445a      	add	r2, fp
 8006da6:	9209      	str	r2, [sp, #36]	@ 0x24
 8006da8:	f89a 3000 	ldrb.w	r3, [sl]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	f000 809f 	beq.w	8006ef0 <_vfiprintf_r+0x1ec>
 8006db2:	2300      	movs	r3, #0
 8006db4:	f04f 32ff 	mov.w	r2, #4294967295
 8006db8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006dbc:	f10a 0a01 	add.w	sl, sl, #1
 8006dc0:	9304      	str	r3, [sp, #16]
 8006dc2:	9307      	str	r3, [sp, #28]
 8006dc4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006dc8:	931a      	str	r3, [sp, #104]	@ 0x68
 8006dca:	4654      	mov	r4, sl
 8006dcc:	2205      	movs	r2, #5
 8006dce:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006dd2:	4853      	ldr	r0, [pc, #332]	@ (8006f20 <_vfiprintf_r+0x21c>)
 8006dd4:	f7fe f9b7 	bl	8005146 <memchr>
 8006dd8:	9a04      	ldr	r2, [sp, #16]
 8006dda:	b9d8      	cbnz	r0, 8006e14 <_vfiprintf_r+0x110>
 8006ddc:	06d1      	lsls	r1, r2, #27
 8006dde:	bf44      	itt	mi
 8006de0:	2320      	movmi	r3, #32
 8006de2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006de6:	0713      	lsls	r3, r2, #28
 8006de8:	bf44      	itt	mi
 8006dea:	232b      	movmi	r3, #43	@ 0x2b
 8006dec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006df0:	f89a 3000 	ldrb.w	r3, [sl]
 8006df4:	2b2a      	cmp	r3, #42	@ 0x2a
 8006df6:	d015      	beq.n	8006e24 <_vfiprintf_r+0x120>
 8006df8:	4654      	mov	r4, sl
 8006dfa:	2000      	movs	r0, #0
 8006dfc:	f04f 0c0a 	mov.w	ip, #10
 8006e00:	9a07      	ldr	r2, [sp, #28]
 8006e02:	4621      	mov	r1, r4
 8006e04:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006e08:	3b30      	subs	r3, #48	@ 0x30
 8006e0a:	2b09      	cmp	r3, #9
 8006e0c:	d94b      	bls.n	8006ea6 <_vfiprintf_r+0x1a2>
 8006e0e:	b1b0      	cbz	r0, 8006e3e <_vfiprintf_r+0x13a>
 8006e10:	9207      	str	r2, [sp, #28]
 8006e12:	e014      	b.n	8006e3e <_vfiprintf_r+0x13a>
 8006e14:	eba0 0308 	sub.w	r3, r0, r8
 8006e18:	fa09 f303 	lsl.w	r3, r9, r3
 8006e1c:	4313      	orrs	r3, r2
 8006e1e:	46a2      	mov	sl, r4
 8006e20:	9304      	str	r3, [sp, #16]
 8006e22:	e7d2      	b.n	8006dca <_vfiprintf_r+0xc6>
 8006e24:	9b03      	ldr	r3, [sp, #12]
 8006e26:	1d19      	adds	r1, r3, #4
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	9103      	str	r1, [sp, #12]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	bfbb      	ittet	lt
 8006e30:	425b      	neglt	r3, r3
 8006e32:	f042 0202 	orrlt.w	r2, r2, #2
 8006e36:	9307      	strge	r3, [sp, #28]
 8006e38:	9307      	strlt	r3, [sp, #28]
 8006e3a:	bfb8      	it	lt
 8006e3c:	9204      	strlt	r2, [sp, #16]
 8006e3e:	7823      	ldrb	r3, [r4, #0]
 8006e40:	2b2e      	cmp	r3, #46	@ 0x2e
 8006e42:	d10a      	bne.n	8006e5a <_vfiprintf_r+0x156>
 8006e44:	7863      	ldrb	r3, [r4, #1]
 8006e46:	2b2a      	cmp	r3, #42	@ 0x2a
 8006e48:	d132      	bne.n	8006eb0 <_vfiprintf_r+0x1ac>
 8006e4a:	9b03      	ldr	r3, [sp, #12]
 8006e4c:	3402      	adds	r4, #2
 8006e4e:	1d1a      	adds	r2, r3, #4
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	9203      	str	r2, [sp, #12]
 8006e54:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006e58:	9305      	str	r3, [sp, #20]
 8006e5a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8006f24 <_vfiprintf_r+0x220>
 8006e5e:	2203      	movs	r2, #3
 8006e60:	4650      	mov	r0, sl
 8006e62:	7821      	ldrb	r1, [r4, #0]
 8006e64:	f7fe f96f 	bl	8005146 <memchr>
 8006e68:	b138      	cbz	r0, 8006e7a <_vfiprintf_r+0x176>
 8006e6a:	2240      	movs	r2, #64	@ 0x40
 8006e6c:	9b04      	ldr	r3, [sp, #16]
 8006e6e:	eba0 000a 	sub.w	r0, r0, sl
 8006e72:	4082      	lsls	r2, r0
 8006e74:	4313      	orrs	r3, r2
 8006e76:	3401      	adds	r4, #1
 8006e78:	9304      	str	r3, [sp, #16]
 8006e7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e7e:	2206      	movs	r2, #6
 8006e80:	4829      	ldr	r0, [pc, #164]	@ (8006f28 <_vfiprintf_r+0x224>)
 8006e82:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006e86:	f7fe f95e 	bl	8005146 <memchr>
 8006e8a:	2800      	cmp	r0, #0
 8006e8c:	d03f      	beq.n	8006f0e <_vfiprintf_r+0x20a>
 8006e8e:	4b27      	ldr	r3, [pc, #156]	@ (8006f2c <_vfiprintf_r+0x228>)
 8006e90:	bb1b      	cbnz	r3, 8006eda <_vfiprintf_r+0x1d6>
 8006e92:	9b03      	ldr	r3, [sp, #12]
 8006e94:	3307      	adds	r3, #7
 8006e96:	f023 0307 	bic.w	r3, r3, #7
 8006e9a:	3308      	adds	r3, #8
 8006e9c:	9303      	str	r3, [sp, #12]
 8006e9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ea0:	443b      	add	r3, r7
 8006ea2:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ea4:	e76a      	b.n	8006d7c <_vfiprintf_r+0x78>
 8006ea6:	460c      	mov	r4, r1
 8006ea8:	2001      	movs	r0, #1
 8006eaa:	fb0c 3202 	mla	r2, ip, r2, r3
 8006eae:	e7a8      	b.n	8006e02 <_vfiprintf_r+0xfe>
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	f04f 0c0a 	mov.w	ip, #10
 8006eb6:	4619      	mov	r1, r3
 8006eb8:	3401      	adds	r4, #1
 8006eba:	9305      	str	r3, [sp, #20]
 8006ebc:	4620      	mov	r0, r4
 8006ebe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006ec2:	3a30      	subs	r2, #48	@ 0x30
 8006ec4:	2a09      	cmp	r2, #9
 8006ec6:	d903      	bls.n	8006ed0 <_vfiprintf_r+0x1cc>
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d0c6      	beq.n	8006e5a <_vfiprintf_r+0x156>
 8006ecc:	9105      	str	r1, [sp, #20]
 8006ece:	e7c4      	b.n	8006e5a <_vfiprintf_r+0x156>
 8006ed0:	4604      	mov	r4, r0
 8006ed2:	2301      	movs	r3, #1
 8006ed4:	fb0c 2101 	mla	r1, ip, r1, r2
 8006ed8:	e7f0      	b.n	8006ebc <_vfiprintf_r+0x1b8>
 8006eda:	ab03      	add	r3, sp, #12
 8006edc:	9300      	str	r3, [sp, #0]
 8006ede:	462a      	mov	r2, r5
 8006ee0:	4630      	mov	r0, r6
 8006ee2:	4b13      	ldr	r3, [pc, #76]	@ (8006f30 <_vfiprintf_r+0x22c>)
 8006ee4:	a904      	add	r1, sp, #16
 8006ee6:	f7fd fb97 	bl	8004618 <_printf_float>
 8006eea:	4607      	mov	r7, r0
 8006eec:	1c78      	adds	r0, r7, #1
 8006eee:	d1d6      	bne.n	8006e9e <_vfiprintf_r+0x19a>
 8006ef0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006ef2:	07d9      	lsls	r1, r3, #31
 8006ef4:	d405      	bmi.n	8006f02 <_vfiprintf_r+0x1fe>
 8006ef6:	89ab      	ldrh	r3, [r5, #12]
 8006ef8:	059a      	lsls	r2, r3, #22
 8006efa:	d402      	bmi.n	8006f02 <_vfiprintf_r+0x1fe>
 8006efc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006efe:	f7fe f921 	bl	8005144 <__retarget_lock_release_recursive>
 8006f02:	89ab      	ldrh	r3, [r5, #12]
 8006f04:	065b      	lsls	r3, r3, #25
 8006f06:	f53f af1f 	bmi.w	8006d48 <_vfiprintf_r+0x44>
 8006f0a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006f0c:	e71e      	b.n	8006d4c <_vfiprintf_r+0x48>
 8006f0e:	ab03      	add	r3, sp, #12
 8006f10:	9300      	str	r3, [sp, #0]
 8006f12:	462a      	mov	r2, r5
 8006f14:	4630      	mov	r0, r6
 8006f16:	4b06      	ldr	r3, [pc, #24]	@ (8006f30 <_vfiprintf_r+0x22c>)
 8006f18:	a904      	add	r1, sp, #16
 8006f1a:	f7fd fe1b 	bl	8004b54 <_printf_i>
 8006f1e:	e7e4      	b.n	8006eea <_vfiprintf_r+0x1e6>
 8006f20:	08007488 	.word	0x08007488
 8006f24:	0800748e 	.word	0x0800748e
 8006f28:	08007492 	.word	0x08007492
 8006f2c:	08004619 	.word	0x08004619
 8006f30:	08006ce1 	.word	0x08006ce1

08006f34 <__swbuf_r>:
 8006f34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f36:	460e      	mov	r6, r1
 8006f38:	4614      	mov	r4, r2
 8006f3a:	4605      	mov	r5, r0
 8006f3c:	b118      	cbz	r0, 8006f46 <__swbuf_r+0x12>
 8006f3e:	6a03      	ldr	r3, [r0, #32]
 8006f40:	b90b      	cbnz	r3, 8006f46 <__swbuf_r+0x12>
 8006f42:	f7fd ffb3 	bl	8004eac <__sinit>
 8006f46:	69a3      	ldr	r3, [r4, #24]
 8006f48:	60a3      	str	r3, [r4, #8]
 8006f4a:	89a3      	ldrh	r3, [r4, #12]
 8006f4c:	071a      	lsls	r2, r3, #28
 8006f4e:	d501      	bpl.n	8006f54 <__swbuf_r+0x20>
 8006f50:	6923      	ldr	r3, [r4, #16]
 8006f52:	b943      	cbnz	r3, 8006f66 <__swbuf_r+0x32>
 8006f54:	4621      	mov	r1, r4
 8006f56:	4628      	mov	r0, r5
 8006f58:	f000 f82a 	bl	8006fb0 <__swsetup_r>
 8006f5c:	b118      	cbz	r0, 8006f66 <__swbuf_r+0x32>
 8006f5e:	f04f 37ff 	mov.w	r7, #4294967295
 8006f62:	4638      	mov	r0, r7
 8006f64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f66:	6823      	ldr	r3, [r4, #0]
 8006f68:	6922      	ldr	r2, [r4, #16]
 8006f6a:	b2f6      	uxtb	r6, r6
 8006f6c:	1a98      	subs	r0, r3, r2
 8006f6e:	6963      	ldr	r3, [r4, #20]
 8006f70:	4637      	mov	r7, r6
 8006f72:	4283      	cmp	r3, r0
 8006f74:	dc05      	bgt.n	8006f82 <__swbuf_r+0x4e>
 8006f76:	4621      	mov	r1, r4
 8006f78:	4628      	mov	r0, r5
 8006f7a:	f7ff fd9b 	bl	8006ab4 <_fflush_r>
 8006f7e:	2800      	cmp	r0, #0
 8006f80:	d1ed      	bne.n	8006f5e <__swbuf_r+0x2a>
 8006f82:	68a3      	ldr	r3, [r4, #8]
 8006f84:	3b01      	subs	r3, #1
 8006f86:	60a3      	str	r3, [r4, #8]
 8006f88:	6823      	ldr	r3, [r4, #0]
 8006f8a:	1c5a      	adds	r2, r3, #1
 8006f8c:	6022      	str	r2, [r4, #0]
 8006f8e:	701e      	strb	r6, [r3, #0]
 8006f90:	6962      	ldr	r2, [r4, #20]
 8006f92:	1c43      	adds	r3, r0, #1
 8006f94:	429a      	cmp	r2, r3
 8006f96:	d004      	beq.n	8006fa2 <__swbuf_r+0x6e>
 8006f98:	89a3      	ldrh	r3, [r4, #12]
 8006f9a:	07db      	lsls	r3, r3, #31
 8006f9c:	d5e1      	bpl.n	8006f62 <__swbuf_r+0x2e>
 8006f9e:	2e0a      	cmp	r6, #10
 8006fa0:	d1df      	bne.n	8006f62 <__swbuf_r+0x2e>
 8006fa2:	4621      	mov	r1, r4
 8006fa4:	4628      	mov	r0, r5
 8006fa6:	f7ff fd85 	bl	8006ab4 <_fflush_r>
 8006faa:	2800      	cmp	r0, #0
 8006fac:	d0d9      	beq.n	8006f62 <__swbuf_r+0x2e>
 8006fae:	e7d6      	b.n	8006f5e <__swbuf_r+0x2a>

08006fb0 <__swsetup_r>:
 8006fb0:	b538      	push	{r3, r4, r5, lr}
 8006fb2:	4b29      	ldr	r3, [pc, #164]	@ (8007058 <__swsetup_r+0xa8>)
 8006fb4:	4605      	mov	r5, r0
 8006fb6:	6818      	ldr	r0, [r3, #0]
 8006fb8:	460c      	mov	r4, r1
 8006fba:	b118      	cbz	r0, 8006fc4 <__swsetup_r+0x14>
 8006fbc:	6a03      	ldr	r3, [r0, #32]
 8006fbe:	b90b      	cbnz	r3, 8006fc4 <__swsetup_r+0x14>
 8006fc0:	f7fd ff74 	bl	8004eac <__sinit>
 8006fc4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006fc8:	0719      	lsls	r1, r3, #28
 8006fca:	d422      	bmi.n	8007012 <__swsetup_r+0x62>
 8006fcc:	06da      	lsls	r2, r3, #27
 8006fce:	d407      	bmi.n	8006fe0 <__swsetup_r+0x30>
 8006fd0:	2209      	movs	r2, #9
 8006fd2:	602a      	str	r2, [r5, #0]
 8006fd4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006fd8:	f04f 30ff 	mov.w	r0, #4294967295
 8006fdc:	81a3      	strh	r3, [r4, #12]
 8006fde:	e033      	b.n	8007048 <__swsetup_r+0x98>
 8006fe0:	0758      	lsls	r0, r3, #29
 8006fe2:	d512      	bpl.n	800700a <__swsetup_r+0x5a>
 8006fe4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006fe6:	b141      	cbz	r1, 8006ffa <__swsetup_r+0x4a>
 8006fe8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006fec:	4299      	cmp	r1, r3
 8006fee:	d002      	beq.n	8006ff6 <__swsetup_r+0x46>
 8006ff0:	4628      	mov	r0, r5
 8006ff2:	f7fe ff09 	bl	8005e08 <_free_r>
 8006ff6:	2300      	movs	r3, #0
 8006ff8:	6363      	str	r3, [r4, #52]	@ 0x34
 8006ffa:	89a3      	ldrh	r3, [r4, #12]
 8006ffc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007000:	81a3      	strh	r3, [r4, #12]
 8007002:	2300      	movs	r3, #0
 8007004:	6063      	str	r3, [r4, #4]
 8007006:	6923      	ldr	r3, [r4, #16]
 8007008:	6023      	str	r3, [r4, #0]
 800700a:	89a3      	ldrh	r3, [r4, #12]
 800700c:	f043 0308 	orr.w	r3, r3, #8
 8007010:	81a3      	strh	r3, [r4, #12]
 8007012:	6923      	ldr	r3, [r4, #16]
 8007014:	b94b      	cbnz	r3, 800702a <__swsetup_r+0x7a>
 8007016:	89a3      	ldrh	r3, [r4, #12]
 8007018:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800701c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007020:	d003      	beq.n	800702a <__swsetup_r+0x7a>
 8007022:	4621      	mov	r1, r4
 8007024:	4628      	mov	r0, r5
 8007026:	f000 f882 	bl	800712e <__smakebuf_r>
 800702a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800702e:	f013 0201 	ands.w	r2, r3, #1
 8007032:	d00a      	beq.n	800704a <__swsetup_r+0x9a>
 8007034:	2200      	movs	r2, #0
 8007036:	60a2      	str	r2, [r4, #8]
 8007038:	6962      	ldr	r2, [r4, #20]
 800703a:	4252      	negs	r2, r2
 800703c:	61a2      	str	r2, [r4, #24]
 800703e:	6922      	ldr	r2, [r4, #16]
 8007040:	b942      	cbnz	r2, 8007054 <__swsetup_r+0xa4>
 8007042:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007046:	d1c5      	bne.n	8006fd4 <__swsetup_r+0x24>
 8007048:	bd38      	pop	{r3, r4, r5, pc}
 800704a:	0799      	lsls	r1, r3, #30
 800704c:	bf58      	it	pl
 800704e:	6962      	ldrpl	r2, [r4, #20]
 8007050:	60a2      	str	r2, [r4, #8]
 8007052:	e7f4      	b.n	800703e <__swsetup_r+0x8e>
 8007054:	2000      	movs	r0, #0
 8007056:	e7f7      	b.n	8007048 <__swsetup_r+0x98>
 8007058:	20000020 	.word	0x20000020

0800705c <_raise_r>:
 800705c:	291f      	cmp	r1, #31
 800705e:	b538      	push	{r3, r4, r5, lr}
 8007060:	4605      	mov	r5, r0
 8007062:	460c      	mov	r4, r1
 8007064:	d904      	bls.n	8007070 <_raise_r+0x14>
 8007066:	2316      	movs	r3, #22
 8007068:	6003      	str	r3, [r0, #0]
 800706a:	f04f 30ff 	mov.w	r0, #4294967295
 800706e:	bd38      	pop	{r3, r4, r5, pc}
 8007070:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007072:	b112      	cbz	r2, 800707a <_raise_r+0x1e>
 8007074:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007078:	b94b      	cbnz	r3, 800708e <_raise_r+0x32>
 800707a:	4628      	mov	r0, r5
 800707c:	f000 f830 	bl	80070e0 <_getpid_r>
 8007080:	4622      	mov	r2, r4
 8007082:	4601      	mov	r1, r0
 8007084:	4628      	mov	r0, r5
 8007086:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800708a:	f000 b817 	b.w	80070bc <_kill_r>
 800708e:	2b01      	cmp	r3, #1
 8007090:	d00a      	beq.n	80070a8 <_raise_r+0x4c>
 8007092:	1c59      	adds	r1, r3, #1
 8007094:	d103      	bne.n	800709e <_raise_r+0x42>
 8007096:	2316      	movs	r3, #22
 8007098:	6003      	str	r3, [r0, #0]
 800709a:	2001      	movs	r0, #1
 800709c:	e7e7      	b.n	800706e <_raise_r+0x12>
 800709e:	2100      	movs	r1, #0
 80070a0:	4620      	mov	r0, r4
 80070a2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80070a6:	4798      	blx	r3
 80070a8:	2000      	movs	r0, #0
 80070aa:	e7e0      	b.n	800706e <_raise_r+0x12>

080070ac <raise>:
 80070ac:	4b02      	ldr	r3, [pc, #8]	@ (80070b8 <raise+0xc>)
 80070ae:	4601      	mov	r1, r0
 80070b0:	6818      	ldr	r0, [r3, #0]
 80070b2:	f7ff bfd3 	b.w	800705c <_raise_r>
 80070b6:	bf00      	nop
 80070b8:	20000020 	.word	0x20000020

080070bc <_kill_r>:
 80070bc:	b538      	push	{r3, r4, r5, lr}
 80070be:	2300      	movs	r3, #0
 80070c0:	4d06      	ldr	r5, [pc, #24]	@ (80070dc <_kill_r+0x20>)
 80070c2:	4604      	mov	r4, r0
 80070c4:	4608      	mov	r0, r1
 80070c6:	4611      	mov	r1, r2
 80070c8:	602b      	str	r3, [r5, #0]
 80070ca:	f7fa fee5 	bl	8001e98 <_kill>
 80070ce:	1c43      	adds	r3, r0, #1
 80070d0:	d102      	bne.n	80070d8 <_kill_r+0x1c>
 80070d2:	682b      	ldr	r3, [r5, #0]
 80070d4:	b103      	cbz	r3, 80070d8 <_kill_r+0x1c>
 80070d6:	6023      	str	r3, [r4, #0]
 80070d8:	bd38      	pop	{r3, r4, r5, pc}
 80070da:	bf00      	nop
 80070dc:	20000450 	.word	0x20000450

080070e0 <_getpid_r>:
 80070e0:	f7fa bed3 	b.w	8001e8a <_getpid>

080070e4 <__swhatbuf_r>:
 80070e4:	b570      	push	{r4, r5, r6, lr}
 80070e6:	460c      	mov	r4, r1
 80070e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070ec:	4615      	mov	r5, r2
 80070ee:	2900      	cmp	r1, #0
 80070f0:	461e      	mov	r6, r3
 80070f2:	b096      	sub	sp, #88	@ 0x58
 80070f4:	da0c      	bge.n	8007110 <__swhatbuf_r+0x2c>
 80070f6:	89a3      	ldrh	r3, [r4, #12]
 80070f8:	2100      	movs	r1, #0
 80070fa:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80070fe:	bf14      	ite	ne
 8007100:	2340      	movne	r3, #64	@ 0x40
 8007102:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007106:	2000      	movs	r0, #0
 8007108:	6031      	str	r1, [r6, #0]
 800710a:	602b      	str	r3, [r5, #0]
 800710c:	b016      	add	sp, #88	@ 0x58
 800710e:	bd70      	pop	{r4, r5, r6, pc}
 8007110:	466a      	mov	r2, sp
 8007112:	f000 f849 	bl	80071a8 <_fstat_r>
 8007116:	2800      	cmp	r0, #0
 8007118:	dbed      	blt.n	80070f6 <__swhatbuf_r+0x12>
 800711a:	9901      	ldr	r1, [sp, #4]
 800711c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007120:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007124:	4259      	negs	r1, r3
 8007126:	4159      	adcs	r1, r3
 8007128:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800712c:	e7eb      	b.n	8007106 <__swhatbuf_r+0x22>

0800712e <__smakebuf_r>:
 800712e:	898b      	ldrh	r3, [r1, #12]
 8007130:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007132:	079d      	lsls	r5, r3, #30
 8007134:	4606      	mov	r6, r0
 8007136:	460c      	mov	r4, r1
 8007138:	d507      	bpl.n	800714a <__smakebuf_r+0x1c>
 800713a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800713e:	6023      	str	r3, [r4, #0]
 8007140:	6123      	str	r3, [r4, #16]
 8007142:	2301      	movs	r3, #1
 8007144:	6163      	str	r3, [r4, #20]
 8007146:	b003      	add	sp, #12
 8007148:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800714a:	466a      	mov	r2, sp
 800714c:	ab01      	add	r3, sp, #4
 800714e:	f7ff ffc9 	bl	80070e4 <__swhatbuf_r>
 8007152:	9f00      	ldr	r7, [sp, #0]
 8007154:	4605      	mov	r5, r0
 8007156:	4639      	mov	r1, r7
 8007158:	4630      	mov	r0, r6
 800715a:	f7fe fec7 	bl	8005eec <_malloc_r>
 800715e:	b948      	cbnz	r0, 8007174 <__smakebuf_r+0x46>
 8007160:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007164:	059a      	lsls	r2, r3, #22
 8007166:	d4ee      	bmi.n	8007146 <__smakebuf_r+0x18>
 8007168:	f023 0303 	bic.w	r3, r3, #3
 800716c:	f043 0302 	orr.w	r3, r3, #2
 8007170:	81a3      	strh	r3, [r4, #12]
 8007172:	e7e2      	b.n	800713a <__smakebuf_r+0xc>
 8007174:	89a3      	ldrh	r3, [r4, #12]
 8007176:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800717a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800717e:	81a3      	strh	r3, [r4, #12]
 8007180:	9b01      	ldr	r3, [sp, #4]
 8007182:	6020      	str	r0, [r4, #0]
 8007184:	b15b      	cbz	r3, 800719e <__smakebuf_r+0x70>
 8007186:	4630      	mov	r0, r6
 8007188:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800718c:	f000 f81e 	bl	80071cc <_isatty_r>
 8007190:	b128      	cbz	r0, 800719e <__smakebuf_r+0x70>
 8007192:	89a3      	ldrh	r3, [r4, #12]
 8007194:	f023 0303 	bic.w	r3, r3, #3
 8007198:	f043 0301 	orr.w	r3, r3, #1
 800719c:	81a3      	strh	r3, [r4, #12]
 800719e:	89a3      	ldrh	r3, [r4, #12]
 80071a0:	431d      	orrs	r5, r3
 80071a2:	81a5      	strh	r5, [r4, #12]
 80071a4:	e7cf      	b.n	8007146 <__smakebuf_r+0x18>
	...

080071a8 <_fstat_r>:
 80071a8:	b538      	push	{r3, r4, r5, lr}
 80071aa:	2300      	movs	r3, #0
 80071ac:	4d06      	ldr	r5, [pc, #24]	@ (80071c8 <_fstat_r+0x20>)
 80071ae:	4604      	mov	r4, r0
 80071b0:	4608      	mov	r0, r1
 80071b2:	4611      	mov	r1, r2
 80071b4:	602b      	str	r3, [r5, #0]
 80071b6:	f7fa fece 	bl	8001f56 <_fstat>
 80071ba:	1c43      	adds	r3, r0, #1
 80071bc:	d102      	bne.n	80071c4 <_fstat_r+0x1c>
 80071be:	682b      	ldr	r3, [r5, #0]
 80071c0:	b103      	cbz	r3, 80071c4 <_fstat_r+0x1c>
 80071c2:	6023      	str	r3, [r4, #0]
 80071c4:	bd38      	pop	{r3, r4, r5, pc}
 80071c6:	bf00      	nop
 80071c8:	20000450 	.word	0x20000450

080071cc <_isatty_r>:
 80071cc:	b538      	push	{r3, r4, r5, lr}
 80071ce:	2300      	movs	r3, #0
 80071d0:	4d05      	ldr	r5, [pc, #20]	@ (80071e8 <_isatty_r+0x1c>)
 80071d2:	4604      	mov	r4, r0
 80071d4:	4608      	mov	r0, r1
 80071d6:	602b      	str	r3, [r5, #0]
 80071d8:	f7fa fecc 	bl	8001f74 <_isatty>
 80071dc:	1c43      	adds	r3, r0, #1
 80071de:	d102      	bne.n	80071e6 <_isatty_r+0x1a>
 80071e0:	682b      	ldr	r3, [r5, #0]
 80071e2:	b103      	cbz	r3, 80071e6 <_isatty_r+0x1a>
 80071e4:	6023      	str	r3, [r4, #0]
 80071e6:	bd38      	pop	{r3, r4, r5, pc}
 80071e8:	20000450 	.word	0x20000450

080071ec <_init>:
 80071ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071ee:	bf00      	nop
 80071f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071f2:	bc08      	pop	{r3}
 80071f4:	469e      	mov	lr, r3
 80071f6:	4770      	bx	lr

080071f8 <_fini>:
 80071f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071fa:	bf00      	nop
 80071fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071fe:	bc08      	pop	{r3}
 8007200:	469e      	mov	lr, r3
 8007202:	4770      	bx	lr
