// Seed: 253284454
module module_0 (
    input logic id_0,
    input id_1,
    input id_2
    , id_5,
    output id_3,
    input id_4
);
  logic id_6;
  reg   id_7 = 1;
  logic id_8 = id_4;
  always @(id_1 or id_7) id_3 <= id_7;
endmodule
