
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2021.4-SP1.2 <build 96435>)
| Date         : Sat Feb 25 11:17:50 2023
| Design       : PresentFpga
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared              1125           0  {sys_clk}
 DebugCore_JCLK           50.000       {0 25}         Declared               319           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER}
 DebugCore_CAPTURE        100.000      {25 75}        Declared                11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     327.761 MHz         20.000          3.051         16.949
 DebugCore_JCLK              20.000 MHz     116.482 MHz         50.000          8.585         41.415
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.949       0.000              0           1782
 DebugCore_JCLK         DebugCore_JCLK              22.164       0.000              0           1037
 DebugCore_CAPTURE      DebugCore_JCLK              19.776       0.000              0             96
 DebugCore_JCLK         DebugCore_CAPTURE           47.402       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.179       0.000              0           1782
 DebugCore_JCLK         DebugCore_JCLK               0.300       0.000              0           1037
 DebugCore_CAPTURE      DebugCore_JCLK              24.814       0.000              0             96
 DebugCore_JCLK         DebugCore_CAPTURE            0.061       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.927       0.000              0            733
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.542       0.000              0            733
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.102       0.000              0           1125
 DebugCore_JCLK                                     24.102       0.000              0            319
 DebugCore_CAPTURE                                  49.380       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.594       0.000              0           1782
 DebugCore_JCLK         DebugCore_JCLK              22.884       0.000              0           1037
 DebugCore_CAPTURE      DebugCore_JCLK              21.172       0.000              0             96
 DebugCore_JCLK         DebugCore_CAPTURE           47.813       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.214       0.000              0           1782
 DebugCore_JCLK         DebugCore_JCLK               0.290       0.000              0           1037
 DebugCore_CAPTURE      DebugCore_JCLK              24.991       0.000              0             96
 DebugCore_JCLK         DebugCore_CAPTURE            0.330       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.581       0.000              0            733
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.545       0.000              0            733
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.447       0.000              0           1125
 DebugCore_JCLK                                     24.447       0.000              0            319
 DebugCore_CAPTURE                                  49.700       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : counter[4]/opit_0_A2Q21/CLK
Endpoint    : state[6]/opit_0/CE
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.306  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.650
  Launch Clock Delay      :  4.372
  Clock Pessimism Removal :  0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.808       4.372         ntclkbufg_2      
 CLMA_66_196/CLK                                                           r       counter[4]/opit_0_A2Q21/CLK

 CLMA_66_196/Q3                    tco                   0.261       4.633 r       counter[4]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.431       5.064         counter[4]       
 CLMS_66_205/Y1                    td                    0.382       5.446 r       N4_mux4_4/gateop_perm/Z
                                   net (fanout=1)        0.260       5.706         _N9              
 CLMS_66_205/Y2                    td                    0.165       5.871 r       N54/gateop_perm/Z
                                   net (fanout=123)      0.919       6.790         N54              
 CLMA_90_196/CE                                                            r       state[6]/opit_0/CE

 Data arrival time                                                   6.790         Logic Levels: 2  
                                                                                   Logic: 0.808ns(33.416%), Route: 1.610ns(66.584%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.502      23.650         ntclkbufg_2      
 CLMA_90_196/CLK                                                           r       state[6]/opit_0/CLK
 clock pessimism                                         0.416      24.066                          
 clock uncertainty                                      -0.050      24.016                          

 Setup time                                             -0.277      23.739                          

 Data required time                                                 23.739                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.739                          
 Data arrival time                                                   6.790                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.949                          
====================================================================================================

====================================================================================================

Startpoint  : counter[4]/opit_0_A2Q21/CLK
Endpoint    : keys[18]/opit_0/CE
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.678
  Launch Clock Delay      :  4.372
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.808       4.372         ntclkbufg_2      
 CLMA_66_196/CLK                                                           r       counter[4]/opit_0_A2Q21/CLK

 CLMA_66_196/Q3                    tco                   0.261       4.633 r       counter[4]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.431       5.064         counter[4]       
 CLMS_66_205/Y1                    td                    0.382       5.446 r       N4_mux4_4/gateop_perm/Z
                                   net (fanout=1)        0.260       5.706         _N9              
 CLMS_66_205/Y2                    td                    0.165       5.871 r       N54/gateop_perm/Z
                                   net (fanout=123)      0.987       6.858         N54              
 CLMA_78_212/CE                                                            r       keys[18]/opit_0/CE

 Data arrival time                                                   6.858         Logic Levels: 2  
                                                                                   Logic: 0.808ns(32.502%), Route: 1.678ns(67.498%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.530      23.678         ntclkbufg_2      
 CLMA_78_212/CLK                                                           r       keys[18]/opit_0/CLK
 clock pessimism                                         0.667      24.345                          
 clock uncertainty                                      -0.050      24.295                          

 Setup time                                             -0.277      24.018                          

 Data required time                                                 24.018                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.018                          
 Data arrival time                                                   6.858                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.160                          
====================================================================================================

====================================================================================================

Startpoint  : counter[4]/opit_0_A2Q21/CLK
Endpoint    : keys[41]/opit_0/CE
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.678
  Launch Clock Delay      :  4.372
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.808       4.372         ntclkbufg_2      
 CLMA_66_196/CLK                                                           r       counter[4]/opit_0_A2Q21/CLK

 CLMA_66_196/Q3                    tco                   0.261       4.633 r       counter[4]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.431       5.064         counter[4]       
 CLMS_66_205/Y1                    td                    0.382       5.446 r       N4_mux4_4/gateop_perm/Z
                                   net (fanout=1)        0.260       5.706         _N9              
 CLMS_66_205/Y2                    td                    0.165       5.871 r       N54/gateop_perm/Z
                                   net (fanout=123)      0.987       6.858         N54              
 CLMA_78_212/CE                                                            r       keys[41]/opit_0/CE

 Data arrival time                                                   6.858         Logic Levels: 2  
                                                                                   Logic: 0.808ns(32.502%), Route: 1.678ns(67.498%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.530      23.678         ntclkbufg_2      
 CLMA_78_212/CLK                                                           r       keys[41]/opit_0/CLK
 clock pessimism                                         0.667      24.345                          
 clock uncertainty                                      -0.050      24.295                          

 Setup time                                             -0.277      24.018                          

 Data required time                                                 24.018                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.018                          
 Data arrival time                                                   6.858                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.160                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/DATA_ff[0][10]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/DA0[2]
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.077  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.424
  Launch Clock Delay      :  3.680
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.532       3.680         ntclkbufg_2      
 CLMA_58_229/CLK                                                           r       u_CORES/u_debug_core_0/DATA_ff[0][10]/opit_0/CLK

 CLMA_58_229/Q1                    tco                   0.218       3.898 f       u_CORES/u_debug_core_0/DATA_ff[0][10]/opit_0/Q
                                   net (fanout=1)        0.175       4.073         u_CORES/u_debug_core_0/DATA_ff[0] [10]
 DRM_62_228/DA0[2]                                                         f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/DA0[2]

 Data arrival time                                                   4.073         Logic Levels: 0  
                                                                                   Logic: 0.218ns(55.471%), Route: 0.175ns(44.529%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.860       4.424         ntclkbufg_2      
 DRM_62_228/CLKA[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
 clock pessimism                                        -0.667       3.757                          
 clock uncertainty                                       0.000       3.757                          

 Hold time                                               0.137       3.894                          

 Data required time                                                  3.894                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.894                          
 Data arrival time                                                   4.073                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.179                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/DATA_ff[0][46]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_4/iGopDrm/DA0[6]
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.362
  Launch Clock Delay      :  3.622
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.474       3.622         ntclkbufg_2      
 CLMA_114_188/CLK                                                          r       u_CORES/u_debug_core_0/DATA_ff[0][46]/opit_0/CLK

 CLMA_114_188/Y2                   tco                   0.275       3.897 f       u_CORES/u_debug_core_0/DATA_ff[0][46]/opit_0/Q
                                   net (fanout=1)        0.115       4.012         u_CORES/u_debug_core_0/DATA_ff[0] [46]
 DRM_122_188/DA0[6]                                                        f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_4/iGopDrm/DA0[6]

 Data arrival time                                                   4.012         Logic Levels: 0  
                                                                                   Logic: 0.275ns(70.513%), Route: 0.115ns(29.487%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.798       4.362         ntclkbufg_2      
 DRM_122_188/CLKA[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_4/iGopDrm/CLKA[0]
 clock pessimism                                        -0.667       3.695                          
 clock uncertainty                                       0.000       3.695                          

 Hold time                                               0.137       3.832                          

 Data required time                                                  3.832                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.832                          
 Data arrival time                                                   4.012                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.180                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[7]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[7]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.307  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.418
  Launch Clock Delay      :  3.695
  Clock Pessimism Removal :  -0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.547       3.695         ntclkbufg_2      
 CLMA_82_229/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[7]/opit_0_inv/CLK

 CLMA_82_229/Q1                    tco                   0.218       3.913 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[7]/opit_0_inv/Q
                                   net (fanout=1)        0.219       4.132         u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [7]
 CLMA_86_228/B4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.132         Logic Levels: 0  
                                                                                   Logic: 0.218ns(49.886%), Route: 0.219ns(50.114%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.854       4.418         ntclkbufg_2      
 CLMA_86_228/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.416       4.002                          
 clock uncertainty                                       0.000       4.002                          

 Hold time                                              -0.084       3.918                          

 Data required time                                                  3.918                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.918                          
 Data arrival time                                                   4.132                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.214                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.311  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.111
  Launch Clock Delay      :  3.919
  Clock Pessimism Removal :  0.497
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       2.081 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.838       3.919         ntclkbufg_1      
 CLMS_86_325/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_86_325/Q0                    tco                   0.261       4.180 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.979       6.159         u_CORES/u_jtag_hub/data_ctrl
 CLMA_114_232/A1                                                           r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.159         Logic Levels: 0  
                                                                                   Logic: 0.261ns(11.652%), Route: 1.979ns(88.348%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.584      26.584         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      26.584 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.527      28.111         ntclkbufg_1      
 CLMA_114_232/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.497      28.608                          
 clock uncertainty                                      -0.050      28.558                          

 Setup time                                             -0.235      28.323                          

 Data required time                                                 28.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.323                          
 Data arrival time                                                   6.159                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.164                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.311  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.111
  Launch Clock Delay      :  3.919
  Clock Pessimism Removal :  0.497
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       2.081 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.838       3.919         ntclkbufg_1      
 CLMS_86_325/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_86_325/Q0                    tco                   0.261       4.180 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.979       6.159         u_CORES/u_jtag_hub/data_ctrl
 CLMA_114_232/B1                                                           r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.159         Logic Levels: 0  
                                                                                   Logic: 0.261ns(11.652%), Route: 1.979ns(88.348%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.584      26.584         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      26.584 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.527      28.111         ntclkbufg_1      
 CLMA_114_232/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.497      28.608                          
 clock uncertainty                                      -0.050      28.558                          

 Setup time                                             -0.227      28.331                          

 Data required time                                                 28.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.331                          
 Data arrival time                                                   6.159                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.172                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.311  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.111
  Launch Clock Delay      :  3.919
  Clock Pessimism Removal :  0.497
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       2.081 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.838       3.919         ntclkbufg_1      
 CLMS_86_325/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_86_325/Q0                    tco                   0.261       4.180 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.846       6.026         u_CORES/u_jtag_hub/data_ctrl
 CLMA_114_232/D4                                                           r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.026         Logic Levels: 0  
                                                                                   Logic: 0.261ns(12.387%), Route: 1.846ns(87.613%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.584      26.584         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      26.584 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.527      28.111         ntclkbufg_1      
 CLMA_114_232/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.497      28.608                          
 clock uncertainty                                      -0.050      28.558                          

 Setup time                                             -0.119      28.439                          

 Data required time                                                 28.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.439                          
 Data arrival time                                                   6.026                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.413                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_2/iGopDrm/ADB0[3]
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.874
  Launch Clock Delay      :  3.166
  Clock Pessimism Removal :  -0.642
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.690       1.690         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.690 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.476       3.166         ntclkbufg_1      
 CLMA_118_176/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_176/Q0                   tco                   0.219       3.385 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=12)       0.217       3.602         u_CORES/u_debug_core_0/ram_radr [0]
 DRM_122_164/ADB0[3]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_2/iGopDrm/ADB0[3]

 Data arrival time                                                   3.602         Logic Levels: 0  
                                                                                   Logic: 0.219ns(50.229%), Route: 0.217ns(49.771%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       2.081 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.793       3.874         ntclkbufg_1      
 DRM_122_164/CLKB[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_2/iGopDrm/CLKB[0]
 clock pessimism                                        -0.642       3.232                          
 clock uncertainty                                       0.000       3.232                          

 Hold time                                               0.070       3.302                          

 Data required time                                                  3.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.302                          
 Data arrival time                                                   3.602                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[172]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[171]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.317  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.940
  Launch Clock Delay      :  3.232
  Clock Pessimism Removal :  -0.391
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.690       1.690         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.690 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.542       3.232         ntclkbufg_1      
 CLMA_82_225/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[172]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_225/Q3                    tco                   0.218       3.450 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[172]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.281       3.731         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [172]
 CLMS_86_233/D0                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[171]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.731         Logic Levels: 0  
                                                                                   Logic: 0.218ns(43.687%), Route: 0.281ns(56.313%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       2.081 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.859       3.940         ntclkbufg_1      
 CLMS_86_233/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[171]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.391       3.549                          
 clock uncertainty                                       0.000       3.549                          

 Hold time                                              -0.125       3.424                          

 Data required time                                                  3.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.424                          
 Data arrival time                                                   3.731                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.307                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[190]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.933
  Launch Clock Delay      :  3.214
  Clock Pessimism Removal :  -0.391
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.690       1.690         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.690 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.524       3.214         ntclkbufg_1      
 CLMA_106_225/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_106_225/Q1                   tco                   0.218       3.432 f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=263)      0.311       3.743         u_CORES/u_debug_core_0/conf_rst
 CLMA_82_225/B1                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[190]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.743         Logic Levels: 0  
                                                                                   Logic: 0.218ns(41.210%), Route: 0.311ns(58.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       2.081 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.852       3.933         ntclkbufg_1      
 CLMA_82_225/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[190]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.391       3.542                          
 clock uncertainty                                       0.000       3.542                          

 Hold time                                              -0.167       3.375                          

 Data required time                                                  3.375                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.375                          
 Data arrival time                                                   3.743                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.368                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]/opit_0_inv_A2Q21/I02
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.832  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.169
  Launch Clock Delay      :  4.001
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.168      27.168         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000      27.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.833      29.001         ntclkbufg_0      
 CLMS_114_229/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMS_114_229/Q0                   tco                   0.261      29.262 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=5)        0.578      29.840         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_114_220/Y2                   td                    0.384      30.224 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=2)        0.455      30.679         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_114_204/Y3                   td                    0.169      30.848 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=10)       0.947      31.795         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_118_177/Y0                   td                    0.164      31.959 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N43_6/gateop_perm/Z
                                   net (fanout=4)        0.445      32.404         u_CORES/u_debug_core_0/u_rd_addr_gen/_N3490
 CLMS_114_181/Y0                   td                    0.164      32.568 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N493/gateop_perm/Z
                                   net (fanout=2)        0.422      32.990         u_CORES/u_debug_core_0/u_rd_addr_gen/N493
 CLMA_114_176/A2                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]/opit_0_inv_A2Q21/I02

 Data arrival time                                                  32.990         Logic Levels: 4  
                                                                                   Logic: 1.142ns(28.629%), Route: 2.847ns(71.371%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.690      51.690         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      51.690 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.479      53.169         ntclkbufg_1      
 CLMA_114_176/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      53.169                          
 clock uncertainty                                      -0.050      53.119                          

 Setup time                                             -0.353      52.766                          

 Data required time                                                 52.766                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.766                          
 Data arrival time                                                  32.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.776                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]/opit_0_inv_A2Q21/I12
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.832  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.169
  Launch Clock Delay      :  4.001
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.168      27.168         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000      27.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.833      29.001         ntclkbufg_0      
 CLMS_114_229/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMS_114_229/Q0                   tco                   0.261      29.262 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=5)        0.578      29.840         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_114_220/Y2                   td                    0.384      30.224 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=2)        0.455      30.679         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_114_204/Y3                   td                    0.169      30.848 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=10)       0.947      31.795         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_118_177/Y0                   td                    0.164      31.959 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N43_6/gateop_perm/Z
                                   net (fanout=4)        0.445      32.404         u_CORES/u_debug_core_0/u_rd_addr_gen/_N3490
 CLMS_114_181/Y0                   td                    0.164      32.568 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N493/gateop_perm/Z
                                   net (fanout=2)        0.422      32.990         u_CORES/u_debug_core_0/u_rd_addr_gen/N493
 CLMA_114_176/B2                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]/opit_0_inv_A2Q21/I12

 Data arrival time                                                  32.990         Logic Levels: 4  
                                                                                   Logic: 1.142ns(28.629%), Route: 2.847ns(71.371%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.690      51.690         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      51.690 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.479      53.169         ntclkbufg_1      
 CLMA_114_176/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      53.169                          
 clock uncertainty                                      -0.050      53.119                          

 Setup time                                             -0.346      52.773                          

 Data required time                                                 52.773                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.773                          
 Data arrival time                                                  32.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.783                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_A2Q21/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.769  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.228
  Launch Clock Delay      :  3.997
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.168      27.168         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000      27.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.829      28.997         ntclkbufg_0      
 CLMA_106_221/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_106_221/Q1                   tco                   0.261      29.258 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=5)        0.662      29.920         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_114_228/Y2                   td                    0.165      30.085 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10:0]_172/gateop_perm/Z
                                   net (fanout=4)        0.264      30.349         u_CORES/u_debug_core_0/_N3474
 CLMS_114_229/Y0                   td                    0.164      30.513 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10:0]_5/gateop_perm/Z
                                   net (fanout=18)       1.563      32.076         u_CORES/u_debug_core_0/_N2553
 CLMA_66_216/Y2                    td                    0.165      32.241 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N621_inv/gateop_perm/Z
                                   net (fanout=1)        0.426      32.667         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N621
 CLMS_66_221/CECO                  td                    0.118      32.785 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000      32.785         ntR144           
 CLMS_66_225/CECO                  td                    0.159      32.944 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      32.944         ntR143           
 CLMS_66_229/CECI                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_A2Q21/CE

 Data arrival time                                                  32.944         Logic Levels: 5  
                                                                                   Logic: 1.032ns(26.146%), Route: 2.915ns(73.854%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.690      51.690         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      51.690 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.538      53.228         ntclkbufg_1      
 CLMS_66_229/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      53.228                          
 clock uncertainty                                      -0.050      53.178                          

 Setup time                                             -0.291      52.887                          

 Data required time                                                 52.887                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.887                          
 Data arrival time                                                  32.944                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.943                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.614  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.915
  Launch Clock Delay      :  3.301
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.782      26.782         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000      26.782 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.519      28.301         ntclkbufg_0      
 CLMA_106_221/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_106_221/Q2                   tco                   0.218      28.519 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=9)        0.244      28.763         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_106_225/M3                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D

 Data arrival time                                                  28.763         Logic Levels: 0  
                                                                                   Logic: 0.218ns(47.186%), Route: 0.244ns(52.814%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       2.081 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.834       3.915         ntclkbufg_1      
 CLMA_106_225/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.915                          
 clock uncertainty                                       0.050       3.965                          

 Hold time                                              -0.016       3.949                          

 Data required time                                                  3.949                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.949                          
 Data arrival time                                                  28.763                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.814                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.604  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.909
  Launch Clock Delay      :  3.305
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.782      26.782         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000      26.782 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.523      28.305         ntclkbufg_0      
 CLMA_114_228/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMA_114_228/Q0                   tco                   0.218      28.523 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=6)        0.244      28.767         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_114_224/M2                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D

 Data arrival time                                                  28.767         Logic Levels: 0  
                                                                                   Logic: 0.218ns(47.186%), Route: 0.244ns(52.814%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       2.081 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.828       3.909         ntclkbufg_1      
 CLMA_114_224/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/CLK
 clock pessimism                                         0.000       3.909                          
 clock uncertainty                                       0.050       3.959                          

 Hold time                                              -0.016       3.943                          

 Data required time                                                  3.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.943                          
 Data arrival time                                                  28.767                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.824                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.609  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.915
  Launch Clock Delay      :  3.306
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.782      26.782         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000      26.782 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.524      28.306         ntclkbufg_0      
 CLMA_106_224/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_106_224/Q0                   tco                   0.218      28.524 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.141      28.665         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_106_225/A1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  28.665         Logic Levels: 0  
                                                                                   Logic: 0.218ns(60.724%), Route: 0.141ns(39.276%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       2.081 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.834       3.915         ntclkbufg_1      
 CLMA_106_225/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.915                          
 clock uncertainty                                       0.050       3.965                          

 Hold time                                              -0.166       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  28.665                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.866                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.422  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.301
  Launch Clock Delay      :  3.723
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.900      76.900         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      76.900 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.823      78.723         ntclkbufg_1      
 CLMS_102_233/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_102_233/Q0                   tco                   0.241      78.964 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        1.608      80.572         u_CORES/conf_sel [0]
 CLMA_106_221/CE                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  80.572         Logic Levels: 0  
                                                                                   Logic: 0.241ns(13.034%), Route: 1.608ns(86.966%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.782     126.782         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000     126.782 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.519     128.301         ntclkbufg_0      
 CLMA_106_221/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.301                          
 clock uncertainty                                      -0.050     128.251                          

 Setup time                                             -0.277     127.974                          

 Data required time                                                127.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.974                          
 Data arrival time                                                  80.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.402                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.422  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.301
  Launch Clock Delay      :  3.723
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.900      76.900         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      76.900 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.823      78.723         ntclkbufg_1      
 CLMS_102_233/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_102_233/Q0                   tco                   0.241      78.964 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        1.608      80.572         u_CORES/conf_sel [0]
 CLMA_106_221/CE                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  80.572         Logic Levels: 0  
                                                                                   Logic: 0.241ns(13.034%), Route: 1.608ns(86.966%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.782     126.782         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000     126.782 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.519     128.301         ntclkbufg_0      
 CLMA_106_221/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.301                          
 clock uncertainty                                      -0.050     128.251                          

 Setup time                                             -0.277     127.974                          

 Data required time                                                127.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.974                          
 Data arrival time                                                  80.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.402                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.422  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.301
  Launch Clock Delay      :  3.723
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.900      76.900         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      76.900 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.823      78.723         ntclkbufg_1      
 CLMS_102_233/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_102_233/Q0                   tco                   0.241      78.964 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        1.608      80.572         u_CORES/conf_sel [0]
 CLMA_106_221/CE                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  80.572         Logic Levels: 0  
                                                                                   Logic: 0.241ns(13.034%), Route: 1.608ns(86.966%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.782     126.782         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000     126.782 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.519     128.301         ntclkbufg_0      
 CLMA_106_221/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.301                          
 clock uncertainty                                      -0.050     128.251                          

 Setup time                                             -0.277     127.974                          

 Data required time                                                127.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.974                          
 Data arrival time                                                  80.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.402                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.886  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.997
  Launch Clock Delay      :  3.111
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.584     126.584         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000     126.584 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.527     128.111         ntclkbufg_1      
 CLMA_114_232/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_114_232/Q3                   tco                   0.203     128.314 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.778     129.092         u_CORES/id_o [0] 
 CLMA_106_221/M0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 129.092         Logic Levels: 0  
                                                                                   Logic: 0.203ns(20.693%), Route: 0.778ns(79.307%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.168     127.168         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000     127.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.829     128.997         ntclkbufg_0      
 CLMA_106_221/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.997                          
 clock uncertainty                                       0.050     129.047                          

 Hold time                                              -0.016     129.031                          

 Data required time                                                129.031                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.031                          
 Data arrival time                                                 129.092                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.061                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.886  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.997
  Launch Clock Delay      :  3.111
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.584     126.584         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000     126.584 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.527     128.111         ntclkbufg_1      
 CLMA_114_232/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_114_232/Q1                   tco                   0.204     128.315 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.909     129.224         u_CORES/id_o [1] 
 CLMA_106_221/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 129.224         Logic Levels: 0  
                                                                                   Logic: 0.204ns(18.329%), Route: 0.909ns(81.671%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.168     127.168         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000     127.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.829     128.997         ntclkbufg_0      
 CLMA_106_221/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.997                          
 clock uncertainty                                       0.050     129.047                          

 Hold time                                              -0.012     129.035                          

 Data required time                                                129.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.035                          
 Data arrival time                                                 129.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.189                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.881  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.001
  Launch Clock Delay      :  3.120
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.584     126.584         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000     126.584 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.536     128.120         ntclkbufg_1      
 CLMS_102_233/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_102_233/Q0                   tco                   0.203     128.323 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.957     129.280         u_CORES/conf_sel [0]
 CLMA_114_228/M0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/D

 Data arrival time                                                 129.280         Logic Levels: 0  
                                                                                   Logic: 0.203ns(17.500%), Route: 0.957ns(82.500%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.168     127.168         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000     127.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.833     129.001         ntclkbufg_0      
 CLMA_114_228/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
 clock pessimism                                         0.000     129.001                          
 clock uncertainty                                       0.050     129.051                          

 Hold time                                              -0.016     129.035                          

 Data required time                                                129.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.035                          
 Data arrival time                                                 129.280                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.245                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][53]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.367  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.650
  Launch Clock Delay      :  4.433
  Clock Pessimism Removal :  0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.869       4.433         ntclkbufg_2      
 CLMS_86_241/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_86_241/Q0                    tco                   0.261       4.694 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=545)      2.118       6.812         u_CORES/u_debug_core_0/resetn
 CLMA_50_161/RS                                                            r       u_CORES/u_debug_core_0/data_pipe[1][53]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.812         Logic Levels: 0  
                                                                                   Logic: 0.261ns(10.971%), Route: 2.118ns(89.029%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.502      23.650         ntclkbufg_2      
 CLMA_50_161/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][53]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.416      24.066                          
 clock uncertainty                                      -0.050      24.016                          

 Recovery time                                          -0.277      23.739                          

 Data required time                                                 23.739                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.739                          
 Data arrival time                                                   6.812                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.927                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][53]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.367  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.650
  Launch Clock Delay      :  4.433
  Clock Pessimism Removal :  0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.869       4.433         ntclkbufg_2      
 CLMS_86_241/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_86_241/Q0                    tco                   0.261       4.694 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=545)      2.118       6.812         u_CORES/u_debug_core_0/resetn
 CLMA_50_161/RS                                                            r       u_CORES/u_debug_core_0/data_pipe[3][53]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.812         Logic Levels: 0  
                                                                                   Logic: 0.261ns(10.971%), Route: 2.118ns(89.029%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.502      23.650         ntclkbufg_2      
 CLMA_50_161/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[3][53]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.416      24.066                          
 clock uncertainty                                      -0.050      24.016                          

 Recovery time                                          -0.277      23.739                          

 Data required time                                                 23.739                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.739                          
 Data arrival time                                                   6.812                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.927                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[4][50]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.367  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.650
  Launch Clock Delay      :  4.433
  Clock Pessimism Removal :  0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.869       4.433         ntclkbufg_2      
 CLMS_86_241/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_86_241/Q0                    tco                   0.261       4.694 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=545)      2.118       6.812         u_CORES/u_debug_core_0/resetn
 CLMA_50_161/RS                                                            r       u_CORES/u_debug_core_0/data_pipe[4][50]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.812         Logic Levels: 0  
                                                                                   Logic: 0.261ns(10.971%), Route: 2.118ns(89.029%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.502      23.650         ntclkbufg_2      
 CLMA_50_161/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[4][50]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.416      24.066                          
 clock uncertainty                                      -0.050      24.016                          

 Recovery time                                          -0.277      23.739                          

 Data required time                                                 23.739                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.739                          
 Data arrival time                                                   6.812                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.927                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[8]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.421
  Launch Clock Delay      :  3.707
  Clock Pessimism Removal :  -0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.559       3.707         ntclkbufg_2      
 CLMS_86_241/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_86_241/Q0                    tco                   0.218       3.925 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=545)      0.521       4.446         u_CORES/u_debug_core_0/resetn
 CLMA_82_225/RSCO                  td                    0.101       4.547 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[190]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       4.547         ntR115           
 CLMA_82_229/RSCI                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[8]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.547         Logic Levels: 1  
                                                                                   Logic: 0.319ns(37.976%), Route: 0.521ns(62.024%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.857       4.421         ntclkbufg_2      
 CLMA_82_229/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.416       4.005                          
 clock uncertainty                                       0.000       4.005                          

 Removal time                                            0.000       4.005                          

 Data required time                                                  4.005                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.005                          
 Data arrival time                                                   4.547                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.542                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[14]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.421
  Launch Clock Delay      :  3.707
  Clock Pessimism Removal :  -0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.559       3.707         ntclkbufg_2      
 CLMS_86_241/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_86_241/Q0                    tco                   0.218       3.925 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=545)      0.521       4.446         u_CORES/u_debug_core_0/resetn
 CLMA_82_225/RSCO                  td                    0.101       4.547 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[190]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       4.547         ntR115           
 CLMA_82_229/RSCI                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[14]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.547         Logic Levels: 1  
                                                                                   Logic: 0.319ns(37.976%), Route: 0.521ns(62.024%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.857       4.421         ntclkbufg_2      
 CLMA_82_229/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.416       4.005                          
 clock uncertainty                                       0.000       4.005                          

 Removal time                                            0.000       4.005                          

 Data required time                                                  4.005                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.005                          
 Data arrival time                                                   4.547                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.542                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[7]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.421
  Launch Clock Delay      :  3.707
  Clock Pessimism Removal :  -0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.559       3.707         ntclkbufg_2      
 CLMS_86_241/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_86_241/Q0                    tco                   0.218       3.925 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=545)      0.521       4.446         u_CORES/u_debug_core_0/resetn
 CLMA_82_225/RSCO                  td                    0.101       4.547 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[190]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       4.547         ntR115           
 CLMA_82_229/RSCI                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[7]/opit_0_inv/RS

 Data arrival time                                                   4.547         Logic Levels: 1  
                                                                                   Logic: 0.319ns(37.976%), Route: 0.521ns(62.024%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.857       4.421         ntclkbufg_2      
 CLMA_82_229/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[7]/opit_0_inv/CLK
 clock pessimism                                        -0.416       4.005                          
 clock uncertainty                                       0.000       4.005                          

 Removal time                                            0.000       4.005                          

 Data required time                                                  4.005                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.005                          
 Data arrival time                                                   4.547                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.542                          
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           Low Pulse Width   DRM_122_228/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.102       10.000          0.898           High Pulse Width  DRM_122_228/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_62_228/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           Low Pulse Width   DRM_122_228/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_122_228/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_62_228/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           High Pulse Width  CLMS_114_229/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 49.380      50.000          0.620           Low Pulse Width   CLMS_114_229/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 49.580      50.000          0.420           High Pulse Width  CLMA_106_221/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : counter[4]/opit_0_A2Q21/CLK
Endpoint    : state[6]/opit_0/CE
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.207  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.901
  Launch Clock Delay      :  3.384
  Clock Pessimism Removal :  0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.403       3.384         ntclkbufg_2      
 CLMA_66_196/CLK                                                           r       counter[4]/opit_0_A2Q21/CLK

 CLMA_66_196/Q3                    tco                   0.200       3.584 r       counter[4]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.350       3.934         counter[4]       
 CLMS_66_205/Y1                    td                    0.293       4.227 r       N4_mux4_4/gateop_perm/Z
                                   net (fanout=1)        0.228       4.455         _N9              
 CLMS_66_205/Y2                    td                    0.135       4.590 f       N54/gateop_perm/Z
                                   net (fanout=123)      0.740       5.330         N54              
 CLMA_90_196/CE                                                            f       state[6]/opit_0/CE

 Data arrival time                                                   5.330         Logic Levels: 2  
                                                                                   Logic: 0.628ns(32.271%), Route: 1.318ns(67.729%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.196      22.901         ntclkbufg_2      
 CLMA_90_196/CLK                                                           r       state[6]/opit_0/CLK
 clock pessimism                                         0.276      23.177                          
 clock uncertainty                                      -0.050      23.127                          

 Setup time                                             -0.203      22.924                          

 Data required time                                                 22.924                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.924                          
 Data arrival time                                                   5.330                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.594                          
====================================================================================================

====================================================================================================

Startpoint  : counter[4]/opit_0_A2Q21/CLK
Endpoint    : keys[18]/opit_0/CE
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.928
  Launch Clock Delay      :  3.384
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.403       3.384         ntclkbufg_2      
 CLMA_66_196/CLK                                                           r       counter[4]/opit_0_A2Q21/CLK

 CLMA_66_196/Q3                    tco                   0.200       3.584 r       counter[4]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.350       3.934         counter[4]       
 CLMS_66_205/Y1                    td                    0.293       4.227 r       N4_mux4_4/gateop_perm/Z
                                   net (fanout=1)        0.228       4.455         _N9              
 CLMS_66_205/Y2                    td                    0.126       4.581 r       N54/gateop_perm/Z
                                   net (fanout=123)      0.803       5.384         N54              
 CLMA_78_212/CE                                                            r       keys[18]/opit_0/CE

 Data arrival time                                                   5.384         Logic Levels: 2  
                                                                                   Logic: 0.619ns(30.950%), Route: 1.381ns(69.050%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.223      22.928         ntclkbufg_2      
 CLMA_78_212/CLK                                                           r       keys[18]/opit_0/CLK
 clock pessimism                                         0.446      23.374                          
 clock uncertainty                                      -0.050      23.324                          

 Setup time                                             -0.213      23.111                          

 Data required time                                                 23.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.111                          
 Data arrival time                                                   5.384                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.727                          
====================================================================================================

====================================================================================================

Startpoint  : counter[4]/opit_0_A2Q21/CLK
Endpoint    : keys[41]/opit_0/CE
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.928
  Launch Clock Delay      :  3.384
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.403       3.384         ntclkbufg_2      
 CLMA_66_196/CLK                                                           r       counter[4]/opit_0_A2Q21/CLK

 CLMA_66_196/Q3                    tco                   0.200       3.584 r       counter[4]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.350       3.934         counter[4]       
 CLMS_66_205/Y1                    td                    0.293       4.227 r       N4_mux4_4/gateop_perm/Z
                                   net (fanout=1)        0.228       4.455         _N9              
 CLMS_66_205/Y2                    td                    0.126       4.581 r       N54/gateop_perm/Z
                                   net (fanout=123)      0.803       5.384         N54              
 CLMA_78_212/CE                                                            r       keys[41]/opit_0/CE

 Data arrival time                                                   5.384         Logic Levels: 2  
                                                                                   Logic: 0.619ns(30.950%), Route: 1.381ns(69.050%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.223      22.928         ntclkbufg_2      
 CLMA_78_212/CLK                                                           r       keys[41]/opit_0/CLK
 clock pessimism                                         0.446      23.374                          
 clock uncertainty                                      -0.050      23.324                          

 Setup time                                             -0.213      23.111                          

 Data required time                                                 23.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.111                          
 Data arrival time                                                   5.384                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.727                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/DATA_ff[0][10]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/DA0[2]
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  2.926
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.221       2.926         ntclkbufg_2      
 CLMA_58_229/CLK                                                           r       u_CORES/u_debug_core_0/DATA_ff[0][10]/opit_0/CLK

 CLMA_58_229/Q1                    tco                   0.185       3.111 f       u_CORES/u_debug_core_0/DATA_ff[0][10]/opit_0/Q
                                   net (fanout=1)        0.158       3.269         u_CORES/u_debug_core_0/DATA_ff[0] [10]
 DRM_62_228/DA0[2]                                                         f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/DA0[2]

 Data arrival time                                                   3.269         Logic Levels: 0  
                                                                                   Logic: 0.185ns(53.936%), Route: 0.158ns(46.064%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.448       3.429         ntclkbufg_2      
 DRM_62_228/CLKA[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
 clock pessimism                                        -0.446       2.983                          
 clock uncertainty                                       0.000       2.983                          

 Hold time                                               0.072       3.055                          

 Data required time                                                  3.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.055                          
 Data arrival time                                                   3.269                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.214                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[7]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[7]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.426
  Launch Clock Delay      :  2.942
  Clock Pessimism Removal :  -0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.237       2.942         ntclkbufg_2      
 CLMA_82_229/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[7]/opit_0_inv/CLK

 CLMA_82_229/Q1                    tco                   0.185       3.127 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[7]/opit_0_inv/Q
                                   net (fanout=1)        0.200       3.327         u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [7]
 CLMA_86_228/B4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.327         Logic Levels: 0  
                                                                                   Logic: 0.185ns(48.052%), Route: 0.200ns(51.948%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.445       3.426         ntclkbufg_2      
 CLMA_86_228/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.276       3.150                          
 clock uncertainty                                       0.000       3.150                          

 Hold time                                              -0.045       3.105                          

 Data required time                                                  3.105                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.105                          
 Data arrival time                                                   3.327                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.222                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/DATA_ff[0][46]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_4/iGopDrm/DA0[6]
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.372
  Launch Clock Delay      :  2.873
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.168       2.873         ntclkbufg_2      
 CLMA_114_188/CLK                                                          r       u_CORES/u_debug_core_0/DATA_ff[0][46]/opit_0/CLK

 CLMA_114_188/Y2                   tco                   0.264       3.137 f       u_CORES/u_debug_core_0/DATA_ff[0][46]/opit_0/Q
                                   net (fanout=1)        0.104       3.241         u_CORES/u_debug_core_0/DATA_ff[0] [46]
 DRM_122_188/DA0[6]                                                        f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_4/iGopDrm/DA0[6]

 Data arrival time                                                   3.241         Logic Levels: 0  
                                                                                   Logic: 0.264ns(71.739%), Route: 0.104ns(28.261%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.391       3.372         ntclkbufg_2      
 DRM_122_188/CLKA[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_4/iGopDrm/CLKA[0]
 clock pessimism                                        -0.446       2.926                          
 clock uncertainty                                       0.000       2.926                          

 Hold time                                               0.072       2.998                          

 Data required time                                                  2.998                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.998                          
 Data arrival time                                                   3.241                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.243                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.225  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.545
  Launch Clock Delay      :  2.971
  Clock Pessimism Removal :  0.201
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.438       2.971         ntclkbufg_1      
 CLMS_86_325/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_86_325/Q0                    tco                   0.198       3.169 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.509       4.678         u_CORES/u_jtag_hub/data_ctrl
 CLMA_114_232/A1                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.678         Logic Levels: 0  
                                                                                   Logic: 0.198ns(11.599%), Route: 1.509ns(88.401%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.332      26.332         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      26.332 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.213      27.545         ntclkbufg_1      
 CLMA_114_232/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.201      27.746                          
 clock uncertainty                                      -0.050      27.696                          

 Setup time                                             -0.134      27.562                          

 Data required time                                                 27.562                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.562                          
 Data arrival time                                                   4.678                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.884                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.225  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.545
  Launch Clock Delay      :  2.971
  Clock Pessimism Removal :  0.201
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.438       2.971         ntclkbufg_1      
 CLMS_86_325/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_86_325/Q0                    tco                   0.198       3.169 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.509       4.678         u_CORES/u_jtag_hub/data_ctrl
 CLMA_114_232/B1                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.678         Logic Levels: 0  
                                                                                   Logic: 0.198ns(11.599%), Route: 1.509ns(88.401%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.332      26.332         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      26.332 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.213      27.545         ntclkbufg_1      
 CLMA_114_232/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.201      27.746                          
 clock uncertainty                                      -0.050      27.696                          

 Setup time                                             -0.125      27.571                          

 Data required time                                                 27.571                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.571                          
 Data arrival time                                                   4.678                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.893                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.225  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.545
  Launch Clock Delay      :  2.971
  Clock Pessimism Removal :  0.201
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.438       2.971         ntclkbufg_1      
 CLMS_86_325/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_86_325/Q0                    tco                   0.198       3.169 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.432       4.601         u_CORES/u_jtag_hub/data_ctrl
 CLMA_114_232/D4                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.601         Logic Levels: 0  
                                                                                   Logic: 0.198ns(12.147%), Route: 1.432ns(87.853%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.332      26.332         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      26.332 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.213      27.545         ntclkbufg_1      
 CLMA_114_232/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.201      27.746                          
 clock uncertainty                                      -0.050      27.696                          

 Setup time                                             -0.066      27.630                          

 Data required time                                                 27.630                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.630                          
 Data arrival time                                                   4.601                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.029                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[172]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[171]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.216  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.982
  Launch Clock Delay      :  2.545
  Clock Pessimism Removal :  -0.221
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.312       1.312         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.312 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.233       2.545         ntclkbufg_1      
 CLMA_82_225/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[172]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_225/Q3                    tco                   0.185       2.730 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[172]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.257       2.987         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [172]
 CLMS_86_233/D0                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[171]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   2.987         Logic Levels: 0  
                                                                                   Logic: 0.185ns(41.855%), Route: 0.257ns(58.145%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.449       2.982         ntclkbufg_1      
 CLMS_86_233/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[171]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.221       2.761                          
 clock uncertainty                                       0.000       2.761                          

 Hold time                                              -0.064       2.697                          

 Data required time                                                  2.697                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.697                          
 Data arrival time                                                   2.987                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.290                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_2/iGopDrm/ADB0[3]
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.920
  Launch Clock Delay      :  2.481
  Clock Pessimism Removal :  -0.391
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.312       1.312         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.312 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.169       2.481         ntclkbufg_1      
 CLMA_118_176/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_176/Q0                   tco                   0.186       2.667 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=12)       0.183       2.850         u_CORES/u_debug_core_0/ram_radr [0]
 DRM_122_164/ADB0[3]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_2/iGopDrm/ADB0[3]

 Data arrival time                                                   2.850         Logic Levels: 0  
                                                                                   Logic: 0.186ns(50.407%), Route: 0.183ns(49.593%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.387       2.920         ntclkbufg_1      
 DRM_122_164/CLKB[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_2/iGopDrm/CLKB[0]
 clock pessimism                                        -0.391       2.529                          
 clock uncertainty                                       0.000       2.529                          

 Hold time                                               0.005       2.534                          

 Data required time                                                  2.534                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.534                          
 Data arrival time                                                   2.850                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[178]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[177]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.980
  Launch Clock Delay      :  2.557
  Clock Pessimism Removal :  -0.404
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.312       1.312         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.312 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.245       2.557         ntclkbufg_1      
 CLMS_78_233/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[178]/opit_0_inv_L5Q_perm/CLK

 CLMS_78_233/Q1                    tco                   0.185       2.742 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[178]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.106       2.848         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [178]
 CLMA_78_224/B4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[177]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.848         Logic Levels: 0  
                                                                                   Logic: 0.185ns(63.574%), Route: 0.106ns(36.426%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.447       2.980         ntclkbufg_1      
 CLMA_78_224/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[177]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.404       2.576                          
 clock uncertainty                                       0.000       2.576                          

 Hold time                                              -0.045       2.531                          

 Data required time                                                  2.531                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.531                          
 Data arrival time                                                   2.848                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]/opit_0_inv_A2Q21/I02
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.533  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.484
  Launch Clock Delay      :  3.017
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.595      26.595         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000      26.595 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.422      28.017         ntclkbufg_0      
 CLMS_114_229/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMS_114_229/Q0                   tco                   0.200      28.217 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=5)        0.457      28.674         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_114_220/Y2                   td                    0.294      28.968 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=2)        0.344      29.312         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_114_204/Y3                   td                    0.137      29.449 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=10)       0.674      30.123         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_118_177/Y0                   td                    0.125      30.248 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N43_6/gateop_perm/Z
                                   net (fanout=4)        0.333      30.581         u_CORES/u_debug_core_0/u_rd_addr_gen/_N3490
 CLMS_114_181/Y0                   td                    0.125      30.706 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N493/gateop_perm/Z
                                   net (fanout=2)        0.341      31.047         u_CORES/u_debug_core_0/u_rd_addr_gen/N493
 CLMA_114_176/A2                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]/opit_0_inv_A2Q21/I02

 Data arrival time                                                  31.047         Logic Levels: 4  
                                                                                   Logic: 0.881ns(29.076%), Route: 2.149ns(70.924%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.312      51.312         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      51.312 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.172      52.484         ntclkbufg_1      
 CLMA_114_176/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      52.484                          
 clock uncertainty                                      -0.050      52.434                          

 Setup time                                             -0.215      52.219                          

 Data required time                                                 52.219                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.219                          
 Data arrival time                                                  31.047                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.172                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]/opit_0_inv_A2Q21/I12
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.533  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.484
  Launch Clock Delay      :  3.017
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.595      26.595         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000      26.595 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.422      28.017         ntclkbufg_0      
 CLMS_114_229/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMS_114_229/Q0                   tco                   0.200      28.217 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=5)        0.457      28.674         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_114_220/Y2                   td                    0.294      28.968 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=2)        0.344      29.312         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_114_204/Y3                   td                    0.137      29.449 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=10)       0.674      30.123         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_118_177/Y0                   td                    0.125      30.248 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N43_6/gateop_perm/Z
                                   net (fanout=4)        0.333      30.581         u_CORES/u_debug_core_0/u_rd_addr_gen/_N3490
 CLMS_114_181/Y0                   td                    0.125      30.706 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N493/gateop_perm/Z
                                   net (fanout=2)        0.341      31.047         u_CORES/u_debug_core_0/u_rd_addr_gen/N493
 CLMA_114_176/B2                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]/opit_0_inv_A2Q21/I12

 Data arrival time                                                  31.047         Logic Levels: 4  
                                                                                   Logic: 0.881ns(29.076%), Route: 2.149ns(70.924%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.312      51.312         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      51.312 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.172      52.484         ntclkbufg_1      
 CLMA_114_176/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      52.484                          
 clock uncertainty                                      -0.050      52.434                          

 Setup time                                             -0.211      52.223                          

 Data required time                                                 52.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.223                          
 Data arrival time                                                  31.047                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.176                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_A2Q21/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.476  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.539
  Launch Clock Delay      :  3.015
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.595      26.595         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000      26.595 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.420      28.015         ntclkbufg_0      
 CLMA_106_221/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_106_221/Q1                   tco                   0.200      28.215 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=5)        0.489      28.704         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_114_228/Y2                   td                    0.126      28.830 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10:0]_172/gateop_perm/Z
                                   net (fanout=4)        0.233      29.063         u_CORES/u_debug_core_0/_N3474
 CLMS_114_229/Y0                   td                    0.133      29.196 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10:0]_5/gateop_perm/Z
                                   net (fanout=18)       1.207      30.403         u_CORES/u_debug_core_0/_N2553
 CLMA_66_216/Y2                    td                    0.126      30.529 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N621_inv/gateop_perm/Z
                                   net (fanout=1)        0.341      30.870         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N621
 CLMS_66_221/CECO                  td                    0.090      30.960 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000      30.960         ntR144           
 CLMS_66_225/CECO                  td                    0.122      31.082 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      31.082         ntR143           
 CLMS_66_229/CECI                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_A2Q21/CE

 Data arrival time                                                  31.082         Logic Levels: 5  
                                                                                   Logic: 0.797ns(25.986%), Route: 2.270ns(74.014%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.312      51.312         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      51.312 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.227      52.539         ntclkbufg_1      
 CLMS_66_229/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      52.539                          
 clock uncertainty                                      -0.050      52.489                          

 Setup time                                             -0.223      52.266                          

 Data required time                                                 52.266                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.266                          
 Data arrival time                                                  31.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.184                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.362  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.957
  Launch Clock Delay      :  2.595
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.382      26.382         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000      26.382 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.213      27.595         ntclkbufg_0      
 CLMA_106_224/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_106_224/Q0                   tco                   0.185      27.780 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.129      27.909         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_106_225/B1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  27.909         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.917%), Route: 0.129ns(41.083%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.424       2.957         ntclkbufg_1      
 CLMA_106_225/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       2.957                          
 clock uncertainty                                       0.050       3.007                          

 Hold time                                              -0.089       2.918                          

 Data required time                                                  2.918                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.918                          
 Data arrival time                                                  27.909                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.991                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.362  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.957
  Launch Clock Delay      :  2.595
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.382      26.382         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000      26.382 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.213      27.595         ntclkbufg_0      
 CLMA_106_224/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_106_224/Q0                   tco                   0.185      27.780 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.129      27.909         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_106_225/A1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  27.909         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.917%), Route: 0.129ns(41.083%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.424       2.957         ntclkbufg_1      
 CLMA_106_225/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       2.957                          
 clock uncertainty                                       0.050       3.007                          

 Hold time                                              -0.089       2.918                          

 Data required time                                                  2.918                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.918                          
 Data arrival time                                                  27.909                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.991                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.366  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.957
  Launch Clock Delay      :  2.591
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.382      26.382         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000      26.382 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.209      27.591         ntclkbufg_0      
 CLMA_106_221/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_106_221/Q2                   tco                   0.186      27.777 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=9)        0.233      28.010         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_106_225/M3                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D

 Data arrival time                                                  28.010         Logic Levels: 0  
                                                                                   Logic: 0.186ns(44.391%), Route: 0.233ns(55.609%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.424       2.957         ntclkbufg_1      
 CLMA_106_225/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       2.957                          
 clock uncertainty                                       0.050       3.007                          

 Hold time                                              -0.002       3.005                          

 Data required time                                                  3.005                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.005                          
 Data arrival time                                                  28.010                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.005                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.359  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.593
  Launch Clock Delay      :  2.952
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.549      76.549         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      76.549 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.403      77.952         ntclkbufg_1      
 CLMA_114_232/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_114_232/Q1                   tco                   0.183      78.135 f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.561      79.696         u_CORES/id_o [1] 
 CLMA_114_228/M1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                  79.696         Logic Levels: 0  
                                                                                   Logic: 0.183ns(10.493%), Route: 1.561ns(89.507%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.382     126.382         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000     126.382 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.211     127.593         ntclkbufg_0      
 CLMA_114_228/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.593                          
 clock uncertainty                                      -0.050     127.543                          

 Setup time                                             -0.034     127.509                          

 Data required time                                                127.509                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.509                          
 Data arrival time                                                  79.696                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.813                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.359  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.593
  Launch Clock Delay      :  2.952
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.549      76.549         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      76.549 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.403      77.952         ntclkbufg_1      
 CLMA_114_232/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_114_232/Q0                   tco                   0.183      78.135 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.541      79.676         u_CORES/id_o [3] 
 CLMA_114_228/M2                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                  79.676         Logic Levels: 0  
                                                                                   Logic: 0.183ns(10.615%), Route: 1.541ns(89.385%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.382     126.382         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000     126.382 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.211     127.593         ntclkbufg_0      
 CLMA_114_228/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.593                          
 clock uncertainty                                      -0.050     127.543                          

 Setup time                                             -0.034     127.509                          

 Data required time                                                127.509                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.509                          
 Data arrival time                                                  79.676                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.833                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.359  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.593
  Launch Clock Delay      :  2.952
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.549      76.549         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      76.549 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.403      77.952         ntclkbufg_1      
 CLMA_114_232/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_114_232/Q2                   tco                   0.183      78.135 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.473      79.608         u_CORES/id_o [2] 
 CLMA_114_228/M3                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                  79.608         Logic Levels: 0  
                                                                                   Logic: 0.183ns(11.051%), Route: 1.473ns(88.949%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.382     126.382         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000     126.382 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.211     127.593         ntclkbufg_0      
 CLMA_114_228/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.593                          
 clock uncertainty                                      -0.050     127.543                          

 Setup time                                             -0.034     127.509                          

 Data required time                                                127.509                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.509                          
 Data arrival time                                                  79.608                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.901                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.470  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.015
  Launch Clock Delay      :  2.545
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.332     126.332         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000     126.332 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.213     127.545         ntclkbufg_1      
 CLMA_114_232/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_114_232/Q3                   tco                   0.173     127.718 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.675     128.393         u_CORES/id_o [0] 
 CLMA_106_221/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 128.393         Logic Levels: 0  
                                                                                   Logic: 0.173ns(20.401%), Route: 0.675ns(79.599%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.595     126.595         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000     126.595 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.420     128.015         ntclkbufg_0      
 CLMA_106_221/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.015                          
 clock uncertainty                                       0.050     128.065                          

 Hold time                                              -0.002     128.063                          

 Data required time                                                128.063                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.063                          
 Data arrival time                                                 128.393                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.330                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.470  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.015
  Launch Clock Delay      :  2.545
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.332     126.332         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000     126.332 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.213     127.545         ntclkbufg_1      
 CLMA_114_232/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_114_232/Q1                   tco                   0.173     127.718 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.711     128.429         u_CORES/id_o [1] 
 CLMA_106_221/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 128.429         Logic Levels: 0  
                                                                                   Logic: 0.173ns(19.570%), Route: 0.711ns(80.430%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.595     126.595         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000     126.595 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.420     128.015         ntclkbufg_0      
 CLMA_106_221/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.015                          
 clock uncertainty                                       0.050     128.065                          

 Hold time                                              -0.002     128.063                          

 Data required time                                                128.063                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.063                          
 Data arrival time                                                 128.429                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.366                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.474  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.019
  Launch Clock Delay      :  2.545
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.332     126.332         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000     126.332 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=319)      1.213     127.545         ntclkbufg_1      
 CLMA_114_232/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_114_232/Q3                   tco                   0.173     127.718 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.844     128.562         u_CORES/id_o [0] 
 CLMA_106_224/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 128.562         Logic Levels: 0  
                                                                                   Logic: 0.173ns(17.011%), Route: 0.844ns(82.989%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.595     126.595         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000     126.595 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.424     128.019         ntclkbufg_0      
 CLMA_106_224/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.019                          
 clock uncertainty                                       0.050     128.069                          

 Hold time                                              -0.002     128.067                          

 Data required time                                                128.067                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.067                          
 Data arrival time                                                 128.562                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.495                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][53]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.265  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.898
  Launch Clock Delay      :  3.439
  Clock Pessimism Removal :  0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.458       3.439         ntclkbufg_2      
 CLMS_86_241/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_86_241/Q0                    tco                   0.198       3.637 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=545)      1.703       5.340         u_CORES/u_debug_core_0/resetn
 CLMA_50_161/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[1][53]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.340         Logic Levels: 0  
                                                                                   Logic: 0.198ns(10.416%), Route: 1.703ns(89.584%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.193      22.898         ntclkbufg_2      
 CLMA_50_161/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][53]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.276      23.174                          
 clock uncertainty                                      -0.050      23.124                          

 Recovery time                                          -0.203      22.921                          

 Data required time                                                 22.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.921                          
 Data arrival time                                                   5.340                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.581                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][53]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.265  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.898
  Launch Clock Delay      :  3.439
  Clock Pessimism Removal :  0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.458       3.439         ntclkbufg_2      
 CLMS_86_241/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_86_241/Q0                    tco                   0.198       3.637 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=545)      1.703       5.340         u_CORES/u_debug_core_0/resetn
 CLMA_50_161/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[3][53]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.340         Logic Levels: 0  
                                                                                   Logic: 0.198ns(10.416%), Route: 1.703ns(89.584%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.193      22.898         ntclkbufg_2      
 CLMA_50_161/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[3][53]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.276      23.174                          
 clock uncertainty                                      -0.050      23.124                          

 Recovery time                                          -0.203      22.921                          

 Data required time                                                 22.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.921                          
 Data arrival time                                                   5.340                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.581                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[4][50]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.265  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.898
  Launch Clock Delay      :  3.439
  Clock Pessimism Removal :  0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.458       3.439         ntclkbufg_2      
 CLMS_86_241/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_86_241/Q0                    tco                   0.198       3.637 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=545)      1.703       5.340         u_CORES/u_debug_core_0/resetn
 CLMA_50_161/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[4][50]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.340         Logic Levels: 0  
                                                                                   Logic: 0.198ns(10.416%), Route: 1.703ns(89.584%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.193      22.898         ntclkbufg_2      
 CLMA_50_161/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[4][50]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.276      23.174                          
 clock uncertainty                                      -0.050      23.124                          

 Recovery time                                          -0.203      22.921                          

 Data required time                                                 22.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.921                          
 Data arrival time                                                   5.340                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.581                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[8]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  2.952
  Clock Pessimism Removal :  -0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.247       2.952         ntclkbufg_2      
 CLMS_86_241/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_86_241/Q0                    tco                   0.186       3.138 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=545)      0.467       3.605         u_CORES/u_debug_core_0/resetn
 CLMA_82_225/RSCO                  td                    0.093       3.698 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[190]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       3.698         ntR115           
 CLMA_82_229/RSCI                                                          f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[8]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.698         Logic Levels: 1  
                                                                                   Logic: 0.279ns(37.399%), Route: 0.467ns(62.601%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.448       3.429         ntclkbufg_2      
 CLMA_82_229/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.276       3.153                          
 clock uncertainty                                       0.000       3.153                          

 Removal time                                            0.000       3.153                          

 Data required time                                                  3.153                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.153                          
 Data arrival time                                                   3.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.545                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[14]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  2.952
  Clock Pessimism Removal :  -0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.247       2.952         ntclkbufg_2      
 CLMS_86_241/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_86_241/Q0                    tco                   0.186       3.138 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=545)      0.467       3.605         u_CORES/u_debug_core_0/resetn
 CLMA_82_225/RSCO                  td                    0.093       3.698 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[190]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       3.698         ntR115           
 CLMA_82_229/RSCI                                                          f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[14]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.698         Logic Levels: 1  
                                                                                   Logic: 0.279ns(37.399%), Route: 0.467ns(62.601%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.448       3.429         ntclkbufg_2      
 CLMA_82_229/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.276       3.153                          
 clock uncertainty                                       0.000       3.153                          

 Removal time                                            0.000       3.153                          

 Data required time                                                  3.153                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.153                          
 Data arrival time                                                   3.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.545                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[7]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  2.952
  Clock Pessimism Removal :  -0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.247       2.952         ntclkbufg_2      
 CLMS_86_241/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_86_241/Q0                    tco                   0.186       3.138 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=545)      0.467       3.605         u_CORES/u_debug_core_0/resetn
 CLMA_82_225/RSCO                  td                    0.093       3.698 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[190]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       3.698         ntR115           
 CLMA_82_229/RSCI                                                          f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[7]/opit_0_inv/RS

 Data arrival time                                                   3.698         Logic Levels: 1  
                                                                                   Logic: 0.279ns(37.399%), Route: 0.467ns(62.601%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1125)     1.448       3.429         ntclkbufg_2      
 CLMA_82_229/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[7]/opit_0_inv/CLK
 clock pessimism                                        -0.276       3.153                          
 clock uncertainty                                       0.000       3.153                          

 Removal time                                            0.000       3.153                          

 Data required time                                                  3.153                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.153                          
 Data arrival time                                                   3.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.545                          
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.447       10.000          0.553           High Pulse Width  DRM_122_228/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.447       10.000          0.553           Low Pulse Width   DRM_122_228/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.447       10.000          0.553           Low Pulse Width   DRM_62_228/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.447      25.000          0.553           High Pulse Width  DRM_122_228/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.447      25.000          0.553           Low Pulse Width   DRM_122_228/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.447      25.000          0.553           Low Pulse Width   DRM_62_228/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.700      50.000          0.300           High Pulse Width  CLMA_106_221/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.700      50.000          0.300           Low Pulse Width   CLMA_106_221/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.700      50.000          0.300           High Pulse Width  CLMA_106_221/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                          
+--------------------------------------------------------------------------------------------------+
| Input      | C:/Users/93462/PdsProject/fpga-learn/project/place_route/PresentFpga_pnr.adf       
| Output     | C:/Users/93462/PdsProject/fpga-learn/project/report_timing/PresentFpga_rtp.adf     
|            | C:/Users/93462/PdsProject/fpga-learn/project/report_timing/PresentFpga.rtr         
+--------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 452,411,392 bytes
Total CPU  time to report_timing completion : 2.000 sec
Process Total CPU  time to report_timing completion : 2.000 sec
Total real time to report_timing completion : 5.000 sec
