yosys read_verilog -noopt -nolatches -I /workspaces/avr_modification/tests/crafted/sw_loop_v -sv /workspaces/avr_modification/experiment/avr_output/work_sw_loop_v_sw_loop_v/sw_loop_v.v;
yosys hierarchy -auto-top;
yosys hierarchy -libdir /workspaces/avr_modification/experiment/avr_output/work_sw_loop_v_sw_loop_v;
yosys hierarchy -check;
yosys rename -top main;
yosys delete -output main;
yosys expose main/prop_neg;
yosys proc;
yosys clean;
yosys splitnets -driver;
yosys clean;
yosys pmuxtree;
yosys clean;
yosys memory;
yosys clean;
yosys flatten;
yosys clean -purge;
yosys setundef -undriven -expose -undef;
yosys clean;
yosys check;
yosys write_ilang /workspaces/avr_modification/experiment/avr_output/work_sw_loop_v_sw_loop_v/sw_loop_v_sw_loop_v.ilang;
yosys write_verilog -attr2comment /workspaces/avr_modification/experiment/avr_output/work_sw_loop_v_sw_loop_v/sw_loop_v_sw_loop_v_y.v;
yosys write_btor /workspaces/avr_modification/experiment/avr_output/work_sw_loop_v_sw_loop_v/sw_loop_v_sw_loop_v.btor2;
