// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.4
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _toThreshold_HH_
#define _toThreshold_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "toThreshold_Block_proc.h"
#include "toThreshold_AXIvideo2Mat.h"
#include "toThreshold_CvtColor.h"
#include "toThreshold_Threshold_1080_1920_0_0_s.h"
#include "toThreshold_Dilate_0_0_1080_1920_s.h"
#include "toThreshold_GaussianBlur.h"
#include "toThreshold_Duplicate_1080_1920_0_0_s.h"
#include "toThreshold_Sobel.h"
#include "toThreshold_Sobel_1.h"
#include "toThreshold_Loop_GradientLoop_proc.h"
#include "toThreshold_Loop_LineBufferLoop_proc.h"
#include "toThreshold_Dilate_0_0_1080_1920_1.h"
#include "toThreshold_Mat2AXIvideo_8_1080_1920_0_s.h"
#include "FIFO_toThreshold_inMat_rows_V_channel.h"
#include "FIFO_toThreshold_inMat_rows_V_channel1.h"
#include "FIFO_toThreshold_inMat_cols_V_channel.h"
#include "FIFO_toThreshold_inMat_cols_V_channel1.h"
#include "FIFO_toThreshold_grayMat_rows_V.h"
#include "FIFO_toThreshold_grayMat_cols_V.h"
#include "FIFO_toThreshold_dilateMat_rows_V.h"
#include "FIFO_toThreshold_dilateMat_rows_V_channel.h"
#include "FIFO_toThreshold_dilateMat_cols_V.h"
#include "FIFO_toThreshold_dilateMat_cols_V_channel.h"
#include "FIFO_toThreshold_threshMat_rows_V.h"
#include "FIFO_toThreshold_threshMat_cols_V.h"
#include "FIFO_toThreshold_blurMat_rows_V.h"
#include "FIFO_toThreshold_blurMat_cols_V.h"
#include "FIFO_toThreshold_blursobelxMat_rows_V.h"
#include "FIFO_toThreshold_blursobelxMat_rows_V_channel.h"
#include "FIFO_toThreshold_blursobelxMat_cols_V.h"
#include "FIFO_toThreshold_blursobelxMat_cols_V_channel.h"
#include "FIFO_toThreshold_blursobelyMat_rows_V.h"
#include "FIFO_toThreshold_blursobelyMat_rows_V_channel.h"
#include "FIFO_toThreshold_blursobelyMat_cols_V.h"
#include "FIFO_toThreshold_blursobelyMat_cols_V_channel.h"
#include "FIFO_toThreshold_nmsupressionMat_rows_V.h"
#include "FIFO_toThreshold_nmsupressionMat_cols_V.h"
#include "FIFO_toThreshold_outMat_rows_V.h"
#include "FIFO_toThreshold_outMat_cols_V.h"
#include "FIFO_toThreshold_inMat_data_stream_0_V.h"
#include "FIFO_toThreshold_inMat_data_stream_1_V.h"
#include "FIFO_toThreshold_inMat_data_stream_2_V.h"
#include "FIFO_toThreshold_grayMat_data_stream_0_V.h"
#include "FIFO_toThreshold_dilateMat_data_stream_0_V.h"
#include "FIFO_toThreshold_threshMat_data_stream_0_V.h"
#include "FIFO_toThreshold_blurMat_data_stream_0_V.h"
#include "FIFO_toThreshold_blursobelxMat_data_stream_0_V.h"
#include "FIFO_toThreshold_blursobelyMat_data_stream_0_V.h"
#include "FIFO_toThreshold_sobelxMat_data_stream_0_V.h"
#include "FIFO_toThreshold_sobelyMat_data_stream_0_V.h"
#include "FIFO_toThreshold_absvalueMat_data_stream_0_V.h"
#include "FIFO_toThreshold_angleMat_data_stream_0_V.h"
#include "FIFO_toThreshold_nmsupressionMat_data_stream_0.h"
#include "FIFO_toThreshold_outMat_data_stream_0_V.h"

namespace ap_rtl {

struct toThreshold : public sc_module {
    // Port declarations 26
    sc_in< sc_lv<24> > IN_STREAM_TDATA;
    sc_in< sc_lv<3> > IN_STREAM_TKEEP;
    sc_in< sc_lv<3> > IN_STREAM_TSTRB;
    sc_in< sc_lv<1> > IN_STREAM_TUSER;
    sc_in< sc_lv<1> > IN_STREAM_TLAST;
    sc_in< sc_lv<1> > IN_STREAM_TID;
    sc_in< sc_lv<1> > IN_STREAM_TDEST;
    sc_out< sc_lv<8> > OUT_STREAM_TDATA;
    sc_out< sc_lv<1> > OUT_STREAM_TKEEP;
    sc_out< sc_lv<1> > OUT_STREAM_TSTRB;
    sc_out< sc_lv<1> > OUT_STREAM_TUSER;
    sc_out< sc_lv<1> > OUT_STREAM_TLAST;
    sc_out< sc_lv<1> > OUT_STREAM_TID;
    sc_out< sc_lv<1> > OUT_STREAM_TDEST;
    sc_in< sc_lv<32> > cols;
    sc_in< sc_lv<32> > rows;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > IN_STREAM_TVALID;
    sc_out< sc_logic > IN_STREAM_TREADY;
    sc_out< sc_logic > OUT_STREAM_TVALID;
    sc_in< sc_logic > OUT_STREAM_TREADY;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;


    // Module declarations
    toThreshold(sc_module_name name);
    SC_HAS_PROCESS(toThreshold);

    ~toThreshold();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    toThreshold_Block_proc* toThreshold_Block_proc_U0;
    toThreshold_AXIvideo2Mat* toThreshold_AXIvideo2Mat_U0;
    toThreshold_CvtColor* toThreshold_CvtColor_U0;
    toThreshold_Threshold_1080_1920_0_0_s* toThreshold_Threshold_1080_1920_0_0_U0;
    toThreshold_Dilate_0_0_1080_1920_s* toThreshold_Dilate_0_0_1080_1920_U0;
    toThreshold_GaussianBlur* toThreshold_GaussianBlur_U0;
    toThreshold_Duplicate_1080_1920_0_0_s* toThreshold_Duplicate_1080_1920_0_0_U0;
    toThreshold_Sobel* toThreshold_Sobel_U0;
    toThreshold_Sobel_1* toThreshold_Sobel_1_U0;
    toThreshold_Loop_GradientLoop_proc* toThreshold_Loop_GradientLoop_proc_U0;
    toThreshold_Loop_LineBufferLoop_proc* toThreshold_Loop_LineBufferLoop_proc_U0;
    toThreshold_Dilate_0_0_1080_1920_1* toThreshold_Dilate_0_0_1080_1920_1_U0;
    toThreshold_Mat2AXIvideo_8_1080_1920_0_s* toThreshold_Mat2AXIvideo_8_1080_1920_0_U0;
    FIFO_toThreshold_inMat_rows_V_channel* inMat_rows_V_channel_U;
    FIFO_toThreshold_inMat_rows_V_channel1* inMat_rows_V_channel1_U;
    FIFO_toThreshold_inMat_cols_V_channel* inMat_cols_V_channel_U;
    FIFO_toThreshold_inMat_cols_V_channel1* inMat_cols_V_channel1_U;
    FIFO_toThreshold_grayMat_rows_V* grayMat_rows_V_U;
    FIFO_toThreshold_grayMat_cols_V* grayMat_cols_V_U;
    FIFO_toThreshold_dilateMat_rows_V* dilateMat_rows_V_U;
    FIFO_toThreshold_dilateMat_rows_V_channel* dilateMat_rows_V_channel_U;
    FIFO_toThreshold_dilateMat_cols_V* dilateMat_cols_V_U;
    FIFO_toThreshold_dilateMat_cols_V_channel* dilateMat_cols_V_channel_U;
    FIFO_toThreshold_threshMat_rows_V* threshMat_rows_V_U;
    FIFO_toThreshold_threshMat_cols_V* threshMat_cols_V_U;
    FIFO_toThreshold_blurMat_rows_V* blurMat_rows_V_U;
    FIFO_toThreshold_blurMat_cols_V* blurMat_cols_V_U;
    FIFO_toThreshold_blursobelxMat_rows_V* blursobelxMat_rows_V_U;
    FIFO_toThreshold_blursobelxMat_rows_V_channel* blursobelxMat_rows_V_channel_U;
    FIFO_toThreshold_blursobelxMat_cols_V* blursobelxMat_cols_V_U;
    FIFO_toThreshold_blursobelxMat_cols_V_channel* blursobelxMat_cols_V_channel_U;
    FIFO_toThreshold_blursobelyMat_rows_V* blursobelyMat_rows_V_U;
    FIFO_toThreshold_blursobelyMat_rows_V_channel* blursobelyMat_rows_V_channel_U;
    FIFO_toThreshold_blursobelyMat_cols_V* blursobelyMat_cols_V_U;
    FIFO_toThreshold_blursobelyMat_cols_V_channel* blursobelyMat_cols_V_channel_U;
    FIFO_toThreshold_nmsupressionMat_rows_V* nmsupressionMat_rows_V_U;
    FIFO_toThreshold_nmsupressionMat_cols_V* nmsupressionMat_cols_V_U;
    FIFO_toThreshold_outMat_rows_V* outMat_rows_V_U;
    FIFO_toThreshold_outMat_cols_V* outMat_cols_V_U;
    FIFO_toThreshold_inMat_data_stream_0_V* inMat_data_stream_0_V_U;
    FIFO_toThreshold_inMat_data_stream_1_V* inMat_data_stream_1_V_U;
    FIFO_toThreshold_inMat_data_stream_2_V* inMat_data_stream_2_V_U;
    FIFO_toThreshold_grayMat_data_stream_0_V* grayMat_data_stream_0_V_U;
    FIFO_toThreshold_dilateMat_data_stream_0_V* dilateMat_data_stream_0_V_U;
    FIFO_toThreshold_threshMat_data_stream_0_V* threshMat_data_stream_0_V_U;
    FIFO_toThreshold_blurMat_data_stream_0_V* blurMat_data_stream_0_V_U;
    FIFO_toThreshold_blursobelxMat_data_stream_0_V* blursobelxMat_data_stream_0_V_U;
    FIFO_toThreshold_blursobelyMat_data_stream_0_V* blursobelyMat_data_stream_0_V_U;
    FIFO_toThreshold_sobelxMat_data_stream_0_V* sobelxMat_data_stream_0_V_U;
    FIFO_toThreshold_sobelyMat_data_stream_0_V* sobelyMat_data_stream_0_V_U;
    FIFO_toThreshold_absvalueMat_data_stream_0_V* absvalueMat_data_stream_0_V_U;
    FIFO_toThreshold_angleMat_data_stream_0_V* angleMat_data_stream_0_V_U;
    FIFO_toThreshold_nmsupressionMat_data_stream_0* nmsupressionMat_data_stream_0_U;
    FIFO_toThreshold_outMat_data_stream_0_V* outMat_data_stream_0_V_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > toThreshold_Block_proc_U0_ap_start;
    sc_signal< sc_logic > toThreshold_Block_proc_U0_ap_done;
    sc_signal< sc_logic > toThreshold_Block_proc_U0_ap_continue;
    sc_signal< sc_logic > toThreshold_Block_proc_U0_ap_idle;
    sc_signal< sc_logic > toThreshold_Block_proc_U0_ap_ready;
    sc_signal< sc_lv<32> > toThreshold_Block_proc_U0_rows;
    sc_signal< sc_lv<32> > toThreshold_Block_proc_U0_cols;
    sc_signal< sc_lv<12> > toThreshold_Block_proc_U0_ap_return_0;
    sc_signal< sc_lv<12> > toThreshold_Block_proc_U0_ap_return_1;
    sc_signal< sc_lv<12> > toThreshold_Block_proc_U0_ap_return_2;
    sc_signal< sc_lv<12> > toThreshold_Block_proc_U0_ap_return_3;
    sc_signal< sc_lv<12> > toThreshold_Block_proc_U0_ap_return_4;
    sc_signal< sc_lv<12> > toThreshold_Block_proc_U0_ap_return_5;
    sc_signal< sc_lv<12> > toThreshold_Block_proc_U0_ap_return_6;
    sc_signal< sc_lv<12> > toThreshold_Block_proc_U0_ap_return_7;
    sc_signal< sc_lv<12> > toThreshold_Block_proc_U0_ap_return_8;
    sc_signal< sc_lv<12> > toThreshold_Block_proc_U0_ap_return_9;
    sc_signal< sc_lv<12> > toThreshold_Block_proc_U0_ap_return_10;
    sc_signal< sc_lv<12> > toThreshold_Block_proc_U0_ap_return_11;
    sc_signal< sc_lv<12> > toThreshold_Block_proc_U0_ap_return_12;
    sc_signal< sc_lv<12> > toThreshold_Block_proc_U0_ap_return_13;
    sc_signal< sc_lv<12> > toThreshold_Block_proc_U0_ap_return_14;
    sc_signal< sc_lv<12> > toThreshold_Block_proc_U0_ap_return_15;
    sc_signal< sc_lv<12> > toThreshold_Block_proc_U0_ap_return_16;
    sc_signal< sc_lv<12> > toThreshold_Block_proc_U0_ap_return_17;
    sc_signal< sc_lv<12> > toThreshold_Block_proc_U0_ap_return_18;
    sc_signal< sc_lv<12> > toThreshold_Block_proc_U0_ap_return_19;
    sc_signal< sc_lv<12> > toThreshold_Block_proc_U0_ap_return_20;
    sc_signal< sc_lv<12> > toThreshold_Block_proc_U0_ap_return_21;
    sc_signal< sc_lv<12> > toThreshold_Block_proc_U0_ap_return_22;
    sc_signal< sc_lv<12> > toThreshold_Block_proc_U0_ap_return_23;
    sc_signal< sc_lv<12> > toThreshold_Block_proc_U0_ap_return_24;
    sc_signal< sc_lv<12> > toThreshold_Block_proc_U0_ap_return_25;
    sc_signal< sc_logic > ap_chn_write_toThreshold_Block_proc_U0_inMat_cols_V_channel;
    sc_signal< sc_logic > inMat_cols_V_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_inMat_cols_V_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_inMat_cols_V_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_toThreshold_Block_proc_U0_inMat_rows_V_channel1;
    sc_signal< sc_logic > inMat_rows_V_channel1_full_n;
    sc_signal< sc_logic > ap_reg_ready_inMat_rows_V_channel1_full_n;
    sc_signal< sc_logic > ap_sig_ready_inMat_rows_V_channel1_full_n;
    sc_signal< sc_logic > ap_chn_write_toThreshold_Block_proc_U0_inMat_rows_V_channel;
    sc_signal< sc_logic > inMat_rows_V_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_inMat_rows_V_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_inMat_rows_V_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_toThreshold_Block_proc_U0_inMat_cols_V_channel1;
    sc_signal< sc_logic > inMat_cols_V_channel1_full_n;
    sc_signal< sc_logic > ap_reg_ready_inMat_cols_V_channel1_full_n;
    sc_signal< sc_logic > ap_sig_ready_inMat_cols_V_channel1_full_n;
    sc_signal< sc_logic > ap_chn_write_toThreshold_Block_proc_U0_grayMat_rows_V;
    sc_signal< sc_logic > grayMat_rows_V_full_n;
    sc_signal< sc_logic > ap_reg_ready_grayMat_rows_V_full_n;
    sc_signal< sc_logic > ap_sig_ready_grayMat_rows_V_full_n;
    sc_signal< sc_logic > ap_chn_write_toThreshold_Block_proc_U0_grayMat_cols_V;
    sc_signal< sc_logic > grayMat_cols_V_full_n;
    sc_signal< sc_logic > ap_reg_ready_grayMat_cols_V_full_n;
    sc_signal< sc_logic > ap_sig_ready_grayMat_cols_V_full_n;
    sc_signal< sc_logic > ap_chn_write_toThreshold_Block_proc_U0_dilateMat_cols_V_channel;
    sc_signal< sc_logic > dilateMat_cols_V_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_dilateMat_cols_V_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_dilateMat_cols_V_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_toThreshold_Block_proc_U0_dilateMat_rows_V;
    sc_signal< sc_logic > dilateMat_rows_V_full_n;
    sc_signal< sc_logic > ap_reg_ready_dilateMat_rows_V_full_n;
    sc_signal< sc_logic > ap_sig_ready_dilateMat_rows_V_full_n;
    sc_signal< sc_logic > ap_chn_write_toThreshold_Block_proc_U0_dilateMat_rows_V_channel;
    sc_signal< sc_logic > dilateMat_rows_V_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_dilateMat_rows_V_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_dilateMat_rows_V_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_toThreshold_Block_proc_U0_dilateMat_cols_V;
    sc_signal< sc_logic > dilateMat_cols_V_full_n;
    sc_signal< sc_logic > ap_reg_ready_dilateMat_cols_V_full_n;
    sc_signal< sc_logic > ap_sig_ready_dilateMat_cols_V_full_n;
    sc_signal< sc_logic > ap_chn_write_toThreshold_Block_proc_U0_threshMat_rows_V;
    sc_signal< sc_logic > threshMat_rows_V_full_n;
    sc_signal< sc_logic > ap_reg_ready_threshMat_rows_V_full_n;
    sc_signal< sc_logic > ap_sig_ready_threshMat_rows_V_full_n;
    sc_signal< sc_logic > ap_chn_write_toThreshold_Block_proc_U0_threshMat_cols_V;
    sc_signal< sc_logic > threshMat_cols_V_full_n;
    sc_signal< sc_logic > ap_reg_ready_threshMat_cols_V_full_n;
    sc_signal< sc_logic > ap_sig_ready_threshMat_cols_V_full_n;
    sc_signal< sc_logic > ap_chn_write_toThreshold_Block_proc_U0_blurMat_rows_V;
    sc_signal< sc_logic > blurMat_rows_V_full_n;
    sc_signal< sc_logic > ap_reg_ready_blurMat_rows_V_full_n;
    sc_signal< sc_logic > ap_sig_ready_blurMat_rows_V_full_n;
    sc_signal< sc_logic > ap_chn_write_toThreshold_Block_proc_U0_blurMat_cols_V;
    sc_signal< sc_logic > blurMat_cols_V_full_n;
    sc_signal< sc_logic > ap_reg_ready_blurMat_cols_V_full_n;
    sc_signal< sc_logic > ap_sig_ready_blurMat_cols_V_full_n;
    sc_signal< sc_logic > ap_chn_write_toThreshold_Block_proc_U0_blursobelyMat_cols_V;
    sc_signal< sc_logic > blursobelyMat_cols_V_full_n;
    sc_signal< sc_logic > ap_reg_ready_blursobelyMat_cols_V_full_n;
    sc_signal< sc_logic > ap_sig_ready_blursobelyMat_cols_V_full_n;
    sc_signal< sc_logic > ap_chn_write_toThreshold_Block_proc_U0_blursobelxMat_rows_V;
    sc_signal< sc_logic > blursobelxMat_rows_V_full_n;
    sc_signal< sc_logic > ap_reg_ready_blursobelxMat_rows_V_full_n;
    sc_signal< sc_logic > ap_sig_ready_blursobelxMat_rows_V_full_n;
    sc_signal< sc_logic > ap_chn_write_toThreshold_Block_proc_U0_blursobelxMat_rows_V_channel;
    sc_signal< sc_logic > blursobelxMat_rows_V_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_blursobelxMat_rows_V_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_blursobelxMat_rows_V_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_toThreshold_Block_proc_U0_blursobelxMat_cols_V;
    sc_signal< sc_logic > blursobelxMat_cols_V_full_n;
    sc_signal< sc_logic > ap_reg_ready_blursobelxMat_cols_V_full_n;
    sc_signal< sc_logic > ap_sig_ready_blursobelxMat_cols_V_full_n;
    sc_signal< sc_logic > ap_chn_write_toThreshold_Block_proc_U0_blursobelxMat_cols_V_channel;
    sc_signal< sc_logic > blursobelxMat_cols_V_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_blursobelxMat_cols_V_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_blursobelxMat_cols_V_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_toThreshold_Block_proc_U0_blursobelyMat_rows_V;
    sc_signal< sc_logic > blursobelyMat_rows_V_full_n;
    sc_signal< sc_logic > ap_reg_ready_blursobelyMat_rows_V_full_n;
    sc_signal< sc_logic > ap_sig_ready_blursobelyMat_rows_V_full_n;
    sc_signal< sc_logic > ap_chn_write_toThreshold_Block_proc_U0_blursobelyMat_rows_V_channel;
    sc_signal< sc_logic > blursobelyMat_rows_V_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_blursobelyMat_rows_V_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_blursobelyMat_rows_V_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_toThreshold_Block_proc_U0_blursobelyMat_cols_V_channel;
    sc_signal< sc_logic > blursobelyMat_cols_V_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_blursobelyMat_cols_V_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_blursobelyMat_cols_V_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_toThreshold_Block_proc_U0_nmsupressionMat_rows_V;
    sc_signal< sc_logic > nmsupressionMat_rows_V_full_n;
    sc_signal< sc_logic > ap_reg_ready_nmsupressionMat_rows_V_full_n;
    sc_signal< sc_logic > ap_sig_ready_nmsupressionMat_rows_V_full_n;
    sc_signal< sc_logic > ap_chn_write_toThreshold_Block_proc_U0_nmsupressionMat_cols_V;
    sc_signal< sc_logic > nmsupressionMat_cols_V_full_n;
    sc_signal< sc_logic > ap_reg_ready_nmsupressionMat_cols_V_full_n;
    sc_signal< sc_logic > ap_sig_ready_nmsupressionMat_cols_V_full_n;
    sc_signal< sc_logic > ap_chn_write_toThreshold_Block_proc_U0_outMat_rows_V;
    sc_signal< sc_logic > outMat_rows_V_full_n;
    sc_signal< sc_logic > ap_reg_ready_outMat_rows_V_full_n;
    sc_signal< sc_logic > ap_sig_ready_outMat_rows_V_full_n;
    sc_signal< sc_logic > ap_chn_write_toThreshold_Block_proc_U0_outMat_cols_V;
    sc_signal< sc_logic > outMat_cols_V_full_n;
    sc_signal< sc_logic > ap_reg_ready_outMat_cols_V_full_n;
    sc_signal< sc_logic > ap_sig_ready_outMat_cols_V_full_n;
    sc_signal< sc_logic > toThreshold_AXIvideo2Mat_U0_ap_start;
    sc_signal< sc_logic > toThreshold_AXIvideo2Mat_U0_ap_done;
    sc_signal< sc_logic > toThreshold_AXIvideo2Mat_U0_ap_continue;
    sc_signal< sc_logic > toThreshold_AXIvideo2Mat_U0_ap_idle;
    sc_signal< sc_logic > toThreshold_AXIvideo2Mat_U0_ap_ready;
    sc_signal< sc_lv<24> > toThreshold_AXIvideo2Mat_U0_IN_STREAM_TDATA;
    sc_signal< sc_logic > toThreshold_AXIvideo2Mat_U0_IN_STREAM_TVALID;
    sc_signal< sc_logic > toThreshold_AXIvideo2Mat_U0_IN_STREAM_TREADY;
    sc_signal< sc_lv<3> > toThreshold_AXIvideo2Mat_U0_IN_STREAM_TKEEP;
    sc_signal< sc_lv<3> > toThreshold_AXIvideo2Mat_U0_IN_STREAM_TSTRB;
    sc_signal< sc_lv<1> > toThreshold_AXIvideo2Mat_U0_IN_STREAM_TUSER;
    sc_signal< sc_lv<1> > toThreshold_AXIvideo2Mat_U0_IN_STREAM_TLAST;
    sc_signal< sc_lv<1> > toThreshold_AXIvideo2Mat_U0_IN_STREAM_TID;
    sc_signal< sc_lv<1> > toThreshold_AXIvideo2Mat_U0_IN_STREAM_TDEST;
    sc_signal< sc_lv<12> > toThreshold_AXIvideo2Mat_U0_img_rows_V_read;
    sc_signal< sc_lv<12> > toThreshold_AXIvideo2Mat_U0_img_cols_V_read;
    sc_signal< sc_lv<8> > toThreshold_AXIvideo2Mat_U0_img_data_stream_0_V_din;
    sc_signal< sc_logic > toThreshold_AXIvideo2Mat_U0_img_data_stream_0_V_full_n;
    sc_signal< sc_logic > toThreshold_AXIvideo2Mat_U0_img_data_stream_0_V_write;
    sc_signal< sc_lv<8> > toThreshold_AXIvideo2Mat_U0_img_data_stream_1_V_din;
    sc_signal< sc_logic > toThreshold_AXIvideo2Mat_U0_img_data_stream_1_V_full_n;
    sc_signal< sc_logic > toThreshold_AXIvideo2Mat_U0_img_data_stream_1_V_write;
    sc_signal< sc_lv<8> > toThreshold_AXIvideo2Mat_U0_img_data_stream_2_V_din;
    sc_signal< sc_logic > toThreshold_AXIvideo2Mat_U0_img_data_stream_2_V_full_n;
    sc_signal< sc_logic > toThreshold_AXIvideo2Mat_U0_img_data_stream_2_V_write;
    sc_signal< sc_logic > toThreshold_CvtColor_U0_ap_start;
    sc_signal< sc_logic > toThreshold_CvtColor_U0_ap_done;
    sc_signal< sc_logic > toThreshold_CvtColor_U0_ap_continue;
    sc_signal< sc_logic > toThreshold_CvtColor_U0_ap_idle;
    sc_signal< sc_logic > toThreshold_CvtColor_U0_ap_ready;
    sc_signal< sc_lv<12> > toThreshold_CvtColor_U0_p_src_rows_V_read;
    sc_signal< sc_lv<12> > toThreshold_CvtColor_U0_p_src_cols_V_read;
    sc_signal< sc_lv<8> > toThreshold_CvtColor_U0_p_src_data_stream_0_V_dout;
    sc_signal< sc_logic > toThreshold_CvtColor_U0_p_src_data_stream_0_V_empty_n;
    sc_signal< sc_logic > toThreshold_CvtColor_U0_p_src_data_stream_0_V_read;
    sc_signal< sc_lv<8> > toThreshold_CvtColor_U0_p_src_data_stream_1_V_dout;
    sc_signal< sc_logic > toThreshold_CvtColor_U0_p_src_data_stream_1_V_empty_n;
    sc_signal< sc_logic > toThreshold_CvtColor_U0_p_src_data_stream_1_V_read;
    sc_signal< sc_lv<8> > toThreshold_CvtColor_U0_p_src_data_stream_2_V_dout;
    sc_signal< sc_logic > toThreshold_CvtColor_U0_p_src_data_stream_2_V_empty_n;
    sc_signal< sc_logic > toThreshold_CvtColor_U0_p_src_data_stream_2_V_read;
    sc_signal< sc_lv<8> > toThreshold_CvtColor_U0_p_dst_data_stream_V_din;
    sc_signal< sc_logic > toThreshold_CvtColor_U0_p_dst_data_stream_V_full_n;
    sc_signal< sc_logic > toThreshold_CvtColor_U0_p_dst_data_stream_V_write;
    sc_signal< sc_logic > toThreshold_Threshold_1080_1920_0_0_U0_ap_start;
    sc_signal< sc_logic > toThreshold_Threshold_1080_1920_0_0_U0_ap_done;
    sc_signal< sc_logic > toThreshold_Threshold_1080_1920_0_0_U0_ap_continue;
    sc_signal< sc_logic > toThreshold_Threshold_1080_1920_0_0_U0_ap_idle;
    sc_signal< sc_logic > toThreshold_Threshold_1080_1920_0_0_U0_ap_ready;
    sc_signal< sc_lv<12> > toThreshold_Threshold_1080_1920_0_0_U0_src_rows_V_read;
    sc_signal< sc_lv<12> > toThreshold_Threshold_1080_1920_0_0_U0_src_cols_V_read;
    sc_signal< sc_lv<8> > toThreshold_Threshold_1080_1920_0_0_U0_src_data_stream_V_dout;
    sc_signal< sc_logic > toThreshold_Threshold_1080_1920_0_0_U0_src_data_stream_V_empty_n;
    sc_signal< sc_logic > toThreshold_Threshold_1080_1920_0_0_U0_src_data_stream_V_read;
    sc_signal< sc_lv<12> > toThreshold_Threshold_1080_1920_0_0_U0_dst_rows_V_read;
    sc_signal< sc_lv<12> > toThreshold_Threshold_1080_1920_0_0_U0_dst_cols_V_read;
    sc_signal< sc_lv<8> > toThreshold_Threshold_1080_1920_0_0_U0_dst_data_stream_V_din;
    sc_signal< sc_logic > toThreshold_Threshold_1080_1920_0_0_U0_dst_data_stream_V_full_n;
    sc_signal< sc_logic > toThreshold_Threshold_1080_1920_0_0_U0_dst_data_stream_V_write;
    sc_signal< sc_logic > toThreshold_Dilate_0_0_1080_1920_U0_ap_start;
    sc_signal< sc_logic > toThreshold_Dilate_0_0_1080_1920_U0_ap_done;
    sc_signal< sc_logic > toThreshold_Dilate_0_0_1080_1920_U0_ap_continue;
    sc_signal< sc_logic > toThreshold_Dilate_0_0_1080_1920_U0_ap_idle;
    sc_signal< sc_logic > toThreshold_Dilate_0_0_1080_1920_U0_ap_ready;
    sc_signal< sc_lv<12> > toThreshold_Dilate_0_0_1080_1920_U0_p_src_rows_V_read;
    sc_signal< sc_lv<12> > toThreshold_Dilate_0_0_1080_1920_U0_p_src_cols_V_read;
    sc_signal< sc_lv<8> > toThreshold_Dilate_0_0_1080_1920_U0_p_src_data_stream_V_dout;
    sc_signal< sc_logic > toThreshold_Dilate_0_0_1080_1920_U0_p_src_data_stream_V_empty_n;
    sc_signal< sc_logic > toThreshold_Dilate_0_0_1080_1920_U0_p_src_data_stream_V_read;
    sc_signal< sc_lv<8> > toThreshold_Dilate_0_0_1080_1920_U0_p_dst_data_stream_V_din;
    sc_signal< sc_logic > toThreshold_Dilate_0_0_1080_1920_U0_p_dst_data_stream_V_full_n;
    sc_signal< sc_logic > toThreshold_Dilate_0_0_1080_1920_U0_p_dst_data_stream_V_write;
    sc_signal< sc_logic > toThreshold_GaussianBlur_U0_ap_start;
    sc_signal< sc_logic > toThreshold_GaussianBlur_U0_ap_done;
    sc_signal< sc_logic > toThreshold_GaussianBlur_U0_ap_continue;
    sc_signal< sc_logic > toThreshold_GaussianBlur_U0_ap_idle;
    sc_signal< sc_logic > toThreshold_GaussianBlur_U0_ap_ready;
    sc_signal< sc_lv<12> > toThreshold_GaussianBlur_U0_p_src_rows_V_read;
    sc_signal< sc_lv<12> > toThreshold_GaussianBlur_U0_p_src_cols_V_read;
    sc_signal< sc_lv<8> > toThreshold_GaussianBlur_U0_p_src_data_stream_V_dout;
    sc_signal< sc_logic > toThreshold_GaussianBlur_U0_p_src_data_stream_V_empty_n;
    sc_signal< sc_logic > toThreshold_GaussianBlur_U0_p_src_data_stream_V_read;
    sc_signal< sc_lv<8> > toThreshold_GaussianBlur_U0_p_dst_data_stream_V_din;
    sc_signal< sc_logic > toThreshold_GaussianBlur_U0_p_dst_data_stream_V_full_n;
    sc_signal< sc_logic > toThreshold_GaussianBlur_U0_p_dst_data_stream_V_write;
    sc_signal< sc_logic > toThreshold_Duplicate_1080_1920_0_0_U0_ap_start;
    sc_signal< sc_logic > toThreshold_Duplicate_1080_1920_0_0_U0_ap_done;
    sc_signal< sc_logic > toThreshold_Duplicate_1080_1920_0_0_U0_ap_continue;
    sc_signal< sc_logic > toThreshold_Duplicate_1080_1920_0_0_U0_ap_idle;
    sc_signal< sc_logic > toThreshold_Duplicate_1080_1920_0_0_U0_ap_ready;
    sc_signal< sc_lv<12> > toThreshold_Duplicate_1080_1920_0_0_U0_src_rows_V_read;
    sc_signal< sc_lv<12> > toThreshold_Duplicate_1080_1920_0_0_U0_src_cols_V_read;
    sc_signal< sc_lv<8> > toThreshold_Duplicate_1080_1920_0_0_U0_src_data_stream_V_dout;
    sc_signal< sc_logic > toThreshold_Duplicate_1080_1920_0_0_U0_src_data_stream_V_empty_n;
    sc_signal< sc_logic > toThreshold_Duplicate_1080_1920_0_0_U0_src_data_stream_V_read;
    sc_signal< sc_lv<12> > toThreshold_Duplicate_1080_1920_0_0_U0_dst1_rows_V_read;
    sc_signal< sc_lv<12> > toThreshold_Duplicate_1080_1920_0_0_U0_dst1_cols_V_read;
    sc_signal< sc_lv<8> > toThreshold_Duplicate_1080_1920_0_0_U0_dst1_data_stream_V_din;
    sc_signal< sc_logic > toThreshold_Duplicate_1080_1920_0_0_U0_dst1_data_stream_V_full_n;
    sc_signal< sc_logic > toThreshold_Duplicate_1080_1920_0_0_U0_dst1_data_stream_V_write;
    sc_signal< sc_lv<12> > toThreshold_Duplicate_1080_1920_0_0_U0_dst2_rows_V_read;
    sc_signal< sc_lv<12> > toThreshold_Duplicate_1080_1920_0_0_U0_dst2_cols_V_read;
    sc_signal< sc_lv<8> > toThreshold_Duplicate_1080_1920_0_0_U0_dst2_data_stream_V_din;
    sc_signal< sc_logic > toThreshold_Duplicate_1080_1920_0_0_U0_dst2_data_stream_V_full_n;
    sc_signal< sc_logic > toThreshold_Duplicate_1080_1920_0_0_U0_dst2_data_stream_V_write;
    sc_signal< sc_logic > toThreshold_Sobel_U0_ap_start;
    sc_signal< sc_logic > toThreshold_Sobel_U0_ap_done;
    sc_signal< sc_logic > toThreshold_Sobel_U0_ap_continue;
    sc_signal< sc_logic > toThreshold_Sobel_U0_ap_idle;
    sc_signal< sc_logic > toThreshold_Sobel_U0_ap_ready;
    sc_signal< sc_lv<12> > toThreshold_Sobel_U0_p_src_rows_V_read;
    sc_signal< sc_lv<12> > toThreshold_Sobel_U0_p_src_cols_V_read;
    sc_signal< sc_lv<8> > toThreshold_Sobel_U0_p_src_data_stream_V_dout;
    sc_signal< sc_logic > toThreshold_Sobel_U0_p_src_data_stream_V_empty_n;
    sc_signal< sc_logic > toThreshold_Sobel_U0_p_src_data_stream_V_read;
    sc_signal< sc_lv<8> > toThreshold_Sobel_U0_p_dst_data_stream_V_din;
    sc_signal< sc_logic > toThreshold_Sobel_U0_p_dst_data_stream_V_full_n;
    sc_signal< sc_logic > toThreshold_Sobel_U0_p_dst_data_stream_V_write;
    sc_signal< sc_logic > toThreshold_Sobel_1_U0_ap_start;
    sc_signal< sc_logic > toThreshold_Sobel_1_U0_ap_done;
    sc_signal< sc_logic > toThreshold_Sobel_1_U0_ap_continue;
    sc_signal< sc_logic > toThreshold_Sobel_1_U0_ap_idle;
    sc_signal< sc_logic > toThreshold_Sobel_1_U0_ap_ready;
    sc_signal< sc_lv<12> > toThreshold_Sobel_1_U0_p_src_rows_V_read;
    sc_signal< sc_lv<12> > toThreshold_Sobel_1_U0_p_src_cols_V_read;
    sc_signal< sc_lv<8> > toThreshold_Sobel_1_U0_p_src_data_stream_V_dout;
    sc_signal< sc_logic > toThreshold_Sobel_1_U0_p_src_data_stream_V_empty_n;
    sc_signal< sc_logic > toThreshold_Sobel_1_U0_p_src_data_stream_V_read;
    sc_signal< sc_lv<8> > toThreshold_Sobel_1_U0_p_dst_data_stream_V_din;
    sc_signal< sc_logic > toThreshold_Sobel_1_U0_p_dst_data_stream_V_full_n;
    sc_signal< sc_logic > toThreshold_Sobel_1_U0_p_dst_data_stream_V_write;
    sc_signal< sc_logic > toThreshold_Loop_GradientLoop_proc_U0_ap_start;
    sc_signal< sc_logic > toThreshold_Loop_GradientLoop_proc_U0_ap_done;
    sc_signal< sc_logic > toThreshold_Loop_GradientLoop_proc_U0_ap_continue;
    sc_signal< sc_logic > toThreshold_Loop_GradientLoop_proc_U0_ap_idle;
    sc_signal< sc_logic > toThreshold_Loop_GradientLoop_proc_U0_ap_ready;
    sc_signal< sc_lv<32> > toThreshold_Loop_GradientLoop_proc_U0_rows;
    sc_signal< sc_lv<32> > toThreshold_Loop_GradientLoop_proc_U0_cols;
    sc_signal< sc_lv<8> > toThreshold_Loop_GradientLoop_proc_U0_sobelxMat_data_stream_0_V_dout;
    sc_signal< sc_logic > toThreshold_Loop_GradientLoop_proc_U0_sobelxMat_data_stream_0_V_empty_n;
    sc_signal< sc_logic > toThreshold_Loop_GradientLoop_proc_U0_sobelxMat_data_stream_0_V_read;
    sc_signal< sc_lv<8> > toThreshold_Loop_GradientLoop_proc_U0_sobelyMat_data_stream_0_V_dout;
    sc_signal< sc_logic > toThreshold_Loop_GradientLoop_proc_U0_sobelyMat_data_stream_0_V_empty_n;
    sc_signal< sc_logic > toThreshold_Loop_GradientLoop_proc_U0_sobelyMat_data_stream_0_V_read;
    sc_signal< sc_lv<8> > toThreshold_Loop_GradientLoop_proc_U0_absvalueMat_data_stream_0_V_din;
    sc_signal< sc_logic > toThreshold_Loop_GradientLoop_proc_U0_absvalueMat_data_stream_0_V_full_n;
    sc_signal< sc_logic > toThreshold_Loop_GradientLoop_proc_U0_absvalueMat_data_stream_0_V_write;
    sc_signal< sc_lv<8> > toThreshold_Loop_GradientLoop_proc_U0_angleMat_data_stream_0_V_din;
    sc_signal< sc_logic > toThreshold_Loop_GradientLoop_proc_U0_angleMat_data_stream_0_V_full_n;
    sc_signal< sc_logic > toThreshold_Loop_GradientLoop_proc_U0_angleMat_data_stream_0_V_write;
    sc_signal< sc_logic > toThreshold_Loop_LineBufferLoop_proc_U0_ap_start;
    sc_signal< sc_logic > toThreshold_Loop_LineBufferLoop_proc_U0_ap_done;
    sc_signal< sc_logic > toThreshold_Loop_LineBufferLoop_proc_U0_ap_continue;
    sc_signal< sc_logic > toThreshold_Loop_LineBufferLoop_proc_U0_ap_idle;
    sc_signal< sc_logic > toThreshold_Loop_LineBufferLoop_proc_U0_ap_ready;
    sc_signal< sc_lv<32> > toThreshold_Loop_LineBufferLoop_proc_U0_cols;
    sc_signal< sc_lv<32> > toThreshold_Loop_LineBufferLoop_proc_U0_rows;
    sc_signal< sc_lv<8> > toThreshold_Loop_LineBufferLoop_proc_U0_absvalueMat_data_stream_0_V_dout;
    sc_signal< sc_logic > toThreshold_Loop_LineBufferLoop_proc_U0_absvalueMat_data_stream_0_V_empty_n;
    sc_signal< sc_logic > toThreshold_Loop_LineBufferLoop_proc_U0_absvalueMat_data_stream_0_V_read;
    sc_signal< sc_lv<8> > toThreshold_Loop_LineBufferLoop_proc_U0_angleMat_data_stream_0_V_dout;
    sc_signal< sc_logic > toThreshold_Loop_LineBufferLoop_proc_U0_angleMat_data_stream_0_V_empty_n;
    sc_signal< sc_logic > toThreshold_Loop_LineBufferLoop_proc_U0_angleMat_data_stream_0_V_read;
    sc_signal< sc_lv<8> > toThreshold_Loop_LineBufferLoop_proc_U0_nmsupressionMat_data_stream_0_V_din;
    sc_signal< sc_logic > toThreshold_Loop_LineBufferLoop_proc_U0_nmsupressionMat_data_stream_0_V_full_n;
    sc_signal< sc_logic > toThreshold_Loop_LineBufferLoop_proc_U0_nmsupressionMat_data_stream_0_V_write;
    sc_signal< sc_logic > toThreshold_Dilate_0_0_1080_1920_1_U0_ap_start;
    sc_signal< sc_logic > toThreshold_Dilate_0_0_1080_1920_1_U0_ap_done;
    sc_signal< sc_logic > toThreshold_Dilate_0_0_1080_1920_1_U0_ap_continue;
    sc_signal< sc_logic > toThreshold_Dilate_0_0_1080_1920_1_U0_ap_idle;
    sc_signal< sc_logic > toThreshold_Dilate_0_0_1080_1920_1_U0_ap_ready;
    sc_signal< sc_lv<12> > toThreshold_Dilate_0_0_1080_1920_1_U0_p_src_rows_V_read;
    sc_signal< sc_lv<12> > toThreshold_Dilate_0_0_1080_1920_1_U0_p_src_cols_V_read;
    sc_signal< sc_lv<8> > toThreshold_Dilate_0_0_1080_1920_1_U0_p_src_data_stream_V_dout;
    sc_signal< sc_logic > toThreshold_Dilate_0_0_1080_1920_1_U0_p_src_data_stream_V_empty_n;
    sc_signal< sc_logic > toThreshold_Dilate_0_0_1080_1920_1_U0_p_src_data_stream_V_read;
    sc_signal< sc_lv<8> > toThreshold_Dilate_0_0_1080_1920_1_U0_p_dst_data_stream_V_din;
    sc_signal< sc_logic > toThreshold_Dilate_0_0_1080_1920_1_U0_p_dst_data_stream_V_full_n;
    sc_signal< sc_logic > toThreshold_Dilate_0_0_1080_1920_1_U0_p_dst_data_stream_V_write;
    sc_signal< sc_logic > toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_ap_start;
    sc_signal< sc_logic > toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_ap_done;
    sc_signal< sc_logic > toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_ap_continue;
    sc_signal< sc_logic > toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_ap_idle;
    sc_signal< sc_logic > toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_ap_ready;
    sc_signal< sc_lv<12> > toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_img_rows_V_read;
    sc_signal< sc_lv<12> > toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_img_cols_V_read;
    sc_signal< sc_lv<8> > toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_img_data_stream_V_dout;
    sc_signal< sc_logic > toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_img_data_stream_V_empty_n;
    sc_signal< sc_logic > toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_img_data_stream_V_read;
    sc_signal< sc_lv<8> > toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_OUT_STREAM_TDATA;
    sc_signal< sc_logic > toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_OUT_STREAM_TVALID;
    sc_signal< sc_logic > toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_OUT_STREAM_TREADY;
    sc_signal< sc_lv<1> > toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_OUT_STREAM_TKEEP;
    sc_signal< sc_lv<1> > toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_OUT_STREAM_TSTRB;
    sc_signal< sc_lv<1> > toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_OUT_STREAM_TUSER;
    sc_signal< sc_lv<1> > toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_OUT_STREAM_TLAST;
    sc_signal< sc_lv<1> > toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_OUT_STREAM_TID;
    sc_signal< sc_lv<1> > toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_OUT_STREAM_TDEST;
    sc_signal< sc_logic > ap_sig_hs_continue;
    sc_signal< sc_logic > inMat_rows_V_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > inMat_rows_V_channel_din;
    sc_signal< sc_logic > inMat_rows_V_channel_write;
    sc_signal< sc_lv<12> > inMat_rows_V_channel_dout;
    sc_signal< sc_logic > inMat_rows_V_channel_empty_n;
    sc_signal< sc_logic > inMat_rows_V_channel_read;
    sc_signal< sc_logic > inMat_rows_V_channel1_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > inMat_rows_V_channel1_din;
    sc_signal< sc_logic > inMat_rows_V_channel1_write;
    sc_signal< sc_lv<12> > inMat_rows_V_channel1_dout;
    sc_signal< sc_logic > inMat_rows_V_channel1_empty_n;
    sc_signal< sc_logic > inMat_rows_V_channel1_read;
    sc_signal< sc_logic > inMat_cols_V_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > inMat_cols_V_channel_din;
    sc_signal< sc_logic > inMat_cols_V_channel_write;
    sc_signal< sc_lv<12> > inMat_cols_V_channel_dout;
    sc_signal< sc_logic > inMat_cols_V_channel_empty_n;
    sc_signal< sc_logic > inMat_cols_V_channel_read;
    sc_signal< sc_logic > inMat_cols_V_channel1_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > inMat_cols_V_channel1_din;
    sc_signal< sc_logic > inMat_cols_V_channel1_write;
    sc_signal< sc_lv<12> > inMat_cols_V_channel1_dout;
    sc_signal< sc_logic > inMat_cols_V_channel1_empty_n;
    sc_signal< sc_logic > inMat_cols_V_channel1_read;
    sc_signal< sc_logic > grayMat_rows_V_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > grayMat_rows_V_din;
    sc_signal< sc_logic > grayMat_rows_V_write;
    sc_signal< sc_lv<12> > grayMat_rows_V_dout;
    sc_signal< sc_logic > grayMat_rows_V_empty_n;
    sc_signal< sc_logic > grayMat_rows_V_read;
    sc_signal< sc_logic > grayMat_cols_V_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > grayMat_cols_V_din;
    sc_signal< sc_logic > grayMat_cols_V_write;
    sc_signal< sc_lv<12> > grayMat_cols_V_dout;
    sc_signal< sc_logic > grayMat_cols_V_empty_n;
    sc_signal< sc_logic > grayMat_cols_V_read;
    sc_signal< sc_logic > dilateMat_rows_V_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > dilateMat_rows_V_din;
    sc_signal< sc_logic > dilateMat_rows_V_write;
    sc_signal< sc_lv<12> > dilateMat_rows_V_dout;
    sc_signal< sc_logic > dilateMat_rows_V_empty_n;
    sc_signal< sc_logic > dilateMat_rows_V_read;
    sc_signal< sc_logic > dilateMat_rows_V_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > dilateMat_rows_V_channel_din;
    sc_signal< sc_logic > dilateMat_rows_V_channel_write;
    sc_signal< sc_lv<12> > dilateMat_rows_V_channel_dout;
    sc_signal< sc_logic > dilateMat_rows_V_channel_empty_n;
    sc_signal< sc_logic > dilateMat_rows_V_channel_read;
    sc_signal< sc_logic > dilateMat_cols_V_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > dilateMat_cols_V_din;
    sc_signal< sc_logic > dilateMat_cols_V_write;
    sc_signal< sc_lv<12> > dilateMat_cols_V_dout;
    sc_signal< sc_logic > dilateMat_cols_V_empty_n;
    sc_signal< sc_logic > dilateMat_cols_V_read;
    sc_signal< sc_logic > dilateMat_cols_V_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > dilateMat_cols_V_channel_din;
    sc_signal< sc_logic > dilateMat_cols_V_channel_write;
    sc_signal< sc_lv<12> > dilateMat_cols_V_channel_dout;
    sc_signal< sc_logic > dilateMat_cols_V_channel_empty_n;
    sc_signal< sc_logic > dilateMat_cols_V_channel_read;
    sc_signal< sc_logic > threshMat_rows_V_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > threshMat_rows_V_din;
    sc_signal< sc_logic > threshMat_rows_V_write;
    sc_signal< sc_lv<12> > threshMat_rows_V_dout;
    sc_signal< sc_logic > threshMat_rows_V_empty_n;
    sc_signal< sc_logic > threshMat_rows_V_read;
    sc_signal< sc_logic > threshMat_cols_V_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > threshMat_cols_V_din;
    sc_signal< sc_logic > threshMat_cols_V_write;
    sc_signal< sc_lv<12> > threshMat_cols_V_dout;
    sc_signal< sc_logic > threshMat_cols_V_empty_n;
    sc_signal< sc_logic > threshMat_cols_V_read;
    sc_signal< sc_logic > blurMat_rows_V_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > blurMat_rows_V_din;
    sc_signal< sc_logic > blurMat_rows_V_write;
    sc_signal< sc_lv<12> > blurMat_rows_V_dout;
    sc_signal< sc_logic > blurMat_rows_V_empty_n;
    sc_signal< sc_logic > blurMat_rows_V_read;
    sc_signal< sc_logic > blurMat_cols_V_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > blurMat_cols_V_din;
    sc_signal< sc_logic > blurMat_cols_V_write;
    sc_signal< sc_lv<12> > blurMat_cols_V_dout;
    sc_signal< sc_logic > blurMat_cols_V_empty_n;
    sc_signal< sc_logic > blurMat_cols_V_read;
    sc_signal< sc_logic > blursobelxMat_rows_V_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > blursobelxMat_rows_V_din;
    sc_signal< sc_logic > blursobelxMat_rows_V_write;
    sc_signal< sc_lv<12> > blursobelxMat_rows_V_dout;
    sc_signal< sc_logic > blursobelxMat_rows_V_empty_n;
    sc_signal< sc_logic > blursobelxMat_rows_V_read;
    sc_signal< sc_logic > blursobelxMat_rows_V_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > blursobelxMat_rows_V_channel_din;
    sc_signal< sc_logic > blursobelxMat_rows_V_channel_write;
    sc_signal< sc_lv<12> > blursobelxMat_rows_V_channel_dout;
    sc_signal< sc_logic > blursobelxMat_rows_V_channel_empty_n;
    sc_signal< sc_logic > blursobelxMat_rows_V_channel_read;
    sc_signal< sc_logic > blursobelxMat_cols_V_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > blursobelxMat_cols_V_din;
    sc_signal< sc_logic > blursobelxMat_cols_V_write;
    sc_signal< sc_lv<12> > blursobelxMat_cols_V_dout;
    sc_signal< sc_logic > blursobelxMat_cols_V_empty_n;
    sc_signal< sc_logic > blursobelxMat_cols_V_read;
    sc_signal< sc_logic > blursobelxMat_cols_V_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > blursobelxMat_cols_V_channel_din;
    sc_signal< sc_logic > blursobelxMat_cols_V_channel_write;
    sc_signal< sc_lv<12> > blursobelxMat_cols_V_channel_dout;
    sc_signal< sc_logic > blursobelxMat_cols_V_channel_empty_n;
    sc_signal< sc_logic > blursobelxMat_cols_V_channel_read;
    sc_signal< sc_logic > blursobelyMat_rows_V_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > blursobelyMat_rows_V_din;
    sc_signal< sc_logic > blursobelyMat_rows_V_write;
    sc_signal< sc_lv<12> > blursobelyMat_rows_V_dout;
    sc_signal< sc_logic > blursobelyMat_rows_V_empty_n;
    sc_signal< sc_logic > blursobelyMat_rows_V_read;
    sc_signal< sc_logic > blursobelyMat_rows_V_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > blursobelyMat_rows_V_channel_din;
    sc_signal< sc_logic > blursobelyMat_rows_V_channel_write;
    sc_signal< sc_lv<12> > blursobelyMat_rows_V_channel_dout;
    sc_signal< sc_logic > blursobelyMat_rows_V_channel_empty_n;
    sc_signal< sc_logic > blursobelyMat_rows_V_channel_read;
    sc_signal< sc_logic > blursobelyMat_cols_V_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > blursobelyMat_cols_V_din;
    sc_signal< sc_logic > blursobelyMat_cols_V_write;
    sc_signal< sc_lv<12> > blursobelyMat_cols_V_dout;
    sc_signal< sc_logic > blursobelyMat_cols_V_empty_n;
    sc_signal< sc_logic > blursobelyMat_cols_V_read;
    sc_signal< sc_logic > blursobelyMat_cols_V_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > blursobelyMat_cols_V_channel_din;
    sc_signal< sc_logic > blursobelyMat_cols_V_channel_write;
    sc_signal< sc_lv<12> > blursobelyMat_cols_V_channel_dout;
    sc_signal< sc_logic > blursobelyMat_cols_V_channel_empty_n;
    sc_signal< sc_logic > blursobelyMat_cols_V_channel_read;
    sc_signal< sc_logic > nmsupressionMat_rows_V_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > nmsupressionMat_rows_V_din;
    sc_signal< sc_logic > nmsupressionMat_rows_V_write;
    sc_signal< sc_lv<12> > nmsupressionMat_rows_V_dout;
    sc_signal< sc_logic > nmsupressionMat_rows_V_empty_n;
    sc_signal< sc_logic > nmsupressionMat_rows_V_read;
    sc_signal< sc_logic > nmsupressionMat_cols_V_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > nmsupressionMat_cols_V_din;
    sc_signal< sc_logic > nmsupressionMat_cols_V_write;
    sc_signal< sc_lv<12> > nmsupressionMat_cols_V_dout;
    sc_signal< sc_logic > nmsupressionMat_cols_V_empty_n;
    sc_signal< sc_logic > nmsupressionMat_cols_V_read;
    sc_signal< sc_logic > outMat_rows_V_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > outMat_rows_V_din;
    sc_signal< sc_logic > outMat_rows_V_write;
    sc_signal< sc_lv<12> > outMat_rows_V_dout;
    sc_signal< sc_logic > outMat_rows_V_empty_n;
    sc_signal< sc_logic > outMat_rows_V_read;
    sc_signal< sc_logic > outMat_cols_V_U_ap_dummy_ce;
    sc_signal< sc_lv<12> > outMat_cols_V_din;
    sc_signal< sc_logic > outMat_cols_V_write;
    sc_signal< sc_lv<12> > outMat_cols_V_dout;
    sc_signal< sc_logic > outMat_cols_V_empty_n;
    sc_signal< sc_logic > outMat_cols_V_read;
    sc_signal< sc_logic > inMat_data_stream_0_V_U_ap_dummy_ce;
    sc_signal< sc_lv<8> > inMat_data_stream_0_V_din;
    sc_signal< sc_logic > inMat_data_stream_0_V_full_n;
    sc_signal< sc_logic > inMat_data_stream_0_V_write;
    sc_signal< sc_lv<8> > inMat_data_stream_0_V_dout;
    sc_signal< sc_logic > inMat_data_stream_0_V_empty_n;
    sc_signal< sc_logic > inMat_data_stream_0_V_read;
    sc_signal< sc_logic > inMat_data_stream_1_V_U_ap_dummy_ce;
    sc_signal< sc_lv<8> > inMat_data_stream_1_V_din;
    sc_signal< sc_logic > inMat_data_stream_1_V_full_n;
    sc_signal< sc_logic > inMat_data_stream_1_V_write;
    sc_signal< sc_lv<8> > inMat_data_stream_1_V_dout;
    sc_signal< sc_logic > inMat_data_stream_1_V_empty_n;
    sc_signal< sc_logic > inMat_data_stream_1_V_read;
    sc_signal< sc_logic > inMat_data_stream_2_V_U_ap_dummy_ce;
    sc_signal< sc_lv<8> > inMat_data_stream_2_V_din;
    sc_signal< sc_logic > inMat_data_stream_2_V_full_n;
    sc_signal< sc_logic > inMat_data_stream_2_V_write;
    sc_signal< sc_lv<8> > inMat_data_stream_2_V_dout;
    sc_signal< sc_logic > inMat_data_stream_2_V_empty_n;
    sc_signal< sc_logic > inMat_data_stream_2_V_read;
    sc_signal< sc_logic > grayMat_data_stream_0_V_U_ap_dummy_ce;
    sc_signal< sc_lv<8> > grayMat_data_stream_0_V_din;
    sc_signal< sc_logic > grayMat_data_stream_0_V_full_n;
    sc_signal< sc_logic > grayMat_data_stream_0_V_write;
    sc_signal< sc_lv<8> > grayMat_data_stream_0_V_dout;
    sc_signal< sc_logic > grayMat_data_stream_0_V_empty_n;
    sc_signal< sc_logic > grayMat_data_stream_0_V_read;
    sc_signal< sc_logic > dilateMat_data_stream_0_V_U_ap_dummy_ce;
    sc_signal< sc_lv<8> > dilateMat_data_stream_0_V_din;
    sc_signal< sc_logic > dilateMat_data_stream_0_V_full_n;
    sc_signal< sc_logic > dilateMat_data_stream_0_V_write;
    sc_signal< sc_lv<8> > dilateMat_data_stream_0_V_dout;
    sc_signal< sc_logic > dilateMat_data_stream_0_V_empty_n;
    sc_signal< sc_logic > dilateMat_data_stream_0_V_read;
    sc_signal< sc_logic > threshMat_data_stream_0_V_U_ap_dummy_ce;
    sc_signal< sc_lv<8> > threshMat_data_stream_0_V_din;
    sc_signal< sc_logic > threshMat_data_stream_0_V_full_n;
    sc_signal< sc_logic > threshMat_data_stream_0_V_write;
    sc_signal< sc_lv<8> > threshMat_data_stream_0_V_dout;
    sc_signal< sc_logic > threshMat_data_stream_0_V_empty_n;
    sc_signal< sc_logic > threshMat_data_stream_0_V_read;
    sc_signal< sc_logic > blurMat_data_stream_0_V_U_ap_dummy_ce;
    sc_signal< sc_lv<8> > blurMat_data_stream_0_V_din;
    sc_signal< sc_logic > blurMat_data_stream_0_V_full_n;
    sc_signal< sc_logic > blurMat_data_stream_0_V_write;
    sc_signal< sc_lv<8> > blurMat_data_stream_0_V_dout;
    sc_signal< sc_logic > blurMat_data_stream_0_V_empty_n;
    sc_signal< sc_logic > blurMat_data_stream_0_V_read;
    sc_signal< sc_logic > blursobelxMat_data_stream_0_V_U_ap_dummy_ce;
    sc_signal< sc_lv<8> > blursobelxMat_data_stream_0_V_din;
    sc_signal< sc_logic > blursobelxMat_data_stream_0_V_full_n;
    sc_signal< sc_logic > blursobelxMat_data_stream_0_V_write;
    sc_signal< sc_lv<8> > blursobelxMat_data_stream_0_V_dout;
    sc_signal< sc_logic > blursobelxMat_data_stream_0_V_empty_n;
    sc_signal< sc_logic > blursobelxMat_data_stream_0_V_read;
    sc_signal< sc_logic > blursobelyMat_data_stream_0_V_U_ap_dummy_ce;
    sc_signal< sc_lv<8> > blursobelyMat_data_stream_0_V_din;
    sc_signal< sc_logic > blursobelyMat_data_stream_0_V_full_n;
    sc_signal< sc_logic > blursobelyMat_data_stream_0_V_write;
    sc_signal< sc_lv<8> > blursobelyMat_data_stream_0_V_dout;
    sc_signal< sc_logic > blursobelyMat_data_stream_0_V_empty_n;
    sc_signal< sc_logic > blursobelyMat_data_stream_0_V_read;
    sc_signal< sc_logic > sobelxMat_data_stream_0_V_U_ap_dummy_ce;
    sc_signal< sc_lv<8> > sobelxMat_data_stream_0_V_din;
    sc_signal< sc_logic > sobelxMat_data_stream_0_V_full_n;
    sc_signal< sc_logic > sobelxMat_data_stream_0_V_write;
    sc_signal< sc_lv<8> > sobelxMat_data_stream_0_V_dout;
    sc_signal< sc_logic > sobelxMat_data_stream_0_V_empty_n;
    sc_signal< sc_logic > sobelxMat_data_stream_0_V_read;
    sc_signal< sc_logic > sobelyMat_data_stream_0_V_U_ap_dummy_ce;
    sc_signal< sc_lv<8> > sobelyMat_data_stream_0_V_din;
    sc_signal< sc_logic > sobelyMat_data_stream_0_V_full_n;
    sc_signal< sc_logic > sobelyMat_data_stream_0_V_write;
    sc_signal< sc_lv<8> > sobelyMat_data_stream_0_V_dout;
    sc_signal< sc_logic > sobelyMat_data_stream_0_V_empty_n;
    sc_signal< sc_logic > sobelyMat_data_stream_0_V_read;
    sc_signal< sc_logic > absvalueMat_data_stream_0_V_U_ap_dummy_ce;
    sc_signal< sc_lv<8> > absvalueMat_data_stream_0_V_din;
    sc_signal< sc_logic > absvalueMat_data_stream_0_V_full_n;
    sc_signal< sc_logic > absvalueMat_data_stream_0_V_write;
    sc_signal< sc_lv<8> > absvalueMat_data_stream_0_V_dout;
    sc_signal< sc_logic > absvalueMat_data_stream_0_V_empty_n;
    sc_signal< sc_logic > absvalueMat_data_stream_0_V_read;
    sc_signal< sc_logic > angleMat_data_stream_0_V_U_ap_dummy_ce;
    sc_signal< sc_lv<8> > angleMat_data_stream_0_V_din;
    sc_signal< sc_logic > angleMat_data_stream_0_V_full_n;
    sc_signal< sc_logic > angleMat_data_stream_0_V_write;
    sc_signal< sc_lv<8> > angleMat_data_stream_0_V_dout;
    sc_signal< sc_logic > angleMat_data_stream_0_V_empty_n;
    sc_signal< sc_logic > angleMat_data_stream_0_V_read;
    sc_signal< sc_logic > nmsupressionMat_data_stream_0_U_ap_dummy_ce;
    sc_signal< sc_lv<8> > nmsupressionMat_data_stream_0_din;
    sc_signal< sc_logic > nmsupressionMat_data_stream_0_full_n;
    sc_signal< sc_logic > nmsupressionMat_data_stream_0_write;
    sc_signal< sc_lv<8> > nmsupressionMat_data_stream_0_dout;
    sc_signal< sc_logic > nmsupressionMat_data_stream_0_empty_n;
    sc_signal< sc_logic > nmsupressionMat_data_stream_0_read;
    sc_signal< sc_logic > outMat_data_stream_0_V_U_ap_dummy_ce;
    sc_signal< sc_lv<8> > outMat_data_stream_0_V_din;
    sc_signal< sc_logic > outMat_data_stream_0_V_full_n;
    sc_signal< sc_logic > outMat_data_stream_0_V_write;
    sc_signal< sc_lv<8> > outMat_data_stream_0_V_dout;
    sc_signal< sc_logic > outMat_data_stream_0_V_empty_n;
    sc_signal< sc_logic > outMat_data_stream_0_V_read;
    sc_signal< sc_logic > ap_reg_procdone_toThreshold_Block_proc_U0;
    sc_signal< sc_logic > ap_sig_hs_done;
    sc_signal< sc_logic > ap_reg_procdone_toThreshold_AXIvideo2Mat_U0;
    sc_signal< sc_logic > ap_reg_procdone_toThreshold_CvtColor_U0;
    sc_signal< sc_logic > ap_reg_procdone_toThreshold_Threshold_1080_1920_0_0_U0;
    sc_signal< sc_logic > ap_reg_procdone_toThreshold_Dilate_0_0_1080_1920_U0;
    sc_signal< sc_logic > ap_reg_procdone_toThreshold_GaussianBlur_U0;
    sc_signal< sc_logic > ap_reg_procdone_toThreshold_Duplicate_1080_1920_0_0_U0;
    sc_signal< sc_logic > ap_reg_procdone_toThreshold_Sobel_U0;
    sc_signal< sc_logic > ap_reg_procdone_toThreshold_Sobel_1_U0;
    sc_signal< sc_logic > ap_reg_procdone_toThreshold_Loop_GradientLoop_proc_U0;
    sc_signal< sc_logic > ap_reg_procdone_toThreshold_Loop_LineBufferLoop_proc_U0;
    sc_signal< sc_logic > ap_reg_procdone_toThreshold_Dilate_0_0_1080_1920_1_U0;
    sc_signal< sc_logic > ap_reg_procdone_toThreshold_Mat2AXIvideo_8_1080_1920_0_U0;
    sc_signal< sc_logic > ap_CS;
    sc_signal< sc_logic > ap_sig_top_allready;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const bool ap_true;
    static const sc_logic ap_const_logic_0;
    static const sc_logic ap_const_logic_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_IN_STREAM_TREADY();
    void thread_OUT_STREAM_TDATA();
    void thread_OUT_STREAM_TDEST();
    void thread_OUT_STREAM_TID();
    void thread_OUT_STREAM_TKEEP();
    void thread_OUT_STREAM_TLAST();
    void thread_OUT_STREAM_TSTRB();
    void thread_OUT_STREAM_TUSER();
    void thread_OUT_STREAM_TVALID();
    void thread_absvalueMat_data_stream_0_V_U_ap_dummy_ce();
    void thread_absvalueMat_data_stream_0_V_din();
    void thread_absvalueMat_data_stream_0_V_read();
    void thread_absvalueMat_data_stream_0_V_write();
    void thread_angleMat_data_stream_0_V_U_ap_dummy_ce();
    void thread_angleMat_data_stream_0_V_din();
    void thread_angleMat_data_stream_0_V_read();
    void thread_angleMat_data_stream_0_V_write();
    void thread_ap_chn_write_toThreshold_Block_proc_U0_blurMat_cols_V();
    void thread_ap_chn_write_toThreshold_Block_proc_U0_blurMat_rows_V();
    void thread_ap_chn_write_toThreshold_Block_proc_U0_blursobelxMat_cols_V();
    void thread_ap_chn_write_toThreshold_Block_proc_U0_blursobelxMat_cols_V_channel();
    void thread_ap_chn_write_toThreshold_Block_proc_U0_blursobelxMat_rows_V();
    void thread_ap_chn_write_toThreshold_Block_proc_U0_blursobelxMat_rows_V_channel();
    void thread_ap_chn_write_toThreshold_Block_proc_U0_blursobelyMat_cols_V();
    void thread_ap_chn_write_toThreshold_Block_proc_U0_blursobelyMat_cols_V_channel();
    void thread_ap_chn_write_toThreshold_Block_proc_U0_blursobelyMat_rows_V();
    void thread_ap_chn_write_toThreshold_Block_proc_U0_blursobelyMat_rows_V_channel();
    void thread_ap_chn_write_toThreshold_Block_proc_U0_dilateMat_cols_V();
    void thread_ap_chn_write_toThreshold_Block_proc_U0_dilateMat_cols_V_channel();
    void thread_ap_chn_write_toThreshold_Block_proc_U0_dilateMat_rows_V();
    void thread_ap_chn_write_toThreshold_Block_proc_U0_dilateMat_rows_V_channel();
    void thread_ap_chn_write_toThreshold_Block_proc_U0_grayMat_cols_V();
    void thread_ap_chn_write_toThreshold_Block_proc_U0_grayMat_rows_V();
    void thread_ap_chn_write_toThreshold_Block_proc_U0_inMat_cols_V_channel();
    void thread_ap_chn_write_toThreshold_Block_proc_U0_inMat_cols_V_channel1();
    void thread_ap_chn_write_toThreshold_Block_proc_U0_inMat_rows_V_channel();
    void thread_ap_chn_write_toThreshold_Block_proc_U0_inMat_rows_V_channel1();
    void thread_ap_chn_write_toThreshold_Block_proc_U0_nmsupressionMat_cols_V();
    void thread_ap_chn_write_toThreshold_Block_proc_U0_nmsupressionMat_rows_V();
    void thread_ap_chn_write_toThreshold_Block_proc_U0_outMat_cols_V();
    void thread_ap_chn_write_toThreshold_Block_proc_U0_outMat_rows_V();
    void thread_ap_chn_write_toThreshold_Block_proc_U0_threshMat_cols_V();
    void thread_ap_chn_write_toThreshold_Block_proc_U0_threshMat_rows_V();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_hs_continue();
    void thread_ap_sig_hs_done();
    void thread_ap_sig_ready_blurMat_cols_V_full_n();
    void thread_ap_sig_ready_blurMat_rows_V_full_n();
    void thread_ap_sig_ready_blursobelxMat_cols_V_channel_full_n();
    void thread_ap_sig_ready_blursobelxMat_cols_V_full_n();
    void thread_ap_sig_ready_blursobelxMat_rows_V_channel_full_n();
    void thread_ap_sig_ready_blursobelxMat_rows_V_full_n();
    void thread_ap_sig_ready_blursobelyMat_cols_V_channel_full_n();
    void thread_ap_sig_ready_blursobelyMat_cols_V_full_n();
    void thread_ap_sig_ready_blursobelyMat_rows_V_channel_full_n();
    void thread_ap_sig_ready_blursobelyMat_rows_V_full_n();
    void thread_ap_sig_ready_dilateMat_cols_V_channel_full_n();
    void thread_ap_sig_ready_dilateMat_cols_V_full_n();
    void thread_ap_sig_ready_dilateMat_rows_V_channel_full_n();
    void thread_ap_sig_ready_dilateMat_rows_V_full_n();
    void thread_ap_sig_ready_grayMat_cols_V_full_n();
    void thread_ap_sig_ready_grayMat_rows_V_full_n();
    void thread_ap_sig_ready_inMat_cols_V_channel1_full_n();
    void thread_ap_sig_ready_inMat_cols_V_channel_full_n();
    void thread_ap_sig_ready_inMat_rows_V_channel1_full_n();
    void thread_ap_sig_ready_inMat_rows_V_channel_full_n();
    void thread_ap_sig_ready_nmsupressionMat_cols_V_full_n();
    void thread_ap_sig_ready_nmsupressionMat_rows_V_full_n();
    void thread_ap_sig_ready_outMat_cols_V_full_n();
    void thread_ap_sig_ready_outMat_rows_V_full_n();
    void thread_ap_sig_ready_threshMat_cols_V_full_n();
    void thread_ap_sig_ready_threshMat_rows_V_full_n();
    void thread_ap_sig_top_allready();
    void thread_blurMat_cols_V_U_ap_dummy_ce();
    void thread_blurMat_cols_V_din();
    void thread_blurMat_cols_V_read();
    void thread_blurMat_cols_V_write();
    void thread_blurMat_data_stream_0_V_U_ap_dummy_ce();
    void thread_blurMat_data_stream_0_V_din();
    void thread_blurMat_data_stream_0_V_read();
    void thread_blurMat_data_stream_0_V_write();
    void thread_blurMat_rows_V_U_ap_dummy_ce();
    void thread_blurMat_rows_V_din();
    void thread_blurMat_rows_V_read();
    void thread_blurMat_rows_V_write();
    void thread_blursobelxMat_cols_V_U_ap_dummy_ce();
    void thread_blursobelxMat_cols_V_channel_U_ap_dummy_ce();
    void thread_blursobelxMat_cols_V_channel_din();
    void thread_blursobelxMat_cols_V_channel_read();
    void thread_blursobelxMat_cols_V_channel_write();
    void thread_blursobelxMat_cols_V_din();
    void thread_blursobelxMat_cols_V_read();
    void thread_blursobelxMat_cols_V_write();
    void thread_blursobelxMat_data_stream_0_V_U_ap_dummy_ce();
    void thread_blursobelxMat_data_stream_0_V_din();
    void thread_blursobelxMat_data_stream_0_V_read();
    void thread_blursobelxMat_data_stream_0_V_write();
    void thread_blursobelxMat_rows_V_U_ap_dummy_ce();
    void thread_blursobelxMat_rows_V_channel_U_ap_dummy_ce();
    void thread_blursobelxMat_rows_V_channel_din();
    void thread_blursobelxMat_rows_V_channel_read();
    void thread_blursobelxMat_rows_V_channel_write();
    void thread_blursobelxMat_rows_V_din();
    void thread_blursobelxMat_rows_V_read();
    void thread_blursobelxMat_rows_V_write();
    void thread_blursobelyMat_cols_V_U_ap_dummy_ce();
    void thread_blursobelyMat_cols_V_channel_U_ap_dummy_ce();
    void thread_blursobelyMat_cols_V_channel_din();
    void thread_blursobelyMat_cols_V_channel_read();
    void thread_blursobelyMat_cols_V_channel_write();
    void thread_blursobelyMat_cols_V_din();
    void thread_blursobelyMat_cols_V_read();
    void thread_blursobelyMat_cols_V_write();
    void thread_blursobelyMat_data_stream_0_V_U_ap_dummy_ce();
    void thread_blursobelyMat_data_stream_0_V_din();
    void thread_blursobelyMat_data_stream_0_V_read();
    void thread_blursobelyMat_data_stream_0_V_write();
    void thread_blursobelyMat_rows_V_U_ap_dummy_ce();
    void thread_blursobelyMat_rows_V_channel_U_ap_dummy_ce();
    void thread_blursobelyMat_rows_V_channel_din();
    void thread_blursobelyMat_rows_V_channel_read();
    void thread_blursobelyMat_rows_V_channel_write();
    void thread_blursobelyMat_rows_V_din();
    void thread_blursobelyMat_rows_V_read();
    void thread_blursobelyMat_rows_V_write();
    void thread_dilateMat_cols_V_U_ap_dummy_ce();
    void thread_dilateMat_cols_V_channel_U_ap_dummy_ce();
    void thread_dilateMat_cols_V_channel_din();
    void thread_dilateMat_cols_V_channel_read();
    void thread_dilateMat_cols_V_channel_write();
    void thread_dilateMat_cols_V_din();
    void thread_dilateMat_cols_V_read();
    void thread_dilateMat_cols_V_write();
    void thread_dilateMat_data_stream_0_V_U_ap_dummy_ce();
    void thread_dilateMat_data_stream_0_V_din();
    void thread_dilateMat_data_stream_0_V_read();
    void thread_dilateMat_data_stream_0_V_write();
    void thread_dilateMat_rows_V_U_ap_dummy_ce();
    void thread_dilateMat_rows_V_channel_U_ap_dummy_ce();
    void thread_dilateMat_rows_V_channel_din();
    void thread_dilateMat_rows_V_channel_read();
    void thread_dilateMat_rows_V_channel_write();
    void thread_dilateMat_rows_V_din();
    void thread_dilateMat_rows_V_read();
    void thread_dilateMat_rows_V_write();
    void thread_grayMat_cols_V_U_ap_dummy_ce();
    void thread_grayMat_cols_V_din();
    void thread_grayMat_cols_V_read();
    void thread_grayMat_cols_V_write();
    void thread_grayMat_data_stream_0_V_U_ap_dummy_ce();
    void thread_grayMat_data_stream_0_V_din();
    void thread_grayMat_data_stream_0_V_read();
    void thread_grayMat_data_stream_0_V_write();
    void thread_grayMat_rows_V_U_ap_dummy_ce();
    void thread_grayMat_rows_V_din();
    void thread_grayMat_rows_V_read();
    void thread_grayMat_rows_V_write();
    void thread_inMat_cols_V_channel1_U_ap_dummy_ce();
    void thread_inMat_cols_V_channel1_din();
    void thread_inMat_cols_V_channel1_read();
    void thread_inMat_cols_V_channel1_write();
    void thread_inMat_cols_V_channel_U_ap_dummy_ce();
    void thread_inMat_cols_V_channel_din();
    void thread_inMat_cols_V_channel_read();
    void thread_inMat_cols_V_channel_write();
    void thread_inMat_data_stream_0_V_U_ap_dummy_ce();
    void thread_inMat_data_stream_0_V_din();
    void thread_inMat_data_stream_0_V_read();
    void thread_inMat_data_stream_0_V_write();
    void thread_inMat_data_stream_1_V_U_ap_dummy_ce();
    void thread_inMat_data_stream_1_V_din();
    void thread_inMat_data_stream_1_V_read();
    void thread_inMat_data_stream_1_V_write();
    void thread_inMat_data_stream_2_V_U_ap_dummy_ce();
    void thread_inMat_data_stream_2_V_din();
    void thread_inMat_data_stream_2_V_read();
    void thread_inMat_data_stream_2_V_write();
    void thread_inMat_rows_V_channel1_U_ap_dummy_ce();
    void thread_inMat_rows_V_channel1_din();
    void thread_inMat_rows_V_channel1_read();
    void thread_inMat_rows_V_channel1_write();
    void thread_inMat_rows_V_channel_U_ap_dummy_ce();
    void thread_inMat_rows_V_channel_din();
    void thread_inMat_rows_V_channel_read();
    void thread_inMat_rows_V_channel_write();
    void thread_nmsupressionMat_cols_V_U_ap_dummy_ce();
    void thread_nmsupressionMat_cols_V_din();
    void thread_nmsupressionMat_cols_V_read();
    void thread_nmsupressionMat_cols_V_write();
    void thread_nmsupressionMat_data_stream_0_U_ap_dummy_ce();
    void thread_nmsupressionMat_data_stream_0_din();
    void thread_nmsupressionMat_data_stream_0_read();
    void thread_nmsupressionMat_data_stream_0_write();
    void thread_nmsupressionMat_rows_V_U_ap_dummy_ce();
    void thread_nmsupressionMat_rows_V_din();
    void thread_nmsupressionMat_rows_V_read();
    void thread_nmsupressionMat_rows_V_write();
    void thread_outMat_cols_V_U_ap_dummy_ce();
    void thread_outMat_cols_V_din();
    void thread_outMat_cols_V_read();
    void thread_outMat_cols_V_write();
    void thread_outMat_data_stream_0_V_U_ap_dummy_ce();
    void thread_outMat_data_stream_0_V_din();
    void thread_outMat_data_stream_0_V_read();
    void thread_outMat_data_stream_0_V_write();
    void thread_outMat_rows_V_U_ap_dummy_ce();
    void thread_outMat_rows_V_din();
    void thread_outMat_rows_V_read();
    void thread_outMat_rows_V_write();
    void thread_sobelxMat_data_stream_0_V_U_ap_dummy_ce();
    void thread_sobelxMat_data_stream_0_V_din();
    void thread_sobelxMat_data_stream_0_V_read();
    void thread_sobelxMat_data_stream_0_V_write();
    void thread_sobelyMat_data_stream_0_V_U_ap_dummy_ce();
    void thread_sobelyMat_data_stream_0_V_din();
    void thread_sobelyMat_data_stream_0_V_read();
    void thread_sobelyMat_data_stream_0_V_write();
    void thread_threshMat_cols_V_U_ap_dummy_ce();
    void thread_threshMat_cols_V_din();
    void thread_threshMat_cols_V_read();
    void thread_threshMat_cols_V_write();
    void thread_threshMat_data_stream_0_V_U_ap_dummy_ce();
    void thread_threshMat_data_stream_0_V_din();
    void thread_threshMat_data_stream_0_V_read();
    void thread_threshMat_data_stream_0_V_write();
    void thread_threshMat_rows_V_U_ap_dummy_ce();
    void thread_threshMat_rows_V_din();
    void thread_threshMat_rows_V_read();
    void thread_threshMat_rows_V_write();
    void thread_toThreshold_AXIvideo2Mat_U0_IN_STREAM_TDATA();
    void thread_toThreshold_AXIvideo2Mat_U0_IN_STREAM_TDEST();
    void thread_toThreshold_AXIvideo2Mat_U0_IN_STREAM_TID();
    void thread_toThreshold_AXIvideo2Mat_U0_IN_STREAM_TKEEP();
    void thread_toThreshold_AXIvideo2Mat_U0_IN_STREAM_TLAST();
    void thread_toThreshold_AXIvideo2Mat_U0_IN_STREAM_TSTRB();
    void thread_toThreshold_AXIvideo2Mat_U0_IN_STREAM_TUSER();
    void thread_toThreshold_AXIvideo2Mat_U0_IN_STREAM_TVALID();
    void thread_toThreshold_AXIvideo2Mat_U0_ap_continue();
    void thread_toThreshold_AXIvideo2Mat_U0_ap_start();
    void thread_toThreshold_AXIvideo2Mat_U0_img_cols_V_read();
    void thread_toThreshold_AXIvideo2Mat_U0_img_data_stream_0_V_full_n();
    void thread_toThreshold_AXIvideo2Mat_U0_img_data_stream_1_V_full_n();
    void thread_toThreshold_AXIvideo2Mat_U0_img_data_stream_2_V_full_n();
    void thread_toThreshold_AXIvideo2Mat_U0_img_rows_V_read();
    void thread_toThreshold_Block_proc_U0_ap_continue();
    void thread_toThreshold_Block_proc_U0_ap_start();
    void thread_toThreshold_Block_proc_U0_cols();
    void thread_toThreshold_Block_proc_U0_rows();
    void thread_toThreshold_CvtColor_U0_ap_continue();
    void thread_toThreshold_CvtColor_U0_ap_start();
    void thread_toThreshold_CvtColor_U0_p_dst_data_stream_V_full_n();
    void thread_toThreshold_CvtColor_U0_p_src_cols_V_read();
    void thread_toThreshold_CvtColor_U0_p_src_data_stream_0_V_dout();
    void thread_toThreshold_CvtColor_U0_p_src_data_stream_0_V_empty_n();
    void thread_toThreshold_CvtColor_U0_p_src_data_stream_1_V_dout();
    void thread_toThreshold_CvtColor_U0_p_src_data_stream_1_V_empty_n();
    void thread_toThreshold_CvtColor_U0_p_src_data_stream_2_V_dout();
    void thread_toThreshold_CvtColor_U0_p_src_data_stream_2_V_empty_n();
    void thread_toThreshold_CvtColor_U0_p_src_rows_V_read();
    void thread_toThreshold_Dilate_0_0_1080_1920_1_U0_ap_continue();
    void thread_toThreshold_Dilate_0_0_1080_1920_1_U0_ap_start();
    void thread_toThreshold_Dilate_0_0_1080_1920_1_U0_p_dst_data_stream_V_full_n();
    void thread_toThreshold_Dilate_0_0_1080_1920_1_U0_p_src_cols_V_read();
    void thread_toThreshold_Dilate_0_0_1080_1920_1_U0_p_src_data_stream_V_dout();
    void thread_toThreshold_Dilate_0_0_1080_1920_1_U0_p_src_data_stream_V_empty_n();
    void thread_toThreshold_Dilate_0_0_1080_1920_1_U0_p_src_rows_V_read();
    void thread_toThreshold_Dilate_0_0_1080_1920_U0_ap_continue();
    void thread_toThreshold_Dilate_0_0_1080_1920_U0_ap_start();
    void thread_toThreshold_Dilate_0_0_1080_1920_U0_p_dst_data_stream_V_full_n();
    void thread_toThreshold_Dilate_0_0_1080_1920_U0_p_src_cols_V_read();
    void thread_toThreshold_Dilate_0_0_1080_1920_U0_p_src_data_stream_V_dout();
    void thread_toThreshold_Dilate_0_0_1080_1920_U0_p_src_data_stream_V_empty_n();
    void thread_toThreshold_Dilate_0_0_1080_1920_U0_p_src_rows_V_read();
    void thread_toThreshold_Duplicate_1080_1920_0_0_U0_ap_continue();
    void thread_toThreshold_Duplicate_1080_1920_0_0_U0_ap_start();
    void thread_toThreshold_Duplicate_1080_1920_0_0_U0_dst1_cols_V_read();
    void thread_toThreshold_Duplicate_1080_1920_0_0_U0_dst1_data_stream_V_full_n();
    void thread_toThreshold_Duplicate_1080_1920_0_0_U0_dst1_rows_V_read();
    void thread_toThreshold_Duplicate_1080_1920_0_0_U0_dst2_cols_V_read();
    void thread_toThreshold_Duplicate_1080_1920_0_0_U0_dst2_data_stream_V_full_n();
    void thread_toThreshold_Duplicate_1080_1920_0_0_U0_dst2_rows_V_read();
    void thread_toThreshold_Duplicate_1080_1920_0_0_U0_src_cols_V_read();
    void thread_toThreshold_Duplicate_1080_1920_0_0_U0_src_data_stream_V_dout();
    void thread_toThreshold_Duplicate_1080_1920_0_0_U0_src_data_stream_V_empty_n();
    void thread_toThreshold_Duplicate_1080_1920_0_0_U0_src_rows_V_read();
    void thread_toThreshold_GaussianBlur_U0_ap_continue();
    void thread_toThreshold_GaussianBlur_U0_ap_start();
    void thread_toThreshold_GaussianBlur_U0_p_dst_data_stream_V_full_n();
    void thread_toThreshold_GaussianBlur_U0_p_src_cols_V_read();
    void thread_toThreshold_GaussianBlur_U0_p_src_data_stream_V_dout();
    void thread_toThreshold_GaussianBlur_U0_p_src_data_stream_V_empty_n();
    void thread_toThreshold_GaussianBlur_U0_p_src_rows_V_read();
    void thread_toThreshold_Loop_GradientLoop_proc_U0_absvalueMat_data_stream_0_V_full_n();
    void thread_toThreshold_Loop_GradientLoop_proc_U0_angleMat_data_stream_0_V_full_n();
    void thread_toThreshold_Loop_GradientLoop_proc_U0_ap_continue();
    void thread_toThreshold_Loop_GradientLoop_proc_U0_ap_start();
    void thread_toThreshold_Loop_GradientLoop_proc_U0_cols();
    void thread_toThreshold_Loop_GradientLoop_proc_U0_rows();
    void thread_toThreshold_Loop_GradientLoop_proc_U0_sobelxMat_data_stream_0_V_dout();
    void thread_toThreshold_Loop_GradientLoop_proc_U0_sobelxMat_data_stream_0_V_empty_n();
    void thread_toThreshold_Loop_GradientLoop_proc_U0_sobelyMat_data_stream_0_V_dout();
    void thread_toThreshold_Loop_GradientLoop_proc_U0_sobelyMat_data_stream_0_V_empty_n();
    void thread_toThreshold_Loop_LineBufferLoop_proc_U0_absvalueMat_data_stream_0_V_dout();
    void thread_toThreshold_Loop_LineBufferLoop_proc_U0_absvalueMat_data_stream_0_V_empty_n();
    void thread_toThreshold_Loop_LineBufferLoop_proc_U0_angleMat_data_stream_0_V_dout();
    void thread_toThreshold_Loop_LineBufferLoop_proc_U0_angleMat_data_stream_0_V_empty_n();
    void thread_toThreshold_Loop_LineBufferLoop_proc_U0_ap_continue();
    void thread_toThreshold_Loop_LineBufferLoop_proc_U0_ap_start();
    void thread_toThreshold_Loop_LineBufferLoop_proc_U0_cols();
    void thread_toThreshold_Loop_LineBufferLoop_proc_U0_nmsupressionMat_data_stream_0_V_full_n();
    void thread_toThreshold_Loop_LineBufferLoop_proc_U0_rows();
    void thread_toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_OUT_STREAM_TREADY();
    void thread_toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_ap_continue();
    void thread_toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_ap_start();
    void thread_toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_img_cols_V_read();
    void thread_toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_img_data_stream_V_dout();
    void thread_toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_img_data_stream_V_empty_n();
    void thread_toThreshold_Mat2AXIvideo_8_1080_1920_0_U0_img_rows_V_read();
    void thread_toThreshold_Sobel_1_U0_ap_continue();
    void thread_toThreshold_Sobel_1_U0_ap_start();
    void thread_toThreshold_Sobel_1_U0_p_dst_data_stream_V_full_n();
    void thread_toThreshold_Sobel_1_U0_p_src_cols_V_read();
    void thread_toThreshold_Sobel_1_U0_p_src_data_stream_V_dout();
    void thread_toThreshold_Sobel_1_U0_p_src_data_stream_V_empty_n();
    void thread_toThreshold_Sobel_1_U0_p_src_rows_V_read();
    void thread_toThreshold_Sobel_U0_ap_continue();
    void thread_toThreshold_Sobel_U0_ap_start();
    void thread_toThreshold_Sobel_U0_p_dst_data_stream_V_full_n();
    void thread_toThreshold_Sobel_U0_p_src_cols_V_read();
    void thread_toThreshold_Sobel_U0_p_src_data_stream_V_dout();
    void thread_toThreshold_Sobel_U0_p_src_data_stream_V_empty_n();
    void thread_toThreshold_Sobel_U0_p_src_rows_V_read();
    void thread_toThreshold_Threshold_1080_1920_0_0_U0_ap_continue();
    void thread_toThreshold_Threshold_1080_1920_0_0_U0_ap_start();
    void thread_toThreshold_Threshold_1080_1920_0_0_U0_dst_cols_V_read();
    void thread_toThreshold_Threshold_1080_1920_0_0_U0_dst_data_stream_V_full_n();
    void thread_toThreshold_Threshold_1080_1920_0_0_U0_dst_rows_V_read();
    void thread_toThreshold_Threshold_1080_1920_0_0_U0_src_cols_V_read();
    void thread_toThreshold_Threshold_1080_1920_0_0_U0_src_data_stream_V_dout();
    void thread_toThreshold_Threshold_1080_1920_0_0_U0_src_data_stream_V_empty_n();
    void thread_toThreshold_Threshold_1080_1920_0_0_U0_src_rows_V_read();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
