
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

08000000 <_vector_table>:
 8000000:	60 07 02 20 21 12 00 08 b1 2b 00 08 f5 11 00 08     `.. !....+......
 8000010:	f5 11 00 08 f5 11 00 08 f5 11 00 08 00 00 00 00     ................
	...
 800002c:	2d 0f 00 08 f5 11 00 08 00 00 00 00 d9 0e 00 08     -...............
 800003c:	09 1b 00 08                                         ....

08000040 <_irq_vector_table>:
 8000040:	d1 0f 00 08 d1 0f 00 08 d1 0f 00 08 d1 0f 00 08     ................
 8000050:	d1 0f 00 08 d1 0f 00 08 d1 0f 00 08 d1 0f 00 08     ................
 8000060:	d1 0f 00 08 d1 0f 00 08 d1 0f 00 08 d1 0f 00 08     ................
 8000070:	d1 0f 00 08 d1 0f 00 08 d1 0f 00 08 d1 0f 00 08     ................
 8000080:	d1 0f 00 08 d1 0f 00 08 d1 0f 00 08 d1 0f 00 08     ................
 8000090:	d1 0f 00 08 d1 0f 00 08 d1 0f 00 08 d1 0f 00 08     ................
 80000a0:	d1 0f 00 08 d1 0f 00 08 d1 0f 00 08 d1 0f 00 08     ................
 80000b0:	d1 0f 00 08 d1 0f 00 08 d1 0f 00 08 d1 0f 00 08     ................
 80000c0:	d1 0f 00 08 d1 0f 00 08 d1 0f 00 08 d1 0f 00 08     ................
 80000d0:	d1 0f 00 08 d1 0f 00 08 d1 0f 00 08 d1 0f 00 08     ................
 80000e0:	d1 0f 00 08 d1 0f 00 08 d1 0f 00 08 d1 0f 00 08     ................
 80000f0:	d1 0f 00 08 d1 0f 00 08 d1 0f 00 08 d1 0f 00 08     ................
 8000100:	d1 0f 00 08 d1 0f 00 08 d1 0f 00 08 d1 0f 00 08     ................
 8000110:	d1 0f 00 08 d1 0f 00 08 d1 0f 00 08 d1 0f 00 08     ................
 8000120:	d1 0f 00 08 d1 0f 00 08 d1 0f 00 08 d1 0f 00 08     ................
 8000130:	d1 0f 00 08 d1 0f 00 08 d1 0f 00 08 d1 0f 00 08     ................
 8000140:	d1 0f 00 08 d1 0f 00 08 d1 0f 00 08 d1 0f 00 08     ................
 8000150:	d1 0f 00 08 d1 0f 00 08 d1 0f 00 08 d1 0f 00 08     ................
 8000160:	d1 0f 00 08 d1 0f 00 08 d1 0f 00 08 d1 0f 00 08     ................
 8000170:	d1 0f 00 08 d1 0f 00 08 d1 0f 00 08 d1 0f 00 08     ................
 8000180:	d1 0f 00 08 d1 0f 00 08 d1 0f 00 08 d1 0f 00 08     ................
 8000190:	d1 0f 00 08 d1 0f 00 08 d1 0f 00 08 d1 0f 00 08     ................
 80001a0:	d1 0f 00 08 d1 0f 00 08 d1 0f 00 08 d1 0f 00 08     ................
 80001b0:	d1 0f 00 08 d1 0f 00 08 d1 0f 00 08 d1 0f 00 08     ................
 80001c0:	d1 0f 00 08 d1 0f 00 08 d1 0f 00 08 d1 0f 00 08     ................
 80001d0:	d1 0f 00 08 d1 0f 00 08 d1 0f 00 08 d1 0f 00 08     ................
 80001e0:	d1 0f 00 08 d1 0f 00 08 d1 0f 00 08 d1 0f 00 08     ................
 80001f0:	d1 0f 00 08 d1 0f 00 08                             ........

Disassembly of section text:

080001f8 <__aeabi_uldivmod>:
 80001f8:	b953      	cbnz	r3, 8000210 <__aeabi_uldivmod+0x18>
 80001fa:	b94a      	cbnz	r2, 8000210 <__aeabi_uldivmod+0x18>
 80001fc:	2900      	cmp	r1, #0
 80001fe:	bf08      	it	eq
 8000200:	2800      	cmpeq	r0, #0
 8000202:	bf1c      	itt	ne
 8000204:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000208:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800020c:	f000 b80c 	b.w	8000228 <__aeabi_idiv0>
 8000210:	f1ad 0c08 	sub.w	ip, sp, #8
 8000214:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000218:	f000 f808 	bl	800022c <__udivmoddi4>
 800021c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000220:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000224:	b004      	add	sp, #16
 8000226:	4770      	bx	lr

08000228 <__aeabi_idiv0>:
 8000228:	4770      	bx	lr
 800022a:	bf00      	nop

0800022c <__udivmoddi4>:
 800022c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000230:	4607      	mov	r7, r0
 8000232:	468c      	mov	ip, r1
 8000234:	4608      	mov	r0, r1
 8000236:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8000238:	4615      	mov	r5, r2
 800023a:	463c      	mov	r4, r7
 800023c:	4619      	mov	r1, r3
 800023e:	2b00      	cmp	r3, #0
 8000240:	f040 80c6 	bne.w	80003d0 <__udivmoddi4+0x1a4>
 8000244:	4282      	cmp	r2, r0
 8000246:	fab2 f782 	clz	r7, r2
 800024a:	d946      	bls.n	80002da <__udivmoddi4+0xae>
 800024c:	b14f      	cbz	r7, 8000262 <__udivmoddi4+0x36>
 800024e:	f1c7 0e20 	rsb	lr, r7, #32
 8000252:	fa24 fe0e 	lsr.w	lr, r4, lr
 8000256:	fa00 f307 	lsl.w	r3, r0, r7
 800025a:	40bd      	lsls	r5, r7
 800025c:	ea4e 0c03 	orr.w	ip, lr, r3
 8000260:	40bc      	lsls	r4, r7
 8000262:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000266:	fa1f fe85 	uxth.w	lr, r5
 800026a:	fbbc f9f8 	udiv	r9, ip, r8
 800026e:	0c22      	lsrs	r2, r4, #16
 8000270:	fb08 c319 	mls	r3, r8, r9, ip
 8000274:	fb09 fa0e 	mul.w	sl, r9, lr
 8000278:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 800027c:	459a      	cmp	sl, r3
 800027e:	d928      	bls.n	80002d2 <__udivmoddi4+0xa6>
 8000280:	18eb      	adds	r3, r5, r3
 8000282:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000286:	d204      	bcs.n	8000292 <__udivmoddi4+0x66>
 8000288:	459a      	cmp	sl, r3
 800028a:	d902      	bls.n	8000292 <__udivmoddi4+0x66>
 800028c:	f1a9 0002 	sub.w	r0, r9, #2
 8000290:	442b      	add	r3, r5
 8000292:	eba3 030a 	sub.w	r3, r3, sl
 8000296:	b2a4      	uxth	r4, r4
 8000298:	fbb3 f2f8 	udiv	r2, r3, r8
 800029c:	fb08 3312 	mls	r3, r8, r2, r3
 80002a0:	fb02 fe0e 	mul.w	lr, r2, lr
 80002a4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002a8:	45a6      	cmp	lr, r4
 80002aa:	d914      	bls.n	80002d6 <__udivmoddi4+0xaa>
 80002ac:	192c      	adds	r4, r5, r4
 80002ae:	f102 33ff 	add.w	r3, r2, #4294967295	; 0xffffffff
 80002b2:	d203      	bcs.n	80002bc <__udivmoddi4+0x90>
 80002b4:	45a6      	cmp	lr, r4
 80002b6:	d901      	bls.n	80002bc <__udivmoddi4+0x90>
 80002b8:	1e93      	subs	r3, r2, #2
 80002ba:	442c      	add	r4, r5
 80002bc:	eba4 040e 	sub.w	r4, r4, lr
 80002c0:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80002c4:	b11e      	cbz	r6, 80002ce <__udivmoddi4+0xa2>
 80002c6:	40fc      	lsrs	r4, r7
 80002c8:	2300      	movs	r3, #0
 80002ca:	6034      	str	r4, [r6, #0]
 80002cc:	6073      	str	r3, [r6, #4]
 80002ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80002d2:	4648      	mov	r0, r9
 80002d4:	e7dd      	b.n	8000292 <__udivmoddi4+0x66>
 80002d6:	4613      	mov	r3, r2
 80002d8:	e7f0      	b.n	80002bc <__udivmoddi4+0x90>
 80002da:	b902      	cbnz	r2, 80002de <__udivmoddi4+0xb2>
 80002dc:	deff      	udf	#255	; 0xff
 80002de:	bb87      	cbnz	r7, 8000342 <__udivmoddi4+0x116>
 80002e0:	1a83      	subs	r3, r0, r2
 80002e2:	2101      	movs	r1, #1
 80002e4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002e8:	b2aa      	uxth	r2, r5
 80002ea:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ee:	0c20      	lsrs	r0, r4, #16
 80002f0:	fb0e 331c 	mls	r3, lr, ip, r3
 80002f4:	fb0c f802 	mul.w	r8, ip, r2
 80002f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80002fc:	4598      	cmp	r8, r3
 80002fe:	d963      	bls.n	80003c8 <__udivmoddi4+0x19c>
 8000300:	18eb      	adds	r3, r5, r3
 8000302:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000306:	d204      	bcs.n	8000312 <__udivmoddi4+0xe6>
 8000308:	4598      	cmp	r8, r3
 800030a:	d902      	bls.n	8000312 <__udivmoddi4+0xe6>
 800030c:	f1ac 0002 	sub.w	r0, ip, #2
 8000310:	442b      	add	r3, r5
 8000312:	eba3 0308 	sub.w	r3, r3, r8
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 fcfe 	udiv	ip, r3, lr
 800031c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000320:	fb0c f202 	mul.w	r2, ip, r2
 8000324:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000328:	42a2      	cmp	r2, r4
 800032a:	d94f      	bls.n	80003cc <__udivmoddi4+0x1a0>
 800032c:	192c      	adds	r4, r5, r4
 800032e:	f10c 33ff 	add.w	r3, ip, #4294967295	; 0xffffffff
 8000332:	d204      	bcs.n	800033e <__udivmoddi4+0x112>
 8000334:	42a2      	cmp	r2, r4
 8000336:	d902      	bls.n	800033e <__udivmoddi4+0x112>
 8000338:	f1ac 0302 	sub.w	r3, ip, #2
 800033c:	442c      	add	r4, r5
 800033e:	1aa4      	subs	r4, r4, r2
 8000340:	e7be      	b.n	80002c0 <__udivmoddi4+0x94>
 8000342:	f1c7 0c20 	rsb	ip, r7, #32
 8000346:	fa20 f80c 	lsr.w	r8, r0, ip
 800034a:	fa00 f307 	lsl.w	r3, r0, r7
 800034e:	fa24 fc0c 	lsr.w	ip, r4, ip
 8000352:	40bd      	lsls	r5, r7
 8000354:	ea4c 0203 	orr.w	r2, ip, r3
 8000358:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800035c:	b2ab      	uxth	r3, r5
 800035e:	fbb8 fcfe 	udiv	ip, r8, lr
 8000362:	0c11      	lsrs	r1, r2, #16
 8000364:	fb0e 801c 	mls	r0, lr, ip, r8
 8000368:	fb0c f903 	mul.w	r9, ip, r3
 800036c:	ea41 4000 	orr.w	r0, r1, r0, lsl #16
 8000370:	4581      	cmp	r9, r0
 8000372:	fa04 f407 	lsl.w	r4, r4, r7
 8000376:	d923      	bls.n	80003c0 <__udivmoddi4+0x194>
 8000378:	1828      	adds	r0, r5, r0
 800037a:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
 800037e:	d204      	bcs.n	800038a <__udivmoddi4+0x15e>
 8000380:	4581      	cmp	r9, r0
 8000382:	d902      	bls.n	800038a <__udivmoddi4+0x15e>
 8000384:	f1ac 0102 	sub.w	r1, ip, #2
 8000388:	4428      	add	r0, r5
 800038a:	eba0 0009 	sub.w	r0, r0, r9
 800038e:	b292      	uxth	r2, r2
 8000390:	fbb0 fcfe 	udiv	ip, r0, lr
 8000394:	fb0e 001c 	mls	r0, lr, ip, r0
 8000398:	fb0c f803 	mul.w	r8, ip, r3
 800039c:	ea42 4300 	orr.w	r3, r2, r0, lsl #16
 80003a0:	4598      	cmp	r8, r3
 80003a2:	d90f      	bls.n	80003c4 <__udivmoddi4+0x198>
 80003a4:	18eb      	adds	r3, r5, r3
 80003a6:	f10c 32ff 	add.w	r2, ip, #4294967295	; 0xffffffff
 80003aa:	d204      	bcs.n	80003b6 <__udivmoddi4+0x18a>
 80003ac:	4598      	cmp	r8, r3
 80003ae:	d902      	bls.n	80003b6 <__udivmoddi4+0x18a>
 80003b0:	f1ac 0202 	sub.w	r2, ip, #2
 80003b4:	442b      	add	r3, r5
 80003b6:	eba3 0308 	sub.w	r3, r3, r8
 80003ba:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
 80003be:	e791      	b.n	80002e4 <__udivmoddi4+0xb8>
 80003c0:	4661      	mov	r1, ip
 80003c2:	e7e2      	b.n	800038a <__udivmoddi4+0x15e>
 80003c4:	4662      	mov	r2, ip
 80003c6:	e7f6      	b.n	80003b6 <__udivmoddi4+0x18a>
 80003c8:	4660      	mov	r0, ip
 80003ca:	e7a2      	b.n	8000312 <__udivmoddi4+0xe6>
 80003cc:	4663      	mov	r3, ip
 80003ce:	e7b6      	b.n	800033e <__udivmoddi4+0x112>
 80003d0:	4283      	cmp	r3, r0
 80003d2:	d905      	bls.n	80003e0 <__udivmoddi4+0x1b4>
 80003d4:	b10e      	cbz	r6, 80003da <__udivmoddi4+0x1ae>
 80003d6:	e9c6 7000 	strd	r7, r0, [r6]
 80003da:	2100      	movs	r1, #0
 80003dc:	4608      	mov	r0, r1
 80003de:	e776      	b.n	80002ce <__udivmoddi4+0xa2>
 80003e0:	fab3 f183 	clz	r1, r3
 80003e4:	b981      	cbnz	r1, 8000408 <__udivmoddi4+0x1dc>
 80003e6:	4283      	cmp	r3, r0
 80003e8:	d301      	bcc.n	80003ee <__udivmoddi4+0x1c2>
 80003ea:	42ba      	cmp	r2, r7
 80003ec:	d80a      	bhi.n	8000404 <__udivmoddi4+0x1d8>
 80003ee:	1abc      	subs	r4, r7, r2
 80003f0:	eb60 0303 	sbc.w	r3, r0, r3
 80003f4:	2001      	movs	r0, #1
 80003f6:	469c      	mov	ip, r3
 80003f8:	2e00      	cmp	r6, #0
 80003fa:	d068      	beq.n	80004ce <__udivmoddi4+0x2a2>
 80003fc:	e9c6 4c00 	strd	r4, ip, [r6]
 8000400:	2100      	movs	r1, #0
 8000402:	e764      	b.n	80002ce <__udivmoddi4+0xa2>
 8000404:	4608      	mov	r0, r1
 8000406:	e7f7      	b.n	80003f8 <__udivmoddi4+0x1cc>
 8000408:	f1c1 0c20 	rsb	ip, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 f40c 	lsr.w	r4, r2, ip
 8000412:	431c      	orrs	r4, r3
 8000414:	fa02 f501 	lsl.w	r5, r2, r1
 8000418:	fa00 f301 	lsl.w	r3, r0, r1
 800041c:	fa27 f20c 	lsr.w	r2, r7, ip
 8000420:	fa20 fb0c 	lsr.w	fp, r0, ip
 8000424:	ea4f 4914 	mov.w	r9, r4, lsr #16
 8000428:	4313      	orrs	r3, r2
 800042a:	fbbb f8f9 	udiv	r8, fp, r9
 800042e:	fa1f fe84 	uxth.w	lr, r4
 8000432:	fb09 bb18 	mls	fp, r9, r8, fp
 8000436:	0c1a      	lsrs	r2, r3, #16
 8000438:	fb08 fa0e 	mul.w	sl, r8, lr
 800043c:	ea42 420b 	orr.w	r2, r2, fp, lsl #16
 8000440:	4592      	cmp	sl, r2
 8000442:	fa07 f701 	lsl.w	r7, r7, r1
 8000446:	d93e      	bls.n	80004c6 <__udivmoddi4+0x29a>
 8000448:	18a2      	adds	r2, r4, r2
 800044a:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
 800044e:	d204      	bcs.n	800045a <__udivmoddi4+0x22e>
 8000450:	4592      	cmp	sl, r2
 8000452:	d902      	bls.n	800045a <__udivmoddi4+0x22e>
 8000454:	f1a8 0002 	sub.w	r0, r8, #2
 8000458:	4422      	add	r2, r4
 800045a:	eba2 020a 	sub.w	r2, r2, sl
 800045e:	b29b      	uxth	r3, r3
 8000460:	fbb2 f8f9 	udiv	r8, r2, r9
 8000464:	fb09 2218 	mls	r2, r9, r8, r2
 8000468:	fb08 fe0e 	mul.w	lr, r8, lr
 800046c:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 8000470:	4596      	cmp	lr, r2
 8000472:	d92a      	bls.n	80004ca <__udivmoddi4+0x29e>
 8000474:	18a2      	adds	r2, r4, r2
 8000476:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 800047a:	d204      	bcs.n	8000486 <__udivmoddi4+0x25a>
 800047c:	4596      	cmp	lr, r2
 800047e:	d902      	bls.n	8000486 <__udivmoddi4+0x25a>
 8000480:	f1a8 0302 	sub.w	r3, r8, #2
 8000484:	4422      	add	r2, r4
 8000486:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800048a:	fba0 9305 	umull	r9, r3, r0, r5
 800048e:	eba2 020e 	sub.w	r2, r2, lr
 8000492:	429a      	cmp	r2, r3
 8000494:	46ce      	mov	lr, r9
 8000496:	4698      	mov	r8, r3
 8000498:	d302      	bcc.n	80004a0 <__udivmoddi4+0x274>
 800049a:	d106      	bne.n	80004aa <__udivmoddi4+0x27e>
 800049c:	454f      	cmp	r7, r9
 800049e:	d204      	bcs.n	80004aa <__udivmoddi4+0x27e>
 80004a0:	ebb9 0e05 	subs.w	lr, r9, r5
 80004a4:	eb63 0804 	sbc.w	r8, r3, r4
 80004a8:	3801      	subs	r0, #1
 80004aa:	b186      	cbz	r6, 80004ce <__udivmoddi4+0x2a2>
 80004ac:	ebb7 030e 	subs.w	r3, r7, lr
 80004b0:	eb62 0708 	sbc.w	r7, r2, r8
 80004b4:	fa07 fc0c 	lsl.w	ip, r7, ip
 80004b8:	40cb      	lsrs	r3, r1
 80004ba:	ea4c 0303 	orr.w	r3, ip, r3
 80004be:	40cf      	lsrs	r7, r1
 80004c0:	e9c6 3700 	strd	r3, r7, [r6]
 80004c4:	e79c      	b.n	8000400 <__udivmoddi4+0x1d4>
 80004c6:	4640      	mov	r0, r8
 80004c8:	e7c7      	b.n	800045a <__udivmoddi4+0x22e>
 80004ca:	4643      	mov	r3, r8
 80004cc:	e7db      	b.n	8000486 <__udivmoddi4+0x25a>
 80004ce:	4631      	mov	r1, r6
 80004d0:	e6fd      	b.n	80002ce <__udivmoddi4+0xa2>
	...

080004d4 <hardware_config>:
 */
static const struct gpio_dt_spec led1 = GPIO_DT_SPEC_GET(LED1_NODE, gpios);
static const struct gpio_dt_spec led2 = GPIO_DT_SPEC_GET(LED2_NODE, gpios);

void hardware_config(void)
{
 80004d4:	b508      	push	{r3, lr}
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
 80004d6:	4813      	ldr	r0, [pc, #76]	; (8000524 <hardware_config+0x50>)
 80004d8:	f002 fe28 	bl	800312c <z_device_is_ready>
	int ret;

	if (!device_is_ready(led1.port)) {
 80004dc:	b300      	cbz	r0, 8000520 <hardware_config+0x4c>
 80004de:	4811      	ldr	r0, [pc, #68]	; (8000524 <hardware_config+0x50>)
 80004e0:	f002 fe24 	bl	800312c <z_device_is_ready>
		return;
	}

	if (!device_is_ready(led2.port)) {
 80004e4:	b1e0      	cbz	r0, 8000520 <hardware_config+0x4c>
		return;
	}

	ret = gpio_pin_configure_dt(&led1, GPIO_OUTPUT_ACTIVE);
 80004e6:	4810      	ldr	r0, [pc, #64]	; (8000528 <hardware_config+0x54>)
 80004e8:	f002 fabf 	bl	8002a6a <gpio_pin_configure_dt.constprop.0>
	if (ret < 0) {
 80004ec:	2800      	cmp	r0, #0
 80004ee:	db17      	blt.n	8000520 <hardware_config+0x4c>
		return;
	}

	ret = gpio_pin_configure_dt(&led2, GPIO_OUTPUT_ACTIVE);
 80004f0:	480e      	ldr	r0, [pc, #56]	; (800052c <hardware_config+0x58>)
 80004f2:	f002 faba 	bl	8002a6a <gpio_pin_configure_dt.constprop.0>
	if (ret < 0) {
 80004f6:	2800      	cmp	r0, #0
 80004f8:	db12      	blt.n	8000520 <hardware_config+0x4c>
		return;
	}
	
	ret = gpio_pin_set_dt(&led1, 1);
 80004fa:	2101      	movs	r1, #1
 80004fc:	480a      	ldr	r0, [pc, #40]	; (8000528 <hardware_config+0x54>)
 80004fe:	f002 fa98 	bl	8002a32 <gpio_pin_set_dt>
	if (ret < 0) {
 8000502:	2800      	cmp	r0, #0
 8000504:	db0c      	blt.n	8000520 <hardware_config+0x4c>
		return;
	}

	ret = gpio_pin_set_dt(&led2, 0);
 8000506:	2100      	movs	r1, #0
 8000508:	4808      	ldr	r0, [pc, #32]	; (800052c <hardware_config+0x58>)
 800050a:	f002 fa92 	bl	8002a32 <gpio_pin_set_dt>
	if (ret < 0) {
 800050e:	2800      	cmp	r0, #0
 8000510:	db06      	blt.n	8000520 <hardware_config+0x4c>
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm0 = { .val = timeout };
		return (int32_t) arch_syscall_invoke2(parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SLEEP);
	}
#endif
	compiler_barrier();
	return z_impl_k_sleep(timeout);
 8000512:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8000516:	2100      	movs	r1, #0
		return;
	}

	k_msleep(SLEEP_TIME_MS);
}
 8000518:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800051c:	f002 b8ae 	b.w	800267c <z_impl_k_sleep>
 8000520:	bd08      	pop	{r3, pc}
 8000522:	bf00      	nop
 8000524:	08003480 	.word	0x08003480
 8000528:	080038e8 	.word	0x080038e8
 800052c:	080038f0 	.word	0x080038f0

08000530 <app>:

void app(void)
{
	int ret;
	ret = gpio_pin_toggle_dt(&led1);
 8000530:	4809      	ldr	r0, [pc, #36]	; (8000558 <app+0x28>)
{
 8000532:	b508      	push	{r3, lr}
	ret = gpio_pin_toggle_dt(&led1);
 8000534:	f002 fa91 	bl	8002a5a <gpio_pin_toggle_dt>
	if (ret < 0) {
 8000538:	2800      	cmp	r0, #0
 800053a:	db0b      	blt.n	8000554 <app+0x24>
		return;
	}

	ret = gpio_pin_toggle_dt(&led2);
 800053c:	4807      	ldr	r0, [pc, #28]	; (800055c <app+0x2c>)
 800053e:	f002 fa8c 	bl	8002a5a <gpio_pin_toggle_dt>
	if (ret < 0) {
 8000542:	2800      	cmp	r0, #0
 8000544:	db06      	blt.n	8000554 <app+0x24>
 8000546:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800054a:	2100      	movs	r1, #0
		return;
	}
	k_msleep(SLEEP_TIME_MS);
 800054c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000550:	f002 b894 	b.w	800267c <z_impl_k_sleep>
 8000554:	bd08      	pop	{r3, pc}
 8000556:	bf00      	nop
 8000558:	080038e8 	.word	0x080038e8
 800055c:	080038f0 	.word	0x080038f0

08000560 <char_out>:

static int char_out(int c, void *ctx_p)
{
	struct out_context *ctx = ctx_p;

	ctx->count++;
 8000560:	680b      	ldr	r3, [r1, #0]
 8000562:	3301      	adds	r3, #1
 8000564:	600b      	str	r3, [r1, #0]
	return _char_out(c);
 8000566:	4b01      	ldr	r3, [pc, #4]	; (800056c <char_out+0xc>)
 8000568:	681b      	ldr	r3, [r3, #0]
 800056a:	4718      	bx	r3
 800056c:	20020000 	.word	0x20020000

08000570 <__printk_hook_install>:
	_char_out = fn;
 8000570:	4b01      	ldr	r3, [pc, #4]	; (8000578 <__printk_hook_install+0x8>)
 8000572:	6018      	str	r0, [r3, #0]
}
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop
 8000578:	20020000 	.word	0x20020000

0800057c <vprintk>:
}

void vprintk(const char *fmt, va_list ap)
{
 800057c:	b507      	push	{r0, r1, r2, lr}
 800057e:	460b      	mov	r3, r1

		if (ctx.buf_count) {
			buf_flush(&ctx);
		}
	} else {
		struct out_context ctx = { 0 };
 8000580:	2100      	movs	r1, #0
{
 8000582:	4602      	mov	r2, r0
#ifdef CONFIG_PRINTK_SYNC
		k_spinlock_key_t key = k_spin_lock(&lock);
#endif

		cbvprintf(char_out, &ctx, fmt, ap);
 8000584:	4803      	ldr	r0, [pc, #12]	; (8000594 <vprintk+0x18>)
		struct out_context ctx = { 0 };
 8000586:	9101      	str	r1, [sp, #4]
		cbvprintf(char_out, &ctx, fmt, ap);
 8000588:	a901      	add	r1, sp, #4
 800058a:	f000 f805 	bl	8000598 <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
		k_spin_unlock(&lock, key);
#endif
	}
}
 800058e:	b003      	add	sp, #12
 8000590:	f85d fb04 	ldr.w	pc, [sp], #4
 8000594:	08000561 	.word	0x08000561

08000598 <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
 8000598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800059c:	468b      	mov	fp, r1
 800059e:	b091      	sub	sp, #68	; 0x44
 80005a0:	4692      	mov	sl, r2
 80005a2:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
 80005a4:	2500      	movs	r5, #0
{
 80005a6:	9002      	str	r0, [sp, #8]
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
 80005a8:	f89a 0000 	ldrb.w	r0, [sl]
 80005ac:	b908      	cbnz	r0, 80005b2 <cbvprintf+0x1a>
			OUTC(' ');
			--width;
		}
	}

	return count;
 80005ae:	4628      	mov	r0, r5
 80005b0:	e360      	b.n	8000c74 <cbvprintf+0x6dc>
		if (*fp != '%') {
 80005b2:	2825      	cmp	r0, #37	; 0x25
			OUTC(*fp++);
 80005b4:	f10a 0701 	add.w	r7, sl, #1
		if (*fp != '%') {
 80005b8:	d007      	beq.n	80005ca <cbvprintf+0x32>
			OUTC('%');
 80005ba:	4659      	mov	r1, fp
 80005bc:	9b02      	ldr	r3, [sp, #8]
 80005be:	4798      	blx	r3
 80005c0:	2800      	cmp	r0, #0
 80005c2:	f2c0 8357 	blt.w	8000c74 <cbvprintf+0x6dc>
 80005c6:	3501      	adds	r5, #1
			break;
 80005c8:	e212      	b.n	80009f0 <cbvprintf+0x458>
		} state = {
 80005ca:	2218      	movs	r2, #24
 80005cc:	2100      	movs	r1, #0
 80005ce:	a80a      	add	r0, sp, #40	; 0x28
 80005d0:	f002 fb10 	bl	8002bf4 <memset>
	if (*sp == '%') {
 80005d4:	f89a 3001 	ldrb.w	r3, [sl, #1]
 80005d8:	2b25      	cmp	r3, #37	; 0x25
 80005da:	d078      	beq.n	80006ce <cbvprintf+0x136>
 80005dc:	2200      	movs	r2, #0
 80005de:	4610      	mov	r0, r2
 80005e0:	4696      	mov	lr, r2
 80005e2:	4694      	mov	ip, r2
 80005e4:	4616      	mov	r6, r2
 80005e6:	4639      	mov	r1, r7
		switch (*sp) {
 80005e8:	f817 3b01 	ldrb.w	r3, [r7], #1
 80005ec:	2b2b      	cmp	r3, #43	; 0x2b
 80005ee:	f000 809d 	beq.w	800072c <cbvprintf+0x194>
 80005f2:	f200 8094 	bhi.w	800071e <cbvprintf+0x186>
 80005f6:	2b20      	cmp	r3, #32
 80005f8:	f000 809b 	beq.w	8000732 <cbvprintf+0x19a>
 80005fc:	2b23      	cmp	r3, #35	; 0x23
 80005fe:	f000 809b 	beq.w	8000738 <cbvprintf+0x1a0>
 8000602:	b12e      	cbz	r6, 8000610 <cbvprintf+0x78>
 8000604:	f89d 6030 	ldrb.w	r6, [sp, #48]	; 0x30
 8000608:	f046 0604 	orr.w	r6, r6, #4
 800060c:	f88d 6030 	strb.w	r6, [sp, #48]	; 0x30
 8000610:	f1bc 0f00 	cmp.w	ip, #0
 8000614:	d005      	beq.n	8000622 <cbvprintf+0x8a>
 8000616:	f89d 6030 	ldrb.w	r6, [sp, #48]	; 0x30
 800061a:	f046 0608 	orr.w	r6, r6, #8
 800061e:	f88d 6030 	strb.w	r6, [sp, #48]	; 0x30
 8000622:	f1be 0f00 	cmp.w	lr, #0
 8000626:	d005      	beq.n	8000634 <cbvprintf+0x9c>
 8000628:	f89d 6030 	ldrb.w	r6, [sp, #48]	; 0x30
 800062c:	f046 0610 	orr.w	r6, r6, #16
 8000630:	f88d 6030 	strb.w	r6, [sp, #48]	; 0x30
 8000634:	b128      	cbz	r0, 8000642 <cbvprintf+0xaa>
 8000636:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
 800063a:	f040 0020 	orr.w	r0, r0, #32
 800063e:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
 8000642:	b12a      	cbz	r2, 8000650 <cbvprintf+0xb8>
 8000644:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
 8000648:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800064c:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (conv->flag_zero && conv->flag_dash) {
 8000650:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
 8000654:	f002 0044 	and.w	r0, r2, #68	; 0x44
 8000658:	2844      	cmp	r0, #68	; 0x44
 800065a:	d103      	bne.n	8000664 <cbvprintf+0xcc>
		conv->flag_zero = false;
 800065c:	f36f 1286 	bfc	r2, #6, #1
 8000660:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	conv->width_present = true;
 8000664:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
 8000668:	2b2a      	cmp	r3, #42	; 0x2a
	conv->width_present = true;
 800066a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800066e:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
 8000672:	d17b      	bne.n	800076c <cbvprintf+0x1d4>
		conv->width_star = true;
 8000674:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
			++sp;
 8000678:	1c4b      	adds	r3, r1, #1
		conv->width_star = true;
 800067a:	f042 0201 	orr.w	r2, r2, #1
 800067e:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	conv->prec_present = (*sp == '.');
 8000682:	781a      	ldrb	r2, [r3, #0]
 8000684:	2a2e      	cmp	r2, #46	; 0x2e
 8000686:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
 800068a:	bf0c      	ite	eq
 800068c:	2101      	moveq	r1, #1
 800068e:	2100      	movne	r1, #0
 8000690:	f361 0241 	bfi	r2, r1, #1, #1
 8000694:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	if (!conv->prec_present) {
 8000698:	d174      	bne.n	8000784 <cbvprintf+0x1ec>
	if (*sp == '*') {
 800069a:	785a      	ldrb	r2, [r3, #1]
 800069c:	2a2a      	cmp	r2, #42	; 0x2a
 800069e:	d06a      	beq.n	8000776 <cbvprintf+0x1de>
	++sp;
 80006a0:	3301      	adds	r3, #1
	size_t val = 0;
 80006a2:	2100      	movs	r1, #0
		val = 10U * val + *sp++ - '0';
 80006a4:	260a      	movs	r6, #10
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
 80006a6:	4618      	mov	r0, r3
 80006a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80006ac:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
 80006b0:	2f09      	cmp	r7, #9
 80006b2:	f240 808e 	bls.w	80007d2 <cbvprintf+0x23a>
	conv->unsupported |= ((conv->prec_value < 0)
 80006b6:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	conv->prec_value = prec;
 80006ba:	910e      	str	r1, [sp, #56]	; 0x38
	conv->unsupported |= ((conv->prec_value < 0)
 80006bc:	f3c2 0040 	ubfx	r0, r2, #1, #1
 80006c0:	ea40 71d1 	orr.w	r1, r0, r1, lsr #31
 80006c4:	f361 0241 	bfi	r2, r1, #1, #1
 80006c8:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
 80006cc:	e05a      	b.n	8000784 <cbvprintf+0x1ec>
		conv->specifier = *sp++;
 80006ce:	f10a 0702 	add.w	r7, sl, #2
 80006d2:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
		if (conv->width_star) {
 80006d6:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
 80006da:	07d9      	lsls	r1, r3, #31
 80006dc:	f140 8149 	bpl.w	8000972 <cbvprintf+0x3da>
			width = va_arg(ap, int);
 80006e0:	f854 9b04 	ldr.w	r9, [r4], #4
			if (width < 0) {
 80006e4:	f1b9 0f00 	cmp.w	r9, #0
 80006e8:	da07      	bge.n	80006fa <cbvprintf+0x162>
				conv->flag_dash = true;
 80006ea:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
				width = -width;
 80006ee:	f1c9 0900 	rsb	r9, r9, #0
				conv->flag_dash = true;
 80006f2:	f042 0204 	orr.w	r2, r2, #4
 80006f6:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
		if (conv->prec_star) {
 80006fa:	075a      	lsls	r2, r3, #29
 80006fc:	f140 8142 	bpl.w	8000984 <cbvprintf+0x3ec>
			int arg = va_arg(ap, int);
 8000700:	f854 8b04 	ldr.w	r8, [r4], #4
			if (arg < 0) {
 8000704:	f1b8 0f00 	cmp.w	r8, #0
 8000708:	f280 8141 	bge.w	800098e <cbvprintf+0x3f6>
				conv->prec_present = false;
 800070c:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
 8000710:	f36f 0341 	bfc	r3, #1, #1
 8000714:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		int precision = -1;
 8000718:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800071c:	e137      	b.n	800098e <cbvprintf+0x3f6>
		switch (*sp) {
 800071e:	2b2d      	cmp	r3, #45	; 0x2d
 8000720:	d00c      	beq.n	800073c <cbvprintf+0x1a4>
 8000722:	2b30      	cmp	r3, #48	; 0x30
 8000724:	f47f af6d 	bne.w	8000602 <cbvprintf+0x6a>
			conv->flag_zero = true;
 8000728:	2201      	movs	r2, #1
	} while (loop);
 800072a:	e75c      	b.n	80005e6 <cbvprintf+0x4e>
			conv->flag_plus = true;
 800072c:	f04f 0c01 	mov.w	ip, #1
 8000730:	e759      	b.n	80005e6 <cbvprintf+0x4e>
			conv->flag_space = true;
 8000732:	f04f 0e01 	mov.w	lr, #1
 8000736:	e756      	b.n	80005e6 <cbvprintf+0x4e>
			conv->flag_hash = true;
 8000738:	2001      	movs	r0, #1
 800073a:	e754      	b.n	80005e6 <cbvprintf+0x4e>
		switch (*sp) {
 800073c:	2601      	movs	r6, #1
 800073e:	e752      	b.n	80005e6 <cbvprintf+0x4e>
		val = 10U * val + *sp++ - '0';
 8000740:	fb0c 0202 	mla	r2, ip, r2, r0
 8000744:	4633      	mov	r3, r6
 8000746:	3a30      	subs	r2, #48	; 0x30
 8000748:	461e      	mov	r6, r3
 800074a:	f816 0b01 	ldrb.w	r0, [r6], #1
 800074e:	f1a0 0730 	sub.w	r7, r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
 8000752:	2f09      	cmp	r7, #9
 8000754:	d9f4      	bls.n	8000740 <cbvprintf+0x1a8>
	if (sp != wp) {
 8000756:	4299      	cmp	r1, r3
 8000758:	d093      	beq.n	8000682 <cbvprintf+0xea>
		conv->unsupported |= ((conv->width_value < 0)
 800075a:	f89d 1030 	ldrb.w	r1, [sp, #48]	; 0x30
		conv->width_value = width;
 800075e:	920d      	str	r2, [sp, #52]	; 0x34
				      || (width != (size_t)conv->width_value));
 8000760:	0fd2      	lsrs	r2, r2, #31
		conv->unsupported |= ((conv->width_value < 0)
 8000762:	f362 0141 	bfi	r1, r2, #1, #1
 8000766:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
 800076a:	e78a      	b.n	8000682 <cbvprintf+0xea>
 800076c:	460b      	mov	r3, r1
	size_t val = 0;
 800076e:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
 8000770:	f04f 0c0a 	mov.w	ip, #10
 8000774:	e7e8      	b.n	8000748 <cbvprintf+0x1b0>
		conv->prec_star = true;
 8000776:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
		return ++sp;
 800077a:	3302      	adds	r3, #2
		conv->prec_star = true;
 800077c:	f042 0204 	orr.w	r2, r2, #4
 8000780:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	switch (*sp) {
 8000784:	461f      	mov	r7, r3
 8000786:	f817 2b01 	ldrb.w	r2, [r7], #1
 800078a:	2a6c      	cmp	r2, #108	; 0x6c
 800078c:	d041      	beq.n	8000812 <cbvprintf+0x27a>
 800078e:	d825      	bhi.n	80007dc <cbvprintf+0x244>
 8000790:	2a68      	cmp	r2, #104	; 0x68
 8000792:	d02b      	beq.n	80007ec <cbvprintf+0x254>
 8000794:	2a6a      	cmp	r2, #106	; 0x6a
 8000796:	d046      	beq.n	8000826 <cbvprintf+0x28e>
 8000798:	2a4c      	cmp	r2, #76	; 0x4c
 800079a:	d04c      	beq.n	8000836 <cbvprintf+0x29e>
 800079c:	461f      	mov	r7, r3
	conv->specifier = *sp++;
 800079e:	f817 2b01 	ldrb.w	r2, [r7], #1
		if (conv->length_mod == LENGTH_UPPER_L) {
 80007a2:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
	switch (conv->specifier) {
 80007a6:	2a78      	cmp	r2, #120	; 0x78
	conv->specifier = *sp++;
 80007a8:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
	switch (conv->specifier) {
 80007ac:	f200 80d9 	bhi.w	8000962 <cbvprintf+0x3ca>
 80007b0:	2a57      	cmp	r2, #87	; 0x57
 80007b2:	d84d      	bhi.n	8000850 <cbvprintf+0x2b8>
 80007b4:	2a41      	cmp	r2, #65	; 0x41
 80007b6:	d003      	beq.n	80007c0 <cbvprintf+0x228>
 80007b8:	3a45      	subs	r2, #69	; 0x45
 80007ba:	2a02      	cmp	r2, #2
 80007bc:	f200 80d1 	bhi.w	8000962 <cbvprintf+0x3ca>
		conv->specifier_cat = SPECIFIER_FP;
 80007c0:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
 80007c4:	2204      	movs	r2, #4
 80007c6:	f362 0302 	bfi	r3, r2, #0, #3
 80007ca:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
			unsupported = true;
 80007ce:	2301      	movs	r3, #1
			break;
 80007d0:	e09e      	b.n	8000910 <cbvprintf+0x378>
		val = 10U * val + *sp++ - '0';
 80007d2:	fb06 2101 	mla	r1, r6, r1, r2
 80007d6:	4603      	mov	r3, r0
 80007d8:	3930      	subs	r1, #48	; 0x30
 80007da:	e764      	b.n	80006a6 <cbvprintf+0x10e>
	switch (*sp) {
 80007dc:	2a74      	cmp	r2, #116	; 0x74
 80007de:	d026      	beq.n	800082e <cbvprintf+0x296>
 80007e0:	2a7a      	cmp	r2, #122	; 0x7a
 80007e2:	d1db      	bne.n	800079c <cbvprintf+0x204>
		conv->length_mod = LENGTH_Z;
 80007e4:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
 80007e8:	2206      	movs	r2, #6
 80007ea:	e00d      	b.n	8000808 <cbvprintf+0x270>
		if (*++sp == 'h') {
 80007ec:	785a      	ldrb	r2, [r3, #1]
 80007ee:	2a68      	cmp	r2, #104	; 0x68
 80007f0:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
 80007f4:	d106      	bne.n	8000804 <cbvprintf+0x26c>
			conv->length_mod = LENGTH_HH;
 80007f6:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
 80007f8:	f361 02c6 	bfi	r2, r1, #3, #4
			++sp;
 80007fc:	1c9f      	adds	r7, r3, #2
			conv->length_mod = LENGTH_LL;
 80007fe:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
			++sp;
 8000802:	e7cc      	b.n	800079e <cbvprintf+0x206>
			conv->length_mod = LENGTH_H;
 8000804:	4613      	mov	r3, r2
 8000806:	2202      	movs	r2, #2
		conv->length_mod = LENGTH_T;
 8000808:	f362 03c6 	bfi	r3, r2, #3, #4
 800080c:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		break;
 8000810:	e7c5      	b.n	800079e <cbvprintf+0x206>
		if (*++sp == 'l') {
 8000812:	785a      	ldrb	r2, [r3, #1]
 8000814:	2a6c      	cmp	r2, #108	; 0x6c
 8000816:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
 800081a:	d101      	bne.n	8000820 <cbvprintf+0x288>
			conv->length_mod = LENGTH_LL;
 800081c:	2104      	movs	r1, #4
 800081e:	e7eb      	b.n	80007f8 <cbvprintf+0x260>
			conv->length_mod = LENGTH_L;
 8000820:	4613      	mov	r3, r2
 8000822:	2203      	movs	r2, #3
 8000824:	e7f0      	b.n	8000808 <cbvprintf+0x270>
		conv->length_mod = LENGTH_J;
 8000826:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
 800082a:	2205      	movs	r2, #5
 800082c:	e7ec      	b.n	8000808 <cbvprintf+0x270>
		conv->length_mod = LENGTH_T;
 800082e:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
 8000832:	2207      	movs	r2, #7
 8000834:	e7e8      	b.n	8000808 <cbvprintf+0x270>
		conv->unsupported = true;
 8000836:	f8bd 3030 	ldrh.w	r3, [sp, #48]	; 0x30
 800083a:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
 800083e:	f023 0302 	bic.w	r3, r3, #2
 8000842:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000846:	f043 0302 	orr.w	r3, r3, #2
 800084a:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30
		break;
 800084e:	e7a6      	b.n	800079e <cbvprintf+0x206>
	switch (conv->specifier) {
 8000850:	f1a2 0158 	sub.w	r1, r2, #88	; 0x58
 8000854:	2920      	cmp	r1, #32
 8000856:	f200 8084 	bhi.w	8000962 <cbvprintf+0x3ca>
 800085a:	a001      	add	r0, pc, #4	; (adr r0, 8000860 <cbvprintf+0x2c8>)
 800085c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8000860:	08000925 	.word	0x08000925
 8000864:	08000963 	.word	0x08000963
 8000868:	08000963 	.word	0x08000963
 800086c:	08000963 	.word	0x08000963
 8000870:	08000963 	.word	0x08000963
 8000874:	08000963 	.word	0x08000963
 8000878:	08000963 	.word	0x08000963
 800087c:	08000963 	.word	0x08000963
 8000880:	08000963 	.word	0x08000963
 8000884:	080007c1 	.word	0x080007c1
 8000888:	08000963 	.word	0x08000963
 800088c:	08000925 	.word	0x08000925
 8000890:	080008e5 	.word	0x080008e5
 8000894:	080007c1 	.word	0x080007c1
 8000898:	080007c1 	.word	0x080007c1
 800089c:	080007c1 	.word	0x080007c1
 80008a0:	08000963 	.word	0x08000963
 80008a4:	080008e5 	.word	0x080008e5
 80008a8:	08000963 	.word	0x08000963
 80008ac:	08000963 	.word	0x08000963
 80008b0:	08000963 	.word	0x08000963
 80008b4:	08000963 	.word	0x08000963
 80008b8:	0800092d 	.word	0x0800092d
 80008bc:	08000925 	.word	0x08000925
 80008c0:	08000949 	.word	0x08000949
 80008c4:	08000963 	.word	0x08000963
 80008c8:	08000963 	.word	0x08000963
 80008cc:	08000949 	.word	0x08000949
 80008d0:	08000963 	.word	0x08000963
 80008d4:	08000925 	.word	0x08000925
 80008d8:	08000963 	.word	0x08000963
 80008dc:	08000963 	.word	0x08000963
 80008e0:	08000925 	.word	0x08000925
		conv->specifier_cat = SPECIFIER_SINT;
 80008e4:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
 80008e8:	2001      	movs	r0, #1
		if (conv->length_mod == LENGTH_UPPER_L) {
 80008ea:	f003 0378 	and.w	r3, r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_UINT;
 80008ee:	f360 0102 	bfi	r1, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
 80008f2:	2b40      	cmp	r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
 80008f4:	f88d 1032 	strb.w	r1, [sp, #50]	; 0x32
			conv->invalid = true;
 80008f8:	bf02      	ittt	eq
 80008fa:	f89d 1030 	ldrbeq.w	r1, [sp, #48]	; 0x30
 80008fe:	f041 0101 	orreq.w	r1, r1, #1
 8000902:	f88d 1030 	strbeq.w	r1, [sp, #48]	; 0x30
		if (conv->specifier == 'c') {
 8000906:	2a63      	cmp	r2, #99	; 0x63
 8000908:	d131      	bne.n	800096e <cbvprintf+0x3d6>
			unsupported = (conv->length_mod != LENGTH_NONE);
 800090a:	3b00      	subs	r3, #0
 800090c:	bf18      	it	ne
 800090e:	2301      	movne	r3, #1
	conv->unsupported |= unsupported;
 8000910:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
 8000914:	f3c2 0140 	ubfx	r1, r2, #1, #1
 8000918:	430b      	orrs	r3, r1
 800091a:	f363 0241 	bfi	r2, r3, #1, #1
 800091e:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
 8000922:	e6d8      	b.n	80006d6 <cbvprintf+0x13e>
		conv->specifier_cat = SPECIFIER_UINT;
 8000924:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
 8000928:	2002      	movs	r0, #2
 800092a:	e7de      	b.n	80008ea <cbvprintf+0x352>
		if (conv->length_mod == LENGTH_UPPER_L) {
 800092c:	f003 0378 	and.w	r3, r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
 8000930:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
 8000934:	2103      	movs	r1, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
 8000936:	f1a3 0040 	sub.w	r0, r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_PTR;
 800093a:	f361 0202 	bfi	r2, r1, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
 800093e:	4243      	negs	r3, r0
		conv->specifier_cat = SPECIFIER_PTR;
 8000940:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
 8000944:	4143      	adcs	r3, r0
 8000946:	e7e3      	b.n	8000910 <cbvprintf+0x378>
		conv->specifier_cat = SPECIFIER_PTR;
 8000948:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
 800094c:	2103      	movs	r1, #3
		if (conv->length_mod != LENGTH_NONE) {
 800094e:	f013 0f78 	tst.w	r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
 8000952:	f361 0202 	bfi	r2, r1, #0, #3
		if (conv->length_mod != LENGTH_NONE) {
 8000956:	bf14      	ite	ne
 8000958:	2301      	movne	r3, #1
 800095a:	2300      	moveq	r3, #0
		conv->specifier_cat = SPECIFIER_PTR;
 800095c:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod != LENGTH_NONE) {
 8000960:	e7d6      	b.n	8000910 <cbvprintf+0x378>
		conv->invalid = true;
 8000962:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
 8000966:	f043 0301 	orr.w	r3, r3, #1
 800096a:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
	bool unsupported = false;
 800096e:	2300      	movs	r3, #0
 8000970:	e7ce      	b.n	8000910 <cbvprintf+0x378>
		} else if (conv->width_present) {
 8000972:	f99d 2030 	ldrsb.w	r2, [sp, #48]	; 0x30
 8000976:	2a00      	cmp	r2, #0
			width = conv->width_value;
 8000978:	bfb4      	ite	lt
 800097a:	f8dd 9034 	ldrlt.w	r9, [sp, #52]	; 0x34
		int width = -1;
 800097e:	f04f 39ff 	movge.w	r9, #4294967295	; 0xffffffff
 8000982:	e6ba      	b.n	80006fa <cbvprintf+0x162>
		} else if (conv->prec_present) {
 8000984:	079b      	lsls	r3, r3, #30
 8000986:	f57f aec7 	bpl.w	8000718 <cbvprintf+0x180>
			precision = conv->prec_value;
 800098a:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
		conv->pad0_value = 0;
 800098e:	2300      	movs	r3, #0
			= (enum length_mod_enum)conv->length_mod;
 8000990:	f89d 1031 	ldrb.w	r1, [sp, #49]	; 0x31
		conv->pad0_pre_exp = 0;
 8000994:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
			= (enum specifier_cat_enum)conv->specifier_cat;
 8000998:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
			= (enum length_mod_enum)conv->length_mod;
 800099c:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		enum specifier_cat_enum specifier_cat
 80009a0:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
 80009a4:	2b01      	cmp	r3, #1
 80009a6:	d138      	bne.n	8000a1a <cbvprintf+0x482>
			switch (length_mod) {
 80009a8:	1ecb      	subs	r3, r1, #3
 80009aa:	2b04      	cmp	r3, #4
 80009ac:	d822      	bhi.n	80009f4 <cbvprintf+0x45c>
 80009ae:	e8df f003 	tbb	[pc, r3]
 80009b2:	0903      	.short	0x0903
 80009b4:	2109      	.short	0x2109
 80009b6:	21          	.byte	0x21
 80009b7:	00          	.byte	0x00
					value->sint = va_arg(ap, long);
 80009b8:	f854 3b04 	ldr.w	r3, [r4], #4
				value->sint = (short)value->sint;
 80009bc:	17da      	asrs	r2, r3, #31
 80009be:	e9cd 320a 	strd	r3, r2, [sp, #40]	; 0x28
 80009c2:	e006      	b.n	80009d2 <cbvprintf+0x43a>
					(sint_value_type)va_arg(ap, intmax_t);
 80009c4:	3407      	adds	r4, #7
 80009c6:	f024 0407 	bic.w	r4, r4, #7
				value->sint =
 80009ca:	e8f4 2302 	ldrd	r2, r3, [r4], #8
 80009ce:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
		if (conv->invalid || conv->unsupported) {
 80009d2:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
 80009d6:	f013 0603 	ands.w	r6, r3, #3
 80009da:	d056      	beq.n	8000a8a <cbvprintf+0x4f2>
			OUTS(sp, fp);
 80009dc:	463b      	mov	r3, r7
 80009de:	4652      	mov	r2, sl
 80009e0:	4659      	mov	r1, fp
 80009e2:	9802      	ldr	r0, [sp, #8]
 80009e4:	f002 f8c1 	bl	8002b6a <outs>
 80009e8:	2800      	cmp	r0, #0
 80009ea:	f2c0 8143 	blt.w	8000c74 <cbvprintf+0x6dc>
 80009ee:	4405      	add	r5, r0
			continue;
 80009f0:	46ba      	mov	sl, r7
 80009f2:	e5d9      	b.n	80005a8 <cbvprintf+0x10>
					(sint_value_type)va_arg(ap, ptrdiff_t);
 80009f4:	f854 3b04 	ldr.w	r3, [r4], #4
			if (length_mod == LENGTH_HH) {
 80009f8:	2901      	cmp	r1, #1
					(sint_value_type)va_arg(ap, ptrdiff_t);
 80009fa:	ea4f 72e3 	mov.w	r2, r3, asr #31
 80009fe:	e9cd 320a 	strd	r3, r2, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
 8000a02:	d105      	bne.n	8000a10 <cbvprintf+0x478>
				value->uint = (unsigned char)value->uint;
 8000a04:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
				value->uint = (unsigned short)value->uint;
 8000a08:	930a      	str	r3, [sp, #40]	; 0x28
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	930b      	str	r3, [sp, #44]	; 0x2c
 8000a0e:	e7e0      	b.n	80009d2 <cbvprintf+0x43a>
			} else if (length_mod == LENGTH_H) {
 8000a10:	2902      	cmp	r1, #2
 8000a12:	d1de      	bne.n	80009d2 <cbvprintf+0x43a>
				value->sint = (short)value->sint;
 8000a14:	f9bd 3028 	ldrsh.w	r3, [sp, #40]	; 0x28
 8000a18:	e7d0      	b.n	80009bc <cbvprintf+0x424>
		} else if (specifier_cat == SPECIFIER_UINT) {
 8000a1a:	2b02      	cmp	r3, #2
 8000a1c:	d123      	bne.n	8000a66 <cbvprintf+0x4ce>
			switch (length_mod) {
 8000a1e:	1ecb      	subs	r3, r1, #3
 8000a20:	2b04      	cmp	r3, #4
 8000a22:	d813      	bhi.n	8000a4c <cbvprintf+0x4b4>
 8000a24:	e8df f003 	tbb	[pc, r3]
 8000a28:	120a0a03 	.word	0x120a0a03
 8000a2c:	12          	.byte	0x12
 8000a2d:	00          	.byte	0x00
					value->uint = (wchar_t)va_arg(ap,
 8000a2e:	6822      	ldr	r2, [r4, #0]
 8000a30:	2300      	movs	r3, #0
				value->sint = va_arg(ap, int);
 8000a32:	1d20      	adds	r0, r4, #4
					value->uint = (wchar_t)va_arg(ap,
 8000a34:	920a      	str	r2, [sp, #40]	; 0x28
 8000a36:	930b      	str	r3, [sp, #44]	; 0x2c
					(uint_value_type)va_arg(ap, size_t);
 8000a38:	4604      	mov	r4, r0
 8000a3a:	e7ca      	b.n	80009d2 <cbvprintf+0x43a>
					(uint_value_type)va_arg(ap,
 8000a3c:	1de0      	adds	r0, r4, #7
 8000a3e:	f020 0007 	bic.w	r0, r0, #7
				value->uint =
 8000a42:	e8f0 2302 	ldrd	r2, r3, [r0], #8
 8000a46:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
				break;
 8000a4a:	e7f5      	b.n	8000a38 <cbvprintf+0x4a0>
					(uint_value_type)va_arg(ap, size_t);
 8000a4c:	f854 3b04 	ldr.w	r3, [r4], #4
			if (length_mod == LENGTH_HH) {
 8000a50:	2901      	cmp	r1, #1
					(uint_value_type)va_arg(ap, size_t);
 8000a52:	930a      	str	r3, [sp, #40]	; 0x28
 8000a54:	f04f 0300 	mov.w	r3, #0
 8000a58:	930b      	str	r3, [sp, #44]	; 0x2c
			if (length_mod == LENGTH_HH) {
 8000a5a:	d0d3      	beq.n	8000a04 <cbvprintf+0x46c>
			} else if (length_mod == LENGTH_H) {
 8000a5c:	2902      	cmp	r1, #2
 8000a5e:	d1b8      	bne.n	80009d2 <cbvprintf+0x43a>
				value->uint = (unsigned short)value->uint;
 8000a60:	f8bd 3028 	ldrh.w	r3, [sp, #40]	; 0x28
 8000a64:	e7d0      	b.n	8000a08 <cbvprintf+0x470>
		} else if (specifier_cat == SPECIFIER_FP) {
 8000a66:	2b04      	cmp	r3, #4
 8000a68:	d109      	bne.n	8000a7e <cbvprintf+0x4e6>
					(sint_value_type)va_arg(ap, long long);
 8000a6a:	1de3      	adds	r3, r4, #7
 8000a6c:	f023 0307 	bic.w	r3, r3, #7
 8000a70:	f103 0408 	add.w	r4, r3, #8
				value->ldbl = va_arg(ap, long double);
 8000a74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000a78:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8000a7c:	e7a9      	b.n	80009d2 <cbvprintf+0x43a>
		} else if (specifier_cat == SPECIFIER_PTR) {
 8000a7e:	2b03      	cmp	r3, #3
			value->ptr = va_arg(ap, void *);
 8000a80:	bf04      	itt	eq
 8000a82:	f854 3b04 	ldreq.w	r3, [r4], #4
 8000a86:	930a      	streq	r3, [sp, #40]	; 0x28
 8000a88:	e7a3      	b.n	80009d2 <cbvprintf+0x43a>
		switch (conv->specifier) {
 8000a8a:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
 8000a8e:	2878      	cmp	r0, #120	; 0x78
 8000a90:	d8ae      	bhi.n	80009f0 <cbvprintf+0x458>
 8000a92:	2862      	cmp	r0, #98	; 0x62
 8000a94:	d822      	bhi.n	8000adc <cbvprintf+0x544>
 8000a96:	2825      	cmp	r0, #37	; 0x25
 8000a98:	f43f ad8f 	beq.w	80005ba <cbvprintf+0x22>
 8000a9c:	2858      	cmp	r0, #88	; 0x58
 8000a9e:	d1a7      	bne.n	80009f0 <cbvprintf+0x458>
			bps = encode_uint(value->uint, conv, buf, bpe);
 8000aa0:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 8000aa4:	aa0c      	add	r2, sp, #48	; 0x30
 8000aa6:	9300      	str	r3, [sp, #0]
 8000aa8:	ab04      	add	r3, sp, #16
 8000aaa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8000aae:	f002 f816 	bl	8002ade <encode_uint>
 8000ab2:	4682      	mov	sl, r0
			if (precision >= 0) {
 8000ab4:	f1b8 0f00 	cmp.w	r8, #0
 8000ab8:	f10d 0026 	add.w	r0, sp, #38	; 0x26
 8000abc:	db0c      	blt.n	8000ad8 <cbvprintf+0x540>
				conv->flag_zero = false;
 8000abe:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
				size_t len = bpe - bps;
 8000ac2:	eba0 030a 	sub.w	r3, r0, sl
				conv->flag_zero = false;
 8000ac6:	f36f 1286 	bfc	r2, #6, #1
				if (len < (size_t)precision) {
 8000aca:	4598      	cmp	r8, r3
				conv->flag_zero = false;
 8000acc:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				if (len < (size_t)precision) {
 8000ad0:	d902      	bls.n	8000ad8 <cbvprintf+0x540>
					conv->pad0_value = precision - (int)len;
 8000ad2:	eba8 0303 	sub.w	r3, r8, r3
 8000ad6:	930d      	str	r3, [sp, #52]	; 0x34
		const char *bpe = buf + sizeof(buf);
 8000ad8:	4680      	mov	r8, r0
 8000ada:	e03d      	b.n	8000b58 <cbvprintf+0x5c0>
		switch (conv->specifier) {
 8000adc:	3863      	subs	r0, #99	; 0x63
 8000ade:	2815      	cmp	r0, #21
 8000ae0:	d886      	bhi.n	80009f0 <cbvprintf+0x458>
 8000ae2:	a201      	add	r2, pc, #4	; (adr r2, 8000ae8 <cbvprintf+0x550>)
 8000ae4:	f852 f020 	ldr.w	pc, [r2, r0, lsl #2]
 8000ae8:	08000b69 	.word	0x08000b69
 8000aec:	08000bcd 	.word	0x08000bcd
 8000af0:	080009f1 	.word	0x080009f1
 8000af4:	080009f1 	.word	0x080009f1
 8000af8:	080009f1 	.word	0x080009f1
 8000afc:	080009f1 	.word	0x080009f1
 8000b00:	08000bcd 	.word	0x08000bcd
 8000b04:	080009f1 	.word	0x080009f1
 8000b08:	080009f1 	.word	0x080009f1
 8000b0c:	080009f1 	.word	0x080009f1
 8000b10:	080009f1 	.word	0x080009f1
 8000b14:	08000c29 	.word	0x08000c29
 8000b18:	08000bf7 	.word	0x08000bf7
 8000b1c:	08000bfb 	.word	0x08000bfb
 8000b20:	080009f1 	.word	0x080009f1
 8000b24:	080009f1 	.word	0x080009f1
 8000b28:	08000b41 	.word	0x08000b41
 8000b2c:	080009f1 	.word	0x080009f1
 8000b30:	08000bf7 	.word	0x08000bf7
 8000b34:	080009f1 	.word	0x080009f1
 8000b38:	080009f1 	.word	0x080009f1
 8000b3c:	08000bf7 	.word	0x08000bf7
			if (precision >= 0) {
 8000b40:	f1b8 0f00 	cmp.w	r8, #0
			bps = (const char *)value->ptr;
 8000b44:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
			if (precision >= 0) {
 8000b48:	db0a      	blt.n	8000b60 <cbvprintf+0x5c8>
				len = strnlen(bps, precision);
 8000b4a:	4641      	mov	r1, r8
 8000b4c:	4650      	mov	r0, sl
 8000b4e:	f002 f83d 	bl	8002bcc <strnlen>
			bpe = bps + len;
 8000b52:	eb0a 0800 	add.w	r8, sl, r0
		char sign = 0;
 8000b56:	2600      	movs	r6, #0
		if (bps == NULL) {
 8000b58:	f1ba 0f00 	cmp.w	sl, #0
 8000b5c:	d10c      	bne.n	8000b78 <cbvprintf+0x5e0>
 8000b5e:	e747      	b.n	80009f0 <cbvprintf+0x458>
				len = strlen(bps);
 8000b60:	4650      	mov	r0, sl
 8000b62:	f002 f82c 	bl	8002bbe <strlen>
 8000b66:	e7f4      	b.n	8000b52 <cbvprintf+0x5ba>
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
 8000b68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
			break;
 8000b6a:	2600      	movs	r6, #0
			bps = buf;
 8000b6c:	f10d 0a10 	add.w	sl, sp, #16
			bpe = buf + 1;
 8000b70:	f10d 0811 	add.w	r8, sp, #17
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
 8000b74:	f88d 3010 	strb.w	r3, [sp, #16]
		size_t nj_len = (bpe - bps);
 8000b78:	eba8 030a 	sub.w	r3, r8, sl
		if (sign != 0) {
 8000b7c:	b106      	cbz	r6, 8000b80 <cbvprintf+0x5e8>
			nj_len += 1U;
 8000b7e:	3301      	adds	r3, #1
		if (conv->altform_0c) {
 8000b80:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
 8000b84:	06d0      	lsls	r0, r2, #27
 8000b86:	d569      	bpl.n	8000c5c <cbvprintf+0x6c4>
			nj_len += 2U;
 8000b88:	3302      	adds	r3, #2
		if (conv->pad_fp) {
 8000b8a:	0652      	lsls	r2, r2, #25
		nj_len += conv->pad0_value;
 8000b8c:	990d      	ldr	r1, [sp, #52]	; 0x34
			nj_len += conv->pad0_pre_exp;
 8000b8e:	bf48      	it	mi
 8000b90:	9a0e      	ldrmi	r2, [sp, #56]	; 0x38
		nj_len += conv->pad0_value;
 8000b92:	440b      	add	r3, r1
			nj_len += conv->pad0_pre_exp;
 8000b94:	bf48      	it	mi
 8000b96:	189b      	addmi	r3, r3, r2
		if (width > 0) {
 8000b98:	f1b9 0f00 	cmp.w	r9, #0
 8000b9c:	dd77      	ble.n	8000c8e <cbvprintf+0x6f6>
			if (!conv->flag_dash) {
 8000b9e:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
			width -= (int)nj_len;
 8000ba2:	eba9 0903 	sub.w	r9, r9, r3
			if (!conv->flag_dash) {
 8000ba6:	f3c2 0380 	ubfx	r3, r2, #2, #1
 8000baa:	9303      	str	r3, [sp, #12]
 8000bac:	0753      	lsls	r3, r2, #29
 8000bae:	d46e      	bmi.n	8000c8e <cbvprintf+0x6f6>
				if (conv->flag_zero) {
 8000bb0:	0650      	lsls	r0, r2, #25
 8000bb2:	d562      	bpl.n	8000c7a <cbvprintf+0x6e2>
					if (sign != 0) {
 8000bb4:	b146      	cbz	r6, 8000bc8 <cbvprintf+0x630>
						OUTC(sign);
 8000bb6:	4659      	mov	r1, fp
 8000bb8:	4630      	mov	r0, r6
 8000bba:	9b02      	ldr	r3, [sp, #8]
 8000bbc:	4798      	blx	r3
 8000bbe:	2800      	cmp	r0, #0
 8000bc0:	db58      	blt.n	8000c74 <cbvprintf+0x6dc>
						sign = 0;
 8000bc2:	9b03      	ldr	r3, [sp, #12]
						OUTC(sign);
 8000bc4:	3501      	adds	r5, #1
						sign = 0;
 8000bc6:	461e      	mov	r6, r3
					pad = '0';
 8000bc8:	2330      	movs	r3, #48	; 0x30
 8000bca:	e057      	b.n	8000c7c <cbvprintf+0x6e4>
			if (conv->flag_plus) {
 8000bcc:	071e      	lsls	r6, r3, #28
 8000bce:	d410      	bmi.n	8000bf2 <cbvprintf+0x65a>
				sign = ' ';
 8000bd0:	f013 0610 	ands.w	r6, r3, #16
 8000bd4:	bf18      	it	ne
 8000bd6:	2620      	movne	r6, #32
			sint = value->sint;
 8000bd8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
			if (sint < 0) {
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	f6bf af5f 	bge.w	8000aa0 <cbvprintf+0x508>
				value->uint = (uint_value_type)-sint;
 8000be2:	4252      	negs	r2, r2
				sign = '-';
 8000be4:	f04f 062d 	mov.w	r6, #45	; 0x2d
				value->uint = (uint_value_type)-sint;
 8000be8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bec:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8000bf0:	e756      	b.n	8000aa0 <cbvprintf+0x508>
				sign = '+';
 8000bf2:	262b      	movs	r6, #43	; 0x2b
 8000bf4:	e7f0      	b.n	8000bd8 <cbvprintf+0x640>
		switch (conv->specifier) {
 8000bf6:	2600      	movs	r6, #0
 8000bf8:	e752      	b.n	8000aa0 <cbvprintf+0x508>
			if (value->ptr != NULL) {
 8000bfa:	980a      	ldr	r0, [sp, #40]	; 0x28
 8000bfc:	b340      	cbz	r0, 8000c50 <cbvprintf+0x6b8>
				bps = encode_uint((uintptr_t)value->ptr, conv,
 8000bfe:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 8000c02:	aa0c      	add	r2, sp, #48	; 0x30
 8000c04:	2100      	movs	r1, #0
		char sign = 0;
 8000c06:	2600      	movs	r6, #0
				bps = encode_uint((uintptr_t)value->ptr, conv,
 8000c08:	9300      	str	r3, [sp, #0]
 8000c0a:	ab04      	add	r3, sp, #16
 8000c0c:	f001 ff67 	bl	8002ade <encode_uint>
				conv->altform_0c = true;
 8000c10:	f8bd 3032 	ldrh.w	r3, [sp, #50]	; 0x32
				bps = encode_uint((uintptr_t)value->ptr, conv,
 8000c14:	4682      	mov	sl, r0
				conv->altform_0c = true;
 8000c16:	f003 03ef 	and.w	r3, r3, #239	; 0xef
 8000c1a:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
 8000c1e:	f043 0310 	orr.w	r3, r3, #16
 8000c22:	f8ad 3032 	strh.w	r3, [sp, #50]	; 0x32
				goto prec_int_pad0;
 8000c26:	e745      	b.n	8000ab4 <cbvprintf+0x51c>
				store_count(conv, value->ptr, count);
 8000c28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
	switch ((enum length_mod_enum)conv->length_mod) {
 8000c2a:	2907      	cmp	r1, #7
 8000c2c:	f63f aee0 	bhi.w	80009f0 <cbvprintf+0x458>
 8000c30:	e8df f001 	tbb	[pc, r1]
 8000c34:	0c06040c 	.word	0x0c06040c
 8000c38:	0c0c0808 	.word	0x0c0c0808
		*(signed char *)dp = (signed char)count;
 8000c3c:	701d      	strb	r5, [r3, #0]
		break;
 8000c3e:	e6d7      	b.n	80009f0 <cbvprintf+0x458>
		*(short *)dp = (short)count;
 8000c40:	801d      	strh	r5, [r3, #0]
		break;
 8000c42:	e6d5      	b.n	80009f0 <cbvprintf+0x458>
		*(intmax_t *)dp = (intmax_t)count;
 8000c44:	17ea      	asrs	r2, r5, #31
 8000c46:	e9c3 5200 	strd	r5, r2, [r3]
		break;
 8000c4a:	e6d1      	b.n	80009f0 <cbvprintf+0x458>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
 8000c4c:	601d      	str	r5, [r3, #0]
		break;
 8000c4e:	e6cf      	b.n	80009f0 <cbvprintf+0x458>
			bps = "(nil)";
 8000c50:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8000d18 <cbvprintf+0x780>
 8000c54:	4606      	mov	r6, r0
			bpe = bps + 5;
 8000c56:	f10a 0805 	add.w	r8, sl, #5
 8000c5a:	e78d      	b.n	8000b78 <cbvprintf+0x5e0>
		} else if (conv->altform_0) {
 8000c5c:	0711      	lsls	r1, r2, #28
			nj_len += 1U;
 8000c5e:	bf48      	it	mi
 8000c60:	3301      	addmi	r3, #1
 8000c62:	e792      	b.n	8000b8a <cbvprintf+0x5f2>
					OUTC(pad);
 8000c64:	4618      	mov	r0, r3
 8000c66:	9303      	str	r3, [sp, #12]
 8000c68:	4659      	mov	r1, fp
 8000c6a:	9b02      	ldr	r3, [sp, #8]
 8000c6c:	4798      	blx	r3
 8000c6e:	2800      	cmp	r0, #0
 8000c70:	9b03      	ldr	r3, [sp, #12]
 8000c72:	da04      	bge.n	8000c7e <cbvprintf+0x6e6>
#undef OUTS
#undef OUTC
}
 8000c74:	b011      	add	sp, #68	; 0x44
 8000c76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
 8000c7a:	2320      	movs	r3, #32
 8000c7c:	444d      	add	r5, r9
 8000c7e:	464a      	mov	r2, r9
 8000c80:	eba5 0109 	sub.w	r1, r5, r9
				while (width-- > 0) {
 8000c84:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 8000c88:	2a00      	cmp	r2, #0
 8000c8a:	dceb      	bgt.n	8000c64 <cbvprintf+0x6cc>
 8000c8c:	460d      	mov	r5, r1
		if (sign != 0) {
 8000c8e:	b136      	cbz	r6, 8000c9e <cbvprintf+0x706>
			OUTC(sign);
 8000c90:	4659      	mov	r1, fp
 8000c92:	4630      	mov	r0, r6
 8000c94:	9b02      	ldr	r3, [sp, #8]
 8000c96:	4798      	blx	r3
 8000c98:	2800      	cmp	r0, #0
 8000c9a:	dbeb      	blt.n	8000c74 <cbvprintf+0x6dc>
 8000c9c:	3501      	adds	r5, #1
			if (conv->altform_0c | conv->altform_0) {
 8000c9e:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
 8000ca2:	06d9      	lsls	r1, r3, #27
 8000ca4:	d401      	bmi.n	8000caa <cbvprintf+0x712>
 8000ca6:	071a      	lsls	r2, r3, #28
 8000ca8:	d506      	bpl.n	8000cb8 <cbvprintf+0x720>
				OUTC('0');
 8000caa:	4659      	mov	r1, fp
 8000cac:	2030      	movs	r0, #48	; 0x30
 8000cae:	9b02      	ldr	r3, [sp, #8]
 8000cb0:	4798      	blx	r3
 8000cb2:	2800      	cmp	r0, #0
 8000cb4:	dbde      	blt.n	8000c74 <cbvprintf+0x6dc>
 8000cb6:	3501      	adds	r5, #1
			if (conv->altform_0c) {
 8000cb8:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
 8000cbc:	06db      	lsls	r3, r3, #27
 8000cbe:	d507      	bpl.n	8000cd0 <cbvprintf+0x738>
				OUTC(conv->specifier);
 8000cc0:	4659      	mov	r1, fp
 8000cc2:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
 8000cc6:	9b02      	ldr	r3, [sp, #8]
 8000cc8:	4798      	blx	r3
 8000cca:	2800      	cmp	r0, #0
 8000ccc:	dbd2      	blt.n	8000c74 <cbvprintf+0x6dc>
 8000cce:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
 8000cd0:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 8000cd2:	442e      	add	r6, r5
 8000cd4:	1b73      	subs	r3, r6, r5
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	dc16      	bgt.n	8000d08 <cbvprintf+0x770>
			OUTS(bps, bpe);
 8000cda:	4643      	mov	r3, r8
 8000cdc:	4652      	mov	r2, sl
 8000cde:	4659      	mov	r1, fp
 8000ce0:	9802      	ldr	r0, [sp, #8]
 8000ce2:	f001 ff42 	bl	8002b6a <outs>
 8000ce6:	2800      	cmp	r0, #0
 8000ce8:	dbc4      	blt.n	8000c74 <cbvprintf+0x6dc>
 8000cea:	4405      	add	r5, r0
		while (width > 0) {
 8000cec:	44a9      	add	r9, r5
 8000cee:	eba9 0305 	sub.w	r3, r9, r5
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	f77f ae7c 	ble.w	80009f0 <cbvprintf+0x458>
			OUTC(' ');
 8000cf8:	4659      	mov	r1, fp
 8000cfa:	2020      	movs	r0, #32
 8000cfc:	9b02      	ldr	r3, [sp, #8]
 8000cfe:	4798      	blx	r3
 8000d00:	2800      	cmp	r0, #0
 8000d02:	dbb7      	blt.n	8000c74 <cbvprintf+0x6dc>
 8000d04:	3501      	adds	r5, #1
			--width;
 8000d06:	e7f2      	b.n	8000cee <cbvprintf+0x756>
				OUTC('0');
 8000d08:	4659      	mov	r1, fp
 8000d0a:	2030      	movs	r0, #48	; 0x30
 8000d0c:	9b02      	ldr	r3, [sp, #8]
 8000d0e:	4798      	blx	r3
 8000d10:	2800      	cmp	r0, #0
 8000d12:	dbaf      	blt.n	8000c74 <cbvprintf+0x6dc>
 8000d14:	3501      	adds	r5, #1
 8000d16:	e7dd      	b.n	8000cd4 <cbvprintf+0x73c>
 8000d18:	08003afa 	.word	0x08003afa

08000d1c <st_stm32f7_init>:
  * @rmtoll FLASH_ACR    ARTEN      LL_FLASH_EnableART
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_EnableART(void)
{
  SET_BIT(FLASH->ACR, FLASH_ACR_ARTEN);
 8000d1c:	4a2c      	ldr	r2, [pc, #176]	; (8000dd0 <st_stm32f7_init+0xb4>)
 8000d1e:	6813      	ldr	r3, [r2, #0]
 8000d20:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 * So the init priority has to be 0 (zero).
 *
 * @return 0
 */
static int st_stm32f7_init(const struct device *arg)
{
 8000d24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d26:	6013      	str	r3, [r2, #0]
		:
		: "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	unsigned int tmp;

	__asm__ volatile(
 8000d28:	f04f 0310 	mov.w	r3, #16
 8000d2c:	f3ef 8011 	mrs	r0, BASEPRI
 8000d30:	f383 8812 	msr	BASEPRI_MAX, r3
 8000d34:	f3bf 8f6f 	isb	sy
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000d38:	4b26      	ldr	r3, [pc, #152]	; (8000dd4 <st_stm32f7_init+0xb8>)
 8000d3a:	695a      	ldr	r2, [r3, #20]
 8000d3c:	f412 3200 	ands.w	r2, r2, #131072	; 0x20000
 8000d40:	d111      	bne.n	8000d66 <st_stm32f7_init+0x4a>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000d42:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000d46:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000d4a:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000d4e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000d52:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000d56:	695a      	ldr	r2, [r3, #20]
 8000d58:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000d5c:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000d5e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000d62:	f3bf 8f6f 	isb	sy
	LL_FLASH_EnableART();

	key = irq_lock();

	SCB_EnableICache();
	if (!(SCB->CCR & SCB_CCR_DC_Msk)) {
 8000d66:	4a1b      	ldr	r2, [pc, #108]	; (8000dd4 <st_stm32f7_init+0xb8>)
 8000d68:	6953      	ldr	r3, [r2, #20]
 8000d6a:	03db      	lsls	r3, r3, #15
 8000d6c:	d427      	bmi.n	8000dbe <st_stm32f7_init+0xa2>
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000d6e:	6953      	ldr	r3, [r2, #20]
 8000d70:	f413 3380 	ands.w	r3, r3, #65536	; 0x10000
 8000d74:	d123      	bne.n	8000dbe <st_stm32f7_init+0xa2>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8000d76:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000d7a:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000d7e:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000d82:	f643 75e0 	movw	r5, #16352	; 0x3fe0
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000d86:	f3c3 04c9 	ubfx	r4, r3, #3, #10
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000d8a:	f3c3 334e 	ubfx	r3, r3, #13, #15
 8000d8e:	015b      	lsls	r3, r3, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000d90:	ea03 0705 	and.w	r7, r3, r5
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000d94:	4621      	mov	r1, r4
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000d96:	ea47 7681 	orr.w	r6, r7, r1, lsl #30
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000d9a:	3901      	subs	r1, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000d9c:	f8c2 6260 	str.w	r6, [r2, #608]	; 0x260
      } while (ways-- != 0U);
 8000da0:	d2f9      	bcs.n	8000d96 <st_stm32f7_init+0x7a>
    } while(sets-- != 0U);
 8000da2:	3b20      	subs	r3, #32
 8000da4:	f113 0f20 	cmn.w	r3, #32
 8000da8:	d1f2      	bne.n	8000d90 <st_stm32f7_init+0x74>
 8000daa:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000dae:	6953      	ldr	r3, [r2, #20]
 8000db0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000db4:	6153      	str	r3, [r2, #20]
 8000db6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000dba:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
 8000dbe:	f380 8811 	msr	BASEPRI, r0
 8000dc2:	f3bf 8f6f 	isb	sy

	irq_unlock(key);

	/* Update CMSIS SystemCoreClock variable (HCLK) */
	/* At reset, system core clock is set to 16 MHz from HSI */
	SystemCoreClock = 16000000;
 8000dc6:	4b04      	ldr	r3, [pc, #16]	; (8000dd8 <st_stm32f7_init+0xbc>)

	return 0;
}
 8000dc8:	2000      	movs	r0, #0
	SystemCoreClock = 16000000;
 8000dca:	4a04      	ldr	r2, [pc, #16]	; (8000ddc <st_stm32f7_init+0xc0>)
 8000dcc:	601a      	str	r2, [r3, #0]
}
 8000dce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000dd0:	40023c00 	.word	0x40023c00
 8000dd4:	e000ed00 	.word	0xe000ed00
 8000dd8:	20020030 	.word	0x20020030
 8000ddc:	00f42400 	.word	0x00f42400

08000de0 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
 8000de0:	4901      	ldr	r1, [pc, #4]	; (8000de8 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
 8000de2:	2210      	movs	r2, #16
	str	r2, [r1]
 8000de4:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
 8000de6:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
 8000de8:	e000ed10 	.word	0xe000ed10

08000dec <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
 8000dec:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
 8000dee:	4040      	eors	r0, r0
	msr	BASEPRI, r0
 8000df0:	f380 8811 	msr	BASEPRI, r0
	isb
 8000df4:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
 8000df8:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
 8000dfc:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
 8000dfe:	b662      	cpsie	i
	isb
 8000e00:	f3bf 8f6f 	isb	sy

	bx	lr
 8000e04:	4770      	bx	lr
 8000e06:	bf00      	nop

08000e08 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
 8000e08:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	db08      	blt.n	8000e20 <arch_irq_enable+0x18>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e0e:	2201      	movs	r2, #1
 8000e10:	f000 001f 	and.w	r0, r0, #31
 8000e14:	095b      	lsrs	r3, r3, #5
 8000e16:	fa02 f000 	lsl.w	r0, r2, r0
 8000e1a:	4a02      	ldr	r2, [pc, #8]	; (8000e24 <arch_irq_enable+0x1c>)
 8000e1c:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
 8000e20:	4770      	bx	lr
 8000e22:	bf00      	nop
 8000e24:	e000e100 	.word	0xe000e100

08000e28 <z_arm_irq_priority_set>:
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
 8000e28:	b243      	sxtb	r3, r0
		prio += _IRQ_PRIO_OFFSET;
 8000e2a:	3101      	adds	r1, #1
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8000e2c:	2b00      	cmp	r3, #0
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e2e:	ea4f 1101 	mov.w	r1, r1, lsl #4
 8000e32:	b2c9      	uxtb	r1, r1
  if ((int32_t)(IRQn) >= 0)
 8000e34:	db06      	blt.n	8000e44 <z_arm_irq_priority_set+0x1c>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e36:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000e3a:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
 8000e3e:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
 8000e42:	4770      	bx	lr
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e44:	f000 000f 	and.w	r0, r0, #15
 8000e48:	4b01      	ldr	r3, [pc, #4]	; (8000e50 <z_arm_irq_priority_set+0x28>)
 8000e4a:	5419      	strb	r1, [r3, r0]
}
 8000e4c:	4770      	bx	lr
 8000e4e:	bf00      	nop
 8000e50:	e000ed14 	.word	0xe000ed14

08000e54 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
 8000e54:	bf30      	wfi
    b z_SysNmiOnReset
 8000e56:	f7ff bffd 	b.w	8000e54 <z_SysNmiOnReset>
 8000e5a:	bf00      	nop

08000e5c <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
 8000e5c:	4a0f      	ldr	r2, [pc, #60]	; (8000e9c <z_arm_prep_c+0x40>)
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
 8000e5e:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
 8000e60:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 8000e64:	4b0e      	ldr	r3, [pc, #56]	; (8000ea0 <z_arm_prep_c+0x44>)
 8000e66:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 8000e68:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000e6c:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
 8000e70:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8000e74:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8000e78:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 */
__STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 8000e7c:	f3ef 8314 	mrs	r3, CONTROL
	__set_CONTROL(__get_CONTROL() & (~(CONTROL_FPCA_Msk)));
 8000e80:	f023 0304 	bic.w	r3, r3, #4
  \details Writes the given value to the Control Register.
  \param [in]    control  Control Register value to set
 */
__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 8000e84:	f383 8814 	msr	CONTROL, r3
  __ASM volatile ("isb 0xF":::"memory");
 8000e88:	f3bf 8f6f 	isb	sy
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
 8000e8c:	f001 f87c 	bl	8001f88 <z_bss_zero>
	z_data_copy();
 8000e90:	f001 fc64 	bl	800275c <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
 8000e94:	f000 f9b8 	bl	8001208 <z_arm_interrupt_init>
	z_cstart();
 8000e98:	f001 f8c4 	bl	8002024 <z_cstart>
 8000e9c:	08000000 	.word	0x08000000
 8000ea0:	e000ed00 	.word	0xe000ed00

08000ea4 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
 8000ea4:	4a09      	ldr	r2, [pc, #36]	; (8000ecc <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
 8000ea6:	490a      	ldr	r1, [pc, #40]	; (8000ed0 <arch_swap+0x2c>)
	_current->arch.basepri = key;
 8000ea8:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
 8000eaa:	6809      	ldr	r1, [r1, #0]
	_current->arch.basepri = key;
 8000eac:	6758      	str	r0, [r3, #116]	; 0x74
	_current->arch.swap_return_value = _k_neg_eagain;
 8000eae:	6799      	str	r1, [r3, #120]	; 0x78

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
 8000eb0:	4908      	ldr	r1, [pc, #32]	; (8000ed4 <arch_swap+0x30>)
 8000eb2:	684b      	ldr	r3, [r1, #4]
 8000eb4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000eb8:	604b      	str	r3, [r1, #4]
 8000eba:	2300      	movs	r3, #0
 8000ebc:	f383 8811 	msr	BASEPRI, r3
 8000ec0:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
 8000ec4:	6893      	ldr	r3, [r2, #8]
}
 8000ec6:	6f98      	ldr	r0, [r3, #120]	; 0x78
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop
 8000ecc:	20020310 	.word	0x20020310
 8000ed0:	08003af0 	.word	0x08003af0
 8000ed4:	e000ed00 	.word	0xe000ed00

08000ed8 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
 8000ed8:	4912      	ldr	r1, [pc, #72]	; (8000f24 <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
 8000eda:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
 8000edc:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
 8000ee0:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
 8000ee2:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
 8000ee6:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
 8000eea:	2010      	movs	r0, #16
    msr BASEPRI_MAX, r0
 8000eec:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
 8000ef0:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
 8000ef4:	4f0c      	ldr	r7, [pc, #48]	; (8000f28 <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
 8000ef6:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
 8000efa:	698a      	ldr	r2, [r1, #24]

    str r2, [r1, #_kernel_offset_to_current]
 8000efc:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
 8000efe:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
 8000f00:	6f50      	ldr	r0, [r2, #116]	; 0x74
    movs r3, #0
 8000f02:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
 8000f04:	6753      	str	r3, [r2, #116]	; 0x74
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
 8000f06:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
 8000f0a:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
 8000f0c:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
 8000f0e:	f000 f9bb 	bl	8001288 <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
 8000f12:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
 8000f16:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
 8000f1a:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
 8000f1e:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
 8000f22:	4770      	bx	lr
    ldr r1, =_kernel
 8000f24:	20020310 	.word	0x20020310
    ldr v4, =_SCS_ICSR
 8000f28:	e000ed04 	.word	0xe000ed04

08000f2c <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
 8000f2c:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
 8000f30:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
 8000f32:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
 8000f36:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
 8000f3a:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
 8000f3c:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
 8000f40:	2902      	cmp	r1, #2
    beq _oops
 8000f42:	d0ff      	beq.n	8000f44 <_oops>

08000f44 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
 8000f44:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
 8000f46:	f001 fe2b 	bl	8002ba0 <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
 8000f4a:	bd01      	pop	{r0, pc}

08000f4c <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
 8000f4c:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
 8000f50:	3a20      	subs	r2, #32
	iframe->a2 = (uint32_t)p1;
 8000f52:	9b00      	ldr	r3, [sp, #0]
	iframe->pc &= 0xfffffffe;
 8000f54:	4907      	ldr	r1, [pc, #28]	; (8000f74 <arch_new_thread+0x28>)
	iframe->a2 = (uint32_t)p1;
 8000f56:	6053      	str	r3, [r2, #4]
	iframe->a3 = (uint32_t)p2;
 8000f58:	9b01      	ldr	r3, [sp, #4]
	iframe->pc &= 0xfffffffe;
 8000f5a:	f021 0101 	bic.w	r1, r1, #1
	iframe->a3 = (uint32_t)p2;
 8000f5e:	6093      	str	r3, [r2, #8]
	iframe->a4 = (uint32_t)p3;
 8000f60:	9b02      	ldr	r3, [sp, #8]
	iframe->pc &= 0xfffffffe;
 8000f62:	6191      	str	r1, [r2, #24]
	iframe->a4 = (uint32_t)p3;
 8000f64:	60d3      	str	r3, [r2, #12]

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
 8000f66:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000f6a:	61d3      	str	r3, [r2, #28]
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
 8000f6c:	2300      	movs	r3, #0
	thread->callee_saved.psp = (uint32_t)iframe;
 8000f6e:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
 8000f70:	6743      	str	r3, [r0, #116]	; 0x74
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
 8000f72:	4770      	bx	lr
 8000f74:	08002acb 	.word	0x08002acb

08000f78 <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
 8000f78:	4a09      	ldr	r2, [pc, #36]	; (8000fa0 <z_check_thread_stack_fail+0x28>)
{
 8000f7a:	4603      	mov	r3, r0
	const struct k_thread *thread = _current;
 8000f7c:	6890      	ldr	r0, [r2, #8]

	if (thread == NULL) {
 8000f7e:	b170      	cbz	r0, 8000f9e <z_check_thread_stack_fail+0x26>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
 8000f80:	f113 0f16 	cmn.w	r3, #22
 8000f84:	6e40      	ldr	r0, [r0, #100]	; 0x64
 8000f86:	d005      	beq.n	8000f94 <z_check_thread_stack_fail+0x1c>
 8000f88:	f1a0 0220 	sub.w	r2, r0, #32
 8000f8c:	429a      	cmp	r2, r3
 8000f8e:	d805      	bhi.n	8000f9c <z_check_thread_stack_fail+0x24>
 8000f90:	4283      	cmp	r3, r0
 8000f92:	d203      	bcs.n	8000f9c <z_check_thread_stack_fail+0x24>
		return (uint32_t)Z_THREAD_STACK_BUFFER(z_main_stack);
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
 8000f94:	4281      	cmp	r1, r0
 8000f96:	bf28      	it	cs
 8000f98:	2000      	movcs	r0, #0
 8000f9a:	4770      	bx	lr
 8000f9c:	2000      	movs	r0, #0
}
 8000f9e:	4770      	bx	lr
 8000fa0:	20020310 	.word	0x20020310

08000fa4 <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
 8000fa4:	b508      	push	{r3, lr}
	z_arm_prepare_switch_to_main();

	_current = main_thread;
 8000fa6:	4b09      	ldr	r3, [pc, #36]	; (8000fcc <arch_switch_to_main_thread+0x28>)
{
 8000fa8:	460d      	mov	r5, r1
 8000faa:	4614      	mov	r4, r2
	_current = main_thread;
 8000fac:	6098      	str	r0, [r3, #8]
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
 8000fae:	f000 f96b 	bl	8001288 <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
 8000fb2:	4620      	mov	r0, r4
 8000fb4:	f385 8809 	msr	PSP, r5
 8000fb8:	2100      	movs	r1, #0
 8000fba:	b663      	cpsie	if
 8000fbc:	f381 8811 	msr	BASEPRI, r1
 8000fc0:	f3bf 8f6f 	isb	sy
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	f001 fd7f 	bl	8002aca <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
 8000fcc:	20020310 	.word	0x20020310

08000fd0 <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
 8000fd0:	b501      	push	{r0, lr}
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
 8000fd2:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
 8000fd6:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
 8000fda:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
 8000fde:	4904      	ldr	r1, [pc, #16]	; (8000ff0 <_isr_wrapper+0x20>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
 8000fe0:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
 8000fe2:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
 8000fe4:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
 8000fe6:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
 8000fea:	4902      	ldr	r1, [pc, #8]	; (8000ff4 <_isr_wrapper+0x24>)
	bx r1
 8000fec:	4708      	bx	r1
 8000fee:	0000      	.short	0x0000
	ldr r1, =_sw_isr_table
 8000ff0:	080034e0 	.word	0x080034e0
	ldr r1, =z_arm_int_exit
 8000ff4:	08000ff9 	.word	0x08000ff9

08000ff8 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
 8000ff8:	4b04      	ldr	r3, [pc, #16]	; (800100c <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
 8000ffa:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
 8000ffc:	6998      	ldr	r0, [r3, #24]
	cmp r0, r1
 8000ffe:	4288      	cmp	r0, r1
	beq _EXIT_EXC
 8001000:	d003      	beq.n	800100a <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
 8001002:	4903      	ldr	r1, [pc, #12]	; (8001010 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
 8001004:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
 8001008:	600a      	str	r2, [r1, #0]

0800100a <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
 800100a:	4770      	bx	lr
	ldr r3, =_kernel
 800100c:	20020310 	.word	0x20020310
	ldr r1, =_SCS_ICSR
 8001010:	e000ed04 	.word	0xe000ed04

08001014 <mem_manage_fault>:
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
			      bool *recoverable)
{
 8001014:	b538      	push	{r3, r4, r5, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
 8001016:	4b19      	ldr	r3, [pc, #100]	; (800107c <mem_manage_fault+0x68>)
{
 8001018:	4614      	mov	r4, r2
 800101a:	4605      	mov	r5, r0
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
 800101c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
 800101e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
 8001020:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001022:	0790      	lsls	r0, r2, #30
 8001024:	d519      	bpl.n	800105a <mem_manage_fault+0x46>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
 8001026:	6b58      	ldr	r0, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
 8001028:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800102a:	0612      	lsls	r2, r2, #24
 800102c:	d515      	bpl.n	800105a <mem_manage_fault+0x46>
			mmfar = temp;
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault != 0) {
 800102e:	b119      	cbz	r1, 8001038 <mem_manage_fault+0x24>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
 8001030:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001032:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001036:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
 8001038:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Instruction Access Violation");
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
 800103a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
 800103c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800103e:	06d1      	lsls	r1, r2, #27
 8001040:	d40e      	bmi.n	8001060 <mem_manage_fault+0x4c>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
 8001042:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
 8001044:	079a      	lsls	r2, r3, #30
 8001046:	d40b      	bmi.n	8001060 <mem_manage_fault+0x4c>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
 8001048:	2000      	movs	r0, #0
		"without stack guard, user-mode or null-pointer detection\n");
#endif /* CONFIG_MPU_STACK_GUARD || CONFIG_USERSPACE */
	}

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
 800104a:	4a0c      	ldr	r2, [pc, #48]	; (800107c <mem_manage_fault+0x68>)
 800104c:	6a93      	ldr	r3, [r2, #40]	; 0x28
 800104e:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
 8001052:	6293      	str	r3, [r2, #40]	; 0x28

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
 8001054:	2300      	movs	r3, #0
 8001056:	7023      	strb	r3, [r4, #0]

	return reason;
}
 8001058:	bd38      	pop	{r3, r4, r5, pc}
	uint32_t mmfar = -EINVAL;
 800105a:	f06f 0015 	mvn.w	r0, #21
 800105e:	e7eb      	b.n	8001038 <mem_manage_fault+0x24>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
 8001060:	4b06      	ldr	r3, [pc, #24]	; (800107c <mem_manage_fault+0x68>)
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	051b      	lsls	r3, r3, #20
 8001066:	d5ef      	bpl.n	8001048 <mem_manage_fault+0x34>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
 8001068:	4629      	mov	r1, r5
 800106a:	f7ff ff85 	bl	8000f78 <z_check_thread_stack_fail>
			if (min_stack_ptr) {
 800106e:	2800      	cmp	r0, #0
 8001070:	d0ea      	beq.n	8001048 <mem_manage_fault+0x34>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8001072:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
 8001076:	2002      	movs	r0, #2
 8001078:	e7e7      	b.n	800104a <mem_manage_fault+0x36>
 800107a:	bf00      	nop
 800107c:	e000ed00 	.word	0xe000ed00

08001080 <bus_fault.constprop.0>:
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
 8001080:	4b0d      	ldr	r3, [pc, #52]	; (80010b8 <bus_fault.constprop.0+0x38>)
 8001082:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
 8001084:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
 8001086:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001088:	0592      	lsls	r2, r2, #22
 800108a:	d508      	bpl.n	800109e <bus_fault.constprop.0+0x1e>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
 800108c:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
 800108e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001090:	0412      	lsls	r2, r2, #16
 8001092:	d504      	bpl.n	800109e <bus_fault.constprop.0+0x1e>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault != 0) {
 8001094:	b118      	cbz	r0, 800109e <bus_fault.constprop.0+0x1e>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
 8001096:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001098:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800109c:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
 800109e:	4b06      	ldr	r3, [pc, #24]	; (80010b8 <bus_fault.constprop.0+0x38>)
 80010a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
 80010a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80010a4:	05d2      	lsls	r2, r2, #23
 80010a6:	d400      	bmi.n	80010aa <bus_fault.constprop.0+0x2a>
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
 80010a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
 80010aa:	6a9a      	ldr	r2, [r3, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
 80010ac:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
 80010ae:	f442 427f 	orr.w	r2, r2, #65280	; 0xff00
 80010b2:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
 80010b4:	7008      	strb	r0, [r1, #0]

	return reason;
}
 80010b6:	4770      	bx	lr
 80010b8:	e000ed00 	.word	0xe000ed00

080010bc <z_arm_fault>:
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
 80010bc:	4b48      	ldr	r3, [pc, #288]	; (80011e0 <z_arm_fault+0x124>)
 80010be:	685b      	ldr	r3, [r3, #4]
{
 80010c0:	b570      	push	{r4, r5, r6, lr}
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
 80010c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
{
 80010c6:	b08a      	sub	sp, #40	; 0x28
 80010c8:	460d      	mov	r5, r1
 80010ca:	2600      	movs	r6, #0
 80010cc:	f386 8811 	msr	BASEPRI, r6
 80010d0:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
 80010d4:	f002 417f 	and.w	r1, r2, #4278190080	; 0xff000000
 80010d8:	f1b1 4f7f 	cmp.w	r1, #4278190080	; 0xff000000
 80010dc:	d111      	bne.n	8001102 <z_arm_fault+0x46>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
 80010de:	f002 010c 	and.w	r1, r2, #12
 80010e2:	2908      	cmp	r1, #8
 80010e4:	d00d      	beq.n	8001102 <z_arm_fault+0x46>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
 80010e6:	0711      	lsls	r1, r2, #28
 80010e8:	d401      	bmi.n	80010ee <z_arm_fault+0x32>
			ptr_esf = (z_arch_esf_t *)msp;
 80010ea:	4605      	mov	r5, r0
			*nested_exc = true;
 80010ec:	2601      	movs	r6, #1
	*recoverable = false;
 80010ee:	2200      	movs	r2, #0
	switch (fault) {
 80010f0:	3b03      	subs	r3, #3
	*recoverable = false;
 80010f2:	f88d 2007 	strb.w	r2, [sp, #7]
	switch (fault) {
 80010f6:	2b03      	cmp	r3, #3
 80010f8:	d86b      	bhi.n	80011d2 <z_arm_fault+0x116>
 80010fa:	e8df f003 	tbb	[pc, r3]
 80010fe:	5504      	.short	0x5504
 8001100:	5d59      	.short	0x5d59
		return NULL;
 8001102:	4635      	mov	r5, r6
 8001104:	e7f3      	b.n	80010ee <z_arm_fault+0x32>
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
 8001106:	4b36      	ldr	r3, [pc, #216]	; (80011e0 <z_arm_fault+0x124>)
 8001108:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 800110a:	f014 0402 	ands.w	r4, r4, #2
 800110e:	d160      	bne.n	80011d2 <z_arm_fault+0x116>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
 8001110:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001112:	2a00      	cmp	r2, #0
 8001114:	db15      	blt.n	8001142 <z_arm_fault+0x86>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
 8001116:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001118:	0052      	lsls	r2, r2, #1
 800111a:	d512      	bpl.n	8001142 <z_arm_fault+0x86>
	uint16_t fault_insn = *(ret_addr - 1);
 800111c:	69aa      	ldr	r2, [r5, #24]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
 800111e:	f832 1c02 	ldrh.w	r1, [r2, #-2]
 8001122:	f64d 7202 	movw	r2, #57090	; 0xdf02
 8001126:	4291      	cmp	r1, r2
 8001128:	d00a      	beq.n	8001140 <z_arm_fault+0x84>
		} else if (SCB_MMFSR != 0) {
 800112a:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 800112e:	b30a      	cbz	r2, 8001174 <z_arm_fault+0xb8>
			reason = mem_manage_fault(esf, 1, recoverable);
 8001130:	f10d 0207 	add.w	r2, sp, #7
 8001134:	2101      	movs	r1, #1
		reason = mem_manage_fault(esf, 0, recoverable);
 8001136:	4628      	mov	r0, r5
 8001138:	f7ff ff6c 	bl	8001014 <mem_manage_fault>
		reason = bus_fault(esf, 0, recoverable);
 800113c:	4604      	mov	r4, r0
		break;
 800113e:	e000      	b.n	8001142 <z_arm_fault+0x86>
			reason = esf->basic.r0;
 8001140:	682c      	ldr	r4, [r5, #0]
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
 8001142:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001146:	b99b      	cbnz	r3, 8001170 <z_arm_fault+0xb4>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
 8001148:	2220      	movs	r2, #32
 800114a:	4629      	mov	r1, r5
 800114c:	a802      	add	r0, sp, #8
 800114e:	f001 fd46 	bl	8002bde <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
 8001152:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001154:	2e00      	cmp	r6, #0
 8001156:	d03e      	beq.n	80011d6 <z_arm_fault+0x11a>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
 8001158:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800115c:	b922      	cbnz	r2, 8001168 <z_arm_fault+0xac>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
 800115e:	ea6f 2353 	mvn.w	r3, r3, lsr #9
 8001162:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
 8001166:	9309      	str	r3, [sp, #36]	; 0x24
	}

	z_arm_fatal_error(reason, &esf_copy);
 8001168:	a902      	add	r1, sp, #8
 800116a:	4620      	mov	r0, r4
 800116c:	f001 fd16 	bl	8002b9c <z_arm_fatal_error>
}
 8001170:	b00a      	add	sp, #40	; 0x28
 8001172:	bd70      	pop	{r4, r5, r6, pc}
		} else if (SCB_BFSR != 0) {
 8001174:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
 8001178:	b12a      	cbz	r2, 8001186 <z_arm_fault+0xca>
			reason = bus_fault(esf, 1, recoverable);
 800117a:	f10d 0107 	add.w	r1, sp, #7
 800117e:	2001      	movs	r0, #1
		reason = bus_fault(esf, 0, recoverable);
 8001180:	f7ff ff7e 	bl	8001080 <bus_fault.constprop.0>
 8001184:	e7da      	b.n	800113c <z_arm_fault+0x80>
		} else if (SCB_UFSR != 0) {
 8001186:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8001188:	b292      	uxth	r2, r2
 800118a:	2a00      	cmp	r2, #0
 800118c:	d0d9      	beq.n	8001142 <z_arm_fault+0x86>
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
 800118e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
 8001190:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
 8001192:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
 8001194:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
 8001196:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
 8001198:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
 800119a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800119c:	ea6f 4202 	mvn.w	r2, r2, lsl #16
 80011a0:	ea6f 4212 	mvn.w	r2, r2, lsr #16
 80011a4:	629a      	str	r2, [r3, #40]	; 0x28
	return reason;
 80011a6:	e7cc      	b.n	8001142 <z_arm_fault+0x86>
		reason = mem_manage_fault(esf, 0, recoverable);
 80011a8:	f10d 0207 	add.w	r2, sp, #7
 80011ac:	2100      	movs	r1, #0
 80011ae:	e7c2      	b.n	8001136 <z_arm_fault+0x7a>
		reason = bus_fault(esf, 0, recoverable);
 80011b0:	f10d 0107 	add.w	r1, sp, #7
 80011b4:	2000      	movs	r0, #0
 80011b6:	e7e3      	b.n	8001180 <z_arm_fault+0xc4>
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
 80011b8:	4b09      	ldr	r3, [pc, #36]	; (80011e0 <z_arm_fault+0x124>)
 80011ba:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
 80011bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
 80011be:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
 80011c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
 80011c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
 80011c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
 80011c6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80011c8:	ea6f 4202 	mvn.w	r2, r2, lsl #16
 80011cc:	ea6f 4212 	mvn.w	r2, r2, lsr #16
 80011d0:	629a      	str	r2, [r3, #40]	; 0x28
	uint32_t reason = K_ERR_CPU_EXCEPTION;
 80011d2:	2400      	movs	r4, #0
 80011d4:	e7b5      	b.n	8001142 <z_arm_fault+0x86>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
 80011d6:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 80011da:	f023 0301 	bic.w	r3, r3, #1
 80011de:	e7c2      	b.n	8001166 <z_arm_fault+0xaa>
 80011e0:	e000ed00 	.word	0xe000ed00

080011e4 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
 80011e4:	4a02      	ldr	r2, [pc, #8]	; (80011f0 <z_arm_fault_init+0xc>)
 80011e6:	6953      	ldr	r3, [r2, #20]
 80011e8:	f043 0310 	orr.w	r3, r3, #16
 80011ec:	6153      	str	r3, [r2, #20]
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
#ifdef CONFIG_TRAP_UNALIGNED_ACCESS
	SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif /* CONFIG_TRAP_UNALIGNED_ACCESS */
}
 80011ee:	4770      	bx	lr
 80011f0:	e000ed00 	.word	0xe000ed00

080011f4 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
 80011f4:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
 80011f8:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
 80011fc:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
 80011fe:	4672      	mov	r2, lr
	bl z_arm_fault
 8001200:	f7ff ff5c 	bl	80010bc <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
 8001204:	bd01      	pop	{r0, pc}
 8001206:	bf00      	nop

08001208 <z_arm_interrupt_init>:
 *
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
 8001208:	2300      	movs	r3, #0
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800120a:	4804      	ldr	r0, [pc, #16]	; (800121c <z_arm_interrupt_init+0x14>)
 800120c:	2110      	movs	r1, #16
 800120e:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
 8001210:	3301      	adds	r3, #1
 8001212:	2b6e      	cmp	r3, #110	; 0x6e
 8001214:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
 8001218:	d1f9      	bne.n	800120e <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
 800121a:	4770      	bx	lr
 800121c:	e000e100 	.word	0xe000e100

08001220 <__start>:

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
 8001220:	2010      	movs	r0, #16
    msr BASEPRI, r0
 8001222:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
 8001226:	4808      	ldr	r0, [pc, #32]	; (8001248 <__start+0x28>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
 8001228:	f44f 6102 	mov.w	r1, #2080	; 0x820
    adds r0, r0, r1
 800122c:	1840      	adds	r0, r0, r1
    msr PSP, r0
 800122e:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
 8001232:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
 8001236:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
 8001238:	4308      	orrs	r0, r1
    msr CONTROL, r0
 800123a:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
 800123e:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
 8001242:	f7ff fe0b 	bl	8000e5c <z_arm_prep_c>
 8001246:	0000      	.short	0x0000
    ldr r0, =z_interrupt_stacks
 8001248:	200208e0 	.word	0x200208e0

0800124c <z_impl_k_thread_abort>:
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
 800124c:	4b06      	ldr	r3, [pc, #24]	; (8001268 <z_impl_k_thread_abort+0x1c>)
 800124e:	689b      	ldr	r3, [r3, #8]
 8001250:	4283      	cmp	r3, r0
 8001252:	d107      	bne.n	8001264 <z_impl_k_thread_abort+0x18>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001254:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
 8001258:	b123      	cbz	r3, 8001264 <z_impl_k_thread_abort+0x18>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
 800125a:	4a04      	ldr	r2, [pc, #16]	; (800126c <z_impl_k_thread_abort+0x20>)
 800125c:	6853      	ldr	r3, [r2, #4]
 800125e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001262:	6053      	str	r3, [r2, #4]
		}
	}

	z_thread_abort(thread);
 8001264:	f001 ba28 	b.w	80026b8 <z_thread_abort>
 8001268:	20020310 	.word	0x20020310
 800126c:	e000ed00 	.word	0xe000ed00

08001270 <z_arm_configure_static_mpu_regions>:
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
 8001270:	4b02      	ldr	r3, [pc, #8]	; (800127c <z_arm_configure_static_mpu_regions+0xc>)
 8001272:	2101      	movs	r1, #1
 8001274:	4a02      	ldr	r2, [pc, #8]	; (8001280 <z_arm_configure_static_mpu_regions+0x10>)
 8001276:	4803      	ldr	r0, [pc, #12]	; (8001284 <z_arm_configure_static_mpu_regions+0x14>)
 8001278:	f000 b86e 	b.w	8001358 <arm_core_mpu_configure_static_mpu_regions>
 800127c:	20080000 	.word	0x20080000
 8001280:	20020000 	.word	0x20020000
 8001284:	080038f8 	.word	0x080038f8

08001288 <z_arm_configure_dynamic_mpu_regions>:
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
 8001288:	6e42      	ldr	r2, [r0, #100]	; 0x64
	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
	dynamic_regions[region_num].size = guard_size;
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
 800128a:	2120      	movs	r1, #32
	dynamic_regions[region_num].start = guard_start;
 800128c:	4b04      	ldr	r3, [pc, #16]	; (80012a0 <z_arm_configure_dynamic_mpu_regions+0x18>)
		guard_start = thread->stack_info.start - guard_size;
 800128e:	3a20      	subs	r2, #32

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
 8001290:	4618      	mov	r0, r3
	dynamic_regions[region_num].start = guard_start;
 8001292:	601a      	str	r2, [r3, #0]
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
 8001294:	4a03      	ldr	r2, [pc, #12]	; (80012a4 <z_arm_configure_dynamic_mpu_regions+0x1c>)
 8001296:	e9c3 1201 	strd	r1, r2, [r3, #4]
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
 800129a:	2101      	movs	r1, #1
 800129c:	f000 b866 	b.w	800136c <arm_core_mpu_configure_dynamic_mpu_regions>
 80012a0:	20020180 	.word	0x20020180
 80012a4:	150b0000 	.word	0x150b0000

080012a8 <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
 80012a8:	b5f0      	push	{r4, r5, r6, r7, lr}
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
 80012aa:	2600      	movs	r6, #0
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
 80012ac:	4f1e      	ldr	r7, [pc, #120]	; (8001328 <mpu_configure_regions+0x80>)
 80012ae:	428e      	cmp	r6, r1
 80012b0:	db01      	blt.n	80012b6 <mpu_configure_regions+0xe>
		/* Increment number of programmed MPU indices. */
		reg_index++;
	}

	return reg_index;
}
 80012b2:	4610      	mov	r0, r2
 80012b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (regions[i].size == 0U) {
 80012b6:	6844      	ldr	r4, [r0, #4]
 80012b8:	b39c      	cbz	r4, 8001322 <mpu_configure_regions+0x7a>
		if (do_sanity_check &&
 80012ba:	b153      	cbz	r3, 80012d2 <mpu_configure_regions+0x2a>
	 * and greater or equal to the minimum
	 * MPU region size. Start address of the
	 * partition must align with size.
	 */
	int partition_is_valid =
		((part->size & (part->size - 1U)) == 0U)
 80012bc:	f104 3cff 	add.w	ip, r4, #4294967295	; 0xffffffff
		&&
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
		&&
 80012c0:	ea14 0f0c 	tst.w	r4, ip
 80012c4:	d118      	bne.n	80012f8 <mpu_configure_regions+0x50>
		&&
 80012c6:	2c1f      	cmp	r4, #31
 80012c8:	d916      	bls.n	80012f8 <mpu_configure_regions+0x50>
		((part->start & (part->size - 1U)) == 0U);
 80012ca:	6805      	ldr	r5, [r0, #0]
		&&
 80012cc:	ea1c 0f05 	tst.w	ip, r5
 80012d0:	d112      	bne.n	80012f8 <mpu_configure_regions+0x50>
 * to that power-of-two value.
 */
static inline uint32_t size_to_mpu_rasr_size(uint32_t size)
{
	/* The minimal supported region size is 32 bytes */
	if (size <= 32U) {
 80012d2:	2c20      	cmp	r4, #32
		reg_index = mpu_configure_region(reg_index, &regions[i]);
 80012d4:	b2d2      	uxtb	r2, r2
	region_conf.base = new_region->start;
 80012d6:	6805      	ldr	r5, [r0, #0]
#if defined(CONFIG_CPU_AARCH32_CORTEX_R)
	(void) size;

	p_attr->rasr = attr->rasr_attr;
#else
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
 80012d8:	f8d0 c008 	ldr.w	ip, [r0, #8]
	if (size <= 32U) {
 80012dc:	d90f      	bls.n	80012fe <mpu_configure_regions+0x56>
	if (size > (1UL << 31)) {
 80012de:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
 80012e2:	d80e      	bhi.n	8001302 <mpu_configure_regions+0x5a>
	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
 80012e4:	3c01      	subs	r4, #1
 80012e6:	fab4 f484 	clz	r4, r4
 80012ea:	f1c4 041f 	rsb	r4, r4, #31
 80012ee:	0064      	lsls	r4, r4, #1
	if (index > (get_num_regions() - 1U)) {
 80012f0:	2a07      	cmp	r2, #7
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
 80012f2:	ea4c 0404 	orr.w	r4, ip, r4
 80012f6:	d906      	bls.n	8001306 <mpu_configure_regions+0x5e>
			return -EINVAL;
 80012f8:	f06f 0215 	mvn.w	r2, #21
 80012fc:	e7d9      	b.n	80012b2 <mpu_configure_regions+0xa>
		return REGION_32B;
 80012fe:	2408      	movs	r4, #8
 8001300:	e7f6      	b.n	80012f0 <mpu_configure_regions+0x48>
		return REGION_4G;
 8001302:	243e      	movs	r4, #62	; 0x3e
 8001304:	e7f4      	b.n	80012f0 <mpu_configure_regions+0x48>
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
 8001306:	f025 051f 	bic.w	r5, r5, #31
 800130a:	f8c7 2098 	str.w	r2, [r7, #152]	; 0x98
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
 800130e:	f044 0401 	orr.w	r4, r4, #1
				| MPU_RBAR_VALID_Msk | index;
 8001312:	4315      	orrs	r5, r2
		reg_index++;
 8001314:	3201      	adds	r2, #1
 8001316:	f045 0510 	orr.w	r5, r5, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
 800131a:	f8c7 509c 	str.w	r5, [r7, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
 800131e:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
	for (i = 0; i < regions_num; i++) {
 8001322:	3601      	adds	r6, #1
 8001324:	300c      	adds	r0, #12
 8001326:	e7c2      	b.n	80012ae <mpu_configure_regions+0x6>
 8001328:	e000ed00 	.word	0xe000ed00

0800132c <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
 800132c:	4b04      	ldr	r3, [pc, #16]	; (8001340 <arm_core_mpu_enable+0x14>)
 800132e:	2205      	movs	r2, #5
 8001330:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
 8001334:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001338:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
 800133c:	4770      	bx	lr
 800133e:	bf00      	nop
 8001340:	e000ed00 	.word	0xe000ed00

08001344 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
 8001344:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
 8001348:	4b02      	ldr	r3, [pc, #8]	; (8001354 <arm_core_mpu_disable+0x10>)
 800134a:	2200      	movs	r2, #0
 800134c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
 8001350:	4770      	bx	lr
 8001352:	bf00      	nop
 8001354:	e000ed00 	.word	0xe000ed00

08001358 <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
 8001358:	b510      	push	{r4, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
 800135a:	4c03      	ldr	r4, [pc, #12]	; (8001368 <arm_core_mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
 800135c:	2301      	movs	r3, #1
 800135e:	7822      	ldrb	r2, [r4, #0]
 8001360:	f7ff ffa2 	bl	80012a8 <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
 8001364:	7020      	strb	r0, [r4, #0]
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
			regions_num);
	}
}
 8001366:	bd10      	pop	{r4, pc}
 8001368:	20020344 	.word	0x20020344

0800136c <arm_core_mpu_configure_dynamic_mpu_regions>:

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
 800136c:	4a09      	ldr	r2, [pc, #36]	; (8001394 <arm_core_mpu_configure_dynamic_mpu_regions+0x28>)
/**
 * @brief configure dynamic MPU regions.
 */
void arm_core_mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
 800136e:	b508      	push	{r3, lr}
 8001370:	2300      	movs	r3, #0
 8001372:	7812      	ldrb	r2, [r2, #0]
 8001374:	f7ff ff98 	bl	80012a8 <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
 8001378:	f110 0f16 	cmn.w	r0, #22
 800137c:	d002      	beq.n	8001384 <arm_core_mpu_configure_dynamic_mpu_regions+0x18>
/** Clear and disable the given MPU region.
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
 800137e:	4a06      	ldr	r2, [pc, #24]	; (8001398 <arm_core_mpu_configure_dynamic_mpu_regions+0x2c>)

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
 8001380:	2807      	cmp	r0, #7
 8001382:	dd00      	ble.n	8001386 <arm_core_mpu_configure_dynamic_mpu_regions+0x1a>
		== -EINVAL) {

		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
			regions_num);
	}
}
 8001384:	bd08      	pop	{r3, pc}
 8001386:	f8c2 0098 	str.w	r0, [r2, #152]	; 0x98
 800138a:	3001      	adds	r0, #1
  MPU->RASR = 0U;
 800138c:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
 8001390:	e7f6      	b.n	8001380 <arm_core_mpu_configure_dynamic_mpu_regions+0x14>
 8001392:	bf00      	nop
 8001394:	20020344 	.word	0x20020344
 8001398:	e000ed00 	.word	0xe000ed00

0800139c <z_arm_mpu_init>:
 */
int z_arm_mpu_init(void)
{
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
 800139c:	4914      	ldr	r1, [pc, #80]	; (80013f0 <z_arm_mpu_init+0x54>)
 800139e:	6808      	ldr	r0, [r1, #0]
 80013a0:	2808      	cmp	r0, #8
{
 80013a2:	b510      	push	{r4, lr}
	if (mpu_config.num_regions > get_num_regions()) {
 80013a4:	d821      	bhi.n	80013ea <z_arm_mpu_init+0x4e>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
 80013a6:	f7ff ffcd 	bl	8001344 <arm_core_mpu_disable>
 80013aa:	4c12      	ldr	r4, [pc, #72]	; (80013f4 <z_arm_mpu_init+0x58>)
 80013ac:	6849      	ldr	r1, [r1, #4]

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
 80013ae:	2200      	movs	r2, #0
 80013b0:	4290      	cmp	r0, r2
 80013b2:	f101 010c 	add.w	r1, r1, #12
 80013b6:	d105      	bne.n	80013c4 <z_arm_mpu_init+0x28>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
 80013b8:	4b0f      	ldr	r3, [pc, #60]	; (80013f8 <z_arm_mpu_init+0x5c>)
 80013ba:	7018      	strb	r0, [r3, #0]
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
 80013bc:	2000      	movs	r0, #0
	arm_core_mpu_enable();
 80013be:	f7ff ffb5 	bl	800132c <arm_core_mpu_enable>
}
 80013c2:	bd10      	pop	{r4, pc}
 80013c4:	f8c4 2098 	str.w	r2, [r4, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
 80013c8:	f851 3c0c 	ldr.w	r3, [r1, #-12]
 80013cc:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
 80013d0:	4313      	orrs	r3, r2
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
 80013d2:	3201      	adds	r2, #1
 80013d4:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
 80013d8:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
 80013dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80013e0:	f043 0301 	orr.w	r3, r3, #1
 80013e4:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
 80013e8:	e7e2      	b.n	80013b0 <z_arm_mpu_init+0x14>
		return -1;
 80013ea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80013ee:	e7e8      	b.n	80013c2 <z_arm_mpu_init+0x26>
 80013f0:	08003904 	.word	0x08003904
 80013f4:	e000ed00 	.word	0xe000ed00
 80013f8:	20020344 	.word	0x20020344

080013fc <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
 80013fc:	4b01      	ldr	r3, [pc, #4]	; (8001404 <__stdout_hook_install+0x8>)
 80013fe:	6018      	str	r0, [r3, #0]
}
 8001400:	4770      	bx	lr
 8001402:	bf00      	nop
 8001404:	20020004 	.word	0x20020004

08001408 <__stm32_exti_isr.isra.0>:
 *
 * @param arg isr argument
 * @param min low end of EXTI# range
 * @param max low end of EXTI# range
 */
static void __stm32_exti_isr(int min, int max, const struct device *dev)
 8001408:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800140c:	4604      	mov	r4, r0
 800140e:	460e      	mov	r6, r1
 8001410:	4615      	mov	r5, r2
		return LL_EXTI_IsActiveFlag_0_31(1 << line);
 8001412:	f04f 0801 	mov.w	r8, #1
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
  return (READ_BIT(EXTI->PR, ExtiLine) == (ExtiLine));
 8001416:	4f0b      	ldr	r7, [pc, #44]	; (8001444 <__stm32_exti_isr.isra.0+0x3c>)
			/* run callback only if one is registered */
			if (!data->cb[line].cb) {
				continue;
			}

			data->cb[line].cb(line, data->cb[line].data);
 8001418:	f102 0904 	add.w	r9, r2, #4
	for (line = min; line < max; line++) {
 800141c:	42b4      	cmp	r4, r6
 800141e:	db01      	blt.n	8001424 <__stm32_exti_isr.isra.0+0x1c>
		}
	}
}
 8001420:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return LL_EXTI_IsActiveFlag_0_31(1 << line);
 8001424:	fa08 f304 	lsl.w	r3, r8, r4
 8001428:	697a      	ldr	r2, [r7, #20]
		if (stm32_exti_is_pending(line)) {
 800142a:	ea33 0202 	bics.w	r2, r3, r2
 800142e:	d107      	bne.n	8001440 <__stm32_exti_isr.isra.0+0x38>
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->PR, ExtiLine);
 8001430:	617b      	str	r3, [r7, #20]
			if (!data->cb[line].cb) {
 8001432:	f855 3034 	ldr.w	r3, [r5, r4, lsl #3]
 8001436:	b11b      	cbz	r3, 8001440 <__stm32_exti_isr.isra.0+0x38>
			data->cb[line].cb(line, data->cb[line].data);
 8001438:	f859 1034 	ldr.w	r1, [r9, r4, lsl #3]
 800143c:	4620      	mov	r0, r4
 800143e:	4798      	blx	r3
	for (line = min; line < max; line++) {
 8001440:	3401      	adds	r4, #1
 8001442:	e7eb      	b.n	800141c <__stm32_exti_isr.isra.0+0x14>
 8001444:	40013c00 	.word	0x40013c00

08001448 <stm32_exti_enable>:
  SET_BIT(EXTI->IMR, ExtiLine);
 8001448:	4a04      	ldr	r2, [pc, #16]	; (800145c <stm32_exti_enable+0x14>)
	LL_EXTI_EnableIT_0_31(1 << line);
 800144a:	2301      	movs	r3, #1
 800144c:	6811      	ldr	r1, [r2, #0]
 800144e:	4083      	lsls	r3, r0
 8001450:	430b      	orrs	r3, r1
 8001452:	6013      	str	r3, [r2, #0]
	irq_enable(irqnum);
 8001454:	4b02      	ldr	r3, [pc, #8]	; (8001460 <stm32_exti_enable+0x18>)
 8001456:	5618      	ldrsb	r0, [r3, r0]
 8001458:	f7ff bcd6 	b.w	8000e08 <arch_irq_enable>
 800145c:	40013c00 	.word	0x40013c00
 8001460:	08003b2d 	.word	0x08003b2d

08001464 <stm32_exti_disable>:
	if (line < 32) {
 8001464:	281f      	cmp	r0, #31
 8001466:	dc07      	bgt.n	8001478 <stm32_exti_disable+0x14>
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8001468:	4904      	ldr	r1, [pc, #16]	; (800147c <stm32_exti_disable+0x18>)
		LL_EXTI_DisableIT_0_31(1 << line);
 800146a:	2201      	movs	r2, #1
 800146c:	680b      	ldr	r3, [r1, #0]
 800146e:	fa02 f000 	lsl.w	r0, r2, r0
 8001472:	ea23 0000 	bic.w	r0, r3, r0
 8001476:	6008      	str	r0, [r1, #0]
}
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop
 800147c:	40013c00 	.word	0x40013c00

08001480 <stm32_exti_trigger>:
	switch (trigger) {
 8001480:	2903      	cmp	r1, #3
 8001482:	d80f      	bhi.n	80014a4 <stm32_exti_trigger+0x24>
 8001484:	e8df f001 	tbb	[pc, r1]
 8001488:	23170f02 	.word	0x23170f02
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 800148c:	4b15      	ldr	r3, [pc, #84]	; (80014e4 <stm32_exti_trigger+0x64>)
		LL_EXTI_DisableRisingTrig_0_31(1 << line);
 800148e:	2201      	movs	r2, #1
 8001490:	6899      	ldr	r1, [r3, #8]
 8001492:	fa02 f000 	lsl.w	r0, r2, r0
 8001496:	ea21 0100 	bic.w	r1, r1, r0
 800149a:	6099      	str	r1, [r3, #8]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 800149c:	68da      	ldr	r2, [r3, #12]
 800149e:	ea22 0000 	bic.w	r0, r2, r0
  SET_BIT(EXTI->FTSR, ExtiLine);
 80014a2:	60d8      	str	r0, [r3, #12]
}
 80014a4:	4770      	bx	lr
		LL_EXTI_EnableRisingTrig_0_31(1 << line);
 80014a6:	2301      	movs	r3, #1
 80014a8:	fa03 f000 	lsl.w	r0, r3, r0
  SET_BIT(EXTI->RTSR, ExtiLine);
 80014ac:	4b0d      	ldr	r3, [pc, #52]	; (80014e4 <stm32_exti_trigger+0x64>)
 80014ae:	689a      	ldr	r2, [r3, #8]
 80014b0:	4302      	orrs	r2, r0
 80014b2:	609a      	str	r2, [r3, #8]
 80014b4:	e7f2      	b.n	800149c <stm32_exti_trigger+0x1c>
		LL_EXTI_EnableFallingTrig_0_31(1 << line);
 80014b6:	2301      	movs	r3, #1
 80014b8:	fa03 f000 	lsl.w	r0, r3, r0
  SET_BIT(EXTI->FTSR, ExtiLine);
 80014bc:	4b09      	ldr	r3, [pc, #36]	; (80014e4 <stm32_exti_trigger+0x64>)
 80014be:	68da      	ldr	r2, [r3, #12]
 80014c0:	4302      	orrs	r2, r0
 80014c2:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 80014c4:	689a      	ldr	r2, [r3, #8]
 80014c6:	ea22 0000 	bic.w	r0, r2, r0
 80014ca:	6098      	str	r0, [r3, #8]
}
 80014cc:	4770      	bx	lr
		LL_EXTI_EnableRisingTrig_0_31(1 << line);
 80014ce:	2301      	movs	r3, #1
 80014d0:	fa03 f000 	lsl.w	r0, r3, r0
  SET_BIT(EXTI->RTSR, ExtiLine);
 80014d4:	4b03      	ldr	r3, [pc, #12]	; (80014e4 <stm32_exti_trigger+0x64>)
 80014d6:	689a      	ldr	r2, [r3, #8]
 80014d8:	4302      	orrs	r2, r0
 80014da:	609a      	str	r2, [r3, #8]
  SET_BIT(EXTI->FTSR, ExtiLine);
 80014dc:	68da      	ldr	r2, [r3, #12]
 80014de:	4310      	orrs	r0, r2
 80014e0:	e7df      	b.n	80014a2 <stm32_exti_trigger+0x22>
 80014e2:	bf00      	nop
 80014e4:	40013c00 	.word	0x40013c00

080014e8 <stm32_exti_set_callback>:
int stm32_exti_set_callback(int line, stm32_exti_callback_t cb, void *arg)
{
	const struct device *dev = DEVICE_DT_GET(EXTI_NODE);
	struct stm32_exti_data *data = dev->data;

	if (data->cb[line].cb) {
 80014e8:	4b07      	ldr	r3, [pc, #28]	; (8001508 <stm32_exti_set_callback+0x20>)
{
 80014ea:	b510      	push	{r4, lr}
 80014ec:	4604      	mov	r4, r0
	if (data->cb[line].cb) {
 80014ee:	f853 0030 	ldr.w	r0, [r3, r0, lsl #3]
 80014f2:	b928      	cbnz	r0, 8001500 <stm32_exti_set_callback+0x18>
		return -EBUSY;
	}

	data->cb[line].cb = cb;
 80014f4:	f843 1034 	str.w	r1, [r3, r4, lsl #3]
	data->cb[line].data = arg;
 80014f8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80014fc:	605a      	str	r2, [r3, #4]

	return 0;
}
 80014fe:	bd10      	pop	{r4, pc}
		return -EBUSY;
 8001500:	f06f 000f 	mvn.w	r0, #15
 8001504:	e7fb      	b.n	80014fe <stm32_exti_set_callback+0x16>
 8001506:	bf00      	nop
 8001508:	2002018c 	.word	0x2002018c

0800150c <stm32_exti_unset_callback>:
void stm32_exti_unset_callback(int line)
{
	const struct device *dev = DEVICE_DT_GET(EXTI_NODE);
	struct stm32_exti_data *data = dev->data;

	data->cb[line].cb = NULL;
 800150c:	4b03      	ldr	r3, [pc, #12]	; (800151c <stm32_exti_unset_callback+0x10>)
 800150e:	2200      	movs	r2, #0
 8001510:	f843 2030 	str.w	r2, [r3, r0, lsl #3]
	data->cb[line].data = NULL;
 8001514:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 8001518:	605a      	str	r2, [r3, #4]
}
 800151a:	4770      	bx	lr
 800151c:	2002018c 	.word	0x2002018c

08001520 <stm32_clock_control_on>:
{
	struct stm32_pclken *pclken = (struct stm32_pclken *)(sub_system);

	ARG_UNUSED(dev);

	switch (pclken->bus) {
 8001520:	680b      	ldr	r3, [r1, #0]
{
 8001522:	b086      	sub	sp, #24
	switch (pclken->bus) {
 8001524:	2b06      	cmp	r3, #6
 8001526:	d839      	bhi.n	800159c <stm32_clock_control_on+0x7c>
 8001528:	e8df f003 	tbb	[pc, r3]
 800152c:	2e241004 	.word	0x2e241004
 8001530:	3838      	.short	0x3838
 8001532:	1a          	.byte	0x1a
 8001533:	00          	.byte	0x00
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001534:	4a1b      	ldr	r2, [pc, #108]	; (80015a4 <stm32_clock_control_on+0x84>)
	case STM32_CLOCK_BUS_AHB1:
		LL_AHB1_GRP1_EnableClock(pclken->enr);
 8001536:	684b      	ldr	r3, [r1, #4]
 8001538:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800153a:	4319      	orrs	r1, r3
 800153c:	6311      	str	r1, [r2, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800153e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001540:	4013      	ands	r3, r2
 8001542:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8001544:	9b01      	ldr	r3, [sp, #4]
#endif
	default:
		return -ENOTSUP;
	}

	return 0;
 8001546:	2000      	movs	r0, #0
}
 8001548:	b006      	add	sp, #24
 800154a:	4770      	bx	lr
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 800154c:	4a15      	ldr	r2, [pc, #84]	; (80015a4 <stm32_clock_control_on+0x84>)
		LL_AHB2_GRP1_EnableClock(pclken->enr);
 800154e:	684b      	ldr	r3, [r1, #4]
 8001550:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8001552:	4319      	orrs	r1, r3
 8001554:	6351      	str	r1, [r2, #52]	; 0x34
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001556:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001558:	4013      	ands	r3, r2
 800155a:	9302      	str	r3, [sp, #8]
  (void)tmpreg;
 800155c:	9b02      	ldr	r3, [sp, #8]
 800155e:	e7f2      	b.n	8001546 <stm32_clock_control_on+0x26>
  * @retval None
*/
__STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB3ENR, Periphs);
 8001560:	4a10      	ldr	r2, [pc, #64]	; (80015a4 <stm32_clock_control_on+0x84>)
		LL_AHB3_GRP1_EnableClock(pclken->enr);
 8001562:	684b      	ldr	r3, [r1, #4]
 8001564:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8001566:	4319      	orrs	r1, r3
 8001568:	6391      	str	r1, [r2, #56]	; 0x38
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800156a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800156c:	4013      	ands	r3, r2
 800156e:	9303      	str	r3, [sp, #12]
  (void)tmpreg;
 8001570:	9b03      	ldr	r3, [sp, #12]
 8001572:	e7e8      	b.n	8001546 <stm32_clock_control_on+0x26>
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001574:	4a0b      	ldr	r2, [pc, #44]	; (80015a4 <stm32_clock_control_on+0x84>)
		LL_APB1_GRP1_EnableClock(pclken->enr);
 8001576:	684b      	ldr	r3, [r1, #4]
 8001578:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800157a:	4319      	orrs	r1, r3
 800157c:	6411      	str	r1, [r2, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800157e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001580:	4013      	ands	r3, r2
 8001582:	9304      	str	r3, [sp, #16]
  (void)tmpreg;
 8001584:	9b04      	ldr	r3, [sp, #16]
 8001586:	e7de      	b.n	8001546 <stm32_clock_control_on+0x26>
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001588:	4a06      	ldr	r2, [pc, #24]	; (80015a4 <stm32_clock_control_on+0x84>)
		LL_APB2_GRP1_EnableClock(pclken->enr);
 800158a:	684b      	ldr	r3, [r1, #4]
 800158c:	6c51      	ldr	r1, [r2, #68]	; 0x44
 800158e:	4319      	orrs	r1, r3
 8001590:	6451      	str	r1, [r2, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001592:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001594:	4013      	ands	r3, r2
 8001596:	9305      	str	r3, [sp, #20]
  (void)tmpreg;
 8001598:	9b05      	ldr	r3, [sp, #20]
 800159a:	e7d4      	b.n	8001546 <stm32_clock_control_on+0x26>
	switch (pclken->bus) {
 800159c:	f06f 0085 	mvn.w	r0, #133	; 0x85
 80015a0:	e7d2      	b.n	8001548 <stm32_clock_control_on+0x28>
 80015a2:	bf00      	nop
 80015a4:	40023800 	.word	0x40023800

080015a8 <stm32_clock_control_off>:
{
	struct stm32_pclken *pclken = (struct stm32_pclken *)(sub_system);

	ARG_UNUSED(dev);

	switch (pclken->bus) {
 80015a8:	680b      	ldr	r3, [r1, #0]
 80015aa:	2b06      	cmp	r3, #6
 80015ac:	d829      	bhi.n	8001602 <stm32_clock_control_off+0x5a>
 80015ae:	e8df f003 	tbb	[pc, r3]
 80015b2:	0c04      	.short	0x0c04
 80015b4:	2828211a 	.word	0x2828211a
 80015b8:	13          	.byte	0x13
 80015b9:	00          	.byte	0x00
  CLEAR_BIT(RCC->AHB1ENR, Periphs);
 80015ba:	4a13      	ldr	r2, [pc, #76]	; (8001608 <stm32_clock_control_off+0x60>)
 80015bc:	6849      	ldr	r1, [r1, #4]
 80015be:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80015c0:	ea23 0301 	bic.w	r3, r3, r1
 80015c4:	6313      	str	r3, [r2, #48]	; 0x30
#endif
	default:
		return -ENOTSUP;
	}

	return 0;
 80015c6:	2000      	movs	r0, #0
}
 80015c8:	4770      	bx	lr
  CLEAR_BIT(RCC->AHB2ENR, Periphs);
 80015ca:	4a0f      	ldr	r2, [pc, #60]	; (8001608 <stm32_clock_control_off+0x60>)
 80015cc:	6849      	ldr	r1, [r1, #4]
 80015ce:	6b53      	ldr	r3, [r2, #52]	; 0x34
 80015d0:	ea23 0301 	bic.w	r3, r3, r1
 80015d4:	6353      	str	r3, [r2, #52]	; 0x34
 80015d6:	e7f6      	b.n	80015c6 <stm32_clock_control_off+0x1e>
  CLEAR_BIT(RCC->AHB3ENR, Periphs);
 80015d8:	4a0b      	ldr	r2, [pc, #44]	; (8001608 <stm32_clock_control_off+0x60>)
 80015da:	6849      	ldr	r1, [r1, #4]
 80015dc:	6b93      	ldr	r3, [r2, #56]	; 0x38
 80015de:	ea23 0301 	bic.w	r3, r3, r1
 80015e2:	6393      	str	r3, [r2, #56]	; 0x38
 80015e4:	e7ef      	b.n	80015c6 <stm32_clock_control_off+0x1e>
  CLEAR_BIT(RCC->APB1ENR, Periphs);
 80015e6:	4a08      	ldr	r2, [pc, #32]	; (8001608 <stm32_clock_control_off+0x60>)
 80015e8:	6849      	ldr	r1, [r1, #4]
 80015ea:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80015ec:	ea23 0301 	bic.w	r3, r3, r1
 80015f0:	6413      	str	r3, [r2, #64]	; 0x40
 80015f2:	e7e8      	b.n	80015c6 <stm32_clock_control_off+0x1e>
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 80015f4:	4a04      	ldr	r2, [pc, #16]	; (8001608 <stm32_clock_control_off+0x60>)
 80015f6:	6849      	ldr	r1, [r1, #4]
 80015f8:	6c53      	ldr	r3, [r2, #68]	; 0x44
 80015fa:	ea23 0301 	bic.w	r3, r3, r1
 80015fe:	6453      	str	r3, [r2, #68]	; 0x44
 8001600:	e7e1      	b.n	80015c6 <stm32_clock_control_off+0x1e>
	switch (pclken->bus) {
 8001602:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
 8001606:	4770      	bx	lr
 8001608:	40023800 	.word	0x40023800

0800160c <stm32_clock_control_get_subsys_rate>:
	 * Get AHB Clock (= SystemCoreClock = SYSCLK/prescaler)
	 * SystemCoreClock is preferred to CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC
	 * since it will be updated after clock configuration and hence
	 * more likely to contain actual clock speed
	 */
	uint32_t ahb_clock = SystemCoreClock;
 800160c:	4b08      	ldr	r3, [pc, #32]	; (8001630 <stm32_clock_control_get_subsys_rate+0x24>)
					    STM32_AHB3_PRESCALER);
#endif

	ARG_UNUSED(clock);

	switch (pclken->bus) {
 800160e:	6809      	ldr	r1, [r1, #0]
	uint32_t ahb_clock = SystemCoreClock;
 8001610:	681b      	ldr	r3, [r3, #0]
	switch (pclken->bus) {
 8001612:	2906      	cmp	r1, #6
 8001614:	d809      	bhi.n	800162a <stm32_clock_control_get_subsys_rate+0x1e>
 8001616:	e8df f001 	tbb	[pc, r1]
 800161a:	0505      	.short	0x0505
 800161c:	08080504 	.word	0x08080504
 8001620:	05          	.byte	0x05
 8001621:	00          	.byte	0x00
	return clock / prescaler;
 8001622:	085b      	lsrs	r3, r3, #1
#endif
	default:
		return -ENOTSUP;
	}

	return 0;
 8001624:	2000      	movs	r0, #0
		*rate = apb2_clock;
 8001626:	6013      	str	r3, [r2, #0]
		break;
 8001628:	4770      	bx	lr
	switch (pclken->bus) {
 800162a:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
 800162e:	4770      	bx	lr
 8001630:	20020030 	.word	0x20020030

08001634 <stm32_clock_control_init>:
	clk_init->APB1CLKDivider = apb1_prescaler(STM32_APB1_PRESCALER);
 8001634:	2300      	movs	r3, #0
 8001636:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 * @param dev clock device struct
 *
 * @return 0
 */
int stm32_clock_control_init(const struct device *dev)
{
 800163a:	b530      	push	{r4, r5, lr}
 800163c:	b087      	sub	sp, #28
	clk_init->APB1CLKDivider = apb1_prescaler(STM32_APB1_PRESCALER);
 800163e:	e9cd 3200 	strd	r3, r2, [sp]
	clk_init->APB2CLKDivider = apb2_prescaler(STM32_APB2_PRESCALER);
 8001642:	9302      	str	r3, [sp, #8]
	hclk_prescaler = s_ClkInitStruct.AHBCLKDivider;
	flash_prescaler = hclk_prescaler;
#endif

	/* Some clocks would be activated by default */
	config_enable_default_clocks();
 8001644:	f000 f838 	bl	80016b8 <config_enable_default_clocks>

#if STM32_SYSCLK_SRC_PLL
	LL_UTILS_PLLInitTypeDef s_PLLInitStruct;

	/* configure PLL input settings */
	config_pll_init(&s_PLLInitStruct);
 8001648:	a803      	add	r0, sp, #12
 800164a:	f001 fb5a 	bl	8002d02 <config_pll_init>
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 800164e:	4b18      	ldr	r3, [pc, #96]	; (80016b0 <stm32_clock_control_init+0x7c>)
 8001650:	681a      	ldr	r2, [r3, #0]
	if (LL_RCC_HSI_IsReady() != 1) {
 8001652:	0791      	lsls	r1, r2, #30
 8001654:	d406      	bmi.n	8001664 <stm32_clock_control_init+0x30>
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001656:	681a      	ldr	r2, [r3, #0]
 8001658:	f042 0201 	orr.w	r2, r2, #1
 800165c:	601a      	str	r2, [r3, #0]
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 800165e:	681a      	ldr	r2, [r3, #0]
		while (LL_RCC_HSI_IsReady() != 1) {
 8001660:	0792      	lsls	r2, r2, #30
 8001662:	d5fc      	bpl.n	800165e <stm32_clock_control_init+0x2a>
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001664:	4c12      	ldr	r4, [pc, #72]	; (80016b0 <stm32_clock_control_init+0x7c>)
 8001666:	68a3      	ldr	r3, [r4, #8]
 8001668:	f023 0303 	bic.w	r3, r3, #3
 800166c:	60a3      	str	r3, [r4, #8]
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800166e:	68a3      	ldr	r3, [r4, #8]
 8001670:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001674:	60a3      	str	r3, [r4, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001676:	68a5      	ldr	r5, [r4, #8]
	while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI) {
 8001678:	f015 050c 	ands.w	r5, r5, #12
 800167c:	d1fb      	bne.n	8001676 <stm32_clock_control_init+0x42>
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800167e:	6823      	ldr	r3, [r4, #0]
		LL_RCC_HSE_EnableDiv2();
	}
#endif

	/* Switch to PLL with HSE as clock source */
	LL_PLL_ConfigSystemClock_HSE(
 8001680:	aa03      	add	r2, sp, #12
 8001682:	2101      	movs	r1, #1
 8001684:	480b      	ldr	r0, [pc, #44]	; (80016b4 <stm32_clock_control_init+0x80>)
 8001686:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800168a:	6023      	str	r3, [r4, #0]
	MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ,
 800168c:	6863      	ldr	r3, [r4, #4]
 800168e:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8001692:	f043 7340 	orr.w	r3, r3, #50331648	; 0x3000000
 8001696:	6063      	str	r3, [r4, #4]
	LL_PLL_ConfigSystemClock_HSE(
 8001698:	466b      	mov	r3, sp
 800169a:	f000 fbf7 	bl	8001e8c <LL_PLL_ConfigSystemClock_HSE>
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 800169e:	6823      	ldr	r3, [r4, #0]
 80016a0:	f023 0301 	bic.w	r3, r3, #1
 80016a4:	6023      	str	r3, [r4, #0]
		&s_PLLInitStruct,
		&s_ClkInitStruct);

	/* Disable other clocks */
	LL_RCC_HSI_Disable();
	LL_RCC_MSI_Disable();
 80016a6:	f001 fb33 	bl	8002d10 <LL_RCC_MSI_Disable>

	/* configure MCO1/MCO2 based on Kconfig */
	stm32_clock_control_mco_init();

	return 0;
}
 80016aa:	4628      	mov	r0, r5
 80016ac:	b007      	add	sp, #28
 80016ae:	bd30      	pop	{r4, r5, pc}
 80016b0:	40023800 	.word	0x40023800
 80016b4:	007a1200 	.word	0x007a1200

080016b8 <config_enable_default_clocks>:
  SET_BIT(RCC->APB1ENR, Periphs);
 80016b8:	4b06      	ldr	r3, [pc, #24]	; (80016d4 <config_enable_default_clocks+0x1c>)

/**
 * @brief Activate default clocks
 */
void config_enable_default_clocks(void)
{
 80016ba:	b082      	sub	sp, #8
 80016bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80016be:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80016c2:	641a      	str	r2, [r3, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80016c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016ca:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 80016cc:	9b01      	ldr	r3, [sp, #4]
	/* Power Interface clock enabled by default */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
}
 80016ce:	b002      	add	sp, #8
 80016d0:	4770      	bx	lr
 80016d2:	bf00      	nop
 80016d4:	40023800 	.word	0x40023800

080016d8 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
 80016d8:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
 80016da:	4808      	ldr	r0, [pc, #32]	; (80016fc <uart_console_init+0x24>)
 80016dc:	4b08      	ldr	r3, [pc, #32]	; (8001700 <uart_console_init+0x28>)
 80016de:	6018      	str	r0, [r3, #0]
 80016e0:	f001 fd24 	bl	800312c <z_device_is_ready>
	if (!device_is_ready(uart_console_dev)) {
 80016e4:	b138      	cbz	r0, 80016f6 <uart_console_init+0x1e>
	__stdout_hook_install(console_out);
 80016e6:	4807      	ldr	r0, [pc, #28]	; (8001704 <uart_console_init+0x2c>)
 80016e8:	f7ff fe88 	bl	80013fc <__stdout_hook_install>
	__printk_hook_install(console_out);
 80016ec:	4805      	ldr	r0, [pc, #20]	; (8001704 <uart_console_init+0x2c>)
 80016ee:	f7fe ff3f 	bl	8000570 <__printk_hook_install>
		return -ENODEV;
	}

	uart_console_hook_install();

	return 0;
 80016f2:	2000      	movs	r0, #0
}
 80016f4:	bd08      	pop	{r3, pc}
		return -ENODEV;
 80016f6:	f06f 0012 	mvn.w	r0, #18
 80016fa:	e7fb      	b.n	80016f4 <uart_console_init+0x1c>
 80016fc:	080034c8 	.word	0x080034c8
 8001700:	2002024c 	.word	0x2002024c
 8001704:	08001709 	.word	0x08001709

08001708 <console_out>:
	if ('\n' == c) {
 8001708:	280a      	cmp	r0, #10
{
 800170a:	b538      	push	{r3, r4, r5, lr}
 800170c:	4604      	mov	r4, r0
 800170e:	4d07      	ldr	r5, [pc, #28]	; (800172c <console_out+0x24>)
	if ('\n' == c) {
 8001710:	d104      	bne.n	800171c <console_out+0x14>
		uart_poll_out(uart_console_dev, '\r');
 8001712:	6828      	ldr	r0, [r5, #0]
					unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
 8001714:	6883      	ldr	r3, [r0, #8]
 8001716:	210d      	movs	r1, #13
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	4798      	blx	r3
	uart_poll_out(uart_console_dev, c);
 800171c:	6828      	ldr	r0, [r5, #0]
 800171e:	6883      	ldr	r3, [r0, #8]
 8001720:	b2e1      	uxtb	r1, r4
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	4798      	blx	r3
}
 8001726:	4620      	mov	r0, r4
 8001728:	bd38      	pop	{r3, r4, r5, pc}
 800172a:	bf00      	nop
 800172c:	2002024c 	.word	0x2002024c

08001730 <clock_control_on.constprop.0>:
 *
 * @param dev Device structure whose driver controls the clock.
 * @param sys Opaque data representing the clock.
 * @return 0 on success, negative errno on failure.
 */
static inline int clock_control_on(const struct device *dev,
 8001730:	b570      	push	{r4, r5, r6, lr}
 8001732:	4605      	mov	r5, r0
 8001734:	4c07      	ldr	r4, [pc, #28]	; (8001754 <clock_control_on.constprop.0+0x24>)
 8001736:	4620      	mov	r0, r4
 8001738:	f001 fcf8 	bl	800312c <z_device_is_ready>
				   clock_control_subsys_t sys)
{
	if (!device_is_ready(dev)) {
 800173c:	b130      	cbz	r0, 800174c <clock_control_on.constprop.0+0x1c>
	}

	const struct clock_control_driver_api *api =
		(const struct clock_control_driver_api *)dev->api;

	return api->on(dev, sys);
 800173e:	68a3      	ldr	r3, [r4, #8]
 8001740:	4629      	mov	r1, r5
 8001742:	4620      	mov	r0, r4
 8001744:	681b      	ldr	r3, [r3, #0]
}
 8001746:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return api->on(dev, sys);
 800174a:	4718      	bx	r3
}
 800174c:	f06f 0012 	mvn.w	r0, #18
 8001750:	bd70      	pop	{r4, r5, r6, pc}
 8001752:	bf00      	nop
 8001754:	08003378 	.word	0x08003378

08001758 <gpio_stm32_pin_interrupt_configure>:

static int gpio_stm32_pin_interrupt_configure(const struct device *dev,
					      gpio_pin_t pin,
					      enum gpio_int_mode mode,
					      enum gpio_int_trig trig)
{
 8001758:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800175a:	460c      	mov	r4, r1
 800175c:	4611      	mov	r1, r2
 800175e:	461e      	mov	r6, r3
	const struct gpio_stm32_config *cfg = dev->config;
 8001760:	6847      	ldr	r7, [r0, #4]
	struct gpio_stm32_data *data = dev->data;
	int edge = 0;
	int err = 0;

	if (mode == GPIO_INT_MODE_DISABLED) {
 8001762:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
	struct gpio_stm32_data *data = dev->data;
 8001766:	6902      	ldr	r2, [r0, #16]
	if (mode == GPIO_INT_MODE_DISABLED) {
 8001768:	d123      	bne.n	80017b2 <gpio_stm32_pin_interrupt_configure+0x5a>
	return (0xF << ((pin % 4 * 4) + 16)) | (pin / 4);
 800176a:	f004 0303 	and.w	r3, r4, #3
  return (uint32_t)(READ_BIT(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U)) >> POSITION_VAL(Line >> 16U));
 800176e:	4937      	ldr	r1, [pc, #220]	; (800184c <gpio_stm32_pin_interrupt_configure+0xf4>)
 8001770:	3304      	adds	r3, #4
 8001772:	009a      	lsls	r2, r3, #2
 8001774:	230f      	movs	r3, #15
 8001776:	4093      	lsls	r3, r2
 8001778:	ea43 0394 	orr.w	r3, r3, r4, lsr #2
 800177c:	b2da      	uxtb	r2, r3
 800177e:	3202      	adds	r2, #2
 8001780:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001784:	0c19      	lsrs	r1, r3, #16
 8001786:	ea02 4313 	and.w	r3, r2, r3, lsr #16
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800178a:	fa91 f2a1 	rbit	r2, r1
  return __builtin_clz(value);
 800178e:	fab2 f282 	clz	r2, r2
 8001792:	40d3      	lsrs	r3, r2
		if (gpio_stm32_get_exti_source(pin) == cfg->port) {
 8001794:	68ba      	ldr	r2, [r7, #8]
 8001796:	429a      	cmp	r2, r3
 8001798:	d109      	bne.n	80017ae <gpio_stm32_pin_interrupt_configure+0x56>
			stm32_exti_disable(pin);
 800179a:	4620      	mov	r0, r4
 800179c:	f7ff fe62 	bl	8001464 <stm32_exti_disable>
			stm32_exti_unset_callback(pin);
 80017a0:	4620      	mov	r0, r4
 80017a2:	f7ff feb3 	bl	800150c <stm32_exti_unset_callback>
			stm32_exti_trigger(pin, STM32_EXTI_TRIG_NONE);
 80017a6:	2100      	movs	r1, #0
 80017a8:	4620      	mov	r0, r4
 80017aa:	f7ff fe69 	bl	8001480 <stm32_exti_trigger>
	int err = 0;
 80017ae:	2500      	movs	r5, #0
 80017b0:	e03e      	b.n	8001830 <gpio_stm32_pin_interrupt_configure+0xd8>
		/* else: No irq source configured for pin. Nothing to disable */
		goto exit;
	}

	/* Level trigger interrupts not supported */
	if (mode == GPIO_INT_MODE_LEVEL) {
 80017b2:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 80017b6:	d042      	beq.n	800183e <gpio_stm32_pin_interrupt_configure+0xe6>
		err = -ENOTSUP;
		goto exit;
	}

	if (stm32_exti_set_callback(pin, gpio_stm32_isr, data) != 0) {
 80017b8:	4925      	ldr	r1, [pc, #148]	; (8001850 <gpio_stm32_pin_interrupt_configure+0xf8>)
 80017ba:	4620      	mov	r0, r4
 80017bc:	f7ff fe94 	bl	80014e8 <stm32_exti_set_callback>
 80017c0:	4605      	mov	r5, r0
 80017c2:	2800      	cmp	r0, #0
 80017c4:	d13e      	bne.n	8001844 <gpio_stm32_pin_interrupt_configure+0xec>
	struct stm32_pclken pclken = {
 80017c6:	4a23      	ldr	r2, [pc, #140]	; (8001854 <gpio_stm32_pin_interrupt_configure+0xfc>)
 80017c8:	466b      	mov	r3, sp
		err = -EBUSY;
		goto exit;
	}

	gpio_stm32_enable_int(cfg->port, pin);
 80017ca:	68bf      	ldr	r7, [r7, #8]
	struct stm32_pclken pclken = {
 80017cc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80017d0:	e883 0003 	stmia.w	r3, {r0, r1}
	ret = clock_control_on(clk, (clock_control_subsys_t *) &pclken);
 80017d4:	4618      	mov	r0, r3
 80017d6:	f7ff ffab 	bl	8001730 <clock_control_on.constprop.0>
	if (ret != 0) {
 80017da:	b9c0      	cbnz	r0, 800180e <gpio_stm32_pin_interrupt_configure+0xb6>
	return (0xF << ((pin % 4 * 4) + 16)) | (pin / 4);
 80017dc:	f004 0103 	and.w	r1, r4, #3
 80017e0:	3104      	adds	r1, #4
 80017e2:	008b      	lsls	r3, r1, #2
 80017e4:	210f      	movs	r1, #15
 80017e6:	4099      	lsls	r1, r3
 80017e8:	ea41 0194 	orr.w	r1, r1, r4, lsr #2
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 80017ec:	b2ca      	uxtb	r2, r1
 80017ee:	0c0b      	lsrs	r3, r1, #16
 80017f0:	0092      	lsls	r2, r2, #2
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017f2:	fa93 f3a3 	rbit	r3, r3
 80017f6:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
  return __builtin_clz(value);
 80017fa:	fab3 f383 	clz	r3, r3
 80017fe:	f502 329c 	add.w	r2, r2, #79872	; 0x13800
 8001802:	409f      	lsls	r7, r3
 8001804:	6890      	ldr	r0, [r2, #8]
 8001806:	ea20 4111 	bic.w	r1, r0, r1, lsr #16
 800180a:	430f      	orrs	r7, r1
 800180c:	6097      	str	r7, [r2, #8]

	switch (trig) {
 800180e:	f1b6 6f80 	cmp.w	r6, #67108864	; 0x4000000
 8001812:	d010      	beq.n	8001836 <gpio_stm32_pin_interrupt_configure+0xde>
 8001814:	f1b6 6fc0 	cmp.w	r6, #100663296	; 0x6000000
 8001818:	d00f      	beq.n	800183a <gpio_stm32_pin_interrupt_configure+0xe2>
 800181a:	f1b6 7f00 	cmp.w	r6, #33554432	; 0x2000000
 800181e:	bf14      	ite	ne
 8001820:	2100      	movne	r1, #0
 8001822:	2102      	moveq	r1, #2
	case GPIO_INT_TRIG_BOTH:
		edge = STM32_EXTI_TRIG_BOTH;
		break;
	}

	stm32_exti_trigger(pin, edge);
 8001824:	4620      	mov	r0, r4
 8001826:	f7ff fe2b 	bl	8001480 <stm32_exti_trigger>

	stm32_exti_enable(pin);
 800182a:	4620      	mov	r0, r4
 800182c:	f7ff fe0c 	bl	8001448 <stm32_exti_enable>

exit:
	return err;
}
 8001830:	4628      	mov	r0, r5
 8001832:	b003      	add	sp, #12
 8001834:	bdf0      	pop	{r4, r5, r6, r7, pc}
		edge = STM32_EXTI_TRIG_RISING;
 8001836:	2101      	movs	r1, #1
 8001838:	e7f4      	b.n	8001824 <gpio_stm32_pin_interrupt_configure+0xcc>
		edge = STM32_EXTI_TRIG_BOTH;
 800183a:	2103      	movs	r1, #3
 800183c:	e7f2      	b.n	8001824 <gpio_stm32_pin_interrupt_configure+0xcc>
		err = -ENOTSUP;
 800183e:	f06f 0585 	mvn.w	r5, #133	; 0x85
 8001842:	e7f5      	b.n	8001830 <gpio_stm32_pin_interrupt_configure+0xd8>
		err = -EBUSY;
 8001844:	f06f 050f 	mvn.w	r5, #15
	return err;
 8001848:	e7f2      	b.n	8001830 <gpio_stm32_pin_interrupt_configure+0xd8>
 800184a:	bf00      	nop
 800184c:	40013800 	.word	0x40013800
 8001850:	08002f4d 	.word	0x08002f4d
 8001854:	080038e0 	.word	0x080038e0

08001858 <uart_stm32_init>:
 * @param dev UART device struct
 *
 * @return 0
 */
static int uart_stm32_init(const struct device *dev)
{
 8001858:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	const struct uart_stm32_config *config = dev->config;
 800185c:	6845      	ldr	r5, [r0, #4]
{
 800185e:	4606      	mov	r6, r0
	struct uart_stm32_data *data = dev->data;
 8001860:	6907      	ldr	r7, [r0, #16]
	data->clock = clk;
 8001862:	4c34      	ldr	r4, [pc, #208]	; (8001934 <uart_stm32_init+0xdc>)
	int err;

	__uart_stm32_get_clock(dev);
	/* enable clock */
	if (clock_control_on(data->clock,
			(clock_control_subsys_t *)&config->pclken) != 0) {
 8001864:	f105 0804 	add.w	r8, r5, #4
	data->clock = clk;
 8001868:	607c      	str	r4, [r7, #4]
 800186a:	4620      	mov	r0, r4
 800186c:	f001 fc5e 	bl	800312c <z_device_is_ready>
	if (!device_is_ready(dev)) {
 8001870:	2800      	cmp	r0, #0
 8001872:	d05a      	beq.n	800192a <uart_stm32_init+0xd2>
	return api->on(dev, sys);
 8001874:	68a3      	ldr	r3, [r4, #8]
 8001876:	4620      	mov	r0, r4
 8001878:	4641      	mov	r1, r8
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4798      	blx	r3
	if (clock_control_on(data->clock,
 800187e:	4604      	mov	r4, r0
 8001880:	2800      	cmp	r0, #0
 8001882:	d152      	bne.n	800192a <uart_stm32_init+0xd2>
				      uint8_t id)
{
	int ret;
	const struct pinctrl_state *state;

	ret = pinctrl_lookup_state(config, id, &state);
 8001884:	4601      	mov	r1, r0
 8001886:	aa01      	add	r2, sp, #4
 8001888:	69a8      	ldr	r0, [r5, #24]
 800188a:	f001 fc36 	bl	80030fa <pinctrl_lookup_state>
	if (ret < 0) {
 800188e:	2800      	cmp	r0, #0
 8001890:	db4d      	blt.n	800192e <uart_stm32_init+0xd6>
		return ret;
	}

	return pinctrl_apply_state_direct(config, state);
 8001892:	9b01      	ldr	r3, [sp, #4]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
 8001894:	4622      	mov	r2, r4
 8001896:	7919      	ldrb	r1, [r3, #4]
 8001898:	6818      	ldr	r0, [r3, #0]
 800189a:	f000 f9e5 	bl	8001c68 <pinctrl_configure_pins>
		return -EIO;
	}

	/* Configure dt provided device signals when available */
	err = pinctrl_apply_state(config->pcfg, PINCTRL_STATE_DEFAULT);
	if (err < 0) {
 800189e:	2800      	cmp	r0, #0
 80018a0:	db45      	blt.n	800192e <uart_stm32_init+0xd6>
		return err;
	}

	LL_USART_Disable(config->usart);
 80018a2:	682b      	ldr	r3, [r5, #0]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Disable(USART_TypeDef *USARTx)
{
  CLEAR_BIT(USARTx->CR1, USART_CR1_UE);
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	f022 0201 	bic.w	r2, r2, #1
 80018aa:	601a      	str	r2, [r3, #0]
  *         @arg @ref LL_USART_DIRECTION_TX_RX
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTransferDirection(USART_TypeDef *USARTx, uint32_t TransferDirection)
{
  MODIFY_REG(USARTx->CR1, USART_CR1_RE | USART_CR1_TE, TransferDirection);
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	f042 020c 	orr.w	r2, r2, #12
 80018b2:	601a      	str	r2, [r3, #0]
				      LL_USART_DIRECTION_TX_RX);

	/* Determine the datawidth and parity. If we use other parity than
	 * 'none' we must use datawidth = 9 (to get 8 databit + 1 parity bit).
	 */
	if (config->parity == 2) {
 80018b4:	692a      	ldr	r2, [r5, #16]
 80018b6:	2a02      	cmp	r2, #2
 80018b8:	d02d      	beq.n	8001916 <uart_stm32_init+0xbe>
		/* 8 databit, 1 parity bit, parity even */
		ll_parity = LL_USART_PARITY_EVEN;
		ll_datawidth = LL_USART_DATAWIDTH_9B;
	} else if (config->parity == 1) {
 80018ba:	2a01      	cmp	r2, #1
 80018bc:	d030      	beq.n	8001920 <uart_stm32_init+0xc8>
		if (config->parity != 0) {
			LOG_WRN("Invalid parity setting '%d'."
				"Defaulting to 'none'.", config->parity);
		}
		/* 8 databit, parity none */
		ll_parity = LL_USART_PARITY_NONE;
 80018be:	4620      	mov	r0, r4
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigCharacter(USART_TypeDef *USARTx, uint32_t DataWidth, uint32_t Parity,
                                              uint32_t StopBits)
{
  MODIFY_REG(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE | USART_CR1_M, Parity | DataWidth);
 80018c0:	681a      	ldr	r2, [r3, #0]
 80018c2:	4304      	orrs	r4, r0
 80018c4:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80018c8:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 80018cc:	4314      	orrs	r4, r2
 80018ce:	601c      	str	r4, [r3, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80018d0:	685a      	ldr	r2, [r3, #4]
 80018d2:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80018d6:	605a      	str	r2, [r3, #4]
	LL_USART_ConfigCharacter(config->usart,
				 ll_datawidth,
				 ll_parity,
				 LL_USART_STOPBITS_1);

	if (config->hw_flow_control) {
 80018d8:	7b2b      	ldrb	r3, [r5, #12]
 80018da:	b12b      	cbz	r3, 80018e8 <uart_stm32_init+0x90>
	LL_USART_SetHWFlowCtrl(config->usart, hwctrl);
 80018dc:	6873      	ldr	r3, [r6, #4]
 80018de:	681a      	ldr	r2, [r3, #0]
  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)
{
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80018e0:	6893      	ldr	r3, [r2, #8]
 80018e2:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80018e6:	6093      	str	r3, [r2, #8]
		uart_stm32_set_hwctrl(dev, LL_USART_HWCONTROL_RTS_CTS);
	}

	/* Set the default baudrate */
	uart_stm32_set_baudrate(dev, data->baud_rate);
 80018e8:	6839      	ldr	r1, [r7, #0]
 80018ea:	4630      	mov	r0, r6
 80018ec:	f001 fb6d 	bl	8002fca <uart_stm32_set_baudrate>

	/* Enable the single wire / half-duplex mode */
	if (config->single_wire) {
 80018f0:	7d2a      	ldrb	r2, [r5, #20]
 80018f2:	682b      	ldr	r3, [r5, #0]
 80018f4:	b11a      	cbz	r2, 80018fe <uart_stm32_init+0xa6>
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableHalfDuplex(USART_TypeDef *USARTx)
{
  SET_BIT(USARTx->CR3, USART_CR3_HDSEL);
 80018f6:	689a      	ldr	r2, [r3, #8]
 80018f8:	f042 0208 	orr.w	r2, r2, #8
 80018fc:	609a      	str	r2, [r3, #8]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80018fe:	681a      	ldr	r2, [r3, #0]
 8001900:	f042 0201 	orr.w	r2, r2, #1
 8001904:	601a      	str	r2, [r3, #0]
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 8001906:	69da      	ldr	r2, [r3, #28]
 8001908:	0291      	lsls	r1, r2, #10
 800190a:	d5fc      	bpl.n	8001906 <uart_stm32_init+0xae>
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 800190c:	69da      	ldr	r2, [r3, #28]
 800190e:	0252      	lsls	r2, r2, #9
 8001910:	d5fc      	bpl.n	800190c <uart_stm32_init+0xb4>
#endif /* CONFIG_PM || CONFIG_UART_INTERRUPT_DRIVEN || CONFIG_UART_ASYNC_API */

#ifdef CONFIG_UART_ASYNC_API
	return uart_stm32_async_init(dev);
#else
	return 0;
 8001912:	2000      	movs	r0, #0
 8001914:	e00b      	b.n	800192e <uart_stm32_init+0xd6>
		ll_datawidth = LL_USART_DATAWIDTH_9B;
 8001916:	f44f 5480 	mov.w	r4, #4096	; 0x1000
		ll_parity = LL_USART_PARITY_EVEN;
 800191a:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800191e:	e7cf      	b.n	80018c0 <uart_stm32_init+0x68>
		ll_datawidth = LL_USART_DATAWIDTH_9B;
 8001920:	f44f 5480 	mov.w	r4, #4096	; 0x1000
		ll_parity = LL_USART_PARITY_ODD;
 8001924:	f44f 60c0 	mov.w	r0, #1536	; 0x600
 8001928:	e7ca      	b.n	80018c0 <uart_stm32_init+0x68>
		return -EIO;
 800192a:	f06f 0004 	mvn.w	r0, #4
#endif
}
 800192e:	b002      	add	sp, #8
 8001930:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001934:	08003378 	.word	0x08003378

08001938 <uart_stm32_configure>:
{
 8001938:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	const uint32_t parity = uart_stm32_cfg2ll_parity(cfg->parity);
 800193c:	790b      	ldrb	r3, [r1, #4]
{
 800193e:	460c      	mov	r4, r1
	const struct uart_stm32_config *config = dev->config;
 8001940:	6845      	ldr	r5, [r0, #4]
	switch (parity) {
 8001942:	2b01      	cmp	r3, #1
	struct uart_stm32_data *data = dev->data;
 8001944:	6906      	ldr	r6, [r0, #16]
	switch (parity) {
 8001946:	d01c      	beq.n	8001982 <uart_stm32_configure+0x4a>
		return LL_USART_PARITY_NONE;
 8001948:	2b02      	cmp	r3, #2
 800194a:	bf0c      	ite	eq
 800194c:	f44f 6880 	moveq.w	r8, #1024	; 0x400
 8001950:	f04f 0800 	movne.w	r8, #0
	const uint32_t stopbits = uart_stm32_cfg2ll_stopbits(cfg->stop_bits);
 8001954:	f894 9005 	ldrb.w	r9, [r4, #5]
	const uint32_t databits = uart_stm32_cfg2ll_databits(cfg->data_bits,
 8001958:	79a7      	ldrb	r7, [r4, #6]
 800195a:	f1b9 0f02 	cmp.w	r9, #2
 800195e:	bf96      	itet	ls
 8001960:	4a4b      	ldrls	r2, [pc, #300]	; (8001a90 <uart_stm32_configure+0x158>)
	const uint32_t stopbits = uart_stm32_cfg2ll_stopbits(cfg->stop_bits);
 8001962:	f44f 5100 	movhi.w	r1, #8192	; 0x2000
 8001966:	f832 1019 	ldrhls.w	r1, [r2, r9, lsl #1]
	switch (db) {
 800196a:	2f02      	cmp	r7, #2
 800196c:	d00c      	beq.n	8001988 <uart_stm32_configure+0x50>
 800196e:	2f04      	cmp	r7, #4
 8001970:	f000 8088 	beq.w	8001a84 <uart_stm32_configure+0x14c>
			return LL_USART_DATAWIDTH_8B;
 8001974:	2b00      	cmp	r3, #0
 8001976:	bf14      	ite	ne
 8001978:	f44f 5e80 	movne.w	lr, #4096	; 0x1000
 800197c:	f04f 0e00 	moveq.w	lr, #0
 8001980:	e008      	b.n	8001994 <uart_stm32_configure+0x5c>
	switch (parity) {
 8001982:	f44f 68c0 	mov.w	r8, #1536	; 0x600
 8001986:	e7e5      	b.n	8001954 <uart_stm32_configure+0x1c>
			return LL_USART_DATAWIDTH_8B;
 8001988:	2b00      	cmp	r3, #0
 800198a:	bf0c      	ite	eq
 800198c:	f04f 5e80 	moveq.w	lr, #268435456	; 0x10000000
 8001990:	f04f 0e00 	movne.w	lr, #0
	const uint32_t flowctrl = uart_stm32_cfg2ll_hwctrl(cfg->flow_ctrl);
 8001994:	79e2      	ldrb	r2, [r4, #7]
	if ((cfg->parity == UART_CFG_PARITY_MARK) ||
 8001996:	f1a3 0a03 	sub.w	sl, r3, #3
		return LL_USART_HWCONTROL_RTS_CTS;
 800199a:	2a01      	cmp	r2, #1
 800199c:	bf14      	ite	ne
 800199e:	f04f 0c00 	movne.w	ip, #0
 80019a2:	f44f 7c40 	moveq.w	ip, #768	; 0x300
	if ((cfg->parity == UART_CFG_PARITY_MARK) ||
 80019a6:	f1ba 0f01 	cmp.w	sl, #1
 80019aa:	d96e      	bls.n	8001a8a <uart_stm32_configure+0x152>
	if ((cfg->parity != UART_CFG_PARITY_NONE) &&
 80019ac:	b10b      	cbz	r3, 80019b2 <uart_stm32_configure+0x7a>
 80019ae:	2f04      	cmp	r7, #4
 80019b0:	d06b      	beq.n	8001a8a <uart_stm32_configure+0x152>
	if (cfg->stop_bits == UART_CFG_STOP_BITS_0_5) {
 80019b2:	f019 0ffd 	tst.w	r9, #253	; 0xfd
 80019b6:	d068      	beq.n	8001a8a <uart_stm32_configure+0x152>
	if ((cfg->data_bits == UART_CFG_DATA_BITS_5) ||
 80019b8:	2f01      	cmp	r7, #1
 80019ba:	d966      	bls.n	8001a8a <uart_stm32_configure+0x152>
	    || (cfg->data_bits == UART_CFG_DATA_BITS_9)) {
 80019bc:	2f04      	cmp	r7, #4
 80019be:	d064      	beq.n	8001a8a <uart_stm32_configure+0x152>
		if (!IS_UART_HWFLOW_INSTANCE(config->usart) ||
 80019c0:	682b      	ldr	r3, [r5, #0]
	if (cfg->flow_ctrl != UART_CFG_FLOW_CTRL_NONE) {
 80019c2:	b302      	cbz	r2, 8001a06 <uart_stm32_configure+0xce>
		if (!IS_UART_HWFLOW_INSTANCE(config->usart) ||
 80019c4:	4f33      	ldr	r7, [pc, #204]	; (8001a94 <uart_stm32_configure+0x15c>)
 80019c6:	42bb      	cmp	r3, r7
 80019c8:	d01b      	beq.n	8001a02 <uart_stm32_configure+0xca>
 80019ca:	f5a7 474c 	sub.w	r7, r7, #52224	; 0xcc00
 80019ce:	42bb      	cmp	r3, r7
 80019d0:	d017      	beq.n	8001a02 <uart_stm32_configure+0xca>
 80019d2:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 80019d6:	42bb      	cmp	r3, r7
 80019d8:	d013      	beq.n	8001a02 <uart_stm32_configure+0xca>
 80019da:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 80019de:	42bb      	cmp	r3, r7
 80019e0:	d00f      	beq.n	8001a02 <uart_stm32_configure+0xca>
 80019e2:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 80019e6:	42bb      	cmp	r3, r7
 80019e8:	d00b      	beq.n	8001a02 <uart_stm32_configure+0xca>
 80019ea:	f507 4744 	add.w	r7, r7, #50176	; 0xc400
 80019ee:	42bb      	cmp	r3, r7
 80019f0:	d007      	beq.n	8001a02 <uart_stm32_configure+0xca>
 80019f2:	f5a7 471c 	sub.w	r7, r7, #39936	; 0x9c00
 80019f6:	42bb      	cmp	r3, r7
 80019f8:	d003      	beq.n	8001a02 <uart_stm32_configure+0xca>
 80019fa:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 80019fe:	42bb      	cmp	r3, r7
 8001a00:	d143      	bne.n	8001a8a <uart_stm32_configure+0x152>
 8001a02:	2a01      	cmp	r2, #1
 8001a04:	d141      	bne.n	8001a8a <uart_stm32_configure+0x152>
  CLEAR_BIT(USARTx->CR1, USART_CR1_UE);
 8001a06:	681a      	ldr	r2, [r3, #0]
 8001a08:	f022 0201 	bic.w	r2, r2, #1
 8001a0c:	601a      	str	r2, [r3, #0]
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE));
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
	if (parity != uart_stm32_get_parity(dev)) {
 8001a14:	4590      	cmp	r8, r2
 8001a16:	d005      	beq.n	8001a24 <uart_stm32_configure+0xec>
  MODIFY_REG(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE, Parity);
 8001a18:	681a      	ldr	r2, [r3, #0]
 8001a1a:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 8001a1e:	ea42 0208 	orr.w	r2, r2, r8
 8001a22:	601a      	str	r2, [r3, #0]
  return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_STOP));
 8001a24:	685a      	ldr	r2, [r3, #4]
 8001a26:	f402 5240 	and.w	r2, r2, #12288	; 0x3000
	if (stopbits != uart_stm32_get_stopbits(dev)) {
 8001a2a:	4291      	cmp	r1, r2
 8001a2c:	d004      	beq.n	8001a38 <uart_stm32_configure+0x100>
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8001a2e:	685f      	ldr	r7, [r3, #4]
 8001a30:	f427 5740 	bic.w	r7, r7, #12288	; 0x3000
 8001a34:	430f      	orrs	r7, r1
 8001a36:	605f      	str	r7, [r3, #4]
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_M));
 8001a38:	681a      	ldr	r2, [r3, #0]
 8001a3a:	f002 2210 	and.w	r2, r2, #268439552	; 0x10001000
	if (databits != uart_stm32_get_databits(dev)) {
 8001a3e:	4596      	cmp	lr, r2
 8001a40:	d005      	beq.n	8001a4e <uart_stm32_configure+0x116>
  MODIFY_REG(USARTx->CR1, USART_CR1_M, DataWidth);
 8001a42:	6819      	ldr	r1, [r3, #0]
 8001a44:	f021 2110 	bic.w	r1, r1, #268439552	; 0x10001000
 8001a48:	ea41 010e 	orr.w	r1, r1, lr
 8001a4c:	6019      	str	r1, [r3, #0]
  return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE));
 8001a4e:	689a      	ldr	r2, [r3, #8]
 8001a50:	f402 7240 	and.w	r2, r2, #768	; 0x300
	if (flowctrl != uart_stm32_get_hwctrl(dev)) {
 8001a54:	4594      	cmp	ip, r2
 8001a56:	d005      	beq.n	8001a64 <uart_stm32_configure+0x12c>
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8001a58:	689a      	ldr	r2, [r3, #8]
 8001a5a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001a5e:	ea42 020c 	orr.w	r2, r2, ip
 8001a62:	609a      	str	r2, [r3, #8]
	if (cfg->baudrate != data->baud_rate) {
 8001a64:	6821      	ldr	r1, [r4, #0]
 8001a66:	6833      	ldr	r3, [r6, #0]
 8001a68:	4299      	cmp	r1, r3
 8001a6a:	d003      	beq.n	8001a74 <uart_stm32_configure+0x13c>
		uart_stm32_set_baudrate(dev, cfg->baudrate);
 8001a6c:	f001 faad 	bl	8002fca <uart_stm32_set_baudrate>
		data->baud_rate = cfg->baudrate;
 8001a70:	6823      	ldr	r3, [r4, #0]
 8001a72:	6033      	str	r3, [r6, #0]
	LL_USART_Enable(config->usart);
 8001a74:	682a      	ldr	r2, [r5, #0]
	return 0;
 8001a76:	2000      	movs	r0, #0
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001a78:	6813      	ldr	r3, [r2, #0]
 8001a7a:	f043 0301 	orr.w	r3, r3, #1
 8001a7e:	6013      	str	r3, [r2, #0]
};
 8001a80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	switch (db) {
 8001a84:	f44f 5e80 	mov.w	lr, #4096	; 0x1000
 8001a88:	e784      	b.n	8001994 <uart_stm32_configure+0x5c>
		return -ENOTSUP;
 8001a8a:	f06f 0085 	mvn.w	r0, #133	; 0x85
 8001a8e:	e7f7      	b.n	8001a80 <uart_stm32_configure+0x148>
 8001a90:	08003af4 	.word	0x08003af4
 8001a94:	40011000 	.word	0x40011000

08001a98 <elapsed>:
 *     - and until the current call of the function is completed.
 * - the function is invoked with interrupts disabled.
 */
static uint32_t elapsed(void)
{
	uint32_t val1 = SysTick->VAL;	/* A */
 8001a98:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8001a9c:	699a      	ldr	r2, [r3, #24]
	uint32_t ctrl = SysTick->CTRL;	/* B */
 8001a9e:	6919      	ldr	r1, [r3, #16]
	uint32_t val2 = SysTick->VAL;	/* C */
 8001aa0:	6998      	ldr	r0, [r3, #24]
	 * 4) After C we'll see it next time
	 *
	 * So the count in val2 is post-wrap and last_load needs to be
	 * added if and only if COUNTFLAG is set or val1 < val2.
	 */
	if ((ctrl & SysTick_CTRL_COUNTFLAG_Msk)
 8001aa2:	f411 3f80 	tst.w	r1, #65536	; 0x10000
 8001aa6:	4b09      	ldr	r3, [pc, #36]	; (8001acc <elapsed+0x34>)
 8001aa8:	4909      	ldr	r1, [pc, #36]	; (8001ad0 <elapsed+0x38>)
{
 8001aaa:	b510      	push	{r4, lr}
	if ((ctrl & SysTick_CTRL_COUNTFLAG_Msk)
 8001aac:	d101      	bne.n	8001ab2 <elapsed+0x1a>
	    || (val1 < val2)) {
 8001aae:	4282      	cmp	r2, r0
 8001ab0:	d206      	bcs.n	8001ac0 <elapsed+0x28>
		overflow_cyc += last_load;
 8001ab2:	681a      	ldr	r2, [r3, #0]
 8001ab4:	680c      	ldr	r4, [r1, #0]
 8001ab6:	4422      	add	r2, r4
 8001ab8:	601a      	str	r2, [r3, #0]

		/* We know there was a wrap, but we might not have
		 * seen it in CTRL, so clear it. */
		(void)SysTick->CTRL;
 8001aba:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 8001abe:	6912      	ldr	r2, [r2, #16]
	}

	return (last_load - val2) + overflow_cyc;
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	680a      	ldr	r2, [r1, #0]
 8001ac4:	4413      	add	r3, r2
}
 8001ac6:	1a18      	subs	r0, r3, r0
 8001ac8:	bd10      	pop	{r4, pc}
 8001aca:	bf00      	nop
 8001acc:	2002030c 	.word	0x2002030c
 8001ad0:	20020308 	.word	0x20020308

08001ad4 <sys_clock_driver_init>:
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ad4:	4b09      	ldr	r3, [pc, #36]	; (8001afc <sys_clock_driver_init+0x28>)
 8001ad6:	2210      	movs	r2, #16
{
	ARG_UNUSED(dev);

	NVIC_SetPriority(SysTick_IRQn, _IRQ_PRIO_OFFSET);
	last_load = CYC_PER_TICK - 1;
	overflow_cyc = 0U;
 8001ad8:	2000      	movs	r0, #0
 8001ada:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	last_load = CYC_PER_TICK - 1;
 8001ade:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001ae2:	4b07      	ldr	r3, [pc, #28]	; (8001b00 <sys_clock_driver_init+0x2c>)
 8001ae4:	601a      	str	r2, [r3, #0]
	overflow_cyc = 0U;
 8001ae6:	4b07      	ldr	r3, [pc, #28]	; (8001b04 <sys_clock_driver_init+0x30>)
 8001ae8:	6018      	str	r0, [r3, #0]
	SysTick->LOAD = last_load;
 8001aea:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8001aee:	615a      	str	r2, [r3, #20]
	SysTick->VAL = 0; /* resets timer to last_load */
 8001af0:	6198      	str	r0, [r3, #24]
	SysTick->CTRL |= (SysTick_CTRL_ENABLE_Msk |
 8001af2:	691a      	ldr	r2, [r3, #16]
 8001af4:	f042 0207 	orr.w	r2, r2, #7
 8001af8:	611a      	str	r2, [r3, #16]
			  SysTick_CTRL_TICKINT_Msk |
			  SysTick_CTRL_CLKSOURCE_Msk);
	return 0;
}
 8001afa:	4770      	bx	lr
 8001afc:	e000ed00 	.word	0xe000ed00
 8001b00:	20020308 	.word	0x20020308
 8001b04:	2002030c 	.word	0x2002030c

08001b08 <sys_clock_isr>:
{
 8001b08:	b508      	push	{r3, lr}
	elapsed();
 8001b0a:	f7ff ffc5 	bl	8001a98 <elapsed>
	cycle_count += overflow_cyc;
 8001b0e:	4b0c      	ldr	r3, [pc, #48]	; (8001b40 <sys_clock_isr+0x38>)
 8001b10:	4a0c      	ldr	r2, [pc, #48]	; (8001b44 <sys_clock_isr+0x3c>)
 8001b12:	6818      	ldr	r0, [r3, #0]
 8001b14:	6811      	ldr	r1, [r2, #0]
 8001b16:	4408      	add	r0, r1
		dticks = (cycle_count - announced_cycles) / CYC_PER_TICK;
 8001b18:	f44f 51e1 	mov.w	r1, #7200	; 0x1c20
	cycle_count += overflow_cyc;
 8001b1c:	6010      	str	r0, [r2, #0]
	overflow_cyc = 0;
 8001b1e:	2200      	movs	r2, #0
 8001b20:	601a      	str	r2, [r3, #0]
		dticks = (cycle_count - announced_cycles) / CYC_PER_TICK;
 8001b22:	4a09      	ldr	r2, [pc, #36]	; (8001b48 <sys_clock_isr+0x40>)
 8001b24:	6813      	ldr	r3, [r2, #0]
 8001b26:	1ac0      	subs	r0, r0, r3
 8001b28:	fbb0 f0f1 	udiv	r0, r0, r1
		announced_cycles += dticks * CYC_PER_TICK;
 8001b2c:	fb01 3300 	mla	r3, r1, r0, r3
 8001b30:	6013      	str	r3, [r2, #0]
		sys_clock_announce(dticks);
 8001b32:	f000 fefd 	bl	8002930 <sys_clock_announce>
}
 8001b36:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
 8001b3a:	f7ff ba5d 	b.w	8000ff8 <z_arm_exc_exit>
 8001b3e:	bf00      	nop
 8001b40:	2002030c 	.word	0x2002030c
 8001b44:	20020304 	.word	0x20020304
 8001b48:	20020300 	.word	0x20020300

08001b4c <sys_clock_set_timeout>:
{
 8001b4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b4e:	4c32      	ldr	r4, [pc, #200]	; (8001c18 <sys_clock_set_timeout+0xcc>)
	if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && idle && ticks == K_TICKS_FOREVER) {
 8001b50:	b159      	cbz	r1, 8001b6a <sys_clock_set_timeout+0x1e>
 8001b52:	1c42      	adds	r2, r0, #1
 8001b54:	d109      	bne.n	8001b6a <sys_clock_set_timeout+0x1e>
		SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk;
 8001b56:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 8001b5a:	6913      	ldr	r3, [r2, #16]
 8001b5c:	f023 0301 	bic.w	r3, r3, #1
 8001b60:	6113      	str	r3, [r2, #16]
		last_load = TIMER_STOPPED;
 8001b62:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8001b66:	6023      	str	r3, [r4, #0]
}
 8001b68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
 8001b6a:	1c43      	adds	r3, r0, #1
	uint32_t last_load_ = last_load;
 8001b6c:	6826      	ldr	r6, [r4, #0]
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
 8001b6e:	d023      	beq.n	8001bb8 <sys_clock_set_timeout+0x6c>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
 8001b70:	2801      	cmp	r0, #1
 8001b72:	dd24      	ble.n	8001bbe <sys_clock_set_timeout+0x72>
 8001b74:	f640 1319 	movw	r3, #2329	; 0x919
 8001b78:	4298      	cmp	r0, r3
 8001b7a:	dc22      	bgt.n	8001bc2 <sys_clock_set_timeout+0x76>
 8001b7c:	1e47      	subs	r7, r0, #1
	__asm__ volatile(
 8001b7e:	f04f 0310 	mov.w	r3, #16
 8001b82:	f3ef 8511 	mrs	r5, BASEPRI
 8001b86:	f383 8812 	msr	BASEPRI_MAX, r3
 8001b8a:	f3bf 8f6f 	isb	sy
	uint32_t pending = elapsed();
 8001b8e:	f7ff ff83 	bl	8001a98 <elapsed>
	val1 = SysTick->VAL;
 8001b92:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
	cycle_count += pending;
 8001b96:	4921      	ldr	r1, [pc, #132]	; (8001c1c <sys_clock_set_timeout+0xd0>)
	overflow_cyc = 0U;
 8001b98:	2200      	movs	r2, #0
	val1 = SysTick->VAL;
 8001b9a:	f8d3 c018 	ldr.w	ip, [r3, #24]
	cycle_count += pending;
 8001b9e:	680b      	ldr	r3, [r1, #0]
 8001ba0:	4418      	add	r0, r3
	overflow_cyc = 0U;
 8001ba2:	4b1f      	ldr	r3, [pc, #124]	; (8001c20 <sys_clock_set_timeout+0xd4>)
 8001ba4:	601a      	str	r2, [r3, #0]
	uint32_t unannounced = cycle_count - announced_cycles;
 8001ba6:	4b1f      	ldr	r3, [pc, #124]	; (8001c24 <sys_clock_set_timeout+0xd8>)
	cycle_count += pending;
 8001ba8:	6008      	str	r0, [r1, #0]
	uint32_t unannounced = cycle_count - announced_cycles;
 8001baa:	681a      	ldr	r2, [r3, #0]
	if ((int32_t)unannounced < 0) {
 8001bac:	1a83      	subs	r3, r0, r2
 8001bae:	d50a      	bpl.n	8001bc6 <sys_clock_set_timeout+0x7a>
		delay = MAX(delay, MIN_DELAY);
 8001bb0:	f44f 6380 	mov.w	r3, #1024	; 0x400
			last_load = delay;
 8001bb4:	6023      	str	r3, [r4, #0]
 8001bb6:	e019      	b.n	8001bec <sys_clock_set_timeout+0xa0>
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
 8001bb8:	f640 1019 	movw	r0, #2329	; 0x919
 8001bbc:	e7de      	b.n	8001b7c <sys_clock_set_timeout+0x30>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
 8001bbe:	2700      	movs	r7, #0
 8001bc0:	e7dd      	b.n	8001b7e <sys_clock_set_timeout+0x32>
 8001bc2:	461f      	mov	r7, r3
 8001bc4:	e7db      	b.n	8001b7e <sys_clock_set_timeout+0x32>
		delay = ticks * CYC_PER_TICK;
 8001bc6:	f44f 5ee1 	mov.w	lr, #7200	; 0x1c20
		delay -= unannounced;
 8001bca:	1a12      	subs	r2, r2, r0
		delay += unannounced;
 8001bcc:	fb0e 3307 	mla	r3, lr, r7, r3
		 ((delay + CYC_PER_TICK - 1) / CYC_PER_TICK) * CYC_PER_TICK;
 8001bd0:	f503 53e0 	add.w	r3, r3, #7168	; 0x1c00
 8001bd4:	331f      	adds	r3, #31
 8001bd6:	fbb3 f3fe 	udiv	r3, r3, lr
		delay -= unannounced;
 8001bda:	fb0e 2303 	mla	r3, lr, r3, r2
		delay = MAX(delay, MIN_DELAY);
 8001bde:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001be2:	d9e5      	bls.n	8001bb0 <sys_clock_set_timeout+0x64>
		if (delay > MAX_CYCLES) {
 8001be4:	4a10      	ldr	r2, [pc, #64]	; (8001c28 <sys_clock_set_timeout+0xdc>)
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d9e4      	bls.n	8001bb4 <sys_clock_set_timeout+0x68>
			last_load = MAX_CYCLES;
 8001bea:	6022      	str	r2, [r4, #0]
	val2 = SysTick->VAL;
 8001bec:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
	SysTick->LOAD = last_load - 1;
 8001bf0:	6824      	ldr	r4, [r4, #0]
	val2 = SysTick->VAL;
 8001bf2:	6993      	ldr	r3, [r2, #24]
	SysTick->LOAD = last_load - 1;
 8001bf4:	3c01      	subs	r4, #1
	if (val1 < val2) {
 8001bf6:	459c      	cmp	ip, r3
	SysTick->LOAD = last_load - 1;
 8001bf8:	6154      	str	r4, [r2, #20]
	SysTick->VAL = 0; /* resets timer to last_load */
 8001bfa:	f04f 0400 	mov.w	r4, #0
		cycle_count += (val1 + (last_load_ - val2));
 8001bfe:	bf38      	it	cc
 8001c00:	44b4      	addcc	ip, r6
	SysTick->VAL = 0; /* resets timer to last_load */
 8001c02:	6194      	str	r4, [r2, #24]
		cycle_count += (val1 - val2);
 8001c04:	ebac 0c03 	sub.w	ip, ip, r3
 8001c08:	4460      	add	r0, ip
 8001c0a:	6008      	str	r0, [r1, #0]
	__asm__ volatile(
 8001c0c:	f385 8811 	msr	BASEPRI, r5
 8001c10:	f3bf 8f6f 	isb	sy
 8001c14:	e7a8      	b.n	8001b68 <sys_clock_set_timeout+0x1c>
 8001c16:	bf00      	nop
 8001c18:	20020308 	.word	0x20020308
 8001c1c:	20020304 	.word	0x20020304
 8001c20:	2002030c 	.word	0x2002030c
 8001c24:	20020300 	.word	0x20020300
 8001c28:	00ffdf20 	.word	0x00ffdf20

08001c2c <sys_clock_elapsed>:
{
 8001c2c:	b510      	push	{r4, lr}
	__asm__ volatile(
 8001c2e:	f04f 0310 	mov.w	r3, #16
 8001c32:	f3ef 8411 	mrs	r4, BASEPRI
 8001c36:	f383 8812 	msr	BASEPRI_MAX, r3
 8001c3a:	f3bf 8f6f 	isb	sy
	uint32_t cyc = elapsed() + cycle_count - announced_cycles;
 8001c3e:	f7ff ff2b 	bl	8001a98 <elapsed>
 8001c42:	4b07      	ldr	r3, [pc, #28]	; (8001c60 <sys_clock_elapsed+0x34>)
 8001c44:	4a07      	ldr	r2, [pc, #28]	; (8001c64 <sys_clock_elapsed+0x38>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	6812      	ldr	r2, [r2, #0]
 8001c4a:	1a9b      	subs	r3, r3, r2
 8001c4c:	4403      	add	r3, r0
	__asm__ volatile(
 8001c4e:	f384 8811 	msr	BASEPRI, r4
 8001c52:	f3bf 8f6f 	isb	sy
}
 8001c56:	f44f 50e1 	mov.w	r0, #7200	; 0x1c20
 8001c5a:	fbb3 f0f0 	udiv	r0, r3, r0
 8001c5e:	bd10      	pop	{r4, pc}
 8001c60:	20020304 	.word	0x20020304
 8001c64:	20020300 	.word	0x20020300

08001c68 <pinctrl_configure_pins>:
	return gpio_stm32_configure(port_device, STM32_PIN(pin), func, altf);
}

int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
			   uintptr_t reg)
{
 8001c68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001c6c:	4604      	mov	r4, r0
 8001c6e:	eb00 06c1 	add.w	r6, r0, r1, lsl #3
	uint32_t pin, mux;
	uint32_t func = 0;
 8001c72:	2500      	movs	r5, #0
	port_device = gpio_ports[STM32_PORT(pin)];
 8001c74:	4f1a      	ldr	r7, [pc, #104]	; (8001ce0 <pinctrl_configure_pins+0x78>)
	if (ret < 0) {
		return ret;
	}
#endif /* DT_HAS_COMPAT_STATUS_OKAY(st_stm32f1_pinctrl) */

	for (uint8_t i = 0U; i < pin_cnt; i++) {
 8001c76:	42b4      	cmp	r4, r6
 8001c78:	d101      	bne.n	8001c7e <pinctrl_configure_pins+0x16>
		if (ret < 0) {
			return ret;
		}
	}

	return 0;
 8001c7a:	2000      	movs	r0, #0
 8001c7c:	e014      	b.n	8001ca8 <pinctrl_configure_pins+0x40>
		mux = pins[i].pinmux;
 8001c7e:	6820      	ldr	r0, [r4, #0]
		if (STM32_DT_PINMUX_FUNC(mux) < STM32_ANALOG) {
 8001c80:	06c3      	lsls	r3, r0, #27
		} else if (STM32_DT_PINMUX_FUNC(mux) == STM32_ANALOG) {
 8001c82:	f000 091f 	and.w	r9, r0, #31
		if (STM32_DT_PINMUX_FUNC(mux) < STM32_ANALOG) {
 8001c86:	d411      	bmi.n	8001cac <pinctrl_configure_pins+0x44>
			func = pins[i].pincfg | STM32_MODER_ALT_MODE;
 8001c88:	6865      	ldr	r5, [r4, #4]
 8001c8a:	f045 0520 	orr.w	r5, r5, #32
		pin = STM32PIN(STM32_DT_PINMUX_PORT(mux),
 8001c8e:	f3c0 1a47 	ubfx	sl, r0, #5, #8
	if (STM32_PORT(pin) >= gpio_ports_cnt) {
 8001c92:	f3c0 2043 	ubfx	r0, r0, #9, #4
 8001c96:	280a      	cmp	r0, #10
 8001c98:	d81e      	bhi.n	8001cd8 <pinctrl_configure_pins+0x70>
	port_device = gpio_ports[STM32_PORT(pin)];
 8001c9a:	f857 8020 	ldr.w	r8, [r7, r0, lsl #2]
	if ((port_device == NULL) || (!device_is_ready(port_device))) {
 8001c9e:	f1b8 0f00 	cmp.w	r8, #0
 8001ca2:	d108      	bne.n	8001cb6 <pinctrl_configure_pins+0x4e>
		return -ENODEV;
 8001ca4:	f06f 0012 	mvn.w	r0, #18
}
 8001ca8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			func = STM32_MODER_ANALOG_MODE;
 8001cac:	f1b9 0f10 	cmp.w	r9, #16
 8001cb0:	bf08      	it	eq
 8001cb2:	2530      	moveq	r5, #48	; 0x30
 8001cb4:	e7eb      	b.n	8001c8e <pinctrl_configure_pins+0x26>
 8001cb6:	4640      	mov	r0, r8
 8001cb8:	f001 fa38 	bl	800312c <z_device_is_ready>
	if ((port_device == NULL) || (!device_is_ready(port_device))) {
 8001cbc:	2800      	cmp	r0, #0
 8001cbe:	d0f1      	beq.n	8001ca4 <pinctrl_configure_pins+0x3c>
	return gpio_stm32_configure(port_device, STM32_PIN(pin), func, altf);
 8001cc0:	464b      	mov	r3, r9
 8001cc2:	462a      	mov	r2, r5
 8001cc4:	f00a 010f 	and.w	r1, sl, #15
 8001cc8:	4640      	mov	r0, r8
 8001cca:	f001 f952 	bl	8002f72 <gpio_stm32_configure>
		if (ret < 0) {
 8001cce:	2800      	cmp	r0, #0
 8001cd0:	f104 0408 	add.w	r4, r4, #8
 8001cd4:	dacf      	bge.n	8001c76 <pinctrl_configure_pins+0xe>
 8001cd6:	e7e7      	b.n	8001ca8 <pinctrl_configure_pins+0x40>
		return -EINVAL;
 8001cd8:	f06f 0015 	mvn.w	r0, #21
 8001cdc:	e7e4      	b.n	8001ca8 <pinctrl_configure_pins+0x40>
 8001cde:	bf00      	nop
 8001ce0:	08003ab0 	.word	0x08003ab0

08001ce4 <UTILS_PLL_IsBusy>:
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8001ce4:	4b08      	ldr	r3, [pc, #32]	; (8001d08 <UTILS_PLL_IsBusy+0x24>)
 8001ce6:	6819      	ldr	r1, [r3, #0]
  * @rmtoll CR           PLLSAIRDY    LL_RCC_PLLSAI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLLSAI_IsReady(void)
{
  return (READ_BIT(RCC->CR, RCC_CR_PLLSAIRDY) == (RCC_CR_PLLSAIRDY));
 8001ce8:	681a      	ldr	r2, [r3, #0]
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8001cea:	f001 7100 	and.w	r1, r1, #33554432	; 0x2000000
  return (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) == (RCC_CR_PLLI2SRDY));
 8001cee:	681b      	ldr	r3, [r3, #0]
  return (READ_BIT(RCC->CR, RCC_CR_PLLSAIRDY) == (RCC_CR_PLLSAIRDY));
 8001cf0:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
static ErrorStatus UTILS_PLL_IsBusy(void)
{
  ErrorStatus status = SUCCESS;

  /* Check if PLL is busy*/
  if(LL_RCC_PLL_IsReady() != 0U)
 8001cf4:	430a      	orrs	r2, r1
 8001cf6:	bf14      	ite	ne
 8001cf8:	2001      	movne	r0, #1
 8001cfa:	2000      	moveq	r0, #0
  {
    /* PLLSAI1 configuration cannot be modified */
    status = ERROR;
  }
  /* Check if PLLI2S is busy*/
  if(LL_RCC_PLLI2S_IsReady() != 0U)
 8001cfc:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
  {
    /* PLLI2S configuration cannot be modified */
    status = ERROR;
  }
  return status;
}
 8001d00:	bf18      	it	ne
 8001d02:	2001      	movne	r0, #1
 8001d04:	4770      	bx	lr
 8001d06:	bf00      	nop
 8001d08:	40023800 	.word	0x40023800

08001d0c <LL_SetFlashLatency>:
  if(HCLK_Frequency == 0U)
 8001d0c:	b370      	cbz	r0, 8001d6c <LL_SetFlashLatency+0x60>
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  */
__STATIC_INLINE uint32_t LL_PWR_GetRegulVoltageScaling(void)
{
  return (uint32_t)(READ_BIT(PWR->CR1, PWR_CR1_VOS));
 8001d0e:	4b33      	ldr	r3, [pc, #204]	; (8001ddc <LL_SetFlashLatency+0xd0>)
 8001d10:	681a      	ldr	r2, [r3, #0]
  return (READ_BIT(PWR->CR1, PWR_CR1_ODEN) == (PWR_CR1_ODEN));
 8001d12:	681b      	ldr	r3, [r3, #0]
  return (uint32_t)(READ_BIT(PWR->CR1, PWR_CR1_VOS));
 8001d14:	f402 4240 	and.w	r2, r2, #49152	; 0xc000
    if(LL_PWR_GetRegulVoltageScaling() == LL_PWR_REGU_VOLTAGE_SCALE1)
 8001d18:	f5b2 4f40 	cmp.w	r2, #49152	; 0xc000
 8001d1c:	d128      	bne.n	8001d70 <LL_SetFlashLatency+0x64>
  return (READ_BIT(PWR->CR1, PWR_CR1_ODEN) == (PWR_CR1_ODEN));
 8001d1e:	f102 620f 	add.w	r2, r2, #149946368	; 0x8f00000
      if(LL_PWR_IsEnabledOverDriveMode() != 0U)
 8001d22:	f413 3380 	ands.w	r3, r3, #65536	; 0x10000
 8001d26:	f502 528c 	add.w	r2, r2, #4480	; 0x1180
 8001d2a:	d043      	beq.n	8001db4 <LL_SetFlashLatency+0xa8>
            latency = LL_FLASH_LATENCY_6;
 8001d2c:	4b2c      	ldr	r3, [pc, #176]	; (8001de0 <LL_SetFlashLatency+0xd4>)
 8001d2e:	4298      	cmp	r0, r3
 8001d30:	bf8c      	ite	hi
 8001d32:	2307      	movhi	r3, #7
 8001d34:	2306      	movls	r3, #6
      if((HCLK_Frequency > UTILS_SCALE1_LATENCY5_FREQ) && (latency == LL_FLASH_LATENCY_0))
 8001d36:	4290      	cmp	r0, r2
 8001d38:	d802      	bhi.n	8001d40 <LL_SetFlashLatency+0x34>
      else if((HCLK_Frequency > UTILS_SCALE1_LATENCY4_FREQ) && (latency == LL_FLASH_LATENCY_0))
 8001d3a:	4a2a      	ldr	r2, [pc, #168]	; (8001de4 <LL_SetFlashLatency+0xd8>)
 8001d3c:	4290      	cmp	r0, r2
 8001d3e:	d946      	bls.n	8001dce <LL_SetFlashLatency+0xc2>
        if((HCLK_Frequency > UTILS_SCALE1_LATENCY1_FREQ) && (latency == LL_FLASH_LATENCY_0))
 8001d40:	4a29      	ldr	r2, [pc, #164]	; (8001de8 <LL_SetFlashLatency+0xdc>)
 8001d42:	4290      	cmp	r0, r2
 8001d44:	d902      	bls.n	8001d4c <LL_SetFlashLatency+0x40>
 8001d46:	2b01      	cmp	r3, #1
 8001d48:	bf38      	it	cc
 8001d4a:	2301      	movcc	r3, #1
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8001d4c:	4927      	ldr	r1, [pc, #156]	; (8001dec <LL_SetFlashLatency+0xe0>)
 8001d4e:	680a      	ldr	r2, [r1, #0]
 8001d50:	f022 020f 	bic.w	r2, r2, #15
 8001d54:	431a      	orrs	r2, r3
 8001d56:	600a      	str	r2, [r1, #0]
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8001d58:	680a      	ldr	r2, [r1, #0]
 8001d5a:	f002 020f 	and.w	r2, r2, #15
      } while ((getlatency != latency) && (timeout > 0));
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d026      	beq.n	8001db0 <LL_SetFlashLatency+0xa4>
 8001d62:	680a      	ldr	r2, [r1, #0]
 8001d64:	f002 020f 	and.w	r2, r2, #15
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d021      	beq.n	8001db0 <LL_SetFlashLatency+0xa4>
    status = ERROR;
 8001d6c:	2001      	movs	r0, #1
 8001d6e:	4770      	bx	lr
  return (uint32_t)(READ_BIT(PWR->CR1, PWR_CR1_VOS));
 8001d70:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
    else if(LL_PWR_GetRegulVoltageScaling() == LL_PWR_REGU_VOLTAGE_SCALE2)
 8001d74:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001d78:	d105      	bne.n	8001d86 <LL_SetFlashLatency+0x7a>
      if(HCLK_Frequency > UTILS_SCALE2_LATENCY5_FREQ)
 8001d7a:	f103 630f 	add.w	r3, r3, #149946368	; 0x8f00000
 8001d7e:	f503 43a3 	add.w	r3, r3, #20864	; 0x5180
 8001d82:	4298      	cmp	r0, r3
 8001d84:	d80e      	bhi.n	8001da4 <LL_SetFlashLatency+0x98>
      if(HCLK_Frequency > UTILS_SCALE3_LATENCY4_FREQ)
 8001d86:	4b17      	ldr	r3, [pc, #92]	; (8001de4 <LL_SetFlashLatency+0xd8>)
 8001d88:	4298      	cmp	r0, r3
 8001d8a:	d80d      	bhi.n	8001da8 <LL_SetFlashLatency+0x9c>
      else if(HCLK_Frequency > UTILS_SCALE2_LATENCY3_FREQ)
 8001d8c:	4b18      	ldr	r3, [pc, #96]	; (8001df0 <LL_SetFlashLatency+0xe4>)
 8001d8e:	4298      	cmp	r0, r3
 8001d90:	d80c      	bhi.n	8001dac <LL_SetFlashLatency+0xa0>
      else if(HCLK_Frequency > UTILS_SCALE2_LATENCY2_FREQ)
 8001d92:	4b18      	ldr	r3, [pc, #96]	; (8001df4 <LL_SetFlashLatency+0xe8>)
 8001d94:	4298      	cmp	r0, r3
 8001d96:	d818      	bhi.n	8001dca <LL_SetFlashLatency+0xbe>
        if(HCLK_Frequency > UTILS_SCALE2_LATENCY1_FREQ)
 8001d98:	4b13      	ldr	r3, [pc, #76]	; (8001de8 <LL_SetFlashLatency+0xdc>)
 8001d9a:	4298      	cmp	r0, r3
 8001d9c:	bf94      	ite	ls
 8001d9e:	2300      	movls	r3, #0
 8001da0:	2301      	movhi	r3, #1
 8001da2:	e7d3      	b.n	8001d4c <LL_SetFlashLatency+0x40>
        latency = LL_FLASH_LATENCY_5;
 8001da4:	2305      	movs	r3, #5
 8001da6:	e7d1      	b.n	8001d4c <LL_SetFlashLatency+0x40>
        latency = LL_FLASH_LATENCY_4;
 8001da8:	2304      	movs	r3, #4
 8001daa:	e7cf      	b.n	8001d4c <LL_SetFlashLatency+0x40>
        latency = LL_FLASH_LATENCY_3;
 8001dac:	2303      	movs	r3, #3
 8001dae:	e7cd      	b.n	8001d4c <LL_SetFlashLatency+0x40>
        status = SUCCESS;
 8001db0:	2000      	movs	r0, #0
}
 8001db2:	4770      	bx	lr
      if((HCLK_Frequency > UTILS_SCALE1_LATENCY5_FREQ) && (latency == LL_FLASH_LATENCY_0))
 8001db4:	4290      	cmp	r0, r2
 8001db6:	d8f5      	bhi.n	8001da4 <LL_SetFlashLatency+0x98>
      else if((HCLK_Frequency > UTILS_SCALE1_LATENCY4_FREQ) && (latency == LL_FLASH_LATENCY_0))
 8001db8:	4a0a      	ldr	r2, [pc, #40]	; (8001de4 <LL_SetFlashLatency+0xd8>)
 8001dba:	4290      	cmp	r0, r2
 8001dbc:	d8f4      	bhi.n	8001da8 <LL_SetFlashLatency+0x9c>
      else if((HCLK_Frequency > UTILS_SCALE1_LATENCY3_FREQ) && (latency == LL_FLASH_LATENCY_0))
 8001dbe:	4a0c      	ldr	r2, [pc, #48]	; (8001df0 <LL_SetFlashLatency+0xe4>)
 8001dc0:	4290      	cmp	r0, r2
 8001dc2:	d8f3      	bhi.n	8001dac <LL_SetFlashLatency+0xa0>
      else if((HCLK_Frequency > UTILS_SCALE1_LATENCY2_FREQ) && (latency == LL_FLASH_LATENCY_0))
 8001dc4:	4a0b      	ldr	r2, [pc, #44]	; (8001df4 <LL_SetFlashLatency+0xe8>)
 8001dc6:	4290      	cmp	r0, r2
 8001dc8:	d9ba      	bls.n	8001d40 <LL_SetFlashLatency+0x34>
        latency = LL_FLASH_LATENCY_2;
 8001dca:	2302      	movs	r3, #2
 8001dcc:	e7be      	b.n	8001d4c <LL_SetFlashLatency+0x40>
      else if((HCLK_Frequency > UTILS_SCALE1_LATENCY3_FREQ) && (latency == LL_FLASH_LATENCY_0))
 8001dce:	4a08      	ldr	r2, [pc, #32]	; (8001df0 <LL_SetFlashLatency+0xe4>)
 8001dd0:	4290      	cmp	r0, r2
 8001dd2:	d8b8      	bhi.n	8001d46 <LL_SetFlashLatency+0x3a>
      else if((HCLK_Frequency > UTILS_SCALE1_LATENCY2_FREQ) && (latency == LL_FLASH_LATENCY_0))
 8001dd4:	4a07      	ldr	r2, [pc, #28]	; (8001df4 <LL_SetFlashLatency+0xe8>)
 8001dd6:	4290      	cmp	r0, r2
 8001dd8:	d9b2      	bls.n	8001d40 <LL_SetFlashLatency+0x34>
 8001dda:	e7b4      	b.n	8001d46 <LL_SetFlashLatency+0x3a>
 8001ddc:	40007000 	.word	0x40007000
 8001de0:	0c845880 	.word	0x0c845880
 8001de4:	07270e00 	.word	0x07270e00
 8001de8:	01c9c380 	.word	0x01c9c380
 8001dec:	40023c00 	.word	0x40023c00
 8001df0:	055d4a80 	.word	0x055d4a80
 8001df4:	03938700 	.word	0x03938700

08001df8 <UTILS_EnablePLLAndSwitchSystem>:
  assert_param(IS_LL_UTILS_SYSCLK_DIV(UTILS_ClkInitStruct->AHBCLKDivider));
  assert_param(IS_LL_UTILS_APB1_DIV(UTILS_ClkInitStruct->APB1CLKDivider));
  assert_param(IS_LL_UTILS_APB2_DIV(UTILS_ClkInitStruct->APB2CLKDivider));

  /* Calculate HCLK frequency */
  hclk_frequency = __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, UTILS_ClkInitStruct->AHBCLKDivider);
 8001df8:	680b      	ldr	r3, [r1, #0]
 8001dfa:	4a21      	ldr	r2, [pc, #132]	; (8001e80 <UTILS_EnablePLLAndSwitchSystem+0x88>)
 8001dfc:	f3c3 1303 	ubfx	r3, r3, #4, #4
{
 8001e00:	b570      	push	{r4, r5, r6, lr}
  hclk_frequency = __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, UTILS_ClkInitStruct->AHBCLKDivider);
 8001e02:	5cd3      	ldrb	r3, [r2, r3]
{
 8001e04:	460d      	mov	r5, r1

  /* Increasing the number of wait states because of higher CPU frequency */
  if(SystemCoreClock < hclk_frequency)
 8001e06:	4e1f      	ldr	r6, [pc, #124]	; (8001e84 <UTILS_EnablePLLAndSwitchSystem+0x8c>)
  hclk_frequency = __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, UTILS_ClkInitStruct->AHBCLKDivider);
 8001e08:	fa20 f403 	lsr.w	r4, r0, r3
  if(SystemCoreClock < hclk_frequency)
 8001e0c:	6833      	ldr	r3, [r6, #0]
 8001e0e:	42a3      	cmp	r3, r4
 8001e10:	d327      	bcc.n	8001e62 <UTILS_EnablePLLAndSwitchSystem+0x6a>
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001e12:	4b1d      	ldr	r3, [pc, #116]	; (8001e88 <UTILS_EnablePLLAndSwitchSystem+0x90>)
 8001e14:	681a      	ldr	r2, [r3, #0]
 8001e16:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8001e1a:	601a      	str	r2, [r3, #0]
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8001e1c:	681a      	ldr	r2, [r3, #0]
  /* Update system clock configuration */
  if(status == SUCCESS)
  {
    /* Enable PLL */
    LL_RCC_PLL_Enable();
    while (LL_RCC_PLL_IsReady() != 1U)
 8001e1e:	0192      	lsls	r2, r2, #6
 8001e20:	d5fc      	bpl.n	8001e1c <UTILS_EnablePLLAndSwitchSystem+0x24>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001e22:	689a      	ldr	r2, [r3, #8]
 8001e24:	6829      	ldr	r1, [r5, #0]
 8001e26:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001e2a:	430a      	orrs	r2, r1
 8001e2c:	609a      	str	r2, [r3, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001e2e:	689a      	ldr	r2, [r3, #8]
 8001e30:	f022 0203 	bic.w	r2, r2, #3
 8001e34:	f042 0202 	orr.w	r2, r2, #2
 8001e38:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001e3a:	4b13      	ldr	r3, [pc, #76]	; (8001e88 <UTILS_EnablePLLAndSwitchSystem+0x90>)
 8001e3c:	689a      	ldr	r2, [r3, #8]
 8001e3e:	f002 020c 	and.w	r2, r2, #12
    }

    /* Sysclk activation on the main PLL */
    LL_RCC_SetAHBPrescaler(UTILS_ClkInitStruct->AHBCLKDivider);
    LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
    while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8001e42:	2a08      	cmp	r2, #8
 8001e44:	d1fa      	bne.n	8001e3c <UTILS_EnablePLLAndSwitchSystem+0x44>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001e46:	689a      	ldr	r2, [r3, #8]
}
 8001e48:	2000      	movs	r0, #0
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001e4a:	6869      	ldr	r1, [r5, #4]
 8001e4c:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 8001e50:	430a      	orrs	r2, r1
 8001e52:	609a      	str	r2, [r3, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001e54:	689a      	ldr	r2, [r3, #8]
 8001e56:	68a9      	ldr	r1, [r5, #8]
 8001e58:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001e5c:	430a      	orrs	r2, r1
 8001e5e:	609a      	str	r2, [r3, #8]
}
 8001e60:	e004      	b.n	8001e6c <UTILS_EnablePLLAndSwitchSystem+0x74>
    status = LL_SetFlashLatency(hclk_frequency);
 8001e62:	4620      	mov	r0, r4
 8001e64:	f7ff ff52 	bl	8001d0c <LL_SetFlashLatency>
  if(status == SUCCESS)
 8001e68:	2800      	cmp	r0, #0
 8001e6a:	d0d2      	beq.n	8001e12 <UTILS_EnablePLLAndSwitchSystem+0x1a>
    LL_RCC_SetAPB1Prescaler(UTILS_ClkInitStruct->APB1CLKDivider);
    LL_RCC_SetAPB2Prescaler(UTILS_ClkInitStruct->APB2CLKDivider);
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(SystemCoreClock > hclk_frequency)
 8001e6c:	6833      	ldr	r3, [r6, #0]
 8001e6e:	42a3      	cmp	r3, r4
 8001e70:	d902      	bls.n	8001e78 <UTILS_EnablePLLAndSwitchSystem+0x80>
  {
    /* Set FLASH latency to lowest latency */
    status = LL_SetFlashLatency(hclk_frequency);
 8001e72:	4620      	mov	r0, r4
 8001e74:	f7ff ff4a 	bl	8001d0c <LL_SetFlashLatency>
  }

  /* Update SystemCoreClock variable */
  if(status == SUCCESS)
 8001e78:	b900      	cbnz	r0, 8001e7c <UTILS_EnablePLLAndSwitchSystem+0x84>
  SystemCoreClock = HCLKFrequency;
 8001e7a:	6034      	str	r4, [r6, #0]
  {
    LL_SetSystemCoreClock(hclk_frequency);
  }

  return status;
}
 8001e7c:	bd70      	pop	{r4, r5, r6, pc}
 8001e7e:	bf00      	nop
 8001e80:	08003ba2 	.word	0x08003ba2
 8001e84:	20020030 	.word	0x20020030
 8001e88:	40023800 	.word	0x40023800

08001e8c <LL_PLL_ConfigSystemClock_HSE>:
{
 8001e8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e8e:	4606      	mov	r6, r0
 8001e90:	460f      	mov	r7, r1
 8001e92:	4614      	mov	r4, r2
 8001e94:	461d      	mov	r5, r3
  if(UTILS_PLL_IsBusy() == SUCCESS)
 8001e96:	f7ff ff25 	bl	8001ce4 <UTILS_PLL_IsBusy>
 8001e9a:	2800      	cmp	r0, #0
 8001e9c:	d134      	bne.n	8001f08 <LL_PLL_ConfigSystemClock_HSE+0x7c>
  pllfreq = PLL_InputFrequency / (UTILS_PLLInitStruct->PLLM & (RCC_PLLCFGR_PLLM >> RCC_PLLCFGR_PLLM_Pos));
 8001e9e:	6821      	ldr	r1, [r4, #0]
  pllfreq = pllfreq * (UTILS_PLLInitStruct->PLLN & (RCC_PLLCFGR_PLLN >> RCC_PLLCFGR_PLLN_Pos));
 8001ea0:	f8d4 c004 	ldr.w	ip, [r4, #4]
  pllfreq = PLL_InputFrequency / (UTILS_PLLInitStruct->PLLM & (RCC_PLLCFGR_PLLM >> RCC_PLLCFGR_PLLM_Pos));
 8001ea4:	f001 033f 	and.w	r3, r1, #63	; 0x3f
  pllfreq = pllfreq * (UTILS_PLLInitStruct->PLLN & (RCC_PLLCFGR_PLLN >> RCC_PLLCFGR_PLLN_Pos));
 8001ea8:	f3cc 0008 	ubfx	r0, ip, #0, #9
  pllfreq = PLL_InputFrequency / (UTILS_PLLInitStruct->PLLM & (RCC_PLLCFGR_PLLM >> RCC_PLLCFGR_PLLM_Pos));
 8001eac:	fbb6 f6f3 	udiv	r6, r6, r3
  pllfreq = pllfreq * (UTILS_PLLInitStruct->PLLN & (RCC_PLLCFGR_PLLN >> RCC_PLLCFGR_PLLN_Pos));
 8001eb0:	fb06 f300 	mul.w	r3, r6, r0
  pllfreq = pllfreq / (((UTILS_PLLInitStruct->PLLP >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8001eb4:	68a6      	ldr	r6, [r4, #8]
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 8001eb6:	4c15      	ldr	r4, [pc, #84]	; (8001f0c <LL_PLL_ConfigSystemClock_HSE+0x80>)
 8001eb8:	0c30      	lsrs	r0, r6, #16
 8001eba:	3001      	adds	r0, #1
 8001ebc:	0040      	lsls	r0, r0, #1
 8001ebe:	fbb3 f0f0 	udiv	r0, r3, r0
 8001ec2:	6823      	ldr	r3, [r4, #0]
    if(LL_RCC_HSE_IsReady() != 1U)
 8001ec4:	039a      	lsls	r2, r3, #14
 8001ec6:	d40f      	bmi.n	8001ee8 <LL_PLL_ConfigSystemClock_HSE+0x5c>
  SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 8001ec8:	6823      	ldr	r3, [r4, #0]
      if(HSEBypass == LL_UTILS_HSEBYPASS_ON)
 8001eca:	2f01      	cmp	r7, #1
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 8001ecc:	4a0f      	ldr	r2, [pc, #60]	; (8001f0c <LL_PLL_ConfigSystemClock_HSE+0x80>)
  SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 8001ece:	bf0c      	ite	eq
 8001ed0:	f443 2380 	orreq.w	r3, r3, #262144	; 0x40000
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 8001ed4:	f423 2380 	bicne.w	r3, r3, #262144	; 0x40000
 8001ed8:	6023      	str	r3, [r4, #0]
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8001eda:	6823      	ldr	r3, [r4, #0]
 8001edc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ee0:	6023      	str	r3, [r4, #0]
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 8001ee2:	6813      	ldr	r3, [r2, #0]
      while (LL_RCC_HSE_IsReady() != 1U)
 8001ee4:	039b      	lsls	r3, r3, #14
 8001ee6:	d5fc      	bpl.n	8001ee2 <LL_PLL_ConfigSystemClock_HSE+0x56>
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLP,
 8001ee8:	4b08      	ldr	r3, [pc, #32]	; (8001f0c <LL_PLL_ConfigSystemClock_HSE+0x80>)
 8001eea:	4a09      	ldr	r2, [pc, #36]	; (8001f10 <LL_PLL_ConfigSystemClock_HSE+0x84>)
 8001eec:	685c      	ldr	r4, [r3, #4]
 8001eee:	4022      	ands	r2, r4
 8001ef0:	ea42 128c 	orr.w	r2, r2, ip, lsl #6
 8001ef4:	430a      	orrs	r2, r1
    status = UTILS_EnablePLLAndSwitchSystem(pllfreq, UTILS_ClkInitStruct);
 8001ef6:	4629      	mov	r1, r5
 8001ef8:	4332      	orrs	r2, r6
 8001efa:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8001efe:	605a      	str	r2, [r3, #4]
}
 8001f00:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    status = UTILS_EnablePLLAndSwitchSystem(pllfreq, UTILS_ClkInitStruct);
 8001f04:	f7ff bf78 	b.w	8001df8 <UTILS_EnablePLLAndSwitchSystem>
}
 8001f08:	2001      	movs	r0, #1
 8001f0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001f0c:	40023800 	.word	0x40023800
 8001f10:	ffbc8000 	.word	0xffbc8000

08001f14 <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
 8001f14:	4b0e      	ldr	r3, [pc, #56]	; (8001f50 <z_sys_init_run_level+0x3c>)
{
 8001f16:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
 8001f18:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
 8001f1c:	3001      	adds	r0, #1
 8001f1e:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
 8001f22:	42a6      	cmp	r6, r4
 8001f24:	d800      	bhi.n	8001f28 <z_sys_init_run_level+0x14>
				dev->state->init_res = rc;
			}
			dev->state->initialized = true;
		}
	}
}
 8001f26:	bd70      	pop	{r4, r5, r6, pc}
		int rc = entry->init(dev);
 8001f28:	e9d4 3500 	ldrd	r3, r5, [r4]
 8001f2c:	4628      	mov	r0, r5
 8001f2e:	4798      	blx	r3
		if (dev != NULL) {
 8001f30:	b165      	cbz	r5, 8001f4c <z_sys_init_run_level+0x38>
				dev->state->init_res = rc;
 8001f32:	68eb      	ldr	r3, [r5, #12]
			if (rc != 0) {
 8001f34:	b130      	cbz	r0, 8001f44 <z_sys_init_run_level+0x30>
				if (rc < 0) {
 8001f36:	2800      	cmp	r0, #0
 8001f38:	bfb8      	it	lt
 8001f3a:	4240      	neglt	r0, r0
				dev->state->init_res = rc;
 8001f3c:	28ff      	cmp	r0, #255	; 0xff
 8001f3e:	bfa8      	it	ge
 8001f40:	20ff      	movge	r0, #255	; 0xff
 8001f42:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
 8001f44:	785a      	ldrb	r2, [r3, #1]
 8001f46:	f042 0201 	orr.w	r2, r2, #1
 8001f4a:	705a      	strb	r2, [r3, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
 8001f4c:	3408      	adds	r4, #8
 8001f4e:	e7e8      	b.n	8001f22 <z_sys_init_run_level+0xe>
 8001f50:	08003adc 	.word	0x08003adc

08001f54 <bg_thread_main>:
	 * may perform memory management tasks (except for z_phys_map() which
	 * is allowed at any time)
	 */
	z_mem_manage_init();
#endif /* CONFIG_MMU */
	z_sys_post_kernel = true;
 8001f54:	2201      	movs	r2, #1

	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
 8001f56:	2002      	movs	r0, #2
{
 8001f58:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
 8001f5a:	4b09      	ldr	r3, [pc, #36]	; (8001f80 <bg_thread_main+0x2c>)
 8001f5c:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
 8001f5e:	f7ff ffd9 	bl	8001f14 <z_sys_init_run_level>
#if CONFIG_STACK_POINTER_RANDOM
	z_stack_adjust_initialized = 1;
#endif
	boot_banner();
 8001f62:	f000 fd59 	bl	8002a18 <boot_banner>
	void z_cpp_init_static(void);
	z_cpp_init_static();
#endif

	/* Final init level before app starts */
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
 8001f66:	2003      	movs	r0, #3
 8001f68:	f7ff ffd4 	bl	8001f14 <z_sys_init_run_level>

	z_init_static_threads();
 8001f6c:	f000 f8f0 	bl	8002150 <z_init_static_threads>
	z_mem_manage_boot_finish();
#endif /* CONFIG_MMU */

	extern void main(void);

	main();
 8001f70:	f000 fd96 	bl	8002aa0 <main>

	/* Mark nonessential since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
 8001f74:	4a03      	ldr	r2, [pc, #12]	; (8001f84 <bg_thread_main+0x30>)
 8001f76:	7b13      	ldrb	r3, [r2, #12]
 8001f78:	f023 0301 	bic.w	r3, r3, #1
 8001f7c:	7313      	strb	r3, [r2, #12]

#ifdef CONFIG_COVERAGE_DUMP
	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
#endif
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
 8001f7e:	bd08      	pop	{r3, pc}
 8001f80:	20020345 	.word	0x20020345
 8001f84:	200200f8 	.word	0x200200f8

08001f88 <z_bss_zero>:
	z_early_memset(__bss_start, 0, __bss_end - __bss_start);
 8001f88:	4806      	ldr	r0, [pc, #24]	; (8001fa4 <z_bss_zero+0x1c>)
 8001f8a:	2100      	movs	r1, #0
 8001f8c:	4a06      	ldr	r2, [pc, #24]	; (8001fa8 <z_bss_zero+0x20>)
{
 8001f8e:	b508      	push	{r3, lr}
	z_early_memset(__bss_start, 0, __bss_end - __bss_start);
 8001f90:	1a12      	subs	r2, r2, r0
 8001f92:	f001 f8fc 	bl	800318e <z_early_memset>
		       - (uintptr_t) &__dtcm_bss_start);
 8001f96:	4805      	ldr	r0, [pc, #20]	; (8001fac <z_bss_zero+0x24>)
	z_early_memset(&__dtcm_bss_start, 0,
 8001f98:	4a05      	ldr	r2, [pc, #20]	; (8001fb0 <z_bss_zero+0x28>)
 8001f9a:	2100      	movs	r1, #0
 8001f9c:	1a12      	subs	r2, r2, r0
 8001f9e:	f001 f8f6 	bl	800318e <z_early_memset>
}
 8001fa2:	bd08      	pop	{r3, pc}
 8001fa4:	20020078 	.word	0x20020078
 8001fa8:	20020348 	.word	0x20020348
 8001fac:	20000000 	.word	0x20000000
 8001fb0:	20000000 	.word	0x20000000

08001fb4 <z_init_cpu>:
	thread->base.is_idle = 1U;
#endif
}

void z_init_cpu(int id)
{
 8001fb4:	b570      	push	{r4, r5, r6, lr}
	z_setup_new_thread(thread, stack,
 8001fb6:	2300      	movs	r3, #0
{
 8001fb8:	b086      	sub	sp, #24
	z_setup_new_thread(thread, stack,
 8001fba:	2201      	movs	r2, #1
	struct k_thread *thread = &z_idle_threads[i];
 8001fbc:	4e14      	ldr	r6, [pc, #80]	; (8002010 <z_init_cpu+0x5c>)
	z_setup_new_thread(thread, stack,
 8001fbe:	9301      	str	r3, [sp, #4]
{
 8001fc0:	4604      	mov	r4, r0
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
 8001fc2:	4d14      	ldr	r5, [pc, #80]	; (8002014 <z_init_cpu+0x60>)
	struct k_thread *thread = &z_idle_threads[i];
 8001fc4:	eb06 16c0 	add.w	r6, r6, r0, lsl #7
	z_setup_new_thread(thread, stack,
 8001fc8:	4913      	ldr	r1, [pc, #76]	; (8002018 <z_init_cpu+0x64>)
 8001fca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001fce:	220f      	movs	r2, #15
 8001fd0:	e9cd 3202 	strd	r3, r2, [sp, #8]
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
 8001fd4:	2318      	movs	r3, #24
	z_setup_new_thread(thread, stack,
 8001fd6:	f44f 72a0 	mov.w	r2, #320	; 0x140
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
 8001fda:	fb03 5500 	mla	r5, r3, r0, r5
	z_setup_new_thread(thread, stack,
 8001fde:	f44f 70b0 	mov.w	r0, #352	; 0x160
 8001fe2:	4b0e      	ldr	r3, [pc, #56]	; (800201c <z_init_cpu+0x68>)
 8001fe4:	fb00 1104 	mla	r1, r0, r4, r1
 8001fe8:	4630      	mov	r0, r6
 8001fea:	9500      	str	r5, [sp, #0]
 8001fec:	f000 f87e 	bl	80020ec <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
 8001ff0:	7b73      	ldrb	r3, [r6, #13]
	init_idle_thread(id);
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
	_kernel.cpus[id].id = id;
	_kernel.cpus[id].irq_stack =
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
 8001ff2:	480b      	ldr	r0, [pc, #44]	; (8002020 <z_init_cpu+0x6c>)
 8001ff4:	f023 0304 	bic.w	r3, r3, #4
	_kernel.cpus[id].id = id;
 8001ff8:	752c      	strb	r4, [r5, #20]
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
 8001ffa:	60ee      	str	r6, [r5, #12]
 8001ffc:	7373      	strb	r3, [r6, #13]
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
 8001ffe:	f44f 6302 	mov.w	r3, #2080	; 0x820
 8002002:	fb03 0404 	mla	r4, r3, r4, r0
 8002006:	441c      	add	r4, r3
	_kernel.cpus[id].irq_stack =
 8002008:	606c      	str	r4, [r5, #4]
		 K_KERNEL_STACK_SIZEOF(z_interrupt_stacks[id]));
#ifdef CONFIG_SCHED_THREAD_USAGE_ALL
	_kernel.cpus[id].usage.track_usage =
		CONFIG_SCHED_THREAD_USAGE_AUTO_ENABLE;
#endif
}
 800200a:	b006      	add	sp, #24
 800200c:	bd70      	pop	{r4, r5, r6, pc}
 800200e:	bf00      	nop
 8002010:	20020078 	.word	0x20020078
 8002014:	20020310 	.word	0x20020310
 8002018:	20020780 	.word	0x20020780
 800201c:	08003197 	.word	0x08003197
 8002020:	200208e0 	.word	0x200208e0

08002024 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
 8002024:	b580      	push	{r7, lr}
 * pointer) register, and switched to automatically when taking an exception.
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
 8002026:	4b2a      	ldr	r3, [pc, #168]	; (80020d0 <z_cstart+0xac>)
 8002028:	b0a6      	sub	sp, #152	; 0x98
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 800202a:	f383 8808 	msr	MSP, r3
 800202e:	2400      	movs	r4, #0
 8002030:	4d28      	ldr	r5, [pc, #160]	; (80020d4 <z_cstart+0xb0>)
 8002032:	23f0      	movs	r3, #240	; 0xf0
	k_thread_system_pool_assign(dummy_thread);
#else
	dummy_thread->resource_pool = NULL;
#endif

	_current_cpu->current = dummy_thread;
 8002034:	4e28      	ldr	r6, [pc, #160]	; (80020d8 <z_cstart+0xb4>)
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
 8002036:	4f29      	ldr	r7, [pc, #164]	; (80020dc <z_cstart+0xb8>)
 8002038:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
 800203c:	77ec      	strb	r4, [r5, #31]
 800203e:	762c      	strb	r4, [r5, #24]
 8002040:	766c      	strb	r4, [r5, #25]
 8002042:	76ac      	strb	r4, [r5, #26]
 8002044:	f885 4020 	strb.w	r4, [r5, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
 8002048:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800204a:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 800204e:	626b      	str	r3, [r5, #36]	; 0x24

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
 8002050:	f7ff f8c8 	bl	80011e4 <z_arm_fault_init>
	z_arm_cpu_idle_init();
 8002054:	f7fe fec4 	bl	8000de0 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
 8002058:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800205c:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
 800205e:	62eb      	str	r3, [r5, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
 8002060:	f7ff f99c 	bl	800139c <z_arm_mpu_init>
	_kernel.ready_q.cache = &z_main_thread;
 8002064:	4d1e      	ldr	r5, [pc, #120]	; (80020e0 <z_cstart+0xbc>)
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
 8002066:	f7ff f903 	bl	8001270 <z_arm_configure_static_mpu_regions>
	dummy_thread->base.user_options = K_ESSENTIAL;
 800206a:	f240 1301 	movw	r3, #257	; 0x101
	dummy_thread->resource_pool = NULL;
 800206e:	9422      	str	r4, [sp, #136]	; 0x88
	dummy_thread->base.user_options = K_ESSENTIAL;
 8002070:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	_current_cpu->current = dummy_thread;
 8002074:	ab06      	add	r3, sp, #24
 8002076:	60b3      	str	r3, [r6, #8]
	dummy_thread->stack_info.size = 0U;
 8002078:	e9cd 441f 	strd	r4, r4, [sp, #124]	; 0x7c
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
 800207c:	f001 f855 	bl	800312a <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
 8002080:	4620      	mov	r0, r4
 8002082:	f7ff ff47 	bl	8001f14 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
 8002086:	2001      	movs	r0, #1
 8002088:	f7ff ff44 	bl	8001f14 <z_sys_init_run_level>
	z_sched_init();
 800208c:	f000 fa62 	bl	8002554 <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
 8002090:	4b14      	ldr	r3, [pc, #80]	; (80020e4 <z_cstart+0xc0>)
	_kernel.ready_q.cache = &z_main_thread;
 8002092:	61b5      	str	r5, [r6, #24]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
 8002094:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002098:	9305      	str	r3, [sp, #20]
 800209a:	2301      	movs	r3, #1
 800209c:	4912      	ldr	r1, [pc, #72]	; (80020e8 <z_cstart+0xc4>)
 800209e:	4628      	mov	r0, r5
 80020a0:	9400      	str	r4, [sp, #0]
 80020a2:	e9cd 4303 	strd	r4, r3, [sp, #12]
 80020a6:	e9cd 4401 	strd	r4, r4, [sp, #4]
 80020aa:	463b      	mov	r3, r7
 80020ac:	f000 f81e 	bl	80020ec <z_setup_new_thread>
 80020b0:	7b6a      	ldrb	r2, [r5, #13]
 80020b2:	4606      	mov	r6, r0
	z_ready_thread(&z_main_thread);
 80020b4:	4628      	mov	r0, r5
 80020b6:	f022 0204 	bic.w	r2, r2, #4
 80020ba:	736a      	strb	r2, [r5, #13]
 80020bc:	f001 f8a5 	bl	800320a <z_ready_thread>
	z_init_cpu(0);
 80020c0:	4620      	mov	r0, r4
 80020c2:	f7ff ff77 	bl	8001fb4 <z_init_cpu>
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
 80020c6:	463a      	mov	r2, r7
 80020c8:	4631      	mov	r1, r6
 80020ca:	4628      	mov	r0, r5
 80020cc:	f7fe ff6a 	bl	8000fa4 <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
 80020d0:	20021100 	.word	0x20021100
 80020d4:	e000ed00 	.word	0xe000ed00
 80020d8:	20020310 	.word	0x20020310
 80020dc:	08001f55 	.word	0x08001f55
 80020e0:	200200f8 	.word	0x200200f8
 80020e4:	08003bb2 	.word	0x08003bb2
 80020e8:	20020360 	.word	0x20020360

080020ec <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
 80020ec:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
 80020f0:	9e0e      	ldr	r6, [sp, #56]	; 0x38
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
 80020f2:	f100 0558 	add.w	r5, r0, #88	; 0x58
{
 80020f6:	460f      	mov	r7, r1
 80020f8:	4604      	mov	r4, r0
	thread_base->user_options = (uint8_t)options;
 80020fa:	7306      	strb	r6, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
 80020fc:	2604      	movs	r6, #4

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
 80020fe:	3720      	adds	r7, #32
 8002100:	7346      	strb	r6, [r0, #13]

	thread_base->prio = priority;
 8002102:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 8002104:	7386      	strb	r6, [r0, #14]
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
 8002106:	1dd6      	adds	r6, r2, #7
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
 8002108:	9a0c      	ldr	r2, [sp, #48]	; 0x30
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
 800210a:	f026 0607 	bic.w	r6, r6, #7
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
	list->tail = (sys_dnode_t *)list;
 800210e:	e9c0 5516 	strd	r5, r5, [r0, #88]	; 0x58
	thread_base->pended_on = NULL;
 8002112:	2500      	movs	r5, #0
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
 8002114:	f106 0820 	add.w	r8, r6, #32
	thread_base->pended_on = NULL;
 8002118:	6085      	str	r5, [r0, #8]
	stack_ptr = (char *)stack + stack_obj_size;
 800211a:	4488      	add	r8, r1

	thread_base->sched_locked = 0U;
 800211c:	73c5      	strb	r5, [r0, #15]
	new_thread->stack_info.delta = delta;
 800211e:	66c5      	str	r5, [r0, #108]	; 0x6c
 */

static inline void sys_dnode_init(sys_dnode_t *node)
{
	node->next = NULL;
	node->prev = NULL;
 8002120:	e9c0 5506 	strd	r5, r5, [r0, #24]
	new_thread->stack_info.size = stack_buf_size;
 8002124:	e9c0 7619 	strd	r7, r6, [r0, #100]	; 0x64
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
 8002128:	9202      	str	r2, [sp, #8]
 800212a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800212c:	9201      	str	r2, [sp, #4]
 800212e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002130:	9200      	str	r2, [sp, #0]
 8002132:	4642      	mov	r2, r8
 8002134:	f7fe ff0a 	bl	8000f4c <arch_new_thread>
	if (!_current) {
 8002138:	4b04      	ldr	r3, [pc, #16]	; (800214c <z_setup_new_thread+0x60>)
	new_thread->init_data = NULL;
 800213a:	6565      	str	r5, [r4, #84]	; 0x54
	if (!_current) {
 800213c:	689b      	ldr	r3, [r3, #8]
 800213e:	b103      	cbz	r3, 8002142 <z_setup_new_thread+0x56>
	new_thread->resource_pool = _current->resource_pool;
 8002140:	6f1b      	ldr	r3, [r3, #112]	; 0x70
}
 8002142:	4640      	mov	r0, r8
 8002144:	6723      	str	r3, [r4, #112]	; 0x70
 8002146:	b004      	add	sp, #16
 8002148:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800214c:	20020310 	.word	0x20020310

08002150 <z_init_static_threads>:
{
 8002150:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002152:	4c21      	ldr	r4, [pc, #132]	; (80021d8 <z_init_static_threads+0x88>)
 8002154:	b087      	sub	sp, #28
	_FOREACH_STATIC_THREAD(thread_data) {
 8002156:	4d21      	ldr	r5, [pc, #132]	; (80021dc <z_init_static_threads+0x8c>)
 8002158:	4626      	mov	r6, r4
 800215a:	3430      	adds	r4, #48	; 0x30
 800215c:	42ae      	cmp	r6, r5
 800215e:	d30b      	bcc.n	8002178 <z_init_static_threads+0x28>
	_FOREACH_STATIC_THREAD(thread_data) {
 8002160:	4c1d      	ldr	r4, [pc, #116]	; (80021d8 <z_init_static_threads+0x88>)
		}
	} else if (mul_ratio) {
		if (result32) {
			return ((uint32_t)t) * (to_hz / from_hz);
		} else {
			return t * ((uint64_t)to_hz / from_hz);
 8002162:	260a      	movs	r6, #10

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
 8002164:	4f1e      	ldr	r7, [pc, #120]	; (80021e0 <z_init_static_threads+0x90>)
	k_sched_lock();
 8002166:	f000 f88b 	bl	8002280 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
 800216a:	42ac      	cmp	r4, r5
 800216c:	d320      	bcc.n	80021b0 <z_init_static_threads+0x60>
}
 800216e:	b007      	add	sp, #28
 8002170:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	k_sched_unlock();
 8002174:	f000 b9d2 	b.w	800251c <k_sched_unlock>
		z_setup_new_thread(
 8002178:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800217c:	9305      	str	r3, [sp, #20]
 800217e:	f854 3c10 	ldr.w	r3, [r4, #-16]
 8002182:	9304      	str	r3, [sp, #16]
 8002184:	f854 3c14 	ldr.w	r3, [r4, #-20]
 8002188:	9303      	str	r3, [sp, #12]
 800218a:	f854 3c18 	ldr.w	r3, [r4, #-24]
 800218e:	9302      	str	r3, [sp, #8]
 8002190:	f854 3c1c 	ldr.w	r3, [r4, #-28]
 8002194:	9301      	str	r3, [sp, #4]
 8002196:	f854 3c20 	ldr.w	r3, [r4, #-32]
 800219a:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
 800219e:	9300      	str	r3, [sp, #0]
 80021a0:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
 80021a4:	f7ff ffa2 	bl	80020ec <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
 80021a8:	f854 3c30 	ldr.w	r3, [r4, #-48]
 80021ac:	655e      	str	r6, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
 80021ae:	e7d3      	b.n	8002158 <z_init_static_threads+0x8>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
 80021b0:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80021b2:	1c53      	adds	r3, r2, #1
 80021b4:	d009      	beq.n	80021ca <z_init_static_threads+0x7a>
					    K_MSEC(thread_data->init_delay));
 80021b6:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
			schedule_new_thread(thread_data->init_thread,
 80021ba:	6820      	ldr	r0, [r4, #0]
 80021bc:	fb82 2306 	smull	r2, r3, r2, r6
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
 80021c0:	ea52 0103 	orrs.w	r1, r2, r3
 80021c4:	d103      	bne.n	80021ce <z_init_static_threads+0x7e>
	z_sched_start(thread);
 80021c6:	f000 f941 	bl	800244c <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
 80021ca:	3430      	adds	r4, #48	; 0x30
 80021cc:	e7cd      	b.n	800216a <z_init_static_threads+0x1a>
 80021ce:	4639      	mov	r1, r7
 80021d0:	3018      	adds	r0, #24
 80021d2:	f000 fb33 	bl	800283c <z_add_timeout>
 80021d6:	e7f8      	b.n	80021ca <z_init_static_threads+0x7a>
 80021d8:	20020078 	.word	0x20020078
 80021dc:	20020078 	.word	0x20020078
 80021e0:	0800322b 	.word	0x0800322b

080021e4 <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(struct k_thread *curr)
{
 80021e4:	b538      	push	{r3, r4, r5, lr}
	int ret = slice_ticks;
 80021e6:	4d07      	ldr	r5, [pc, #28]	; (8002204 <z_reset_time_slice+0x20>)
 80021e8:	682c      	ldr	r4, [r5, #0]
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time(curr) != 0) {
 80021ea:	b154      	cbz	r4, 8002202 <z_reset_time_slice+0x1e>
		_current_cpu->slice_ticks = slice_time(curr) + sys_clock_elapsed();
 80021ec:	f7ff fd1e 	bl	8001c2c <sys_clock_elapsed>
 80021f0:	4b05      	ldr	r3, [pc, #20]	; (8002208 <z_reset_time_slice+0x24>)
 80021f2:	4404      	add	r4, r0
		z_set_timeout_expiry(slice_time(curr), false);
 80021f4:	2100      	movs	r1, #0
 80021f6:	6828      	ldr	r0, [r5, #0]
		_current_cpu->slice_ticks = slice_time(curr) + sys_clock_elapsed();
 80021f8:	611c      	str	r4, [r3, #16]
	}
}
 80021fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		z_set_timeout_expiry(slice_time(curr), false);
 80021fe:	f001 b84c 	b.w	800329a <z_set_timeout_expiry>
}
 8002202:	bd38      	pop	{r3, r4, r5, pc}
 8002204:	2002033c 	.word	0x2002033c
 8002208:	20020310 	.word	0x20020310

0800220c <k_sched_time_slice_set>:

void k_sched_time_slice_set(int32_t slice, int prio)
{
 800220c:	b510      	push	{r4, lr}
	__asm__ volatile(
 800220e:	f04f 0310 	mov.w	r3, #16
 8002212:	f3ef 8411 	mrs	r4, BASEPRI
 8002216:	f383 8812 	msr	BASEPRI_MAX, r3
 800221a:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		_current_cpu->slice_ticks = 0;
 800221e:	2300      	movs	r3, #0
 8002220:	4a0b      	ldr	r2, [pc, #44]	; (8002250 <k_sched_time_slice_set+0x44>)
		slice_ticks = k_ms_to_ticks_ceil32(slice);
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
 8002222:	2800      	cmp	r0, #0
		_current_cpu->slice_ticks = 0;
 8002224:	6113      	str	r3, [r2, #16]
			return ((uint32_t)t) * (to_hz / from_hz);
 8002226:	f04f 030a 	mov.w	r3, #10
 800222a:	fb00 f303 	mul.w	r3, r0, r3
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
 800222e:	4809      	ldr	r0, [pc, #36]	; (8002254 <k_sched_time_slice_set+0x48>)
 8002230:	dc0a      	bgt.n	8002248 <k_sched_time_slice_set+0x3c>
			/* It's not possible to reliably set a 1-tick
			 * timeout if ticks aren't regular.
			 */
			slice_ticks = MAX(2, slice_ticks);
 8002232:	6003      	str	r3, [r0, #0]
		}
		slice_max_prio = prio;
 8002234:	4b08      	ldr	r3, [pc, #32]	; (8002258 <k_sched_time_slice_set+0x4c>)
		z_reset_time_slice(_current);
 8002236:	6890      	ldr	r0, [r2, #8]
		slice_max_prio = prio;
 8002238:	6019      	str	r1, [r3, #0]
		z_reset_time_slice(_current);
 800223a:	f7ff ffd3 	bl	80021e4 <z_reset_time_slice>
	__asm__ volatile(
 800223e:	f384 8811 	msr	BASEPRI, r4
 8002242:	f3bf 8f6f 	isb	sy
	}
}
 8002246:	bd10      	pop	{r4, pc}
			slice_ticks = MAX(2, slice_ticks);
 8002248:	2b02      	cmp	r3, #2
 800224a:	bfb8      	it	lt
 800224c:	2302      	movlt	r3, #2
 800224e:	e7f0      	b.n	8002232 <k_sched_time_slice_set+0x26>
 8002250:	20020310 	.word	0x20020310
 8002254:	2002033c 	.word	0x2002033c
 8002258:	20020338 	.word	0x20020338

0800225c <z_reschedule>:
{
#ifdef CONFIG_SMP
	_current_cpu->swap_ok = 0;
#endif

	return arch_irq_unlocked(key) && !arch_is_in_isr();
 800225c:	b949      	cbnz	r1, 8002272 <z_reschedule+0x16>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800225e:	f3ef 8005 	mrs	r0, IPSR
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
	if (resched(key.key) && need_swap()) {
 8002262:	b930      	cbnz	r0, 8002272 <z_reschedule+0x16>
	new_thread = _kernel.ready_q.cache;
 8002264:	4b05      	ldr	r3, [pc, #20]	; (800227c <z_reschedule+0x20>)
	if (resched(key.key) && need_swap()) {
 8002266:	699a      	ldr	r2, [r3, #24]
 8002268:	689b      	ldr	r3, [r3, #8]
 800226a:	429a      	cmp	r2, r3
 800226c:	d001      	beq.n	8002272 <z_reschedule+0x16>
	ret = arch_swap(key);
 800226e:	f7fe be19 	b.w	8000ea4 <arch_swap>
 8002272:	f381 8811 	msr	BASEPRI, r1
 8002276:	f3bf 8f6f 	isb	sy
		z_swap(lock, key);
	} else {
		k_spin_unlock(lock, key);
	}
}
 800227a:	4770      	bx	lr
 800227c:	20020310 	.word	0x20020310

08002280 <k_sched_lock>:
	__asm__ volatile(
 8002280:	f04f 0310 	mov.w	r3, #16
 8002284:	f3ef 8111 	mrs	r1, BASEPRI
 8002288:	f383 8812 	msr	BASEPRI_MAX, r3
 800228c:	f3bf 8f6f 	isb	sy
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
 8002290:	4b04      	ldr	r3, [pc, #16]	; (80022a4 <k_sched_lock+0x24>)
 8002292:	689a      	ldr	r2, [r3, #8]
 8002294:	7bd3      	ldrb	r3, [r2, #15]
 8002296:	3b01      	subs	r3, #1
 8002298:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
 800229a:	f381 8811 	msr	BASEPRI, r1
 800229e:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
 80022a2:	4770      	bx	lr
 80022a4:	20020310 	.word	0x20020310

080022a8 <update_cache>:
{
 80022a8:	b538      	push	{r3, r4, r5, lr}
 80022aa:	4602      	mov	r2, r0
	return _priq_run_best(curr_cpu_runq());
 80022ac:	480c      	ldr	r0, [pc, #48]	; (80022e0 <update_cache+0x38>)
 80022ae:	f000 ffa6 	bl	80031fe <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
 80022b2:	4d0c      	ldr	r5, [pc, #48]	; (80022e4 <update_cache+0x3c>)
 80022b4:	4604      	mov	r4, r0
 80022b6:	b900      	cbnz	r0, 80022ba <update_cache+0x12>
 80022b8:	68ec      	ldr	r4, [r5, #12]
	if (z_is_thread_prevented_from_running(_current)) {
 80022ba:	68ab      	ldr	r3, [r5, #8]
	if (preempt_ok != 0) {
 80022bc:	b94a      	cbnz	r2, 80022d2 <update_cache+0x2a>
	if (z_is_thread_prevented_from_running(_current)) {
 80022be:	7b5a      	ldrb	r2, [r3, #13]
 80022c0:	06d2      	lsls	r2, r2, #27
 80022c2:	d106      	bne.n	80022d2 <update_cache+0x2a>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
 80022c4:	69a2      	ldr	r2, [r4, #24]
 80022c6:	b922      	cbnz	r2, 80022d2 <update_cache+0x2a>
	if (is_preempt(_current) || is_metairq(thread)) {
 80022c8:	89da      	ldrh	r2, [r3, #14]
 80022ca:	2a7f      	cmp	r2, #127	; 0x7f
 80022cc:	d901      	bls.n	80022d2 <update_cache+0x2a>
		_kernel.ready_q.cache = _current;
 80022ce:	61ab      	str	r3, [r5, #24]
}
 80022d0:	bd38      	pop	{r3, r4, r5, pc}
		if (thread != _current) {
 80022d2:	429c      	cmp	r4, r3
 80022d4:	d002      	beq.n	80022dc <update_cache+0x34>
			z_reset_time_slice(thread);
 80022d6:	4620      	mov	r0, r4
 80022d8:	f7ff ff84 	bl	80021e4 <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
 80022dc:	61ac      	str	r4, [r5, #24]
}
 80022de:	e7f7      	b.n	80022d0 <update_cache+0x28>
 80022e0:	2002032c 	.word	0x2002032c
 80022e4:	20020310 	.word	0x20020310

080022e8 <move_thread_to_end_of_prio_q>:
{
 80022e8:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
 80022ea:	f990 200d 	ldrsb.w	r2, [r0, #13]
{
 80022ee:	4601      	mov	r1, r0
	return (thread->base.thread_state & state) != 0U;
 80022f0:	7b43      	ldrb	r3, [r0, #13]
	if (z_is_thread_queued(thread)) {
 80022f2:	2a00      	cmp	r2, #0
 80022f4:	da04      	bge.n	8002300 <move_thread_to_end_of_prio_q+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
 80022f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80022fa:	7343      	strb	r3, [r0, #13]

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
 80022fc:	f000 ff57 	bl	80031ae <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
 8002300:	7b4b      	ldrb	r3, [r1, #13]
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
 8002302:	4a15      	ldr	r2, [pc, #84]	; (8002358 <move_thread_to_end_of_prio_q+0x70>)
 8002304:	f063 037f 	orn	r3, r3, #127	; 0x7f
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
 8002308:	f102 051c 	add.w	r5, r2, #28
 800230c:	734b      	strb	r3, [r1, #13]
 */

static inline sys_dnode_t *sys_dlist_peek_next_no_check(sys_dlist_t *list,
							sys_dnode_t *node)
{
	return (node == list->tail) ? NULL : node->next;
 800230e:	e9d2 3407 	ldrd	r3, r4, [r2, #28]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 8002312:	42ab      	cmp	r3, r5
 8002314:	d01b      	beq.n	800234e <move_thread_to_end_of_prio_q+0x66>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 8002316:	b1d3      	cbz	r3, 800234e <move_thread_to_end_of_prio_q+0x66>
	int32_t b1 = thread_1->base.prio;
 8002318:	f991 600e 	ldrsb.w	r6, [r1, #14]
	int32_t b2 = thread_2->base.prio;
 800231c:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
 8002320:	4286      	cmp	r6, r0
 8002322:	d00f      	beq.n	8002344 <move_thread_to_end_of_prio_q+0x5c>
		return b2 - b1;
 8002324:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
 8002326:	2800      	cmp	r0, #0
 8002328:	dd0c      	ble.n	8002344 <move_thread_to_end_of_prio_q+0x5c>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
 800232a:	6858      	ldr	r0, [r3, #4]

	node->prev = prev;
	node->next = successor;
 800232c:	e9c1 3000 	strd	r3, r0, [r1]
	prev->next = node;
 8002330:	6001      	str	r1, [r0, #0]
	successor->prev = node;
 8002332:	6059      	str	r1, [r3, #4]
	update_cache(thread == _current);
 8002334:	6890      	ldr	r0, [r2, #8]
 8002336:	1a43      	subs	r3, r0, r1
 8002338:	4258      	negs	r0, r3
}
 800233a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
 800233e:	4158      	adcs	r0, r3
 8002340:	f7ff bfb2 	b.w	80022a8 <update_cache>
	return (node == list->tail) ? NULL : node->next;
 8002344:	42a3      	cmp	r3, r4
 8002346:	d002      	beq.n	800234e <move_thread_to_end_of_prio_q+0x66>
 8002348:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800234a:	2b00      	cmp	r3, #0
 800234c:	d1e6      	bne.n	800231c <move_thread_to_end_of_prio_q+0x34>
	node->prev = tail;
 800234e:	e9c1 5400 	strd	r5, r4, [r1]
	tail->next = node;
 8002352:	6021      	str	r1, [r4, #0]
	list->tail = node;
 8002354:	6211      	str	r1, [r2, #32]
}
 8002356:	e7ed      	b.n	8002334 <move_thread_to_end_of_prio_q+0x4c>
 8002358:	20020310 	.word	0x20020310

0800235c <z_time_slice>:
{
 800235c:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
 800235e:	f04f 0310 	mov.w	r3, #16
 8002362:	f3ef 8511 	mrs	r5, BASEPRI
 8002366:	f383 8812 	msr	BASEPRI_MAX, r3
 800236a:	f3bf 8f6f 	isb	sy
	if (pending_current == _current) {
 800236e:	4b17      	ldr	r3, [pc, #92]	; (80023cc <z_time_slice+0x70>)
 8002370:	4a17      	ldr	r2, [pc, #92]	; (80023d0 <z_time_slice+0x74>)
 8002372:	689c      	ldr	r4, [r3, #8]
 8002374:	6811      	ldr	r1, [r2, #0]
 8002376:	428c      	cmp	r4, r1
 8002378:	d107      	bne.n	800238a <z_time_slice+0x2e>
	z_reset_time_slice(curr);
 800237a:	4620      	mov	r0, r4
 800237c:	f7ff ff32 	bl	80021e4 <z_reset_time_slice>
	__asm__ volatile(
 8002380:	f385 8811 	msr	BASEPRI, r5
 8002384:	f3bf 8f6f 	isb	sy
}
 8002388:	bd38      	pop	{r3, r4, r5, pc}
	pending_current = NULL;
 800238a:	2100      	movs	r1, #0
 800238c:	6011      	str	r1, [r2, #0]
	int ret = slice_ticks;
 800238e:	4a11      	ldr	r2, [pc, #68]	; (80023d4 <z_time_slice+0x78>)
	if (slice_time(_current) && sliceable(_current)) {
 8002390:	6812      	ldr	r2, [r2, #0]
 8002392:	b1c2      	cbz	r2, 80023c6 <z_time_slice+0x6a>
		&& !z_is_idle_thread_object(thread);
 8002394:	89e2      	ldrh	r2, [r4, #14]
 8002396:	2a7f      	cmp	r2, #127	; 0x7f
 8002398:	d815      	bhi.n	80023c6 <z_time_slice+0x6a>
		&& !z_is_thread_prevented_from_running(thread)
 800239a:	7b62      	ldrb	r2, [r4, #13]
 800239c:	06d2      	lsls	r2, r2, #27
 800239e:	d112      	bne.n	80023c6 <z_time_slice+0x6a>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
 80023a0:	4a0d      	ldr	r2, [pc, #52]	; (80023d8 <z_time_slice+0x7c>)
 80023a2:	f994 100e 	ldrsb.w	r1, [r4, #14]
 80023a6:	6812      	ldr	r2, [r2, #0]
 80023a8:	4291      	cmp	r1, r2
 80023aa:	db0c      	blt.n	80023c6 <z_time_slice+0x6a>
	if (slice_time(_current) && sliceable(_current)) {
 80023ac:	4a0b      	ldr	r2, [pc, #44]	; (80023dc <z_time_slice+0x80>)
 80023ae:	4294      	cmp	r4, r2
 80023b0:	d009      	beq.n	80023c6 <z_time_slice+0x6a>
		if (ticks >= _current_cpu->slice_ticks) {
 80023b2:	691a      	ldr	r2, [r3, #16]
 80023b4:	4282      	cmp	r2, r0
 80023b6:	dc03      	bgt.n	80023c0 <z_time_slice+0x64>
		move_thread_to_end_of_prio_q(curr);
 80023b8:	4620      	mov	r0, r4
 80023ba:	f7ff ff95 	bl	80022e8 <move_thread_to_end_of_prio_q>
 80023be:	e7dc      	b.n	800237a <z_time_slice+0x1e>
			_current_cpu->slice_ticks -= ticks;
 80023c0:	1a12      	subs	r2, r2, r0
		_current_cpu->slice_ticks = 0;
 80023c2:	611a      	str	r2, [r3, #16]
 80023c4:	e7dc      	b.n	8002380 <z_time_slice+0x24>
 80023c6:	2200      	movs	r2, #0
 80023c8:	e7fb      	b.n	80023c2 <z_time_slice+0x66>
 80023ca:	bf00      	nop
 80023cc:	20020310 	.word	0x20020310
 80023d0:	20020334 	.word	0x20020334
 80023d4:	2002033c 	.word	0x2002033c
 80023d8:	20020338 	.word	0x20020338
 80023dc:	20020078 	.word	0x20020078

080023e0 <ready_thread>:
{
 80023e0:	b470      	push	{r4, r5, r6}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
 80023e2:	f990 200d 	ldrsb.w	r2, [r0, #13]
 80023e6:	7b43      	ldrb	r3, [r0, #13]
 80023e8:	2a00      	cmp	r2, #0
 80023ea:	db2a      	blt.n	8002442 <ready_thread+0x62>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
 80023ec:	06da      	lsls	r2, r3, #27
 80023ee:	d128      	bne.n	8002442 <ready_thread+0x62>
 80023f0:	6982      	ldr	r2, [r0, #24]
 80023f2:	bb32      	cbnz	r2, 8002442 <ready_thread+0x62>
	thread->base.thread_state |= _THREAD_QUEUED;
 80023f4:	f063 037f 	orn	r3, r3, #127	; 0x7f
	return list->head == list;
 80023f8:	4a13      	ldr	r2, [pc, #76]	; (8002448 <ready_thread+0x68>)
 80023fa:	7343      	strb	r3, [r0, #13]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 80023fc:	f102 051c 	add.w	r5, r2, #28
	return (node == list->tail) ? NULL : node->next;
 8002400:	e9d2 3407 	ldrd	r3, r4, [r2, #28]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 8002404:	42ab      	cmp	r3, r5
 8002406:	d017      	beq.n	8002438 <ready_thread+0x58>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 8002408:	b1b3      	cbz	r3, 8002438 <ready_thread+0x58>
	int32_t b1 = thread_1->base.prio;
 800240a:	f990 600e 	ldrsb.w	r6, [r0, #14]
	int32_t b2 = thread_2->base.prio;
 800240e:	f993 100e 	ldrsb.w	r1, [r3, #14]
	if (b1 != b2) {
 8002412:	428e      	cmp	r6, r1
 8002414:	d00b      	beq.n	800242e <ready_thread+0x4e>
		return b2 - b1;
 8002416:	1b89      	subs	r1, r1, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
 8002418:	2900      	cmp	r1, #0
 800241a:	dd08      	ble.n	800242e <ready_thread+0x4e>
	sys_dnode_t *const prev = successor->prev;
 800241c:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
 800241e:	e9c0 3200 	strd	r3, r2, [r0]
	prev->next = node;
 8002422:	6010      	str	r0, [r2, #0]
	successor->prev = node;
 8002424:	6058      	str	r0, [r3, #4]
		update_cache(0);
 8002426:	2000      	movs	r0, #0
}
 8002428:	bc70      	pop	{r4, r5, r6}
		update_cache(0);
 800242a:	f7ff bf3d 	b.w	80022a8 <update_cache>
	return (node == list->tail) ? NULL : node->next;
 800242e:	42a3      	cmp	r3, r4
 8002430:	d002      	beq.n	8002438 <ready_thread+0x58>
 8002432:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 8002434:	2b00      	cmp	r3, #0
 8002436:	d1ea      	bne.n	800240e <ready_thread+0x2e>
	node->prev = tail;
 8002438:	e9c0 5400 	strd	r5, r4, [r0]
	tail->next = node;
 800243c:	6020      	str	r0, [r4, #0]
	list->tail = node;
 800243e:	6210      	str	r0, [r2, #32]
}
 8002440:	e7f1      	b.n	8002426 <ready_thread+0x46>
}
 8002442:	bc70      	pop	{r4, r5, r6}
 8002444:	4770      	bx	lr
 8002446:	bf00      	nop
 8002448:	20020310 	.word	0x20020310

0800244c <z_sched_start>:
{
 800244c:	b510      	push	{r4, lr}
	__asm__ volatile(
 800244e:	f04f 0210 	mov.w	r2, #16
 8002452:	f3ef 8411 	mrs	r4, BASEPRI
 8002456:	f382 8812 	msr	BASEPRI_MAX, r2
 800245a:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
 800245e:	7b42      	ldrb	r2, [r0, #13]
	if (z_has_thread_started(thread)) {
 8002460:	0751      	lsls	r1, r2, #29
 8002462:	d404      	bmi.n	800246e <z_sched_start+0x22>
	__asm__ volatile(
 8002464:	f384 8811 	msr	BASEPRI, r4
 8002468:	f3bf 8f6f 	isb	sy
}
 800246c:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
 800246e:	f022 0204 	bic.w	r2, r2, #4
 8002472:	7342      	strb	r2, [r0, #13]
	ready_thread(thread);
 8002474:	f7ff ffb4 	bl	80023e0 <ready_thread>
	z_reschedule(&sched_spinlock, key);
 8002478:	4621      	mov	r1, r4
 800247a:	4802      	ldr	r0, [pc, #8]	; (8002484 <z_sched_start+0x38>)
}
 800247c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule(&sched_spinlock, key);
 8002480:	f7ff beec 	b.w	800225c <z_reschedule>
 8002484:	20020346 	.word	0x20020346

08002488 <unready_thread>:
{
 8002488:	b508      	push	{r3, lr}
	if (z_is_thread_queued(thread)) {
 800248a:	f990 200d 	ldrsb.w	r2, [r0, #13]
{
 800248e:	4601      	mov	r1, r0
	return (thread->base.thread_state & state) != 0U;
 8002490:	7b43      	ldrb	r3, [r0, #13]
	if (z_is_thread_queued(thread)) {
 8002492:	2a00      	cmp	r2, #0
 8002494:	da04      	bge.n	80024a0 <unready_thread+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
 8002496:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800249a:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
 800249c:	f000 fe87 	bl	80031ae <sys_dlist_remove>
	update_cache(thread == _current);
 80024a0:	4b04      	ldr	r3, [pc, #16]	; (80024b4 <unready_thread+0x2c>)
 80024a2:	6898      	ldr	r0, [r3, #8]
 80024a4:	1a43      	subs	r3, r0, r1
 80024a6:	4258      	negs	r0, r3
 80024a8:	4158      	adcs	r0, r3
}
 80024aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	update_cache(thread == _current);
 80024ae:	f7ff befb 	b.w	80022a8 <update_cache>
 80024b2:	bf00      	nop
 80024b4:	20020310 	.word	0x20020310

080024b8 <z_impl_k_thread_suspend>:
{
 80024b8:	b570      	push	{r4, r5, r6, lr}
 80024ba:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
 80024bc:	3018      	adds	r0, #24
 80024be:	f000 fed6 	bl	800326e <z_abort_timeout>
	__asm__ volatile(
 80024c2:	f04f 0310 	mov.w	r3, #16
 80024c6:	f3ef 8611 	mrs	r6, BASEPRI
 80024ca:	f383 8812 	msr	BASEPRI_MAX, r3
 80024ce:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
 80024d2:	f994 200d 	ldrsb.w	r2, [r4, #13]
 80024d6:	7b63      	ldrb	r3, [r4, #13]
 80024d8:	2a00      	cmp	r2, #0
 80024da:	da05      	bge.n	80024e8 <z_impl_k_thread_suspend+0x30>
	thread->base.thread_state &= ~_THREAD_QUEUED;
 80024dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	sys_dlist_remove(&thread->base.qnode_dlist);
 80024e0:	4620      	mov	r0, r4
	thread->base.thread_state &= ~_THREAD_QUEUED;
 80024e2:	7363      	strb	r3, [r4, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
 80024e4:	f000 fe63 	bl	80031ae <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_SUSPENDED;
 80024e8:	7b63      	ldrb	r3, [r4, #13]
		update_cache(thread == _current);
 80024ea:	4d0b      	ldr	r5, [pc, #44]	; (8002518 <z_impl_k_thread_suspend+0x60>)
 80024ec:	f043 0310 	orr.w	r3, r3, #16
 80024f0:	68a8      	ldr	r0, [r5, #8]
 80024f2:	7363      	strb	r3, [r4, #13]
 80024f4:	1b03      	subs	r3, r0, r4
 80024f6:	4258      	negs	r0, r3
 80024f8:	4158      	adcs	r0, r3
 80024fa:	f7ff fed5 	bl	80022a8 <update_cache>
	__asm__ volatile(
 80024fe:	f386 8811 	msr	BASEPRI, r6
 8002502:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
 8002506:	68ab      	ldr	r3, [r5, #8]
 8002508:	42a3      	cmp	r3, r4
 800250a:	d103      	bne.n	8002514 <z_impl_k_thread_suspend+0x5c>
}
 800250c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
 8002510:	f000 be6b 	b.w	80031ea <z_reschedule_unlocked>
}
 8002514:	bd70      	pop	{r4, r5, r6, pc}
 8002516:	bf00      	nop
 8002518:	20020310 	.word	0x20020310

0800251c <k_sched_unlock>:
{
 800251c:	b510      	push	{r4, lr}
	__asm__ volatile(
 800251e:	f04f 0310 	mov.w	r3, #16
 8002522:	f3ef 8411 	mrs	r4, BASEPRI
 8002526:	f383 8812 	msr	BASEPRI_MAX, r3
 800252a:	f3bf 8f6f 	isb	sy
		++_current->base.sched_locked;
 800252e:	4b08      	ldr	r3, [pc, #32]	; (8002550 <k_sched_unlock+0x34>)
		update_cache(0);
 8002530:	2000      	movs	r0, #0
		++_current->base.sched_locked;
 8002532:	689a      	ldr	r2, [r3, #8]
 8002534:	7bd3      	ldrb	r3, [r2, #15]
 8002536:	3301      	adds	r3, #1
 8002538:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
 800253a:	f7ff feb5 	bl	80022a8 <update_cache>
	__asm__ volatile(
 800253e:	f384 8811 	msr	BASEPRI, r4
 8002542:	f3bf 8f6f 	isb	sy
}
 8002546:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule_unlocked();
 800254a:	f000 be4e 	b.w	80031ea <z_reschedule_unlocked>
 800254e:	bf00      	nop
 8002550:	20020310 	.word	0x20020310

08002554 <z_sched_init>:
	list->head = (sys_dnode_t *)list;
 8002554:	4b04      	ldr	r3, [pc, #16]	; (8002568 <z_sched_init+0x14>)
#else
	init_ready_q(&_kernel.ready_q);
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
 8002556:	2100      	movs	r1, #0
 8002558:	f103 021c 	add.w	r2, r3, #28
 800255c:	4608      	mov	r0, r1
	list->tail = (sys_dnode_t *)list;
 800255e:	e9c3 2207 	strd	r2, r2, [r3, #28]
 8002562:	f7ff be53 	b.w	800220c <k_sched_time_slice_set>
 8002566:	bf00      	nop
 8002568:	20020310 	.word	0x20020310

0800256c <z_impl_k_yield>:
#include <syscalls/k_thread_deadline_set_mrsh.c>
#endif
#endif

void z_impl_k_yield(void)
{
 800256c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile(
 800256e:	f04f 0310 	mov.w	r3, #16
 8002572:	f3ef 8511 	mrs	r5, BASEPRI
 8002576:	f383 8812 	msr	BASEPRI_MAX, r3
 800257a:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
 800257e:	491a      	ldr	r1, [pc, #104]	; (80025e8 <z_impl_k_yield+0x7c>)
 8002580:	6888      	ldr	r0, [r1, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
 8002582:	7b43      	ldrb	r3, [r0, #13]
 8002584:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002588:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
 800258a:	f000 fe10 	bl	80031ae <sys_dlist_remove>
	}
	queue_thread(_current);
 800258e:	688b      	ldr	r3, [r1, #8]
	return list->head == list;
 8002590:	4608      	mov	r0, r1
	thread->base.thread_state |= _THREAD_QUEUED;
 8002592:	7b5a      	ldrb	r2, [r3, #13]
 8002594:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8002598:	735a      	strb	r2, [r3, #13]
 800259a:	f850 2f1c 	ldr.w	r2, [r0, #28]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800259e:	4282      	cmp	r2, r0
 80025a0:	d01c      	beq.n	80025dc <z_impl_k_yield+0x70>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 80025a2:	b1da      	cbz	r2, 80025dc <z_impl_k_yield+0x70>
	return (node == list->tail) ? NULL : node->next;
 80025a4:	6a0f      	ldr	r7, [r1, #32]
	int32_t b1 = thread_1->base.prio;
 80025a6:	f993 600e 	ldrsb.w	r6, [r3, #14]
	int32_t b2 = thread_2->base.prio;
 80025aa:	f992 400e 	ldrsb.w	r4, [r2, #14]
	if (b1 != b2) {
 80025ae:	42a6      	cmp	r6, r4
 80025b0:	d00f      	beq.n	80025d2 <z_impl_k_yield+0x66>
		return b2 - b1;
 80025b2:	1ba4      	subs	r4, r4, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
 80025b4:	2c00      	cmp	r4, #0
 80025b6:	dd0c      	ble.n	80025d2 <z_impl_k_yield+0x66>
	sys_dnode_t *const prev = successor->prev;
 80025b8:	6851      	ldr	r1, [r2, #4]
	node->next = successor;
 80025ba:	e9c3 2100 	strd	r2, r1, [r3]
	prev->next = node;
 80025be:	600b      	str	r3, [r1, #0]
	successor->prev = node;
 80025c0:	6053      	str	r3, [r2, #4]
	update_cache(1);
 80025c2:	2001      	movs	r0, #1
 80025c4:	f7ff fe70 	bl	80022a8 <update_cache>
 80025c8:	4628      	mov	r0, r5
	z_swap(&sched_spinlock, key);
}
 80025ca:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80025ce:	f7fe bc69 	b.w	8000ea4 <arch_swap>
	return (node == list->tail) ? NULL : node->next;
 80025d2:	42ba      	cmp	r2, r7
 80025d4:	d002      	beq.n	80025dc <z_impl_k_yield+0x70>
 80025d6:	6812      	ldr	r2, [r2, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 80025d8:	2a00      	cmp	r2, #0
 80025da:	d1e6      	bne.n	80025aa <z_impl_k_yield+0x3e>
	sys_dnode_t *const tail = list->tail;
 80025dc:	6a0a      	ldr	r2, [r1, #32]
	node->prev = tail;
 80025de:	e9c3 0200 	strd	r0, r2, [r3]
	tail->next = node;
 80025e2:	6013      	str	r3, [r2, #0]
	list->tail = node;
 80025e4:	620b      	str	r3, [r1, #32]
}
 80025e6:	e7ec      	b.n	80025c2 <z_impl_k_yield+0x56>
 80025e8:	20020310 	.word	0x20020310

080025ec <z_tick_sleep>:
	 */
	LOG_DBG("thread %p for %u ticks", _current, ticks);
#endif

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
 80025ec:	ea50 0301 	orrs.w	r3, r0, r1
{
 80025f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80025f4:	4605      	mov	r5, r0
 80025f6:	460e      	mov	r6, r1
	if (ticks == 0) {
 80025f8:	d103      	bne.n	8002602 <z_tick_sleep+0x16>
		(void) arch_syscall_invoke0(K_SYSCALL_K_YIELD);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_yield();
 80025fa:	f7ff ffb7 	bl	800256c <z_impl_k_yield>
	if (ticks > 0) {
		return ticks;
	}
#endif

	return 0;
 80025fe:	2000      	movs	r0, #0
 8002600:	e033      	b.n	800266a <z_tick_sleep+0x7e>
	if (Z_TICK_ABS(ticks) <= 0) {
 8002602:	f06f 0401 	mvn.w	r4, #1
 8002606:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800260a:	1a24      	subs	r4, r4, r0
 800260c:	eb63 0301 	sbc.w	r3, r3, r1
 8002610:	2c01      	cmp	r4, #1
 8002612:	f173 0300 	sbcs.w	r3, r3, #0
 8002616:	da02      	bge.n	800261e <z_tick_sleep+0x32>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
 8002618:	f000 fe59 	bl	80032ce <sys_clock_tick_get_32>
 800261c:	1944      	adds	r4, r0, r5
 800261e:	f04f 0310 	mov.w	r3, #16
 8002622:	f3ef 8811 	mrs	r8, BASEPRI
 8002626:	f383 8812 	msr	BASEPRI_MAX, r3
 800262a:	f3bf 8f6f 	isb	sy
	pending_current = _current;
 800262e:	4f10      	ldr	r7, [pc, #64]	; (8002670 <z_tick_sleep+0x84>)
 8002630:	4b10      	ldr	r3, [pc, #64]	; (8002674 <z_tick_sleep+0x88>)
 8002632:	68b8      	ldr	r0, [r7, #8]
 8002634:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
 8002636:	f7ff ff27 	bl	8002488 <unready_thread>
	z_add_thread_timeout(_current, timeout);
 800263a:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
 800263c:	462a      	mov	r2, r5
 800263e:	490e      	ldr	r1, [pc, #56]	; (8002678 <z_tick_sleep+0x8c>)
 8002640:	4633      	mov	r3, r6
 8002642:	3018      	adds	r0, #24
 8002644:	f000 f8fa 	bl	800283c <z_add_timeout>
	z_mark_thread_as_suspended(_current);
 8002648:	68ba      	ldr	r2, [r7, #8]
 800264a:	4640      	mov	r0, r8
 800264c:	7b53      	ldrb	r3, [r2, #13]
 800264e:	f043 0310 	orr.w	r3, r3, #16
 8002652:	7353      	strb	r3, [r2, #13]
 8002654:	f7fe fc26 	bl	8000ea4 <arch_swap>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
 8002658:	f000 fe39 	bl	80032ce <sys_clock_tick_get_32>
 800265c:	1a20      	subs	r0, r4, r0
 800265e:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
 8002662:	2801      	cmp	r0, #1
 8002664:	f173 0300 	sbcs.w	r3, r3, #0
 8002668:	dbc9      	blt.n	80025fe <z_tick_sleep+0x12>
}
 800266a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800266e:	bf00      	nop
 8002670:	20020310 	.word	0x20020310
 8002674:	20020334 	.word	0x20020334
 8002678:	0800322b 	.word	0x0800322b

0800267c <z_impl_k_sleep>:
	__ASSERT(!arch_is_in_isr(), "");

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
 800267c:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
 8002680:	bf08      	it	eq
 8002682:	f1b0 3fff 	cmpeq.w	r0, #4294967295	; 0xffffffff
{
 8002686:	b508      	push	{r3, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
 8002688:	d106      	bne.n	8002698 <z_impl_k_sleep+0x1c>
		k_thread_suspend(_current);
 800268a:	4b07      	ldr	r3, [pc, #28]	; (80026a8 <z_impl_k_sleep+0x2c>)
 800268c:	6898      	ldr	r0, [r3, #8]
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_THREAD_SUSPEND);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_thread_suspend(thread);
 800268e:	f7ff ff13 	bl	80024b8 <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
 8002692:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
 8002696:	bd08      	pop	{r3, pc}
	ticks = z_tick_sleep(ticks);
 8002698:	f7ff ffa8 	bl	80025ec <z_tick_sleep>
			return t / ((uint64_t)from_hz / to_hz);
 800269c:	220a      	movs	r2, #10
 800269e:	2300      	movs	r3, #0
 80026a0:	17c1      	asrs	r1, r0, #31
 80026a2:	f7fd fda9 	bl	80001f8 <__aeabi_uldivmod>
	return ret;
 80026a6:	e7f6      	b.n	8002696 <z_impl_k_sleep+0x1a>
 80026a8:	20020310 	.word	0x20020310

080026ac <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
 80026ac:	4b01      	ldr	r3, [pc, #4]	; (80026b4 <z_impl_z_current_get+0x8>)
 80026ae:	6898      	ldr	r0, [r3, #8]
 80026b0:	4770      	bx	lr
 80026b2:	bf00      	nop
 80026b4:	20020310 	.word	0x20020310

080026b8 <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
 80026b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80026bc:	4604      	mov	r4, r0
 80026be:	f04f 0310 	mov.w	r3, #16
 80026c2:	f3ef 8611 	mrs	r6, BASEPRI
 80026c6:	f383 8812 	msr	BASEPRI_MAX, r3
 80026ca:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
 80026ce:	7b43      	ldrb	r3, [r0, #13]
 80026d0:	071a      	lsls	r2, r3, #28
 80026d2:	d505      	bpl.n	80026e0 <z_thread_abort+0x28>
	__asm__ volatile(
 80026d4:	f386 8811 	msr	BASEPRI, r6
 80026d8:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
 80026dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		thread->base.thread_state &= ~_THREAD_ABORTING;
 80026e0:	f023 0220 	bic.w	r2, r3, #32
 80026e4:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
 80026e8:	09d2      	lsrs	r2, r2, #7
 80026ea:	d120      	bne.n	800272e <z_thread_abort+0x76>
		thread->base.thread_state &= ~_THREAD_ABORTING;
 80026ec:	7341      	strb	r1, [r0, #13]
		if (thread->base.pended_on != NULL) {
 80026ee:	68a3      	ldr	r3, [r4, #8]
 80026f0:	b113      	cbz	r3, 80026f8 <z_thread_abort+0x40>
			unpend_thread_no_timeout(thread);
 80026f2:	4620      	mov	r0, r4
 80026f4:	f000 fd63 	bl	80031be <unpend_thread_no_timeout>
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
 80026f8:	f104 0758 	add.w	r7, r4, #88	; 0x58
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
 80026fc:	f04f 0800 	mov.w	r8, #0
	return z_abort_timeout(&thread->base.timeout);
 8002700:	f104 0018 	add.w	r0, r4, #24
 8002704:	f000 fdb3 	bl	800326e <z_abort_timeout>
	return list->head == list;
 8002708:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800270a:	42bd      	cmp	r5, r7
 800270c:	d000      	beq.n	8002710 <z_thread_abort+0x58>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
 800270e:	b9b5      	cbnz	r5, 800273e <z_thread_abort+0x86>
		update_cache(1);
 8002710:	2001      	movs	r0, #1
 8002712:	f7ff fdc9 	bl	80022a8 <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
 8002716:	4b10      	ldr	r3, [pc, #64]	; (8002758 <z_thread_abort+0xa0>)
 8002718:	689b      	ldr	r3, [r3, #8]
 800271a:	42a3      	cmp	r3, r4
 800271c:	d1da      	bne.n	80026d4 <z_thread_abort+0x1c>
 800271e:	f3ef 8305 	mrs	r3, IPSR
 8002722:	2b00      	cmp	r3, #0
 8002724:	d1d6      	bne.n	80026d4 <z_thread_abort+0x1c>
 8002726:	4630      	mov	r0, r6
 8002728:	f7fe fbbc 	bl	8000ea4 <arch_swap>
	return ret;
 800272c:	e7d2      	b.n	80026d4 <z_thread_abort+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
 800272e:	f003 035f 	and.w	r3, r3, #95	; 0x5f
 8002732:	f043 0308 	orr.w	r3, r3, #8
 8002736:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
 8002738:	f000 fd39 	bl	80031ae <sys_dlist_remove>
}
 800273c:	e7d7      	b.n	80026ee <z_thread_abort+0x36>
		unpend_thread_no_timeout(thread);
 800273e:	4628      	mov	r0, r5
 8002740:	f000 fd3d 	bl	80031be <unpend_thread_no_timeout>
 8002744:	f105 0018 	add.w	r0, r5, #24
 8002748:	f000 fd91 	bl	800326e <z_abort_timeout>
		ready_thread(thread);
 800274c:	4628      	mov	r0, r5
 800274e:	f8c5 8078 	str.w	r8, [r5, #120]	; 0x78
 8002752:	f7ff fe45 	bl	80023e0 <ready_thread>
 8002756:	e7d7      	b.n	8002708 <z_thread_abort+0x50>
 8002758:	20020310 	.word	0x20020310

0800275c <z_data_copy>:
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
		       __data_region_end - __data_region_start);
 800275c:	4809      	ldr	r0, [pc, #36]	; (8002784 <z_data_copy+0x28>)
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
 800275e:	4a0a      	ldr	r2, [pc, #40]	; (8002788 <z_data_copy+0x2c>)
 8002760:	490a      	ldr	r1, [pc, #40]	; (800278c <z_data_copy+0x30>)
 8002762:	1a12      	subs	r2, r2, r0
{
 8002764:	b508      	push	{r3, lr}
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
 8002766:	f000 fd14 	bl	8003192 <z_early_memcpy>
#ifdef CONFIG_ARCH_HAS_RAMFUNC_SUPPORT
	z_early_memcpy(&__ramfunc_start, &__ramfunc_load_start,
 800276a:	4a09      	ldr	r2, [pc, #36]	; (8002790 <z_data_copy+0x34>)
 800276c:	4909      	ldr	r1, [pc, #36]	; (8002794 <z_data_copy+0x38>)
 800276e:	480a      	ldr	r0, [pc, #40]	; (8002798 <z_data_copy+0x3c>)
 8002770:	f000 fd0f 	bl	8003192 <z_early_memcpy>
	z_early_memcpy(&__itcm_start, &__itcm_load_start,
		       (uintptr_t) &__itcm_size);
#endif
#if DT_NODE_HAS_STATUS(DT_CHOSEN(zephyr_dtcm), okay)
	z_early_memcpy(&__dtcm_data_start, &__dtcm_data_load_start,
		       __dtcm_data_end - __dtcm_data_start);
 8002774:	4809      	ldr	r0, [pc, #36]	; (800279c <z_data_copy+0x40>)
	z_early_memcpy(&__dtcm_data_start, &__dtcm_data_load_start,
 8002776:	4a0a      	ldr	r2, [pc, #40]	; (80027a0 <z_data_copy+0x44>)
 8002778:	490a      	ldr	r1, [pc, #40]	; (80027a4 <z_data_copy+0x48>)
 800277a:	1a12      	subs	r2, r2, r0
#else
	z_early_memcpy(&_app_smem_start, &_app_smem_rom_start,
		       _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
 800277c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_early_memcpy(&__dtcm_data_start, &__dtcm_data_load_start,
 8002780:	f000 bd07 	b.w	8003192 <z_early_memcpy>
 8002784:	20020000 	.word	0x20020000
 8002788:	20020078 	.word	0x20020078
 800278c:	08003c00 	.word	0x08003c00
 8002790:	00000000 	.word	0x00000000
 8002794:	08003c00 	.word	0x08003c00
 8002798:	20020000 	.word	0x20020000
 800279c:	20000000 	.word	0x20000000
 80027a0:	20000000 	.word	0x20000000
 80027a4:	08003c78 	.word	0x08003c78

080027a8 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
 80027a8:	4b03      	ldr	r3, [pc, #12]	; (80027b8 <elapsed+0x10>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	b90b      	cbnz	r3, 80027b2 <elapsed+0xa>
 80027ae:	f7ff ba3d 	b.w	8001c2c <sys_clock_elapsed>
}
 80027b2:	2000      	movs	r0, #0
 80027b4:	4770      	bx	lr
 80027b6:	bf00      	nop
 80027b8:	20020340 	.word	0x20020340

080027bc <next_timeout>:
	return list->head == list;
 80027bc:	4b10      	ldr	r3, [pc, #64]	; (8002800 <next_timeout+0x44>)

static int32_t next_timeout(void)
{
 80027be:	b510      	push	{r4, lr}
 80027c0:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 80027c2:	429c      	cmp	r4, r3
 80027c4:	bf08      	it	eq
 80027c6:	2400      	moveq	r4, #0
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
 80027c8:	f7ff ffee 	bl	80027a8 <elapsed>
	int32_t ret;

	if ((to == NULL) ||
 80027cc:	b1a4      	cbz	r4, 80027f8 <next_timeout+0x3c>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
 80027ce:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 80027d2:	1a1b      	subs	r3, r3, r0
 80027d4:	eb62 70e0 	sbc.w	r0, r2, r0, asr #31
	if ((to == NULL) ||
 80027d8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80027dc:	f170 0200 	sbcs.w	r2, r0, #0
 80027e0:	da0a      	bge.n	80027f8 <next_timeout+0x3c>
		ret = MAX_WAIT;
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
 80027e2:	2800      	cmp	r0, #0
 80027e4:	bfac      	ite	ge
 80027e6:	4618      	movge	r0, r3
 80027e8:	2000      	movlt	r0, #0
	}

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
 80027ea:	4b06      	ldr	r3, [pc, #24]	; (8002804 <next_timeout+0x48>)
 80027ec:	691b      	ldr	r3, [r3, #16]
 80027ee:	b113      	cbz	r3, 80027f6 <next_timeout+0x3a>
 80027f0:	4298      	cmp	r0, r3
 80027f2:	bfa8      	it	ge
 80027f4:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
 80027f6:	bd10      	pop	{r4, pc}
		ret = MAX_WAIT;
 80027f8:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 80027fc:	e7f5      	b.n	80027ea <next_timeout+0x2e>
 80027fe:	bf00      	nop
 8002800:	20020034 	.word	0x20020034
 8002804:	20020310 	.word	0x20020310

08002808 <remove_timeout>:
	return (node == list->tail) ? NULL : node->next;
 8002808:	6803      	ldr	r3, [r0, #0]
{
 800280a:	b530      	push	{r4, r5, lr}
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 800280c:	b168      	cbz	r0, 800282a <remove_timeout+0x22>
	return (node == list->tail) ? NULL : node->next;
 800280e:	4a0a      	ldr	r2, [pc, #40]	; (8002838 <remove_timeout+0x30>)
 8002810:	6852      	ldr	r2, [r2, #4]
 8002812:	4290      	cmp	r0, r2
 8002814:	d009      	beq.n	800282a <remove_timeout+0x22>
	if (next(t) != NULL) {
 8002816:	b143      	cbz	r3, 800282a <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
 8002818:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
 800281c:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
 8002820:	1912      	adds	r2, r2, r4
 8002822:	eb41 0105 	adc.w	r1, r1, r5
 8002826:	e9c3 2104 	strd	r2, r1, [r3, #16]
 * @param node the node to remove
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
 800282a:	6842      	ldr	r2, [r0, #4]
	sys_dnode_t *const next = node->next;

	prev->next = next;
 800282c:	6013      	str	r3, [r2, #0]
	next->prev = prev;
 800282e:	605a      	str	r2, [r3, #4]
	node->next = NULL;
 8002830:	2300      	movs	r3, #0
	node->prev = NULL;
 8002832:	e9c0 3300 	strd	r3, r3, [r0]
}
 8002836:	bd30      	pop	{r4, r5, pc}
 8002838:	20020034 	.word	0x20020034

0800283c <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
 800283c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002840:	bf08      	it	eq
 8002842:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
{
 8002846:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002848:	4604      	mov	r4, r0
 800284a:	461f      	mov	r7, r3
 800284c:	4615      	mov	r5, r2
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
 800284e:	d067      	beq.n	8002920 <z_add_timeout+0xe4>
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
 8002850:	6081      	str	r1, [r0, #8]
	__asm__ volatile(
 8002852:	f04f 0310 	mov.w	r3, #16
 8002856:	f3ef 8611 	mrs	r6, BASEPRI
 800285a:	f383 8812 	msr	BASEPRI_MAX, r3
 800285e:	f3bf 8f6f 	isb	sy

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
		    Z_TICK_ABS(timeout.ticks) >= 0) {
 8002862:	f06f 0201 	mvn.w	r2, #1
 8002866:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800286a:	1b53      	subs	r3, r2, r5
 800286c:	eb6c 0307 	sbc.w	r3, ip, r7
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
 8002870:	2b00      	cmp	r3, #0
 8002872:	db1b      	blt.n	80028ac <z_add_timeout+0x70>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
 8002874:	4b2b      	ldr	r3, [pc, #172]	; (8002924 <z_add_timeout+0xe8>)
 8002876:	e9d3 1300 	ldrd	r1, r3, [r3]
 800287a:	1a52      	subs	r2, r2, r1
 800287c:	eb6c 0303 	sbc.w	r3, ip, r3
 8002880:	1b55      	subs	r5, r2, r5

			to->dticks = MAX(1, ticks);
 8002882:	eb63 0307 	sbc.w	r3, r3, r7
 8002886:	2d01      	cmp	r5, #1
 8002888:	f173 0200 	sbcs.w	r2, r3, #0
 800288c:	bfbc      	itt	lt
 800288e:	2501      	movlt	r5, #1
 8002890:	2300      	movlt	r3, #0
 8002892:	e9c0 5304 	strd	r5, r3, [r0, #16]
	return list->head == list;
 8002896:	4824      	ldr	r0, [pc, #144]	; (8002928 <z_add_timeout+0xec>)
	sys_dnode_t *const tail = list->tail;
 8002898:	e9d0 3c00 	ldrd	r3, ip, [r0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800289c:	4283      	cmp	r3, r0
 800289e:	d118      	bne.n	80028d2 <z_add_timeout+0x96>
	node->prev = tail;
 80028a0:	e9c4 0c00 	strd	r0, ip, [r4]
	tail->next = node;
 80028a4:	f8cc 4000 	str.w	r4, [ip]
	list->tail = node;
 80028a8:	6044      	str	r4, [r0, #4]
}
 80028aa:	e026      	b.n	80028fa <z_add_timeout+0xbe>
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
 80028ac:	f7ff ff7c 	bl	80027a8 <elapsed>
 80028b0:	3501      	adds	r5, #1
 80028b2:	f147 0700 	adc.w	r7, r7, #0
 80028b6:	182d      	adds	r5, r5, r0
 80028b8:	eb47 77e0 	adc.w	r7, r7, r0, asr #31
 80028bc:	e9c4 5704 	strd	r5, r7, [r4, #16]
 80028c0:	e7e9      	b.n	8002896 <z_add_timeout+0x5a>
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
				sys_dlist_insert(&t->node, &to->node);
				break;
			}
			to->dticks -= t->dticks;
 80028c2:	1a52      	subs	r2, r2, r1
 80028c4:	eb65 0507 	sbc.w	r5, r5, r7
	return (node == list->tail) ? NULL : node->next;
 80028c8:	459c      	cmp	ip, r3
 80028ca:	e9c4 2504 	strd	r2, r5, [r4, #16]
 80028ce:	d0e7      	beq.n	80028a0 <z_add_timeout+0x64>
 80028d0:	681b      	ldr	r3, [r3, #0]
		for (t = first(); t != NULL; t = next(t)) {
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d0e4      	beq.n	80028a0 <z_add_timeout+0x64>
			if (t->dticks > to->dticks) {
 80028d6:	e9d3 1704 	ldrd	r1, r7, [r3, #16]
 80028da:	e9d4 2504 	ldrd	r2, r5, [r4, #16]
 80028de:	428a      	cmp	r2, r1
 80028e0:	eb75 0e07 	sbcs.w	lr, r5, r7
 80028e4:	daed      	bge.n	80028c2 <z_add_timeout+0x86>
				t->dticks -= to->dticks;
 80028e6:	1a8a      	subs	r2, r1, r2
 80028e8:	eb67 0505 	sbc.w	r5, r7, r5
 80028ec:	e9c3 2504 	strd	r2, r5, [r3, #16]
	sys_dnode_t *const prev = successor->prev;
 80028f0:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
 80028f2:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
 80028f6:	6014      	str	r4, [r2, #0]
	successor->prev = node;
 80028f8:	605c      	str	r4, [r3, #4]
	return list->head == list;
 80028fa:	6803      	ldr	r3, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 80028fc:	4283      	cmp	r3, r0
 80028fe:	d00b      	beq.n	8002918 <z_add_timeout+0xdc>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
 8002900:	429c      	cmp	r4, r3
 8002902:	d109      	bne.n	8002918 <z_add_timeout+0xdc>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
 8002904:	f7ff ff5a 	bl	80027bc <next_timeout>

			if (next_time == 0 ||
 8002908:	b118      	cbz	r0, 8002912 <z_add_timeout+0xd6>
			    _current_cpu->slice_ticks != next_time) {
 800290a:	4b08      	ldr	r3, [pc, #32]	; (800292c <z_add_timeout+0xf0>)
			if (next_time == 0 ||
 800290c:	691b      	ldr	r3, [r3, #16]
 800290e:	4283      	cmp	r3, r0
 8002910:	d002      	beq.n	8002918 <z_add_timeout+0xdc>
				sys_clock_set_timeout(next_time, false);
 8002912:	2100      	movs	r1, #0
 8002914:	f7ff f91a 	bl	8001b4c <sys_clock_set_timeout>
	__asm__ volatile(
 8002918:	f386 8811 	msr	BASEPRI, r6
 800291c:	f3bf 8f6f 	isb	sy
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
 8002920:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002922:	bf00      	nop
 8002924:	20020178 	.word	0x20020178
 8002928:	20020034 	.word	0x20020034
 800292c:	20020310 	.word	0x20020310

08002930 <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
 8002930:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002934:	4605      	mov	r5, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
 8002936:	f7ff fd11 	bl	800235c <z_time_slice>
	__asm__ volatile(
 800293a:	f04f 0310 	mov.w	r3, #16
 800293e:	f3ef 8411 	mrs	r4, BASEPRI
 8002942:	f383 8812 	msr	BASEPRI_MAX, r3
 8002946:	f3bf 8f6f 	isb	sy
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
 800294a:	4e24      	ldr	r6, [pc, #144]	; (80029dc <sys_clock_announce+0xac>)
	return list->head == list;
 800294c:	f8df 8090 	ldr.w	r8, [pc, #144]	; 80029e0 <sys_clock_announce+0xb0>
 8002950:	6035      	str	r5, [r6, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
 8002952:	4d24      	ldr	r5, [pc, #144]	; (80029e4 <sys_clock_announce+0xb4>)
 8002954:	f8d8 0000 	ldr.w	r0, [r8]
	while (first() != NULL && first()->dticks <= announce_remaining) {
 8002958:	6832      	ldr	r2, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800295a:	4540      	cmp	r0, r8
 800295c:	ea4f 77e2 	mov.w	r7, r2, asr #31
		curr_tick += dt;
 8002960:	e9d5 1e00 	ldrd	r1, lr, [r5]
 8002964:	d00b      	beq.n	800297e <sys_clock_announce+0x4e>
	while (first() != NULL && first()->dticks <= announce_remaining) {
 8002966:	b150      	cbz	r0, 800297e <sys_clock_announce+0x4e>
 8002968:	e9d0 3c04 	ldrd	r3, ip, [r0, #16]
 800296c:	429a      	cmp	r2, r3
 800296e:	eb77 090c 	sbcs.w	r9, r7, ip
 8002972:	da16      	bge.n	80029a2 <sys_clock_announce+0x72>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
 8002974:	1a9b      	subs	r3, r3, r2
 8002976:	eb6c 0c07 	sbc.w	ip, ip, r7
 800297a:	e9c0 3c04 	strd	r3, ip, [r0, #16]
	}

	curr_tick += announce_remaining;
 800297e:	1852      	adds	r2, r2, r1
 8002980:	eb4e 0707 	adc.w	r7, lr, r7
 8002984:	e9c5 2700 	strd	r2, r7, [r5]
	announce_remaining = 0;
 8002988:	2500      	movs	r5, #0
 800298a:	6035      	str	r5, [r6, #0]

	sys_clock_set_timeout(next_timeout(), false);
 800298c:	f7ff ff16 	bl	80027bc <next_timeout>
 8002990:	4629      	mov	r1, r5
 8002992:	f7ff f8db 	bl	8001b4c <sys_clock_set_timeout>
	__asm__ volatile(
 8002996:	f384 8811 	msr	BASEPRI, r4
 800299a:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
 800299e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		curr_tick += dt;
 80029a2:	1859      	adds	r1, r3, r1
 80029a4:	eb4e 77e3 	adc.w	r7, lr, r3, asr #31
		announce_remaining -= dt;
 80029a8:	1ad3      	subs	r3, r2, r3
		t->dticks = 0;
 80029aa:	2200      	movs	r2, #0
		announce_remaining -= dt;
 80029ac:	6033      	str	r3, [r6, #0]
		t->dticks = 0;
 80029ae:	2300      	movs	r3, #0
 80029b0:	e9c0 2304 	strd	r2, r3, [r0, #16]
		curr_tick += dt;
 80029b4:	e9c5 1700 	strd	r1, r7, [r5]
		remove_timeout(t);
 80029b8:	f7ff ff26 	bl	8002808 <remove_timeout>
 80029bc:	f384 8811 	msr	BASEPRI, r4
 80029c0:	f3bf 8f6f 	isb	sy
		t->fn(t);
 80029c4:	6883      	ldr	r3, [r0, #8]
 80029c6:	4798      	blx	r3
	__asm__ volatile(
 80029c8:	f04f 0310 	mov.w	r3, #16
 80029cc:	f3ef 8411 	mrs	r4, BASEPRI
 80029d0:	f383 8812 	msr	BASEPRI_MAX, r3
 80029d4:	f3bf 8f6f 	isb	sy
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
 80029d8:	e7bc      	b.n	8002954 <sys_clock_announce+0x24>
 80029da:	bf00      	nop
 80029dc:	20020340 	.word	0x20020340
 80029e0:	20020034 	.word	0x20020034
 80029e4:	20020178 	.word	0x20020178

080029e8 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
 80029e8:	b510      	push	{r4, lr}
 80029ea:	f04f 0310 	mov.w	r3, #16
 80029ee:	f3ef 8411 	mrs	r4, BASEPRI
 80029f2:	f383 8812 	msr	BASEPRI_MAX, r3
 80029f6:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + sys_clock_elapsed();
 80029fa:	f7ff f917 	bl	8001c2c <sys_clock_elapsed>
 80029fe:	4a05      	ldr	r2, [pc, #20]	; (8002a14 <sys_clock_tick_get+0x2c>)
 8002a00:	e9d2 3100 	ldrd	r3, r1, [r2]
 8002a04:	18c0      	adds	r0, r0, r3
 8002a06:	f141 0100 	adc.w	r1, r1, #0
	__asm__ volatile(
 8002a0a:	f384 8811 	msr	BASEPRI, r4
 8002a0e:	f3bf 8f6f 	isb	sy
	}
	return t;
}
 8002a12:	bd10      	pop	{r4, pc}
 8002a14:	20020178 	.word	0x20020178

08002a18 <boot_banner>:
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
 8002a18:	4a02      	ldr	r2, [pc, #8]	; (8002a24 <boot_banner+0xc>)
 8002a1a:	4903      	ldr	r1, [pc, #12]	; (8002a28 <boot_banner+0x10>)
 8002a1c:	4803      	ldr	r0, [pc, #12]	; (8002a2c <boot_banner+0x14>)
 8002a1e:	f000 b847 	b.w	8002ab0 <printk>
 8002a22:	bf00      	nop
 8002a24:	08003bfe 	.word	0x08003bfe
 8002a28:	08003bb7 	.word	0x08003bb7
 8002a2c:	08003bd8 	.word	0x08003bd8

08002a30 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
 8002a30:	4770      	bx	lr

08002a32 <gpio_pin_set_dt>:
 * @param spec GPIO specification from devicetree
 * @param value Value assigned to the pin.
 * @return a value from gpio_pin_set()
 */
static inline int gpio_pin_set_dt(const struct gpio_dt_spec *spec, int value)
{
 8002a32:	4603      	mov	r3, r0
 8002a34:	460a      	mov	r2, r1
	return gpio_pin_set(spec->port, spec->pin, value);
 8002a36:	6800      	ldr	r0, [r0, #0]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
 8002a38:	7919      	ldrb	r1, [r3, #4]
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	fa03 f101 	lsl.w	r1, r3, r1
 8002a40:	6903      	ldr	r3, [r0, #16]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4219      	tst	r1, r3
		value = (value != 0) ? 0 : 1;
 8002a46:	bf18      	it	ne
 8002a48:	f082 0201 	eorne.w	r2, r2, #1
	if (value != 0)	{
 8002a4c:	b112      	cbz	r2, 8002a54 <gpio_pin_set_dt+0x22>
	return api->port_set_bits_raw(port, pins);
 8002a4e:	6883      	ldr	r3, [r0, #8]
 8002a50:	68db      	ldr	r3, [r3, #12]
	return api->port_clear_bits_raw(port, pins);
 8002a52:	4718      	bx	r3
 8002a54:	6883      	ldr	r3, [r0, #8]
 8002a56:	691b      	ldr	r3, [r3, #16]
 8002a58:	e7fb      	b.n	8002a52 <gpio_pin_set_dt+0x20>

08002a5a <gpio_pin_toggle_dt>:
 *
 * @param spec GPIO specification from devicetree
 * @return a value from gpio_pin_toggle()
 */
static inline int gpio_pin_toggle_dt(const struct gpio_dt_spec *spec)
{
 8002a5a:	4603      	mov	r3, r0
	return gpio_port_toggle_bits(port, (gpio_port_pins_t)BIT(pin));
 8002a5c:	2101      	movs	r1, #1
	return gpio_pin_toggle(spec->port, spec->pin);
 8002a5e:	6800      	ldr	r0, [r0, #0]
	return gpio_port_toggle_bits(port, (gpio_port_pins_t)BIT(pin));
 8002a60:	791b      	ldrb	r3, [r3, #4]
 8002a62:	4099      	lsls	r1, r3
	return api->port_toggle_bits(port, pins);
 8002a64:	6883      	ldr	r3, [r0, #8]
 8002a66:	695b      	ldr	r3, [r3, #20]
 8002a68:	4718      	bx	r3

08002a6a <gpio_pin_configure_dt.constprop.0>:
static inline int gpio_pin_configure_dt(const struct gpio_dt_spec *spec,
 8002a6a:	4603      	mov	r3, r0
	return gpio_pin_configure(spec->port,
 8002a6c:	6800      	ldr	r0, [r0, #0]
static inline int gpio_pin_configure_dt(const struct gpio_dt_spec *spec,
 8002a6e:	b4f0      	push	{r4, r5, r6, r7}
	return gpio_pin_configure(spec->port,
 8002a70:	7919      	ldrb	r1, [r3, #4]
				  spec->dt_flags | extra_flags);
 8002a72:	88db      	ldrh	r3, [r3, #6]
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
 8002a74:	07da      	lsls	r2, r3, #31
	struct gpio_driver_data *data =
 8002a76:	6906      	ldr	r6, [r0, #16]
		data->invert |= (gpio_port_pins_t)BIT(pin);
 8002a78:	f04f 0501 	mov.w	r5, #1
	const struct gpio_driver_api *api =
 8002a7c:	6887      	ldr	r7, [r0, #8]
	return gpio_pin_configure(spec->port,
 8002a7e:	bf54      	ite	pl
 8002a80:	f443 13d0 	orrpl.w	r3, r3, #1703936	; 0x1a0000
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
 8002a84:	f483 13b0 	eormi.w	r3, r3, #1441792	; 0x160000
		data->invert |= (gpio_port_pins_t)BIT(pin);
 8002a88:	6834      	ldr	r4, [r6, #0]
 8002a8a:	408d      	lsls	r5, r1
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
 8002a8c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
 8002a90:	07db      	lsls	r3, r3, #31
	return api->pin_configure(port, pin, flags);
 8002a92:	683b      	ldr	r3, [r7, #0]
		data->invert |= (gpio_port_pins_t)BIT(pin);
 8002a94:	bf4c      	ite	mi
 8002a96:	432c      	orrmi	r4, r5
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
 8002a98:	43ac      	bicpl	r4, r5
 8002a9a:	6034      	str	r4, [r6, #0]
}
 8002a9c:	bcf0      	pop	{r4, r5, r6, r7}
	return api->pin_configure(port, pin, flags);
 8002a9e:	4718      	bx	r3

08002aa0 <main>:
#include "gpio_user.h"

void main(void)
{
 8002aa0:	b508      	push	{r3, lr}
	hardware_config();
 8002aa2:	f7fd fd17 	bl	80004d4 <hardware_config>
	while (1) {
		app();
 8002aa6:	f7fd fd43 	bl	8000530 <app>
	while (1) {
 8002aaa:	e7fc      	b.n	8002aa6 <main+0x6>

08002aac <arch_printk_char_out>:
}
 8002aac:	2000      	movs	r0, #0
 8002aae:	4770      	bx	lr

08002ab0 <printk>:
 *
 * @param fmt formatted string to output
 */

void printk(const char *fmt, ...)
{
 8002ab0:	b40f      	push	{r0, r1, r2, r3}
 8002ab2:	b507      	push	{r0, r1, r2, lr}
 8002ab4:	a904      	add	r1, sp, #16
 8002ab6:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
 8002aba:	9101      	str	r1, [sp, #4]

	vprintk(fmt, ap);
 8002abc:	f7fd fd5e 	bl	800057c <vprintk>

	va_end(ap);
}
 8002ac0:	b003      	add	sp, #12
 8002ac2:	f85d eb04 	ldr.w	lr, [sp], #4
 8002ac6:	b004      	add	sp, #16
 8002ac8:	4770      	bx	lr

08002aca <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
 8002aca:	4604      	mov	r4, r0
 8002acc:	4608      	mov	r0, r1
 8002ace:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
 8002ad0:	461a      	mov	r2, r3
{
 8002ad2:	b508      	push	{r3, lr}
	entry(p1, p2, p3);
 8002ad4:	47a0      	blx	r4
	return z_impl_z_current_get();
 8002ad6:	f7ff fde9 	bl	80026ac <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
 8002ada:	f7fe fbb7 	bl	800124c <z_impl_k_thread_abort>

08002ade <encode_uint>:
{
 8002ade:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ae2:	469a      	mov	sl, r3
	bool upcase = isupper((int)conv->specifier);
 8002ae4:	78d3      	ldrb	r3, [r2, #3]
{
 8002ae6:	4680      	mov	r8, r0
 8002ae8:	460f      	mov	r7, r1
	switch (specifier) {
 8002aea:	2b6f      	cmp	r3, #111	; 0x6f
{
 8002aec:	4615      	mov	r5, r2
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
 8002aee:	f1a3 0b41 	sub.w	fp, r3, #65	; 0x41
	switch (specifier) {
 8002af2:	d029      	beq.n	8002b48 <encode_uint+0x6a>
 8002af4:	d824      	bhi.n	8002b40 <encode_uint+0x62>
		return 16;
 8002af6:	2b58      	cmp	r3, #88	; 0x58
 8002af8:	bf14      	ite	ne
 8002afa:	260a      	movne	r6, #10
 8002afc:	2610      	moveq	r6, #16
	char *bp = bps + (bpe - bps);
 8002afe:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
		unsigned int lsv = (unsigned int)(value % radix);
 8002b02:	4632      	mov	r2, r6
 8002b04:	2300      	movs	r3, #0
 8002b06:	4640      	mov	r0, r8
 8002b08:	4639      	mov	r1, r7
 8002b0a:	f7fd fb75 	bl	80001f8 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
 8002b0e:	2a09      	cmp	r2, #9
 8002b10:	b2d4      	uxtb	r4, r2
 8002b12:	d81e      	bhi.n	8002b52 <encode_uint+0x74>
 8002b14:	3430      	adds	r4, #48	; 0x30
	} while ((value != 0) && (bps < bp));
 8002b16:	45b0      	cmp	r8, r6
		*--bp = (lsv <= 9) ? ('0' + lsv)
 8002b18:	b2e4      	uxtb	r4, r4
	} while ((value != 0) && (bps < bp));
 8002b1a:	f177 0300 	sbcs.w	r3, r7, #0
		*--bp = (lsv <= 9) ? ('0' + lsv)
 8002b1e:	f809 4d01 	strb.w	r4, [r9, #-1]!
	} while ((value != 0) && (bps < bp));
 8002b22:	d301      	bcc.n	8002b28 <encode_uint+0x4a>
 8002b24:	45d1      	cmp	r9, sl
 8002b26:	d811      	bhi.n	8002b4c <encode_uint+0x6e>
	if (conv->flag_hash) {
 8002b28:	782b      	ldrb	r3, [r5, #0]
 8002b2a:	069b      	lsls	r3, r3, #26
 8002b2c:	d505      	bpl.n	8002b3a <encode_uint+0x5c>
		if (radix == 8) {
 8002b2e:	2e08      	cmp	r6, #8
 8002b30:	d115      	bne.n	8002b5e <encode_uint+0x80>
			conv->altform_0 = true;
 8002b32:	78ab      	ldrb	r3, [r5, #2]
 8002b34:	f043 0308 	orr.w	r3, r3, #8
			conv->altform_0c = true;
 8002b38:	70ab      	strb	r3, [r5, #2]
}
 8002b3a:	4648      	mov	r0, r9
 8002b3c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
 8002b40:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 16;
 8002b44:	2b70      	cmp	r3, #112	; 0x70
 8002b46:	e7d7      	b.n	8002af8 <encode_uint+0x1a>
	switch (specifier) {
 8002b48:	2608      	movs	r6, #8
 8002b4a:	e7d8      	b.n	8002afe <encode_uint+0x20>
		value /= radix;
 8002b4c:	4680      	mov	r8, r0
 8002b4e:	460f      	mov	r7, r1
 8002b50:	e7d7      	b.n	8002b02 <encode_uint+0x24>
		*--bp = (lsv <= 9) ? ('0' + lsv)
 8002b52:	f1bb 0f19 	cmp.w	fp, #25
 8002b56:	bf94      	ite	ls
 8002b58:	3437      	addls	r4, #55	; 0x37
 8002b5a:	3457      	addhi	r4, #87	; 0x57
 8002b5c:	e7db      	b.n	8002b16 <encode_uint+0x38>
		} else if (radix == 16) {
 8002b5e:	2e10      	cmp	r6, #16
 8002b60:	d1eb      	bne.n	8002b3a <encode_uint+0x5c>
			conv->altform_0c = true;
 8002b62:	78ab      	ldrb	r3, [r5, #2]
 8002b64:	f043 0310 	orr.w	r3, r3, #16
 8002b68:	e7e6      	b.n	8002b38 <encode_uint+0x5a>

08002b6a <outs>:
{
 8002b6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002b6e:	4607      	mov	r7, r0
 8002b70:	4688      	mov	r8, r1
 8002b72:	4615      	mov	r5, r2
 8002b74:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
 8002b76:	4614      	mov	r4, r2
 8002b78:	42b4      	cmp	r4, r6
 8002b7a:	eba4 0005 	sub.w	r0, r4, r5
 8002b7e:	d302      	bcc.n	8002b86 <outs+0x1c>
 8002b80:	b93e      	cbnz	r6, 8002b92 <outs+0x28>
 8002b82:	7823      	ldrb	r3, [r4, #0]
 8002b84:	b12b      	cbz	r3, 8002b92 <outs+0x28>
		int rc = out((int)*sp++, ctx);
 8002b86:	4641      	mov	r1, r8
 8002b88:	f814 0b01 	ldrb.w	r0, [r4], #1
 8002b8c:	47b8      	blx	r7
		if (rc < 0) {
 8002b8e:	2800      	cmp	r0, #0
 8002b90:	daf2      	bge.n	8002b78 <outs+0xe>
}
 8002b92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002b96 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_DISASSEMBLY, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
 8002b96:	4770      	bx	lr

08002b98 <st_stm32_common_config>:
#endif /* CONFIG_SOC_SERIES_STM32H7X || CONFIG_SOC_SERIES_STM32MP1X */

#endif /* CONFIG_USE_SEGGER_RTT */

	return 0;
}
 8002b98:	2000      	movs	r0, #0
 8002b9a:	4770      	bx	lr

08002b9c <z_arm_fatal_error>:
{

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
 8002b9c:	f000 badc 	b.w	8003158 <z_fatal_error>

08002ba0 <z_do_kernel_oops>:
 *   fault handler will executed instead of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
 8002ba0:	4601      	mov	r1, r0
	z_fatal_error(reason, esf);
 8002ba2:	6800      	ldr	r0, [r0, #0]
 8002ba4:	f000 bad8 	b.w	8003158 <z_fatal_error>

08002ba8 <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
 8002ba8:	2100      	movs	r1, #0
 8002baa:	2001      	movs	r0, #1
 8002bac:	f7ff bff6 	b.w	8002b9c <z_arm_fatal_error>

08002bb0 <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
 8002bb0:	b508      	push	{r3, lr}
	handler();
 8002bb2:	f7fe f94f 	bl	8000e54 <z_SysNmiOnReset>
	z_arm_int_exit();
}
 8002bb6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
 8002bba:	f7fe ba1d 	b.w	8000ff8 <z_arm_exc_exit>

08002bbe <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
 8002bbe:	4603      	mov	r3, r0
	size_t n = 0;
 8002bc0:	2000      	movs	r0, #0

	while (*s != '\0') {
 8002bc2:	5c1a      	ldrb	r2, [r3, r0]
 8002bc4:	b902      	cbnz	r2, 8002bc8 <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
 8002bc6:	4770      	bx	lr
		n++;
 8002bc8:	3001      	adds	r0, #1
 8002bca:	e7fa      	b.n	8002bc2 <strlen+0x4>

08002bcc <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
 8002bcc:	4603      	mov	r3, r0
	size_t n = 0;
 8002bce:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
 8002bd0:	5c1a      	ldrb	r2, [r3, r0]
 8002bd2:	b10a      	cbz	r2, 8002bd8 <strnlen+0xc>
 8002bd4:	4288      	cmp	r0, r1
 8002bd6:	d100      	bne.n	8002bda <strnlen+0xe>
		s++;
		n++;
	}

	return n;
}
 8002bd8:	4770      	bx	lr
		n++;
 8002bda:	3001      	adds	r0, #1
 8002bdc:	e7f8      	b.n	8002bd0 <strnlen+0x4>

08002bde <memcpy>:
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
 8002bde:	1e43      	subs	r3, r0, #1
 8002be0:	440a      	add	r2, r1
{
 8002be2:	b510      	push	{r4, lr}
	while (n > 0) {
 8002be4:	4291      	cmp	r1, r2
 8002be6:	d100      	bne.n	8002bea <memcpy+0xc>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
 8002be8:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
 8002bea:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002bee:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
 8002bf2:	e7f7      	b.n	8002be4 <memcpy+0x6>

08002bf4 <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
 8002bf4:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
 8002bf6:	4402      	add	r2, r0
	unsigned char *d_byte = (unsigned char *)buf;
 8002bf8:	4603      	mov	r3, r0
	while (n > 0) {
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d100      	bne.n	8002c00 <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
 8002bfe:	4770      	bx	lr
		*(d_byte++) = c_byte;
 8002c00:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
 8002c04:	e7f9      	b.n	8002bfa <memset+0x6>

08002c06 <_stdout_hook_default>:
}
 8002c06:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002c0a:	4770      	bx	lr

08002c0c <stm32_exti_init>:
	defined(CONFIG_SOC_SERIES_STM32MP1X) || \
	defined(CONFIG_SOC_SERIES_STM32U5X) || \
	defined(CONFIG_SOC_SERIES_STM32WBX) || \
	defined(CONFIG_SOC_SERIES_STM32G4X) || \
	defined(CONFIG_SOC_SERIES_STM32WLX)
	IRQ_CONNECT(EXTI0_IRQn,
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	2006      	movs	r0, #6
{
 8002c10:	b508      	push	{r3, lr}
	IRQ_CONNECT(EXTI0_IRQn,
 8002c12:	4611      	mov	r1, r2
 8002c14:	f7fe f908 	bl	8000e28 <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_EXTI0_IRQ_PRI,
		__stm32_exti_isr_0, DEVICE_DT_GET(EXTI_NODE),
		0);
	IRQ_CONNECT(EXTI1_IRQn,
 8002c18:	2200      	movs	r2, #0
 8002c1a:	2007      	movs	r0, #7
 8002c1c:	4611      	mov	r1, r2
 8002c1e:	f7fe f903 	bl	8000e28 <z_arm_irq_priority_set>
	IRQ_CONNECT(EXTI2_TSC_IRQn,
		CONFIG_EXTI_STM32_EXTI2_IRQ_PRI,
		__stm32_exti_isr_2, DEVICE_DT_GET(EXTI_NODE),
		0);
#else
	IRQ_CONNECT(EXTI2_IRQn,
 8002c22:	2200      	movs	r2, #0
 8002c24:	2008      	movs	r0, #8
 8002c26:	4611      	mov	r1, r2
 8002c28:	f7fe f8fe 	bl	8000e28 <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_EXTI2_IRQ_PRI,
		__stm32_exti_isr_2, DEVICE_DT_GET(EXTI_NODE),
		0);
#endif /* CONFIG_SOC_SERIES_STM32F3X */
	IRQ_CONNECT(EXTI3_IRQn,
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	2009      	movs	r0, #9
 8002c30:	4611      	mov	r1, r2
 8002c32:	f7fe f8f9 	bl	8000e28 <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_EXTI3_IRQ_PRI,
		__stm32_exti_isr_3, DEVICE_DT_GET(EXTI_NODE),
		0);
	IRQ_CONNECT(EXTI4_IRQn,
 8002c36:	2200      	movs	r2, #0
 8002c38:	200a      	movs	r0, #10
 8002c3a:	4611      	mov	r1, r2
 8002c3c:	f7fe f8f4 	bl	8000e28 <z_arm_irq_priority_set>
		__stm32_exti_isr_4, DEVICE_DT_GET(EXTI_NODE),
		0);
#if !defined(CONFIG_SOC_SERIES_STM32MP1X) && \
	!defined(CONFIG_SOC_SERIES_STM32L5X) && \
	!defined(CONFIG_SOC_SERIES_STM32U5X)
	IRQ_CONNECT(EXTI9_5_IRQn,
 8002c40:	2200      	movs	r2, #0
 8002c42:	2017      	movs	r0, #23
 8002c44:	4611      	mov	r1, r2
 8002c46:	f7fe f8ef 	bl	8000e28 <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_EXTI9_5_IRQ_PRI,
		__stm32_exti_isr_9_5, DEVICE_DT_GET(EXTI_NODE),
		0);
	IRQ_CONNECT(EXTI15_10_IRQn,
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	2028      	movs	r0, #40	; 0x28
 8002c4e:	4611      	mov	r1, r2
 8002c50:	f7fe f8ea 	bl	8000e28 <z_arm_irq_priority_set>
#endif /* CONFIG_SOC_SERIES_STM32MP1X || CONFIG_SOC_SERIES_STM32L5X */

#if defined(CONFIG_SOC_SERIES_STM32F2X) || \
	defined(CONFIG_SOC_SERIES_STM32F4X) || \
	defined(CONFIG_SOC_SERIES_STM32F7X)
	IRQ_CONNECT(PVD_IRQn,
 8002c54:	2200      	movs	r2, #0
 8002c56:	2001      	movs	r0, #1
 8002c58:	4611      	mov	r1, r2
 8002c5a:	f7fe f8e5 	bl	8000e28 <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_PVD_IRQ_PRI,
		__stm32_exti_isr_16, DEVICE_DT_GET(EXTI_NODE),
		0);
#if !defined(CONFIG_SOC_STM32F410RX)
	IRQ_CONNECT(OTG_FS_WKUP_IRQn,
 8002c5e:	2200      	movs	r2, #0
 8002c60:	202a      	movs	r0, #42	; 0x2a
 8002c62:	4611      	mov	r1, r2
 8002c64:	f7fe f8e0 	bl	8000e28 <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_OTG_FS_WKUP_IRQ_PRI,
		__stm32_exti_isr_18, DEVICE_DT_GET(EXTI_NODE),
		0);
#endif
	IRQ_CONNECT(TAMP_STAMP_IRQn,
 8002c68:	2200      	movs	r2, #0
 8002c6a:	2002      	movs	r0, #2
 8002c6c:	4611      	mov	r1, r2
 8002c6e:	f7fe f8db 	bl	8000e28 <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_TAMP_STAMP_IRQ_PRI,
		__stm32_exti_isr_21, DEVICE_DT_GET(EXTI_NODE),
		0);
	IRQ_CONNECT(RTC_WKUP_IRQn,
 8002c72:	2200      	movs	r2, #0
 8002c74:	2003      	movs	r0, #3
 8002c76:	4611      	mov	r1, r2
 8002c78:	f7fe f8d6 	bl	8000e28 <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_RTC_WKUP_IRQ_PRI,
		__stm32_exti_isr_22, DEVICE_DT_GET(EXTI_NODE),
		0);
#endif
#if CONFIG_SOC_SERIES_STM32F7X
	IRQ_CONNECT(LPTIM1_IRQn,
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	205d      	movs	r0, #93	; 0x5d
 8002c80:	4611      	mov	r1, r2
 8002c82:	f7fe f8d1 	bl	8000e28 <z_arm_irq_priority_set>
}
 8002c86:	2000      	movs	r0, #0
 8002c88:	bd08      	pop	{r3, pc}

08002c8a <__stm32_exti_isr_23>:
	__stm32_exti_isr(23, 24, arg);
 8002c8a:	6902      	ldr	r2, [r0, #16]
 8002c8c:	2118      	movs	r1, #24
 8002c8e:	2017      	movs	r0, #23
 8002c90:	f7fe bbba 	b.w	8001408 <__stm32_exti_isr.isra.0>

08002c94 <__stm32_exti_isr_22>:
	__stm32_exti_isr(22, 23, arg);
 8002c94:	6902      	ldr	r2, [r0, #16]
 8002c96:	2117      	movs	r1, #23
 8002c98:	2016      	movs	r0, #22
 8002c9a:	f7fe bbb5 	b.w	8001408 <__stm32_exti_isr.isra.0>

08002c9e <__stm32_exti_isr_21>:
	__stm32_exti_isr(21, 22, arg);
 8002c9e:	6902      	ldr	r2, [r0, #16]
 8002ca0:	2116      	movs	r1, #22
 8002ca2:	2015      	movs	r0, #21
 8002ca4:	f7fe bbb0 	b.w	8001408 <__stm32_exti_isr.isra.0>

08002ca8 <__stm32_exti_isr_18>:
	__stm32_exti_isr(18, 19, arg);
 8002ca8:	6902      	ldr	r2, [r0, #16]
 8002caa:	2113      	movs	r1, #19
 8002cac:	2012      	movs	r0, #18
 8002cae:	f7fe bbab 	b.w	8001408 <__stm32_exti_isr.isra.0>

08002cb2 <__stm32_exti_isr_16>:
	__stm32_exti_isr(16, 17, arg);
 8002cb2:	6902      	ldr	r2, [r0, #16]
 8002cb4:	2111      	movs	r1, #17
 8002cb6:	2010      	movs	r0, #16
 8002cb8:	f7fe bba6 	b.w	8001408 <__stm32_exti_isr.isra.0>

08002cbc <__stm32_exti_isr_15_10>:
	__stm32_exti_isr(10, 16, arg);
 8002cbc:	6902      	ldr	r2, [r0, #16]
 8002cbe:	2110      	movs	r1, #16
 8002cc0:	200a      	movs	r0, #10
 8002cc2:	f7fe bba1 	b.w	8001408 <__stm32_exti_isr.isra.0>

08002cc6 <__stm32_exti_isr_9_5>:
	__stm32_exti_isr(5, 10, arg);
 8002cc6:	6902      	ldr	r2, [r0, #16]
 8002cc8:	210a      	movs	r1, #10
 8002cca:	2005      	movs	r0, #5
 8002ccc:	f7fe bb9c 	b.w	8001408 <__stm32_exti_isr.isra.0>

08002cd0 <__stm32_exti_isr_4>:
	__stm32_exti_isr(4, 5, arg);
 8002cd0:	6902      	ldr	r2, [r0, #16]
 8002cd2:	2105      	movs	r1, #5
 8002cd4:	2004      	movs	r0, #4
 8002cd6:	f7fe bb97 	b.w	8001408 <__stm32_exti_isr.isra.0>

08002cda <__stm32_exti_isr_3>:
	__stm32_exti_isr(3, 4, arg);
 8002cda:	6902      	ldr	r2, [r0, #16]
 8002cdc:	2104      	movs	r1, #4
 8002cde:	2003      	movs	r0, #3
 8002ce0:	f7fe bb92 	b.w	8001408 <__stm32_exti_isr.isra.0>

08002ce4 <__stm32_exti_isr_2>:
	__stm32_exti_isr(2, 3, arg);
 8002ce4:	6902      	ldr	r2, [r0, #16]
 8002ce6:	2103      	movs	r1, #3
 8002ce8:	2002      	movs	r0, #2
 8002cea:	f7fe bb8d 	b.w	8001408 <__stm32_exti_isr.isra.0>

08002cee <__stm32_exti_isr_1>:
	__stm32_exti_isr(1, 2, arg);
 8002cee:	6902      	ldr	r2, [r0, #16]
 8002cf0:	2102      	movs	r1, #2
 8002cf2:	2001      	movs	r0, #1
 8002cf4:	f7fe bb88 	b.w	8001408 <__stm32_exti_isr.isra.0>

08002cf8 <__stm32_exti_isr_0>:
	__stm32_exti_isr(0, 1, arg);
 8002cf8:	6902      	ldr	r2, [r0, #16]
 8002cfa:	2101      	movs	r1, #1
 8002cfc:	2000      	movs	r0, #0
 8002cfe:	f7fe bb83 	b.w	8001408 <__stm32_exti_isr.isra.0>

08002d02 <config_pll_init>:
	pllinit->PLLN = STM32_PLL_N_MULTIPLIER;
 8002d02:	2348      	movs	r3, #72	; 0x48
 8002d04:	2204      	movs	r2, #4
 8002d06:	e9c0 2300 	strd	r2, r3, [r0]
	pllinit->PLLP = pllp(STM32_PLL_P_DIVISOR);
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	6083      	str	r3, [r0, #8]
}
 8002d0e:	4770      	bx	lr

08002d10 <LL_RCC_MSI_Disable>:
 * @brief Function kept for driver genericity
 */
void LL_RCC_MSI_Disable(void)
{
	/* Do nothing */
}
 8002d10:	4770      	bx	lr

08002d12 <gpio_stm32_port_get_raw>:
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 8002d12:	6843      	ldr	r3, [r0, #4]
}
 8002d14:	2000      	movs	r0, #0
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 8002d16:	685b      	ldr	r3, [r3, #4]
  * @param  GPIOx GPIO Port
  * @retval Input data register value of port
  */
__STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef *GPIOx)
{
  return (uint32_t)(READ_REG(GPIOx->IDR));
 8002d18:	691b      	ldr	r3, [r3, #16]
	*value = LL_GPIO_ReadInputPort(gpio);
 8002d1a:	600b      	str	r3, [r1, #0]
}
 8002d1c:	4770      	bx	lr

08002d1e <gpio_stm32_port_set_masked_raw>:
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 8002d1e:	6843      	ldr	r3, [r0, #4]
 8002d20:	685b      	ldr	r3, [r3, #4]
  * @param  GPIOx GPIO Port
  * @retval Output data register value of port
  */
__STATIC_INLINE uint32_t LL_GPIO_ReadOutputPort(GPIO_TypeDef *GPIOx)
{
  return (uint32_t)(READ_REG(GPIOx->ODR));
 8002d22:	6958      	ldr	r0, [r3, #20]
	LL_GPIO_WriteOutputPort(gpio, (port_value & ~mask) | (mask & value));
 8002d24:	4042      	eors	r2, r0
 8002d26:	400a      	ands	r2, r1
 8002d28:	4042      	eors	r2, r0
}
 8002d2a:	2000      	movs	r0, #0
  WRITE_REG(GPIOx->ODR, PortValue);
 8002d2c:	615a      	str	r2, [r3, #20]
 8002d2e:	4770      	bx	lr

08002d30 <gpio_stm32_port_set_bits_raw>:
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 8002d30:	6843      	ldr	r3, [r0, #4]
}
 8002d32:	2000      	movs	r0, #0
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 8002d34:	685b      	ldr	r3, [r3, #4]
	WRITE_REG(gpio->BSRR, pins);
 8002d36:	6199      	str	r1, [r3, #24]
}
 8002d38:	4770      	bx	lr

08002d3a <gpio_stm32_port_clear_bits_raw>:
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 8002d3a:	6843      	ldr	r3, [r0, #4]
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8002d3c:	0409      	lsls	r1, r1, #16
}
 8002d3e:	2000      	movs	r0, #0
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	6199      	str	r1, [r3, #24]
}
 8002d44:	4770      	bx	lr

08002d46 <gpio_stm32_port_toggle_bits>:
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 8002d46:	6843      	ldr	r3, [r0, #4]
}
 8002d48:	2000      	movs	r0, #0
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 8002d4a:	685a      	ldr	r2, [r3, #4]
	WRITE_REG(gpio->ODR, READ_REG(gpio->ODR) ^ pins);
 8002d4c:	6953      	ldr	r3, [r2, #20]
 8002d4e:	404b      	eors	r3, r1
 8002d50:	6153      	str	r3, [r2, #20]
}
 8002d52:	4770      	bx	lr

08002d54 <gpio_stm32_manage_callback>:

static int gpio_stm32_manage_callback(const struct device *dev,
				      struct gpio_callback *callback,
				      bool set)
{
	struct gpio_stm32_data *data = dev->data;
 8002d54:	6903      	ldr	r3, [r0, #16]
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
 8002d56:	6898      	ldr	r0, [r3, #8]
{
 8002d58:	b530      	push	{r4, r5, lr}
					bool set)
{
	__ASSERT(callback, "No callback!");
	__ASSERT(callback->handler, "No callback handler!");

	if (!sys_slist_is_empty(callbacks)) {
 8002d5a:	b158      	cbz	r0, 8002d74 <gpio_stm32_manage_callback+0x20>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
 8002d5c:	2400      	movs	r4, #0
 8002d5e:	4281      	cmp	r1, r0
 8002d60:	d112      	bne.n	8002d88 <gpio_stm32_manage_callback+0x34>
	return node->next;
 8002d62:	6808      	ldr	r0, [r1, #0]
	return list->tail;
 8002d64:	68dd      	ldr	r5, [r3, #12]
Z_GENLIST_REMOVE(slist, snode)
 8002d66:	b954      	cbnz	r4, 8002d7e <gpio_stm32_manage_callback+0x2a>
 8002d68:	428d      	cmp	r5, r1
	list->head = node;
 8002d6a:	6098      	str	r0, [r3, #8]
Z_GENLIST_REMOVE(slist, snode)
 8002d6c:	d100      	bne.n	8002d70 <gpio_stm32_manage_callback+0x1c>
	list->tail = node;
 8002d6e:	60d8      	str	r0, [r3, #12]
	parent->next = child;
 8002d70:	2000      	movs	r0, #0
 8002d72:	6008      	str	r0, [r1, #0]
				return -EINVAL;
			}
		}
	}

	if (set) {
 8002d74:	b96a      	cbnz	r2, 8002d92 <gpio_stm32_manage_callback+0x3e>
		sys_slist_prepend(callbacks, &callback->node);
	}

	return 0;
 8002d76:	2000      	movs	r0, #0

	return gpio_manage_callback(&data->cb, callback, set);
}
 8002d78:	bd30      	pop	{r4, r5, pc}
 8002d7a:	4628      	mov	r0, r5
 8002d7c:	e7ef      	b.n	8002d5e <gpio_stm32_manage_callback+0xa>
Z_GENLIST_REMOVE(slist, snode)
 8002d7e:	428d      	cmp	r5, r1
	parent->next = child;
 8002d80:	6020      	str	r0, [r4, #0]
	list->tail = node;
 8002d82:	bf08      	it	eq
 8002d84:	60dc      	streq	r4, [r3, #12]
}
 8002d86:	e7f3      	b.n	8002d70 <gpio_stm32_manage_callback+0x1c>
	return node->next;
 8002d88:	6805      	ldr	r5, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
 8002d8a:	4604      	mov	r4, r0
 8002d8c:	2d00      	cmp	r5, #0
 8002d8e:	d1f4      	bne.n	8002d7a <gpio_stm32_manage_callback+0x26>
			if (!set) {
 8002d90:	b13a      	cbz	r2, 8002da2 <gpio_stm32_manage_callback+0x4e>
	parent->next = child;
 8002d92:	689a      	ldr	r2, [r3, #8]
Z_GENLIST_PREPEND(slist, snode)
 8002d94:	68d8      	ldr	r0, [r3, #12]
	parent->next = child;
 8002d96:	600a      	str	r2, [r1, #0]
	list->head = node;
 8002d98:	6099      	str	r1, [r3, #8]
Z_GENLIST_PREPEND(slist, snode)
 8002d9a:	2800      	cmp	r0, #0
 8002d9c:	d1eb      	bne.n	8002d76 <gpio_stm32_manage_callback+0x22>
	list->tail = node;
 8002d9e:	60d9      	str	r1, [r3, #12]
}
 8002da0:	e7ea      	b.n	8002d78 <gpio_stm32_manage_callback+0x24>
				return -EINVAL;
 8002da2:	f06f 0015 	mvn.w	r0, #21
	return gpio_manage_callback(&data->cb, callback, set);
 8002da6:	e7e7      	b.n	8002d78 <gpio_stm32_manage_callback+0x24>

08002da8 <gpio_stm32_init>:
 * @param dev GPIO device struct
 *
 * @return 0
 */
static int gpio_stm32_init(const struct device *dev)
{
 8002da8:	b508      	push	{r3, lr}
	struct gpio_stm32_data *data = dev->data;
	int ret;

	data->dev = dev;
 8002daa:	6903      	ldr	r3, [r0, #16]
 8002dac:	6058      	str	r0, [r3, #4]
					(clock_control_subsys_t *)&cfg->pclken);
 8002dae:	6840      	ldr	r0, [r0, #4]
		ret = clock_control_on(clk,
 8002db0:	300c      	adds	r0, #12
 8002db2:	f7fe fcbd 	bl	8001730 <clock_control_on.constprop.0>

	pm_device_runtime_init_suspended(dev);
	(void)pm_device_runtime_enable(dev);

	return 0;
}
 8002db6:	ea00 70e0 	and.w	r0, r0, r0, asr #31
 8002dba:	bd08      	pop	{r3, pc}

08002dbc <gpio_stm32_configure_raw.isra.0>:
static void gpio_stm32_configure_raw(const struct device *dev, int pin,
 8002dbc:	b5f0      	push	{r4, r5, r6, r7, lr}
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 8002dbe:	6844      	ldr	r4, [r0, #4]
	pinval = 1 << pin;
 8002dc0:	2001      	movs	r0, #1
	LL_GPIO_SetPinOutputType(gpio, pin_ll, otype >> STM32_OTYPER_SHIFT);
 8002dc2:	f3c2 1680 	ubfx	r6, r2, #6, #1
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8002dc6:	f04f 0e03 	mov.w	lr, #3
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8002dca:	6867      	ldr	r7, [r4, #4]
	pinval = 1 << pin;
 8002dcc:	4088      	lsls	r0, r1
 8002dce:	408e      	lsls	r6, r1
	mode = conf & (STM32_MODER_MASK << STM32_MODER_SHIFT);
 8002dd0:	f002 0530 	and.w	r5, r2, #48	; 0x30
 8002dd4:	ea27 0700 	bic.w	r7, r7, r0
	if (mode == STM32_MODER_ALT_MODE) {
 8002dd8:	2d20      	cmp	r5, #32
 8002dda:	ea46 0607 	orr.w	r6, r6, r7
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dde:	fa90 f7a0 	rbit	r7, r0
  return __builtin_clz(value);
 8002de2:	fab7 f787 	clz	r7, r7
 8002de6:	6066      	str	r6, [r4, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8002de8:	f8d4 c008 	ldr.w	ip, [r4, #8]
	LL_GPIO_SetPinSpeed(gpio, pin_ll, ospeed >> STM32_OSPEEDR_SHIFT);
 8002dec:	f3c2 16c1 	ubfx	r6, r2, #7, #2
 8002df0:	ea4f 0747 	mov.w	r7, r7, lsl #1
	LL_GPIO_SetPinPull(gpio, pin_ll, pupd >> STM32_PUPDR_SHIFT);
 8002df4:	f3c2 2241 	ubfx	r2, r2, #9, #2
 8002df8:	fa0e f707 	lsl.w	r7, lr, r7
 8002dfc:	ea2c 0c07 	bic.w	ip, ip, r7
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e00:	fa90 f7a0 	rbit	r7, r0
  return __builtin_clz(value);
 8002e04:	fab7 f787 	clz	r7, r7
 8002e08:	ea4f 0747 	mov.w	r7, r7, lsl #1
 8002e0c:	fa06 f607 	lsl.w	r6, r6, r7
 8002e10:	ea46 060c 	orr.w	r6, r6, ip
 8002e14:	60a6      	str	r6, [r4, #8]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e16:	fa90 f6a0 	rbit	r6, r0
  return __builtin_clz(value);
 8002e1a:	fab6 f686 	clz	r6, r6
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8002e1e:	68e7      	ldr	r7, [r4, #12]
 8002e20:	ea4f 0646 	mov.w	r6, r6, lsl #1
 8002e24:	fa0e f606 	lsl.w	r6, lr, r6
 8002e28:	ea27 0706 	bic.w	r7, r7, r6
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e2c:	fa90 f6a0 	rbit	r6, r0
  return __builtin_clz(value);
 8002e30:	fab6 f686 	clz	r6, r6
 8002e34:	ea4f 0646 	mov.w	r6, r6, lsl #1
 8002e38:	fa02 f206 	lsl.w	r2, r2, r6
 8002e3c:	ea42 0207 	orr.w	r2, r2, r7
 8002e40:	60e2      	str	r2, [r4, #12]
	if (mode == STM32_MODER_ALT_MODE) {
 8002e42:	d115      	bne.n	8002e70 <gpio_stm32_configure_raw.isra.0+0xb4>
		if (pin < 8) {
 8002e44:	2907      	cmp	r1, #7
 8002e46:	dc2b      	bgt.n	8002ea0 <gpio_stm32_configure_raw.isra.0+0xe4>
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 8002e48:	6a21      	ldr	r1, [r4, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e4a:	fa90 f2a0 	rbit	r2, r0
  if (value == 0U)
 8002e4e:	b32a      	cbz	r2, 8002e9c <gpio_stm32_configure_raw.isra.0+0xe0>
  return __builtin_clz(value);
 8002e50:	fab2 f282 	clz	r2, r2
 8002e54:	0092      	lsls	r2, r2, #2
 8002e56:	260f      	movs	r6, #15
 8002e58:	fa06 f202 	lsl.w	r2, r6, r2
 8002e5c:	ea21 0102 	bic.w	r1, r1, r2
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e60:	fa90 f2a0 	rbit	r2, r0
  return __builtin_clz(value);
 8002e64:	fab2 f282 	clz	r2, r2
 8002e68:	0092      	lsls	r2, r2, #2
 8002e6a:	4093      	lsls	r3, r2
 8002e6c:	430b      	orrs	r3, r1
 8002e6e:	6223      	str	r3, [r4, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e70:	fa90 f3a0 	rbit	r3, r0
  return __builtin_clz(value);
 8002e74:	fab3 f383 	clz	r3, r3
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8002e78:	2103      	movs	r1, #3
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e7a:	fa90 f0a0 	rbit	r0, r0
 8002e7e:	005b      	lsls	r3, r3, #1
  return __builtin_clz(value);
 8002e80:	fab0 f080 	clz	r0, r0
 8002e84:	6822      	ldr	r2, [r4, #0]
	LL_GPIO_SetPinMode(gpio, pin_ll, mode >> STM32_MODER_SHIFT);
 8002e86:	092d      	lsrs	r5, r5, #4
 8002e88:	fa01 f303 	lsl.w	r3, r1, r3
 8002e8c:	0040      	lsls	r0, r0, #1
 8002e8e:	ea22 0303 	bic.w	r3, r2, r3
 8002e92:	fa05 f000 	lsl.w	r0, r5, r0
 8002e96:	4318      	orrs	r0, r3
 8002e98:	6020      	str	r0, [r4, #0]
}
 8002e9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return 32U;
 8002e9c:	462a      	mov	r2, r5
 8002e9e:	e7d9      	b.n	8002e54 <gpio_stm32_configure_raw.isra.0+0x98>
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8002ea0:	0a02      	lsrs	r2, r0, #8
 8002ea2:	6a66      	ldr	r6, [r4, #36]	; 0x24
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ea4:	fa92 f1a2 	rbit	r1, r2
  if (value == 0U)
 8002ea8:	b181      	cbz	r1, 8002ecc <gpio_stm32_configure_raw.isra.0+0x110>
  return __builtin_clz(value);
 8002eaa:	fab1 f181 	clz	r1, r1
 8002eae:	0089      	lsls	r1, r1, #2
 8002eb0:	270f      	movs	r7, #15
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eb2:	fa92 f2a2 	rbit	r2, r2
  return __builtin_clz(value);
 8002eb6:	fab2 f282 	clz	r2, r2
 8002eba:	fa07 f101 	lsl.w	r1, r7, r1
 8002ebe:	0092      	lsls	r2, r2, #2
 8002ec0:	ea26 0101 	bic.w	r1, r6, r1
 8002ec4:	4093      	lsls	r3, r2
 8002ec6:	430b      	orrs	r3, r1
 8002ec8:	6263      	str	r3, [r4, #36]	; 0x24
}
 8002eca:	e7d1      	b.n	8002e70 <gpio_stm32_configure_raw.isra.0+0xb4>
    return 32U;
 8002ecc:	4629      	mov	r1, r5
 8002ece:	e7ee      	b.n	8002eae <gpio_stm32_configure_raw.isra.0+0xf2>

08002ed0 <gpio_stm32_config>:
{
 8002ed0:	b538      	push	{r3, r4, r5, lr}
 8002ed2:	460d      	mov	r5, r1
	if ((flags & GPIO_OUTPUT) != 0) {
 8002ed4:	0391      	lsls	r1, r2, #14
{
 8002ed6:	4604      	mov	r4, r0
 8002ed8:	4613      	mov	r3, r2
	if ((flags & GPIO_OUTPUT) != 0) {
 8002eda:	d519      	bpl.n	8002f10 <gpio_stm32_config+0x40>
		if ((flags & GPIO_SINGLE_ENDED) != 0) {
 8002edc:	079a      	lsls	r2, r3, #30
 8002ede:	d510      	bpl.n	8002f02 <gpio_stm32_config+0x32>
			if (flags & GPIO_LINE_OPEN_DRAIN) {
 8002ee0:	0758      	lsls	r0, r3, #29
 8002ee2:	d530      	bpl.n	8002f46 <gpio_stm32_config+0x76>
				*pincfg |= STM32_PINCFG_OPEN_DRAIN;
 8002ee4:	2250      	movs	r2, #80	; 0x50
		if ((flags & GPIO_PULL_UP) != 0) {
 8002ee6:	06d9      	lsls	r1, r3, #27
 8002ee8:	d50d      	bpl.n	8002f06 <gpio_stm32_config+0x36>
			*pincfg |= STM32_PINCFG_PULL_UP;
 8002eea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
		if ((flags & GPIO_OUTPUT_INIT_HIGH) != 0) {
 8002eee:	0319      	lsls	r1, r3, #12
 8002ef0:	d41e      	bmi.n	8002f30 <gpio_stm32_config+0x60>
		} else if ((flags & GPIO_OUTPUT_INIT_LOW) != 0) {
 8002ef2:	0358      	lsls	r0, r3, #13
 8002ef4:	d515      	bpl.n	8002f22 <gpio_stm32_config+0x52>
			gpio_stm32_port_clear_bits_raw(dev, BIT(pin));
 8002ef6:	2101      	movs	r1, #1
 8002ef8:	4620      	mov	r0, r4
 8002efa:	40a9      	lsls	r1, r5
 8002efc:	f7ff ff1d 	bl	8002d3a <gpio_stm32_port_clear_bits_raw>
 8002f00:	e00f      	b.n	8002f22 <gpio_stm32_config+0x52>
		*pincfg = STM32_PINCFG_MODE_OUTPUT;
 8002f02:	2210      	movs	r2, #16
 8002f04:	e7ef      	b.n	8002ee6 <gpio_stm32_config+0x16>
		} else if ((flags & GPIO_PULL_DOWN) != 0) {
 8002f06:	0698      	lsls	r0, r3, #26
 8002f08:	d5f1      	bpl.n	8002eee <gpio_stm32_config+0x1e>
			*pincfg |= STM32_PINCFG_PULL_DOWN;
 8002f0a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
	if (err != 0) {
 8002f0e:	e7ee      	b.n	8002eee <gpio_stm32_config+0x1e>
	} else if  ((flags & GPIO_INPUT) != 0) {
 8002f10:	03d1      	lsls	r1, r2, #15
 8002f12:	d513      	bpl.n	8002f3c <gpio_stm32_config+0x6c>
		if ((flags & GPIO_PULL_UP) != 0) {
 8002f14:	06da      	lsls	r2, r3, #27
 8002f16:	d413      	bmi.n	8002f40 <gpio_stm32_config+0x70>
			*pincfg |= STM32_PINCFG_PULL_DOWN;
 8002f18:	f013 0220 	ands.w	r2, r3, #32
 8002f1c:	bf18      	it	ne
 8002f1e:	f44f 6280 	movne.w	r2, #1024	; 0x400
	gpio_stm32_configure_raw(dev, pin, pincfg, 0);
 8002f22:	6860      	ldr	r0, [r4, #4]
 8002f24:	2300      	movs	r3, #0
 8002f26:	4629      	mov	r1, r5
 8002f28:	f7ff ff48 	bl	8002dbc <gpio_stm32_configure_raw.isra.0>
	return 0;
 8002f2c:	2000      	movs	r0, #0
}
 8002f2e:	bd38      	pop	{r3, r4, r5, pc}
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 8002f30:	6861      	ldr	r1, [r4, #4]
			gpio_stm32_port_set_bits_raw(dev, BIT(pin));
 8002f32:	2301      	movs	r3, #1
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 8002f34:	6849      	ldr	r1, [r1, #4]
			gpio_stm32_port_set_bits_raw(dev, BIT(pin));
 8002f36:	40ab      	lsls	r3, r5
	WRITE_REG(gpio->BSRR, pins);
 8002f38:	618b      	str	r3, [r1, #24]
	return 0;
 8002f3a:	e7f2      	b.n	8002f22 <gpio_stm32_config+0x52>
		*pincfg = STM32_PINCFG_MODE_ANALOG;
 8002f3c:	2230      	movs	r2, #48	; 0x30
 8002f3e:	e7f0      	b.n	8002f22 <gpio_stm32_config+0x52>
			*pincfg |= STM32_PINCFG_PULL_UP;
 8002f40:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002f44:	e7ed      	b.n	8002f22 <gpio_stm32_config+0x52>
				return -ENOTSUP;
 8002f46:	f06f 0085 	mvn.w	r0, #133	; 0x85
 8002f4a:	e7f0      	b.n	8002f2e <gpio_stm32_config+0x5e>

08002f4c <gpio_stm32_isr>:
{
 8002f4c:	460b      	mov	r3, r1
 8002f4e:	6889      	ldr	r1, [r1, #8]
 8002f50:	b570      	push	{r4, r5, r6, lr}
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
 8002f52:	b169      	cbz	r1, 8002f70 <gpio_stm32_isr+0x24>
	gpio_fire_callbacks(&data->cb, data->dev, BIT(line));
 8002f54:	2501      	movs	r5, #1
 8002f56:	685e      	ldr	r6, [r3, #4]
	return node->next;
 8002f58:	680c      	ldr	r4, [r1, #0]
 8002f5a:	4085      	lsls	r5, r0
		if (cb->pin_mask & pins) {
 8002f5c:	688a      	ldr	r2, [r1, #8]
 8002f5e:	402a      	ands	r2, r5
 8002f60:	d002      	beq.n	8002f68 <gpio_stm32_isr+0x1c>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
 8002f62:	684b      	ldr	r3, [r1, #4]
 8002f64:	4630      	mov	r0, r6
 8002f66:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
 8002f68:	b114      	cbz	r4, 8002f70 <gpio_stm32_isr+0x24>
 8002f6a:	4621      	mov	r1, r4
 8002f6c:	6824      	ldr	r4, [r4, #0]
 8002f6e:	e7f5      	b.n	8002f5c <gpio_stm32_isr+0x10>
}
 8002f70:	bd70      	pop	{r4, r5, r6, pc}

08002f72 <gpio_stm32_configure>:
	gpio_stm32_configure_raw(dev, pin, conf, altf);
 8002f72:	6840      	ldr	r0, [r0, #4]
{
 8002f74:	b508      	push	{r3, lr}
	gpio_stm32_configure_raw(dev, pin, conf, altf);
 8002f76:	f7ff ff21 	bl	8002dbc <gpio_stm32_configure_raw.isra.0>
}
 8002f7a:	2000      	movs	r0, #0
 8002f7c:	bd08      	pop	{r3, pc}

08002f7e <uart_stm32_err_check>:
	if (LL_USART_IsActiveFlag_ORE(config->usart)) {
 8002f7e:	6843      	ldr	r3, [r0, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8002f82:	69d8      	ldr	r0, [r3, #28]
  return ((READ_BIT(USARTx->ISR, USART_ISR_PE) == (USART_ISR_PE)) ? 1UL : 0UL);
 8002f84:	69da      	ldr	r2, [r3, #28]
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8002f86:	f3c0 00c0 	ubfx	r0, r0, #3, #1
	if (LL_USART_IsActiveFlag_PE(config->usart)) {
 8002f8a:	07d1      	lsls	r1, r2, #31
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 8002f8c:	69da      	ldr	r2, [r3, #28]
		err |= UART_ERROR_PARITY;
 8002f8e:	bf48      	it	mi
 8002f90:	f040 0002 	orrmi.w	r0, r0, #2
 8002f94:	0792      	lsls	r2, r2, #30
  return ((READ_BIT(USARTx->ISR, USART_ISR_LBDF) == (USART_ISR_LBDF)) ? 1UL : 0UL);
 8002f96:	69da      	ldr	r2, [r3, #28]
		err |= UART_ERROR_FRAMING;
 8002f98:	bf48      	it	mi
 8002f9a:	f040 0004 	orrmi.w	r0, r0, #4
 8002f9e:	05d1      	lsls	r1, r2, #23
 8002fa0:	d504      	bpl.n	8002fac <uart_stm32_err_check+0x2e>
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_LBD(USART_TypeDef *USARTx)
{
  WRITE_REG(USARTx->ICR, USART_ICR_LBDCF);
 8002fa2:	f44f 7280 	mov.w	r2, #256	; 0x100
		err |= UART_BREAK;
 8002fa6:	f040 0008 	orr.w	r0, r0, #8
 8002faa:	621a      	str	r2, [r3, #32]
	if (err & UART_ERROR_OVERRUN) {
 8002fac:	07c2      	lsls	r2, r0, #31
 8002fae:	d501      	bpl.n	8002fb4 <uart_stm32_err_check+0x36>
  WRITE_REG(USARTx->ICR, USART_ICR_ORECF);
 8002fb0:	2208      	movs	r2, #8
 8002fb2:	621a      	str	r2, [r3, #32]
	if (err & UART_ERROR_PARITY) {
 8002fb4:	0781      	lsls	r1, r0, #30
 8002fb6:	d501      	bpl.n	8002fbc <uart_stm32_err_check+0x3e>
  WRITE_REG(USARTx->ICR, USART_ICR_PECF);
 8002fb8:	2201      	movs	r2, #1
 8002fba:	621a      	str	r2, [r3, #32]
	if (err & UART_ERROR_FRAMING) {
 8002fbc:	0742      	lsls	r2, r0, #29
 8002fbe:	d501      	bpl.n	8002fc4 <uart_stm32_err_check+0x46>
  WRITE_REG(USARTx->ICR, USART_ICR_FECF);
 8002fc0:	2202      	movs	r2, #2
 8002fc2:	621a      	str	r2, [r3, #32]
  WRITE_REG(USARTx->ICR, USART_ICR_NCF);
 8002fc4:	2204      	movs	r2, #4
 8002fc6:	621a      	str	r2, [r3, #32]
}
 8002fc8:	4770      	bx	lr

08002fca <uart_stm32_set_baudrate>:
{
 8002fca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	if (clock_control_get_rate(data->clock,
 8002fcc:	6903      	ldr	r3, [r0, #16]
{
 8002fce:	460c      	mov	r4, r1
	const struct uart_stm32_config *config = dev->config;
 8002fd0:	6846      	ldr	r6, [r0, #4]
	if (clock_control_get_rate(data->clock,
 8002fd2:	685d      	ldr	r5, [r3, #4]
			       (clock_control_subsys_t *)&config->pclken,
 8002fd4:	1d37      	adds	r7, r6, #4
 8002fd6:	4628      	mov	r0, r5
 8002fd8:	f000 f8a8 	bl	800312c <z_device_is_ready>
 */
static inline int clock_control_get_rate(const struct device *dev,
					 clock_control_subsys_t sys,
					 uint32_t *rate)
{
	if (!device_is_ready(dev)) {
 8002fdc:	b1a0      	cbz	r0, 8003008 <uart_stm32_set_baudrate+0x3e>
	}

	const struct clock_control_driver_api *api =
		(const struct clock_control_driver_api *)dev->api;

	if (api->get_rate == NULL) {
 8002fde:	68ab      	ldr	r3, [r5, #8]
 8002fe0:	68db      	ldr	r3, [r3, #12]
 8002fe2:	b18b      	cbz	r3, 8003008 <uart_stm32_set_baudrate+0x3e>
		return -ENOSYS;
	}

	return api->get_rate(dev, sys, rate);
 8002fe4:	aa01      	add	r2, sp, #4
 8002fe6:	4639      	mov	r1, r7
 8002fe8:	4628      	mov	r0, r5
 8002fea:	4798      	blx	r3
	if (clock_control_get_rate(data->clock,
 8002fec:	2800      	cmp	r0, #0
 8002fee:	db0b      	blt.n	8003008 <uart_stm32_set_baudrate+0x3e>
		LL_USART_SetOverSampling(config->usart,
 8002ff0:	6832      	ldr	r2, [r6, #0]
  MODIFY_REG(USARTx->CR1, USART_CR1_OVER8, OverSampling);
 8002ff2:	6813      	ldr	r3, [r2, #0]
 8002ff4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002ff8:	6013      	str	r3, [r2, #0]
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8002ffa:	9b01      	ldr	r3, [sp, #4]
 8002ffc:	eb03 0354 	add.w	r3, r3, r4, lsr #1
 8003000:	fbb3 f3f4 	udiv	r3, r3, r4
 8003004:	b29b      	uxth	r3, r3
 8003006:	60d3      	str	r3, [r2, #12]
}
 8003008:	b003      	add	sp, #12
 800300a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800300c <uart_stm32_poll_out>:
	const struct uart_stm32_config *config = dev->config;
 800300c:	6840      	ldr	r0, [r0, #4]
{
 800300e:	b510      	push	{r4, lr}
		if (LL_USART_IsActiveFlag_TXE(config->usart)) {
 8003010:	6802      	ldr	r2, [r0, #0]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE) == (USART_ISR_TXE)) ? 1UL : 0UL);
 8003012:	69d3      	ldr	r3, [r2, #28]
 8003014:	061b      	lsls	r3, r3, #24
 8003016:	d5fc      	bpl.n	8003012 <uart_stm32_poll_out+0x6>
	__asm__ volatile(
 8003018:	f04f 0210 	mov.w	r2, #16
 800301c:	f3ef 8311 	mrs	r3, BASEPRI
 8003020:	f382 8812 	msr	BASEPRI_MAX, r2
 8003024:	f3bf 8f6f 	isb	sy
			if (LL_USART_IsActiveFlag_TXE(config->usart)) {
 8003028:	6802      	ldr	r2, [r0, #0]
 800302a:	69d4      	ldr	r4, [r2, #28]
 800302c:	0624      	lsls	r4, r4, #24
 800302e:	d404      	bmi.n	800303a <uart_stm32_poll_out+0x2e>
	__asm__ volatile(
 8003030:	f383 8811 	msr	BASEPRI, r3
 8003034:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
 8003038:	e7ea      	b.n	8003010 <uart_stm32_poll_out+0x4>
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
  USARTx->TDR = Value;
 800303a:	6291      	str	r1, [r2, #40]	; 0x28
	__asm__ volatile(
 800303c:	f383 8811 	msr	BASEPRI, r3
 8003040:	f3bf 8f6f 	isb	sy
}
 8003044:	bd10      	pop	{r4, pc}

08003046 <uart_stm32_poll_in>:
	if (LL_USART_IsActiveFlag_ORE(config->usart)) {
 8003046:	6843      	ldr	r3, [r0, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 800304a:	69da      	ldr	r2, [r3, #28]
 800304c:	0710      	lsls	r0, r2, #28
 800304e:	d501      	bpl.n	8003054 <uart_stm32_poll_in+0xe>
  WRITE_REG(USARTx->ICR, USART_ICR_ORECF);
 8003050:	2208      	movs	r2, #8
 8003052:	621a      	str	r2, [r3, #32]
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE) == (USART_ISR_RXNE)) ? 1UL : 0UL);
 8003054:	69da      	ldr	r2, [r3, #28]
 8003056:	0692      	lsls	r2, r2, #26
 8003058:	d503      	bpl.n	8003062 <uart_stm32_poll_in+0x1c>
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 800305a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	return 0;
 800305c:	2000      	movs	r0, #0
 800305e:	700b      	strb	r3, [r1, #0]
 8003060:	4770      	bx	lr
		return -1;
 8003062:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 8003066:	4770      	bx	lr

08003068 <uart_stm32_config_get>:
	cfg->baudrate = data->baud_rate;
 8003068:	6903      	ldr	r3, [r0, #16]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	600b      	str	r3, [r1, #0]
	return LL_USART_GetParity(config->usart);
 800306e:	6843      	ldr	r3, [r0, #4]
 8003070:	681a      	ldr	r2, [r3, #0]
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE));
 8003072:	6813      	ldr	r3, [r2, #0]
 8003074:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
	switch (parity) {
 8003078:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800307c:	d02d      	beq.n	80030da <uart_stm32_config_get+0x72>
		return UART_CFG_PARITY_NONE;
 800307e:	f5a3 60c0 	sub.w	r0, r3, #1536	; 0x600
 8003082:	4243      	negs	r3, r0
 8003084:	4143      	adcs	r3, r0
	cfg->parity = uart_stm32_ll2cfg_parity(uart_stm32_get_parity(dev));
 8003086:	710b      	strb	r3, [r1, #4]
  return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_STOP));
 8003088:	6853      	ldr	r3, [r2, #4]
 800308a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
	switch (sb) {
 800308e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003092:	d024      	beq.n	80030de <uart_stm32_config_get+0x76>
 8003094:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003098:	d023      	beq.n	80030e2 <uart_stm32_config_get+0x7a>
 800309a:	2b00      	cmp	r3, #0
 800309c:	bf14      	ite	ne
 800309e:	2303      	movne	r3, #3
 80030a0:	2301      	moveq	r3, #1
	cfg->stop_bits = uart_stm32_ll2cfg_stopbits(
 80030a2:	714b      	strb	r3, [r1, #5]
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_M));
 80030a4:	6810      	ldr	r0, [r2, #0]
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE));
 80030a6:	6813      	ldr	r3, [r2, #0]
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_M));
 80030a8:	f000 2010 	and.w	r0, r0, #268439552	; 0x10001000
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE));
 80030ac:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
	switch (db) {
 80030b0:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 80030b4:	d017      	beq.n	80030e6 <uart_stm32_config_get+0x7e>
 80030b6:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 80030ba:	d119      	bne.n	80030f0 <uart_stm32_config_get+0x88>
			return UART_CFG_DATA_BITS_6;
 80030bc:	2b00      	cmp	r3, #0
 80030be:	bf0c      	ite	eq
 80030c0:	2302      	moveq	r3, #2
 80030c2:	2301      	movne	r3, #1
	cfg->data_bits = uart_stm32_ll2cfg_databits(
 80030c4:	718b      	strb	r3, [r1, #6]
}
 80030c6:	2000      	movs	r0, #0
  return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE));
 80030c8:	6893      	ldr	r3, [r2, #8]
 80030ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
	if (fc == LL_USART_HWCONTROL_RTS_CTS) {
 80030ce:	f5a3 7240 	sub.w	r2, r3, #768	; 0x300
 80030d2:	4253      	negs	r3, r2
 80030d4:	4153      	adcs	r3, r2
 80030d6:	71cb      	strb	r3, [r1, #7]
}
 80030d8:	4770      	bx	lr
	switch (parity) {
 80030da:	2302      	movs	r3, #2
 80030dc:	e7d3      	b.n	8003086 <uart_stm32_config_get+0x1e>
		return UART_CFG_STOP_BITS_0_5;
 80030de:	2300      	movs	r3, #0
 80030e0:	e7df      	b.n	80030a2 <uart_stm32_config_get+0x3a>
		return UART_CFG_STOP_BITS_1_5;
 80030e2:	2302      	movs	r3, #2
 80030e4:	e7dd      	b.n	80030a2 <uart_stm32_config_get+0x3a>
			return UART_CFG_DATA_BITS_9;
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	bf14      	ite	ne
 80030ea:	2303      	movne	r3, #3
 80030ec:	2304      	moveq	r3, #4
 80030ee:	e7e9      	b.n	80030c4 <uart_stm32_config_get+0x5c>
			return UART_CFG_DATA_BITS_8;
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	bf14      	ite	ne
 80030f4:	2302      	movne	r3, #2
 80030f6:	2303      	moveq	r3, #3
 80030f8:	e7e4      	b.n	80030c4 <uart_stm32_config_get+0x5c>

080030fa <pinctrl_lookup_state>:
#include <drivers/pinctrl.h>

int pinctrl_lookup_state(const struct pinctrl_dev_config *config, uint8_t id,
			 const struct pinctrl_state **state)
{
	*state = &config->states[0];
 80030fa:	6803      	ldr	r3, [r0, #0]
{
 80030fc:	b530      	push	{r4, r5, lr}
	*state = &config->states[0];
 80030fe:	6013      	str	r3, [r2, #0]
	while (*state <= &config->states[config->state_cnt - 1U]) {
 8003100:	7903      	ldrb	r3, [r0, #4]
 8003102:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8003106:	3b01      	subs	r3, #1
 8003108:	00db      	lsls	r3, r3, #3
 800310a:	6805      	ldr	r5, [r0, #0]
 800310c:	6814      	ldr	r4, [r2, #0]
 800310e:	441d      	add	r5, r3
 8003110:	42ac      	cmp	r4, r5
 8003112:	d902      	bls.n	800311a <pinctrl_lookup_state+0x20>
		}

		(*state)++;
	}

	return -ENOENT;
 8003114:	f06f 0001 	mvn.w	r0, #1
}
 8003118:	bd30      	pop	{r4, r5, pc}
		if (id == (*state)->id) {
 800311a:	7965      	ldrb	r5, [r4, #5]
 800311c:	428d      	cmp	r5, r1
 800311e:	d002      	beq.n	8003126 <pinctrl_lookup_state+0x2c>
		(*state)++;
 8003120:	3408      	adds	r4, #8
 8003122:	6014      	str	r4, [r2, #0]
 8003124:	e7f1      	b.n	800310a <pinctrl_lookup_state+0x10>
			return 0;
 8003126:	2000      	movs	r0, #0
 8003128:	e7f6      	b.n	8003118 <pinctrl_lookup_state+0x1e>

0800312a <z_device_state_init>:
}
 800312a:	4770      	bx	lr

0800312c <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
 800312c:	b138      	cbz	r0, 800313e <z_device_is_ready+0x12>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
 800312e:	68c3      	ldr	r3, [r0, #12]
 8003130:	8818      	ldrh	r0, [r3, #0]
 8003132:	f3c0 0008 	ubfx	r0, r0, #0, #9
 8003136:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
 800313a:	4258      	negs	r0, r3
 800313c:	4158      	adcs	r0, r3
}
 800313e:	4770      	bx	lr

08003140 <arch_system_halt>:
	__asm__ volatile(
 8003140:	f04f 0210 	mov.w	r2, #16
 8003144:	f3ef 8311 	mrs	r3, BASEPRI
 8003148:	f382 8812 	msr	BASEPRI_MAX, r2
 800314c:	f3bf 8f6f 	isb	sy
	/* TODO: What's the best way to totally halt the system if SMP
	 * is enabled?
	 */

	(void)arch_irq_lock();
	for (;;) {
 8003150:	e7fe      	b.n	8003150 <arch_system_halt+0x10>

08003152 <k_sys_fatal_error_handler>:
/* LCOV_EXCL_STOP */

/* LCOV_EXCL_START */
__weak void k_sys_fatal_error_handler(unsigned int reason,
				      const z_arch_esf_t *esf)
{
 8003152:	b508      	push	{r3, lr}
	ARG_UNUSED(esf);

	LOG_PANIC();
	LOG_ERR("Halting system");
	arch_system_halt(reason);
 8003154:	f7ff fff4 	bl	8003140 <arch_system_halt>

08003158 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
 8003158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800315a:	4605      	mov	r5, r0
 800315c:	460e      	mov	r6, r1
 800315e:	f04f 0310 	mov.w	r3, #16
 8003162:	f3ef 8711 	mrs	r7, BASEPRI
 8003166:	f383 8812 	msr	BASEPRI_MAX, r3
 800316a:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
 800316e:	f7ff fa9d 	bl	80026ac <z_impl_z_current_get>
	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
 8003172:	4631      	mov	r1, r6
 8003174:	4604      	mov	r4, r0
 8003176:	4628      	mov	r0, r5
 8003178:	f7ff ffeb 	bl	8003152 <k_sys_fatal_error_handler>
	__asm__ volatile(
 800317c:	f387 8811 	msr	BASEPRI, r7
 8003180:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
 8003184:	4620      	mov	r0, r4
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
 8003186:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800318a:	f7fe b85f 	b.w	800124c <z_impl_k_thread_abort>

0800318e <z_early_memset>:
	(void) memset(dst, c, n);
 800318e:	f7ff bd31 	b.w	8002bf4 <memset>

08003192 <z_early_memcpy>:
	(void) memcpy(dst, src, n);
 8003192:	f7ff bd24 	b.w	8002bde <memcpy>

08003196 <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
 8003196:	b508      	push	{r3, lr}
	__asm__ volatile(
 8003198:	f04f 0210 	mov.w	r2, #16
 800319c:	f3ef 8311 	mrs	r3, BASEPRI
 80031a0:	f382 8812 	msr	BASEPRI_MAX, r2
 80031a4:	f3bf 8f6f 	isb	sy
 * @note In some architectures, before returning, the function unmasks interrupts
 * unconditionally.
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
 80031a8:	f7fd fe20 	bl	8000dec <arch_cpu_idle>
 80031ac:	e7f4      	b.n	8003198 <idle+0x2>

080031ae <sys_dlist_remove>:
	sys_dnode_t *const next = node->next;
 80031ae:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
 80031b2:	6013      	str	r3, [r2, #0]
	next->prev = prev;
 80031b4:	605a      	str	r2, [r3, #4]
	node->next = NULL;
 80031b6:	2300      	movs	r3, #0
	node->prev = NULL;
 80031b8:	e9c0 3300 	strd	r3, r3, [r0]
	sys_dnode_init(node);
}
 80031bc:	4770      	bx	lr

080031be <unpend_thread_no_timeout>:
{
 80031be:	b508      	push	{r3, lr}
	sys_dlist_remove(&thread->base.qnode_dlist);
 80031c0:	f7ff fff5 	bl	80031ae <sys_dlist_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
 80031c4:	7b43      	ldrb	r3, [r0, #13]
 80031c6:	f023 0302 	bic.w	r3, r3, #2
 80031ca:	7343      	strb	r3, [r0, #13]
	thread->base.pended_on = NULL;
 80031cc:	2300      	movs	r3, #0
 80031ce:	6083      	str	r3, [r0, #8]
}
 80031d0:	bd08      	pop	{r3, pc}

080031d2 <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
 80031d2:	4603      	mov	r3, r0
 80031d4:	b920      	cbnz	r0, 80031e0 <z_reschedule_irqlock+0xe>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80031d6:	f3ef 8205 	mrs	r2, IPSR
	if (resched(key)) {
 80031da:	b90a      	cbnz	r2, 80031e0 <z_reschedule_irqlock+0xe>
	ret = arch_swap(key);
 80031dc:	f7fd be62 	b.w	8000ea4 <arch_swap>
	__asm__ volatile(
 80031e0:	f383 8811 	msr	BASEPRI, r3
 80031e4:	f3bf 8f6f 	isb	sy
}
 80031e8:	4770      	bx	lr

080031ea <z_reschedule_unlocked>:
	__asm__ volatile(
 80031ea:	f04f 0310 	mov.w	r3, #16
 80031ee:	f3ef 8011 	mrs	r0, BASEPRI
 80031f2:	f383 8812 	msr	BASEPRI_MAX, r3
 80031f6:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
 80031fa:	f7ff bfea 	b.w	80031d2 <z_reschedule_irqlock>

080031fe <z_priq_dumb_best>:
{
 80031fe:	4603      	mov	r3, r0
	return list->head == list;
 8003200:	6800      	ldr	r0, [r0, #0]
}
 8003202:	4283      	cmp	r3, r0
 8003204:	bf08      	it	eq
 8003206:	2000      	moveq	r0, #0
 8003208:	4770      	bx	lr

0800320a <z_ready_thread>:
{
 800320a:	b510      	push	{r4, lr}
 800320c:	f04f 0310 	mov.w	r3, #16
 8003210:	f3ef 8411 	mrs	r4, BASEPRI
 8003214:	f383 8812 	msr	BASEPRI_MAX, r3
 8003218:	f3bf 8f6f 	isb	sy
			ready_thread(thread);
 800321c:	f7ff f8e0 	bl	80023e0 <ready_thread>
	__asm__ volatile(
 8003220:	f384 8811 	msr	BASEPRI, r4
 8003224:	f3bf 8f6f 	isb	sy
}
 8003228:	bd10      	pop	{r4, pc}

0800322a <z_thread_timeout>:
{
 800322a:	4601      	mov	r1, r0
 800322c:	b510      	push	{r4, lr}
	__asm__ volatile(
 800322e:	f04f 0310 	mov.w	r3, #16
 8003232:	f3ef 8411 	mrs	r4, BASEPRI
 8003236:	f383 8812 	msr	BASEPRI_MAX, r3
 800323a:	f3bf 8f6f 	isb	sy
		if (!killed) {
 800323e:	f810 3c0b 	ldrb.w	r3, [r0, #-11]
 8003242:	f013 0f28 	tst.w	r3, #40	; 0x28
 8003246:	d10d      	bne.n	8003264 <z_thread_timeout+0x3a>
			if (thread->base.pended_on != NULL) {
 8003248:	f851 3c10 	ldr.w	r3, [r1, #-16]
	struct k_thread *thread = CONTAINER_OF(timeout,
 800324c:	3818      	subs	r0, #24
			if (thread->base.pended_on != NULL) {
 800324e:	b10b      	cbz	r3, 8003254 <z_thread_timeout+0x2a>
				unpend_thread_no_timeout(thread);
 8003250:	f7ff ffb5 	bl	80031be <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
 8003254:	f811 3c0b 	ldrb.w	r3, [r1, #-11]
 8003258:	f023 0314 	bic.w	r3, r3, #20
 800325c:	f801 3c0b 	strb.w	r3, [r1, #-11]
			ready_thread(thread);
 8003260:	f7ff f8be 	bl	80023e0 <ready_thread>
	__asm__ volatile(
 8003264:	f384 8811 	msr	BASEPRI, r4
 8003268:	f3bf 8f6f 	isb	sy
}
 800326c:	bd10      	pop	{r4, pc}

0800326e <z_abort_timeout>:
{
 800326e:	b510      	push	{r4, lr}
	__asm__ volatile(
 8003270:	f04f 0210 	mov.w	r2, #16
 8003274:	f3ef 8411 	mrs	r4, BASEPRI
 8003278:	f382 8812 	msr	BASEPRI_MAX, r2
 800327c:	f3bf 8f6f 	isb	sy
		if (sys_dnode_is_linked(&to->node)) {
 8003280:	6803      	ldr	r3, [r0, #0]
 8003282:	b13b      	cbz	r3, 8003294 <z_abort_timeout+0x26>
			remove_timeout(to);
 8003284:	f7ff fac0 	bl	8002808 <remove_timeout>
			ret = 0;
 8003288:	2000      	movs	r0, #0
	__asm__ volatile(
 800328a:	f384 8811 	msr	BASEPRI, r4
 800328e:	f3bf 8f6f 	isb	sy
}
 8003292:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
 8003294:	f06f 0015 	mvn.w	r0, #21
 8003298:	e7f7      	b.n	800328a <z_abort_timeout+0x1c>

0800329a <z_set_timeout_expiry>:
{
 800329a:	b570      	push	{r4, r5, r6, lr}
 800329c:	4604      	mov	r4, r0
 800329e:	460d      	mov	r5, r1
	__asm__ volatile(
 80032a0:	f04f 0310 	mov.w	r3, #16
 80032a4:	f3ef 8611 	mrs	r6, BASEPRI
 80032a8:	f383 8812 	msr	BASEPRI_MAX, r3
 80032ac:	f3bf 8f6f 	isb	sy
		int next_to = next_timeout();
 80032b0:	f7ff fa84 	bl	80027bc <next_timeout>
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
 80032b4:	2801      	cmp	r0, #1
 80032b6:	dd05      	ble.n	80032c4 <z_set_timeout_expiry+0x2a>
 80032b8:	42a0      	cmp	r0, r4
 80032ba:	db03      	blt.n	80032c4 <z_set_timeout_expiry+0x2a>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
 80032bc:	4629      	mov	r1, r5
 80032be:	4620      	mov	r0, r4
 80032c0:	f7fe fc44 	bl	8001b4c <sys_clock_set_timeout>
	__asm__ volatile(
 80032c4:	f386 8811 	msr	BASEPRI, r6
 80032c8:	f3bf 8f6f 	isb	sy
}
 80032cc:	bd70      	pop	{r4, r5, r6, pc}

080032ce <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
 80032ce:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
 80032d0:	f7ff fb8a 	bl	80029e8 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
 80032d4:	bd08      	pop	{r3, pc}
