// Seed: 3351595823
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire  id_3;
  uwire id_4;
  assign id_4 = 'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wand id_5 = 1;
  id_6(
      id_3, 1
  ); module_0(
      id_3, id_5
  );
  wire id_7;
  wire id_8;
  assign id_1 = {id_3{1 ^ id_2 & id_4 ~^ 1}};
endmodule
