============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.12-s150_1
  Generated on:           Apr 26 2022  11:56:41 pm
  Module:                 ALU
  Operating conditions:   PVT_0P77V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[3]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-      15                  
       Uncertainty:-       5                  
     Required Time:=      55                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      40                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_33_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  B[3]           -       -     R     (arrival)                    1  0.9     0     0      15    (-,-) 
  drc_bufs1341/Y -       A->Y  R     BUFx2_ASAP7_75t_SL           1  1.5     6     9      24    (-,-) 
  g1316__2802/Y  -       A->Y  R     XOR2xp5_ASAP7_75t_SL         1  0.9    15    13      37    (-,-) 
  g1313__5107/Y  -       D->Y  F     NOR4xp25_ASAP7_75t_SL        1  0.9    15     9      46    (-,-) 
  g1312__2398/Y  -       A->Y  R     NAND5xp2_ASAP7_75t_SL        1  0.9    18     9      54    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQNx1_ASAP7_75t_SRAM      1    -     -     0      54    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 2: MET (0 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[3]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-      15                  
       Uncertainty:-       5                  
     Required Time:=      55                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      39                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_25_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  A[3]           -       -     R     (arrival)                    1  0.9     0     0      15    (-,-) 
  drc_bufs1377/Y -       A->Y  R     BUFx2_ASAP7_75t_SL           1  1.5     6     9      24    (-,-) 
  g1316__2802/Y  -       B->Y  R     XOR2xp5_ASAP7_75t_SL         1  0.9    15    12      37    (-,-) 
  g1313__5107/Y  -       D->Y  F     NOR4xp25_ASAP7_75t_SL        1  0.9    15     9      45    (-,-) 
  g1312__2398/Y  -       A->Y  R     NAND5xp2_ASAP7_75t_SL        1  0.9    18     9      54    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQNx1_ASAP7_75t_SRAM      1    -     -     0      54    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 3: MET (0 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[2]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       8                  
       Uncertainty:-       5                  
     Required Time:=      62                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      47                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_26_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  A[2]           -       -     R     (arrival)                    1  0.9     0     0      15    (-,-) 
  drc_bufs1383/Y -       A->Y  R     BUFx2_ASAP7_75t_SL           1  1.5     6     9      24    (-,-) 
  g1318__6260/Y  -       B->Y  F     XOR2xp5_ASAP7_75t_SL         1  0.9    12     7      31    (-,-) 
  g1313__5107/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_SL        1  0.9    28    15      46    (-,-) 
  g1312__2398/Y  -       A->Y  F     NAND5xp2_ASAP7_75t_SL        1  0.9    32    15      62    (-,-) 
  Z_reg[0]/D     -       -     F     DFFHQNx1_ASAP7_75t_SRAM      1    -     -     0      62    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 4: MET (1 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[3]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       8                  
       Uncertainty:-       5                  
     Required Time:=      62                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      47                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_25_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  A[3]           -       -     R     (arrival)                    1  0.9     0     0      15    (-,-) 
  drc_bufs1377/Y -       A->Y  R     BUFx2_ASAP7_75t_SL           1  1.5     6     9      24    (-,-) 
  g1316__2802/Y  -       B->Y  F     XOR2xp5_ASAP7_75t_SL         1  0.9    12     7      31    (-,-) 
  g1313__5107/Y  -       D->Y  R     NOR4xp25_ASAP7_75t_SL        1  0.9    28    15      46    (-,-) 
  g1312__2398/Y  -       A->Y  F     NAND5xp2_ASAP7_75t_SL        1  0.9    32    15      62    (-,-) 
  Z_reg[0]/D     -       -     F     DFFHQNx1_ASAP7_75t_SRAM      1    -     -     0      62    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 5: MET (1 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[2]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-      15                  
       Uncertainty:-       5                  
     Required Time:=      55                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      39                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_34_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  B[2]           -       -     R     (arrival)                    1  0.9     0     0      15    (-,-) 
  drc_bufs1347/Y -       A->Y  R     BUFx2_ASAP7_75t_SL           1  1.5     6     9      24    (-,-) 
  g1318__6260/Y  -       A->Y  R     XOR2xp5_ASAP7_75t_SL         1  0.9    15    13      37    (-,-) 
  g1313__5107/Y  -       C->Y  F     NOR4xp25_ASAP7_75t_SL        1  0.9    15     8      45    (-,-) 
  g1312__2398/Y  -       A->Y  R     NAND5xp2_ASAP7_75t_SL        1  0.9    18     9      54    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQNx1_ASAP7_75t_SRAM      1    -     -     0      54    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 6: MET (1 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[2]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-      15                  
       Uncertainty:-       5                  
     Required Time:=      55                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      39                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_26_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  A[2]           -       -     R     (arrival)                    1  0.9     0     0      15    (-,-) 
  drc_bufs1383/Y -       A->Y  R     BUFx2_ASAP7_75t_SL           1  1.5     6     9      24    (-,-) 
  g1318__6260/Y  -       B->Y  R     XOR2xp5_ASAP7_75t_SL         1  0.9    15    12      37    (-,-) 
  g1313__5107/Y  -       C->Y  F     NOR4xp25_ASAP7_75t_SL        1  0.9    15     8      45    (-,-) 
  g1312__2398/Y  -       A->Y  R     NAND5xp2_ASAP7_75t_SL        1  0.9    18     9      54    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQNx1_ASAP7_75t_SRAM      1    -     -     0      54    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 7: MET (1 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[0]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       8                  
       Uncertainty:-       5                  
     Required Time:=      62                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      46                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_28_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  A[0]           -       -     R     (arrival)                    1  0.9     0     0      15    (-,-) 
  drc_bufs/Y     -       A->Y  R     BUFx2_ASAP7_75t_SL           1  1.5     6     9      24    (-,-) 
  g1315__1617/Y  -       B->Y  F     XOR2xp5_ASAP7_75t_SL         1  0.9    12     7      31    (-,-) 
  g1313__5107/Y  -       B->Y  R     NOR4xp25_ASAP7_75t_SL        1  0.9    28    15      46    (-,-) 
  g1312__2398/Y  -       A->Y  F     NAND5xp2_ASAP7_75t_SL        1  0.9    32    15      61    (-,-) 
  Z_reg[0]/D     -       -     F     DFFHQNx1_ASAP7_75t_SRAM      1    -     -     0      61    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 8: MET (1 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[2]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       8                  
       Uncertainty:-       5                  
     Required Time:=      62                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      46                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_34_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  B[2]           -       -     R     (arrival)                    1  0.9     0     0      15    (-,-) 
  drc_bufs1347/Y -       A->Y  R     BUFx2_ASAP7_75t_SL           1  1.5     6     9      24    (-,-) 
  g1318__6260/Y  -       A->Y  F     XOR2xp5_ASAP7_75t_SL         1  0.9    12     6      31    (-,-) 
  g1313__5107/Y  -       C->Y  R     NOR4xp25_ASAP7_75t_SL        1  0.9    28    15      46    (-,-) 
  g1312__2398/Y  -       A->Y  F     NAND5xp2_ASAP7_75t_SL        1  0.9    32    15      61    (-,-) 
  Z_reg[0]/D     -       -     F     DFFHQNx1_ASAP7_75t_SRAM      1    -     -     0      61    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 9: MET (1 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[0]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-      15                  
       Uncertainty:-       5                  
     Required Time:=      55                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      39                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_36_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  B[0]           -       -     R     (arrival)                    1  0.9     0     0      15    (-,-) 
  drc_bufs1359/Y -       A->Y  R     BUFx2_ASAP7_75t_SL           1  1.5     6     9      24    (-,-) 
  g1315__1617/Y  -       A->Y  R     XOR2xp5_ASAP7_75t_SL         1  0.9    15    13      37    (-,-) 
  g1313__5107/Y  -       B->Y  F     NOR4xp25_ASAP7_75t_SL        1  0.9    15     8      45    (-,-) 
  g1312__2398/Y  -       A->Y  R     NAND5xp2_ASAP7_75t_SL        1  0.9    18     9      54    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQNx1_ASAP7_75t_SRAM      1    -     -     0      54    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 10: MET (1 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[3]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       8                  
       Uncertainty:-       5                  
     Required Time:=      62                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      46                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_33_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  B[3]           -       -     R     (arrival)                    1  0.9     0     0      15    (-,-) 
  drc_bufs1341/Y -       A->Y  R     BUFx2_ASAP7_75t_SL           1  1.5     6     9      24    (-,-) 
  g1316__2802/Y  -       A->Y  F     XOR2xp5_ASAP7_75t_SL         1  0.9    12     6      31    (-,-) 
  g1313__5107/Y  -       D->Y  R     NOR4xp25_ASAP7_75t_SL        1  0.9    28    15      46    (-,-) 
  g1312__2398/Y  -       A->Y  F     NAND5xp2_ASAP7_75t_SL        1  0.9    32    15      61    (-,-) 
  Z_reg[0]/D     -       -     F     DFFHQNx1_ASAP7_75t_SRAM      1    -     -     0      61    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 11: MET (1 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[0]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-      15                  
       Uncertainty:-       5                  
     Required Time:=      55                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      39                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_28_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  A[0]           -       -     R     (arrival)                    1  0.9     0     0      15    (-,-) 
  drc_bufs/Y     -       A->Y  R     BUFx2_ASAP7_75t_SL           1  1.5     6     9      24    (-,-) 
  g1315__1617/Y  -       B->Y  R     XOR2xp5_ASAP7_75t_SL         1  0.9    15    12      37    (-,-) 
  g1313__5107/Y  -       B->Y  F     NOR4xp25_ASAP7_75t_SL        1  0.9    15     8      45    (-,-) 
  g1312__2398/Y  -       A->Y  R     NAND5xp2_ASAP7_75t_SL        1  0.9    18     9      54    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQNx1_ASAP7_75t_SRAM      1    -     -     0      54    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 12: MET (2 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[0]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       8                  
       Uncertainty:-       5                  
     Required Time:=      62                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      46                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_36_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  B[0]           -       -     R     (arrival)                    1  0.9     0     0      15    (-,-) 
  drc_bufs1359/Y -       A->Y  R     BUFx2_ASAP7_75t_SL           1  1.5     6     9      24    (-,-) 
  g1315__1617/Y  -       A->Y  F     XOR2xp5_ASAP7_75t_SL         1  0.9    12     6      31    (-,-) 
  g1313__5107/Y  -       B->Y  R     NOR4xp25_ASAP7_75t_SL        1  0.9    28    15      45    (-,-) 
  g1312__2398/Y  -       A->Y  F     NAND5xp2_ASAP7_75t_SL        1  0.9    32    15      61    (-,-) 
  Z_reg[0]/D     -       -     F     DFFHQNx1_ASAP7_75t_SRAM      1    -     -     0      61    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 13: MET (2 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[1]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       8                  
       Uncertainty:-       5                  
     Required Time:=      62                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      46                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_27_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  A[1]           -       -     R     (arrival)                    1  0.9     0     0      15    (-,-) 
  drc_bufs1389/Y -       A->Y  R     BUFx2_ASAP7_75t_SL           1  1.5     6     9      24    (-,-) 
  g1321__6783/Y  -       B->Y  F     XOR2xp5_ASAP7_75t_SL         1  0.9    12     7      31    (-,-) 
  g1313__5107/Y  -       A->Y  R     NOR4xp25_ASAP7_75t_SL        1  0.9    28    14      45    (-,-) 
  g1312__2398/Y  -       A->Y  F     NAND5xp2_ASAP7_75t_SL        1  0.9    32    15      60    (-,-) 
  Z_reg[0]/D     -       -     F     DFFHQNx1_ASAP7_75t_SRAM      1    -     -     0      61    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 14: MET (2 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[1]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-      15                  
       Uncertainty:-       5                  
     Required Time:=      55                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      38                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_35_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  B[1]           -       -     R     (arrival)                    1  0.9     0     0      15    (-,-) 
  drc_bufs1353/Y -       A->Y  R     BUFx2_ASAP7_75t_SL           1  1.5     6     9      24    (-,-) 
  g1321__6783/Y  -       A->Y  R     XOR2xp5_ASAP7_75t_SL         1  0.9    15    13      37    (-,-) 
  g1313__5107/Y  -       A->Y  F     NOR4xp25_ASAP7_75t_SL        1  0.9    15     7      44    (-,-) 
  g1312__2398/Y  -       A->Y  R     NAND5xp2_ASAP7_75t_SL        1  0.9    18     9      53    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQNx1_ASAP7_75t_SRAM      1    -     -     0      53    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 15: MET (2 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[1]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-      15                  
       Uncertainty:-       5                  
     Required Time:=      55                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      38                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_27_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  A[1]           -       -     R     (arrival)                    1  0.9     0     0      15    (-,-) 
  drc_bufs1389/Y -       A->Y  R     BUFx2_ASAP7_75t_SL           1  1.5     6     9      24    (-,-) 
  g1321__6783/Y  -       B->Y  R     XOR2xp5_ASAP7_75t_SL         1  0.9    15    12      37    (-,-) 
  g1313__5107/Y  -       A->Y  F     NOR4xp25_ASAP7_75t_SL        1  0.9    15     7      44    (-,-) 
  g1312__2398/Y  -       A->Y  R     NAND5xp2_ASAP7_75t_SL        1  0.9    18     9      53    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQNx1_ASAP7_75t_SRAM      1    -     -     0      53    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 16: MET (2 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[1]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       8                  
       Uncertainty:-       5                  
     Required Time:=      62                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      45                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_35_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  B[1]           -       -     R     (arrival)                    1  0.9     0     0      15    (-,-) 
  drc_bufs1353/Y -       A->Y  R     BUFx2_ASAP7_75t_SL           1  1.5     6     9      24    (-,-) 
  g1321__6783/Y  -       A->Y  F     XOR2xp5_ASAP7_75t_SL         1  0.9    12     6      31    (-,-) 
  g1313__5107/Y  -       A->Y  R     NOR4xp25_ASAP7_75t_SL        1  0.9    28    14      44    (-,-) 
  g1312__2398/Y  -       A->Y  F     NAND5xp2_ASAP7_75t_SL        1  0.9    32    15      60    (-,-) 
  Z_reg[0]/D     -       -     F     DFFHQNx1_ASAP7_75t_SRAM      1    -     -     0      60    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 17: MET (9 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[5]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-      15                  
       Uncertainty:-       5                  
     Required Time:=      55                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      31                  
             Slack:=       9                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_31_1 

#-------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  B[5]             -       -     R     (arrival)                    1  0.6     0     0      15    (-,-) 
  drc_buf_sp1332/Y -       A->Y  R     HB1xp67_ASAP7_75t_L          1  1.5    14    13      28    (-,-) 
  g1320__3680/Y    -       A->Y  F     XNOR2xp5_ASAP7_75t_SL        1  0.9    13     7      35    (-,-) 
  g1312__2398/Y    -       E->Y  R     NAND5xp2_ASAP7_75t_SL        1  0.9    18    11      46    (-,-) 
  Z_reg[0]/D       -       -     R     DFFHQNx1_ASAP7_75t_SRAM      1    -     -     0      46    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 18: MET (9 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[4]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-      15                  
       Uncertainty:-       5                  
     Required Time:=      55                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      31                  
             Slack:=       9                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_32_1 

#-------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  B[4]             -       -     R     (arrival)                    1  0.6     0     0      15    (-,-) 
  drc_buf_sp1335/Y -       A->Y  R     HB1xp67_ASAP7_75t_L          1  1.5    14    13      28    (-,-) 
  g1317__8428/Y    -       A->Y  F     XNOR2xp5_ASAP7_75t_SL        1  0.9    13     7      35    (-,-) 
  g1312__2398/Y    -       D->Y  R     NAND5xp2_ASAP7_75t_SL        1  0.9    18    10      46    (-,-) 
  Z_reg[0]/D       -       -     R     DFFHQNx1_ASAP7_75t_SRAM      1    -     -     0      46    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 19: MET (10 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[4]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       8                  
       Uncertainty:-       5                  
     Required Time:=      62                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      38                  
             Slack:=      10                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_32_1 

#-------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  B[4]             -       -     R     (arrival)                    1  0.6     0     0      15    (-,-) 
  drc_buf_sp1335/Y -       A->Y  R     HB1xp67_ASAP7_75t_L          1  1.5    14    13      28    (-,-) 
  g1317__8428/Y    -       A->Y  R     XNOR2xp5_ASAP7_75t_SL        1  0.9    16    10      38    (-,-) 
  g1312__2398/Y    -       D->Y  F     NAND5xp2_ASAP7_75t_SL        1  0.9    32    14      53    (-,-) 
  Z_reg[0]/D       -       -     F     DFFHQNx1_ASAP7_75t_SRAM      1    -     -     0      53    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 20: MET (10 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[6]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-      15                  
       Uncertainty:-       5                  
     Required Time:=      55                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      30                  
             Slack:=      10                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_30_1 

#-------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  B[6]             -       -     R     (arrival)                    1  0.6     0     0      15    (-,-) 
  drc_buf_sp1329/Y -       A->Y  R     HB1xp67_ASAP7_75t_L          1  1.5    14    13      28    (-,-) 
  g1314__4319/Y    -       A->Y  F     XNOR2xp5_ASAP7_75t_SL        1  0.9    13     7      35    (-,-) 
  g1312__2398/Y    -       C->Y  R     NAND5xp2_ASAP7_75t_SL        1  0.9    18    10      45    (-,-) 
  Z_reg[0]/D       -       -     R     DFFHQNx1_ASAP7_75t_SRAM      1    -     -     0      45    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 21: MET (10 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[6]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       8                  
       Uncertainty:-       5                  
     Required Time:=      62                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      38                  
             Slack:=      10                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_30_1 

#-------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  B[6]             -       -     R     (arrival)                    1  0.6     0     0      15    (-,-) 
  drc_buf_sp1329/Y -       A->Y  R     HB1xp67_ASAP7_75t_L          1  1.5    14    13      28    (-,-) 
  g1314__4319/Y    -       A->Y  R     XNOR2xp5_ASAP7_75t_SL        1  0.9    16    10      38    (-,-) 
  g1312__2398/Y    -       C->Y  F     NAND5xp2_ASAP7_75t_SL        1  0.9    32    14      52    (-,-) 
  Z_reg[0]/D       -       -     F     DFFHQNx1_ASAP7_75t_SRAM      1    -     -     0      53    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 22: MET (10 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[5]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       8                  
       Uncertainty:-       5                  
     Required Time:=      62                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      38                  
             Slack:=      10                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_31_1 

#-------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  B[5]             -       -     R     (arrival)                    1  0.6     0     0      15    (-,-) 
  drc_buf_sp1332/Y -       A->Y  R     HB1xp67_ASAP7_75t_L          1  1.5    14    13      28    (-,-) 
  g1320__3680/Y    -       A->Y  R     XNOR2xp5_ASAP7_75t_SL        1  0.9    16    10      38    (-,-) 
  g1312__2398/Y    -       E->Y  F     NAND5xp2_ASAP7_75t_SL        1  0.9    32    14      52    (-,-) 
  Z_reg[0]/D       -       -     F     DFFHQNx1_ASAP7_75t_SRAM      1    -     -     0      52    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 23: MET (10 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[4]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       8                  
       Uncertainty:-       5                  
     Required Time:=      62                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      38                  
             Slack:=      10                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_24_1 

#-------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  A[4]             -       -     R     (arrival)                    1  0.6     0     0      15    (-,-) 
  drc_buf_sp1371/Y -       A->Y  R     HB1xp67_ASAP7_75t_L          1  1.3    13    12      27    (-,-) 
  g1317__8428/Y    -       B->Y  R     XNOR2xp5_ASAP7_75t_SL        1  0.9    16    10      38    (-,-) 
  g1312__2398/Y    -       D->Y  F     NAND5xp2_ASAP7_75t_SL        1  0.9    32    14      52    (-,-) 
  Z_reg[0]/D       -       -     F     DFFHQNx1_ASAP7_75t_SRAM      1    -     -     0      52    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 24: MET (10 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[6]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       8                  
       Uncertainty:-       5                  
     Required Time:=      62                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      37                  
             Slack:=      10                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_22_1 

#-------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  A[6]             -       -     R     (arrival)                    1  0.6     0     0      15    (-,-) 
  drc_buf_sp1365/Y -       A->Y  R     HB1xp67_ASAP7_75t_L          1  1.3    13    12      27    (-,-) 
  g1314__4319/Y    -       B->Y  R     XNOR2xp5_ASAP7_75t_SL        1  0.9    16    10      38    (-,-) 
  g1312__2398/Y    -       C->Y  F     NAND5xp2_ASAP7_75t_SL        1  0.9    32    14      52    (-,-) 
  Z_reg[0]/D       -       -     F     DFFHQNx1_ASAP7_75t_SRAM      1    -     -     0      52    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 25: MET (10 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[5]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-      15                  
       Uncertainty:-       5                  
     Required Time:=      55                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      30                  
             Slack:=      10                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_23_1 

#-------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  A[5]             -       -     R     (arrival)                    1  0.6     0     0      15    (-,-) 
  drc_buf_sp1368/Y -       A->Y  R     HB1xp67_ASAP7_75t_L          1  1.3    13    12      27    (-,-) 
  g1320__3680/Y    -       B->Y  F     XNOR2xp5_ASAP7_75t_SL        1  0.9    13     7      34    (-,-) 
  g1312__2398/Y    -       E->Y  R     NAND5xp2_ASAP7_75t_SL        1  0.9    18    11      45    (-,-) 
  Z_reg[0]/D       -       -     R     DFFHQNx1_ASAP7_75t_SRAM      1    -     -     0      45    (-,-) 
#-------------------------------------------------------------------------------------------------------

