$date
	Wed Nov 28 10:25:35 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TestMileyMachine $end
$var wire 1 ! Out $end
$var reg 1 " CLK $end
$var reg 1 # RESET $end
$var reg 1 $ in $end
$scope module dut $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 1 ' x $end
$var reg 3 ( ns [2:0] $end
$var reg 3 ) ps [2:0] $end
$var reg 1 * y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
b0 )
b0x (
x'
1&
0%
x$
1#
0"
0!
$end
#5
1"
1%
#10
0"
0%
#12
0#
0&
#15
b0 )
1"
1%
#20
b1 (
0"
0%
1$
1'
#25
b1 )
1"
1%
#30
b10 (
0"
0%
0$
0'
#35
b0 (
b10 )
1"
1%
#40
b11 (
0"
0%
1$
1'
#45
b1 (
b11 )
1"
1%
#50
b100 (
1*
1!
0"
0%
0$
0'
#55
b0 (
0*
0!
b100 )
1"
1%
#60
0"
0%
#65
b0 )
1"
1%
#70
b1 (
0"
0%
1$
1'
#75
b1 )
1"
1%
#80
b10 (
0"
0%
0$
0'
#85
b0 (
b10 )
1"
1%
#90
b11 (
0"
0%
1$
1'
#95
b1 (
b11 )
1"
1%
#100
b100 (
1*
1!
0"
0%
0$
0'
#105
b0 (
0*
0!
b100 )
1"
1%
#110
b11 (
0"
0%
1$
1'
#115
b1 (
b11 )
1"
1%
#120
b100 (
1*
1!
0"
0%
0$
0'
#125
b0 (
0*
0!
b100 )
1"
1%
#130
0"
0%
#135
b0 )
1"
1%
#140
0"
0%
