library IEEE;
use IEEE.std_logic_1164.all;

entity adder is
  port(A, B: in STD_LOGIC;
       Y: out STD_LOGIC);
end adder;

architecture synth of or_gate is
begin
  Y <= A or B;
end synth;
