Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Dec  6 04:32:47 2021
| Host         : aadam-HP-ENVY-x360-Convertible running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file datapath_timing_summary_routed.rpt -pb datapath_timing_summary_routed.pb -rpx datapath_timing_summary_routed.rpx -warn_on_violation
| Design       : datapath
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (48)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (82)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (48)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/cnt_s_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/cnt_s_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/cnt_s_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/cnt_s_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/cnt_s_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/cnt_s_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (82)
-------------------------------
 There are 82 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.273        0.000                      0                 1711        0.109        0.000                      0                 1711        2.000        0.000                       0                  1223  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        7.500           133.333         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.273        0.000                      0                 1711        0.109        0.000                      0                 1711        2.000        0.000                       0                  1223  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.273ns  (required time - arrival time)
  Source:                 INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.500ns})
  Destination:            INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (sys_clk_pin rise@7.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 0.704ns (13.584%)  route 4.479ns (86.416%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 11.833 - 7.500 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.060 r  clk_IBUF_BUFG_inst/O
                         net (fo=1222, routed)        1.632     4.693    INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456     5.149 f  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=7, routed)           0.720     5.869    INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/state_reg[1]
    SLICE_X4Y34          LUT3 (Prop_lut3_I0_O)        0.124     5.993 r  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/TK[327]_i_1/O
                         net (fo=520, routed)         3.758     9.751    INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/rc
    SLICE_X3Y16          LUT3 (Prop_lut3_I1_O)        0.124     9.875 r  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/TK[1]_i_1/O
                         net (fo=1, routed)           0.000     9.875    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/D[1]
    SLICE_X3Y16          FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.500     7.500 r  
    E15                                               0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.859     8.359 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    10.227    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.318 r  clk_IBUF_BUFG_inst/O
                         net (fo=1222, routed)        1.515    11.833    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/clk_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[1]/C
                         clock pessimism              0.321    12.155    
                         clock uncertainty           -0.035    12.119    
    SLICE_X3Y16          FDRE (Setup_fdre_C_D)        0.029    12.148    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[1]
  -------------------------------------------------------------------
                         required time                         12.148    
                         arrival time                          -9.875    
  -------------------------------------------------------------------
                         slack                                  2.273    

Slack (MET) :             2.289ns  (required time - arrival time)
  Source:                 INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.500ns})
  Destination:            INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[135]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (sys_clk_pin rise@7.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.099ns  (logic 0.704ns (13.806%)  route 4.395ns (86.194%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 11.766 - 7.500 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.060 r  clk_IBUF_BUFG_inst/O
                         net (fo=1222, routed)        1.632     4.693    INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456     5.149 f  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=7, routed)           0.720     5.869    INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/state_reg[1]
    SLICE_X4Y34          LUT3 (Prop_lut3_I0_O)        0.124     5.993 r  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/TK[327]_i_1/O
                         net (fo=520, routed)         3.675     9.668    INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/rc
    SLICE_X9Y14          LUT5 (Prop_lut5_I3_O)        0.124     9.792 r  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/TK[135]_i_1/O
                         net (fo=1, routed)           0.000     9.792    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/D[127]
    SLICE_X9Y14          FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[135]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.500     7.500 r  
    E15                                               0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.859     8.359 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    10.227    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.318 r  clk_IBUF_BUFG_inst/O
                         net (fo=1222, routed)        1.448    11.766    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/clk_IBUF_BUFG
    SLICE_X9Y14          FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[135]/C
                         clock pessimism              0.321    12.088    
                         clock uncertainty           -0.035    12.052    
    SLICE_X9Y14          FDRE (Setup_fdre_C_D)        0.029    12.081    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[135]
  -------------------------------------------------------------------
                         required time                         12.081    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                  2.289    

Slack (MET) :             2.291ns  (required time - arrival time)
  Source:                 INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.500ns})
  Destination:            INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (sys_clk_pin rise@7.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.211ns  (logic 0.732ns (14.049%)  route 4.479ns (85.951%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 11.833 - 7.500 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.060 r  clk_IBUF_BUFG_inst/O
                         net (fo=1222, routed)        1.632     4.693    INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456     5.149 f  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=7, routed)           0.720     5.869    INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/state_reg[1]
    SLICE_X4Y34          LUT3 (Prop_lut3_I0_O)        0.124     5.993 r  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/TK[327]_i_1/O
                         net (fo=520, routed)         3.758     9.751    INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/rc
    SLICE_X3Y16          LUT3 (Prop_lut3_I1_O)        0.152     9.903 r  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/TK[2]_i_1/O
                         net (fo=1, routed)           0.000     9.903    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/D[2]
    SLICE_X3Y16          FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.500     7.500 r  
    E15                                               0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.859     8.359 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    10.227    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.318 r  clk_IBUF_BUFG_inst/O
                         net (fo=1222, routed)        1.515    11.833    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/clk_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[2]/C
                         clock pessimism              0.321    12.155    
                         clock uncertainty           -0.035    12.119    
    SLICE_X3Y16          FDRE (Setup_fdre_C_D)        0.075    12.194    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[2]
  -------------------------------------------------------------------
                         required time                         12.194    
                         arrival time                          -9.903    
  -------------------------------------------------------------------
                         slack                                  2.291    

Slack (MET) :             2.295ns  (required time - arrival time)
  Source:                 INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.500ns})
  Destination:            INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[218]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (sys_clk_pin rise@7.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.096ns  (logic 0.704ns (13.814%)  route 4.392ns (86.186%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 11.766 - 7.500 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.060 r  clk_IBUF_BUFG_inst/O
                         net (fo=1222, routed)        1.632     4.693    INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456     5.149 f  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=7, routed)           0.720     5.869    INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/state_reg[1]
    SLICE_X4Y34          LUT3 (Prop_lut3_I0_O)        0.124     5.993 r  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/TK[327]_i_1/O
                         net (fo=520, routed)         3.672     9.665    INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/rc
    SLICE_X13Y14         LUT5 (Prop_lut5_I3_O)        0.124     9.789 r  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/TK[218]_i_1/O
                         net (fo=1, routed)           0.000     9.789    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/D[206]
    SLICE_X13Y14         FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[218]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.500     7.500 r  
    E15                                               0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.859     8.359 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    10.227    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.318 r  clk_IBUF_BUFG_inst/O
                         net (fo=1222, routed)        1.448    11.766    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/clk_IBUF_BUFG
    SLICE_X13Y14         FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[218]/C
                         clock pessimism              0.321    12.088    
                         clock uncertainty           -0.035    12.052    
    SLICE_X13Y14         FDRE (Setup_fdre_C_D)        0.031    12.083    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[218]
  -------------------------------------------------------------------
                         required time                         12.083    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                  2.295    

Slack (MET) :             2.297ns  (required time - arrival time)
  Source:                 INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.500ns})
  Destination:            INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[233]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (sys_clk_pin rise@7.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 0.704ns (13.817%)  route 4.391ns (86.183%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 11.766 - 7.500 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.060 r  clk_IBUF_BUFG_inst/O
                         net (fo=1222, routed)        1.632     4.693    INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456     5.149 f  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=7, routed)           0.720     5.869    INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/state_reg[1]
    SLICE_X4Y34          LUT3 (Prop_lut3_I0_O)        0.124     5.993 r  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/TK[327]_i_1/O
                         net (fo=520, routed)         3.671     9.664    INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/rc
    SLICE_X13Y14         LUT5 (Prop_lut5_I3_O)        0.124     9.788 r  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/TK[233]_i_1/O
                         net (fo=1, routed)           0.000     9.788    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/D[219]
    SLICE_X13Y14         FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[233]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.500     7.500 r  
    E15                                               0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.859     8.359 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    10.227    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.318 r  clk_IBUF_BUFG_inst/O
                         net (fo=1222, routed)        1.448    11.766    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/clk_IBUF_BUFG
    SLICE_X13Y14         FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[233]/C
                         clock pessimism              0.321    12.088    
                         clock uncertainty           -0.035    12.052    
    SLICE_X13Y14         FDRE (Setup_fdre_C_D)        0.032    12.084    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[233]
  -------------------------------------------------------------------
                         required time                         12.084    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                  2.297    

Slack (MET) :             2.365ns  (required time - arrival time)
  Source:                 INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.500ns})
  Destination:            INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[220]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (sys_clk_pin rise@7.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 0.704ns (14.004%)  route 4.323ns (85.996%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 11.767 - 7.500 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.060 r  clk_IBUF_BUFG_inst/O
                         net (fo=1222, routed)        1.632     4.693    INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456     5.149 f  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=7, routed)           0.720     5.869    INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/state_reg[1]
    SLICE_X4Y34          LUT3 (Prop_lut3_I0_O)        0.124     5.993 r  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/TK[327]_i_1/O
                         net (fo=520, routed)         3.603     9.596    INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/rc
    SLICE_X11Y14         LUT5 (Prop_lut5_I3_O)        0.124     9.720 r  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/TK[220]_i_1/O
                         net (fo=1, routed)           0.000     9.720    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/D[208]
    SLICE_X11Y14         FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[220]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.500     7.500 r  
    E15                                               0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.859     8.359 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    10.227    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.318 r  clk_IBUF_BUFG_inst/O
                         net (fo=1222, routed)        1.449    11.767    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[220]/C
                         clock pessimism              0.321    12.089    
                         clock uncertainty           -0.035    12.053    
    SLICE_X11Y14         FDRE (Setup_fdre_C_D)        0.032    12.085    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[220]
  -------------------------------------------------------------------
                         required time                         12.085    
                         arrival time                          -9.720    
  -------------------------------------------------------------------
                         slack                                  2.365    

Slack (MET) :             2.369ns  (required time - arrival time)
  Source:                 INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.500ns})
  Destination:            INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[133]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (sys_clk_pin rise@7.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.088ns  (logic 0.704ns (13.836%)  route 4.384ns (86.164%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 11.833 - 7.500 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.060 r  clk_IBUF_BUFG_inst/O
                         net (fo=1222, routed)        1.632     4.693    INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456     5.149 f  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=7, routed)           0.720     5.869    INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/state_reg[1]
    SLICE_X4Y34          LUT3 (Prop_lut3_I0_O)        0.124     5.993 r  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/TK[327]_i_1/O
                         net (fo=520, routed)         3.664     9.657    INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/rc
    SLICE_X5Y13          LUT5 (Prop_lut5_I3_O)        0.124     9.781 r  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/TK[133]_i_1/O
                         net (fo=1, routed)           0.000     9.781    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/D[125]
    SLICE_X5Y13          FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[133]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.500     7.500 r  
    E15                                               0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.859     8.359 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    10.227    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.318 r  clk_IBUF_BUFG_inst/O
                         net (fo=1222, routed)        1.515    11.833    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/clk_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[133]/C
                         clock pessimism              0.321    12.155    
                         clock uncertainty           -0.035    12.119    
    SLICE_X5Y13          FDRE (Setup_fdre_C_D)        0.031    12.150    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[133]
  -------------------------------------------------------------------
                         required time                         12.150    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  2.369    

Slack (MET) :             2.369ns  (required time - arrival time)
  Source:                 INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.500ns})
  Destination:            INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[215]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (sys_clk_pin rise@7.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 0.704ns (14.018%)  route 4.318ns (85.982%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 11.767 - 7.500 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.060 r  clk_IBUF_BUFG_inst/O
                         net (fo=1222, routed)        1.632     4.693    INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456     5.149 f  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=7, routed)           0.720     5.869    INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/state_reg[1]
    SLICE_X4Y34          LUT3 (Prop_lut3_I0_O)        0.124     5.993 r  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/TK[327]_i_1/O
                         net (fo=520, routed)         3.598     9.591    INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/rc
    SLICE_X11Y14         LUT5 (Prop_lut5_I3_O)        0.124     9.715 r  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/TK[215]_i_1/O
                         net (fo=1, routed)           0.000     9.715    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/D[204]
    SLICE_X11Y14         FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[215]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.500     7.500 r  
    E15                                               0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.859     8.359 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    10.227    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.318 r  clk_IBUF_BUFG_inst/O
                         net (fo=1222, routed)        1.449    11.767    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[215]/C
                         clock pessimism              0.321    12.089    
                         clock uncertainty           -0.035    12.053    
    SLICE_X11Y14         FDRE (Setup_fdre_C_D)        0.031    12.084    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[215]
  -------------------------------------------------------------------
                         required time                         12.084    
                         arrival time                          -9.715    
  -------------------------------------------------------------------
                         slack                                  2.369    

Slack (MET) :             2.375ns  (required time - arrival time)
  Source:                 INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.500ns})
  Destination:            INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[228]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (sys_clk_pin rise@7.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.128ns  (logic 0.704ns (13.728%)  route 4.424ns (86.272%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 11.833 - 7.500 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.060 r  clk_IBUF_BUFG_inst/O
                         net (fo=1222, routed)        1.632     4.693    INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456     5.149 f  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=7, routed)           0.720     5.869    INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/state_reg[1]
    SLICE_X4Y34          LUT3 (Prop_lut3_I0_O)        0.124     5.993 r  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/TK[327]_i_1/O
                         net (fo=520, routed)         3.704     9.697    INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/rc
    SLICE_X6Y13          LUT5 (Prop_lut5_I3_O)        0.124     9.821 r  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/TK[228]_i_1/O
                         net (fo=1, routed)           0.000     9.821    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/D[215]
    SLICE_X6Y13          FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[228]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.500     7.500 r  
    E15                                               0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.859     8.359 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    10.227    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.318 r  clk_IBUF_BUFG_inst/O
                         net (fo=1222, routed)        1.515    11.833    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/clk_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[228]/C
                         clock pessimism              0.321    12.155    
                         clock uncertainty           -0.035    12.119    
    SLICE_X6Y13          FDRE (Setup_fdre_C_D)        0.077    12.196    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[228]
  -------------------------------------------------------------------
                         required time                         12.196    
                         arrival time                          -9.821    
  -------------------------------------------------------------------
                         slack                                  2.375    

Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.500ns})
  Destination:            INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[156]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (sys_clk_pin rise@7.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 0.704ns (14.064%)  route 4.302ns (85.936%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 11.767 - 7.500 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.060 r  clk_IBUF_BUFG_inst/O
                         net (fo=1222, routed)        1.632     4.693    INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456     5.149 f  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=7, routed)           0.720     5.869    INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/state_reg[1]
    SLICE_X4Y34          LUT3 (Prop_lut3_I0_O)        0.124     5.993 r  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/TK[327]_i_1/O
                         net (fo=520, routed)         3.581     9.574    INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/rc
    SLICE_X11Y14         LUT5 (Prop_lut5_I3_O)        0.124     9.698 r  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/TK[156]_i_1/O
                         net (fo=1, routed)           0.000     9.698    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/D[148]
    SLICE_X11Y14         FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[156]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.500     7.500 r  
    E15                                               0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.859     8.359 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    10.227    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.318 r  clk_IBUF_BUFG_inst/O
                         net (fo=1222, routed)        1.449    11.767    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[156]/C
                         clock pessimism              0.321    12.089    
                         clock uncertainty           -0.035    12.053    
    SLICE_X11Y14         FDRE (Setup_fdre_C_D)        0.029    12.082    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[156]
  -------------------------------------------------------------------
                         required time                         12.082    
                         arrival time                          -9.698    
  -------------------------------------------------------------------
                         slack                                  2.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 NN_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.500ns})
  Destination:            INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[144]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.881 r  clk_IBUF_BUFG_inst/O
                         net (fo=1222, routed)        0.563     1.444    clk_IBUF_BUFG
    SLICE_X9Y16          FDRE                                         r  NN_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  NN_reg[16]/Q
                         net (fo=1, routed)           0.056     1.641    INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/TK_reg[255][16]
    SLICE_X8Y16          LUT5 (Prop_lut5_I0_O)        0.045     1.686 r  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/TK[144]_i_1/O
                         net (fo=1, routed)           0.000     1.686    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/D[136]
    SLICE_X8Y16          FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[144]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.099    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1222, routed)        0.831     1.959    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/clk_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[144]/C
                         clock pessimism             -0.502     1.457    
    SLICE_X8Y16          FDRE (Hold_fdre_C_D)         0.120     1.577    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[144]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 NN_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.500ns})
  Destination:            INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[250]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.329%)  route 0.064ns (25.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.881 r  clk_IBUF_BUFG_inst/O
                         net (fo=1222, routed)        0.564     1.445    clk_IBUF_BUFG
    SLICE_X13Y15         FDRE                                         r  NN_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  NN_reg[122]/Q
                         net (fo=2, routed)           0.064     1.650    INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/TK_reg[255][114]
    SLICE_X12Y15         LUT5 (Prop_lut5_I0_O)        0.045     1.695 r  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/TK[250]_i_1/O
                         net (fo=1, routed)           0.000     1.695    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/D[234]
    SLICE_X12Y15         FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[250]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.099    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1222, routed)        0.832     1.960    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/clk_IBUF_BUFG
    SLICE_X12Y15         FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[250]/C
                         clock pessimism             -0.502     1.458    
    SLICE_X12Y15         FDRE (Hold_fdre_C_D)         0.121     1.579    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[250]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 NN_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.500ns})
  Destination:            INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[252]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.329%)  route 0.064ns (25.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.881 r  clk_IBUF_BUFG_inst/O
                         net (fo=1222, routed)        0.564     1.445    clk_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  NN_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  NN_reg[124]/Q
                         net (fo=2, routed)           0.064     1.650    INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/TK_reg[255][116]
    SLICE_X10Y15         LUT5 (Prop_lut5_I0_O)        0.045     1.695 r  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/TK[252]_i_1/O
                         net (fo=1, routed)           0.000     1.695    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/D[236]
    SLICE_X10Y15         FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[252]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.099    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1222, routed)        0.832     1.960    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/clk_IBUF_BUFG
    SLICE_X10Y15         FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[252]/C
                         clock pessimism             -0.502     1.458    
    SLICE_X10Y15         FDRE (Hold_fdre_C_D)         0.121     1.579    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[252]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 NN_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.500ns})
  Destination:            INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[239]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.881 r  clk_IBUF_BUFG_inst/O
                         net (fo=1222, routed)        0.562     1.443    clk_IBUF_BUFG
    SLICE_X15Y17         FDRE                                         r  NN_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  NN_reg[111]/Q
                         net (fo=2, routed)           0.066     1.650    INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/TK_reg[255][105]
    SLICE_X14Y17         LUT5 (Prop_lut5_I0_O)        0.045     1.695 r  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/TK[239]_i_1/O
                         net (fo=1, routed)           0.000     1.695    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/D[225]
    SLICE_X14Y17         FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[239]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.099    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1222, routed)        0.830     1.958    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[239]/C
                         clock pessimism             -0.502     1.456    
    SLICE_X14Y17         FDRE (Hold_fdre_C_D)         0.121     1.577    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[239]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/InS_reg[107]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.500ns})
  Destination:            S_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.881 r  clk_IBUF_BUFG_inst/O
                         net (fo=1222, routed)        0.555     1.436    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/clk_IBUF_BUFG
    SLICE_X15Y25         FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/InS_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/InS_reg[107]/Q
                         net (fo=4, routed)           0.066     1.643    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/S_E[107]
    SLICE_X14Y25         LUT4 (Prop_lut4_I3_O)        0.045     1.688 r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/S[107]_i_1/O
                         net (fo=1, routed)           0.000     1.688    S_in[107]
    SLICE_X14Y25         FDRE                                         r  S_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.099    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1222, routed)        0.822     1.950    clk_IBUF_BUFG
    SLICE_X14Y25         FDRE                                         r  S_reg[107]/C
                         clock pessimism             -0.501     1.449    
    SLICE_X14Y25         FDRE (Hold_fdre_C_D)         0.121     1.570    S_reg[107]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 S_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.500ns})
  Destination:            INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/InS_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.881 r  clk_IBUF_BUFG_inst/O
                         net (fo=1222, routed)        0.560     1.441    clk_IBUF_BUFG
    SLICE_X9Y30          FDRE                                         r  S_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141     1.582 r  S_reg[53]/Q
                         net (fo=3, routed)           0.077     1.659    INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/InS_reg[95][21]
    SLICE_X8Y30          LUT4 (Prop_lut4_I0_O)        0.045     1.704 r  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/InS[53]_i_1/O
                         net (fo=1, routed)           0.000     1.704    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/InS_reg[95]_0[21]
    SLICE_X8Y30          FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/InS_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.099    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1222, routed)        0.828     1.956    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/clk_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/InS_reg[53]/C
                         clock pessimism             -0.502     1.454    
    SLICE_X8Y30          FDRE (Hold_fdre_C_D)         0.121     1.575    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/InS_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 S_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.500ns})
  Destination:            INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/InS_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.098%)  route 0.079ns (29.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.881 r  clk_IBUF_BUFG_inst/O
                         net (fo=1222, routed)        0.558     1.439    clk_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  S_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  S_reg[82]/Q
                         net (fo=3, routed)           0.079     1.659    INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/InS_reg[95][50]
    SLICE_X10Y28         LUT4 (Prop_lut4_I0_O)        0.045     1.704 r  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/InS[82]_i_1/O
                         net (fo=1, routed)           0.000     1.704    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/InS_reg[95]_0[50]
    SLICE_X10Y28         FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/InS_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.099    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1222, routed)        0.826     1.954    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/clk_IBUF_BUFG
    SLICE_X10Y28         FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/InS_reg[82]/C
                         clock pessimism             -0.502     1.452    
    SLICE_X10Y28         FDRE (Hold_fdre_C_D)         0.120     1.572    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/InS_reg[82]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 S_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.500ns})
  Destination:            INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/InS_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.081%)  route 0.079ns (29.919%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.881 r  clk_IBUF_BUFG_inst/O
                         net (fo=1222, routed)        0.586     1.467    clk_IBUF_BUFG
    SLICE_X7Y29          FDRE                                         r  S_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  S_reg[89]/Q
                         net (fo=3, routed)           0.079     1.687    INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/InS_reg[95][57]
    SLICE_X6Y29          LUT4 (Prop_lut4_I0_O)        0.045     1.732 r  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/InS[89]_i_1/O
                         net (fo=1, routed)           0.000     1.732    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/InS_reg[95]_0[57]
    SLICE_X6Y29          FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/InS_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.099    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1222, routed)        0.855     1.983    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/clk_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/InS_reg[89]/C
                         clock pessimism             -0.503     1.480    
    SLICE_X6Y29          FDRE (Hold_fdre_C_D)         0.120     1.600    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/InS_reg[89]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 NN_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.500ns})
  Destination:            INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[142]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.881 r  clk_IBUF_BUFG_inst/O
                         net (fo=1222, routed)        0.560     1.441    clk_IBUF_BUFG
    SLICE_X15Y19         FDRE                                         r  NN_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  NN_reg[14]/Q
                         net (fo=1, routed)           0.087     1.669    INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/TK_reg[255][14]
    SLICE_X14Y19         LUT5 (Prop_lut5_I0_O)        0.045     1.714 r  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/TK[142]_i_1/O
                         net (fo=1, routed)           0.000     1.714    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/D[134]
    SLICE_X14Y19         FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[142]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.099    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1222, routed)        0.828     1.956    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/clk_IBUF_BUFG
    SLICE_X14Y19         FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[142]/C
                         clock pessimism             -0.502     1.454    
    SLICE_X14Y19         FDRE (Hold_fdre_C_D)         0.120     1.574    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[142]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[270]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.500ns})
  Destination:            INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[342]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=7.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.881 r  clk_IBUF_BUFG_inst/O
                         net (fo=1222, routed)        0.555     1.436    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/clk_IBUF_BUFG
    SLICE_X13Y24         FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[270]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[270]/Q
                         net (fo=1, routed)           0.087     1.664    INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/TK[254]
    SLICE_X12Y24         LUT3 (Prop_lut3_I2_O)        0.045     1.709 r  INSTANTIATE_E_K_WRAPPER/E_K_CONTROLLER/TK[342]_i_1/O
                         net (fo=1, routed)           0.000     1.709    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/D[259]
    SLICE_X12Y24         FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[342]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.099    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1222, routed)        0.822     1.950    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/clk_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[342]/C
                         clock pessimism             -0.501     1.449    
    SLICE_X12Y24         FDRE (Hold_fdre_C_D)         0.120     1.569    INSTANTIATE_E_K_WRAPPER/E_K_FUNCTION/TK_reg[342]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         7.500
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         7.500       5.345      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         7.500       6.500      SLICE_X8Y11     A_M_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.500       6.500      SLICE_X4Y13     A_M_reg[100]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.500       6.500      SLICE_X5Y11     A_M_reg[101]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.500       6.500      SLICE_X8Y10     A_M_reg[102]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.500       6.500      SLICE_X14Y13    A_M_reg[103]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.500       6.500      SLICE_X15Y16    A_M_reg[104]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.500       6.500      SLICE_X15Y14    A_M_reg[105]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.500       6.500      SLICE_X10Y16    A_M_reg[106]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.500       6.500      SLICE_X14Y12    A_M_reg[107]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X15Y16    A_M_reg[104]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X10Y16    A_M_reg[106]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X10Y16    A_M_reg[109]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X10Y16    A_M_reg[112]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X10Y16    A_M_reg[117]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X13Y16    A_M_reg[88]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X8Y15     A_M_reg[92]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X4Y26     Ci_T_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X11Y33    Ci_T_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X11Y33    Ci_T_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y11     A_M_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y10     A_M_reg[102]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y12    A_M_reg[107]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y12    A_M_reg[113]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y16     A_M_reg[115]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y15     A_M_reg[116]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y19    A_M_reg[91]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y10     A_M_reg[96]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y28    Ci_T_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y29    Ci_T_reg[13]/C



