Exercise: Simulate a basic AND gate operation on Vivado

Purpose: 
  - Understand how to view schematics
  - Understand how to read the signal/waveforms
  - Understand the format/logic writting in VHDL
