Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Dec  9 18:30:41 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_113_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 Delay1No26_instance/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum12_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.199ns  (logic 1.088ns (34.011%)  route 2.111ns (65.989%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.398ns = ( 6.398 - 4.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.074ns (routing 0.921ns, distribution 1.153ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.836ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=22595, routed)       2.074     3.011    Delay1No26_instance/clk
    SLICE_X151Y320       FDCE                                         r  Delay1No26_instance/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y320       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.090 r  Delay1No26_instance/Y_reg[2]/Q
                         net (fo=4, routed)           0.597     3.687    Delay1No26_instance/Q[2]
    SLICE_X144Y339       LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     3.835 r  Delay1No26_instance/geqOp_carry_i_15__0/O
                         net (fo=1, routed)           0.009     3.844    Sum12_1_impl_instance/FPAddSubOp_instance/S[1]
    SLICE_X144Y339       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.030 r  Sum12_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.056    Sum12_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X144Y340       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.071 r  Sum12_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.097    Sum12_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X144Y341       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.149 r  Sum12_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.259     4.408    Delay1No26_instance/CO[0]
    SLICE_X143Y343       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     4.532 r  Delay1No26_instance/shiftedFracY_d1[32]_i_5__0/O
                         net (fo=3, routed)           0.286     4.818    Delay1No26_instance/Sum12_1_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X144Y342       LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     4.868 r  Delay1No26_instance/shiftedFracY_d1[49]_i_6__0/O
                         net (fo=1, routed)           0.040     4.908    Delay1No26_instance/shiftedFracY_d1[49]_i_6__0_n_0
    SLICE_X144Y342       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     4.943 r  Delay1No26_instance/shiftedFracY_d1[49]_i_3__0/O
                         net (fo=2, routed)           0.150     5.093    Delay1No26_instance/Sum12_1_impl_instance/FPAddSubOp_instance/shiftedOut
    SLICE_X143Y342       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     5.243 r  Delay1No26_instance/shiftedFracY_d1[33]_i_3__0/O
                         net (fo=48, routed)          0.380     5.623    Delay1No26_instance/shiftVal__5[1]
    SLICE_X148Y343       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     5.773 r  Delay1No26_instance/shiftedFracY_d1[36]_i_1__0/O
                         net (fo=2, routed)           0.266     6.039    Delay1No26_instance/level4__0[4]
    SLICE_X145Y343       LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     6.138 r  Delay1No26_instance/shiftedFracY_d1[20]_i_1__0/O
                         net (fo=1, routed)           0.072     6.210    Sum12_1_impl_instance/FPAddSubOp_instance/shiftedFracY[9]
    SLICE_X145Y343       FDRE                                         r  Sum12_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=22595, routed)       1.751     6.398    Sum12_1_impl_instance/FPAddSubOp_instance/clk
    SLICE_X145Y343       FDRE                                         r  Sum12_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/C
                         clock pessimism              0.428     6.826    
                         clock uncertainty           -0.035     6.791    
    SLICE_X145Y343       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.816    Sum12_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]
  -------------------------------------------------------------------
                         required time                          6.816    
                         arrival time                          -6.210    
  -------------------------------------------------------------------
                         slack                                  0.605    




