reset_control_status	,	F_2
ALT_L3_REMAP_MPUZERO_MSK	,	V_12
alt_hps2fpga_enable_show	,	F_1
data	,	V_22
spin_lock_init	,	F_19
of_match_device	,	F_11
dev_info	,	F_22
pdev	,	V_16
dev	,	V_18
u32	,	T_1
enable	,	V_6
"bridge-enable"	,	L_6
priv	,	V_4
reset_control_assert	,	F_5
ALT_L3_REMAP_OFST	,	V_14
ret	,	V_8
clk	,	V_25
fpga_bridge_register	,	F_24
alt_hps2fpga_enable_set	,	F_9
altera_hps2fpga_br_ops	,	V_27
bridge_reset	,	V_5
PTR_ERR	,	F_15
spin_unlock_irqrestore	,	F_8
spin_lock_irqsave	,	F_6
reset_control_deassert	,	F_4
name	,	V_24
fpga_bridge	,	V_1
of_node	,	V_23
bridge	,	V_2
"invalid bridge-enable %u &gt; 1\n"	,	L_7
device	,	V_17
alt_fpga_bridge_probe	,	F_10
l3_remap_lock	,	V_10
"regmap for altr,l3regs lookup failed\n"	,	L_3
platform_get_drvdata	,	F_26
alt_fpga_bridge_remove	,	F_25
flags	,	V_7
"no clock specified\n"	,	L_4
l3_remap_shadow	,	V_11
"could not enable clock\n"	,	L_5
of_id	,	V_20
dev_err	,	F_14
of_property_read_u32	,	F_20
EBUSY	,	V_26
regmap_write	,	F_7
of_device_id	,	V_19
"enabling"	,	L_9
"disabling"	,	L_10
"Could not get %s reset control\n"	,	L_1
clk_prepare_enable	,	F_18
"altr,l3regs"	,	L_2
devm_clk_get	,	F_17
l3reg	,	V_13
dev_warn	,	F_21
clk_disable_unprepare	,	F_27
altera_fpga_of_match	,	V_21
syscon_regmap_lookup_by_compatible	,	F_16
altera_hps2fpga_data	,	V_3
_alt_hps2fpga_enable_set	,	F_3
"%s bridge\n"	,	L_8
of_reset_control_get_by_index	,	F_12
fpga_bridge_unregister	,	F_23
platform_device	,	V_15
remap_mask	,	V_9
IS_ERR	,	F_13
