embsys_microblaze_0_0.vhd,vhdl,xil_defaultlib,../../../bd/embsys/ip/embsys_microblaze_0_0/sim/embsys_microblaze_0_0.vhd,incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"
embsys_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/embsys/ip/embsys_axi_gpio_0_0/sim/embsys_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"
embsys_axi_timer_0_0.vhd,vhdl,xil_defaultlib,../../../bd/embsys/ip/embsys_axi_timer_0_0/sim/embsys_axi_timer_0_0.vhd,incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"
embsys_fit_timer_0_0.vhd,vhdl,xil_defaultlib,../../../bd/embsys/ip/embsys_fit_timer_0_0/sim/embsys_fit_timer_0_0.vhd,incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"
embsys_axi_uartlite_0_0.vhd,vhdl,xil_defaultlib,../../../bd/embsys/ip/embsys_axi_uartlite_0_0/sim/embsys_axi_uartlite_0_0.vhd,incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"
nexys4io_v3_0_S00_AXI.v,verilog,xil_defaultlib,../../../bd/embsys/ipshared/f811/hdl/nexys4io_v3_0_S00_AXI.v,incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"
nexys4io_v3_0.v,verilog,xil_defaultlib,../../../bd/embsys/ipshared/f811/hdl/nexys4io_v3_0.v,incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"
rgbpwm.v,verilog,xil_defaultlib,../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/f811/src/rgbpwm.v,incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"
debounce.v,verilog,xil_defaultlib,../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/f811/src/debounce.v,incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"
sevensegment.v,verilog,xil_defaultlib,../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/f811/src/sevensegment.v,incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"
embsys_nexys4io_0_0.v,verilog,xil_defaultlib,../../../bd/embsys/ip/embsys_nexys4io_0_0/sim/embsys_nexys4io_0_0.v,incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"
embsys_dlmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/embsys/ip/embsys_dlmb_v10_0/sim/embsys_dlmb_v10_0.vhd,incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"
embsys_ilmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/embsys/ip/embsys_ilmb_v10_0/sim/embsys_ilmb_v10_0.vhd,incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"
embsys_dlmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/embsys/ip/embsys_dlmb_bram_if_cntlr_0/sim/embsys_dlmb_bram_if_cntlr_0.vhd,incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"
embsys_ilmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/embsys/ip/embsys_ilmb_bram_if_cntlr_0/sim/embsys_ilmb_bram_if_cntlr_0.vhd,incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"
embsys_lmb_bram_0.v,verilog,xil_defaultlib,../../../bd/embsys/ip/embsys_lmb_bram_0/sim/embsys_lmb_bram_0.v,incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"
embsys_xbar_0.v,verilog,xil_defaultlib,../../../bd/embsys/ip/embsys_xbar_0/sim/embsys_xbar_0.v,incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"
embsys_microblaze_0_axi_intc_0.vhd,vhdl,xil_defaultlib,../../../bd/embsys/ip/embsys_microblaze_0_axi_intc_0/sim/embsys_microblaze_0_axi_intc_0.vhd,incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"
embsys_microblaze_0_xlconcat_0.v,verilog,xil_defaultlib,../../../bd/embsys/ip/embsys_microblaze_0_xlconcat_0/sim/embsys_microblaze_0_xlconcat_0.v,incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"
embsys_mdm_1_0.vhd,vhdl,xil_defaultlib,../../../bd/embsys/ip/embsys_mdm_1_0/sim/embsys_mdm_1_0.vhd,incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"
embsys_clk_wiz_1_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/embsys/ip/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0_clk_wiz.v,incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"
embsys_clk_wiz_1_0.v,verilog,xil_defaultlib,../../../bd/embsys/ip/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0.v,incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"
embsys_rst_clk_wiz_1_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/embsys/ip/embsys_rst_clk_wiz_1_100M_0/sim/embsys_rst_clk_wiz_1_100M_0.vhd,incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"
PmodOLEDrgb_axi_quad_spi_0_0.vhd,vhdl,xil_defaultlib,../../../bd/embsys/ip/embsys_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_axi_quad_spi_0_0/sim/PmodOLEDrgb_axi_quad_spi_0_0.vhd,incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"
PmodOLEDrgb_axi_gpio_0_1.vhd,vhdl,xil_defaultlib,../../../bd/embsys/ip/embsys_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_axi_gpio_0_1/sim/PmodOLEDrgb_axi_gpio_0_1.vhd,incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"
pmod_concat.v,verilog,xil_defaultlib,../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ip/embsys_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_pmod_bridge_0_0/src/pmod_concat.v,incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"
PmodOLEDrgb_pmod_bridge_0_0.v,verilog,xil_defaultlib,../../../bd/embsys/ip/embsys_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_pmod_bridge_0_0/sim/PmodOLEDrgb_pmod_bridge_0_0.v,incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"
PmodOLEDrgb_v1_0.v,verilog,xil_defaultlib,../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/35e8/hdl/PmodOLEDrgb_v1_0.v,incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"
embsys_PmodOLEDrgb_0_0.v,verilog,xil_defaultlib,../../../bd/embsys/ip/embsys_PmodOLEDrgb_0_0/sim/embsys_PmodOLEDrgb_0_0.v,incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"
embsys_axi_gpio_1_0.vhd,vhdl,xil_defaultlib,../../../bd/embsys/ip/embsys_axi_gpio_1_0/sim/embsys_axi_gpio_1_0.vhd,incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"
embsys_axi_gpio_green_low_0.vhd,vhdl,xil_defaultlib,../../../bd/embsys/ip/embsys_axi_gpio_green_low_0/sim/embsys_axi_gpio_green_low_0.vhd,incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"
embsys.v,verilog,xil_defaultlib,../../../bd/embsys/sim/embsys.v,incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../Vivado_FinalProject.gen/sources_1/bd/embsys/ipshared/d0f7"
glbl.v,Verilog,xil_defaultlib,glbl.v
