Simulator report for AA2380-MAXV_TSTQ9
Sat Mar 02 15:07:05 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------+
; Simulator Summary                           ;
+-----------------------------+---------------+
; Type                        ; Value         ;
+-----------------------------+---------------+
; Simulation Start Time       ; 0 ps          ;
; Simulation End Time         ; 64.0 ms       ;
; Simulation Netlist Size     ; 188 nodes     ;
; Simulation Coverage         ;      88.81 %  ;
; Total Number of Transitions ; 243735077     ;
; Simulation Breakpoints      ; 0             ;
; Family                      ; MAX II        ;
; Device                      ; EPM2210F324C3 ;
+-----------------------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                    ;
+--------------------------------------------------------------------------------------------+--------------------------+---------------+
; Option                                                                                     ; Setting                  ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------------------+---------------+
; Simulation mode                                                                            ; Timing                   ; Timing        ;
; Start time                                                                                 ; 0 ns                     ; 0 ns          ;
; Simulation results format                                                                  ; CVWF                     ;               ;
; Vector input source                                                                        ; F0_ClockEnable_BETA2.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; Off                      ; On            ;
; Check outputs                                                                              ; Off                      ; Off           ;
; Report simulation coverage                                                                 ; On                       ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                       ; On            ;
; Display missing 1-value coverage report                                                    ; On                       ; On            ;
; Display missing 0-value coverage report                                                    ; On                       ; On            ;
; Detect setup and hold time violations                                                      ; Off                      ; Off           ;
; Detect glitches                                                                            ; Off                      ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                      ; Off           ;
; Generate Signal Activity File                                                              ; Off                      ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                      ; Off           ;
; Group bus channels in simulation results                                                   ; Off                      ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                       ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE               ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                      ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On                       ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                     ; Auto          ;
+--------------------------------------------------------------------------------------------+--------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      88.81 % ;
; Total nodes checked                                 ; 188          ;
; Total output ports checked                          ; 268          ;
; Total output ports with complete 1/0-value coverage ; 238          ;
; Total output ports with no 1/0-value coverage       ; 29           ;
; Total output ports with no 1-value coverage         ; 29           ;
; Total output ports with no 0-value coverage         ; 30           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-----------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                               ;
+-------------------------------------------+--------------------------------------------+------------------+
; Node Name                                 ; Output Port Name                           ; Output Port Type ;
+-------------------------------------------+--------------------------------------------+------------------+
; |F0_ClockEnable_BETA2|Mux0~0              ; |F0_ClockEnable_BETA2|Mux0~0               ; combout          ;
; |F0_ClockEnable_BETA2|Add0~0              ; |F0_ClockEnable_BETA2|Add0~0               ; combout          ;
; |F0_ClockEnable_BETA2|Add0~1              ; |F0_ClockEnable_BETA2|Add0~1               ; combout          ;
; |F0_ClockEnable_BETA2|Add0~2              ; |F0_ClockEnable_BETA2|Add0~2               ; combout          ;
; |F0_ClockEnable_BETA2|Add0~3              ; |F0_ClockEnable_BETA2|Add0~3               ; combout          ;
; |F0_ClockEnable_BETA2|Add0~4              ; |F0_ClockEnable_BETA2|Add0~4               ; combout          ;
; |F0_ClockEnable_BETA2|Bypass~0            ; |F0_ClockEnable_BETA2|Bypass~0             ; combout          ;
; |F0_ClockEnable_BETA2|Bypass~1            ; |F0_ClockEnable_BETA2|Bypass~1             ; combout          ;
; |F0_ClockEnable_BETA2|zReadCLK            ; |F0_ClockEnable_BETA2|ReadCLK~0            ; combout          ;
; |F0_ClockEnable_BETA2|nFS~reg0            ; |F0_ClockEnable_BETA2|nFS~reg0             ; regout           ;
; |F0_ClockEnable_BETA2|Fso~reg0            ; |F0_ClockEnable_BETA2|Fso~reg0             ; regout           ;
; |F0_ClockEnable_BETA2|Fso128~reg0         ; |F0_ClockEnable_BETA2|Fso128~reg0          ; regout           ;
; |F0_ClockEnable_BETA2|clearAll~reg0       ; |F0_ClockEnable_BETA2|clearAll~reg0        ; regout           ;
; |F0_ClockEnable_BETA2|clken_ReadCLK       ; |F0_ClockEnable_BETA2|clken_ReadCLK        ; regout           ;
; |F0_ClockEnable_BETA2|AVGlatch[0]         ; |F0_ClockEnable_BETA2|AVGlatch[0]          ; regout           ;
; |F0_ClockEnable_BETA2|AVGlatch[1]         ; |F0_ClockEnable_BETA2|ChangeDetect~0       ; combout          ;
; |F0_ClockEnable_BETA2|AVGlatch[2]         ; |F0_ClockEnable_BETA2|AVGlatch[2]          ; regout           ;
; |F0_ClockEnable_BETA2|SRLatch[0]          ; |F0_ClockEnable_BETA2|ChangeDetect~1       ; combout          ;
; |F0_ClockEnable_BETA2|SRLatch[2]          ; |F0_ClockEnable_BETA2|SRLatch[2]           ; regout           ;
; |F0_ClockEnable_BETA2|SRLatch[1]          ; |F0_ClockEnable_BETA2|ChangeDetect~2       ; combout          ;
; |F0_ClockEnable_BETA2|counter_ReadCLK[13] ; |F0_ClockEnable_BETA2|counter_ReadCLK[13]  ; regout           ;
; |F0_ClockEnable_BETA2|counter_ReadCLK[12] ; |F0_ClockEnable_BETA2|counter_ReadCLK[12]  ; regout           ;
; |F0_ClockEnable_BETA2|counter_ReadCLK[11] ; |F0_ClockEnable_BETA2|counter_ReadCLK[11]  ; regout           ;
; |F0_ClockEnable_BETA2|counter_ReadCLK[10] ; |F0_ClockEnable_BETA2|counter_ReadCLK[10]  ; regout           ;
; |F0_ClockEnable_BETA2|Equal5~0            ; |F0_ClockEnable_BETA2|Equal5~0             ; combout          ;
; |F0_ClockEnable_BETA2|counter_ReadCLK[9]  ; |F0_ClockEnable_BETA2|counter_ReadCLK[9]   ; regout           ;
; |F0_ClockEnable_BETA2|counter_ReadCLK[8]  ; |F0_ClockEnable_BETA2|counter_ReadCLK[8]   ; regout           ;
; |F0_ClockEnable_BETA2|Equal5~1            ; |F0_ClockEnable_BETA2|Equal5~1             ; combout          ;
; |F0_ClockEnable_BETA2|LessThan4~0         ; |F0_ClockEnable_BETA2|LessThan4~0          ; combout          ;
; |F0_ClockEnable_BETA2|counter_ReadCLK[7]  ; |F0_ClockEnable_BETA2|counter_ReadCLK[7]   ; regout           ;
; |F0_ClockEnable_BETA2|LessThan4~5         ; |F0_ClockEnable_BETA2|LessThan4~5          ; combout          ;
; |F0_ClockEnable_BETA2|counter_ReadCLK[1]  ; |F0_ClockEnable_BETA2|counter_ReadCLK[1]   ; regout           ;
; |F0_ClockEnable_BETA2|counter_ReadCLK[6]  ; |F0_ClockEnable_BETA2|counter_ReadCLK[6]   ; regout           ;
; |F0_ClockEnable_BETA2|Mux9~0              ; |F0_ClockEnable_BETA2|Mux9~0               ; combout          ;
; |F0_ClockEnable_BETA2|SetCnt_ReadCLK[6]~0 ; |F0_ClockEnable_BETA2|SetCnt_ReadCLK[6]~0  ; combout          ;
; |F0_ClockEnable_BETA2|Mux14~0             ; |F0_ClockEnable_BETA2|Mux14~0              ; combout          ;
; |F0_ClockEnable_BETA2|SetCnt_ReadCLK[1]~1 ; |F0_ClockEnable_BETA2|SetCnt_ReadCLK[1]~1  ; combout          ;
; |F0_ClockEnable_BETA2|Equal5~2            ; |F0_ClockEnable_BETA2|Equal5~2             ; combout          ;
; |F0_ClockEnable_BETA2|counter_ReadCLK[2]  ; |F0_ClockEnable_BETA2|counter_ReadCLK[2]   ; regout           ;
; |F0_ClockEnable_BETA2|Mux13~0             ; |F0_ClockEnable_BETA2|Mux13~0              ; combout          ;
; |F0_ClockEnable_BETA2|SetCnt_ReadCLK[2]~2 ; |F0_ClockEnable_BETA2|SetCnt_ReadCLK[2]~2  ; combout          ;
; |F0_ClockEnable_BETA2|Mux15~0             ; |F0_ClockEnable_BETA2|Mux15~0              ; combout          ;
; |F0_ClockEnable_BETA2|Equal5~3            ; |F0_ClockEnable_BETA2|Equal5~3             ; combout          ;
; |F0_ClockEnable_BETA2|Equal5~4            ; |F0_ClockEnable_BETA2|Equal5~4             ; combout          ;
; |F0_ClockEnable_BETA2|counter_ReadCLK[3]  ; |F0_ClockEnable_BETA2|counter_ReadCLK[3]   ; regout           ;
; |F0_ClockEnable_BETA2|counter_ReadCLK[4]  ; |F0_ClockEnable_BETA2|counter_ReadCLK[4]   ; regout           ;
; |F0_ClockEnable_BETA2|Mux11~0             ; |F0_ClockEnable_BETA2|Mux11~0              ; combout          ;
; |F0_ClockEnable_BETA2|SetCnt_ReadCLK[4]~3 ; |F0_ClockEnable_BETA2|SetCnt_ReadCLK[4]~3  ; combout          ;
; |F0_ClockEnable_BETA2|Mux12~0             ; |F0_ClockEnable_BETA2|Mux12~0              ; combout          ;
; |F0_ClockEnable_BETA2|SetCnt_ReadCLK[3]~4 ; |F0_ClockEnable_BETA2|SetCnt_ReadCLK[3]~4  ; combout          ;
; |F0_ClockEnable_BETA2|Equal5~5            ; |F0_ClockEnable_BETA2|Equal5~5             ; combout          ;
; |F0_ClockEnable_BETA2|Mux10~0             ; |F0_ClockEnable_BETA2|Mux10~0              ; combout          ;
; |F0_ClockEnable_BETA2|counter_ReadCLK[5]  ; |F0_ClockEnable_BETA2|counter_ReadCLK[5]   ; regout           ;
; |F0_ClockEnable_BETA2|Equal5~6            ; |F0_ClockEnable_BETA2|Equal5~6             ; combout          ;
; |F0_ClockEnable_BETA2|Mux8~0              ; |F0_ClockEnable_BETA2|Mux8~0               ; combout          ;
; |F0_ClockEnable_BETA2|SetCnt_ReadCLK[7]~5 ; |F0_ClockEnable_BETA2|SetCnt_ReadCLK[7]~5  ; combout          ;
; |F0_ClockEnable_BETA2|Equal5~7            ; |F0_ClockEnable_BETA2|Equal5~7             ; combout          ;
; |F0_ClockEnable_BETA2|counter_nFS[9]      ; |F0_ClockEnable_BETA2|counter_nFS[9]       ; regout           ;
; |F0_ClockEnable_BETA2|counter_nFS[8]      ; |F0_ClockEnable_BETA2|counter_nFS[8]       ; regout           ;
; |F0_ClockEnable_BETA2|Equal2~0            ; |F0_ClockEnable_BETA2|Equal2~0             ; combout          ;
; |F0_ClockEnable_BETA2|counter_nFS[13]     ; |F0_ClockEnable_BETA2|counter_nFS[13]      ; regout           ;
; |F0_ClockEnable_BETA2|counter_nFS[12]     ; |F0_ClockEnable_BETA2|counter_nFS[12]      ; regout           ;
; |F0_ClockEnable_BETA2|Equal2~1            ; |F0_ClockEnable_BETA2|Equal2~1             ; combout          ;
; |F0_ClockEnable_BETA2|counter_nFS[6]      ; |F0_ClockEnable_BETA2|counter_nFS[6]       ; regout           ;
; |F0_ClockEnable_BETA2|Equal2~2            ; |F0_ClockEnable_BETA2|Equal2~2             ; combout          ;
; |F0_ClockEnable_BETA2|counter_nFS[5]      ; |F0_ClockEnable_BETA2|counter_nFS[5]       ; regout           ;
; |F0_ClockEnable_BETA2|counter_nFS[4]      ; |F0_ClockEnable_BETA2|counter_nFS[4]       ; regout           ;
; |F0_ClockEnable_BETA2|counter_nFS[3]      ; |F0_ClockEnable_BETA2|counter_nFS[3]       ; regout           ;
; |F0_ClockEnable_BETA2|counter_nFS[2]      ; |F0_ClockEnable_BETA2|counter_nFS[2]       ; regout           ;
; |F0_ClockEnable_BETA2|Equal2~3            ; |F0_ClockEnable_BETA2|Equal2~3             ; combout          ;
; |F0_ClockEnable_BETA2|counter_nFS[7]      ; |F0_ClockEnable_BETA2|counter_nFS[7]       ; regout           ;
; |F0_ClockEnable_BETA2|counter_nFS[1]      ; |F0_ClockEnable_BETA2|counter_nFS[1]       ; regout           ;
; |F0_ClockEnable_BETA2|Equal2~4            ; |F0_ClockEnable_BETA2|Equal2~4             ; combout          ;
; |F0_ClockEnable_BETA2|counter_nFS[11]     ; |F0_ClockEnable_BETA2|counter_nFS[11]      ; regout           ;
; |F0_ClockEnable_BETA2|counter_nFS[10]     ; |F0_ClockEnable_BETA2|counter_nFS[10]      ; regout           ;
; |F0_ClockEnable_BETA2|Equal2~5            ; |F0_ClockEnable_BETA2|Equal2~5             ; combout          ;
; |F0_ClockEnable_BETA2|Equal2~6            ; |F0_ClockEnable_BETA2|Equal2~6             ; combout          ;
; |F0_ClockEnable_BETA2|clken_nFS           ; |F0_ClockEnable_BETA2|clken_nFS~0          ; combout          ;
; |F0_ClockEnable_BETA2|clken_nFS           ; |F0_ClockEnable_BETA2|clken_nFS            ; regout           ;
; |F0_ClockEnable_BETA2|counter_Fso[6]      ; |F0_ClockEnable_BETA2|counter_Fso[6]       ; regout           ;
; |F0_ClockEnable_BETA2|counter_Fso[7]      ; |F0_ClockEnable_BETA2|counter_Fso[7]       ; regout           ;
; |F0_ClockEnable_BETA2|Equal3~0            ; |F0_ClockEnable_BETA2|Equal3~0             ; combout          ;
; |F0_ClockEnable_BETA2|Mux0~1              ; |F0_ClockEnable_BETA2|Mux0~1               ; combout          ;
; |F0_ClockEnable_BETA2|counter_Fso[9]      ; |F0_ClockEnable_BETA2|counter_Fso[9]       ; regout           ;
; |F0_ClockEnable_BETA2|counter_Fso[8]      ; |F0_ClockEnable_BETA2|counter_Fso[8]       ; regout           ;
; |F0_ClockEnable_BETA2|Equal3~1            ; |F0_ClockEnable_BETA2|Equal3~1             ; combout          ;
; |F0_ClockEnable_BETA2|Equal3~2            ; |F0_ClockEnable_BETA2|Equal3~2             ; combout          ;
; |F0_ClockEnable_BETA2|Mux0~2              ; |F0_ClockEnable_BETA2|Mux0~2               ; combout          ;
; |F0_ClockEnable_BETA2|counter_Fso[10]     ; |F0_ClockEnable_BETA2|counter_Fso[10]      ; regout           ;
; |F0_ClockEnable_BETA2|counter_Fso[11]     ; |F0_ClockEnable_BETA2|counter_Fso[11]      ; regout           ;
; |F0_ClockEnable_BETA2|Equal3~3            ; |F0_ClockEnable_BETA2|Equal3~3             ; combout          ;
; |F0_ClockEnable_BETA2|counter_Fso[13]     ; |F0_ClockEnable_BETA2|counter_Fso[13]      ; regout           ;
; |F0_ClockEnable_BETA2|Mux0~3              ; |F0_ClockEnable_BETA2|Mux0~3               ; combout          ;
; |F0_ClockEnable_BETA2|counter_Fso[12]     ; |F0_ClockEnable_BETA2|counter_Fso[12]      ; regout           ;
; |F0_ClockEnable_BETA2|Equal3~4            ; |F0_ClockEnable_BETA2|Equal3~4             ; combout          ;
; |F0_ClockEnable_BETA2|Equal3~5            ; |F0_ClockEnable_BETA2|Equal3~5             ; combout          ;
; |F0_ClockEnable_BETA2|counter_Fso[5]      ; |F0_ClockEnable_BETA2|counter_Fso[5]       ; regout           ;
; |F0_ClockEnable_BETA2|counter_Fso[4]      ; |F0_ClockEnable_BETA2|counter_Fso[4]       ; regout           ;
; |F0_ClockEnable_BETA2|counter_Fso[3]      ; |F0_ClockEnable_BETA2|counter_Fso[3]       ; regout           ;
; |F0_ClockEnable_BETA2|counter_Fso[2]      ; |F0_ClockEnable_BETA2|counter_Fso[2]       ; regout           ;
; |F0_ClockEnable_BETA2|Equal3~6            ; |F0_ClockEnable_BETA2|Equal3~6             ; combout          ;
; |F0_ClockEnable_BETA2|counter_Fso[1]      ; |F0_ClockEnable_BETA2|counter_Fso[1]       ; regout           ;
; |F0_ClockEnable_BETA2|Equal3~7            ; |F0_ClockEnable_BETA2|Equal3~7             ; combout          ;
; |F0_ClockEnable_BETA2|clken_FSo           ; |F0_ClockEnable_BETA2|clken_FSo~0          ; combout          ;
; |F0_ClockEnable_BETA2|clken_FSo           ; |F0_ClockEnable_BETA2|clken_FSo            ; regout           ;
; |F0_ClockEnable_BETA2|counter_Fso128[2]   ; |F0_ClockEnable_BETA2|counter_Fso128[2]    ; regout           ;
; |F0_ClockEnable_BETA2|Equal4~0            ; |F0_ClockEnable_BETA2|Equal4~0             ; combout          ;
; |F0_ClockEnable_BETA2|counter_Fso128[3]   ; |F0_ClockEnable_BETA2|counter_Fso128[3]    ; regout           ;
; |F0_ClockEnable_BETA2|counter_Fso128[4]   ; |F0_ClockEnable_BETA2|counter_Fso128[4]    ; regout           ;
; |F0_ClockEnable_BETA2|Equal4~1            ; |F0_ClockEnable_BETA2|Equal4~1             ; combout          ;
; |F0_ClockEnable_BETA2|counter_Fso128[6]   ; |F0_ClockEnable_BETA2|counter_Fso128[6]    ; regout           ;
; |F0_ClockEnable_BETA2|counter_Fso128[5]   ; |F0_ClockEnable_BETA2|counter_Fso128[5]    ; regout           ;
; |F0_ClockEnable_BETA2|Equal4~2            ; |F0_ClockEnable_BETA2|Equal4~2             ; combout          ;
; |F0_ClockEnable_BETA2|counter_Fso128[1]   ; |F0_ClockEnable_BETA2|counter_Fso128[1]    ; regout           ;
; |F0_ClockEnable_BETA2|Equal4~3            ; |F0_ClockEnable_BETA2|Equal4~3             ; combout          ;
; |F0_ClockEnable_BETA2|clken_Fso128        ; |F0_ClockEnable_BETA2|clken_Fso128~0       ; combout          ;
; |F0_ClockEnable_BETA2|clken_Fso128        ; |F0_ClockEnable_BETA2|clken_Fso128         ; regout           ;
; |F0_ClockEnable_BETA2|Add4~0              ; |F0_ClockEnable_BETA2|Add4~0               ; combout          ;
; |F0_ClockEnable_BETA2|Add4~5              ; |F0_ClockEnable_BETA2|Add4~5               ; combout          ;
; |F0_ClockEnable_BETA2|Add4~5              ; |F0_ClockEnable_BETA2|Add4~7               ; cout0            ;
; |F0_ClockEnable_BETA2|Add4~10             ; |F0_ClockEnable_BETA2|Add4~10              ; combout          ;
; |F0_ClockEnable_BETA2|Add4~10             ; |F0_ClockEnable_BETA2|Add4~12              ; cout             ;
; |F0_ClockEnable_BETA2|Add4~15             ; |F0_ClockEnable_BETA2|Add4~15              ; combout          ;
; |F0_ClockEnable_BETA2|Add4~15             ; |F0_ClockEnable_BETA2|Add4~17COUT1_98      ; cout1            ;
; |F0_ClockEnable_BETA2|Add4~20             ; |F0_ClockEnable_BETA2|Add4~20              ; combout          ;
; |F0_ClockEnable_BETA2|Add4~20             ; |F0_ClockEnable_BETA2|Add4~22COUT1_96      ; cout1            ;
; |F0_ClockEnable_BETA2|Add4~25             ; |F0_ClockEnable_BETA2|Add4~25              ; combout          ;
; |F0_ClockEnable_BETA2|Add4~25             ; |F0_ClockEnable_BETA2|Add4~27COUT1_94      ; cout1            ;
; |F0_ClockEnable_BETA2|LessThan4~8         ; |F0_ClockEnable_BETA2|LessThan4~8          ; cout0            ;
; |F0_ClockEnable_BETA2|LessThan4~8         ; |F0_ClockEnable_BETA2|LessThan4~8COUT1_51  ; cout1            ;
; |F0_ClockEnable_BETA2|Add4~30             ; |F0_ClockEnable_BETA2|Add4~30              ; combout          ;
; |F0_ClockEnable_BETA2|Add4~30             ; |F0_ClockEnable_BETA2|Add4~32COUT1_92      ; cout1            ;
; |F0_ClockEnable_BETA2|Add4~35             ; |F0_ClockEnable_BETA2|Add4~35              ; combout          ;
; |F0_ClockEnable_BETA2|Add4~35             ; |F0_ClockEnable_BETA2|Add4~37              ; cout             ;
; |F0_ClockEnable_BETA2|Add4~40             ; |F0_ClockEnable_BETA2|Add4~40              ; combout          ;
; |F0_ClockEnable_BETA2|Add4~40             ; |F0_ClockEnable_BETA2|Add4~42              ; cout             ;
; |F0_ClockEnable_BETA2|Add4~45             ; |F0_ClockEnable_BETA2|Add4~45              ; combout          ;
; |F0_ClockEnable_BETA2|Add4~45             ; |F0_ClockEnable_BETA2|Add4~47              ; cout0            ;
; |F0_ClockEnable_BETA2|Add4~50             ; |F0_ClockEnable_BETA2|Add4~50              ; combout          ;
; |F0_ClockEnable_BETA2|Add4~50             ; |F0_ClockEnable_BETA2|Add4~52              ; cout0            ;
; |F0_ClockEnable_BETA2|Add4~55             ; |F0_ClockEnable_BETA2|Add4~55              ; combout          ;
; |F0_ClockEnable_BETA2|Add4~55             ; |F0_ClockEnable_BETA2|Add4~57              ; cout0            ;
; |F0_ClockEnable_BETA2|Add4~60             ; |F0_ClockEnable_BETA2|Add4~60              ; combout          ;
; |F0_ClockEnable_BETA2|Add4~60             ; |F0_ClockEnable_BETA2|Add4~62              ; cout0            ;
; |F0_ClockEnable_BETA2|Add1~0              ; |F0_ClockEnable_BETA2|Add1~0               ; combout          ;
; |F0_ClockEnable_BETA2|Add1~0              ; |F0_ClockEnable_BETA2|Add1~2COUT1_110      ; cout1            ;
; |F0_ClockEnable_BETA2|Add1~6              ; |F0_ClockEnable_BETA2|Add1~6               ; combout          ;
; |F0_ClockEnable_BETA2|Add1~6              ; |F0_ClockEnable_BETA2|Add1~8COUT1_108      ; cout1            ;
; |F0_ClockEnable_BETA2|Add1~12             ; |F0_ClockEnable_BETA2|Add1~12              ; combout          ;
; |F0_ClockEnable_BETA2|Add1~18             ; |F0_ClockEnable_BETA2|Add1~18              ; combout          ;
; |F0_ClockEnable_BETA2|Add1~18             ; |F0_ClockEnable_BETA2|Add1~20              ; cout0            ;
; |F0_ClockEnable_BETA2|Add1~24             ; |F0_ClockEnable_BETA2|Add1~24              ; combout          ;
; |F0_ClockEnable_BETA2|Add1~24             ; |F0_ClockEnable_BETA2|Add1~26              ; cout             ;
; |F0_ClockEnable_BETA2|Add1~31             ; |F0_ClockEnable_BETA2|Add1~31              ; combout          ;
; |F0_ClockEnable_BETA2|Add1~31             ; |F0_ClockEnable_BETA2|Add1~33              ; cout0            ;
; |F0_ClockEnable_BETA2|Add1~37             ; |F0_ClockEnable_BETA2|Add1~37              ; combout          ;
; |F0_ClockEnable_BETA2|Add1~37             ; |F0_ClockEnable_BETA2|Add1~39              ; cout0            ;
; |F0_ClockEnable_BETA2|Add1~43             ; |F0_ClockEnable_BETA2|Add1~43              ; combout          ;
; |F0_ClockEnable_BETA2|Add1~43             ; |F0_ClockEnable_BETA2|Add1~45              ; cout0            ;
; |F0_ClockEnable_BETA2|Add1~49             ; |F0_ClockEnable_BETA2|Add1~49              ; combout          ;
; |F0_ClockEnable_BETA2|Add1~49             ; |F0_ClockEnable_BETA2|Add1~51              ; cout0            ;
; |F0_ClockEnable_BETA2|Add1~55             ; |F0_ClockEnable_BETA2|Add1~55              ; combout          ;
; |F0_ClockEnable_BETA2|Add1~55             ; |F0_ClockEnable_BETA2|Add1~57COUT1_106     ; cout1            ;
; |F0_ClockEnable_BETA2|Add1~61             ; |F0_ClockEnable_BETA2|Add1~61              ; combout          ;
; |F0_ClockEnable_BETA2|Add1~61             ; |F0_ClockEnable_BETA2|Add1~63              ; cout             ;
; |F0_ClockEnable_BETA2|Add1~67             ; |F0_ClockEnable_BETA2|Add1~67              ; combout          ;
; |F0_ClockEnable_BETA2|Add1~67             ; |F0_ClockEnable_BETA2|Add1~69              ; cout             ;
; |F0_ClockEnable_BETA2|Add1~73             ; |F0_ClockEnable_BETA2|Add1~73              ; combout          ;
; |F0_ClockEnable_BETA2|Add1~73             ; |F0_ClockEnable_BETA2|Add1~75COUT1_112     ; cout1            ;
; |F0_ClockEnable_BETA2|Add2~0              ; |F0_ClockEnable_BETA2|Add2~0               ; combout          ;
; |F0_ClockEnable_BETA2|Add2~0              ; |F0_ClockEnable_BETA2|Add2~2               ; cout             ;
; |F0_ClockEnable_BETA2|Add2~6              ; |F0_ClockEnable_BETA2|Add2~6               ; combout          ;
; |F0_ClockEnable_BETA2|Add2~6              ; |F0_ClockEnable_BETA2|Add2~8COUT1_106      ; cout1            ;
; |F0_ClockEnable_BETA2|Add2~12             ; |F0_ClockEnable_BETA2|Add2~12              ; combout          ;
; |F0_ClockEnable_BETA2|Add2~12             ; |F0_ClockEnable_BETA2|Add2~14COUT1_110     ; cout1            ;
; |F0_ClockEnable_BETA2|Add2~18             ; |F0_ClockEnable_BETA2|Add2~18              ; combout          ;
; |F0_ClockEnable_BETA2|Add2~18             ; |F0_ClockEnable_BETA2|Add2~20COUT1_108     ; cout1            ;
; |F0_ClockEnable_BETA2|Add2~24             ; |F0_ClockEnable_BETA2|Add2~24              ; combout          ;
; |F0_ClockEnable_BETA2|Add2~24             ; |F0_ClockEnable_BETA2|Add2~26COUT1_112     ; cout1            ;
; |F0_ClockEnable_BETA2|Add2~30             ; |F0_ClockEnable_BETA2|Add2~30              ; combout          ;
; |F0_ClockEnable_BETA2|Add2~30             ; |F0_ClockEnable_BETA2|Add2~32              ; cout             ;
; |F0_ClockEnable_BETA2|Add2~36             ; |F0_ClockEnable_BETA2|Add2~36              ; combout          ;
; |F0_ClockEnable_BETA2|Add2~42             ; |F0_ClockEnable_BETA2|Add2~42              ; combout          ;
; |F0_ClockEnable_BETA2|Add2~42             ; |F0_ClockEnable_BETA2|Add2~44              ; cout0            ;
; |F0_ClockEnable_BETA2|Add2~48             ; |F0_ClockEnable_BETA2|Add2~48              ; combout          ;
; |F0_ClockEnable_BETA2|Add2~48             ; |F0_ClockEnable_BETA2|Add2~50              ; cout0            ;
; |F0_ClockEnable_BETA2|Add2~54             ; |F0_ClockEnable_BETA2|Add2~54              ; combout          ;
; |F0_ClockEnable_BETA2|Add2~54             ; |F0_ClockEnable_BETA2|Add2~56              ; cout0            ;
; |F0_ClockEnable_BETA2|Add2~60             ; |F0_ClockEnable_BETA2|Add2~60              ; combout          ;
; |F0_ClockEnable_BETA2|Add2~60             ; |F0_ClockEnable_BETA2|Add2~62              ; cout0            ;
; |F0_ClockEnable_BETA2|Add2~66             ; |F0_ClockEnable_BETA2|Add2~66              ; combout          ;
; |F0_ClockEnable_BETA2|Add2~66             ; |F0_ClockEnable_BETA2|Add2~68              ; cout0            ;
; |F0_ClockEnable_BETA2|Add2~73             ; |F0_ClockEnable_BETA2|Add2~73              ; combout          ;
; |F0_ClockEnable_BETA2|Add2~73             ; |F0_ClockEnable_BETA2|Add2~75              ; cout             ;
; |F0_ClockEnable_BETA2|Add3~1              ; |F0_ClockEnable_BETA2|Add3~1               ; combout          ;
; |F0_ClockEnable_BETA2|Add3~1              ; |F0_ClockEnable_BETA2|Add3~3               ; cout0            ;
; |F0_ClockEnable_BETA2|Add3~1              ; |F0_ClockEnable_BETA2|Add3~3COUT1_53       ; cout1            ;
; |F0_ClockEnable_BETA2|Add3~7              ; |F0_ClockEnable_BETA2|Add3~7               ; combout          ;
; |F0_ClockEnable_BETA2|Add3~7              ; |F0_ClockEnable_BETA2|Add3~9               ; cout             ;
; |F0_ClockEnable_BETA2|Add3~13             ; |F0_ClockEnable_BETA2|Add3~13              ; combout          ;
; |F0_ClockEnable_BETA2|Add3~13             ; |F0_ClockEnable_BETA2|Add3~15              ; cout0            ;
; |F0_ClockEnable_BETA2|Add3~19             ; |F0_ClockEnable_BETA2|Add3~19              ; combout          ;
; |F0_ClockEnable_BETA2|Add3~25             ; |F0_ClockEnable_BETA2|Add3~25              ; combout          ;
; |F0_ClockEnable_BETA2|Add3~25             ; |F0_ClockEnable_BETA2|Add3~27              ; cout0            ;
; |F0_ClockEnable_BETA2|Add3~31             ; |F0_ClockEnable_BETA2|Add3~31              ; combout          ;
; |F0_ClockEnable_BETA2|Add3~31             ; |F0_ClockEnable_BETA2|Add3~33              ; cout0            ;
; |F0_ClockEnable_BETA2|Add3~31             ; |F0_ClockEnable_BETA2|Add3~33COUT1_51      ; cout1            ;
; |F0_ClockEnable_BETA2|LessThan4~13        ; |F0_ClockEnable_BETA2|LessThan4~13         ; cout0            ;
; |F0_ClockEnable_BETA2|LessThan4~13        ; |F0_ClockEnable_BETA2|LessThan4~13COUT1_49 ; cout1            ;
; |F0_ClockEnable_BETA2|Add4~67             ; |F0_ClockEnable_BETA2|Add4~67              ; cout0            ;
; |F0_ClockEnable_BETA2|Add4~67             ; |F0_ClockEnable_BETA2|Add4~67COUT1_82      ; cout1            ;
; |F0_ClockEnable_BETA2|Add1~81             ; |F0_ClockEnable_BETA2|Add1~81              ; cout0            ;
; |F0_ClockEnable_BETA2|Add1~81             ; |F0_ClockEnable_BETA2|Add1~81COUT1_96      ; cout1            ;
; |F0_ClockEnable_BETA2|Add2~81             ; |F0_ClockEnable_BETA2|Add2~81              ; cout0            ;
; |F0_ClockEnable_BETA2|Add2~81             ; |F0_ClockEnable_BETA2|Add2~81COUT1_96      ; cout1            ;
; |F0_ClockEnable_BETA2|Add3~39             ; |F0_ClockEnable_BETA2|Add3~39              ; cout0            ;
; |F0_ClockEnable_BETA2|Add3~39             ; |F0_ClockEnable_BETA2|Add3~39COUT1_49      ; cout1            ;
; |F0_ClockEnable_BETA2|SetCnt_ReadCLK[5]~6 ; |F0_ClockEnable_BETA2|SetCnt_ReadCLK[5]~6  ; combout          ;
; |F0_ClockEnable_BETA2|LessThan4~18        ; |F0_ClockEnable_BETA2|LessThan4~18         ; cout             ;
; |F0_ClockEnable_BETA2|LessThan4~23        ; |F0_ClockEnable_BETA2|LessThan4~23         ; cout0            ;
; |F0_ClockEnable_BETA2|LessThan4~23        ; |F0_ClockEnable_BETA2|LessThan4~23COUT1_47 ; cout1            ;
; |F0_ClockEnable_BETA2|LessThan4~28        ; |F0_ClockEnable_BETA2|LessThan4~28         ; cout0            ;
; |F0_ClockEnable_BETA2|LessThan4~28        ; |F0_ClockEnable_BETA2|LessThan4~28COUT1_45 ; cout1            ;
; |F0_ClockEnable_BETA2|LessThan4~33        ; |F0_ClockEnable_BETA2|LessThan4~33         ; cout0            ;
; |F0_ClockEnable_BETA2|LessThan4~33        ; |F0_ClockEnable_BETA2|LessThan4~33COUT1_43 ; cout1            ;
; |F0_ClockEnable_BETA2|CK98M304            ; |F0_ClockEnable_BETA2|CK98M304~corein      ; combout          ;
; |F0_ClockEnable_BETA2|SR[0]               ; |F0_ClockEnable_BETA2|SR[0]~corein         ; combout          ;
; |F0_ClockEnable_BETA2|SR[1]               ; |F0_ClockEnable_BETA2|SR[1]~corein         ; combout          ;
; |F0_ClockEnable_BETA2|SR[2]               ; |F0_ClockEnable_BETA2|SR[2]~corein         ; combout          ;
; |F0_ClockEnable_BETA2|AVG[2]              ; |F0_ClockEnable_BETA2|AVG[2]~corein        ; combout          ;
; |F0_ClockEnable_BETA2|AVG[1]              ; |F0_ClockEnable_BETA2|AVG[1]~corein        ; combout          ;
; |F0_ClockEnable_BETA2|AVG[0]              ; |F0_ClockEnable_BETA2|AVG[0]~corein        ; combout          ;
; |F0_ClockEnable_BETA2|ReadCLK             ; |F0_ClockEnable_BETA2|ReadCLK              ; padio            ;
; |F0_ClockEnable_BETA2|nFS                 ; |F0_ClockEnable_BETA2|nFS                  ; padio            ;
; |F0_ClockEnable_BETA2|Fso                 ; |F0_ClockEnable_BETA2|Fso                  ; padio            ;
; |F0_ClockEnable_BETA2|Fso128              ; |F0_ClockEnable_BETA2|Fso128               ; padio            ;
; |F0_ClockEnable_BETA2|OutOfRange          ; |F0_ClockEnable_BETA2|OutOfRange           ; padio            ;
; |F0_ClockEnable_BETA2|clearAll            ; |F0_ClockEnable_BETA2|clearAll             ; padio            ;
+-------------------------------------------+--------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                  ;
+-------------------------------+----------------------------------------+------------------+
; Node Name                     ; Output Port Name                       ; Output Port Type ;
+-------------------------------+----------------------------------------+------------------+
; |F0_ClockEnable_BETA2|Add4~5  ; |F0_ClockEnable_BETA2|Add4~7COUT1_100  ; cout1            ;
; |F0_ClockEnable_BETA2|Add4~15 ; |F0_ClockEnable_BETA2|Add4~17          ; cout0            ;
; |F0_ClockEnable_BETA2|Add4~20 ; |F0_ClockEnable_BETA2|Add4~22          ; cout0            ;
; |F0_ClockEnable_BETA2|Add4~25 ; |F0_ClockEnable_BETA2|Add4~27          ; cout0            ;
; |F0_ClockEnable_BETA2|Add4~30 ; |F0_ClockEnable_BETA2|Add4~32          ; cout0            ;
; |F0_ClockEnable_BETA2|Add4~45 ; |F0_ClockEnable_BETA2|Add4~47COUT1_84  ; cout1            ;
; |F0_ClockEnable_BETA2|Add4~50 ; |F0_ClockEnable_BETA2|Add4~52COUT1_86  ; cout1            ;
; |F0_ClockEnable_BETA2|Add4~55 ; |F0_ClockEnable_BETA2|Add4~57COUT1_88  ; cout1            ;
; |F0_ClockEnable_BETA2|Add4~60 ; |F0_ClockEnable_BETA2|Add4~62COUT1_90  ; cout1            ;
; |F0_ClockEnable_BETA2|Add1~0  ; |F0_ClockEnable_BETA2|Add1~2           ; cout0            ;
; |F0_ClockEnable_BETA2|Add1~6  ; |F0_ClockEnable_BETA2|Add1~8           ; cout0            ;
; |F0_ClockEnable_BETA2|Add1~18 ; |F0_ClockEnable_BETA2|Add1~20COUT1_114 ; cout1            ;
; |F0_ClockEnable_BETA2|Add1~31 ; |F0_ClockEnable_BETA2|Add1~33COUT1_104 ; cout1            ;
; |F0_ClockEnable_BETA2|Add1~37 ; |F0_ClockEnable_BETA2|Add1~39COUT1_102 ; cout1            ;
; |F0_ClockEnable_BETA2|Add1~43 ; |F0_ClockEnable_BETA2|Add1~45COUT1_100 ; cout1            ;
; |F0_ClockEnable_BETA2|Add1~49 ; |F0_ClockEnable_BETA2|Add1~51COUT1_98  ; cout1            ;
; |F0_ClockEnable_BETA2|Add1~55 ; |F0_ClockEnable_BETA2|Add1~57          ; cout0            ;
; |F0_ClockEnable_BETA2|Add1~73 ; |F0_ClockEnable_BETA2|Add1~75          ; cout0            ;
; |F0_ClockEnable_BETA2|Add2~6  ; |F0_ClockEnable_BETA2|Add2~8           ; cout0            ;
; |F0_ClockEnable_BETA2|Add2~12 ; |F0_ClockEnable_BETA2|Add2~14          ; cout0            ;
; |F0_ClockEnable_BETA2|Add2~18 ; |F0_ClockEnable_BETA2|Add2~20          ; cout0            ;
; |F0_ClockEnable_BETA2|Add2~24 ; |F0_ClockEnable_BETA2|Add2~26          ; cout0            ;
; |F0_ClockEnable_BETA2|Add2~42 ; |F0_ClockEnable_BETA2|Add2~44COUT1_114 ; cout1            ;
; |F0_ClockEnable_BETA2|Add2~48 ; |F0_ClockEnable_BETA2|Add2~50COUT1_104 ; cout1            ;
; |F0_ClockEnable_BETA2|Add2~54 ; |F0_ClockEnable_BETA2|Add2~56COUT1_102 ; cout1            ;
; |F0_ClockEnable_BETA2|Add2~60 ; |F0_ClockEnable_BETA2|Add2~62COUT1_100 ; cout1            ;
; |F0_ClockEnable_BETA2|Add2~66 ; |F0_ClockEnable_BETA2|Add2~68COUT1_98  ; cout1            ;
; |F0_ClockEnable_BETA2|Add3~13 ; |F0_ClockEnable_BETA2|Add3~15COUT1_55  ; cout1            ;
; |F0_ClockEnable_BETA2|Add3~25 ; |F0_ClockEnable_BETA2|Add3~27COUT1_57  ; cout1            ;
+-------------------------------+----------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                  ;
+-------------------------------+----------------------------------------+------------------+
; Node Name                     ; Output Port Name                       ; Output Port Type ;
+-------------------------------+----------------------------------------+------------------+
; |F0_ClockEnable_BETA2|Add4~5  ; |F0_ClockEnable_BETA2|Add4~7COUT1_100  ; cout1            ;
; |F0_ClockEnable_BETA2|Add4~15 ; |F0_ClockEnable_BETA2|Add4~17          ; cout0            ;
; |F0_ClockEnable_BETA2|Add4~20 ; |F0_ClockEnable_BETA2|Add4~22          ; cout0            ;
; |F0_ClockEnable_BETA2|Add4~25 ; |F0_ClockEnable_BETA2|Add4~27          ; cout0            ;
; |F0_ClockEnable_BETA2|Add4~30 ; |F0_ClockEnable_BETA2|Add4~32          ; cout0            ;
; |F0_ClockEnable_BETA2|Add4~45 ; |F0_ClockEnable_BETA2|Add4~47COUT1_84  ; cout1            ;
; |F0_ClockEnable_BETA2|Add4~50 ; |F0_ClockEnable_BETA2|Add4~52COUT1_86  ; cout1            ;
; |F0_ClockEnable_BETA2|Add4~55 ; |F0_ClockEnable_BETA2|Add4~57COUT1_88  ; cout1            ;
; |F0_ClockEnable_BETA2|Add4~60 ; |F0_ClockEnable_BETA2|Add4~62COUT1_90  ; cout1            ;
; |F0_ClockEnable_BETA2|Add1~0  ; |F0_ClockEnable_BETA2|Add1~2           ; cout0            ;
; |F0_ClockEnable_BETA2|Add1~6  ; |F0_ClockEnable_BETA2|Add1~8           ; cout0            ;
; |F0_ClockEnable_BETA2|Add1~18 ; |F0_ClockEnable_BETA2|Add1~20COUT1_114 ; cout1            ;
; |F0_ClockEnable_BETA2|Add1~31 ; |F0_ClockEnable_BETA2|Add1~33COUT1_104 ; cout1            ;
; |F0_ClockEnable_BETA2|Add1~37 ; |F0_ClockEnable_BETA2|Add1~39COUT1_102 ; cout1            ;
; |F0_ClockEnable_BETA2|Add1~43 ; |F0_ClockEnable_BETA2|Add1~45COUT1_100 ; cout1            ;
; |F0_ClockEnable_BETA2|Add1~49 ; |F0_ClockEnable_BETA2|Add1~51COUT1_98  ; cout1            ;
; |F0_ClockEnable_BETA2|Add1~55 ; |F0_ClockEnable_BETA2|Add1~57          ; cout0            ;
; |F0_ClockEnable_BETA2|Add1~73 ; |F0_ClockEnable_BETA2|Add1~75          ; cout0            ;
; |F0_ClockEnable_BETA2|Add2~6  ; |F0_ClockEnable_BETA2|Add2~8           ; cout0            ;
; |F0_ClockEnable_BETA2|Add2~12 ; |F0_ClockEnable_BETA2|Add2~14          ; cout0            ;
; |F0_ClockEnable_BETA2|Add2~18 ; |F0_ClockEnable_BETA2|Add2~20          ; cout0            ;
; |F0_ClockEnable_BETA2|Add2~24 ; |F0_ClockEnable_BETA2|Add2~26          ; cout0            ;
; |F0_ClockEnable_BETA2|Add2~42 ; |F0_ClockEnable_BETA2|Add2~44COUT1_114 ; cout1            ;
; |F0_ClockEnable_BETA2|Add2~48 ; |F0_ClockEnable_BETA2|Add2~50COUT1_104 ; cout1            ;
; |F0_ClockEnable_BETA2|Add2~54 ; |F0_ClockEnable_BETA2|Add2~56COUT1_102 ; cout1            ;
; |F0_ClockEnable_BETA2|Add2~60 ; |F0_ClockEnable_BETA2|Add2~62COUT1_100 ; cout1            ;
; |F0_ClockEnable_BETA2|Add2~66 ; |F0_ClockEnable_BETA2|Add2~68COUT1_98  ; cout1            ;
; |F0_ClockEnable_BETA2|Add3~13 ; |F0_ClockEnable_BETA2|Add3~15COUT1_55  ; cout1            ;
; |F0_ClockEnable_BETA2|Add3~25 ; |F0_ClockEnable_BETA2|Add3~27COUT1_57  ; cout1            ;
; |F0_ClockEnable_BETA2|AQMODE  ; |F0_ClockEnable_BETA2|AQMODE~corein    ; combout          ;
+-------------------------------+----------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Mar 02 14:56:51 2024
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9
Info: Using vector source file "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of F0_ClockEnable_BETA2.vwf called AA2380-MAXV_TSTQ9.sim_ori.vwf has been created in the db folder
Info: Inverted registers were found during simulation
    Info: Register: |F0_ClockEnable_BETA2|counter_ReadCLK[0]
    Info: Register: |F0_ClockEnable_BETA2|counter_nFS[0]
    Info: Register: |F0_ClockEnable_BETA2|counter_Fso[0]
    Info: Register: |F0_ClockEnable_BETA2|counter_Fso128[0]
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 2 sub-simulations
Info: Simulation coverage is      88.81 %
Info: Number of transitions in simulation is 243735077
Info: Vector file F0_ClockEnable_BETA2.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 150 megabytes
    Info: Processing ended: Sat Mar 02 15:07:06 2024
    Info: Elapsed time: 00:10:15
    Info: Total CPU time (on all processors): 00:06:46


