; Generated by gcc 2.96 19990713 (experimental) for ARM/RISC OS
__r0	RN	0
__a1	RN	0
__a2	RN	1
__a3	RN	2
__a4	RN	3
__v1	RN	4
__v2	RN	5
__v3	RN	6
__v4	RN	7
__v5	RN	8
__v6	RN	9
__sl	RN	10
__fp	RN	11
__ip	RN	12
__sp	RN	13
__lr	RN	14
__pc	RN	15
__f0	FN	0
__f1	FN	1
__f2	FN	2
__f3	FN	3
__f4	FN	4
__f5	FN	5
__f6	FN	6
__f7	FN	7
	AREA |C$$code1|, CODE, READONLY
|gcc2_compiled.|
	EXPORT	|bar|
	AREA |C$$data1|, DATA
	ALIGN
	DCB &62, &61, &72, &00
	ALIGN
	DCD	-16777212
|bar|
	DCD	0
	AREA |C$$code2|, CODE, READONLY
	ALIGN
	EXPORT	|main|
	DCB &6d, &61, &69, &6e
	DCB &00
	ALIGN
	DCD	-16777208
|main|
	; args = 0, pretend = 0, frame = 0, alloca = 0
	; frame_needed = 1, anonymous_args = 0, nonlocal_label = 0
	mov	__ip, __sp
	stmfd	__sp!, {__fp, __ip, __lr, __pc}
	sub	__fp, __ip, #4
	cmp	__sp, __sl
	bllt	|x$stack_overflow|
	bl	|__gccmain|
	ldr	__a3, |L..3|
	mov	__a4, #5
	str	__a4, [__a3, #0]
	ldmea	__fp, {__fp, __sp, __pc}^
|L..4|
	ALIGN
|L..3|
	DCD	|bar|
	IMPORT	|__main|
	DCD	|__main|
	END
