#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu May  9 22:52:01 2019
# Process ID: 44464
# Current directory: D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent43692 D:\Projects\Hipero\svn\dev\fpga\ip_projects\semicap_engine\semicap_engine.xpr
# Log file: D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/vivado.log
# Journal file: D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/Projects/Hipero/svn/dev/fpga/ip_repo/semicap_engine_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/projects/hipero/svn/dev/fpga/ip_repo/semicap_engine'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Projects/Hipero/svn/dev/fpga/ip_repo/semicap_engine_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/Hipero/svn/FPGA/SEMICAP/Sources/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 763.422 ; gain = 123.039
update_compile_order -fileset sources_1
ipx::open_ipxact_file {D:\projects\hipero\svn\dev\fpga\ip_repo\semicap_engine\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'd:/projects/hipero/svn/dev/fpga/ip_repo/semicap_engine/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-4308] Project file 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/semicap_engine_v1_0_project/semicap_engine_v1_0_S00_AXI.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/semicap_engine_v1_0_project/semicap_engine_v1_0.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/semicap_engine_v1_0_project/semicap_engine_v1_0_S00_AXI.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/semicap_engine_v1_0_project/semicap_engine_v1_0.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
set_property taxonomy {/AXI_Infrastructure /FPGA_Features_and_Design/Soft_Error_Mitigation /UserIP} [ipx::current_core]
set_property taxonomy {/AXI_Infrastructure /FPGA_Features_and_Design/Soft_Error_Mitigation} [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/projects/hipero/svn/dev/fpga/ip_repo/semicap_engine/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 's00_axi': References existing memory map 's00_axi'.
set_property driver_value 31 [ipx::get_ports hw_icap_i -of_objects [ipx::current_core]]
ipx::unload_core d:/projects/hipero/svn/dev/fpga/ip_repo/semicap_engine/component.xml
ipx::open_ipxact_file {D:\projects\hipero\svn\dev\fpga\ip_repo\semicap_engine\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'd:/projects/hipero/svn/dev/fpga/ip_repo/semicap_engine/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-4308] Project file 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/semicap_engine_v1_0_project/semicap_engine_v1_0_S00_AXI.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/semicap_engine_v1_0_project/semicap_engine_v1_0.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/semicap_engine_v1_0_project/semicap_engine_v1_0_S00_AXI.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/semicap_engine_v1_0_project/semicap_engine_v1_0.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
set_property taxonomy {/AXI_Infrastructure /FPGA_Features_and_Design/Soft_Error_Mitigation /Partial_Reconfiguration} [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/projects/hipero/svn/dev/fpga/ip_repo/semicap_engine/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 's00_axi': References existing memory map 's00_axi'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_compile_order -fileset sources_1
set_property top semicap_engine [current_fileset]
update_compile_order -fileset sources_1
update_files -from_files D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.tmp/semicap_engine_v1_0_project/semicap_engine_v1_0.vhd -to_files D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/semicap_engine_v1_0_project/semicap_engine_v1_0.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/semicap_engine_v1_0_project/semicap_engine_v1_0.vhd' with file 'D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.tmp/semicap_engine_v1_0_project/semicap_engine_v1_0.vhd'.
INFO: [filemgmt 20-1080] Importing file from 'D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.tmp/semicap_engine_v1_0_project/semicap_engine_v1_0.vhd' to 'D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/semicap_engine_v1_0_project/semicap_engine_v1_0.vhd'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/projects/hipero/svn/dev/fpga/ip_repo/semicap_engine/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 's00_axi': References existing memory map 's00_axi'.
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/projects/hipero/svn/dev/fpga/ip_repo/semicap_engine
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/projects/hipero/svn/dev/fpga/ip_repo/semicap_engine'
ipx::unload_core d:/projects/hipero/svn/dev/fpga/ip_repo/semicap_engine/component.xml
ipx::open_ipxact_file {D:\projects\hipero\svn\dev\fpga\ip_repo\semicap_engine\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'd:/projects/hipero/svn/dev/fpga/ip_repo/semicap_engine/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/semicap_engine_v1_0_project/semicap_engine_v1_0_S00_AXI.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/semicap_engine_v1_0_project/semicap_engine_v1_0.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/semicap_engine_v1_0_project/semicap_engine_v1_0_S00_AXI.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/semicap_engine_v1_0_project/semicap_engine_v1_0.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/projects/hipero/svn/dev/fpga/ip_repo/semicap_engine/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 's00_axi': References existing memory map 's00_axi'.
ipx::infer_bus_interface hw_ip2intc_irpt xilinx.com:signal:interrupt_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-5107] Inferred bus interface 'hw_ip2intc_irpt' of definition 'xilinx.com:signal:interrupt:1.0' (from TCL Argument).
INFO: [IP_Flow 19-4728] Bus Interface 'hw_ip2intc_irpt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/projects/hipero/svn/dev/fpga/ip_repo/semicap_engine
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/projects/hipero/svn/dev/fpga/ip_repo/semicap_engine'
ipx::unload_core d:/projects/hipero/svn/dev/fpga/ip_repo/semicap_engine/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse {D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/semicap_engine.vhd D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/semicap_engine_S00_AXI.vhd}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/semicap_engine_v1_0_project/semicap_engine_v1_0.vhd] -no_script -reset -force -quiet
remove_files  D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/semicap_engine_v1_0_project/semicap_engine_v1_0.vhd
file delete -force D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/semicap_engine_v1_0_project/semicap_engine_v1_0.vhd
export_ip_user_files -of_objects  [get_files D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/semicap_engine_v1_0_project/semicap_engine_v1_0_S00_AXI.vhd] -no_script -reset -force -quiet
remove_files  D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/semicap_engine_v1_0_project/semicap_engine_v1_0_S00_AXI.vhd
file delete -force D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/semicap_engine_v1_0_project/semicap_engine_v1_0_S00_AXI.vhd
ipx::open_ipxact_file {D:\projects\hipero\svn\dev\fpga\ip_repo\semicap_engine\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'd:/projects/hipero/svn/dev/fpga/ip_repo/semicap_engine/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/semicap_engine_project/semicap_engine_S00_AXI.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/semicap_engine_project/semicap_engine.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/semicap_engine_S00_AXI.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/semicap_engine.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/semicap_engine_project/semicap_engine_S00_AXI.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/semicap_engine_project/semicap_engine.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/semicap_engine_S00_AXI.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/semicap_engine.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
ipx::remove_file src/semicap_engine_S00_AXI.vhd [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file src/semicap_engine.vhd [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file ../../../../../../../Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/semicap_engine_project/semicap_engine_S00_AXI.vhd [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file ../../../../../../../Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/semicap_engine_project/semicap_engine.vhd [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file src/semicap_engine_S00_AXI.vhd [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
ipx::remove_file src/semicap_engine.vhd [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
ipx::remove_file ../../../../../../../Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/semicap_engine_project/semicap_engine_S00_AXI.vhd [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
ipx::remove_file ../../../../../../../Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/semicap_engine_project/semicap_engine.vhd [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
ipx::add_file D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/semicap_engine.vhd [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
set_property type vhdlSource [ipx::get_files D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/semicap_engine.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/semicap_engine.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
ipx::add_file D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/semicap_engine_S00_AXI.vhd [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
set_property type vhdlSource [ipx::get_files D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/semicap_engine_S00_AXI.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/semicap_engine_S00_AXI.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
ipx::add_file D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/semicap_engine.vhd [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
set_property type vhdlSource [ipx::get_files D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/semicap_engine.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/semicap_engine.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
ipx::add_file D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/semicap_engine_S00_AXI.vhd [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
set_property type vhdlSource [ipx::get_files D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/semicap_engine_S00_AXI.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/semicap_engine_S00_AXI.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/projects/hipero/svn/dev/fpga/ip_repo/semicap_engine/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/projects/hipero/svn/dev/fpga/ip_repo/semicap_engine/' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/projects/hipero/svn/dev/fpga/ip_repo/semicap_engine/' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
INFO: [IP_Flow 19-3166] Bus Interface 's00_axi': References existing memory map 's00_axi'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property default_lib hipero [current_project]
set_property  ip_repo_paths  {d:/projects/hipero/svn/dev/fpga/ip_repo/semicap_engine d:/Projects/Hipero/svn/FPGA/SEMICAP/Sources/ip} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/projects/hipero/svn/dev/fpga/ip_repo/semicap_engine'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/Hipero/svn/FPGA/SEMICAP/Sources/ip'.
set_property  ip_repo_paths  d:/projects/hipero/svn/dev/fpga/ip_repo/semicap_engine [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/projects/hipero/svn/dev/fpga/ip_repo/semicap_engine'.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
ipx::unload_core d:/projects/hipero/svn/dev/fpga/ip_repo/semicap_engine/component.xml
ipx::open_ipxact_file {D:\projects\hipero\svn\dev\fpga\ip_repo\semicap_engine\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'd:/projects/hipero/svn/dev/fpga/ip_repo/semicap_engine/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/semicap_engine.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/semicap_engine_S00_AXI.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/semicap_engine_S00_AXI.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/semicap_engine.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/semicap_engine.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/semicap_engine_S00_AXI.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/semicap_engine_S00_AXI.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/semicap_engine.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/projects/hipero/svn/dev/fpga/ip_repo/semicap_engine/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/projects/hipero/svn/dev/fpga/ip_repo/semicap_engine/' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/projects/hipero/svn/dev/fpga/ip_repo/semicap_engine/' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/projects/hipero/svn/dev/fpga/ip_repo/semicap_engine/' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/projects/hipero/svn/dev/fpga/ip_repo/semicap_engine/' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
INFO: [IP_Flow 19-3166] Bus Interface 's00_axi': References existing memory map 's00_axi'.
exit
INFO: [Common 17-206] Exiting Vivado at Thu May  9 23:14:29 2019...
