var searchData=
[
  ['abstraction_20layer_0',['FD32M0P Hardware Abstraction Layer',['../group___f_d32_m0_p___h_a_l.html',1,'']]],
  ['access_20dma_1',['Direct Memory Access (DMA)',['../group___d_m_a.html',1,'']]],
  ['access_20functions_2',['CMSIS Core Register Access Functions',['../group___c_m_s_i_s___core___reg_acc_functions.html',1,'']]],
  ['adc_3',['Analog to Digital Convertor (ADC)',['../group___a_d_c.html',1,'']]],
  ['adc_5fblock_5fasync_5freq_5freg_4',['ADC_BLOCK_ASYNC_REQ_REG',['../group___a_d_c___b_l_o_c_k___a_s_y_n_c___r_e_q___r_e_g.html',1,'']]],
  ['adc_5fcalibration_5freq_5freg_5',['ADC_CALIBRATION_REQ_REG',['../group___a_d_c___c_a_l_i_b_r_a_t_i_o_n___r_e_q___r_e_g.html',1,'']]],
  ['adc_5fchnl_5fcfg_5freg_6',['ADC_CHNL_CFG_REG',['../group___a_d_c___c_h_n_l___c_f_g___r_e_g.html',1,'']]],
  ['adc_5fclk_5fctrl_5freg_7',['ADC_CLK_CTRL_REG',['../group___a_d_c___c_l_k___c_t_r_l___r_e_g.html',1,'']]],
  ['adc_5fclk_5fsel_5freg_8',['ADC_CLK_SEL_REG',['../group___a_d_c___c_l_k___s_e_l___r_e_g.html',1,'']]],
  ['adc_5fconv_5fcfg_5freg_9',['ADC_CONV_CFG_REG',['../group___a_d_c___c_o_n_v___c_f_g___r_e_g.html',1,'']]],
  ['adc_5fdbg_5fctrl_5freg_10',['ADC_DBG_CTRL_REG',['../group___a_d_c___d_b_g___c_t_r_l___r_e_g.html',1,'']]],
  ['adc_5fdesc_5freg_11',['ADC_DESC_REG',['../group___a_d_c___d_e_s_c___r_e_g.html',1,'']]],
  ['adc_5fdma_5fen_5f0_5freg_12',['ADC_DMA_EN_0_REG',['../group___a_d_c___d_m_a___e_n__0___r_e_g.html',1,'']]],
  ['adc_5fdma_5fen_5f1_5freg_13',['ADC_DMA_EN_1_REG',['../group___a_d_c___d_m_a___e_n__1___r_e_g.html',1,'']]],
  ['adc_5fdma_5freg_5freg_14',['ADC_DMA_REG_REG',['../group___a_d_c___d_m_a___r_e_g___r_e_g.html',1,'']]],
  ['adc_5fdma_5ftransfer_5fcnt_5freg_15',['ADC_DMA_TRANSFER_CNT_REG',['../group___a_d_c___d_m_a___t_r_a_n_s_f_e_r___c_n_t___r_e_g.html',1,'']]],
  ['adc_5feoc_5fana_5freg_16',['ADC_EOC_ANA_REG',['../group___a_d_c___e_o_c___a_n_a___r_e_g.html',1,'']]],
  ['adc_5fevent_5fen_5f0_5freg_17',['ADC_EVENT_EN_0_REG',['../group___a_d_c___e_v_e_n_t___e_n__0___r_e_g.html',1,'']]],
  ['adc_5fevent_5fen_5f1_5freg_18',['ADC_EVENT_EN_1_REG',['../group___a_d_c___e_v_e_n_t___e_n__1___r_e_g.html',1,'']]],
  ['adc_5fhal_19',['ADC_HAL',['../group___a_d_c___h_a_l.html',1,'']]],
  ['adc_5fhw_5favg_5fcfg_5freg_20',['ADC_HW_AVG_CFG_REG',['../group___a_d_c___h_w___a_v_g___c_f_g___r_e_g.html',1,'']]],
  ['adc_5finterrupts_21',['ADC_INTERRUPTS',['../group___a_d_c___i_n_t_e_r_r_u_p_t_s.html',1,'']]],
  ['adc_5fintr_5fen_5f0_5freg_22',['ADC_INTR_EN_0_REG',['../group___a_d_c___i_n_t_r___e_n__0___r_e_g.html',1,'']]],
  ['adc_5fintr_5fen_5f1_5freg_23',['ADC_INTR_EN_1_REG',['../group___a_d_c___i_n_t_r___e_n__1___r_e_g.html',1,'']]],
  ['adc_5fintr_5fevent_5freg_24',['ADC_INTR_EVENT_REG',['../group___a_d_c___i_n_t_r___e_v_e_n_t___r_e_g.html',1,'']]],
  ['adc_5fintr_5fnmi_5fen_5f0_5freg_25',['ADC_INTR_NMI_EN_0_REG',['../group___a_d_c___i_n_t_r___n_m_i___e_n__0___r_e_g.html',1,'']]],
  ['adc_5fintr_5fnmi_5fen_5f1_5freg_26',['ADC_INTR_NMI_EN_1_REG',['../group___a_d_c___i_n_t_r___n_m_i___e_n__1___r_e_g.html',1,'']]],
  ['adc_5fintr_5fsts_5freg_27',['ADC_INTR_STS_REG',['../group___a_d_c___i_n_t_r___s_t_s___r_e_g.html',1,'']]],
  ['adc_5fintr_5fsw_5freg_28',['ADC_INTR_SW_REG',['../group___a_d_c___i_n_t_r___s_w___r_e_g.html',1,'']]],
  ['adc_5fkey_29',['ADC_KEY',['../group___a_d_c___k_e_y.html',1,'']]],
  ['adc_5fmemory_5fmap_30',['ADC_MEMORY_MAP',['../group___a_d_c___m_e_m_o_r_y___m_a_p.html',1,'']]],
  ['adc_5fpower_5fdn_5freg_31',['ADC_POWER_DN_REG',['../group___a_d_c___p_o_w_e_r___d_n___r_e_g.html',1,'']]],
  ['adc_5fpubs_5fport_5freg_32',['ADC_PUBS_PORT_REG',['../group___a_d_c___p_u_b_s___p_o_r_t___r_e_g.html',1,'']]],
  ['adc_5fpwr_5fen_5freg_33',['ADC_PWR_EN_REG',['../group___a_d_c___p_w_r___e_n___r_e_g.html',1,'']]],
  ['adc_5fregister_5fflags_34',['ADC_REGISTER_FLAGS',['../group___a_d_c___r_e_g_i_s_t_e_r___f_l_a_g_s.html',1,'']]],
  ['adc_5fregisters_35',['ADC_REGISTERS',['../group___a_d_c___r_e_g_i_s_t_e_r_s.html',1,'']]],
  ['adc_5fresult_5fcfg_5freg_36',['ADC_RESULT_CFG_REG',['../group___a_d_c___r_e_s_u_l_t___c_f_g___r_e_g.html',1,'']]],
  ['adc_5fresult_5freg_37',['ADC_RESULT_REG',['../group___a_d_c___r_e_s_u_l_t___r_e_g.html',1,'']]],
  ['adc_5frst_5fctrl_5freg_38',['ADC_RST_CTRL_REG',['../group___a_d_c___r_s_t___c_t_r_l___r_e_g.html',1,'']]],
  ['adc_5frst_5fsts_5freg_39',['ADC_RST_STS_REG',['../group___a_d_c___r_s_t___s_t_s___r_e_g.html',1,'']]],
  ['adc_5fsm_5fstate_5freg_40',['ADC_SM_STATE_REG',['../group___a_d_c___s_m___s_t_a_t_e___r_e_g.html',1,'']]],
  ['adc_5fspare_5fctrl_5freg_41',['ADC_SPARE_CTRL_REG',['../group___a_d_c___s_p_a_r_e___c_t_r_l___r_e_g.html',1,'']]],
  ['adc_5fspare_5fsts_5freg_42',['ADC_SPARE_STS_REG',['../group___a_d_c___s_p_a_r_e___s_t_s___r_e_g.html',1,'']]],
  ['adc_5fstatus_5freg_43',['ADC_STATUS_REG',['../group___a_d_c___s_t_a_t_u_s___r_e_g.html',1,'']]],
  ['adc_5fsubs_5fport_5freg_44',['ADC_SUBS_PORT_REG',['../group___a_d_c___s_u_b_s___p_o_r_t___r_e_g.html',1,'']]],
  ['adc_5fsw_5ftrigger_5freg_45',['ADC_SW_TRIGGER_REG',['../group___a_d_c___s_w___t_r_i_g_g_e_r___r_e_g.html',1,'']]],
  ['adc_5ftemp_5fsensor_5fen_5freg_46',['ADC_TEMP_SENSOR_EN_REG',['../group___a_d_c___t_e_m_p___s_e_n_s_o_r___e_n___r_e_g.html',1,'']]],
  ['adc_5ftimer_5fconversion_5freg_47',['ADC_TIMER_CONVERSION_REG',['../group___a_d_c___t_i_m_e_r___c_o_n_v_e_r_s_i_o_n___r_e_g.html',1,'']]],
  ['adc_5ftimer_5fsample_5freg_48',['ADC_TIMER_SAMPLE_REG',['../group___a_d_c___t_i_m_e_r___s_a_m_p_l_e___r_e_g.html',1,'']]],
  ['adc_5ftimer_5fstart_5freg_49',['ADC_TIMER_START_REG',['../group___a_d_c___t_i_m_e_r___s_t_a_r_t___r_e_g.html',1,'']]],
  ['adc_5fwindow_5fcomp_5freg_50',['ADC_WINDOW_COMP_REG',['../group___a_d_c___w_i_n_d_o_w___c_o_m_p___r_e_g.html',1,'']]],
  ['amplifier_20opamp_51',['Operational Amplifier (OPAMP)',['../group___o_p_a_m_p.html',1,'']]],
  ['analog_20convertor_20dac_52',['Digital to Analog Convertor (DAC)',['../group___d_a_c.html',1,'']]],
  ['analog_20to_20digital_20convertor_20adc_53',['Analog to Digital Convertor (ADC)',['../group___a_d_c.html',1,'']]],
  ['and_20control_20registers_54',['Status and Control Registers',['../group___c_m_s_i_s___c_o_r_e.html',1,'']]],
  ['and_20instructions_20reference_55',['Functions and Instructions Reference',['../group___c_m_s_i_s___core___function_interface.html',1,'']]],
  ['and_20type_20definitions_56',['Defines and Type Definitions',['../group___c_m_s_i_s__core__register.html',1,'']]],
  ['arm_20dma_20ip_20pl230_57',['ARM DMA IP (PL230)',['../group___p_l230.html',1,'']]]
];
