VERILOG_SOURCES = $(PWD)/top.v
TOPLEVEL= top
MODULE= top
include $(COCOTB)/makefiles/Makefile.inc
include $(COCOTB)/makefiles/Makefile.sim
