#convert verilog and store it in myHDL folder besodes sample.py
