{"raw":{},"required":["Filename","Size"],"package":"yosys","version":"0.8-1","section":"electronics","priority":"optional","architecture":"amd64","depends":["libc6 (>= 2.27)","libffi6 (>= 3.0.4)","libgcc1 (>= 1:3.0)","libreadline7 (>= 6.0)","libstdc++6 (>= 5.2)","libtcl8.6 (>= 8.6.0)","python3:any","berkeley-abc (>= 1.01+20161002hgeb6eca6+dfsg)","xdot"],"installedSize":6864,"maintainer":"Debian Science Maintainers <debian-science-maintainers@lists.alioth.debian.org>","description":"Framework for Verilog RTL synthesis","homepage":"http://www.clifford.at/yosys","filename":"pool/main/y/yosys/yosys_0.8-1_amd64.deb","size":1883824,"md5":"9e3e04ff8fba06d90d73ddb7b07421a2","sha256":"e204b9c50d48f2eb56220d5ce57321c4024a29b25b439599f00de5c23f2b59d2","descriptionMd5":"b4a38d1bfabb13bedbd16816bf4105ab"}