{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1691464397807 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691464397808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug  8 00:13:17 2023 " "Processing started: Tue Aug  8 00:13:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691464397808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691464397808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto2 -c projeto2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto2 -c projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691464397808 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1691464397914 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1691464397914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contador.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/contador.tdf" 5 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691464402269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691464402269 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "count " "Group name \"count\" is missing brackets (\[ \])" {  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 125 6 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1691464402270 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "count " "Group name \"count\" is missing brackets (\[ \])" {  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 132 6 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1691464402270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.tdf 1 1 " "Found 1 design units, including 1 entities, in source file display.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 5 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691464402271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691464402271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projeto2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projeto2 " "Found entity 1: projeto2" {  } { { "projeto2.bdf" "" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691464402271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691464402271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor_numero_segmento.tdf 1 1 " "Found 1 design units, including 1 entities, in source file conversor_numero_segmento.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 conversor_numero_segmento " "Found entity 1: conversor_numero_segmento" {  } { { "conversor_numero_segmento.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/conversor_numero_segmento.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691464402271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691464402271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.tdf 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/debouncer.tdf" 3 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691464402272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691464402272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sorteador.tdf 1 1 " "Found 1 design units, including 1 entities, in source file sorteador.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sorteador " "Found entity 1: sorteador" {  } { { "sorteador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/sorteador.tdf" 3 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691464402273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691464402273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_crescente.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contador_crescente.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador_crescente " "Found entity 1: contador_crescente" {  } { { "contador_crescente.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/contador_crescente.tdf" 5 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691464402273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691464402273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.tdf 1 1 " "Found 1 design units, including 1 entities, in source file registrador.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 6 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691464402275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691464402275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.tdf 1 1 " "Found 1 design units, including 1 entities, in source file controle.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "controle.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/controle.tdf" 3 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691464402276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691464402276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.tdf 1 1 " "Found 1 design units, including 1 entities, in source file teste.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 teste " "Found entity 1: teste" {  } { { "teste.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/teste.tdf" 3 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691464402277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691464402277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor_binario4_binario8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file conversor_binario4_binario8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 conversor_binario4_binario8 " "Found entity 1: conversor_binario4_binario8" {  } { { "conversor_binario4_binario8.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/conversor_binario4_binario8.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691464402277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691464402277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controler.tdf 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controler.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_controler " "Found entity 1: lcd_controler" {  } { { "lcd_controler.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/lcd_controler.tdf" 16 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691464402278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691464402278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_logic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file lcd_logic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_logic " "Found entity 1: lcd_logic" {  } { { "lcd_logic.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/lcd_logic.tdf" 9 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691464402279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691464402279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file leds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 leds " "Found entity 1: leds" {  } { { "leds.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/leds.tdf" 3 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691464402280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691464402280 ""}
{ "Warning" "WTDFX_BIT0_FOUND_AS_MSB" "q 1 " "Group MSB q1 overrides BIT0 = LSB in actual or default Options Statement" {  } { { "contador.inc" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/contador.inc" 26 11 0 } }  } 0 287002 "Group MSB %1!s!%2!d! overrides BIT0 = LSB in actual or default Options Statement" 0 0 "Analysis & Synthesis" 0 -1 1691464402280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "varia_display.tdf 1 1 " "Found 1 design units, including 1 entities, in source file varia_display.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 varia_display " "Found entity 1: varia_display" {  } { { "varia_display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/varia_display.tdf" 6 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691464402281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691464402281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "song_starwars_25MHz/controlador.tdf 1 1 " "Found 1 design units, including 1 entities, in source file song_starwars_25MHz/controlador.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "song_starwars_25MHz/controlador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/controlador.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691464402282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691464402282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "song_starwars_25MHz/divisor_clock.tdf 1 1 " "Found 1 design units, including 1 entities, in source file song_starwars_25MHz/divisor_clock.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "song_starwars_25MHz/divisor_clock.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/divisor_clock.tdf" 7 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691464402283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691464402283 ""}
{ "Warning" "WTDFX_NON_INT_LOG2" "" "Result of LOG2 is not an integer -- rounded result to next whole number" {  } { { "song_starwars_25MHz/song_starwars_25MHz.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/song_starwars_25MHz.tdf" 11 20 0 } }  } 0 287009 "Result of LOG2 is not an integer -- rounded result to next whole number" 0 0 "Analysis & Synthesis" 0 -1 1691464402283 ""}
{ "Warning" "WTDFX_NON_INT_LOG2" "" "Result of LOG2 is not an integer -- rounded result to next whole number" {  } { { "song_starwars_25MHz/song_starwars_25MHz.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/song_starwars_25MHz.tdf" 16 20 0 } }  } 0 287009 "Result of LOG2 is not an integer -- rounded result to next whole number" 0 0 "Analysis & Synthesis" 0 -1 1691464402283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "song_starwars_25MHz/song_starwars_25MHz.tdf 1 1 " "Found 1 design units, including 1 entities, in source file song_starwars_25MHz/song_starwars_25MHz.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 song_starwars_25MHz " "Found entity 1: song_starwars_25MHz" {  } { { "song_starwars_25MHz/song_starwars_25MHz.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/song_starwars_25MHz.tdf" 19 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691464402284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691464402284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "song_starwars_25MHz/temporizador.tdf 1 1 " "Found 1 design units, including 1 entities, in source file song_starwars_25MHz/temporizador.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 temporizador " "Found entity 1: temporizador" {  } { { "song_starwars_25MHz/temporizador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/temporizador.tdf" 13 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691464402284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691464402284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contador_n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador_n " "Found entity 1: contador_n" {  } { { "contador_n.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/contador_n.tdf" 6 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691464402285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691464402285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.tdf 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/lfsr.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691464402285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691464402285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_grande.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contador_grande.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador_grande " "Found entity 1: contador_grande" {  } { { "contador_grande.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/contador_grande.tdf" 5 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691464402286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691464402286 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "conv_d6 " "Variable or input pin \"conv_d6\" is defined but never used." {  } { { "detector_sorteios.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/detector_sorteios.tdf" 16 8 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1691464402286 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "conv_d5 " "Variable or input pin \"conv_d5\" is defined but never used." {  } { { "detector_sorteios.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/detector_sorteios.tdf" 16 8 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1691464402286 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "conv_d4 " "Variable or input pin \"conv_d4\" is defined but never used." {  } { { "detector_sorteios.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/detector_sorteios.tdf" 16 8 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1691464402286 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "conv_d3 " "Variable or input pin \"conv_d3\" is defined but never used." {  } { { "detector_sorteios.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/detector_sorteios.tdf" 16 8 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1691464402286 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "conv_d2 " "Variable or input pin \"conv_d2\" is defined but never used." {  } { { "detector_sorteios.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/detector_sorteios.tdf" 16 8 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1691464402286 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "conv_d1 " "Variable or input pin \"conv_d1\" is defined but never used." {  } { { "detector_sorteios.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/detector_sorteios.tdf" 16 8 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1691464402286 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "conv_u6 " "Variable or input pin \"conv_u6\" is defined but never used." {  } { { "detector_sorteios.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/detector_sorteios.tdf" 17 8 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1691464402286 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "conv_u5 " "Variable or input pin \"conv_u5\" is defined but never used." {  } { { "detector_sorteios.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/detector_sorteios.tdf" 17 8 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1691464402286 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "conv_u4 " "Variable or input pin \"conv_u4\" is defined but never used." {  } { { "detector_sorteios.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/detector_sorteios.tdf" 17 8 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1691464402286 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "conv_u3 " "Variable or input pin \"conv_u3\" is defined but never used." {  } { { "detector_sorteios.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/detector_sorteios.tdf" 17 8 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1691464402286 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "conv_u2 " "Variable or input pin \"conv_u2\" is defined but never used." {  } { { "detector_sorteios.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/detector_sorteios.tdf" 17 8 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1691464402286 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "conv_u1 " "Variable or input pin \"conv_u1\" is defined but never used." {  } { { "detector_sorteios.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/detector_sorteios.tdf" 17 8 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1691464402286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detector_sorteios.tdf 1 1 " "Found 1 design units, including 1 entities, in source file detector_sorteios.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 detector_sorteios " "Found entity 1: detector_sorteios" {  } { { "detector_sorteios.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/detector_sorteios.tdf" 9 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691464402286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691464402286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulso_to_clock.tdf 1 1 " "Found 1 design units, including 1 entities, in source file pulso_to_clock.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 pulso_to_clock " "Found entity 1: pulso_to_clock" {  } { { "pulso_to_clock.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/pulso_to_clock.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691464402287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691464402287 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto2 " "Elaborating entity \"projeto2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1691464402305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controler lcd_controler:inst15 " "Elaborating entity \"lcd_controler\" for hierarchy \"lcd_controler:inst15\"" {  } { { "projeto2.bdf" "inst15" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 688 616 824 832 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691464402306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_logic lcd_logic:inst14 " "Elaborating entity \"lcd_logic\" for hierarchy \"lcd_logic:inst14\"" {  } { { "projeto2.bdf" "inst14" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 720 328 536 864 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691464402307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversor_binario4_binario8 lcd_logic:inst14\|conversor_binario4_binario8:conv_d\[6\] " "Elaborating entity \"conversor_binario4_binario8\" for hierarchy \"lcd_logic:inst14\|conversor_binario4_binario8:conv_d\[6\]\"" {  } { { "lcd_logic.tdf" "conv_d\[6\]" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/lcd_logic.tdf" 24 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691464402309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:inst4 " "Elaborating entity \"registrador\" for hierarchy \"registrador:inst4\"" {  } { { "projeto2.bdf" "inst4" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 424 -48 200 568 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691464402311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer registrador:inst4\|debouncer:deb " "Elaborating entity \"debouncer\" for hierarchy \"registrador:inst4\|debouncer:deb\"" {  } { { "registrador.tdf" "deb" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 18 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691464402312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador registrador:inst4\|debouncer:deb\|contador:count " "Elaborating entity \"contador\" for hierarchy \"registrador:inst4\|debouncer:deb\|contador:count\"" {  } { { "debouncer.tdf" "count" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/debouncer.tdf" 11 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691464402312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador registrador:inst4\|debouncer:deb\|contador:divisor " "Elaborating entity \"contador\" for hierarchy \"registrador:inst4\|debouncer:deb\|contador:divisor\"" {  } { { "debouncer.tdf" "divisor" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/debouncer.tdf" 12 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691464402313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador registrador:inst4\|contador:divisor " "Elaborating entity \"contador\" for hierarchy \"registrador:inst4\|contador:divisor\"" {  } { { "registrador.tdf" "divisor" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 19 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691464402313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador registrador:inst4\|contador:div_sorteio " "Elaborating entity \"contador\" for hierarchy \"registrador:inst4\|contador:div_sorteio\"" {  } { { "registrador.tdf" "div_sorteio" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 20 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691464402314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_crescente registrador:inst4\|contador_crescente:count " "Elaborating entity \"contador_crescente\" for hierarchy \"registrador:inst4\|contador_crescente:count\"" {  } { { "registrador.tdf" "count" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 21 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691464402314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sorteador registrador:inst4\|sorteador:sorteio " "Elaborating entity \"sorteador\" for hierarchy \"registrador:inst4\|sorteador:sorteio\"" {  } { { "registrador.tdf" "sorteio" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 22 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691464402314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_n registrador:inst4\|sorteador:sorteio\|contador_n:contador " "Elaborating entity \"contador_n\" for hierarchy \"registrador:inst4\|sorteador:sorteio\|contador_n:contador\"" {  } { { "sorteador.tdf" "contador" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/sorteador.tdf" 12 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691464402315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle controle:inst1 " "Elaborating entity \"controle\" for hierarchy \"controle:inst1\"" {  } { { "projeto2.bdf" "inst1" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 424 -264 -112 536 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691464402316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer controle:inst1\|debouncer:debounc3 " "Elaborating entity \"debouncer\" for hierarchy \"controle:inst1\|debouncer:debounc3\"" {  } { { "controle.tdf" "debounc3" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/controle.tdf" 17 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691464402317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst2 " "Elaborating entity \"display\" for hierarchy \"display:inst2\"" {  } { { "projeto2.bdf" "inst2" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 200 1024 1208 344 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691464402318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversor_numero_segmento display:inst2\|conversor_numero_segmento:convd1 " "Elaborating entity \"conversor_numero_segmento\" for hierarchy \"display:inst2\|conversor_numero_segmento:convd1\"" {  } { { "display.tdf" "convd1" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 19 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691464402320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "varia_display display:inst2\|varia_display:varia\[6\] " "Elaborating entity \"varia_display\" for hierarchy \"display:inst2\|varia_display:varia\[6\]\"" {  } { { "display.tdf" "varia\[6\]" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 22 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691464402320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador display:inst2\|varia_display:varia\[6\]\|contador:freq2hz " "Elaborating entity \"contador\" for hierarchy \"display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\"" {  } { { "varia_display.tdf" "freq2hz" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/varia_display.tdf" 18 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691464402321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador display:inst2\|varia_display:varia\[6\]\|contador:freq5hz " "Elaborating entity \"contador\" for hierarchy \"display:inst2\|varia_display:varia\[6\]\|contador:freq5hz\"" {  } { { "varia_display.tdf" "freq5hz" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/varia_display.tdf" 19 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691464402321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador display:inst2\|varia_display:varia\[6\]\|contador:contador6 " "Elaborating entity \"contador\" for hierarchy \"display:inst2\|varia_display:varia\[6\]\|contador:contador6\"" {  } { { "varia_display.tdf" "contador6" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/varia_display.tdf" 20 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691464402322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador display:inst2\|varia_display:varia\[6\]\|contador:count " "Elaborating entity \"contador\" for hierarchy \"display:inst2\|varia_display:varia\[6\]\|contador:count\"" {  } { { "varia_display.tdf" "count" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/varia_display.tdf" 21 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691464402322 ""}
{ "Warning" "WTDFX_BIT0_FOUND_AS_MSB" "q 1 " "Group MSB q1 overrides BIT0 = LSB in actual or default Options Statement" {  } { { "contador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/contador.tdf" 10 5 0 } } { "varia_display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/varia_display.tdf" 20 5 0 } } { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 20 6 0 } } { "projeto2.bdf" "" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 200 1024 1208 344 "inst2" "" } } } }  } 0 287002 "Group MSB %1!s!%2!d! overrides BIT0 = LSB in actual or default Options Statement" 0 0 "Analysis & Synthesis" 0 -1 1691464402322 ""}
{ "Warning" "WTDFX_BIT0_FOUND_AS_MSB" "count 1 " "Group MSB count1 overrides BIT0 = LSB in actual or default Options Statement" {  } { { "contador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/contador.tdf" 14 10 0 } } { "varia_display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/varia_display.tdf" 20 5 0 } } { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 20 6 0 } } { "projeto2.bdf" "" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 200 1024 1208 344 "inst2" "" } } } }  } 0 287002 "Group MSB %1!s!%2!d! overrides BIT0 = LSB in actual or default Options Statement" 0 0 "Analysis & Synthesis" 0 -1 1691464402322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr display:inst2\|varia_display:varia\[6\]\|lfsr:spin " "Elaborating entity \"lfsr\" for hierarchy \"display:inst2\|varia_display:varia\[6\]\|lfsr:spin\"" {  } { { "varia_display.tdf" "spin" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/varia_display.tdf" 22 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691464402323 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "seed_unidade " "Variable or input pin \"seed_unidade\" is defined but never used." {  } { { "lfsr.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/lfsr.tdf" 5 3 0 } } { "varia_display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/varia_display.tdf" 22 5 0 } } { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 20 6 0 } } { "projeto2.bdf" "" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 200 1024 1208 344 "inst2" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1691464402323 "|projeto2|display:inst2|varia_display:varia[6]|lfsr:spin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detector_sorteios display:inst2\|detector_sorteios:detector " "Elaborating entity \"detector_sorteios\" for hierarchy \"display:inst2\|detector_sorteios:detector\"" {  } { { "display.tdf" "detector" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 24 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691464402330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_crescente contador_crescente:inst3 " "Elaborating entity \"contador_crescente\" for hierarchy \"contador_crescente:inst3\"" {  } { { "projeto2.bdf" "inst3" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 200 -64 88 344 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691464402330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:inst " "Elaborating entity \"contador\" for hierarchy \"contador:inst\"" {  } { { "projeto2.bdf" "inst" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 184 -368 -128 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691464402331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "song_starwars_25MHz song_starwars_25MHz:inst9 " "Elaborating entity \"song_starwars_25MHz\" for hierarchy \"song_starwars_25MHz:inst9\"" {  } { { "projeto2.bdf" "inst9" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 896 616 768 1008 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691464402331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temporizador song_starwars_25MHz:inst9\|temporizador:temp " "Elaborating entity \"temporizador\" for hierarchy \"song_starwars_25MHz:inst9\|temporizador:temp\"" {  } { { "song_starwars_25MHz/song_starwars_25MHz.tdf" "temp" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/song_starwars_25MHz.tdf" 28 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691464402332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_clock song_starwars_25MHz:inst9\|divisor_clock:div_clock " "Elaborating entity \"divisor_clock\" for hierarchy \"song_starwars_25MHz:inst9\|divisor_clock:div_clock\"" {  } { { "song_starwars_25MHz/song_starwars_25MHz.tdf" "div_clock" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/song_starwars_25MHz.tdf" 30 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691464402332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador song_starwars_25MHz:inst9\|controlador:control " "Elaborating entity \"controlador\" for hierarchy \"song_starwars_25MHz:inst9\|controlador:control\"" {  } { { "song_starwars_25MHz/song_starwars_25MHz.tdf" "control" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/song_starwars_25MHz.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691464402333 ""}
{ "Warning" "WTDFX_NON_INT_DIVISION" "25000000 3 " "Result of division operation \"25000000/3\" contains a remainder -- truncated result" {  } { { "song_starwars_25MHz/controlador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/controlador.tdf" 28 46 0 } } { "song_starwars_25MHz/song_starwars_25MHz.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/song_starwars_25MHz.tdf" 32 2 0 } } { "projeto2.bdf" "" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 896 616 768 1008 "inst9" "" } } } }  } 0 287010 "Result of division operation \"%1!s!/%2!s!\" contains a remainder -- truncated result" 0 0 "Analysis & Synthesis" 0 -1 1691464402334 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "display:inst2\|varia_display:varia\[1\]\|_~5 " "Found clock multiplexer display:inst2\|varia_display:varia\[1\]\|_~5" {  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 22 6 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1691464402714 "|projeto2|display:inst2|varia_display:varia[1]|_~5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "display:inst2\|varia_display:varia\[2\]\|_~5 " "Found clock multiplexer display:inst2\|varia_display:varia\[2\]\|_~5" {  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 22 6 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1691464402714 "|projeto2|display:inst2|varia_display:varia[2]|_~5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "display:inst2\|varia_display:varia\[3\]\|_~5 " "Found clock multiplexer display:inst2\|varia_display:varia\[3\]\|_~5" {  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 22 6 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1691464402714 "|projeto2|display:inst2|varia_display:varia[3]|_~5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "display:inst2\|varia_display:varia\[4\]\|_~5 " "Found clock multiplexer display:inst2\|varia_display:varia\[4\]\|_~5" {  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 22 6 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1691464402714 "|projeto2|display:inst2|varia_display:varia[4]|_~5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "display:inst2\|varia_display:varia\[5\]\|_~5 " "Found clock multiplexer display:inst2\|varia_display:varia\[5\]\|_~5" {  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 22 6 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1691464402714 "|projeto2|display:inst2|varia_display:varia[5]|_~5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "display:inst2\|varia_display:varia\[6\]\|_~5 " "Found clock multiplexer display:inst2\|varia_display:varia\[6\]\|_~5" {  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 22 6 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1691464402714 "|projeto2|display:inst2|varia_display:varia[6]|_~5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "registrador:inst4\|temp~1 " "Found clock multiplexer registrador:inst4\|temp~1" {  } { { "registrador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 25 1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1691464402714 "|projeto2|registrador:inst4|temp~1"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1691464402714 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "projeto2.bdf" "" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 728 856 1032 744 "lcd_rw" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691464403891 "|projeto2|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "projeto2.bdf" "" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 864 688 864 880 "led\[1..3\]" "" } { 288 1280 1456 304 "led\[4\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691464403891 "|projeto2|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "projeto2.bdf" "" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 864 688 864 880 "led\[1..3\]" "" } { 288 1280 1456 304 "led\[4\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691464403891 "|projeto2|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "projeto2.bdf" "" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 864 688 864 880 "led\[1..3\]" "" } { 288 1280 1456 304 "led\[4\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691464403891 "|projeto2|led[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1691464403891 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1691464403952 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "136 " "136 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1691464404691 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "controle:inst1\|debouncer:debounc2\|ff\[2\]~0 " "Logic cell \"controle:inst1\|debouncer:debounc2\|ff\[2\]~0\"" {  } { { "debouncer.tdf" "ff\[2\]~0" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/debouncer.tdf" 10 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691464404696 ""} { "Info" "ISCL_SCL_CELL_NAME" "registrador:inst4\|debouncer:deb\|ff\[2\]~0 " "Logic cell \"registrador:inst4\|debouncer:deb\|ff\[2\]~0\"" {  } { { "debouncer.tdf" "ff\[2\]~0" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/debouncer.tdf" 10 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691464404696 ""} { "Info" "ISCL_SCL_CELL_NAME" "controle:inst1\|debouncer:debounc1\|ff\[2\]~0 " "Logic cell \"controle:inst1\|debouncer:debounc1\|ff\[2\]~0\"" {  } { { "debouncer.tdf" "ff\[2\]~0" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/debouncer.tdf" 10 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691464404696 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1691464404696 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1691464404799 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691464404799 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "No output dependent on input pin \"key\[3\]\"" {  } { { "projeto2.bdf" "" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 464 -552 -376 480 "key" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1691464404888 "|projeto2|key[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1691464404888 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1242 " "Implemented 1242 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1691464404888 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1691464404888 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1212 " "Implemented 1212 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1691464404888 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1691464404888 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "496 " "Peak virtual memory: 496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691464404901 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug  8 00:13:24 2023 " "Processing ended: Tue Aug  8 00:13:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691464404901 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691464404901 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691464404901 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1691464404901 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1691464405393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691464405394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug  8 00:13:25 2023 " "Processing started: Tue Aug  8 00:13:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691464405394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1691464405394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projeto2 -c projeto2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off projeto2 -c projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1691464405394 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1691464405413 ""}
{ "Info" "0" "" "Project  = projeto2" {  } {  } 0 0 "Project  = projeto2" 0 0 "Fitter" 0 0 1691464405413 ""}
{ "Info" "0" "" "Revision = projeto2" {  } {  } 0 0 "Revision = projeto2" 0 0 "Fitter" 0 0 1691464405413 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1691464405449 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1691464405449 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "projeto2 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"projeto2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1691464405455 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1691464405474 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1691464405474 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1691464405546 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1691464405549 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691464405582 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691464405582 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691464405582 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1691464405582 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 2611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691464405586 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 2613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691464405586 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 2615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691464405586 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 2617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691464405586 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 2619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691464405586 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1691464405586 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1691464405587 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto2.sdc " "Synopsys Design Constraints File file not found: 'projeto2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1691464405875 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1691464405875 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1691464405887 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1691464405889 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1691464405889 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691464405974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registrador:inst4\|d\[6\]\[3\] " "Destination node registrador:inst4\|d\[6\]\[3\]" {  } { { "registrador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 23 2 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691464405974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registrador:inst4\|d\[6\]\[2\] " "Destination node registrador:inst4\|d\[6\]\[2\]" {  } { { "registrador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 23 2 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691464405974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registrador:inst4\|d\[6\]\[1\] " "Destination node registrador:inst4\|d\[6\]\[1\]" {  } { { "registrador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 23 2 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691464405974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registrador:inst4\|d\[5\]\[3\] " "Destination node registrador:inst4\|d\[5\]\[3\]" {  } { { "registrador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 23 2 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691464405974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registrador:inst4\|d\[5\]\[2\] " "Destination node registrador:inst4\|d\[5\]\[2\]" {  } { { "registrador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 23 2 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691464405974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registrador:inst4\|d\[5\]\[1\] " "Destination node registrador:inst4\|d\[5\]\[1\]" {  } { { "registrador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 23 2 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691464405974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registrador:inst4\|d\[4\]\[3\] " "Destination node registrador:inst4\|d\[4\]\[3\]" {  } { { "registrador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 23 2 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691464405974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registrador:inst4\|d\[4\]\[2\] " "Destination node registrador:inst4\|d\[4\]\[2\]" {  } { { "registrador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 23 2 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691464405974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registrador:inst4\|d\[4\]\[1\] " "Destination node registrador:inst4\|d\[4\]\[1\]" {  } { { "registrador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 23 2 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691464405974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registrador:inst4\|d\[3\]\[3\] " "Destination node registrador:inst4\|d\[3\]\[3\]" {  } { { "registrador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 23 2 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691464405974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1691464405974 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1691464405974 ""}  } { { "projeto2.bdf" "" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 208 -568 -392 224 "clock" "" } } } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 2604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691464405974 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display:inst2\|varia_display:varia\[1\]\|_~4  " "Automatically promoted node display:inst2\|varia_display:varia\[1\]\|_~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691464405975 ""}  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 22 6 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691464405975 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display:inst2\|varia_display:varia\[2\]\|_~4  " "Automatically promoted node display:inst2\|varia_display:varia\[2\]\|_~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691464405975 ""}  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 22 6 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691464405975 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display:inst2\|varia_display:varia\[3\]\|_~4  " "Automatically promoted node display:inst2\|varia_display:varia\[3\]\|_~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691464405975 ""}  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 22 6 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691464405975 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display:inst2\|varia_display:varia\[4\]\|_~4  " "Automatically promoted node display:inst2\|varia_display:varia\[4\]\|_~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691464405975 ""}  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 22 6 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691464405975 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display:inst2\|varia_display:varia\[5\]\|_~4  " "Automatically promoted node display:inst2\|varia_display:varia\[5\]\|_~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691464405975 ""}  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 22 6 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691464405975 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display:inst2\|varia_display:varia\[6\]\|_~4  " "Automatically promoted node display:inst2\|varia_display:varia\[6\]\|_~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691464405975 ""}  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 22 6 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691464405975 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display:inst2\|varia_display:varia\[1\]\|_~3  " "Automatically promoted node display:inst2\|varia_display:varia\[1\]\|_~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691464405975 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display:inst2\|varia_display:varia\[1\]\|contador:freq5hz\|alt " "Destination node display:inst2\|varia_display:varia\[1\]\|contador:freq5hz\|alt" {  } { { "contador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/contador.tdf" 15 5 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691464405975 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1691464405975 ""}  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 22 6 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691464405975 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display:inst2\|varia_display:varia\[2\]\|_~3  " "Automatically promoted node display:inst2\|varia_display:varia\[2\]\|_~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691464405975 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display:inst2\|varia_display:varia\[2\]\|contador:freq5hz\|alt " "Destination node display:inst2\|varia_display:varia\[2\]\|contador:freq5hz\|alt" {  } { { "contador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/contador.tdf" 15 5 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691464405975 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1691464405975 ""}  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 22 6 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691464405975 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display:inst2\|varia_display:varia\[3\]\|_~3  " "Automatically promoted node display:inst2\|varia_display:varia\[3\]\|_~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691464405975 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display:inst2\|varia_display:varia\[3\]\|contador:freq5hz\|alt " "Destination node display:inst2\|varia_display:varia\[3\]\|contador:freq5hz\|alt" {  } { { "contador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/contador.tdf" 15 5 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691464405975 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1691464405975 ""}  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 22 6 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691464405975 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1691464406151 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1691464406153 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1691464406153 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1691464406155 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1691464406157 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1691464406160 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1691464406160 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1691464406161 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1691464406202 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1691464406203 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1691464406203 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[0\] " "Node \"S_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[10\] " "Node \"S_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[11\] " "Node \"S_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[1\] " "Node \"S_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[2\] " "Node \"S_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[3\] " "Node \"S_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[4\] " "Node \"S_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[5\] " "Node \"S_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[6\] " "Node \"S_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[7\] " "Node \"S_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[8\] " "Node \"S_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[9\] " "Node \"S_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_BS\[0\] " "Node \"S_BS\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_BS\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_BS\[1\] " "Node \"S_BS\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_BS\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_CAS " "Node \"S_CAS\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_CAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_CKE " "Node \"S_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_CLK " "Node \"S_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_CS " "Node \"S_CS\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQM\[0\] " "Node \"S_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQM\[1\] " "Node \"S_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[0\] " "Node \"S_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[10\] " "Node \"S_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[11\] " "Node \"S_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[12\] " "Node \"S_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[13\] " "Node \"S_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[14\] " "Node \"S_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[15\] " "Node \"S_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[1\] " "Node \"S_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[2\] " "Node \"S_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[3\] " "Node \"S_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[4\] " "Node \"S_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[5\] " "Node \"S_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[6\] " "Node \"S_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[7\] " "Node \"S_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[8\] " "Node \"S_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[9\] " "Node \"S_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_RAS " "Node \"S_RAS\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_RAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_WE " "Node \"S_WE\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_WE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "buzzer " "Node \"buzzer\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "buzzer" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsync " "Node \"hsync\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i2c_scl " "Node \"i2c_scl\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i2c_scl" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i2c_sda " "Node \"i2c_sda\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i2c_sda" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir " "Node \"ir\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ir" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[4\] " "Node \"key\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "key\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ps_clk " "Node \"ps_clk\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ps_data " "Node \"ps_data\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps_data" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rst_n " "Node \"rst_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rxd " "Node \"rxd\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rxd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "scl " "Node \"scl\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "scl" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sda " "Node \"sda\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sda" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg\[7\] " "Node \"seg\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seg\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "txd " "Node \"txd\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "txd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_b " "Node \"vga_b\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_b" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_g " "Node \"vga_g\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_g" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_r " "Node \"vga_r\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_r" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vsync " "Node \"vsync\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vsync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691464406234 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1691464406234 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691464406235 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1691464406238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1691464406560 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691464406716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1691464406728 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1691464408088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691464408088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1691464408320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1691464409196 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1691464409196 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1691464411024 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1691464411024 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691464411025 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.73 " "Total time spent on timing analysis during the Fitter is 0.73 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1691464411116 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1691464411128 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1691464411263 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1691464411263 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1691464411418 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691464411729 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1691464411830 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/output_files/projeto2.fit.smsg " "Generated suppressed messages file /home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/output_files/projeto2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1691464411896 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 62 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1952 " "Peak virtual memory: 1952 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691464412147 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug  8 00:13:32 2023 " "Processing ended: Tue Aug  8 00:13:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691464412147 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691464412147 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691464412147 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1691464412147 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1691464412605 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691464412605 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug  8 00:13:32 2023 " "Processing started: Tue Aug  8 00:13:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691464412605 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1691464412605 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projeto2 -c projeto2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off projeto2 -c projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1691464412605 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1691464412698 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1691464412894 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1691464412903 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "348 " "Peak virtual memory: 348 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691464412959 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug  8 00:13:32 2023 " "Processing ended: Tue Aug  8 00:13:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691464412959 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691464412959 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691464412959 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1691464412959 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1691464413052 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1691464413410 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691464413410 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug  8 00:13:33 2023 " "Processing started: Tue Aug  8 00:13:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691464413410 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1691464413410 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta projeto2 -c projeto2 " "Command: quartus_sta projeto2 -c projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1691464413410 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1691464413430 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1691464413484 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1691464413484 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691464413504 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691464413504 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto2.sdc " "Synopsys Design Constraints File file not found: 'projeto2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1691464413629 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1691464413629 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691464413635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name registrador:inst4\|contador:div_sorteio\|alt registrador:inst4\|contador:div_sorteio\|alt " "create_clock -period 1.000 -name registrador:inst4\|contador:div_sorteio\|alt registrador:inst4\|contador:div_sorteio\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691464413635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[1\]\|contador:contador6\|alt display:inst2\|varia_display:varia\[1\]\|contador:contador6\|alt " "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[1\]\|contador:contador6\|alt display:inst2\|varia_display:varia\[1\]\|contador:contador6\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691464413635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name registrador:inst4\|contador:divisor\|alt registrador:inst4\|contador:divisor\|alt " "create_clock -period 1.000 -name registrador:inst4\|contador:divisor\|alt registrador:inst4\|contador:divisor\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691464413635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name registrador:inst4\|debouncer:deb\|contador:divisor\|alt registrador:inst4\|debouncer:deb\|contador:divisor\|alt " "create_clock -period 1.000 -name registrador:inst4\|debouncer:deb\|contador:divisor\|alt registrador:inst4\|debouncer:deb\|contador:divisor\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691464413635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controle:inst1\|debouncer:debounc1\|contador:divisor\|alt controle:inst1\|debouncer:debounc1\|contador:divisor\|alt " "create_clock -period 1.000 -name controle:inst1\|debouncer:debounc1\|contador:divisor\|alt controle:inst1\|debouncer:debounc1\|contador:divisor\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691464413635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt " "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691464413635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[3\]\|contador:contador6\|alt display:inst2\|varia_display:varia\[3\]\|contador:contador6\|alt " "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[3\]\|contador:contador6\|alt display:inst2\|varia_display:varia\[3\]\|contador:contador6\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691464413635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt " "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691464413635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[4\]\|contador:contador6\|alt display:inst2\|varia_display:varia\[4\]\|contador:contador6\|alt " "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[4\]\|contador:contador6\|alt display:inst2\|varia_display:varia\[4\]\|contador:contador6\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691464413635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt " "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691464413635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[5\]\|contador:contador6\|alt display:inst2\|varia_display:varia\[5\]\|contador:contador6\|alt " "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[5\]\|contador:contador6\|alt display:inst2\|varia_display:varia\[5\]\|contador:contador6\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691464413635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt " "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691464413635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[6\]\|contador:contador6\|alt display:inst2\|varia_display:varia\[6\]\|contador:contador6\|alt " "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[6\]\|contador:contador6\|alt display:inst2\|varia_display:varia\[6\]\|contador:contador6\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691464413635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt " "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691464413635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[2\]\|contador:contador6\|alt display:inst2\|varia_display:varia\[2\]\|contador:contador6\|alt " "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[2\]\|contador:contador6\|alt display:inst2\|varia_display:varia\[2\]\|contador:contador6\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691464413635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt " "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691464413635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name contador:inst\|alt contador:inst\|alt " "create_clock -period 1.000 -name contador:inst\|alt contador:inst\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691464413635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controle:inst1\|debouncer:debounc2\|ff\[2\] controle:inst1\|debouncer:debounc2\|ff\[2\] " "create_clock -period 1.000 -name controle:inst1\|debouncer:debounc2\|ff\[2\] controle:inst1\|debouncer:debounc2\|ff\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691464413635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controle:inst1\|debouncer:debounc2\|contador:divisor\|alt controle:inst1\|debouncer:debounc2\|contador:divisor\|alt " "create_clock -period 1.000 -name controle:inst1\|debouncer:debounc2\|contador:divisor\|alt controle:inst1\|debouncer:debounc2\|contador:divisor\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691464413635 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691464413635 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1691464413640 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691464413641 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1691464413642 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1691464413646 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1691464413698 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1691464413698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.785 " "Worst-case setup slack is -7.785" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.785           -1983.200 clock  " "   -7.785           -1983.200 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.745              -4.332 display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt  " "   -1.745              -4.332 display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.734              -3.739 display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt  " "   -1.734              -3.739 display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.646              -4.998 display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt  " "   -1.646              -4.998 display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.545             -16.438 registrador:inst4\|contador:div_sorteio\|alt  " "   -1.545             -16.438 registrador:inst4\|contador:div_sorteio\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.480              -3.855 display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt  " "   -1.480              -3.855 display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.455              -3.418 display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt  " "   -1.455              -3.418 display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.361              -3.111 display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt  " "   -1.361              -3.111 display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.574              -0.574 registrador:inst4\|debouncer:deb\|contador:divisor\|alt  " "   -0.574              -0.574 registrador:inst4\|debouncer:deb\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.422              -1.165 registrador:inst4\|contador:divisor\|alt  " "   -0.422              -1.165 registrador:inst4\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.046               0.000 contador:inst\|alt  " "    0.046               0.000 contador:inst\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085               0.000 controle:inst1\|debouncer:debounc2\|contador:divisor\|alt  " "    0.085               0.000 controle:inst1\|debouncer:debounc2\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.088               0.000 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt  " "    0.088               0.000 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 controle:inst1\|debouncer:debounc2\|ff\[2\]  " "    0.114               0.000 controle:inst1\|debouncer:debounc2\|ff\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 display:inst2\|varia_display:varia\[1\]\|contador:contador6\|alt  " "    0.114               0.000 display:inst2\|varia_display:varia\[1\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 display:inst2\|varia_display:varia\[2\]\|contador:contador6\|alt  " "    0.114               0.000 display:inst2\|varia_display:varia\[2\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 display:inst2\|varia_display:varia\[3\]\|contador:contador6\|alt  " "    0.114               0.000 display:inst2\|varia_display:varia\[3\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 display:inst2\|varia_display:varia\[4\]\|contador:contador6\|alt  " "    0.114               0.000 display:inst2\|varia_display:varia\[4\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 display:inst2\|varia_display:varia\[5\]\|contador:contador6\|alt  " "    0.114               0.000 display:inst2\|varia_display:varia\[5\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 display:inst2\|varia_display:varia\[6\]\|contador:contador6\|alt  " "    0.114               0.000 display:inst2\|varia_display:varia\[6\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691464413699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.040 " "Worst-case hold slack is 0.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.040               0.000 registrador:inst4\|debouncer:deb\|contador:divisor\|alt  " "    0.040               0.000 registrador:inst4\|debouncer:deb\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 controle:inst1\|debouncer:debounc2\|contador:divisor\|alt  " "    0.183               0.000 controle:inst1\|debouncer:debounc2\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt  " "    0.240               0.000 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 clock  " "    0.443               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt  " "    0.443               0.000 display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 contador:inst\|alt  " "    0.485               0.000 contador:inst\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt  " "    0.485               0.000 display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt  " "    0.485               0.000 display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt  " "    0.485               0.000 display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt  " "    0.485               0.000 display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt  " "    0.485               0.000 display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 registrador:inst4\|contador:divisor\|alt  " "    0.485               0.000 registrador:inst4\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 controle:inst1\|debouncer:debounc2\|ff\[2\]  " "    0.497               0.000 controle:inst1\|debouncer:debounc2\|ff\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 display:inst2\|varia_display:varia\[1\]\|contador:contador6\|alt  " "    0.497               0.000 display:inst2\|varia_display:varia\[1\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 display:inst2\|varia_display:varia\[2\]\|contador:contador6\|alt  " "    0.497               0.000 display:inst2\|varia_display:varia\[2\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 display:inst2\|varia_display:varia\[3\]\|contador:contador6\|alt  " "    0.497               0.000 display:inst2\|varia_display:varia\[3\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 display:inst2\|varia_display:varia\[4\]\|contador:contador6\|alt  " "    0.497               0.000 display:inst2\|varia_display:varia\[4\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 display:inst2\|varia_display:varia\[5\]\|contador:contador6\|alt  " "    0.497               0.000 display:inst2\|varia_display:varia\[5\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 display:inst2\|varia_display:varia\[6\]\|contador:contador6\|alt  " "    0.497               0.000 display:inst2\|varia_display:varia\[6\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 registrador:inst4\|contador:div_sorteio\|alt  " "    0.497               0.000 registrador:inst4\|contador:div_sorteio\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691464413705 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1691464413706 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1691464413706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -733.117 clock  " "   -3.000            -733.117 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -19.331 registrador:inst4\|contador:div_sorteio\|alt  " "   -1.487             -19.331 registrador:inst4\|contador:div_sorteio\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.357 display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt  " "   -1.487             -16.357 display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.357 display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt  " "   -1.487             -16.357 display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.357 display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt  " "   -1.487             -16.357 display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.357 display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt  " "   -1.487             -16.357 display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.357 display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt  " "   -1.487             -16.357 display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.357 display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt  " "   -1.487             -16.357 display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -8.922 controle:inst1\|debouncer:debounc2\|ff\[2\]  " "   -1.487              -8.922 controle:inst1\|debouncer:debounc2\|ff\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 registrador:inst4\|contador:divisor\|alt  " "   -1.487              -5.948 registrador:inst4\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt  " "   -1.487              -4.461 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 controle:inst1\|debouncer:debounc2\|contador:divisor\|alt  " "   -1.487              -4.461 controle:inst1\|debouncer:debounc2\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 registrador:inst4\|debouncer:deb\|contador:divisor\|alt  " "   -1.487              -4.461 registrador:inst4\|debouncer:deb\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 contador:inst\|alt  " "   -1.487              -2.974 contador:inst\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 display:inst2\|varia_display:varia\[1\]\|contador:contador6\|alt  " "   -1.487              -1.487 display:inst2\|varia_display:varia\[1\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 display:inst2\|varia_display:varia\[2\]\|contador:contador6\|alt  " "   -1.487              -1.487 display:inst2\|varia_display:varia\[2\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 display:inst2\|varia_display:varia\[3\]\|contador:contador6\|alt  " "   -1.487              -1.487 display:inst2\|varia_display:varia\[3\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 display:inst2\|varia_display:varia\[4\]\|contador:contador6\|alt  " "   -1.487              -1.487 display:inst2\|varia_display:varia\[4\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 display:inst2\|varia_display:varia\[5\]\|contador:contador6\|alt  " "   -1.487              -1.487 display:inst2\|varia_display:varia\[5\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 display:inst2\|varia_display:varia\[6\]\|contador:contador6\|alt  " "   -1.487              -1.487 display:inst2\|varia_display:varia\[6\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464413707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691464413707 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691464413803 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691464413803 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1691464413807 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1691464413821 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1691464414008 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691464414071 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1691464414085 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1691464414085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.383 " "Worst-case setup slack is -7.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.383           -1819.037 clock  " "   -7.383           -1819.037 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.569              -3.076 display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt  " "   -1.569              -3.076 display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.568              -2.466 display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt  " "   -1.568              -2.466 display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469              -3.837 display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt  " "   -1.469              -3.837 display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.389             -14.184 registrador:inst4\|contador:div_sorteio\|alt  " "   -1.389             -14.184 registrador:inst4\|contador:div_sorteio\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.298              -2.598 display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt  " "   -1.298              -2.598 display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.291              -2.180 display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt  " "   -1.291              -2.180 display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.212              -1.915 display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt  " "   -1.212              -1.915 display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.484              -0.484 registrador:inst4\|debouncer:deb\|contador:divisor\|alt  " "   -0.484              -0.484 registrador:inst4\|debouncer:deb\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.284              -0.739 registrador:inst4\|contador:divisor\|alt  " "   -0.284              -0.739 registrador:inst4\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 contador:inst\|alt  " "    0.135               0.000 contador:inst\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 controle:inst1\|debouncer:debounc2\|contador:divisor\|alt  " "    0.177               0.000 controle:inst1\|debouncer:debounc2\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt  " "    0.178               0.000 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 display:inst2\|varia_display:varia\[1\]\|contador:contador6\|alt  " "    0.208               0.000 display:inst2\|varia_display:varia\[1\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 display:inst2\|varia_display:varia\[2\]\|contador:contador6\|alt  " "    0.208               0.000 display:inst2\|varia_display:varia\[2\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 display:inst2\|varia_display:varia\[3\]\|contador:contador6\|alt  " "    0.208               0.000 display:inst2\|varia_display:varia\[3\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 display:inst2\|varia_display:varia\[4\]\|contador:contador6\|alt  " "    0.208               0.000 display:inst2\|varia_display:varia\[4\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 display:inst2\|varia_display:varia\[5\]\|contador:contador6\|alt  " "    0.208               0.000 display:inst2\|varia_display:varia\[5\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 display:inst2\|varia_display:varia\[6\]\|contador:contador6\|alt  " "    0.208               0.000 display:inst2\|varia_display:varia\[6\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 controle:inst1\|debouncer:debounc2\|ff\[2\]  " "    0.210               0.000 controle:inst1\|debouncer:debounc2\|ff\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691464414087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.003 " "Worst-case hold slack is -0.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.003              -0.003 registrador:inst4\|debouncer:deb\|contador:divisor\|alt  " "   -0.003              -0.003 registrador:inst4\|debouncer:deb\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 controle:inst1\|debouncer:debounc2\|contador:divisor\|alt  " "    0.146               0.000 controle:inst1\|debouncer:debounc2\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt  " "    0.204               0.000 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 clock  " "    0.396               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt  " "    0.404               0.000 display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 contador:inst\|alt  " "    0.430               0.000 contador:inst\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt  " "    0.430               0.000 display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt  " "    0.430               0.000 display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt  " "    0.430               0.000 display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt  " "    0.430               0.000 display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt  " "    0.430               0.000 display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 registrador:inst4\|contador:divisor\|alt  " "    0.430               0.000 registrador:inst4\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 display:inst2\|varia_display:varia\[1\]\|contador:contador6\|alt  " "    0.445               0.000 display:inst2\|varia_display:varia\[1\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 display:inst2\|varia_display:varia\[2\]\|contador:contador6\|alt  " "    0.445               0.000 display:inst2\|varia_display:varia\[2\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 display:inst2\|varia_display:varia\[3\]\|contador:contador6\|alt  " "    0.445               0.000 display:inst2\|varia_display:varia\[3\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 display:inst2\|varia_display:varia\[4\]\|contador:contador6\|alt  " "    0.445               0.000 display:inst2\|varia_display:varia\[4\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 display:inst2\|varia_display:varia\[5\]\|contador:contador6\|alt  " "    0.445               0.000 display:inst2\|varia_display:varia\[5\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 display:inst2\|varia_display:varia\[6\]\|contador:contador6\|alt  " "    0.445               0.000 display:inst2\|varia_display:varia\[6\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 registrador:inst4\|contador:div_sorteio\|alt  " "    0.445               0.000 registrador:inst4\|contador:div_sorteio\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 controle:inst1\|debouncer:debounc2\|ff\[2\]  " "    0.447               0.000 controle:inst1\|debouncer:debounc2\|ff\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691464414095 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1691464414097 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1691464414099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -736.266 clock  " "   -3.000            -736.266 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -19.331 registrador:inst4\|contador:div_sorteio\|alt  " "   -1.487             -19.331 registrador:inst4\|contador:div_sorteio\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.605 display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt  " "   -1.487             -16.605 display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.357 display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt  " "   -1.487             -16.357 display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.357 display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt  " "   -1.487             -16.357 display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.357 display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt  " "   -1.487             -16.357 display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.357 display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt  " "   -1.487             -16.357 display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.357 display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt  " "   -1.487             -16.357 display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -8.922 controle:inst1\|debouncer:debounc2\|ff\[2\]  " "   -1.487              -8.922 controle:inst1\|debouncer:debounc2\|ff\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -6.304 registrador:inst4\|contador:divisor\|alt  " "   -1.487              -6.304 registrador:inst4\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt  " "   -1.487              -4.461 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 controle:inst1\|debouncer:debounc2\|contador:divisor\|alt  " "   -1.487              -4.461 controle:inst1\|debouncer:debounc2\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 registrador:inst4\|debouncer:deb\|contador:divisor\|alt  " "   -1.487              -4.461 registrador:inst4\|debouncer:deb\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 contador:inst\|alt  " "   -1.487              -2.974 contador:inst\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 display:inst2\|varia_display:varia\[1\]\|contador:contador6\|alt  " "   -1.487              -1.487 display:inst2\|varia_display:varia\[1\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 display:inst2\|varia_display:varia\[2\]\|contador:contador6\|alt  " "   -1.487              -1.487 display:inst2\|varia_display:varia\[2\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 display:inst2\|varia_display:varia\[3\]\|contador:contador6\|alt  " "   -1.487              -1.487 display:inst2\|varia_display:varia\[3\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 display:inst2\|varia_display:varia\[4\]\|contador:contador6\|alt  " "   -1.487              -1.487 display:inst2\|varia_display:varia\[4\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 display:inst2\|varia_display:varia\[5\]\|contador:contador6\|alt  " "   -1.487              -1.487 display:inst2\|varia_display:varia\[5\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 display:inst2\|varia_display:varia\[6\]\|contador:contador6\|alt  " "   -1.487              -1.487 display:inst2\|varia_display:varia\[6\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691464414101 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691464414252 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691464414252 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1691464414256 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691464414342 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1691464414347 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1691464414347 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.952 " "Worst-case setup slack is -2.952" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.952            -549.892 clock  " "   -2.952            -549.892 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.321              -0.321 display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt  " "   -0.321              -0.321 display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.307              -0.307 display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt  " "   -0.307              -0.307 display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.104              -0.171 registrador:inst4\|contador:div_sorteio\|alt  " "   -0.104              -0.171 registrador:inst4\|contador:div_sorteio\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.071              -0.071 display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt  " "   -0.071              -0.071 display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.067              -0.067 display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt  " "   -0.067              -0.067 display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.001               0.000 display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt  " "    0.001               0.000 display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.013               0.000 display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt  " "    0.013               0.000 display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 registrador:inst4\|debouncer:deb\|contador:divisor\|alt  " "    0.341               0.000 registrador:inst4\|debouncer:deb\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 registrador:inst4\|contador:divisor\|alt  " "    0.381               0.000 registrador:inst4\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.599               0.000 contador:inst\|alt  " "    0.599               0.000 contador:inst\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.611               0.000 controle:inst1\|debouncer:debounc2\|contador:divisor\|alt  " "    0.611               0.000 controle:inst1\|debouncer:debounc2\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.612               0.000 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt  " "    0.612               0.000 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.624               0.000 controle:inst1\|debouncer:debounc2\|ff\[2\]  " "    0.624               0.000 controle:inst1\|debouncer:debounc2\|ff\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 display:inst2\|varia_display:varia\[1\]\|contador:contador6\|alt  " "    0.626               0.000 display:inst2\|varia_display:varia\[1\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 display:inst2\|varia_display:varia\[2\]\|contador:contador6\|alt  " "    0.626               0.000 display:inst2\|varia_display:varia\[2\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 display:inst2\|varia_display:varia\[3\]\|contador:contador6\|alt  " "    0.626               0.000 display:inst2\|varia_display:varia\[3\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 display:inst2\|varia_display:varia\[4\]\|contador:contador6\|alt  " "    0.626               0.000 display:inst2\|varia_display:varia\[4\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 display:inst2\|varia_display:varia\[5\]\|contador:contador6\|alt  " "    0.626               0.000 display:inst2\|varia_display:varia\[5\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 display:inst2\|varia_display:varia\[6\]\|contador:contador6\|alt  " "    0.626               0.000 display:inst2\|varia_display:varia\[6\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691464414350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.024 " "Worst-case hold slack is 0.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024               0.000 registrador:inst4\|debouncer:deb\|contador:divisor\|alt  " "    0.024               0.000 registrador:inst4\|debouncer:deb\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063               0.000 controle:inst1\|debouncer:debounc2\|contador:divisor\|alt  " "    0.063               0.000 controle:inst1\|debouncer:debounc2\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091               0.000 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt  " "    0.091               0.000 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt  " "    0.133               0.000 display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt  " "    0.146               0.000 display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 clock  " "    0.175               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 contador:inst\|alt  " "    0.201               0.000 contador:inst\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt  " "    0.201               0.000 display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt  " "    0.201               0.000 display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt  " "    0.201               0.000 display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt  " "    0.201               0.000 display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 registrador:inst4\|contador:divisor\|alt  " "    0.201               0.000 registrador:inst4\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 controle:inst1\|debouncer:debounc2\|ff\[2\]  " "    0.206               0.000 controle:inst1\|debouncer:debounc2\|ff\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 display:inst2\|varia_display:varia\[1\]\|contador:contador6\|alt  " "    0.208               0.000 display:inst2\|varia_display:varia\[1\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 display:inst2\|varia_display:varia\[2\]\|contador:contador6\|alt  " "    0.208               0.000 display:inst2\|varia_display:varia\[2\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 display:inst2\|varia_display:varia\[3\]\|contador:contador6\|alt  " "    0.208               0.000 display:inst2\|varia_display:varia\[3\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 display:inst2\|varia_display:varia\[4\]\|contador:contador6\|alt  " "    0.208               0.000 display:inst2\|varia_display:varia\[4\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 display:inst2\|varia_display:varia\[5\]\|contador:contador6\|alt  " "    0.208               0.000 display:inst2\|varia_display:varia\[5\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 display:inst2\|varia_display:varia\[6\]\|contador:contador6\|alt  " "    0.208               0.000 display:inst2\|varia_display:varia\[6\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 registrador:inst4\|contador:div_sorteio\|alt  " "    0.208               0.000 registrador:inst4\|contador:div_sorteio\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414358 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691464414358 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1691464414361 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1691464414364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -526.971 clock  " "   -3.000            -526.971 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -13.000 registrador:inst4\|contador:div_sorteio\|alt  " "   -1.000             -13.000 registrador:inst4\|contador:div_sorteio\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt  " "   -1.000             -11.000 display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt  " "   -1.000             -11.000 display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt  " "   -1.000             -11.000 display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt  " "   -1.000             -11.000 display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt  " "   -1.000             -11.000 display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt  " "   -1.000             -11.000 display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 controle:inst1\|debouncer:debounc2\|ff\[2\]  " "   -1.000              -6.000 controle:inst1\|debouncer:debounc2\|ff\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 registrador:inst4\|contador:divisor\|alt  " "   -1.000              -4.000 registrador:inst4\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt  " "   -1.000              -3.000 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 controle:inst1\|debouncer:debounc2\|contador:divisor\|alt  " "   -1.000              -3.000 controle:inst1\|debouncer:debounc2\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 registrador:inst4\|debouncer:deb\|contador:divisor\|alt  " "   -1.000              -3.000 registrador:inst4\|debouncer:deb\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 contador:inst\|alt  " "   -1.000              -2.000 contador:inst\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 display:inst2\|varia_display:varia\[1\]\|contador:contador6\|alt  " "   -1.000              -1.000 display:inst2\|varia_display:varia\[1\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 display:inst2\|varia_display:varia\[2\]\|contador:contador6\|alt  " "   -1.000              -1.000 display:inst2\|varia_display:varia\[2\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 display:inst2\|varia_display:varia\[3\]\|contador:contador6\|alt  " "   -1.000              -1.000 display:inst2\|varia_display:varia\[3\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 display:inst2\|varia_display:varia\[4\]\|contador:contador6\|alt  " "   -1.000              -1.000 display:inst2\|varia_display:varia\[4\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 display:inst2\|varia_display:varia\[5\]\|contador:contador6\|alt  " "   -1.000              -1.000 display:inst2\|varia_display:varia\[5\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 display:inst2\|varia_display:varia\[6\]\|contador:contador6\|alt  " "   -1.000              -1.000 display:inst2\|varia_display:varia\[6\]\|contador:contador6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691464414368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691464414368 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691464414561 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691464414561 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1691464414788 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1691464414789 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "596 " "Peak virtual memory: 596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691464414843 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug  8 00:13:34 2023 " "Processing ended: Tue Aug  8 00:13:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691464414843 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691464414843 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691464414843 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1691464414843 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1691464415391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691464415391 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug  8 00:13:35 2023 " "Processing started: Tue Aug  8 00:13:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691464415391 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1691464415391 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off projeto2 -c projeto2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off projeto2 -c projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1691464415391 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1691464415505 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto2.vho /home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/simulation/modelsim/ simulation " "Generated file projeto2.vho in folder \"/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1691464415632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "596 " "Peak virtual memory: 596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691464415648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug  8 00:13:35 2023 " "Processing ended: Tue Aug  8 00:13:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691464415648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691464415648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691464415648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1691464415648 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 106 s " "Quartus Prime Full Compilation was successful. 0 errors, 106 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1691464415759 ""}
