<div id="pf2af" class="pf w0 h0" data-page-no="2af"><div class="pc pc2af w0 h0"><img class="bi x0 ya5 w2 hb" alt="" src="bg2af.png"/><div class="t m0 x9 hc ya6 ff1 fs6 fc0 sc0 ls0 ws0">Chapter 38</div><div class="t m0 x9 hc ya7 ff1 fs6 fc0 sc0 ls0 ws0">Inter-Integrated Circuit (I2C)</div><div class="t m0 x9 hd ya8 ff1 fs7 fc0 sc0 ls0 ws281">38.1 Introduction</div><div class="t m0 x10e h8 yf1c ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf ya35 ff3 fs5 fc0 sc0 ls0 ws0">For the chip-specific implementation details of this module&apos;s</div><div class="t m0 x3e hf ya36 ff3 fs5 fc0 sc0 ls0 ws0">instances see the chip configuration information.</div><div class="t m0 x9 h16 y132d ff3 fs5 fc0 sc0 ls0 ws0">The inter-integrated circuit (I<span class="fs8 ws198 v3">2</span>C, I2C, or IIC) module provides a method of</div><div class="t m0 x9 hf y132e ff3 fs5 fc0 sc0 ls0 ws0">communication between a number of devices. The interface is designed to operate up to</div><div class="t m0 x9 hf y132f ff3 fs5 fc0 sc0 ls0 ws0">100 kbit/s with maximum bus loading and timing. The I2C device is capable of operating</div><div class="t m0 x9 hf y1330 ff3 fs5 fc0 sc0 ls0 ws0">at higher baud rates, up to a maximum of clock/20, with reduced bus loading. The</div><div class="t m0 x9 hf y1d52 ff3 fs5 fc0 sc0 ls0 ws0">maximum communication length and the number of devices that can be connected are</div><div class="t m0 x9 hf y2070 ff3 fs5 fc0 sc0 ls0 ws0">limited by a maximum bus capacitance of 400 pF. The I2C module also complies with</div><div class="t m0 x9 hf y2071 ff3 fs5 fc0 sc0 ls0 ws0">the <span class="ff4">System Management Bus (SMBus) Specification, version 2</span>.</div><div class="t m0 x9 he y3c7c ff1 fs1 fc0 sc0 ls0 ws481">38.1.1 Features</div><div class="t m0 x9 hf y35b6 ff3 fs5 fc0 sc0 ls0 ws0">The I2C module has the following features:</div><div class="t m0 x33 h1bb y342b ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Compatible with <span class="ff4">The I<span class="fs8 ws198 v3">2</span>C-Bus Specification</span></div><div class="t m0 x33 hf y2075 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Multimaster operation</div><div class="t m0 x33 hf y342c ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Software programmable for one of 64 different serial clock frequencies</div><div class="t m0 x33 hf y342d ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Software-selectable acknowledge bit</div><div class="t m0 x33 hf y35b9 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Interrupt-driven byte-by-byte data transfer</div><div class="t m0 x33 hf y35ba ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Arbitration-lost interrupt with automatic mode switching from master to slave</div><div class="t m0 x33 hf y3c7d ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Calling address identification interrupt</div><div class="t m0 x33 hf y3c7e ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>START and STOP signal generation and detection</div><div class="t m0 x33 hf y3c7f ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Repeated START signal generation and detection</div><div class="t m0 x33 hf y3c80 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Acknowledge bit generation and detection</div><div class="t m0 x33 hf y3c81 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Bus busy detection</div><div class="t m0 x33 hf y3c82 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>General call recognition</div><div class="t m0 x8 h6 ybc ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ybd ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>687</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
