

================================================================
== Vivado HLS Report for 'subconv_3x3_8_stride'
================================================================
* Date:           Fri Dec 21 17:11:28 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       try_single_function
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.93|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  56257|  56257|  56257|  56257|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                         |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  56256|  56256|       586|          -|          -|    96|    no    |
        | + Loop 1.1              |    584|    584|       146|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1          |    144|    144|        36|          -|          -|     4|    no    |
        |   +++ Loop 1.1.1.1      |     33|     33|        11|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      9|      9|         3|          -|          -|     3|    no    |
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond3)
	3  / (exitcond3)
5 --> 
	9  / (exitcond4)
	6  / (!exitcond4)
6 --> 
	7  / (!exitcond)
	5  / (exitcond)
7 --> 
	8  / true
8 --> 
	6  / true
9 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_10 (28)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:1143
:0  br label %1


 <State 2>: 2.91ns
ST_2: co (30)  [1/1] 0.00ns
:0  %co = phi i7 [ 0, %0 ], [ %co_1, %5 ]

ST_2: phi_mul (31)  [1/1] 0.00ns
:1  %phi_mul = phi i15 [ 0, %0 ], [ %next_mul, %5 ]

ST_2: phi_urem (32)  [1/1] 0.00ns
:2  %phi_urem = phi i7 [ 0, %0 ], [ %idx_urem, %5 ]

ST_2: next_mul (33)  [1/1] 2.35ns
:3  %next_mul = add i15 %phi_mul, 171

ST_2: co_cast7 (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1143
:4  %co_cast7 = zext i7 %co to i32

ST_2: co_cast7_cast (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1143
:5  %co_cast7_cast = zext i7 %co to i10

ST_2: tmp_s (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1143
:6  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %co, i2 0)

ST_2: p_shl2_cast (37)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:7  %p_shl2_cast = zext i9 %tmp_s to i10

ST_2: tmp_23 (38)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1149
:8  %tmp_23 = sub i10 %p_shl2_cast, %co_cast7_cast

ST_2: tmp_28_cast (39)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:9  %tmp_28_cast = sext i10 %tmp_23 to i11

ST_2: tmp_24 (40)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1143
:10  %tmp_24 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %co, i3 0)

ST_2: p_shl_cast (41)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1143
:11  %p_shl_cast = zext i10 %tmp_24 to i11

ST_2: tmp_25 (42)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1143
:12  %tmp_25 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %co, i1 false)

ST_2: p_shl1_cast (43)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1153
:13  %p_shl1_cast = zext i8 %tmp_25 to i11

ST_2: tmp_26 (44)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1153
:14  %tmp_26 = sub i11 %p_shl_cast, %p_shl1_cast

ST_2: tmp_31_cast (45)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1153
:15  %tmp_31_cast = sext i11 %tmp_26 to i12

ST_2: exitcond1 (46)  [1/1] 2.91ns  loc: acceleartor_hls_padding/components.cpp:1143
:16  %exitcond1 = icmp eq i7 %co, -32

ST_2: empty (47)  [1/1] 0.00ns
:17  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

ST_2: co_1 (48)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1143
:18  %co_1 = add i7 %co, 1

ST_2: StgValue_30 (49)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1143
:19  br i1 %exitcond1, label %6, label %.preheader70.preheader

ST_2: bias_V_addr (51)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1152
.preheader70.preheader:0  %bias_V_addr = getelementptr [96 x i8]* %bias_V, i32 0, i32 %co_cast7

ST_2: arrayNo_cast (52)  [1/1] 0.00ns
.preheader70.preheader:1  %arrayNo_cast = zext i7 %phi_urem to i32

ST_2: tmp_20 (53)  [1/1] 0.00ns
.preheader70.preheader:2  %tmp_20 = call i3 @_ssdm_op_PartSelect.i3.i15.i32.i32(i15 %phi_mul, i32 12, i32 14)

ST_2: tmp_21 (54)  [1/1] 0.00ns
.preheader70.preheader:3  %tmp_21 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_20, i3 0)

ST_2: p_shl3_cast (55)  [1/1] 0.00ns
.preheader70.preheader:4  %p_shl3_cast = zext i6 %tmp_21 to i11

ST_2: tmp_22 (56)  [1/1] 0.00ns
.preheader70.preheader:5  %tmp_22 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_20, i1 false)

ST_2: p_shl4_cast (57)  [1/1] 0.00ns
.preheader70.preheader:6  %p_shl4_cast = zext i4 %tmp_22 to i11

ST_2: tmp_27 (58)  [1/1] 2.31ns
.preheader70.preheader:7  %tmp_27 = add i11 %p_shl3_cast, %p_shl4_cast

ST_2: StgValue_39 (59)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:1144
.preheader70.preheader:8  br label %.preheader70

ST_2: StgValue_40 (197)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1183
:0  ret void


 <State 3>: 7.30ns
ST_3: h (61)  [1/1] 0.00ns
.preheader70:0  %h = phi i3 [ %h_1, %4 ], [ 1, %.preheader70.preheader ]

ST_3: h_cast6_cast (62)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1153
.preheader70:1  %h_cast6_cast = zext i3 %h to i12

ST_3: tmp_28 (63)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:1153
.preheader70:2  %tmp_28 = add i12 %h_cast6_cast, %tmp_31_cast

ST_3: tmp_29 (64)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1153
.preheader70:3  %tmp_29 = trunc i12 %tmp_28 to i10

ST_3: p_shl5_cast (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1153
.preheader70:4  %p_shl5_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_29, i3 0)

ST_3: p_shl6_cast (66)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1153
.preheader70:5  %p_shl6_cast = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_28, i1 false)

ST_3: tmp_30 (67)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:1153
.preheader70:6  %tmp_30 = sub i13 %p_shl5_cast, %p_shl6_cast

ST_3: exitcond2 (68)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1144
.preheader70:7  %exitcond2 = icmp eq i3 %h, -3

ST_3: empty_33 (69)  [1/1] 0.00ns
.preheader70:8  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_3: StgValue_50 (70)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1144
.preheader70:9  br i1 %exitcond2, label %5, label %.preheader69.preheader

ST_3: tmp (72)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader69.preheader:0  %tmp = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %h, i1 false)

ST_3: StgValue_52 (73)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:1145
.preheader69.preheader:1  br label %.preheader69

ST_3: next_urem (192)  [1/1] 2.32ns
:0  %next_urem = add i7 %phi_urem, 1

ST_3: tmp_31 (193)  [1/1] 2.91ns
:1  %tmp_31 = icmp ult i7 %next_urem, 24

ST_3: idx_urem (194)  [1/1] 2.07ns
:2  %idx_urem = select i1 %tmp_31, i7 %next_urem, i7 0

ST_3: StgValue_56 (195)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1143
:3  br label %1


 <State 4>: 2.34ns
ST_4: w (75)  [1/1] 0.00ns
.preheader69:0  %w = phi i3 [ %w_1, %3 ], [ 1, %.preheader69.preheader ]

ST_4: w_cast5_cast (76)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1153
.preheader69:1  %w_cast5_cast = zext i3 %w to i13

ST_4: tmp_32 (77)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:1153
.preheader69:2  %tmp_32 = add i13 %tmp_30, %w_cast5_cast

ST_4: tmp_41_cast (78)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1153
.preheader69:3  %tmp_41_cast = zext i13 %tmp_32 to i32

ST_4: output_V_addr (79)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1153
.preheader69:4  %output_V_addr = getelementptr [3456 x i8]* %output_V, i32 0, i32 %tmp_41_cast

ST_4: exitcond3 (80)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1145
.preheader69:5  %exitcond3 = icmp eq i3 %w, -3

ST_4: empty_34 (81)  [1/1] 0.00ns
.preheader69:6  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_4: StgValue_64 (82)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1145
.preheader69:7  br i1 %exitcond3, label %4, label %.preheader68.preheader

ST_4: tmp_2 (84)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader68.preheader:0  %tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %w, i1 false)

ST_4: StgValue_66 (85)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:1147
.preheader68.preheader:1  br label %.preheader68

ST_4: h_1 (189)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:1144
:0  %h_1 = add i3 %h, 1

ST_4: StgValue_68 (190)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1144
:1  br label %.preheader70


 <State 5>: 6.99ns
ST_5: p_s (87)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader68:0  %p_s = phi i8 [ 0, %.preheader68.preheader ], [ %p_09_1, %.preheader68.loopexit ]

ST_5: m (88)  [1/1] 0.00ns
.preheader68:1  %m = phi i2 [ 0, %.preheader68.preheader ], [ %m_1, %.preheader68.loopexit ]

ST_5: m_cast4_cast (89)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader68:2  %m_cast4_cast = zext i2 %m to i11

ST_5: tmp_33 (90)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader68:3  %tmp_33 = add i11 %m_cast4_cast, %tmp_28_cast

ST_5: tmp_34 (91)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149 (grouped into LUT with out node tmp_35)
.preheader68:4  %tmp_34 = shl i11 %tmp_33, 2

ST_5: tmp_35 (92)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:1149 (out node of the LUT)
.preheader68:5  %tmp_35 = sub i11 %tmp_34, %tmp_33

ST_5: exitcond4 (93)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1147
.preheader68:6  %exitcond4 = icmp eq i2 %m, -1

ST_5: empty_35 (94)  [1/1] 0.00ns
.preheader68:7  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_1 (95)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:1147
.preheader68:8  %m_1 = add i2 1, %m

ST_5: StgValue_78 (96)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1147
.preheader68:9  br i1 %exitcond4, label %3, label %.preheader.preheader

ST_5: tmp1 (98)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149 (grouped into LUT with out node tmp_5)
.preheader.preheader:0  %tmp1 = xor i2 %m, -2

ST_5: tmp1_cast (99)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149 (grouped into LUT with out node tmp_5)
.preheader.preheader:1  %tmp1_cast = sext i2 %tmp1 to i4

ST_5: tmp_5 (100)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:1149 (out node of the LUT)
.preheader.preheader:2  %tmp_5 = add i4 %tmp1_cast, %tmp

ST_5: tmp_5_cast_cast (101)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader.preheader:3  %tmp_5_cast_cast = zext i4 %tmp_5 to i11

ST_5: tmp_36 (102)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader.preheader:4  %tmp_36 = add i11 %tmp_5_cast_cast, %tmp_27

ST_5: tmp_37 (103)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader.preheader:5  %tmp_37 = trunc i11 %tmp_36 to i7

ST_5: p_shl8_cast (104)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader.preheader:6  %p_shl8_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_37, i3 0)

ST_5: tmp_38 (105)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader.preheader:7  %tmp_38 = trunc i11 %tmp_36 to i9

ST_5: p_shl9_cast (106)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader.preheader:8  %p_shl9_cast = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_38, i1 false)

ST_5: tmp_39 (107)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader.preheader:9  %tmp_39 = add i10 %p_shl8_cast, %p_shl9_cast

ST_5: StgValue_89 (108)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:1148
.preheader.preheader:10  br label %.preheader

ST_5: bias_V_load (183)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:1152
:0  %bias_V_load = load i8* %bias_V_addr, align 1

ST_5: w_1 (186)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:1145
:3  %w_1 = add i3 %w, 1


 <State 6>: 7.93ns
ST_6: p_09_1 (110)  [1/1] 0.00ns
.preheader:0  %p_09_1 = phi i8 [ %sum_V, %2 ], [ %p_s, %.preheader.preheader ]

ST_6: n (111)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ %n_1, %2 ], [ 0, %.preheader.preheader ]

ST_6: n_cast3_cast (112)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader:2  %n_cast3_cast = zext i2 %n to i11

ST_6: tmp_40 (113)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader:3  %tmp_40 = add i11 %tmp_35, %n_cast3_cast

ST_6: tmp_49_cast (114)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader:4  %tmp_49_cast = zext i11 %tmp_40 to i32

ST_6: weight_V_addr (115)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader:5  %weight_V_addr = getelementptr [864 x i8]* %weight_V, i32 0, i32 %tmp_49_cast

ST_6: exitcond (116)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1148
.preheader:6  %exitcond = icmp eq i2 %n, -1

ST_6: empty_36 (117)  [1/1] 0.00ns
.preheader:7  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_6: n_1 (118)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:1148
.preheader:8  %n_1 = add i2 %n, 1

ST_6: StgValue_101 (119)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1148
.preheader:9  br i1 %exitcond, label %.preheader68.loopexit, label %2

ST_6: tmp2 (121)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149 (grouped into LUT with out node tmp_8)
:0  %tmp2 = xor i2 %n, -2

ST_6: tmp2_cast (122)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149 (grouped into LUT with out node tmp_8)
:1  %tmp2_cast = sext i2 %tmp2 to i4

ST_6: tmp_8 (123)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:1149 (out node of the LUT)
:2  %tmp_8 = add i4 %tmp_2, %tmp2_cast

ST_6: tmp_8_cast_cast (124)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:3  %tmp_8_cast_cast = zext i4 %tmp_8 to i10

ST_6: tmp_41 (125)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1149
:4  %tmp_41 = add i10 %tmp_39, %tmp_8_cast_cast

ST_6: tmp_50_cast (126)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:5  %tmp_50_cast = zext i10 %tmp_41 to i32

ST_6: ShuffleConvs_2_Downs (127)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:6  %ShuffleConvs_2_Downs = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_16, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_25 (128)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:7  %ShuffleConvs_2_Downs_25 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_3, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_26 (129)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:8  %ShuffleConvs_2_Downs_26 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_1, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_27 (130)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:9  %ShuffleConvs_2_Downs_27 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_6, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_28 (131)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:10  %ShuffleConvs_2_Downs_28 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_17, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_29 (132)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:11  %ShuffleConvs_2_Downs_29 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_8, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_30 (133)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:12  %ShuffleConvs_2_Downs_30 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_21, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_31 (134)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:13  %ShuffleConvs_2_Downs_31 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_19, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_32 (135)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:14  %ShuffleConvs_2_Downs_32 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_33 (136)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:15  %ShuffleConvs_2_Downs_33 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_2, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_34 (137)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:16  %ShuffleConvs_2_Downs_34 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_22, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_35 (138)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:17  %ShuffleConvs_2_Downs_35 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_18, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_36 (139)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:18  %ShuffleConvs_2_Downs_36 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_20, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_37 (140)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:19  %ShuffleConvs_2_Downs_37 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_5, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_38 (141)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:20  %ShuffleConvs_2_Downs_38 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_9, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_39 (142)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:21  %ShuffleConvs_2_Downs_39 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_23, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_40 (143)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:22  %ShuffleConvs_2_Downs_40 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_7, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_41 (144)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:23  %ShuffleConvs_2_Downs_41 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_11, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_42 (145)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:24  %ShuffleConvs_2_Downs_42 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_15, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_43 (146)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:25  %ShuffleConvs_2_Downs_43 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_13, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_44 (147)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:26  %ShuffleConvs_2_Downs_44 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_14, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_45 (148)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:27  %ShuffleConvs_2_Downs_45 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_4, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_46 (149)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:28  %ShuffleConvs_2_Downs_46 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_12, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_47 (150)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:29  %ShuffleConvs_2_Downs_47 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_10, i32 0, i32 %tmp_50_cast

ST_6: weight_V_load (151)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:30  %weight_V_load = load i8* %weight_V_addr, align 1

ST_6: ShuffleConvs_2_Downs_48 (152)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:31  %ShuffleConvs_2_Downs_48 = load i8* %ShuffleConvs_2_Downs_39, align 1

ST_6: ShuffleConvs_2_Downs_49 (153)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:32  %ShuffleConvs_2_Downs_49 = load i8* %ShuffleConvs_2_Downs_34, align 1

ST_6: ShuffleConvs_2_Downs_50 (154)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:33  %ShuffleConvs_2_Downs_50 = load i8* %ShuffleConvs_2_Downs_41, align 1

ST_6: ShuffleConvs_2_Downs_51 (155)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:34  %ShuffleConvs_2_Downs_51 = load i8* %ShuffleConvs_2_Downs_27, align 1

ST_6: ShuffleConvs_2_Downs_52 (156)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:35  %ShuffleConvs_2_Downs_52 = load i8* %ShuffleConvs_2_Downs_37, align 1

ST_6: ShuffleConvs_2_Downs_53 (157)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:36  %ShuffleConvs_2_Downs_53 = load i8* %ShuffleConvs_2_Downs_45, align 1

ST_6: ShuffleConvs_2_Downs_54 (158)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:37  %ShuffleConvs_2_Downs_54 = load i8* %ShuffleConvs_2_Downs_25, align 1

ST_6: ShuffleConvs_2_Downs_55 (159)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:38  %ShuffleConvs_2_Downs_55 = load i8* %ShuffleConvs_2_Downs_33, align 1

ST_6: ShuffleConvs_2_Downs_56 (160)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:39  %ShuffleConvs_2_Downs_56 = load i8* %ShuffleConvs_2_Downs_26, align 1

ST_6: ShuffleConvs_2_Downs_57 (161)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:40  %ShuffleConvs_2_Downs_57 = load i8* %ShuffleConvs_2_Downs_32, align 1

ST_6: ShuffleConvs_2_Downs_58 (162)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:41  %ShuffleConvs_2_Downs_58 = load i8* %ShuffleConvs_2_Downs_30, align 1

ST_6: ShuffleConvs_2_Downs_59 (163)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:42  %ShuffleConvs_2_Downs_59 = load i8* %ShuffleConvs_2_Downs_36, align 1

ST_6: ShuffleConvs_2_Downs_60 (164)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:43  %ShuffleConvs_2_Downs_60 = load i8* %ShuffleConvs_2_Downs_31, align 1

ST_6: ShuffleConvs_2_Downs_61 (165)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:44  %ShuffleConvs_2_Downs_61 = load i8* %ShuffleConvs_2_Downs_35, align 1

ST_6: ShuffleConvs_2_Downs_62 (166)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:45  %ShuffleConvs_2_Downs_62 = load i8* %ShuffleConvs_2_Downs_28, align 1

ST_6: ShuffleConvs_2_Downs_63 (167)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:46  %ShuffleConvs_2_Downs_63 = load i8* %ShuffleConvs_2_Downs, align 1

ST_6: ShuffleConvs_2_Downs_64 (168)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:47  %ShuffleConvs_2_Downs_64 = load i8* %ShuffleConvs_2_Downs_42, align 1

ST_6: ShuffleConvs_2_Downs_65 (169)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:48  %ShuffleConvs_2_Downs_65 = load i8* %ShuffleConvs_2_Downs_44, align 1

ST_6: ShuffleConvs_2_Downs_66 (170)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:49  %ShuffleConvs_2_Downs_66 = load i8* %ShuffleConvs_2_Downs_43, align 1

ST_6: ShuffleConvs_2_Downs_67 (171)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:50  %ShuffleConvs_2_Downs_67 = load i8* %ShuffleConvs_2_Downs_46, align 1

ST_6: ShuffleConvs_2_Downs_68 (172)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:51  %ShuffleConvs_2_Downs_68 = load i8* %ShuffleConvs_2_Downs_47, align 1

ST_6: ShuffleConvs_2_Downs_69 (173)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:52  %ShuffleConvs_2_Downs_69 = load i8* %ShuffleConvs_2_Downs_38, align 1

ST_6: ShuffleConvs_2_Downs_70 (174)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:53  %ShuffleConvs_2_Downs_70 = load i8* %ShuffleConvs_2_Downs_29, align 1

ST_6: ShuffleConvs_2_Downs_71 (175)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:54  %ShuffleConvs_2_Downs_71 = load i8* %ShuffleConvs_2_Downs_40, align 1

ST_6: StgValue_157 (181)  [1/1] 0.00ns
.preheader68.loopexit:0  br label %.preheader68


 <State 7>: 6.46ns
ST_7: weight_V_load (151)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:30  %weight_V_load = load i8* %weight_V_addr, align 1

ST_7: ShuffleConvs_2_Downs_48 (152)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:31  %ShuffleConvs_2_Downs_48 = load i8* %ShuffleConvs_2_Downs_39, align 1

ST_7: ShuffleConvs_2_Downs_49 (153)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:32  %ShuffleConvs_2_Downs_49 = load i8* %ShuffleConvs_2_Downs_34, align 1

ST_7: ShuffleConvs_2_Downs_50 (154)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:33  %ShuffleConvs_2_Downs_50 = load i8* %ShuffleConvs_2_Downs_41, align 1

ST_7: ShuffleConvs_2_Downs_51 (155)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:34  %ShuffleConvs_2_Downs_51 = load i8* %ShuffleConvs_2_Downs_27, align 1

ST_7: ShuffleConvs_2_Downs_52 (156)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:35  %ShuffleConvs_2_Downs_52 = load i8* %ShuffleConvs_2_Downs_37, align 1

ST_7: ShuffleConvs_2_Downs_53 (157)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:36  %ShuffleConvs_2_Downs_53 = load i8* %ShuffleConvs_2_Downs_45, align 1

ST_7: ShuffleConvs_2_Downs_54 (158)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:37  %ShuffleConvs_2_Downs_54 = load i8* %ShuffleConvs_2_Downs_25, align 1

ST_7: ShuffleConvs_2_Downs_55 (159)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:38  %ShuffleConvs_2_Downs_55 = load i8* %ShuffleConvs_2_Downs_33, align 1

ST_7: ShuffleConvs_2_Downs_56 (160)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:39  %ShuffleConvs_2_Downs_56 = load i8* %ShuffleConvs_2_Downs_26, align 1

ST_7: ShuffleConvs_2_Downs_57 (161)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:40  %ShuffleConvs_2_Downs_57 = load i8* %ShuffleConvs_2_Downs_32, align 1

ST_7: ShuffleConvs_2_Downs_58 (162)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:41  %ShuffleConvs_2_Downs_58 = load i8* %ShuffleConvs_2_Downs_30, align 1

ST_7: ShuffleConvs_2_Downs_59 (163)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:42  %ShuffleConvs_2_Downs_59 = load i8* %ShuffleConvs_2_Downs_36, align 1

ST_7: ShuffleConvs_2_Downs_60 (164)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:43  %ShuffleConvs_2_Downs_60 = load i8* %ShuffleConvs_2_Downs_31, align 1

ST_7: ShuffleConvs_2_Downs_61 (165)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:44  %ShuffleConvs_2_Downs_61 = load i8* %ShuffleConvs_2_Downs_35, align 1

ST_7: ShuffleConvs_2_Downs_62 (166)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:45  %ShuffleConvs_2_Downs_62 = load i8* %ShuffleConvs_2_Downs_28, align 1

ST_7: ShuffleConvs_2_Downs_63 (167)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:46  %ShuffleConvs_2_Downs_63 = load i8* %ShuffleConvs_2_Downs, align 1

ST_7: ShuffleConvs_2_Downs_64 (168)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:47  %ShuffleConvs_2_Downs_64 = load i8* %ShuffleConvs_2_Downs_42, align 1

ST_7: ShuffleConvs_2_Downs_65 (169)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:48  %ShuffleConvs_2_Downs_65 = load i8* %ShuffleConvs_2_Downs_44, align 1

ST_7: ShuffleConvs_2_Downs_66 (170)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:49  %ShuffleConvs_2_Downs_66 = load i8* %ShuffleConvs_2_Downs_43, align 1

ST_7: ShuffleConvs_2_Downs_67 (171)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:50  %ShuffleConvs_2_Downs_67 = load i8* %ShuffleConvs_2_Downs_46, align 1

ST_7: ShuffleConvs_2_Downs_68 (172)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:51  %ShuffleConvs_2_Downs_68 = load i8* %ShuffleConvs_2_Downs_47, align 1

ST_7: ShuffleConvs_2_Downs_69 (173)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:52  %ShuffleConvs_2_Downs_69 = load i8* %ShuffleConvs_2_Downs_38, align 1

ST_7: ShuffleConvs_2_Downs_70 (174)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:53  %ShuffleConvs_2_Downs_70 = load i8* %ShuffleConvs_2_Downs_29, align 1

ST_7: ShuffleConvs_2_Downs_71 (175)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:54  %ShuffleConvs_2_Downs_71 = load i8* %ShuffleConvs_2_Downs_40, align 1

ST_7: tmp_1 (176)  [1/1] 3.20ns  loc: acceleartor_hls_padding/components.cpp:1149
:55  %tmp_1 = call i8 @_ssdm_op_Mux.ap_auto.24i8.i32(i8 %ShuffleConvs_2_Downs_48, i8 %ShuffleConvs_2_Downs_49, i8 %ShuffleConvs_2_Downs_50, i8 %ShuffleConvs_2_Downs_51, i8 %ShuffleConvs_2_Downs_52, i8 %ShuffleConvs_2_Downs_53, i8 %ShuffleConvs_2_Downs_54, i8 %ShuffleConvs_2_Downs_55, i8 %ShuffleConvs_2_Downs_56, i8 %ShuffleConvs_2_Downs_57, i8 %ShuffleConvs_2_Downs_58, i8 %ShuffleConvs_2_Downs_59, i8 %ShuffleConvs_2_Downs_60, i8 %ShuffleConvs_2_Downs_61, i8 %ShuffleConvs_2_Downs_62, i8 %ShuffleConvs_2_Downs_63, i8 %ShuffleConvs_2_Downs_64, i8 %ShuffleConvs_2_Downs_65, i8 %ShuffleConvs_2_Downs_66, i8 %ShuffleConvs_2_Downs_67, i8 %ShuffleConvs_2_Downs_68, i8 %ShuffleConvs_2_Downs_69, i8 %ShuffleConvs_2_Downs_70, i8 %ShuffleConvs_2_Downs_71, i32 %arrayNo_cast)


 <State 8>: 6.38ns
ST_8: tmp_9 (177)  [1/1] 3.36ns  loc: acceleartor_hls_padding/components.cpp:1149
:56  %tmp_9 = mul i8 %tmp_1, %weight_V_load

ST_8: sum_V (178)  [1/1] 3.02ns  loc: acceleartor_hls_padding/components.cpp:1149
:57  %sum_V = add i8 %p_09_1, %tmp_9

ST_8: StgValue_186 (179)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1148
:58  br label %.preheader


 <State 9>: 7.88ns
ST_9: bias_V_load (183)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:1152
:0  %bias_V_load = load i8* %bias_V_addr, align 1

ST_9: result_V (184)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1152
:1  %result_V = add i8 %bias_V_load, %p_s

ST_9: StgValue_189 (185)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1153
:2  store i8 %result_V, i8* %output_V_addr, align 1

ST_9: StgValue_190 (187)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1145
:4  br label %.preheader69



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:1143) [30]  (1.59 ns)

 <State 2>: 2.91ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:1143) [30]  (0 ns)
	'icmp' operation ('exitcond1', acceleartor_hls_padding/components.cpp:1143) [46]  (2.91 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	'add' operation ('next_urem') [192]  (2.32 ns)
	'icmp' operation ('tmp_31') [193]  (2.91 ns)
	'select' operation ('idx_urem') [194]  (2.07 ns)

 <State 4>: 2.34ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', acceleartor_hls_padding/components.cpp:1145) [75]  (0 ns)
	'add' operation ('tmp_32', acceleartor_hls_padding/components.cpp:1153) [77]  (2.34 ns)

 <State 5>: 6.99ns
The critical path consists of the following:
	'phi' operation ('m') with incoming values : ('m', acceleartor_hls_padding/components.cpp:1147) [88]  (0 ns)
	'xor' operation ('tmp1', acceleartor_hls_padding/components.cpp:1149) [98]  (0 ns)
	'add' operation ('tmp_5', acceleartor_hls_padding/components.cpp:1149) [100]  (2.35 ns)
	'add' operation ('tmp_36', acceleartor_hls_padding/components.cpp:1149) [102]  (2.32 ns)
	'add' operation ('tmp_39', acceleartor_hls_padding/components.cpp:1149) [107]  (2.32 ns)

 <State 6>: 7.93ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', acceleartor_hls_padding/components.cpp:1148) [111]  (0 ns)
	'xor' operation ('tmp2', acceleartor_hls_padding/components.cpp:1149) [121]  (0 ns)
	'add' operation ('tmp_8', acceleartor_hls_padding/components.cpp:1149) [123]  (2.35 ns)
	'add' operation ('tmp_41', acceleartor_hls_padding/components.cpp:1149) [125]  (2.32 ns)
	'getelementptr' operation ('ShuffleConvs_2_Downs_26', acceleartor_hls_padding/components.cpp:1149) [129]  (0 ns)
	'load' operation ('ShuffleConvs_2_Downs_56', acceleartor_hls_padding/components.cpp:1149) on array 'ShuffleConvs_2_Downs_1' [160]  (3.25 ns)

 <State 7>: 6.46ns
The critical path consists of the following:
	'load' operation ('ShuffleConvs_2_Downs_48', acceleartor_hls_padding/components.cpp:1149) on array 'ShuffleConvs_2_Downs_23' [152]  (3.25 ns)
	'mux' operation ('tmp_1', acceleartor_hls_padding/components.cpp:1149) [176]  (3.2 ns)

 <State 8>: 6.38ns
The critical path consists of the following:
	'mul' operation ('tmp_9', acceleartor_hls_padding/components.cpp:1149) [177]  (3.36 ns)
	'add' operation ('sum.V', acceleartor_hls_padding/components.cpp:1149) [178]  (3.02 ns)

 <State 9>: 7.88ns
The critical path consists of the following:
	'load' operation ('bias_V_load', acceleartor_hls_padding/components.cpp:1152) on array 'bias_V' [183]  (2.3 ns)
	'add' operation ('result.V', acceleartor_hls_padding/components.cpp:1152) [184]  (2.32 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:1153) of variable 'result.V', acceleartor_hls_padding/components.cpp:1152 on array 'output_V' [185]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
