Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Thu Mar  5 11:06:44 2020
| Host              : eee-bumblebee running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file Hybrid_LHT_timing_summary_routed.rpt -pb Hybrid_LHT_timing_summary_routed.pb -rpx Hybrid_LHT_timing_summary_routed.rpx -warn_on_violation
| Design            : Hybrid_LHT
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.516        0.000                      0                14190        0.020        0.000                      0                14190        3.625        0.000                       0                  7825  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
MWCLK  {0.000 4.167}        8.333           120.005         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MWCLK               0.516        0.000                      0                14190        0.020        0.000                      0                14190        3.625        0.000                       0                  7825  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MWCLK
  To Clock:  MWCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.516ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        7.484ns  (logic 1.236ns (16.515%)  route 6.248ns (83.485%))
  Logic Levels:           12  (CARRY8=1 LUT2=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.373 - 8.333 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.029     0.029    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X98Y136        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y136        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.110 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15/Q
                         net (fo=109, routed)         0.689     0.799    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15_n_0
    SLICE_X105Y150       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     0.836 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_3296/O
                         net (fo=36, routed)          0.874     1.710    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Look_Ahead_Hough_out1[73]_183[0]
    SLICE_X100Y106       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     1.833 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2352__0/O
                         net (fo=7, routed)           0.195     2.028    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2352__0_n_0
    SLICE_X102Y103       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     2.150 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1843/O
                         net (fo=1, routed)           0.009     2.159    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1843_n_0
    SLICE_X102Y103       MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     2.222 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1148/O
                         net (fo=1, routed)           0.678     2.900    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1148_n_0
    SLICE_X95Y102        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.048 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_785/O
                         net (fo=1, routed)           0.424     3.472    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_416__0_0
    SLICE_X89Y84         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     3.511 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_608__0/O
                         net (fo=1, routed)           0.553     4.064    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_608__0_n_0
    SLICE_X82Y61         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     4.268 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_416__0/O[4]
                         net (fo=14, routed)          0.375     4.643    u_Hybrid_LHT_Kernel/Rho[53][0]
    SLICE_X82Y57         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.792 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_388__1/O
                         net (fo=3, routed)           0.309     5.101    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_388__1_n_0
    SLICE_X77Y55         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     5.137 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_177__56/O
                         net (fo=14, routed)          0.540     5.677    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_177__56_n_0
    SLICE_X70Y39         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145     5.822 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_120__6/O
                         net (fo=1, routed)           0.614     6.436    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_29
    SLICE_X64Y37         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     6.489 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_52__5/O
                         net (fo=1, routed)           0.318     6.807    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_52__5_n_0
    SLICE_X62Y30         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     6.843 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_5__5/O
                         net (fo=3, routed)           0.670     7.513    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_0[5]
    RAMB36_X1Y1          RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=8129, unset)         0.040     8.373    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB36_X1Y1          RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.373    
                         clock uncertainty           -0.035     8.338    
    RAMB36_X1Y1          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.309     8.029    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.029    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.539ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        7.461ns  (logic 1.287ns (17.250%)  route 6.174ns (82.750%))
  Logic Levels:           12  (CARRY8=1 LUT2=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.373 - 8.333 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.029     0.029    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X98Y136        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y136        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.110 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15/Q
                         net (fo=109, routed)         0.689     0.799    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15_n_0
    SLICE_X105Y150       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     0.836 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_3296/O
                         net (fo=36, routed)          0.874     1.710    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Look_Ahead_Hough_out1[73]_183[0]
    SLICE_X100Y106       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     1.833 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2352__0/O
                         net (fo=7, routed)           0.195     2.028    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2352__0_n_0
    SLICE_X102Y103       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     2.150 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1843/O
                         net (fo=1, routed)           0.009     2.159    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1843_n_0
    SLICE_X102Y103       MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     2.222 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1148/O
                         net (fo=1, routed)           0.678     2.900    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1148_n_0
    SLICE_X95Y102        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.048 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_785/O
                         net (fo=1, routed)           0.424     3.472    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_416__0_0
    SLICE_X89Y84         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     3.511 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_608__0/O
                         net (fo=1, routed)           0.553     4.064    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_608__0_n_0
    SLICE_X82Y61         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     4.268 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_416__0/O[4]
                         net (fo=14, routed)          0.375     4.643    u_Hybrid_LHT_Kernel/Rho[53][0]
    SLICE_X82Y57         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.792 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_388__1/O
                         net (fo=3, routed)           0.309     5.101    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_388__1_n_0
    SLICE_X77Y55         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     5.137 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_177__56/O
                         net (fo=14, routed)          0.521     5.658    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_177__56_n_0
    SLICE_X70Y42         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     5.757 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_120__23/O
                         net (fo=1, routed)           0.532     6.289    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_102
    SLICE_X65Y43         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     6.387 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_52__22/O
                         net (fo=1, routed)           0.323     6.710    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_52__22_n_0
    SLICE_X63Y33         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     6.798 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_5__22/O
                         net (fo=3, routed)           0.692     7.490    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_1[5]
    RAMB36_X1Y2          RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=8129, unset)         0.040     8.373    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB36_X1Y2          RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.373    
                         clock uncertainty           -0.035     8.338    
    RAMB36_X1Y2          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.309     8.029    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.029    
                         arrival time                          -7.490    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        7.441ns  (logic 1.130ns (15.186%)  route 6.311ns (84.814%))
  Logic Levels:           12  (CARRY8=1 LUT2=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.373 - 8.333 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.029     0.029    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X98Y136        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y136        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.110 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15/Q
                         net (fo=109, routed)         0.689     0.799    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15_n_0
    SLICE_X105Y150       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     0.836 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_3296/O
                         net (fo=36, routed)          0.874     1.710    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Look_Ahead_Hough_out1[73]_183[0]
    SLICE_X100Y106       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     1.833 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2352__0/O
                         net (fo=7, routed)           0.195     2.028    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2352__0_n_0
    SLICE_X102Y103       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     2.150 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1843/O
                         net (fo=1, routed)           0.009     2.159    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1843_n_0
    SLICE_X102Y103       MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     2.222 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1148/O
                         net (fo=1, routed)           0.678     2.900    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1148_n_0
    SLICE_X95Y102        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.048 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_785/O
                         net (fo=1, routed)           0.424     3.472    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_416__0_0
    SLICE_X89Y84         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     3.511 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_608__0/O
                         net (fo=1, routed)           0.553     4.064    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_608__0_n_0
    SLICE_X82Y61         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     4.268 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_416__0/O[4]
                         net (fo=14, routed)          0.355     4.623    u_Hybrid_LHT_Kernel/Rho[53][0]
    SLICE_X82Y57         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     4.658 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_425/O
                         net (fo=3, routed)           0.430     5.088    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_425_n_0
    SLICE_X78Y55         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.051     5.139 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_177__58/O
                         net (fo=14, routed)          0.503     5.642    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_177__58_n_0
    SLICE_X70Y44         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     5.732 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_120__51/O
                         net (fo=1, routed)           0.553     6.285    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_222
    SLICE_X64Y43         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     6.386 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_52__50/O
                         net (fo=1, routed)           0.335     6.721    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_52__50_n_0
    SLICE_X62Y33         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     6.757 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_5__51/O
                         net (fo=3, routed)           0.713     7.470    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_0[5]
    RAMB36_X1Y0          RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=8129, unset)         0.040     8.373    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB36_X1Y0          RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.373    
                         clock uncertainty           -0.035     8.338    
    RAMB36_X1Y0          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.309     8.029    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.029    
                         arrival time                          -7.470    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.563ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        7.462ns  (logic 1.317ns (17.649%)  route 6.145ns (82.351%))
  Logic Levels:           14  (CARRY8=1 LUT2=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.373 - 8.333 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.029     0.029    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X98Y136        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y136        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15/Q
                         net (fo=109, routed)         0.745     0.855    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15_n_0
    SLICE_X105Y149       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     0.908 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_3294/O
                         net (fo=36, routed)          0.783     1.691    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Look_Ahead_Hough_out1[71]_181[0]
    SLICE_X100Y106       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     1.741 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2607/O
                         net (fo=8, routed)           0.821     2.562    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2607_n_0
    SLICE_X95Y88         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     2.652 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1703/O
                         net (fo=1, routed)           0.010     2.662    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1703_n_0
    SLICE_X95Y88         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.064     2.726 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1027/O
                         net (fo=1, routed)           0.254     2.980    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1027_n_0
    SLICE_X93Y88         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     3.128 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_731/O
                         net (fo=1, routed)           0.364     3.492    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_414__0_0
    SLICE_X86Y79         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     3.529 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_574/O
                         net (fo=1, routed)           0.658     4.187    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_574_n_0
    SLICE_X79Y58         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     4.393 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_414__0/O[4]
                         net (fo=10, routed)          0.328     4.721    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Rho[56][0]
    SLICE_X76Y58         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     4.867 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_510__0/O
                         net (fo=6, routed)           0.115     4.982    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_190__0_0
    SLICE_X76Y56         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.146     5.128 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_335__3/O
                         net (fo=3, routed)           0.265     5.393    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_335__3_n_0
    SLICE_X73Y53         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     5.445 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_226__50/O
                         net (fo=10, routed)          0.795     6.240    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_226__50_n_0
    SLICE_X65Y44         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     6.364 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_171__11/O
                         net (fo=1, routed)           0.009     6.373    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_171__11_n_0
    SLICE_X65Y44         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     6.430 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_117__12/O
                         net (fo=1, routed)           0.000     6.430    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_117__12_n_0
    SLICE_X65Y44         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     6.456 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_50__11/O
                         net (fo=1, routed)           0.436     6.892    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_50__11_n_0
    SLICE_X61Y30         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     6.929 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_3__12/O
                         net (fo=3, routed)           0.562     7.491    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_0[7]
    RAMB36_X1Y0          RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=8129, unset)         0.040     8.373    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB36_X1Y0          RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.373    
                         clock uncertainty           -0.035     8.338    
    RAMB36_X1Y0          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.284     8.054    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.054    
                         arrival time                          -7.491    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[47].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        7.424ns  (logic 1.333ns (17.955%)  route 6.091ns (82.045%))
  Logic Levels:           14  (CARRY8=1 LUT2=1 LUT3=2 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.373 - 8.333 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.029     0.029    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X98Y136        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y136        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15/Q
                         net (fo=109, routed)         0.745     0.855    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15_n_0
    SLICE_X105Y149       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     0.908 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_3294/O
                         net (fo=36, routed)          0.783     1.691    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Look_Ahead_Hough_out1[71]_181[0]
    SLICE_X100Y106       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     1.741 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2607/O
                         net (fo=8, routed)           0.764     2.505    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2607_n_0
    SLICE_X97Y88         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     2.627 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2099__0/O
                         net (fo=1, routed)           0.009     2.636    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2099__0_n_0
    SLICE_X97Y88         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     2.699 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1388/O
                         net (fo=1, routed)           0.206     2.905    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1388_n_0
    SLICE_X94Y88         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     3.057 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_893/O
                         net (fo=1, routed)           0.440     3.497    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_420_1
    SLICE_X88Y81         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     3.548 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_676/O
                         net (fo=1, routed)           0.482     4.030    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_676_n_0
    SLICE_X86Y61         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240     4.270 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_420/O[5]
                         net (fo=6, routed)           0.301     4.571    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[19].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Rho[48][1]
    SLICE_X83Y60         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     4.681 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[19].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_534__0/O
                         net (fo=6, routed)           0.316     4.997    u_Hybrid_LHT_Kernel/Gradient_Kernel_System_out2[48]_25[0]
    SLICE_X80Y56         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     5.086 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_378__1/O
                         net (fo=3, routed)           0.274     5.360    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_378__1_n_0
    SLICE_X74Y56         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     5.411 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_240__0/O
                         net (fo=11, routed)          0.688     6.099    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_240__0_n_0
    SLICE_X65Y67         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.149     6.248 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_175__32/O
                         net (fo=1, routed)           0.009     6.257    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_51__33_1
    SLICE_X65Y67         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     6.314 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_119__33/O
                         net (fo=1, routed)           0.000     6.314    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_119__33_n_0
    SLICE_X65Y67         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     6.340 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_51__33/O
                         net (fo=1, routed)           0.525     6.865    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_51__33_n_0
    SLICE_X61Y78         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     6.904 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_4__32/O
                         net (fo=3, routed)           0.549     7.453    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[47].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_0[6]
    RAMB36_X1Y20         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[47].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=8129, unset)         0.040     8.373    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[47].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB36_X1Y20         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[47].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.373    
                         clock uncertainty           -0.035     8.338    
    RAMB36_X1Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.303     8.035    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[47].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.035    
                         arrival time                          -7.453    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        7.417ns  (logic 1.222ns (16.476%)  route 6.195ns (83.524%))
  Logic Levels:           14  (CARRY8=1 LUT2=1 LUT3=1 LUT5=3 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.373 - 8.333 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.029     0.029    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X98Y136        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y136        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15/Q
                         net (fo=109, routed)         0.745     0.855    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15_n_0
    SLICE_X105Y149       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     0.908 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_3294/O
                         net (fo=36, routed)          0.783     1.691    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Look_Ahead_Hough_out1[71]_181[0]
    SLICE_X100Y106       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     1.741 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2607/O
                         net (fo=8, routed)           0.821     2.562    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2607_n_0
    SLICE_X95Y88         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     2.652 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1703/O
                         net (fo=1, routed)           0.010     2.662    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1703_n_0
    SLICE_X95Y88         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.064     2.726 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1027/O
                         net (fo=1, routed)           0.254     2.980    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1027_n_0
    SLICE_X93Y88         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     3.128 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_731/O
                         net (fo=1, routed)           0.364     3.492    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_414__0_0
    SLICE_X86Y79         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     3.529 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_574/O
                         net (fo=1, routed)           0.658     4.187    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_574_n_0
    SLICE_X79Y58         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     4.393 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_414__0/O[4]
                         net (fo=10, routed)          0.328     4.721    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Rho[56][0]
    SLICE_X76Y58         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     4.878 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_530__0/O
                         net (fo=6, routed)           0.179     5.057    u_Hybrid_LHT_Kernel/Gradient_Kernel_System_out2[56]_7[0]
    SLICE_X76Y56         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     5.146 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_360__3/O
                         net (fo=3, routed)           0.235     5.381    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_360__3_n_0
    SLICE_X73Y56         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.037     5.418 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_342/O
                         net (fo=10, routed)          0.792     6.210    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_342_n_0
    SLICE_X65Y63         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     6.300 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_175__44/O
                         net (fo=1, routed)           0.009     6.309    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_51__47_1
    SLICE_X65Y63         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     6.366 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_119__47/O
                         net (fo=1, routed)           0.000     6.366    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_119__47_n_0
    SLICE_X65Y63         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     6.392 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_51__47/O
                         net (fo=1, routed)           0.336     6.728    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_51__47_n_0
    SLICE_X64Y72         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     6.765 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_4__46/O
                         net (fo=3, routed)           0.681     7.446    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_1[6]
    RAMB36_X1Y19         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=8129, unset)         0.040     8.373    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB36_X1Y19         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.373    
                         clock uncertainty           -0.035     8.338    
    RAMB36_X1Y19         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.303     8.035    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.035    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[19].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 1.259ns (16.993%)  route 6.150ns (83.007%))
  Logic Levels:           12  (CARRY8=1 LUT2=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.373 - 8.333 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.029     0.029    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X98Y136        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y136        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15/Q
                         net (fo=109, routed)         0.745     0.855    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15_n_0
    SLICE_X105Y149       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     0.908 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_3294/O
                         net (fo=36, routed)          0.783     1.691    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Look_Ahead_Hough_out1[71]_181[0]
    SLICE_X100Y106       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     1.741 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2607/O
                         net (fo=8, routed)           0.764     2.505    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2607_n_0
    SLICE_X97Y88         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     2.627 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2099__0/O
                         net (fo=1, routed)           0.009     2.636    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2099__0_n_0
    SLICE_X97Y88         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     2.699 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1388/O
                         net (fo=1, routed)           0.206     2.905    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1388_n_0
    SLICE_X94Y88         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     3.057 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_893/O
                         net (fo=1, routed)           0.440     3.497    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_420_1
    SLICE_X88Y81         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     3.548 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_676/O
                         net (fo=1, routed)           0.482     4.030    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_676_n_0
    SLICE_X86Y61         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     4.236 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_420/O[4]
                         net (fo=10, routed)          0.358     4.594    u_Hybrid_LHT_Kernel/Rho[48][0]
    SLICE_X81Y57         LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     4.719 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_390__1/O
                         net (fo=3, routed)           0.238     4.957    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_390__1_n_0
    SLICE_X78Y54         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     5.058 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_178__55/O
                         net (fo=15, routed)          0.555     5.613    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_178__55_n_0
    SLICE_X71Y59         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     5.765 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_120__3/O
                         net (fo=1, routed)           0.621     6.386    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_16
    SLICE_X64Y65         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     6.438 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_52__2/O
                         net (fo=1, routed)           0.273     6.711    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_52__2_n_0
    SLICE_X62Y70         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     6.762 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_5__2/O
                         net (fo=3, routed)           0.676     7.438    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[19].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_1[5]
    RAMB36_X1Y18         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[19].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=8129, unset)         0.040     8.373    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[19].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB36_X1Y18         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[19].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.373    
                         clock uncertainty           -0.035     8.338    
    RAMB36_X1Y18         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.309     8.029    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[19].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.029    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        7.413ns  (logic 1.306ns (17.618%)  route 6.107ns (82.382%))
  Logic Levels:           14  (CARRY8=1 LUT2=1 LUT3=2 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.373 - 8.333 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.029     0.029    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X98Y136        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y136        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15/Q
                         net (fo=109, routed)         0.745     0.855    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15_n_0
    SLICE_X105Y149       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     0.908 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_3294/O
                         net (fo=36, routed)          0.783     1.691    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Look_Ahead_Hough_out1[71]_181[0]
    SLICE_X100Y106       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     1.741 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2607/O
                         net (fo=8, routed)           0.764     2.505    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2607_n_0
    SLICE_X97Y88         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     2.627 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2099__0/O
                         net (fo=1, routed)           0.009     2.636    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2099__0_n_0
    SLICE_X97Y88         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     2.699 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1388/O
                         net (fo=1, routed)           0.206     2.905    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1388_n_0
    SLICE_X94Y88         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     3.057 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_893/O
                         net (fo=1, routed)           0.440     3.497    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_420_1
    SLICE_X88Y81         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     3.548 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_676/O
                         net (fo=1, routed)           0.482     4.030    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_676_n_0
    SLICE_X86Y61         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240     4.270 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_420/O[5]
                         net (fo=6, routed)           0.301     4.571    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[19].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Rho[48][1]
    SLICE_X83Y60         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     4.681 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[19].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_534__0/O
                         net (fo=6, routed)           0.241     4.922    u_Hybrid_LHT_Kernel/Gradient_Kernel_System_out2[48]_25[0]
    SLICE_X82Y56         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     5.045 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_364__3/O
                         net (fo=3, routed)           0.290     5.335    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_364__3_n_0
    SLICE_X75Y55         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     5.386 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_240__5/O
                         net (fo=10, routed)          0.423     5.809    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_240__5_n_0
    SLICE_X68Y49         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.090     5.899 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_175__48/O
                         net (fo=1, routed)           0.009     5.908    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_51__51_1
    SLICE_X68Y49         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     5.965 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_119__51/O
                         net (fo=1, routed)           0.000     5.965    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_119__51_n_0
    SLICE_X68Y49         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     5.991 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_51__51/O
                         net (fo=1, routed)           0.854     6.845    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_51__51_n_0
    SLICE_X61Y30         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     6.882 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_4__51/O
                         net (fo=3, routed)           0.560     7.442    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_0[6]
    RAMB36_X1Y0          RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=8129, unset)         0.040     8.373    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB36_X1Y0          RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.373    
                         clock uncertainty           -0.035     8.338    
    RAMB36_X1Y0          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.303     8.035    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.035    
                         arrival time                          -7.442    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/Delay2_out1_reg/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        7.721ns  (logic 1.413ns (18.301%)  route 6.308ns (81.699%))
  Logic Levels:           14  (CARRY8=1 LUT2=1 LUT5=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.353 - 8.333 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.029     0.029    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X98Y136        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y136        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.110 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15/Q
                         net (fo=109, routed)         0.689     0.799    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15_n_0
    SLICE_X105Y150       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     0.836 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_3296/O
                         net (fo=36, routed)          0.874     1.710    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Look_Ahead_Hough_out1[73]_183[0]
    SLICE_X100Y106       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     1.833 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2352__0/O
                         net (fo=7, routed)           0.195     2.028    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2352__0_n_0
    SLICE_X102Y103       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     2.150 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1843/O
                         net (fo=1, routed)           0.009     2.159    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1843_n_0
    SLICE_X102Y103       MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     2.222 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1148/O
                         net (fo=1, routed)           0.678     2.900    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1148_n_0
    SLICE_X95Y102        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.048 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_785/O
                         net (fo=1, routed)           0.424     3.472    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_416__0_0
    SLICE_X89Y84         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     3.511 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_608__0/O
                         net (fo=1, routed)           0.553     4.064    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_608__0_n_0
    SLICE_X82Y61         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     4.268 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_416__0/O[4]
                         net (fo=14, routed)          0.375     4.643    u_Hybrid_LHT_Kernel/Rho[53][0]
    SLICE_X82Y57         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.792 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_388__1/O
                         net (fo=3, routed)           0.309     5.101    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_388__1_n_0
    SLICE_X77Y55         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     5.137 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_177__56/O
                         net (fo=14, routed)          0.521     5.658    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_177__56_n_0
    SLICE_X70Y42         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     5.757 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_120__23/O
                         net (fo=1, routed)           0.532     6.289    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_102
    SLICE_X65Y43         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     6.387 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_52__22/O
                         net (fo=1, routed)           0.323     6.710    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_52__22_n_0
    SLICE_X63Y33         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     6.798 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_5__22/O
                         net (fo=3, routed)           0.450     7.248    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/ram_reg_bram_0_0[5]
    SLICE_X61Y23         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     7.285 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/Delay2_out1_i_2__50/O
                         net (fo=1, routed)           0.327     7.612    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/Delay2_out1_i_2__50_n_0
    SLICE_X62Y26         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     7.701 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/Delay2_out1_i_1__51/O
                         net (fo=1, routed)           0.049     7.750    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/AND_out1
    SLICE_X62Y26         FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/Delay2_out1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=8129, unset)         0.020     8.353    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/clk
    SLICE_X62Y26         FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/Delay2_out1_reg/C
                         clock pessimism              0.000     8.353    
                         clock uncertainty           -0.035     8.318    
    SLICE_X62Y26         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.343    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/Delay2_out1_reg
  -------------------------------------------------------------------
                         required time                          8.343    
                         arrival time                          -7.750    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/Delay2_out1_reg/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        7.719ns  (logic 1.374ns (17.800%)  route 6.345ns (82.200%))
  Logic Levels:           14  (CARRY8=1 LUT2=1 LUT5=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.353 - 8.333 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.029     0.029    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X98Y136        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y136        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.110 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15/Q
                         net (fo=109, routed)         0.689     0.799    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15_n_0
    SLICE_X105Y150       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     0.836 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_3296/O
                         net (fo=36, routed)          0.874     1.710    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Look_Ahead_Hough_out1[73]_183[0]
    SLICE_X100Y106       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     1.833 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2352__0/O
                         net (fo=7, routed)           0.195     2.028    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2352__0_n_0
    SLICE_X102Y103       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     2.150 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1843/O
                         net (fo=1, routed)           0.009     2.159    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1843_n_0
    SLICE_X102Y103       MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     2.222 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1148/O
                         net (fo=1, routed)           0.678     2.900    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1148_n_0
    SLICE_X95Y102        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.048 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_785/O
                         net (fo=1, routed)           0.424     3.472    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_416__0_0
    SLICE_X89Y84         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     3.511 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_608__0/O
                         net (fo=1, routed)           0.553     4.064    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_608__0_n_0
    SLICE_X82Y61         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     4.268 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_416__0/O[4]
                         net (fo=14, routed)          0.375     4.643    u_Hybrid_LHT_Kernel/Rho[53][0]
    SLICE_X82Y57         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.792 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_388__1/O
                         net (fo=3, routed)           0.309     5.101    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_388__1_n_0
    SLICE_X77Y55         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     5.137 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_177__56/O
                         net (fo=14, routed)          0.540     5.677    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_177__56_n_0
    SLICE_X70Y39         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145     5.822 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_120__6/O
                         net (fo=1, routed)           0.614     6.436    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_29
    SLICE_X64Y37         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     6.489 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_52__5/O
                         net (fo=1, routed)           0.318     6.807    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_52__5_n_0
    SLICE_X62Y30         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     6.843 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_5__5/O
                         net (fo=3, routed)           0.432     7.275    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/ram_reg_bram_0[5]
    SLICE_X61Y19         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     7.314 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/Delay2_out1_i_2__27/O
                         net (fo=1, routed)           0.286     7.600    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/Delay2_out1_i_2__27_n_0
    SLICE_X62Y21         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     7.699 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/Delay2_out1_i_1__28/O
                         net (fo=1, routed)           0.049     7.748    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/AND_out1
    SLICE_X62Y21         FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/Delay2_out1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=8129, unset)         0.020     8.353    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/clk
    SLICE_X62Y21         FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/Delay2_out1_reg/C
                         clock pessimism              0.000     8.353    
                         clock uncertainty           -0.035     8.318    
    SLICE_X62Y21         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.343    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/Delay2_out1_reg
  -------------------------------------------------------------------
                         required time                          8.343    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                  0.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/reduced_reg_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/Delay1_out1_reg_rep/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.013     0.013    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/clk
    SLICE_X58Y86         FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/reduced_reg_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y86         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/reduced_reg_1_reg[1]/Q
                         net (fo=4, routed)           0.034     0.086    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/Q[0]
    SLICE_X58Y86         FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/Delay1_out1_reg_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.019     0.019    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/clk
    SLICE_X58Y86         FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/Delay1_out1_reg_rep/C
                         clock pessimism              0.000     0.019    
    SLICE_X58Y86         FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/Delay1_out1_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance80/Unit_Delay_Enabled_Synchronous_out1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[79][0]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.013     0.013    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance80/clk
    SLICE_X103Y156       FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance80/Unit_Delay_Enabled_Synchronous_out1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y156       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance80/Unit_Delay_Enabled_Synchronous_out1_reg[0]/Q
                         net (fo=1, routed)           0.057     0.109    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance80_n_8
    SLICE_X103Y155       FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[79][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.019     0.019    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X103Y155       FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[79][0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X103Y155       FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[79][0]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance24/Unit_Delay_Enabled_Synchronous_out1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[23][4]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.013     0.013    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance24/clk
    SLICE_X95Y147        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance24/Unit_Delay_Enabled_Synchronous_out1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y147        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.052 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance24/Unit_Delay_Enabled_Synchronous_out1_reg[4]/Q
                         net (fo=1, routed)           0.057     0.109    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance24_n_4
    SLICE_X95Y146        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[23][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.018     0.018    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X95Y146        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[23][4]/C
                         clock pessimism              0.000     0.018    
    SLICE_X95Y146        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[23][4]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch25_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch25_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.013     0.013    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X96Y171        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch25_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y171        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch25_reg_reg[0]/Q
                         net (fo=1, routed)           0.057     0.109    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch25_reg[0]
    SLICE_X97Y171        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch25_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.018     0.018    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X97Y171        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch25_reg_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X97Y171        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch25_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 delayMatch1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            delayMatch1_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.013     0.013    clk
    SLICE_X58Y90         FDCE                                         r  delayMatch1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  delayMatch1_reg_reg[0]/Q
                         net (fo=1, routed)           0.058     0.110    delayMatch1_reg[0]
    SLICE_X58Y90         FDCE                                         r  delayMatch1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.019     0.019    clk
    SLICE_X58Y90         FDCE                                         r  delayMatch1_reg_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X58Y90         FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    delayMatch1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.012     0.012    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/clk
    SLICE_X55Y95         FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[8]/Q
                         net (fo=5, routed)           0.027     0.078    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter[8]
    SLICE_X55Y95         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     0.092 r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter[8]_i_1/O
                         net (fo=1, routed)           0.016     0.108    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_next[8]
    SLICE_X55Y95         FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.018     0.018    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/clk
    SLICE_X55Y95         FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[8]/C
                         clock pessimism              0.000     0.018    
    SLICE_X55Y95         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/delayMatch_1_reg_50_reg[0][3]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/delayMatch_1_reg_50_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.038ns (38.776%)  route 0.060ns (61.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.013     0.013    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/clk
    SLICE_X96Y88         FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/delayMatch_1_reg_50_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y88         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/delayMatch_1_reg_50_reg[0][3]/Q
                         net (fo=1, routed)           0.060     0.111    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/delayMatch_1_reg_50_reg[0]_311[3]
    SLICE_X96Y88         FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/delayMatch_1_reg_50_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.019     0.019    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/clk
    SLICE_X96Y88         FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/delayMatch_1_reg_50_reg[1][3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X96Y88         FDCE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.066    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/delayMatch_1_reg_50_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.012     0.012    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/clk
    SLICE_X55Y94         FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[12]/Q
                         net (fo=5, routed)           0.028     0.079    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter[12]
    SLICE_X55Y94         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.093 r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter[12]_i_1/O
                         net (fo=1, routed)           0.017     0.110    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_next[12]
    SLICE_X55Y94         FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.018     0.018    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/clk
    SLICE_X55Y94         FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[12]/C
                         clock pessimism              0.000     0.018    
    SLICE_X55Y94         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance18/Unit_Delay_Enabled_Synchronous_out1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[17][7]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.013     0.013    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance18/clk
    SLICE_X77Y171        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance18/Unit_Delay_Enabled_Synchronous_out1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y171        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance18/Unit_Delay_Enabled_Synchronous_out1_reg[7]/Q
                         net (fo=1, routed)           0.060     0.112    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance18_n_1
    SLICE_X76Y171        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[17][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.019     0.019    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X76Y171        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[17][7]/C
                         clock pessimism              0.000     0.019    
    SLICE_X76Y171        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[17][7]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_MATLAB_Function/thetacounter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_MATLAB_Function/thetacounter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.012     0.012    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_MATLAB_Function/clk
    SLICE_X108Y151       FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_MATLAB_Function/thetacounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y151       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_MATLAB_Function/thetacounter_reg[8]/Q
                         net (fo=7, routed)           0.028     0.079    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_MATLAB_Function/thetacounter[8]
    SLICE_X108Y151       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     0.093 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_MATLAB_Function/thetacounter[8]_i_1/O
                         net (fo=1, routed)           0.017     0.110    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_MATLAB_Function/thetacounter[8]_i_1_n_0
    SLICE_X108Y151       FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_MATLAB_Function/thetacounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.018     0.018    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_MATLAB_Function/clk
    SLICE_X108Y151       FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_MATLAB_Function/thetacounter_reg[8]/C
                         clock pessimism              0.000     0.018    
    SLICE_X108Y151       FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_MATLAB_Function/thetacounter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MWCLK
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB36_X1Y15  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB36_X1Y11  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[46].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB36_X1Y20  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[47].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB36_X1Y8   u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB36_X2Y4   u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[48].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB36_X3Y18  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[10].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB36_X2Y3   u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[49].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB36_X1Y13  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB36_X1Y19  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB36_X2Y21  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[12].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X1Y15  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X1Y15  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB36_X1Y15  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB36_X1Y15  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X1Y11  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[46].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X1Y11  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[46].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB36_X1Y11  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[46].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB36_X1Y11  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[46].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X1Y20  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[47].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X1Y20  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[47].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X1Y15  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X1Y15  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB36_X1Y15  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB36_X1Y15  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X1Y11  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[46].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X1Y11  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[46].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB36_X1Y11  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[46].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB36_X1Y11  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[46].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X1Y20  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[47].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X1Y20  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[47].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK



