{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653502439209 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653502439209 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 25 15:13:59 2022 " "Processing started: Wed May 25 15:13:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653502439209 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502439209 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off problema2 -c problema2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off problema2 -c problema2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502439209 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653502439324 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653502439324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file baud_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_gen " "Found entity 1: baud_gen" {  } { { "baud_gen.v" "" { Text "/home/aluno/Documentos/TEC499/TP02/G02/p2/baud_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502444186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502444186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Uart8Transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file Uart8Transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart8Transmitter " "Found entity 1: Uart8Transmitter" {  } { { "Uart8Transmitter.v" "" { Text "/home/aluno/Documentos/TEC499/TP02/G02/p2/Uart8Transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502444186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502444186 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Uart8Receiver.v(22) " "Verilog HDL information at Uart8Receiver.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "Uart8Receiver.v" "" { Text "/home/aluno/Documentos/TEC499/TP02/G02/p2/Uart8Receiver.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1653502444187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Uart8Receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file Uart8Receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart8Receiver " "Found entity 1: Uart8Receiver" {  } { { "Uart8Receiver.v" "" { Text "/home/aluno/Documentos/TEC499/TP02/G02/p2/Uart8Receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502444187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502444187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_main2.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_main2.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_main2 " "Found entity 1: uart_main2" {  } { { "uart_main2.v" "" { Text "/home/aluno/Documentos/TEC499/TP02/G02/p2/uart_main2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502444188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502444188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "/home/aluno/Documentos/TEC499/TP02/G02/p2/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502444188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502444188 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dht11.v(36) " "Verilog HDL information at dht11.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "dht11.v" "" { Text "/home/aluno/Documentos/TEC499/TP02/G02/p2/dht11.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1653502444188 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "error ERROR dht11.v(9) " "Verilog HDL Declaration information at dht11.v(9): object \"error\" differs only in case from object \"ERROR\" in the same scope" {  } { { "dht11.v" "" { Text "/home/aluno/Documentos/TEC499/TP02/G02/p2/dht11.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653502444188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dht11.v 2 2 " "Found 2 design units, including 2 entities, in source file dht11.v" { { "Info" "ISGN_ENTITY_NAME" "1 dht11 " "Found entity 1: dht11" {  } { { "dht11.v" "" { Text "/home/aluno/Documentos/TEC499/TP02/G02/p2/dht11.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502444188 ""} { "Info" "ISGN_ENTITY_NAME" "2 tris " "Found entity 2: tris" {  } { { "dht11.v" "" { Text "/home/aluno/Documentos/TEC499/TP02/G02/p2/dht11.v" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502444188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502444188 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sensor_controller.v(39) " "Verilog HDL information at sensor_controller.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "sensor_controller.v" "" { Text "/home/aluno/Documentos/TEC499/TP02/G02/p2/sensor_controller.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1653502444189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sensor_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sensor_controller " "Found entity 1: sensor_controller" {  } { { "sensor_controller.v" "" { Text "/home/aluno/Documentos/TEC499/TP02/G02/p2/sensor_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502444189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502444189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "/home/aluno/Documentos/TEC499/TP02/G02/p2/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502444189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502444189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider1mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider1mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider1mhz " "Found entity 1: clock_divider1mhz" {  } { { "clock_divider1mhz.v" "" { Text "/home/aluno/Documentos/TEC499/TP02/G02/p2/clock_divider1mhz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502444190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502444190 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "uart_main2.v(103) " "Verilog HDL Instantiation warning at uart_main2.v(103): instance has no name" {  } { { "uart_main2.v" "" { Text "/home/aluno/Documentos/TEC499/TP02/G02/p2/uart_main2.v" 103 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653502444191 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(12) " "Verilog HDL Parameter Declaration warning at uart_rx.v(12): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "/home/aluno/Documentos/TEC499/TP02/G02/p2/uart_rx.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1653502444191 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(13) " "Verilog HDL Parameter Declaration warning at uart_rx.v(13): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "/home/aluno/Documentos/TEC499/TP02/G02/p2/uart_rx.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1653502444191 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(14) " "Verilog HDL Parameter Declaration warning at uart_rx.v(14): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "/home/aluno/Documentos/TEC499/TP02/G02/p2/uart_rx.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1653502444191 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(15) " "Verilog HDL Parameter Declaration warning at uart_rx.v(15): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "/home/aluno/Documentos/TEC499/TP02/G02/p2/uart_rx.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1653502444191 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(16) " "Verilog HDL Parameter Declaration warning at uart_rx.v(16): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "/home/aluno/Documentos/TEC499/TP02/G02/p2/uart_rx.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1653502444192 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_main2 " "Elaborating entity \"uart_main2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653502444221 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dhtEn uart_main2.v(35) " "Verilog HDL or VHDL warning at uart_main2.v(35): object \"dhtEn\" assigned a value but never read" {  } { { "uart_main2.v" "" { Text "/home/aluno/Documentos/TEC499/TP02/G02/p2/uart_main2.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653502444222 "|uart_main2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_gen baud_gen:baud_gen " "Elaborating entity \"baud_gen\" for hierarchy \"baud_gen:baud_gen\"" {  } { { "uart_main2.v" "baud_gen" { Text "/home/aluno/Documentos/TEC499/TP02/G02/p2/uart_main2.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653502444233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart8Receiver Uart8Receiver:rx " "Elaborating entity \"Uart8Receiver\" for hierarchy \"Uart8Receiver:rx\"" {  } { { "uart_main2.v" "rx" { Text "/home/aluno/Documentos/TEC499/TP02/G02/p2/uart_main2.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653502444233 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Uart8Receiver.v(96) " "Verilog HDL assignment warning at Uart8Receiver.v(96): truncated value with size 32 to match size of target (4)" {  } { { "Uart8Receiver.v" "" { Text "/home/aluno/Documentos/TEC499/TP02/G02/p2/Uart8Receiver.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653502444234 "|Uart8Receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:divider_0 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:divider_0\"" {  } { { "uart_main2.v" "divider_0" { Text "/home/aluno/Documentos/TEC499/TP02/G02/p2/uart_main2.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653502444234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensor_controller sensor_controller:sensor_controller_0 " "Elaborating entity \"sensor_controller\" for hierarchy \"sensor_controller:sensor_controller_0\"" {  } { { "uart_main2.v" "sensor_controller_0" { Text "/home/aluno/Documentos/TEC499/TP02/G02/p2/uart_main2.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653502444235 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "humidity sensor_controller.v(15) " "Verilog HDL or VHDL warning at sensor_controller.v(15): object \"humidity\" assigned a value but never read" {  } { { "sensor_controller.v" "" { Text "/home/aluno/Documentos/TEC499/TP02/G02/p2/sensor_controller.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653502444235 "|uart_main2|sensor_controller:sensor_controller_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address sensor_controller.v(34) " "Verilog HDL or VHDL warning at sensor_controller.v(34): object \"address\" assigned a value but never read" {  } { { "sensor_controller.v" "" { Text "/home/aluno/Documentos/TEC499/TP02/G02/p2/sensor_controller.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653502444235 "|uart_main2|sensor_controller:sensor_controller_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command sensor_controller.v(35) " "Verilog HDL or VHDL warning at sensor_controller.v(35): object \"command\" assigned a value but never read" {  } { { "sensor_controller.v" "" { Text "/home/aluno/Documentos/TEC499/TP02/G02/p2/sensor_controller.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653502444235 "|uart_main2|sensor_controller:sensor_controller_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider1mhz clock_divider1mhz:divider_1 " "Elaborating entity \"clock_divider1mhz\" for hierarchy \"clock_divider1mhz:divider_1\"" {  } { { "uart_main2.v" "divider_1" { Text "/home/aluno/Documentos/TEC499/TP02/G02/p2/uart_main2.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653502444247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dht11 dht11:dht11_0 " "Elaborating entity \"dht11\" for hierarchy \"dht11:dht11_0\"" {  } { { "uart_main2.v" "dht11_0" { Text "/home/aluno/Documentos/TEC499/TP02/G02/p2/uart_main2.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653502444248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tris dht11:dht11_0\|tris:tris_0 " "Elaborating entity \"tris\" for hierarchy \"dht11:dht11_0\|tris:tris_0\"" {  } { { "dht11.v" "tris_0" { Text "/home/aluno/Documentos/TEC499/TP02/G02/p2/dht11.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653502444249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart8Transmitter Uart8Transmitter:comb_3 " "Elaborating entity \"Uart8Transmitter\" for hierarchy \"Uart8Transmitter:comb_3\"" {  } { { "uart_main2.v" "comb_3" { Text "/home/aluno/Documentos/TEC499/TP02/G02/p2/uart_main2.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653502444250 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RESET Uart8Transmitter.v(9) " "Verilog HDL or VHDL warning at Uart8Transmitter.v(9): object \"RESET\" assigned a value but never read" {  } { { "Uart8Transmitter.v" "" { Text "/home/aluno/Documentos/TEC499/TP02/G02/p2/Uart8Transmitter.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653502444250 "|uart_main2|Uart8Transmitter:comb_3"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1653502444763 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "dht11:dht11_0\|tris:tris_0\|port~synth " "Node \"dht11:dht11_0\|tris:tris_0\|port~synth\"" {  } { { "dht11.v" "" { Text "/home/aluno/Documentos/TEC499/TP02/G02/p2/dht11.v" 196 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653502444812 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653502444812 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "uart_main2.v" "" { Text "/home/aluno/Documentos/TEC499/TP02/G02/p2/uart_main2.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653502444812 "|uart_main2|led[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1653502444812 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653502444878 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "99 " "99 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653502445217 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653502445277 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653502445277 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "110 " "Implemented 110 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653502445301 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653502445301 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1653502445301 ""} { "Info" "ICUT_CUT_TM_LCELLS" "103 " "Implemented 103 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653502445301 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653502445301 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "429 " "Peak virtual memory: 429 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653502445306 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 25 15:14:05 2022 " "Processing ended: Wed May 25 15:14:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653502445306 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653502445306 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653502445306 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502445306 ""}
