#! 
:ivl_version "13.0 (devel)" "(s20251012-54-g6651df6f2-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\TESA_IC_design_training\verification\oss-cad-suite\lib\ivl\system.vpi";
:vpi_module "D:\TESA_IC_design_training\verification\oss-cad-suite\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\TESA_IC_design_training\verification\oss-cad-suite\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\TESA_IC_design_training\verification\oss-cad-suite\lib\ivl\v2005_math.vpi";
:vpi_module "D:\TESA_IC_design_training\verification\oss-cad-suite\lib\ivl\va_math.vpi";
S_000001dbdfc6f5a0 .scope module, "testbench" "testbench" 2 95;
 .timescale -9 -12;
v000001dbdfccf790_0 .var "clk", 0 0;
v000001dbdfccf830_0 .var "in", 0 0;
v000001dbdfccfab0_0 .net "out_h", 0 0, v000001dbdfc80000_0;  1 drivers
v000001dbdfccfb50_0 .net "out_s", 0 0, v000001dbdfccf3d0_0;  1 drivers
S_000001dbdfc6f730 .scope module, "dut0" "dut" 2 124, 2 76 0, S_000001dbdfc6f5a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out_s";
    .port_info 3 /OUTPUT 1 "out_h";
L_000001dbdfc80860/d .functor BUFZ 1, v000001dbdfccf830_0, C4<0>, C4<0>, C4<0>;
L_000001dbdfc80860 .delay 1 (9000,9000,9000) L_000001dbdfc80860/d;
L_000001dbdfc80630/d .functor BUFZ 1, v000001dbdfccf830_0, C4<0>, C4<0>, C4<0>;
L_000001dbdfc80630 .delay 1 (1000,1000,1000) L_000001dbdfc80630/d;
v000001dbdfccf970_0 .net "clk", 0 0, v000001dbdfccf790_0;  1 drivers
v000001dbdfccfe70_0 .net "in", 0 0, v000001dbdfccf830_0;  1 drivers
v000001dbdfccf8d0_0 .net "in_h", 0 0, L_000001dbdfc80630;  1 drivers
v000001dbdfccfbf0_0 .net "in_s", 0 0, L_000001dbdfc80860;  1 drivers
v000001dbdfccf470_0 .net "out_h", 0 0, v000001dbdfc80000_0;  alias, 1 drivers
v000001dbdfccfd30_0 .net "out_s", 0 0, v000001dbdfccf3d0_0;  alias, 1 drivers
S_000001dbdfc7fe70 .scope module, "ff_h" "dff_shchk" 2 89, 2 10 0, S_000001dbdfc6f730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
P_000001dbdfc6f8c0 .param/l "T_CLK2Q" 0 2 19, +C4<00000000000000000000000000000001>;
P_000001dbdfc6f8f8 .param/l "T_HOLD" 0 2 18, +C4<00000000000000000000000000000001>;
P_000001dbdfc6f930 .param/l "T_SETUP" 0 2 17, +C4<00000000000000000000000000000010>;
v000001dbdfc46d90_0 .net "clk", 0 0, v000001dbdfccf790_0;  alias, 1 drivers
v000001dbdfc46b70_0 .net "d", 0 0, L_000001dbdfc80630;  alias, 1 drivers
v000001dbdfc7b720_0 .var "hold_window_open", 0 0;
v000001dbdfc69710_0 .var "last_d_change", 63 0;
v000001dbdfc80000_0 .var "q", 0 0;
v000001dbdfc800a0_0 .var "t_edge", 63 0;
v000001dbdfc80140_0 .var "violation", 0 0;
E_000001dbdfc6e3b0 .event posedge, v000001dbdfc46d90_0;
E_000001dbdfc6df70 .event anyedge, v000001dbdfc46b70_0;
S_000001dbdfc464a0 .scope module, "ff_s" "dff_shchk" 2 88, 2 10 0, S_000001dbdfc6f730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
P_000001dbdfc801e0 .param/l "T_CLK2Q" 0 2 19, +C4<00000000000000000000000000000001>;
P_000001dbdfc80218 .param/l "T_HOLD" 0 2 18, +C4<00000000000000000000000000000001>;
P_000001dbdfc80250 .param/l "T_SETUP" 0 2 17, +C4<00000000000000000000000000000010>;
v000001dbdfccfa10_0 .net "clk", 0 0, v000001dbdfccf790_0;  alias, 1 drivers
v000001dbdfccfc90_0 .net "d", 0 0, L_000001dbdfc80860;  alias, 1 drivers
v000001dbdfccf6f0_0 .var "hold_window_open", 0 0;
v000001dbdfccf650_0 .var "last_d_change", 63 0;
v000001dbdfccf3d0_0 .var "q", 0 0;
v000001dbdfccffb0_0 .var "t_edge", 63 0;
v000001dbdfccf330_0 .var "violation", 0 0;
E_000001dbdfc6d5b0 .event anyedge, v000001dbdfccfc90_0;
    .scope S_000001dbdfc464a0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dbdfccf3d0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000001dbdfccf650_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000001dbdfccffb0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dbdfccf6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dbdfccf330_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000001dbdfc464a0;
T_1 ;
    %wait E_000001dbdfc6d5b0;
    %vpi_func 2 44 "$time" 64 {0 0 0};
    %store/vec4 v000001dbdfccf650_0, 0, 64;
    %load/vec4 v000001dbdfccf6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dbdfccf330_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000001dbdfccf3d0_0, 1000;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001dbdfc464a0;
T_2 ;
    %wait E_000001dbdfc6e3b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dbdfccf330_0, 0, 1;
    %vpi_func 2 57 "$time" 64 {0 0 0};
    %store/vec4 v000001dbdfccffb0_0, 0, 64;
    %load/vec4 v000001dbdfccffb0_0;
    %load/vec4 v000001dbdfccf650_0;
    %sub;
    %cmpi/u 2, 0, 64;
    %jmp/0xz  T_2.0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dbdfccf330_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000001dbdfccf3d0_0, 1000;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001dbdfccfc90_0;
    %assign/vec4 v000001dbdfccf3d0_0, 1000;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dbdfccf6f0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dbdfccf6f0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000001dbdfc7fe70;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dbdfc80000_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000001dbdfc69710_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000001dbdfc800a0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dbdfc7b720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dbdfc80140_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000001dbdfc7fe70;
T_4 ;
    %wait E_000001dbdfc6df70;
    %vpi_func 2 44 "$time" 64 {0 0 0};
    %store/vec4 v000001dbdfc69710_0, 0, 64;
    %load/vec4 v000001dbdfc7b720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dbdfc80140_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000001dbdfc80000_0, 1000;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001dbdfc7fe70;
T_5 ;
    %wait E_000001dbdfc6e3b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dbdfc80140_0, 0, 1;
    %vpi_func 2 57 "$time" 64 {0 0 0};
    %store/vec4 v000001dbdfc800a0_0, 0, 64;
    %load/vec4 v000001dbdfc800a0_0;
    %load/vec4 v000001dbdfc69710_0;
    %sub;
    %cmpi/u 2, 0, 64;
    %jmp/0xz  T_5.0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dbdfc80140_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000001dbdfc80000_0, 1000;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001dbdfc46b70_0;
    %assign/vec4 v000001dbdfc80000_0, 1000;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dbdfc7b720_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dbdfc7b720_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000001dbdfc6f5a0;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dbdfccf790_0, 0, 1;
T_6.0 ;
    %delay 5500, 0;
    %load/vec4 v000001dbdfccf790_0;
    %inv;
    %store/vec4 v000001dbdfccf790_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_000001dbdfc6f5a0;
T_7 ;
    %wait E_000001dbdfc6e3b0;
    %load/vec4 v000001dbdfccf830_0;
    %inv;
    %assign/vec4 v000001dbdfccf830_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_000001dbdfc6f5a0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dbdfccf830_0, 0, 1;
    %vpi_call 2 118 "$dumpfile", "setup_hold_violations.vcd" {0 0 0};
    %vpi_call 2 119 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001dbdfc6f5a0 {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 121 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "setup_hold_violations.v";
