Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_input_clock_func_impl xil_defaultlib.tb_top_input_clock -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4969] module 'gtxe2_q900431' is instantiated multiple times from VHDL or from both Verilog and VHDL, elaboration result may be incorrect [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/secureip/gtxe2_common/gtxe2_common_002.vp:160248]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package vl.vl_types
Compiling architecture ibufds_v of entity unisim.IBUFDS [\IBUFDS(1,9)(1,5)(1,1)(1,4)(1,7)...]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=6.25...]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=3.0,...]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000011111")(0...]
Compiling architecture structure of entity xil_defaultlib.gtwizard_0_GT_FRAME_GEN [gtwizard_0_gt_frame_gen_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_cfg="00000110...]
Compiling architecture structure of entity xil_defaultlib.gtwizard_0_common [gtwizard_0_common_default]
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture structure of entity xil_defaultlib.gtwizard_0_GT_USRCLK_SOURCE [gtwizard_0_gt_usrclk_source_defa...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100100000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000011000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000000010001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000001000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101100110011001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11010010")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010111010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture structure of entity xil_defaultlib.gtwizard_0_sync_block [gtwizard_0_sync_block_default]
Compiling architecture structure of entity xil_defaultlib.gtwizard_0_sync_block_0 [gtwizard_0_sync_block_0_default]
Compiling architecture structure of entity xil_defaultlib.gtwizard_0_sync_block_1 [gtwizard_0_sync_block_1_default]
Compiling architecture structure of entity xil_defaultlib.gtwizard_0_sync_block_2 [gtwizard_0_sync_block_2_default]
Compiling architecture structure of entity xil_defaultlib.gtwizard_0_sync_block_3 [gtwizard_0_sync_block_3_default]
Compiling architecture structure of entity xil_defaultlib.gtwizard_0_sync_block_4 [gtwizard_0_sync_block_4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010101110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111110111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101100000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111011111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010101001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011100000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture structure of entity xil_defaultlib.gtwizard_0_TX_STARTUP_FSM [gtwizard_0_tx_startup_fsm_defaul...]
Compiling architecture srlc32e_v of entity unisim.SRLC32E [\SRLC32E(init="11111111111111111...]
Compiling architecture srlc32e_v of entity unisim.SRLC32E [\SRLC32E(init="01111111111111111...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture srlc32e_v of entity unisim.SRLC32E [\SRLC32E(0,31)\]
Compiling architecture srlc32e_v of entity unisim.SRLC32E [\SRLC32E(init="00000000000000000...]
Compiling architecture bufh_v of entity unisim.BUFH [bufh_default]
Compiling architecture structure of entity xil_defaultlib.gtwizard_0_cpll_railing [gtwizard_0_cpll_railing_default]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture structure of entity xil_defaultlib.gtwizard_0_GT [gtwizard_0_gt_default]
Compiling architecture structure of entity xil_defaultlib.gtwizard_0_multi_gt [gtwizard_0_multi_gt_default]
Compiling architecture structure of entity xil_defaultlib.gtwizard_0_init [gtwizard_0_init_default]
Compiling architecture structure of entity xil_defaultlib.gtwizard_0 [gtwizard_0_default]
Compiling architecture structure of entity xil_defaultlib.gtwizard_0_support [gtwizard_0_support_default]
Compiling architecture structure of entity xil_defaultlib.gtwizard_0_exdes [gtwizard_0_exdes_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.top_input_clock [top_input_clock_default]
Compiling architecture sim of entity xil_defaultlib.tb_top_input_clock
Built simulation snapshot tb_top_input_clock_func_impl
