<?xml version="1.0" encoding="UTF-8"?>
<questel-patent-document lang="en" date-produced="20180805" produced-by="Questel" schema-version="3.23" file="US06180477B2.xml">
  <bibliographic-data lang="en">
    <publication-reference publ-desc="Granted patent as second publication">
      <document-id>
        <country>US</country>
        <doc-number>06180477</doc-number>
        <kind>B2</kind>
        <date>20010130</date>
      </document-id>
      <document-id data-format="questel">
        <doc-number>US6180477</doc-number>
      </document-id>
    </publication-reference>
    <original-publication-kind>B2</original-publication-kind>
    <application-reference is-representative="YES" family-id="21639827" extended-family-id="37281774">
      <document-id>
        <country>US</country>
        <doc-number>09293421</doc-number>
        <kind>A</kind>
        <date>19990416</date>
      </document-id>
      <document-id data-format="questel">
        <doc-number>1999US-09293421</doc-number>
      </document-id>
      <document-id data-format="questel_Uid">
        <doc-number>38091880</doc-number>
      </document-id>
    </application-reference>
    <language-of-filing>en</language-of-filing>
    <language-of-publication>en</language-of-publication>
    <priority-claims>
      <priority-claim kind="national" sequence="1">
        <country>TW</country>
        <doc-number>88103136</doc-number>
        <kind>A</kind>
        <date>19990302</date>
        <priority-active-indicator>Y</priority-active-indicator>
      </priority-claim>
      <priority-claim data-format="questel" sequence="1">
        <doc-number>1999TW-0103136</doc-number>
      </priority-claim>
    </priority-claims>
    <dates-of-public-availability>
      <publication-of-grant-date>
        <date>20010130</date>
      </publication-of-grant-date>
    </dates-of-public-availability>
    <classifications-ipcr>
      <classification-ipcr sequence="1">
        <text>H01L  21/336       20060101A I20051008RMEP</text>
        <ipc-version-indicator>
          <date>20060101</date>
        </ipc-version-indicator>
        <classification-level>A</classification-level>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>21</main-group>
        <subgroup>336</subgroup>
        <classification-value>I</classification-value>
        <generating-office>
          <country>EP</country>
        </generating-office>
        <classification-status>R</classification-status>
        <classification-data-source>M</classification-data-source>
        <action-date>
          <date>20051008</date>
        </action-date>
      </classification-ipcr>
      <classification-ipcr sequence="2">
        <text>H01L  21/285       20060101A I20051008RMEP</text>
        <ipc-version-indicator>
          <date>20060101</date>
        </ipc-version-indicator>
        <classification-level>A</classification-level>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>21</main-group>
        <subgroup>285</subgroup>
        <classification-value>I</classification-value>
        <generating-office>
          <country>EP</country>
        </generating-office>
        <classification-status>R</classification-status>
        <classification-data-source>M</classification-data-source>
        <action-date>
          <date>20051008</date>
        </action-date>
      </classification-ipcr>
      <classification-ipcr sequence="3">
        <text>H01L  29/417       20060101A I20051008RMEP</text>
        <ipc-version-indicator>
          <date>20060101</date>
        </ipc-version-indicator>
        <classification-level>A</classification-level>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>29</main-group>
        <subgroup>417</subgroup>
        <classification-value>I</classification-value>
        <generating-office>
          <country>EP</country>
        </generating-office>
        <classification-status>R</classification-status>
        <classification-data-source>M</classification-data-source>
        <action-date>
          <date>20051008</date>
        </action-date>
      </classification-ipcr>
    </classifications-ipcr>
    <classification-national>
      <country>US</country>
      <main-classification>
        <text>438305000</text>
        <class>438</class>
        <subclass>305000</subclass>
      </main-classification>
      <further-classification sequence="1">
        <text>257E21165</text>
        <class>257</class>
        <subclass>E21165</subclass>
      </further-classification>
      <further-classification sequence="2">
        <text>257E21438</text>
        <class>257</class>
        <subclass>E21438</subclass>
      </further-classification>
      <further-classification sequence="3">
        <text>257E29122</text>
        <class>257</class>
        <subclass>E29122</subclass>
      </further-classification>
      <further-classification sequence="4">
        <text>438581000</text>
        <class>438</class>
        <subclass>581000</subclass>
      </further-classification>
      <further-classification sequence="5">
        <text>438585000</text>
        <class>438</class>
        <subclass>585000</subclass>
      </further-classification>
    </classification-national>
    <classifications-ecla>
      <classification-ecla sequence="1">
        <text>H01L-029/66M6T6F3</text>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>029</main-group>
        <subgroup>66M6T6F3</subgroup>
      </classification-ecla>
      <classification-ecla sequence="2">
        <text>H01L-021/285B4A</text>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>021</main-group>
        <subgroup>285B4A</subgroup>
      </classification-ecla>
      <classification-ecla sequence="3">
        <text>H01L-029/417D12</text>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>029</main-group>
        <subgroup>417D12</subgroup>
      </classification-ecla>
      <classification-ecla sequence="4">
        <text>H01L-029/417D12R</text>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>029</main-group>
        <subgroup>417D12R</subgroup>
      </classification-ecla>
    </classifications-ecla>
    <patent-classifications>
      <patent-classification sequence="1">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>H01L-029/665</classification-symbol>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>29</main-group>
        <subgroup>665</subgroup>
        <symbol-position>F</symbol-position>
        <classification-value>I</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20130101</date>
        </action-date>
      </patent-classification>
      <patent-classification sequence="2">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>H01L-021/28518</classification-symbol>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>21</main-group>
        <subgroup>28518</subgroup>
        <symbol-position>L</symbol-position>
        <classification-value>I</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20130101</date>
        </action-date>
      </patent-classification>
      <patent-classification sequence="3">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>H01L-029/41775</classification-symbol>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>29</main-group>
        <subgroup>41775</subgroup>
        <symbol-position>L</symbol-position>
        <classification-value>I</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20130101</date>
        </action-date>
      </patent-classification>
      <patent-classification sequence="4">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>H01L-029/41783</classification-symbol>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>29</main-group>
        <subgroup>41783</subgroup>
        <symbol-position>L</symbol-position>
        <classification-value>I</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20130101</date>
        </action-date>
      </patent-classification>
    </patent-classifications>
    <number-of-claims>10</number-of-claims>
    <exemplary-claim>6</exemplary-claim>
    <figures>
      <number-of-drawing-sheets>3</number-of-drawing-sheets>
      <number-of-figures>5</number-of-figures>
      <image-key data-format="questel">US6180477</image-key>
    </figures>
    <invention-title format="original" lang="en" id="title_en">Method of fabricating field effect transistor with silicide sidewall spacers</invention-title>
    <references-cited>
      <citation srep-phase="examiner">
        <patcit num="1">
          <text>SANCHEZ JULIAN J B</text>
          <document-id>
            <country>US</country>
            <doc-number>5102815</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5102815</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="2">
          <text>BAE DONG-JOO</text>
          <document-id>
            <country>US</country>
            <doc-number>5256585</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5256585</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="3">
          <text>SOLHEIM ALAN G</text>
          <document-id>
            <country>US</country>
            <doc-number>5424572</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5424572</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="4">
          <text>BASHIR RASHID, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5451532</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5451532</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="5">
          <text>BASHIR RASHID, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5581114</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5581114</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="6">
          <text>LEE KUO-HUA, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5679589</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5679589</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="7">
          <text>CHOU JIH-WEN, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5972763</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5972763</doc-number>
          </document-id>
        </patcit>
      </citation>
    </references-cited>
    <parties>
      <applicants>
        <applicant data-format="original" app-type="applicant" sequence="1">
          <addressbook lang="en">
            <orgname>United Silicon Incorporated</orgname>
            <address>
              <address-1>Hsinchu, TW</address-1>
              <city>Hsinchu</city>
              <country>TW</country>
            </address>
          </addressbook>
          <nationality>
            <country>TW</country>
          </nationality>
        </applicant>
        <applicant data-format="questel" app-type="applicant" sequence="2">
          <addressbook lang="en">
            <orgname>UNITED SILICON</orgname>
          </addressbook>
          <nationality>
            <country>TW</country>
          </nationality>
        </applicant>
      </applicants>
      <inventors>
        <inventor data-format="original" sequence="1">
          <addressbook lang="en">
            <name>Liao, Kuan-Yang</name>
            <address>
              <address-1>Taipei, TW</address-1>
              <city>Taipei</city>
              <country>TW</country>
            </address>
          </addressbook>
          <nationality>
            <country>TW</country>
          </nationality>
        </inventor>
      </inventors>
      <agents>
        <agent sequence="1" rep-type="agent">
          <addressbook lang="en">
            <name>Huang, Jiawei</name>
          </addressbook>
        </agent>
        <agent sequence="2" rep-type="agent">
          <addressbook lang="en">
            <orgname>J.C. Patents</orgname>
          </addressbook>
        </agent>
      </agents>
    </parties>
    <examiners>
      <primary-examiner>
        <name>Niebling, John F.</name>
      </primary-examiner>
    </examiners>
    <lgst-data>
      <lgst-status>LAPSED</lgst-status>
    </lgst-data>
  </bibliographic-data>
  <abstract format="original" lang="en" id="abstr_en">
    <p id="P-EN-00001" num="00001">
      <br/>
      A method of fabricating a field effect transistor is described.
      <br/>
      A gate oxide layer is formed on a substrate.
      <br/>
      A gate is formed on the gate oxide layer.
      <br/>
      A source region and a drain region are formed beside the gate in the substrate.
      <br/>
      A first spacer is formed beside a sidewall of the gate.
      <br/>
      A preserve layer is formed beside the first spacer.
      <br/>
      A second spacer is formed beside a sidewall of the preserve layer.
    </p>
  </abstract>
  <description format="original" lang="en" id="desc_en">
    <heading>CROSS-REFERENCE TO RELATED APPLICATION</heading>
    <p num="1">This application claims the priority benefit of Taiwan application serial no. 88103136, filed Mar. 2, 1999, the full disclosure of which is incorporated herein by reference.</p>
    <heading>BACKGROUND OF THE INVENTION</heading>
    <p num="2">
      1.
      <br/>
      Field of the Invention
    </p>
    <p num="3">
      The present invention relates to a semiconductor fabricating method.
      <br/>
      More particularly, the present invention relates to a method of fabricating a field effect transistor (FET).
    </p>
    <p num="4">2. Description of the Related Art</p>
    <p num="5">
      A field effect transistor (FET) is an important device in Very Large Scale Integration (VLSI) and Ultra Large Scale Integration (ULSI) fabrication process.
      <br/>
      The FET comprises a gate oxide layer formed on a substrate, a gate formed on the gate oxide layer, a spacer beside the gate on the gate oxide layer, and a source/drain region beside the gate in the substrate.
      <br/>
      When the FET is operated, an electrical field is generated by applying a voltage to the gate.
      <br/>
      The electrical field is used to control a channel, which is between the source region and the drain region.
      <br/>
      For example, if channel is turned on, the electrons flow from the source region to the drain region.
      <br/>
      In contrast, if the channel is turned off, the electrons cannot flow between the source region and the drain region.
      <br/>
      Therefore, the on or off state of the channel controls the connection or disconnection of the electrical circuit.
    </p>
    <p num="6">
      Because the integration of semiconductor devices increases, there is a corresponding size reduction in the FET.
      <br/>
      However, size reduction causes problems, arising from a gate fringing electric field, to occur.
      <br/>
      When the FET is operated, the voltage is applied to the gate.
      <br/>
      A potential difference between the gate and fringing devices occurs.
      <br/>
      Thus, an electrical field, which is specifically called a fringing electrical field, is generated.
      <br/>
      Typically, the spacer provides isolation to reduce the fringing electrical field effect on the fringing devices near the FET.
      <br/>
      However, as the size of device decreases, the gate fringing electrical field effect becomes especially obvious.
      <br/>
      Even when the gate is operated with a low voltage, the gate fringing electrical field still greatly affects the FET.
    </p>
    <p num="7">
      The gate fringing electrical field effect enhances the FET to attract a portion of the electrons, which portion is supposed to flow from the source region to the drain region, into the gate.
      <br/>
      This phenomenon of electrons move from drain side to gate is called a hot electron effect.
      <br/>
      The hot electron effect leads to threshold voltage drift and results in a device performance degradation.
      <br/>
      The lifetime of device and circuit is therefore decreased.
    </p>
    <p num="8">FIG. 1 is a schematic, cross-sectional view showing a conventional FET and the fringing electric field.</p>
    <p num="9">
      In FIG. 1, a patterned gate oxide layer 110 is formed on a substrate 100.
      <br/>
      A gate 106 is formed on a portion of the gate oxide layer 110.
      <br/>
      A spacer 108 is formed beside the gate 106 on the gate oxide layer 110.
      <br/>
      A source region 102 and a drain region 104 are formed beside the gate 106 in the substrate 100.
      <br/>
      A silicide layer 112 is formed on the source region 102 and the drain region 104, so as to connect other circuits (not shown).
    </p>
    <p num="10">
      While the FET is operated, a voltage is applied to the gate 106.
      <br/>
      The electrical potential of the gate 106 is higher than that of the silicide layer 112 on the source region 102 and the drain region 104.
      <br/>
      This, in turn, causes a gate fringing electric field 114 to occur.
      <br/>
      Once the spacer 108 cannot effectively isolate the gate fringing electric field 114, a portion of the electrons is attracted to the gate 106 and leads to a hot electron effect.
    </p>
    <heading>SUMMARY OF THE INVENTION</heading>
    <p num="11">
      The invention provides a method of fabricating a field effect transistor.
      <br/>
      A gate oxide layer is formed on a substrate.
      <br/>
      A gate is formed on the gate oxide layer.
      <br/>
      A first spacer is formed beside a sidewall of the gate.
      <br/>
      A source region and a drain region are formed beside the first spacer in the substrate.
      <br/>
      A preserve layer is formed over the substrate.
      <br/>
      A polysilicon layer is formed to cover the preserve layer.
      <br/>
      A portion of the polysilicon layer is removed to form a polysilicon spacer.
      <br/>
      A portion of the preserve layer exposed by the polysilicon spacer is removed.
      <br/>
      A metallic layer is formed on the source region, the drain region, the gate, the first spacer, the preserve layer, and the polysilicon spacer.
      <br/>
      A thermal step is performed.
      <br/>
      The metallic layer reacts with the polysilicon spacer to form a second spacer.
      <br/>
      A self-aligned silicide layer is formed on the source region, the drain region, and the gate.
      <br/>
      The remaining metallic layer is removed.
    </p>
    <p num="12">
      In the invention, the material of the second spacer is silicide.
      <br/>
      Since the second spacer and the gate are both conductive materials, the gate fringing electric field is preserved between the gate and the second spacer.
      <br/>
      Thus, the gate fringing electric field does not interfere with the source region and the gate region.
      <br/>
      The hot electron effect and the breakdown effect of FET do not occur.
    </p>
    <p num="13">It is to be understood that both the foregoing general description and the following detailed description are exemplary, and are intended to provide further explanation of the invention as claimed.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading>
    <p num="14">
      The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention. In the drawings,
      <br/>
      FIG. 1 is a schematic, cross-sectional view showing a conventional field effect transistor (FET) and the fringing electric field.
      <br/>
      FIGS. 2A through 2D are schematic, cross-sectional views showing a method of fabricating an FET according to one preferred embodiment of the invention.
    </p>
    <heading>DESCRIPTION OF THE PREFERRED EMBODIMENTS</heading>
    <p num="15">
      Reference will now be made in detail to the present preferred embodiments of the invention, examples of which are illustrated in the accompanying drawings.
      <br/>
      Wherever possible, the same reference numbers are used in the drawings and the description to refer to the same or like parts.
    </p>
    <p num="16">
      In FIG. 2A, a gate oxide layer 202 is formed on a substrate 200.
      <br/>
      A gate 204 is formed on the gate oxide layer 202.
      <br/>
      A lightly doped drain region 206 is formed beside the gate 204 in the substrate 200 by, for example, ion implantation.
      <br/>
      The materiel of the gate 204 comprises polysilicon.
      <br/>
      The gate 204 preferably has a thickness of about 2000 angstroms, but not limited to this thickness.
      <br/>
      A first spacer 208 is formed beside the sidewall of the gate 204.
      <br/>
      A source region 210 and a drain region 212 are formed beside the spacer 218 in the substrate 200.
      <br/>
      The source region 210 and the drain region 212 are formed by, for example, ion implantation.
      <br/>
      The material of the first spacer 208 comprises silicon oxide or silicon nitride.
      <br/>
      A preserve layer 214 and a polysilicon layer 216 are formed in sequence over the substrate 200.
      <br/>
      The material of the preserve layer 214 comprises silicon oxide or silicon nitride.
      <br/>
      The preferred thickness of the preserve layer 214 is about 100 angstroms to 300 angstroms.
      <br/>
      The preferred thickness of the polysilicon layer 216 is about 100 angstroms to 500 angstroms.
    </p>
    <p num="17">
      In FIG. 2B, a portion of the polysilicon layer 216 is removed to form a polysilicon spacer 216a beside the sidewall of the preserve layer 214 by, for example, anisotropic etching.
      <br/>
      The preserve layer 214 protects the substrate 200 from being etched during the step of removing a portion of the polysilicon layer 216.
      <br/>
      A portion of the preserve layer 214 exposed by the polysilicon layer 216a is then removed to form a preserve layer 214a.
    </p>
    <p num="18">
      In FIG. 2C, a metallic layer 218 is formed over the substrate 200 to cover the source region 210, the drain region 212, the gate 204, the first spacer 208, the preserve layer 214a, and the polysilicon spacer 216a.
      <br/>
      The material of the metallic layer 218 can be titanium or cobalt, for example.
    </p>
    <p num="19">
      In FIG. 2D, a thermal step is performed.
      <br/>
      The metallic layer 218 on the source region 210, the drain region 212, and the gate 204 reacts with silicon material to form a self-aligned silicide layer 220, which is used to connect other circuits (not shown).
      <br/>
      Meanwhile, the metallic layer 218 reacts with the polysilicon spacer 216a to form a second spacer 222, which is a silicide layer, on the sidewall of the preserve layer 214a.
      <br/>
      The remaining metallic layer 218 is removed after reaction.
    </p>
    <p num="20">
      The present invention forms a preserve layer and a second spacer in sequence beside the first spacer.
      <br/>
      Since the second spacer and the gate are both conductive materials, the gate fringing electric field is retained between the gate and the second spacer.
      <br/>
      Thus, the gate fringing electric field does not interfere with the source region and the gate region.
      <br/>
      The hot electron effect can be reduced.
    </p>
    <p num="21">
      It will be apparent to those skilled in the art that various modifications and variations can be made to the structure and the method of the present invention without departing from the scope or spirit of the invention.
      <br/>
      In view of the foregoing, it is intended that the present invention cover modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.
    </p>
  </description>
  <claims format="original" lang="en" id="claim_en">
    <claim num="1">
      <claim-text>What is claimed is:</claim-text>
      <claim-text>1.</claim-text>
      <claim-text>A method of fabricating a field effect transistor, comprising steps of:</claim-text>
      <claim-text>forming a gate oxide layer on a substrate; forming a gate on the gate oxide layer; forming a first spacer beside a sidewall of the gate; forming a source region and a drain region beside the first spacer in the substrate; forming a preserve layer over the substrate; forming a polysilicon layer to cover the preserve layer; removing a portion of the polysilicon layer to form a polysilicon spacer on a sidewall of the preserve layer; removing a portion of the preserve layer exposed by the polysilicon spacer; forming a metallic layer on the source region, the drain region, the gate, the first spacer, the preserve layer, and the polysilicon spacer; performing a thermal step, wherein the metallic layer reacts with the polysilicon spacer to form a second spacer on the sidewall of the preserve layer and to form a self-aligned silicide layer on the source region, the drain region, and the gate;</claim-text>
      <claim-text>and removing the remaining metallic layer.</claim-text>
    </claim>
    <claim num="6">
      <claim-text>6. A method of fabricating a field effect transistor, comprising the steps of: providing a substrate comprising a gate oxide layer formed on the substrate, a gate formed on the gate oxide layer, a source region and a drain region beside the gate in the substrate, and a first spacer beside a sidewall of the gate; forming a preserve layer covering at least a portion of the first spacer;</claim-text>
      <claim-text>and forming a self-aligned silicide second spacer covering at least a portion of a sidewall of the preserve layer.</claim-text>
      <claim-text>2. The method of claim 1, wherein the second spacer comprises silicide.</claim-text>
      <claim-text>3. The method of claim 1, further comprising forming a lightly doped drain region beside the gate in the substrate.</claim-text>
      <claim-text>4. The method of claim 3, wherein the lightly doped drain region is formed by ion implantation.</claim-text>
      <claim-text>5. The method of claim 1, wherein the step of removing a portion of the polysilicon layer comprises anisotropic etching.</claim-text>
    </claim>
    <claim num="7">
      <claim-text>7. The method of claim 6, wherein the step of forming the preserve layer comprises: forming a preserve layer on the substrate;</claim-text>
      <claim-text>and removing a portion of the preserve layer.</claim-text>
    </claim>
    <claim num="8">
      <claim-text>8. The method of claim 6, wherein the step of forming the second spacer comprises: forming a polysilicon spacer beside the preserve layer; forming a metallic layer to cover the source region, the drain region, the gate, the first spacer, the gate oxide layer, and the polysilicon spacer; performing a thermal step, wherein the metallic layer reacts with the polysilicon spacer to convert into the second spacer, and a self-aligned silicide layer is formed on the source region, the drain region, and the gate;</claim-text>
      <claim-text>and removing the remaining metallic layer.</claim-text>
    </claim>
    <claim num="9">
      <claim-text>9. The method of claim 8, wherein the metallic layer comprises titanium.</claim-text>
    </claim>
    <claim num="10">
      <claim-text>10. The method of claim 8, wherein the metallic layer comprises cobalt.</claim-text>
    </claim>
  </claims>
</questel-patent-document>