// Generated by CIRCT 42e53322a
module add9se_0CU(	// /tmp/tmp.50p2r4WrXL/28222_evoapproxlib_adders_9_signed_extended_pareto_pwr_mre_add9se_0CU.cleaned.mlir:2:3
  input  [8:0] A,	// /tmp/tmp.50p2r4WrXL/28222_evoapproxlib_adders_9_signed_extended_pareto_pwr_mre_add9se_0CU.cleaned.mlir:2:28
               B,	// /tmp/tmp.50p2r4WrXL/28222_evoapproxlib_adders_9_signed_extended_pareto_pwr_mre_add9se_0CU.cleaned.mlir:2:40
  output [9:0] O	// /tmp/tmp.50p2r4WrXL/28222_evoapproxlib_adders_9_signed_extended_pareto_pwr_mre_add9se_0CU.cleaned.mlir:2:53
);

  wire sig_28 = A[2] | B[2] | A[1];	// /tmp/tmp.50p2r4WrXL/28222_evoapproxlib_adders_9_signed_extended_pareto_pwr_mre_add9se_0CU.cleaned.mlir:3:10, :4:10, :6:10, :7:10
  wire sig_29 = B[3] | sig_28;	// /tmp/tmp.50p2r4WrXL/28222_evoapproxlib_adders_9_signed_extended_pareto_pwr_mre_add9se_0CU.cleaned.mlir:7:10, :8:10, :9:10
  wire sig_36 = A[4] & B[4];	// /tmp/tmp.50p2r4WrXL/28222_evoapproxlib_adders_9_signed_extended_pareto_pwr_mre_add9se_0CU.cleaned.mlir:10:10, :11:10, :13:11
  wire sig_40 = A[5] ^ B[5];	// /tmp/tmp.50p2r4WrXL/28222_evoapproxlib_adders_9_signed_extended_pareto_pwr_mre_add9se_0CU.cleaned.mlir:14:11, :15:11, :16:11
  wire sig_44 = A[5] & B[5] | sig_40 & sig_36;	// /tmp/tmp.50p2r4WrXL/28222_evoapproxlib_adders_9_signed_extended_pareto_pwr_mre_add9se_0CU.cleaned.mlir:13:11, :14:11, :15:11, :16:11, :17:11, :18:11, :20:11
  wire sig_45 = A[6] ^ B[6];	// /tmp/tmp.50p2r4WrXL/28222_evoapproxlib_adders_9_signed_extended_pareto_pwr_mre_add9se_0CU.cleaned.mlir:21:11, :22:11, :23:11
  wire sig_49 = A[6] & B[6] | sig_45 & sig_44;	// /tmp/tmp.50p2r4WrXL/28222_evoapproxlib_adders_9_signed_extended_pareto_pwr_mre_add9se_0CU.cleaned.mlir:20:11, :21:11, :22:11, :23:11, :24:11, :25:11, :27:11
  wire sig_50 = A[7] ^ B[7];	// /tmp/tmp.50p2r4WrXL/28222_evoapproxlib_adders_9_signed_extended_pareto_pwr_mre_add9se_0CU.cleaned.mlir:28:11, :29:11, :30:11
  wire sig_54 = A[7] & B[7] | sig_50 & sig_49;	// /tmp/tmp.50p2r4WrXL/28222_evoapproxlib_adders_9_signed_extended_pareto_pwr_mre_add9se_0CU.cleaned.mlir:27:11, :28:11, :29:11, :30:11, :31:11, :32:11, :34:11
  wire sig_60 = A[8] ^ B[8];	// /tmp/tmp.50p2r4WrXL/28222_evoapproxlib_adders_9_signed_extended_pareto_pwr_mre_add9se_0CU.cleaned.mlir:35:11, :36:11, :37:11
  assign O =
    {sig_60 ^ (A[8] & B[8] | sig_60 & sig_54),
     sig_60 ^ sig_54,
     sig_50 ^ sig_49,
     sig_45 ^ sig_44,
     sig_40 ^ sig_36,
     A[4] ^ B[4],
     sig_29,
     sig_28,
     A[1] | A[2],
     sig_29};	// /tmp/tmp.50p2r4WrXL/28222_evoapproxlib_adders_9_signed_extended_pareto_pwr_mre_add9se_0CU.cleaned.mlir:3:10, :4:10, :5:10, :7:10, :9:10, :10:10, :11:10, :12:10, :13:11, :16:11, :19:11, :20:11, :23:11, :26:11, :27:11, :30:11, :33:11, :34:11, :35:11, :36:11, :37:11, :38:11, :39:11, :40:11, :41:11, :42:11, :43:11, :44:5
endmodule

