INFO: [v++ 60-1548] Creating build summary session with primary output C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top\top.hlscompile_summary, at 04/12/25 11:07:35
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top -config C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg -cmdlineconfig C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Apr 12 11:07:37 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source C:/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'dy32' on host 'ryn-b10-pc-12.ad.rice.edu' (Windows NT_amd64 version 10.0) on Sat Apr 12 11:07:38 -0500 2025
INFO: [HLS 200-10] In directory 'C:/GIM_Diabetes/digits_fpga_ready2/hls_component2'
INFO: [HLS 200-2005] Using work_dir C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/accelerator.cpp' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/accelerator.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/accelerator.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(14)
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/accelerator.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/activation.cpp' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(15)
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/activation.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/activations.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(16)
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/activations.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/error.cpp' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(17)
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/error.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/error.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(18)
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/error.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/layer.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(19)
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/layer.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/top.cpp' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(20)
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/top.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM_Diabetes/digits_fpga_ready2/top.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(21)
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/top.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\GIM_Diabetes\digits_fpga_ready2\digits_features.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(22)
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/digits_features.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\GIM_Diabetes\digits_fpga_ready2\digits_labels.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(23)
INFO: [HLS 200-10] Adding design file 'C:/GIM_Diabetes/digits_fpga_ready2/digits_labels.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/GIM_Diabetes/digits_fpga_ready2/main.cpp' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(8)
INFO: [HLS 200-10] Adding test bench file 'C:/GIM_Diabetes/digits_fpga_ready2/main.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/GIM_Diabetes/digits_fpga_ready2/digits_features.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'C:/GIM_Diabetes/digits_fpga_ready2/digits_features.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/GIM_Diabetes/digits_fpga_ready2/digits_labels.h' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/GIM_Diabetes/digits_fpga_ready2/digits_labels.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=top' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-1-e' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(11)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=2ns' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(12)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.002 seconds; current allocated memory: 140.656 MB.
INFO: [HLS 200-10] Analyzing design file '../top.cpp' ... 
WARNING: [HLS 207-5561] missing argument for 'variable' (../layer.h:106:9)
WARNING: [HLS 207-5561] missing argument for 'variable' (../layer.h:107:9)
WARNING: [HLS 207-5561] missing argument for 'variable' (../layer.h:108:9)
WARNING: [HLS 207-5561] missing argument for 'variable' (../accelerator.h:99:9)
WARNING: [HLS 207-5579] Unknown pragma bind_op variable value 'final_error', please check that the variable exists in the same scope as the pragma. (../accelerator.h:108:9)
WARNING: [HLS 207-5579] Unknown pragma bind_op variable value 'net', please check that the variable exists in the same scope as the pragma. (../layer.h:147:9)
WARNING: [HLS 207-5579] Unknown pragma bind_op variable value 'net', please check that the variable exists in the same scope as the pragma. (../layer.h:148:9)
WARNING: [HLS 207-5579] Unknown pragma bind_op variable value 'net', please check that the variable exists in the same scope as the pragma. (../layer.h:149:9)
WARNING: [HLS 207-5579] Unknown pragma bind_op variable value 'net', please check that the variable exists in the same scope as the pragma. (../layer.h:192:9)
WARNING: [HLS 207-5579] Unknown pragma bind_op variable value 'weights', please check that the variable exists in the same scope as the pragma. (../layer.h:238:9)
WARNING: [HLS 207-5579] Unknown pragma bind_op variable value 'weights', please check that the variable exists in the same scope as the pragma. (../layer.h:239:9)
WARNING: [HLS 207-5579] Unknown pragma bind_op variable value 'weights', please check that the variable exists in the same scope as the pragma. (../layer.h:240:9)
WARNING: [HLS 207-5579] Unknown pragma bind_op variable value 'biases', please check that the variable exists in the same scope as the pragma. (../layer.h:245:9)
WARNING: [HLS 207-5579] Unknown pragma bind_op variable value 'biases', please check that the variable exists in the same scope as the pragma. (../layer.h:246:9)
WARNING: [HLS 207-5579] Unknown pragma bind_op variable value 'biases', please check that the variable exists in the same scope as the pragma. (../layer.h:247:9)
INFO: [HLS 200-10] Analyzing design file '../error.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../activation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../accelerator.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 89.19 seconds; current allocated memory: 144.789 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 314,640 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 50,346 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41,775 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,039 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,988 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,004 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,970 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,970 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,970 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,034 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,034 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,194 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94,520 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,690 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,747 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,560 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-366] Duplicating function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::_S_ref(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [10], unsigned long)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:16)
WARNING: [HLS 214-366] Duplicating function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::_S_ref(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [10], unsigned long)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:16)
WARNING: [HLS 214-366] Duplicating function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:16)
WARNING: [HLS 214-366] Duplicating function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:16)
WARNING: [HLS 214-366] Duplicating function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::_S_ref(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [8], unsigned long)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:16)
WARNING: [HLS 214-366] Duplicating function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::_S_ref(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [8], unsigned long)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:16)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::_S_ptr(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [8])' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::data()' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:235:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::data()' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::begin()' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:127:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>* std::__niter_base<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*>(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>* std::fill_n<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned long, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned long, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:785:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<!(__is_scalar<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::__value), ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*>::__type std::__fill_n_a<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned long, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned long, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&) (.372)' into 'ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>* std::fill_n<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned long, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned long, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:785:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::begin()' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::fill(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:117:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>* std::fill_n<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned long, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned long, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::fill(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:117:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ptr(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4])' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::data()' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:235:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::data()' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::begin()' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:127:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::begin()' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::fill(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:117:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>* std::fill_n<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned long, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned long, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::fill(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:117:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::_S_ptr(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [10])' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::data()' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:235:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::data()' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::begin()' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:127:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::begin()' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::fill(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:117:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>* std::fill_n<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned long, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned long, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::fill(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:117:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1797ul>::_S_ref(std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul> const (&) [1797], unsigned long)' into 'std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1797ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437ul>::_S_ref(std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul> const (&) [1437], unsigned long)' into 'std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1797ul>::_S_ref(std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul> const (&) [1797], unsigned long)' into 'std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1797ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437ul>::_S_ref(std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul> const (&) [1437], unsigned long)' into 'std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 360ul>::_S_ref(std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul> const (&) [360], unsigned long)' into 'std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 360ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 360ul>::_S_ref(std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul> const (&) [360], unsigned long)' into 'std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 360ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul>::_S_ptr(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul> const (&) [10])' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul>::data() (.189)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:235:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul>::data() (.189)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul>::begin()' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:127:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul>::data() (.189)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul>::end()' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:135:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437ul>::_S_ref(std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul> const (&) [1437], unsigned long)' into 'std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>::_S_ref(std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul> const (&) [64], unsigned long)' into 'std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::_S_ref(ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [1], unsigned long)' into 'std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul> const (&) [64], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::_S_ref(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [1], unsigned long)' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul> const (&) [8], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>::operator[](unsigned long) const (.353)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>::_S_ref(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [64], unsigned long)' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul> const (&) [64], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>::operator[](unsigned long) const (.227)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::_S_ref(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [1], unsigned long)' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul> const (&) [8], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul>::operator[](unsigned long) (.100)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>::operator[](unsigned long) const (.353)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> matmul<8ul, 64ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul> const&) (.224.350)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> matmul<8ul, 64ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul> const&) (.224.350)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>::operator[](unsigned long) const (.227)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> matmul<8ul, 64ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul> const&) (.224.350)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> matmul<8ul, 64ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul> const&) (.224.350)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul>::operator[](unsigned long) (.100)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> matmul<8ul, 64ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul> const&) (.224.350)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> matmul<8ul, 64ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul> const&) (.224.350)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::_S_ref(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [8], unsigned long)' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) (.298)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul>::operator[](unsigned long) (.100)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> relu<8>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8>&)' (../activations.h:19:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> relu<8>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8>&)' (../activations.h:19:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> matmul<8ul, 64ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul> const&) (.224.350)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> forwardPropagation<64, 8>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>, 8>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>&, int)' (../layer.h:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul>::operator[](unsigned long) (.100)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> forwardPropagation<64, 8>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>, 8>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>&, int)' (../layer.h:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) (.298)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> forwardPropagation<64, 8>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>, 8>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>&, int)' (../layer.h:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> forwardPropagation<64, 8>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>, 8>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>&, int)' (../layer.h:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> relu<8>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8>&)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> forwardPropagation<64, 8>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>, 8>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>&, int)' (../layer.h:137:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const (&) [4], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>::operator[](unsigned long) const (.334)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::_S_ref(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [8], unsigned long) (.405)' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul> const (&) [8], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul>::operator[](unsigned long) const (.163)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul> const (&) [4], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul>::operator[](unsigned long) (.108)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>::operator[](unsigned long) const (.334)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> matmul<4ul, 8ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> const&) (.212.331)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> matmul<4ul, 8ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> const&) (.212.331)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul>::operator[](unsigned long) const (.163)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> matmul<4ul, 8ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> const&) (.212.331)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> matmul<4ul, 8ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> const&) (.212.331)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul>::operator[](unsigned long) (.108)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> matmul<4ul, 8ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> const&) (.212.331)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> matmul<4ul, 8ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> const&) (.212.331)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long) (.283)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul>::operator[](unsigned long) (.108)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> relu<4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4>&)' (../activations.h:19:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> relu<4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4>&)' (../activations.h:19:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> matmul<4ul, 8ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> const&) (.212.331)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> forwardPropagation<8, 4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>&, int)' (../layer.h:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul>::operator[](unsigned long) (.108)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> forwardPropagation<8, 4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>&, int)' (../layer.h:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long) (.283)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> forwardPropagation<8, 4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>&, int)' (../layer.h:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> forwardPropagation<8, 4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>&, int)' (../layer.h:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> relu<4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4>&)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> forwardPropagation<8, 4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>&, int)' (../layer.h:137:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul> const (&) [10], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>::operator[](unsigned long) const (.320)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long) (.404)' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul> const (&) [4], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul>::operator[](unsigned long) const (.170)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul> const (&) [10], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>::operator[](unsigned long) const (.320)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul> matmul<10ul, 4ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&) (.201.317)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul> matmul<10ul, 4ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&) (.201.317)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul>::operator[](unsigned long) const (.170)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul> matmul<10ul, 4ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&) (.201.317)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul> matmul<10ul, 4ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&) (.201.317)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul> matmul<10ul, 4ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&) (.201.317)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul> matmul<10ul, 4ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&) (.201.317)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::_S_ref(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [10], unsigned long)' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::operator[](unsigned long) (.268)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10> softmax<10>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10>&)' (../activations.h:115:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10> softmax<10>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10>&)' (../activations.h:115:0)
INFO: [HLS 214-178] Inlining function 'fast_exp_fixed(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10> softmax<10>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10>&)' (../activations.h:115:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul> matmul<10ul, 4ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&) (.201.317)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10> forwardPropagation<4, 10>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>, 10>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10>&, int)' (../layer.h:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10> forwardPropagation<4, 10>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>, 10>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10>&, int)' (../layer.h:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::operator[](unsigned long) (.268)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10> forwardPropagation<4, 10>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>, 10>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10>&, int)' (../layer.h:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10> forwardPropagation<4, 10>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>, 10>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10>&, int)' (../layer.h:137:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::_S_ptr(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [1])' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::data() const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:239:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::data() const' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::begin() const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:131:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::data() const' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::end() const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:139:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const* std::__lc_rai<std::random_access_iterator_tag, std::random_access_iterator_tag>::__newlast1<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*>(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' into 'bool std::__lexicographical_compare_impl<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, __gnu_cxx::__ops::_Iter_less_iter>(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, __gnu_cxx::__ops::_Iter_less_iter)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:874:0)
INFO: [HLS 214-178] Inlining function 'bool __gnu_cxx::__ops::_Iter_less_iter::operator()<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*>(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*) const' into 'bool std::__lexicographical_compare_impl<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, __gnu_cxx::__ops::_Iter_less_iter>(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, __gnu_cxx::__ops::_Iter_less_iter)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:874:0)
INFO: [HLS 214-178] Inlining function 'bool std::__lexicographical_compare_impl<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, __gnu_cxx::__ops::_Iter_less_iter>(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, __gnu_cxx::__ops::_Iter_less_iter)' into 'bool std::__lexicographical_compare<false>::__lc<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*>(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:903:0)
INFO: [HLS 214-178] Inlining function 'bool std::__lexicographical_compare<false>::__lc<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*>(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' into 'bool std::__lexicographical_compare_aux<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*>(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:930:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const* std::__niter_base<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*>(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' into 'bool std::lexicographical_compare<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*>(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:1223:0)
INFO: [HLS 214-178] Inlining function 'bool std::__lexicographical_compare_aux<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*>(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' into 'bool std::lexicographical_compare<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*>(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:1223:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::begin() const' into 'bool std::operator<<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul> const&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:263:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::end() const' into 'bool std::operator<<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul> const&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:263:0)
INFO: [HLS 214-178] Inlining function 'bool std::lexicographical_compare<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*>(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' into 'bool std::operator<<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul> const&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:263:0)
INFO: [HLS 214-178] Inlining function 'bool std::operator<<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul> const&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul> const&)' into 'bool __gnu_cxx::__ops::_Iter_less_iter::operator()<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*>(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43:0)
INFO: [HLS 214-178] Inlining function 'bool __gnu_cxx::__ops::_Iter_less_iter::operator()<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*>(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*) const' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>* std::__max_element<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*, __gnu_cxx::__ops::_Iter_less_iter>(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*, __gnu_cxx::__ops::_Iter_less_iter)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5655:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>* std::__max_element<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*, __gnu_cxx::__ops::_Iter_less_iter>(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*, __gnu_cxx::__ops::_Iter_less_iter)' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>* std::max_element<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*>(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5675:0)
INFO: [HLS 214-178] Inlining function 'std::iterator_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*>::difference_type std::__distance<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*>(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*, std::random_access_iterator_tag)' into 'std::iterator_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*>::difference_type std::distance<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*>(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_iterator_base_funcs.h:139:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437ul>::_S_ref(std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul> const (&) [1437], unsigned long)' into 'std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::_S_ptr(ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [10])' into 'std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::data() const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:239:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::data() const' into 'std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::begin() const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:131:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::data() const' into 'std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::end() const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:139:0)
INFO: [HLS 214-178] Inlining function 'bool __gnu_cxx::__ops::_Iter_less_iter::operator()<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*>(ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*) const' into 'ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const* std::__max_element<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, __gnu_cxx::__ops::_Iter_less_iter>(ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, __gnu_cxx::__ops::_Iter_less_iter)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5655:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const* std::__max_element<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, __gnu_cxx::__ops::_Iter_less_iter>(ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, __gnu_cxx::__ops::_Iter_less_iter)' into 'ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const* std::max_element<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*>(ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5675:0)
INFO: [HLS 214-178] Inlining function 'std::iterator_traits<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*>::difference_type std::__distance<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*>(ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, std::random_access_iterator_tag)' into 'std::iterator_traits<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*>::difference_type std::distance<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*>(ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_iterator_base_funcs.h:139:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::_S_ref(ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [10], unsigned long)' into 'std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 4ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul> const (&) [4], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 4ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::_S_ref(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [10], unsigned long) (.403)' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>::operator[](unsigned long) const (.320)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 4ul> transpose<10ul, 4ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul> const&)' (../layer.h:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 4ul> transpose<10ul, 4ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul> const&)' (../layer.h:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 4ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 4ul> transpose<10ul, 4ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul> const&)' (../layer.h:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 4ul> transpose<10ul, 4ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul> const&)' (../layer.h:40:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 4ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul> const (&) [4], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 4ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::_S_ref(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [10], unsigned long) (.403)' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul> const (&) [10], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 4ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> matmul<4ul, 10ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> matmul<4ul, 10ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> matmul<4ul, 10ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> matmul<4ul, 10ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul>::operator[](unsigned long) (.108)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> matmul<4ul, 10ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> matmul<4ul, 10ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long) const (.289)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul>::operator[](unsigned long) (.108)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> derivative_relu<4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4>&)' (../activations.h:29:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> derivative_relu<4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4>&)' (../activations.h:29:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 4ul> transpose<10ul, 4ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul> const&)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> backProp<8, 4, 10>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>, 10> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4> const&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4> const&, int)' (../layer.h:181:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> matmul<4ul, 10ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul> const&)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> backProp<8, 4, 10>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>, 10> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4> const&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4> const&, int)' (../layer.h:181:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> matmul<4ul, 8ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> const&) (.212.331)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> backProp<8, 4, 10>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>, 10> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4> const&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4> const&, int)' (../layer.h:181:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul>::operator[](unsigned long) (.108)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> backProp<8, 4, 10>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>, 10> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4> const&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4> const&, int)' (../layer.h:181:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long) const (.289)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> backProp<8, 4, 10>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>, 10> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4> const&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4> const&, int)' (../layer.h:181:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> backProp<8, 4, 10>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>, 10> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4> const&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4> const&, int)' (../layer.h:181:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> derivative_relu<4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4>&)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> backProp<8, 4, 10>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>, 10> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4> const&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4> const&, int)' (../layer.h:181:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 8ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul> const (&) [8], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 8ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::_S_ref(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [4], unsigned long) (.404)' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>::operator[](unsigned long) const (.334)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 8ul> transpose<4ul, 8ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul> const&)' (../layer.h:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 8ul> transpose<4ul, 8ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul> const&)' (../layer.h:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 8ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 8ul> transpose<4ul, 8ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul> const&)' (../layer.h:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 8ul> transpose<4ul, 8ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul> const&)' (../layer.h:40:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 8ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul> const (&) [8], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 8ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 8ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> matmul<8ul, 4ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 8ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> matmul<8ul, 4ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 8ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul>::operator[](unsigned long) const (.170)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> matmul<8ul, 4ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 8ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> matmul<8ul, 4ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 8ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul>::operator[](unsigned long) (.100)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> matmul<8ul, 4ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 8ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> matmul<8ul, 4ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 8ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::_S_ref(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [8], unsigned long)' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) const (.302)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul>::operator[](unsigned long) (.100)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> derivative_relu<8>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8>&)' (../activations.h:29:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> derivative_relu<8>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8>&)' (../activations.h:29:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 8ul> transpose<4ul, 8ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul> const&)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> backProp<64, 8, 4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>, 8> const&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8> const&, int)' (../layer.h:181:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> matmul<8ul, 4ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 8ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> backProp<64, 8, 4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>, 8> const&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8> const&, int)' (../layer.h:181:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> matmul<8ul, 64ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul> const&) (.224.350)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> backProp<64, 8, 4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>, 8> const&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8> const&, int)' (../layer.h:181:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul>::operator[](unsigned long) (.100)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> backProp<64, 8, 4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>, 8> const&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8> const&, int)' (../layer.h:181:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) const (.302)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> backProp<64, 8, 4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>, 8> const&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8> const&, int)' (../layer.h:181:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> backProp<64, 8, 4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>, 8> const&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8> const&, int)' (../layer.h:181:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> derivative_relu<8>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8>&)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> backProp<64, 8, 4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>, 8> const&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8> const&, int)' (../layer.h:181:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 1ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul> const (&) [1], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 1ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 1ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 1ul> transpose<4ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&)' (../layer.h:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul>::operator[](unsigned long) const (.170)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 1ul> transpose<4ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&)' (../layer.h:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 1ul> transpose<4ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&)' (../layer.h:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 1ul> transpose<4ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&)' (../layer.h:40:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 1ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul> const (&) [1], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 1ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul> const (&) [10], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul> matmul<10ul, 1ul, 4ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 1ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul> matmul<10ul, 1ul, 4ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 1ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul> matmul<10ul, 1ul, 4ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 1ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul> matmul<10ul, 1ul, 4ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 1ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul> matmul<10ul, 1ul, 4ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 1ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul> matmul<10ul, 1ul, 4ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 1ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 1ul> transpose<4ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&)' into 'void updateWeightBias<4, 10>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>, 10>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10> const&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../layer.h:231:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>::operator[](unsigned long)' into 'void updateWeightBias<4, 10>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>, 10>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10> const&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../layer.h:231:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long)' into 'void updateWeightBias<4, 10>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>, 10>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10> const&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../layer.h:231:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::operator[](unsigned long) (.268)' into 'void updateWeightBias<4, 10>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>, 10>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10> const&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../layer.h:231:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul>::operator[](unsigned long) const' into 'void updateWeightBias<4, 10>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>, 10>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10> const&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../layer.h:231:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long) const' into 'void updateWeightBias<4, 10>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>, 10>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10> const&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../layer.h:231:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 1ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const (&) [1], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 1ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::_S_ref(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [8], unsigned long) (.405)' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 1ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 1ul> transpose<8ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> const&)' (../layer.h:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul>::operator[](unsigned long) const (.163)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 1ul> transpose<8ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> const&)' (../layer.h:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 1ul> transpose<8ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> const&)' (../layer.h:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 1ul> transpose<8ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> const&)' (../layer.h:40:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 1ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const (&) [1], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 1ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul> const (&) [4], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul> matmul<4ul, 1ul, 8ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 1ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul>::operator[](unsigned long) const (.170)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul> matmul<4ul, 1ul, 8ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 1ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul> matmul<4ul, 1ul, 8ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 1ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul> matmul<4ul, 1ul, 8ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 1ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul> matmul<4ul, 1ul, 8ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 1ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul> matmul<4ul, 1ul, 8ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 1ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 1ul> transpose<8ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> const&)' into 'void updateWeightBias<8, 4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> const&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../layer.h:231:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul> matmul<4ul, 1ul, 8ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 1ul> const&)' into 'void updateWeightBias<8, 4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> const&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../layer.h:231:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>::operator[](unsigned long)' into 'void updateWeightBias<8, 4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> const&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../layer.h:231:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long)' into 'void updateWeightBias<8, 4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> const&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../layer.h:231:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::operator[](unsigned long) (.283)' into 'void updateWeightBias<8, 4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> const&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../layer.h:231:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4ul>::operator[](unsigned long) const (.170)' into 'void updateWeightBias<8, 4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> const&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../layer.h:231:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long) const' into 'void updateWeightBias<8, 4>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>, 4>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> const&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../layer.h:231:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 1ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul> const (&) [1], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 1ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>::_S_ref(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [64], unsigned long)' into 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 1ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 1ul> transpose<64ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul> const&)' (../layer.h:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>::operator[](unsigned long) const (.227)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 1ul> transpose<64ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul> const&)' (../layer.h:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 1ul> transpose<64ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul> const&)' (../layer.h:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 1ul> transpose<64ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul> const&)' (../layer.h:40:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 1ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul> const (&) [1], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 1ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>::_S_ref(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul> const (&) [8], unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul> matmul<8ul, 1ul, 64ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 1ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul>::operator[](unsigned long) const (.163)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul> matmul<8ul, 1ul, 64ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 1ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul> matmul<8ul, 1ul, 64ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 1ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul> matmul<8ul, 1ul, 64ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 1ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>::operator[](unsigned long) const' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul> matmul<8ul, 1ul, 64ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 1ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>::operator[](unsigned long)' into 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul> matmul<8ul, 1ul, 64ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 1ul> const&)' (../layer.h:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 1ul> transpose<64ul, 1ul>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul> const&)' into 'void updateWeightBias<64, 8>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>, 8>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> const&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../layer.h:231:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>::operator[](unsigned long)' into 'void updateWeightBias<64, 8>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>, 8>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> const&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../layer.h:231:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>::operator[](unsigned long)' into 'void updateWeightBias<64, 8>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>, 8>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> const&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../layer.h:231:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::operator[](unsigned long) (.298)' into 'void updateWeightBias<64, 8>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>, 8>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> const&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../layer.h:231:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8ul>::operator[](unsigned long) const (.163)' into 'void updateWeightBias<64, 8>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>, 8>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> const&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../layer.h:231:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long) const' into 'void updateWeightBias<64, 8>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>, 8>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> const&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../layer.h:231:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul>::begin()' into 'void accelerator<1437>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul>::end()' into 'void accelerator<1437>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437ul>::operator[](unsigned long) const' into 'void accelerator<1437>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>::operator[](unsigned long) const' into 'void accelerator<1437>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long) const' into 'void accelerator<1437>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>::operator[](unsigned long)' into 'void accelerator<1437>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long)' into 'void accelerator<1437>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>* std::max_element<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*>(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*)' into 'void accelerator<1437>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::iterator_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*>::difference_type std::distance<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*>(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*)' into 'void accelerator<1437>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437ul>::operator[](unsigned long) const' into 'void accelerator<1437>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::begin() const' into 'void accelerator<1437>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::end() const' into 'void accelerator<1437>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const* std::max_element<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*>(ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' into 'void accelerator<1437>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::iterator_traits<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*>::difference_type std::distance<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*>(ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' into 'void accelerator<1437>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul>::operator[](unsigned long)' into 'void accelerator<1437>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::operator[](unsigned long) const' into 'void accelerator<1437>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'void updateWeightBias<4, 10>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>, 10>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 4> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10> const&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void accelerator<1437>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'void updateWeightBias<64, 8>(std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>, 8>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 8> const&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void accelerator<1437>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'int const& std::min<int>(int const&, int const&)' into 'void accelerator<1437>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 360ul>::_S_ref(std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul> const (&) [360], unsigned long)' into 'std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 360ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 360ul>::_S_ref(std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul> const (&) [360], unsigned long)' into 'std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 360ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul>::begin()' into 'void accelerator<360>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 360> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 360> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 10ul>::end()' into 'void accelerator<360>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 360> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 360> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 360ul>::operator[](unsigned long) const' into 'void accelerator<360>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 360> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 360> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>::operator[](unsigned long) const' into 'void accelerator<360>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 360> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 360> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long) const' into 'void accelerator<360>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 360> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 360> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>::operator[](unsigned long)' into 'void accelerator<360>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 360> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 360> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>::operator[](unsigned long)' into 'void accelerator<360>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 360> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 360> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>* std::max_element<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*>(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*)' into 'void accelerator<360>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 360> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 360> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::iterator_traits<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*>::difference_type std::distance<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*>(std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>*)' into 'void accelerator<360>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 360> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 360> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 360ul>::operator[](unsigned long) const' into 'void accelerator<360>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 360> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 360> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::begin() const' into 'void accelerator<360>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 360> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 360> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::end() const' into 'void accelerator<360>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 360> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 360> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const* std::max_element<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*>(ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' into 'void accelerator<360>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 360> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 360> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::iterator_traits<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*>::difference_type std::distance<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*>(ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' into 'void accelerator<360>(std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 360> const&, std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 360> const&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>, 8ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>, 4ul>&, std::array<std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>, 10ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>&, std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool)' (../accelerator.h:49:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8ul>::fill(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'top(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, int&)' (../top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4ul>::fill(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'top(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, int&)' (../top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>::fill(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'top(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, int&)' (../top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1797ul>::operator[](unsigned long)' into 'top(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, int&)' (../top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 1437ul>::operator[](unsigned long)' into 'top(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, int&)' (../top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1797ul>::operator[](unsigned long)' into 'top(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, int&)' (../top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 1437ul>::operator[](unsigned long)' into 'top(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, int&)' (../top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1ul>, 64ul>, 360ul>::operator[](unsigned long)' into 'top(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, int&)' (../top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<ap_fixed<6, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10ul>, 360ul>::operator[](unsigned long)' into 'top(ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<25, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, int&)' (../top.cpp:21:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658:7 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:880:7 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_176_7> at ../accelerator.h:176:31 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_71_1> at ../layer.h:71:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_44_1> at ../layer.h:44:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_235_1> at ../layer.h:235:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_45_2> at ../layer.h:45:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_190_1> at ../layer.h:190:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_31_1> at ../activations.h:31:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_208_3> at ../layer.h:208:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_120_1> at ../activations.h:120:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_100_1> at ../activations.h:100:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_105_2> at ../activations.h:105:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_138_3> at ../activations.h:138:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_145_1> at ../layer.h:145:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_21_1> at ../activations.h:21:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_104_4> at ../accelerator.h:104:35 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_68_3> at ../accelerator.h:68:34 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:740:7 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_82_1> at ../top.cpp:82:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_88_2> at ../top.cpp:88:22 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_237_2' is marked as complete unroll implied by the pipeline pragma (../layer.h:237:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_72_2' is marked as complete unroll implied by the pipeline pragma (../layer.h:72:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_237_2' (../layer.h:237:27) in function 'accelerator<1437>' completely with a factor of 4 (../accelerator.h:49:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_237_2' (../layer.h:237:27) in function 'accelerator<1437>' completely with a factor of 64 (../accelerator.h:49:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_72_2' (../layer.h:72:26) in function 'matmul<8ul, 1ul, 64ul>' completely with a factor of 64 (../layer.h:62:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_237_2' (../layer.h:237:27) in function 'updateWeightBias<8, 4>' completely with a factor of 8 (../layer.h:231:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_72_2' (../layer.h:72:26) in function 'updateWeightBias<8, 4>' completely with a factor of 8 (../layer.h:231:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_72_2' (../layer.h:72:26) in function 'matmul<10ul, 1ul, 4ul>' completely with a factor of 4 (../layer.h:62:0)
INFO: [HLS 214-421] Automatically partitioning small array 'biases_l2' completely based on array size. (../top.cpp:67:30)
INFO: [HLS 214-421] Automatically partitioning small array 'input_T' completely based on array size.
INFO: [HLS 214-421] Automatically partitioning small array 'matrix' completely based on array size. (../accelerator.h:75:22)
INFO: [HLS 214-421] Automatically partitioning small array 'd_l2' completely based on array size. (../accelerator.h:133:22)
INFO: [HLS 214-421] Automatically partitioning small array 'result_l2' completely based on array size. (../accelerator.h:183:18)
INFO: [HLS 214-421] Automatically partitioning small array 'C' completely based on array size.
INFO: [HLS 214-421] Automatically partitioning small array 'net' completely based on array size. (../layer.h:189:54)
INFO: [HLS 214-421] Automatically partitioning small array 'output' completely based on array size.
INFO: [HLS 214-421] Automatically partitioning small array 'net' completely based on array size. (../layer.h:143:55)
INFO: [HLS 214-421] Automatically partitioning small array 'output' completely based on array size. (../activations.h:20:45)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=13 dim=2' for array 'digits_features' due to pipeline pragma (../digits_features.h:1:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'ref.tmp17' due to pipeline pragma (../activations.h:20:45)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'ref.tmp17' due to pipeline pragma (../activations.h:20:45)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'd_activation' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'd_activation' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'weights_l1' due to pipeline pragma (../top.cpp:30:43)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'weights_l2' due to pipeline pragma (../top.cpp:40:45)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'input_T' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'weights_l3' due to pipeline pragma (../top.cpp:51:46)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'mid' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'mid' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'update_temp_mat' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'biases_l2' due to pipeline pragma (../top.cpp:67:30)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=13 dim=2' for array 'input_train' due to pipeline pragma (../top.cpp:75:63)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'result_l2' due to pipeline pragma (../accelerator.h:75:22)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'result_l2' due to pipeline pragma (../accelerator.h:75:22)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=13 dim=2' for array 'input_test' due to pipeline pragma (../top.cpp:78:62)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'd_l2' due to pipeline pragma (../accelerator.h:133:22)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'd_l2' due to pipeline pragma (../accelerator.h:133:22)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'net' due to pipeline pragma (../layer.h:143:55)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'net' due to pipeline pragma (../layer.h:143:55)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'result_l2124' due to pipeline pragma (../accelerator.h:183:18)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'result_l2124' due to pipeline pragma (../accelerator.h:183:18)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'net' due to pipeline pragma (../layer.h:189:54)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'net' due to pipeline pragma (../layer.h:189:54)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_T.i' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'input_T.i' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'input_T.i42' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'update_temp_mat.i' due to pipeline pragma (../layer.h:233:64)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'update_temp_mat.i43' due to pipeline pragma (../layer.h:233:64)
INFO: [HLS 214-248] Applying array_partition to 'digits_features': Cyclic partitioning with factor 13 on dimension 2. (../digits_features.h:1:0)
INFO: [HLS 214-248] Applying array_partition to 'mid': Complete partitioning on dimension 1. Complete partitioning on dimension 2.
INFO: [HLS 214-248] Applying array_partition to 'net': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../layer.h:143:55)
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp17': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../activations.h:20:45)
INFO: [HLS 214-248] Applying array_partition to 'net': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../layer.h:189:54)
INFO: [HLS 214-248] Applying array_partition to 'd_activation': Complete partitioning on dimension 1. Complete partitioning on dimension 2.
INFO: [HLS 214-248] Applying array_partition to 'input_T': Complete partitioning on dimension 2.
INFO: [HLS 214-248] Applying array_partition to 'update_temp_mat': Complete partitioning on dimension 2.
INFO: [HLS 214-248] Applying array_partition to 'input_T.i42': Complete partitioning on dimension 2.
INFO: [HLS 214-248] Applying array_partition to 'update_temp_mat.i43': Complete partitioning on dimension 2. (../layer.h:233:64)
INFO: [HLS 214-248] Applying array_partition to 'input_T.i': Complete partitioning on dimension 1. Complete partitioning on dimension 2.
INFO: [HLS 214-248] Applying array_partition to 'update_temp_mat.i': Complete partitioning on dimension 2. (../layer.h:233:64)
INFO: [HLS 214-248] Applying array_partition to 'result_l2': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../accelerator.h:75:22)
INFO: [HLS 214-248] Applying array_partition to 'd_l2': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../accelerator.h:133:22)
INFO: [HLS 214-248] Applying array_partition to 'result_l2124': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../accelerator.h:183:18)
INFO: [HLS 214-248] Applying array_partition to 'weights_l1': Complete partitioning on dimension 2. (../top.cpp:30:43)
INFO: [HLS 214-248] Applying array_partition to 'weights_l2': Complete partitioning on dimension 2. (../top.cpp:40:45)
INFO: [HLS 214-248] Applying array_partition to 'weights_l3': Complete partitioning on dimension 2. (../top.cpp:51:46)
INFO: [HLS 214-248] Applying array_partition to 'biases_l2': Complete partitioning on dimension 1. (../top.cpp:67:30)
INFO: [HLS 214-248] Applying array_partition to 'input_train': Cyclic partitioning with factor 13 on dimension 2. (../top.cpp:75:63)
INFO: [HLS 214-248] Applying array_partition to 'input_test': Cyclic partitioning with factor 13 on dimension 2. (../top.cpp:78:62)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 116.985 seconds; current allocated memory: 155.758 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 156.328 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 176.016 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.981 seconds; current allocated memory: 198.910 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_100_1' (../activations.h:100:36) in function 'softmax<10>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_105_2' (../activations.h:105:36) in function 'softmax<10>'.
INFO: [XFORM 203-102] Partitioning array 'mid' (../layer.h:141) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'net' (../layer.h:143) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'output' (../activations.h:20) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mid' (../layer.h:141) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'net' (../layer.h:143) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp20' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mid' (../layer.h:188) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'net' (../layer.h:189) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'output' (../activations.h:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref' (../accelerator.h:67) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l1' (../accelerator.h:73) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'final_error' (../accelerator.h:103) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'd_l1' (../accelerator.h:135) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref' (../accelerator.h:175) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l1' (../accelerator.h:181) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_labels' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_T' (../layer.h:232) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_T.8' (../layer.h:232) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_T.9' (../layer.h:232) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_T.10' (../layer.h:232) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_T.11' (../layer.h:232) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_T.12' (../layer.h:232) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_T.13' (../layer.h:232) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_T.14' (../layer.h:232) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.74' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.75' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.76' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.77' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.78' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.79' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.80' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.81' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.82' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.83' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.84' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.85' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.86' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.87' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.88' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.89' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.90' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.91' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.92' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.93' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.94' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.95' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.96' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.97' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.98' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.99' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.100' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.101' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.102' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.103' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.104' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.105' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.106' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.107' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.108' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.109' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.110' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.111' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.112' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.113' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.114' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.115' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.116' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.117' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.118' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.119' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.120' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.121' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.122' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.123' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.124' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.125' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.126' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.127' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.128' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.129' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.130' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.131' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.132' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.133' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.134' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.135' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.136' (../layer.h:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_train' (../top.cpp:75) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_train.1' (../top.cpp:75) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_train.2' (../top.cpp:75) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_train.3' (../top.cpp:75) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_train.4' (../top.cpp:75) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_train.5' (../top.cpp:75) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_train.6' (../top.cpp:75) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_train.7' (../top.cpp:75) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_train.8' (../top.cpp:75) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_train.9' (../top.cpp:75) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_train.10' (../top.cpp:75) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_train.11' (../top.cpp:75) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_train.12' (../top.cpp:75) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_test' (../top.cpp:78) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_test.1' (../top.cpp:78) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_test.2' (../top.cpp:78) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_test.3' (../top.cpp:78) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_test.4' (../top.cpp:78) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_test.5' (../top.cpp:78) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_test.6' (../top.cpp:78) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_test.7' (../top.cpp:78) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_test.8' (../top.cpp:78) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_test.9' (../top.cpp:78) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_test.10' (../top.cpp:78) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_test.11' (../top.cpp:78) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_test.12' (../top.cpp:78) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_9' in dimension 592 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_9.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_9.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_9.2' in dimension 3224114 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_9.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_9.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_8' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_8.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_8.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_8.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_8.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_8.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_7' in dimension 592 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_7.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_7.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_7.2' in dimension 592 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_7.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_7.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_6' in dimension 592 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_6.0' in dimension 592 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_6.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_6.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_6.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_6.4' in dimension 592 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_5' in dimension 592 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_5.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_5.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_5.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_5.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_5.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_4.0' in dimension 592 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_4.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_4.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_4.3' in dimension 592 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_4.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_3.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_3.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_3.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_3.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_3.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_2' in dimension 592 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_2.0' in dimension 3224114 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_2.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_2.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_2.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_12' in dimension 592 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_12.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_12.1' in dimension 3224114 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_12.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_12.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_11' in dimension 592 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_11.0' in dimension 1601398131 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_11.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_11.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_11.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_11.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_10' in dimension 592 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_10.0' in dimension 1601398131 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_10.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_10.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_10.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_10.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_1' in dimension 592 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_1.0' in dimension 1601398131 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_1.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_1.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_0' in dimension 592 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_0.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'digits_features_0.4' in dimension 1 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../activations.h:126:15) to (../activations.h:99:9) in function 'softmax<10>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../accelerator.h:193:37) to (../accelerator.h:197:1) in function 'accelerator<360>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../accelerator.h:169:41) to (../accelerator.h:61:22) in function 'accelerator<1437>'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 9.543 seconds; current allocated memory: 246.102 MB.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 64 for loop 'VITIS_LOOP_100_1' in function 'softmax<10>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 128 to 64 for loop 'VITIS_LOOP_105_2' in function 'softmax<10>'.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_71_1'(../layer.h:71:22) and 'VITIS_LOOP_74_3'(../layer.h:74:30) in function 'forwardPropagation<8, 4>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_71_1'(../layer.h:71:22) and 'VITIS_LOOP_74_3'(../layer.h:74:30) in function 'forwardPropagation<64, 8>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_71_1'(../layer.h:71:22) and 'VITIS_LOOP_74_3'(../layer.h:74:30) in function 'forwardPropagation<4, 10>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_44_1'(../layer.h:44:22) and 'VITIS_LOOP_45_2'(../layer.h:45:26) in function 'backProp<8, 4, 10>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_71_1'(../layer.h:71:22) and 'VITIS_LOOP_74_3'(../layer.h:74:30) in function 'backProp<8, 4, 10>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_71_1'(../layer.h:71:22) and 'VITIS_LOOP_74_3'(../layer.h:74:30) in function 'backProp<8, 4, 10>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_44_1'(../layer.h:44:22) and 'VITIS_LOOP_45_2'(../layer.h:45:26) in function 'backProp<64, 8, 4>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_71_1'(../layer.h:71:22) and 'VITIS_LOOP_74_3'(../layer.h:74:30) in function 'backProp<64, 8, 4>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_71_1'(../layer.h:71:22) and 'VITIS_LOOP_74_3'(../layer.h:74:30) in function 'backProp<64, 8, 4>' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_1' (../layer.h:71:22) in function 'forwardPropagation<8, 4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_1' (../layer.h:71:22) in function 'forwardPropagation<64, 8>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_1' (../layer.h:71:22) in function 'forwardPropagation<4, 10>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (../layer.h:44:22) in function 'backProp<8, 4, 10>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_1' (../layer.h:71:22) in function 'backProp<8, 4, 10>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_1' (../layer.h:71:22) in function 'backProp<8, 4, 10>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (../layer.h:44:22) in function 'backProp<64, 8, 4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_1' (../layer.h:71:22) in function 'backProp<64, 8, 4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_1' (../layer.h:71:22) in function 'backProp<64, 8, 4>'.
WARNING: [HLS 200-960] Cannot flatten loop 'Loop-1.2' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658:7) in function 'accelerator<360>' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'Loop-1.1.2' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658:7) in function 'accelerator<1437>' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-960.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.961 seconds; current allocated memory: 763.668 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
WARNING: [SYN 201-103] Legalizing function name 'accelerator<1437>_Pipeline_VITIS_LOOP_68_3' to 'accelerator_1437_Pipeline_VITIS_LOOP_68_3'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3' to 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_145_1' to 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_21_1' to 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<64, 8>' to 'forwardPropagation_64_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3' to 'forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_145_1' to 'forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1' to 'forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<8, 4>' to 'forwardPropagation_8_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3' to 'forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_145_1' to 'forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10>_Pipeline_VITIS_LOOP_120_1' to 'softmax_10_Pipeline_VITIS_LOOP_120_1'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10>_Pipeline_VITIS_LOOP_100_1' to 'softmax_10_Pipeline_VITIS_LOOP_100_1'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10>_Pipeline_VITIS_LOOP_105_2' to 'softmax_10_Pipeline_VITIS_LOOP_105_2'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10>_Pipeline_VITIS_LOOP_138_3' to 'softmax_10_Pipeline_VITIS_LOOP_138_3'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10>' to 'softmax_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<4, 10>' to 'forwardPropagation_4_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'accelerator<1437>_Pipeline_2' to 'accelerator_1437_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'accelerator<1437>_Pipeline_3' to 'accelerator_1437_Pipeline_3'.
WARNING: [SYN 201-103] Legalizing function name 'accelerator<1437>_Pipeline_VITIS_LOOP_104_4' to 'accelerator_1437_Pipeline_VITIS_LOOP_104_4'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2' to 'backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3' to 'backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33' to 'backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1' to 'backProp_8_4_10_Pipeline_VITIS_LOOP_190_1'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1' to 'backProp_8_4_10_Pipeline_VITIS_LOOP_31_1'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3' to 'backProp_8_4_10_Pipeline_VITIS_LOOP_208_3'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<8, 4, 10>' to 'backProp_8_4_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2' to 'backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3' to 'backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34' to 'backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<64, 8, 4>_Pipeline_VITIS_LOOP_190_1' to 'backProp_64_8_4_Pipeline_VITIS_LOOP_190_1'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<64, 8, 4>_Pipeline_VITIS_LOOP_31_1' to 'backProp_64_8_4_Pipeline_VITIS_LOOP_31_1'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3' to 'backProp_64_8_4_Pipeline_VITIS_LOOP_208_3'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<64, 8, 4>' to 'backProp_64_8_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'accelerator<1437>_Pipeline_VITIS_LOOP_44_1' to 'accelerator_1437_Pipeline_VITIS_LOOP_44_1'.
WARNING: [SYN 201-103] Legalizing function name 'matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1' to 'matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1'.
WARNING: [SYN 201-103] Legalizing function name 'matmul<10ul, 1ul, 4ul>' to 'matmul_10ul_1ul_4ul_s'.
WARNING: [SYN 201-103] Legalizing function name 'accelerator<1437>_Pipeline_VITIS_LOOP_235_1' to 'accelerator_1437_Pipeline_VITIS_LOOP_235_1'.
WARNING: [SYN 201-103] Legalizing function name 'updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_44_1' to 'updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1'.
WARNING: [SYN 201-103] Legalizing function name 'updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1' to 'updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1'.
WARNING: [SYN 201-103] Legalizing function name 'updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1' to 'updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1'.
WARNING: [SYN 201-103] Legalizing function name 'updateWeightBias<8, 4>' to 'updateWeightBias_8_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'accelerator<1437>_Pipeline_VITIS_LOOP_44_15' to 'accelerator_1437_Pipeline_VITIS_LOOP_44_15'.
WARNING: [SYN 201-103] Legalizing function name 'matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_71_1' to 'matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1'.
WARNING: [SYN 201-103] Legalizing function name 'matmul<8ul, 1ul, 64ul>' to 'matmul_8ul_1ul_64ul_s'.
WARNING: [SYN 201-103] Legalizing function name 'accelerator<1437>_Pipeline_VITIS_LOOP_235_16' to 'accelerator_1437_Pipeline_VITIS_LOOP_235_16'.
WARNING: [SYN 201-103] Legalizing function name 'accelerator<1437>' to 'accelerator_1437_s'.
WARNING: [SYN 201-103] Legalizing function name 'accelerator<360>_Pipeline_VITIS_LOOP_176_7' to 'accelerator_360_Pipeline_VITIS_LOOP_176_7'.
WARNING: [SYN 201-103] Legalizing function name 'accelerator<360>_Pipeline_2' to 'accelerator_360_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'accelerator<360>_Pipeline_3' to 'accelerator_360_Pipeline_3'.
WARNING: [SYN 201-103] Legalizing function name 'accelerator<360>' to 'accelerator_360_s'.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 50 bit ('mul_ln79', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 50 bit ('mul_ln79_71', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 50 bit ('mul_ln79_72', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 50 bit ('mul_ln79_73', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77->../layer.h:233) on 'mul' operation 50 bit ('mul_ln79', ../layer.h:79->../layer.h:233) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77->../layer.h:233) on 'mul' operation 50 bit ('mul_ln79_1', ../layer.h:79->../layer.h:233) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77->../layer.h:233) on 'mul' operation 50 bit ('mul_ln79_2', ../layer.h:79->../layer.h:233) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77->../layer.h:233) on 'mul' operation 50 bit ('mul_ln79_3', ../layer.h:79->../layer.h:233) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77->../layer.h:233) on 'mul' operation 50 bit ('mul_ln79_4', ../layer.h:79->../layer.h:233) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77->../layer.h:233) on 'mul' operation 50 bit ('mul_ln79_5', ../layer.h:79->../layer.h:233) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77->../layer.h:233) on 'mul' operation 50 bit ('mul_ln79_6', ../layer.h:79->../layer.h:233) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77->../layer.h:233) on 'mul' operation 50 bit ('mul_ln79_7', ../layer.h:79->../layer.h:233) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_8', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_9', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_10', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_11', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_12', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_13', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_14', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_15', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_16', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_17', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_18', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_19', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_20', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_21', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_22', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_23', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_24', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_25', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_26', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_27', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_28', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_29', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_30', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_31', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_32', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_33', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_34', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_35', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_36', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_37', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_38', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_39', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_40', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_41', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_42', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_43', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_44', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_45', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_46', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_47', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_48', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_49', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_50', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_51', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_52', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_53', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_54', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_55', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_56', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_57', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_58', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_59', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_60', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_61', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_62', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_63', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_64', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_65', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_66', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_67', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_68', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_69', ../layer.h:79) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (../layer.h:77) on 'mul' operation 47 bit ('mul_ln79_70', ../layer.h:79) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.158 seconds; current allocated memory: 772.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 773.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 774.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 774.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 774.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.356 seconds; current allocated memory: 774.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
WARNING: [HLS 200-885] The II Violation in module 'top_Pipeline_VITIS_LOOP_82_1' (loop 'VITIS_LOOP_82_1'): Unable to schedule 'store' operation 0 bit ('input_train_0_addr_3_write_ln83', ../top.cpp:83) of constant 0 on array 'input_train_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_train_0'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'top_Pipeline_VITIS_LOOP_82_1' (loop 'VITIS_LOOP_82_1'): Unable to schedule 'store' operation 0 bit ('input_train_0_addr_2_write_ln83', ../top.cpp:83) of variable 'digits_features_0_2_0_load', ../top.cpp:83 on array 'input_train_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'input_train_0'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'top_Pipeline_VITIS_LOOP_82_1' (loop 'VITIS_LOOP_82_1'): Unable to schedule 'store' operation 0 bit ('y_train_addr_5_write_ln84', ../top.cpp:84) of variable 'digits_labels_5_load', ../top.cpp:84 on array 'y_train' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'y_train'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'top_Pipeline_VITIS_LOOP_82_1' (loop 'VITIS_LOOP_82_1'): Unable to schedule 'store' operation 0 bit ('y_train_addr_7_write_ln84', ../top.cpp:84) of variable 'digits_labels_7_load', ../top.cpp:84 on array 'y_train' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'y_train'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.845 seconds; current allocated memory: 777.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 777.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_Pipeline_VITIS_LOOP_88_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_2'.
WARNING: [HLS 200-885] The II Violation in module 'top_Pipeline_VITIS_LOOP_88_2' (loop 'VITIS_LOOP_88_2'): Unable to schedule 'store' operation 0 bit ('input_test_0_addr_3_write_ln89', ../top.cpp:89) of constant 0 on array 'input_test_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_test_0'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'top_Pipeline_VITIS_LOOP_88_2' (loop 'VITIS_LOOP_88_2'): Unable to schedule 'store' operation 0 bit ('input_test_0_addr_2_write_ln89', ../top.cpp:89) of variable 'digits_features_0_2_0_load', ../top.cpp:89 on array 'input_test_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'input_test_0'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'top_Pipeline_VITIS_LOOP_88_2' (loop 'VITIS_LOOP_88_2'): Unable to schedule 'store' operation 0 bit ('y_test_addr_5_write_ln90', ../top.cpp:90) of variable 'digits_labels_5_load', ../top.cpp:90 on array 'y_test' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'y_test'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'top_Pipeline_VITIS_LOOP_88_2' (loop 'VITIS_LOOP_88_2'): Unable to schedule 'store' operation 0 bit ('y_test_addr_7_write_ln90', ../top.cpp:90) of variable 'digits_labels_7_load', ../top.cpp:90 on array 'y_test' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'y_test'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_88_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.525 seconds; current allocated memory: 779.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 779.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_1437_Pipeline_VITIS_LOOP_68_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_68_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 780.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 780.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1_VITIS_LOOP_74_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 100, Final II = 2, Depth = 2, loop 'VITIS_LOOP_71_1_VITIS_LOOP_74_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 781.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 782.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_145_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_145_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 783.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 783.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 783.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 784.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_64_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 784.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 784.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1_VITIS_LOOP_74_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 100, Final II = 2, Depth = 2, loop 'VITIS_LOOP_71_1_VITIS_LOOP_74_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.363 seconds; current allocated memory: 784.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 784.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_145_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_145_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 785.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 785.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 785.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 785.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_8_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 785.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 786.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1_VITIS_LOOP_74_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 100, Final II = 2, Depth = 2, loop 'VITIS_LOOP_71_1_VITIS_LOOP_74_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.377 seconds; current allocated memory: 786.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 786.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_145_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_145_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 786.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 786.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10_Pipeline_VITIS_LOOP_120_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_120_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_120_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 787.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 787.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10_Pipeline_VITIS_LOOP_100_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_100_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_100_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 787.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 787.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10_Pipeline_VITIS_LOOP_105_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_105_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.413 seconds; current allocated memory: 787.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 787.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10_Pipeline_VITIS_LOOP_138_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 47, loop 'VITIS_LOOP_138_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 788.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 788.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln95) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 788.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 789.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_4_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 789.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 789.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_1437_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln43', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:883->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:904->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:940->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:1236->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:264->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:92)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.355 seconds; current allocated memory: 790.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 790.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_1437_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 790.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 790.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_1437_Pipeline_VITIS_LOOP_104_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 790.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.542 seconds; current allocated memory: 790.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_45_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_44_1_VITIS_LOOP_45_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 790.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 791.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1_VITIS_LOOP_74_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 100, Final II = 2, Depth = 2, loop 'VITIS_LOOP_71_1_VITIS_LOOP_74_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 791.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 791.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1_VITIS_LOOP_74_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 100, Final II = 2, Depth = 2, loop 'VITIS_LOOP_71_1_VITIS_LOOP_74_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 792.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 792.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_8_4_10_Pipeline_VITIS_LOOP_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_190_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_190_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.323 seconds; current allocated memory: 793.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 793.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_8_4_10_Pipeline_VITIS_LOOP_31_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_31_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 793.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 794.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_8_4_10_Pipeline_VITIS_LOOP_208_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_208_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_208_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 794.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 794.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_8_4_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 794.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 794.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_45_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_44_1_VITIS_LOOP_45_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.314 seconds; current allocated memory: 795.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 795.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1_VITIS_LOOP_74_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 100, Final II = 2, Depth = 2, loop 'VITIS_LOOP_71_1_VITIS_LOOP_74_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 796.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 796.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1_VITIS_LOOP_74_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 100, Final II = 2, Depth = 2, loop 'VITIS_LOOP_71_1_VITIS_LOOP_74_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 797.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 798.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_64_8_4_Pipeline_VITIS_LOOP_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_190_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_190_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 798.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 799.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_64_8_4_Pipeline_VITIS_LOOP_31_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 799.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 799.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_64_8_4_Pipeline_VITIS_LOOP_208_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_208_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_208_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 799.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 799.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_64_8_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 799.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 800.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_1437_Pipeline_VITIS_LOOP_44_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_44_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 800.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 800.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_71_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 800.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 800.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_10ul_1ul_4ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 800.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 801.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_1437_Pipeline_VITIS_LOOP_235_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln248) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_235_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 801.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 801.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_44_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.276 seconds; current allocated memory: 801.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 802.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_71_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 802.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 803.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln248) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_235_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 803.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 804.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateWeightBias_8_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.193 seconds; current allocated memory: 804.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 805.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_1437_Pipeline_VITIS_LOOP_44_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_44_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 806.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 808.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_71_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 811.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 811.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_8ul_1ul_64ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 817.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 818.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_1437_Pipeline_VITIS_LOOP_235_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln248) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln241) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_235_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.086 seconds; current allocated memory: 823.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 824.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_1437_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 826.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 828.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_360_Pipeline_VITIS_LOOP_176_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_176_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_176_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 828.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 828.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_360_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln43', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:883->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:904->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:940->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:1236->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:264->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683->../accelerator.h:186)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 828.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 828.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_360_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.303 seconds; current allocated memory: 828.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 829.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_360_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 829.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 831.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 837.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 839.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 841.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 841.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 843.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 845.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_Pipeline_VITIS_LOOP_88_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_Pipeline_VITIS_LOOP_88_2' pipeline 'VITIS_LOOP_88_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_Pipeline_VITIS_LOOP_88_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.471 seconds; current allocated memory: 853.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_1437_Pipeline_VITIS_LOOP_68_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_1437_Pipeline_VITIS_LOOP_68_3' pipeline 'VITIS_LOOP_68_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_27_4_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_1437_Pipeline_VITIS_LOOP_68_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.475 seconds; current allocated memory: 860.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'add_42ns_42ns_42_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_22ns_25s_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 863.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1' pipeline 'VITIS_LOOP_145_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 866.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1' pipeline 'VITIS_LOOP_21_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 867.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_64_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_64_8_s'.
INFO: [RTMG 210-278] Implementing memory 'top_forwardPropagation_64_8_s_C_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_forwardPropagation_64_8_s_output_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 869.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'add_42ns_42ns_42_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_24ns_25s_49_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 872.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_25_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 874.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 875.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_8_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_8_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 876.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'add_42ns_42ns_42_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_25s_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_25_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.007 seconds; current allocated memory: 877.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1' pipeline 'VITIS_LOOP_145_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 878.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10_Pipeline_VITIS_LOOP_120_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_10_Pipeline_VITIS_LOOP_120_1' pipeline 'VITIS_LOOP_120_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10_Pipeline_VITIS_LOOP_120_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 879.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10_Pipeline_VITIS_LOOP_100_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10_Pipeline_VITIS_LOOP_100_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 880.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10_Pipeline_VITIS_LOOP_105_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10_Pipeline_VITIS_LOOP_105_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 881.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10_Pipeline_VITIS_LOOP_138_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_10_Pipeline_VITIS_LOOP_138_3' pipeline 'VITIS_LOOP_138_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_42ns_25s_25_46_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10_Pipeline_VITIS_LOOP_138_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 882.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_25s_15ns_34ns_40_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_22s_19ns_41_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_25s_59_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 884.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_4_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_4_10_s'.
INFO: [RTMG 210-278] Implementing memory 'top_forwardPropagation_4_10_s_C_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_forwardPropagation_4_10_s_ref_tmp20_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 886.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_1437_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_1437_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 887.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_1437_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_1437_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_1437_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 889.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_1437_Pipeline_VITIS_LOOP_104_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_1437_Pipeline_VITIS_LOOP_104_4' pipeline 'VITIS_LOOP_104_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_1437_Pipeline_VITIS_LOOP_104_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 890.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_45_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 891.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'add_42ns_42ns_42_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_25s_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 893.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'add_42ns_42ns_42_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_24ns_25s_49_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 894.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_8_4_10_Pipeline_VITIS_LOOP_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_25_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_8_4_10_Pipeline_VITIS_LOOP_190_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 896.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_8_4_10_Pipeline_VITIS_LOOP_31_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_8_4_10_Pipeline_VITIS_LOOP_31_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 897.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_8_4_10_Pipeline_VITIS_LOOP_208_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backProp_8_4_10_Pipeline_VITIS_LOOP_208_3' pipeline 'VITIS_LOOP_208_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_18ns_25s_43_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_8_4_10_Pipeline_VITIS_LOOP_208_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 898.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_8_4_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_8_4_10_s'.
INFO: [RTMG 210-278] Implementing memory 'top_backProp_8_4_10_s_w_l_plus1_T_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 900.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_45_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.999 seconds; current allocated memory: 901.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'add_42ns_42ns_42_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_25s_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.208 seconds; current allocated memory: 903.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'add_42ns_42ns_42_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_22ns_25s_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 905.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_64_8_4_Pipeline_VITIS_LOOP_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backProp_64_8_4_Pipeline_VITIS_LOOP_190_1' pipeline 'VITIS_LOOP_190_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_64_8_4_Pipeline_VITIS_LOOP_190_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 909.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_64_8_4_Pipeline_VITIS_LOOP_31_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backProp_64_8_4_Pipeline_VITIS_LOOP_31_1' pipeline 'VITIS_LOOP_31_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_64_8_4_Pipeline_VITIS_LOOP_31_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 909.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_64_8_4_Pipeline_VITIS_LOOP_208_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backProp_64_8_4_Pipeline_VITIS_LOOP_208_3' pipeline 'VITIS_LOOP_208_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_18ns_25s_42_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_64_8_4_Pipeline_VITIS_LOOP_208_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 911.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_64_8_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_64_8_4_s'.
INFO: [RTMG 210-278] Implementing memory 'top_backProp_64_8_4_s_w_l_plus1_T_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_backProp_64_8_4_s_d_activation_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.909 seconds; current allocated memory: 914.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_1437_Pipeline_VITIS_LOOP_44_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_1437_Pipeline_VITIS_LOOP_44_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 916.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1' pipeline 'VITIS_LOOP_71_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_25s_25s_50_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 917.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_10ul_1ul_4ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_10ul_1ul_4ul_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 918.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_1437_Pipeline_VITIS_LOOP_235_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_1437_Pipeline_VITIS_LOOP_235_1' pipeline 'VITIS_LOOP_235_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_25s_8ns_42s_42_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_1437_Pipeline_VITIS_LOOP_235_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 921.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1' pipeline 'VITIS_LOOP_44_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 922.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_25s_25s_50_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.985 seconds; current allocated memory: 924.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1' pipeline 'VITIS_LOOP_235_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_25s_8ns_42s_42_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_25_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 927.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateWeightBias_8_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateWeightBias_8_4_s'.
INFO: [RTMG 210-278] Implementing memory 'top_updateWeightBias_8_4_s_update_temp_mat_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 930.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_1437_Pipeline_VITIS_LOOP_44_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_1437_Pipeline_VITIS_LOOP_44_15' pipeline 'VITIS_LOOP_44_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_1437_Pipeline_VITIS_LOOP_44_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 933.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1' pipeline 'VITIS_LOOP_71_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_25s_22ns_47_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 943.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_8ul_1ul_64ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_8ul_1ul_64ul_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 954.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_1437_Pipeline_VITIS_LOOP_235_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_1437_Pipeline_VITIS_LOOP_235_16' pipeline 'VITIS_LOOP_235_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_25s_8ns_42s_42_4_1': 65 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_1437_Pipeline_VITIS_LOOP_235_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.62 seconds; current allocated memory: 975.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_1437_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_10_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_1437_s'.
INFO: [RTMG 210-278] Implementing memory 'top_accelerator_1437_s_input_ref_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_accelerator_1437_s_result_l1_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_accelerator_1437_s_d_l1_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.039 seconds; current allocated memory: 1001.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_360_Pipeline_VITIS_LOOP_176_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_360_Pipeline_VITIS_LOOP_176_7' pipeline 'VITIS_LOOP_176_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_27_4_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_360_Pipeline_VITIS_LOOP_176_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.539 seconds; current allocated memory: 1010.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_360_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_360_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1011.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_360_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_360_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_360_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1013.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_360_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_10_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_360_s'.
INFO: [RTMG 210-278] Implementing memory 'top_accelerator_360_s_input_ref_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_accelerator_360_s_result_l1_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1019.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/train_accuracy' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/test_accuracy' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/done' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'train_accuracy', 'test_accuracy' and 'done' to AXI-Lite port BUS.
INFO: [RTGEN 206-104] Estimated max fanout for 'top' is 5414 from HDL expression: (1'b1 == ap_CS_fsm_state5)
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_10_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_1_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_2_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_3_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_4_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_5_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_6_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_7_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_8_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_9_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_10_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_11_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_12_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_0_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_1_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_2_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_3_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_4_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_5_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_6_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_7_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_8_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_9_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_10_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_11_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_12_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_0_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_1_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_2_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_3_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_4_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_5_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_7_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_8_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_9_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_10_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_11_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_12_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_1_3_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_2_3_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_3_3_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_4_3_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_5_3_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_6_3_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_7_3_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_8_3_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_9_3_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_10_3_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_11_3_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_12_3_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_0_4_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_1_4_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_2_4_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_3_4_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_4_4_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_5_4_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_6_4_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_7_4_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_8_4_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_9_4_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_10_4_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_features_11_4_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_labels_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_labels_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_labels_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_labels_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_labels_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_labels_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_labels_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_labels_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_labels_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_digits_labels_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'top_y_train_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_y_test_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_weights_l1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_weights_l2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_biases_l1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_biases_l3_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_input_train_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_input_test_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.065 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 5.423 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.24 seconds; current allocated memory: 1.067 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 127.60 MHz
INFO: [HLS 200-112] Total CPU user time: 41 seconds. Total CPU system time: 7 seconds. Total elapsed time: 305.304 seconds; peak allocated memory: 1.071 GB.
INFO: [v++ 60-791] Total elapsed time: 0h 5m 9s
