# Test 06: Round-Trip Validation

## Purpose

ðŸ”´ **CRITICAL TEST** - Validates that circuits survive complete round-trip cycles without data loss.

## Test Cases

### Test 6.1: Python â†’ KiCad â†’ Python (Resistor Divider)
```
Input: resistor_divider.py
  â†“ Generate
KiCad project
  â†“ Import
Output: resistor_divider_generated.py

Expected: Output matches input (semantically)
```

### Test 6.2: KiCad â†’ Python â†’ KiCad (Resistor Divider)
```
Input: resistor_divider.kicad_pro
  â†“ Import
Python code
  â†“ Generate
Output: resistor_divider_generated.kicad_pro

Expected: Netlist equivalence (electrical identity)
```

### Test 6.3: Multiple Cycles (Pâ†’Kâ†’Pâ†’Kâ†’Pâ†’K)
- Run 3 complete round-trips
- Expected: Cycle 3 output = Cycle 1 output
- No data drift or accumulation

### Test 6.4: Netlist Equivalence
- Compare netlists using `kicad-cli`
- Verify electrical equivalence (not byte-for-byte)
- Allow for:
  - Different UUIDs
  - Different component ordering (if electrically same)
  - Minor formatting differences

### Test 6.5: Hierarchical Circuit Round-Trip
- 2-level hierarchy: main + subcircuit
- Full round-trip preserves structure
- Subcircuit still separate file

## Success Criteria

- âœ… Single round-trip preserves circuit function
- âœ… Multiple cycles are stable (no drift)
- âœ… Netlists are electrically equivalent
- âœ… Hierarchical structure preserved

## Known Acceptable Differences

**Python Code**:
- Variable names may change (if auto-generated)
- Comment formatting may differ
- Whitespace differences OK
- Import order may differ

**KiCad Files**:
- UUIDs will differ (expected)
- Component ordering may differ
- Formatting/indentation may differ
- Timestamps will differ

## Not Acceptable

**Data Loss**:
- Missing components
- Missing connections
- Wrong component values
- Lost net names

**Data Accumulation**:
- File size growing each cycle
- Duplicate comments/data
- Phantom components appearing

---

**Status**: ðŸš§ Setup required
**Priority**: P0 ðŸ”´ CRITICAL
**Time**: 20 min
