
// Generated by Cadence Genus(TM) Synthesis Solution 22.13-s093_1
// Generated on: Nov 19 2024 02:15:07 CET (Nov 19 2024 01:15:07 UTC)

// Verification Directory fv/grid_clb 

module frac_lut6_mux(in, sram, sram_inv, lut5_out, lut6_out);
  input [0:63] in;
  input [0:5] sram, sram_inv;
  output [0:1] lut5_out;
  output [0:0] lut6_out;
  wire [0:63] in;
  wire [0:5] sram, sram_inv;
  wire [0:1] lut5_out;
  wire [0:0] lut6_out;
  wire [0:0] INVX1_0_Y;
  wire [0:0] INVX1_1_Y;
  wire [0:0] INVX1_2_Y;
  wire [0:0] INVX1_3_Y;
  wire [0:0] INVX1_4_Y;
  wire [0:0] INVX1_5_Y;
  wire [0:0] INVX1_6_Y;
  wire [0:0] INVX1_7_Y;
  wire [0:0] INVX1_8_Y;
  wire [0:0] INVX1_9_Y;
  wire [0:0] INVX1_10_Y;
  wire [0:0] INVX1_11_Y;
  wire [0:0] INVX1_12_Y;
  wire [0:0] INVX1_13_Y;
  wire [0:0] INVX1_14_Y;
  wire [0:0] INVX1_15_Y;
  wire [0:0] INVX1_16_Y;
  wire [0:0] INVX1_17_Y;
  wire [0:0] INVX1_18_Y;
  wire [0:0] INVX1_19_Y;
  wire [0:0] INVX1_20_Y;
  wire [0:0] INVX1_21_Y;
  wire [0:0] INVX1_22_Y;
  wire [0:0] INVX1_23_Y;
  wire [0:0] INVX1_24_Y;
  wire [0:0] INVX1_25_Y;
  wire [0:0] INVX1_26_Y;
  wire [0:0] INVX1_27_Y;
  wire [0:0] INVX1_28_Y;
  wire [0:0] INVX1_29_Y;
  wire [0:0] INVX1_30_Y;
  wire [0:0] INVX1_31_Y;
  wire [0:0] INVX1_32_Y;
  wire [0:0] INVX1_33_Y;
  wire [0:0] INVX1_34_Y;
  wire [0:0] INVX1_35_Y;
  wire [0:0] INVX1_36_Y;
  wire [0:0] INVX1_37_Y;
  wire [0:0] INVX1_38_Y;
  wire [0:0] INVX1_39_Y;
  wire [0:0] INVX1_40_Y;
  wire [0:0] INVX1_41_Y;
  wire [0:0] INVX1_42_Y;
  wire [0:0] INVX1_43_Y;
  wire [0:0] INVX1_44_Y;
  wire [0:0] INVX1_45_Y;
  wire [0:0] INVX1_46_Y;
  wire [0:0] INVX1_47_Y;
  wire [0:0] INVX1_48_Y;
  wire [0:0] INVX1_49_Y;
  wire [0:0] INVX1_50_Y;
  wire [0:0] INVX1_51_Y;
  wire [0:0] INVX1_52_Y;
  wire [0:0] INVX1_53_Y;
  wire [0:0] INVX1_54_Y;
  wire [0:0] INVX1_55_Y;
  wire [0:0] INVX1_56_Y;
  wire [0:0] INVX1_57_Y;
  wire [0:0] INVX1_58_Y;
  wire [0:0] INVX1_59_Y;
  wire [0:0] INVX1_60_Y;
  wire [0:0] INVX1_61_Y;
  wire [0:0] INVX1_62_Y;
  wire [0:0] INVX1_63_Y;
  wire [0:0] MX2X1_60_Y;
  wire [0:0] MX2X1_61_Y;
  wire [0:0] MX2X1_62_Y;
  wire [0:0] MX2X1_0_Y;
  wire [0:0] MX2X1_1_Y;
  wire [0:0] MX2X1_2_Y;
  wire [0:0] MX2X1_3_Y;
  wire [0:0] MX2X1_4_Y;
  wire [0:0] MX2X1_5_Y;
  wire [0:0] MX2X1_6_Y;
  wire [0:0] MX2X1_7_Y;
  wire [0:0] MX2X1_8_Y;
  wire [0:0] MX2X1_9_Y;
  wire [0:0] MX2X1_10_Y;
  wire [0:0] MX2X1_11_Y;
  wire [0:0] MX2X1_12_Y;
  wire [0:0] MX2X1_13_Y;
  wire [0:0] MX2X1_14_Y;
  wire [0:0] MX2X1_15_Y;
  wire [0:0] MX2X1_16_Y;
  wire [0:0] MX2X1_17_Y;
  wire [0:0] MX2X1_18_Y;
  wire [0:0] MX2X1_19_Y;
  wire [0:0] MX2X1_20_Y;
  wire [0:0] MX2X1_21_Y;
  wire [0:0] MX2X1_22_Y;
  wire [0:0] MX2X1_23_Y;
  wire [0:0] MX2X1_24_Y;
  wire [0:0] MX2X1_25_Y;
  wire [0:0] MX2X1_26_Y;
  wire [0:0] MX2X1_27_Y;
  wire [0:0] MX2X1_28_Y;
  wire [0:0] MX2X1_29_Y;
  wire [0:0] MX2X1_30_Y;
  wire [0:0] MX2X1_31_Y;
  wire [0:0] MX2X1_32_Y;
  wire [0:0] MX2X1_33_Y;
  wire [0:0] MX2X1_34_Y;
  wire [0:0] MX2X1_35_Y;
  wire [0:0] MX2X1_36_Y;
  wire [0:0] MX2X1_37_Y;
  wire [0:0] MX2X1_38_Y;
  wire [0:0] MX2X1_39_Y;
  wire [0:0] MX2X1_40_Y;
  wire [0:0] MX2X1_41_Y;
  wire [0:0] MX2X1_42_Y;
  wire [0:0] MX2X1_43_Y;
  wire [0:0] MX2X1_44_Y;
  wire [0:0] MX2X1_45_Y;
  wire [0:0] MX2X1_46_Y;
  wire [0:0] MX2X1_47_Y;
  wire [0:0] BUFX4_1_Y;
  wire [0:0] BUFX4_0_Y;
  wire [0:0] MX2X1_48_Y;
  wire [0:0] BUFX4_3_Y;
  wire [0:0] BUFX4_2_Y;
  wire [0:0] MX2X1_49_Y;
  wire [0:0] BUFX4_5_Y;
  wire [0:0] BUFX4_4_Y;
  wire [0:0] MX2X1_50_Y;
  wire [0:0] BUFX4_7_Y;
  wire [0:0] BUFX4_6_Y;
  wire [0:0] MX2X1_51_Y;
  wire [0:0] BUFX4_9_Y;
  wire [0:0] BUFX4_8_Y;
  wire [0:0] MX2X1_52_Y;
  wire [0:0] BUFX4_11_Y;
  wire [0:0] BUFX4_10_Y;
  wire [0:0] MX2X1_53_Y;
  wire [0:0] BUFX4_13_Y;
  wire [0:0] BUFX4_12_Y;
  wire [0:0] MX2X1_54_Y;
  wire [0:0] BUFX4_15_Y;
  wire [0:0] BUFX4_14_Y;
  wire [0:0] MX2X1_55_Y;
  wire [0:0] MX2X1_56_Y;
  wire [0:0] MX2X1_57_Y;
  wire [0:0] MX2X1_58_Y;
  wire [0:0] MX2X1_59_Y;
  wire [0:0] BUFX4_17_Y;
  wire [0:0] BUFX4_16_Y;
  wire [0:0] BUFX4_19_Y;
  wire [0:0] BUFX4_18_Y;
  INVX1 INVX1_0_(.A (in[0]), .Y (INVX1_0_Y));
  INVX1 INVX1_1_(.A (in[1]), .Y (INVX1_1_Y));
  INVX1 INVX1_2_(.A (in[2]), .Y (INVX1_2_Y));
  INVX1 INVX1_3_(.A (in[3]), .Y (INVX1_3_Y));
  INVX1 INVX1_4_(.A (in[4]), .Y (INVX1_4_Y));
  INVX1 INVX1_5_(.A (in[5]), .Y (INVX1_5_Y));
  INVX1 INVX1_6_(.A (in[6]), .Y (INVX1_6_Y));
  INVX1 INVX1_7_(.A (in[7]), .Y (INVX1_7_Y));
  INVX1 INVX1_8_(.A (in[8]), .Y (INVX1_8_Y));
  INVX1 INVX1_9_(.A (in[9]), .Y (INVX1_9_Y));
  INVX1 INVX1_10_(.A (in[10]), .Y (INVX1_10_Y));
  INVX1 INVX1_11_(.A (in[11]), .Y (INVX1_11_Y));
  INVX1 INVX1_12_(.A (in[12]), .Y (INVX1_12_Y));
  INVX1 INVX1_13_(.A (in[13]), .Y (INVX1_13_Y));
  INVX1 INVX1_14_(.A (in[14]), .Y (INVX1_14_Y));
  INVX1 INVX1_15_(.A (in[15]), .Y (INVX1_15_Y));
  INVX1 INVX1_16_(.A (in[16]), .Y (INVX1_16_Y));
  INVX1 INVX1_17_(.A (in[17]), .Y (INVX1_17_Y));
  INVX1 INVX1_18_(.A (in[18]), .Y (INVX1_18_Y));
  INVX1 INVX1_19_(.A (in[19]), .Y (INVX1_19_Y));
  INVX1 INVX1_20_(.A (in[20]), .Y (INVX1_20_Y));
  INVX1 INVX1_21_(.A (in[21]), .Y (INVX1_21_Y));
  INVX1 INVX1_22_(.A (in[22]), .Y (INVX1_22_Y));
  INVX1 INVX1_23_(.A (in[23]), .Y (INVX1_23_Y));
  INVX1 INVX1_24_(.A (in[24]), .Y (INVX1_24_Y));
  INVX1 INVX1_25_(.A (in[25]), .Y (INVX1_25_Y));
  INVX1 INVX1_26_(.A (in[26]), .Y (INVX1_26_Y));
  INVX1 INVX1_27_(.A (in[27]), .Y (INVX1_27_Y));
  INVX1 INVX1_28_(.A (in[28]), .Y (INVX1_28_Y));
  INVX1 INVX1_29_(.A (in[29]), .Y (INVX1_29_Y));
  INVX1 INVX1_30_(.A (in[30]), .Y (INVX1_30_Y));
  INVX1 INVX1_31_(.A (in[31]), .Y (INVX1_31_Y));
  INVX1 INVX1_32_(.A (in[32]), .Y (INVX1_32_Y));
  INVX1 INVX1_33_(.A (in[33]), .Y (INVX1_33_Y));
  INVX1 INVX1_34_(.A (in[34]), .Y (INVX1_34_Y));
  INVX1 INVX1_35_(.A (in[35]), .Y (INVX1_35_Y));
  INVX1 INVX1_36_(.A (in[36]), .Y (INVX1_36_Y));
  INVX1 INVX1_37_(.A (in[37]), .Y (INVX1_37_Y));
  INVX1 INVX1_38_(.A (in[38]), .Y (INVX1_38_Y));
  INVX1 INVX1_39_(.A (in[39]), .Y (INVX1_39_Y));
  INVX1 INVX1_40_(.A (in[40]), .Y (INVX1_40_Y));
  INVX1 INVX1_41_(.A (in[41]), .Y (INVX1_41_Y));
  INVX1 INVX1_42_(.A (in[42]), .Y (INVX1_42_Y));
  INVX1 INVX1_43_(.A (in[43]), .Y (INVX1_43_Y));
  INVX1 INVX1_44_(.A (in[44]), .Y (INVX1_44_Y));
  INVX1 INVX1_45_(.A (in[45]), .Y (INVX1_45_Y));
  INVX1 INVX1_46_(.A (in[46]), .Y (INVX1_46_Y));
  INVX1 INVX1_47_(.A (in[47]), .Y (INVX1_47_Y));
  INVX1 INVX1_48_(.A (in[48]), .Y (INVX1_48_Y));
  INVX1 INVX1_49_(.A (in[49]), .Y (INVX1_49_Y));
  INVX1 INVX1_50_(.A (in[50]), .Y (INVX1_50_Y));
  INVX1 INVX1_51_(.A (in[51]), .Y (INVX1_51_Y));
  INVX1 INVX1_52_(.A (in[52]), .Y (INVX1_52_Y));
  INVX1 INVX1_53_(.A (in[53]), .Y (INVX1_53_Y));
  INVX1 INVX1_54_(.A (in[54]), .Y (INVX1_54_Y));
  INVX1 INVX1_55_(.A (in[55]), .Y (INVX1_55_Y));
  INVX1 INVX1_56_(.A (in[56]), .Y (INVX1_56_Y));
  INVX1 INVX1_57_(.A (in[57]), .Y (INVX1_57_Y));
  INVX1 INVX1_58_(.A (in[58]), .Y (INVX1_58_Y));
  INVX1 INVX1_59_(.A (in[59]), .Y (INVX1_59_Y));
  INVX1 INVX1_60_(.A (in[60]), .Y (INVX1_60_Y));
  INVX1 INVX1_61_(.A (in[61]), .Y (INVX1_61_Y));
  INVX1 INVX1_62_(.A (in[62]), .Y (INVX1_62_Y));
  INVX1 INVX1_63_(.A (in[63]), .Y (INVX1_63_Y));
  INVX1 INVX1_64_(.A (MX2X1_60_Y), .Y (lut5_out[0]));
  INVX1 INVX1_65_(.A (MX2X1_61_Y), .Y (lut5_out[1]));
  INVX1 INVX1_66_(.A (MX2X1_62_Y), .Y (lut6_out));
  MX2X1 mux_l1_in_0_(.A (INVX1_1_Y), .B (INVX1_0_Y), .S0 (sram[0]), .Y
       (MX2X1_0_Y));
  MX2X1 mux_l1_in_1_(.A (INVX1_3_Y), .B (INVX1_2_Y), .S0 (sram[0]), .Y
       (MX2X1_1_Y));
  MX2X1 mux_l1_in_2_(.A (INVX1_5_Y), .B (INVX1_4_Y), .S0 (sram[0]), .Y
       (MX2X1_2_Y));
  MX2X1 mux_l1_in_3_(.A (INVX1_7_Y), .B (INVX1_6_Y), .S0 (sram[0]), .Y
       (MX2X1_3_Y));
  MX2X1 mux_l1_in_4_(.A (INVX1_9_Y), .B (INVX1_8_Y), .S0 (sram[0]), .Y
       (MX2X1_4_Y));
  MX2X1 mux_l1_in_5_(.A (INVX1_11_Y), .B (INVX1_10_Y), .S0 (sram[0]),
       .Y (MX2X1_5_Y));
  MX2X1 mux_l1_in_6_(.A (INVX1_13_Y), .B (INVX1_12_Y), .S0 (sram[0]),
       .Y (MX2X1_6_Y));
  MX2X1 mux_l1_in_7_(.A (INVX1_15_Y), .B (INVX1_14_Y), .S0 (sram[0]),
       .Y (MX2X1_7_Y));
  MX2X1 mux_l1_in_8_(.A (INVX1_17_Y), .B (INVX1_16_Y), .S0 (sram[0]),
       .Y (MX2X1_8_Y));
  MX2X1 mux_l1_in_9_(.A (INVX1_19_Y), .B (INVX1_18_Y), .S0 (sram[0]),
       .Y (MX2X1_9_Y));
  MX2X1 mux_l1_in_10_(.A (INVX1_21_Y), .B (INVX1_20_Y), .S0 (sram[0]),
       .Y (MX2X1_10_Y));
  MX2X1 mux_l1_in_11_(.A (INVX1_23_Y), .B (INVX1_22_Y), .S0 (sram[0]),
       .Y (MX2X1_11_Y));
  MX2X1 mux_l1_in_12_(.A (INVX1_25_Y), .B (INVX1_24_Y), .S0 (sram[0]),
       .Y (MX2X1_12_Y));
  MX2X1 mux_l1_in_13_(.A (INVX1_27_Y), .B (INVX1_26_Y), .S0 (sram[0]),
       .Y (MX2X1_13_Y));
  MX2X1 mux_l1_in_14_(.A (INVX1_29_Y), .B (INVX1_28_Y), .S0 (sram[0]),
       .Y (MX2X1_14_Y));
  MX2X1 mux_l1_in_15_(.A (INVX1_31_Y), .B (INVX1_30_Y), .S0 (sram[0]),
       .Y (MX2X1_15_Y));
  MX2X1 mux_l1_in_16_(.A (INVX1_33_Y), .B (INVX1_32_Y), .S0 (sram[0]),
       .Y (MX2X1_16_Y));
  MX2X1 mux_l1_in_17_(.A (INVX1_35_Y), .B (INVX1_34_Y), .S0 (sram[0]),
       .Y (MX2X1_17_Y));
  MX2X1 mux_l1_in_18_(.A (INVX1_37_Y), .B (INVX1_36_Y), .S0 (sram[0]),
       .Y (MX2X1_18_Y));
  MX2X1 mux_l1_in_19_(.A (INVX1_39_Y), .B (INVX1_38_Y), .S0 (sram[0]),
       .Y (MX2X1_19_Y));
  MX2X1 mux_l1_in_20_(.A (INVX1_41_Y), .B (INVX1_40_Y), .S0 (sram[0]),
       .Y (MX2X1_20_Y));
  MX2X1 mux_l1_in_21_(.A (INVX1_43_Y), .B (INVX1_42_Y), .S0 (sram[0]),
       .Y (MX2X1_21_Y));
  MX2X1 mux_l1_in_22_(.A (INVX1_45_Y), .B (INVX1_44_Y), .S0 (sram[0]),
       .Y (MX2X1_22_Y));
  MX2X1 mux_l1_in_23_(.A (INVX1_47_Y), .B (INVX1_46_Y), .S0 (sram[0]),
       .Y (MX2X1_23_Y));
  MX2X1 mux_l1_in_24_(.A (INVX1_49_Y), .B (INVX1_48_Y), .S0 (sram[0]),
       .Y (MX2X1_24_Y));
  MX2X1 mux_l1_in_25_(.A (INVX1_51_Y), .B (INVX1_50_Y), .S0 (sram[0]),
       .Y (MX2X1_25_Y));
  MX2X1 mux_l1_in_26_(.A (INVX1_53_Y), .B (INVX1_52_Y), .S0 (sram[0]),
       .Y (MX2X1_26_Y));
  MX2X1 mux_l1_in_27_(.A (INVX1_55_Y), .B (INVX1_54_Y), .S0 (sram[0]),
       .Y (MX2X1_27_Y));
  MX2X1 mux_l1_in_28_(.A (INVX1_57_Y), .B (INVX1_56_Y), .S0 (sram[0]),
       .Y (MX2X1_28_Y));
  MX2X1 mux_l1_in_29_(.A (INVX1_59_Y), .B (INVX1_58_Y), .S0 (sram[0]),
       .Y (MX2X1_29_Y));
  MX2X1 mux_l1_in_30_(.A (INVX1_61_Y), .B (INVX1_60_Y), .S0 (sram[0]),
       .Y (MX2X1_30_Y));
  MX2X1 mux_l1_in_31_(.A (INVX1_63_Y), .B (INVX1_62_Y), .S0 (sram[0]),
       .Y (MX2X1_31_Y));
  MX2X1 mux_l2_in_0_(.A (MX2X1_1_Y), .B (MX2X1_0_Y), .S0 (sram[1]), .Y
       (MX2X1_32_Y));
  MX2X1 mux_l2_in_1_(.A (MX2X1_3_Y), .B (MX2X1_2_Y), .S0 (sram[1]), .Y
       (MX2X1_33_Y));
  MX2X1 mux_l2_in_2_(.A (MX2X1_5_Y), .B (MX2X1_4_Y), .S0 (sram[1]), .Y
       (MX2X1_34_Y));
  MX2X1 mux_l2_in_3_(.A (MX2X1_7_Y), .B (MX2X1_6_Y), .S0 (sram[1]), .Y
       (MX2X1_35_Y));
  MX2X1 mux_l2_in_4_(.A (MX2X1_9_Y), .B (MX2X1_8_Y), .S0 (sram[1]), .Y
       (MX2X1_36_Y));
  MX2X1 mux_l2_in_5_(.A (MX2X1_11_Y), .B (MX2X1_10_Y), .S0 (sram[1]),
       .Y (MX2X1_37_Y));
  MX2X1 mux_l2_in_6_(.A (MX2X1_13_Y), .B (MX2X1_12_Y), .S0 (sram[1]),
       .Y (MX2X1_38_Y));
  MX2X1 mux_l2_in_7_(.A (MX2X1_15_Y), .B (MX2X1_14_Y), .S0 (sram[1]),
       .Y (MX2X1_39_Y));
  MX2X1 mux_l2_in_8_(.A (MX2X1_17_Y), .B (MX2X1_16_Y), .S0 (sram[1]),
       .Y (MX2X1_40_Y));
  MX2X1 mux_l2_in_9_(.A (MX2X1_19_Y), .B (MX2X1_18_Y), .S0 (sram[1]),
       .Y (MX2X1_41_Y));
  MX2X1 mux_l2_in_10_(.A (MX2X1_21_Y), .B (MX2X1_20_Y), .S0 (sram[1]),
       .Y (MX2X1_42_Y));
  MX2X1 mux_l2_in_11_(.A (MX2X1_23_Y), .B (MX2X1_22_Y), .S0 (sram[1]),
       .Y (MX2X1_43_Y));
  MX2X1 mux_l2_in_12_(.A (MX2X1_25_Y), .B (MX2X1_24_Y), .S0 (sram[1]),
       .Y (MX2X1_44_Y));
  MX2X1 mux_l2_in_13_(.A (MX2X1_27_Y), .B (MX2X1_26_Y), .S0 (sram[1]),
       .Y (MX2X1_45_Y));
  MX2X1 mux_l2_in_14_(.A (MX2X1_29_Y), .B (MX2X1_28_Y), .S0 (sram[1]),
       .Y (MX2X1_46_Y));
  MX2X1 mux_l2_in_15_(.A (MX2X1_31_Y), .B (MX2X1_30_Y), .S0 (sram[1]),
       .Y (MX2X1_47_Y));
  MX2X1 mux_l3_in_0_(.A (BUFX4_1_Y), .B (BUFX4_0_Y), .S0 (sram[2]), .Y
       (MX2X1_48_Y));
  MX2X1 mux_l3_in_1_(.A (BUFX4_3_Y), .B (BUFX4_2_Y), .S0 (sram[2]), .Y
       (MX2X1_49_Y));
  MX2X1 mux_l3_in_2_(.A (BUFX4_5_Y), .B (BUFX4_4_Y), .S0 (sram[2]), .Y
       (MX2X1_50_Y));
  MX2X1 mux_l3_in_3_(.A (BUFX4_7_Y), .B (BUFX4_6_Y), .S0 (sram[2]), .Y
       (MX2X1_51_Y));
  MX2X1 mux_l3_in_4_(.A (BUFX4_9_Y), .B (BUFX4_8_Y), .S0 (sram[2]), .Y
       (MX2X1_52_Y));
  MX2X1 mux_l3_in_5_(.A (BUFX4_11_Y), .B (BUFX4_10_Y), .S0 (sram[2]),
       .Y (MX2X1_53_Y));
  MX2X1 mux_l3_in_6_(.A (BUFX4_13_Y), .B (BUFX4_12_Y), .S0 (sram[2]),
       .Y (MX2X1_54_Y));
  MX2X1 mux_l3_in_7_(.A (BUFX4_15_Y), .B (BUFX4_14_Y), .S0 (sram[2]),
       .Y (MX2X1_55_Y));
  MX2X1 mux_l4_in_0_(.A (MX2X1_49_Y), .B (MX2X1_48_Y), .S0 (sram[3]),
       .Y (MX2X1_56_Y));
  MX2X1 mux_l4_in_1_(.A (MX2X1_51_Y), .B (MX2X1_50_Y), .S0 (sram[3]),
       .Y (MX2X1_57_Y));
  MX2X1 mux_l4_in_2_(.A (MX2X1_53_Y), .B (MX2X1_52_Y), .S0 (sram[3]),
       .Y (MX2X1_58_Y));
  MX2X1 mux_l4_in_3_(.A (MX2X1_55_Y), .B (MX2X1_54_Y), .S0 (sram[3]),
       .Y (MX2X1_59_Y));
  MX2X1 mux_l5_in_0_(.A (BUFX4_17_Y), .B (BUFX4_16_Y), .S0 (sram[4]),
       .Y (MX2X1_60_Y));
  MX2X1 mux_l5_in_1_(.A (BUFX4_19_Y), .B (BUFX4_18_Y), .S0 (sram[4]),
       .Y (MX2X1_61_Y));
  MX2X1 mux_l6_in_0_(.A (MX2X1_61_Y), .B (MX2X1_60_Y), .S0 (sram[5]),
       .Y (MX2X1_62_Y));
  BUFX4 BUFX4_0_(.A (MX2X1_32_Y), .Y (BUFX4_0_Y));
  BUFX4 BUFX4_1_(.A (MX2X1_33_Y), .Y (BUFX4_1_Y));
  BUFX4 BUFX4_2_(.A (MX2X1_34_Y), .Y (BUFX4_2_Y));
  BUFX4 BUFX4_3_(.A (MX2X1_35_Y), .Y (BUFX4_3_Y));
  BUFX4 BUFX4_4_(.A (MX2X1_36_Y), .Y (BUFX4_4_Y));
  BUFX4 BUFX4_5_(.A (MX2X1_37_Y), .Y (BUFX4_5_Y));
  BUFX4 BUFX4_6_(.A (MX2X1_38_Y), .Y (BUFX4_6_Y));
  BUFX4 BUFX4_7_(.A (MX2X1_39_Y), .Y (BUFX4_7_Y));
  BUFX4 BUFX4_8_(.A (MX2X1_40_Y), .Y (BUFX4_8_Y));
  BUFX4 BUFX4_9_(.A (MX2X1_41_Y), .Y (BUFX4_9_Y));
  BUFX4 BUFX4_10_(.A (MX2X1_42_Y), .Y (BUFX4_10_Y));
  BUFX4 BUFX4_11_(.A (MX2X1_43_Y), .Y (BUFX4_11_Y));
  BUFX4 BUFX4_12_(.A (MX2X1_44_Y), .Y (BUFX4_12_Y));
  BUFX4 BUFX4_13_(.A (MX2X1_45_Y), .Y (BUFX4_13_Y));
  BUFX4 BUFX4_14_(.A (MX2X1_46_Y), .Y (BUFX4_14_Y));
  BUFX4 BUFX4_15_(.A (MX2X1_47_Y), .Y (BUFX4_15_Y));
  BUFX4 BUFX4_16_(.A (MX2X1_56_Y), .Y (BUFX4_16_Y));
  BUFX4 BUFX4_17_(.A (MX2X1_57_Y), .Y (BUFX4_17_Y));
  BUFX4 BUFX4_18_(.A (MX2X1_58_Y), .Y (BUFX4_18_Y));
  BUFX4 BUFX4_19_(.A (MX2X1_59_Y), .Y (BUFX4_19_Y));
endmodule

module frac_lut6(in, sram, sram_inv, mode, mode_inv, lut5_out,
     lut6_out);
  input [0:5] in;
  input [0:63] sram, sram_inv;
  input [0:0] mode, mode_inv;
  output [0:1] lut5_out;
  output [0:0] lut6_out;
  wire [0:5] in;
  wire [0:63] sram, sram_inv;
  wire [0:0] mode, mode_inv;
  wire [0:1] lut5_out;
  wire [0:0] lut6_out;
  wire [0:0] OR2X1_0_Y;
  wire [0:0] INVX1_0_Y;
  wire [0:0] INVX1_1_Y;
  wire [0:0] INVX1_2_Y;
  wire [0:0] INVX1_3_Y;
  wire [0:0] INVX1_4_Y;
  wire [0:0] INVX1_5_Y;
  wire [0:0] BUFX4_0_Y;
  wire [0:0] BUFX4_1_Y;
  wire [0:0] BUFX4_2_Y;
  wire [0:0] BUFX4_3_Y;
  wire [0:0] BUFX4_4_Y;
  wire [0:0] BUFX4_5_Y;
  frac_lut6_mux frac_lut6_mux_0_(.in (sram), .sram ({BUFX4_0_Y,
       BUFX4_1_Y, BUFX4_2_Y, BUFX4_3_Y, BUFX4_4_Y, BUFX4_5_Y}),
       .sram_inv ({INVX1_0_Y, INVX1_1_Y, INVX1_2_Y, INVX1_3_Y,
       INVX1_4_Y, INVX1_5_Y}), .lut5_out (lut5_out), .lut6_out
       (lut6_out));
  OR2X1 OR2X1_0_(.A (mode), .B (in[5]), .Y (OR2X1_0_Y));
  INVX1 INVX1_0_(.A (in[0]), .Y (INVX1_0_Y));
  INVX1 INVX1_1_(.A (in[1]), .Y (INVX1_1_Y));
  INVX1 INVX1_2_(.A (in[2]), .Y (INVX1_2_Y));
  INVX1 INVX1_3_(.A (in[3]), .Y (INVX1_3_Y));
  INVX1 INVX1_4_(.A (in[4]), .Y (INVX1_4_Y));
  INVX1 INVX1_5_(.A (OR2X1_0_Y), .Y (INVX1_5_Y));
  BUFX4 BUFX4_0_(.A (in[0]), .Y (BUFX4_0_Y));
  BUFX4 BUFX4_1_(.A (in[1]), .Y (BUFX4_1_Y));
  BUFX4 BUFX4_2_(.A (in[2]), .Y (BUFX4_2_Y));
  BUFX4 BUFX4_3_(.A (in[3]), .Y (BUFX4_3_Y));
  BUFX4 BUFX4_4_(.A (in[4]), .Y (BUFX4_4_Y));
  BUFX4 BUFX4_5_(.A (OR2X1_0_Y), .Y (BUFX4_5_Y));
endmodule

module frac_lut6_DFFRX1_mem(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:64] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:64] mem_out, mem_outb;
  assign mem_out[64] = ccff_tail;
  DFFRX1 DFFRX1_0_(.RN (pReset), .CK (prog_clk), .D (ccff_head), .Q
       (mem_out[0]), .QN (mem_outb[0]));
  DFFRX1 DFFRX1_1_(.RN (pReset), .CK (prog_clk), .D (mem_out[0]), .Q
       (mem_out[1]), .QN (mem_outb[1]));
  DFFRX1 DFFRX1_2_(.RN (pReset), .CK (prog_clk), .D (mem_out[1]), .Q
       (mem_out[2]), .QN (mem_outb[2]));
  DFFRX1 DFFRX1_3_(.RN (pReset), .CK (prog_clk), .D (mem_out[2]), .Q
       (mem_out[3]), .QN (mem_outb[3]));
  DFFRX1 DFFRX1_4_(.RN (pReset), .CK (prog_clk), .D (mem_out[3]), .Q
       (mem_out[4]), .QN (mem_outb[4]));
  DFFRX1 DFFRX1_5_(.RN (pReset), .CK (prog_clk), .D (mem_out[4]), .Q
       (mem_out[5]), .QN (mem_outb[5]));
  DFFRX1 DFFRX1_6_(.RN (pReset), .CK (prog_clk), .D (mem_out[5]), .Q
       (mem_out[6]), .QN (mem_outb[6]));
  DFFRX1 DFFRX1_7_(.RN (pReset), .CK (prog_clk), .D (mem_out[6]), .Q
       (mem_out[7]), .QN (mem_outb[7]));
  DFFRX1 DFFRX1_8_(.RN (pReset), .CK (prog_clk), .D (mem_out[7]), .Q
       (mem_out[8]), .QN (mem_outb[8]));
  DFFRX1 DFFRX1_9_(.RN (pReset), .CK (prog_clk), .D (mem_out[8]), .Q
       (mem_out[9]), .QN (mem_outb[9]));
  DFFRX1 DFFRX1_10_(.RN (pReset), .CK (prog_clk), .D (mem_out[9]), .Q
       (mem_out[10]), .QN (mem_outb[10]));
  DFFRX1 DFFRX1_11_(.RN (pReset), .CK (prog_clk), .D (mem_out[10]), .Q
       (mem_out[11]), .QN (mem_outb[11]));
  DFFRX1 DFFRX1_12_(.RN (pReset), .CK (prog_clk), .D (mem_out[11]), .Q
       (mem_out[12]), .QN (mem_outb[12]));
  DFFRX1 DFFRX1_13_(.RN (pReset), .CK (prog_clk), .D (mem_out[12]), .Q
       (mem_out[13]), .QN (mem_outb[13]));
  DFFRX1 DFFRX1_14_(.RN (pReset), .CK (prog_clk), .D (mem_out[13]), .Q
       (mem_out[14]), .QN (mem_outb[14]));
  DFFRX1 DFFRX1_15_(.RN (pReset), .CK (prog_clk), .D (mem_out[14]), .Q
       (mem_out[15]), .QN (mem_outb[15]));
  DFFRX1 DFFRX1_16_(.RN (pReset), .CK (prog_clk), .D (mem_out[15]), .Q
       (mem_out[16]), .QN (mem_outb[16]));
  DFFRX1 DFFRX1_17_(.RN (pReset), .CK (prog_clk), .D (mem_out[16]), .Q
       (mem_out[17]), .QN (mem_outb[17]));
  DFFRX1 DFFRX1_18_(.RN (pReset), .CK (prog_clk), .D (mem_out[17]), .Q
       (mem_out[18]), .QN (mem_outb[18]));
  DFFRX1 DFFRX1_19_(.RN (pReset), .CK (prog_clk), .D (mem_out[18]), .Q
       (mem_out[19]), .QN (mem_outb[19]));
  DFFRX1 DFFRX1_20_(.RN (pReset), .CK (prog_clk), .D (mem_out[19]), .Q
       (mem_out[20]), .QN (mem_outb[20]));
  DFFRX1 DFFRX1_21_(.RN (pReset), .CK (prog_clk), .D (mem_out[20]), .Q
       (mem_out[21]), .QN (mem_outb[21]));
  DFFRX1 DFFRX1_22_(.RN (pReset), .CK (prog_clk), .D (mem_out[21]), .Q
       (mem_out[22]), .QN (mem_outb[22]));
  DFFRX1 DFFRX1_23_(.RN (pReset), .CK (prog_clk), .D (mem_out[22]), .Q
       (mem_out[23]), .QN (mem_outb[23]));
  DFFRX1 DFFRX1_24_(.RN (pReset), .CK (prog_clk), .D (mem_out[23]), .Q
       (mem_out[24]), .QN (mem_outb[24]));
  DFFRX1 DFFRX1_25_(.RN (pReset), .CK (prog_clk), .D (mem_out[24]), .Q
       (mem_out[25]), .QN (mem_outb[25]));
  DFFRX1 DFFRX1_26_(.RN (pReset), .CK (prog_clk), .D (mem_out[25]), .Q
       (mem_out[26]), .QN (mem_outb[26]));
  DFFRX1 DFFRX1_27_(.RN (pReset), .CK (prog_clk), .D (mem_out[26]), .Q
       (mem_out[27]), .QN (mem_outb[27]));
  DFFRX1 DFFRX1_28_(.RN (pReset), .CK (prog_clk), .D (mem_out[27]), .Q
       (mem_out[28]), .QN (mem_outb[28]));
  DFFRX1 DFFRX1_29_(.RN (pReset), .CK (prog_clk), .D (mem_out[28]), .Q
       (mem_out[29]), .QN (mem_outb[29]));
  DFFRX1 DFFRX1_30_(.RN (pReset), .CK (prog_clk), .D (mem_out[29]), .Q
       (mem_out[30]), .QN (mem_outb[30]));
  DFFRX1 DFFRX1_31_(.RN (pReset), .CK (prog_clk), .D (mem_out[30]), .Q
       (mem_out[31]), .QN (mem_outb[31]));
  DFFRX1 DFFRX1_32_(.RN (pReset), .CK (prog_clk), .D (mem_out[31]), .Q
       (mem_out[32]), .QN (mem_outb[32]));
  DFFRX1 DFFRX1_33_(.RN (pReset), .CK (prog_clk), .D (mem_out[32]), .Q
       (mem_out[33]), .QN (mem_outb[33]));
  DFFRX1 DFFRX1_34_(.RN (pReset), .CK (prog_clk), .D (mem_out[33]), .Q
       (mem_out[34]), .QN (mem_outb[34]));
  DFFRX1 DFFRX1_35_(.RN (pReset), .CK (prog_clk), .D (mem_out[34]), .Q
       (mem_out[35]), .QN (mem_outb[35]));
  DFFRX1 DFFRX1_36_(.RN (pReset), .CK (prog_clk), .D (mem_out[35]), .Q
       (mem_out[36]), .QN (mem_outb[36]));
  DFFRX1 DFFRX1_37_(.RN (pReset), .CK (prog_clk), .D (mem_out[36]), .Q
       (mem_out[37]), .QN (mem_outb[37]));
  DFFRX1 DFFRX1_38_(.RN (pReset), .CK (prog_clk), .D (mem_out[37]), .Q
       (mem_out[38]), .QN (mem_outb[38]));
  DFFRX1 DFFRX1_39_(.RN (pReset), .CK (prog_clk), .D (mem_out[38]), .Q
       (mem_out[39]), .QN (mem_outb[39]));
  DFFRX1 DFFRX1_40_(.RN (pReset), .CK (prog_clk), .D (mem_out[39]), .Q
       (mem_out[40]), .QN (mem_outb[40]));
  DFFRX1 DFFRX1_41_(.RN (pReset), .CK (prog_clk), .D (mem_out[40]), .Q
       (mem_out[41]), .QN (mem_outb[41]));
  DFFRX1 DFFRX1_42_(.RN (pReset), .CK (prog_clk), .D (mem_out[41]), .Q
       (mem_out[42]), .QN (mem_outb[42]));
  DFFRX1 DFFRX1_43_(.RN (pReset), .CK (prog_clk), .D (mem_out[42]), .Q
       (mem_out[43]), .QN (mem_outb[43]));
  DFFRX1 DFFRX1_44_(.RN (pReset), .CK (prog_clk), .D (mem_out[43]), .Q
       (mem_out[44]), .QN (mem_outb[44]));
  DFFRX1 DFFRX1_45_(.RN (pReset), .CK (prog_clk), .D (mem_out[44]), .Q
       (mem_out[45]), .QN (mem_outb[45]));
  DFFRX1 DFFRX1_46_(.RN (pReset), .CK (prog_clk), .D (mem_out[45]), .Q
       (mem_out[46]), .QN (mem_outb[46]));
  DFFRX1 DFFRX1_47_(.RN (pReset), .CK (prog_clk), .D (mem_out[46]), .Q
       (mem_out[47]), .QN (mem_outb[47]));
  DFFRX1 DFFRX1_48_(.RN (pReset), .CK (prog_clk), .D (mem_out[47]), .Q
       (mem_out[48]), .QN (mem_outb[48]));
  DFFRX1 DFFRX1_49_(.RN (pReset), .CK (prog_clk), .D (mem_out[48]), .Q
       (mem_out[49]), .QN (mem_outb[49]));
  DFFRX1 DFFRX1_50_(.RN (pReset), .CK (prog_clk), .D (mem_out[49]), .Q
       (mem_out[50]), .QN (mem_outb[50]));
  DFFRX1 DFFRX1_51_(.RN (pReset), .CK (prog_clk), .D (mem_out[50]), .Q
       (mem_out[51]), .QN (mem_outb[51]));
  DFFRX1 DFFRX1_52_(.RN (pReset), .CK (prog_clk), .D (mem_out[51]), .Q
       (mem_out[52]), .QN (mem_outb[52]));
  DFFRX1 DFFRX1_53_(.RN (pReset), .CK (prog_clk), .D (mem_out[52]), .Q
       (mem_out[53]), .QN (mem_outb[53]));
  DFFRX1 DFFRX1_54_(.RN (pReset), .CK (prog_clk), .D (mem_out[53]), .Q
       (mem_out[54]), .QN (mem_outb[54]));
  DFFRX1 DFFRX1_55_(.RN (pReset), .CK (prog_clk), .D (mem_out[54]), .Q
       (mem_out[55]), .QN (mem_outb[55]));
  DFFRX1 DFFRX1_56_(.RN (pReset), .CK (prog_clk), .D (mem_out[55]), .Q
       (mem_out[56]), .QN (mem_outb[56]));
  DFFRX1 DFFRX1_57_(.RN (pReset), .CK (prog_clk), .D (mem_out[56]), .Q
       (mem_out[57]), .QN (mem_outb[57]));
  DFFRX1 DFFRX1_58_(.RN (pReset), .CK (prog_clk), .D (mem_out[57]), .Q
       (mem_out[58]), .QN (mem_outb[58]));
  DFFRX1 DFFRX1_59_(.RN (pReset), .CK (prog_clk), .D (mem_out[58]), .Q
       (mem_out[59]), .QN (mem_outb[59]));
  DFFRX1 DFFRX1_60_(.RN (pReset), .CK (prog_clk), .D (mem_out[59]), .Q
       (mem_out[60]), .QN (mem_outb[60]));
  DFFRX1 DFFRX1_61_(.RN (pReset), .CK (prog_clk), .D (mem_out[60]), .Q
       (mem_out[61]), .QN (mem_outb[61]));
  DFFRX1 DFFRX1_62_(.RN (pReset), .CK (prog_clk), .D (mem_out[61]), .Q
       (mem_out[62]), .QN (mem_outb[62]));
  DFFRX1 DFFRX1_63_(.RN (pReset), .CK (prog_clk), .D (mem_out[62]), .Q
       (mem_out[63]), .QN (mem_outb[63]));
  DFFRX1 DFFRX1_64_(.RN (pReset), .CK (prog_clk), .D (mem_out[63]), .Q
       (ccff_tail), .QN (mem_outb[64]));
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6(pReset,
     prog_clk, frac_lut6_in, ccff_head, frac_lut6_lut5_out,
     frac_lut6_lut6_out, ccff_tail);
  input [0:0] pReset, prog_clk, ccff_head;
  input [0:5] frac_lut6_in;
  output [0:1] frac_lut6_lut5_out;
  output [0:0] frac_lut6_lut6_out, ccff_tail;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:5] frac_lut6_in;
  wire [0:1] frac_lut6_lut5_out;
  wire [0:0] frac_lut6_lut6_out, ccff_tail;
  wire [0:63] frac_lut6_0_sram;
  wire [0:63] frac_lut6_0_sram_inv;
  wire [0:0] frac_lut6_0_mode;
  wire [0:0] frac_lut6_0_mode_inv;
  frac_lut6 frac_lut6_0_(.in (frac_lut6_in), .sram (frac_lut6_0_sram),
       .sram_inv (frac_lut6_0_sram_inv), .mode (frac_lut6_0_mode),
       .mode_inv (frac_lut6_0_mode_inv), .lut5_out
       (frac_lut6_lut5_out), .lut6_out (frac_lut6_lut6_out));
  frac_lut6_DFFRX1_mem frac_lut6_DFFRX1_mem(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (ccff_head), .ccff_tail (ccff_tail),
       .mem_out ({frac_lut6_0_sram, frac_lut6_0_mode}), .mem_outb
       ({frac_lut6_0_sram_inv, frac_lut6_0_mode_inv}));
endmodule

module const1(const1);
  output [0:0] const1;
  wire [0:0] const1;
  assign const1[0] = 1'b1;
endmodule

module mux_tree_size2(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire [0:0] INVX1_0_Y;
  wire [0:0] INVX1_1_Y;
  wire [0:0] MX2X1_1_Y;
  wire [0:0] const1_0_const1;
  wire [0:0] MX2X1_0_Y;
  const1 const1_0_(.const1 (const1_0_const1));
  INVX1 INVX1_0_(.A (in[0]), .Y (INVX1_0_Y));
  INVX1 INVX1_1_(.A (in[1]), .Y (INVX1_1_Y));
  INVX1 INVX1_2_(.A (MX2X1_1_Y), .Y (out));
  MX2X1 mux_l1_in_0_(.A (INVX1_1_Y), .B (INVX1_0_Y), .S0 (sram[0]), .Y
       (MX2X1_0_Y));
  MX2X1 mux_l2_in_0_(.A (const1_0_const1), .B (MX2X1_0_Y), .S0
       (sram[1]), .Y (MX2X1_1_Y));
endmodule

module mux_tree_size2_mem(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  assign mem_out[1] = ccff_tail;
  DFFRX1 DFFRX1_0_(.RN (pReset), .CK (prog_clk), .D (ccff_head), .Q
       (mem_out[0]), .QN (mem_outb[0]));
  DFFRX1 DFFRX1_1_(.RN (pReset), .CK (prog_clk), .D (mem_out[0]), .Q
       (ccff_tail), .QN (mem_outb[1]));
endmodule

module direct_interc(in, out);
  input [0:0] in;
  output [0:0] out;
  wire [0:0] in;
  wire [0:0] out;
  assign out[0] = in;
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic(pReset,
     prog_clk, frac_logic_in, ccff_head, frac_logic_out, ccff_tail);
  input [0:0] pReset, prog_clk, ccff_head;
  input [0:5] frac_logic_in;
  output [0:1] frac_logic_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:5] frac_logic_in;
  wire [0:1] frac_logic_out;
  wire [0:0] ccff_tail;
  wire [0:0] direct_interc_1_out;
  wire [0:0] direct_interc_2_out;
  wire [0:0] direct_interc_3_out;
  wire [0:0] direct_interc_4_out;
  wire [0:0] direct_interc_5_out;
  wire [0:0] direct_interc_6_out;
  wire [0:1]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail;
  wire [0:1] mux_tree_size2_0_sram;
  wire [0:1] mux_tree_size2_0_sram_inv;
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0(.pReset
       (pReset), .prog_clk (prog_clk), .frac_lut6_in
       ({direct_interc_1_out, direct_interc_2_out, direct_interc_3_out,
       direct_interc_4_out, direct_interc_5_out, direct_interc_6_out}),
       .ccff_head (ccff_head), .frac_lut6_lut5_out
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out),
       .frac_lut6_lut6_out
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out),
       .ccff_tail
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail));
  mux_tree_size2 mux_frac_logic_out_0(.in
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out,
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[0]}),
       .sram (mux_tree_size2_0_sram), .sram_inv
       (mux_tree_size2_0_sram_inv), .out (frac_logic_out[0]));
  mux_tree_size2_mem mem_frac_logic_out_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail),
       .ccff_tail (ccff_tail), .mem_out (mux_tree_size2_0_sram),
       .mem_outb (mux_tree_size2_0_sram_inv));
  direct_interc direct_interc_0_(.in
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[1]),
       .out (frac_logic_out[1]));
  direct_interc direct_interc_1_(.in (frac_logic_in[0]), .out
       (direct_interc_1_out));
  direct_interc direct_interc_2_(.in (frac_logic_in[1]), .out
       (direct_interc_2_out));
  direct_interc direct_interc_3_(.in (frac_logic_in[2]), .out
       (direct_interc_3_out));
  direct_interc direct_interc_4_(.in (frac_logic_in[3]), .out
       (direct_interc_4_out));
  direct_interc direct_interc_5_(.in (frac_logic_in[4]), .out
       (direct_interc_5_out));
  direct_interc direct_interc_6_(.in (frac_logic_in[5]), .out
       (direct_interc_6_out));
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff(set,
     reset, clk, ff_D, ff_Q, ff_clk);
  input [0:0] set, reset, clk, ff_D, ff_clk;
  output [0:0] ff_Q;
  wire [0:0] set, reset, clk, ff_D, ff_clk;
  wire [0:0] ff_Q;
  wire UNCONNECTED;
  DFFSRX1 DFFSRX1_0_(.RN (reset), .SN (set), .CK (clk), .D (ff_D), .Q
       (ff_Q), .QN (UNCONNECTED));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric(pReset,
     prog_clk, set, reset, clk, fabric_in, fabric_clk, ccff_head,
     fabric_out, ccff_tail);
  input [0:0] pReset, prog_clk, set, reset, clk, fabric_clk, ccff_head;
  input [0:5] fabric_in;
  output [0:1] fabric_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk, set, reset, clk, fabric_clk, ccff_head;
  wire [0:5] fabric_in;
  wire [0:1] fabric_out;
  wire [0:0] ccff_tail;
  wire [0:0] direct_interc_0_out;
  wire [0:0] direct_interc_1_out;
  wire [0:0] direct_interc_2_out;
  wire [0:0] direct_interc_3_out;
  wire [0:0] direct_interc_4_out;
  wire [0:0] direct_interc_5_out;
  wire [0:1]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail;
  wire [0:0] direct_interc_6_out;
  wire [0:0] direct_interc_7_out;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q;
  wire [0:0] direct_interc_8_out;
  wire [0:0] direct_interc_9_out;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q;
  wire [0:1] mux_tree_size2_0_sram;
  wire [0:1] mux_tree_size2_0_sram_inv;
  wire [0:1] mux_tree_size2_1_sram;
  wire [0:1] mux_tree_size2_1_sram_inv;
  wire [0:0] mux_tree_size2_mem_0_ccff_tail;
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0(.pReset
       (pReset), .prog_clk (prog_clk), .frac_logic_in
       ({direct_interc_0_out, direct_interc_1_out, direct_interc_2_out,
       direct_interc_3_out, direct_interc_4_out, direct_interc_5_out}),
       .ccff_head (ccff_head), .frac_logic_out
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out),
       .ccff_tail
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail));
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0(.set
       (set), .reset (reset), .clk (clk), .ff_D (direct_interc_6_out),
       .ff_Q
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q),
       .ff_clk (direct_interc_7_out));
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1(.set
       (set), .reset (reset), .clk (clk), .ff_D (direct_interc_8_out),
       .ff_Q
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q),
       .ff_clk (direct_interc_9_out));
  mux_tree_size2 mux_fabric_out_0(.in
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q,
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0]}),
       .sram (mux_tree_size2_0_sram), .sram_inv
       (mux_tree_size2_0_sram_inv), .out (fabric_out[0]));
  mux_tree_size2 mux_fabric_out_1(.in
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q,
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1]}),
       .sram (mux_tree_size2_1_sram), .sram_inv
       (mux_tree_size2_1_sram_inv), .out (fabric_out[1]));
  mux_tree_size2_mem mem_fabric_out_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail),
       .ccff_tail (mux_tree_size2_mem_0_ccff_tail), .mem_out
       (mux_tree_size2_0_sram), .mem_outb (mux_tree_size2_0_sram_inv));
  mux_tree_size2_mem mem_fabric_out_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size2_mem_0_ccff_tail),
       .ccff_tail (ccff_tail), .mem_out (mux_tree_size2_1_sram),
       .mem_outb (mux_tree_size2_1_sram_inv));
  direct_interc direct_interc_0_(.in (fabric_in[0]), .out
       (direct_interc_0_out));
  direct_interc direct_interc_1_(.in (fabric_in[1]), .out
       (direct_interc_1_out));
  direct_interc direct_interc_2_(.in (fabric_in[2]), .out
       (direct_interc_2_out));
  direct_interc direct_interc_3_(.in (fabric_in[3]), .out
       (direct_interc_3_out));
  direct_interc direct_interc_4_(.in (fabric_in[4]), .out
       (direct_interc_4_out));
  direct_interc direct_interc_5_(.in (fabric_in[5]), .out
       (direct_interc_5_out));
  direct_interc direct_interc_6_(.in
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0]),
       .out (direct_interc_6_out));
  direct_interc direct_interc_7_(.in (fabric_clk), .out
       (direct_interc_7_out));
  direct_interc direct_interc_8_(.in
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1]),
       .out (direct_interc_8_out));
  direct_interc direct_interc_9_(.in (fabric_clk), .out
       (direct_interc_9_out));
endmodule

module logical_tile_clb_mode_default__fle(pReset, prog_clk, set, reset,
     clk, fle_in, fle_clk, ccff_head, fle_out, ccff_tail);
  input [0:0] pReset, prog_clk, set, reset, clk, fle_clk, ccff_head;
  input [0:5] fle_in;
  output [0:1] fle_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk, set, reset, clk, fle_clk, ccff_head;
  wire [0:5] fle_in;
  wire [0:1] fle_out;
  wire [0:0] ccff_tail;
  wire [0:0] direct_interc_2_out;
  wire [0:0] direct_interc_3_out;
  wire [0:0] direct_interc_4_out;
  wire [0:0] direct_interc_5_out;
  wire [0:0] direct_interc_6_out;
  wire [0:0] direct_interc_7_out;
  wire [0:0] direct_interc_8_out;
  wire [0:1]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_0_fabric_out;
  logical_tile_clb_mode_default__fle_mode_physical__fabric
       logical_tile_clb_mode_default__fle_mode_physical__fabric_0(.pReset
       (pReset), .prog_clk (prog_clk), .set (set), .reset (reset), .clk
       (clk), .fabric_in ({direct_interc_2_out, direct_interc_3_out,
       direct_interc_4_out, direct_interc_5_out, direct_interc_6_out,
       direct_interc_7_out}), .fabric_clk (direct_interc_8_out),
       .ccff_head (ccff_head), .fabric_out
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_0_fabric_out),
       .ccff_tail (ccff_tail));
  direct_interc direct_interc_0_(.in
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_0_fabric_out[0]),
       .out (fle_out[0]));
  direct_interc direct_interc_1_(.in
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_0_fabric_out[1]),
       .out (fle_out[1]));
  direct_interc direct_interc_2_(.in (fle_in[0]), .out
       (direct_interc_2_out));
  direct_interc direct_interc_3_(.in (fle_in[1]), .out
       (direct_interc_3_out));
  direct_interc direct_interc_4_(.in (fle_in[2]), .out
       (direct_interc_4_out));
  direct_interc direct_interc_5_(.in (fle_in[3]), .out
       (direct_interc_5_out));
  direct_interc direct_interc_6_(.in (fle_in[4]), .out
       (direct_interc_6_out));
  direct_interc direct_interc_7_(.in (fle_in[5]), .out
       (direct_interc_7_out));
  direct_interc direct_interc_8_(.in (fle_clk), .out
       (direct_interc_8_out));
endmodule

module mux_tree_size60(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] INVX1_0_Y;
  wire [0:0] INVX1_1_Y;
  wire [0:0] INVX1_2_Y;
  wire [0:0] INVX1_3_Y;
  wire [0:0] INVX1_4_Y;
  wire [0:0] INVX1_5_Y;
  wire [0:0] INVX1_6_Y;
  wire [0:0] INVX1_7_Y;
  wire [0:0] INVX1_8_Y;
  wire [0:0] INVX1_9_Y;
  wire [0:0] INVX1_10_Y;
  wire [0:0] INVX1_11_Y;
  wire [0:0] INVX1_12_Y;
  wire [0:0] INVX1_13_Y;
  wire [0:0] INVX1_14_Y;
  wire [0:0] INVX1_15_Y;
  wire [0:0] INVX1_16_Y;
  wire [0:0] INVX1_17_Y;
  wire [0:0] INVX1_18_Y;
  wire [0:0] INVX1_19_Y;
  wire [0:0] INVX1_20_Y;
  wire [0:0] INVX1_21_Y;
  wire [0:0] INVX1_22_Y;
  wire [0:0] INVX1_23_Y;
  wire [0:0] INVX1_24_Y;
  wire [0:0] INVX1_25_Y;
  wire [0:0] INVX1_26_Y;
  wire [0:0] INVX1_27_Y;
  wire [0:0] INVX1_28_Y;
  wire [0:0] INVX1_29_Y;
  wire [0:0] INVX1_30_Y;
  wire [0:0] INVX1_31_Y;
  wire [0:0] INVX1_32_Y;
  wire [0:0] INVX1_33_Y;
  wire [0:0] INVX1_34_Y;
  wire [0:0] INVX1_35_Y;
  wire [0:0] INVX1_36_Y;
  wire [0:0] INVX1_37_Y;
  wire [0:0] INVX1_38_Y;
  wire [0:0] INVX1_39_Y;
  wire [0:0] INVX1_40_Y;
  wire [0:0] INVX1_41_Y;
  wire [0:0] INVX1_42_Y;
  wire [0:0] INVX1_43_Y;
  wire [0:0] INVX1_44_Y;
  wire [0:0] INVX1_45_Y;
  wire [0:0] INVX1_46_Y;
  wire [0:0] INVX1_47_Y;
  wire [0:0] INVX1_48_Y;
  wire [0:0] INVX1_49_Y;
  wire [0:0] INVX1_50_Y;
  wire [0:0] INVX1_51_Y;
  wire [0:0] INVX1_52_Y;
  wire [0:0] INVX1_53_Y;
  wire [0:0] INVX1_54_Y;
  wire [0:0] INVX1_55_Y;
  wire [0:0] INVX1_56_Y;
  wire [0:0] INVX1_57_Y;
  wire [0:0] INVX1_58_Y;
  wire [0:0] INVX1_59_Y;
  wire [0:0] MX2X1_59_Y;
  wire [0:0] const1_0_const1;
  wire [0:0] MX2X1_0_Y;
  wire [0:0] MX2X1_1_Y;
  wire [0:0] MX2X1_2_Y;
  wire [0:0] MX2X1_3_Y;
  wire [0:0] MX2X1_4_Y;
  wire [0:0] MX2X1_5_Y;
  wire [0:0] MX2X1_6_Y;
  wire [0:0] MX2X1_7_Y;
  wire [0:0] MX2X1_8_Y;
  wire [0:0] MX2X1_9_Y;
  wire [0:0] MX2X1_10_Y;
  wire [0:0] MX2X1_11_Y;
  wire [0:0] MX2X1_12_Y;
  wire [0:0] MX2X1_13_Y;
  wire [0:0] MX2X1_14_Y;
  wire [0:0] MX2X1_15_Y;
  wire [0:0] MX2X1_16_Y;
  wire [0:0] MX2X1_17_Y;
  wire [0:0] MX2X1_18_Y;
  wire [0:0] MX2X1_19_Y;
  wire [0:0] MX2X1_20_Y;
  wire [0:0] MX2X1_21_Y;
  wire [0:0] MX2X1_22_Y;
  wire [0:0] MX2X1_23_Y;
  wire [0:0] MX2X1_24_Y;
  wire [0:0] MX2X1_25_Y;
  wire [0:0] MX2X1_26_Y;
  wire [0:0] MX2X1_27_Y;
  wire [0:0] MX2X1_28_Y;
  wire [0:0] MX2X1_29_Y;
  wire [0:0] MX2X1_30_Y;
  wire [0:0] MX2X1_31_Y;
  wire [0:0] MX2X1_32_Y;
  wire [0:0] MX2X1_33_Y;
  wire [0:0] MX2X1_34_Y;
  wire [0:0] MX2X1_35_Y;
  wire [0:0] MX2X1_36_Y;
  wire [0:0] MX2X1_37_Y;
  wire [0:0] MX2X1_38_Y;
  wire [0:0] MX2X1_39_Y;
  wire [0:0] MX2X1_40_Y;
  wire [0:0] MX2X1_41_Y;
  wire [0:0] MX2X1_42_Y;
  wire [0:0] MX2X1_43_Y;
  wire [0:0] MX2X1_44_Y;
  wire [0:0] MX2X1_45_Y;
  wire [0:0] MX2X1_46_Y;
  wire [0:0] MX2X1_47_Y;
  wire [0:0] MX2X1_48_Y;
  wire [0:0] MX2X1_49_Y;
  wire [0:0] MX2X1_50_Y;
  wire [0:0] MX2X1_51_Y;
  wire [0:0] MX2X1_52_Y;
  wire [0:0] MX2X1_53_Y;
  wire [0:0] MX2X1_54_Y;
  wire [0:0] MX2X1_55_Y;
  wire [0:0] MX2X1_56_Y;
  wire [0:0] MX2X1_57_Y;
  wire [0:0] MX2X1_58_Y;
  const1 const1_0_(.const1 (const1_0_const1));
  INVX1 INVX1_0_(.A (in[0]), .Y (INVX1_0_Y));
  INVX1 INVX1_1_(.A (in[1]), .Y (INVX1_1_Y));
  INVX1 INVX1_2_(.A (in[2]), .Y (INVX1_2_Y));
  INVX1 INVX1_3_(.A (in[3]), .Y (INVX1_3_Y));
  INVX1 INVX1_4_(.A (in[4]), .Y (INVX1_4_Y));
  INVX1 INVX1_5_(.A (in[5]), .Y (INVX1_5_Y));
  INVX1 INVX1_6_(.A (in[6]), .Y (INVX1_6_Y));
  INVX1 INVX1_7_(.A (in[7]), .Y (INVX1_7_Y));
  INVX1 INVX1_8_(.A (in[8]), .Y (INVX1_8_Y));
  INVX1 INVX1_9_(.A (in[9]), .Y (INVX1_9_Y));
  INVX1 INVX1_10_(.A (in[10]), .Y (INVX1_10_Y));
  INVX1 INVX1_11_(.A (in[11]), .Y (INVX1_11_Y));
  INVX1 INVX1_12_(.A (in[12]), .Y (INVX1_12_Y));
  INVX1 INVX1_13_(.A (in[13]), .Y (INVX1_13_Y));
  INVX1 INVX1_14_(.A (in[14]), .Y (INVX1_14_Y));
  INVX1 INVX1_15_(.A (in[15]), .Y (INVX1_15_Y));
  INVX1 INVX1_16_(.A (in[16]), .Y (INVX1_16_Y));
  INVX1 INVX1_17_(.A (in[17]), .Y (INVX1_17_Y));
  INVX1 INVX1_18_(.A (in[18]), .Y (INVX1_18_Y));
  INVX1 INVX1_19_(.A (in[19]), .Y (INVX1_19_Y));
  INVX1 INVX1_20_(.A (in[20]), .Y (INVX1_20_Y));
  INVX1 INVX1_21_(.A (in[21]), .Y (INVX1_21_Y));
  INVX1 INVX1_22_(.A (in[22]), .Y (INVX1_22_Y));
  INVX1 INVX1_23_(.A (in[23]), .Y (INVX1_23_Y));
  INVX1 INVX1_24_(.A (in[24]), .Y (INVX1_24_Y));
  INVX1 INVX1_25_(.A (in[25]), .Y (INVX1_25_Y));
  INVX1 INVX1_26_(.A (in[26]), .Y (INVX1_26_Y));
  INVX1 INVX1_27_(.A (in[27]), .Y (INVX1_27_Y));
  INVX1 INVX1_28_(.A (in[28]), .Y (INVX1_28_Y));
  INVX1 INVX1_29_(.A (in[29]), .Y (INVX1_29_Y));
  INVX1 INVX1_30_(.A (in[30]), .Y (INVX1_30_Y));
  INVX1 INVX1_31_(.A (in[31]), .Y (INVX1_31_Y));
  INVX1 INVX1_32_(.A (in[32]), .Y (INVX1_32_Y));
  INVX1 INVX1_33_(.A (in[33]), .Y (INVX1_33_Y));
  INVX1 INVX1_34_(.A (in[34]), .Y (INVX1_34_Y));
  INVX1 INVX1_35_(.A (in[35]), .Y (INVX1_35_Y));
  INVX1 INVX1_36_(.A (in[36]), .Y (INVX1_36_Y));
  INVX1 INVX1_37_(.A (in[37]), .Y (INVX1_37_Y));
  INVX1 INVX1_38_(.A (in[38]), .Y (INVX1_38_Y));
  INVX1 INVX1_39_(.A (in[39]), .Y (INVX1_39_Y));
  INVX1 INVX1_40_(.A (in[40]), .Y (INVX1_40_Y));
  INVX1 INVX1_41_(.A (in[41]), .Y (INVX1_41_Y));
  INVX1 INVX1_42_(.A (in[42]), .Y (INVX1_42_Y));
  INVX1 INVX1_43_(.A (in[43]), .Y (INVX1_43_Y));
  INVX1 INVX1_44_(.A (in[44]), .Y (INVX1_44_Y));
  INVX1 INVX1_45_(.A (in[45]), .Y (INVX1_45_Y));
  INVX1 INVX1_46_(.A (in[46]), .Y (INVX1_46_Y));
  INVX1 INVX1_47_(.A (in[47]), .Y (INVX1_47_Y));
  INVX1 INVX1_48_(.A (in[48]), .Y (INVX1_48_Y));
  INVX1 INVX1_49_(.A (in[49]), .Y (INVX1_49_Y));
  INVX1 INVX1_50_(.A (in[50]), .Y (INVX1_50_Y));
  INVX1 INVX1_51_(.A (in[51]), .Y (INVX1_51_Y));
  INVX1 INVX1_52_(.A (in[52]), .Y (INVX1_52_Y));
  INVX1 INVX1_53_(.A (in[53]), .Y (INVX1_53_Y));
  INVX1 INVX1_54_(.A (in[54]), .Y (INVX1_54_Y));
  INVX1 INVX1_55_(.A (in[55]), .Y (INVX1_55_Y));
  INVX1 INVX1_56_(.A (in[56]), .Y (INVX1_56_Y));
  INVX1 INVX1_57_(.A (in[57]), .Y (INVX1_57_Y));
  INVX1 INVX1_58_(.A (in[58]), .Y (INVX1_58_Y));
  INVX1 INVX1_59_(.A (in[59]), .Y (INVX1_59_Y));
  INVX1 INVX1_60_(.A (MX2X1_59_Y), .Y (out));
  MX2X1 mux_l1_in_0_(.A (INVX1_1_Y), .B (INVX1_0_Y), .S0 (sram[0]), .Y
       (MX2X1_0_Y));
  MX2X1 mux_l1_in_1_(.A (INVX1_3_Y), .B (INVX1_2_Y), .S0 (sram[0]), .Y
       (MX2X1_1_Y));
  MX2X1 mux_l1_in_2_(.A (INVX1_5_Y), .B (INVX1_4_Y), .S0 (sram[0]), .Y
       (MX2X1_2_Y));
  MX2X1 mux_l1_in_3_(.A (INVX1_7_Y), .B (INVX1_6_Y), .S0 (sram[0]), .Y
       (MX2X1_3_Y));
  MX2X1 mux_l1_in_4_(.A (INVX1_9_Y), .B (INVX1_8_Y), .S0 (sram[0]), .Y
       (MX2X1_4_Y));
  MX2X1 mux_l1_in_5_(.A (INVX1_11_Y), .B (INVX1_10_Y), .S0 (sram[0]),
       .Y (MX2X1_5_Y));
  MX2X1 mux_l1_in_6_(.A (INVX1_13_Y), .B (INVX1_12_Y), .S0 (sram[0]),
       .Y (MX2X1_6_Y));
  MX2X1 mux_l1_in_7_(.A (INVX1_15_Y), .B (INVX1_14_Y), .S0 (sram[0]),
       .Y (MX2X1_7_Y));
  MX2X1 mux_l1_in_8_(.A (INVX1_17_Y), .B (INVX1_16_Y), .S0 (sram[0]),
       .Y (MX2X1_8_Y));
  MX2X1 mux_l1_in_9_(.A (INVX1_19_Y), .B (INVX1_18_Y), .S0 (sram[0]),
       .Y (MX2X1_9_Y));
  MX2X1 mux_l1_in_10_(.A (INVX1_21_Y), .B (INVX1_20_Y), .S0 (sram[0]),
       .Y (MX2X1_10_Y));
  MX2X1 mux_l1_in_11_(.A (INVX1_23_Y), .B (INVX1_22_Y), .S0 (sram[0]),
       .Y (MX2X1_11_Y));
  MX2X1 mux_l1_in_12_(.A (INVX1_25_Y), .B (INVX1_24_Y), .S0 (sram[0]),
       .Y (MX2X1_12_Y));
  MX2X1 mux_l1_in_13_(.A (INVX1_27_Y), .B (INVX1_26_Y), .S0 (sram[0]),
       .Y (MX2X1_13_Y));
  MX2X1 mux_l1_in_14_(.A (INVX1_29_Y), .B (INVX1_28_Y), .S0 (sram[0]),
       .Y (MX2X1_14_Y));
  MX2X1 mux_l1_in_15_(.A (INVX1_31_Y), .B (INVX1_30_Y), .S0 (sram[0]),
       .Y (MX2X1_15_Y));
  MX2X1 mux_l1_in_16_(.A (INVX1_33_Y), .B (INVX1_32_Y), .S0 (sram[0]),
       .Y (MX2X1_16_Y));
  MX2X1 mux_l1_in_17_(.A (INVX1_35_Y), .B (INVX1_34_Y), .S0 (sram[0]),
       .Y (MX2X1_17_Y));
  MX2X1 mux_l1_in_18_(.A (INVX1_37_Y), .B (INVX1_36_Y), .S0 (sram[0]),
       .Y (MX2X1_18_Y));
  MX2X1 mux_l1_in_19_(.A (INVX1_39_Y), .B (INVX1_38_Y), .S0 (sram[0]),
       .Y (MX2X1_19_Y));
  MX2X1 mux_l1_in_20_(.A (INVX1_41_Y), .B (INVX1_40_Y), .S0 (sram[0]),
       .Y (MX2X1_20_Y));
  MX2X1 mux_l1_in_21_(.A (INVX1_43_Y), .B (INVX1_42_Y), .S0 (sram[0]),
       .Y (MX2X1_21_Y));
  MX2X1 mux_l1_in_22_(.A (INVX1_45_Y), .B (INVX1_44_Y), .S0 (sram[0]),
       .Y (MX2X1_22_Y));
  MX2X1 mux_l1_in_23_(.A (INVX1_47_Y), .B (INVX1_46_Y), .S0 (sram[0]),
       .Y (MX2X1_23_Y));
  MX2X1 mux_l1_in_24_(.A (INVX1_49_Y), .B (INVX1_48_Y), .S0 (sram[0]),
       .Y (MX2X1_24_Y));
  MX2X1 mux_l1_in_25_(.A (INVX1_51_Y), .B (INVX1_50_Y), .S0 (sram[0]),
       .Y (MX2X1_25_Y));
  MX2X1 mux_l1_in_26_(.A (INVX1_53_Y), .B (INVX1_52_Y), .S0 (sram[0]),
       .Y (MX2X1_26_Y));
  MX2X1 mux_l1_in_27_(.A (INVX1_55_Y), .B (INVX1_54_Y), .S0 (sram[0]),
       .Y (MX2X1_27_Y));
  MX2X1 mux_l1_in_28_(.A (INVX1_57_Y), .B (INVX1_56_Y), .S0 (sram[0]),
       .Y (MX2X1_28_Y));
  MX2X1 mux_l2_in_0_(.A (MX2X1_1_Y), .B (MX2X1_0_Y), .S0 (sram[1]), .Y
       (MX2X1_29_Y));
  MX2X1 mux_l2_in_1_(.A (MX2X1_3_Y), .B (MX2X1_2_Y), .S0 (sram[1]), .Y
       (MX2X1_30_Y));
  MX2X1 mux_l2_in_2_(.A (MX2X1_5_Y), .B (MX2X1_4_Y), .S0 (sram[1]), .Y
       (MX2X1_31_Y));
  MX2X1 mux_l2_in_3_(.A (MX2X1_7_Y), .B (MX2X1_6_Y), .S0 (sram[1]), .Y
       (MX2X1_32_Y));
  MX2X1 mux_l2_in_4_(.A (MX2X1_9_Y), .B (MX2X1_8_Y), .S0 (sram[1]), .Y
       (MX2X1_33_Y));
  MX2X1 mux_l2_in_5_(.A (MX2X1_11_Y), .B (MX2X1_10_Y), .S0 (sram[1]),
       .Y (MX2X1_34_Y));
  MX2X1 mux_l2_in_6_(.A (MX2X1_13_Y), .B (MX2X1_12_Y), .S0 (sram[1]),
       .Y (MX2X1_35_Y));
  MX2X1 mux_l2_in_7_(.A (MX2X1_15_Y), .B (MX2X1_14_Y), .S0 (sram[1]),
       .Y (MX2X1_36_Y));
  MX2X1 mux_l2_in_8_(.A (MX2X1_17_Y), .B (MX2X1_16_Y), .S0 (sram[1]),
       .Y (MX2X1_37_Y));
  MX2X1 mux_l2_in_9_(.A (MX2X1_19_Y), .B (MX2X1_18_Y), .S0 (sram[1]),
       .Y (MX2X1_38_Y));
  MX2X1 mux_l2_in_10_(.A (MX2X1_21_Y), .B (MX2X1_20_Y), .S0 (sram[1]),
       .Y (MX2X1_39_Y));
  MX2X1 mux_l2_in_11_(.A (MX2X1_23_Y), .B (MX2X1_22_Y), .S0 (sram[1]),
       .Y (MX2X1_40_Y));
  MX2X1 mux_l2_in_12_(.A (MX2X1_25_Y), .B (MX2X1_24_Y), .S0 (sram[1]),
       .Y (MX2X1_41_Y));
  MX2X1 mux_l2_in_13_(.A (MX2X1_27_Y), .B (MX2X1_26_Y), .S0 (sram[1]),
       .Y (MX2X1_42_Y));
  MX2X1 mux_l2_in_14_(.A (INVX1_58_Y), .B (MX2X1_28_Y), .S0 (sram[1]),
       .Y (MX2X1_43_Y));
  MX2X1 mux_l2_in_15_(.A (const1_0_const1), .B (INVX1_59_Y), .S0
       (sram[1]), .Y (MX2X1_44_Y));
  MX2X1 mux_l3_in_0_(.A (MX2X1_30_Y), .B (MX2X1_29_Y), .S0 (sram[2]),
       .Y (MX2X1_45_Y));
  MX2X1 mux_l3_in_1_(.A (MX2X1_32_Y), .B (MX2X1_31_Y), .S0 (sram[2]),
       .Y (MX2X1_46_Y));
  MX2X1 mux_l3_in_2_(.A (MX2X1_34_Y), .B (MX2X1_33_Y), .S0 (sram[2]),
       .Y (MX2X1_47_Y));
  MX2X1 mux_l3_in_3_(.A (MX2X1_36_Y), .B (MX2X1_35_Y), .S0 (sram[2]),
       .Y (MX2X1_48_Y));
  MX2X1 mux_l3_in_4_(.A (MX2X1_38_Y), .B (MX2X1_37_Y), .S0 (sram[2]),
       .Y (MX2X1_49_Y));
  MX2X1 mux_l3_in_5_(.A (MX2X1_40_Y), .B (MX2X1_39_Y), .S0 (sram[2]),
       .Y (MX2X1_50_Y));
  MX2X1 mux_l3_in_6_(.A (MX2X1_42_Y), .B (MX2X1_41_Y), .S0 (sram[2]),
       .Y (MX2X1_51_Y));
  MX2X1 mux_l3_in_7_(.A (MX2X1_44_Y), .B (MX2X1_43_Y), .S0 (sram[2]),
       .Y (MX2X1_52_Y));
  MX2X1 mux_l4_in_0_(.A (MX2X1_46_Y), .B (MX2X1_45_Y), .S0 (sram[3]),
       .Y (MX2X1_53_Y));
  MX2X1 mux_l4_in_1_(.A (MX2X1_48_Y), .B (MX2X1_47_Y), .S0 (sram[3]),
       .Y (MX2X1_54_Y));
  MX2X1 mux_l4_in_2_(.A (MX2X1_50_Y), .B (MX2X1_49_Y), .S0 (sram[3]),
       .Y (MX2X1_55_Y));
  MX2X1 mux_l4_in_3_(.A (MX2X1_52_Y), .B (MX2X1_51_Y), .S0 (sram[3]),
       .Y (MX2X1_56_Y));
  MX2X1 mux_l5_in_0_(.A (MX2X1_54_Y), .B (MX2X1_53_Y), .S0 (sram[4]),
       .Y (MX2X1_57_Y));
  MX2X1 mux_l5_in_1_(.A (MX2X1_56_Y), .B (MX2X1_55_Y), .S0 (sram[4]),
       .Y (MX2X1_58_Y));
  MX2X1 mux_l6_in_0_(.A (MX2X1_58_Y), .B (MX2X1_57_Y), .S0 (sram[5]),
       .Y (MX2X1_59_Y));
endmodule

module mux_tree_size60_mem(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  assign mem_out[5] = ccff_tail;
  DFFRX1 DFFRX1_0_(.RN (pReset), .CK (prog_clk), .D (ccff_head), .Q
       (mem_out[0]), .QN (mem_outb[0]));
  DFFRX1 DFFRX1_1_(.RN (pReset), .CK (prog_clk), .D (mem_out[0]), .Q
       (mem_out[1]), .QN (mem_outb[1]));
  DFFRX1 DFFRX1_2_(.RN (pReset), .CK (prog_clk), .D (mem_out[1]), .Q
       (mem_out[2]), .QN (mem_outb[2]));
  DFFRX1 DFFRX1_3_(.RN (pReset), .CK (prog_clk), .D (mem_out[2]), .Q
       (mem_out[3]), .QN (mem_outb[3]));
  DFFRX1 DFFRX1_4_(.RN (pReset), .CK (prog_clk), .D (mem_out[3]), .Q
       (mem_out[4]), .QN (mem_outb[4]));
  DFFRX1 DFFRX1_5_(.RN (pReset), .CK (prog_clk), .D (mem_out[4]), .Q
       (ccff_tail), .QN (mem_outb[5]));
endmodule

module logical_tile_clb_mode_clb_(pReset, prog_clk, set, reset, clk,
     clb_I, clb_clk, ccff_head, clb_O, ccff_tail);
  input [0:0] pReset, prog_clk, set, reset, clk, clb_clk, ccff_head;
  input [0:39] clb_I;
  output [0:19] clb_O;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk, set, reset, clk, clb_clk, ccff_head;
  wire [0:39] clb_I;
  wire [0:19] clb_O;
  wire [0:0] ccff_tail;
  wire [0:0] mux_tree_size60_0_out;
  wire [0:0] mux_tree_size60_1_out;
  wire [0:0] mux_tree_size60_2_out;
  wire [0:0] mux_tree_size60_3_out;
  wire [0:0] mux_tree_size60_4_out;
  wire [0:0] mux_tree_size60_5_out;
  wire [0:0] direct_interc_20_out;
  wire [0:1] logical_tile_clb_mode_default__fle_0_fle_out;
  wire [0:0] logical_tile_clb_mode_default__fle_0_ccff_tail;
  wire [0:0] mux_tree_size60_6_out;
  wire [0:0] mux_tree_size60_7_out;
  wire [0:0] mux_tree_size60_8_out;
  wire [0:0] mux_tree_size60_9_out;
  wire [0:0] mux_tree_size60_10_out;
  wire [0:0] mux_tree_size60_11_out;
  wire [0:0] direct_interc_21_out;
  wire [0:1] logical_tile_clb_mode_default__fle_1_fle_out;
  wire [0:0] logical_tile_clb_mode_default__fle_1_ccff_tail;
  wire [0:0] mux_tree_size60_12_out;
  wire [0:0] mux_tree_size60_13_out;
  wire [0:0] mux_tree_size60_14_out;
  wire [0:0] mux_tree_size60_15_out;
  wire [0:0] mux_tree_size60_16_out;
  wire [0:0] mux_tree_size60_17_out;
  wire [0:0] direct_interc_22_out;
  wire [0:1] logical_tile_clb_mode_default__fle_2_fle_out;
  wire [0:0] logical_tile_clb_mode_default__fle_2_ccff_tail;
  wire [0:0] mux_tree_size60_18_out;
  wire [0:0] mux_tree_size60_19_out;
  wire [0:0] mux_tree_size60_20_out;
  wire [0:0] mux_tree_size60_21_out;
  wire [0:0] mux_tree_size60_22_out;
  wire [0:0] mux_tree_size60_23_out;
  wire [0:0] direct_interc_23_out;
  wire [0:1] logical_tile_clb_mode_default__fle_3_fle_out;
  wire [0:0] logical_tile_clb_mode_default__fle_3_ccff_tail;
  wire [0:0] mux_tree_size60_24_out;
  wire [0:0] mux_tree_size60_25_out;
  wire [0:0] mux_tree_size60_26_out;
  wire [0:0] mux_tree_size60_27_out;
  wire [0:0] mux_tree_size60_28_out;
  wire [0:0] mux_tree_size60_29_out;
  wire [0:0] direct_interc_24_out;
  wire [0:1] logical_tile_clb_mode_default__fle_4_fle_out;
  wire [0:0] logical_tile_clb_mode_default__fle_4_ccff_tail;
  wire [0:0] mux_tree_size60_30_out;
  wire [0:0] mux_tree_size60_31_out;
  wire [0:0] mux_tree_size60_32_out;
  wire [0:0] mux_tree_size60_33_out;
  wire [0:0] mux_tree_size60_34_out;
  wire [0:0] mux_tree_size60_35_out;
  wire [0:0] direct_interc_25_out;
  wire [0:1] logical_tile_clb_mode_default__fle_5_fle_out;
  wire [0:0] logical_tile_clb_mode_default__fle_5_ccff_tail;
  wire [0:0] mux_tree_size60_36_out;
  wire [0:0] mux_tree_size60_37_out;
  wire [0:0] mux_tree_size60_38_out;
  wire [0:0] mux_tree_size60_39_out;
  wire [0:0] mux_tree_size60_40_out;
  wire [0:0] mux_tree_size60_41_out;
  wire [0:0] direct_interc_26_out;
  wire [0:1] logical_tile_clb_mode_default__fle_6_fle_out;
  wire [0:0] logical_tile_clb_mode_default__fle_6_ccff_tail;
  wire [0:0] mux_tree_size60_42_out;
  wire [0:0] mux_tree_size60_43_out;
  wire [0:0] mux_tree_size60_44_out;
  wire [0:0] mux_tree_size60_45_out;
  wire [0:0] mux_tree_size60_46_out;
  wire [0:0] mux_tree_size60_47_out;
  wire [0:0] direct_interc_27_out;
  wire [0:1] logical_tile_clb_mode_default__fle_7_fle_out;
  wire [0:0] logical_tile_clb_mode_default__fle_7_ccff_tail;
  wire [0:0] mux_tree_size60_48_out;
  wire [0:0] mux_tree_size60_49_out;
  wire [0:0] mux_tree_size60_50_out;
  wire [0:0] mux_tree_size60_51_out;
  wire [0:0] mux_tree_size60_52_out;
  wire [0:0] mux_tree_size60_53_out;
  wire [0:0] direct_interc_28_out;
  wire [0:1] logical_tile_clb_mode_default__fle_8_fle_out;
  wire [0:0] logical_tile_clb_mode_default__fle_8_ccff_tail;
  wire [0:0] mux_tree_size60_54_out;
  wire [0:0] mux_tree_size60_55_out;
  wire [0:0] mux_tree_size60_56_out;
  wire [0:0] mux_tree_size60_57_out;
  wire [0:0] mux_tree_size60_58_out;
  wire [0:0] mux_tree_size60_59_out;
  wire [0:0] direct_interc_29_out;
  wire [0:1] logical_tile_clb_mode_default__fle_9_fle_out;
  wire [0:0] logical_tile_clb_mode_default__fle_9_ccff_tail;
  wire [0:5] mux_tree_size60_0_sram;
  wire [0:5] mux_tree_size60_0_sram_inv;
  wire [0:5] mux_tree_size60_1_sram;
  wire [0:5] mux_tree_size60_1_sram_inv;
  wire [0:5] mux_tree_size60_2_sram;
  wire [0:5] mux_tree_size60_2_sram_inv;
  wire [0:5] mux_tree_size60_3_sram;
  wire [0:5] mux_tree_size60_3_sram_inv;
  wire [0:5] mux_tree_size60_4_sram;
  wire [0:5] mux_tree_size60_4_sram_inv;
  wire [0:5] mux_tree_size60_5_sram;
  wire [0:5] mux_tree_size60_5_sram_inv;
  wire [0:5] mux_tree_size60_6_sram;
  wire [0:5] mux_tree_size60_6_sram_inv;
  wire [0:5] mux_tree_size60_7_sram;
  wire [0:5] mux_tree_size60_7_sram_inv;
  wire [0:5] mux_tree_size60_8_sram;
  wire [0:5] mux_tree_size60_8_sram_inv;
  wire [0:5] mux_tree_size60_9_sram;
  wire [0:5] mux_tree_size60_9_sram_inv;
  wire [0:5] mux_tree_size60_10_sram;
  wire [0:5] mux_tree_size60_10_sram_inv;
  wire [0:5] mux_tree_size60_11_sram;
  wire [0:5] mux_tree_size60_11_sram_inv;
  wire [0:5] mux_tree_size60_12_sram;
  wire [0:5] mux_tree_size60_12_sram_inv;
  wire [0:5] mux_tree_size60_13_sram;
  wire [0:5] mux_tree_size60_13_sram_inv;
  wire [0:5] mux_tree_size60_14_sram;
  wire [0:5] mux_tree_size60_14_sram_inv;
  wire [0:5] mux_tree_size60_15_sram;
  wire [0:5] mux_tree_size60_15_sram_inv;
  wire [0:5] mux_tree_size60_16_sram;
  wire [0:5] mux_tree_size60_16_sram_inv;
  wire [0:5] mux_tree_size60_17_sram;
  wire [0:5] mux_tree_size60_17_sram_inv;
  wire [0:5] mux_tree_size60_18_sram;
  wire [0:5] mux_tree_size60_18_sram_inv;
  wire [0:5] mux_tree_size60_19_sram;
  wire [0:5] mux_tree_size60_19_sram_inv;
  wire [0:5] mux_tree_size60_20_sram;
  wire [0:5] mux_tree_size60_20_sram_inv;
  wire [0:5] mux_tree_size60_21_sram;
  wire [0:5] mux_tree_size60_21_sram_inv;
  wire [0:5] mux_tree_size60_22_sram;
  wire [0:5] mux_tree_size60_22_sram_inv;
  wire [0:5] mux_tree_size60_23_sram;
  wire [0:5] mux_tree_size60_23_sram_inv;
  wire [0:5] mux_tree_size60_24_sram;
  wire [0:5] mux_tree_size60_24_sram_inv;
  wire [0:5] mux_tree_size60_25_sram;
  wire [0:5] mux_tree_size60_25_sram_inv;
  wire [0:5] mux_tree_size60_26_sram;
  wire [0:5] mux_tree_size60_26_sram_inv;
  wire [0:5] mux_tree_size60_27_sram;
  wire [0:5] mux_tree_size60_27_sram_inv;
  wire [0:5] mux_tree_size60_28_sram;
  wire [0:5] mux_tree_size60_28_sram_inv;
  wire [0:5] mux_tree_size60_29_sram;
  wire [0:5] mux_tree_size60_29_sram_inv;
  wire [0:5] mux_tree_size60_30_sram;
  wire [0:5] mux_tree_size60_30_sram_inv;
  wire [0:5] mux_tree_size60_31_sram;
  wire [0:5] mux_tree_size60_31_sram_inv;
  wire [0:5] mux_tree_size60_32_sram;
  wire [0:5] mux_tree_size60_32_sram_inv;
  wire [0:5] mux_tree_size60_33_sram;
  wire [0:5] mux_tree_size60_33_sram_inv;
  wire [0:5] mux_tree_size60_34_sram;
  wire [0:5] mux_tree_size60_34_sram_inv;
  wire [0:5] mux_tree_size60_35_sram;
  wire [0:5] mux_tree_size60_35_sram_inv;
  wire [0:5] mux_tree_size60_36_sram;
  wire [0:5] mux_tree_size60_36_sram_inv;
  wire [0:5] mux_tree_size60_37_sram;
  wire [0:5] mux_tree_size60_37_sram_inv;
  wire [0:5] mux_tree_size60_38_sram;
  wire [0:5] mux_tree_size60_38_sram_inv;
  wire [0:5] mux_tree_size60_39_sram;
  wire [0:5] mux_tree_size60_39_sram_inv;
  wire [0:5] mux_tree_size60_40_sram;
  wire [0:5] mux_tree_size60_40_sram_inv;
  wire [0:5] mux_tree_size60_41_sram;
  wire [0:5] mux_tree_size60_41_sram_inv;
  wire [0:5] mux_tree_size60_42_sram;
  wire [0:5] mux_tree_size60_42_sram_inv;
  wire [0:5] mux_tree_size60_43_sram;
  wire [0:5] mux_tree_size60_43_sram_inv;
  wire [0:5] mux_tree_size60_44_sram;
  wire [0:5] mux_tree_size60_44_sram_inv;
  wire [0:5] mux_tree_size60_45_sram;
  wire [0:5] mux_tree_size60_45_sram_inv;
  wire [0:5] mux_tree_size60_46_sram;
  wire [0:5] mux_tree_size60_46_sram_inv;
  wire [0:5] mux_tree_size60_47_sram;
  wire [0:5] mux_tree_size60_47_sram_inv;
  wire [0:5] mux_tree_size60_48_sram;
  wire [0:5] mux_tree_size60_48_sram_inv;
  wire [0:5] mux_tree_size60_49_sram;
  wire [0:5] mux_tree_size60_49_sram_inv;
  wire [0:5] mux_tree_size60_50_sram;
  wire [0:5] mux_tree_size60_50_sram_inv;
  wire [0:5] mux_tree_size60_51_sram;
  wire [0:5] mux_tree_size60_51_sram_inv;
  wire [0:5] mux_tree_size60_52_sram;
  wire [0:5] mux_tree_size60_52_sram_inv;
  wire [0:5] mux_tree_size60_53_sram;
  wire [0:5] mux_tree_size60_53_sram_inv;
  wire [0:5] mux_tree_size60_54_sram;
  wire [0:5] mux_tree_size60_54_sram_inv;
  wire [0:5] mux_tree_size60_55_sram;
  wire [0:5] mux_tree_size60_55_sram_inv;
  wire [0:5] mux_tree_size60_56_sram;
  wire [0:5] mux_tree_size60_56_sram_inv;
  wire [0:5] mux_tree_size60_57_sram;
  wire [0:5] mux_tree_size60_57_sram_inv;
  wire [0:5] mux_tree_size60_58_sram;
  wire [0:5] mux_tree_size60_58_sram_inv;
  wire [0:5] mux_tree_size60_59_sram;
  wire [0:5] mux_tree_size60_59_sram_inv;
  wire [0:0] mux_tree_size60_mem_0_ccff_tail;
  wire [0:0] mux_tree_size60_mem_1_ccff_tail;
  wire [0:0] mux_tree_size60_mem_2_ccff_tail;
  wire [0:0] mux_tree_size60_mem_3_ccff_tail;
  wire [0:0] mux_tree_size60_mem_4_ccff_tail;
  wire [0:0] mux_tree_size60_mem_5_ccff_tail;
  wire [0:0] mux_tree_size60_mem_6_ccff_tail;
  wire [0:0] mux_tree_size60_mem_7_ccff_tail;
  wire [0:0] mux_tree_size60_mem_8_ccff_tail;
  wire [0:0] mux_tree_size60_mem_9_ccff_tail;
  wire [0:0] mux_tree_size60_mem_10_ccff_tail;
  wire [0:0] mux_tree_size60_mem_11_ccff_tail;
  wire [0:0] mux_tree_size60_mem_12_ccff_tail;
  wire [0:0] mux_tree_size60_mem_13_ccff_tail;
  wire [0:0] mux_tree_size60_mem_14_ccff_tail;
  wire [0:0] mux_tree_size60_mem_15_ccff_tail;
  wire [0:0] mux_tree_size60_mem_16_ccff_tail;
  wire [0:0] mux_tree_size60_mem_17_ccff_tail;
  wire [0:0] mux_tree_size60_mem_18_ccff_tail;
  wire [0:0] mux_tree_size60_mem_19_ccff_tail;
  wire [0:0] mux_tree_size60_mem_20_ccff_tail;
  wire [0:0] mux_tree_size60_mem_21_ccff_tail;
  wire [0:0] mux_tree_size60_mem_22_ccff_tail;
  wire [0:0] mux_tree_size60_mem_23_ccff_tail;
  wire [0:0] mux_tree_size60_mem_24_ccff_tail;
  wire [0:0] mux_tree_size60_mem_25_ccff_tail;
  wire [0:0] mux_tree_size60_mem_26_ccff_tail;
  wire [0:0] mux_tree_size60_mem_27_ccff_tail;
  wire [0:0] mux_tree_size60_mem_28_ccff_tail;
  wire [0:0] mux_tree_size60_mem_29_ccff_tail;
  wire [0:0] mux_tree_size60_mem_30_ccff_tail;
  wire [0:0] mux_tree_size60_mem_31_ccff_tail;
  wire [0:0] mux_tree_size60_mem_32_ccff_tail;
  wire [0:0] mux_tree_size60_mem_33_ccff_tail;
  wire [0:0] mux_tree_size60_mem_34_ccff_tail;
  wire [0:0] mux_tree_size60_mem_35_ccff_tail;
  wire [0:0] mux_tree_size60_mem_36_ccff_tail;
  wire [0:0] mux_tree_size60_mem_37_ccff_tail;
  wire [0:0] mux_tree_size60_mem_38_ccff_tail;
  wire [0:0] mux_tree_size60_mem_39_ccff_tail;
  wire [0:0] mux_tree_size60_mem_40_ccff_tail;
  wire [0:0] mux_tree_size60_mem_41_ccff_tail;
  wire [0:0] mux_tree_size60_mem_42_ccff_tail;
  wire [0:0] mux_tree_size60_mem_43_ccff_tail;
  wire [0:0] mux_tree_size60_mem_44_ccff_tail;
  wire [0:0] mux_tree_size60_mem_45_ccff_tail;
  wire [0:0] mux_tree_size60_mem_46_ccff_tail;
  wire [0:0] mux_tree_size60_mem_47_ccff_tail;
  wire [0:0] mux_tree_size60_mem_48_ccff_tail;
  wire [0:0] mux_tree_size60_mem_49_ccff_tail;
  wire [0:0] mux_tree_size60_mem_50_ccff_tail;
  wire [0:0] mux_tree_size60_mem_51_ccff_tail;
  wire [0:0] mux_tree_size60_mem_52_ccff_tail;
  wire [0:0] mux_tree_size60_mem_53_ccff_tail;
  wire [0:0] mux_tree_size60_mem_54_ccff_tail;
  wire [0:0] mux_tree_size60_mem_55_ccff_tail;
  wire [0:0] mux_tree_size60_mem_56_ccff_tail;
  wire [0:0] mux_tree_size60_mem_57_ccff_tail;
  wire [0:0] mux_tree_size60_mem_58_ccff_tail;
  logical_tile_clb_mode_default__fle
       logical_tile_clb_mode_default__fle_0(.pReset (pReset), .prog_clk
       (prog_clk), .set (set), .reset (reset), .clk (clk), .fle_in
       ({mux_tree_size60_0_out, mux_tree_size60_1_out,
       mux_tree_size60_2_out, mux_tree_size60_3_out,
       mux_tree_size60_4_out, mux_tree_size60_5_out}), .fle_clk
       (direct_interc_20_out), .ccff_head (ccff_head), .fle_out
       (logical_tile_clb_mode_default__fle_0_fle_out), .ccff_tail
       (logical_tile_clb_mode_default__fle_0_ccff_tail));
  logical_tile_clb_mode_default__fle
       logical_tile_clb_mode_default__fle_1(.pReset (pReset), .prog_clk
       (prog_clk), .set (set), .reset (reset), .clk (clk), .fle_in
       ({mux_tree_size60_6_out, mux_tree_size60_7_out,
       mux_tree_size60_8_out, mux_tree_size60_9_out,
       mux_tree_size60_10_out, mux_tree_size60_11_out}), .fle_clk
       (direct_interc_21_out), .ccff_head
       (logical_tile_clb_mode_default__fle_0_ccff_tail), .fle_out
       (logical_tile_clb_mode_default__fle_1_fle_out), .ccff_tail
       (logical_tile_clb_mode_default__fle_1_ccff_tail));
  logical_tile_clb_mode_default__fle
       logical_tile_clb_mode_default__fle_2(.pReset (pReset), .prog_clk
       (prog_clk), .set (set), .reset (reset), .clk (clk), .fle_in
       ({mux_tree_size60_12_out, mux_tree_size60_13_out,
       mux_tree_size60_14_out, mux_tree_size60_15_out,
       mux_tree_size60_16_out, mux_tree_size60_17_out}), .fle_clk
       (direct_interc_22_out), .ccff_head
       (logical_tile_clb_mode_default__fle_1_ccff_tail), .fle_out
       (logical_tile_clb_mode_default__fle_2_fle_out), .ccff_tail
       (logical_tile_clb_mode_default__fle_2_ccff_tail));
  logical_tile_clb_mode_default__fle
       logical_tile_clb_mode_default__fle_3(.pReset (pReset), .prog_clk
       (prog_clk), .set (set), .reset (reset), .clk (clk), .fle_in
       ({mux_tree_size60_18_out, mux_tree_size60_19_out,
       mux_tree_size60_20_out, mux_tree_size60_21_out,
       mux_tree_size60_22_out, mux_tree_size60_23_out}), .fle_clk
       (direct_interc_23_out), .ccff_head
       (logical_tile_clb_mode_default__fle_2_ccff_tail), .fle_out
       (logical_tile_clb_mode_default__fle_3_fle_out), .ccff_tail
       (logical_tile_clb_mode_default__fle_3_ccff_tail));
  logical_tile_clb_mode_default__fle
       logical_tile_clb_mode_default__fle_4(.pReset (pReset), .prog_clk
       (prog_clk), .set (set), .reset (reset), .clk (clk), .fle_in
       ({mux_tree_size60_24_out, mux_tree_size60_25_out,
       mux_tree_size60_26_out, mux_tree_size60_27_out,
       mux_tree_size60_28_out, mux_tree_size60_29_out}), .fle_clk
       (direct_interc_24_out), .ccff_head
       (logical_tile_clb_mode_default__fle_3_ccff_tail), .fle_out
       (logical_tile_clb_mode_default__fle_4_fle_out), .ccff_tail
       (logical_tile_clb_mode_default__fle_4_ccff_tail));
  logical_tile_clb_mode_default__fle
       logical_tile_clb_mode_default__fle_5(.pReset (pReset), .prog_clk
       (prog_clk), .set (set), .reset (reset), .clk (clk), .fle_in
       ({mux_tree_size60_30_out, mux_tree_size60_31_out,
       mux_tree_size60_32_out, mux_tree_size60_33_out,
       mux_tree_size60_34_out, mux_tree_size60_35_out}), .fle_clk
       (direct_interc_25_out), .ccff_head
       (logical_tile_clb_mode_default__fle_4_ccff_tail), .fle_out
       (logical_tile_clb_mode_default__fle_5_fle_out), .ccff_tail
       (logical_tile_clb_mode_default__fle_5_ccff_tail));
  logical_tile_clb_mode_default__fle
       logical_tile_clb_mode_default__fle_6(.pReset (pReset), .prog_clk
       (prog_clk), .set (set), .reset (reset), .clk (clk), .fle_in
       ({mux_tree_size60_36_out, mux_tree_size60_37_out,
       mux_tree_size60_38_out, mux_tree_size60_39_out,
       mux_tree_size60_40_out, mux_tree_size60_41_out}), .fle_clk
       (direct_interc_26_out), .ccff_head
       (logical_tile_clb_mode_default__fle_5_ccff_tail), .fle_out
       (logical_tile_clb_mode_default__fle_6_fle_out), .ccff_tail
       (logical_tile_clb_mode_default__fle_6_ccff_tail));
  logical_tile_clb_mode_default__fle
       logical_tile_clb_mode_default__fle_7(.pReset (pReset), .prog_clk
       (prog_clk), .set (set), .reset (reset), .clk (clk), .fle_in
       ({mux_tree_size60_42_out, mux_tree_size60_43_out,
       mux_tree_size60_44_out, mux_tree_size60_45_out,
       mux_tree_size60_46_out, mux_tree_size60_47_out}), .fle_clk
       (direct_interc_27_out), .ccff_head
       (logical_tile_clb_mode_default__fle_6_ccff_tail), .fle_out
       (logical_tile_clb_mode_default__fle_7_fle_out), .ccff_tail
       (logical_tile_clb_mode_default__fle_7_ccff_tail));
  logical_tile_clb_mode_default__fle
       logical_tile_clb_mode_default__fle_8(.pReset (pReset), .prog_clk
       (prog_clk), .set (set), .reset (reset), .clk (clk), .fle_in
       ({mux_tree_size60_48_out, mux_tree_size60_49_out,
       mux_tree_size60_50_out, mux_tree_size60_51_out,
       mux_tree_size60_52_out, mux_tree_size60_53_out}), .fle_clk
       (direct_interc_28_out), .ccff_head
       (logical_tile_clb_mode_default__fle_7_ccff_tail), .fle_out
       (logical_tile_clb_mode_default__fle_8_fle_out), .ccff_tail
       (logical_tile_clb_mode_default__fle_8_ccff_tail));
  logical_tile_clb_mode_default__fle
       logical_tile_clb_mode_default__fle_9(.pReset (pReset), .prog_clk
       (prog_clk), .set (set), .reset (reset), .clk (clk), .fle_in
       ({mux_tree_size60_54_out, mux_tree_size60_55_out,
       mux_tree_size60_56_out, mux_tree_size60_57_out,
       mux_tree_size60_58_out, mux_tree_size60_59_out}), .fle_clk
       (direct_interc_29_out), .ccff_head
       (logical_tile_clb_mode_default__fle_8_ccff_tail), .fle_out
       (logical_tile_clb_mode_default__fle_9_fle_out), .ccff_tail
       (logical_tile_clb_mode_default__fle_9_ccff_tail));
  direct_interc direct_interc_0_(.in
       (logical_tile_clb_mode_default__fle_0_fle_out[0]), .out
       (clb_O[0]));
  direct_interc direct_interc_1_(.in
       (logical_tile_clb_mode_default__fle_1_fle_out[0]), .out
       (clb_O[1]));
  direct_interc direct_interc_2_(.in
       (logical_tile_clb_mode_default__fle_2_fle_out[0]), .out
       (clb_O[2]));
  direct_interc direct_interc_3_(.in
       (logical_tile_clb_mode_default__fle_3_fle_out[0]), .out
       (clb_O[3]));
  direct_interc direct_interc_4_(.in
       (logical_tile_clb_mode_default__fle_4_fle_out[0]), .out
       (clb_O[4]));
  direct_interc direct_interc_5_(.in
       (logical_tile_clb_mode_default__fle_5_fle_out[0]), .out
       (clb_O[5]));
  direct_interc direct_interc_6_(.in
       (logical_tile_clb_mode_default__fle_6_fle_out[0]), .out
       (clb_O[6]));
  direct_interc direct_interc_7_(.in
       (logical_tile_clb_mode_default__fle_7_fle_out[0]), .out
       (clb_O[7]));
  direct_interc direct_interc_8_(.in
       (logical_tile_clb_mode_default__fle_8_fle_out[0]), .out
       (clb_O[8]));
  direct_interc direct_interc_9_(.in
       (logical_tile_clb_mode_default__fle_9_fle_out[0]), .out
       (clb_O[9]));
  direct_interc direct_interc_10_(.in
       (logical_tile_clb_mode_default__fle_0_fle_out[1]), .out
       (clb_O[10]));
  direct_interc direct_interc_11_(.in
       (logical_tile_clb_mode_default__fle_1_fle_out[1]), .out
       (clb_O[11]));
  direct_interc direct_interc_12_(.in
       (logical_tile_clb_mode_default__fle_2_fle_out[1]), .out
       (clb_O[12]));
  direct_interc direct_interc_13_(.in
       (logical_tile_clb_mode_default__fle_3_fle_out[1]), .out
       (clb_O[13]));
  direct_interc direct_interc_14_(.in
       (logical_tile_clb_mode_default__fle_4_fle_out[1]), .out
       (clb_O[14]));
  direct_interc direct_interc_15_(.in
       (logical_tile_clb_mode_default__fle_5_fle_out[1]), .out
       (clb_O[15]));
  direct_interc direct_interc_16_(.in
       (logical_tile_clb_mode_default__fle_6_fle_out[1]), .out
       (clb_O[16]));
  direct_interc direct_interc_17_(.in
       (logical_tile_clb_mode_default__fle_7_fle_out[1]), .out
       (clb_O[17]));
  direct_interc direct_interc_18_(.in
       (logical_tile_clb_mode_default__fle_8_fle_out[1]), .out
       (clb_O[18]));
  direct_interc direct_interc_19_(.in
       (logical_tile_clb_mode_default__fle_9_fle_out[1]), .out
       (clb_O[19]));
  direct_interc direct_interc_20_(.in (clb_clk), .out
       (direct_interc_20_out));
  direct_interc direct_interc_21_(.in (clb_clk), .out
       (direct_interc_21_out));
  direct_interc direct_interc_22_(.in (clb_clk), .out
       (direct_interc_22_out));
  direct_interc direct_interc_23_(.in (clb_clk), .out
       (direct_interc_23_out));
  direct_interc direct_interc_24_(.in (clb_clk), .out
       (direct_interc_24_out));
  direct_interc direct_interc_25_(.in (clb_clk), .out
       (direct_interc_25_out));
  direct_interc direct_interc_26_(.in (clb_clk), .out
       (direct_interc_26_out));
  direct_interc direct_interc_27_(.in (clb_clk), .out
       (direct_interc_27_out));
  direct_interc direct_interc_28_(.in (clb_clk), .out
       (direct_interc_28_out));
  direct_interc direct_interc_29_(.in (clb_clk), .out
       (direct_interc_29_out));
  mux_tree_size60 mux_fle_0_in_0(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_0_sram), .sram_inv
       (mux_tree_size60_0_sram_inv), .out (mux_tree_size60_0_out));
  mux_tree_size60 mux_fle_0_in_1(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_1_sram), .sram_inv
       (mux_tree_size60_1_sram_inv), .out (mux_tree_size60_1_out));
  mux_tree_size60 mux_fle_0_in_2(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_2_sram), .sram_inv
       (mux_tree_size60_2_sram_inv), .out (mux_tree_size60_2_out));
  mux_tree_size60 mux_fle_0_in_3(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_3_sram), .sram_inv
       (mux_tree_size60_3_sram_inv), .out (mux_tree_size60_3_out));
  mux_tree_size60 mux_fle_0_in_4(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_4_sram), .sram_inv
       (mux_tree_size60_4_sram_inv), .out (mux_tree_size60_4_out));
  mux_tree_size60 mux_fle_0_in_5(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_5_sram), .sram_inv
       (mux_tree_size60_5_sram_inv), .out (mux_tree_size60_5_out));
  mux_tree_size60 mux_fle_1_in_0(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_6_sram), .sram_inv
       (mux_tree_size60_6_sram_inv), .out (mux_tree_size60_6_out));
  mux_tree_size60 mux_fle_1_in_1(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_7_sram), .sram_inv
       (mux_tree_size60_7_sram_inv), .out (mux_tree_size60_7_out));
  mux_tree_size60 mux_fle_1_in_2(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_8_sram), .sram_inv
       (mux_tree_size60_8_sram_inv), .out (mux_tree_size60_8_out));
  mux_tree_size60 mux_fle_1_in_3(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_9_sram), .sram_inv
       (mux_tree_size60_9_sram_inv), .out (mux_tree_size60_9_out));
  mux_tree_size60 mux_fle_1_in_4(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_10_sram), .sram_inv
       (mux_tree_size60_10_sram_inv), .out (mux_tree_size60_10_out));
  mux_tree_size60 mux_fle_1_in_5(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_11_sram), .sram_inv
       (mux_tree_size60_11_sram_inv), .out (mux_tree_size60_11_out));
  mux_tree_size60 mux_fle_2_in_0(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_12_sram), .sram_inv
       (mux_tree_size60_12_sram_inv), .out (mux_tree_size60_12_out));
  mux_tree_size60 mux_fle_2_in_1(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_13_sram), .sram_inv
       (mux_tree_size60_13_sram_inv), .out (mux_tree_size60_13_out));
  mux_tree_size60 mux_fle_2_in_2(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_14_sram), .sram_inv
       (mux_tree_size60_14_sram_inv), .out (mux_tree_size60_14_out));
  mux_tree_size60 mux_fle_2_in_3(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_15_sram), .sram_inv
       (mux_tree_size60_15_sram_inv), .out (mux_tree_size60_15_out));
  mux_tree_size60 mux_fle_2_in_4(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_16_sram), .sram_inv
       (mux_tree_size60_16_sram_inv), .out (mux_tree_size60_16_out));
  mux_tree_size60 mux_fle_2_in_5(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_17_sram), .sram_inv
       (mux_tree_size60_17_sram_inv), .out (mux_tree_size60_17_out));
  mux_tree_size60 mux_fle_3_in_0(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_18_sram), .sram_inv
       (mux_tree_size60_18_sram_inv), .out (mux_tree_size60_18_out));
  mux_tree_size60 mux_fle_3_in_1(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_19_sram), .sram_inv
       (mux_tree_size60_19_sram_inv), .out (mux_tree_size60_19_out));
  mux_tree_size60 mux_fle_3_in_2(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_20_sram), .sram_inv
       (mux_tree_size60_20_sram_inv), .out (mux_tree_size60_20_out));
  mux_tree_size60 mux_fle_3_in_3(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_21_sram), .sram_inv
       (mux_tree_size60_21_sram_inv), .out (mux_tree_size60_21_out));
  mux_tree_size60 mux_fle_3_in_4(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_22_sram), .sram_inv
       (mux_tree_size60_22_sram_inv), .out (mux_tree_size60_22_out));
  mux_tree_size60 mux_fle_3_in_5(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_23_sram), .sram_inv
       (mux_tree_size60_23_sram_inv), .out (mux_tree_size60_23_out));
  mux_tree_size60 mux_fle_4_in_0(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_24_sram), .sram_inv
       (mux_tree_size60_24_sram_inv), .out (mux_tree_size60_24_out));
  mux_tree_size60 mux_fle_4_in_1(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_25_sram), .sram_inv
       (mux_tree_size60_25_sram_inv), .out (mux_tree_size60_25_out));
  mux_tree_size60 mux_fle_4_in_2(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_26_sram), .sram_inv
       (mux_tree_size60_26_sram_inv), .out (mux_tree_size60_26_out));
  mux_tree_size60 mux_fle_4_in_3(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_27_sram), .sram_inv
       (mux_tree_size60_27_sram_inv), .out (mux_tree_size60_27_out));
  mux_tree_size60 mux_fle_4_in_4(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_28_sram), .sram_inv
       (mux_tree_size60_28_sram_inv), .out (mux_tree_size60_28_out));
  mux_tree_size60 mux_fle_4_in_5(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_29_sram), .sram_inv
       (mux_tree_size60_29_sram_inv), .out (mux_tree_size60_29_out));
  mux_tree_size60 mux_fle_5_in_0(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_30_sram), .sram_inv
       (mux_tree_size60_30_sram_inv), .out (mux_tree_size60_30_out));
  mux_tree_size60 mux_fle_5_in_1(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_31_sram), .sram_inv
       (mux_tree_size60_31_sram_inv), .out (mux_tree_size60_31_out));
  mux_tree_size60 mux_fle_5_in_2(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_32_sram), .sram_inv
       (mux_tree_size60_32_sram_inv), .out (mux_tree_size60_32_out));
  mux_tree_size60 mux_fle_5_in_3(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_33_sram), .sram_inv
       (mux_tree_size60_33_sram_inv), .out (mux_tree_size60_33_out));
  mux_tree_size60 mux_fle_5_in_4(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_34_sram), .sram_inv
       (mux_tree_size60_34_sram_inv), .out (mux_tree_size60_34_out));
  mux_tree_size60 mux_fle_5_in_5(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_35_sram), .sram_inv
       (mux_tree_size60_35_sram_inv), .out (mux_tree_size60_35_out));
  mux_tree_size60 mux_fle_6_in_0(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_36_sram), .sram_inv
       (mux_tree_size60_36_sram_inv), .out (mux_tree_size60_36_out));
  mux_tree_size60 mux_fle_6_in_1(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_37_sram), .sram_inv
       (mux_tree_size60_37_sram_inv), .out (mux_tree_size60_37_out));
  mux_tree_size60 mux_fle_6_in_2(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_38_sram), .sram_inv
       (mux_tree_size60_38_sram_inv), .out (mux_tree_size60_38_out));
  mux_tree_size60 mux_fle_6_in_3(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_39_sram), .sram_inv
       (mux_tree_size60_39_sram_inv), .out (mux_tree_size60_39_out));
  mux_tree_size60 mux_fle_6_in_4(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_40_sram), .sram_inv
       (mux_tree_size60_40_sram_inv), .out (mux_tree_size60_40_out));
  mux_tree_size60 mux_fle_6_in_5(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_41_sram), .sram_inv
       (mux_tree_size60_41_sram_inv), .out (mux_tree_size60_41_out));
  mux_tree_size60 mux_fle_7_in_0(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_42_sram), .sram_inv
       (mux_tree_size60_42_sram_inv), .out (mux_tree_size60_42_out));
  mux_tree_size60 mux_fle_7_in_1(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_43_sram), .sram_inv
       (mux_tree_size60_43_sram_inv), .out (mux_tree_size60_43_out));
  mux_tree_size60 mux_fle_7_in_2(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_44_sram), .sram_inv
       (mux_tree_size60_44_sram_inv), .out (mux_tree_size60_44_out));
  mux_tree_size60 mux_fle_7_in_3(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_45_sram), .sram_inv
       (mux_tree_size60_45_sram_inv), .out (mux_tree_size60_45_out));
  mux_tree_size60 mux_fle_7_in_4(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_46_sram), .sram_inv
       (mux_tree_size60_46_sram_inv), .out (mux_tree_size60_46_out));
  mux_tree_size60 mux_fle_7_in_5(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_47_sram), .sram_inv
       (mux_tree_size60_47_sram_inv), .out (mux_tree_size60_47_out));
  mux_tree_size60 mux_fle_8_in_0(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_48_sram), .sram_inv
       (mux_tree_size60_48_sram_inv), .out (mux_tree_size60_48_out));
  mux_tree_size60 mux_fle_8_in_1(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_49_sram), .sram_inv
       (mux_tree_size60_49_sram_inv), .out (mux_tree_size60_49_out));
  mux_tree_size60 mux_fle_8_in_2(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_50_sram), .sram_inv
       (mux_tree_size60_50_sram_inv), .out (mux_tree_size60_50_out));
  mux_tree_size60 mux_fle_8_in_3(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_51_sram), .sram_inv
       (mux_tree_size60_51_sram_inv), .out (mux_tree_size60_51_out));
  mux_tree_size60 mux_fle_8_in_4(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_52_sram), .sram_inv
       (mux_tree_size60_52_sram_inv), .out (mux_tree_size60_52_out));
  mux_tree_size60 mux_fle_8_in_5(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_53_sram), .sram_inv
       (mux_tree_size60_53_sram_inv), .out (mux_tree_size60_53_out));
  mux_tree_size60 mux_fle_9_in_0(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_54_sram), .sram_inv
       (mux_tree_size60_54_sram_inv), .out (mux_tree_size60_54_out));
  mux_tree_size60 mux_fle_9_in_1(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_55_sram), .sram_inv
       (mux_tree_size60_55_sram_inv), .out (mux_tree_size60_55_out));
  mux_tree_size60 mux_fle_9_in_2(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_56_sram), .sram_inv
       (mux_tree_size60_56_sram_inv), .out (mux_tree_size60_56_out));
  mux_tree_size60 mux_fle_9_in_3(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_57_sram), .sram_inv
       (mux_tree_size60_57_sram_inv), .out (mux_tree_size60_57_out));
  mux_tree_size60 mux_fle_9_in_4(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_58_sram), .sram_inv
       (mux_tree_size60_58_sram_inv), .out (mux_tree_size60_58_out));
  mux_tree_size60 mux_fle_9_in_5(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_59_sram), .sram_inv
       (mux_tree_size60_59_sram_inv), .out (mux_tree_size60_59_out));
  mux_tree_size60_mem mem_fle_0_in_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head
       (logical_tile_clb_mode_default__fle_9_ccff_tail), .ccff_tail
       (mux_tree_size60_mem_0_ccff_tail), .mem_out
       (mux_tree_size60_0_sram), .mem_outb
       (mux_tree_size60_0_sram_inv));
  mux_tree_size60_mem mem_fle_0_in_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_0_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_1_ccff_tail), .mem_out
       (mux_tree_size60_1_sram), .mem_outb
       (mux_tree_size60_1_sram_inv));
  mux_tree_size60_mem mem_fle_0_in_2(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_1_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_2_ccff_tail), .mem_out
       (mux_tree_size60_2_sram), .mem_outb
       (mux_tree_size60_2_sram_inv));
  mux_tree_size60_mem mem_fle_0_in_3(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_2_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_3_ccff_tail), .mem_out
       (mux_tree_size60_3_sram), .mem_outb
       (mux_tree_size60_3_sram_inv));
  mux_tree_size60_mem mem_fle_0_in_4(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_3_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_4_ccff_tail), .mem_out
       (mux_tree_size60_4_sram), .mem_outb
       (mux_tree_size60_4_sram_inv));
  mux_tree_size60_mem mem_fle_0_in_5(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_4_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_5_ccff_tail), .mem_out
       (mux_tree_size60_5_sram), .mem_outb
       (mux_tree_size60_5_sram_inv));
  mux_tree_size60_mem mem_fle_1_in_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_5_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_6_ccff_tail), .mem_out
       (mux_tree_size60_6_sram), .mem_outb
       (mux_tree_size60_6_sram_inv));
  mux_tree_size60_mem mem_fle_1_in_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_6_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_7_ccff_tail), .mem_out
       (mux_tree_size60_7_sram), .mem_outb
       (mux_tree_size60_7_sram_inv));
  mux_tree_size60_mem mem_fle_1_in_2(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_7_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_8_ccff_tail), .mem_out
       (mux_tree_size60_8_sram), .mem_outb
       (mux_tree_size60_8_sram_inv));
  mux_tree_size60_mem mem_fle_1_in_3(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_8_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_9_ccff_tail), .mem_out
       (mux_tree_size60_9_sram), .mem_outb
       (mux_tree_size60_9_sram_inv));
  mux_tree_size60_mem mem_fle_1_in_4(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_9_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_10_ccff_tail), .mem_out
       (mux_tree_size60_10_sram), .mem_outb
       (mux_tree_size60_10_sram_inv));
  mux_tree_size60_mem mem_fle_1_in_5(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_10_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_11_ccff_tail), .mem_out
       (mux_tree_size60_11_sram), .mem_outb
       (mux_tree_size60_11_sram_inv));
  mux_tree_size60_mem mem_fle_2_in_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_11_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_12_ccff_tail), .mem_out
       (mux_tree_size60_12_sram), .mem_outb
       (mux_tree_size60_12_sram_inv));
  mux_tree_size60_mem mem_fle_2_in_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_12_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_13_ccff_tail), .mem_out
       (mux_tree_size60_13_sram), .mem_outb
       (mux_tree_size60_13_sram_inv));
  mux_tree_size60_mem mem_fle_2_in_2(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_13_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_14_ccff_tail), .mem_out
       (mux_tree_size60_14_sram), .mem_outb
       (mux_tree_size60_14_sram_inv));
  mux_tree_size60_mem mem_fle_2_in_3(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_14_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_15_ccff_tail), .mem_out
       (mux_tree_size60_15_sram), .mem_outb
       (mux_tree_size60_15_sram_inv));
  mux_tree_size60_mem mem_fle_2_in_4(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_15_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_16_ccff_tail), .mem_out
       (mux_tree_size60_16_sram), .mem_outb
       (mux_tree_size60_16_sram_inv));
  mux_tree_size60_mem mem_fle_2_in_5(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_16_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_17_ccff_tail), .mem_out
       (mux_tree_size60_17_sram), .mem_outb
       (mux_tree_size60_17_sram_inv));
  mux_tree_size60_mem mem_fle_3_in_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_17_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_18_ccff_tail), .mem_out
       (mux_tree_size60_18_sram), .mem_outb
       (mux_tree_size60_18_sram_inv));
  mux_tree_size60_mem mem_fle_3_in_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_18_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_19_ccff_tail), .mem_out
       (mux_tree_size60_19_sram), .mem_outb
       (mux_tree_size60_19_sram_inv));
  mux_tree_size60_mem mem_fle_3_in_2(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_19_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_20_ccff_tail), .mem_out
       (mux_tree_size60_20_sram), .mem_outb
       (mux_tree_size60_20_sram_inv));
  mux_tree_size60_mem mem_fle_3_in_3(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_20_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_21_ccff_tail), .mem_out
       (mux_tree_size60_21_sram), .mem_outb
       (mux_tree_size60_21_sram_inv));
  mux_tree_size60_mem mem_fle_3_in_4(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_21_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_22_ccff_tail), .mem_out
       (mux_tree_size60_22_sram), .mem_outb
       (mux_tree_size60_22_sram_inv));
  mux_tree_size60_mem mem_fle_3_in_5(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_22_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_23_ccff_tail), .mem_out
       (mux_tree_size60_23_sram), .mem_outb
       (mux_tree_size60_23_sram_inv));
  mux_tree_size60_mem mem_fle_4_in_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_23_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_24_ccff_tail), .mem_out
       (mux_tree_size60_24_sram), .mem_outb
       (mux_tree_size60_24_sram_inv));
  mux_tree_size60_mem mem_fle_4_in_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_24_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_25_ccff_tail), .mem_out
       (mux_tree_size60_25_sram), .mem_outb
       (mux_tree_size60_25_sram_inv));
  mux_tree_size60_mem mem_fle_4_in_2(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_25_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_26_ccff_tail), .mem_out
       (mux_tree_size60_26_sram), .mem_outb
       (mux_tree_size60_26_sram_inv));
  mux_tree_size60_mem mem_fle_4_in_3(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_26_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_27_ccff_tail), .mem_out
       (mux_tree_size60_27_sram), .mem_outb
       (mux_tree_size60_27_sram_inv));
  mux_tree_size60_mem mem_fle_4_in_4(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_27_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_28_ccff_tail), .mem_out
       (mux_tree_size60_28_sram), .mem_outb
       (mux_tree_size60_28_sram_inv));
  mux_tree_size60_mem mem_fle_4_in_5(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_28_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_29_ccff_tail), .mem_out
       (mux_tree_size60_29_sram), .mem_outb
       (mux_tree_size60_29_sram_inv));
  mux_tree_size60_mem mem_fle_5_in_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_29_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_30_ccff_tail), .mem_out
       (mux_tree_size60_30_sram), .mem_outb
       (mux_tree_size60_30_sram_inv));
  mux_tree_size60_mem mem_fle_5_in_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_30_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_31_ccff_tail), .mem_out
       (mux_tree_size60_31_sram), .mem_outb
       (mux_tree_size60_31_sram_inv));
  mux_tree_size60_mem mem_fle_5_in_2(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_31_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_32_ccff_tail), .mem_out
       (mux_tree_size60_32_sram), .mem_outb
       (mux_tree_size60_32_sram_inv));
  mux_tree_size60_mem mem_fle_5_in_3(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_32_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_33_ccff_tail), .mem_out
       (mux_tree_size60_33_sram), .mem_outb
       (mux_tree_size60_33_sram_inv));
  mux_tree_size60_mem mem_fle_5_in_4(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_33_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_34_ccff_tail), .mem_out
       (mux_tree_size60_34_sram), .mem_outb
       (mux_tree_size60_34_sram_inv));
  mux_tree_size60_mem mem_fle_5_in_5(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_34_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_35_ccff_tail), .mem_out
       (mux_tree_size60_35_sram), .mem_outb
       (mux_tree_size60_35_sram_inv));
  mux_tree_size60_mem mem_fle_6_in_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_35_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_36_ccff_tail), .mem_out
       (mux_tree_size60_36_sram), .mem_outb
       (mux_tree_size60_36_sram_inv));
  mux_tree_size60_mem mem_fle_6_in_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_36_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_37_ccff_tail), .mem_out
       (mux_tree_size60_37_sram), .mem_outb
       (mux_tree_size60_37_sram_inv));
  mux_tree_size60_mem mem_fle_6_in_2(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_37_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_38_ccff_tail), .mem_out
       (mux_tree_size60_38_sram), .mem_outb
       (mux_tree_size60_38_sram_inv));
  mux_tree_size60_mem mem_fle_6_in_3(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_38_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_39_ccff_tail), .mem_out
       (mux_tree_size60_39_sram), .mem_outb
       (mux_tree_size60_39_sram_inv));
  mux_tree_size60_mem mem_fle_6_in_4(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_39_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_40_ccff_tail), .mem_out
       (mux_tree_size60_40_sram), .mem_outb
       (mux_tree_size60_40_sram_inv));
  mux_tree_size60_mem mem_fle_6_in_5(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_40_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_41_ccff_tail), .mem_out
       (mux_tree_size60_41_sram), .mem_outb
       (mux_tree_size60_41_sram_inv));
  mux_tree_size60_mem mem_fle_7_in_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_41_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_42_ccff_tail), .mem_out
       (mux_tree_size60_42_sram), .mem_outb
       (mux_tree_size60_42_sram_inv));
  mux_tree_size60_mem mem_fle_7_in_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_42_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_43_ccff_tail), .mem_out
       (mux_tree_size60_43_sram), .mem_outb
       (mux_tree_size60_43_sram_inv));
  mux_tree_size60_mem mem_fle_7_in_2(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_43_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_44_ccff_tail), .mem_out
       (mux_tree_size60_44_sram), .mem_outb
       (mux_tree_size60_44_sram_inv));
  mux_tree_size60_mem mem_fle_7_in_3(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_44_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_45_ccff_tail), .mem_out
       (mux_tree_size60_45_sram), .mem_outb
       (mux_tree_size60_45_sram_inv));
  mux_tree_size60_mem mem_fle_7_in_4(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_45_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_46_ccff_tail), .mem_out
       (mux_tree_size60_46_sram), .mem_outb
       (mux_tree_size60_46_sram_inv));
  mux_tree_size60_mem mem_fle_7_in_5(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_46_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_47_ccff_tail), .mem_out
       (mux_tree_size60_47_sram), .mem_outb
       (mux_tree_size60_47_sram_inv));
  mux_tree_size60_mem mem_fle_8_in_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_47_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_48_ccff_tail), .mem_out
       (mux_tree_size60_48_sram), .mem_outb
       (mux_tree_size60_48_sram_inv));
  mux_tree_size60_mem mem_fle_8_in_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_48_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_49_ccff_tail), .mem_out
       (mux_tree_size60_49_sram), .mem_outb
       (mux_tree_size60_49_sram_inv));
  mux_tree_size60_mem mem_fle_8_in_2(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_49_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_50_ccff_tail), .mem_out
       (mux_tree_size60_50_sram), .mem_outb
       (mux_tree_size60_50_sram_inv));
  mux_tree_size60_mem mem_fle_8_in_3(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_50_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_51_ccff_tail), .mem_out
       (mux_tree_size60_51_sram), .mem_outb
       (mux_tree_size60_51_sram_inv));
  mux_tree_size60_mem mem_fle_8_in_4(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_51_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_52_ccff_tail), .mem_out
       (mux_tree_size60_52_sram), .mem_outb
       (mux_tree_size60_52_sram_inv));
  mux_tree_size60_mem mem_fle_8_in_5(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_52_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_53_ccff_tail), .mem_out
       (mux_tree_size60_53_sram), .mem_outb
       (mux_tree_size60_53_sram_inv));
  mux_tree_size60_mem mem_fle_9_in_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_53_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_54_ccff_tail), .mem_out
       (mux_tree_size60_54_sram), .mem_outb
       (mux_tree_size60_54_sram_inv));
  mux_tree_size60_mem mem_fle_9_in_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_54_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_55_ccff_tail), .mem_out
       (mux_tree_size60_55_sram), .mem_outb
       (mux_tree_size60_55_sram_inv));
  mux_tree_size60_mem mem_fle_9_in_2(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_55_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_56_ccff_tail), .mem_out
       (mux_tree_size60_56_sram), .mem_outb
       (mux_tree_size60_56_sram_inv));
  mux_tree_size60_mem mem_fle_9_in_3(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_56_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_57_ccff_tail), .mem_out
       (mux_tree_size60_57_sram), .mem_outb
       (mux_tree_size60_57_sram_inv));
  mux_tree_size60_mem mem_fle_9_in_4(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_57_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_58_ccff_tail), .mem_out
       (mux_tree_size60_58_sram), .mem_outb
       (mux_tree_size60_58_sram_inv));
  mux_tree_size60_mem mem_fle_9_in_5(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_58_ccff_tail),
       .ccff_tail (ccff_tail), .mem_out (mux_tree_size60_59_sram),
       .mem_outb (mux_tree_size60_59_sram_inv));
endmodule

module grid_clb(pReset, prog_clk, set, reset, clk,
     top_width_0_height_0_subtile_0__pin_I_0_,
     top_width_0_height_0_subtile_0__pin_I_4_,
     top_width_0_height_0_subtile_0__pin_I_8_,
     top_width_0_height_0_subtile_0__pin_I_12_,
     top_width_0_height_0_subtile_0__pin_I_16_,
     top_width_0_height_0_subtile_0__pin_I_20_,
     top_width_0_height_0_subtile_0__pin_I_24_,
     top_width_0_height_0_subtile_0__pin_I_28_,
     top_width_0_height_0_subtile_0__pin_I_32_,
     top_width_0_height_0_subtile_0__pin_I_36_,
     top_width_0_height_0_subtile_0__pin_clk_0_,
     right_width_0_height_0_subtile_0__pin_I_1_,
     right_width_0_height_0_subtile_0__pin_I_5_,
     right_width_0_height_0_subtile_0__pin_I_9_,
     right_width_0_height_0_subtile_0__pin_I_13_,
     right_width_0_height_0_subtile_0__pin_I_17_,
     right_width_0_height_0_subtile_0__pin_I_21_,
     right_width_0_height_0_subtile_0__pin_I_25_,
     right_width_0_height_0_subtile_0__pin_I_29_,
     right_width_0_height_0_subtile_0__pin_I_33_,
     right_width_0_height_0_subtile_0__pin_I_37_,
     bottom_width_0_height_0_subtile_0__pin_I_2_,
     bottom_width_0_height_0_subtile_0__pin_I_6_,
     bottom_width_0_height_0_subtile_0__pin_I_10_,
     bottom_width_0_height_0_subtile_0__pin_I_14_,
     bottom_width_0_height_0_subtile_0__pin_I_18_,
     bottom_width_0_height_0_subtile_0__pin_I_22_,
     bottom_width_0_height_0_subtile_0__pin_I_26_,
     bottom_width_0_height_0_subtile_0__pin_I_30_,
     bottom_width_0_height_0_subtile_0__pin_I_34_,
     bottom_width_0_height_0_subtile_0__pin_I_38_,
     left_width_0_height_0_subtile_0__pin_I_3_,
     left_width_0_height_0_subtile_0__pin_I_7_,
     left_width_0_height_0_subtile_0__pin_I_11_,
     left_width_0_height_0_subtile_0__pin_I_15_,
     left_width_0_height_0_subtile_0__pin_I_19_,
     left_width_0_height_0_subtile_0__pin_I_23_,
     left_width_0_height_0_subtile_0__pin_I_27_,
     left_width_0_height_0_subtile_0__pin_I_31_,
     left_width_0_height_0_subtile_0__pin_I_35_,
     left_width_0_height_0_subtile_0__pin_I_39_, ccff_head,
     top_width_0_height_0_subtile_0__pin_O_0_,
     top_width_0_height_0_subtile_0__pin_O_4_,
     top_width_0_height_0_subtile_0__pin_O_8_,
     top_width_0_height_0_subtile_0__pin_O_12_,
     top_width_0_height_0_subtile_0__pin_O_16_,
     right_width_0_height_0_subtile_0__pin_O_1_,
     right_width_0_height_0_subtile_0__pin_O_5_,
     right_width_0_height_0_subtile_0__pin_O_9_,
     right_width_0_height_0_subtile_0__pin_O_13_,
     right_width_0_height_0_subtile_0__pin_O_17_,
     bottom_width_0_height_0_subtile_0__pin_O_2_,
     bottom_width_0_height_0_subtile_0__pin_O_6_,
     bottom_width_0_height_0_subtile_0__pin_O_10_,
     bottom_width_0_height_0_subtile_0__pin_O_14_,
     bottom_width_0_height_0_subtile_0__pin_O_18_,
     left_width_0_height_0_subtile_0__pin_O_3_,
     left_width_0_height_0_subtile_0__pin_O_7_,
     left_width_0_height_0_subtile_0__pin_O_11_,
     left_width_0_height_0_subtile_0__pin_O_15_,
     left_width_0_height_0_subtile_0__pin_O_19_, ccff_tail);
  input [0:0] pReset, prog_clk, set, reset, clk,
       top_width_0_height_0_subtile_0__pin_I_0_,
       top_width_0_height_0_subtile_0__pin_I_4_,
       top_width_0_height_0_subtile_0__pin_I_8_,
       top_width_0_height_0_subtile_0__pin_I_12_,
       top_width_0_height_0_subtile_0__pin_I_16_,
       top_width_0_height_0_subtile_0__pin_I_20_,
       top_width_0_height_0_subtile_0__pin_I_24_,
       top_width_0_height_0_subtile_0__pin_I_28_,
       top_width_0_height_0_subtile_0__pin_I_32_,
       top_width_0_height_0_subtile_0__pin_I_36_,
       top_width_0_height_0_subtile_0__pin_clk_0_,
       right_width_0_height_0_subtile_0__pin_I_1_,
       right_width_0_height_0_subtile_0__pin_I_5_,
       right_width_0_height_0_subtile_0__pin_I_9_,
       right_width_0_height_0_subtile_0__pin_I_13_,
       right_width_0_height_0_subtile_0__pin_I_17_,
       right_width_0_height_0_subtile_0__pin_I_21_,
       right_width_0_height_0_subtile_0__pin_I_25_,
       right_width_0_height_0_subtile_0__pin_I_29_,
       right_width_0_height_0_subtile_0__pin_I_33_,
       right_width_0_height_0_subtile_0__pin_I_37_,
       bottom_width_0_height_0_subtile_0__pin_I_2_,
       bottom_width_0_height_0_subtile_0__pin_I_6_,
       bottom_width_0_height_0_subtile_0__pin_I_10_,
       bottom_width_0_height_0_subtile_0__pin_I_14_,
       bottom_width_0_height_0_subtile_0__pin_I_18_,
       bottom_width_0_height_0_subtile_0__pin_I_22_,
       bottom_width_0_height_0_subtile_0__pin_I_26_,
       bottom_width_0_height_0_subtile_0__pin_I_30_,
       bottom_width_0_height_0_subtile_0__pin_I_34_,
       bottom_width_0_height_0_subtile_0__pin_I_38_,
       left_width_0_height_0_subtile_0__pin_I_3_,
       left_width_0_height_0_subtile_0__pin_I_7_,
       left_width_0_height_0_subtile_0__pin_I_11_,
       left_width_0_height_0_subtile_0__pin_I_15_,
       left_width_0_height_0_subtile_0__pin_I_19_,
       left_width_0_height_0_subtile_0__pin_I_23_,
       left_width_0_height_0_subtile_0__pin_I_27_,
       left_width_0_height_0_subtile_0__pin_I_31_,
       left_width_0_height_0_subtile_0__pin_I_35_,
       left_width_0_height_0_subtile_0__pin_I_39_, ccff_head;
  output [0:0] top_width_0_height_0_subtile_0__pin_O_0_,
       top_width_0_height_0_subtile_0__pin_O_4_,
       top_width_0_height_0_subtile_0__pin_O_8_,
       top_width_0_height_0_subtile_0__pin_O_12_,
       top_width_0_height_0_subtile_0__pin_O_16_,
       right_width_0_height_0_subtile_0__pin_O_1_,
       right_width_0_height_0_subtile_0__pin_O_5_,
       right_width_0_height_0_subtile_0__pin_O_9_,
       right_width_0_height_0_subtile_0__pin_O_13_,
       right_width_0_height_0_subtile_0__pin_O_17_,
       bottom_width_0_height_0_subtile_0__pin_O_2_,
       bottom_width_0_height_0_subtile_0__pin_O_6_,
       bottom_width_0_height_0_subtile_0__pin_O_10_,
       bottom_width_0_height_0_subtile_0__pin_O_14_,
       bottom_width_0_height_0_subtile_0__pin_O_18_,
       left_width_0_height_0_subtile_0__pin_O_3_,
       left_width_0_height_0_subtile_0__pin_O_7_,
       left_width_0_height_0_subtile_0__pin_O_11_,
       left_width_0_height_0_subtile_0__pin_O_15_,
       left_width_0_height_0_subtile_0__pin_O_19_, ccff_tail;
  wire [0:0] pReset, prog_clk, set, reset, clk,
       top_width_0_height_0_subtile_0__pin_I_0_,
       top_width_0_height_0_subtile_0__pin_I_4_,
       top_width_0_height_0_subtile_0__pin_I_8_,
       top_width_0_height_0_subtile_0__pin_I_12_,
       top_width_0_height_0_subtile_0__pin_I_16_,
       top_width_0_height_0_subtile_0__pin_I_20_,
       top_width_0_height_0_subtile_0__pin_I_24_,
       top_width_0_height_0_subtile_0__pin_I_28_,
       top_width_0_height_0_subtile_0__pin_I_32_,
       top_width_0_height_0_subtile_0__pin_I_36_,
       top_width_0_height_0_subtile_0__pin_clk_0_,
       right_width_0_height_0_subtile_0__pin_I_1_,
       right_width_0_height_0_subtile_0__pin_I_5_,
       right_width_0_height_0_subtile_0__pin_I_9_,
       right_width_0_height_0_subtile_0__pin_I_13_,
       right_width_0_height_0_subtile_0__pin_I_17_,
       right_width_0_height_0_subtile_0__pin_I_21_,
       right_width_0_height_0_subtile_0__pin_I_25_,
       right_width_0_height_0_subtile_0__pin_I_29_,
       right_width_0_height_0_subtile_0__pin_I_33_,
       right_width_0_height_0_subtile_0__pin_I_37_,
       bottom_width_0_height_0_subtile_0__pin_I_2_,
       bottom_width_0_height_0_subtile_0__pin_I_6_,
       bottom_width_0_height_0_subtile_0__pin_I_10_,
       bottom_width_0_height_0_subtile_0__pin_I_14_,
       bottom_width_0_height_0_subtile_0__pin_I_18_,
       bottom_width_0_height_0_subtile_0__pin_I_22_,
       bottom_width_0_height_0_subtile_0__pin_I_26_,
       bottom_width_0_height_0_subtile_0__pin_I_30_,
       bottom_width_0_height_0_subtile_0__pin_I_34_,
       bottom_width_0_height_0_subtile_0__pin_I_38_,
       left_width_0_height_0_subtile_0__pin_I_3_,
       left_width_0_height_0_subtile_0__pin_I_7_,
       left_width_0_height_0_subtile_0__pin_I_11_,
       left_width_0_height_0_subtile_0__pin_I_15_,
       left_width_0_height_0_subtile_0__pin_I_19_,
       left_width_0_height_0_subtile_0__pin_I_23_,
       left_width_0_height_0_subtile_0__pin_I_27_,
       left_width_0_height_0_subtile_0__pin_I_31_,
       left_width_0_height_0_subtile_0__pin_I_35_,
       left_width_0_height_0_subtile_0__pin_I_39_, ccff_head;
  wire [0:0] top_width_0_height_0_subtile_0__pin_O_0_,
       top_width_0_height_0_subtile_0__pin_O_4_,
       top_width_0_height_0_subtile_0__pin_O_8_,
       top_width_0_height_0_subtile_0__pin_O_12_,
       top_width_0_height_0_subtile_0__pin_O_16_,
       right_width_0_height_0_subtile_0__pin_O_1_,
       right_width_0_height_0_subtile_0__pin_O_5_,
       right_width_0_height_0_subtile_0__pin_O_9_,
       right_width_0_height_0_subtile_0__pin_O_13_,
       right_width_0_height_0_subtile_0__pin_O_17_,
       bottom_width_0_height_0_subtile_0__pin_O_2_,
       bottom_width_0_height_0_subtile_0__pin_O_6_,
       bottom_width_0_height_0_subtile_0__pin_O_10_,
       bottom_width_0_height_0_subtile_0__pin_O_14_,
       bottom_width_0_height_0_subtile_0__pin_O_18_,
       left_width_0_height_0_subtile_0__pin_O_3_,
       left_width_0_height_0_subtile_0__pin_O_7_,
       left_width_0_height_0_subtile_0__pin_O_11_,
       left_width_0_height_0_subtile_0__pin_O_15_,
       left_width_0_height_0_subtile_0__pin_O_19_, ccff_tail;
  logical_tile_clb_mode_clb_ logical_tile_clb_mode_clb__0(.pReset
       (pReset), .prog_clk (prog_clk), .set (set), .reset (reset), .clk
       (clk), .clb_I ({top_width_0_height_0_subtile_0__pin_I_0_,
       right_width_0_height_0_subtile_0__pin_I_1_,
       bottom_width_0_height_0_subtile_0__pin_I_2_,
       left_width_0_height_0_subtile_0__pin_I_3_,
       top_width_0_height_0_subtile_0__pin_I_4_,
       right_width_0_height_0_subtile_0__pin_I_5_,
       bottom_width_0_height_0_subtile_0__pin_I_6_,
       left_width_0_height_0_subtile_0__pin_I_7_,
       top_width_0_height_0_subtile_0__pin_I_8_,
       right_width_0_height_0_subtile_0__pin_I_9_,
       bottom_width_0_height_0_subtile_0__pin_I_10_,
       left_width_0_height_0_subtile_0__pin_I_11_,
       top_width_0_height_0_subtile_0__pin_I_12_,
       right_width_0_height_0_subtile_0__pin_I_13_,
       bottom_width_0_height_0_subtile_0__pin_I_14_,
       left_width_0_height_0_subtile_0__pin_I_15_,
       top_width_0_height_0_subtile_0__pin_I_16_,
       right_width_0_height_0_subtile_0__pin_I_17_,
       bottom_width_0_height_0_subtile_0__pin_I_18_,
       left_width_0_height_0_subtile_0__pin_I_19_,
       top_width_0_height_0_subtile_0__pin_I_20_,
       right_width_0_height_0_subtile_0__pin_I_21_,
       bottom_width_0_height_0_subtile_0__pin_I_22_,
       left_width_0_height_0_subtile_0__pin_I_23_,
       top_width_0_height_0_subtile_0__pin_I_24_,
       right_width_0_height_0_subtile_0__pin_I_25_,
       bottom_width_0_height_0_subtile_0__pin_I_26_,
       left_width_0_height_0_subtile_0__pin_I_27_,
       top_width_0_height_0_subtile_0__pin_I_28_,
       right_width_0_height_0_subtile_0__pin_I_29_,
       bottom_width_0_height_0_subtile_0__pin_I_30_,
       left_width_0_height_0_subtile_0__pin_I_31_,
       top_width_0_height_0_subtile_0__pin_I_32_,
       right_width_0_height_0_subtile_0__pin_I_33_,
       bottom_width_0_height_0_subtile_0__pin_I_34_,
       left_width_0_height_0_subtile_0__pin_I_35_,
       top_width_0_height_0_subtile_0__pin_I_36_,
       right_width_0_height_0_subtile_0__pin_I_37_,
       bottom_width_0_height_0_subtile_0__pin_I_38_,
       left_width_0_height_0_subtile_0__pin_I_39_}), .clb_clk
       (top_width_0_height_0_subtile_0__pin_clk_0_), .ccff_head
       (ccff_head), .clb_O ({top_width_0_height_0_subtile_0__pin_O_0_,
       right_width_0_height_0_subtile_0__pin_O_1_,
       bottom_width_0_height_0_subtile_0__pin_O_2_,
       left_width_0_height_0_subtile_0__pin_O_3_,
       top_width_0_height_0_subtile_0__pin_O_4_,
       right_width_0_height_0_subtile_0__pin_O_5_,
       bottom_width_0_height_0_subtile_0__pin_O_6_,
       left_width_0_height_0_subtile_0__pin_O_7_,
       top_width_0_height_0_subtile_0__pin_O_8_,
       right_width_0_height_0_subtile_0__pin_O_9_,
       bottom_width_0_height_0_subtile_0__pin_O_10_,
       left_width_0_height_0_subtile_0__pin_O_11_,
       top_width_0_height_0_subtile_0__pin_O_12_,
       right_width_0_height_0_subtile_0__pin_O_13_,
       bottom_width_0_height_0_subtile_0__pin_O_14_,
       left_width_0_height_0_subtile_0__pin_O_15_,
       top_width_0_height_0_subtile_0__pin_O_16_,
       right_width_0_height_0_subtile_0__pin_O_17_,
       bottom_width_0_height_0_subtile_0__pin_O_18_,
       left_width_0_height_0_subtile_0__pin_O_19_}), .ccff_tail
       (ccff_tail));
endmodule

