<stg><name>compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config6></name>


<trans_list>

<trans id="114" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:4  %in_elem_data_V_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %in_elem_data_V_read)

]]></Node>
<StgValue><ssdm name="in_elem_data_V_read_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:5  %kernel_data_V_1632_load = load i8* @kernel_data_V_1632, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_1632_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:6  %kernel_data_V_2633_load = load i8* @kernel_data_V_2633, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_2633_load"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:7  %kernel_data_V_4635_load = load i8* @kernel_data_V_4635, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_4635_load"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:8  %kernel_data_V_5636_load = load i8* @kernel_data_V_5636, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_5636_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:9  %kernel_data_V_7638_load = load i8* @kernel_data_V_7638, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7638_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:10  %kernel_data_V_8_load = load i8* @kernel_data_V_8, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_8_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="72" op_0_bw="72" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
codeRepl:11  %call_ret8 = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8, i8 } @"shift_line_buffer<array<ap_fixed<8, 2, 0, 0, 0>, 1u>, config6>"(i8 %in_elem_data_V_read_2, i8 %kernel_data_V_1632_load, i8 %kernel_data_V_2633_load, i8 %kernel_data_V_4635_load, i8 %kernel_data_V_5636_load, i8 %kernel_data_V_7638_load, i8 %kernel_data_V_8_load)

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="72">
<![CDATA[
codeRepl:12  %kernel_data_V_6637_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret8, 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_6637_ret"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="72">
<![CDATA[
codeRepl:13  %kernel_data_V_3634_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret8, 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3634_ret"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="72">
<![CDATA[
codeRepl:14  %kernel_data_V_0_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret8, 0

]]></Node>
<StgValue><ssdm name="kernel_data_V_0_ret"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="72">
<![CDATA[
codeRepl:15  %kernel_data_V_1632_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret8, 3

]]></Node>
<StgValue><ssdm name="kernel_data_V_1632_ret"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:16  store i8 %kernel_data_V_1632_ret, i8* @kernel_data_V_1632, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="72">
<![CDATA[
codeRepl:17  %kernel_data_V_2633_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret8, 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_2633_ret"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:18  store i8 %kernel_data_V_2633_ret, i8* @kernel_data_V_2633, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="72">
<![CDATA[
codeRepl:19  %kernel_data_V_4635_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret8, 5

]]></Node>
<StgValue><ssdm name="kernel_data_V_4635_ret"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:20  store i8 %kernel_data_V_4635_ret, i8* @kernel_data_V_4635, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="72">
<![CDATA[
codeRepl:21  %kernel_data_V_5636_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret8, 6

]]></Node>
<StgValue><ssdm name="kernel_data_V_5636_ret"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:22  store i8 %kernel_data_V_5636_ret, i8* @kernel_data_V_5636, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="72">
<![CDATA[
codeRepl:23  %kernel_data_V_7638_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret8, 7

]]></Node>
<StgValue><ssdm name="kernel_data_V_7638_ret"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:24  store i8 %kernel_data_V_7638_ret, i8* @kernel_data_V_7638, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="72">
<![CDATA[
codeRepl:25  %kernel_data_V_8_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret8, 8

]]></Node>
<StgValue><ssdm name="kernel_data_V_8_ret"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:26  store i8 %kernel_data_V_8_ret, i8* @kernel_data_V_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:27  %sX_2_load = load i32* @sX_2, align 4

]]></Node>
<StgValue><ssdm name="sX_2_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:28  %icmp_ln289 = icmp eq i32 %sX_2_load, 2

]]></Node>
<StgValue><ssdm name="icmp_ln289"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:29  %sY_2_load = load i32* @sY_2, align 4

]]></Node>
<StgValue><ssdm name="sY_2_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:30  %icmp_ln289_7 = icmp eq i32 %sY_2_load, 2

]]></Node>
<StgValue><ssdm name="icmp_ln289_7"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:31  %pY_2_load = load i32* @pY_2, align 4

]]></Node>
<StgValue><ssdm name="pY_2_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:32  %tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_2_load, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
codeRepl:33  %icmp_ln289_8 = icmp sgt i31 %tmp, 0

]]></Node>
<StgValue><ssdm name="icmp_ln289_8"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:34  %pX_2_load = load i32* @pX_2, align 4

]]></Node>
<StgValue><ssdm name="pX_2_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:35  %tmp_4822 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_2_load, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_4822"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
codeRepl:36  %icmp_ln289_9 = icmp sgt i31 %tmp_4822, 0

]]></Node>
<StgValue><ssdm name="icmp_ln289_9"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:37  %and_ln289 = and i1 %icmp_ln289, %icmp_ln289_7

]]></Node>
<StgValue><ssdm name="and_ln289"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:38  %and_ln289_5 = and i1 %icmp_ln289_8, %icmp_ln289_9

]]></Node>
<StgValue><ssdm name="and_ln289_5"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:39  %and_ln289_6 = and i1 %and_ln289_5, %and_ln289

]]></Node>
<StgValue><ssdm name="and_ln289_6"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl:40  br i1 %and_ln289_6, label %0, label %._crit_edge22

]]></Node>
<StgValue><ssdm name="br_ln289"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config6_mult>.0.0.0.0.0"(i8 %kernel_data_V_0_ret, i8 %kernel_data_V_1632_ret, i8 %kernel_data_V_2633_ret, i8 %kernel_data_V_3634_ret, i8 %kernel_data_V_4635_ret, i8 %kernel_data_V_5636_ret, i8 %kernel_data_V_6637_ret, i8 %kernel_data_V_7638_ret, i8 %kernel_data_V_8_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge22:0  %icmp_ln313 = icmp eq i32 %pX_2_load, 65

]]></Node>
<StgValue><ssdm name="icmp_ln313"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge22:1  br i1 %icmp_ln313, label %1, label %5

]]></Node>
<StgValue><ssdm name="br_ln313"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln326 = add nsw i32 %pX_2_load, 1

]]></Node>
<StgValue><ssdm name="add_ln326"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln326, i32* @pX_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln328 = add i32 %sX_2_load, 1

]]></Node>
<StgValue><ssdm name="add_ln328"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln328 = select i1 %icmp_ln289, i32 2, i32 %add_ln328

]]></Node>
<StgValue><ssdm name="select_ln328"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  store i32 %select_ln328, i32* @sX_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln328"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 0, i32* @pX_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln315"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 0, i32* @sX_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln316"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln317 = icmp eq i32 %pY_2_load, 65

]]></Node>
<StgValue><ssdm name="icmp_ln317"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln317, label %2, label %3

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln321 = add nsw i32 %pY_2_load, 1

]]></Node>
<StgValue><ssdm name="add_ln321"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln321, i32* @pY_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln321"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln323 = add i32 %sY_2_load, 1

]]></Node>
<StgValue><ssdm name="add_ln323"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln323 = select i1 %icmp_ln289_7, i32 2, i32 %add_ln323

]]></Node>
<StgValue><ssdm name="select_ln323"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 0, i32* @pY_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln320"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="65" st_id="3" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config6_mult>.0.0.0.0.0"(i8 %kernel_data_V_0_ret, i8 %kernel_data_V_1632_ret, i8 %kernel_data_V_2633_ret, i8 %kernel_data_V_3634_ret, i8 %kernel_data_V_4635_ret, i8 %kernel_data_V_5636_ret, i8 %kernel_data_V_6637_ret, i8 %kernel_data_V_7638_ret, i8 %kernel_data_V_8_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %storemerge = phi i32 [ %select_ln323, %3 ], [ 0, %2 ]

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %storemerge, i32* @sY_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln319"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="68" st_id="4" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config6_mult>.0.0.0.0.0"(i8 %kernel_data_V_0_ret, i8 %kernel_data_V_1632_ret, i8 %kernel_data_V_2633_ret, i8 %kernel_data_V_3634_ret, i8 %kernel_data_V_4635_ret, i8 %kernel_data_V_5636_ret, i8 %kernel_data_V_6637_ret, i8 %kernel_data_V_7638_ret, i8 %kernel_data_V_8_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="69" st_id="5" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config6_mult>.0.0.0.0.0"(i8 %kernel_data_V_0_ret, i8 %kernel_data_V_1632_ret, i8 %kernel_data_V_2633_ret, i8 %kernel_data_V_3634_ret, i8 %kernel_data_V_4635_ret, i8 %kernel_data_V_5636_ret, i8 %kernel_data_V_6637_ret, i8 %kernel_data_V_7638_ret, i8 %kernel_data_V_8_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="70" st_id="6" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config6_mult>.0.0.0.0.0"(i8 %kernel_data_V_0_ret, i8 %kernel_data_V_1632_ret, i8 %kernel_data_V_2633_ret, i8 %kernel_data_V_3634_ret, i8 %kernel_data_V_4635_ret, i8 %kernel_data_V_5636_ret, i8 %kernel_data_V_6637_ret, i8 %kernel_data_V_7638_ret, i8 %kernel_data_V_8_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="71" st_id="7" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config6_mult>.0.0.0.0.0"(i8 %kernel_data_V_0_ret, i8 %kernel_data_V_1632_ret, i8 %kernel_data_V_2633_ret, i8 %kernel_data_V_3634_ret, i8 %kernel_data_V_4635_ret, i8 %kernel_data_V_5636_ret, i8 %kernel_data_V_6637_ret, i8 %kernel_data_V_7638_ret, i8 %kernel_data_V_8_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="32">
<![CDATA[
:1  %res_out_0_V = extractvalue { i8, i8, i8, i8 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="res_out_0_V"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="32">
<![CDATA[
:2  %res_out_1_V = extractvalue { i8, i8, i8, i8 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="res_out_1_V"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="32">
<![CDATA[
:3  %res_out_2_V = extractvalue { i8, i8, i8, i8 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="res_out_2_V"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="32">
<![CDATA[
:4  %res_out_3_V = extractvalue { i8, i8, i8, i8 } %call_ret, 3

]]></Node>
<StgValue><ssdm name="res_out_3_V"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecInterface(i8* %res_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str864, i32 0, i32 0, [1 x i8]* @p_str865, [1 x i8]* @p_str866, [1 x i8]* @p_str867, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str868, [1 x i8]* @p_str869)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(i8* %res_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str871, i32 0, i32 0, [1 x i8]* @p_str872, [1 x i8]* @p_str873, [1 x i8]* @p_str874, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str875, [1 x i8]* @p_str876)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecInterface(i8* %res_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str878, i32 0, i32 0, [1 x i8]* @p_str879, [1 x i8]* @p_str880, [1 x i8]* @p_str881, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str882, [1 x i8]* @p_str883)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecInterface(i8* %res_stream_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str885, i32 0, i32 0, [1 x i8]* @p_str886, [1 x i8]* @p_str887, [1 x i8]* @p_str888, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str889, [1 x i8]* @p_str890)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:5  call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P(i8* %res_stream_V_data_0_V, i8* %res_stream_V_data_1_V, i8* %res_stream_V_data_2_V, i8* %res_stream_V_data_3_V, i8 %res_out_0_V, i8 %res_out_1_V, i8 %res_out_2_V, i8 %res_out_3_V)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge22

]]></Node>
<StgValue><ssdm name="br_ln310"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln325"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln330"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
