<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="UltraRAMTest_behav.wdb" id="1">
         <top_modules>
            <top_module name="UltraRAMTest" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="104.562 ns"></ZoomStartTime>
      <ZoomEndTime time="153.003 ns"></ZoomEndTime>
      <Cursor1Time time="121.100 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="232"></NameColumnWidth>
      <ValueColumnWidth column_width="197"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="7" />
   <wvobject type="logic" fp_name="/UltraRAMTest/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/UltraRAMTest/count">
      <obj_property name="ElementShortName">count[7:0]</obj_property>
      <obj_property name="ObjectShortName">count[7:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/UltraRAMTest/ready">
      <obj_property name="ElementShortName">ready</obj_property>
      <obj_property name="ObjectShortName">ready</obj_property>
   </wvobject>
   <wvobject type="group" fp_name="group970">
      <obj_property name="label">RAM X</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject type="array" fp_name="/UltraRAMTest/x_porta_addr">
         <obj_property name="ElementShortName">x_porta_addr[22:0]</obj_property>
         <obj_property name="ObjectShortName">x_porta_addr[22:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/UltraRAMTest/x_porta_en">
         <obj_property name="ElementShortName">x_porta_en</obj_property>
         <obj_property name="ObjectShortName">x_porta_en</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/UltraRAMTest/x_porta_wdata">
         <obj_property name="ElementShortName">x_porta_wdata[71:0]</obj_property>
         <obj_property name="ObjectShortName">x_porta_wdata[71:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/UltraRAMTest/x_porta_wr">
         <obj_property name="ElementShortName">x_porta_wr</obj_property>
         <obj_property name="ObjectShortName">x_porta_wr</obj_property>
      </wvobject>
      <wvobject fp_name="divider973" type="divider">
      </wvobject>
      <wvobject type="array" fp_name="/UltraRAMTest/x_portb_addr">
         <obj_property name="ElementShortName">x_portb_addr[22:0]</obj_property>
         <obj_property name="ObjectShortName">x_portb_addr[22:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/UltraRAMTest/x_portb_en">
         <obj_property name="ElementShortName">x_portb_en</obj_property>
         <obj_property name="ObjectShortName">x_portb_en</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/UltraRAMTest/x_portb_rdaccess">
         <obj_property name="ElementShortName">x_portb_rdaccess</obj_property>
         <obj_property name="ObjectShortName">x_portb_rdaccess</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/UltraRAMTest/x_portb_rdata">
         <obj_property name="ElementShortName">x_portb_rdata[71:0]</obj_property>
         <obj_property name="ObjectShortName">x_portb_rdata[71:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/UltraRAMTest/x_portb_wr">
         <obj_property name="ElementShortName">x_portb_wr</obj_property>
         <obj_property name="ObjectShortName">x_portb_wr</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group971">
      <obj_property name="label">RAM Y</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject type="array" fp_name="/UltraRAMTest/y_porta_addr">
         <obj_property name="ElementShortName">y_porta_addr[22:0]</obj_property>
         <obj_property name="ObjectShortName">y_porta_addr[22:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/UltraRAMTest/y_porta_en">
         <obj_property name="ElementShortName">y_porta_en</obj_property>
         <obj_property name="ObjectShortName">y_porta_en</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/UltraRAMTest/y_porta_wdata">
         <obj_property name="ElementShortName">y_porta_wdata[71:0]</obj_property>
         <obj_property name="ObjectShortName">y_porta_wdata[71:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/UltraRAMTest/y_porta_wr">
         <obj_property name="ElementShortName">y_porta_wr</obj_property>
         <obj_property name="ObjectShortName">y_porta_wr</obj_property>
      </wvobject>
      <wvobject fp_name="divider972" type="divider">
      </wvobject>
      <wvobject type="array" fp_name="/UltraRAMTest/y_portb_addr">
         <obj_property name="ElementShortName">y_portb_addr[22:0]</obj_property>
         <obj_property name="ObjectShortName">y_portb_addr[22:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/UltraRAMTest/y_portb_en">
         <obj_property name="ElementShortName">y_portb_en</obj_property>
         <obj_property name="ObjectShortName">y_portb_en</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/UltraRAMTest/y_portb_rdaccess">
         <obj_property name="ElementShortName">y_portb_rdaccess</obj_property>
         <obj_property name="ObjectShortName">y_portb_rdaccess</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/UltraRAMTest/y_portb_rdata">
         <obj_property name="ElementShortName">y_portb_rdata[71:0]</obj_property>
         <obj_property name="ObjectShortName">y_portb_rdata[71:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/UltraRAMTest/y_portb_wr">
         <obj_property name="ElementShortName">y_portb_wr</obj_property>
         <obj_property name="ObjectShortName">y_portb_wr</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="divider974" type="divider">
   </wvobject>
   <wvobject type="group" fp_name="group984">
      <obj_property name="label">cascade</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject type="array" fp_name="/UltraRAMTest/portb_cascade/addr">
         <obj_property name="ElementShortName">addr[22:0]</obj_property>
         <obj_property name="ObjectShortName">addr[22:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/UltraRAMTest/portb_cascade/bwe">
         <obj_property name="ElementShortName">bwe[8:0]</obj_property>
         <obj_property name="ObjectShortName">bwe[8:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/UltraRAMTest/portb_cascade/dbiterr">
         <obj_property name="ElementShortName">dbiterr</obj_property>
         <obj_property name="ObjectShortName">dbiterr</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/UltraRAMTest/portb_cascade/din">
         <obj_property name="ElementShortName">din[71:0]</obj_property>
         <obj_property name="ObjectShortName">din[71:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/UltraRAMTest/portb_cascade/dout">
         <obj_property name="ElementShortName">dout[71:0]</obj_property>
         <obj_property name="ObjectShortName">dout[71:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/UltraRAMTest/portb_cascade/en">
         <obj_property name="ElementShortName">en</obj_property>
         <obj_property name="ObjectShortName">en</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/UltraRAMTest/portb_cascade/rdaccess">
         <obj_property name="ElementShortName">rdaccess</obj_property>
         <obj_property name="ObjectShortName">rdaccess</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/UltraRAMTest/portb_cascade/rdb">
         <obj_property name="ElementShortName">rdb</obj_property>
         <obj_property name="ObjectShortName">rdb</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/UltraRAMTest/portb_cascade/sbiterr">
         <obj_property name="ElementShortName">sbiterr</obj_property>
         <obj_property name="ObjectShortName">sbiterr</obj_property>
      </wvobject>
   </wvobject>
</wave_config>
