
*** Running vivado
    with args -log ip_design_led_controller_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ip_design_led_controller_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source ip_design_led_controller_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/ensc452/FinalProject/Zynq_book/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/ensc452/FinalProject/Zynq_book/vga_tutorial_students/vga_tutorial_students/vga_controller_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/ensc452/FinalProject/Zynq_book/LFSR_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'ac.uk:user:lms_pcore:1.0'. The one found in IP location 'u:/ensc452/FinalProject/Zynq_book/ip_repo' will take precedence over the same IP in location u:/ensc452/FinalProject/Zynq_book/ip_repo/ac.uk_user_lms_pcore_1.0
Command: synth_design -top ip_design_led_controller_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25324
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1106.551 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ip_design_led_controller_0_0' [u:/ensc452/FinalProject/Zynq_book/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ip/ip_design_led_controller_0_0/synth/ip_design_led_controller_0_0.vhd:83]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'led_controller_v1_0' declared at 'u:/ensc452/FinalProject/Zynq_book/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ipshared/7806/hdl/led_controller_v1_0.vhd:5' bound to instance 'U0' of component 'led_controller_v1_0' [u:/ensc452/FinalProject/Zynq_book/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ip/ip_design_led_controller_0_0/synth/ip_design_led_controller_0_0.vhd:148]
INFO: [Synth 8-638] synthesizing module 'led_controller_v1_0' [u:/ensc452/FinalProject/Zynq_book/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ipshared/7806/hdl/led_controller_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'led_controller_v1_0_S00_AXI' declared at 'u:/ensc452/FinalProject/Zynq_book/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ipshared/7806/hdl/led_controller_v1_0_S00_AXI.vhd:5' bound to instance 'led_controller_v1_0_S00_AXI_inst' of component 'led_controller_v1_0_S00_AXI' [u:/ensc452/FinalProject/Zynq_book/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ipshared/7806/hdl/led_controller_v1_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'led_controller_v1_0_S00_AXI' [u:/ensc452/FinalProject/Zynq_book/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ipshared/7806/hdl/led_controller_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [u:/ensc452/FinalProject/Zynq_book/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ipshared/7806/hdl/led_controller_v1_0_S00_AXI.vhd:218]
INFO: [Synth 8-226] default block is never used [u:/ensc452/FinalProject/Zynq_book/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ipshared/7806/hdl/led_controller_v1_0_S00_AXI.vhd:348]
INFO: [Synth 8-256] done synthesizing module 'led_controller_v1_0_S00_AXI' (1#1) [u:/ensc452/FinalProject/Zynq_book/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ipshared/7806/hdl/led_controller_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'led_controller_v1_0' (2#1) [u:/ensc452/FinalProject/Zynq_book/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ipshared/7806/hdl/led_controller_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'ip_design_led_controller_0_0' (3#1) [u:/ensc452/FinalProject/Zynq_book/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ip/ip_design_led_controller_0_0/synth/ip_design_led_controller_0_0.vhd:83]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1106.551 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1106.551 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1106.551 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1106.551 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1197.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1197.777 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1197.777 ; gain = 91.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1197.777 ; gain = 91.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1197.777 ; gain = 91.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1197.777 ; gain = 91.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1197.777 ; gain = 91.227
---------------------------------------------------------------------------------

*** Running vivado
    with args -log ip_design_led_controller_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ip_design_led_controller_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source ip_design_led_controller_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/ensc452/FinalProject/Zynq_book/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/ensc452/FinalProject/Zynq_book/vga_tutorial_students/vga_tutorial_students/vga_controller_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/ensc452/FinalProject/Zynq_book/LFSR_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'ac.uk:user:lms_pcore:1.0'. The one found in IP location 'u:/ensc452/FinalProject/Zynq_book/ip_repo' will take precedence over the same IP in location u:/ensc452/FinalProject/Zynq_book/ip_repo/ac.uk_user_lms_pcore_1.0
Command: synth_design -top ip_design_led_controller_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28056
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1106.812 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ip_design_led_controller_0_0' [u:/ensc452/FinalProject/Zynq_book/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ip/ip_design_led_controller_0_0/synth/ip_design_led_controller_0_0.vhd:83]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'led_controller_v1_0' declared at 'u:/ensc452/FinalProject/Zynq_book/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ipshared/7806/hdl/led_controller_v1_0.vhd:5' bound to instance 'U0' of component 'led_controller_v1_0' [u:/ensc452/FinalProject/Zynq_book/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ip/ip_design_led_controller_0_0/synth/ip_design_led_controller_0_0.vhd:148]
INFO: [Synth 8-638] synthesizing module 'led_controller_v1_0' [u:/ensc452/FinalProject/Zynq_book/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ipshared/7806/hdl/led_controller_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'led_controller_v1_0_S00_AXI' declared at 'u:/ensc452/FinalProject/Zynq_book/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ipshared/7806/hdl/led_controller_v1_0_S00_AXI.vhd:5' bound to instance 'led_controller_v1_0_S00_AXI_inst' of component 'led_controller_v1_0_S00_AXI' [u:/ensc452/FinalProject/Zynq_book/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ipshared/7806/hdl/led_controller_v1_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'led_controller_v1_0_S00_AXI' [u:/ensc452/FinalProject/Zynq_book/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ipshared/7806/hdl/led_controller_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [u:/ensc452/FinalProject/Zynq_book/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ipshared/7806/hdl/led_controller_v1_0_S00_AXI.vhd:218]
INFO: [Synth 8-226] default block is never used [u:/ensc452/FinalProject/Zynq_book/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ipshared/7806/hdl/led_controller_v1_0_S00_AXI.vhd:348]
INFO: [Synth 8-256] done synthesizing module 'led_controller_v1_0_S00_AXI' (1#1) [u:/ensc452/FinalProject/Zynq_book/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ipshared/7806/hdl/led_controller_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'led_controller_v1_0' (2#1) [u:/ensc452/FinalProject/Zynq_book/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ipshared/7806/hdl/led_controller_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'ip_design_led_controller_0_0' (3#1) [u:/ensc452/FinalProject/Zynq_book/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ip/ip_design_led_controller_0_0/synth/ip_design_led_controller_0_0.vhd:83]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1106.812 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1106.812 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1106.812 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1106.812 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1202.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1202.230 ; gain = 0.035
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1202.230 ; gain = 95.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1202.230 ; gain = 95.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1202.230 ; gain = 95.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1202.230 ; gain = 95.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1202.230 ; gain = 95.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1202.230 ; gain = 95.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1202.230 ; gain = 95.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1209.855 ; gain = 103.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1217.152 ; gain = 110.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1217.152 ; gain = 110.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1217.152 ; gain = 110.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1217.152 ; gain = 110.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1217.152 ; gain = 110.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1217.152 ; gain = 110.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     3|
|4     |LUT4 |    20|
|5     |LUT5 |     2|
|6     |LUT6 |    33|
|7     |FDRE |   167|
|8     |FDSE |     2|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1217.152 ; gain = 110.340
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1217.152 ; gain = 14.922
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1217.152 ; gain = 110.340
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1229.203 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1233.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 1233.641 ; gain = 126.828
INFO: [Common 17-1381] The checkpoint 'C:/Users/jrm22/Desktop/Zynq_book/adventures_with_ip.runs/ip_design_led_controller_0_0_synth_1/ip_design_led_controller_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ip_design_led_controller_0_0, cache-ID = 8c0b4c7348654873
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jrm22/Desktop/Zynq_book/adventures_with_ip.runs/ip_design_led_controller_0_0_synth_1/ip_design_led_controller_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ip_design_led_controller_0_0_utilization_synth.rpt -pb ip_design_led_controller_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar  7 18:29:20 2025...
