/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [2:0] _05_;
  wire [8:0] _06_;
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [16:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [13:0] celloutsig_0_32z;
  wire [8:0] celloutsig_0_34z;
  wire [2:0] celloutsig_0_35z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [29:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [25:0] celloutsig_1_10z;
  wire [10:0] celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [33:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_27z = celloutsig_0_9z[3] ? celloutsig_0_23z : celloutsig_0_1z[0];
  assign celloutsig_0_0z = ~(in_data[92] & in_data[92]);
  assign celloutsig_1_2z = ~(in_data[123] & in_data[155]);
  assign celloutsig_1_19z = ~(celloutsig_1_2z & celloutsig_1_8z);
  assign celloutsig_0_14z = ~(_00_ & celloutsig_0_11z);
  assign celloutsig_0_26z = ~(celloutsig_0_24z & celloutsig_0_25z);
  assign celloutsig_0_16z = !(celloutsig_0_6z ? celloutsig_0_15z : in_data[40]);
  assign celloutsig_0_7z = ~((in_data[38] | _01_) & celloutsig_0_5z);
  assign celloutsig_0_11z = ~((celloutsig_0_3z[9] | celloutsig_0_1z[1]) & _02_);
  assign celloutsig_1_18z = celloutsig_1_4z | celloutsig_1_11z[9];
  assign celloutsig_0_5z = in_data[84] | celloutsig_0_0z;
  assign celloutsig_1_5z = ~(celloutsig_1_3z ^ celloutsig_1_4z);
  assign celloutsig_0_29z = ~(_04_ ^ celloutsig_0_12z);
  reg [8:0] _20_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _20_ <= 9'h000;
    else _20_ <= { celloutsig_0_1z[13:6], celloutsig_0_0z };
  assign { _06_[8:7], _04_, _06_[5:4], _00_, _01_, _02_, _06_[0] } = _20_;
  reg [2:0] _21_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _21_ <= 3'h0;
    else _21_ <= { in_data[9:8], celloutsig_0_0z };
  assign { _05_[2:1], _03_ } = _21_;
  assign celloutsig_0_35z = { celloutsig_0_23z, celloutsig_0_11z, celloutsig_0_27z } / { 1'h1, celloutsig_0_29z, celloutsig_0_26z };
  assign celloutsig_1_6z = { in_data[187:166], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z } / { 1'h1, in_data[127:111], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_10z = in_data[142:117] / { 1'h1, celloutsig_1_6z[25:1] };
  assign celloutsig_1_4z = { in_data[98], celloutsig_1_0z } === { in_data[154:151], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_8z = { celloutsig_1_6z[28:18], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z } === { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_6z = ! { in_data[83:77], _06_[8:7], _04_, _06_[5:4], _00_, _01_, _02_, _06_[0] };
  assign celloutsig_0_23z = ! { celloutsig_0_10z[7:4], celloutsig_0_13z, celloutsig_0_7z };
  assign celloutsig_1_3z = { in_data[162:135], celloutsig_1_0z } < { in_data[172:142], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_24z = { _06_[8:7], _04_, _06_[5] } < { celloutsig_0_9z[20], celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_17z };
  assign celloutsig_0_19z = celloutsig_0_11z & ~(celloutsig_0_13z[6]);
  assign celloutsig_0_10z = celloutsig_0_1z[11:3] % { 1'h1, _06_[7], _04_, _06_[5:4], _00_, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_34z = { celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_15z } * { celloutsig_0_32z[9:6], celloutsig_0_25z, celloutsig_0_24z, _05_[2:1], _03_ };
  assign celloutsig_0_25z = & { celloutsig_0_24z, celloutsig_0_17z, celloutsig_0_15z, _00_, celloutsig_0_12z, _02_, _01_, _06_[4], celloutsig_0_0z };
  assign celloutsig_0_8z = | { _05_[2:1], _03_, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_15z = | celloutsig_0_10z[2:0];
  assign celloutsig_0_17z = ~^ { _06_[7], _04_, _06_[5:4], _00_, _01_, _02_, _06_[0], celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_12z, _06_[8:7], _04_, _06_[5:4], _00_, _01_, _02_, _06_[0] };
  assign celloutsig_0_12z = ^ { celloutsig_0_3z[9:2], celloutsig_0_7z };
  assign celloutsig_0_1z = in_data[62:46] >> { in_data[29:14], celloutsig_0_0z };
  assign celloutsig_0_21z = { _06_[7], _04_, _06_[5:4], celloutsig_0_19z } >> { _06_[5:4], _00_, _01_, _02_ };
  assign celloutsig_1_0z = in_data[164:160] >> in_data[167:163];
  assign celloutsig_1_11z = celloutsig_1_10z[16:6] >> { in_data[138:137], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_13z = celloutsig_0_3z[8:2] >> { celloutsig_0_3z[2:1], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_3z = { celloutsig_0_1z[7:0], celloutsig_0_0z, celloutsig_0_0z } - celloutsig_0_1z[16:7];
  assign celloutsig_0_9z = { in_data[90:80], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_5z } - { _05_[2:1], _03_, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_8z, _05_[2:1], _03_, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_1_1z = ~((celloutsig_1_0z[0] & in_data[101]) | (celloutsig_1_0z[1] & in_data[116]));
  assign celloutsig_0_20z = ~((_01_ & celloutsig_0_3z[5]) | (celloutsig_0_14z & celloutsig_0_0z));
  assign { celloutsig_0_32z[6], celloutsig_0_32z[3], celloutsig_0_32z[12:8], celloutsig_0_32z[0], celloutsig_0_32z[4], celloutsig_0_32z[7], celloutsig_0_32z[5], celloutsig_0_32z[1], celloutsig_0_32z[13] } = ~ { celloutsig_0_29z, celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_0z };
  assign _05_[0] = _03_;
  assign { _06_[6], _06_[3:1] } = { _04_, _00_, _01_, _02_ };
  assign celloutsig_0_32z[2] = celloutsig_0_32z[6];
  assign { out_data[128], out_data[96], out_data[40:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
