
Personal Drone.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014ba4  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000568  08014e48  08014e48  00024e48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080153b0  080153b0  000253b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080153b8  080153b8  000253b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080153bc  080153bc  000253bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001f8  24000000  080153c0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000bb8  240001f8  080155b8  000301f8  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  24000db0  080155b8  00030db0  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000301f8  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002c335  00000000  00000000  00030226  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004683  00000000  00000000  0005c55b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001840  00000000  00000000  00060be0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001720  00000000  00000000  00062420  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00039524  00000000  00000000  00063b40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00020018  00000000  00000000  0009d064  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00168895  00000000  00000000  000bd07c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  00225911  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00007828  00000000  00000000  00225964  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001f8 	.word	0x240001f8
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08014e2c 	.word	0x08014e2c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001fc 	.word	0x240001fc
 80002dc:	08014e2c 	.word	0x08014e2c

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b96e 	b.w	8000684 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	4604      	mov	r4, r0
 80003c8:	468c      	mov	ip, r1
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	f040 8083 	bne.w	80004d6 <__udivmoddi4+0x116>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d947      	bls.n	8000466 <__udivmoddi4+0xa6>
 80003d6:	fab2 f282 	clz	r2, r2
 80003da:	b142      	cbz	r2, 80003ee <__udivmoddi4+0x2e>
 80003dc:	f1c2 0020 	rsb	r0, r2, #32
 80003e0:	fa24 f000 	lsr.w	r0, r4, r0
 80003e4:	4091      	lsls	r1, r2
 80003e6:	4097      	lsls	r7, r2
 80003e8:	ea40 0c01 	orr.w	ip, r0, r1
 80003ec:	4094      	lsls	r4, r2
 80003ee:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80003f2:	0c23      	lsrs	r3, r4, #16
 80003f4:	fbbc f6f8 	udiv	r6, ip, r8
 80003f8:	fa1f fe87 	uxth.w	lr, r7
 80003fc:	fb08 c116 	mls	r1, r8, r6, ip
 8000400:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000404:	fb06 f10e 	mul.w	r1, r6, lr
 8000408:	4299      	cmp	r1, r3
 800040a:	d909      	bls.n	8000420 <__udivmoddi4+0x60>
 800040c:	18fb      	adds	r3, r7, r3
 800040e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000412:	f080 8119 	bcs.w	8000648 <__udivmoddi4+0x288>
 8000416:	4299      	cmp	r1, r3
 8000418:	f240 8116 	bls.w	8000648 <__udivmoddi4+0x288>
 800041c:	3e02      	subs	r6, #2
 800041e:	443b      	add	r3, r7
 8000420:	1a5b      	subs	r3, r3, r1
 8000422:	b2a4      	uxth	r4, r4
 8000424:	fbb3 f0f8 	udiv	r0, r3, r8
 8000428:	fb08 3310 	mls	r3, r8, r0, r3
 800042c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000430:	fb00 fe0e 	mul.w	lr, r0, lr
 8000434:	45a6      	cmp	lr, r4
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x8c>
 8000438:	193c      	adds	r4, r7, r4
 800043a:	f100 33ff 	add.w	r3, r0, #4294967295
 800043e:	f080 8105 	bcs.w	800064c <__udivmoddi4+0x28c>
 8000442:	45a6      	cmp	lr, r4
 8000444:	f240 8102 	bls.w	800064c <__udivmoddi4+0x28c>
 8000448:	3802      	subs	r0, #2
 800044a:	443c      	add	r4, r7
 800044c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	2600      	movs	r6, #0
 8000456:	b11d      	cbz	r5, 8000460 <__udivmoddi4+0xa0>
 8000458:	40d4      	lsrs	r4, r2
 800045a:	2300      	movs	r3, #0
 800045c:	e9c5 4300 	strd	r4, r3, [r5]
 8000460:	4631      	mov	r1, r6
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	b902      	cbnz	r2, 800046a <__udivmoddi4+0xaa>
 8000468:	deff      	udf	#255	; 0xff
 800046a:	fab2 f282 	clz	r2, r2
 800046e:	2a00      	cmp	r2, #0
 8000470:	d150      	bne.n	8000514 <__udivmoddi4+0x154>
 8000472:	1bcb      	subs	r3, r1, r7
 8000474:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000478:	fa1f f887 	uxth.w	r8, r7
 800047c:	2601      	movs	r6, #1
 800047e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000482:	0c21      	lsrs	r1, r4, #16
 8000484:	fb0e 331c 	mls	r3, lr, ip, r3
 8000488:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048c:	fb08 f30c 	mul.w	r3, r8, ip
 8000490:	428b      	cmp	r3, r1
 8000492:	d907      	bls.n	80004a4 <__udivmoddi4+0xe4>
 8000494:	1879      	adds	r1, r7, r1
 8000496:	f10c 30ff 	add.w	r0, ip, #4294967295
 800049a:	d202      	bcs.n	80004a2 <__udivmoddi4+0xe2>
 800049c:	428b      	cmp	r3, r1
 800049e:	f200 80e9 	bhi.w	8000674 <__udivmoddi4+0x2b4>
 80004a2:	4684      	mov	ip, r0
 80004a4:	1ac9      	subs	r1, r1, r3
 80004a6:	b2a3      	uxth	r3, r4
 80004a8:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ac:	fb0e 1110 	mls	r1, lr, r0, r1
 80004b0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80004b4:	fb08 f800 	mul.w	r8, r8, r0
 80004b8:	45a0      	cmp	r8, r4
 80004ba:	d907      	bls.n	80004cc <__udivmoddi4+0x10c>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f100 33ff 	add.w	r3, r0, #4294967295
 80004c2:	d202      	bcs.n	80004ca <__udivmoddi4+0x10a>
 80004c4:	45a0      	cmp	r8, r4
 80004c6:	f200 80d9 	bhi.w	800067c <__udivmoddi4+0x2bc>
 80004ca:	4618      	mov	r0, r3
 80004cc:	eba4 0408 	sub.w	r4, r4, r8
 80004d0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80004d4:	e7bf      	b.n	8000456 <__udivmoddi4+0x96>
 80004d6:	428b      	cmp	r3, r1
 80004d8:	d909      	bls.n	80004ee <__udivmoddi4+0x12e>
 80004da:	2d00      	cmp	r5, #0
 80004dc:	f000 80b1 	beq.w	8000642 <__udivmoddi4+0x282>
 80004e0:	2600      	movs	r6, #0
 80004e2:	e9c5 0100 	strd	r0, r1, [r5]
 80004e6:	4630      	mov	r0, r6
 80004e8:	4631      	mov	r1, r6
 80004ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ee:	fab3 f683 	clz	r6, r3
 80004f2:	2e00      	cmp	r6, #0
 80004f4:	d14a      	bne.n	800058c <__udivmoddi4+0x1cc>
 80004f6:	428b      	cmp	r3, r1
 80004f8:	d302      	bcc.n	8000500 <__udivmoddi4+0x140>
 80004fa:	4282      	cmp	r2, r0
 80004fc:	f200 80b8 	bhi.w	8000670 <__udivmoddi4+0x2b0>
 8000500:	1a84      	subs	r4, r0, r2
 8000502:	eb61 0103 	sbc.w	r1, r1, r3
 8000506:	2001      	movs	r0, #1
 8000508:	468c      	mov	ip, r1
 800050a:	2d00      	cmp	r5, #0
 800050c:	d0a8      	beq.n	8000460 <__udivmoddi4+0xa0>
 800050e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000512:	e7a5      	b.n	8000460 <__udivmoddi4+0xa0>
 8000514:	f1c2 0320 	rsb	r3, r2, #32
 8000518:	fa20 f603 	lsr.w	r6, r0, r3
 800051c:	4097      	lsls	r7, r2
 800051e:	fa01 f002 	lsl.w	r0, r1, r2
 8000522:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000526:	40d9      	lsrs	r1, r3
 8000528:	4330      	orrs	r0, r6
 800052a:	0c03      	lsrs	r3, r0, #16
 800052c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000530:	fa1f f887 	uxth.w	r8, r7
 8000534:	fb0e 1116 	mls	r1, lr, r6, r1
 8000538:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800053c:	fb06 f108 	mul.w	r1, r6, r8
 8000540:	4299      	cmp	r1, r3
 8000542:	fa04 f402 	lsl.w	r4, r4, r2
 8000546:	d909      	bls.n	800055c <__udivmoddi4+0x19c>
 8000548:	18fb      	adds	r3, r7, r3
 800054a:	f106 3cff 	add.w	ip, r6, #4294967295
 800054e:	f080 808d 	bcs.w	800066c <__udivmoddi4+0x2ac>
 8000552:	4299      	cmp	r1, r3
 8000554:	f240 808a 	bls.w	800066c <__udivmoddi4+0x2ac>
 8000558:	3e02      	subs	r6, #2
 800055a:	443b      	add	r3, r7
 800055c:	1a5b      	subs	r3, r3, r1
 800055e:	b281      	uxth	r1, r0
 8000560:	fbb3 f0fe 	udiv	r0, r3, lr
 8000564:	fb0e 3310 	mls	r3, lr, r0, r3
 8000568:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056c:	fb00 f308 	mul.w	r3, r0, r8
 8000570:	428b      	cmp	r3, r1
 8000572:	d907      	bls.n	8000584 <__udivmoddi4+0x1c4>
 8000574:	1879      	adds	r1, r7, r1
 8000576:	f100 3cff 	add.w	ip, r0, #4294967295
 800057a:	d273      	bcs.n	8000664 <__udivmoddi4+0x2a4>
 800057c:	428b      	cmp	r3, r1
 800057e:	d971      	bls.n	8000664 <__udivmoddi4+0x2a4>
 8000580:	3802      	subs	r0, #2
 8000582:	4439      	add	r1, r7
 8000584:	1acb      	subs	r3, r1, r3
 8000586:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800058a:	e778      	b.n	800047e <__udivmoddi4+0xbe>
 800058c:	f1c6 0c20 	rsb	ip, r6, #32
 8000590:	fa03 f406 	lsl.w	r4, r3, r6
 8000594:	fa22 f30c 	lsr.w	r3, r2, ip
 8000598:	431c      	orrs	r4, r3
 800059a:	fa20 f70c 	lsr.w	r7, r0, ip
 800059e:	fa01 f306 	lsl.w	r3, r1, r6
 80005a2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80005a6:	fa21 f10c 	lsr.w	r1, r1, ip
 80005aa:	431f      	orrs	r7, r3
 80005ac:	0c3b      	lsrs	r3, r7, #16
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fa1f f884 	uxth.w	r8, r4
 80005b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80005ba:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80005be:	fb09 fa08 	mul.w	sl, r9, r8
 80005c2:	458a      	cmp	sl, r1
 80005c4:	fa02 f206 	lsl.w	r2, r2, r6
 80005c8:	fa00 f306 	lsl.w	r3, r0, r6
 80005cc:	d908      	bls.n	80005e0 <__udivmoddi4+0x220>
 80005ce:	1861      	adds	r1, r4, r1
 80005d0:	f109 30ff 	add.w	r0, r9, #4294967295
 80005d4:	d248      	bcs.n	8000668 <__udivmoddi4+0x2a8>
 80005d6:	458a      	cmp	sl, r1
 80005d8:	d946      	bls.n	8000668 <__udivmoddi4+0x2a8>
 80005da:	f1a9 0902 	sub.w	r9, r9, #2
 80005de:	4421      	add	r1, r4
 80005e0:	eba1 010a 	sub.w	r1, r1, sl
 80005e4:	b2bf      	uxth	r7, r7
 80005e6:	fbb1 f0fe 	udiv	r0, r1, lr
 80005ea:	fb0e 1110 	mls	r1, lr, r0, r1
 80005ee:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80005f2:	fb00 f808 	mul.w	r8, r0, r8
 80005f6:	45b8      	cmp	r8, r7
 80005f8:	d907      	bls.n	800060a <__udivmoddi4+0x24a>
 80005fa:	19e7      	adds	r7, r4, r7
 80005fc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000600:	d22e      	bcs.n	8000660 <__udivmoddi4+0x2a0>
 8000602:	45b8      	cmp	r8, r7
 8000604:	d92c      	bls.n	8000660 <__udivmoddi4+0x2a0>
 8000606:	3802      	subs	r0, #2
 8000608:	4427      	add	r7, r4
 800060a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800060e:	eba7 0708 	sub.w	r7, r7, r8
 8000612:	fba0 8902 	umull	r8, r9, r0, r2
 8000616:	454f      	cmp	r7, r9
 8000618:	46c6      	mov	lr, r8
 800061a:	4649      	mov	r1, r9
 800061c:	d31a      	bcc.n	8000654 <__udivmoddi4+0x294>
 800061e:	d017      	beq.n	8000650 <__udivmoddi4+0x290>
 8000620:	b15d      	cbz	r5, 800063a <__udivmoddi4+0x27a>
 8000622:	ebb3 020e 	subs.w	r2, r3, lr
 8000626:	eb67 0701 	sbc.w	r7, r7, r1
 800062a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800062e:	40f2      	lsrs	r2, r6
 8000630:	ea4c 0202 	orr.w	r2, ip, r2
 8000634:	40f7      	lsrs	r7, r6
 8000636:	e9c5 2700 	strd	r2, r7, [r5]
 800063a:	2600      	movs	r6, #0
 800063c:	4631      	mov	r1, r6
 800063e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000642:	462e      	mov	r6, r5
 8000644:	4628      	mov	r0, r5
 8000646:	e70b      	b.n	8000460 <__udivmoddi4+0xa0>
 8000648:	4606      	mov	r6, r0
 800064a:	e6e9      	b.n	8000420 <__udivmoddi4+0x60>
 800064c:	4618      	mov	r0, r3
 800064e:	e6fd      	b.n	800044c <__udivmoddi4+0x8c>
 8000650:	4543      	cmp	r3, r8
 8000652:	d2e5      	bcs.n	8000620 <__udivmoddi4+0x260>
 8000654:	ebb8 0e02 	subs.w	lr, r8, r2
 8000658:	eb69 0104 	sbc.w	r1, r9, r4
 800065c:	3801      	subs	r0, #1
 800065e:	e7df      	b.n	8000620 <__udivmoddi4+0x260>
 8000660:	4608      	mov	r0, r1
 8000662:	e7d2      	b.n	800060a <__udivmoddi4+0x24a>
 8000664:	4660      	mov	r0, ip
 8000666:	e78d      	b.n	8000584 <__udivmoddi4+0x1c4>
 8000668:	4681      	mov	r9, r0
 800066a:	e7b9      	b.n	80005e0 <__udivmoddi4+0x220>
 800066c:	4666      	mov	r6, ip
 800066e:	e775      	b.n	800055c <__udivmoddi4+0x19c>
 8000670:	4630      	mov	r0, r6
 8000672:	e74a      	b.n	800050a <__udivmoddi4+0x14a>
 8000674:	f1ac 0c02 	sub.w	ip, ip, #2
 8000678:	4439      	add	r1, r7
 800067a:	e713      	b.n	80004a4 <__udivmoddi4+0xe4>
 800067c:	3802      	subs	r0, #2
 800067e:	443c      	add	r4, r7
 8000680:	e724      	b.n	80004cc <__udivmoddi4+0x10c>
 8000682:	bf00      	nop

08000684 <__aeabi_idiv0>:
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop

08000688 <iBus_Check_CHKSUM>:
uint8_t iBus_failsafe = 0;
uint8_t motor_arming_flag = 0;
uint8_t iBus_rx_cnt = 0;

unsigned char iBus_Check_CHKSUM(unsigned char* data, unsigned char len)
{
 8000688:	b480      	push	{r7}
 800068a:	b085      	sub	sp, #20
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
 8000690:	460b      	mov	r3, r1
 8000692:	70fb      	strb	r3, [r7, #3]
	unsigned short chksum = 0xffff;
 8000694:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000698:	81fb      	strh	r3, [r7, #14]

	for(int i=0; i<len-2;i++)
 800069a:	2300      	movs	r3, #0
 800069c:	60bb      	str	r3, [r7, #8]
 800069e:	e00a      	b.n	80006b6 <iBus_Check_CHKSUM+0x2e>
	{
		chksum = chksum - data[i];
 80006a0:	68bb      	ldr	r3, [r7, #8]
 80006a2:	687a      	ldr	r2, [r7, #4]
 80006a4:	4413      	add	r3, r2
 80006a6:	781b      	ldrb	r3, [r3, #0]
 80006a8:	b29b      	uxth	r3, r3
 80006aa:	89fa      	ldrh	r2, [r7, #14]
 80006ac:	1ad3      	subs	r3, r2, r3
 80006ae:	81fb      	strh	r3, [r7, #14]
	for(int i=0; i<len-2;i++)
 80006b0:	68bb      	ldr	r3, [r7, #8]
 80006b2:	3301      	adds	r3, #1
 80006b4:	60bb      	str	r3, [r7, #8]
 80006b6:	78fb      	ldrb	r3, [r7, #3]
 80006b8:	3b02      	subs	r3, #2
 80006ba:	68ba      	ldr	r2, [r7, #8]
 80006bc:	429a      	cmp	r2, r3
 80006be:	dbef      	blt.n	80006a0 <iBus_Check_CHKSUM+0x18>
	}

	return ((chksum&0x00ff)==data[30]) && ((chksum>>8) && data[31]);
 80006c0:	89fb      	ldrh	r3, [r7, #14]
 80006c2:	b2db      	uxtb	r3, r3
 80006c4:	687a      	ldr	r2, [r7, #4]
 80006c6:	321e      	adds	r2, #30
 80006c8:	7812      	ldrb	r2, [r2, #0]
 80006ca:	4293      	cmp	r3, r2
 80006cc:	d10b      	bne.n	80006e6 <iBus_Check_CHKSUM+0x5e>
 80006ce:	89fb      	ldrh	r3, [r7, #14]
 80006d0:	0a1b      	lsrs	r3, r3, #8
 80006d2:	b29b      	uxth	r3, r3
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d006      	beq.n	80006e6 <iBus_Check_CHKSUM+0x5e>
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	331f      	adds	r3, #31
 80006dc:	781b      	ldrb	r3, [r3, #0]
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d001      	beq.n	80006e6 <iBus_Check_CHKSUM+0x5e>
 80006e2:	2301      	movs	r3, #1
 80006e4:	e000      	b.n	80006e8 <iBus_Check_CHKSUM+0x60>
 80006e6:	2300      	movs	r3, #0
 80006e8:	b2db      	uxtb	r3, r3

}
 80006ea:	4618      	mov	r0, r3
 80006ec:	3714      	adds	r7, #20
 80006ee:	46bd      	mov	sp, r7
 80006f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f4:	4770      	bx	lr

080006f6 <iBus_Parsing>:

void iBus_Parsing(unsigned char* data, FSiA6B_iBus* iBus)
{
 80006f6:	b480      	push	{r7}
 80006f8:	b083      	sub	sp, #12
 80006fa:	af00      	add	r7, sp, #0
 80006fc:	6078      	str	r0, [r7, #4]
 80006fe:	6039      	str	r1, [r7, #0]
	iBus->RH = (data[2] | data[3]<<8) & 0x0FFF;
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	3302      	adds	r3, #2
 8000704:	781b      	ldrb	r3, [r3, #0]
 8000706:	b21a      	sxth	r2, r3
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	3303      	adds	r3, #3
 800070c:	781b      	ldrb	r3, [r3, #0]
 800070e:	021b      	lsls	r3, r3, #8
 8000710:	b21b      	sxth	r3, r3
 8000712:	4313      	orrs	r3, r2
 8000714:	b21b      	sxth	r3, r3
 8000716:	b29b      	uxth	r3, r3
 8000718:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800071c:	b29a      	uxth	r2, r3
 800071e:	683b      	ldr	r3, [r7, #0]
 8000720:	801a      	strh	r2, [r3, #0]
	iBus->RV = (data[4] | data[5]<<8) & 0x0FFF;
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	3304      	adds	r3, #4
 8000726:	781b      	ldrb	r3, [r3, #0]
 8000728:	b21a      	sxth	r2, r3
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	3305      	adds	r3, #5
 800072e:	781b      	ldrb	r3, [r3, #0]
 8000730:	021b      	lsls	r3, r3, #8
 8000732:	b21b      	sxth	r3, r3
 8000734:	4313      	orrs	r3, r2
 8000736:	b21b      	sxth	r3, r3
 8000738:	b29b      	uxth	r3, r3
 800073a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800073e:	b29a      	uxth	r2, r3
 8000740:	683b      	ldr	r3, [r7, #0]
 8000742:	805a      	strh	r2, [r3, #2]
	iBus->LV = (data[6] | data[7]<<8) & 0x0FFF;
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	3306      	adds	r3, #6
 8000748:	781b      	ldrb	r3, [r3, #0]
 800074a:	b21a      	sxth	r2, r3
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	3307      	adds	r3, #7
 8000750:	781b      	ldrb	r3, [r3, #0]
 8000752:	021b      	lsls	r3, r3, #8
 8000754:	b21b      	sxth	r3, r3
 8000756:	4313      	orrs	r3, r2
 8000758:	b21b      	sxth	r3, r3
 800075a:	b29b      	uxth	r3, r3
 800075c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000760:	b29a      	uxth	r2, r3
 8000762:	683b      	ldr	r3, [r7, #0]
 8000764:	809a      	strh	r2, [r3, #4]
	iBus->LH = (data[8] | data[9]<<8) & 0x0FFF;
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	3308      	adds	r3, #8
 800076a:	781b      	ldrb	r3, [r3, #0]
 800076c:	b21a      	sxth	r2, r3
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	3309      	adds	r3, #9
 8000772:	781b      	ldrb	r3, [r3, #0]
 8000774:	021b      	lsls	r3, r3, #8
 8000776:	b21b      	sxth	r3, r3
 8000778:	4313      	orrs	r3, r2
 800077a:	b21b      	sxth	r3, r3
 800077c:	b29b      	uxth	r3, r3
 800077e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000782:	b29a      	uxth	r2, r3
 8000784:	683b      	ldr	r3, [r7, #0]
 8000786:	80da      	strh	r2, [r3, #6]
	iBus->SwA = (data[10] | data[11]<<8) & 0x0FFF;
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	330a      	adds	r3, #10
 800078c:	781b      	ldrb	r3, [r3, #0]
 800078e:	b21a      	sxth	r2, r3
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	330b      	adds	r3, #11
 8000794:	781b      	ldrb	r3, [r3, #0]
 8000796:	021b      	lsls	r3, r3, #8
 8000798:	b21b      	sxth	r3, r3
 800079a:	4313      	orrs	r3, r2
 800079c:	b21b      	sxth	r3, r3
 800079e:	b29b      	uxth	r3, r3
 80007a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80007a4:	b29a      	uxth	r2, r3
 80007a6:	683b      	ldr	r3, [r7, #0]
 80007a8:	811a      	strh	r2, [r3, #8]
	iBus->SwB = (data[12] | data[13]<<8) & 0x0FFF;
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	330c      	adds	r3, #12
 80007ae:	781b      	ldrb	r3, [r3, #0]
 80007b0:	b21a      	sxth	r2, r3
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	330d      	adds	r3, #13
 80007b6:	781b      	ldrb	r3, [r3, #0]
 80007b8:	021b      	lsls	r3, r3, #8
 80007ba:	b21b      	sxth	r3, r3
 80007bc:	4313      	orrs	r3, r2
 80007be:	b21b      	sxth	r3, r3
 80007c0:	b29b      	uxth	r3, r3
 80007c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80007c6:	b29a      	uxth	r2, r3
 80007c8:	683b      	ldr	r3, [r7, #0]
 80007ca:	815a      	strh	r2, [r3, #10]
	iBus->VrA = (data[14] | data[15]<<8) & 0x0FFF;
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	330e      	adds	r3, #14
 80007d0:	781b      	ldrb	r3, [r3, #0]
 80007d2:	b21a      	sxth	r2, r3
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	330f      	adds	r3, #15
 80007d8:	781b      	ldrb	r3, [r3, #0]
 80007da:	021b      	lsls	r3, r3, #8
 80007dc:	b21b      	sxth	r3, r3
 80007de:	4313      	orrs	r3, r2
 80007e0:	b21b      	sxth	r3, r3
 80007e2:	b29b      	uxth	r3, r3
 80007e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80007e8:	b29a      	uxth	r2, r3
 80007ea:	683b      	ldr	r3, [r7, #0]
 80007ec:	821a      	strh	r2, [r3, #16]
	iBus->VrB = (data[16] | data[17]<<8) & 0x0FFF;
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	3310      	adds	r3, #16
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	b21a      	sxth	r2, r3
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	3311      	adds	r3, #17
 80007fa:	781b      	ldrb	r3, [r3, #0]
 80007fc:	021b      	lsls	r3, r3, #8
 80007fe:	b21b      	sxth	r3, r3
 8000800:	4313      	orrs	r3, r2
 8000802:	b21b      	sxth	r3, r3
 8000804:	b29b      	uxth	r3, r3
 8000806:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800080a:	b29a      	uxth	r2, r3
 800080c:	683b      	ldr	r3, [r7, #0]
 800080e:	825a      	strh	r2, [r3, #18]
	iBus->SwC = (data[18] | data[19]<<8) & 0x0FFF;
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	3312      	adds	r3, #18
 8000814:	781b      	ldrb	r3, [r3, #0]
 8000816:	b21a      	sxth	r2, r3
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	3313      	adds	r3, #19
 800081c:	781b      	ldrb	r3, [r3, #0]
 800081e:	021b      	lsls	r3, r3, #8
 8000820:	b21b      	sxth	r3, r3
 8000822:	4313      	orrs	r3, r2
 8000824:	b21b      	sxth	r3, r3
 8000826:	b29b      	uxth	r3, r3
 8000828:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800082c:	b29a      	uxth	r2, r3
 800082e:	683b      	ldr	r3, [r7, #0]
 8000830:	819a      	strh	r2, [r3, #12]
	iBus->SwD = (data[20] | data[21]<<8) & 0x0FFF;
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	3314      	adds	r3, #20
 8000836:	781b      	ldrb	r3, [r3, #0]
 8000838:	b21a      	sxth	r2, r3
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	3315      	adds	r3, #21
 800083e:	781b      	ldrb	r3, [r3, #0]
 8000840:	021b      	lsls	r3, r3, #8
 8000842:	b21b      	sxth	r3, r3
 8000844:	4313      	orrs	r3, r2
 8000846:	b21b      	sxth	r3, r3
 8000848:	b29b      	uxth	r3, r3
 800084a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800084e:	b29a      	uxth	r2, r3
 8000850:	683b      	ldr	r3, [r7, #0]
 8000852:	81da      	strh	r2, [r3, #14]

	iBus->FailSafe = (data[13] >> 4);
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	330d      	adds	r3, #13
 8000858:	781b      	ldrb	r3, [r3, #0]
 800085a:	091b      	lsrs	r3, r3, #4
 800085c:	b2da      	uxtb	r2, r3
 800085e:	683b      	ldr	r3, [r7, #0]
 8000860:	751a      	strb	r2, [r3, #20]
}
 8000862:	bf00      	nop
 8000864:	370c      	adds	r7, #12
 8000866:	46bd      	mov	sp, r7
 8000868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086c:	4770      	bx	lr

0800086e <iBus_isActiveFailSafe>:

unsigned char iBus_isActiveFailSafe(FSiA6B_iBus* iBus)
{
 800086e:	b480      	push	{r7}
 8000870:	b083      	sub	sp, #12
 8000872:	af00      	add	r7, sp, #0
 8000874:	6078      	str	r0, [r7, #4]
	return iBus->FailSafe != 0;
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	7d1b      	ldrb	r3, [r3, #20]
 800087a:	2b00      	cmp	r3, #0
 800087c:	bf14      	ite	ne
 800087e:	2301      	movne	r3, #1
 8000880:	2300      	moveq	r3, #0
 8000882:	b2db      	uxtb	r3, r3
}
 8000884:	4618      	mov	r0, r3
 8000886:	370c      	adds	r7, #12
 8000888:	46bd      	mov	sp, r7
 800088a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088e:	4770      	bx	lr

08000890 <MPU9250_Init>:
float MPU9250_Acc_LSB = 16384.0;
float MPU9250_Mag_LSB = 0.15;

//Functions
uint8_t MPU9250_Init(I2C_HandleTypeDef *I2Cx, uint8_t Gyro_FS, uint8_t Acc_FS, uint8_t DLPF_CFG, uint8_t A_DLPF_CFG)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b086      	sub	sp, #24
 8000894:	af04      	add	r7, sp, #16
 8000896:	6078      	str	r0, [r7, #4]
 8000898:	4608      	mov	r0, r1
 800089a:	4611      	mov	r1, r2
 800089c:	461a      	mov	r2, r3
 800089e:	4603      	mov	r3, r0
 80008a0:	70fb      	strb	r3, [r7, #3]
 80008a2:	460b      	mov	r3, r1
 80008a4:	70bb      	strb	r3, [r7, #2]
 80008a6:	4613      	mov	r3, r2
 80008a8:	707b      	strb	r3, [r7, #1]
	//Save LSB/Unit for both gyro and acc in order to use them later
	switch(Gyro_FS)
 80008aa:	78fb      	ldrb	r3, [r7, #3]
 80008ac:	2b03      	cmp	r3, #3
 80008ae:	d81b      	bhi.n	80008e8 <MPU9250_Init+0x58>
 80008b0:	a201      	add	r2, pc, #4	; (adr r2, 80008b8 <MPU9250_Init+0x28>)
 80008b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008b6:	bf00      	nop
 80008b8:	080008c9 	.word	0x080008c9
 80008bc:	080008d1 	.word	0x080008d1
 80008c0:	080008d9 	.word	0x080008d9
 80008c4:	080008e1 	.word	0x080008e1
	{
	case 0: //250dps
		MPU9250_Gyro_LSB = 131.0;
 80008c8:	4b5d      	ldr	r3, [pc, #372]	; (8000a40 <MPU9250_Init+0x1b0>)
 80008ca:	4a5e      	ldr	r2, [pc, #376]	; (8000a44 <MPU9250_Init+0x1b4>)
 80008cc:	601a      	str	r2, [r3, #0]
		break;
 80008ce:	e00c      	b.n	80008ea <MPU9250_Init+0x5a>
	case 1: //500dps
		MPU9250_Gyro_LSB = 65.5;
 80008d0:	4b5b      	ldr	r3, [pc, #364]	; (8000a40 <MPU9250_Init+0x1b0>)
 80008d2:	4a5d      	ldr	r2, [pc, #372]	; (8000a48 <MPU9250_Init+0x1b8>)
 80008d4:	601a      	str	r2, [r3, #0]
		break;
 80008d6:	e008      	b.n	80008ea <MPU9250_Init+0x5a>
	case 2: //1000dps
		MPU9250_Gyro_LSB = 32.8;
 80008d8:	4b59      	ldr	r3, [pc, #356]	; (8000a40 <MPU9250_Init+0x1b0>)
 80008da:	4a5c      	ldr	r2, [pc, #368]	; (8000a4c <MPU9250_Init+0x1bc>)
 80008dc:	601a      	str	r2, [r3, #0]
		break;
 80008de:	e004      	b.n	80008ea <MPU9250_Init+0x5a>
	case 3: //2000dps
		MPU9250_Gyro_LSB = 16.4;
 80008e0:	4b57      	ldr	r3, [pc, #348]	; (8000a40 <MPU9250_Init+0x1b0>)
 80008e2:	4a5b      	ldr	r2, [pc, #364]	; (8000a50 <MPU9250_Init+0x1c0>)
 80008e4:	601a      	str	r2, [r3, #0]
		break;
 80008e6:	e000      	b.n	80008ea <MPU9250_Init+0x5a>
	default:
		break;
 80008e8:	bf00      	nop
	}

	switch(Acc_FS)
 80008ea:	78bb      	ldrb	r3, [r7, #2]
 80008ec:	2b03      	cmp	r3, #3
 80008ee:	d81f      	bhi.n	8000930 <MPU9250_Init+0xa0>
 80008f0:	a201      	add	r2, pc, #4	; (adr r2, 80008f8 <MPU9250_Init+0x68>)
 80008f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008f6:	bf00      	nop
 80008f8:	08000909 	.word	0x08000909
 80008fc:	08000913 	.word	0x08000913
 8000900:	0800091d 	.word	0x0800091d
 8000904:	08000927 	.word	0x08000927
	{
	case 0: //2g
		MPU9250_Acc_LSB = 16384.0;
 8000908:	4b52      	ldr	r3, [pc, #328]	; (8000a54 <MPU9250_Init+0x1c4>)
 800090a:	f04f 428d 	mov.w	r2, #1182793728	; 0x46800000
 800090e:	601a      	str	r2, [r3, #0]
		break;
 8000910:	e00f      	b.n	8000932 <MPU9250_Init+0xa2>
	case 1: //4g
		MPU9250_Acc_LSB = 8192.0;
 8000912:	4b50      	ldr	r3, [pc, #320]	; (8000a54 <MPU9250_Init+0x1c4>)
 8000914:	f04f 428c 	mov.w	r2, #1174405120	; 0x46000000
 8000918:	601a      	str	r2, [r3, #0]
		break;
 800091a:	e00a      	b.n	8000932 <MPU9250_Init+0xa2>
	case 2: //8g
		MPU9250_Acc_LSB = 4096.0;
 800091c:	4b4d      	ldr	r3, [pc, #308]	; (8000a54 <MPU9250_Init+0x1c4>)
 800091e:	f04f 428b 	mov.w	r2, #1166016512	; 0x45800000
 8000922:	601a      	str	r2, [r3, #0]
		break;
 8000924:	e005      	b.n	8000932 <MPU9250_Init+0xa2>
	case 3: //16g
		MPU9250_Acc_LSB = 2048.0;
 8000926:	4b4b      	ldr	r3, [pc, #300]	; (8000a54 <MPU9250_Init+0x1c4>)
 8000928:	f04f 428a 	mov.w	r2, #1157627904	; 0x45000000
 800092c:	601a      	str	r2, [r3, #0]
		break;
 800092e:	e000      	b.n	8000932 <MPU9250_Init+0xa2>
	default:
		break;
 8000930:	bf00      	nop
	}

	HAL_I2C_Mem_Read(I2Cx, MPU6500_ADDR, MPU6500_WHO_AM_I, 1, &MPU9250_rx, 1, 100);
 8000932:	2364      	movs	r3, #100	; 0x64
 8000934:	9302      	str	r3, [sp, #8]
 8000936:	2301      	movs	r3, #1
 8000938:	9301      	str	r3, [sp, #4]
 800093a:	4b47      	ldr	r3, [pc, #284]	; (8000a58 <MPU9250_Init+0x1c8>)
 800093c:	9300      	str	r3, [sp, #0]
 800093e:	2301      	movs	r3, #1
 8000940:	2275      	movs	r2, #117	; 0x75
 8000942:	21d0      	movs	r1, #208	; 0xd0
 8000944:	6878      	ldr	r0, [r7, #4]
 8000946:	f008 fbd5 	bl	80090f4 <HAL_I2C_Mem_Read>
	if (MPU9250_rx == 0x71)
 800094a:	4b43      	ldr	r3, [pc, #268]	; (8000a58 <MPU9250_Init+0x1c8>)
 800094c:	781b      	ldrb	r3, [r3, #0]
 800094e:	2b71      	cmp	r3, #113	; 0x71
 8000950:	d171      	bne.n	8000a36 <MPU9250_Init+0x1a6>
	{
		MPU9250_tx = 0x01; // Set Sampling by 2 = 500Hz
 8000952:	4b42      	ldr	r3, [pc, #264]	; (8000a5c <MPU9250_Init+0x1cc>)
 8000954:	2201      	movs	r2, #1
 8000956:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_SMPLRT_DIV, 1, &MPU9250_tx, 1, 100);
 8000958:	2364      	movs	r3, #100	; 0x64
 800095a:	9302      	str	r3, [sp, #8]
 800095c:	2301      	movs	r3, #1
 800095e:	9301      	str	r3, [sp, #4]
 8000960:	4b3e      	ldr	r3, [pc, #248]	; (8000a5c <MPU9250_Init+0x1cc>)
 8000962:	9300      	str	r3, [sp, #0]
 8000964:	2301      	movs	r3, #1
 8000966:	2219      	movs	r2, #25
 8000968:	21d0      	movs	r1, #208	; 0xd0
 800096a:	6878      	ldr	r0, [r7, #4]
 800096c:	f008 faae 	bl	8008ecc <HAL_I2C_Mem_Write>
		HAL_Delay(10);
 8000970:	200a      	movs	r0, #10
 8000972:	f005 f8bd 	bl	8005af0 <HAL_Delay>

		MPU9250_tx = DLPF_CFG; // Digital Low Pass Filter Setting
 8000976:	4a39      	ldr	r2, [pc, #228]	; (8000a5c <MPU9250_Init+0x1cc>)
 8000978:	787b      	ldrb	r3, [r7, #1]
 800097a:	7013      	strb	r3, [r2, #0]
		HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_CONFIG, 1, &MPU9250_tx, 1, 100);
 800097c:	2364      	movs	r3, #100	; 0x64
 800097e:	9302      	str	r3, [sp, #8]
 8000980:	2301      	movs	r3, #1
 8000982:	9301      	str	r3, [sp, #4]
 8000984:	4b35      	ldr	r3, [pc, #212]	; (8000a5c <MPU9250_Init+0x1cc>)
 8000986:	9300      	str	r3, [sp, #0]
 8000988:	2301      	movs	r3, #1
 800098a:	221a      	movs	r2, #26
 800098c:	21d0      	movs	r1, #208	; 0xd0
 800098e:	6878      	ldr	r0, [r7, #4]
 8000990:	f008 fa9c 	bl	8008ecc <HAL_I2C_Mem_Write>
		HAL_Delay(10);
 8000994:	200a      	movs	r0, #10
 8000996:	f005 f8ab 	bl	8005af0 <HAL_Delay>

		MPU9250_tx = Gyro_FS << 3;
 800099a:	78fb      	ldrb	r3, [r7, #3]
 800099c:	00db      	lsls	r3, r3, #3
 800099e:	b2da      	uxtb	r2, r3
 80009a0:	4b2e      	ldr	r3, [pc, #184]	; (8000a5c <MPU9250_Init+0x1cc>)
 80009a2:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_GYRO_CONFIG, 1, &MPU9250_tx, 1, 100);
 80009a4:	2364      	movs	r3, #100	; 0x64
 80009a6:	9302      	str	r3, [sp, #8]
 80009a8:	2301      	movs	r3, #1
 80009aa:	9301      	str	r3, [sp, #4]
 80009ac:	4b2b      	ldr	r3, [pc, #172]	; (8000a5c <MPU9250_Init+0x1cc>)
 80009ae:	9300      	str	r3, [sp, #0]
 80009b0:	2301      	movs	r3, #1
 80009b2:	221b      	movs	r2, #27
 80009b4:	21d0      	movs	r1, #208	; 0xd0
 80009b6:	6878      	ldr	r0, [r7, #4]
 80009b8:	f008 fa88 	bl	8008ecc <HAL_I2C_Mem_Write>
		HAL_Delay(10);
 80009bc:	200a      	movs	r0, #10
 80009be:	f005 f897 	bl	8005af0 <HAL_Delay>

		MPU9250_tx = Acc_FS << 3;
 80009c2:	78bb      	ldrb	r3, [r7, #2]
 80009c4:	00db      	lsls	r3, r3, #3
 80009c6:	b2da      	uxtb	r2, r3
 80009c8:	4b24      	ldr	r3, [pc, #144]	; (8000a5c <MPU9250_Init+0x1cc>)
 80009ca:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_ACCEL_CONFIG, 1, &MPU9250_tx, 1, 100);
 80009cc:	2364      	movs	r3, #100	; 0x64
 80009ce:	9302      	str	r3, [sp, #8]
 80009d0:	2301      	movs	r3, #1
 80009d2:	9301      	str	r3, [sp, #4]
 80009d4:	4b21      	ldr	r3, [pc, #132]	; (8000a5c <MPU9250_Init+0x1cc>)
 80009d6:	9300      	str	r3, [sp, #0]
 80009d8:	2301      	movs	r3, #1
 80009da:	221c      	movs	r2, #28
 80009dc:	21d0      	movs	r1, #208	; 0xd0
 80009de:	6878      	ldr	r0, [r7, #4]
 80009e0:	f008 fa74 	bl	8008ecc <HAL_I2C_Mem_Write>
		HAL_Delay(10);
 80009e4:	200a      	movs	r0, #10
 80009e6:	f005 f883 	bl	8005af0 <HAL_Delay>

		MPU9250_tx = A_DLPF_CFG;
 80009ea:	4a1c      	ldr	r2, [pc, #112]	; (8000a5c <MPU9250_Init+0x1cc>)
 80009ec:	7c3b      	ldrb	r3, [r7, #16]
 80009ee:	7013      	strb	r3, [r2, #0]
		HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_ACCEL_CONFIG2, 1, &MPU9250_tx, 1, 100);
 80009f0:	2364      	movs	r3, #100	; 0x64
 80009f2:	9302      	str	r3, [sp, #8]
 80009f4:	2301      	movs	r3, #1
 80009f6:	9301      	str	r3, [sp, #4]
 80009f8:	4b18      	ldr	r3, [pc, #96]	; (8000a5c <MPU9250_Init+0x1cc>)
 80009fa:	9300      	str	r3, [sp, #0]
 80009fc:	2301      	movs	r3, #1
 80009fe:	221d      	movs	r2, #29
 8000a00:	21d0      	movs	r1, #208	; 0xd0
 8000a02:	6878      	ldr	r0, [r7, #4]
 8000a04:	f008 fa62 	bl	8008ecc <HAL_I2C_Mem_Write>
		HAL_Delay(10);
 8000a08:	200a      	movs	r0, #10
 8000a0a:	f005 f871 	bl	8005af0 <HAL_Delay>

		MPU9250_tx = 0x00;
 8000a0e:	4b13      	ldr	r3, [pc, #76]	; (8000a5c <MPU9250_Init+0x1cc>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_PWR_MGMT_1, 1, &MPU9250_tx, 1, 100);
 8000a14:	2364      	movs	r3, #100	; 0x64
 8000a16:	9302      	str	r3, [sp, #8]
 8000a18:	2301      	movs	r3, #1
 8000a1a:	9301      	str	r3, [sp, #4]
 8000a1c:	4b0f      	ldr	r3, [pc, #60]	; (8000a5c <MPU9250_Init+0x1cc>)
 8000a1e:	9300      	str	r3, [sp, #0]
 8000a20:	2301      	movs	r3, #1
 8000a22:	226b      	movs	r2, #107	; 0x6b
 8000a24:	21d0      	movs	r1, #208	; 0xd0
 8000a26:	6878      	ldr	r0, [r7, #4]
 8000a28:	f008 fa50 	bl	8008ecc <HAL_I2C_Mem_Write>
		HAL_Delay(10);
 8000a2c:	200a      	movs	r0, #10
 8000a2e:	f005 f85f 	bl	8005af0 <HAL_Delay>

		return 1;
 8000a32:	2301      	movs	r3, #1
 8000a34:	e000      	b.n	8000a38 <MPU9250_Init+0x1a8>
	}
	return 0;
 8000a36:	2300      	movs	r3, #0
}
 8000a38:	4618      	mov	r0, r3
 8000a3a:	3708      	adds	r7, #8
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bd80      	pop	{r7, pc}
 8000a40:	24000000 	.word	0x24000000
 8000a44:	43030000 	.word	0x43030000
 8000a48:	42830000 	.word	0x42830000
 8000a4c:	42033333 	.word	0x42033333
 8000a50:	41833333 	.word	0x41833333
 8000a54:	24000004 	.word	0x24000004
 8000a58:	240002f5 	.word	0x240002f5
 8000a5c:	24000275 	.word	0x24000275

08000a60 <MPU9250_Bypass>:

void MPU9250_Bypass(I2C_HandleTypeDef *I2Cx)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b086      	sub	sp, #24
 8000a64:	af04      	add	r7, sp, #16
 8000a66:	6078      	str	r0, [r7, #4]
	MPU9250_tx = 0x00; //Disable Master Mode
 8000a68:	4b13      	ldr	r3, [pc, #76]	; (8000ab8 <MPU9250_Bypass+0x58>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_USER_CTRL, 1, &MPU9250_tx, 1, 100); //Master Disable
 8000a6e:	2364      	movs	r3, #100	; 0x64
 8000a70:	9302      	str	r3, [sp, #8]
 8000a72:	2301      	movs	r3, #1
 8000a74:	9301      	str	r3, [sp, #4]
 8000a76:	4b10      	ldr	r3, [pc, #64]	; (8000ab8 <MPU9250_Bypass+0x58>)
 8000a78:	9300      	str	r3, [sp, #0]
 8000a7a:	2301      	movs	r3, #1
 8000a7c:	226a      	movs	r2, #106	; 0x6a
 8000a7e:	21d0      	movs	r1, #208	; 0xd0
 8000a80:	6878      	ldr	r0, [r7, #4]
 8000a82:	f008 fa23 	bl	8008ecc <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8000a86:	200a      	movs	r0, #10
 8000a88:	f005 f832 	bl	8005af0 <HAL_Delay>

	MPU9250_tx = 0b00000010; //Enable Bypass Mode
 8000a8c:	4b0a      	ldr	r3, [pc, #40]	; (8000ab8 <MPU9250_Bypass+0x58>)
 8000a8e:	2202      	movs	r2, #2
 8000a90:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_INT_PIN_CFG, 1, &MPU9250_tx, 1, 100); //Bypass Enable
 8000a92:	2364      	movs	r3, #100	; 0x64
 8000a94:	9302      	str	r3, [sp, #8]
 8000a96:	2301      	movs	r3, #1
 8000a98:	9301      	str	r3, [sp, #4]
 8000a9a:	4b07      	ldr	r3, [pc, #28]	; (8000ab8 <MPU9250_Bypass+0x58>)
 8000a9c:	9300      	str	r3, [sp, #0]
 8000a9e:	2301      	movs	r3, #1
 8000aa0:	2237      	movs	r2, #55	; 0x37
 8000aa2:	21d0      	movs	r1, #208	; 0xd0
 8000aa4:	6878      	ldr	r0, [r7, #4]
 8000aa6:	f008 fa11 	bl	8008ecc <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8000aaa:	200a      	movs	r0, #10
 8000aac:	f005 f820 	bl	8005af0 <HAL_Delay>
}
 8000ab0:	bf00      	nop
 8000ab2:	3708      	adds	r7, #8
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	24000275 	.word	0x24000275

08000abc <MPU9250_Master>:

void MPU9250_Master(I2C_HandleTypeDef *I2Cx)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b086      	sub	sp, #24
 8000ac0:	af04      	add	r7, sp, #16
 8000ac2:	6078      	str	r0, [r7, #4]
	MPU9250_tx = 0x00; //Disable Bypass Mode
 8000ac4:	4b25      	ldr	r3, [pc, #148]	; (8000b5c <MPU9250_Master+0xa0>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_INT_PIN_CFG, 1, &MPU9250_tx, 1, 100); //Disable Bypass
 8000aca:	2364      	movs	r3, #100	; 0x64
 8000acc:	9302      	str	r3, [sp, #8]
 8000ace:	2301      	movs	r3, #1
 8000ad0:	9301      	str	r3, [sp, #4]
 8000ad2:	4b22      	ldr	r3, [pc, #136]	; (8000b5c <MPU9250_Master+0xa0>)
 8000ad4:	9300      	str	r3, [sp, #0]
 8000ad6:	2301      	movs	r3, #1
 8000ad8:	2237      	movs	r2, #55	; 0x37
 8000ada:	21d0      	movs	r1, #208	; 0xd0
 8000adc:	6878      	ldr	r0, [r7, #4]
 8000ade:	f008 f9f5 	bl	8008ecc <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8000ae2:	200a      	movs	r0, #10
 8000ae4:	f005 f804 	bl	8005af0 <HAL_Delay>

	MPU9250_tx = 0b00100000; //Enable Master Mode
 8000ae8:	4b1c      	ldr	r3, [pc, #112]	; (8000b5c <MPU9250_Master+0xa0>)
 8000aea:	2220      	movs	r2, #32
 8000aec:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_USER_CTRL, 1, &MPU9250_tx, 1, 100); //Master Enable
 8000aee:	2364      	movs	r3, #100	; 0x64
 8000af0:	9302      	str	r3, [sp, #8]
 8000af2:	2301      	movs	r3, #1
 8000af4:	9301      	str	r3, [sp, #4]
 8000af6:	4b19      	ldr	r3, [pc, #100]	; (8000b5c <MPU9250_Master+0xa0>)
 8000af8:	9300      	str	r3, [sp, #0]
 8000afa:	2301      	movs	r3, #1
 8000afc:	226a      	movs	r2, #106	; 0x6a
 8000afe:	21d0      	movs	r1, #208	; 0xd0
 8000b00:	6878      	ldr	r0, [r7, #4]
 8000b02:	f008 f9e3 	bl	8008ecc <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8000b06:	200a      	movs	r0, #10
 8000b08:	f004 fff2 	bl	8005af0 <HAL_Delay>

	MPU9250_tx = 0b00001101; //Set I2C Clock to 400kHz
 8000b0c:	4b13      	ldr	r3, [pc, #76]	; (8000b5c <MPU9250_Master+0xa0>)
 8000b0e:	220d      	movs	r2, #13
 8000b10:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_I2C_MST_CTRL, 1, &MPU9250_tx, 1, 100); //Master Clock to 400kHz
 8000b12:	2364      	movs	r3, #100	; 0x64
 8000b14:	9302      	str	r3, [sp, #8]
 8000b16:	2301      	movs	r3, #1
 8000b18:	9301      	str	r3, [sp, #4]
 8000b1a:	4b10      	ldr	r3, [pc, #64]	; (8000b5c <MPU9250_Master+0xa0>)
 8000b1c:	9300      	str	r3, [sp, #0]
 8000b1e:	2301      	movs	r3, #1
 8000b20:	2224      	movs	r2, #36	; 0x24
 8000b22:	21d0      	movs	r1, #208	; 0xd0
 8000b24:	6878      	ldr	r0, [r7, #4]
 8000b26:	f008 f9d1 	bl	8008ecc <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8000b2a:	200a      	movs	r0, #10
 8000b2c:	f004 ffe0 	bl	8005af0 <HAL_Delay>

	MPU9250_tx = 0x00;
 8000b30:	4b0a      	ldr	r3, [pc, #40]	; (8000b5c <MPU9250_Master+0xa0>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_PWR_MGMT_1, 1, &MPU9250_tx, 1, 100);
 8000b36:	2364      	movs	r3, #100	; 0x64
 8000b38:	9302      	str	r3, [sp, #8]
 8000b3a:	2301      	movs	r3, #1
 8000b3c:	9301      	str	r3, [sp, #4]
 8000b3e:	4b07      	ldr	r3, [pc, #28]	; (8000b5c <MPU9250_Master+0xa0>)
 8000b40:	9300      	str	r3, [sp, #0]
 8000b42:	2301      	movs	r3, #1
 8000b44:	226b      	movs	r2, #107	; 0x6b
 8000b46:	21d0      	movs	r1, #208	; 0xd0
 8000b48:	6878      	ldr	r0, [r7, #4]
 8000b4a:	f008 f9bf 	bl	8008ecc <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8000b4e:	200a      	movs	r0, #10
 8000b50:	f004 ffce 	bl	8005af0 <HAL_Delay>
}
 8000b54:	bf00      	nop
 8000b56:	3708      	adds	r7, #8
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	24000275 	.word	0x24000275

08000b60 <MPU9250_AK8963_Setup>:

uint8_t MPU9250_AK8963_Setup(I2C_HandleTypeDef *I2Cx, MPU9250_t *DataStruct)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b086      	sub	sp, #24
 8000b64:	af04      	add	r7, sp, #16
 8000b66:	6078      	str	r0, [r7, #4]
 8000b68:	6039      	str	r1, [r7, #0]
	MPU9250_tx = AK8963_CNTL1_Continous2; //Continuous Mode 2 (100Hz) + 16Bit Output
 8000b6a:	4b25      	ldr	r3, [pc, #148]	; (8000c00 <MPU9250_AK8963_Setup+0xa0>)
 8000b6c:	2216      	movs	r2, #22
 8000b6e:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2Cx, AK8963_ADDR, AK8963_CNTL1, 1, &MPU9250_tx, 1, 100);
 8000b70:	2364      	movs	r3, #100	; 0x64
 8000b72:	9302      	str	r3, [sp, #8]
 8000b74:	2301      	movs	r3, #1
 8000b76:	9301      	str	r3, [sp, #4]
 8000b78:	4b21      	ldr	r3, [pc, #132]	; (8000c00 <MPU9250_AK8963_Setup+0xa0>)
 8000b7a:	9300      	str	r3, [sp, #0]
 8000b7c:	2301      	movs	r3, #1
 8000b7e:	220a      	movs	r2, #10
 8000b80:	2118      	movs	r1, #24
 8000b82:	6878      	ldr	r0, [r7, #4]
 8000b84:	f008 f9a2 	bl	8008ecc <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8000b88:	200a      	movs	r0, #10
 8000b8a:	f004 ffb1 	bl	8005af0 <HAL_Delay>

	HAL_I2C_Mem_Read(I2Cx, AK8963_ADDR, AK8963_MPU9250_ASAX, 1, &MPU9250_rx_buf[0], 3, 100);
 8000b8e:	2364      	movs	r3, #100	; 0x64
 8000b90:	9302      	str	r3, [sp, #8]
 8000b92:	2303      	movs	r3, #3
 8000b94:	9301      	str	r3, [sp, #4]
 8000b96:	4b1b      	ldr	r3, [pc, #108]	; (8000c04 <MPU9250_AK8963_Setup+0xa4>)
 8000b98:	9300      	str	r3, [sp, #0]
 8000b9a:	2301      	movs	r3, #1
 8000b9c:	2210      	movs	r2, #16
 8000b9e:	2118      	movs	r1, #24
 8000ba0:	6878      	ldr	r0, [r7, #4]
 8000ba2:	f008 faa7 	bl	80090f4 <HAL_I2C_Mem_Read>
	HAL_Delay(10);
 8000ba6:	200a      	movs	r0, #10
 8000ba8:	f004 ffa2 	bl	8005af0 <HAL_Delay>

	DataStruct->ASAX = MPU9250_rx_buf[0];
 8000bac:	4b15      	ldr	r3, [pc, #84]	; (8000c04 <MPU9250_AK8963_Setup+0xa4>)
 8000bae:	781a      	ldrb	r2, [r3, #0]
 8000bb0:	683b      	ldr	r3, [r7, #0]
 8000bb2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
	DataStruct->ASAY = MPU9250_rx_buf[1];
 8000bb6:	4b13      	ldr	r3, [pc, #76]	; (8000c04 <MPU9250_AK8963_Setup+0xa4>)
 8000bb8:	785a      	ldrb	r2, [r3, #1]
 8000bba:	683b      	ldr	r3, [r7, #0]
 8000bbc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
	DataStruct->ASAZ = MPU9250_rx_buf[2];
 8000bc0:	4b10      	ldr	r3, [pc, #64]	; (8000c04 <MPU9250_AK8963_Setup+0xa4>)
 8000bc2:	789a      	ldrb	r2, [r3, #2]
 8000bc4:	683b      	ldr	r3, [r7, #0]
 8000bc6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

	HAL_I2C_Mem_Read(I2Cx, AK8963_ADDR, AK8963_WIA, 1, &AK8963_WAI, 3, 100);
 8000bca:	2364      	movs	r3, #100	; 0x64
 8000bcc:	9302      	str	r3, [sp, #8]
 8000bce:	2303      	movs	r3, #3
 8000bd0:	9301      	str	r3, [sp, #4]
 8000bd2:	4b0d      	ldr	r3, [pc, #52]	; (8000c08 <MPU9250_AK8963_Setup+0xa8>)
 8000bd4:	9300      	str	r3, [sp, #0]
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	2200      	movs	r2, #0
 8000bda:	2118      	movs	r1, #24
 8000bdc:	6878      	ldr	r0, [r7, #4]
 8000bde:	f008 fa89 	bl	80090f4 <HAL_I2C_Mem_Read>
	HAL_Delay(10);
 8000be2:	200a      	movs	r0, #10
 8000be4:	f004 ff84 	bl	8005af0 <HAL_Delay>

	if(AK8963_WAI == 0b01001000) return 1;
 8000be8:	4b07      	ldr	r3, [pc, #28]	; (8000c08 <MPU9250_AK8963_Setup+0xa8>)
 8000bea:	781b      	ldrb	r3, [r3, #0]
 8000bec:	2b48      	cmp	r3, #72	; 0x48
 8000bee:	d101      	bne.n	8000bf4 <MPU9250_AK8963_Setup+0x94>
 8000bf0:	2301      	movs	r3, #1
 8000bf2:	e000      	b.n	8000bf6 <MPU9250_AK8963_Setup+0x96>
	return 0;
 8000bf4:	2300      	movs	r3, #0
}
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	3708      	adds	r7, #8
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	24000275 	.word	0x24000275
 8000c04:	240002f8 	.word	0x240002f8
 8000c08:	240002f4 	.word	0x240002f4

08000c0c <MPU9250_Slave0_Enable>:

void MPU9250_Slave0_Enable(I2C_HandleTypeDef *I2Cx)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b086      	sub	sp, #24
 8000c10:	af04      	add	r7, sp, #16
 8000c12:	6078      	str	r0, [r7, #4]
	MPU9250_tx = (AK8963_ADDR >> 1) | 0x80; //Access Slave into read mode
 8000c14:	4b1c      	ldr	r3, [pc, #112]	; (8000c88 <MPU9250_Slave0_Enable+0x7c>)
 8000c16:	228c      	movs	r2, #140	; 0x8c
 8000c18:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_I2C_SLV0_ADDR, 1, &MPU9250_tx, 1, 100);
 8000c1a:	2364      	movs	r3, #100	; 0x64
 8000c1c:	9302      	str	r3, [sp, #8]
 8000c1e:	2301      	movs	r3, #1
 8000c20:	9301      	str	r3, [sp, #4]
 8000c22:	4b19      	ldr	r3, [pc, #100]	; (8000c88 <MPU9250_Slave0_Enable+0x7c>)
 8000c24:	9300      	str	r3, [sp, #0]
 8000c26:	2301      	movs	r3, #1
 8000c28:	2225      	movs	r2, #37	; 0x25
 8000c2a:	21d0      	movs	r1, #208	; 0xd0
 8000c2c:	6878      	ldr	r0, [r7, #4]
 8000c2e:	f008 f94d 	bl	8008ecc <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8000c32:	200a      	movs	r0, #10
 8000c34:	f004 ff5c 	bl	8005af0 <HAL_Delay>

	MPU9250_tx = AK8963_HXL; //Slave REG for reading to take place
 8000c38:	4b13      	ldr	r3, [pc, #76]	; (8000c88 <MPU9250_Slave0_Enable+0x7c>)
 8000c3a:	2203      	movs	r2, #3
 8000c3c:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_I2C_SLV0_REG, 1, &MPU9250_tx, 1, 100);
 8000c3e:	2364      	movs	r3, #100	; 0x64
 8000c40:	9302      	str	r3, [sp, #8]
 8000c42:	2301      	movs	r3, #1
 8000c44:	9301      	str	r3, [sp, #4]
 8000c46:	4b10      	ldr	r3, [pc, #64]	; (8000c88 <MPU9250_Slave0_Enable+0x7c>)
 8000c48:	9300      	str	r3, [sp, #0]
 8000c4a:	2301      	movs	r3, #1
 8000c4c:	2226      	movs	r2, #38	; 0x26
 8000c4e:	21d0      	movs	r1, #208	; 0xd0
 8000c50:	6878      	ldr	r0, [r7, #4]
 8000c52:	f008 f93b 	bl	8008ecc <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8000c56:	200a      	movs	r0, #10
 8000c58:	f004 ff4a 	bl	8005af0 <HAL_Delay>

	MPU9250_tx = 0x80 | 0x07; //Number of data bytes
 8000c5c:	4b0a      	ldr	r3, [pc, #40]	; (8000c88 <MPU9250_Slave0_Enable+0x7c>)
 8000c5e:	2287      	movs	r2, #135	; 0x87
 8000c60:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_I2C_SLV0_CTRL, 1, &MPU9250_tx, 1, 100);
 8000c62:	2364      	movs	r3, #100	; 0x64
 8000c64:	9302      	str	r3, [sp, #8]
 8000c66:	2301      	movs	r3, #1
 8000c68:	9301      	str	r3, [sp, #4]
 8000c6a:	4b07      	ldr	r3, [pc, #28]	; (8000c88 <MPU9250_Slave0_Enable+0x7c>)
 8000c6c:	9300      	str	r3, [sp, #0]
 8000c6e:	2301      	movs	r3, #1
 8000c70:	2227      	movs	r2, #39	; 0x27
 8000c72:	21d0      	movs	r1, #208	; 0xd0
 8000c74:	6878      	ldr	r0, [r7, #4]
 8000c76:	f008 f929 	bl	8008ecc <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8000c7a:	200a      	movs	r0, #10
 8000c7c:	f004 ff38 	bl	8005af0 <HAL_Delay>
}
 8000c80:	bf00      	nop
 8000c82:	3708      	adds	r7, #8
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	24000275 	.word	0x24000275

08000c8c <MPU9250_Read_All>:

void MPU9250_Read_All(I2C_HandleTypeDef *I2Cx)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b084      	sub	sp, #16
 8000c90:	af02      	add	r7, sp, #8
 8000c92:	6078      	str	r0, [r7, #4]
	HAL_I2C_Mem_Read_DMA(I2Cx, MPU6500_ADDR, MPU6500_ACCEL_XOUT_H, 1, &MPU9250_rx_buf[0], 20);
 8000c94:	2314      	movs	r3, #20
 8000c96:	9301      	str	r3, [sp, #4]
 8000c98:	4b05      	ldr	r3, [pc, #20]	; (8000cb0 <MPU9250_Read_All+0x24>)
 8000c9a:	9300      	str	r3, [sp, #0]
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	223b      	movs	r2, #59	; 0x3b
 8000ca0:	21d0      	movs	r1, #208	; 0xd0
 8000ca2:	6878      	ldr	r0, [r7, #4]
 8000ca4:	f008 fb40 	bl	8009328 <HAL_I2C_Mem_Read_DMA>
}
 8000ca8:	bf00      	nop
 8000caa:	3708      	adds	r7, #8
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bd80      	pop	{r7, pc}
 8000cb0:	240002f8 	.word	0x240002f8

08000cb4 <MPU9250_Parsing>:

void MPU9250_Parsing(MPU9250_t *DataStruct)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	b083      	sub	sp, #12
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
	DataStruct->Ax_Raw = -(MPU9250_rx_buf[0] << 8 | MPU9250_rx_buf[1]);
 8000cbc:	4bb6      	ldr	r3, [pc, #728]	; (8000f98 <MPU9250_Parsing+0x2e4>)
 8000cbe:	781b      	ldrb	r3, [r3, #0]
 8000cc0:	021b      	lsls	r3, r3, #8
 8000cc2:	b21a      	sxth	r2, r3
 8000cc4:	4bb4      	ldr	r3, [pc, #720]	; (8000f98 <MPU9250_Parsing+0x2e4>)
 8000cc6:	785b      	ldrb	r3, [r3, #1]
 8000cc8:	b21b      	sxth	r3, r3
 8000cca:	4313      	orrs	r3, r2
 8000ccc:	b21b      	sxth	r3, r3
 8000cce:	b29b      	uxth	r3, r3
 8000cd0:	425b      	negs	r3, r3
 8000cd2:	b29b      	uxth	r3, r3
 8000cd4:	b21a      	sxth	r2, r3
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	801a      	strh	r2, [r3, #0]
	DataStruct->Ay_Raw = (MPU9250_rx_buf[2] << 8 | MPU9250_rx_buf[3]);
 8000cda:	4baf      	ldr	r3, [pc, #700]	; (8000f98 <MPU9250_Parsing+0x2e4>)
 8000cdc:	789b      	ldrb	r3, [r3, #2]
 8000cde:	021b      	lsls	r3, r3, #8
 8000ce0:	b21a      	sxth	r2, r3
 8000ce2:	4bad      	ldr	r3, [pc, #692]	; (8000f98 <MPU9250_Parsing+0x2e4>)
 8000ce4:	78db      	ldrb	r3, [r3, #3]
 8000ce6:	b21b      	sxth	r3, r3
 8000ce8:	4313      	orrs	r3, r2
 8000cea:	b21a      	sxth	r2, r3
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	805a      	strh	r2, [r3, #2]
	DataStruct->Az_Raw = (MPU9250_rx_buf[4] << 8 | MPU9250_rx_buf[5]); // Didn't Save Temp Value
 8000cf0:	4ba9      	ldr	r3, [pc, #676]	; (8000f98 <MPU9250_Parsing+0x2e4>)
 8000cf2:	791b      	ldrb	r3, [r3, #4]
 8000cf4:	021b      	lsls	r3, r3, #8
 8000cf6:	b21a      	sxth	r2, r3
 8000cf8:	4ba7      	ldr	r3, [pc, #668]	; (8000f98 <MPU9250_Parsing+0x2e4>)
 8000cfa:	795b      	ldrb	r3, [r3, #5]
 8000cfc:	b21b      	sxth	r3, r3
 8000cfe:	4313      	orrs	r3, r2
 8000d00:	b21a      	sxth	r2, r3
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	809a      	strh	r2, [r3, #4]
	DataStruct->Gx_Raw = (MPU9250_rx_buf[8] << 8 | MPU9250_rx_buf[9]);
 8000d06:	4ba4      	ldr	r3, [pc, #656]	; (8000f98 <MPU9250_Parsing+0x2e4>)
 8000d08:	7a1b      	ldrb	r3, [r3, #8]
 8000d0a:	021b      	lsls	r3, r3, #8
 8000d0c:	b21a      	sxth	r2, r3
 8000d0e:	4ba2      	ldr	r3, [pc, #648]	; (8000f98 <MPU9250_Parsing+0x2e4>)
 8000d10:	7a5b      	ldrb	r3, [r3, #9]
 8000d12:	b21b      	sxth	r3, r3
 8000d14:	4313      	orrs	r3, r2
 8000d16:	b21a      	sxth	r2, r3
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	829a      	strh	r2, [r3, #20]
	DataStruct->Gy_Raw = -(MPU9250_rx_buf[10] << 8 | MPU9250_rx_buf[11]);
 8000d1c:	4b9e      	ldr	r3, [pc, #632]	; (8000f98 <MPU9250_Parsing+0x2e4>)
 8000d1e:	7a9b      	ldrb	r3, [r3, #10]
 8000d20:	021b      	lsls	r3, r3, #8
 8000d22:	b21a      	sxth	r2, r3
 8000d24:	4b9c      	ldr	r3, [pc, #624]	; (8000f98 <MPU9250_Parsing+0x2e4>)
 8000d26:	7adb      	ldrb	r3, [r3, #11]
 8000d28:	b21b      	sxth	r3, r3
 8000d2a:	4313      	orrs	r3, r2
 8000d2c:	b21b      	sxth	r3, r3
 8000d2e:	b29b      	uxth	r3, r3
 8000d30:	425b      	negs	r3, r3
 8000d32:	b29b      	uxth	r3, r3
 8000d34:	b21a      	sxth	r2, r3
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	82da      	strh	r2, [r3, #22]
	DataStruct->Gz_Raw = -(MPU9250_rx_buf[12] << 8 | MPU9250_rx_buf[13]);
 8000d3a:	4b97      	ldr	r3, [pc, #604]	; (8000f98 <MPU9250_Parsing+0x2e4>)
 8000d3c:	7b1b      	ldrb	r3, [r3, #12]
 8000d3e:	021b      	lsls	r3, r3, #8
 8000d40:	b21a      	sxth	r2, r3
 8000d42:	4b95      	ldr	r3, [pc, #596]	; (8000f98 <MPU9250_Parsing+0x2e4>)
 8000d44:	7b5b      	ldrb	r3, [r3, #13]
 8000d46:	b21b      	sxth	r3, r3
 8000d48:	4313      	orrs	r3, r2
 8000d4a:	b21b      	sxth	r3, r3
 8000d4c:	b29b      	uxth	r3, r3
 8000d4e:	425b      	negs	r3, r3
 8000d50:	b29b      	uxth	r3, r3
 8000d52:	b21a      	sxth	r2, r3
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	831a      	strh	r2, [r3, #24]
	DataStruct->My_Raw = -(MPU9250_rx_buf[15] << 8 | MPU9250_rx_buf[14]);
 8000d58:	4b8f      	ldr	r3, [pc, #572]	; (8000f98 <MPU9250_Parsing+0x2e4>)
 8000d5a:	7bdb      	ldrb	r3, [r3, #15]
 8000d5c:	021b      	lsls	r3, r3, #8
 8000d5e:	b21a      	sxth	r2, r3
 8000d60:	4b8d      	ldr	r3, [pc, #564]	; (8000f98 <MPU9250_Parsing+0x2e4>)
 8000d62:	7b9b      	ldrb	r3, [r3, #14]
 8000d64:	b21b      	sxth	r3, r3
 8000d66:	4313      	orrs	r3, r2
 8000d68:	b21b      	sxth	r3, r3
 8000d6a:	b29b      	uxth	r3, r3
 8000d6c:	425b      	negs	r3, r3
 8000d6e:	b29b      	uxth	r3, r3
 8000d70:	b21a      	sxth	r2, r3
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
	DataStruct->Mx_Raw = (MPU9250_rx_buf[17] << 8 | MPU9250_rx_buf[16]);
 8000d78:	4b87      	ldr	r3, [pc, #540]	; (8000f98 <MPU9250_Parsing+0x2e4>)
 8000d7a:	7c5b      	ldrb	r3, [r3, #17]
 8000d7c:	021b      	lsls	r3, r3, #8
 8000d7e:	b21a      	sxth	r2, r3
 8000d80:	4b85      	ldr	r3, [pc, #532]	; (8000f98 <MPU9250_Parsing+0x2e4>)
 8000d82:	7c1b      	ldrb	r3, [r3, #16]
 8000d84:	b21b      	sxth	r3, r3
 8000d86:	4313      	orrs	r3, r2
 8000d88:	b21a      	sxth	r2, r3
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
	DataStruct->Mz_Raw = (MPU9250_rx_buf[19] << 8 | MPU9250_rx_buf[18]);
 8000d90:	4b81      	ldr	r3, [pc, #516]	; (8000f98 <MPU9250_Parsing+0x2e4>)
 8000d92:	7cdb      	ldrb	r3, [r3, #19]
 8000d94:	021b      	lsls	r3, r3, #8
 8000d96:	b21a      	sxth	r2, r3
 8000d98:	4b7f      	ldr	r3, [pc, #508]	; (8000f98 <MPU9250_Parsing+0x2e4>)
 8000d9a:	7c9b      	ldrb	r3, [r3, #18]
 8000d9c:	b21b      	sxth	r3, r3
 8000d9e:	4313      	orrs	r3, r2
 8000da0:	b21a      	sxth	r2, r3
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

	DataStruct->Ax = DataStruct->Ax_Raw / MPU9250_Acc_LSB;
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000dae:	ee07 3a90 	vmov	s15, r3
 8000db2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000db6:	4b79      	ldr	r3, [pc, #484]	; (8000f9c <MPU9250_Parsing+0x2e8>)
 8000db8:	ed93 7a00 	vldr	s14, [r3]
 8000dbc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	edc3 7a02 	vstr	s15, [r3, #8]
	DataStruct->Ay = DataStruct->Ay_Raw / MPU9250_Acc_LSB;
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000dcc:	ee07 3a90 	vmov	s15, r3
 8000dd0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000dd4:	4b71      	ldr	r3, [pc, #452]	; (8000f9c <MPU9250_Parsing+0x2e8>)
 8000dd6:	ed93 7a00 	vldr	s14, [r3]
 8000dda:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	edc3 7a03 	vstr	s15, [r3, #12]
	DataStruct->Az = (DataStruct->Az_Raw / MPU9250_Acc_LSB);
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000dea:	ee07 3a90 	vmov	s15, r3
 8000dee:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000df2:	4b6a      	ldr	r3, [pc, #424]	; (8000f9c <MPU9250_Parsing+0x2e8>)
 8000df4:	ed93 7a00 	vldr	s14, [r3]
 8000df8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	edc3 7a04 	vstr	s15, [r3, #16]
	DataStruct->Gx = DataStruct->Gx_Raw / MPU9250_Gyro_LSB;
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8000e08:	ee07 3a90 	vmov	s15, r3
 8000e0c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000e10:	4b63      	ldr	r3, [pc, #396]	; (8000fa0 <MPU9250_Parsing+0x2ec>)
 8000e12:	ed93 7a00 	vldr	s14, [r3]
 8000e16:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	edc3 7a07 	vstr	s15, [r3, #28]
	DataStruct->Gy = DataStruct->Gy_Raw / MPU9250_Gyro_LSB;
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8000e26:	ee07 3a90 	vmov	s15, r3
 8000e2a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000e2e:	4b5c      	ldr	r3, [pc, #368]	; (8000fa0 <MPU9250_Parsing+0x2ec>)
 8000e30:	ed93 7a00 	vldr	s14, [r3]
 8000e34:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	edc3 7a08 	vstr	s15, [r3, #32]
	DataStruct->Gz = DataStruct->Gz_Raw / MPU9250_Gyro_LSB;
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8000e44:	ee07 3a90 	vmov	s15, r3
 8000e48:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000e4c:	4b54      	ldr	r3, [pc, #336]	; (8000fa0 <MPU9250_Parsing+0x2ec>)
 8000e4e:	ed93 7a00 	vldr	s14, [r3]
 8000e52:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
	DataStruct->Mx = (DataStruct->Mx_Raw * ((DataStruct->ASAX - 128) / 256 + 1)) * MPU9250_Mag_LSB;
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8000e62:	461a      	mov	r2, r3
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8000e6a:	3b80      	subs	r3, #128	; 0x80
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	da00      	bge.n	8000e72 <MPU9250_Parsing+0x1be>
 8000e70:	33ff      	adds	r3, #255	; 0xff
 8000e72:	121b      	asrs	r3, r3, #8
 8000e74:	3301      	adds	r3, #1
 8000e76:	fb03 f302 	mul.w	r3, r3, r2
 8000e7a:	ee07 3a90 	vmov	s15, r3
 8000e7e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e82:	4b48      	ldr	r3, [pc, #288]	; (8000fa4 <MPU9250_Parsing+0x2f0>)
 8000e84:	edd3 7a00 	vldr	s15, [r3]
 8000e88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	edc3 7a1c 	vstr	s15, [r3, #112]	; 0x70
	DataStruct->My = (DataStruct->My_Raw * ((DataStruct->ASAY - 128) / 256 + 1)) * MPU9250_Mag_LSB;
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	; 0x42
 8000e98:	461a      	mov	r2, r3
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8000ea0:	3b80      	subs	r3, #128	; 0x80
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	da00      	bge.n	8000ea8 <MPU9250_Parsing+0x1f4>
 8000ea6:	33ff      	adds	r3, #255	; 0xff
 8000ea8:	121b      	asrs	r3, r3, #8
 8000eaa:	3301      	adds	r3, #1
 8000eac:	fb03 f302 	mul.w	r3, r3, r2
 8000eb0:	ee07 3a90 	vmov	s15, r3
 8000eb4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000eb8:	4b3a      	ldr	r3, [pc, #232]	; (8000fa4 <MPU9250_Parsing+0x2f0>)
 8000eba:	edd3 7a00 	vldr	s15, [r3]
 8000ebe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74
	DataStruct->Mz = (DataStruct->Mz_Raw * ((DataStruct->ASAZ - 128) / 256 + 1)) * MPU9250_Mag_LSB;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	; 0x44
 8000ece:	461a      	mov	r2, r3
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8000ed6:	3b80      	subs	r3, #128	; 0x80
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	da00      	bge.n	8000ede <MPU9250_Parsing+0x22a>
 8000edc:	33ff      	adds	r3, #255	; 0xff
 8000ede:	121b      	asrs	r3, r3, #8
 8000ee0:	3301      	adds	r3, #1
 8000ee2:	fb03 f302 	mul.w	r3, r3, r2
 8000ee6:	ee07 3a90 	vmov	s15, r3
 8000eea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000eee:	4b2d      	ldr	r3, [pc, #180]	; (8000fa4 <MPU9250_Parsing+0x2f0>)
 8000ef0:	edd3 7a00 	vldr	s15, [r3]
 8000ef4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	edc3 7a1e 	vstr	s15, [r3, #120]	; 0x78

	DataStruct->Gx -= DataStruct->Gx_Offset;
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	ed93 7a07 	vldr	s14, [r3, #28]
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8000f0a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	edc3 7a07 	vstr	s15, [r3, #28]
	DataStruct->Gy -= DataStruct->Gy_Offset;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	ed93 7a08 	vldr	s14, [r3, #32]
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8000f20:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	edc3 7a08 	vstr	s15, [r3, #32]
	DataStruct->Gz -= DataStruct->Gz_Offset;
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8000f36:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
	DataStruct->Mx -= DataStruct->Mx_Offset;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	ed93 7a1c 	vldr	s14, [r3, #112]	; 0x70
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8000f4c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	edc3 7a1c 	vstr	s15, [r3, #112]	; 0x70
	DataStruct->My -= DataStruct->My_Offset;
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8000f62:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74
	DataStruct->Mz -= DataStruct->Mz_Offset;
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	ed93 7a1e 	vldr	s14, [r3, #120]	; 0x78
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8000f78:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	edc3 7a1e 	vstr	s15, [r3, #120]	; 0x78

	DataStruct->Gx_Rad = DataStruct->Gx * D2R;
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	edd3 7a07 	vldr	s15, [r3, #28]
 8000f88:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8000fa8 <MPU9250_Parsing+0x2f4>
 8000f8c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
 8000f96:	e009      	b.n	8000fac <MPU9250_Parsing+0x2f8>
 8000f98:	240002f8 	.word	0x240002f8
 8000f9c:	24000004 	.word	0x24000004
 8000fa0:	24000000 	.word	0x24000000
 8000fa4:	24000008 	.word	0x24000008
 8000fa8:	3c8efa35 	.word	0x3c8efa35
	DataStruct->Gy_Rad = DataStruct->Gy * D2R;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	edd3 7a08 	vldr	s15, [r3, #32]
 8000fb2:	ed1f 7a03 	vldr	s14, [pc, #-12]	; 8000fa8 <MPU9250_Parsing+0x2f4>
 8000fb6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
	DataStruct->Gz_Rad = DataStruct->Gz * D2R;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8000fc6:	ed1f 7a08 	vldr	s14, [pc, #-32]	; 8000fa8 <MPU9250_Parsing+0x2f4>
 8000fca:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
}
 8000fd4:	bf00      	nop
 8000fd6:	370c      	adds	r7, #12
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fde:	4770      	bx	lr

08000fe0 <MPU9250_Parsing_NoOffset>:

void MPU9250_Parsing_NoOffset(MPU9250_t *DataStruct)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b083      	sub	sp, #12
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
	DataStruct->Ax_Raw = -(MPU9250_rx_buf[0] << 8 | MPU9250_rx_buf[1]);
 8000fe8:	4ba2      	ldr	r3, [pc, #648]	; (8001274 <MPU9250_Parsing_NoOffset+0x294>)
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	021b      	lsls	r3, r3, #8
 8000fee:	b21a      	sxth	r2, r3
 8000ff0:	4ba0      	ldr	r3, [pc, #640]	; (8001274 <MPU9250_Parsing_NoOffset+0x294>)
 8000ff2:	785b      	ldrb	r3, [r3, #1]
 8000ff4:	b21b      	sxth	r3, r3
 8000ff6:	4313      	orrs	r3, r2
 8000ff8:	b21b      	sxth	r3, r3
 8000ffa:	b29b      	uxth	r3, r3
 8000ffc:	425b      	negs	r3, r3
 8000ffe:	b29b      	uxth	r3, r3
 8001000:	b21a      	sxth	r2, r3
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	801a      	strh	r2, [r3, #0]
	DataStruct->Ay_Raw = (MPU9250_rx_buf[2] << 8 | MPU9250_rx_buf[3]);
 8001006:	4b9b      	ldr	r3, [pc, #620]	; (8001274 <MPU9250_Parsing_NoOffset+0x294>)
 8001008:	789b      	ldrb	r3, [r3, #2]
 800100a:	021b      	lsls	r3, r3, #8
 800100c:	b21a      	sxth	r2, r3
 800100e:	4b99      	ldr	r3, [pc, #612]	; (8001274 <MPU9250_Parsing_NoOffset+0x294>)
 8001010:	78db      	ldrb	r3, [r3, #3]
 8001012:	b21b      	sxth	r3, r3
 8001014:	4313      	orrs	r3, r2
 8001016:	b21a      	sxth	r2, r3
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	805a      	strh	r2, [r3, #2]
	DataStruct->Az_Raw = (MPU9250_rx_buf[4] << 8 | MPU9250_rx_buf[5]); // Didn't Save Temp Value
 800101c:	4b95      	ldr	r3, [pc, #596]	; (8001274 <MPU9250_Parsing_NoOffset+0x294>)
 800101e:	791b      	ldrb	r3, [r3, #4]
 8001020:	021b      	lsls	r3, r3, #8
 8001022:	b21a      	sxth	r2, r3
 8001024:	4b93      	ldr	r3, [pc, #588]	; (8001274 <MPU9250_Parsing_NoOffset+0x294>)
 8001026:	795b      	ldrb	r3, [r3, #5]
 8001028:	b21b      	sxth	r3, r3
 800102a:	4313      	orrs	r3, r2
 800102c:	b21a      	sxth	r2, r3
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	809a      	strh	r2, [r3, #4]
	DataStruct->Gx_Raw = (MPU9250_rx_buf[8] << 8 | MPU9250_rx_buf[9]);
 8001032:	4b90      	ldr	r3, [pc, #576]	; (8001274 <MPU9250_Parsing_NoOffset+0x294>)
 8001034:	7a1b      	ldrb	r3, [r3, #8]
 8001036:	021b      	lsls	r3, r3, #8
 8001038:	b21a      	sxth	r2, r3
 800103a:	4b8e      	ldr	r3, [pc, #568]	; (8001274 <MPU9250_Parsing_NoOffset+0x294>)
 800103c:	7a5b      	ldrb	r3, [r3, #9]
 800103e:	b21b      	sxth	r3, r3
 8001040:	4313      	orrs	r3, r2
 8001042:	b21a      	sxth	r2, r3
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	829a      	strh	r2, [r3, #20]
	DataStruct->Gy_Raw = -(MPU9250_rx_buf[10] << 8 | MPU9250_rx_buf[11]);
 8001048:	4b8a      	ldr	r3, [pc, #552]	; (8001274 <MPU9250_Parsing_NoOffset+0x294>)
 800104a:	7a9b      	ldrb	r3, [r3, #10]
 800104c:	021b      	lsls	r3, r3, #8
 800104e:	b21a      	sxth	r2, r3
 8001050:	4b88      	ldr	r3, [pc, #544]	; (8001274 <MPU9250_Parsing_NoOffset+0x294>)
 8001052:	7adb      	ldrb	r3, [r3, #11]
 8001054:	b21b      	sxth	r3, r3
 8001056:	4313      	orrs	r3, r2
 8001058:	b21b      	sxth	r3, r3
 800105a:	b29b      	uxth	r3, r3
 800105c:	425b      	negs	r3, r3
 800105e:	b29b      	uxth	r3, r3
 8001060:	b21a      	sxth	r2, r3
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	82da      	strh	r2, [r3, #22]
	DataStruct->Gz_Raw = -(MPU9250_rx_buf[12] << 8 | MPU9250_rx_buf[13]);
 8001066:	4b83      	ldr	r3, [pc, #524]	; (8001274 <MPU9250_Parsing_NoOffset+0x294>)
 8001068:	7b1b      	ldrb	r3, [r3, #12]
 800106a:	021b      	lsls	r3, r3, #8
 800106c:	b21a      	sxth	r2, r3
 800106e:	4b81      	ldr	r3, [pc, #516]	; (8001274 <MPU9250_Parsing_NoOffset+0x294>)
 8001070:	7b5b      	ldrb	r3, [r3, #13]
 8001072:	b21b      	sxth	r3, r3
 8001074:	4313      	orrs	r3, r2
 8001076:	b21b      	sxth	r3, r3
 8001078:	b29b      	uxth	r3, r3
 800107a:	425b      	negs	r3, r3
 800107c:	b29b      	uxth	r3, r3
 800107e:	b21a      	sxth	r2, r3
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	831a      	strh	r2, [r3, #24]
	DataStruct->My_Raw = -(MPU9250_rx_buf[15] << 8 | MPU9250_rx_buf[14]);
 8001084:	4b7b      	ldr	r3, [pc, #492]	; (8001274 <MPU9250_Parsing_NoOffset+0x294>)
 8001086:	7bdb      	ldrb	r3, [r3, #15]
 8001088:	021b      	lsls	r3, r3, #8
 800108a:	b21a      	sxth	r2, r3
 800108c:	4b79      	ldr	r3, [pc, #484]	; (8001274 <MPU9250_Parsing_NoOffset+0x294>)
 800108e:	7b9b      	ldrb	r3, [r3, #14]
 8001090:	b21b      	sxth	r3, r3
 8001092:	4313      	orrs	r3, r2
 8001094:	b21b      	sxth	r3, r3
 8001096:	b29b      	uxth	r3, r3
 8001098:	425b      	negs	r3, r3
 800109a:	b29b      	uxth	r3, r3
 800109c:	b21a      	sxth	r2, r3
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
	DataStruct->Mx_Raw = (MPU9250_rx_buf[17] << 8 | MPU9250_rx_buf[16]);
 80010a4:	4b73      	ldr	r3, [pc, #460]	; (8001274 <MPU9250_Parsing_NoOffset+0x294>)
 80010a6:	7c5b      	ldrb	r3, [r3, #17]
 80010a8:	021b      	lsls	r3, r3, #8
 80010aa:	b21a      	sxth	r2, r3
 80010ac:	4b71      	ldr	r3, [pc, #452]	; (8001274 <MPU9250_Parsing_NoOffset+0x294>)
 80010ae:	7c1b      	ldrb	r3, [r3, #16]
 80010b0:	b21b      	sxth	r3, r3
 80010b2:	4313      	orrs	r3, r2
 80010b4:	b21a      	sxth	r2, r3
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
	DataStruct->Mz_Raw = (MPU9250_rx_buf[19] << 8 | MPU9250_rx_buf[18]);
 80010bc:	4b6d      	ldr	r3, [pc, #436]	; (8001274 <MPU9250_Parsing_NoOffset+0x294>)
 80010be:	7cdb      	ldrb	r3, [r3, #19]
 80010c0:	021b      	lsls	r3, r3, #8
 80010c2:	b21a      	sxth	r2, r3
 80010c4:	4b6b      	ldr	r3, [pc, #428]	; (8001274 <MPU9250_Parsing_NoOffset+0x294>)
 80010c6:	7c9b      	ldrb	r3, [r3, #18]
 80010c8:	b21b      	sxth	r3, r3
 80010ca:	4313      	orrs	r3, r2
 80010cc:	b21a      	sxth	r2, r3
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

	DataStruct->Ax = DataStruct->Ax_Raw / MPU9250_Acc_LSB;
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010da:	ee07 3a90 	vmov	s15, r3
 80010de:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80010e2:	4b65      	ldr	r3, [pc, #404]	; (8001278 <MPU9250_Parsing_NoOffset+0x298>)
 80010e4:	ed93 7a00 	vldr	s14, [r3]
 80010e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	edc3 7a02 	vstr	s15, [r3, #8]
	DataStruct->Ay = DataStruct->Ay_Raw / MPU9250_Acc_LSB;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80010f8:	ee07 3a90 	vmov	s15, r3
 80010fc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001100:	4b5d      	ldr	r3, [pc, #372]	; (8001278 <MPU9250_Parsing_NoOffset+0x298>)
 8001102:	ed93 7a00 	vldr	s14, [r3]
 8001106:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	edc3 7a03 	vstr	s15, [r3, #12]
	DataStruct->Az = (DataStruct->Az_Raw / MPU9250_Acc_LSB);
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001116:	ee07 3a90 	vmov	s15, r3
 800111a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800111e:	4b56      	ldr	r3, [pc, #344]	; (8001278 <MPU9250_Parsing_NoOffset+0x298>)
 8001120:	ed93 7a00 	vldr	s14, [r3]
 8001124:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	edc3 7a04 	vstr	s15, [r3, #16]
	DataStruct->Gx = DataStruct->Gx_Raw / MPU9250_Gyro_LSB;
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001134:	ee07 3a90 	vmov	s15, r3
 8001138:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800113c:	4b4f      	ldr	r3, [pc, #316]	; (800127c <MPU9250_Parsing_NoOffset+0x29c>)
 800113e:	ed93 7a00 	vldr	s14, [r3]
 8001142:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	edc3 7a07 	vstr	s15, [r3, #28]
	DataStruct->Gy = DataStruct->Gy_Raw / MPU9250_Gyro_LSB;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001152:	ee07 3a90 	vmov	s15, r3
 8001156:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800115a:	4b48      	ldr	r3, [pc, #288]	; (800127c <MPU9250_Parsing_NoOffset+0x29c>)
 800115c:	ed93 7a00 	vldr	s14, [r3]
 8001160:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	edc3 7a08 	vstr	s15, [r3, #32]
	DataStruct->Gz = DataStruct->Gz_Raw / MPU9250_Gyro_LSB;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8001170:	ee07 3a90 	vmov	s15, r3
 8001174:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001178:	4b40      	ldr	r3, [pc, #256]	; (800127c <MPU9250_Parsing_NoOffset+0x29c>)
 800117a:	ed93 7a00 	vldr	s14, [r3]
 800117e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
	DataStruct->Mx = (DataStruct->Mx_Raw * ((DataStruct->ASAX - 128) / 256 + 1)) * MPU9250_Mag_LSB;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 800118e:	461a      	mov	r2, r3
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8001196:	3b80      	subs	r3, #128	; 0x80
 8001198:	2b00      	cmp	r3, #0
 800119a:	da00      	bge.n	800119e <MPU9250_Parsing_NoOffset+0x1be>
 800119c:	33ff      	adds	r3, #255	; 0xff
 800119e:	121b      	asrs	r3, r3, #8
 80011a0:	3301      	adds	r3, #1
 80011a2:	fb03 f302 	mul.w	r3, r3, r2
 80011a6:	ee07 3a90 	vmov	s15, r3
 80011aa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011ae:	4b34      	ldr	r3, [pc, #208]	; (8001280 <MPU9250_Parsing_NoOffset+0x2a0>)
 80011b0:	edd3 7a00 	vldr	s15, [r3]
 80011b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	edc3 7a1c 	vstr	s15, [r3, #112]	; 0x70
	DataStruct->My = (DataStruct->My_Raw * ((DataStruct->ASAY - 128) / 256 + 1)) * MPU9250_Mag_LSB;
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	; 0x42
 80011c4:	461a      	mov	r2, r3
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 80011cc:	3b80      	subs	r3, #128	; 0x80
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	da00      	bge.n	80011d4 <MPU9250_Parsing_NoOffset+0x1f4>
 80011d2:	33ff      	adds	r3, #255	; 0xff
 80011d4:	121b      	asrs	r3, r3, #8
 80011d6:	3301      	adds	r3, #1
 80011d8:	fb03 f302 	mul.w	r3, r3, r2
 80011dc:	ee07 3a90 	vmov	s15, r3
 80011e0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011e4:	4b26      	ldr	r3, [pc, #152]	; (8001280 <MPU9250_Parsing_NoOffset+0x2a0>)
 80011e6:	edd3 7a00 	vldr	s15, [r3]
 80011ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74
	DataStruct->Mz = (DataStruct->Mz_Raw * ((DataStruct->ASAZ - 128) / 256 + 1)) * MPU9250_Mag_LSB;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	; 0x44
 80011fa:	461a      	mov	r2, r3
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8001202:	3b80      	subs	r3, #128	; 0x80
 8001204:	2b00      	cmp	r3, #0
 8001206:	da00      	bge.n	800120a <MPU9250_Parsing_NoOffset+0x22a>
 8001208:	33ff      	adds	r3, #255	; 0xff
 800120a:	121b      	asrs	r3, r3, #8
 800120c:	3301      	adds	r3, #1
 800120e:	fb03 f302 	mul.w	r3, r3, r2
 8001212:	ee07 3a90 	vmov	s15, r3
 8001216:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800121a:	4b19      	ldr	r3, [pc, #100]	; (8001280 <MPU9250_Parsing_NoOffset+0x2a0>)
 800121c:	edd3 7a00 	vldr	s15, [r3]
 8001220:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	edc3 7a1e 	vstr	s15, [r3, #120]	; 0x78

	DataStruct->Gx_Rad = DataStruct->Gx * D2R;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	edd3 7a07 	vldr	s15, [r3, #28]
 8001230:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8001284 <MPU9250_Parsing_NoOffset+0x2a4>
 8001234:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
	DataStruct->Gy_Rad = DataStruct->Gy * D2R;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	edd3 7a08 	vldr	s15, [r3, #32]
 8001244:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8001284 <MPU9250_Parsing_NoOffset+0x2a4>
 8001248:	ee67 7a87 	vmul.f32	s15, s15, s14
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
	DataStruct->Gz_Rad = DataStruct->Gz * D2R;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001258:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8001284 <MPU9250_Parsing_NoOffset+0x2a4>
 800125c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
}
 8001266:	bf00      	nop
 8001268:	370c      	adds	r7, #12
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop
 8001274:	240002f8 	.word	0x240002f8
 8001278:	24000004 	.word	0x24000004
 800127c:	24000000 	.word	0x24000000
 8001280:	24000008 	.word	0x24000008
 8001284:	3c8efa35 	.word	0x3c8efa35

08001288 <MadgwickAHRSupdate>:
// Functions

//---------------------------------------------------------------------------------------------------
// AHRS algorithm update

void MadgwickAHRSupdate(float gx, float gy, float gz, float ax, float ay, float az, float mx, float my, float mz) {
 8001288:	b580      	push	{r7, lr}
 800128a:	b0ae      	sub	sp, #184	; 0xb8
 800128c:	af00      	add	r7, sp, #0
 800128e:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
 8001292:	edc7 0a08 	vstr	s1, [r7, #32]
 8001296:	ed87 1a07 	vstr	s2, [r7, #28]
 800129a:	edc7 1a06 	vstr	s3, [r7, #24]
 800129e:	ed87 2a05 	vstr	s4, [r7, #20]
 80012a2:	edc7 2a04 	vstr	s5, [r7, #16]
 80012a6:	ed87 3a03 	vstr	s6, [r7, #12]
 80012aa:	edc7 3a02 	vstr	s7, [r7, #8]
 80012ae:	ed87 4a01 	vstr	s8, [r7, #4]
	float s0, s1, s2, s3;
	float qDot1, qDot2, qDot3, qDot4;
	float hx, hy;
	float _2q0mx, _2q0my, _2q0mz, _2q1mx, _2bx, _2bz, _4bx, _4bz, _2q0, _2q1, _2q2, _2q3, _2q0q2, _2q2q3, q0q0, q0q1, q0q2, q0q3, q1q1, q1q2, q1q3, q2q2, q2q3, q3q3;
	// Use IMU algorithm if magnetometer measurement invalid (avoids NaN in magnetometer normalisation)
	if((mx == 0.0f) && (my == 0.0f) && (mz == 0.0f)) {
 80012b2:	edd7 7a03 	vldr	s15, [r7, #12]
 80012b6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80012ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012be:	d11d      	bne.n	80012fc <MadgwickAHRSupdate+0x74>
 80012c0:	edd7 7a02 	vldr	s15, [r7, #8]
 80012c4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80012c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012cc:	d116      	bne.n	80012fc <MadgwickAHRSupdate+0x74>
 80012ce:	edd7 7a01 	vldr	s15, [r7, #4]
 80012d2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80012d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012da:	d10f      	bne.n	80012fc <MadgwickAHRSupdate+0x74>
		MadgwickAHRSupdateIMU(gx, gy, gz, ax, ay, az);
 80012dc:	edd7 2a04 	vldr	s5, [r7, #16]
 80012e0:	ed97 2a05 	vldr	s4, [r7, #20]
 80012e4:	edd7 1a06 	vldr	s3, [r7, #24]
 80012e8:	ed97 1a07 	vldr	s2, [r7, #28]
 80012ec:	edd7 0a08 	vldr	s1, [r7, #32]
 80012f0:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 80012f4:	f000 ffd6 	bl	80022a4 <MadgwickAHRSupdateIMU>
		return;
 80012f8:	f000 bfb4 	b.w	8002264 <MadgwickAHRSupdate+0xfdc>
	}

	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 80012fc:	4be6      	ldr	r3, [pc, #920]	; (8001698 <MadgwickAHRSupdate+0x410>)
 80012fe:	edd3 7a00 	vldr	s15, [r3]
 8001302:	eeb1 7a67 	vneg.f32	s14, s15
 8001306:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800130a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800130e:	4be3      	ldr	r3, [pc, #908]	; (800169c <MadgwickAHRSupdate+0x414>)
 8001310:	edd3 6a00 	vldr	s13, [r3]
 8001314:	edd7 7a08 	vldr	s15, [r7, #32]
 8001318:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800131c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001320:	4bdf      	ldr	r3, [pc, #892]	; (80016a0 <MadgwickAHRSupdate+0x418>)
 8001322:	edd3 6a00 	vldr	s13, [r3]
 8001326:	edd7 7a07 	vldr	s15, [r7, #28]
 800132a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800132e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001332:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001336:	ee67 7a87 	vmul.f32	s15, s15, s14
 800133a:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 800133e:	4bd9      	ldr	r3, [pc, #868]	; (80016a4 <MadgwickAHRSupdate+0x41c>)
 8001340:	ed93 7a00 	vldr	s14, [r3]
 8001344:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001348:	ee27 7a27 	vmul.f32	s14, s14, s15
 800134c:	4bd3      	ldr	r3, [pc, #844]	; (800169c <MadgwickAHRSupdate+0x414>)
 800134e:	edd3 6a00 	vldr	s13, [r3]
 8001352:	edd7 7a07 	vldr	s15, [r7, #28]
 8001356:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800135a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800135e:	4bd0      	ldr	r3, [pc, #832]	; (80016a0 <MadgwickAHRSupdate+0x418>)
 8001360:	edd3 6a00 	vldr	s13, [r3]
 8001364:	edd7 7a08 	vldr	s15, [r7, #32]
 8001368:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800136c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001370:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001374:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001378:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 800137c:	4bc9      	ldr	r3, [pc, #804]	; (80016a4 <MadgwickAHRSupdate+0x41c>)
 800137e:	ed93 7a00 	vldr	s14, [r3]
 8001382:	edd7 7a08 	vldr	s15, [r7, #32]
 8001386:	ee27 7a27 	vmul.f32	s14, s14, s15
 800138a:	4bc3      	ldr	r3, [pc, #780]	; (8001698 <MadgwickAHRSupdate+0x410>)
 800138c:	edd3 6a00 	vldr	s13, [r3]
 8001390:	edd7 7a07 	vldr	s15, [r7, #28]
 8001394:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001398:	ee37 7a67 	vsub.f32	s14, s14, s15
 800139c:	4bc0      	ldr	r3, [pc, #768]	; (80016a0 <MadgwickAHRSupdate+0x418>)
 800139e:	edd3 6a00 	vldr	s13, [r3]
 80013a2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80013a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013ae:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80013b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013b6:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 80013ba:	4bba      	ldr	r3, [pc, #744]	; (80016a4 <MadgwickAHRSupdate+0x41c>)
 80013bc:	ed93 7a00 	vldr	s14, [r3]
 80013c0:	edd7 7a07 	vldr	s15, [r7, #28]
 80013c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013c8:	4bb3      	ldr	r3, [pc, #716]	; (8001698 <MadgwickAHRSupdate+0x410>)
 80013ca:	edd3 6a00 	vldr	s13, [r3]
 80013ce:	edd7 7a08 	vldr	s15, [r7, #32]
 80013d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013d6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80013da:	4bb0      	ldr	r3, [pc, #704]	; (800169c <MadgwickAHRSupdate+0x414>)
 80013dc:	edd3 6a00 	vldr	s13, [r3]
 80013e0:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80013e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013ec:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80013f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013f4:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 80013f8:	edd7 7a06 	vldr	s15, [r7, #24]
 80013fc:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001400:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001404:	d10e      	bne.n	8001424 <MadgwickAHRSupdate+0x19c>
 8001406:	edd7 7a05 	vldr	s15, [r7, #20]
 800140a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800140e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001412:	d107      	bne.n	8001424 <MadgwickAHRSupdate+0x19c>
 8001414:	edd7 7a04 	vldr	s15, [r7, #16]
 8001418:	eef5 7a40 	vcmp.f32	s15, #0.0
 800141c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001420:	f000 85a6 	beq.w	8001f70 <MadgwickAHRSupdate+0xce8>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 8001424:	edd7 7a06 	vldr	s15, [r7, #24]
 8001428:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800142c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001430:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001434:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001438:	edd7 7a04 	vldr	s15, [r7, #16]
 800143c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001440:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001444:	eeb0 0a67 	vmov.f32	s0, s15
 8001448:	f001 fb5a 	bl	8002b00 <invSqrt>
 800144c:	ed87 0a29 	vstr	s0, [r7, #164]	; 0xa4
		ax *= recipNorm;
 8001450:	ed97 7a06 	vldr	s14, [r7, #24]
 8001454:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001458:	ee67 7a27 	vmul.f32	s15, s14, s15
 800145c:	edc7 7a06 	vstr	s15, [r7, #24]
		ay *= recipNorm;
 8001460:	ed97 7a05 	vldr	s14, [r7, #20]
 8001464:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001468:	ee67 7a27 	vmul.f32	s15, s14, s15
 800146c:	edc7 7a05 	vstr	s15, [r7, #20]
		az *= recipNorm;   
 8001470:	ed97 7a04 	vldr	s14, [r7, #16]
 8001474:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001478:	ee67 7a27 	vmul.f32	s15, s14, s15
 800147c:	edc7 7a04 	vstr	s15, [r7, #16]

		// Normalise magnetometer measurement
		recipNorm = invSqrt(mx * mx + my * my + mz * mz);
 8001480:	edd7 7a03 	vldr	s15, [r7, #12]
 8001484:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001488:	edd7 7a02 	vldr	s15, [r7, #8]
 800148c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001490:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001494:	edd7 7a01 	vldr	s15, [r7, #4]
 8001498:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800149c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014a0:	eeb0 0a67 	vmov.f32	s0, s15
 80014a4:	f001 fb2c 	bl	8002b00 <invSqrt>
 80014a8:	ed87 0a29 	vstr	s0, [r7, #164]	; 0xa4
		mx *= recipNorm;
 80014ac:	ed97 7a03 	vldr	s14, [r7, #12]
 80014b0:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80014b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014b8:	edc7 7a03 	vstr	s15, [r7, #12]
		my *= recipNorm;
 80014bc:	ed97 7a02 	vldr	s14, [r7, #8]
 80014c0:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80014c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014c8:	edc7 7a02 	vstr	s15, [r7, #8]
		mz *= recipNorm;
 80014cc:	ed97 7a01 	vldr	s14, [r7, #4]
 80014d0:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80014d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014d8:	edc7 7a01 	vstr	s15, [r7, #4]

		// Auxiliary variables to avoid repeated arithmetic
		_2q0mx = 2.0f * q0 * mx;
 80014dc:	4b71      	ldr	r3, [pc, #452]	; (80016a4 <MadgwickAHRSupdate+0x41c>)
 80014de:	edd3 7a00 	vldr	s15, [r3]
 80014e2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80014e6:	ed97 7a03 	vldr	s14, [r7, #12]
 80014ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014ee:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
		_2q0my = 2.0f * q0 * my;
 80014f2:	4b6c      	ldr	r3, [pc, #432]	; (80016a4 <MadgwickAHRSupdate+0x41c>)
 80014f4:	edd3 7a00 	vldr	s15, [r3]
 80014f8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80014fc:	ed97 7a02 	vldr	s14, [r7, #8]
 8001500:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001504:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
		_2q0mz = 2.0f * q0 * mz;
 8001508:	4b66      	ldr	r3, [pc, #408]	; (80016a4 <MadgwickAHRSupdate+0x41c>)
 800150a:	edd3 7a00 	vldr	s15, [r3]
 800150e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001512:	ed97 7a01 	vldr	s14, [r7, #4]
 8001516:	ee67 7a27 	vmul.f32	s15, s14, s15
 800151a:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
		_2q1mx = 2.0f * q1 * mx;
 800151e:	4b5e      	ldr	r3, [pc, #376]	; (8001698 <MadgwickAHRSupdate+0x410>)
 8001520:	edd3 7a00 	vldr	s15, [r3]
 8001524:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001528:	ed97 7a03 	vldr	s14, [r7, #12]
 800152c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001530:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
		_2q0 = 2.0f * q0;
 8001534:	4b5b      	ldr	r3, [pc, #364]	; (80016a4 <MadgwickAHRSupdate+0x41c>)
 8001536:	edd3 7a00 	vldr	s15, [r3]
 800153a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800153e:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
		_2q1 = 2.0f * q1;
 8001542:	4b55      	ldr	r3, [pc, #340]	; (8001698 <MadgwickAHRSupdate+0x410>)
 8001544:	edd3 7a00 	vldr	s15, [r3]
 8001548:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800154c:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
		_2q2 = 2.0f * q2;
 8001550:	4b52      	ldr	r3, [pc, #328]	; (800169c <MadgwickAHRSupdate+0x414>)
 8001552:	edd3 7a00 	vldr	s15, [r3]
 8001556:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800155a:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
		_2q3 = 2.0f * q3;
 800155e:	4b50      	ldr	r3, [pc, #320]	; (80016a0 <MadgwickAHRSupdate+0x418>)
 8001560:	edd3 7a00 	vldr	s15, [r3]
 8001564:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001568:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
		_2q0q2 = 2.0f * q0 * q2;
 800156c:	4b4d      	ldr	r3, [pc, #308]	; (80016a4 <MadgwickAHRSupdate+0x41c>)
 800156e:	edd3 7a00 	vldr	s15, [r3]
 8001572:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001576:	4b49      	ldr	r3, [pc, #292]	; (800169c <MadgwickAHRSupdate+0x414>)
 8001578:	edd3 7a00 	vldr	s15, [r3]
 800157c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001580:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
		_2q2q3 = 2.0f * q2 * q3;
 8001584:	4b45      	ldr	r3, [pc, #276]	; (800169c <MadgwickAHRSupdate+0x414>)
 8001586:	edd3 7a00 	vldr	s15, [r3]
 800158a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800158e:	4b44      	ldr	r3, [pc, #272]	; (80016a0 <MadgwickAHRSupdate+0x418>)
 8001590:	edd3 7a00 	vldr	s15, [r3]
 8001594:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001598:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
		q0q0 = q0 * q0;
 800159c:	4b41      	ldr	r3, [pc, #260]	; (80016a4 <MadgwickAHRSupdate+0x41c>)
 800159e:	ed93 7a00 	vldr	s14, [r3]
 80015a2:	4b40      	ldr	r3, [pc, #256]	; (80016a4 <MadgwickAHRSupdate+0x41c>)
 80015a4:	edd3 7a00 	vldr	s15, [r3]
 80015a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015ac:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
		q0q1 = q0 * q1;
 80015b0:	4b3c      	ldr	r3, [pc, #240]	; (80016a4 <MadgwickAHRSupdate+0x41c>)
 80015b2:	ed93 7a00 	vldr	s14, [r3]
 80015b6:	4b38      	ldr	r3, [pc, #224]	; (8001698 <MadgwickAHRSupdate+0x410>)
 80015b8:	edd3 7a00 	vldr	s15, [r3]
 80015bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015c0:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
		q0q2 = q0 * q2;
 80015c4:	4b37      	ldr	r3, [pc, #220]	; (80016a4 <MadgwickAHRSupdate+0x41c>)
 80015c6:	ed93 7a00 	vldr	s14, [r3]
 80015ca:	4b34      	ldr	r3, [pc, #208]	; (800169c <MadgwickAHRSupdate+0x414>)
 80015cc:	edd3 7a00 	vldr	s15, [r3]
 80015d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015d4:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
		q0q3 = q0 * q3;
 80015d8:	4b32      	ldr	r3, [pc, #200]	; (80016a4 <MadgwickAHRSupdate+0x41c>)
 80015da:	ed93 7a00 	vldr	s14, [r3]
 80015de:	4b30      	ldr	r3, [pc, #192]	; (80016a0 <MadgwickAHRSupdate+0x418>)
 80015e0:	edd3 7a00 	vldr	s15, [r3]
 80015e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015e8:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
		q1q1 = q1 * q1;
 80015ec:	4b2a      	ldr	r3, [pc, #168]	; (8001698 <MadgwickAHRSupdate+0x410>)
 80015ee:	ed93 7a00 	vldr	s14, [r3]
 80015f2:	4b29      	ldr	r3, [pc, #164]	; (8001698 <MadgwickAHRSupdate+0x410>)
 80015f4:	edd3 7a00 	vldr	s15, [r3]
 80015f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015fc:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
		q1q2 = q1 * q2;
 8001600:	4b25      	ldr	r3, [pc, #148]	; (8001698 <MadgwickAHRSupdate+0x410>)
 8001602:	ed93 7a00 	vldr	s14, [r3]
 8001606:	4b25      	ldr	r3, [pc, #148]	; (800169c <MadgwickAHRSupdate+0x414>)
 8001608:	edd3 7a00 	vldr	s15, [r3]
 800160c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001610:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
		q1q3 = q1 * q3;
 8001614:	4b20      	ldr	r3, [pc, #128]	; (8001698 <MadgwickAHRSupdate+0x410>)
 8001616:	ed93 7a00 	vldr	s14, [r3]
 800161a:	4b21      	ldr	r3, [pc, #132]	; (80016a0 <MadgwickAHRSupdate+0x418>)
 800161c:	edd3 7a00 	vldr	s15, [r3]
 8001620:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001624:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
		q2q2 = q2 * q2;
 8001628:	4b1c      	ldr	r3, [pc, #112]	; (800169c <MadgwickAHRSupdate+0x414>)
 800162a:	ed93 7a00 	vldr	s14, [r3]
 800162e:	4b1b      	ldr	r3, [pc, #108]	; (800169c <MadgwickAHRSupdate+0x414>)
 8001630:	edd3 7a00 	vldr	s15, [r3]
 8001634:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001638:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
		q2q3 = q2 * q3;
 800163c:	4b17      	ldr	r3, [pc, #92]	; (800169c <MadgwickAHRSupdate+0x414>)
 800163e:	ed93 7a00 	vldr	s14, [r3]
 8001642:	4b17      	ldr	r3, [pc, #92]	; (80016a0 <MadgwickAHRSupdate+0x418>)
 8001644:	edd3 7a00 	vldr	s15, [r3]
 8001648:	ee67 7a27 	vmul.f32	s15, s14, s15
 800164c:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
		q3q3 = q3 * q3;
 8001650:	4b13      	ldr	r3, [pc, #76]	; (80016a0 <MadgwickAHRSupdate+0x418>)
 8001652:	ed93 7a00 	vldr	s14, [r3]
 8001656:	4b12      	ldr	r3, [pc, #72]	; (80016a0 <MadgwickAHRSupdate+0x418>)
 8001658:	edd3 7a00 	vldr	s15, [r3]
 800165c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001660:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

		// Reference direction of Earth's magnetic field
		hx = mx * q0q0 - _2q0my * q3 + _2q0mz * q2 + mx * q1q1 + _2q1 * my * q2 + _2q1 * mz * q3 - mx * q2q2 - mx * q3q3;
 8001664:	ed97 7a03 	vldr	s14, [r7, #12]
 8001668:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 800166c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001670:	4b0b      	ldr	r3, [pc, #44]	; (80016a0 <MadgwickAHRSupdate+0x418>)
 8001672:	edd3 6a00 	vldr	s13, [r3]
 8001676:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 800167a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800167e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001682:	4b06      	ldr	r3, [pc, #24]	; (800169c <MadgwickAHRSupdate+0x414>)
 8001684:	edd3 6a00 	vldr	s13, [r3]
 8001688:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 800168c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001690:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001694:	e008      	b.n	80016a8 <MadgwickAHRSupdate+0x420>
 8001696:	bf00      	nop
 8001698:	24000218 	.word	0x24000218
 800169c:	2400021c 	.word	0x2400021c
 80016a0:	24000220 	.word	0x24000220
 80016a4:	24000010 	.word	0x24000010
 80016a8:	edd7 6a03 	vldr	s13, [r7, #12]
 80016ac:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 80016b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016b4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80016b8:	edd7 6a23 	vldr	s13, [r7, #140]	; 0x8c
 80016bc:	edd7 7a02 	vldr	s15, [r7, #8]
 80016c0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80016c4:	4bf5      	ldr	r3, [pc, #980]	; (8001a9c <MadgwickAHRSupdate+0x814>)
 80016c6:	edd3 7a00 	vldr	s15, [r3]
 80016ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016ce:	ee37 7a27 	vadd.f32	s14, s14, s15
 80016d2:	edd7 6a23 	vldr	s13, [r7, #140]	; 0x8c
 80016d6:	edd7 7a01 	vldr	s15, [r7, #4]
 80016da:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80016de:	4bf0      	ldr	r3, [pc, #960]	; (8001aa0 <MadgwickAHRSupdate+0x818>)
 80016e0:	edd3 7a00 	vldr	s15, [r3]
 80016e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016e8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80016ec:	edd7 6a03 	vldr	s13, [r7, #12]
 80016f0:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80016f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016f8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80016fc:	edd7 6a03 	vldr	s13, [r7, #12]
 8001700:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001704:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001708:	ee77 7a67 	vsub.f32	s15, s14, s15
 800170c:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
		hy = _2q0mx * q3 + my * q0q0 - _2q0mz * q1 + _2q1mx * q2 - my * q1q1 + my * q2q2 + _2q2 * mz * q3 - my * q3q3;
 8001710:	4be3      	ldr	r3, [pc, #908]	; (8001aa0 <MadgwickAHRSupdate+0x818>)
 8001712:	ed93 7a00 	vldr	s14, [r3]
 8001716:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 800171a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800171e:	edd7 6a02 	vldr	s13, [r7, #8]
 8001722:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8001726:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800172a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800172e:	4bdd      	ldr	r3, [pc, #884]	; (8001aa4 <MadgwickAHRSupdate+0x81c>)
 8001730:	edd3 6a00 	vldr	s13, [r3]
 8001734:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8001738:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800173c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001740:	4bd6      	ldr	r3, [pc, #856]	; (8001a9c <MadgwickAHRSupdate+0x814>)
 8001742:	edd3 6a00 	vldr	s13, [r3]
 8001746:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 800174a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800174e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001752:	edd7 6a02 	vldr	s13, [r7, #8]
 8001756:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 800175a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800175e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001762:	edd7 6a02 	vldr	s13, [r7, #8]
 8001766:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800176a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800176e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001772:	edd7 6a22 	vldr	s13, [r7, #136]	; 0x88
 8001776:	edd7 7a01 	vldr	s15, [r7, #4]
 800177a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800177e:	4bc8      	ldr	r3, [pc, #800]	; (8001aa0 <MadgwickAHRSupdate+0x818>)
 8001780:	edd3 7a00 	vldr	s15, [r3]
 8001784:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001788:	ee37 7a27 	vadd.f32	s14, s14, s15
 800178c:	edd7 6a02 	vldr	s13, [r7, #8]
 8001790:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001794:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001798:	ee77 7a67 	vsub.f32	s15, s14, s15
 800179c:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
		_2bx = sqrt(hx * hx + hy * hy);
 80017a0:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80017a4:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80017a8:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 80017ac:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80017b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017b4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80017b8:	eeb0 0b47 	vmov.f64	d0, d7
 80017bc:	f012 fe94 	bl	80144e8 <sqrt>
 80017c0:	eeb0 7b40 	vmov.f64	d7, d0
 80017c4:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80017c8:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
		_2bz = -_2q0mx * q2 + _2q0my * q1 + mz * q0q0 + _2q1mx * q3 - mz * q1q1 + _2q2 * my * q3 - mz * q2q2 + mz * q3q3;
 80017cc:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 80017d0:	eeb1 7a67 	vneg.f32	s14, s15
 80017d4:	4bb1      	ldr	r3, [pc, #708]	; (8001a9c <MadgwickAHRSupdate+0x814>)
 80017d6:	edd3 7a00 	vldr	s15, [r3]
 80017da:	ee27 7a27 	vmul.f32	s14, s14, s15
 80017de:	4bb1      	ldr	r3, [pc, #708]	; (8001aa4 <MadgwickAHRSupdate+0x81c>)
 80017e0:	edd3 6a00 	vldr	s13, [r3]
 80017e4:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 80017e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 80017f0:	edd7 6a01 	vldr	s13, [r7, #4]
 80017f4:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 80017f8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017fc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001800:	4ba7      	ldr	r3, [pc, #668]	; (8001aa0 <MadgwickAHRSupdate+0x818>)
 8001802:	edd3 6a00 	vldr	s13, [r3]
 8001806:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 800180a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800180e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001812:	edd7 6a01 	vldr	s13, [r7, #4]
 8001816:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 800181a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800181e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001822:	edd7 6a22 	vldr	s13, [r7, #136]	; 0x88
 8001826:	edd7 7a02 	vldr	s15, [r7, #8]
 800182a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800182e:	4b9c      	ldr	r3, [pc, #624]	; (8001aa0 <MadgwickAHRSupdate+0x818>)
 8001830:	edd3 7a00 	vldr	s15, [r3]
 8001834:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001838:	ee37 7a27 	vadd.f32	s14, s14, s15
 800183c:	edd7 6a01 	vldr	s13, [r7, #4]
 8001840:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001844:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001848:	ee37 7a67 	vsub.f32	s14, s14, s15
 800184c:	edd7 6a01 	vldr	s13, [r7, #4]
 8001850:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001854:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001858:	ee77 7a27 	vadd.f32	s15, s14, s15
 800185c:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
		_4bx = 2.0f * _2bx;
 8001860:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001864:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001868:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
		_4bz = 2.0f * _2bz;
 800186c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001870:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001874:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

		// Gradient decent algorithm corrective step
		s0 = -_2q2 * (2.0f * q1q3 - _2q0q2 - ax) + _2q1 * (2.0f * q0q1 + _2q2q3 - ay) - _2bz * q2 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q3 + _2bz * q1) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q2 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8001878:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 800187c:	eeb1 7a67 	vneg.f32	s14, s15
 8001880:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001884:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001888:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 800188c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001890:	edd7 7a06 	vldr	s15, [r7, #24]
 8001894:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001898:	ee27 7a27 	vmul.f32	s14, s14, s15
 800189c:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80018a0:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80018a4:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 80018a8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80018ac:	edd7 7a05 	vldr	s15, [r7, #20]
 80018b0:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80018b4:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 80018b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018bc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80018c0:	4b76      	ldr	r3, [pc, #472]	; (8001a9c <MadgwickAHRSupdate+0x814>)
 80018c2:	edd3 6a00 	vldr	s13, [r3]
 80018c6:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80018ca:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80018ce:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80018d2:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80018d6:	ee36 6a67 	vsub.f32	s12, s12, s15
 80018da:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80018de:	ee36 6a67 	vsub.f32	s12, s12, s15
 80018e2:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80018e6:	ee26 6a27 	vmul.f32	s12, s12, s15
 80018ea:	edd7 5a18 	vldr	s11, [r7, #96]	; 0x60
 80018ee:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 80018f2:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80018f6:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80018fa:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80018fe:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001902:	edd7 7a03 	vldr	s15, [r7, #12]
 8001906:	ee76 7a67 	vsub.f32	s15, s12, s15
 800190a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800190e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001912:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001916:	eef1 6a67 	vneg.f32	s13, s15
 800191a:	4b61      	ldr	r3, [pc, #388]	; (8001aa0 <MadgwickAHRSupdate+0x818>)
 800191c:	edd3 7a00 	vldr	s15, [r3]
 8001920:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001924:	4b5f      	ldr	r3, [pc, #380]	; (8001aa4 <MadgwickAHRSupdate+0x81c>)
 8001926:	ed93 6a00 	vldr	s12, [r3]
 800192a:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800192e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001932:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001936:	ed97 6a19 	vldr	s12, [r7, #100]	; 0x64
 800193a:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800193e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001942:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001946:	ee26 6a27 	vmul.f32	s12, s12, s15
 800194a:	edd7 5a1d 	vldr	s11, [r7, #116]	; 0x74
 800194e:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001952:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8001956:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800195a:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800195e:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001962:	edd7 7a02 	vldr	s15, [r7, #8]
 8001966:	ee76 7a67 	vsub.f32	s15, s12, s15
 800196a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800196e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001972:	4b4a      	ldr	r3, [pc, #296]	; (8001a9c <MadgwickAHRSupdate+0x814>)
 8001974:	edd3 6a00 	vldr	s13, [r3]
 8001978:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800197c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001980:	ed97 6a1c 	vldr	s12, [r7, #112]	; 0x70
 8001984:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001988:	ee36 6a27 	vadd.f32	s12, s12, s15
 800198c:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001990:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001994:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8001998:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 800199c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80019a0:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80019a4:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80019a8:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80019ac:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80019b0:	ee36 6a27 	vadd.f32	s12, s12, s15
 80019b4:	edd7 7a01 	vldr	s15, [r7, #4]
 80019b8:	ee76 7a67 	vsub.f32	s15, s12, s15
 80019bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019c4:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
		s1 = _2q3 * (2.0f * q1q3 - _2q0q2 - ax) + _2q0 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q1 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + _2bz * q3 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q2 + _2bz * q0) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q3 - _4bz * q1) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 80019c8:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 80019cc:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80019d0:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 80019d4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80019d8:	edd7 7a06 	vldr	s15, [r7, #24]
 80019dc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80019e0:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 80019e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019e8:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80019ec:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80019f0:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 80019f4:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80019f8:	edd7 7a05 	vldr	s15, [r7, #20]
 80019fc:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001a00:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8001a04:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a08:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a0c:	4b25      	ldr	r3, [pc, #148]	; (8001aa4 <MadgwickAHRSupdate+0x81c>)
 8001a0e:	edd3 7a00 	vldr	s15, [r3]
 8001a12:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8001a16:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001a1a:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001a1e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001a22:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8001a26:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001a2a:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001a2e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001a32:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001a36:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a3a:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001a3e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a42:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001a46:	4b16      	ldr	r3, [pc, #88]	; (8001aa0 <MadgwickAHRSupdate+0x818>)
 8001a48:	edd3 6a00 	vldr	s13, [r3]
 8001a4c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001a50:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001a54:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8001a58:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001a5c:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001a60:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001a64:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001a68:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001a6c:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001a70:	edd7 5a18 	vldr	s11, [r7, #96]	; 0x60
 8001a74:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8001a78:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001a7c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001a80:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001a84:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001a88:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a8c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001a90:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a94:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a98:	e006      	b.n	8001aa8 <MadgwickAHRSupdate+0x820>
 8001a9a:	bf00      	nop
 8001a9c:	2400021c 	.word	0x2400021c
 8001aa0:	24000220 	.word	0x24000220
 8001aa4:	24000218 	.word	0x24000218
 8001aa8:	4bf6      	ldr	r3, [pc, #984]	; (8001e84 <MadgwickAHRSupdate+0xbfc>)
 8001aaa:	edd3 6a00 	vldr	s13, [r3]
 8001aae:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001ab2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001ab6:	4bf4      	ldr	r3, [pc, #976]	; (8001e88 <MadgwickAHRSupdate+0xc00>)
 8001ab8:	ed93 6a00 	vldr	s12, [r3]
 8001abc:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001ac0:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001ac4:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001ac8:	ed97 6a19 	vldr	s12, [r7, #100]	; 0x64
 8001acc:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8001ad0:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001ad4:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001ad8:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001adc:	edd7 5a1d 	vldr	s11, [r7, #116]	; 0x74
 8001ae0:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001ae4:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8001ae8:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001aec:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001af0:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001af4:	edd7 7a02 	vldr	s15, [r7, #8]
 8001af8:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001afc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b00:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b04:	4be1      	ldr	r3, [pc, #900]	; (8001e8c <MadgwickAHRSupdate+0xc04>)
 8001b06:	edd3 6a00 	vldr	s13, [r3]
 8001b0a:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001b0e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001b12:	4bdf      	ldr	r3, [pc, #892]	; (8001e90 <MadgwickAHRSupdate+0xc08>)
 8001b14:	ed93 6a00 	vldr	s12, [r3]
 8001b18:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001b1c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001b20:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001b24:	ed97 6a1c 	vldr	s12, [r7, #112]	; 0x70
 8001b28:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001b2c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001b30:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001b34:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001b38:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8001b3c:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001b40:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001b44:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001b48:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001b4c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001b50:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001b54:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001b58:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b5c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001b60:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b68:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
		s2 = -_2q0 * (2.0f * q1q3 - _2q0q2 - ax) + _2q3 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q2 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + (-_4bx * q2 - _2bz * q0) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q1 + _2bz * q3) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q0 - _4bz * q2) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8001b6c:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8001b70:	eeb1 7a67 	vneg.f32	s14, s15
 8001b74:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001b78:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001b7c:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8001b80:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001b84:	edd7 7a06 	vldr	s15, [r7, #24]
 8001b88:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001b8c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b90:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8001b94:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001b98:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8001b9c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001ba0:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ba4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001ba8:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001bac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bb0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001bb4:	4bb3      	ldr	r3, [pc, #716]	; (8001e84 <MadgwickAHRSupdate+0xbfc>)
 8001bb6:	edd3 7a00 	vldr	s15, [r3]
 8001bba:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8001bbe:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001bc2:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001bc6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001bca:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8001bce:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001bd2:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001bd6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001bda:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001bde:	edd7 7a04 	vldr	s15, [r7, #16]
 8001be2:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001be6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bea:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001bee:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001bf2:	eef1 6a67 	vneg.f32	s13, s15
 8001bf6:	4ba3      	ldr	r3, [pc, #652]	; (8001e84 <MadgwickAHRSupdate+0xbfc>)
 8001bf8:	edd3 7a00 	vldr	s15, [r3]
 8001bfc:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001c00:	4ba1      	ldr	r3, [pc, #644]	; (8001e88 <MadgwickAHRSupdate+0xc00>)
 8001c02:	ed93 6a00 	vldr	s12, [r3]
 8001c06:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001c0a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001c0e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001c12:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8001c16:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001c1a:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001c1e:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001c22:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001c26:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001c2a:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001c2e:	edd7 5a18 	vldr	s11, [r7, #96]	; 0x60
 8001c32:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8001c36:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001c3a:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001c3e:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001c42:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001c46:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c4a:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001c4e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c52:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c56:	4b8e      	ldr	r3, [pc, #568]	; (8001e90 <MadgwickAHRSupdate+0xc08>)
 8001c58:	edd3 6a00 	vldr	s13, [r3]
 8001c5c:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001c60:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001c64:	4b89      	ldr	r3, [pc, #548]	; (8001e8c <MadgwickAHRSupdate+0xc04>)
 8001c66:	ed93 6a00 	vldr	s12, [r3]
 8001c6a:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001c6e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001c72:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001c76:	ed97 6a19 	vldr	s12, [r7, #100]	; 0x64
 8001c7a:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8001c7e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001c82:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001c86:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001c8a:	edd7 5a1d 	vldr	s11, [r7, #116]	; 0x74
 8001c8e:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001c92:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8001c96:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001c9a:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001c9e:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001ca2:	edd7 7a02 	vldr	s15, [r7, #8]
 8001ca6:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001caa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cae:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001cb2:	4b75      	ldr	r3, [pc, #468]	; (8001e88 <MadgwickAHRSupdate+0xc00>)
 8001cb4:	edd3 6a00 	vldr	s13, [r3]
 8001cb8:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001cbc:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001cc0:	4b70      	ldr	r3, [pc, #448]	; (8001e84 <MadgwickAHRSupdate+0xbfc>)
 8001cc2:	ed93 6a00 	vldr	s12, [r3]
 8001cc6:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001cca:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001cce:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001cd2:	ed97 6a1c 	vldr	s12, [r7, #112]	; 0x70
 8001cd6:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001cda:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001cde:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001ce2:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001ce6:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8001cea:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001cee:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001cf2:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001cf6:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001cfa:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001cfe:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001d02:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001d06:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d0a:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001d0e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d12:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d16:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
		s3 = _2q1 * (2.0f * q1q3 - _2q0q2 - ax) + _2q2 * (2.0f * q0q1 + _2q2q3 - ay) + (-_4bx * q3 + _2bz * q1) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q0 + _2bz * q2) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q1 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8001d1a:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001d1e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001d22:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8001d26:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d2a:	edd7 7a06 	vldr	s15, [r7, #24]
 8001d2e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d32:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8001d36:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d3a:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8001d3e:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001d42:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8001d46:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001d4a:	edd7 7a05 	vldr	s15, [r7, #20]
 8001d4e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001d52:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8001d56:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d5a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d5e:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001d62:	eef1 6a67 	vneg.f32	s13, s15
 8001d66:	4b49      	ldr	r3, [pc, #292]	; (8001e8c <MadgwickAHRSupdate+0xc04>)
 8001d68:	edd3 7a00 	vldr	s15, [r3]
 8001d6c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001d70:	4b47      	ldr	r3, [pc, #284]	; (8001e90 <MadgwickAHRSupdate+0xc08>)
 8001d72:	ed93 6a00 	vldr	s12, [r3]
 8001d76:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001d7a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001d7e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001d82:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8001d86:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001d8a:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001d8e:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001d92:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001d96:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001d9a:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001d9e:	edd7 5a18 	vldr	s11, [r7, #96]	; 0x60
 8001da2:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8001da6:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001daa:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001dae:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001db2:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001db6:	edd7 7a03 	vldr	s15, [r7, #12]
 8001dba:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001dbe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001dc2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001dc6:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001dca:	eef1 6a67 	vneg.f32	s13, s15
 8001dce:	4b2e      	ldr	r3, [pc, #184]	; (8001e88 <MadgwickAHRSupdate+0xc00>)
 8001dd0:	edd3 7a00 	vldr	s15, [r3]
 8001dd4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001dd8:	4b2a      	ldr	r3, [pc, #168]	; (8001e84 <MadgwickAHRSupdate+0xbfc>)
 8001dda:	ed93 6a00 	vldr	s12, [r3]
 8001dde:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001de2:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001de6:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001dea:	ed97 6a19 	vldr	s12, [r7, #100]	; 0x64
 8001dee:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8001df2:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001df6:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001dfa:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001dfe:	edd7 5a1d 	vldr	s11, [r7, #116]	; 0x74
 8001e02:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001e06:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8001e0a:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001e0e:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001e12:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001e16:	edd7 7a02 	vldr	s15, [r7, #8]
 8001e1a:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001e1e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e22:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e26:	4b1a      	ldr	r3, [pc, #104]	; (8001e90 <MadgwickAHRSupdate+0xc08>)
 8001e28:	edd3 6a00 	vldr	s13, [r3]
 8001e2c:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001e30:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001e34:	ed97 6a1c 	vldr	s12, [r7, #112]	; 0x70
 8001e38:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001e3c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001e40:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001e44:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001e48:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8001e4c:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001e50:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001e54:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001e58:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001e5c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001e60:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001e64:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001e68:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e6c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001e70:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e74:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e78:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 8001e7c:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001e80:	e008      	b.n	8001e94 <MadgwickAHRSupdate+0xc0c>
 8001e82:	bf00      	nop
 8001e84:	2400021c 	.word	0x2400021c
 8001e88:	24000010 	.word	0x24000010
 8001e8c:	24000220 	.word	0x24000220
 8001e90:	24000218 	.word	0x24000218
 8001e94:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001e98:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001e9c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001ea0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001ea4:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001ea8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001eac:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001eb0:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001eb4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001eb8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ebc:	eeb0 0a67 	vmov.f32	s0, s15
 8001ec0:	f000 fe1e 	bl	8002b00 <invSqrt>
 8001ec4:	ed87 0a29 	vstr	s0, [r7, #164]	; 0xa4
		s0 *= recipNorm;
 8001ec8:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8001ecc:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001ed0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ed4:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
		s1 *= recipNorm;
 8001ed8:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8001edc:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001ee0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ee4:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
		s2 *= recipNorm;
 8001ee8:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8001eec:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001ef0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ef4:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
		s3 *= recipNorm;
 8001ef8:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8001efc:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001f00:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f04:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c

		// Apply feedback step
		qDot1 -= beta * s0;
 8001f08:	4bd8      	ldr	r3, [pc, #864]	; (800226c <MadgwickAHRSupdate+0xfe4>)
 8001f0a:	ed93 7a00 	vldr	s14, [r3]
 8001f0e:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001f12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f16:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 8001f1a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f1e:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
		qDot2 -= beta * s1;
 8001f22:	4bd2      	ldr	r3, [pc, #840]	; (800226c <MadgwickAHRSupdate+0xfe4>)
 8001f24:	ed93 7a00 	vldr	s14, [r3]
 8001f28:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001f2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f30:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 8001f34:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f38:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
		qDot3 -= beta * s2;
 8001f3c:	4bcb      	ldr	r3, [pc, #812]	; (800226c <MadgwickAHRSupdate+0xfe4>)
 8001f3e:	ed93 7a00 	vldr	s14, [r3]
 8001f42:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001f46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f4a:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8001f4e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f52:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
		qDot4 -= beta * s3;
 8001f56:	4bc5      	ldr	r3, [pc, #788]	; (800226c <MadgwickAHRSupdate+0xfe4>)
 8001f58:	ed93 7a00 	vldr	s14, [r3]
 8001f5c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001f60:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f64:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 8001f68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f6c:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
	}

	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * (1.0f / sampleFreq);
 8001f70:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8001f74:	ed9f 7abe 	vldr	s14, [pc, #760]	; 8002270 <MadgwickAHRSupdate+0xfe8>
 8001f78:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001f7c:	4bbd      	ldr	r3, [pc, #756]	; (8002274 <MadgwickAHRSupdate+0xfec>)
 8001f7e:	edd3 7a00 	vldr	s15, [r3]
 8001f82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f86:	4bbb      	ldr	r3, [pc, #748]	; (8002274 <MadgwickAHRSupdate+0xfec>)
 8001f88:	edc3 7a00 	vstr	s15, [r3]
	q1 += qDot2 * (1.0f / sampleFreq);
 8001f8c:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8001f90:	ed9f 7ab7 	vldr	s14, [pc, #732]	; 8002270 <MadgwickAHRSupdate+0xfe8>
 8001f94:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001f98:	4bb7      	ldr	r3, [pc, #732]	; (8002278 <MadgwickAHRSupdate+0xff0>)
 8001f9a:	edd3 7a00 	vldr	s15, [r3]
 8001f9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fa2:	4bb5      	ldr	r3, [pc, #724]	; (8002278 <MadgwickAHRSupdate+0xff0>)
 8001fa4:	edc3 7a00 	vstr	s15, [r3]
	q2 += qDot3 * (1.0f / sampleFreq);
 8001fa8:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8001fac:	ed9f 7ab0 	vldr	s14, [pc, #704]	; 8002270 <MadgwickAHRSupdate+0xfe8>
 8001fb0:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001fb4:	4bb1      	ldr	r3, [pc, #708]	; (800227c <MadgwickAHRSupdate+0xff4>)
 8001fb6:	edd3 7a00 	vldr	s15, [r3]
 8001fba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fbe:	4baf      	ldr	r3, [pc, #700]	; (800227c <MadgwickAHRSupdate+0xff4>)
 8001fc0:	edc3 7a00 	vstr	s15, [r3]
	q3 += qDot4 * (1.0f / sampleFreq);
 8001fc4:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8001fc8:	ed9f 7aa9 	vldr	s14, [pc, #676]	; 8002270 <MadgwickAHRSupdate+0xfe8>
 8001fcc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001fd0:	4bab      	ldr	r3, [pc, #684]	; (8002280 <MadgwickAHRSupdate+0xff8>)
 8001fd2:	edd3 7a00 	vldr	s15, [r3]
 8001fd6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fda:	4ba9      	ldr	r3, [pc, #676]	; (8002280 <MadgwickAHRSupdate+0xff8>)
 8001fdc:	edc3 7a00 	vstr	s15, [r3]

	// Normalise quaternion
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8001fe0:	4ba4      	ldr	r3, [pc, #656]	; (8002274 <MadgwickAHRSupdate+0xfec>)
 8001fe2:	ed93 7a00 	vldr	s14, [r3]
 8001fe6:	4ba3      	ldr	r3, [pc, #652]	; (8002274 <MadgwickAHRSupdate+0xfec>)
 8001fe8:	edd3 7a00 	vldr	s15, [r3]
 8001fec:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ff0:	4ba1      	ldr	r3, [pc, #644]	; (8002278 <MadgwickAHRSupdate+0xff0>)
 8001ff2:	edd3 6a00 	vldr	s13, [r3]
 8001ff6:	4ba0      	ldr	r3, [pc, #640]	; (8002278 <MadgwickAHRSupdate+0xff0>)
 8001ff8:	edd3 7a00 	vldr	s15, [r3]
 8001ffc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002000:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002004:	4b9d      	ldr	r3, [pc, #628]	; (800227c <MadgwickAHRSupdate+0xff4>)
 8002006:	edd3 6a00 	vldr	s13, [r3]
 800200a:	4b9c      	ldr	r3, [pc, #624]	; (800227c <MadgwickAHRSupdate+0xff4>)
 800200c:	edd3 7a00 	vldr	s15, [r3]
 8002010:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002014:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002018:	4b99      	ldr	r3, [pc, #612]	; (8002280 <MadgwickAHRSupdate+0xff8>)
 800201a:	edd3 6a00 	vldr	s13, [r3]
 800201e:	4b98      	ldr	r3, [pc, #608]	; (8002280 <MadgwickAHRSupdate+0xff8>)
 8002020:	edd3 7a00 	vldr	s15, [r3]
 8002024:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002028:	ee77 7a27 	vadd.f32	s15, s14, s15
 800202c:	eeb0 0a67 	vmov.f32	s0, s15
 8002030:	f000 fd66 	bl	8002b00 <invSqrt>
 8002034:	ed87 0a29 	vstr	s0, [r7, #164]	; 0xa4
	q0 *= recipNorm;
 8002038:	4b8e      	ldr	r3, [pc, #568]	; (8002274 <MadgwickAHRSupdate+0xfec>)
 800203a:	ed93 7a00 	vldr	s14, [r3]
 800203e:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002042:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002046:	4b8b      	ldr	r3, [pc, #556]	; (8002274 <MadgwickAHRSupdate+0xfec>)
 8002048:	edc3 7a00 	vstr	s15, [r3]
	q1 *= recipNorm;
 800204c:	4b8a      	ldr	r3, [pc, #552]	; (8002278 <MadgwickAHRSupdate+0xff0>)
 800204e:	ed93 7a00 	vldr	s14, [r3]
 8002052:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002056:	ee67 7a27 	vmul.f32	s15, s14, s15
 800205a:	4b87      	ldr	r3, [pc, #540]	; (8002278 <MadgwickAHRSupdate+0xff0>)
 800205c:	edc3 7a00 	vstr	s15, [r3]
	q2 *= recipNorm;
 8002060:	4b86      	ldr	r3, [pc, #536]	; (800227c <MadgwickAHRSupdate+0xff4>)
 8002062:	ed93 7a00 	vldr	s14, [r3]
 8002066:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 800206a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800206e:	4b83      	ldr	r3, [pc, #524]	; (800227c <MadgwickAHRSupdate+0xff4>)
 8002070:	edc3 7a00 	vstr	s15, [r3]
	q3 *= recipNorm;
 8002074:	4b82      	ldr	r3, [pc, #520]	; (8002280 <MadgwickAHRSupdate+0xff8>)
 8002076:	ed93 7a00 	vldr	s14, [r3]
 800207a:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 800207e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002082:	4b7f      	ldr	r3, [pc, #508]	; (8002280 <MadgwickAHRSupdate+0xff8>)
 8002084:	edc3 7a00 	vstr	s15, [r3]

	//Roll, Pitch, Yaw System Conversion
	System_Roll  = atan2f(q0*q1 + q2*q3, 0.5f - q1*q1 - q2*q2);
 8002088:	4b7a      	ldr	r3, [pc, #488]	; (8002274 <MadgwickAHRSupdate+0xfec>)
 800208a:	ed93 7a00 	vldr	s14, [r3]
 800208e:	4b7a      	ldr	r3, [pc, #488]	; (8002278 <MadgwickAHRSupdate+0xff0>)
 8002090:	edd3 7a00 	vldr	s15, [r3]
 8002094:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002098:	4b78      	ldr	r3, [pc, #480]	; (800227c <MadgwickAHRSupdate+0xff4>)
 800209a:	edd3 6a00 	vldr	s13, [r3]
 800209e:	4b78      	ldr	r3, [pc, #480]	; (8002280 <MadgwickAHRSupdate+0xff8>)
 80020a0:	edd3 7a00 	vldr	s15, [r3]
 80020a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020a8:	ee37 6a27 	vadd.f32	s12, s14, s15
 80020ac:	4b72      	ldr	r3, [pc, #456]	; (8002278 <MadgwickAHRSupdate+0xff0>)
 80020ae:	ed93 7a00 	vldr	s14, [r3]
 80020b2:	4b71      	ldr	r3, [pc, #452]	; (8002278 <MadgwickAHRSupdate+0xff0>)
 80020b4:	edd3 7a00 	vldr	s15, [r3]
 80020b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020bc:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80020c0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80020c4:	4b6d      	ldr	r3, [pc, #436]	; (800227c <MadgwickAHRSupdate+0xff4>)
 80020c6:	edd3 6a00 	vldr	s13, [r3]
 80020ca:	4b6c      	ldr	r3, [pc, #432]	; (800227c <MadgwickAHRSupdate+0xff4>)
 80020cc:	edd3 7a00 	vldr	s15, [r3]
 80020d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020d8:	eef0 0a67 	vmov.f32	s1, s15
 80020dc:	eeb0 0a46 	vmov.f32	s0, s12
 80020e0:	f012 fa5e 	bl	80145a0 <atan2f>
 80020e4:	eef0 7a40 	vmov.f32	s15, s0
 80020e8:	4b66      	ldr	r3, [pc, #408]	; (8002284 <MadgwickAHRSupdate+0xffc>)
 80020ea:	edc3 7a00 	vstr	s15, [r3]
	System_Pitch = asinf(-2.0f * (q1*q3 - q0*q2));
 80020ee:	4b62      	ldr	r3, [pc, #392]	; (8002278 <MadgwickAHRSupdate+0xff0>)
 80020f0:	ed93 7a00 	vldr	s14, [r3]
 80020f4:	4b62      	ldr	r3, [pc, #392]	; (8002280 <MadgwickAHRSupdate+0xff8>)
 80020f6:	edd3 7a00 	vldr	s15, [r3]
 80020fa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80020fe:	4b5d      	ldr	r3, [pc, #372]	; (8002274 <MadgwickAHRSupdate+0xfec>)
 8002100:	edd3 6a00 	vldr	s13, [r3]
 8002104:	4b5d      	ldr	r3, [pc, #372]	; (800227c <MadgwickAHRSupdate+0xff4>)
 8002106:	edd3 7a00 	vldr	s15, [r3]
 800210a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800210e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002112:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 8002116:	ee67 7a87 	vmul.f32	s15, s15, s14
 800211a:	eeb0 0a67 	vmov.f32	s0, s15
 800211e:	f012 fa0d 	bl	801453c <asinf>
 8002122:	eef0 7a40 	vmov.f32	s15, s0
 8002126:	4b58      	ldr	r3, [pc, #352]	; (8002288 <MadgwickAHRSupdate+0x1000>)
 8002128:	edc3 7a00 	vstr	s15, [r3]
	System_Yaw = atan2(2.0f * (q1*q2 + q0*q3),q0*q0 + q1*q1 - q2*q2 - q3*q3);
 800212c:	4b52      	ldr	r3, [pc, #328]	; (8002278 <MadgwickAHRSupdate+0xff0>)
 800212e:	ed93 7a00 	vldr	s14, [r3]
 8002132:	4b52      	ldr	r3, [pc, #328]	; (800227c <MadgwickAHRSupdate+0xff4>)
 8002134:	edd3 7a00 	vldr	s15, [r3]
 8002138:	ee27 7a27 	vmul.f32	s14, s14, s15
 800213c:	4b4d      	ldr	r3, [pc, #308]	; (8002274 <MadgwickAHRSupdate+0xfec>)
 800213e:	edd3 6a00 	vldr	s13, [r3]
 8002142:	4b4f      	ldr	r3, [pc, #316]	; (8002280 <MadgwickAHRSupdate+0xff8>)
 8002144:	edd3 7a00 	vldr	s15, [r3]
 8002148:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800214c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002150:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002154:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002158:	4b46      	ldr	r3, [pc, #280]	; (8002274 <MadgwickAHRSupdate+0xfec>)
 800215a:	ed93 6a00 	vldr	s12, [r3]
 800215e:	4b45      	ldr	r3, [pc, #276]	; (8002274 <MadgwickAHRSupdate+0xfec>)
 8002160:	edd3 6a00 	vldr	s13, [r3]
 8002164:	ee26 6a26 	vmul.f32	s12, s12, s13
 8002168:	4b43      	ldr	r3, [pc, #268]	; (8002278 <MadgwickAHRSupdate+0xff0>)
 800216a:	edd3 5a00 	vldr	s11, [r3]
 800216e:	4b42      	ldr	r3, [pc, #264]	; (8002278 <MadgwickAHRSupdate+0xff0>)
 8002170:	edd3 6a00 	vldr	s13, [r3]
 8002174:	ee65 6aa6 	vmul.f32	s13, s11, s13
 8002178:	ee36 6a26 	vadd.f32	s12, s12, s13
 800217c:	4b3f      	ldr	r3, [pc, #252]	; (800227c <MadgwickAHRSupdate+0xff4>)
 800217e:	edd3 5a00 	vldr	s11, [r3]
 8002182:	4b3e      	ldr	r3, [pc, #248]	; (800227c <MadgwickAHRSupdate+0xff4>)
 8002184:	edd3 6a00 	vldr	s13, [r3]
 8002188:	ee65 6aa6 	vmul.f32	s13, s11, s13
 800218c:	ee36 6a66 	vsub.f32	s12, s12, s13
 8002190:	4b3b      	ldr	r3, [pc, #236]	; (8002280 <MadgwickAHRSupdate+0xff8>)
 8002192:	edd3 5a00 	vldr	s11, [r3]
 8002196:	4b3a      	ldr	r3, [pc, #232]	; (8002280 <MadgwickAHRSupdate+0xff8>)
 8002198:	edd3 6a00 	vldr	s13, [r3]
 800219c:	ee65 6aa6 	vmul.f32	s13, s11, s13
 80021a0:	ee76 6a66 	vsub.f32	s13, s12, s13
 80021a4:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 80021a8:	eeb0 1b46 	vmov.f64	d1, d6
 80021ac:	eeb0 0b47 	vmov.f64	d0, d7
 80021b0:	f012 f996 	bl	80144e0 <atan2>
 80021b4:	eeb0 7b40 	vmov.f64	d7, d0
 80021b8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80021bc:	4b33      	ldr	r3, [pc, #204]	; (800228c <MadgwickAHRSupdate+0x1004>)
 80021be:	edc3 7a00 	vstr	s15, [r3]

	System_Roll  *= 57.295779515f;
 80021c2:	4b30      	ldr	r3, [pc, #192]	; (8002284 <MadgwickAHRSupdate+0xffc>)
 80021c4:	edd3 7a00 	vldr	s15, [r3]
 80021c8:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8002290 <MadgwickAHRSupdate+0x1008>
 80021cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021d0:	4b2c      	ldr	r3, [pc, #176]	; (8002284 <MadgwickAHRSupdate+0xffc>)
 80021d2:	edc3 7a00 	vstr	s15, [r3]
	System_Pitch *= 57.295779515f;
 80021d6:	4b2c      	ldr	r3, [pc, #176]	; (8002288 <MadgwickAHRSupdate+0x1000>)
 80021d8:	edd3 7a00 	vldr	s15, [r3]
 80021dc:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8002290 <MadgwickAHRSupdate+0x1008>
 80021e0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021e4:	4b28      	ldr	r3, [pc, #160]	; (8002288 <MadgwickAHRSupdate+0x1000>)
 80021e6:	edc3 7a00 	vstr	s15, [r3]
	System_Yaw   *= 57.295779515f;
 80021ea:	4b28      	ldr	r3, [pc, #160]	; (800228c <MadgwickAHRSupdate+0x1004>)
 80021ec:	edd3 7a00 	vldr	s15, [r3]
 80021f0:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8002290 <MadgwickAHRSupdate+0x1008>
 80021f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021f8:	4b24      	ldr	r3, [pc, #144]	; (800228c <MadgwickAHRSupdate+0x1004>)
 80021fa:	edc3 7a00 	vstr	s15, [r3]

	System_Roll  -= System_Roll_Offset;
 80021fe:	4b21      	ldr	r3, [pc, #132]	; (8002284 <MadgwickAHRSupdate+0xffc>)
 8002200:	ed93 7a00 	vldr	s14, [r3]
 8002204:	4b23      	ldr	r3, [pc, #140]	; (8002294 <MadgwickAHRSupdate+0x100c>)
 8002206:	edd3 7a00 	vldr	s15, [r3]
 800220a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800220e:	4b1d      	ldr	r3, [pc, #116]	; (8002284 <MadgwickAHRSupdate+0xffc>)
 8002210:	edc3 7a00 	vstr	s15, [r3]
	System_Pitch -= System_Pitch_Offset;
 8002214:	4b1c      	ldr	r3, [pc, #112]	; (8002288 <MadgwickAHRSupdate+0x1000>)
 8002216:	ed93 7a00 	vldr	s14, [r3]
 800221a:	4b1f      	ldr	r3, [pc, #124]	; (8002298 <MadgwickAHRSupdate+0x1010>)
 800221c:	edd3 7a00 	vldr	s15, [r3]
 8002220:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002224:	4b18      	ldr	r3, [pc, #96]	; (8002288 <MadgwickAHRSupdate+0x1000>)
 8002226:	edc3 7a00 	vstr	s15, [r3]
	System_Yaw   -= System_Yaw_Offset;
 800222a:	4b18      	ldr	r3, [pc, #96]	; (800228c <MadgwickAHRSupdate+0x1004>)
 800222c:	ed93 7a00 	vldr	s14, [r3]
 8002230:	4b1a      	ldr	r3, [pc, #104]	; (800229c <MadgwickAHRSupdate+0x1014>)
 8002232:	edd3 7a00 	vldr	s15, [r3]
 8002236:	ee77 7a67 	vsub.f32	s15, s14, s15
 800223a:	4b14      	ldr	r3, [pc, #80]	; (800228c <MadgwickAHRSupdate+0x1004>)
 800223c:	edc3 7a00 	vstr	s15, [r3]
	if(System_Yaw < 0)
 8002240:	4b12      	ldr	r3, [pc, #72]	; (800228c <MadgwickAHRSupdate+0x1004>)
 8002242:	edd3 7a00 	vldr	s15, [r3]
 8002246:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800224a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800224e:	d509      	bpl.n	8002264 <MadgwickAHRSupdate+0xfdc>
	{
		System_Yaw = 360.0f + System_Yaw;
 8002250:	4b0e      	ldr	r3, [pc, #56]	; (800228c <MadgwickAHRSupdate+0x1004>)
 8002252:	edd3 7a00 	vldr	s15, [r3]
 8002256:	ed9f 7a12 	vldr	s14, [pc, #72]	; 80022a0 <MadgwickAHRSupdate+0x1018>
 800225a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800225e:	4b0b      	ldr	r3, [pc, #44]	; (800228c <MadgwickAHRSupdate+0x1004>)
 8002260:	edc3 7a00 	vstr	s15, [r3]
	}
}
 8002264:	37b8      	adds	r7, #184	; 0xb8
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop
 800226c:	2400000c 	.word	0x2400000c
 8002270:	3b03126f 	.word	0x3b03126f
 8002274:	24000010 	.word	0x24000010
 8002278:	24000218 	.word	0x24000218
 800227c:	2400021c 	.word	0x2400021c
 8002280:	24000220 	.word	0x24000220
 8002284:	24000310 	.word	0x24000310
 8002288:	24000314 	.word	0x24000314
 800228c:	2400030c 	.word	0x2400030c
 8002290:	42652ee1 	.word	0x42652ee1
 8002294:	24000224 	.word	0x24000224
 8002298:	24000228 	.word	0x24000228
 800229c:	2400022c 	.word	0x2400022c
 80022a0:	43b40000 	.word	0x43b40000

080022a4 <MadgwickAHRSupdateIMU>:

//---------------------------------------------------------------------------------------------------
// IMU algorithm update

void MadgwickAHRSupdateIMU(float gx, float gy, float gz, float ax, float ay, float az) {
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b09c      	sub	sp, #112	; 0x70
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	ed87 0a05 	vstr	s0, [r7, #20]
 80022ae:	edc7 0a04 	vstr	s1, [r7, #16]
 80022b2:	ed87 1a03 	vstr	s2, [r7, #12]
 80022b6:	edc7 1a02 	vstr	s3, [r7, #8]
 80022ba:	ed87 2a01 	vstr	s4, [r7, #4]
 80022be:	edc7 2a00 	vstr	s5, [r7]
	float recipNorm;
	float s0, s1, s2, s3;
	float qDot1, qDot2, qDot3, qDot4;
	float _2q0, _2q1, _2q2, _2q3, _4q0, _4q1, _4q2 ,_8q1, _8q2, q0q0, q1q1, q2q2, q3q3;
	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 80022c2:	4bee      	ldr	r3, [pc, #952]	; (800267c <MadgwickAHRSupdateIMU+0x3d8>)
 80022c4:	edd3 7a00 	vldr	s15, [r3]
 80022c8:	eeb1 7a67 	vneg.f32	s14, s15
 80022cc:	edd7 7a05 	vldr	s15, [r7, #20]
 80022d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80022d4:	4bea      	ldr	r3, [pc, #936]	; (8002680 <MadgwickAHRSupdateIMU+0x3dc>)
 80022d6:	edd3 6a00 	vldr	s13, [r3]
 80022da:	edd7 7a04 	vldr	s15, [r7, #16]
 80022de:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022e2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80022e6:	4be7      	ldr	r3, [pc, #924]	; (8002684 <MadgwickAHRSupdateIMU+0x3e0>)
 80022e8:	edd3 6a00 	vldr	s13, [r3]
 80022ec:	edd7 7a03 	vldr	s15, [r7, #12]
 80022f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80022f8:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80022fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002300:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 8002304:	4be0      	ldr	r3, [pc, #896]	; (8002688 <MadgwickAHRSupdateIMU+0x3e4>)
 8002306:	ed93 7a00 	vldr	s14, [r3]
 800230a:	edd7 7a05 	vldr	s15, [r7, #20]
 800230e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002312:	4bdb      	ldr	r3, [pc, #876]	; (8002680 <MadgwickAHRSupdateIMU+0x3dc>)
 8002314:	edd3 6a00 	vldr	s13, [r3]
 8002318:	edd7 7a03 	vldr	s15, [r7, #12]
 800231c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002320:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002324:	4bd7      	ldr	r3, [pc, #860]	; (8002684 <MadgwickAHRSupdateIMU+0x3e0>)
 8002326:	edd3 6a00 	vldr	s13, [r3]
 800232a:	edd7 7a04 	vldr	s15, [r7, #16]
 800232e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002332:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002336:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800233a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800233e:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 8002342:	4bd1      	ldr	r3, [pc, #836]	; (8002688 <MadgwickAHRSupdateIMU+0x3e4>)
 8002344:	ed93 7a00 	vldr	s14, [r3]
 8002348:	edd7 7a04 	vldr	s15, [r7, #16]
 800234c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002350:	4bca      	ldr	r3, [pc, #808]	; (800267c <MadgwickAHRSupdateIMU+0x3d8>)
 8002352:	edd3 6a00 	vldr	s13, [r3]
 8002356:	edd7 7a03 	vldr	s15, [r7, #12]
 800235a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800235e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002362:	4bc8      	ldr	r3, [pc, #800]	; (8002684 <MadgwickAHRSupdateIMU+0x3e0>)
 8002364:	edd3 6a00 	vldr	s13, [r3]
 8002368:	edd7 7a05 	vldr	s15, [r7, #20]
 800236c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002370:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002374:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002378:	ee67 7a87 	vmul.f32	s15, s15, s14
 800237c:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 8002380:	4bc1      	ldr	r3, [pc, #772]	; (8002688 <MadgwickAHRSupdateIMU+0x3e4>)
 8002382:	ed93 7a00 	vldr	s14, [r3]
 8002386:	edd7 7a03 	vldr	s15, [r7, #12]
 800238a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800238e:	4bbb      	ldr	r3, [pc, #748]	; (800267c <MadgwickAHRSupdateIMU+0x3d8>)
 8002390:	edd3 6a00 	vldr	s13, [r3]
 8002394:	edd7 7a04 	vldr	s15, [r7, #16]
 8002398:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800239c:	ee37 7a27 	vadd.f32	s14, s14, s15
 80023a0:	4bb7      	ldr	r3, [pc, #732]	; (8002680 <MadgwickAHRSupdateIMU+0x3dc>)
 80023a2:	edd3 6a00 	vldr	s13, [r3]
 80023a6:	edd7 7a05 	vldr	s15, [r7, #20]
 80023aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023b2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80023b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023ba:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 80023be:	edd7 7a02 	vldr	s15, [r7, #8]
 80023c2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80023c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023ca:	d10e      	bne.n	80023ea <MadgwickAHRSupdateIMU+0x146>
 80023cc:	edd7 7a01 	vldr	s15, [r7, #4]
 80023d0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80023d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023d8:	d107      	bne.n	80023ea <MadgwickAHRSupdateIMU+0x146>
 80023da:	edd7 7a00 	vldr	s15, [r7]
 80023de:	eef5 7a40 	vcmp.f32	s15, #0.0
 80023e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023e6:	f000 81e5 	beq.w	80027b4 <MadgwickAHRSupdateIMU+0x510>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 80023ea:	edd7 7a02 	vldr	s15, [r7, #8]
 80023ee:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80023f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80023f6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80023fa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80023fe:	edd7 7a00 	vldr	s15, [r7]
 8002402:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002406:	ee77 7a27 	vadd.f32	s15, s14, s15
 800240a:	eeb0 0a67 	vmov.f32	s0, s15
 800240e:	f000 fb77 	bl	8002b00 <invSqrt>
 8002412:	ed87 0a17 	vstr	s0, [r7, #92]	; 0x5c
		ax *= recipNorm;
 8002416:	ed97 7a02 	vldr	s14, [r7, #8]
 800241a:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800241e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002422:	edc7 7a02 	vstr	s15, [r7, #8]
		ay *= recipNorm;
 8002426:	ed97 7a01 	vldr	s14, [r7, #4]
 800242a:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800242e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002432:	edc7 7a01 	vstr	s15, [r7, #4]
		az *= recipNorm;   
 8002436:	ed97 7a00 	vldr	s14, [r7]
 800243a:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800243e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002442:	edc7 7a00 	vstr	s15, [r7]

		// Auxiliary variables to avoid repeated arithmetic
		_2q0 = 2.0f * q0;
 8002446:	4b90      	ldr	r3, [pc, #576]	; (8002688 <MadgwickAHRSupdateIMU+0x3e4>)
 8002448:	edd3 7a00 	vldr	s15, [r3]
 800244c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002450:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
		_2q1 = 2.0f * q1;
 8002454:	4b89      	ldr	r3, [pc, #548]	; (800267c <MadgwickAHRSupdateIMU+0x3d8>)
 8002456:	edd3 7a00 	vldr	s15, [r3]
 800245a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800245e:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
		_2q2 = 2.0f * q2;
 8002462:	4b87      	ldr	r3, [pc, #540]	; (8002680 <MadgwickAHRSupdateIMU+0x3dc>)
 8002464:	edd3 7a00 	vldr	s15, [r3]
 8002468:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800246c:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
		_2q3 = 2.0f * q3;
 8002470:	4b84      	ldr	r3, [pc, #528]	; (8002684 <MadgwickAHRSupdateIMU+0x3e0>)
 8002472:	edd3 7a00 	vldr	s15, [r3]
 8002476:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800247a:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
		_4q0 = 4.0f * q0;
 800247e:	4b82      	ldr	r3, [pc, #520]	; (8002688 <MadgwickAHRSupdateIMU+0x3e4>)
 8002480:	edd3 7a00 	vldr	s15, [r3]
 8002484:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8002488:	ee67 7a87 	vmul.f32	s15, s15, s14
 800248c:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
		_4q1 = 4.0f * q1;
 8002490:	4b7a      	ldr	r3, [pc, #488]	; (800267c <MadgwickAHRSupdateIMU+0x3d8>)
 8002492:	edd3 7a00 	vldr	s15, [r3]
 8002496:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800249a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800249e:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
		_4q2 = 4.0f * q2;
 80024a2:	4b77      	ldr	r3, [pc, #476]	; (8002680 <MadgwickAHRSupdateIMU+0x3dc>)
 80024a4:	edd3 7a00 	vldr	s15, [r3]
 80024a8:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80024ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024b0:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
		_8q1 = 8.0f * q1;
 80024b4:	4b71      	ldr	r3, [pc, #452]	; (800267c <MadgwickAHRSupdateIMU+0x3d8>)
 80024b6:	edd3 7a00 	vldr	s15, [r3]
 80024ba:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 80024be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024c2:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
		_8q2 = 8.0f * q2;
 80024c6:	4b6e      	ldr	r3, [pc, #440]	; (8002680 <MadgwickAHRSupdateIMU+0x3dc>)
 80024c8:	edd3 7a00 	vldr	s15, [r3]
 80024cc:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 80024d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024d4:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
		q0q0 = q0 * q0;
 80024d8:	4b6b      	ldr	r3, [pc, #428]	; (8002688 <MadgwickAHRSupdateIMU+0x3e4>)
 80024da:	ed93 7a00 	vldr	s14, [r3]
 80024de:	4b6a      	ldr	r3, [pc, #424]	; (8002688 <MadgwickAHRSupdateIMU+0x3e4>)
 80024e0:	edd3 7a00 	vldr	s15, [r3]
 80024e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024e8:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
		q1q1 = q1 * q1;
 80024ec:	4b63      	ldr	r3, [pc, #396]	; (800267c <MadgwickAHRSupdateIMU+0x3d8>)
 80024ee:	ed93 7a00 	vldr	s14, [r3]
 80024f2:	4b62      	ldr	r3, [pc, #392]	; (800267c <MadgwickAHRSupdateIMU+0x3d8>)
 80024f4:	edd3 7a00 	vldr	s15, [r3]
 80024f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024fc:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
		q2q2 = q2 * q2;
 8002500:	4b5f      	ldr	r3, [pc, #380]	; (8002680 <MadgwickAHRSupdateIMU+0x3dc>)
 8002502:	ed93 7a00 	vldr	s14, [r3]
 8002506:	4b5e      	ldr	r3, [pc, #376]	; (8002680 <MadgwickAHRSupdateIMU+0x3dc>)
 8002508:	edd3 7a00 	vldr	s15, [r3]
 800250c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002510:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
		q3q3 = q3 * q3;
 8002514:	4b5b      	ldr	r3, [pc, #364]	; (8002684 <MadgwickAHRSupdateIMU+0x3e0>)
 8002516:	ed93 7a00 	vldr	s14, [r3]
 800251a:	4b5a      	ldr	r3, [pc, #360]	; (8002684 <MadgwickAHRSupdateIMU+0x3e0>)
 800251c:	edd3 7a00 	vldr	s15, [r3]
 8002520:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002524:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

		// Gradient decent algorithm corrective step
		s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 8002528:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800252c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002530:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002534:	edd7 6a14 	vldr	s13, [r7, #80]	; 0x50
 8002538:	edd7 7a02 	vldr	s15, [r7, #8]
 800253c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002540:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002544:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 8002548:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800254c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002550:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002554:	edd7 6a15 	vldr	s13, [r7, #84]	; 0x54
 8002558:	edd7 7a01 	vldr	s15, [r7, #4]
 800255c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002560:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002564:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 8002568:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 800256c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002570:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002574:	edd7 6a13 	vldr	s13, [r7, #76]	; 0x4c
 8002578:	edd7 7a02 	vldr	s15, [r7, #8]
 800257c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002580:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002584:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002588:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 800258c:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002590:	4b3a      	ldr	r3, [pc, #232]	; (800267c <MadgwickAHRSupdateIMU+0x3d8>)
 8002592:	edd3 7a00 	vldr	s15, [r3]
 8002596:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800259a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800259e:	edd7 6a16 	vldr	s13, [r7, #88]	; 0x58
 80025a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80025a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025aa:	ee37 7a67 	vsub.f32	s14, s14, s15
 80025ae:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80025b2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80025b6:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 80025ba:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80025be:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025c2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80025c6:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 80025ca:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80025ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025d2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80025d6:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 80025da:	edd7 7a00 	vldr	s15, [r7]
 80025de:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025e6:	edc7 7a08 	vstr	s15, [r7, #32]
		s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 80025ea:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80025ee:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80025f2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80025f6:	4b22      	ldr	r3, [pc, #136]	; (8002680 <MadgwickAHRSupdateIMU+0x3dc>)
 80025f8:	edd3 7a00 	vldr	s15, [r3]
 80025fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002600:	edd7 6a16 	vldr	s13, [r7, #88]	; 0x58
 8002604:	edd7 7a02 	vldr	s15, [r7, #8]
 8002608:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800260c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002610:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 8002614:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002618:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800261c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002620:	edd7 6a13 	vldr	s13, [r7, #76]	; 0x4c
 8002624:	edd7 7a01 	vldr	s15, [r7, #4]
 8002628:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800262c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002630:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8002634:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002638:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 800263c:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002640:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002644:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002648:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 800264c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002650:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002654:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002658:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 800265c:	edd7 7a00 	vldr	s15, [r7]
 8002660:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002664:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002668:	edc7 7a07 	vstr	s15, [r7, #28]
		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 800266c:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002670:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8002674:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002678:	e008      	b.n	800268c <MadgwickAHRSupdateIMU+0x3e8>
 800267a:	bf00      	nop
 800267c:	24000218 	.word	0x24000218
 8002680:	2400021c 	.word	0x2400021c
 8002684:	24000220 	.word	0x24000220
 8002688:	24000010 	.word	0x24000010
 800268c:	4be0      	ldr	r3, [pc, #896]	; (8002a10 <MadgwickAHRSupdateIMU+0x76c>)
 800268e:	edd3 7a00 	vldr	s15, [r3]
 8002692:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002696:	edd7 6a15 	vldr	s13, [r7, #84]	; 0x54
 800269a:	edd7 7a02 	vldr	s15, [r7, #8]
 800269e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026a2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80026a6:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80026aa:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 80026ae:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80026b2:	4bd7      	ldr	r3, [pc, #860]	; (8002a10 <MadgwickAHRSupdateIMU+0x76c>)
 80026b4:	edd3 7a00 	vldr	s15, [r3]
 80026b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026bc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026c0:	edd7 6a14 	vldr	s13, [r7, #80]	; 0x50
 80026c4:	edd7 7a01 	vldr	s15, [r7, #4]
 80026c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80026d0:	edc7 7a06 	vstr	s15, [r7, #24]
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 80026d4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80026d8:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80026dc:	edd7 7a08 	vldr	s15, [r7, #32]
 80026e0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80026e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026e8:	edd7 7a07 	vldr	s15, [r7, #28]
 80026ec:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80026f0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026f4:	edd7 7a06 	vldr	s15, [r7, #24]
 80026f8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80026fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002700:	eeb0 0a67 	vmov.f32	s0, s15
 8002704:	f000 f9fc 	bl	8002b00 <invSqrt>
 8002708:	ed87 0a17 	vstr	s0, [r7, #92]	; 0x5c
		s0 *= recipNorm;
 800270c:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002710:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002714:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002718:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		s1 *= recipNorm;
 800271c:	ed97 7a08 	vldr	s14, [r7, #32]
 8002720:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002724:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002728:	edc7 7a08 	vstr	s15, [r7, #32]
		s2 *= recipNorm;
 800272c:	ed97 7a07 	vldr	s14, [r7, #28]
 8002730:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002734:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002738:	edc7 7a07 	vstr	s15, [r7, #28]
		s3 *= recipNorm;
 800273c:	ed97 7a06 	vldr	s14, [r7, #24]
 8002740:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002744:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002748:	edc7 7a06 	vstr	s15, [r7, #24]

		// Apply feedback step
		qDot1 -= beta * s0;
 800274c:	4bb1      	ldr	r3, [pc, #708]	; (8002a14 <MadgwickAHRSupdateIMU+0x770>)
 800274e:	ed93 7a00 	vldr	s14, [r3]
 8002752:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002756:	ee67 7a27 	vmul.f32	s15, s14, s15
 800275a:	ed97 7a1b 	vldr	s14, [r7, #108]	; 0x6c
 800275e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002762:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
		qDot2 -= beta * s1;
 8002766:	4bab      	ldr	r3, [pc, #684]	; (8002a14 <MadgwickAHRSupdateIMU+0x770>)
 8002768:	ed93 7a00 	vldr	s14, [r3]
 800276c:	edd7 7a08 	vldr	s15, [r7, #32]
 8002770:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002774:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 8002778:	ee77 7a67 	vsub.f32	s15, s14, s15
 800277c:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
		qDot3 -= beta * s2;
 8002780:	4ba4      	ldr	r3, [pc, #656]	; (8002a14 <MadgwickAHRSupdateIMU+0x770>)
 8002782:	ed93 7a00 	vldr	s14, [r3]
 8002786:	edd7 7a07 	vldr	s15, [r7, #28]
 800278a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800278e:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 8002792:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002796:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
		qDot4 -= beta * s3;
 800279a:	4b9e      	ldr	r3, [pc, #632]	; (8002a14 <MadgwickAHRSupdateIMU+0x770>)
 800279c:	ed93 7a00 	vldr	s14, [r3]
 80027a0:	edd7 7a06 	vldr	s15, [r7, #24]
 80027a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027a8:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 80027ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027b0:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
	}

	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * (1.0f / sampleFreq);
 80027b4:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 80027b8:	ed9f 7a97 	vldr	s14, [pc, #604]	; 8002a18 <MadgwickAHRSupdateIMU+0x774>
 80027bc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80027c0:	4b96      	ldr	r3, [pc, #600]	; (8002a1c <MadgwickAHRSupdateIMU+0x778>)
 80027c2:	edd3 7a00 	vldr	s15, [r3]
 80027c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027ca:	4b94      	ldr	r3, [pc, #592]	; (8002a1c <MadgwickAHRSupdateIMU+0x778>)
 80027cc:	edc3 7a00 	vstr	s15, [r3]
	q1 += qDot2 * (1.0f / sampleFreq);
 80027d0:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 80027d4:	ed9f 7a90 	vldr	s14, [pc, #576]	; 8002a18 <MadgwickAHRSupdateIMU+0x774>
 80027d8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80027dc:	4b90      	ldr	r3, [pc, #576]	; (8002a20 <MadgwickAHRSupdateIMU+0x77c>)
 80027de:	edd3 7a00 	vldr	s15, [r3]
 80027e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027e6:	4b8e      	ldr	r3, [pc, #568]	; (8002a20 <MadgwickAHRSupdateIMU+0x77c>)
 80027e8:	edc3 7a00 	vstr	s15, [r3]
	q2 += qDot3 * (1.0f / sampleFreq);
 80027ec:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 80027f0:	ed9f 7a89 	vldr	s14, [pc, #548]	; 8002a18 <MadgwickAHRSupdateIMU+0x774>
 80027f4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80027f8:	4b8a      	ldr	r3, [pc, #552]	; (8002a24 <MadgwickAHRSupdateIMU+0x780>)
 80027fa:	edd3 7a00 	vldr	s15, [r3]
 80027fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002802:	4b88      	ldr	r3, [pc, #544]	; (8002a24 <MadgwickAHRSupdateIMU+0x780>)
 8002804:	edc3 7a00 	vstr	s15, [r3]
	q3 += qDot4 * (1.0f / sampleFreq);
 8002808:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 800280c:	ed9f 7a82 	vldr	s14, [pc, #520]	; 8002a18 <MadgwickAHRSupdateIMU+0x774>
 8002810:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002814:	4b7e      	ldr	r3, [pc, #504]	; (8002a10 <MadgwickAHRSupdateIMU+0x76c>)
 8002816:	edd3 7a00 	vldr	s15, [r3]
 800281a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800281e:	4b7c      	ldr	r3, [pc, #496]	; (8002a10 <MadgwickAHRSupdateIMU+0x76c>)
 8002820:	edc3 7a00 	vstr	s15, [r3]

	// Normalise quaternion
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8002824:	4b7d      	ldr	r3, [pc, #500]	; (8002a1c <MadgwickAHRSupdateIMU+0x778>)
 8002826:	ed93 7a00 	vldr	s14, [r3]
 800282a:	4b7c      	ldr	r3, [pc, #496]	; (8002a1c <MadgwickAHRSupdateIMU+0x778>)
 800282c:	edd3 7a00 	vldr	s15, [r3]
 8002830:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002834:	4b7a      	ldr	r3, [pc, #488]	; (8002a20 <MadgwickAHRSupdateIMU+0x77c>)
 8002836:	edd3 6a00 	vldr	s13, [r3]
 800283a:	4b79      	ldr	r3, [pc, #484]	; (8002a20 <MadgwickAHRSupdateIMU+0x77c>)
 800283c:	edd3 7a00 	vldr	s15, [r3]
 8002840:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002844:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002848:	4b76      	ldr	r3, [pc, #472]	; (8002a24 <MadgwickAHRSupdateIMU+0x780>)
 800284a:	edd3 6a00 	vldr	s13, [r3]
 800284e:	4b75      	ldr	r3, [pc, #468]	; (8002a24 <MadgwickAHRSupdateIMU+0x780>)
 8002850:	edd3 7a00 	vldr	s15, [r3]
 8002854:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002858:	ee37 7a27 	vadd.f32	s14, s14, s15
 800285c:	4b6c      	ldr	r3, [pc, #432]	; (8002a10 <MadgwickAHRSupdateIMU+0x76c>)
 800285e:	edd3 6a00 	vldr	s13, [r3]
 8002862:	4b6b      	ldr	r3, [pc, #428]	; (8002a10 <MadgwickAHRSupdateIMU+0x76c>)
 8002864:	edd3 7a00 	vldr	s15, [r3]
 8002868:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800286c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002870:	eeb0 0a67 	vmov.f32	s0, s15
 8002874:	f000 f944 	bl	8002b00 <invSqrt>
 8002878:	ed87 0a17 	vstr	s0, [r7, #92]	; 0x5c
	q0 *= recipNorm;
 800287c:	4b67      	ldr	r3, [pc, #412]	; (8002a1c <MadgwickAHRSupdateIMU+0x778>)
 800287e:	ed93 7a00 	vldr	s14, [r3]
 8002882:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002886:	ee67 7a27 	vmul.f32	s15, s14, s15
 800288a:	4b64      	ldr	r3, [pc, #400]	; (8002a1c <MadgwickAHRSupdateIMU+0x778>)
 800288c:	edc3 7a00 	vstr	s15, [r3]
	q1 *= recipNorm;
 8002890:	4b63      	ldr	r3, [pc, #396]	; (8002a20 <MadgwickAHRSupdateIMU+0x77c>)
 8002892:	ed93 7a00 	vldr	s14, [r3]
 8002896:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800289a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800289e:	4b60      	ldr	r3, [pc, #384]	; (8002a20 <MadgwickAHRSupdateIMU+0x77c>)
 80028a0:	edc3 7a00 	vstr	s15, [r3]
	q2 *= recipNorm;
 80028a4:	4b5f      	ldr	r3, [pc, #380]	; (8002a24 <MadgwickAHRSupdateIMU+0x780>)
 80028a6:	ed93 7a00 	vldr	s14, [r3]
 80028aa:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80028ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028b2:	4b5c      	ldr	r3, [pc, #368]	; (8002a24 <MadgwickAHRSupdateIMU+0x780>)
 80028b4:	edc3 7a00 	vstr	s15, [r3]
	q3 *= recipNorm;
 80028b8:	4b55      	ldr	r3, [pc, #340]	; (8002a10 <MadgwickAHRSupdateIMU+0x76c>)
 80028ba:	ed93 7a00 	vldr	s14, [r3]
 80028be:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80028c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028c6:	4b52      	ldr	r3, [pc, #328]	; (8002a10 <MadgwickAHRSupdateIMU+0x76c>)
 80028c8:	edc3 7a00 	vstr	s15, [r3]

	//Roll, Pitch, Yaw System Conversion
	System_Roll  = atan2f(q0*q1 + q2*q3, 0.5f - q1*q1 - q2*q2);
 80028cc:	4b53      	ldr	r3, [pc, #332]	; (8002a1c <MadgwickAHRSupdateIMU+0x778>)
 80028ce:	ed93 7a00 	vldr	s14, [r3]
 80028d2:	4b53      	ldr	r3, [pc, #332]	; (8002a20 <MadgwickAHRSupdateIMU+0x77c>)
 80028d4:	edd3 7a00 	vldr	s15, [r3]
 80028d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80028dc:	4b51      	ldr	r3, [pc, #324]	; (8002a24 <MadgwickAHRSupdateIMU+0x780>)
 80028de:	edd3 6a00 	vldr	s13, [r3]
 80028e2:	4b4b      	ldr	r3, [pc, #300]	; (8002a10 <MadgwickAHRSupdateIMU+0x76c>)
 80028e4:	edd3 7a00 	vldr	s15, [r3]
 80028e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028ec:	ee37 6a27 	vadd.f32	s12, s14, s15
 80028f0:	4b4b      	ldr	r3, [pc, #300]	; (8002a20 <MadgwickAHRSupdateIMU+0x77c>)
 80028f2:	ed93 7a00 	vldr	s14, [r3]
 80028f6:	4b4a      	ldr	r3, [pc, #296]	; (8002a20 <MadgwickAHRSupdateIMU+0x77c>)
 80028f8:	edd3 7a00 	vldr	s15, [r3]
 80028fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002900:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002904:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002908:	4b46      	ldr	r3, [pc, #280]	; (8002a24 <MadgwickAHRSupdateIMU+0x780>)
 800290a:	edd3 6a00 	vldr	s13, [r3]
 800290e:	4b45      	ldr	r3, [pc, #276]	; (8002a24 <MadgwickAHRSupdateIMU+0x780>)
 8002910:	edd3 7a00 	vldr	s15, [r3]
 8002914:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002918:	ee77 7a67 	vsub.f32	s15, s14, s15
 800291c:	eef0 0a67 	vmov.f32	s1, s15
 8002920:	eeb0 0a46 	vmov.f32	s0, s12
 8002924:	f011 fe3c 	bl	80145a0 <atan2f>
 8002928:	eef0 7a40 	vmov.f32	s15, s0
 800292c:	4b3e      	ldr	r3, [pc, #248]	; (8002a28 <MadgwickAHRSupdateIMU+0x784>)
 800292e:	edc3 7a00 	vstr	s15, [r3]
	System_Pitch = asinf(-2.0f * (q1*q3 - q0*q2));
 8002932:	4b3b      	ldr	r3, [pc, #236]	; (8002a20 <MadgwickAHRSupdateIMU+0x77c>)
 8002934:	ed93 7a00 	vldr	s14, [r3]
 8002938:	4b35      	ldr	r3, [pc, #212]	; (8002a10 <MadgwickAHRSupdateIMU+0x76c>)
 800293a:	edd3 7a00 	vldr	s15, [r3]
 800293e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002942:	4b36      	ldr	r3, [pc, #216]	; (8002a1c <MadgwickAHRSupdateIMU+0x778>)
 8002944:	edd3 6a00 	vldr	s13, [r3]
 8002948:	4b36      	ldr	r3, [pc, #216]	; (8002a24 <MadgwickAHRSupdateIMU+0x780>)
 800294a:	edd3 7a00 	vldr	s15, [r3]
 800294e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002952:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002956:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 800295a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800295e:	eeb0 0a67 	vmov.f32	s0, s15
 8002962:	f011 fdeb 	bl	801453c <asinf>
 8002966:	eef0 7a40 	vmov.f32	s15, s0
 800296a:	4b30      	ldr	r3, [pc, #192]	; (8002a2c <MadgwickAHRSupdateIMU+0x788>)
 800296c:	edc3 7a00 	vstr	s15, [r3]
	System_Yaw = atan2(2.0f * (q1*q2 + q0*q3),q0*q0 + q1*q1 - q2*q2 - q3*q3);
 8002970:	4b2b      	ldr	r3, [pc, #172]	; (8002a20 <MadgwickAHRSupdateIMU+0x77c>)
 8002972:	ed93 7a00 	vldr	s14, [r3]
 8002976:	4b2b      	ldr	r3, [pc, #172]	; (8002a24 <MadgwickAHRSupdateIMU+0x780>)
 8002978:	edd3 7a00 	vldr	s15, [r3]
 800297c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002980:	4b26      	ldr	r3, [pc, #152]	; (8002a1c <MadgwickAHRSupdateIMU+0x778>)
 8002982:	edd3 6a00 	vldr	s13, [r3]
 8002986:	4b22      	ldr	r3, [pc, #136]	; (8002a10 <MadgwickAHRSupdateIMU+0x76c>)
 8002988:	edd3 7a00 	vldr	s15, [r3]
 800298c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002990:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002994:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002998:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800299c:	4b1f      	ldr	r3, [pc, #124]	; (8002a1c <MadgwickAHRSupdateIMU+0x778>)
 800299e:	ed93 6a00 	vldr	s12, [r3]
 80029a2:	4b1e      	ldr	r3, [pc, #120]	; (8002a1c <MadgwickAHRSupdateIMU+0x778>)
 80029a4:	edd3 6a00 	vldr	s13, [r3]
 80029a8:	ee26 6a26 	vmul.f32	s12, s12, s13
 80029ac:	4b1c      	ldr	r3, [pc, #112]	; (8002a20 <MadgwickAHRSupdateIMU+0x77c>)
 80029ae:	edd3 5a00 	vldr	s11, [r3]
 80029b2:	4b1b      	ldr	r3, [pc, #108]	; (8002a20 <MadgwickAHRSupdateIMU+0x77c>)
 80029b4:	edd3 6a00 	vldr	s13, [r3]
 80029b8:	ee65 6aa6 	vmul.f32	s13, s11, s13
 80029bc:	ee36 6a26 	vadd.f32	s12, s12, s13
 80029c0:	4b18      	ldr	r3, [pc, #96]	; (8002a24 <MadgwickAHRSupdateIMU+0x780>)
 80029c2:	edd3 5a00 	vldr	s11, [r3]
 80029c6:	4b17      	ldr	r3, [pc, #92]	; (8002a24 <MadgwickAHRSupdateIMU+0x780>)
 80029c8:	edd3 6a00 	vldr	s13, [r3]
 80029cc:	ee65 6aa6 	vmul.f32	s13, s11, s13
 80029d0:	ee36 6a66 	vsub.f32	s12, s12, s13
 80029d4:	4b0e      	ldr	r3, [pc, #56]	; (8002a10 <MadgwickAHRSupdateIMU+0x76c>)
 80029d6:	edd3 5a00 	vldr	s11, [r3]
 80029da:	4b0d      	ldr	r3, [pc, #52]	; (8002a10 <MadgwickAHRSupdateIMU+0x76c>)
 80029dc:	edd3 6a00 	vldr	s13, [r3]
 80029e0:	ee65 6aa6 	vmul.f32	s13, s11, s13
 80029e4:	ee76 6a66 	vsub.f32	s13, s12, s13
 80029e8:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 80029ec:	eeb0 1b46 	vmov.f64	d1, d6
 80029f0:	eeb0 0b47 	vmov.f64	d0, d7
 80029f4:	f011 fd74 	bl	80144e0 <atan2>
 80029f8:	eeb0 7b40 	vmov.f64	d7, d0
 80029fc:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002a00:	4b0b      	ldr	r3, [pc, #44]	; (8002a30 <MadgwickAHRSupdateIMU+0x78c>)
 8002a02:	edc3 7a00 	vstr	s15, [r3]

	System_Roll  *= 57.295779515f;
 8002a06:	4b08      	ldr	r3, [pc, #32]	; (8002a28 <MadgwickAHRSupdateIMU+0x784>)
 8002a08:	edd3 7a00 	vldr	s15, [r3]
 8002a0c:	e014      	b.n	8002a38 <MadgwickAHRSupdateIMU+0x794>
 8002a0e:	bf00      	nop
 8002a10:	24000220 	.word	0x24000220
 8002a14:	2400000c 	.word	0x2400000c
 8002a18:	3b03126f 	.word	0x3b03126f
 8002a1c:	24000010 	.word	0x24000010
 8002a20:	24000218 	.word	0x24000218
 8002a24:	2400021c 	.word	0x2400021c
 8002a28:	24000310 	.word	0x24000310
 8002a2c:	24000314 	.word	0x24000314
 8002a30:	2400030c 	.word	0x2400030c
 8002a34:	42652ee1 	.word	0x42652ee1
 8002a38:	ed1f 7a02 	vldr	s14, [pc, #-8]	; 8002a34 <MadgwickAHRSupdateIMU+0x790>
 8002a3c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a40:	4b27      	ldr	r3, [pc, #156]	; (8002ae0 <MadgwickAHRSupdateIMU+0x83c>)
 8002a42:	edc3 7a00 	vstr	s15, [r3]
	System_Pitch *= 57.295779515f;
 8002a46:	4b27      	ldr	r3, [pc, #156]	; (8002ae4 <MadgwickAHRSupdateIMU+0x840>)
 8002a48:	edd3 7a00 	vldr	s15, [r3]
 8002a4c:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8002ae8 <MadgwickAHRSupdateIMU+0x844>
 8002a50:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a54:	4b23      	ldr	r3, [pc, #140]	; (8002ae4 <MadgwickAHRSupdateIMU+0x840>)
 8002a56:	edc3 7a00 	vstr	s15, [r3]
	System_Yaw   *= 57.295779515f;
 8002a5a:	4b24      	ldr	r3, [pc, #144]	; (8002aec <MadgwickAHRSupdateIMU+0x848>)
 8002a5c:	edd3 7a00 	vldr	s15, [r3]
 8002a60:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8002ae8 <MadgwickAHRSupdateIMU+0x844>
 8002a64:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a68:	4b20      	ldr	r3, [pc, #128]	; (8002aec <MadgwickAHRSupdateIMU+0x848>)
 8002a6a:	edc3 7a00 	vstr	s15, [r3]

	System_Roll  -= System_Roll_Offset;
 8002a6e:	4b1c      	ldr	r3, [pc, #112]	; (8002ae0 <MadgwickAHRSupdateIMU+0x83c>)
 8002a70:	ed93 7a00 	vldr	s14, [r3]
 8002a74:	4b1e      	ldr	r3, [pc, #120]	; (8002af0 <MadgwickAHRSupdateIMU+0x84c>)
 8002a76:	edd3 7a00 	vldr	s15, [r3]
 8002a7a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a7e:	4b18      	ldr	r3, [pc, #96]	; (8002ae0 <MadgwickAHRSupdateIMU+0x83c>)
 8002a80:	edc3 7a00 	vstr	s15, [r3]
	System_Pitch -= System_Pitch_Offset;
 8002a84:	4b17      	ldr	r3, [pc, #92]	; (8002ae4 <MadgwickAHRSupdateIMU+0x840>)
 8002a86:	ed93 7a00 	vldr	s14, [r3]
 8002a8a:	4b1a      	ldr	r3, [pc, #104]	; (8002af4 <MadgwickAHRSupdateIMU+0x850>)
 8002a8c:	edd3 7a00 	vldr	s15, [r3]
 8002a90:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a94:	4b13      	ldr	r3, [pc, #76]	; (8002ae4 <MadgwickAHRSupdateIMU+0x840>)
 8002a96:	edc3 7a00 	vstr	s15, [r3]
	System_Yaw   -= System_Yaw_Offset;
 8002a9a:	4b14      	ldr	r3, [pc, #80]	; (8002aec <MadgwickAHRSupdateIMU+0x848>)
 8002a9c:	ed93 7a00 	vldr	s14, [r3]
 8002aa0:	4b15      	ldr	r3, [pc, #84]	; (8002af8 <MadgwickAHRSupdateIMU+0x854>)
 8002aa2:	edd3 7a00 	vldr	s15, [r3]
 8002aa6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002aaa:	4b10      	ldr	r3, [pc, #64]	; (8002aec <MadgwickAHRSupdateIMU+0x848>)
 8002aac:	edc3 7a00 	vstr	s15, [r3]
	if(System_Yaw < 0)
 8002ab0:	4b0e      	ldr	r3, [pc, #56]	; (8002aec <MadgwickAHRSupdateIMU+0x848>)
 8002ab2:	edd3 7a00 	vldr	s15, [r3]
 8002ab6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002aba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002abe:	d400      	bmi.n	8002ac2 <MadgwickAHRSupdateIMU+0x81e>
	{
		System_Yaw = 360.0f + System_Yaw;
	}
}
 8002ac0:	e009      	b.n	8002ad6 <MadgwickAHRSupdateIMU+0x832>
		System_Yaw = 360.0f + System_Yaw;
 8002ac2:	4b0a      	ldr	r3, [pc, #40]	; (8002aec <MadgwickAHRSupdateIMU+0x848>)
 8002ac4:	edd3 7a00 	vldr	s15, [r3]
 8002ac8:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8002afc <MadgwickAHRSupdateIMU+0x858>
 8002acc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002ad0:	4b06      	ldr	r3, [pc, #24]	; (8002aec <MadgwickAHRSupdateIMU+0x848>)
 8002ad2:	edc3 7a00 	vstr	s15, [r3]
}
 8002ad6:	bf00      	nop
 8002ad8:	3770      	adds	r7, #112	; 0x70
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	24000310 	.word	0x24000310
 8002ae4:	24000314 	.word	0x24000314
 8002ae8:	42652ee1 	.word	0x42652ee1
 8002aec:	2400030c 	.word	0x2400030c
 8002af0:	24000224 	.word	0x24000224
 8002af4:	24000228 	.word	0x24000228
 8002af8:	2400022c 	.word	0x2400022c
 8002afc:	43b40000 	.word	0x43b40000

08002b00 <invSqrt>:

//---------------------------------------------------------------------------------------------------
// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x) {
 8002b00:	b480      	push	{r7}
 8002b02:	b087      	sub	sp, #28
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 8002b0a:	edd7 7a01 	vldr	s15, [r7, #4]
 8002b0e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002b12:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b16:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 8002b1e:	f107 0310 	add.w	r3, r7, #16
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	105a      	asrs	r2, r3, #1
 8002b2a:	4b12      	ldr	r3, [pc, #72]	; (8002b74 <invSqrt+0x74>)
 8002b2c:	1a9b      	subs	r3, r3, r2
 8002b2e:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 8002b30:	f107 030c 	add.w	r3, r7, #12
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 8002b38:	ed97 7a04 	vldr	s14, [r7, #16]
 8002b3c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002b40:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b44:	edd7 7a04 	vldr	s15, [r7, #16]
 8002b48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b4c:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8002b50:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002b54:	edd7 7a04 	vldr	s15, [r7, #16]
 8002b58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b5c:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	ee07 3a90 	vmov	s15, r3
}
 8002b66:	eeb0 0a67 	vmov.f32	s0, s15
 8002b6a:	371c      	adds	r7, #28
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b72:	4770      	bx	lr
 8002b74:	5f3759df 	.word	0x5f3759df

08002b78 <Double_PID_Calculation_Rate>:
	axis->in.pid_result = axis->in.p_result + axis->in.i_result + axis->in.d_result;
	/*********** Double PID Inner End *************/
}

void Double_PID_Calculation_Rate(PIDDouble* axis, float set_point, float value, float rate, float out_error_sum_max, float in_error_sum_max, int out_filter, int in_filter, int is_yaw)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b08b      	sub	sp, #44	; 0x2c
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6278      	str	r0, [r7, #36]	; 0x24
 8002b80:	ed87 0a08 	vstr	s0, [r7, #32]
 8002b84:	edc7 0a07 	vstr	s1, [r7, #28]
 8002b88:	ed87 1a06 	vstr	s2, [r7, #24]
 8002b8c:	edc7 1a05 	vstr	s3, [r7, #20]
 8002b90:	ed87 2a04 	vstr	s4, [r7, #16]
 8002b94:	60f9      	str	r1, [r7, #12]
 8002b96:	60ba      	str	r2, [r7, #8]
 8002b98:	607b      	str	r3, [r7, #4]
	/*********** Double PID Outer Begin *************/
	axis->out.reference = set_point;
 8002b9a:	edd7 7a08 	vldr	s15, [r7, #32]
 8002b9e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ba4:	ed83 7b1e 	vstr	d7, [r3, #120]	; 0x78
	axis->out.meas_value = value;
 8002ba8:	edd7 7a07 	vldr	s15, [r7, #28]
 8002bac:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bb2:	ed83 7b20 	vstr	d7, [r3, #128]	; 0x80

	axis->out.error = axis->out.reference - axis->out.meas_value;
 8002bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bb8:	ed93 6b1e 	vldr	d6, [r3, #120]	; 0x78
 8002bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bbe:	ed93 7b20 	vldr	d7, [r3, #128]	; 0x80
 8002bc2:	ee36 7b47 	vsub.f64	d7, d6, d7
 8002bc6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bcc:	edc3 7a28 	vstr	s15, [r3, #160]	; 0xa0
	axis->out.p_result = axis->out.error * axis->out.kp;
 8002bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bd2:	ed93 7a28 	vldr	s14, [r3, #160]	; 0xa0
 8002bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bd8:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8002bdc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002be2:	edc3 7a2f 	vstr	s15, [r3, #188]	; 0xbc
	axis->out.error_sum += axis->out.error * DT;
 8002be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002be8:	ed93 7a2a 	vldr	s14, [r3, #168]	; 0xa8
 8002bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bee:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 8002bf2:	eddf 6a97 	vldr	s13, [pc, #604]	; 8002e50 <Double_PID_Calculation_Rate+0x2d8>
 8002bf6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002bfa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c00:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8

	axis->out.error_sum_max = out_error_sum_max;
 8002c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c06:	697a      	ldr	r2, [r7, #20]
 8002c08:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	axis->out.error_sum_min = -out_error_sum_max;
 8002c0c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c10:	eef1 7a67 	vneg.f32	s15, s15
 8002c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c16:	edc3 7a2e 	vstr	s15, [r3, #184]	; 0xb8
	if(axis->out.error_sum > axis->out.error_sum_max) axis->out.error_sum = axis->out.error_sum_max;
 8002c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c1c:	ed93 7a2a 	vldr	s14, [r3, #168]	; 0xa8
 8002c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c22:	edd3 7a2d 	vldr	s15, [r3, #180]	; 0xb4
 8002c26:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c2e:	dd06      	ble.n	8002c3e <Double_PID_Calculation_Rate+0xc6>
 8002c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c32:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 8002c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c38:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
 8002c3c:	e010      	b.n	8002c60 <Double_PID_Calculation_Rate+0xe8>
	else if(axis->out.error_sum < axis->out.error_sum_min) axis->out.error_sum = axis->out.error_sum_min;
 8002c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c40:	ed93 7a2a 	vldr	s14, [r3, #168]	; 0xa8
 8002c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c46:	edd3 7a2e 	vldr	s15, [r3, #184]	; 0xb8
 8002c4a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c52:	d505      	bpl.n	8002c60 <Double_PID_Calculation_Rate+0xe8>
 8002c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c56:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 8002c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c5c:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	axis->out.i_result = axis->out.error_sum * axis->out.ki;
 8002c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c62:	ed93 7a2a 	vldr	s14, [r3, #168]	; 0xa8
 8002c66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c68:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8002c6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c72:	edc3 7a30 	vstr	s15, [r3, #192]	; 0xc0

	axis->out.error_deriv = -rate;
 8002c76:	edd7 7a06 	vldr	s15, [r7, #24]
 8002c7a:	eef1 7a67 	vneg.f32	s15, s15
 8002c7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c80:	edc3 7a2b 	vstr	s15, [r3, #172]	; 0xac
	axis->out.d_result = axis->out.error_deriv * axis->out.kd;
 8002c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c86:	ed93 7a2b 	vldr	s14, [r3, #172]	; 0xac
 8002c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c8c:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8002c90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c96:	edc3 7a31 	vstr	s15, [r3, #196]	; 0xc4

	axis->out.pid_result = axis->out.p_result + axis->out.i_result + axis->out.d_result;
 8002c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c9c:	ed93 7a2f 	vldr	s14, [r3, #188]	; 0xbc
 8002ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ca2:	edd3 7a30 	vldr	s15, [r3, #192]	; 0xc0
 8002ca6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cac:	edd3 7a31 	vldr	s15, [r3, #196]	; 0xc4
 8002cb0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cb6:	edc3 7a32 	vstr	s15, [r3, #200]	; 0xc8
	/*********** Double PID Outer End *************/

	/*********** Double PID Inner Begin *************/
	axis->in.reference = axis->out.pid_result;
 8002cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cbc:	edd3 7a32 	vldr	s15, [r3, #200]	; 0xc8
 8002cc0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cc6:	ed83 7b04 	vstr	d7, [r3, #16]
	axis->in.meas_value = rate;
 8002cca:	edd7 7a06 	vldr	s15, [r7, #24]
 8002cce:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cd4:	ed83 7b06 	vstr	d7, [r3, #24]

	axis->in.error = axis->in.reference - axis->in.meas_value;
 8002cd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cda:	ed93 6b04 	vldr	d6, [r3, #16]
 8002cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce0:	ed93 7b06 	vldr	d7, [r3, #24]
 8002ce4:	ee36 7b47 	vsub.f64	d7, d6, d7
 8002ce8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cee:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
	axis->in.p_result = axis->in.error * axis->in.kp;
 8002cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cf4:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8002cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cfa:	edd3 7a00 	vldr	s15, [r3]
 8002cfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d04:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
	axis->in.error_sum = axis->in.error_sum + axis->in.error * DT;
 8002d08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d0a:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8002d0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d10:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8002d14:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8002e50 <Double_PID_Calculation_Rate+0x2d8>
 8002d18:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002d1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d22:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40

	axis->in.error_sum_max = in_error_sum_max;
 8002d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d28:	693a      	ldr	r2, [r7, #16]
 8002d2a:	64da      	str	r2, [r3, #76]	; 0x4c
	axis->in.error_sum_min = -in_error_sum_max;
 8002d2c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002d30:	eef1 7a67 	vneg.f32	s15, s15
 8002d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d36:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
	if(axis->in.error_sum > axis->in.error_sum_max) axis->in.error_sum = axis->in.error_sum_max;
 8002d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d3c:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8002d40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d42:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8002d46:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d4e:	dd04      	ble.n	8002d5a <Double_PID_Calculation_Rate+0x1e2>
 8002d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d52:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d56:	641a      	str	r2, [r3, #64]	; 0x40
 8002d58:	e00e      	b.n	8002d78 <Double_PID_Calculation_Rate+0x200>
	else if(axis->in.error_sum < axis->in.error_sum_min) axis->in.error_sum = axis->in.error_sum_min;
 8002d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d5c:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8002d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d62:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8002d66:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d6e:	d503      	bpl.n	8002d78 <Double_PID_Calculation_Rate+0x200>
 8002d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d72:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d76:	641a      	str	r2, [r3, #64]	; 0x40
	axis->in.i_result = axis->in.error_sum * axis->in.ki;
 8002d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d7a:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8002d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d80:	edd3 7a01 	vldr	s15, [r3, #4]
 8002d84:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d8a:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58

	axis->in.error_deriv = -(axis->in.meas_value - axis->in.meas_value_prev) / DT;
 8002d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d90:	ed93 6b06 	vldr	d6, [r3, #24]
 8002d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d96:	ed93 7b08 	vldr	d7, [r3, #32]
 8002d9a:	ee36 7b47 	vsub.f64	d7, d6, d7
 8002d9e:	eeb1 6b47 	vneg.f64	d6, d7
 8002da2:	ed9f 5b29 	vldr	d5, [pc, #164]	; 8002e48 <Double_PID_Calculation_Rate+0x2d0>
 8002da6:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8002daa:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002db0:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
	axis->in.meas_value_prev = axis->in.meas_value;
 8002db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002db6:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002dba:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002dbc:	e9c1 2308 	strd	r2, r3, [r1, #32]

	if(in_filter == 0) axis->in.d_result = axis->in.error_deriv * axis->in.kd;
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d10b      	bne.n	8002dde <Double_PID_Calculation_Rate+0x266>
 8002dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dc8:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8002dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dce:	edd3 7a02 	vldr	s15, [r3, #8]
 8002dd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dd8:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
 8002ddc:	e01d      	b.n	8002e1a <Double_PID_Calculation_Rate+0x2a2>
	else
	{
		axis->in.error_deriv_filt = axis->in.error_deriv_filt * 0.5f + axis->in.error_deriv * 0.5f;
 8002dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002de0:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8002de4:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002de8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dee:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8002df2:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8002df6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002dfa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e00:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
		axis->in.d_result = axis->in.error_deriv_filt * axis->in.kd;
 8002e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e06:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 8002e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e0c:	edd3 7a02 	vldr	s15, [r3, #8]
 8002e10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e16:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
	}

	axis->in.pid_result = axis->in.p_result + axis->in.i_result + axis->in.d_result;
 8002e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e1c:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
 8002e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e22:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8002e26:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e2c:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8002e30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e36:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
	/*********** Double PID Inner End *************/
}
 8002e3a:	bf00      	nop
 8002e3c:	372c      	adds	r7, #44	; 0x2c
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e44:	4770      	bx	lr
 8002e46:	bf00      	nop
 8002e48:	e0000000 	.word	0xe0000000
 8002e4c:	3f60624d 	.word	0x3f60624d
 8002e50:	3b03126f 	.word	0x3b03126f
 8002e54:	00000000 	.word	0x00000000

08002e58 <Single_PID_Calculation>:

void Single_PID_Calculation(PIDDouble* axis, float set_point, float value, float out_error_sum_max, int out_filter, int is_yaw)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b087      	sub	sp, #28
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6178      	str	r0, [r7, #20]
 8002e60:	ed87 0a04 	vstr	s0, [r7, #16]
 8002e64:	edc7 0a03 	vstr	s1, [r7, #12]
 8002e68:	ed87 1a02 	vstr	s2, [r7, #8]
 8002e6c:	6079      	str	r1, [r7, #4]
 8002e6e:	603a      	str	r2, [r7, #0]
	/*********** Double PID Outer Begin *************/
	axis->out.reference = set_point;	//Set point of outer PID control
 8002e70:	edd7 7a04 	vldr	s15, [r7, #16]
 8002e74:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002e78:	697b      	ldr	r3, [r7, #20]
 8002e7a:	ed83 7b1e 	vstr	d7, [r3, #120]	; 0x78
	axis->out.meas_value = value;			//Current Value
 8002e7e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002e82:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002e86:	697b      	ldr	r3, [r7, #20]
 8002e88:	ed83 7b20 	vstr	d7, [r3, #128]	; 0x80
	//error + P output
	axis->out.error = axis->out.reference - axis->out.meas_value;
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	ed93 6b1e 	vldr	d6, [r3, #120]	; 0x78
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	ed93 7b20 	vldr	d7, [r3, #128]	; 0x80
 8002e98:	ee36 7b47 	vsub.f64	d7, d6, d7
 8002e9c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	edc3 7a28 	vstr	s15, [r3, #160]	; 0xa0
	if(is_yaw == 1)
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	2b01      	cmp	r3, #1
 8002eaa:	d128      	bne.n	8002efe <Single_PID_Calculation+0xa6>
	{
		if(axis->out.error > 180.f) axis->out.error -= 360.f;
 8002eac:	697b      	ldr	r3, [r7, #20]
 8002eae:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 8002eb2:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8003068 <Single_PID_Calculation+0x210>
 8002eb6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002eba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ebe:	dd0a      	ble.n	8002ed6 <Single_PID_Calculation+0x7e>
 8002ec0:	697b      	ldr	r3, [r7, #20]
 8002ec2:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 8002ec6:	ed9f 7a69 	vldr	s14, [pc, #420]	; 800306c <Single_PID_Calculation+0x214>
 8002eca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	edc3 7a28 	vstr	s15, [r3, #160]	; 0xa0
 8002ed4:	e013      	b.n	8002efe <Single_PID_Calculation+0xa6>
		else if(axis->out.error < -180.f) axis->out.error += 360.f;
 8002ed6:	697b      	ldr	r3, [r7, #20]
 8002ed8:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 8002edc:	ed9f 7a64 	vldr	s14, [pc, #400]	; 8003070 <Single_PID_Calculation+0x218>
 8002ee0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ee4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ee8:	d509      	bpl.n	8002efe <Single_PID_Calculation+0xa6>
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 8002ef0:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 800306c <Single_PID_Calculation+0x214>
 8002ef4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	edc3 7a28 	vstr	s15, [r3, #160]	; 0xa0
	}
	axis->out.p_result = axis->out.error * axis->out.kp;
 8002efe:	697b      	ldr	r3, [r7, #20]
 8002f00:	ed93 7a28 	vldr	s14, [r3, #160]	; 0xa0
 8002f04:	697b      	ldr	r3, [r7, #20]
 8002f06:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8002f0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	edc3 7a2f 	vstr	s15, [r3, #188]	; 0xbc
	axis->out.error_sum += axis->out.error * DT;
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	ed93 7a2a 	vldr	s14, [r3, #168]	; 0xa8
 8002f1a:	697b      	ldr	r3, [r7, #20]
 8002f1c:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 8002f20:	eddf 6a54 	vldr	s13, [pc, #336]	; 8003074 <Single_PID_Calculation+0x21c>
 8002f24:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002f28:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f2c:	697b      	ldr	r3, [r7, #20]
 8002f2e:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8
	// i output
	axis->out.error_sum_max = out_error_sum_max;
 8002f32:	697b      	ldr	r3, [r7, #20]
 8002f34:	68ba      	ldr	r2, [r7, #8]
 8002f36:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	axis->out.error_sum_min = -out_error_sum_max;
 8002f3a:	edd7 7a02 	vldr	s15, [r7, #8]
 8002f3e:	eef1 7a67 	vneg.f32	s15, s15
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	edc3 7a2e 	vstr	s15, [r3, #184]	; 0xb8
	if(axis->out.error_sum > axis->out.error_sum_max) axis->out.error_sum = axis->out.error_sum_max;
 8002f48:	697b      	ldr	r3, [r7, #20]
 8002f4a:	ed93 7a2a 	vldr	s14, [r3, #168]	; 0xa8
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	edd3 7a2d 	vldr	s15, [r3, #180]	; 0xb4
 8002f54:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f5c:	dd06      	ble.n	8002f6c <Single_PID_Calculation+0x114>
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 8002f64:	697b      	ldr	r3, [r7, #20]
 8002f66:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
 8002f6a:	e010      	b.n	8002f8e <Single_PID_Calculation+0x136>
	else if(axis->out.error_sum < axis->out.error_sum_min) axis->out.error_sum = axis->out.error_sum_min;
 8002f6c:	697b      	ldr	r3, [r7, #20]
 8002f6e:	ed93 7a2a 	vldr	s14, [r3, #168]	; 0xa8
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	edd3 7a2e 	vldr	s15, [r3, #184]	; 0xb8
 8002f78:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f80:	d505      	bpl.n	8002f8e <Single_PID_Calculation+0x136>
 8002f82:	697b      	ldr	r3, [r7, #20]
 8002f84:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 8002f88:	697b      	ldr	r3, [r7, #20]
 8002f8a:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	axis->out.i_result = axis->out.error_sum * axis->out.ki;
 8002f8e:	697b      	ldr	r3, [r7, #20]
 8002f90:	ed93 7a2a 	vldr	s14, [r3, #168]	; 0xa8
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8002f9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	edc3 7a30 	vstr	s15, [r3, #192]	; 0xc0
	//d output
	axis->out.error_deriv = -(axis->out.meas_value - axis->out.meas_value_prev) / DT;
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	ed93 6b20 	vldr	d6, [r3, #128]	; 0x80
 8002faa:	697b      	ldr	r3, [r7, #20]
 8002fac:	ed93 7b22 	vldr	d7, [r3, #136]	; 0x88
 8002fb0:	ee36 7b47 	vsub.f64	d7, d6, d7
 8002fb4:	eeb1 6b47 	vneg.f64	d6, d7
 8002fb8:	ed9f 5b29 	vldr	d5, [pc, #164]	; 8003060 <Single_PID_Calculation+0x208>
 8002fbc:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8002fc0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	edc3 7a2b 	vstr	s15, [r3, #172]	; 0xac
	axis->out.meas_value_prev = axis->out.meas_value;
 8002fca:	697b      	ldr	r3, [r7, #20]
 8002fcc:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 8002fd0:	6979      	ldr	r1, [r7, #20]
 8002fd2:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
	if(out_filter == 0) axis->out.d_result = axis->out.error_deriv * axis->out.kd;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d10b      	bne.n	8002ff4 <Single_PID_Calculation+0x19c>
 8002fdc:	697b      	ldr	r3, [r7, #20]
 8002fde:	ed93 7a2b 	vldr	s14, [r3, #172]	; 0xac
 8002fe2:	697b      	ldr	r3, [r7, #20]
 8002fe4:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8002fe8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	edc3 7a31 	vstr	s15, [r3, #196]	; 0xc4
 8002ff2:	e01d      	b.n	8003030 <Single_PID_Calculation+0x1d8>
	else
	{
		axis->out.error_deriv_filt = axis->out.error_deriv_filt * 0.3f + axis->out.error_deriv * 0.7f;
 8002ff4:	697b      	ldr	r3, [r7, #20]
 8002ff6:	edd3 7a2c 	vldr	s15, [r3, #176]	; 0xb0
 8002ffa:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8003078 <Single_PID_Calculation+0x220>
 8002ffe:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003002:	697b      	ldr	r3, [r7, #20]
 8003004:	edd3 7a2b 	vldr	s15, [r3, #172]	; 0xac
 8003008:	eddf 6a1c 	vldr	s13, [pc, #112]	; 800307c <Single_PID_Calculation+0x224>
 800300c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003010:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	edc3 7a2c 	vstr	s15, [r3, #176]	; 0xb0
		axis->out.d_result = axis->out.error_deriv_filt * axis->out.kd;
 800301a:	697b      	ldr	r3, [r7, #20]
 800301c:	ed93 7a2c 	vldr	s14, [r3, #176]	; 0xb0
 8003020:	697b      	ldr	r3, [r7, #20]
 8003022:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8003026:	ee67 7a27 	vmul.f32	s15, s14, s15
 800302a:	697b      	ldr	r3, [r7, #20]
 800302c:	edc3 7a31 	vstr	s15, [r3, #196]	; 0xc4
	}
	//result
	axis->out.pid_result = axis->out.p_result + axis->out.i_result + axis->out.d_result;
 8003030:	697b      	ldr	r3, [r7, #20]
 8003032:	ed93 7a2f 	vldr	s14, [r3, #188]	; 0xbc
 8003036:	697b      	ldr	r3, [r7, #20]
 8003038:	edd3 7a30 	vldr	s15, [r3, #192]	; 0xc0
 800303c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003040:	697b      	ldr	r3, [r7, #20]
 8003042:	edd3 7a31 	vldr	s15, [r3, #196]	; 0xc4
 8003046:	ee77 7a27 	vadd.f32	s15, s14, s15
 800304a:	697b      	ldr	r3, [r7, #20]
 800304c:	edc3 7a32 	vstr	s15, [r3, #200]	; 0xc8
	/*********** Double PID Outer End *************/
}
 8003050:	bf00      	nop
 8003052:	371c      	adds	r7, #28
 8003054:	46bd      	mov	sp, r7
 8003056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305a:	4770      	bx	lr
 800305c:	f3af 8000 	nop.w
 8003060:	e0000000 	.word	0xe0000000
 8003064:	3f60624d 	.word	0x3f60624d
 8003068:	43340000 	.word	0x43340000
 800306c:	43b40000 	.word	0x43b40000
 8003070:	c3340000 	.word	0xc3340000
 8003074:	3b03126f 	.word	0x3b03126f
 8003078:	3e99999a 	.word	0x3e99999a
 800307c:	3f333333 	.word	0x3f333333

08003080 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char* p, int len)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b084      	sub	sp, #16
 8003084:	af00      	add	r7, sp, #0
 8003086:	60f8      	str	r0, [r7, #12]
 8003088:	60b9      	str	r1, [r7, #8]
 800308a:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit_DMA(&huart1, p, len);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	b29b      	uxth	r3, r3
 8003090:	461a      	mov	r2, r3
 8003092:	68b9      	ldr	r1, [r7, #8]
 8003094:	4803      	ldr	r0, [pc, #12]	; (80030a4 <_write+0x24>)
 8003096:	f00c ffb5 	bl	8010004 <HAL_UART_Transmit_DMA>
	return len;
 800309a:	687b      	ldr	r3, [r7, #4]
}
 800309c:	4618      	mov	r0, r3
 800309e:	3710      	adds	r7, #16
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bd80      	pop	{r7, pc}
 80030a4:	24000ad4 	.word	0x24000ad4

080030a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80030a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80030ac:	b088      	sub	sp, #32
 80030ae:	af08      	add	r7, sp, #32
  /* USER CODE BEGIN 1 */
	MPU9250.Gx_Offset = 0.43;
 80030b0:	4baf      	ldr	r3, [pc, #700]	; (8003370 <main+0x2c8>)
 80030b2:	4ab0      	ldr	r2, [pc, #704]	; (8003374 <main+0x2cc>)
 80030b4:	629a      	str	r2, [r3, #40]	; 0x28
	MPU9250.Gy_Offset = -0.49;
 80030b6:	4bae      	ldr	r3, [pc, #696]	; (8003370 <main+0x2c8>)
 80030b8:	4aaf      	ldr	r2, [pc, #700]	; (8003378 <main+0x2d0>)
 80030ba:	62da      	str	r2, [r3, #44]	; 0x2c
	MPU9250.Gz_Offset = -1.40;
 80030bc:	4bac      	ldr	r3, [pc, #688]	; (8003370 <main+0x2c8>)
 80030be:	4aaf      	ldr	r2, [pc, #700]	; (800337c <main+0x2d4>)
 80030c0:	631a      	str	r2, [r3, #48]	; 0x30
	MPU9250.Mx_Offset = 0;
 80030c2:	4bab      	ldr	r3, [pc, #684]	; (8003370 <main+0x2c8>)
 80030c4:	f04f 0200 	mov.w	r2, #0
 80030c8:	665a      	str	r2, [r3, #100]	; 0x64
	MPU9250.My_Offset = 0;
 80030ca:	4ba9      	ldr	r3, [pc, #676]	; (8003370 <main+0x2c8>)
 80030cc:	f04f 0200 	mov.w	r2, #0
 80030d0:	669a      	str	r2, [r3, #104]	; 0x68
	MPU9250.Mz_Offset = 0;
 80030d2:	4ba7      	ldr	r3, [pc, #668]	; (8003370 <main+0x2c8>)
 80030d4:	f04f 0200 	mov.w	r2, #0
 80030d8:	66da      	str	r2, [r3, #108]	; 0x6c
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80030da:	f002 fc77 	bl	80059cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80030de:	f000 fcf3 	bl	8003ac8 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80030e2:	f000 fd6f 	bl	8003bc4 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80030e6:	f000 ffbd 	bl	8004064 <MX_GPIO_Init>
  MX_DMA_Init();
 80030ea:	f000 ff83 	bl	8003ff4 <MX_DMA_Init>
  MX_TIM7_Init();
 80030ee:	f000 feb3 	bl	8003e58 <MX_TIM7_Init>
  MX_USART1_UART_Init();
 80030f2:	f000 fee7 	bl	8003ec4 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 80030f6:	f000 fd81 	bl	8003bfc <MX_I2C1_Init>
  MX_SPI1_Init();
 80030fa:	f000 fdbf 	bl	8003c7c <MX_SPI1_Init>
  MX_USART2_UART_Init();
 80030fe:	f000 ff2d 	bl	8003f5c <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8003102:	f000 fe11 	bl	8003d28 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8003106:	2200      	movs	r2, #0
 8003108:	2102      	movs	r1, #2
 800310a:	489d      	ldr	r0, [pc, #628]	; (8003380 <main+0x2d8>)
 800310c:	f005 fe34 	bl	8008d78 <HAL_GPIO_WritePin>
  HAL_Delay(500);
 8003110:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003114:	f002 fcec 	bl	8005af0 <HAL_Delay>
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8003118:	2201      	movs	r2, #1
 800311a:	2102      	movs	r1, #2
 800311c:	4898      	ldr	r0, [pc, #608]	; (8003380 <main+0x2d8>)
 800311e:	f005 fe2b 	bl	8008d78 <HAL_GPIO_WritePin>

  //General Timer HAL
  HAL_TIM_Base_Start_IT(&htim7);
 8003122:	4898      	ldr	r0, [pc, #608]	; (8003384 <main+0x2dc>)
 8003124:	f00b fce0 	bl	800eae8 <HAL_TIM_Base_Start_IT>
  //General PWM LL
//  LL_TIM_EnableCounter(TIM7);
//  LL_TIM_EnableIT_UPDATE(TIM7);

  //USART Channels HAL
  HAL_UART_Receive_DMA(&huart1, &uart1_rx_data, 1); //FTDI
 8003128:	2201      	movs	r2, #1
 800312a:	4997      	ldr	r1, [pc, #604]	; (8003388 <main+0x2e0>)
 800312c:	4897      	ldr	r0, [pc, #604]	; (800338c <main+0x2e4>)
 800312e:	f00c ffe9 	bl	8010104 <HAL_UART_Receive_DMA>
  HAL_UART_Receive_DMA(&huart2, &uart2_rx_data, 1); //Receiver
 8003132:	2201      	movs	r2, #1
 8003134:	4996      	ldr	r1, [pc, #600]	; (8003390 <main+0x2e8>)
 8003136:	4897      	ldr	r0, [pc, #604]	; (8003394 <main+0x2ec>)
 8003138:	f00c ffe4 	bl	8010104 <HAL_UART_Receive_DMA>

	//Motor PWM HAL
	HAL_TIM_Base_Start_IT(&htim3);
 800313c:	4896      	ldr	r0, [pc, #600]	; (8003398 <main+0x2f0>)
 800313e:	f00b fcd3 	bl	800eae8 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_1);
 8003142:	2100      	movs	r1, #0
 8003144:	4894      	ldr	r0, [pc, #592]	; (8003398 <main+0x2f0>)
 8003146:	f00b fda1 	bl	800ec8c <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_2);
 800314a:	2104      	movs	r1, #4
 800314c:	4892      	ldr	r0, [pc, #584]	; (8003398 <main+0x2f0>)
 800314e:	f00b fd9d 	bl	800ec8c <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_3);
 8003152:	2108      	movs	r1, #8
 8003154:	4890      	ldr	r0, [pc, #576]	; (8003398 <main+0x2f0>)
 8003156:	f00b fd99 	bl	800ec8c <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_4);
 800315a:	210c      	movs	r1, #12
 800315c:	488e      	ldr	r0, [pc, #568]	; (8003398 <main+0x2f0>)
 800315e:	f00b fd95 	bl	800ec8c <HAL_TIM_PWM_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	//Initialize MPU9250
	while(MPU9250_Init(&hi2c1, 3, 3, 3, 3) == 0)
 8003162:	e009      	b.n	8003178 <main+0xd0>
	{
		if(tim1_20ms_flag == 1)
 8003164:	4b8d      	ldr	r3, [pc, #564]	; (800339c <main+0x2f4>)
 8003166:	781b      	ldrb	r3, [r3, #0]
 8003168:	2b01      	cmp	r3, #1
 800316a:	d105      	bne.n	8003178 <main+0xd0>
		{
			tim1_20ms_flag = 0;
 800316c:	4b8b      	ldr	r3, [pc, #556]	; (800339c <main+0x2f4>)
 800316e:	2200      	movs	r2, #0
 8003170:	701a      	strb	r2, [r3, #0]
			printf("MPU9250 Initialing \n");
 8003172:	488b      	ldr	r0, [pc, #556]	; (80033a0 <main+0x2f8>)
 8003174:	f00f f9b0 	bl	80124d8 <puts>
	while(MPU9250_Init(&hi2c1, 3, 3, 3, 3) == 0)
 8003178:	2303      	movs	r3, #3
 800317a:	9300      	str	r3, [sp, #0]
 800317c:	2303      	movs	r3, #3
 800317e:	2203      	movs	r2, #3
 8003180:	2103      	movs	r1, #3
 8003182:	4888      	ldr	r0, [pc, #544]	; (80033a4 <main+0x2fc>)
 8003184:	f7fd fb84 	bl	8000890 <MPU9250_Init>
 8003188:	4603      	mov	r3, r0
 800318a:	2b00      	cmp	r3, #0
 800318c:	d0ea      	beq.n	8003164 <main+0xbc>
		}
	}
	MPU9250_Bypass(&hi2c1);
 800318e:	4885      	ldr	r0, [pc, #532]	; (80033a4 <main+0x2fc>)
 8003190:	f7fd fc66 	bl	8000a60 <MPU9250_Bypass>
	while(MPU9250_AK8963_Setup(&hi2c1, &MPU9250) == 0)
 8003194:	e009      	b.n	80031aa <main+0x102>
	{
		if(tim1_20ms_flag == 1)
 8003196:	4b81      	ldr	r3, [pc, #516]	; (800339c <main+0x2f4>)
 8003198:	781b      	ldrb	r3, [r3, #0]
 800319a:	2b01      	cmp	r3, #1
 800319c:	d105      	bne.n	80031aa <main+0x102>
		{
			tim1_20ms_flag = 0;
 800319e:	4b7f      	ldr	r3, [pc, #508]	; (800339c <main+0x2f4>)
 80031a0:	2200      	movs	r2, #0
 80031a2:	701a      	strb	r2, [r3, #0]
			printf("AK8963 Initialing \n");
 80031a4:	4880      	ldr	r0, [pc, #512]	; (80033a8 <main+0x300>)
 80031a6:	f00f f997 	bl	80124d8 <puts>
	while(MPU9250_AK8963_Setup(&hi2c1, &MPU9250) == 0)
 80031aa:	4971      	ldr	r1, [pc, #452]	; (8003370 <main+0x2c8>)
 80031ac:	487d      	ldr	r0, [pc, #500]	; (80033a4 <main+0x2fc>)
 80031ae:	f7fd fcd7 	bl	8000b60 <MPU9250_AK8963_Setup>
 80031b2:	4603      	mov	r3, r0
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d0ee      	beq.n	8003196 <main+0xee>
		}
	}
	MPU9250_Master(&hi2c1);
 80031b8:	487a      	ldr	r0, [pc, #488]	; (80033a4 <main+0x2fc>)
 80031ba:	f7fd fc7f 	bl	8000abc <MPU9250_Master>
	MPU9250_Slave0_Enable(&hi2c1);
 80031be:	4879      	ldr	r0, [pc, #484]	; (80033a4 <main+0x2fc>)
 80031c0:	f7fd fd24 	bl	8000c0c <MPU9250_Slave0_Enable>

	//Initialize MS5611

	//EEPROM
	W25qxx_Init();
 80031c4:	f002 f8d2 	bl	800536c <W25qxx_Init>
	W25qxx_ReadSector(Mag_Calib, 0, 0, 12);
 80031c8:	230c      	movs	r3, #12
 80031ca:	2200      	movs	r2, #0
 80031cc:	2100      	movs	r1, #0
 80031ce:	4877      	ldr	r0, [pc, #476]	; (80033ac <main+0x304>)
 80031d0:	f002 fb70 	bl	80058b4 <W25qxx_ReadSector>
	MPU9250.Mx_Offset = *(float*)&Mag_Calib[0];
 80031d4:	4b75      	ldr	r3, [pc, #468]	; (80033ac <main+0x304>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4a65      	ldr	r2, [pc, #404]	; (8003370 <main+0x2c8>)
 80031da:	6653      	str	r3, [r2, #100]	; 0x64
	MPU9250.My_Offset = *(float*)&Mag_Calib[4];
 80031dc:	4b74      	ldr	r3, [pc, #464]	; (80033b0 <main+0x308>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a63      	ldr	r2, [pc, #396]	; (8003370 <main+0x2c8>)
 80031e2:	6693      	str	r3, [r2, #104]	; 0x68
	MPU9250.Mz_Offset = *(float*)&Mag_Calib[8];
 80031e4:	4b73      	ldr	r3, [pc, #460]	; (80033b4 <main+0x30c>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a61      	ldr	r2, [pc, #388]	; (8003370 <main+0x2c8>)
 80031ea:	66d3      	str	r3, [r2, #108]	; 0x6c

	//Receiver Check
	printf("Receiver Status Check \n"); HAL_Delay(10);
 80031ec:	4872      	ldr	r0, [pc, #456]	; (80033b8 <main+0x310>)
 80031ee:	f00f f973 	bl	80124d8 <puts>
 80031f2:	200a      	movs	r0, #10
 80031f4:	f002 fc7c 	bl	8005af0 <HAL_Delay>
	while(Is_iBus_Received(ibus_rx_cplt_flag) == 0)
 80031f8:	e011      	b.n	800321e <main+0x176>
	{
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80031fa:	2200      	movs	r2, #0
 80031fc:	2102      	movs	r1, #2
 80031fe:	4860      	ldr	r0, [pc, #384]	; (8003380 <main+0x2d8>)
 8003200:	f005 fdba 	bl	8008d78 <HAL_GPIO_WritePin>
		HAL_Delay(500);
 8003204:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003208:	f002 fc72 	bl	8005af0 <HAL_Delay>
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800320c:	2201      	movs	r2, #1
 800320e:	2102      	movs	r1, #2
 8003210:	485b      	ldr	r0, [pc, #364]	; (8003380 <main+0x2d8>)
 8003212:	f005 fdb1 	bl	8008d78 <HAL_GPIO_WritePin>
		HAL_Delay(500);
 8003216:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800321a:	f002 fc69 	bl	8005af0 <HAL_Delay>
	while(Is_iBus_Received(ibus_rx_cplt_flag) == 0)
 800321e:	4b67      	ldr	r3, [pc, #412]	; (80033bc <main+0x314>)
 8003220:	781b      	ldrb	r3, [r3, #0]
 8003222:	4618      	mov	r0, r3
 8003224:	f001 fdea 	bl	8004dfc <Is_iBus_Received>
 8003228:	4603      	mov	r3, r0
 800322a:	2b00      	cmp	r3, #0
 800322c:	d0e5      	beq.n	80031fa <main+0x152>
	}
	while(Is_Throttle_Min() == 0)
 800322e:	e01d      	b.n	800326c <main+0x1c4>
	{
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8003230:	2200      	movs	r2, #0
 8003232:	2102      	movs	r1, #2
 8003234:	4852      	ldr	r0, [pc, #328]	; (8003380 <main+0x2d8>)
 8003236:	f005 fd9f 	bl	8008d78 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_GPIO_Port, GPIO_PIN_SET);
 800323a:	2201      	movs	r2, #1
 800323c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003240:	485f      	ldr	r0, [pc, #380]	; (80033c0 <main+0x318>)
 8003242:	f005 fd99 	bl	8008d78 <HAL_GPIO_WritePin>
		HAL_Delay(500);
 8003246:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800324a:	f002 fc51 	bl	8005af0 <HAL_Delay>
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800324e:	2201      	movs	r2, #1
 8003250:	2102      	movs	r1, #2
 8003252:	484b      	ldr	r0, [pc, #300]	; (8003380 <main+0x2d8>)
 8003254:	f005 fd90 	bl	8008d78 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_GPIO_Port, GPIO_PIN_RESET);
 8003258:	2200      	movs	r2, #0
 800325a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800325e:	4858      	ldr	r0, [pc, #352]	; (80033c0 <main+0x318>)
 8003260:	f005 fd8a 	bl	8008d78 <HAL_GPIO_WritePin>
		HAL_Delay(500);
 8003264:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003268:	f002 fc42 	bl	8005af0 <HAL_Delay>
	while(Is_Throttle_Min() == 0)
 800326c:	f001 fe14 	bl	8004e98 <Is_Throttle_Min>
 8003270:	4603      	mov	r3, r0
 8003272:	2b00      	cmp	r3, #0
 8003274:	d0dc      	beq.n	8003230 <main+0x188>
	}
	printf("Receiver OK \n"); HAL_Delay(10);
 8003276:	4853      	ldr	r0, [pc, #332]	; (80033c4 <main+0x31c>)
 8003278:	f00f f92e 	bl	80124d8 <puts>
 800327c:	200a      	movs	r0, #10
 800327e:	f002 fc37 	bl	8005af0 <HAL_Delay>

	//ESC Calibration
	if(iBus.SwB == 2000 && iBus.SwC == 2000)
 8003282:	4b51      	ldr	r3, [pc, #324]	; (80033c8 <main+0x320>)
 8003284:	895b      	ldrh	r3, [r3, #10]
 8003286:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800328a:	d111      	bne.n	80032b0 <main+0x208>
 800328c:	4b4e      	ldr	r3, [pc, #312]	; (80033c8 <main+0x320>)
 800328e:	899b      	ldrh	r3, [r3, #12]
 8003290:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003294:	d10c      	bne.n	80032b0 <main+0x208>
	{
		ESC_Calibration();
 8003296:	f001 f86f 	bl	8004378 <ESC_Calibration>
		while(iBus.SwB != 1000) Is_iBus_Received(ibus_rx_cplt_flag);
 800329a:	e004      	b.n	80032a6 <main+0x1fe>
 800329c:	4b47      	ldr	r3, [pc, #284]	; (80033bc <main+0x314>)
 800329e:	781b      	ldrb	r3, [r3, #0]
 80032a0:	4618      	mov	r0, r3
 80032a2:	f001 fdab 	bl	8004dfc <Is_iBus_Received>
 80032a6:	4b48      	ldr	r3, [pc, #288]	; (80033c8 <main+0x320>)
 80032a8:	895b      	ldrh	r3, [r3, #10]
 80032aa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80032ae:	d1f5      	bne.n	800329c <main+0x1f4>
	}

	while (1)
	{
		//UART Message Check
		Receive_Command();
 80032b0:	f001 fd2c 	bl	8004d0c <Receive_Command>
		Compass_Calibration(mag_calibration_enable);
 80032b4:	4b45      	ldr	r3, [pc, #276]	; (80033cc <main+0x324>)
 80032b6:	781b      	ldrb	r3, [r3, #0]
 80032b8:	4618      	mov	r0, r3
 80032ba:	f000 ff6f 	bl	800419c <Compass_Calibration>

		//Receiver Channel Check
		Is_iBus_Received(ibus_rx_cplt_flag);
 80032be:	4b3f      	ldr	r3, [pc, #252]	; (80033bc <main+0x314>)
 80032c0:	781b      	ldrb	r3, [r3, #0]
 80032c2:	4618      	mov	r0, r3
 80032c4:	f001 fd9a 	bl	8004dfc <Is_iBus_Received>
		if(iBus.SwA == 2000 && iBus_SwA_Prev != 2000)
 80032c8:	4b3f      	ldr	r3, [pc, #252]	; (80033c8 <main+0x320>)
 80032ca:	891b      	ldrh	r3, [r3, #8]
 80032cc:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80032d0:	d111      	bne.n	80032f6 <main+0x24e>
 80032d2:	4b3f      	ldr	r3, [pc, #252]	; (80033d0 <main+0x328>)
 80032d4:	881b      	ldrh	r3, [r3, #0]
 80032d6:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80032da:	d00c      	beq.n	80032f6 <main+0x24e>
		{
			if(iBus.LV < 1010)
 80032dc:	4b3a      	ldr	r3, [pc, #232]	; (80033c8 <main+0x320>)
 80032de:	889b      	ldrh	r3, [r3, #4]
 80032e0:	f240 32f1 	movw	r2, #1009	; 0x3f1
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d806      	bhi.n	80032f6 <main+0x24e>
			{
				motor_arming_flag = 1;
 80032e8:	4b3a      	ldr	r3, [pc, #232]	; (80033d4 <main+0x32c>)
 80032ea:	2201      	movs	r2, #1
 80032ec:	701a      	strb	r2, [r3, #0]
				yaw_heading_reference = System_Yaw;
 80032ee:	4b3a      	ldr	r3, [pc, #232]	; (80033d8 <main+0x330>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a3a      	ldr	r2, [pc, #232]	; (80033dc <main+0x334>)
 80032f4:	6013      	str	r3, [r2, #0]
			}
		}
		iBus_SwA_Prev = iBus.SwA;
 80032f6:	4b34      	ldr	r3, [pc, #208]	; (80033c8 <main+0x320>)
 80032f8:	891a      	ldrh	r2, [r3, #8]
 80032fa:	4b35      	ldr	r3, [pc, #212]	; (80033d0 <main+0x328>)
 80032fc:	801a      	strh	r2, [r3, #0]
		if(iBus.SwA != 2000)
 80032fe:	4b32      	ldr	r3, [pc, #200]	; (80033c8 <main+0x320>)
 8003300:	891b      	ldrh	r3, [r3, #8]
 8003302:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003306:	d002      	beq.n	800330e <main+0x266>
		{
			motor_arming_flag = 0;
 8003308:	4b32      	ldr	r3, [pc, #200]	; (80033d4 <main+0x32c>)
 800330a:	2200      	movs	r2, #0
 800330c:	701a      	strb	r2, [r3, #0]
		}
		if(motor_arming_flag == 1)
 800330e:	4b31      	ldr	r3, [pc, #196]	; (80033d4 <main+0x32c>)
 8003310:	781b      	ldrb	r3, [r3, #0]
 8003312:	2b01      	cmp	r3, #1
 8003314:	f040 809f 	bne.w	8003456 <main+0x3ae>
		{
			if(iBus_failsafe == 0)
 8003318:	4b31      	ldr	r3, [pc, #196]	; (80033e0 <main+0x338>)
 800331a:	781b      	ldrb	r3, [r3, #0]
 800331c:	2b00      	cmp	r3, #0
 800331e:	f040 8095 	bne.w	800344c <main+0x3a4>
			{
				if(iBus.LV > 1010)
 8003322:	4b29      	ldr	r3, [pc, #164]	; (80033c8 <main+0x320>)
 8003324:	889b      	ldrh	r3, [r3, #4]
 8003326:	f240 32f2 	movw	r2, #1010	; 0x3f2
 800332a:	4293      	cmp	r3, r2
 800332c:	f240 8089 	bls.w	8003442 <main+0x39a>
				{
					TIM3->CCR1 = ccr1 > 20000 ? 19900 : ccr1 < 10000 ? 10000 : ccr1;
 8003330:	4b2c      	ldr	r3, [pc, #176]	; (80033e4 <main+0x33c>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f644 6220 	movw	r2, #20000	; 0x4e20
 8003338:	4293      	cmp	r3, r2
 800333a:	d807      	bhi.n	800334c <main+0x2a4>
 800333c:	4b29      	ldr	r3, [pc, #164]	; (80033e4 <main+0x33c>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f242 7210 	movw	r2, #10000	; 0x2710
 8003344:	4293      	cmp	r3, r2
 8003346:	bf38      	it	cc
 8003348:	4613      	movcc	r3, r2
 800334a:	e001      	b.n	8003350 <main+0x2a8>
 800334c:	f644 53bc 	movw	r3, #19900	; 0x4dbc
 8003350:	4a25      	ldr	r2, [pc, #148]	; (80033e8 <main+0x340>)
 8003352:	6353      	str	r3, [r2, #52]	; 0x34
					TIM3->CCR2 = ccr2 > 20000 ? 19900 : ccr2 < 10000 ? 10000 : ccr2;
 8003354:	4b25      	ldr	r3, [pc, #148]	; (80033ec <main+0x344>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f644 6220 	movw	r2, #20000	; 0x4e20
 800335c:	4293      	cmp	r3, r2
 800335e:	d847      	bhi.n	80033f0 <main+0x348>
 8003360:	4b22      	ldr	r3, [pc, #136]	; (80033ec <main+0x344>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f242 7210 	movw	r2, #10000	; 0x2710
 8003368:	4293      	cmp	r3, r2
 800336a:	bf38      	it	cc
 800336c:	4613      	movcc	r3, r2
 800336e:	e041      	b.n	80033f4 <main+0x34c>
 8003370:	24000278 	.word	0x24000278
 8003374:	3edc28f6 	.word	0x3edc28f6
 8003378:	befae148 	.word	0xbefae148
 800337c:	bfb33333 	.word	0xbfb33333
 8003380:	58020000 	.word	0x58020000
 8003384:	24000d04 	.word	0x24000d04
 8003388:	24000241 	.word	0x24000241
 800338c:	24000ad4 	.word	0x24000ad4
 8003390:	24000243 	.word	0x24000243
 8003394:	24000c68 	.word	0x24000c68
 8003398:	24000990 	.word	0x24000990
 800339c:	2400023e 	.word	0x2400023e
 80033a0:	08014e48 	.word	0x08014e48
 80033a4:	24000944 	.word	0x24000944
 80033a8:	08014e5c 	.word	0x08014e5c
 80033ac:	24000cf8 	.word	0x24000cf8
 80033b0:	24000cfc 	.word	0x24000cfc
 80033b4:	24000d00 	.word	0x24000d00
 80033b8:	08014e70 	.word	0x08014e70
 80033bc:	24000244 	.word	0x24000244
 80033c0:	58021000 	.word	0x58021000
 80033c4:	08014e88 	.word	0x08014e88
 80033c8:	2400025c 	.word	0x2400025c
 80033cc:	24000231 	.word	0x24000231
 80033d0:	24000234 	.word	0x24000234
 80033d4:	24000215 	.word	0x24000215
 80033d8:	2400030c 	.word	0x2400030c
 80033dc:	24000238 	.word	0x24000238
 80033e0:	24000214 	.word	0x24000214
 80033e4:	24000940 	.word	0x24000940
 80033e8:	40000400 	.word	0x40000400
 80033ec:	24000acc 	.word	0x24000acc
 80033f0:	f644 53bc 	movw	r3, #19900	; 0x4dbc
 80033f4:	4ac0      	ldr	r2, [pc, #768]	; (80036f8 <main+0x650>)
 80033f6:	6393      	str	r3, [r2, #56]	; 0x38
					TIM3->CCR3 = ccr3 > 20000 ? 19900 : ccr3 < 10000 ? 10000 : ccr3;
 80033f8:	4bc0      	ldr	r3, [pc, #768]	; (80036fc <main+0x654>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f644 6220 	movw	r2, #20000	; 0x4e20
 8003400:	4293      	cmp	r3, r2
 8003402:	d807      	bhi.n	8003414 <main+0x36c>
 8003404:	4bbd      	ldr	r3, [pc, #756]	; (80036fc <main+0x654>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f242 7210 	movw	r2, #10000	; 0x2710
 800340c:	4293      	cmp	r3, r2
 800340e:	bf38      	it	cc
 8003410:	4613      	movcc	r3, r2
 8003412:	e001      	b.n	8003418 <main+0x370>
 8003414:	f644 53bc 	movw	r3, #19900	; 0x4dbc
 8003418:	4ab7      	ldr	r2, [pc, #732]	; (80036f8 <main+0x650>)
 800341a:	63d3      	str	r3, [r2, #60]	; 0x3c
					TIM3->CCR4 = ccr4 > 20000 ? 19900 : ccr4 < 10000 ? 10000 : ccr4;
 800341c:	4bb8      	ldr	r3, [pc, #736]	; (8003700 <main+0x658>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f644 6220 	movw	r2, #20000	; 0x4e20
 8003424:	4293      	cmp	r3, r2
 8003426:	d807      	bhi.n	8003438 <main+0x390>
 8003428:	4bb5      	ldr	r3, [pc, #724]	; (8003700 <main+0x658>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f242 7210 	movw	r2, #10000	; 0x2710
 8003430:	4293      	cmp	r3, r2
 8003432:	bf38      	it	cc
 8003434:	4613      	movcc	r3, r2
 8003436:	e001      	b.n	800343c <main+0x394>
 8003438:	f644 53bc 	movw	r3, #19900	; 0x4dbc
 800343c:	4aae      	ldr	r2, [pc, #696]	; (80036f8 <main+0x650>)
 800343e:	6413      	str	r3, [r2, #64]	; 0x40
 8003440:	e00d      	b.n	800345e <main+0x3b6>
				}
				else
				{
					Stop_Motor(10000);
 8003442:	f242 7010 	movw	r0, #10000	; 0x2710
 8003446:	f000 ffc5 	bl	80043d4 <Stop_Motor>
 800344a:	e008      	b.n	800345e <main+0x3b6>
				}
			}
			else
			{
				Stop_Motor(10000);
 800344c:	f242 7010 	movw	r0, #10000	; 0x2710
 8003450:	f000 ffc0 	bl	80043d4 <Stop_Motor>
 8003454:	e003      	b.n	800345e <main+0x3b6>
			}
		}
		else
		{
			Stop_Motor(10000);
 8003456:	f242 7010 	movw	r0, #10000	; 0x2710
 800345a:	f000 ffbb 	bl	80043d4 <Stop_Motor>
		}

		//Read MPU9250 + Motor PID
		if(tim1_2ms_flag == 1)
 800345e:	4ba9      	ldr	r3, [pc, #676]	; (8003704 <main+0x65c>)
 8003460:	781b      	ldrb	r3, [r3, #0]
 8003462:	2b01      	cmp	r3, #1
 8003464:	f040 821d 	bne.w	80038a2 <main+0x7fa>
		{
			tim1_2ms_flag = 0;
 8003468:	4ba6      	ldr	r3, [pc, #664]	; (8003704 <main+0x65c>)
 800346a:	2200      	movs	r2, #0
 800346c:	701a      	strb	r2, [r3, #0]
			MPU9250_Read_All(&hi2c1);
 800346e:	48a6      	ldr	r0, [pc, #664]	; (8003708 <main+0x660>)
 8003470:	f7fd fc0c 	bl	8000c8c <MPU9250_Read_All>
			MPU9250_Parsing(&MPU9250);
 8003474:	48a5      	ldr	r0, [pc, #660]	; (800370c <main+0x664>)
 8003476:	f7fd fc1d 	bl	8000cb4 <MPU9250_Parsing>
			MadgwickAHRSupdate(MPU9250.Gx_Rad, MPU9250.Gy_Rad, MPU9250.Gz_Rad, MPU9250.Ax, MPU9250.Ay, MPU9250.Az, MPU9250.Mx, MPU9250.My, MPU9250.Mz);
 800347a:	4ba4      	ldr	r3, [pc, #656]	; (800370c <main+0x664>)
 800347c:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8003480:	4ba2      	ldr	r3, [pc, #648]	; (800370c <main+0x664>)
 8003482:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8003486:	4ba1      	ldr	r3, [pc, #644]	; (800370c <main+0x664>)
 8003488:	edd3 6a0f 	vldr	s13, [r3, #60]	; 0x3c
 800348c:	4b9f      	ldr	r3, [pc, #636]	; (800370c <main+0x664>)
 800348e:	ed93 6a02 	vldr	s12, [r3, #8]
 8003492:	4b9e      	ldr	r3, [pc, #632]	; (800370c <main+0x664>)
 8003494:	edd3 5a03 	vldr	s11, [r3, #12]
 8003498:	4b9c      	ldr	r3, [pc, #624]	; (800370c <main+0x664>)
 800349a:	ed93 5a04 	vldr	s10, [r3, #16]
 800349e:	4b9b      	ldr	r3, [pc, #620]	; (800370c <main+0x664>)
 80034a0:	edd3 4a1c 	vldr	s9, [r3, #112]	; 0x70
 80034a4:	4b99      	ldr	r3, [pc, #612]	; (800370c <main+0x664>)
 80034a6:	edd3 3a1d 	vldr	s7, [r3, #116]	; 0x74
 80034aa:	4b98      	ldr	r3, [pc, #608]	; (800370c <main+0x664>)
 80034ac:	ed93 4a1e 	vldr	s8, [r3, #120]	; 0x78
 80034b0:	eeb0 3a64 	vmov.f32	s6, s9
 80034b4:	eef0 2a45 	vmov.f32	s5, s10
 80034b8:	eeb0 2a65 	vmov.f32	s4, s11
 80034bc:	eef0 1a46 	vmov.f32	s3, s12
 80034c0:	eeb0 1a66 	vmov.f32	s2, s13
 80034c4:	eef0 0a47 	vmov.f32	s1, s14
 80034c8:	eeb0 0a67 	vmov.f32	s0, s15
 80034cc:	f7fd fedc 	bl	8001288 <MadgwickAHRSupdate>
			Double_PID_Calculation_Rate(&roll, (iBus.LH - 1500) * 0.7, System_Roll, MPU9250.Gx, 1000, 500, 0, 1, 0);
 80034d0:	4b8f      	ldr	r3, [pc, #572]	; (8003710 <main+0x668>)
 80034d2:	88db      	ldrh	r3, [r3, #6]
 80034d4:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 80034d8:	ee07 3a90 	vmov	s15, r3
 80034dc:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80034e0:	ed9f 6b83 	vldr	d6, [pc, #524]	; 80036f0 <main+0x648>
 80034e4:	ee27 7b06 	vmul.f64	d7, d7, d6
 80034e8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80034ec:	4b89      	ldr	r3, [pc, #548]	; (8003714 <main+0x66c>)
 80034ee:	ed93 7a00 	vldr	s14, [r3]
 80034f2:	4b86      	ldr	r3, [pc, #536]	; (800370c <main+0x664>)
 80034f4:	edd3 6a07 	vldr	s13, [r3, #28]
 80034f8:	2300      	movs	r3, #0
 80034fa:	2201      	movs	r2, #1
 80034fc:	2100      	movs	r1, #0
 80034fe:	ed9f 2a86 	vldr	s4, [pc, #536]	; 8003718 <main+0x670>
 8003502:	eddf 1a86 	vldr	s3, [pc, #536]	; 800371c <main+0x674>
 8003506:	eeb0 1a66 	vmov.f32	s2, s13
 800350a:	eef0 0a47 	vmov.f32	s1, s14
 800350e:	eeb0 0a67 	vmov.f32	s0, s15
 8003512:	4883      	ldr	r0, [pc, #524]	; (8003720 <main+0x678>)
 8003514:	f7ff fb30 	bl	8002b78 <Double_PID_Calculation_Rate>
			Double_PID_Calculation_Rate(&pitch, -(iBus.LH - 1500) * 0.7, System_Pitch, MPU9250.Gy, 1000, 500, 0, 1, 0);
 8003518:	4b7d      	ldr	r3, [pc, #500]	; (8003710 <main+0x668>)
 800351a:	88db      	ldrh	r3, [r3, #6]
 800351c:	461a      	mov	r2, r3
 800351e:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8003522:	1a9b      	subs	r3, r3, r2
 8003524:	ee07 3a90 	vmov	s15, r3
 8003528:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800352c:	ed9f 6b70 	vldr	d6, [pc, #448]	; 80036f0 <main+0x648>
 8003530:	ee27 7b06 	vmul.f64	d7, d7, d6
 8003534:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003538:	4b7a      	ldr	r3, [pc, #488]	; (8003724 <main+0x67c>)
 800353a:	ed93 7a00 	vldr	s14, [r3]
 800353e:	4b73      	ldr	r3, [pc, #460]	; (800370c <main+0x664>)
 8003540:	edd3 6a08 	vldr	s13, [r3, #32]
 8003544:	2300      	movs	r3, #0
 8003546:	2201      	movs	r2, #1
 8003548:	2100      	movs	r1, #0
 800354a:	ed9f 2a73 	vldr	s4, [pc, #460]	; 8003718 <main+0x670>
 800354e:	eddf 1a73 	vldr	s3, [pc, #460]	; 800371c <main+0x674>
 8003552:	eeb0 1a66 	vmov.f32	s2, s13
 8003556:	eef0 0a47 	vmov.f32	s1, s14
 800355a:	eeb0 0a67 	vmov.f32	s0, s15
 800355e:	4872      	ldr	r0, [pc, #456]	; (8003728 <main+0x680>)
 8003560:	f7ff fb0a 	bl	8002b78 <Double_PID_Calculation_Rate>

			if(iBus.LH > 1480 && iBus.LH < 1520) is_yaw_middle = 1;
 8003564:	4b6a      	ldr	r3, [pc, #424]	; (8003710 <main+0x668>)
 8003566:	88db      	ldrh	r3, [r3, #6]
 8003568:	f5b3 6fb9 	cmp.w	r3, #1480	; 0x5c8
 800356c:	d908      	bls.n	8003580 <main+0x4d8>
 800356e:	4b68      	ldr	r3, [pc, #416]	; (8003710 <main+0x668>)
 8003570:	88db      	ldrh	r3, [r3, #6]
 8003572:	f5b3 6fbe 	cmp.w	r3, #1520	; 0x5f0
 8003576:	d203      	bcs.n	8003580 <main+0x4d8>
 8003578:	4b6c      	ldr	r3, [pc, #432]	; (800372c <main+0x684>)
 800357a:	2201      	movs	r2, #1
 800357c:	701a      	strb	r2, [r3, #0]
 800357e:	e002      	b.n	8003586 <main+0x4de>
			else is_yaw_middle = 0;
 8003580:	4b6a      	ldr	r3, [pc, #424]	; (800372c <main+0x684>)
 8003582:	2200      	movs	r2, #0
 8003584:	701a      	strb	r2, [r3, #0]

			if(is_yaw_middle == 0)
 8003586:	4b69      	ldr	r3, [pc, #420]	; (800372c <main+0x684>)
 8003588:	781b      	ldrb	r3, [r3, #0]
 800358a:	2b00      	cmp	r3, #0
 800358c:	f040 80dc 	bne.w	8003748 <main+0x6a0>
			{
				yaw_heading_reference = System_Yaw;
 8003590:	4b67      	ldr	r3, [pc, #412]	; (8003730 <main+0x688>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	4a67      	ldr	r2, [pc, #412]	; (8003734 <main+0x68c>)
 8003596:	6013      	str	r3, [r2, #0]
				Single_PID_Calculation(&yaw_rate, (iBus.LH-1500), MPU9250.Gz, 200,1 ,1);
 8003598:	4b5d      	ldr	r3, [pc, #372]	; (8003710 <main+0x668>)
 800359a:	88db      	ldrh	r3, [r3, #6]
 800359c:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 80035a0:	ee07 3a90 	vmov	s15, r3
 80035a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80035a8:	4b58      	ldr	r3, [pc, #352]	; (800370c <main+0x664>)
 80035aa:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 80035ae:	2201      	movs	r2, #1
 80035b0:	2101      	movs	r1, #1
 80035b2:	ed9f 1a61 	vldr	s2, [pc, #388]	; 8003738 <main+0x690>
 80035b6:	eef0 0a47 	vmov.f32	s1, s14
 80035ba:	eeb0 0a67 	vmov.f32	s0, s15
 80035be:	485f      	ldr	r0, [pc, #380]	; (800373c <main+0x694>)
 80035c0:	f7ff fc4a 	bl	8002e58 <Single_PID_Calculation>
				ccr1 = 10000 + (iBus.LV-1000)*10 + roll.in.pid_result + pitch.in.pid_result - yaw_rate.out.pid_result;
 80035c4:	4b52      	ldr	r3, [pc, #328]	; (8003710 <main+0x668>)
 80035c6:	889b      	ldrh	r3, [r3, #4]
 80035c8:	f5a3 727a 	sub.w	r2, r3, #1000	; 0x3e8
 80035cc:	4613      	mov	r3, r2
 80035ce:	009b      	lsls	r3, r3, #2
 80035d0:	4413      	add	r3, r2
 80035d2:	005b      	lsls	r3, r3, #1
 80035d4:	461a      	mov	r2, r3
 80035d6:	f242 7310 	movw	r3, #10000	; 0x2710
 80035da:	4413      	add	r3, r2
 80035dc:	ee07 3a90 	vmov	s15, r3
 80035e0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80035e4:	4b4e      	ldr	r3, [pc, #312]	; (8003720 <main+0x678>)
 80035e6:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80035ea:	ee37 7a27 	vadd.f32	s14, s14, s15
 80035ee:	4b4e      	ldr	r3, [pc, #312]	; (8003728 <main+0x680>)
 80035f0:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80035f4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80035f8:	4b50      	ldr	r3, [pc, #320]	; (800373c <main+0x694>)
 80035fa:	edd3 7a32 	vldr	s15, [r3, #200]	; 0xc8
 80035fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003602:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003606:	ee17 2a90 	vmov	r2, s15
 800360a:	4b4d      	ldr	r3, [pc, #308]	; (8003740 <main+0x698>)
 800360c:	601a      	str	r2, [r3, #0]
				ccr2 = 10000 + (iBus.LV-1000)*10 + roll.in.pid_result - pitch.in.pid_result + yaw_rate.out.pid_result;
 800360e:	4b40      	ldr	r3, [pc, #256]	; (8003710 <main+0x668>)
 8003610:	889b      	ldrh	r3, [r3, #4]
 8003612:	f5a3 727a 	sub.w	r2, r3, #1000	; 0x3e8
 8003616:	4613      	mov	r3, r2
 8003618:	009b      	lsls	r3, r3, #2
 800361a:	4413      	add	r3, r2
 800361c:	005b      	lsls	r3, r3, #1
 800361e:	461a      	mov	r2, r3
 8003620:	f242 7310 	movw	r3, #10000	; 0x2710
 8003624:	4413      	add	r3, r2
 8003626:	ee07 3a90 	vmov	s15, r3
 800362a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800362e:	4b3c      	ldr	r3, [pc, #240]	; (8003720 <main+0x678>)
 8003630:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8003634:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003638:	4b3b      	ldr	r3, [pc, #236]	; (8003728 <main+0x680>)
 800363a:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 800363e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003642:	4b3e      	ldr	r3, [pc, #248]	; (800373c <main+0x694>)
 8003644:	edd3 7a32 	vldr	s15, [r3, #200]	; 0xc8
 8003648:	ee77 7a27 	vadd.f32	s15, s14, s15
 800364c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003650:	ee17 2a90 	vmov	r2, s15
 8003654:	4b3b      	ldr	r3, [pc, #236]	; (8003744 <main+0x69c>)
 8003656:	601a      	str	r2, [r3, #0]
				ccr3 = 10000 + (iBus.LV-1000)*10 - roll.in.pid_result - pitch.in.pid_result + yaw_rate.out.pid_result;
 8003658:	4b2d      	ldr	r3, [pc, #180]	; (8003710 <main+0x668>)
 800365a:	889b      	ldrh	r3, [r3, #4]
 800365c:	f5a3 727a 	sub.w	r2, r3, #1000	; 0x3e8
 8003660:	4613      	mov	r3, r2
 8003662:	009b      	lsls	r3, r3, #2
 8003664:	4413      	add	r3, r2
 8003666:	005b      	lsls	r3, r3, #1
 8003668:	461a      	mov	r2, r3
 800366a:	f242 7310 	movw	r3, #10000	; 0x2710
 800366e:	4413      	add	r3, r2
 8003670:	ee07 3a90 	vmov	s15, r3
 8003674:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003678:	4b29      	ldr	r3, [pc, #164]	; (8003720 <main+0x678>)
 800367a:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 800367e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003682:	4b29      	ldr	r3, [pc, #164]	; (8003728 <main+0x680>)
 8003684:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8003688:	ee37 7a67 	vsub.f32	s14, s14, s15
 800368c:	4b2b      	ldr	r3, [pc, #172]	; (800373c <main+0x694>)
 800368e:	edd3 7a32 	vldr	s15, [r3, #200]	; 0xc8
 8003692:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003696:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800369a:	ee17 2a90 	vmov	r2, s15
 800369e:	4b17      	ldr	r3, [pc, #92]	; (80036fc <main+0x654>)
 80036a0:	601a      	str	r2, [r3, #0]
				ccr4 = 10000 + (iBus.LV-1000)*10 - roll.in.pid_result + pitch.in.pid_result - yaw_rate.out.pid_result;
 80036a2:	4b1b      	ldr	r3, [pc, #108]	; (8003710 <main+0x668>)
 80036a4:	889b      	ldrh	r3, [r3, #4]
 80036a6:	f5a3 727a 	sub.w	r2, r3, #1000	; 0x3e8
 80036aa:	4613      	mov	r3, r2
 80036ac:	009b      	lsls	r3, r3, #2
 80036ae:	4413      	add	r3, r2
 80036b0:	005b      	lsls	r3, r3, #1
 80036b2:	461a      	mov	r2, r3
 80036b4:	f242 7310 	movw	r3, #10000	; 0x2710
 80036b8:	4413      	add	r3, r2
 80036ba:	ee07 3a90 	vmov	s15, r3
 80036be:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80036c2:	4b17      	ldr	r3, [pc, #92]	; (8003720 <main+0x678>)
 80036c4:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80036c8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80036cc:	4b16      	ldr	r3, [pc, #88]	; (8003728 <main+0x680>)
 80036ce:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80036d2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80036d6:	4b19      	ldr	r3, [pc, #100]	; (800373c <main+0x694>)
 80036d8:	edd3 7a32 	vldr	s15, [r3, #200]	; 0xc8
 80036dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80036e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80036e4:	ee17 2a90 	vmov	r2, s15
 80036e8:	4b05      	ldr	r3, [pc, #20]	; (8003700 <main+0x658>)
 80036ea:	601a      	str	r2, [r3, #0]
 80036ec:	e0d9      	b.n	80038a2 <main+0x7fa>
 80036ee:	bf00      	nop
 80036f0:	66666666 	.word	0x66666666
 80036f4:	3fe66666 	.word	0x3fe66666
 80036f8:	40000400 	.word	0x40000400
 80036fc:	24000c64 	.word	0x24000c64
 8003700:	24000ad0 	.word	0x24000ad0
 8003704:	2400023c 	.word	0x2400023c
 8003708:	24000944 	.word	0x24000944
 800370c:	24000278 	.word	0x24000278
 8003710:	2400025c 	.word	0x2400025c
 8003714:	24000310 	.word	0x24000310
 8003718:	43fa0000 	.word	0x43fa0000
 800371c:	447a0000 	.word	0x447a0000
 8003720:	24000728 	.word	0x24000728
 8003724:	24000314 	.word	0x24000314
 8003728:	24000658 	.word	0x24000658
 800372c:	24000232 	.word	0x24000232
 8003730:	2400030c 	.word	0x2400030c
 8003734:	24000238 	.word	0x24000238
 8003738:	43480000 	.word	0x43480000
 800373c:	24000318 	.word	0x24000318
 8003740:	24000940 	.word	0x24000940
 8003744:	24000acc 	.word	0x24000acc
			}
			else
			{
				Double_PID_Calculation_Rate(&yaw_heading, yaw_heading_reference, System_Yaw, MPU9250.Gz, 400, 150, 0, 1, 1);
 8003748:	4bc8      	ldr	r3, [pc, #800]	; (8003a6c <main+0x9c4>)
 800374a:	edd3 7a00 	vldr	s15, [r3]
 800374e:	4bc8      	ldr	r3, [pc, #800]	; (8003a70 <main+0x9c8>)
 8003750:	ed93 7a00 	vldr	s14, [r3]
 8003754:	4bc7      	ldr	r3, [pc, #796]	; (8003a74 <main+0x9cc>)
 8003756:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 800375a:	2301      	movs	r3, #1
 800375c:	2201      	movs	r2, #1
 800375e:	2100      	movs	r1, #0
 8003760:	ed9f 2ac5 	vldr	s4, [pc, #788]	; 8003a78 <main+0x9d0>
 8003764:	eddf 1ac5 	vldr	s3, [pc, #788]	; 8003a7c <main+0x9d4>
 8003768:	eeb0 1a66 	vmov.f32	s2, s13
 800376c:	eef0 0a47 	vmov.f32	s1, s14
 8003770:	eeb0 0a67 	vmov.f32	s0, s15
 8003774:	48c2      	ldr	r0, [pc, #776]	; (8003a80 <main+0x9d8>)
 8003776:	f7ff f9ff 	bl	8002b78 <Double_PID_Calculation_Rate>
				ccr1 = 10000 + (iBus.LV-1000)*10 + roll.in.pid_result + pitch.in.pid_result - yaw_heading.in.pid_result;
 800377a:	4bc2      	ldr	r3, [pc, #776]	; (8003a84 <main+0x9dc>)
 800377c:	889b      	ldrh	r3, [r3, #4]
 800377e:	f5a3 727a 	sub.w	r2, r3, #1000	; 0x3e8
 8003782:	4613      	mov	r3, r2
 8003784:	009b      	lsls	r3, r3, #2
 8003786:	4413      	add	r3, r2
 8003788:	005b      	lsls	r3, r3, #1
 800378a:	461a      	mov	r2, r3
 800378c:	f242 7310 	movw	r3, #10000	; 0x2710
 8003790:	4413      	add	r3, r2
 8003792:	ee07 3a90 	vmov	s15, r3
 8003796:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800379a:	4bbb      	ldr	r3, [pc, #748]	; (8003a88 <main+0x9e0>)
 800379c:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80037a0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80037a4:	4bb9      	ldr	r3, [pc, #740]	; (8003a8c <main+0x9e4>)
 80037a6:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80037aa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80037ae:	4bb4      	ldr	r3, [pc, #720]	; (8003a80 <main+0x9d8>)
 80037b0:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80037b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80037b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80037bc:	ee17 2a90 	vmov	r2, s15
 80037c0:	4bb3      	ldr	r3, [pc, #716]	; (8003a90 <main+0x9e8>)
 80037c2:	601a      	str	r2, [r3, #0]
				ccr2 = 10000 + (iBus.LV-1000)*10 + roll.in.pid_result - pitch.in.pid_result + yaw_heading.in.pid_result;
 80037c4:	4baf      	ldr	r3, [pc, #700]	; (8003a84 <main+0x9dc>)
 80037c6:	889b      	ldrh	r3, [r3, #4]
 80037c8:	f5a3 727a 	sub.w	r2, r3, #1000	; 0x3e8
 80037cc:	4613      	mov	r3, r2
 80037ce:	009b      	lsls	r3, r3, #2
 80037d0:	4413      	add	r3, r2
 80037d2:	005b      	lsls	r3, r3, #1
 80037d4:	461a      	mov	r2, r3
 80037d6:	f242 7310 	movw	r3, #10000	; 0x2710
 80037da:	4413      	add	r3, r2
 80037dc:	ee07 3a90 	vmov	s15, r3
 80037e0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80037e4:	4ba8      	ldr	r3, [pc, #672]	; (8003a88 <main+0x9e0>)
 80037e6:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80037ea:	ee37 7a27 	vadd.f32	s14, s14, s15
 80037ee:	4ba7      	ldr	r3, [pc, #668]	; (8003a8c <main+0x9e4>)
 80037f0:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80037f4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80037f8:	4ba1      	ldr	r3, [pc, #644]	; (8003a80 <main+0x9d8>)
 80037fa:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80037fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003802:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003806:	ee17 2a90 	vmov	r2, s15
 800380a:	4ba2      	ldr	r3, [pc, #648]	; (8003a94 <main+0x9ec>)
 800380c:	601a      	str	r2, [r3, #0]
				ccr3 = 10000 + (iBus.LV-1000)*10 - roll.in.pid_result - pitch.in.pid_result + yaw_heading.in.pid_result;
 800380e:	4b9d      	ldr	r3, [pc, #628]	; (8003a84 <main+0x9dc>)
 8003810:	889b      	ldrh	r3, [r3, #4]
 8003812:	f5a3 727a 	sub.w	r2, r3, #1000	; 0x3e8
 8003816:	4613      	mov	r3, r2
 8003818:	009b      	lsls	r3, r3, #2
 800381a:	4413      	add	r3, r2
 800381c:	005b      	lsls	r3, r3, #1
 800381e:	461a      	mov	r2, r3
 8003820:	f242 7310 	movw	r3, #10000	; 0x2710
 8003824:	4413      	add	r3, r2
 8003826:	ee07 3a90 	vmov	s15, r3
 800382a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800382e:	4b96      	ldr	r3, [pc, #600]	; (8003a88 <main+0x9e0>)
 8003830:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8003834:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003838:	4b94      	ldr	r3, [pc, #592]	; (8003a8c <main+0x9e4>)
 800383a:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 800383e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003842:	4b8f      	ldr	r3, [pc, #572]	; (8003a80 <main+0x9d8>)
 8003844:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8003848:	ee77 7a27 	vadd.f32	s15, s14, s15
 800384c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003850:	ee17 2a90 	vmov	r2, s15
 8003854:	4b90      	ldr	r3, [pc, #576]	; (8003a98 <main+0x9f0>)
 8003856:	601a      	str	r2, [r3, #0]
				ccr4 = 10000 + (iBus.LV-1000)*10 - roll.in.pid_result + pitch.in.pid_result - yaw_heading.in.pid_result;
 8003858:	4b8a      	ldr	r3, [pc, #552]	; (8003a84 <main+0x9dc>)
 800385a:	889b      	ldrh	r3, [r3, #4]
 800385c:	f5a3 727a 	sub.w	r2, r3, #1000	; 0x3e8
 8003860:	4613      	mov	r3, r2
 8003862:	009b      	lsls	r3, r3, #2
 8003864:	4413      	add	r3, r2
 8003866:	005b      	lsls	r3, r3, #1
 8003868:	461a      	mov	r2, r3
 800386a:	f242 7310 	movw	r3, #10000	; 0x2710
 800386e:	4413      	add	r3, r2
 8003870:	ee07 3a90 	vmov	s15, r3
 8003874:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003878:	4b83      	ldr	r3, [pc, #524]	; (8003a88 <main+0x9e0>)
 800387a:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 800387e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003882:	4b82      	ldr	r3, [pc, #520]	; (8003a8c <main+0x9e4>)
 8003884:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8003888:	ee37 7a27 	vadd.f32	s14, s14, s15
 800388c:	4b7c      	ldr	r3, [pc, #496]	; (8003a80 <main+0x9d8>)
 800388e:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8003892:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003896:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800389a:	ee17 2a90 	vmov	r2, s15
 800389e:	4b7f      	ldr	r3, [pc, #508]	; (8003a9c <main+0x9f4>)
 80038a0:	601a      	str	r2, [r3, #0]
			}
		}

		//Print According to the Input
		if(tim1_20ms_flag == 1)
 80038a2:	4b7f      	ldr	r3, [pc, #508]	; (8003aa0 <main+0x9f8>)
 80038a4:	781b      	ldrb	r3, [r3, #0]
 80038a6:	2b01      	cmp	r3, #1
 80038a8:	f040 80ca 	bne.w	8003a40 <main+0x998>
		{
			tim1_20ms_flag = 0;
 80038ac:	4b7c      	ldr	r3, [pc, #496]	; (8003aa0 <main+0x9f8>)
 80038ae:	2200      	movs	r2, #0
 80038b0:	701a      	strb	r2, [r3, #0]

			switch(print_mode)
 80038b2:	4b7c      	ldr	r3, [pc, #496]	; (8003aa4 <main+0x9fc>)
 80038b4:	781b      	ldrb	r3, [r3, #0]
 80038b6:	3b01      	subs	r3, #1
 80038b8:	2b0a      	cmp	r3, #10
 80038ba:	f200 80c3 	bhi.w	8003a44 <main+0x99c>
 80038be:	a201      	add	r2, pc, #4	; (adr r2, 80038c4 <main+0x81c>)
 80038c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038c4:	080038f1 	.word	0x080038f1
 80038c8:	08003a45 	.word	0x08003a45
 80038cc:	08003923 	.word	0x08003923
 80038d0:	08003955 	.word	0x08003955
 80038d4:	08003987 	.word	0x08003987
 80038d8:	080039b9 	.word	0x080039b9
 80038dc:	08003a45 	.word	0x08003a45
 80038e0:	08003a45 	.word	0x08003a45
 80038e4:	08003a45 	.word	0x08003a45
 80038e8:	08003a45 	.word	0x08003a45
 80038ec:	080039eb 	.word	0x080039eb
			{
			case 1: printf("%.2f \t %.2f \t %.2f \t \n", System_Roll, System_Pitch, System_Yaw); break; //Roll, Pitch, Yaw
 80038f0:	4b6d      	ldr	r3, [pc, #436]	; (8003aa8 <main+0xa00>)
 80038f2:	edd3 7a00 	vldr	s15, [r3]
 80038f6:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 80038fa:	4b6c      	ldr	r3, [pc, #432]	; (8003aac <main+0xa04>)
 80038fc:	edd3 7a00 	vldr	s15, [r3]
 8003900:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003904:	4b5a      	ldr	r3, [pc, #360]	; (8003a70 <main+0x9c8>)
 8003906:	edd3 6a00 	vldr	s13, [r3]
 800390a:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 800390e:	ed8d 6b02 	vstr	d6, [sp, #8]
 8003912:	ed8d 7b00 	vstr	d7, [sp]
 8003916:	ec53 2b15 	vmov	r2, r3, d5
 800391a:	4865      	ldr	r0, [pc, #404]	; (8003ab0 <main+0xa08>)
 800391c:	f00e fd56 	bl	80123cc <iprintf>
 8003920:	e091      	b.n	8003a46 <main+0x99e>
			case 2: /* printf("%.2f \t %.2f \t \m", Alt, Alt_Filt); */ break; //Alt Raw, Alt Filt
			case 3: printf("%.2f \t %.2f \t %.2f \t \n", MPU9250.Gx, MPU9250.Gy, MPU9250.Gz); break; //Gyro
 8003922:	4b54      	ldr	r3, [pc, #336]	; (8003a74 <main+0x9cc>)
 8003924:	edd3 7a07 	vldr	s15, [r3, #28]
 8003928:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 800392c:	4b51      	ldr	r3, [pc, #324]	; (8003a74 <main+0x9cc>)
 800392e:	edd3 7a08 	vldr	s15, [r3, #32]
 8003932:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003936:	4b4f      	ldr	r3, [pc, #316]	; (8003a74 <main+0x9cc>)
 8003938:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 800393c:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8003940:	ed8d 6b02 	vstr	d6, [sp, #8]
 8003944:	ed8d 7b00 	vstr	d7, [sp]
 8003948:	ec53 2b15 	vmov	r2, r3, d5
 800394c:	4858      	ldr	r0, [pc, #352]	; (8003ab0 <main+0xa08>)
 800394e:	f00e fd3d 	bl	80123cc <iprintf>
 8003952:	e078      	b.n	8003a46 <main+0x99e>
			case 4: printf("%.2f \t %.2f \t %.2f \t \n", MPU9250.Ax, MPU9250.Ay, MPU9250.Az); break; //Accel
 8003954:	4b47      	ldr	r3, [pc, #284]	; (8003a74 <main+0x9cc>)
 8003956:	edd3 7a02 	vldr	s15, [r3, #8]
 800395a:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 800395e:	4b45      	ldr	r3, [pc, #276]	; (8003a74 <main+0x9cc>)
 8003960:	edd3 7a03 	vldr	s15, [r3, #12]
 8003964:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003968:	4b42      	ldr	r3, [pc, #264]	; (8003a74 <main+0x9cc>)
 800396a:	edd3 6a04 	vldr	s13, [r3, #16]
 800396e:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8003972:	ed8d 6b02 	vstr	d6, [sp, #8]
 8003976:	ed8d 7b00 	vstr	d7, [sp]
 800397a:	ec53 2b15 	vmov	r2, r3, d5
 800397e:	484c      	ldr	r0, [pc, #304]	; (8003ab0 <main+0xa08>)
 8003980:	f00e fd24 	bl	80123cc <iprintf>
 8003984:	e05f      	b.n	8003a46 <main+0x99e>
			case 5: printf("%.2f \t %.2f \t %.2f \t \n", MPU9250.Mx, MPU9250.My, MPU9250.Mz); break; //Mag
 8003986:	4b3b      	ldr	r3, [pc, #236]	; (8003a74 <main+0x9cc>)
 8003988:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 800398c:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8003990:	4b38      	ldr	r3, [pc, #224]	; (8003a74 <main+0x9cc>)
 8003992:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8003996:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800399a:	4b36      	ldr	r3, [pc, #216]	; (8003a74 <main+0x9cc>)
 800399c:	edd3 6a1e 	vldr	s13, [r3, #120]	; 0x78
 80039a0:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 80039a4:	ed8d 6b02 	vstr	d6, [sp, #8]
 80039a8:	ed8d 7b00 	vstr	d7, [sp]
 80039ac:	ec53 2b15 	vmov	r2, r3, d5
 80039b0:	483f      	ldr	r0, [pc, #252]	; (8003ab0 <main+0xa08>)
 80039b2:	f00e fd0b 	bl	80123cc <iprintf>
 80039b6:	e046      	b.n	8003a46 <main+0x99e>
			case 6: printf("%f \t %f \t %f \t \n", MPU9250.Mx_Offset, MPU9250.My_Offset, MPU9250.Mz_Offset); break; //Mag_Offset
 80039b8:	4b2e      	ldr	r3, [pc, #184]	; (8003a74 <main+0x9cc>)
 80039ba:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80039be:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 80039c2:	4b2c      	ldr	r3, [pc, #176]	; (8003a74 <main+0x9cc>)
 80039c4:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 80039c8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80039cc:	4b29      	ldr	r3, [pc, #164]	; (8003a74 <main+0x9cc>)
 80039ce:	edd3 6a1b 	vldr	s13, [r3, #108]	; 0x6c
 80039d2:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 80039d6:	ed8d 6b02 	vstr	d6, [sp, #8]
 80039da:	ed8d 7b00 	vstr	d7, [sp]
 80039de:	ec53 2b15 	vmov	r2, r3, d5
 80039e2:	4834      	ldr	r0, [pc, #208]	; (8003ab4 <main+0xa0c>)
 80039e4:	f00e fcf2 	bl	80123cc <iprintf>
 80039e8:	e02d      	b.n	8003a46 <main+0x99e>
			case 11: printf("%d %d %d %d %d %d %d %d %d %d \n", iBus.RH, iBus.RV, iBus.LV, iBus.LH, iBus.SwA, iBus.SwB, iBus.VrA, iBus.VrB, iBus.SwC, iBus.SwD); break; //Mag_Offset
 80039ea:	4b26      	ldr	r3, [pc, #152]	; (8003a84 <main+0x9dc>)
 80039ec:	881b      	ldrh	r3, [r3, #0]
 80039ee:	469c      	mov	ip, r3
 80039f0:	4b24      	ldr	r3, [pc, #144]	; (8003a84 <main+0x9dc>)
 80039f2:	885b      	ldrh	r3, [r3, #2]
 80039f4:	469e      	mov	lr, r3
 80039f6:	4b23      	ldr	r3, [pc, #140]	; (8003a84 <main+0x9dc>)
 80039f8:	889b      	ldrh	r3, [r3, #4]
 80039fa:	4698      	mov	r8, r3
 80039fc:	4b21      	ldr	r3, [pc, #132]	; (8003a84 <main+0x9dc>)
 80039fe:	88db      	ldrh	r3, [r3, #6]
 8003a00:	461a      	mov	r2, r3
 8003a02:	4b20      	ldr	r3, [pc, #128]	; (8003a84 <main+0x9dc>)
 8003a04:	891b      	ldrh	r3, [r3, #8]
 8003a06:	4619      	mov	r1, r3
 8003a08:	4b1e      	ldr	r3, [pc, #120]	; (8003a84 <main+0x9dc>)
 8003a0a:	895b      	ldrh	r3, [r3, #10]
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	4b1d      	ldr	r3, [pc, #116]	; (8003a84 <main+0x9dc>)
 8003a10:	8a1b      	ldrh	r3, [r3, #16]
 8003a12:	461c      	mov	r4, r3
 8003a14:	4b1b      	ldr	r3, [pc, #108]	; (8003a84 <main+0x9dc>)
 8003a16:	8a5b      	ldrh	r3, [r3, #18]
 8003a18:	461d      	mov	r5, r3
 8003a1a:	4b1a      	ldr	r3, [pc, #104]	; (8003a84 <main+0x9dc>)
 8003a1c:	899b      	ldrh	r3, [r3, #12]
 8003a1e:	461e      	mov	r6, r3
 8003a20:	4b18      	ldr	r3, [pc, #96]	; (8003a84 <main+0x9dc>)
 8003a22:	89db      	ldrh	r3, [r3, #14]
 8003a24:	9306      	str	r3, [sp, #24]
 8003a26:	9605      	str	r6, [sp, #20]
 8003a28:	9504      	str	r5, [sp, #16]
 8003a2a:	9403      	str	r4, [sp, #12]
 8003a2c:	9002      	str	r0, [sp, #8]
 8003a2e:	9101      	str	r1, [sp, #4]
 8003a30:	9200      	str	r2, [sp, #0]
 8003a32:	4643      	mov	r3, r8
 8003a34:	4672      	mov	r2, lr
 8003a36:	4661      	mov	r1, ip
 8003a38:	481f      	ldr	r0, [pc, #124]	; (8003ab8 <main+0xa10>)
 8003a3a:	f00e fcc7 	bl	80123cc <iprintf>
 8003a3e:	e002      	b.n	8003a46 <main+0x99e>
			default: break;
			}
		}
 8003a40:	bf00      	nop
 8003a42:	e000      	b.n	8003a46 <main+0x99e>
			default: break;
 8003a44:	bf00      	nop

		//iBus Connection Failsafe
		if(tim1_500ms_flag == 1)
 8003a46:	4b1d      	ldr	r3, [pc, #116]	; (8003abc <main+0xa14>)
 8003a48:	781b      	ldrb	r3, [r3, #0]
 8003a4a:	2b01      	cmp	r3, #1
 8003a4c:	f47f ac30 	bne.w	80032b0 <main+0x208>
		{
			tim1_500ms_flag = 0;
 8003a50:	4b1a      	ldr	r3, [pc, #104]	; (8003abc <main+0xa14>)
 8003a52:	2200      	movs	r2, #0
 8003a54:	701a      	strb	r2, [r3, #0]
			if(iBus_rx_cnt == 0)
 8003a56:	4b1a      	ldr	r3, [pc, #104]	; (8003ac0 <main+0xa18>)
 8003a58:	781b      	ldrb	r3, [r3, #0]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d102      	bne.n	8003a64 <main+0x9bc>
			{
				iBus_failsafe = 2;
 8003a5e:	4b19      	ldr	r3, [pc, #100]	; (8003ac4 <main+0xa1c>)
 8003a60:	2202      	movs	r2, #2
 8003a62:	701a      	strb	r2, [r3, #0]
			}
			iBus_rx_cnt = 0;
 8003a64:	4b16      	ldr	r3, [pc, #88]	; (8003ac0 <main+0xa18>)
 8003a66:	2200      	movs	r2, #0
 8003a68:	701a      	strb	r2, [r3, #0]
	{
 8003a6a:	e421      	b.n	80032b0 <main+0x208>
 8003a6c:	24000238 	.word	0x24000238
 8003a70:	2400030c 	.word	0x2400030c
 8003a74:	24000278 	.word	0x24000278
 8003a78:	43160000 	.word	0x43160000
 8003a7c:	43c80000 	.word	0x43c80000
 8003a80:	24000588 	.word	0x24000588
 8003a84:	2400025c 	.word	0x2400025c
 8003a88:	24000728 	.word	0x24000728
 8003a8c:	24000658 	.word	0x24000658
 8003a90:	24000940 	.word	0x24000940
 8003a94:	24000acc 	.word	0x24000acc
 8003a98:	24000c64 	.word	0x24000c64
 8003a9c:	24000ad0 	.word	0x24000ad0
 8003aa0:	2400023e 	.word	0x2400023e
 8003aa4:	24000230 	.word	0x24000230
 8003aa8:	24000310 	.word	0x24000310
 8003aac:	24000314 	.word	0x24000314
 8003ab0:	08014e98 	.word	0x08014e98
 8003ab4:	08014eb0 	.word	0x08014eb0
 8003ab8:	08014ec4 	.word	0x08014ec4
 8003abc:	2400023f 	.word	0x2400023f
 8003ac0:	24000216 	.word	0x24000216
 8003ac4:	24000214 	.word	0x24000214

08003ac8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b09c      	sub	sp, #112	; 0x70
 8003acc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003ace:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003ad2:	224c      	movs	r2, #76	; 0x4c
 8003ad4:	2100      	movs	r1, #0
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	f00e f82c 	bl	8011b34 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003adc:	1d3b      	adds	r3, r7, #4
 8003ade:	2220      	movs	r2, #32
 8003ae0:	2100      	movs	r1, #0
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	f00e f826 	bl	8011b34 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8003ae8:	2002      	movs	r0, #2
 8003aea:	f007 fbb3 	bl	800b254 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8003aee:	2300      	movs	r3, #0
 8003af0:	603b      	str	r3, [r7, #0]
 8003af2:	4b32      	ldr	r3, [pc, #200]	; (8003bbc <SystemClock_Config+0xf4>)
 8003af4:	699b      	ldr	r3, [r3, #24]
 8003af6:	4a31      	ldr	r2, [pc, #196]	; (8003bbc <SystemClock_Config+0xf4>)
 8003af8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003afc:	6193      	str	r3, [r2, #24]
 8003afe:	4b2f      	ldr	r3, [pc, #188]	; (8003bbc <SystemClock_Config+0xf4>)
 8003b00:	699b      	ldr	r3, [r3, #24]
 8003b02:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003b06:	603b      	str	r3, [r7, #0]
 8003b08:	4b2d      	ldr	r3, [pc, #180]	; (8003bc0 <SystemClock_Config+0xf8>)
 8003b0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b0c:	4a2c      	ldr	r2, [pc, #176]	; (8003bc0 <SystemClock_Config+0xf8>)
 8003b0e:	f043 0301 	orr.w	r3, r3, #1
 8003b12:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003b14:	4b2a      	ldr	r3, [pc, #168]	; (8003bc0 <SystemClock_Config+0xf8>)
 8003b16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b18:	f003 0301 	and.w	r3, r3, #1
 8003b1c:	603b      	str	r3, [r7, #0]
 8003b1e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8003b20:	bf00      	nop
 8003b22:	4b26      	ldr	r3, [pc, #152]	; (8003bbc <SystemClock_Config+0xf4>)
 8003b24:	699b      	ldr	r3, [r3, #24]
 8003b26:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003b2a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b2e:	d1f8      	bne.n	8003b22 <SystemClock_Config+0x5a>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8003b30:	2303      	movs	r3, #3
 8003b32:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003b34:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003b38:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003b3e:	2340      	movs	r3, #64	; 0x40
 8003b40:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003b42:	2302      	movs	r3, #2
 8003b44:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003b46:	2302      	movs	r3, #2
 8003b48:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8003b4a:	2305      	movs	r3, #5
 8003b4c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 192;
 8003b4e:	23c0      	movs	r3, #192	; 0xc0
 8003b50:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8003b52:	2302      	movs	r3, #2
 8003b54:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8003b56:	2302      	movs	r3, #2
 8003b58:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8003b5a:	2302      	movs	r3, #2
 8003b5c:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8003b5e:	2308      	movs	r3, #8
 8003b60:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8003b62:	2300      	movs	r3, #0
 8003b64:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8003b66:	2300      	movs	r3, #0
 8003b68:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003b6a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003b6e:	4618      	mov	r0, r3
 8003b70:	f007 fbaa 	bl	800b2c8 <HAL_RCC_OscConfig>
 8003b74:	4603      	mov	r3, r0
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d001      	beq.n	8003b7e <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8003b7a:	f000 fc43 	bl	8004404 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003b7e:	233f      	movs	r3, #63	; 0x3f
 8003b80:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003b82:	2303      	movs	r3, #3
 8003b84:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8003b86:	2300      	movs	r3, #0
 8003b88:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8003b8a:	2308      	movs	r3, #8
 8003b8c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8003b8e:	2340      	movs	r3, #64	; 0x40
 8003b90:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8003b92:	2340      	movs	r3, #64	; 0x40
 8003b94:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8003b96:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003b9a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8003b9c:	2340      	movs	r3, #64	; 0x40
 8003b9e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8003ba0:	1d3b      	adds	r3, r7, #4
 8003ba2:	2104      	movs	r1, #4
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	f007 ff9f 	bl	800bae8 <HAL_RCC_ClockConfig>
 8003baa:	4603      	mov	r3, r0
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d001      	beq.n	8003bb4 <SystemClock_Config+0xec>
  {
    Error_Handler();
 8003bb0:	f000 fc28 	bl	8004404 <Error_Handler>
  }
}
 8003bb4:	bf00      	nop
 8003bb6:	3770      	adds	r7, #112	; 0x70
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	bd80      	pop	{r7, pc}
 8003bbc:	58024800 	.word	0x58024800
 8003bc0:	58000400 	.word	0x58000400

08003bc4 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b0b0      	sub	sp, #192	; 0xc0
 8003bc8:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003bca:	1d3b      	adds	r3, r7, #4
 8003bcc:	22bc      	movs	r2, #188	; 0xbc
 8003bce:	2100      	movs	r1, #0
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	f00d ffaf 	bl	8011b34 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CKPER;
 8003bd6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8003bda:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.CkperClockSelection = RCC_CLKPSOURCE_HSI;
 8003bdc:	2300      	movs	r3, #0
 8003bde:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003be0:	1d3b      	adds	r3, r7, #4
 8003be2:	4618      	mov	r0, r3
 8003be4:	f008 fb0c 	bl	800c200 <HAL_RCCEx_PeriphCLKConfig>
 8003be8:	4603      	mov	r3, r0
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d001      	beq.n	8003bf2 <PeriphCommonClock_Config+0x2e>
  {
    Error_Handler();
 8003bee:	f000 fc09 	bl	8004404 <Error_Handler>
  }
}
 8003bf2:	bf00      	nop
 8003bf4:	37c0      	adds	r7, #192	; 0xc0
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	bd80      	pop	{r7, pc}
	...

08003bfc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003c00:	4b1b      	ldr	r3, [pc, #108]	; (8003c70 <MX_I2C1_Init+0x74>)
 8003c02:	4a1c      	ldr	r2, [pc, #112]	; (8003c74 <MX_I2C1_Init+0x78>)
 8003c04:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B03FDB;
 8003c06:	4b1a      	ldr	r3, [pc, #104]	; (8003c70 <MX_I2C1_Init+0x74>)
 8003c08:	4a1b      	ldr	r2, [pc, #108]	; (8003c78 <MX_I2C1_Init+0x7c>)
 8003c0a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003c0c:	4b18      	ldr	r3, [pc, #96]	; (8003c70 <MX_I2C1_Init+0x74>)
 8003c0e:	2200      	movs	r2, #0
 8003c10:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003c12:	4b17      	ldr	r3, [pc, #92]	; (8003c70 <MX_I2C1_Init+0x74>)
 8003c14:	2201      	movs	r2, #1
 8003c16:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003c18:	4b15      	ldr	r3, [pc, #84]	; (8003c70 <MX_I2C1_Init+0x74>)
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003c1e:	4b14      	ldr	r3, [pc, #80]	; (8003c70 <MX_I2C1_Init+0x74>)
 8003c20:	2200      	movs	r2, #0
 8003c22:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003c24:	4b12      	ldr	r3, [pc, #72]	; (8003c70 <MX_I2C1_Init+0x74>)
 8003c26:	2200      	movs	r2, #0
 8003c28:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003c2a:	4b11      	ldr	r3, [pc, #68]	; (8003c70 <MX_I2C1_Init+0x74>)
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003c30:	4b0f      	ldr	r3, [pc, #60]	; (8003c70 <MX_I2C1_Init+0x74>)
 8003c32:	2200      	movs	r2, #0
 8003c34:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003c36:	480e      	ldr	r0, [pc, #56]	; (8003c70 <MX_I2C1_Init+0x74>)
 8003c38:	f005 f8b8 	bl	8008dac <HAL_I2C_Init>
 8003c3c:	4603      	mov	r3, r0
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d001      	beq.n	8003c46 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8003c42:	f000 fbdf 	bl	8004404 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003c46:	2100      	movs	r1, #0
 8003c48:	4809      	ldr	r0, [pc, #36]	; (8003c70 <MX_I2C1_Init+0x74>)
 8003c4a:	f007 fa6b 	bl	800b124 <HAL_I2CEx_ConfigAnalogFilter>
 8003c4e:	4603      	mov	r3, r0
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d001      	beq.n	8003c58 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003c54:	f000 fbd6 	bl	8004404 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003c58:	2100      	movs	r1, #0
 8003c5a:	4805      	ldr	r0, [pc, #20]	; (8003c70 <MX_I2C1_Init+0x74>)
 8003c5c:	f007 faad 	bl	800b1ba <HAL_I2CEx_ConfigDigitalFilter>
 8003c60:	4603      	mov	r3, r0
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d001      	beq.n	8003c6a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8003c66:	f000 fbcd 	bl	8004404 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003c6a:	bf00      	nop
 8003c6c:	bd80      	pop	{r7, pc}
 8003c6e:	bf00      	nop
 8003c70:	24000944 	.word	0x24000944
 8003c74:	40005400 	.word	0x40005400
 8003c78:	00b03fdb 	.word	0x00b03fdb

08003c7c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003c80:	4b27      	ldr	r3, [pc, #156]	; (8003d20 <MX_SPI1_Init+0xa4>)
 8003c82:	4a28      	ldr	r2, [pc, #160]	; (8003d24 <MX_SPI1_Init+0xa8>)
 8003c84:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003c86:	4b26      	ldr	r3, [pc, #152]	; (8003d20 <MX_SPI1_Init+0xa4>)
 8003c88:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8003c8c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003c8e:	4b24      	ldr	r3, [pc, #144]	; (8003d20 <MX_SPI1_Init+0xa4>)
 8003c90:	2200      	movs	r2, #0
 8003c92:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003c94:	4b22      	ldr	r3, [pc, #136]	; (8003d20 <MX_SPI1_Init+0xa4>)
 8003c96:	2207      	movs	r2, #7
 8003c98:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003c9a:	4b21      	ldr	r3, [pc, #132]	; (8003d20 <MX_SPI1_Init+0xa4>)
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003ca0:	4b1f      	ldr	r3, [pc, #124]	; (8003d20 <MX_SPI1_Init+0xa4>)
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003ca6:	4b1e      	ldr	r3, [pc, #120]	; (8003d20 <MX_SPI1_Init+0xa4>)
 8003ca8:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003cac:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8003cae:	4b1c      	ldr	r3, [pc, #112]	; (8003d20 <MX_SPI1_Init+0xa4>)
 8003cb0:	f04f 5240 	mov.w	r2, #805306368	; 0x30000000
 8003cb4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003cb6:	4b1a      	ldr	r3, [pc, #104]	; (8003d20 <MX_SPI1_Init+0xa4>)
 8003cb8:	2200      	movs	r2, #0
 8003cba:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003cbc:	4b18      	ldr	r3, [pc, #96]	; (8003d20 <MX_SPI1_Init+0xa4>)
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003cc2:	4b17      	ldr	r3, [pc, #92]	; (8003d20 <MX_SPI1_Init+0xa4>)
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8003cc8:	4b15      	ldr	r3, [pc, #84]	; (8003d20 <MX_SPI1_Init+0xa4>)
 8003cca:	2200      	movs	r2, #0
 8003ccc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003cce:	4b14      	ldr	r3, [pc, #80]	; (8003d20 <MX_SPI1_Init+0xa4>)
 8003cd0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003cd4:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8003cd6:	4b12      	ldr	r3, [pc, #72]	; (8003d20 <MX_SPI1_Init+0xa4>)
 8003cd8:	2200      	movs	r2, #0
 8003cda:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8003cdc:	4b10      	ldr	r3, [pc, #64]	; (8003d20 <MX_SPI1_Init+0xa4>)
 8003cde:	2200      	movs	r2, #0
 8003ce0:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8003ce2:	4b0f      	ldr	r3, [pc, #60]	; (8003d20 <MX_SPI1_Init+0xa4>)
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8003ce8:	4b0d      	ldr	r3, [pc, #52]	; (8003d20 <MX_SPI1_Init+0xa4>)
 8003cea:	2200      	movs	r2, #0
 8003cec:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8003cee:	4b0c      	ldr	r3, [pc, #48]	; (8003d20 <MX_SPI1_Init+0xa4>)
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8003cf4:	4b0a      	ldr	r3, [pc, #40]	; (8003d20 <MX_SPI1_Init+0xa4>)
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8003cfa:	4b09      	ldr	r3, [pc, #36]	; (8003d20 <MX_SPI1_Init+0xa4>)
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8003d00:	4b07      	ldr	r3, [pc, #28]	; (8003d20 <MX_SPI1_Init+0xa4>)
 8003d02:	2200      	movs	r2, #0
 8003d04:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8003d06:	4b06      	ldr	r3, [pc, #24]	; (8003d20 <MX_SPI1_Init+0xa4>)
 8003d08:	2200      	movs	r2, #0
 8003d0a:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003d0c:	4804      	ldr	r0, [pc, #16]	; (8003d20 <MX_SPI1_Init+0xa4>)
 8003d0e:	f009 fdd9 	bl	800d8c4 <HAL_SPI_Init>
 8003d12:	4603      	mov	r3, r0
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d001      	beq.n	8003d1c <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 8003d18:	f000 fb74 	bl	8004404 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003d1c:	bf00      	nop
 8003d1e:	bd80      	pop	{r7, pc}
 8003d20:	24000bdc 	.word	0x24000bdc
 8003d24:	40013000 	.word	0x40013000

08003d28 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b08e      	sub	sp, #56	; 0x38
 8003d2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003d2e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003d32:	2200      	movs	r2, #0
 8003d34:	601a      	str	r2, [r3, #0]
 8003d36:	605a      	str	r2, [r3, #4]
 8003d38:	609a      	str	r2, [r3, #8]
 8003d3a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003d3c:	f107 031c 	add.w	r3, r7, #28
 8003d40:	2200      	movs	r2, #0
 8003d42:	601a      	str	r2, [r3, #0]
 8003d44:	605a      	str	r2, [r3, #4]
 8003d46:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003d48:	463b      	mov	r3, r7
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	601a      	str	r2, [r3, #0]
 8003d4e:	605a      	str	r2, [r3, #4]
 8003d50:	609a      	str	r2, [r3, #8]
 8003d52:	60da      	str	r2, [r3, #12]
 8003d54:	611a      	str	r2, [r3, #16]
 8003d56:	615a      	str	r2, [r3, #20]
 8003d58:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003d5a:	4b3d      	ldr	r3, [pc, #244]	; (8003e50 <MX_TIM3_Init+0x128>)
 8003d5c:	4a3d      	ldr	r2, [pc, #244]	; (8003e54 <MX_TIM3_Init+0x12c>)
 8003d5e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 23;
 8003d60:	4b3b      	ldr	r3, [pc, #236]	; (8003e50 <MX_TIM3_Init+0x128>)
 8003d62:	2217      	movs	r2, #23
 8003d64:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003d66:	4b3a      	ldr	r3, [pc, #232]	; (8003e50 <MX_TIM3_Init+0x128>)
 8003d68:	2200      	movs	r2, #0
 8003d6a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 19999;
 8003d6c:	4b38      	ldr	r3, [pc, #224]	; (8003e50 <MX_TIM3_Init+0x128>)
 8003d6e:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8003d72:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003d74:	4b36      	ldr	r3, [pc, #216]	; (8003e50 <MX_TIM3_Init+0x128>)
 8003d76:	2200      	movs	r2, #0
 8003d78:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003d7a:	4b35      	ldr	r3, [pc, #212]	; (8003e50 <MX_TIM3_Init+0x128>)
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003d80:	4833      	ldr	r0, [pc, #204]	; (8003e50 <MX_TIM3_Init+0x128>)
 8003d82:	f00a fe5a 	bl	800ea3a <HAL_TIM_Base_Init>
 8003d86:	4603      	mov	r3, r0
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d001      	beq.n	8003d90 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8003d8c:	f000 fb3a 	bl	8004404 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003d90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003d94:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003d96:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003d9a:	4619      	mov	r1, r3
 8003d9c:	482c      	ldr	r0, [pc, #176]	; (8003e50 <MX_TIM3_Init+0x128>)
 8003d9e:	f00b faf3 	bl	800f388 <HAL_TIM_ConfigClockSource>
 8003da2:	4603      	mov	r3, r0
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d001      	beq.n	8003dac <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8003da8:	f000 fb2c 	bl	8004404 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003dac:	4828      	ldr	r0, [pc, #160]	; (8003e50 <MX_TIM3_Init+0x128>)
 8003dae:	f00a ff0b 	bl	800ebc8 <HAL_TIM_PWM_Init>
 8003db2:	4603      	mov	r3, r0
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d001      	beq.n	8003dbc <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8003db8:	f000 fb24 	bl	8004404 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003dc4:	f107 031c 	add.w	r3, r7, #28
 8003dc8:	4619      	mov	r1, r3
 8003dca:	4821      	ldr	r0, [pc, #132]	; (8003e50 <MX_TIM3_Init+0x128>)
 8003dcc:	f00c f824 	bl	800fe18 <HAL_TIMEx_MasterConfigSynchronization>
 8003dd0:	4603      	mov	r3, r0
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d001      	beq.n	8003dda <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8003dd6:	f000 fb15 	bl	8004404 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003dda:	2360      	movs	r3, #96	; 0x60
 8003ddc:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003dde:	2300      	movs	r3, #0
 8003de0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003de2:	2300      	movs	r3, #0
 8003de4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003de6:	2300      	movs	r3, #0
 8003de8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003dea:	463b      	mov	r3, r7
 8003dec:	2200      	movs	r2, #0
 8003dee:	4619      	mov	r1, r3
 8003df0:	4817      	ldr	r0, [pc, #92]	; (8003e50 <MX_TIM3_Init+0x128>)
 8003df2:	f00b f9b9 	bl	800f168 <HAL_TIM_PWM_ConfigChannel>
 8003df6:	4603      	mov	r3, r0
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d001      	beq.n	8003e00 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8003dfc:	f000 fb02 	bl	8004404 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003e00:	463b      	mov	r3, r7
 8003e02:	2204      	movs	r2, #4
 8003e04:	4619      	mov	r1, r3
 8003e06:	4812      	ldr	r0, [pc, #72]	; (8003e50 <MX_TIM3_Init+0x128>)
 8003e08:	f00b f9ae 	bl	800f168 <HAL_TIM_PWM_ConfigChannel>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d001      	beq.n	8003e16 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 8003e12:	f000 faf7 	bl	8004404 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003e16:	463b      	mov	r3, r7
 8003e18:	2208      	movs	r2, #8
 8003e1a:	4619      	mov	r1, r3
 8003e1c:	480c      	ldr	r0, [pc, #48]	; (8003e50 <MX_TIM3_Init+0x128>)
 8003e1e:	f00b f9a3 	bl	800f168 <HAL_TIM_PWM_ConfigChannel>
 8003e22:	4603      	mov	r3, r0
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d001      	beq.n	8003e2c <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 8003e28:	f000 faec 	bl	8004404 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003e2c:	463b      	mov	r3, r7
 8003e2e:	220c      	movs	r2, #12
 8003e30:	4619      	mov	r1, r3
 8003e32:	4807      	ldr	r0, [pc, #28]	; (8003e50 <MX_TIM3_Init+0x128>)
 8003e34:	f00b f998 	bl	800f168 <HAL_TIM_PWM_ConfigChannel>
 8003e38:	4603      	mov	r3, r0
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d001      	beq.n	8003e42 <MX_TIM3_Init+0x11a>
  {
    Error_Handler();
 8003e3e:	f000 fae1 	bl	8004404 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003e42:	4803      	ldr	r0, [pc, #12]	; (8003e50 <MX_TIM3_Init+0x128>)
 8003e44:	f000 fc4a 	bl	80046dc <HAL_TIM_MspPostInit>

}
 8003e48:	bf00      	nop
 8003e4a:	3738      	adds	r7, #56	; 0x38
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	bd80      	pop	{r7, pc}
 8003e50:	24000990 	.word	0x24000990
 8003e54:	40000400 	.word	0x40000400

08003e58 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b084      	sub	sp, #16
 8003e5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003e5e:	1d3b      	adds	r3, r7, #4
 8003e60:	2200      	movs	r2, #0
 8003e62:	601a      	str	r2, [r3, #0]
 8003e64:	605a      	str	r2, [r3, #4]
 8003e66:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8003e68:	4b14      	ldr	r3, [pc, #80]	; (8003ebc <MX_TIM7_Init+0x64>)
 8003e6a:	4a15      	ldr	r2, [pc, #84]	; (8003ec0 <MX_TIM7_Init+0x68>)
 8003e6c:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 39999;
 8003e6e:	4b13      	ldr	r3, [pc, #76]	; (8003ebc <MX_TIM7_Init+0x64>)
 8003e70:	f649 423f 	movw	r2, #39999	; 0x9c3f
 8003e74:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003e76:	4b11      	ldr	r3, [pc, #68]	; (8003ebc <MX_TIM7_Init+0x64>)
 8003e78:	2200      	movs	r2, #0
 8003e7a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 5;
 8003e7c:	4b0f      	ldr	r3, [pc, #60]	; (8003ebc <MX_TIM7_Init+0x64>)
 8003e7e:	2205      	movs	r2, #5
 8003e80:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003e82:	4b0e      	ldr	r3, [pc, #56]	; (8003ebc <MX_TIM7_Init+0x64>)
 8003e84:	2280      	movs	r2, #128	; 0x80
 8003e86:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8003e88:	480c      	ldr	r0, [pc, #48]	; (8003ebc <MX_TIM7_Init+0x64>)
 8003e8a:	f00a fdd6 	bl	800ea3a <HAL_TIM_Base_Init>
 8003e8e:	4603      	mov	r3, r0
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d001      	beq.n	8003e98 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8003e94:	f000 fab6 	bl	8004404 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003e98:	2300      	movs	r3, #0
 8003e9a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8003ea0:	1d3b      	adds	r3, r7, #4
 8003ea2:	4619      	mov	r1, r3
 8003ea4:	4805      	ldr	r0, [pc, #20]	; (8003ebc <MX_TIM7_Init+0x64>)
 8003ea6:	f00b ffb7 	bl	800fe18 <HAL_TIMEx_MasterConfigSynchronization>
 8003eaa:	4603      	mov	r3, r0
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d001      	beq.n	8003eb4 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8003eb0:	f000 faa8 	bl	8004404 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8003eb4:	bf00      	nop
 8003eb6:	3710      	adds	r7, #16
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bd80      	pop	{r7, pc}
 8003ebc:	24000d04 	.word	0x24000d04
 8003ec0:	40001400 	.word	0x40001400

08003ec4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003ec8:	4b22      	ldr	r3, [pc, #136]	; (8003f54 <MX_USART1_UART_Init+0x90>)
 8003eca:	4a23      	ldr	r2, [pc, #140]	; (8003f58 <MX_USART1_UART_Init+0x94>)
 8003ecc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003ece:	4b21      	ldr	r3, [pc, #132]	; (8003f54 <MX_USART1_UART_Init+0x90>)
 8003ed0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003ed4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003ed6:	4b1f      	ldr	r3, [pc, #124]	; (8003f54 <MX_USART1_UART_Init+0x90>)
 8003ed8:	2200      	movs	r2, #0
 8003eda:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003edc:	4b1d      	ldr	r3, [pc, #116]	; (8003f54 <MX_USART1_UART_Init+0x90>)
 8003ede:	2200      	movs	r2, #0
 8003ee0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003ee2:	4b1c      	ldr	r3, [pc, #112]	; (8003f54 <MX_USART1_UART_Init+0x90>)
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003ee8:	4b1a      	ldr	r3, [pc, #104]	; (8003f54 <MX_USART1_UART_Init+0x90>)
 8003eea:	220c      	movs	r2, #12
 8003eec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003eee:	4b19      	ldr	r3, [pc, #100]	; (8003f54 <MX_USART1_UART_Init+0x90>)
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003ef4:	4b17      	ldr	r3, [pc, #92]	; (8003f54 <MX_USART1_UART_Init+0x90>)
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003efa:	4b16      	ldr	r3, [pc, #88]	; (8003f54 <MX_USART1_UART_Init+0x90>)
 8003efc:	2200      	movs	r2, #0
 8003efe:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003f00:	4b14      	ldr	r3, [pc, #80]	; (8003f54 <MX_USART1_UART_Init+0x90>)
 8003f02:	2200      	movs	r2, #0
 8003f04:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003f06:	4b13      	ldr	r3, [pc, #76]	; (8003f54 <MX_USART1_UART_Init+0x90>)
 8003f08:	2200      	movs	r2, #0
 8003f0a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003f0c:	4811      	ldr	r0, [pc, #68]	; (8003f54 <MX_USART1_UART_Init+0x90>)
 8003f0e:	f00c f829 	bl	800ff64 <HAL_UART_Init>
 8003f12:	4603      	mov	r3, r0
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d001      	beq.n	8003f1c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8003f18:	f000 fa74 	bl	8004404 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003f1c:	2100      	movs	r1, #0
 8003f1e:	480d      	ldr	r0, [pc, #52]	; (8003f54 <MX_USART1_UART_Init+0x90>)
 8003f20:	f00d fd14 	bl	801194c <HAL_UARTEx_SetTxFifoThreshold>
 8003f24:	4603      	mov	r3, r0
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d001      	beq.n	8003f2e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8003f2a:	f000 fa6b 	bl	8004404 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003f2e:	2100      	movs	r1, #0
 8003f30:	4808      	ldr	r0, [pc, #32]	; (8003f54 <MX_USART1_UART_Init+0x90>)
 8003f32:	f00d fd49 	bl	80119c8 <HAL_UARTEx_SetRxFifoThreshold>
 8003f36:	4603      	mov	r3, r0
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d001      	beq.n	8003f40 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8003f3c:	f000 fa62 	bl	8004404 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8003f40:	4804      	ldr	r0, [pc, #16]	; (8003f54 <MX_USART1_UART_Init+0x90>)
 8003f42:	f00d fcca 	bl	80118da <HAL_UARTEx_DisableFifoMode>
 8003f46:	4603      	mov	r3, r0
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d001      	beq.n	8003f50 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8003f4c:	f000 fa5a 	bl	8004404 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003f50:	bf00      	nop
 8003f52:	bd80      	pop	{r7, pc}
 8003f54:	24000ad4 	.word	0x24000ad4
 8003f58:	40011000 	.word	0x40011000

08003f5c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003f60:	4b22      	ldr	r3, [pc, #136]	; (8003fec <MX_USART2_UART_Init+0x90>)
 8003f62:	4a23      	ldr	r2, [pc, #140]	; (8003ff0 <MX_USART2_UART_Init+0x94>)
 8003f64:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003f66:	4b21      	ldr	r3, [pc, #132]	; (8003fec <MX_USART2_UART_Init+0x90>)
 8003f68:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003f6c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003f6e:	4b1f      	ldr	r3, [pc, #124]	; (8003fec <MX_USART2_UART_Init+0x90>)
 8003f70:	2200      	movs	r2, #0
 8003f72:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003f74:	4b1d      	ldr	r3, [pc, #116]	; (8003fec <MX_USART2_UART_Init+0x90>)
 8003f76:	2200      	movs	r2, #0
 8003f78:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003f7a:	4b1c      	ldr	r3, [pc, #112]	; (8003fec <MX_USART2_UART_Init+0x90>)
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003f80:	4b1a      	ldr	r3, [pc, #104]	; (8003fec <MX_USART2_UART_Init+0x90>)
 8003f82:	220c      	movs	r2, #12
 8003f84:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003f86:	4b19      	ldr	r3, [pc, #100]	; (8003fec <MX_USART2_UART_Init+0x90>)
 8003f88:	2200      	movs	r2, #0
 8003f8a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003f8c:	4b17      	ldr	r3, [pc, #92]	; (8003fec <MX_USART2_UART_Init+0x90>)
 8003f8e:	2200      	movs	r2, #0
 8003f90:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003f92:	4b16      	ldr	r3, [pc, #88]	; (8003fec <MX_USART2_UART_Init+0x90>)
 8003f94:	2200      	movs	r2, #0
 8003f96:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003f98:	4b14      	ldr	r3, [pc, #80]	; (8003fec <MX_USART2_UART_Init+0x90>)
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003f9e:	4b13      	ldr	r3, [pc, #76]	; (8003fec <MX_USART2_UART_Init+0x90>)
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003fa4:	4811      	ldr	r0, [pc, #68]	; (8003fec <MX_USART2_UART_Init+0x90>)
 8003fa6:	f00b ffdd 	bl	800ff64 <HAL_UART_Init>
 8003faa:	4603      	mov	r3, r0
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d001      	beq.n	8003fb4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8003fb0:	f000 fa28 	bl	8004404 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003fb4:	2100      	movs	r1, #0
 8003fb6:	480d      	ldr	r0, [pc, #52]	; (8003fec <MX_USART2_UART_Init+0x90>)
 8003fb8:	f00d fcc8 	bl	801194c <HAL_UARTEx_SetTxFifoThreshold>
 8003fbc:	4603      	mov	r3, r0
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d001      	beq.n	8003fc6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8003fc2:	f000 fa1f 	bl	8004404 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003fc6:	2100      	movs	r1, #0
 8003fc8:	4808      	ldr	r0, [pc, #32]	; (8003fec <MX_USART2_UART_Init+0x90>)
 8003fca:	f00d fcfd 	bl	80119c8 <HAL_UARTEx_SetRxFifoThreshold>
 8003fce:	4603      	mov	r3, r0
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d001      	beq.n	8003fd8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8003fd4:	f000 fa16 	bl	8004404 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8003fd8:	4804      	ldr	r0, [pc, #16]	; (8003fec <MX_USART2_UART_Init+0x90>)
 8003fda:	f00d fc7e 	bl	80118da <HAL_UARTEx_DisableFifoMode>
 8003fde:	4603      	mov	r3, r0
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d001      	beq.n	8003fe8 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8003fe4:	f000 fa0e 	bl	8004404 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003fe8:	bf00      	nop
 8003fea:	bd80      	pop	{r7, pc}
 8003fec:	24000c68 	.word	0x24000c68
 8003ff0:	40004400 	.word	0x40004400

08003ff4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b082      	sub	sp, #8
 8003ff8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003ffa:	4b19      	ldr	r3, [pc, #100]	; (8004060 <MX_DMA_Init+0x6c>)
 8003ffc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8004000:	4a17      	ldr	r2, [pc, #92]	; (8004060 <MX_DMA_Init+0x6c>)
 8004002:	f043 0301 	orr.w	r3, r3, #1
 8004006:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800400a:	4b15      	ldr	r3, [pc, #84]	; (8004060 <MX_DMA_Init+0x6c>)
 800400c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8004010:	f003 0301 	and.w	r3, r3, #1
 8004014:	607b      	str	r3, [r7, #4]
 8004016:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8004018:	2200      	movs	r2, #0
 800401a:	2100      	movs	r1, #0
 800401c:	200b      	movs	r0, #11
 800401e:	f001 fe72 	bl	8005d06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8004022:	200b      	movs	r0, #11
 8004024:	f001 fe89 	bl	8005d3a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8004028:	2200      	movs	r2, #0
 800402a:	2100      	movs	r1, #0
 800402c:	200c      	movs	r0, #12
 800402e:	f001 fe6a 	bl	8005d06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8004032:	200c      	movs	r0, #12
 8004034:	f001 fe81 	bl	8005d3a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8004038:	2200      	movs	r2, #0
 800403a:	2100      	movs	r1, #0
 800403c:	200d      	movs	r0, #13
 800403e:	f001 fe62 	bl	8005d06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8004042:	200d      	movs	r0, #13
 8004044:	f001 fe79 	bl	8005d3a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8004048:	2200      	movs	r2, #0
 800404a:	2100      	movs	r1, #0
 800404c:	200e      	movs	r0, #14
 800404e:	f001 fe5a 	bl	8005d06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8004052:	200e      	movs	r0, #14
 8004054:	f001 fe71 	bl	8005d3a <HAL_NVIC_EnableIRQ>

}
 8004058:	bf00      	nop
 800405a:	3708      	adds	r7, #8
 800405c:	46bd      	mov	sp, r7
 800405e:	bd80      	pop	{r7, pc}
 8004060:	58024400 	.word	0x58024400

08004064 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b08a      	sub	sp, #40	; 0x28
 8004068:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800406a:	f107 0314 	add.w	r3, r7, #20
 800406e:	2200      	movs	r2, #0
 8004070:	601a      	str	r2, [r3, #0]
 8004072:	605a      	str	r2, [r3, #4]
 8004074:	609a      	str	r2, [r3, #8]
 8004076:	60da      	str	r2, [r3, #12]
 8004078:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800407a:	4b44      	ldr	r3, [pc, #272]	; (800418c <MX_GPIO_Init+0x128>)
 800407c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004080:	4a42      	ldr	r2, [pc, #264]	; (800418c <MX_GPIO_Init+0x128>)
 8004082:	f043 0310 	orr.w	r3, r3, #16
 8004086:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800408a:	4b40      	ldr	r3, [pc, #256]	; (800418c <MX_GPIO_Init+0x128>)
 800408c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004090:	f003 0310 	and.w	r3, r3, #16
 8004094:	613b      	str	r3, [r7, #16]
 8004096:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004098:	4b3c      	ldr	r3, [pc, #240]	; (800418c <MX_GPIO_Init+0x128>)
 800409a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800409e:	4a3b      	ldr	r2, [pc, #236]	; (800418c <MX_GPIO_Init+0x128>)
 80040a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80040a4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80040a8:	4b38      	ldr	r3, [pc, #224]	; (800418c <MX_GPIO_Init+0x128>)
 80040aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80040ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040b2:	60fb      	str	r3, [r7, #12]
 80040b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80040b6:	4b35      	ldr	r3, [pc, #212]	; (800418c <MX_GPIO_Init+0x128>)
 80040b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80040bc:	4a33      	ldr	r2, [pc, #204]	; (800418c <MX_GPIO_Init+0x128>)
 80040be:	f043 0301 	orr.w	r3, r3, #1
 80040c2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80040c6:	4b31      	ldr	r3, [pc, #196]	; (800418c <MX_GPIO_Init+0x128>)
 80040c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80040cc:	f003 0301 	and.w	r3, r3, #1
 80040d0:	60bb      	str	r3, [r7, #8]
 80040d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80040d4:	4b2d      	ldr	r3, [pc, #180]	; (800418c <MX_GPIO_Init+0x128>)
 80040d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80040da:	4a2c      	ldr	r2, [pc, #176]	; (800418c <MX_GPIO_Init+0x128>)
 80040dc:	f043 0302 	orr.w	r3, r3, #2
 80040e0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80040e4:	4b29      	ldr	r3, [pc, #164]	; (800418c <MX_GPIO_Init+0x128>)
 80040e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80040ea:	f003 0302 	and.w	r3, r3, #2
 80040ee:	607b      	str	r3, [r7, #4]
 80040f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80040f2:	4b26      	ldr	r3, [pc, #152]	; (800418c <MX_GPIO_Init+0x128>)
 80040f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80040f8:	4a24      	ldr	r2, [pc, #144]	; (800418c <MX_GPIO_Init+0x128>)
 80040fa:	f043 0304 	orr.w	r3, r3, #4
 80040fe:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004102:	4b22      	ldr	r3, [pc, #136]	; (800418c <MX_GPIO_Init+0x128>)
 8004104:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004108:	f003 0304 	and.w	r3, r3, #4
 800410c:	603b      	str	r3, [r7, #0]
 800410e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_RESET);
 8004110:	2200      	movs	r2, #0
 8004112:	2108      	movs	r1, #8
 8004114:	481e      	ldr	r0, [pc, #120]	; (8004190 <MX_GPIO_Init+0x12c>)
 8004116:	f004 fe2f 	bl	8008d78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800411a:	2200      	movs	r2, #0
 800411c:	2102      	movs	r1, #2
 800411e:	481d      	ldr	r0, [pc, #116]	; (8004194 <MX_GPIO_Init+0x130>)
 8004120:	f004 fe2a 	bl	8008d78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W25qxx_CS_GPIO_Port, W25qxx_CS_Pin, GPIO_PIN_RESET);
 8004124:	2200      	movs	r2, #0
 8004126:	2140      	movs	r1, #64	; 0x40
 8004128:	481b      	ldr	r0, [pc, #108]	; (8004198 <MX_GPIO_Init+0x134>)
 800412a:	f004 fe25 	bl	8008d78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Buzzer_Pin */
  GPIO_InitStruct.Pin = Buzzer_Pin;
 800412e:	2308      	movs	r3, #8
 8004130:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004132:	2301      	movs	r3, #1
 8004134:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004136:	2300      	movs	r3, #0
 8004138:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800413a:	2300      	movs	r3, #0
 800413c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 800413e:	f107 0314 	add.w	r3, r7, #20
 8004142:	4619      	mov	r1, r3
 8004144:	4812      	ldr	r0, [pc, #72]	; (8004190 <MX_GPIO_Init+0x12c>)
 8004146:	f004 fc67 	bl	8008a18 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800414a:	2302      	movs	r3, #2
 800414c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800414e:	2301      	movs	r3, #1
 8004150:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004152:	2300      	movs	r3, #0
 8004154:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004156:	2300      	movs	r3, #0
 8004158:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800415a:	f107 0314 	add.w	r3, r7, #20
 800415e:	4619      	mov	r1, r3
 8004160:	480c      	ldr	r0, [pc, #48]	; (8004194 <MX_GPIO_Init+0x130>)
 8004162:	f004 fc59 	bl	8008a18 <HAL_GPIO_Init>

  /*Configure GPIO pin : W25qxx_CS_Pin */
  GPIO_InitStruct.Pin = W25qxx_CS_Pin;
 8004166:	2340      	movs	r3, #64	; 0x40
 8004168:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800416a:	2301      	movs	r3, #1
 800416c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800416e:	2300      	movs	r3, #0
 8004170:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004172:	2300      	movs	r3, #0
 8004174:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(W25qxx_CS_GPIO_Port, &GPIO_InitStruct);
 8004176:	f107 0314 	add.w	r3, r7, #20
 800417a:	4619      	mov	r1, r3
 800417c:	4806      	ldr	r0, [pc, #24]	; (8004198 <MX_GPIO_Init+0x134>)
 800417e:	f004 fc4b 	bl	8008a18 <HAL_GPIO_Init>

}
 8004182:	bf00      	nop
 8004184:	3728      	adds	r7, #40	; 0x28
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}
 800418a:	bf00      	nop
 800418c:	58024400 	.word	0x58024400
 8004190:	58021000 	.word	0x58021000
 8004194:	58020000 	.word	0x58020000
 8004198:	58020400 	.word	0x58020400

0800419c <Compass_Calibration>:

/* USER CODE BEGIN 4 */
void Compass_Calibration(uint8_t mag_calibration_enable)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b084      	sub	sp, #16
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	4603      	mov	r3, r0
 80041a4:	71fb      	strb	r3, [r7, #7]
	if(mag_calibration_enable == 1)
 80041a6:	79fb      	ldrb	r3, [r7, #7]
 80041a8:	2b01      	cmp	r3, #1
 80041aa:	f040 80d6 	bne.w	800435a <Compass_Calibration+0x1be>
	{
		for(int i =0;i<5;i++)
 80041ae:	2300      	movs	r3, #0
 80041b0:	60fb      	str	r3, [r7, #12]
 80041b2:	e00b      	b.n	80041cc <Compass_Calibration+0x30>
		{
			MPU9250_Read_All(&hi2c1);
 80041b4:	486b      	ldr	r0, [pc, #428]	; (8004364 <Compass_Calibration+0x1c8>)
 80041b6:	f7fc fd69 	bl	8000c8c <MPU9250_Read_All>
			HAL_Delay(1);
 80041ba:	2001      	movs	r0, #1
 80041bc:	f001 fc98 	bl	8005af0 <HAL_Delay>
			MPU9250_Parsing_NoOffset(&MPU9250);
 80041c0:	4869      	ldr	r0, [pc, #420]	; (8004368 <Compass_Calibration+0x1cc>)
 80041c2:	f7fc ff0d 	bl	8000fe0 <MPU9250_Parsing_NoOffset>
		for(int i =0;i<5;i++)
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	3301      	adds	r3, #1
 80041ca:	60fb      	str	r3, [r7, #12]
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2b04      	cmp	r3, #4
 80041d0:	ddf0      	ble.n	80041b4 <Compass_Calibration+0x18>
		}
		MPU9250.Mx_Max = MPU9250.Mx;
 80041d2:	4b65      	ldr	r3, [pc, #404]	; (8004368 <Compass_Calibration+0x1cc>)
 80041d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041d6:	4a64      	ldr	r2, [pc, #400]	; (8004368 <Compass_Calibration+0x1cc>)
 80041d8:	6593      	str	r3, [r2, #88]	; 0x58
		MPU9250.Mx_Min = MPU9250.Mx;
 80041da:	4b63      	ldr	r3, [pc, #396]	; (8004368 <Compass_Calibration+0x1cc>)
 80041dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041de:	4a62      	ldr	r2, [pc, #392]	; (8004368 <Compass_Calibration+0x1cc>)
 80041e0:	64d3      	str	r3, [r2, #76]	; 0x4c
		MPU9250.My_Max = MPU9250.My;
 80041e2:	4b61      	ldr	r3, [pc, #388]	; (8004368 <Compass_Calibration+0x1cc>)
 80041e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041e6:	4a60      	ldr	r2, [pc, #384]	; (8004368 <Compass_Calibration+0x1cc>)
 80041e8:	65d3      	str	r3, [r2, #92]	; 0x5c
		MPU9250.My_Min = MPU9250.My;
 80041ea:	4b5f      	ldr	r3, [pc, #380]	; (8004368 <Compass_Calibration+0x1cc>)
 80041ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041ee:	4a5e      	ldr	r2, [pc, #376]	; (8004368 <Compass_Calibration+0x1cc>)
 80041f0:	6513      	str	r3, [r2, #80]	; 0x50
		MPU9250.Mz_Max = MPU9250.Mz;
 80041f2:	4b5d      	ldr	r3, [pc, #372]	; (8004368 <Compass_Calibration+0x1cc>)
 80041f4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80041f6:	4a5c      	ldr	r2, [pc, #368]	; (8004368 <Compass_Calibration+0x1cc>)
 80041f8:	6613      	str	r3, [r2, #96]	; 0x60
		MPU9250.Mz_Min = MPU9250.Mz;
 80041fa:	4b5b      	ldr	r3, [pc, #364]	; (8004368 <Compass_Calibration+0x1cc>)
 80041fc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80041fe:	4a5a      	ldr	r2, [pc, #360]	; (8004368 <Compass_Calibration+0x1cc>)
 8004200:	6553      	str	r3, [r2, #84]	; 0x54

		while(mag_calibration_enable != 0)
 8004202:	e065      	b.n	80042d0 <Compass_Calibration+0x134>
		{
			Receive_Command();
 8004204:	f000 fd82 	bl	8004d0c <Receive_Command>
			MPU9250_Read_All(&hi2c1);
 8004208:	4856      	ldr	r0, [pc, #344]	; (8004364 <Compass_Calibration+0x1c8>)
 800420a:	f7fc fd3f 	bl	8000c8c <MPU9250_Read_All>
			HAL_Delay(1);
 800420e:	2001      	movs	r0, #1
 8004210:	f001 fc6e 	bl	8005af0 <HAL_Delay>
			MPU9250_Parsing_NoOffset(&MPU9250);
 8004214:	4854      	ldr	r0, [pc, #336]	; (8004368 <Compass_Calibration+0x1cc>)
 8004216:	f7fc fee3 	bl	8000fe0 <MPU9250_Parsing_NoOffset>
			if(MPU9250.Mx > MPU9250.Mx_Max) MPU9250.Mx_Max = MPU9250.Mx;
 800421a:	4b53      	ldr	r3, [pc, #332]	; (8004368 <Compass_Calibration+0x1cc>)
 800421c:	ed93 7a1c 	vldr	s14, [r3, #112]	; 0x70
 8004220:	4b51      	ldr	r3, [pc, #324]	; (8004368 <Compass_Calibration+0x1cc>)
 8004222:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8004226:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800422a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800422e:	dd03      	ble.n	8004238 <Compass_Calibration+0x9c>
 8004230:	4b4d      	ldr	r3, [pc, #308]	; (8004368 <Compass_Calibration+0x1cc>)
 8004232:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004234:	4a4c      	ldr	r2, [pc, #304]	; (8004368 <Compass_Calibration+0x1cc>)
 8004236:	6593      	str	r3, [r2, #88]	; 0x58
			if(MPU9250.Mx < MPU9250.Mx_Min) MPU9250.Mx_Min = MPU9250.Mx;
 8004238:	4b4b      	ldr	r3, [pc, #300]	; (8004368 <Compass_Calibration+0x1cc>)
 800423a:	ed93 7a1c 	vldr	s14, [r3, #112]	; 0x70
 800423e:	4b4a      	ldr	r3, [pc, #296]	; (8004368 <Compass_Calibration+0x1cc>)
 8004240:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8004244:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004248:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800424c:	d503      	bpl.n	8004256 <Compass_Calibration+0xba>
 800424e:	4b46      	ldr	r3, [pc, #280]	; (8004368 <Compass_Calibration+0x1cc>)
 8004250:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004252:	4a45      	ldr	r2, [pc, #276]	; (8004368 <Compass_Calibration+0x1cc>)
 8004254:	64d3      	str	r3, [r2, #76]	; 0x4c

			if(MPU9250.My > MPU9250.My_Max) MPU9250.My_Max = MPU9250.My;
 8004256:	4b44      	ldr	r3, [pc, #272]	; (8004368 <Compass_Calibration+0x1cc>)
 8004258:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 800425c:	4b42      	ldr	r3, [pc, #264]	; (8004368 <Compass_Calibration+0x1cc>)
 800425e:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8004262:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004266:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800426a:	dd03      	ble.n	8004274 <Compass_Calibration+0xd8>
 800426c:	4b3e      	ldr	r3, [pc, #248]	; (8004368 <Compass_Calibration+0x1cc>)
 800426e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004270:	4a3d      	ldr	r2, [pc, #244]	; (8004368 <Compass_Calibration+0x1cc>)
 8004272:	65d3      	str	r3, [r2, #92]	; 0x5c
			if(MPU9250.My < MPU9250.My_Min) MPU9250.My_Min = MPU9250.My;
 8004274:	4b3c      	ldr	r3, [pc, #240]	; (8004368 <Compass_Calibration+0x1cc>)
 8004276:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 800427a:	4b3b      	ldr	r3, [pc, #236]	; (8004368 <Compass_Calibration+0x1cc>)
 800427c:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8004280:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004284:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004288:	d503      	bpl.n	8004292 <Compass_Calibration+0xf6>
 800428a:	4b37      	ldr	r3, [pc, #220]	; (8004368 <Compass_Calibration+0x1cc>)
 800428c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800428e:	4a36      	ldr	r2, [pc, #216]	; (8004368 <Compass_Calibration+0x1cc>)
 8004290:	6513      	str	r3, [r2, #80]	; 0x50

			if(MPU9250.Mz > MPU9250.Mz_Max) MPU9250.Mz_Max = MPU9250.Mz;
 8004292:	4b35      	ldr	r3, [pc, #212]	; (8004368 <Compass_Calibration+0x1cc>)
 8004294:	ed93 7a1e 	vldr	s14, [r3, #120]	; 0x78
 8004298:	4b33      	ldr	r3, [pc, #204]	; (8004368 <Compass_Calibration+0x1cc>)
 800429a:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 800429e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80042a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042a6:	dd03      	ble.n	80042b0 <Compass_Calibration+0x114>
 80042a8:	4b2f      	ldr	r3, [pc, #188]	; (8004368 <Compass_Calibration+0x1cc>)
 80042aa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80042ac:	4a2e      	ldr	r2, [pc, #184]	; (8004368 <Compass_Calibration+0x1cc>)
 80042ae:	6613      	str	r3, [r2, #96]	; 0x60
			if(MPU9250.Mz < MPU9250.Mz_Min) MPU9250.Mz_Min = MPU9250.Mz;
 80042b0:	4b2d      	ldr	r3, [pc, #180]	; (8004368 <Compass_Calibration+0x1cc>)
 80042b2:	ed93 7a1e 	vldr	s14, [r3, #120]	; 0x78
 80042b6:	4b2c      	ldr	r3, [pc, #176]	; (8004368 <Compass_Calibration+0x1cc>)
 80042b8:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 80042bc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80042c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042c4:	d400      	bmi.n	80042c8 <Compass_Calibration+0x12c>
 80042c6:	e003      	b.n	80042d0 <Compass_Calibration+0x134>
 80042c8:	4b27      	ldr	r3, [pc, #156]	; (8004368 <Compass_Calibration+0x1cc>)
 80042ca:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80042cc:	4a26      	ldr	r2, [pc, #152]	; (8004368 <Compass_Calibration+0x1cc>)
 80042ce:	6553      	str	r3, [r2, #84]	; 0x54
		while(mag_calibration_enable != 0)
 80042d0:	79fb      	ldrb	r3, [r7, #7]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d196      	bne.n	8004204 <Compass_Calibration+0x68>
		}
		MPU9250.Mx_Offset = (MPU9250.Mx_Max + MPU9250.Mx_Min) / 2;
 80042d6:	4b24      	ldr	r3, [pc, #144]	; (8004368 <Compass_Calibration+0x1cc>)
 80042d8:	ed93 7a16 	vldr	s14, [r3, #88]	; 0x58
 80042dc:	4b22      	ldr	r3, [pc, #136]	; (8004368 <Compass_Calibration+0x1cc>)
 80042de:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 80042e2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80042e6:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80042ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80042ee:	4b1e      	ldr	r3, [pc, #120]	; (8004368 <Compass_Calibration+0x1cc>)
 80042f0:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
		MPU9250.My_Offset = (MPU9250.My_Max + MPU9250.My_Min) / 2;
 80042f4:	4b1c      	ldr	r3, [pc, #112]	; (8004368 <Compass_Calibration+0x1cc>)
 80042f6:	ed93 7a17 	vldr	s14, [r3, #92]	; 0x5c
 80042fa:	4b1b      	ldr	r3, [pc, #108]	; (8004368 <Compass_Calibration+0x1cc>)
 80042fc:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8004300:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004304:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8004308:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800430c:	4b16      	ldr	r3, [pc, #88]	; (8004368 <Compass_Calibration+0x1cc>)
 800430e:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
		MPU9250.Mz_Offset = (MPU9250.Mz_Max + MPU9250.Mz_Min) / 2;
 8004312:	4b15      	ldr	r3, [pc, #84]	; (8004368 <Compass_Calibration+0x1cc>)
 8004314:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 8004318:	4b13      	ldr	r3, [pc, #76]	; (8004368 <Compass_Calibration+0x1cc>)
 800431a:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 800431e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004322:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8004326:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800432a:	4b0f      	ldr	r3, [pc, #60]	; (8004368 <Compass_Calibration+0x1cc>)
 800432c:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c

		*(float*)&Mag_Calib[0] = MPU9250.Mx_Offset;
 8004330:	4a0e      	ldr	r2, [pc, #56]	; (800436c <Compass_Calibration+0x1d0>)
 8004332:	4b0d      	ldr	r3, [pc, #52]	; (8004368 <Compass_Calibration+0x1cc>)
 8004334:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004336:	6013      	str	r3, [r2, #0]
		*(float*)&Mag_Calib[4] = MPU9250.My_Offset;
 8004338:	4a0d      	ldr	r2, [pc, #52]	; (8004370 <Compass_Calibration+0x1d4>)
 800433a:	4b0b      	ldr	r3, [pc, #44]	; (8004368 <Compass_Calibration+0x1cc>)
 800433c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800433e:	6013      	str	r3, [r2, #0]
		*(float*)&Mag_Calib[8] = MPU9250.Mz_Offset;
 8004340:	4a0c      	ldr	r2, [pc, #48]	; (8004374 <Compass_Calibration+0x1d8>)
 8004342:	4b09      	ldr	r3, [pc, #36]	; (8004368 <Compass_Calibration+0x1cc>)
 8004344:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004346:	6013      	str	r3, [r2, #0]

		W25qxx_EraseSector(0);
 8004348:	2000      	movs	r0, #0
 800434a:	f001 f8e1 	bl	8005510 <W25qxx_EraseSector>
		W25qxx_WriteSector(Mag_Calib, 0, 0, 12);
 800434e:	230c      	movs	r3, #12
 8004350:	2200      	movs	r2, #0
 8004352:	2100      	movs	r1, #0
 8004354:	4805      	ldr	r0, [pc, #20]	; (800436c <Compass_Calibration+0x1d0>)
 8004356:	f001 f9cd 	bl	80056f4 <W25qxx_WriteSector>
	}
}
 800435a:	bf00      	nop
 800435c:	3710      	adds	r7, #16
 800435e:	46bd      	mov	sp, r7
 8004360:	bd80      	pop	{r7, pc}
 8004362:	bf00      	nop
 8004364:	24000944 	.word	0x24000944
 8004368:	24000278 	.word	0x24000278
 800436c:	24000cf8 	.word	0x24000cf8
 8004370:	24000cfc 	.word	0x24000cfc
 8004374:	24000d00 	.word	0x24000d00

08004378 <ESC_Calibration>:

void ESC_Calibration(void)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	af00      	add	r7, sp, #0
	TIM3->CCR1 = 20000;
 800437c:	4b14      	ldr	r3, [pc, #80]	; (80043d0 <ESC_Calibration+0x58>)
 800437e:	f644 6220 	movw	r2, #20000	; 0x4e20
 8004382:	635a      	str	r2, [r3, #52]	; 0x34
	TIM3->CCR2 = 20000;
 8004384:	4b12      	ldr	r3, [pc, #72]	; (80043d0 <ESC_Calibration+0x58>)
 8004386:	f644 6220 	movw	r2, #20000	; 0x4e20
 800438a:	639a      	str	r2, [r3, #56]	; 0x38
	TIM3->CCR3 = 20000;
 800438c:	4b10      	ldr	r3, [pc, #64]	; (80043d0 <ESC_Calibration+0x58>)
 800438e:	f644 6220 	movw	r2, #20000	; 0x4e20
 8004392:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM3->CCR4 = 20000;
 8004394:	4b0e      	ldr	r3, [pc, #56]	; (80043d0 <ESC_Calibration+0x58>)
 8004396:	f644 6220 	movw	r2, #20000	; 0x4e20
 800439a:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(7000);
 800439c:	f641 3058 	movw	r0, #7000	; 0x1b58
 80043a0:	f001 fba6 	bl	8005af0 <HAL_Delay>
	TIM3->CCR1 = 10000;
 80043a4:	4b0a      	ldr	r3, [pc, #40]	; (80043d0 <ESC_Calibration+0x58>)
 80043a6:	f242 7210 	movw	r2, #10000	; 0x2710
 80043aa:	635a      	str	r2, [r3, #52]	; 0x34
	TIM3->CCR2 = 10000;
 80043ac:	4b08      	ldr	r3, [pc, #32]	; (80043d0 <ESC_Calibration+0x58>)
 80043ae:	f242 7210 	movw	r2, #10000	; 0x2710
 80043b2:	639a      	str	r2, [r3, #56]	; 0x38
	TIM3->CCR3 = 10000;
 80043b4:	4b06      	ldr	r3, [pc, #24]	; (80043d0 <ESC_Calibration+0x58>)
 80043b6:	f242 7210 	movw	r2, #10000	; 0x2710
 80043ba:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM3->CCR4 = 10000;
 80043bc:	4b04      	ldr	r3, [pc, #16]	; (80043d0 <ESC_Calibration+0x58>)
 80043be:	f242 7210 	movw	r2, #10000	; 0x2710
 80043c2:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(8000);
 80043c4:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 80043c8:	f001 fb92 	bl	8005af0 <HAL_Delay>
}
 80043cc:	bf00      	nop
 80043ce:	bd80      	pop	{r7, pc}
 80043d0:	40000400 	.word	0x40000400

080043d4 <Stop_Motor>:

void Stop_Motor(int ccr)
{
 80043d4:	b480      	push	{r7}
 80043d6:	b083      	sub	sp, #12
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
	TIM3->CCR1 = ccr;
 80043dc:	4a08      	ldr	r2, [pc, #32]	; (8004400 <Stop_Motor+0x2c>)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6353      	str	r3, [r2, #52]	; 0x34
	TIM3->CCR2 = ccr;
 80043e2:	4a07      	ldr	r2, [pc, #28]	; (8004400 <Stop_Motor+0x2c>)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6393      	str	r3, [r2, #56]	; 0x38
	TIM3->CCR3 = ccr;
 80043e8:	4a05      	ldr	r2, [pc, #20]	; (8004400 <Stop_Motor+0x2c>)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	63d3      	str	r3, [r2, #60]	; 0x3c
	TIM3->CCR4 = ccr;
 80043ee:	4a04      	ldr	r2, [pc, #16]	; (8004400 <Stop_Motor+0x2c>)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6413      	str	r3, [r2, #64]	; 0x40
}
 80043f4:	bf00      	nop
 80043f6:	370c      	adds	r7, #12
 80043f8:	46bd      	mov	sp, r7
 80043fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fe:	4770      	bx	lr
 8004400:	40000400 	.word	0x40000400

08004404 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004404:	b480      	push	{r7}
 8004406:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004408:	b672      	cpsid	i
}
 800440a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800440c:	e7fe      	b.n	800440c <Error_Handler+0x8>
	...

08004410 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004410:	b480      	push	{r7}
 8004412:	b083      	sub	sp, #12
 8004414:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004416:	4b0a      	ldr	r3, [pc, #40]	; (8004440 <HAL_MspInit+0x30>)
 8004418:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800441c:	4a08      	ldr	r2, [pc, #32]	; (8004440 <HAL_MspInit+0x30>)
 800441e:	f043 0302 	orr.w	r3, r3, #2
 8004422:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8004426:	4b06      	ldr	r3, [pc, #24]	; (8004440 <HAL_MspInit+0x30>)
 8004428:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800442c:	f003 0302 	and.w	r3, r3, #2
 8004430:	607b      	str	r3, [r7, #4]
 8004432:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004434:	bf00      	nop
 8004436:	370c      	adds	r7, #12
 8004438:	46bd      	mov	sp, r7
 800443a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443e:	4770      	bx	lr
 8004440:	58024400 	.word	0x58024400

08004444 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b0b8      	sub	sp, #224	; 0xe0
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800444c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8004450:	2200      	movs	r2, #0
 8004452:	601a      	str	r2, [r3, #0]
 8004454:	605a      	str	r2, [r3, #4]
 8004456:	609a      	str	r2, [r3, #8]
 8004458:	60da      	str	r2, [r3, #12]
 800445a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800445c:	f107 0310 	add.w	r3, r7, #16
 8004460:	22bc      	movs	r2, #188	; 0xbc
 8004462:	2100      	movs	r1, #0
 8004464:	4618      	mov	r0, r3
 8004466:	f00d fb65 	bl	8011b34 <memset>
  if(hi2c->Instance==I2C1)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4a3f      	ldr	r2, [pc, #252]	; (800456c <HAL_I2C_MspInit+0x128>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d177      	bne.n	8004564 <HAL_I2C_MspInit+0x120>
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004474:	2308      	movs	r3, #8
 8004476:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8004478:	2300      	movs	r3, #0
 800447a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800447e:	f107 0310 	add.w	r3, r7, #16
 8004482:	4618      	mov	r0, r3
 8004484:	f007 febc 	bl	800c200 <HAL_RCCEx_PeriphCLKConfig>
 8004488:	4603      	mov	r3, r0
 800448a:	2b00      	cmp	r3, #0
 800448c:	d001      	beq.n	8004492 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800448e:	f7ff ffb9 	bl	8004404 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004492:	4b37      	ldr	r3, [pc, #220]	; (8004570 <HAL_I2C_MspInit+0x12c>)
 8004494:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004498:	4a35      	ldr	r2, [pc, #212]	; (8004570 <HAL_I2C_MspInit+0x12c>)
 800449a:	f043 0302 	orr.w	r3, r3, #2
 800449e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80044a2:	4b33      	ldr	r3, [pc, #204]	; (8004570 <HAL_I2C_MspInit+0x12c>)
 80044a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80044a8:	f003 0302 	and.w	r3, r3, #2
 80044ac:	60fb      	str	r3, [r7, #12]
 80044ae:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80044b0:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80044b4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80044b8:	2312      	movs	r3, #18
 80044ba:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044be:	2300      	movs	r3, #0
 80044c0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044c4:	2300      	movs	r3, #0
 80044c6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80044ca:	2304      	movs	r3, #4
 80044cc:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80044d0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80044d4:	4619      	mov	r1, r3
 80044d6:	4827      	ldr	r0, [pc, #156]	; (8004574 <HAL_I2C_MspInit+0x130>)
 80044d8:	f004 fa9e 	bl	8008a18 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80044dc:	4b24      	ldr	r3, [pc, #144]	; (8004570 <HAL_I2C_MspInit+0x12c>)
 80044de:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80044e2:	4a23      	ldr	r2, [pc, #140]	; (8004570 <HAL_I2C_MspInit+0x12c>)
 80044e4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80044e8:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80044ec:	4b20      	ldr	r3, [pc, #128]	; (8004570 <HAL_I2C_MspInit+0x12c>)
 80044ee:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80044f2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80044f6:	60bb      	str	r3, [r7, #8]
 80044f8:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream1;
 80044fa:	4b1f      	ldr	r3, [pc, #124]	; (8004578 <HAL_I2C_MspInit+0x134>)
 80044fc:	4a1f      	ldr	r2, [pc, #124]	; (800457c <HAL_I2C_MspInit+0x138>)
 80044fe:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_I2C1_RX;
 8004500:	4b1d      	ldr	r3, [pc, #116]	; (8004578 <HAL_I2C_MspInit+0x134>)
 8004502:	2221      	movs	r2, #33	; 0x21
 8004504:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004506:	4b1c      	ldr	r3, [pc, #112]	; (8004578 <HAL_I2C_MspInit+0x134>)
 8004508:	2200      	movs	r2, #0
 800450a:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800450c:	4b1a      	ldr	r3, [pc, #104]	; (8004578 <HAL_I2C_MspInit+0x134>)
 800450e:	2200      	movs	r2, #0
 8004510:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004512:	4b19      	ldr	r3, [pc, #100]	; (8004578 <HAL_I2C_MspInit+0x134>)
 8004514:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004518:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800451a:	4b17      	ldr	r3, [pc, #92]	; (8004578 <HAL_I2C_MspInit+0x134>)
 800451c:	2200      	movs	r2, #0
 800451e:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004520:	4b15      	ldr	r3, [pc, #84]	; (8004578 <HAL_I2C_MspInit+0x134>)
 8004522:	2200      	movs	r2, #0
 8004524:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8004526:	4b14      	ldr	r3, [pc, #80]	; (8004578 <HAL_I2C_MspInit+0x134>)
 8004528:	2200      	movs	r2, #0
 800452a:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800452c:	4b12      	ldr	r3, [pc, #72]	; (8004578 <HAL_I2C_MspInit+0x134>)
 800452e:	2200      	movs	r2, #0
 8004530:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004532:	4b11      	ldr	r3, [pc, #68]	; (8004578 <HAL_I2C_MspInit+0x134>)
 8004534:	2200      	movs	r2, #0
 8004536:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8004538:	480f      	ldr	r0, [pc, #60]	; (8004578 <HAL_I2C_MspInit+0x134>)
 800453a:	f001 fc19 	bl	8005d70 <HAL_DMA_Init>
 800453e:	4603      	mov	r3, r0
 8004540:	2b00      	cmp	r3, #0
 8004542:	d001      	beq.n	8004548 <HAL_I2C_MspInit+0x104>
    {
      Error_Handler();
 8004544:	f7ff ff5e 	bl	8004404 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	4a0b      	ldr	r2, [pc, #44]	; (8004578 <HAL_I2C_MspInit+0x134>)
 800454c:	63da      	str	r2, [r3, #60]	; 0x3c
 800454e:	4a0a      	ldr	r2, [pc, #40]	; (8004578 <HAL_I2C_MspInit+0x134>)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8004554:	2200      	movs	r2, #0
 8004556:	2100      	movs	r1, #0
 8004558:	201f      	movs	r0, #31
 800455a:	f001 fbd4 	bl	8005d06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800455e:	201f      	movs	r0, #31
 8004560:	f001 fbeb 	bl	8005d3a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004564:	bf00      	nop
 8004566:	37e0      	adds	r7, #224	; 0xe0
 8004568:	46bd      	mov	sp, r7
 800456a:	bd80      	pop	{r7, pc}
 800456c:	40005400 	.word	0x40005400
 8004570:	58024400 	.word	0x58024400
 8004574:	58020400 	.word	0x58020400
 8004578:	24000b64 	.word	0x24000b64
 800457c:	40020028 	.word	0x40020028

08004580 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b0b8      	sub	sp, #224	; 0xe0
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004588:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800458c:	2200      	movs	r2, #0
 800458e:	601a      	str	r2, [r3, #0]
 8004590:	605a      	str	r2, [r3, #4]
 8004592:	609a      	str	r2, [r3, #8]
 8004594:	60da      	str	r2, [r3, #12]
 8004596:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004598:	f107 0310 	add.w	r3, r7, #16
 800459c:	22bc      	movs	r2, #188	; 0xbc
 800459e:	2100      	movs	r1, #0
 80045a0:	4618      	mov	r0, r3
 80045a2:	f00d fac7 	bl	8011b34 <memset>
  if(hspi->Instance==SPI1)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4a25      	ldr	r2, [pc, #148]	; (8004640 <HAL_SPI_MspInit+0xc0>)
 80045ac:	4293      	cmp	r3, r2
 80045ae:	d142      	bne.n	8004636 <HAL_SPI_MspInit+0xb6>
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80045b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80045b4:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_CLKP;
 80045b6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80045ba:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80045bc:	f107 0310 	add.w	r3, r7, #16
 80045c0:	4618      	mov	r0, r3
 80045c2:	f007 fe1d 	bl	800c200 <HAL_RCCEx_PeriphCLKConfig>
 80045c6:	4603      	mov	r3, r0
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d001      	beq.n	80045d0 <HAL_SPI_MspInit+0x50>
    {
      Error_Handler();
 80045cc:	f7ff ff1a 	bl	8004404 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80045d0:	4b1c      	ldr	r3, [pc, #112]	; (8004644 <HAL_SPI_MspInit+0xc4>)
 80045d2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80045d6:	4a1b      	ldr	r2, [pc, #108]	; (8004644 <HAL_SPI_MspInit+0xc4>)
 80045d8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80045dc:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80045e0:	4b18      	ldr	r3, [pc, #96]	; (8004644 <HAL_SPI_MspInit+0xc4>)
 80045e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80045e6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80045ea:	60fb      	str	r3, [r7, #12]
 80045ec:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80045ee:	4b15      	ldr	r3, [pc, #84]	; (8004644 <HAL_SPI_MspInit+0xc4>)
 80045f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80045f4:	4a13      	ldr	r2, [pc, #76]	; (8004644 <HAL_SPI_MspInit+0xc4>)
 80045f6:	f043 0301 	orr.w	r3, r3, #1
 80045fa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80045fe:	4b11      	ldr	r3, [pc, #68]	; (8004644 <HAL_SPI_MspInit+0xc4>)
 8004600:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004604:	f003 0301 	and.w	r3, r3, #1
 8004608:	60bb      	str	r3, [r7, #8]
 800460a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800460c:	23e0      	movs	r3, #224	; 0xe0
 800460e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004612:	2302      	movs	r3, #2
 8004614:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004618:	2300      	movs	r3, #0
 800461a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800461e:	2300      	movs	r3, #0
 8004620:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004624:	2305      	movs	r3, #5
 8004626:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800462a:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800462e:	4619      	mov	r1, r3
 8004630:	4805      	ldr	r0, [pc, #20]	; (8004648 <HAL_SPI_MspInit+0xc8>)
 8004632:	f004 f9f1 	bl	8008a18 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8004636:	bf00      	nop
 8004638:	37e0      	adds	r7, #224	; 0xe0
 800463a:	46bd      	mov	sp, r7
 800463c:	bd80      	pop	{r7, pc}
 800463e:	bf00      	nop
 8004640:	40013000 	.word	0x40013000
 8004644:	58024400 	.word	0x58024400
 8004648:	58020000 	.word	0x58020000

0800464c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b084      	sub	sp, #16
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a1d      	ldr	r2, [pc, #116]	; (80046d0 <HAL_TIM_Base_MspInit+0x84>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d117      	bne.n	800468e <HAL_TIM_Base_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800465e:	4b1d      	ldr	r3, [pc, #116]	; (80046d4 <HAL_TIM_Base_MspInit+0x88>)
 8004660:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004664:	4a1b      	ldr	r2, [pc, #108]	; (80046d4 <HAL_TIM_Base_MspInit+0x88>)
 8004666:	f043 0302 	orr.w	r3, r3, #2
 800466a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800466e:	4b19      	ldr	r3, [pc, #100]	; (80046d4 <HAL_TIM_Base_MspInit+0x88>)
 8004670:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004674:	f003 0302 	and.w	r3, r3, #2
 8004678:	60fb      	str	r3, [r7, #12]
 800467a:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800467c:	2200      	movs	r2, #0
 800467e:	2100      	movs	r1, #0
 8004680:	201d      	movs	r0, #29
 8004682:	f001 fb40 	bl	8005d06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004686:	201d      	movs	r0, #29
 8004688:	f001 fb57 	bl	8005d3a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 800468c:	e01b      	b.n	80046c6 <HAL_TIM_Base_MspInit+0x7a>
  else if(htim_base->Instance==TIM7)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4a11      	ldr	r2, [pc, #68]	; (80046d8 <HAL_TIM_Base_MspInit+0x8c>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d116      	bne.n	80046c6 <HAL_TIM_Base_MspInit+0x7a>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8004698:	4b0e      	ldr	r3, [pc, #56]	; (80046d4 <HAL_TIM_Base_MspInit+0x88>)
 800469a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800469e:	4a0d      	ldr	r2, [pc, #52]	; (80046d4 <HAL_TIM_Base_MspInit+0x88>)
 80046a0:	f043 0320 	orr.w	r3, r3, #32
 80046a4:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80046a8:	4b0a      	ldr	r3, [pc, #40]	; (80046d4 <HAL_TIM_Base_MspInit+0x88>)
 80046aa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80046ae:	f003 0320 	and.w	r3, r3, #32
 80046b2:	60bb      	str	r3, [r7, #8]
 80046b4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80046b6:	2200      	movs	r2, #0
 80046b8:	2100      	movs	r1, #0
 80046ba:	2037      	movs	r0, #55	; 0x37
 80046bc:	f001 fb23 	bl	8005d06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80046c0:	2037      	movs	r0, #55	; 0x37
 80046c2:	f001 fb3a 	bl	8005d3a <HAL_NVIC_EnableIRQ>
}
 80046c6:	bf00      	nop
 80046c8:	3710      	adds	r7, #16
 80046ca:	46bd      	mov	sp, r7
 80046cc:	bd80      	pop	{r7, pc}
 80046ce:	bf00      	nop
 80046d0:	40000400 	.word	0x40000400
 80046d4:	58024400 	.word	0x58024400
 80046d8:	40001400 	.word	0x40001400

080046dc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b08a      	sub	sp, #40	; 0x28
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046e4:	f107 0314 	add.w	r3, r7, #20
 80046e8:	2200      	movs	r2, #0
 80046ea:	601a      	str	r2, [r3, #0]
 80046ec:	605a      	str	r2, [r3, #4]
 80046ee:	609a      	str	r2, [r3, #8]
 80046f0:	60da      	str	r2, [r3, #12]
 80046f2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a22      	ldr	r2, [pc, #136]	; (8004784 <HAL_TIM_MspPostInit+0xa8>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d13d      	bne.n	800477a <HAL_TIM_MspPostInit+0x9e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80046fe:	4b22      	ldr	r3, [pc, #136]	; (8004788 <HAL_TIM_MspPostInit+0xac>)
 8004700:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004704:	4a20      	ldr	r2, [pc, #128]	; (8004788 <HAL_TIM_MspPostInit+0xac>)
 8004706:	f043 0302 	orr.w	r3, r3, #2
 800470a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800470e:	4b1e      	ldr	r3, [pc, #120]	; (8004788 <HAL_TIM_MspPostInit+0xac>)
 8004710:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004714:	f003 0302 	and.w	r3, r3, #2
 8004718:	613b      	str	r3, [r7, #16]
 800471a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800471c:	4b1a      	ldr	r3, [pc, #104]	; (8004788 <HAL_TIM_MspPostInit+0xac>)
 800471e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004722:	4a19      	ldr	r2, [pc, #100]	; (8004788 <HAL_TIM_MspPostInit+0xac>)
 8004724:	f043 0304 	orr.w	r3, r3, #4
 8004728:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800472c:	4b16      	ldr	r3, [pc, #88]	; (8004788 <HAL_TIM_MspPostInit+0xac>)
 800472e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004732:	f003 0304 	and.w	r3, r3, #4
 8004736:	60fb      	str	r3, [r7, #12]
 8004738:	68fb      	ldr	r3, [r7, #12]
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800473a:	2303      	movs	r3, #3
 800473c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800473e:	2302      	movs	r3, #2
 8004740:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004742:	2300      	movs	r3, #0
 8004744:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004746:	2300      	movs	r3, #0
 8004748:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800474a:	2302      	movs	r3, #2
 800474c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800474e:	f107 0314 	add.w	r3, r7, #20
 8004752:	4619      	mov	r1, r3
 8004754:	480d      	ldr	r0, [pc, #52]	; (800478c <HAL_TIM_MspPostInit+0xb0>)
 8004756:	f004 f95f 	bl	8008a18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800475a:	23c0      	movs	r3, #192	; 0xc0
 800475c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800475e:	2302      	movs	r3, #2
 8004760:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004762:	2300      	movs	r3, #0
 8004764:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004766:	2300      	movs	r3, #0
 8004768:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800476a:	2302      	movs	r3, #2
 800476c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800476e:	f107 0314 	add.w	r3, r7, #20
 8004772:	4619      	mov	r1, r3
 8004774:	4806      	ldr	r0, [pc, #24]	; (8004790 <HAL_TIM_MspPostInit+0xb4>)
 8004776:	f004 f94f 	bl	8008a18 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800477a:	bf00      	nop
 800477c:	3728      	adds	r7, #40	; 0x28
 800477e:	46bd      	mov	sp, r7
 8004780:	bd80      	pop	{r7, pc}
 8004782:	bf00      	nop
 8004784:	40000400 	.word	0x40000400
 8004788:	58024400 	.word	0x58024400
 800478c:	58020400 	.word	0x58020400
 8004790:	58020800 	.word	0x58020800

08004794 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b0ba      	sub	sp, #232	; 0xe8
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800479c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80047a0:	2200      	movs	r2, #0
 80047a2:	601a      	str	r2, [r3, #0]
 80047a4:	605a      	str	r2, [r3, #4]
 80047a6:	609a      	str	r2, [r3, #8]
 80047a8:	60da      	str	r2, [r3, #12]
 80047aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80047ac:	f107 0318 	add.w	r3, r7, #24
 80047b0:	22bc      	movs	r2, #188	; 0xbc
 80047b2:	2100      	movs	r1, #0
 80047b4:	4618      	mov	r0, r3
 80047b6:	f00d f9bd 	bl	8011b34 <memset>
  if(huart->Instance==USART1)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	4a96      	ldr	r2, [pc, #600]	; (8004a18 <HAL_UART_MspInit+0x284>)
 80047c0:	4293      	cmp	r3, r2
 80047c2:	f040 80a7 	bne.w	8004914 <HAL_UART_MspInit+0x180>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80047c6:	2301      	movs	r3, #1
 80047c8:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 80047ca:	2300      	movs	r3, #0
 80047cc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80047d0:	f107 0318 	add.w	r3, r7, #24
 80047d4:	4618      	mov	r0, r3
 80047d6:	f007 fd13 	bl	800c200 <HAL_RCCEx_PeriphCLKConfig>
 80047da:	4603      	mov	r3, r0
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d001      	beq.n	80047e4 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 80047e0:	f7ff fe10 	bl	8004404 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80047e4:	4b8d      	ldr	r3, [pc, #564]	; (8004a1c <HAL_UART_MspInit+0x288>)
 80047e6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80047ea:	4a8c      	ldr	r2, [pc, #560]	; (8004a1c <HAL_UART_MspInit+0x288>)
 80047ec:	f043 0310 	orr.w	r3, r3, #16
 80047f0:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80047f4:	4b89      	ldr	r3, [pc, #548]	; (8004a1c <HAL_UART_MspInit+0x288>)
 80047f6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80047fa:	f003 0310 	and.w	r3, r3, #16
 80047fe:	617b      	str	r3, [r7, #20]
 8004800:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004802:	4b86      	ldr	r3, [pc, #536]	; (8004a1c <HAL_UART_MspInit+0x288>)
 8004804:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004808:	4a84      	ldr	r2, [pc, #528]	; (8004a1c <HAL_UART_MspInit+0x288>)
 800480a:	f043 0302 	orr.w	r3, r3, #2
 800480e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004812:	4b82      	ldr	r3, [pc, #520]	; (8004a1c <HAL_UART_MspInit+0x288>)
 8004814:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004818:	f003 0302 	and.w	r3, r3, #2
 800481c:	613b      	str	r3, [r7, #16]
 800481e:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8004820:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8004824:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004828:	2302      	movs	r3, #2
 800482a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800482e:	2300      	movs	r3, #0
 8004830:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004834:	2300      	movs	r3, #0
 8004836:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 800483a:	2304      	movs	r3, #4
 800483c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004840:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8004844:	4619      	mov	r1, r3
 8004846:	4876      	ldr	r0, [pc, #472]	; (8004a20 <HAL_UART_MspInit+0x28c>)
 8004848:	f004 f8e6 	bl	8008a18 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Stream0;
 800484c:	4b75      	ldr	r3, [pc, #468]	; (8004a24 <HAL_UART_MspInit+0x290>)
 800484e:	4a76      	ldr	r2, [pc, #472]	; (8004a28 <HAL_UART_MspInit+0x294>)
 8004850:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8004852:	4b74      	ldr	r3, [pc, #464]	; (8004a24 <HAL_UART_MspInit+0x290>)
 8004854:	2229      	movs	r2, #41	; 0x29
 8004856:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004858:	4b72      	ldr	r3, [pc, #456]	; (8004a24 <HAL_UART_MspInit+0x290>)
 800485a:	2200      	movs	r2, #0
 800485c:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800485e:	4b71      	ldr	r3, [pc, #452]	; (8004a24 <HAL_UART_MspInit+0x290>)
 8004860:	2200      	movs	r2, #0
 8004862:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004864:	4b6f      	ldr	r3, [pc, #444]	; (8004a24 <HAL_UART_MspInit+0x290>)
 8004866:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800486a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800486c:	4b6d      	ldr	r3, [pc, #436]	; (8004a24 <HAL_UART_MspInit+0x290>)
 800486e:	2200      	movs	r2, #0
 8004870:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004872:	4b6c      	ldr	r3, [pc, #432]	; (8004a24 <HAL_UART_MspInit+0x290>)
 8004874:	2200      	movs	r2, #0
 8004876:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8004878:	4b6a      	ldr	r3, [pc, #424]	; (8004a24 <HAL_UART_MspInit+0x290>)
 800487a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800487e:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004880:	4b68      	ldr	r3, [pc, #416]	; (8004a24 <HAL_UART_MspInit+0x290>)
 8004882:	2200      	movs	r2, #0
 8004884:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004886:	4b67      	ldr	r3, [pc, #412]	; (8004a24 <HAL_UART_MspInit+0x290>)
 8004888:	2200      	movs	r2, #0
 800488a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800488c:	4865      	ldr	r0, [pc, #404]	; (8004a24 <HAL_UART_MspInit+0x290>)
 800488e:	f001 fa6f 	bl	8005d70 <HAL_DMA_Init>
 8004892:	4603      	mov	r3, r0
 8004894:	2b00      	cmp	r3, #0
 8004896:	d001      	beq.n	800489c <HAL_UART_MspInit+0x108>
    {
      Error_Handler();
 8004898:	f7ff fdb4 	bl	8004404 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	4a61      	ldr	r2, [pc, #388]	; (8004a24 <HAL_UART_MspInit+0x290>)
 80048a0:	67da      	str	r2, [r3, #124]	; 0x7c
 80048a2:	4a60      	ldr	r2, [pc, #384]	; (8004a24 <HAL_UART_MspInit+0x290>)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Stream2;
 80048a8:	4b60      	ldr	r3, [pc, #384]	; (8004a2c <HAL_UART_MspInit+0x298>)
 80048aa:	4a61      	ldr	r2, [pc, #388]	; (8004a30 <HAL_UART_MspInit+0x29c>)
 80048ac:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 80048ae:	4b5f      	ldr	r3, [pc, #380]	; (8004a2c <HAL_UART_MspInit+0x298>)
 80048b0:	222a      	movs	r2, #42	; 0x2a
 80048b2:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80048b4:	4b5d      	ldr	r3, [pc, #372]	; (8004a2c <HAL_UART_MspInit+0x298>)
 80048b6:	2240      	movs	r2, #64	; 0x40
 80048b8:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80048ba:	4b5c      	ldr	r3, [pc, #368]	; (8004a2c <HAL_UART_MspInit+0x298>)
 80048bc:	2200      	movs	r2, #0
 80048be:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80048c0:	4b5a      	ldr	r3, [pc, #360]	; (8004a2c <HAL_UART_MspInit+0x298>)
 80048c2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80048c6:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80048c8:	4b58      	ldr	r3, [pc, #352]	; (8004a2c <HAL_UART_MspInit+0x298>)
 80048ca:	2200      	movs	r2, #0
 80048cc:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80048ce:	4b57      	ldr	r3, [pc, #348]	; (8004a2c <HAL_UART_MspInit+0x298>)
 80048d0:	2200      	movs	r2, #0
 80048d2:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80048d4:	4b55      	ldr	r3, [pc, #340]	; (8004a2c <HAL_UART_MspInit+0x298>)
 80048d6:	2200      	movs	r2, #0
 80048d8:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80048da:	4b54      	ldr	r3, [pc, #336]	; (8004a2c <HAL_UART_MspInit+0x298>)
 80048dc:	2200      	movs	r2, #0
 80048de:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80048e0:	4b52      	ldr	r3, [pc, #328]	; (8004a2c <HAL_UART_MspInit+0x298>)
 80048e2:	2200      	movs	r2, #0
 80048e4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80048e6:	4851      	ldr	r0, [pc, #324]	; (8004a2c <HAL_UART_MspInit+0x298>)
 80048e8:	f001 fa42 	bl	8005d70 <HAL_DMA_Init>
 80048ec:	4603      	mov	r3, r0
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d001      	beq.n	80048f6 <HAL_UART_MspInit+0x162>
    {
      Error_Handler();
 80048f2:	f7ff fd87 	bl	8004404 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	4a4c      	ldr	r2, [pc, #304]	; (8004a2c <HAL_UART_MspInit+0x298>)
 80048fa:	679a      	str	r2, [r3, #120]	; 0x78
 80048fc:	4a4b      	ldr	r2, [pc, #300]	; (8004a2c <HAL_UART_MspInit+0x298>)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004902:	2200      	movs	r2, #0
 8004904:	2100      	movs	r1, #0
 8004906:	2025      	movs	r0, #37	; 0x25
 8004908:	f001 f9fd 	bl	8005d06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800490c:	2025      	movs	r0, #37	; 0x25
 800490e:	f001 fa14 	bl	8005d3a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8004912:	e07c      	b.n	8004a0e <HAL_UART_MspInit+0x27a>
  else if(huart->Instance==USART2)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	4a46      	ldr	r2, [pc, #280]	; (8004a34 <HAL_UART_MspInit+0x2a0>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d177      	bne.n	8004a0e <HAL_UART_MspInit+0x27a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800491e:	2302      	movs	r3, #2
 8004920:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8004922:	2300      	movs	r3, #0
 8004924:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004928:	f107 0318 	add.w	r3, r7, #24
 800492c:	4618      	mov	r0, r3
 800492e:	f007 fc67 	bl	800c200 <HAL_RCCEx_PeriphCLKConfig>
 8004932:	4603      	mov	r3, r0
 8004934:	2b00      	cmp	r3, #0
 8004936:	d001      	beq.n	800493c <HAL_UART_MspInit+0x1a8>
      Error_Handler();
 8004938:	f7ff fd64 	bl	8004404 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800493c:	4b37      	ldr	r3, [pc, #220]	; (8004a1c <HAL_UART_MspInit+0x288>)
 800493e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004942:	4a36      	ldr	r2, [pc, #216]	; (8004a1c <HAL_UART_MspInit+0x288>)
 8004944:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004948:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800494c:	4b33      	ldr	r3, [pc, #204]	; (8004a1c <HAL_UART_MspInit+0x288>)
 800494e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004952:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004956:	60fb      	str	r3, [r7, #12]
 8004958:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800495a:	4b30      	ldr	r3, [pc, #192]	; (8004a1c <HAL_UART_MspInit+0x288>)
 800495c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004960:	4a2e      	ldr	r2, [pc, #184]	; (8004a1c <HAL_UART_MspInit+0x288>)
 8004962:	f043 0301 	orr.w	r3, r3, #1
 8004966:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800496a:	4b2c      	ldr	r3, [pc, #176]	; (8004a1c <HAL_UART_MspInit+0x288>)
 800496c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004970:	f003 0301 	and.w	r3, r3, #1
 8004974:	60bb      	str	r3, [r7, #8]
 8004976:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004978:	230c      	movs	r3, #12
 800497a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800497e:	2302      	movs	r3, #2
 8004980:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004984:	2300      	movs	r3, #0
 8004986:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800498a:	2300      	movs	r3, #0
 800498c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004990:	2307      	movs	r3, #7
 8004992:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004996:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800499a:	4619      	mov	r1, r3
 800499c:	4826      	ldr	r0, [pc, #152]	; (8004a38 <HAL_UART_MspInit+0x2a4>)
 800499e:	f004 f83b 	bl	8008a18 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream3;
 80049a2:	4b26      	ldr	r3, [pc, #152]	; (8004a3c <HAL_UART_MspInit+0x2a8>)
 80049a4:	4a26      	ldr	r2, [pc, #152]	; (8004a40 <HAL_UART_MspInit+0x2ac>)
 80049a6:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80049a8:	4b24      	ldr	r3, [pc, #144]	; (8004a3c <HAL_UART_MspInit+0x2a8>)
 80049aa:	222b      	movs	r2, #43	; 0x2b
 80049ac:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80049ae:	4b23      	ldr	r3, [pc, #140]	; (8004a3c <HAL_UART_MspInit+0x2a8>)
 80049b0:	2200      	movs	r2, #0
 80049b2:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80049b4:	4b21      	ldr	r3, [pc, #132]	; (8004a3c <HAL_UART_MspInit+0x2a8>)
 80049b6:	2200      	movs	r2, #0
 80049b8:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_DISABLE;
 80049ba:	4b20      	ldr	r3, [pc, #128]	; (8004a3c <HAL_UART_MspInit+0x2a8>)
 80049bc:	2200      	movs	r2, #0
 80049be:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80049c0:	4b1e      	ldr	r3, [pc, #120]	; (8004a3c <HAL_UART_MspInit+0x2a8>)
 80049c2:	2200      	movs	r2, #0
 80049c4:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80049c6:	4b1d      	ldr	r3, [pc, #116]	; (8004a3c <HAL_UART_MspInit+0x2a8>)
 80049c8:	2200      	movs	r2, #0
 80049ca:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80049cc:	4b1b      	ldr	r3, [pc, #108]	; (8004a3c <HAL_UART_MspInit+0x2a8>)
 80049ce:	f44f 7280 	mov.w	r2, #256	; 0x100
 80049d2:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80049d4:	4b19      	ldr	r3, [pc, #100]	; (8004a3c <HAL_UART_MspInit+0x2a8>)
 80049d6:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80049da:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80049dc:	4b17      	ldr	r3, [pc, #92]	; (8004a3c <HAL_UART_MspInit+0x2a8>)
 80049de:	2200      	movs	r2, #0
 80049e0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80049e2:	4816      	ldr	r0, [pc, #88]	; (8004a3c <HAL_UART_MspInit+0x2a8>)
 80049e4:	f001 f9c4 	bl	8005d70 <HAL_DMA_Init>
 80049e8:	4603      	mov	r3, r0
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d001      	beq.n	80049f2 <HAL_UART_MspInit+0x25e>
      Error_Handler();
 80049ee:	f7ff fd09 	bl	8004404 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	4a11      	ldr	r2, [pc, #68]	; (8004a3c <HAL_UART_MspInit+0x2a8>)
 80049f6:	67da      	str	r2, [r3, #124]	; 0x7c
 80049f8:	4a10      	ldr	r2, [pc, #64]	; (8004a3c <HAL_UART_MspInit+0x2a8>)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80049fe:	2200      	movs	r2, #0
 8004a00:	2100      	movs	r1, #0
 8004a02:	2026      	movs	r0, #38	; 0x26
 8004a04:	f001 f97f 	bl	8005d06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004a08:	2026      	movs	r0, #38	; 0x26
 8004a0a:	f001 f996 	bl	8005d3a <HAL_NVIC_EnableIRQ>
}
 8004a0e:	bf00      	nop
 8004a10:	37e8      	adds	r7, #232	; 0xe8
 8004a12:	46bd      	mov	sp, r7
 8004a14:	bd80      	pop	{r7, pc}
 8004a16:	bf00      	nop
 8004a18:	40011000 	.word	0x40011000
 8004a1c:	58024400 	.word	0x58024400
 8004a20:	58020400 	.word	0x58020400
 8004a24:	24000a54 	.word	0x24000a54
 8004a28:	40020010 	.word	0x40020010
 8004a2c:	240009dc 	.word	0x240009dc
 8004a30:	40020040 	.word	0x40020040
 8004a34:	40004400 	.word	0x40004400
 8004a38:	58020000 	.word	0x58020000
 8004a3c:	240008c8 	.word	0x240008c8
 8004a40:	40020058 	.word	0x40020058

08004a44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004a44:	b480      	push	{r7}
 8004a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 8004a48:	e7fe      	b.n	8004a48 <NMI_Handler+0x4>

08004a4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004a4a:	b480      	push	{r7}
 8004a4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004a4e:	e7fe      	b.n	8004a4e <HardFault_Handler+0x4>

08004a50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004a50:	b480      	push	{r7}
 8004a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004a54:	e7fe      	b.n	8004a54 <MemManage_Handler+0x4>

08004a56 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004a56:	b480      	push	{r7}
 8004a58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004a5a:	e7fe      	b.n	8004a5a <BusFault_Handler+0x4>

08004a5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004a60:	e7fe      	b.n	8004a60 <UsageFault_Handler+0x4>

08004a62 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004a62:	b480      	push	{r7}
 8004a64:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004a66:	bf00      	nop
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6e:	4770      	bx	lr

08004a70 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004a70:	b480      	push	{r7}
 8004a72:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004a74:	bf00      	nop
 8004a76:	46bd      	mov	sp, r7
 8004a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7c:	4770      	bx	lr

08004a7e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004a7e:	b480      	push	{r7}
 8004a80:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004a82:	bf00      	nop
 8004a84:	46bd      	mov	sp, r7
 8004a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8a:	4770      	bx	lr

08004a8c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004a90:	f001 f80e 	bl	8005ab0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004a94:	bf00      	nop
 8004a96:	bd80      	pop	{r7, pc}

08004a98 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004a9c:	4802      	ldr	r0, [pc, #8]	; (8004aa8 <DMA1_Stream0_IRQHandler+0x10>)
 8004a9e:	f002 fc8f 	bl	80073c0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8004aa2:	bf00      	nop
 8004aa4:	bd80      	pop	{r7, pc}
 8004aa6:	bf00      	nop
 8004aa8:	24000a54 	.word	0x24000a54

08004aac <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8004ab0:	4802      	ldr	r0, [pc, #8]	; (8004abc <DMA1_Stream1_IRQHandler+0x10>)
 8004ab2:	f002 fc85 	bl	80073c0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8004ab6:	bf00      	nop
 8004ab8:	bd80      	pop	{r7, pc}
 8004aba:	bf00      	nop
 8004abc:	24000b64 	.word	0x24000b64

08004ac0 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8004ac4:	4802      	ldr	r0, [pc, #8]	; (8004ad0 <DMA1_Stream2_IRQHandler+0x10>)
 8004ac6:	f002 fc7b 	bl	80073c0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8004aca:	bf00      	nop
 8004acc:	bd80      	pop	{r7, pc}
 8004ace:	bf00      	nop
 8004ad0:	240009dc 	.word	0x240009dc

08004ad4 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8004ad8:	4802      	ldr	r0, [pc, #8]	; (8004ae4 <DMA1_Stream3_IRQHandler+0x10>)
 8004ada:	f002 fc71 	bl	80073c0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8004ade:	bf00      	nop
 8004ae0:	bd80      	pop	{r7, pc}
 8004ae2:	bf00      	nop
 8004ae4:	240008c8 	.word	0x240008c8

08004ae8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004aec:	4802      	ldr	r0, [pc, #8]	; (8004af8 <TIM3_IRQHandler+0x10>)
 8004aee:	f00a fa1b 	bl	800ef28 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004af2:	bf00      	nop
 8004af4:	bd80      	pop	{r7, pc}
 8004af6:	bf00      	nop
 8004af8:	24000990 	.word	0x24000990

08004afc <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8004b00:	4802      	ldr	r0, [pc, #8]	; (8004b0c <I2C1_EV_IRQHandler+0x10>)
 8004b02:	f004 fd09 	bl	8009518 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8004b06:	bf00      	nop
 8004b08:	bd80      	pop	{r7, pc}
 8004b0a:	bf00      	nop
 8004b0c:	24000944 	.word	0x24000944

08004b10 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004b14:	4802      	ldr	r0, [pc, #8]	; (8004b20 <USART1_IRQHandler+0x10>)
 8004b16:	f00b fb3b 	bl	8010190 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004b1a:	bf00      	nop
 8004b1c:	bd80      	pop	{r7, pc}
 8004b1e:	bf00      	nop
 8004b20:	24000ad4 	.word	0x24000ad4

08004b24 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004b28:	4802      	ldr	r0, [pc, #8]	; (8004b34 <USART2_IRQHandler+0x10>)
 8004b2a:	f00b fb31 	bl	8010190 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004b2e:	bf00      	nop
 8004b30:	bd80      	pop	{r7, pc}
 8004b32:	bf00      	nop
 8004b34:	24000c68 	.word	0x24000c68

08004b38 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	af00      	add	r7, sp, #0
//			tim1_20ms_count = 0;
//			tim1_20ms_flag = 1;
//		}
//	}
  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8004b3c:	4802      	ldr	r0, [pc, #8]	; (8004b48 <TIM7_IRQHandler+0x10>)
 8004b3e:	f00a f9f3 	bl	800ef28 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8004b42:	bf00      	nop
 8004b44:	bd80      	pop	{r7, pc}
 8004b46:	bf00      	nop
 8004b48:	24000d04 	.word	0x24000d04

08004b4c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 1 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	b083      	sub	sp, #12
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
	static unsigned short tim1_2ms_count = 0;
	static unsigned short tim1_10ms_count = 0;
	static unsigned short tim1_20ms_count = 0;
	static unsigned short tim1_500ms_count = 0;

	if(htim->Instance == TIM7)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4a24      	ldr	r2, [pc, #144]	; (8004bec <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d13f      	bne.n	8004bde <HAL_TIM_PeriodElapsedCallback+0x92>
	{
		tim1_2ms_count++;
 8004b5e:	4b24      	ldr	r3, [pc, #144]	; (8004bf0 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8004b60:	881b      	ldrh	r3, [r3, #0]
 8004b62:	3301      	adds	r3, #1
 8004b64:	b29a      	uxth	r2, r3
 8004b66:	4b22      	ldr	r3, [pc, #136]	; (8004bf0 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8004b68:	801a      	strh	r2, [r3, #0]
		if(tim1_2ms_count == 2)
 8004b6a:	4b21      	ldr	r3, [pc, #132]	; (8004bf0 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8004b6c:	881b      	ldrh	r3, [r3, #0]
 8004b6e:	2b02      	cmp	r3, #2
 8004b70:	d105      	bne.n	8004b7e <HAL_TIM_PeriodElapsedCallback+0x32>
		{
			tim1_2ms_count = 0;
 8004b72:	4b1f      	ldr	r3, [pc, #124]	; (8004bf0 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8004b74:	2200      	movs	r2, #0
 8004b76:	801a      	strh	r2, [r3, #0]
			tim1_2ms_flag = 1;
 8004b78:	4b1e      	ldr	r3, [pc, #120]	; (8004bf4 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8004b7a:	2201      	movs	r2, #1
 8004b7c:	701a      	strb	r2, [r3, #0]
		}
		tim1_10ms_count++;
 8004b7e:	4b1e      	ldr	r3, [pc, #120]	; (8004bf8 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8004b80:	881b      	ldrh	r3, [r3, #0]
 8004b82:	3301      	adds	r3, #1
 8004b84:	b29a      	uxth	r2, r3
 8004b86:	4b1c      	ldr	r3, [pc, #112]	; (8004bf8 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8004b88:	801a      	strh	r2, [r3, #0]
		if(tim1_10ms_count == 10)
 8004b8a:	4b1b      	ldr	r3, [pc, #108]	; (8004bf8 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8004b8c:	881b      	ldrh	r3, [r3, #0]
 8004b8e:	2b0a      	cmp	r3, #10
 8004b90:	d105      	bne.n	8004b9e <HAL_TIM_PeriodElapsedCallback+0x52>
		{
			tim1_10ms_count = 0;
 8004b92:	4b19      	ldr	r3, [pc, #100]	; (8004bf8 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8004b94:	2200      	movs	r2, #0
 8004b96:	801a      	strh	r2, [r3, #0]
			tim1_10ms_flag = 1;
 8004b98:	4b18      	ldr	r3, [pc, #96]	; (8004bfc <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8004b9a:	2201      	movs	r2, #1
 8004b9c:	701a      	strb	r2, [r3, #0]
		}
		tim1_20ms_count++;
 8004b9e:	4b18      	ldr	r3, [pc, #96]	; (8004c00 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8004ba0:	881b      	ldrh	r3, [r3, #0]
 8004ba2:	3301      	adds	r3, #1
 8004ba4:	b29a      	uxth	r2, r3
 8004ba6:	4b16      	ldr	r3, [pc, #88]	; (8004c00 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8004ba8:	801a      	strh	r2, [r3, #0]
		if(tim1_20ms_count == 20)
 8004baa:	4b15      	ldr	r3, [pc, #84]	; (8004c00 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8004bac:	881b      	ldrh	r3, [r3, #0]
 8004bae:	2b14      	cmp	r3, #20
 8004bb0:	d105      	bne.n	8004bbe <HAL_TIM_PeriodElapsedCallback+0x72>
		{
			tim1_20ms_count = 0;
 8004bb2:	4b13      	ldr	r3, [pc, #76]	; (8004c00 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	801a      	strh	r2, [r3, #0]
			tim1_20ms_flag = 1;
 8004bb8:	4b12      	ldr	r3, [pc, #72]	; (8004c04 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8004bba:	2201      	movs	r2, #1
 8004bbc:	701a      	strb	r2, [r3, #0]
		}
		tim1_500ms_count++;
 8004bbe:	4b12      	ldr	r3, [pc, #72]	; (8004c08 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8004bc0:	881b      	ldrh	r3, [r3, #0]
 8004bc2:	3301      	adds	r3, #1
 8004bc4:	b29a      	uxth	r2, r3
 8004bc6:	4b10      	ldr	r3, [pc, #64]	; (8004c08 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8004bc8:	801a      	strh	r2, [r3, #0]
		if(tim1_500ms_count == 20)
 8004bca:	4b0f      	ldr	r3, [pc, #60]	; (8004c08 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8004bcc:	881b      	ldrh	r3, [r3, #0]
 8004bce:	2b14      	cmp	r3, #20
 8004bd0:	d105      	bne.n	8004bde <HAL_TIM_PeriodElapsedCallback+0x92>
		{
			tim1_500ms_count = 0;
 8004bd2:	4b0d      	ldr	r3, [pc, #52]	; (8004c08 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	801a      	strh	r2, [r3, #0]
			tim1_500ms_flag = 1;
 8004bd8:	4b0c      	ldr	r3, [pc, #48]	; (8004c0c <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8004bda:	2201      	movs	r2, #1
 8004bdc:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8004bde:	bf00      	nop
 8004be0:	370c      	adds	r7, #12
 8004be2:	46bd      	mov	sp, r7
 8004be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be8:	4770      	bx	lr
 8004bea:	bf00      	nop
 8004bec:	40001400 	.word	0x40001400
 8004bf0:	24000246 	.word	0x24000246
 8004bf4:	2400023c 	.word	0x2400023c
 8004bf8:	24000248 	.word	0x24000248
 8004bfc:	2400023d 	.word	0x2400023d
 8004c00:	2400024a 	.word	0x2400024a
 8004c04:	2400023e 	.word	0x2400023e
 8004c08:	2400024c 	.word	0x2400024c
 8004c0c:	2400023f 	.word	0x2400023f

08004c10 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004c10:	b480      	push	{r7}
 8004c12:	b083      	sub	sp, #12
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4a33      	ldr	r2, [pc, #204]	; (8004cec <HAL_UART_RxCpltCallback+0xdc>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d103      	bne.n	8004c2a <HAL_UART_RxCpltCallback+0x1a>
	{
		uart1_rx_flag = 1;
 8004c22:	4b33      	ldr	r3, [pc, #204]	; (8004cf0 <HAL_UART_RxCpltCallback+0xe0>)
 8004c24:	2201      	movs	r2, #1
 8004c26:	701a      	strb	r2, [r3, #0]
			ibus_rx_buf[cnt]=uart2_rx_data;
			cnt++;
			break;
		}
	}
}
 8004c28:	e059      	b.n	8004cde <HAL_UART_RxCpltCallback+0xce>
	else if(huart->Instance == USART2)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4a31      	ldr	r2, [pc, #196]	; (8004cf4 <HAL_UART_RxCpltCallback+0xe4>)
 8004c30:	4293      	cmp	r3, r2
 8004c32:	d151      	bne.n	8004cd8 <HAL_UART_RxCpltCallback+0xc8>
		uart2_rx_flag = 1;
 8004c34:	4b30      	ldr	r3, [pc, #192]	; (8004cf8 <HAL_UART_RxCpltCallback+0xe8>)
 8004c36:	2201      	movs	r2, #1
 8004c38:	701a      	strb	r2, [r3, #0]
		switch(cnt)
 8004c3a:	4b30      	ldr	r3, [pc, #192]	; (8004cfc <HAL_UART_RxCpltCallback+0xec>)
 8004c3c:	781b      	ldrb	r3, [r3, #0]
 8004c3e:	2b1f      	cmp	r3, #31
 8004c40:	d02e      	beq.n	8004ca0 <HAL_UART_RxCpltCallback+0x90>
 8004c42:	2b1f      	cmp	r3, #31
 8004c44:	dc3a      	bgt.n	8004cbc <HAL_UART_RxCpltCallback+0xac>
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d002      	beq.n	8004c50 <HAL_UART_RxCpltCallback+0x40>
 8004c4a:	2b01      	cmp	r3, #1
 8004c4c:	d012      	beq.n	8004c74 <HAL_UART_RxCpltCallback+0x64>
 8004c4e:	e035      	b.n	8004cbc <HAL_UART_RxCpltCallback+0xac>
			if(uart2_rx_data==0x20)
 8004c50:	4b2b      	ldr	r3, [pc, #172]	; (8004d00 <HAL_UART_RxCpltCallback+0xf0>)
 8004c52:	781b      	ldrb	r3, [r3, #0]
 8004c54:	2b20      	cmp	r3, #32
 8004c56:	d141      	bne.n	8004cdc <HAL_UART_RxCpltCallback+0xcc>
				ibus_rx_buf[cnt]=uart2_rx_data;
 8004c58:	4b28      	ldr	r3, [pc, #160]	; (8004cfc <HAL_UART_RxCpltCallback+0xec>)
 8004c5a:	781b      	ldrb	r3, [r3, #0]
 8004c5c:	461a      	mov	r2, r3
 8004c5e:	4b28      	ldr	r3, [pc, #160]	; (8004d00 <HAL_UART_RxCpltCallback+0xf0>)
 8004c60:	7819      	ldrb	r1, [r3, #0]
 8004c62:	4b28      	ldr	r3, [pc, #160]	; (8004d04 <HAL_UART_RxCpltCallback+0xf4>)
 8004c64:	5499      	strb	r1, [r3, r2]
				cnt++;
 8004c66:	4b25      	ldr	r3, [pc, #148]	; (8004cfc <HAL_UART_RxCpltCallback+0xec>)
 8004c68:	781b      	ldrb	r3, [r3, #0]
 8004c6a:	3301      	adds	r3, #1
 8004c6c:	b2da      	uxtb	r2, r3
 8004c6e:	4b23      	ldr	r3, [pc, #140]	; (8004cfc <HAL_UART_RxCpltCallback+0xec>)
 8004c70:	701a      	strb	r2, [r3, #0]
			break;
 8004c72:	e033      	b.n	8004cdc <HAL_UART_RxCpltCallback+0xcc>
			if(uart2_rx_data==0x40)
 8004c74:	4b22      	ldr	r3, [pc, #136]	; (8004d00 <HAL_UART_RxCpltCallback+0xf0>)
 8004c76:	781b      	ldrb	r3, [r3, #0]
 8004c78:	2b40      	cmp	r3, #64	; 0x40
 8004c7a:	d10d      	bne.n	8004c98 <HAL_UART_RxCpltCallback+0x88>
				ibus_rx_buf[cnt]=uart2_rx_data;
 8004c7c:	4b1f      	ldr	r3, [pc, #124]	; (8004cfc <HAL_UART_RxCpltCallback+0xec>)
 8004c7e:	781b      	ldrb	r3, [r3, #0]
 8004c80:	461a      	mov	r2, r3
 8004c82:	4b1f      	ldr	r3, [pc, #124]	; (8004d00 <HAL_UART_RxCpltCallback+0xf0>)
 8004c84:	7819      	ldrb	r1, [r3, #0]
 8004c86:	4b1f      	ldr	r3, [pc, #124]	; (8004d04 <HAL_UART_RxCpltCallback+0xf4>)
 8004c88:	5499      	strb	r1, [r3, r2]
				cnt++;
 8004c8a:	4b1c      	ldr	r3, [pc, #112]	; (8004cfc <HAL_UART_RxCpltCallback+0xec>)
 8004c8c:	781b      	ldrb	r3, [r3, #0]
 8004c8e:	3301      	adds	r3, #1
 8004c90:	b2da      	uxtb	r2, r3
 8004c92:	4b1a      	ldr	r3, [pc, #104]	; (8004cfc <HAL_UART_RxCpltCallback+0xec>)
 8004c94:	701a      	strb	r2, [r3, #0]
			break;
 8004c96:	e022      	b.n	8004cde <HAL_UART_RxCpltCallback+0xce>
				cnt=0;
 8004c98:	4b18      	ldr	r3, [pc, #96]	; (8004cfc <HAL_UART_RxCpltCallback+0xec>)
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	701a      	strb	r2, [r3, #0]
			break;
 8004c9e:	e01e      	b.n	8004cde <HAL_UART_RxCpltCallback+0xce>
			ibus_rx_buf[cnt]=uart2_rx_data;
 8004ca0:	4b16      	ldr	r3, [pc, #88]	; (8004cfc <HAL_UART_RxCpltCallback+0xec>)
 8004ca2:	781b      	ldrb	r3, [r3, #0]
 8004ca4:	461a      	mov	r2, r3
 8004ca6:	4b16      	ldr	r3, [pc, #88]	; (8004d00 <HAL_UART_RxCpltCallback+0xf0>)
 8004ca8:	7819      	ldrb	r1, [r3, #0]
 8004caa:	4b16      	ldr	r3, [pc, #88]	; (8004d04 <HAL_UART_RxCpltCallback+0xf4>)
 8004cac:	5499      	strb	r1, [r3, r2]
			cnt=0;
 8004cae:	4b13      	ldr	r3, [pc, #76]	; (8004cfc <HAL_UART_RxCpltCallback+0xec>)
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	701a      	strb	r2, [r3, #0]
			ibus_rx_cplt_flag = 1;
 8004cb4:	4b14      	ldr	r3, [pc, #80]	; (8004d08 <HAL_UART_RxCpltCallback+0xf8>)
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	701a      	strb	r2, [r3, #0]
			break;
 8004cba:	e010      	b.n	8004cde <HAL_UART_RxCpltCallback+0xce>
			ibus_rx_buf[cnt]=uart2_rx_data;
 8004cbc:	4b0f      	ldr	r3, [pc, #60]	; (8004cfc <HAL_UART_RxCpltCallback+0xec>)
 8004cbe:	781b      	ldrb	r3, [r3, #0]
 8004cc0:	461a      	mov	r2, r3
 8004cc2:	4b0f      	ldr	r3, [pc, #60]	; (8004d00 <HAL_UART_RxCpltCallback+0xf0>)
 8004cc4:	7819      	ldrb	r1, [r3, #0]
 8004cc6:	4b0f      	ldr	r3, [pc, #60]	; (8004d04 <HAL_UART_RxCpltCallback+0xf4>)
 8004cc8:	5499      	strb	r1, [r3, r2]
			cnt++;
 8004cca:	4b0c      	ldr	r3, [pc, #48]	; (8004cfc <HAL_UART_RxCpltCallback+0xec>)
 8004ccc:	781b      	ldrb	r3, [r3, #0]
 8004cce:	3301      	adds	r3, #1
 8004cd0:	b2da      	uxtb	r2, r3
 8004cd2:	4b0a      	ldr	r3, [pc, #40]	; (8004cfc <HAL_UART_RxCpltCallback+0xec>)
 8004cd4:	701a      	strb	r2, [r3, #0]
			break;
 8004cd6:	e002      	b.n	8004cde <HAL_UART_RxCpltCallback+0xce>
	}
 8004cd8:	bf00      	nop
 8004cda:	e000      	b.n	8004cde <HAL_UART_RxCpltCallback+0xce>
			break;
 8004cdc:	bf00      	nop
}
 8004cde:	bf00      	nop
 8004ce0:	370c      	adds	r7, #12
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce8:	4770      	bx	lr
 8004cea:	bf00      	nop
 8004cec:	40011000 	.word	0x40011000
 8004cf0:	24000240 	.word	0x24000240
 8004cf4:	40004400 	.word	0x40004400
 8004cf8:	24000242 	.word	0x24000242
 8004cfc:	2400024e 	.word	0x2400024e
 8004d00:	24000243 	.word	0x24000243
 8004d04:	24000d54 	.word	0x24000d54
 8004d08:	24000244 	.word	0x24000244

08004d0c <Receive_Command>:

void Receive_Command(void)
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	af00      	add	r7, sp, #0
	if(uart1_rx_flag == 1)
 8004d10:	4b36      	ldr	r3, [pc, #216]	; (8004dec <Receive_Command+0xe0>)
 8004d12:	781b      	ldrb	r3, [r3, #0]
 8004d14:	2b01      	cmp	r3, #1
 8004d16:	d163      	bne.n	8004de0 <Receive_Command+0xd4>
	{
		uart1_rx_flag = 0;
 8004d18:	4b34      	ldr	r3, [pc, #208]	; (8004dec <Receive_Command+0xe0>)
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	701a      	strb	r2, [r3, #0]

		switch(uart1_rx_data)
 8004d1e:	4b34      	ldr	r3, [pc, #208]	; (8004df0 <Receive_Command+0xe4>)
 8004d20:	781b      	ldrb	r3, [r3, #0]
 8004d22:	3b01      	subs	r3, #1
 8004d24:	2b14      	cmp	r3, #20
 8004d26:	d854      	bhi.n	8004dd2 <Receive_Command+0xc6>
 8004d28:	a201      	add	r2, pc, #4	; (adr r2, 8004d30 <Receive_Command+0x24>)
 8004d2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d2e:	bf00      	nop
 8004d30:	08004d85 	.word	0x08004d85
 8004d34:	08004d8d 	.word	0x08004d8d
 8004d38:	08004d95 	.word	0x08004d95
 8004d3c:	08004d9d 	.word	0x08004d9d
 8004d40:	08004da5 	.word	0x08004da5
 8004d44:	08004dad 	.word	0x08004dad
 8004d48:	08004dd3 	.word	0x08004dd3
 8004d4c:	08004dd3 	.word	0x08004dd3
 8004d50:	08004dd3 	.word	0x08004dd3
 8004d54:	08004dd3 	.word	0x08004dd3
 8004d58:	08004db5 	.word	0x08004db5
 8004d5c:	08004dbd 	.word	0x08004dbd
 8004d60:	08004dd3 	.word	0x08004dd3
 8004d64:	08004dd3 	.word	0x08004dd3
 8004d68:	08004dd3 	.word	0x08004dd3
 8004d6c:	08004dd3 	.word	0x08004dd3
 8004d70:	08004dd3 	.word	0x08004dd3
 8004d74:	08004dd3 	.word	0x08004dd3
 8004d78:	08004dd3 	.word	0x08004dd3
 8004d7c:	08004dd3 	.word	0x08004dd3
 8004d80:	08004dc5 	.word	0x08004dc5
		{
		case 1: print_mode = 1; break; //Roll, Pitch, Yaw
 8004d84:	4b1b      	ldr	r3, [pc, #108]	; (8004df4 <Receive_Command+0xe8>)
 8004d86:	2201      	movs	r2, #1
 8004d88:	701a      	strb	r2, [r3, #0]
 8004d8a:	e02a      	b.n	8004de2 <Receive_Command+0xd6>
		case 2: print_mode = 2; break; //Alt Raw, Alt Filt
 8004d8c:	4b19      	ldr	r3, [pc, #100]	; (8004df4 <Receive_Command+0xe8>)
 8004d8e:	2202      	movs	r2, #2
 8004d90:	701a      	strb	r2, [r3, #0]
 8004d92:	e026      	b.n	8004de2 <Receive_Command+0xd6>
		case 3: print_mode = 3; break; //Gyro
 8004d94:	4b17      	ldr	r3, [pc, #92]	; (8004df4 <Receive_Command+0xe8>)
 8004d96:	2203      	movs	r2, #3
 8004d98:	701a      	strb	r2, [r3, #0]
 8004d9a:	e022      	b.n	8004de2 <Receive_Command+0xd6>
		case 4: print_mode = 4; break; //Accel
 8004d9c:	4b15      	ldr	r3, [pc, #84]	; (8004df4 <Receive_Command+0xe8>)
 8004d9e:	2204      	movs	r2, #4
 8004da0:	701a      	strb	r2, [r3, #0]
 8004da2:	e01e      	b.n	8004de2 <Receive_Command+0xd6>
		case 5: print_mode = 5; break; //Mag
 8004da4:	4b13      	ldr	r3, [pc, #76]	; (8004df4 <Receive_Command+0xe8>)
 8004da6:	2205      	movs	r2, #5
 8004da8:	701a      	strb	r2, [r3, #0]
 8004daa:	e01a      	b.n	8004de2 <Receive_Command+0xd6>
		case 6: print_mode = 6; break; //Mag_Offset
 8004dac:	4b11      	ldr	r3, [pc, #68]	; (8004df4 <Receive_Command+0xe8>)
 8004dae:	2206      	movs	r2, #6
 8004db0:	701a      	strb	r2, [r3, #0]
 8004db2:	e016      	b.n	8004de2 <Receive_Command+0xd6>
		case 11: print_mode = 11; break; //Controller Channels
 8004db4:	4b0f      	ldr	r3, [pc, #60]	; (8004df4 <Receive_Command+0xe8>)
 8004db6:	220b      	movs	r2, #11
 8004db8:	701a      	strb	r2, [r3, #0]
 8004dba:	e012      	b.n	8004de2 <Receive_Command+0xd6>
		case 12: print_mode = 12; break; //GPS
 8004dbc:	4b0d      	ldr	r3, [pc, #52]	; (8004df4 <Receive_Command+0xe8>)
 8004dbe:	220c      	movs	r2, #12
 8004dc0:	701a      	strb	r2, [r3, #0]
 8004dc2:	e00e      	b.n	8004de2 <Receive_Command+0xd6>
		case 21: mag_calibration_enable = 1; print_mode = 0; break; //Mag Offset
 8004dc4:	4b0c      	ldr	r3, [pc, #48]	; (8004df8 <Receive_Command+0xec>)
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	701a      	strb	r2, [r3, #0]
 8004dca:	4b0a      	ldr	r3, [pc, #40]	; (8004df4 <Receive_Command+0xe8>)
 8004dcc:	2200      	movs	r2, #0
 8004dce:	701a      	strb	r2, [r3, #0]
 8004dd0:	e007      	b.n	8004de2 <Receive_Command+0xd6>
		default: mag_calibration_enable = 0; print_mode = 0; break; // Stop Printing
 8004dd2:	4b09      	ldr	r3, [pc, #36]	; (8004df8 <Receive_Command+0xec>)
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	701a      	strb	r2, [r3, #0]
 8004dd8:	4b06      	ldr	r3, [pc, #24]	; (8004df4 <Receive_Command+0xe8>)
 8004dda:	2200      	movs	r2, #0
 8004ddc:	701a      	strb	r2, [r3, #0]
 8004dde:	e000      	b.n	8004de2 <Receive_Command+0xd6>
		}
	}
 8004de0:	bf00      	nop
}
 8004de2:	bf00      	nop
 8004de4:	46bd      	mov	sp, r7
 8004de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dea:	4770      	bx	lr
 8004dec:	24000240 	.word	0x24000240
 8004df0:	24000241 	.word	0x24000241
 8004df4:	24000230 	.word	0x24000230
 8004df8:	24000231 	.word	0x24000231

08004dfc <Is_iBus_Received>:

int Is_iBus_Received(uint8_t ibus_rx_cplt_flag)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b082      	sub	sp, #8
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	4603      	mov	r3, r0
 8004e04:	71fb      	strb	r3, [r7, #7]
	iBus_return = 0;
 8004e06:	4b1e      	ldr	r3, [pc, #120]	; (8004e80 <Is_iBus_Received+0x84>)
 8004e08:	2200      	movs	r2, #0
 8004e0a:	701a      	strb	r2, [r3, #0]
	if(ibus_rx_cplt_flag==1)
 8004e0c:	79fb      	ldrb	r3, [r7, #7]
 8004e0e:	2b01      	cmp	r3, #1
 8004e10:	d12f      	bne.n	8004e72 <Is_iBus_Received+0x76>
	{
		ibus_rx_cplt_flag=0;
 8004e12:	2300      	movs	r3, #0
 8004e14:	71fb      	strb	r3, [r7, #7]
		if(iBus_Check_CHKSUM(&ibus_rx_buf[0],32)==1)
 8004e16:	2120      	movs	r1, #32
 8004e18:	481a      	ldr	r0, [pc, #104]	; (8004e84 <Is_iBus_Received+0x88>)
 8004e1a:	f7fb fc35 	bl	8000688 <iBus_Check_CHKSUM>
 8004e1e:	4603      	mov	r3, r0
 8004e20:	2b01      	cmp	r3, #1
 8004e22:	d126      	bne.n	8004e72 <Is_iBus_Received+0x76>
		{
			iBus_Parsing(&ibus_rx_buf[0], &iBus);
 8004e24:	4918      	ldr	r1, [pc, #96]	; (8004e88 <Is_iBus_Received+0x8c>)
 8004e26:	4817      	ldr	r0, [pc, #92]	; (8004e84 <Is_iBus_Received+0x88>)
 8004e28:	f7fb fc65 	bl	80006f6 <iBus_Parsing>
			iBus_rx_cnt++;
 8004e2c:	4b17      	ldr	r3, [pc, #92]	; (8004e8c <Is_iBus_Received+0x90>)
 8004e2e:	781b      	ldrb	r3, [r3, #0]
 8004e30:	3301      	adds	r3, #1
 8004e32:	b2da      	uxtb	r2, r3
 8004e34:	4b15      	ldr	r3, [pc, #84]	; (8004e8c <Is_iBus_Received+0x90>)
 8004e36:	701a      	strb	r2, [r3, #0]
			if(iBus_isActiveFailSafe(&iBus) == 1)
 8004e38:	4813      	ldr	r0, [pc, #76]	; (8004e88 <Is_iBus_Received+0x8c>)
 8004e3a:	f7fb fd18 	bl	800086e <iBus_isActiveFailSafe>
 8004e3e:	4603      	mov	r3, r0
 8004e40:	2b01      	cmp	r3, #1
 8004e42:	d10b      	bne.n	8004e5c <Is_iBus_Received+0x60>
			{
				HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_SET);
 8004e44:	2201      	movs	r2, #1
 8004e46:	2108      	movs	r1, #8
 8004e48:	4811      	ldr	r0, [pc, #68]	; (8004e90 <Is_iBus_Received+0x94>)
 8004e4a:	f003 ff95 	bl	8008d78 <HAL_GPIO_WritePin>
				iBus_failsafe = 1;
 8004e4e:	4b11      	ldr	r3, [pc, #68]	; (8004e94 <Is_iBus_Received+0x98>)
 8004e50:	2201      	movs	r2, #1
 8004e52:	701a      	strb	r2, [r3, #0]
				iBus_return = 0;
 8004e54:	4b0a      	ldr	r3, [pc, #40]	; (8004e80 <Is_iBus_Received+0x84>)
 8004e56:	2200      	movs	r2, #0
 8004e58:	701a      	strb	r2, [r3, #0]
 8004e5a:	e00a      	b.n	8004e72 <Is_iBus_Received+0x76>
			}
			else
			{
				HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_RESET);
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	2108      	movs	r1, #8
 8004e60:	480b      	ldr	r0, [pc, #44]	; (8004e90 <Is_iBus_Received+0x94>)
 8004e62:	f003 ff89 	bl	8008d78 <HAL_GPIO_WritePin>
				iBus_failsafe = 0;
 8004e66:	4b0b      	ldr	r3, [pc, #44]	; (8004e94 <Is_iBus_Received+0x98>)
 8004e68:	2200      	movs	r2, #0
 8004e6a:	701a      	strb	r2, [r3, #0]
				iBus_return = 1;
 8004e6c:	4b04      	ldr	r3, [pc, #16]	; (8004e80 <Is_iBus_Received+0x84>)
 8004e6e:	2201      	movs	r2, #1
 8004e70:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	return iBus_return;
 8004e72:	4b03      	ldr	r3, [pc, #12]	; (8004e80 <Is_iBus_Received+0x84>)
 8004e74:	781b      	ldrb	r3, [r3, #0]
}
 8004e76:	4618      	mov	r0, r3
 8004e78:	3708      	adds	r7, #8
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	bd80      	pop	{r7, pc}
 8004e7e:	bf00      	nop
 8004e80:	24000272 	.word	0x24000272
 8004e84:	24000d54 	.word	0x24000d54
 8004e88:	2400025c 	.word	0x2400025c
 8004e8c:	24000216 	.word	0x24000216
 8004e90:	58021000 	.word	0x58021000
 8004e94:	24000214 	.word	0x24000214

08004e98 <Is_Throttle_Min>:

int Is_Throttle_Min(void)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	af00      	add	r7, sp, #0
	iBus_return = 0;
 8004e9c:	4b10      	ldr	r3, [pc, #64]	; (8004ee0 <Is_Throttle_Min+0x48>)
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	701a      	strb	r2, [r3, #0]
	if(ibus_rx_cplt_flag==1)
 8004ea2:	4b10      	ldr	r3, [pc, #64]	; (8004ee4 <Is_Throttle_Min+0x4c>)
 8004ea4:	781b      	ldrb	r3, [r3, #0]
 8004ea6:	2b01      	cmp	r3, #1
 8004ea8:	d115      	bne.n	8004ed6 <Is_Throttle_Min+0x3e>
	{
		ibus_rx_cplt_flag=0;
 8004eaa:	4b0e      	ldr	r3, [pc, #56]	; (8004ee4 <Is_Throttle_Min+0x4c>)
 8004eac:	2200      	movs	r2, #0
 8004eae:	701a      	strb	r2, [r3, #0]
		if(iBus_Check_CHKSUM(&ibus_rx_buf[0],32)==1)
 8004eb0:	2120      	movs	r1, #32
 8004eb2:	480d      	ldr	r0, [pc, #52]	; (8004ee8 <Is_Throttle_Min+0x50>)
 8004eb4:	f7fb fbe8 	bl	8000688 <iBus_Check_CHKSUM>
 8004eb8:	4603      	mov	r3, r0
 8004eba:	2b01      	cmp	r3, #1
 8004ebc:	d10b      	bne.n	8004ed6 <Is_Throttle_Min+0x3e>
		{
			iBus_Parsing(&ibus_rx_buf[0], &iBus);
 8004ebe:	490b      	ldr	r1, [pc, #44]	; (8004eec <Is_Throttle_Min+0x54>)
 8004ec0:	4809      	ldr	r0, [pc, #36]	; (8004ee8 <Is_Throttle_Min+0x50>)
 8004ec2:	f7fb fc18 	bl	80006f6 <iBus_Parsing>
			if(iBus.LV < 1025) iBus_return =  1;
 8004ec6:	4b09      	ldr	r3, [pc, #36]	; (8004eec <Is_Throttle_Min+0x54>)
 8004ec8:	889b      	ldrh	r3, [r3, #4]
 8004eca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ece:	d802      	bhi.n	8004ed6 <Is_Throttle_Min+0x3e>
 8004ed0:	4b03      	ldr	r3, [pc, #12]	; (8004ee0 <Is_Throttle_Min+0x48>)
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	701a      	strb	r2, [r3, #0]
		}
	}
	return iBus_return;
 8004ed6:	4b02      	ldr	r3, [pc, #8]	; (8004ee0 <Is_Throttle_Min+0x48>)
 8004ed8:	781b      	ldrb	r3, [r3, #0]
}
 8004eda:	4618      	mov	r0, r3
 8004edc:	bd80      	pop	{r7, pc}
 8004ede:	bf00      	nop
 8004ee0:	24000272 	.word	0x24000272
 8004ee4:	24000244 	.word	0x24000244
 8004ee8:	24000d54 	.word	0x24000d54
 8004eec:	2400025c 	.word	0x2400025c

08004ef0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004ef0:	b480      	push	{r7}
 8004ef2:	af00      	add	r7, sp, #0
	return 1;
 8004ef4:	2301      	movs	r3, #1
}
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efe:	4770      	bx	lr

08004f00 <_kill>:

int _kill(int pid, int sig)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b082      	sub	sp, #8
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
 8004f08:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8004f0a:	f00c fde9 	bl	8011ae0 <__errno>
 8004f0e:	4603      	mov	r3, r0
 8004f10:	2216      	movs	r2, #22
 8004f12:	601a      	str	r2, [r3, #0]
	return -1;
 8004f14:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004f18:	4618      	mov	r0, r3
 8004f1a:	3708      	adds	r7, #8
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	bd80      	pop	{r7, pc}

08004f20 <_exit>:

void _exit (int status)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b082      	sub	sp, #8
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004f28:	f04f 31ff 	mov.w	r1, #4294967295
 8004f2c:	6878      	ldr	r0, [r7, #4]
 8004f2e:	f7ff ffe7 	bl	8004f00 <_kill>
	while (1) {}		/* Make sure we hang here */
 8004f32:	e7fe      	b.n	8004f32 <_exit+0x12>

08004f34 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b086      	sub	sp, #24
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	60f8      	str	r0, [r7, #12]
 8004f3c:	60b9      	str	r1, [r7, #8]
 8004f3e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f40:	2300      	movs	r3, #0
 8004f42:	617b      	str	r3, [r7, #20]
 8004f44:	e00a      	b.n	8004f5c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004f46:	f3af 8000 	nop.w
 8004f4a:	4601      	mov	r1, r0
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	1c5a      	adds	r2, r3, #1
 8004f50:	60ba      	str	r2, [r7, #8]
 8004f52:	b2ca      	uxtb	r2, r1
 8004f54:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f56:	697b      	ldr	r3, [r7, #20]
 8004f58:	3301      	adds	r3, #1
 8004f5a:	617b      	str	r3, [r7, #20]
 8004f5c:	697a      	ldr	r2, [r7, #20]
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	429a      	cmp	r2, r3
 8004f62:	dbf0      	blt.n	8004f46 <_read+0x12>
	}

return len;
 8004f64:	687b      	ldr	r3, [r7, #4]
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	3718      	adds	r7, #24
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}

08004f6e <_close>:
	}
	return len;
}

int _close(int file)
{
 8004f6e:	b480      	push	{r7}
 8004f70:	b083      	sub	sp, #12
 8004f72:	af00      	add	r7, sp, #0
 8004f74:	6078      	str	r0, [r7, #4]
	return -1;
 8004f76:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	370c      	adds	r7, #12
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f84:	4770      	bx	lr

08004f86 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004f86:	b480      	push	{r7}
 8004f88:	b083      	sub	sp, #12
 8004f8a:	af00      	add	r7, sp, #0
 8004f8c:	6078      	str	r0, [r7, #4]
 8004f8e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004f96:	605a      	str	r2, [r3, #4]
	return 0;
 8004f98:	2300      	movs	r3, #0
}
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	370c      	adds	r7, #12
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa4:	4770      	bx	lr

08004fa6 <_isatty>:

int _isatty(int file)
{
 8004fa6:	b480      	push	{r7}
 8004fa8:	b083      	sub	sp, #12
 8004faa:	af00      	add	r7, sp, #0
 8004fac:	6078      	str	r0, [r7, #4]
	return 1;
 8004fae:	2301      	movs	r3, #1
}
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	370c      	adds	r7, #12
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fba:	4770      	bx	lr

08004fbc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	b085      	sub	sp, #20
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	60f8      	str	r0, [r7, #12]
 8004fc4:	60b9      	str	r1, [r7, #8]
 8004fc6:	607a      	str	r2, [r7, #4]
	return 0;
 8004fc8:	2300      	movs	r3, #0
}
 8004fca:	4618      	mov	r0, r3
 8004fcc:	3714      	adds	r7, #20
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd4:	4770      	bx	lr
	...

08004fd8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b086      	sub	sp, #24
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004fe0:	4a14      	ldr	r2, [pc, #80]	; (8005034 <_sbrk+0x5c>)
 8004fe2:	4b15      	ldr	r3, [pc, #84]	; (8005038 <_sbrk+0x60>)
 8004fe4:	1ad3      	subs	r3, r2, r3
 8004fe6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004fec:	4b13      	ldr	r3, [pc, #76]	; (800503c <_sbrk+0x64>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d102      	bne.n	8004ffa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004ff4:	4b11      	ldr	r3, [pc, #68]	; (800503c <_sbrk+0x64>)
 8004ff6:	4a12      	ldr	r2, [pc, #72]	; (8005040 <_sbrk+0x68>)
 8004ff8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004ffa:	4b10      	ldr	r3, [pc, #64]	; (800503c <_sbrk+0x64>)
 8004ffc:	681a      	ldr	r2, [r3, #0]
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	4413      	add	r3, r2
 8005002:	693a      	ldr	r2, [r7, #16]
 8005004:	429a      	cmp	r2, r3
 8005006:	d207      	bcs.n	8005018 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005008:	f00c fd6a 	bl	8011ae0 <__errno>
 800500c:	4603      	mov	r3, r0
 800500e:	220c      	movs	r2, #12
 8005010:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005012:	f04f 33ff 	mov.w	r3, #4294967295
 8005016:	e009      	b.n	800502c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005018:	4b08      	ldr	r3, [pc, #32]	; (800503c <_sbrk+0x64>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800501e:	4b07      	ldr	r3, [pc, #28]	; (800503c <_sbrk+0x64>)
 8005020:	681a      	ldr	r2, [r3, #0]
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	4413      	add	r3, r2
 8005026:	4a05      	ldr	r2, [pc, #20]	; (800503c <_sbrk+0x64>)
 8005028:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800502a:	68fb      	ldr	r3, [r7, #12]
}
 800502c:	4618      	mov	r0, r3
 800502e:	3718      	adds	r7, #24
 8005030:	46bd      	mov	sp, r7
 8005032:	bd80      	pop	{r7, pc}
 8005034:	24080000 	.word	0x24080000
 8005038:	00000400 	.word	0x00000400
 800503c:	24000250 	.word	0x24000250
 8005040:	24000db0 	.word	0x24000db0

08005044 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8005044:	b480      	push	{r7}
 8005046:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005048:	4b39      	ldr	r3, [pc, #228]	; (8005130 <SystemInit+0xec>)
 800504a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800504e:	4a38      	ldr	r2, [pc, #224]	; (8005130 <SystemInit+0xec>)
 8005050:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005054:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8005058:	4b36      	ldr	r3, [pc, #216]	; (8005134 <SystemInit+0xf0>)
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f003 030f 	and.w	r3, r3, #15
 8005060:	2b06      	cmp	r3, #6
 8005062:	d807      	bhi.n	8005074 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8005064:	4b33      	ldr	r3, [pc, #204]	; (8005134 <SystemInit+0xf0>)
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f023 030f 	bic.w	r3, r3, #15
 800506c:	4a31      	ldr	r2, [pc, #196]	; (8005134 <SystemInit+0xf0>)
 800506e:	f043 0307 	orr.w	r3, r3, #7
 8005072:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8005074:	4b30      	ldr	r3, [pc, #192]	; (8005138 <SystemInit+0xf4>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4a2f      	ldr	r2, [pc, #188]	; (8005138 <SystemInit+0xf4>)
 800507a:	f043 0301 	orr.w	r3, r3, #1
 800507e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8005080:	4b2d      	ldr	r3, [pc, #180]	; (8005138 <SystemInit+0xf4>)
 8005082:	2200      	movs	r2, #0
 8005084:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8005086:	4b2c      	ldr	r3, [pc, #176]	; (8005138 <SystemInit+0xf4>)
 8005088:	681a      	ldr	r2, [r3, #0]
 800508a:	492b      	ldr	r1, [pc, #172]	; (8005138 <SystemInit+0xf4>)
 800508c:	4b2b      	ldr	r3, [pc, #172]	; (800513c <SystemInit+0xf8>)
 800508e:	4013      	ands	r3, r2
 8005090:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8005092:	4b28      	ldr	r3, [pc, #160]	; (8005134 <SystemInit+0xf0>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f003 0308 	and.w	r3, r3, #8
 800509a:	2b00      	cmp	r3, #0
 800509c:	d007      	beq.n	80050ae <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800509e:	4b25      	ldr	r3, [pc, #148]	; (8005134 <SystemInit+0xf0>)
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f023 030f 	bic.w	r3, r3, #15
 80050a6:	4a23      	ldr	r2, [pc, #140]	; (8005134 <SystemInit+0xf0>)
 80050a8:	f043 0307 	orr.w	r3, r3, #7
 80050ac:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80050ae:	4b22      	ldr	r3, [pc, #136]	; (8005138 <SystemInit+0xf4>)
 80050b0:	2200      	movs	r2, #0
 80050b2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80050b4:	4b20      	ldr	r3, [pc, #128]	; (8005138 <SystemInit+0xf4>)
 80050b6:	2200      	movs	r2, #0
 80050b8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80050ba:	4b1f      	ldr	r3, [pc, #124]	; (8005138 <SystemInit+0xf4>)
 80050bc:	2200      	movs	r2, #0
 80050be:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80050c0:	4b1d      	ldr	r3, [pc, #116]	; (8005138 <SystemInit+0xf4>)
 80050c2:	4a1f      	ldr	r2, [pc, #124]	; (8005140 <SystemInit+0xfc>)
 80050c4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80050c6:	4b1c      	ldr	r3, [pc, #112]	; (8005138 <SystemInit+0xf4>)
 80050c8:	4a1e      	ldr	r2, [pc, #120]	; (8005144 <SystemInit+0x100>)
 80050ca:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80050cc:	4b1a      	ldr	r3, [pc, #104]	; (8005138 <SystemInit+0xf4>)
 80050ce:	4a1e      	ldr	r2, [pc, #120]	; (8005148 <SystemInit+0x104>)
 80050d0:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80050d2:	4b19      	ldr	r3, [pc, #100]	; (8005138 <SystemInit+0xf4>)
 80050d4:	2200      	movs	r2, #0
 80050d6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80050d8:	4b17      	ldr	r3, [pc, #92]	; (8005138 <SystemInit+0xf4>)
 80050da:	4a1b      	ldr	r2, [pc, #108]	; (8005148 <SystemInit+0x104>)
 80050dc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80050de:	4b16      	ldr	r3, [pc, #88]	; (8005138 <SystemInit+0xf4>)
 80050e0:	2200      	movs	r2, #0
 80050e2:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80050e4:	4b14      	ldr	r3, [pc, #80]	; (8005138 <SystemInit+0xf4>)
 80050e6:	4a18      	ldr	r2, [pc, #96]	; (8005148 <SystemInit+0x104>)
 80050e8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80050ea:	4b13      	ldr	r3, [pc, #76]	; (8005138 <SystemInit+0xf4>)
 80050ec:	2200      	movs	r2, #0
 80050ee:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80050f0:	4b11      	ldr	r3, [pc, #68]	; (8005138 <SystemInit+0xf4>)
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	4a10      	ldr	r2, [pc, #64]	; (8005138 <SystemInit+0xf4>)
 80050f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80050fa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80050fc:	4b0e      	ldr	r3, [pc, #56]	; (8005138 <SystemInit+0xf4>)
 80050fe:	2200      	movs	r2, #0
 8005100:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8005102:	4b12      	ldr	r3, [pc, #72]	; (800514c <SystemInit+0x108>)
 8005104:	681a      	ldr	r2, [r3, #0]
 8005106:	4b12      	ldr	r3, [pc, #72]	; (8005150 <SystemInit+0x10c>)
 8005108:	4013      	ands	r3, r2
 800510a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800510e:	d202      	bcs.n	8005116 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8005110:	4b10      	ldr	r3, [pc, #64]	; (8005154 <SystemInit+0x110>)
 8005112:	2201      	movs	r2, #1
 8005114:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8005116:	4b10      	ldr	r3, [pc, #64]	; (8005158 <SystemInit+0x114>)
 8005118:	f243 02d2 	movw	r2, #12498	; 0x30d2
 800511c:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800511e:	4b04      	ldr	r3, [pc, #16]	; (8005130 <SystemInit+0xec>)
 8005120:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005124:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 8005126:	bf00      	nop
 8005128:	46bd      	mov	sp, r7
 800512a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512e:	4770      	bx	lr
 8005130:	e000ed00 	.word	0xe000ed00
 8005134:	52002000 	.word	0x52002000
 8005138:	58024400 	.word	0x58024400
 800513c:	eaf6ed7f 	.word	0xeaf6ed7f
 8005140:	02020200 	.word	0x02020200
 8005144:	01ff0000 	.word	0x01ff0000
 8005148:	01010280 	.word	0x01010280
 800514c:	5c001000 	.word	0x5c001000
 8005150:	ffff0000 	.word	0xffff0000
 8005154:	51008108 	.word	0x51008108
 8005158:	52004000 	.word	0x52004000

0800515c <W25qxx_Spi>:
#else
#define W25qxx_Delay(delay) HAL_Delay(delay)
#endif
//###################################################################################################################
uint8_t W25qxx_Spi(uint8_t Data)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b086      	sub	sp, #24
 8005160:	af02      	add	r7, sp, #8
 8005162:	4603      	mov	r3, r0
 8005164:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	HAL_SPI_TransmitReceive(&_W25QXX_SPI, &Data, &ret, 1, 100);
 8005166:	f107 020f 	add.w	r2, r7, #15
 800516a:	1df9      	adds	r1, r7, #7
 800516c:	2364      	movs	r3, #100	; 0x64
 800516e:	9300      	str	r3, [sp, #0]
 8005170:	2301      	movs	r3, #1
 8005172:	4804      	ldr	r0, [pc, #16]	; (8005184 <W25qxx_Spi+0x28>)
 8005174:	f009 f88c 	bl	800e290 <HAL_SPI_TransmitReceive>
	return ret;
 8005178:	7bfb      	ldrb	r3, [r7, #15]
}
 800517a:	4618      	mov	r0, r3
 800517c:	3710      	adds	r7, #16
 800517e:	46bd      	mov	sp, r7
 8005180:	bd80      	pop	{r7, pc}
 8005182:	bf00      	nop
 8005184:	24000bdc 	.word	0x24000bdc

08005188 <W25qxx_ReadID>:
//###################################################################################################################
uint32_t W25qxx_ReadID(void)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b084      	sub	sp, #16
 800518c:	af00      	add	r7, sp, #0
	uint32_t Temp = 0, Temp0 = 0, Temp1 = 0, Temp2 = 0;
 800518e:	2300      	movs	r3, #0
 8005190:	60fb      	str	r3, [r7, #12]
 8005192:	2300      	movs	r3, #0
 8005194:	60bb      	str	r3, [r7, #8]
 8005196:	2300      	movs	r3, #0
 8005198:	607b      	str	r3, [r7, #4]
 800519a:	2300      	movs	r3, #0
 800519c:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800519e:	2200      	movs	r2, #0
 80051a0:	2140      	movs	r1, #64	; 0x40
 80051a2:	4813      	ldr	r0, [pc, #76]	; (80051f0 <W25qxx_ReadID+0x68>)
 80051a4:	f003 fde8 	bl	8008d78 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x9F);
 80051a8:	209f      	movs	r0, #159	; 0x9f
 80051aa:	f7ff ffd7 	bl	800515c <W25qxx_Spi>
	Temp0 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80051ae:	20a5      	movs	r0, #165	; 0xa5
 80051b0:	f7ff ffd4 	bl	800515c <W25qxx_Spi>
 80051b4:	4603      	mov	r3, r0
 80051b6:	60bb      	str	r3, [r7, #8]
	Temp1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80051b8:	20a5      	movs	r0, #165	; 0xa5
 80051ba:	f7ff ffcf 	bl	800515c <W25qxx_Spi>
 80051be:	4603      	mov	r3, r0
 80051c0:	607b      	str	r3, [r7, #4]
	Temp2 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80051c2:	20a5      	movs	r0, #165	; 0xa5
 80051c4:	f7ff ffca 	bl	800515c <W25qxx_Spi>
 80051c8:	4603      	mov	r3, r0
 80051ca:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80051cc:	2201      	movs	r2, #1
 80051ce:	2140      	movs	r1, #64	; 0x40
 80051d0:	4807      	ldr	r0, [pc, #28]	; (80051f0 <W25qxx_ReadID+0x68>)
 80051d2:	f003 fdd1 	bl	8008d78 <HAL_GPIO_WritePin>
	Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 80051d6:	68bb      	ldr	r3, [r7, #8]
 80051d8:	041a      	lsls	r2, r3, #16
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	021b      	lsls	r3, r3, #8
 80051de:	4313      	orrs	r3, r2
 80051e0:	683a      	ldr	r2, [r7, #0]
 80051e2:	4313      	orrs	r3, r2
 80051e4:	60fb      	str	r3, [r7, #12]
	return Temp;
 80051e6:	68fb      	ldr	r3, [r7, #12]
}
 80051e8:	4618      	mov	r0, r3
 80051ea:	3710      	adds	r7, #16
 80051ec:	46bd      	mov	sp, r7
 80051ee:	bd80      	pop	{r7, pc}
 80051f0:	58020400 	.word	0x58020400

080051f4 <W25qxx_ReadUniqID>:
//###################################################################################################################
void W25qxx_ReadUniqID(void)
{
 80051f4:	b590      	push	{r4, r7, lr}
 80051f6:	b083      	sub	sp, #12
 80051f8:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80051fa:	2200      	movs	r2, #0
 80051fc:	2140      	movs	r1, #64	; 0x40
 80051fe:	4816      	ldr	r0, [pc, #88]	; (8005258 <W25qxx_ReadUniqID+0x64>)
 8005200:	f003 fdba 	bl	8008d78 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x4B);
 8005204:	204b      	movs	r0, #75	; 0x4b
 8005206:	f7ff ffa9 	bl	800515c <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 800520a:	2300      	movs	r3, #0
 800520c:	71fb      	strb	r3, [r7, #7]
 800520e:	e005      	b.n	800521c <W25qxx_ReadUniqID+0x28>
		W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8005210:	20a5      	movs	r0, #165	; 0xa5
 8005212:	f7ff ffa3 	bl	800515c <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 8005216:	79fb      	ldrb	r3, [r7, #7]
 8005218:	3301      	adds	r3, #1
 800521a:	71fb      	strb	r3, [r7, #7]
 800521c:	79fb      	ldrb	r3, [r7, #7]
 800521e:	2b03      	cmp	r3, #3
 8005220:	d9f6      	bls.n	8005210 <W25qxx_ReadUniqID+0x1c>
	for (uint8_t i = 0; i < 8; i++)
 8005222:	2300      	movs	r3, #0
 8005224:	71bb      	strb	r3, [r7, #6]
 8005226:	e00b      	b.n	8005240 <W25qxx_ReadUniqID+0x4c>
		w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8005228:	79bc      	ldrb	r4, [r7, #6]
 800522a:	20a5      	movs	r0, #165	; 0xa5
 800522c:	f7ff ff96 	bl	800515c <W25qxx_Spi>
 8005230:	4603      	mov	r3, r0
 8005232:	461a      	mov	r2, r3
 8005234:	4b09      	ldr	r3, [pc, #36]	; (800525c <W25qxx_ReadUniqID+0x68>)
 8005236:	4423      	add	r3, r4
 8005238:	705a      	strb	r2, [r3, #1]
	for (uint8_t i = 0; i < 8; i++)
 800523a:	79bb      	ldrb	r3, [r7, #6]
 800523c:	3301      	adds	r3, #1
 800523e:	71bb      	strb	r3, [r7, #6]
 8005240:	79bb      	ldrb	r3, [r7, #6]
 8005242:	2b07      	cmp	r3, #7
 8005244:	d9f0      	bls.n	8005228 <W25qxx_ReadUniqID+0x34>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8005246:	2201      	movs	r2, #1
 8005248:	2140      	movs	r1, #64	; 0x40
 800524a:	4803      	ldr	r0, [pc, #12]	; (8005258 <W25qxx_ReadUniqID+0x64>)
 800524c:	f003 fd94 	bl	8008d78 <HAL_GPIO_WritePin>
}
 8005250:	bf00      	nop
 8005252:	370c      	adds	r7, #12
 8005254:	46bd      	mov	sp, r7
 8005256:	bd90      	pop	{r4, r7, pc}
 8005258:	58020400 	.word	0x58020400
 800525c:	24000d74 	.word	0x24000d74

08005260 <W25qxx_WriteEnable>:
//###################################################################################################################
void W25qxx_WriteEnable(void)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8005264:	2200      	movs	r2, #0
 8005266:	2140      	movs	r1, #64	; 0x40
 8005268:	4807      	ldr	r0, [pc, #28]	; (8005288 <W25qxx_WriteEnable+0x28>)
 800526a:	f003 fd85 	bl	8008d78 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x06);
 800526e:	2006      	movs	r0, #6
 8005270:	f7ff ff74 	bl	800515c <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8005274:	2201      	movs	r2, #1
 8005276:	2140      	movs	r1, #64	; 0x40
 8005278:	4803      	ldr	r0, [pc, #12]	; (8005288 <W25qxx_WriteEnable+0x28>)
 800527a:	f003 fd7d 	bl	8008d78 <HAL_GPIO_WritePin>
	W25qxx_Delay(1);
 800527e:	2001      	movs	r0, #1
 8005280:	f000 fc36 	bl	8005af0 <HAL_Delay>
}
 8005284:	bf00      	nop
 8005286:	bd80      	pop	{r7, pc}
 8005288:	58020400 	.word	0x58020400

0800528c <W25qxx_ReadStatusRegister>:
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
	W25qxx_Delay(1);
}
//###################################################################################################################
uint8_t W25qxx_ReadStatusRegister(uint8_t SelectStatusRegister_1_2_3)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b084      	sub	sp, #16
 8005290:	af00      	add	r7, sp, #0
 8005292:	4603      	mov	r3, r0
 8005294:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 0;
 8005296:	2300      	movs	r3, #0
 8005298:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800529a:	2200      	movs	r2, #0
 800529c:	2140      	movs	r1, #64	; 0x40
 800529e:	481c      	ldr	r0, [pc, #112]	; (8005310 <W25qxx_ReadStatusRegister+0x84>)
 80052a0:	f003 fd6a 	bl	8008d78 <HAL_GPIO_WritePin>
	if (SelectStatusRegister_1_2_3 == 1)
 80052a4:	79fb      	ldrb	r3, [r7, #7]
 80052a6:	2b01      	cmp	r3, #1
 80052a8:	d10c      	bne.n	80052c4 <W25qxx_ReadStatusRegister+0x38>
	{
		W25qxx_Spi(0x05);
 80052aa:	2005      	movs	r0, #5
 80052ac:	f7ff ff56 	bl	800515c <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80052b0:	20a5      	movs	r0, #165	; 0xa5
 80052b2:	f7ff ff53 	bl	800515c <W25qxx_Spi>
 80052b6:	4603      	mov	r3, r0
 80052b8:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister1 = status;
 80052ba:	4a16      	ldr	r2, [pc, #88]	; (8005314 <W25qxx_ReadStatusRegister+0x88>)
 80052bc:	7bfb      	ldrb	r3, [r7, #15]
 80052be:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
 80052c2:	e01b      	b.n	80052fc <W25qxx_ReadStatusRegister+0x70>
	}
	else if (SelectStatusRegister_1_2_3 == 2)
 80052c4:	79fb      	ldrb	r3, [r7, #7]
 80052c6:	2b02      	cmp	r3, #2
 80052c8:	d10c      	bne.n	80052e4 <W25qxx_ReadStatusRegister+0x58>
	{
		W25qxx_Spi(0x35);
 80052ca:	2035      	movs	r0, #53	; 0x35
 80052cc:	f7ff ff46 	bl	800515c <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80052d0:	20a5      	movs	r0, #165	; 0xa5
 80052d2:	f7ff ff43 	bl	800515c <W25qxx_Spi>
 80052d6:	4603      	mov	r3, r0
 80052d8:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister2 = status;
 80052da:	4a0e      	ldr	r2, [pc, #56]	; (8005314 <W25qxx_ReadStatusRegister+0x88>)
 80052dc:	7bfb      	ldrb	r3, [r7, #15]
 80052de:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
 80052e2:	e00b      	b.n	80052fc <W25qxx_ReadStatusRegister+0x70>
	}
	else
	{
		W25qxx_Spi(0x15);
 80052e4:	2015      	movs	r0, #21
 80052e6:	f7ff ff39 	bl	800515c <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80052ea:	20a5      	movs	r0, #165	; 0xa5
 80052ec:	f7ff ff36 	bl	800515c <W25qxx_Spi>
 80052f0:	4603      	mov	r3, r0
 80052f2:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister3 = status;
 80052f4:	4a07      	ldr	r2, [pc, #28]	; (8005314 <W25qxx_ReadStatusRegister+0x88>)
 80052f6:	7bfb      	ldrb	r3, [r7, #15]
 80052f8:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
	}
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80052fc:	2201      	movs	r2, #1
 80052fe:	2140      	movs	r1, #64	; 0x40
 8005300:	4803      	ldr	r0, [pc, #12]	; (8005310 <W25qxx_ReadStatusRegister+0x84>)
 8005302:	f003 fd39 	bl	8008d78 <HAL_GPIO_WritePin>
	return status;
 8005306:	7bfb      	ldrb	r3, [r7, #15]
}
 8005308:	4618      	mov	r0, r3
 800530a:	3710      	adds	r7, #16
 800530c:	46bd      	mov	sp, r7
 800530e:	bd80      	pop	{r7, pc}
 8005310:	58020400 	.word	0x58020400
 8005314:	24000d74 	.word	0x24000d74

08005318 <W25qxx_WaitForWriteEnd>:
	W25qxx_Spi(Data);
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
}
//###################################################################################################################
void W25qxx_WaitForWriteEnd(void)
{
 8005318:	b580      	push	{r7, lr}
 800531a:	af00      	add	r7, sp, #0
	W25qxx_Delay(1);
 800531c:	2001      	movs	r0, #1
 800531e:	f000 fbe7 	bl	8005af0 <HAL_Delay>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8005322:	2200      	movs	r2, #0
 8005324:	2140      	movs	r1, #64	; 0x40
 8005326:	480f      	ldr	r0, [pc, #60]	; (8005364 <W25qxx_WaitForWriteEnd+0x4c>)
 8005328:	f003 fd26 	bl	8008d78 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x05);
 800532c:	2005      	movs	r0, #5
 800532e:	f7ff ff15 	bl	800515c <W25qxx_Spi>
	do
	{
		w25qxx.StatusRegister1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8005332:	20a5      	movs	r0, #165	; 0xa5
 8005334:	f7ff ff12 	bl	800515c <W25qxx_Spi>
 8005338:	4603      	mov	r3, r0
 800533a:	461a      	mov	r2, r3
 800533c:	4b0a      	ldr	r3, [pc, #40]	; (8005368 <W25qxx_WaitForWriteEnd+0x50>)
 800533e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		W25qxx_Delay(1);
 8005342:	2001      	movs	r0, #1
 8005344:	f000 fbd4 	bl	8005af0 <HAL_Delay>
	} while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
 8005348:	4b07      	ldr	r3, [pc, #28]	; (8005368 <W25qxx_WaitForWriteEnd+0x50>)
 800534a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800534e:	f003 0301 	and.w	r3, r3, #1
 8005352:	2b00      	cmp	r3, #0
 8005354:	d1ed      	bne.n	8005332 <W25qxx_WaitForWriteEnd+0x1a>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8005356:	2201      	movs	r2, #1
 8005358:	2140      	movs	r1, #64	; 0x40
 800535a:	4802      	ldr	r0, [pc, #8]	; (8005364 <W25qxx_WaitForWriteEnd+0x4c>)
 800535c:	f003 fd0c 	bl	8008d78 <HAL_GPIO_WritePin>
}
 8005360:	bf00      	nop
 8005362:	bd80      	pop	{r7, pc}
 8005364:	58020400 	.word	0x58020400
 8005368:	24000d74 	.word	0x24000d74

0800536c <W25qxx_Init>:
//###################################################################################################################
bool W25qxx_Init(void)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b082      	sub	sp, #8
 8005370:	af00      	add	r7, sp, #0
	w25qxx.Lock = 1;
 8005372:	4b65      	ldr	r3, [pc, #404]	; (8005508 <W25qxx_Init+0x19c>)
 8005374:	2201      	movs	r2, #1
 8005376:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	while (HAL_GetTick() < 100)
 800537a:	e002      	b.n	8005382 <W25qxx_Init+0x16>
		W25qxx_Delay(1);
 800537c:	2001      	movs	r0, #1
 800537e:	f000 fbb7 	bl	8005af0 <HAL_Delay>
	while (HAL_GetTick() < 100)
 8005382:	f000 fba9 	bl	8005ad8 <HAL_GetTick>
 8005386:	4603      	mov	r3, r0
 8005388:	2b63      	cmp	r3, #99	; 0x63
 800538a:	d9f7      	bls.n	800537c <W25qxx_Init+0x10>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800538c:	2201      	movs	r2, #1
 800538e:	2140      	movs	r1, #64	; 0x40
 8005390:	485e      	ldr	r0, [pc, #376]	; (800550c <W25qxx_Init+0x1a0>)
 8005392:	f003 fcf1 	bl	8008d78 <HAL_GPIO_WritePin>
	W25qxx_Delay(100);
 8005396:	2064      	movs	r0, #100	; 0x64
 8005398:	f000 fbaa 	bl	8005af0 <HAL_Delay>
	uint32_t id;
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx Init Begin...\r\n");
#endif
	id = W25qxx_ReadID();
 800539c:	f7ff fef4 	bl	8005188 <W25qxx_ReadID>
 80053a0:	6078      	str	r0, [r7, #4]

#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ID:0x%X\r\n", id);
#endif
	switch (id & 0x000000FF)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	b2db      	uxtb	r3, r3
 80053a6:	3b11      	subs	r3, #17
 80053a8:	2b0f      	cmp	r3, #15
 80053aa:	d86c      	bhi.n	8005486 <W25qxx_Init+0x11a>
 80053ac:	a201      	add	r2, pc, #4	; (adr r2, 80053b4 <W25qxx_Init+0x48>)
 80053ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053b2:	bf00      	nop
 80053b4:	08005479 	.word	0x08005479
 80053b8:	0800546b 	.word	0x0800546b
 80053bc:	0800545d 	.word	0x0800545d
 80053c0:	0800544f 	.word	0x0800544f
 80053c4:	08005441 	.word	0x08005441
 80053c8:	08005433 	.word	0x08005433
 80053cc:	08005425 	.word	0x08005425
 80053d0:	08005415 	.word	0x08005415
 80053d4:	08005405 	.word	0x08005405
 80053d8:	08005487 	.word	0x08005487
 80053dc:	08005487 	.word	0x08005487
 80053e0:	08005487 	.word	0x08005487
 80053e4:	08005487 	.word	0x08005487
 80053e8:	08005487 	.word	0x08005487
 80053ec:	08005487 	.word	0x08005487
 80053f0:	080053f5 	.word	0x080053f5
	{
	case 0x20: // 	w25q512
		w25qxx.ID = W25Q512;
 80053f4:	4b44      	ldr	r3, [pc, #272]	; (8005508 <W25qxx_Init+0x19c>)
 80053f6:	220a      	movs	r2, #10
 80053f8:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 1024;
 80053fa:	4b43      	ldr	r3, [pc, #268]	; (8005508 <W25qxx_Init+0x19c>)
 80053fc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005400:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q512\r\n");
#endif
		break;
 8005402:	e046      	b.n	8005492 <W25qxx_Init+0x126>
	case 0x19: // 	w25q256
		w25qxx.ID = W25Q256;
 8005404:	4b40      	ldr	r3, [pc, #256]	; (8005508 <W25qxx_Init+0x19c>)
 8005406:	2209      	movs	r2, #9
 8005408:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 512;
 800540a:	4b3f      	ldr	r3, [pc, #252]	; (8005508 <W25qxx_Init+0x19c>)
 800540c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005410:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q256\r\n");
#endif
		break;
 8005412:	e03e      	b.n	8005492 <W25qxx_Init+0x126>
	case 0x18: // 	w25q128
		w25qxx.ID = W25Q128;
 8005414:	4b3c      	ldr	r3, [pc, #240]	; (8005508 <W25qxx_Init+0x19c>)
 8005416:	2208      	movs	r2, #8
 8005418:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 256;
 800541a:	4b3b      	ldr	r3, [pc, #236]	; (8005508 <W25qxx_Init+0x19c>)
 800541c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005420:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q128\r\n");
#endif
		break;
 8005422:	e036      	b.n	8005492 <W25qxx_Init+0x126>
	case 0x17: //	w25q64
		w25qxx.ID = W25Q64;
 8005424:	4b38      	ldr	r3, [pc, #224]	; (8005508 <W25qxx_Init+0x19c>)
 8005426:	2207      	movs	r2, #7
 8005428:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 128;
 800542a:	4b37      	ldr	r3, [pc, #220]	; (8005508 <W25qxx_Init+0x19c>)
 800542c:	2280      	movs	r2, #128	; 0x80
 800542e:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q64\r\n");
#endif
		break;
 8005430:	e02f      	b.n	8005492 <W25qxx_Init+0x126>
	case 0x16: //	w25q32
		w25qxx.ID = W25Q32;
 8005432:	4b35      	ldr	r3, [pc, #212]	; (8005508 <W25qxx_Init+0x19c>)
 8005434:	2206      	movs	r2, #6
 8005436:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 64;
 8005438:	4b33      	ldr	r3, [pc, #204]	; (8005508 <W25qxx_Init+0x19c>)
 800543a:	2240      	movs	r2, #64	; 0x40
 800543c:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q32\r\n");
#endif
		break;
 800543e:	e028      	b.n	8005492 <W25qxx_Init+0x126>
	case 0x15: //	w25q16
		w25qxx.ID = W25Q16;
 8005440:	4b31      	ldr	r3, [pc, #196]	; (8005508 <W25qxx_Init+0x19c>)
 8005442:	2205      	movs	r2, #5
 8005444:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 32;
 8005446:	4b30      	ldr	r3, [pc, #192]	; (8005508 <W25qxx_Init+0x19c>)
 8005448:	2220      	movs	r2, #32
 800544a:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q16\r\n");
#endif
		break;
 800544c:	e021      	b.n	8005492 <W25qxx_Init+0x126>
	case 0x14: //	w25q80
		w25qxx.ID = W25Q80;
 800544e:	4b2e      	ldr	r3, [pc, #184]	; (8005508 <W25qxx_Init+0x19c>)
 8005450:	2204      	movs	r2, #4
 8005452:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 16;
 8005454:	4b2c      	ldr	r3, [pc, #176]	; (8005508 <W25qxx_Init+0x19c>)
 8005456:	2210      	movs	r2, #16
 8005458:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q80\r\n");
#endif
		break;
 800545a:	e01a      	b.n	8005492 <W25qxx_Init+0x126>
	case 0x13: //	w25q40
		w25qxx.ID = W25Q40;
 800545c:	4b2a      	ldr	r3, [pc, #168]	; (8005508 <W25qxx_Init+0x19c>)
 800545e:	2203      	movs	r2, #3
 8005460:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 8;
 8005462:	4b29      	ldr	r3, [pc, #164]	; (8005508 <W25qxx_Init+0x19c>)
 8005464:	2208      	movs	r2, #8
 8005466:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q40\r\n");
#endif
		break;
 8005468:	e013      	b.n	8005492 <W25qxx_Init+0x126>
	case 0x12: //	w25q20
		w25qxx.ID = W25Q20;
 800546a:	4b27      	ldr	r3, [pc, #156]	; (8005508 <W25qxx_Init+0x19c>)
 800546c:	2202      	movs	r2, #2
 800546e:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 4;
 8005470:	4b25      	ldr	r3, [pc, #148]	; (8005508 <W25qxx_Init+0x19c>)
 8005472:	2204      	movs	r2, #4
 8005474:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q20\r\n");
#endif
		break;
 8005476:	e00c      	b.n	8005492 <W25qxx_Init+0x126>
	case 0x11: //	w25q10
		w25qxx.ID = W25Q10;
 8005478:	4b23      	ldr	r3, [pc, #140]	; (8005508 <W25qxx_Init+0x19c>)
 800547a:	2201      	movs	r2, #1
 800547c:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 2;
 800547e:	4b22      	ldr	r3, [pc, #136]	; (8005508 <W25qxx_Init+0x19c>)
 8005480:	2202      	movs	r2, #2
 8005482:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q10\r\n");
#endif
		break;
 8005484:	e005      	b.n	8005492 <W25qxx_Init+0x126>
	default:
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Unknown ID\r\n");
#endif
		w25qxx.Lock = 0;
 8005486:	4b20      	ldr	r3, [pc, #128]	; (8005508 <W25qxx_Init+0x19c>)
 8005488:	2200      	movs	r2, #0
 800548a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		return false;
 800548e:	2300      	movs	r3, #0
 8005490:	e036      	b.n	8005500 <W25qxx_Init+0x194>
	}
	w25qxx.PageSize = 256;
 8005492:	4b1d      	ldr	r3, [pc, #116]	; (8005508 <W25qxx_Init+0x19c>)
 8005494:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005498:	815a      	strh	r2, [r3, #10]
	w25qxx.SectorSize = 0x1000;
 800549a:	4b1b      	ldr	r3, [pc, #108]	; (8005508 <W25qxx_Init+0x19c>)
 800549c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80054a0:	611a      	str	r2, [r3, #16]
	w25qxx.SectorCount = w25qxx.BlockCount * 16;
 80054a2:	4b19      	ldr	r3, [pc, #100]	; (8005508 <W25qxx_Init+0x19c>)
 80054a4:	69db      	ldr	r3, [r3, #28]
 80054a6:	011b      	lsls	r3, r3, #4
 80054a8:	4a17      	ldr	r2, [pc, #92]	; (8005508 <W25qxx_Init+0x19c>)
 80054aa:	6153      	str	r3, [r2, #20]
	w25qxx.PageCount = (w25qxx.SectorCount * w25qxx.SectorSize) / w25qxx.PageSize;
 80054ac:	4b16      	ldr	r3, [pc, #88]	; (8005508 <W25qxx_Init+0x19c>)
 80054ae:	695b      	ldr	r3, [r3, #20]
 80054b0:	4a15      	ldr	r2, [pc, #84]	; (8005508 <W25qxx_Init+0x19c>)
 80054b2:	6912      	ldr	r2, [r2, #16]
 80054b4:	fb02 f303 	mul.w	r3, r2, r3
 80054b8:	4a13      	ldr	r2, [pc, #76]	; (8005508 <W25qxx_Init+0x19c>)
 80054ba:	8952      	ldrh	r2, [r2, #10]
 80054bc:	fbb3 f3f2 	udiv	r3, r3, r2
 80054c0:	4a11      	ldr	r2, [pc, #68]	; (8005508 <W25qxx_Init+0x19c>)
 80054c2:	60d3      	str	r3, [r2, #12]
	w25qxx.BlockSize = w25qxx.SectorSize * 16;
 80054c4:	4b10      	ldr	r3, [pc, #64]	; (8005508 <W25qxx_Init+0x19c>)
 80054c6:	691b      	ldr	r3, [r3, #16]
 80054c8:	011b      	lsls	r3, r3, #4
 80054ca:	4a0f      	ldr	r2, [pc, #60]	; (8005508 <W25qxx_Init+0x19c>)
 80054cc:	6193      	str	r3, [r2, #24]
	w25qxx.CapacityInKiloByte = (w25qxx.SectorCount * w25qxx.SectorSize) / 1024;
 80054ce:	4b0e      	ldr	r3, [pc, #56]	; (8005508 <W25qxx_Init+0x19c>)
 80054d0:	695b      	ldr	r3, [r3, #20]
 80054d2:	4a0d      	ldr	r2, [pc, #52]	; (8005508 <W25qxx_Init+0x19c>)
 80054d4:	6912      	ldr	r2, [r2, #16]
 80054d6:	fb02 f303 	mul.w	r3, r2, r3
 80054da:	0a9b      	lsrs	r3, r3, #10
 80054dc:	4a0a      	ldr	r2, [pc, #40]	; (8005508 <W25qxx_Init+0x19c>)
 80054de:	6213      	str	r3, [r2, #32]
	W25qxx_ReadUniqID();
 80054e0:	f7ff fe88 	bl	80051f4 <W25qxx_ReadUniqID>
	W25qxx_ReadStatusRegister(1);
 80054e4:	2001      	movs	r0, #1
 80054e6:	f7ff fed1 	bl	800528c <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(2);
 80054ea:	2002      	movs	r0, #2
 80054ec:	f7ff fece 	bl	800528c <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(3);
 80054f0:	2003      	movs	r0, #3
 80054f2:	f7ff fecb 	bl	800528c <W25qxx_ReadStatusRegister>
	printf("w25qxx Block Size: %d Bytes\r\n", w25qxx.BlockSize);
	printf("w25qxx Block Count: %d\r\n", w25qxx.BlockCount);
	printf("w25qxx Capacity: %d KiloBytes\r\n", w25qxx.CapacityInKiloByte);
	printf("w25qxx Init Done\r\n");
#endif
	w25qxx.Lock = 0;
 80054f6:	4b04      	ldr	r3, [pc, #16]	; (8005508 <W25qxx_Init+0x19c>)
 80054f8:	2200      	movs	r2, #0
 80054fa:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return true;
 80054fe:	2301      	movs	r3, #1
}
 8005500:	4618      	mov	r0, r3
 8005502:	3708      	adds	r7, #8
 8005504:	46bd      	mov	sp, r7
 8005506:	bd80      	pop	{r7, pc}
 8005508:	24000d74 	.word	0x24000d74
 800550c:	58020400 	.word	0x58020400

08005510 <W25qxx_EraseSector>:
	W25qxx_Delay(10);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_EraseSector(uint32_t SectorAddr)
{
 8005510:	b580      	push	{r7, lr}
 8005512:	b082      	sub	sp, #8
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
	while (w25qxx.Lock == 1)
 8005518:	e002      	b.n	8005520 <W25qxx_EraseSector+0x10>
		W25qxx_Delay(1);
 800551a:	2001      	movs	r0, #1
 800551c:	f000 fae8 	bl	8005af0 <HAL_Delay>
	while (w25qxx.Lock == 1)
 8005520:	4b25      	ldr	r3, [pc, #148]	; (80055b8 <W25qxx_EraseSector+0xa8>)
 8005522:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8005526:	2b01      	cmp	r3, #1
 8005528:	d0f7      	beq.n	800551a <W25qxx_EraseSector+0xa>
	w25qxx.Lock = 1;
 800552a:	4b23      	ldr	r3, [pc, #140]	; (80055b8 <W25qxx_EraseSector+0xa8>)
 800552c:	2201      	movs	r2, #1
 800552e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
#if (_W25QXX_DEBUG == 1)
	uint32_t StartTime = HAL_GetTick();
	printf("w25qxx EraseSector %d Begin...\r\n", SectorAddr);
#endif
	W25qxx_WaitForWriteEnd();
 8005532:	f7ff fef1 	bl	8005318 <W25qxx_WaitForWriteEnd>
	SectorAddr = SectorAddr * w25qxx.SectorSize;
 8005536:	4b20      	ldr	r3, [pc, #128]	; (80055b8 <W25qxx_EraseSector+0xa8>)
 8005538:	691a      	ldr	r2, [r3, #16]
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	fb02 f303 	mul.w	r3, r2, r3
 8005540:	607b      	str	r3, [r7, #4]
	W25qxx_WriteEnable();
 8005542:	f7ff fe8d 	bl	8005260 <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8005546:	2200      	movs	r2, #0
 8005548:	2140      	movs	r1, #64	; 0x40
 800554a:	481c      	ldr	r0, [pc, #112]	; (80055bc <W25qxx_EraseSector+0xac>)
 800554c:	f003 fc14 	bl	8008d78 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 8005550:	4b19      	ldr	r3, [pc, #100]	; (80055b8 <W25qxx_EraseSector+0xa8>)
 8005552:	781b      	ldrb	r3, [r3, #0]
 8005554:	2b08      	cmp	r3, #8
 8005556:	d909      	bls.n	800556c <W25qxx_EraseSector+0x5c>
	{
		W25qxx_Spi(0x21);
 8005558:	2021      	movs	r0, #33	; 0x21
 800555a:	f7ff fdff 	bl	800515c <W25qxx_Spi>
		W25qxx_Spi((SectorAddr & 0xFF000000) >> 24);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	0e1b      	lsrs	r3, r3, #24
 8005562:	b2db      	uxtb	r3, r3
 8005564:	4618      	mov	r0, r3
 8005566:	f7ff fdf9 	bl	800515c <W25qxx_Spi>
 800556a:	e002      	b.n	8005572 <W25qxx_EraseSector+0x62>
	}
	else
	{
		W25qxx_Spi(0x20);
 800556c:	2020      	movs	r0, #32
 800556e:	f7ff fdf5 	bl	800515c <W25qxx_Spi>
	}
	W25qxx_Spi((SectorAddr & 0xFF0000) >> 16);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	0c1b      	lsrs	r3, r3, #16
 8005576:	b2db      	uxtb	r3, r3
 8005578:	4618      	mov	r0, r3
 800557a:	f7ff fdef 	bl	800515c <W25qxx_Spi>
	W25qxx_Spi((SectorAddr & 0xFF00) >> 8);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	0a1b      	lsrs	r3, r3, #8
 8005582:	b2db      	uxtb	r3, r3
 8005584:	4618      	mov	r0, r3
 8005586:	f7ff fde9 	bl	800515c <W25qxx_Spi>
	W25qxx_Spi(SectorAddr & 0xFF);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	b2db      	uxtb	r3, r3
 800558e:	4618      	mov	r0, r3
 8005590:	f7ff fde4 	bl	800515c <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8005594:	2201      	movs	r2, #1
 8005596:	2140      	movs	r1, #64	; 0x40
 8005598:	4808      	ldr	r0, [pc, #32]	; (80055bc <W25qxx_EraseSector+0xac>)
 800559a:	f003 fbed 	bl	8008d78 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 800559e:	f7ff febb 	bl	8005318 <W25qxx_WaitForWriteEnd>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx EraseSector done after %d ms\r\n", HAL_GetTick() - StartTime);
#endif
	W25qxx_Delay(1);
 80055a2:	2001      	movs	r0, #1
 80055a4:	f000 faa4 	bl	8005af0 <HAL_Delay>
	w25qxx.Lock = 0;
 80055a8:	4b03      	ldr	r3, [pc, #12]	; (80055b8 <W25qxx_EraseSector+0xa8>)
 80055aa:	2200      	movs	r2, #0
 80055ac:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 80055b0:	bf00      	nop
 80055b2:	3708      	adds	r7, #8
 80055b4:	46bd      	mov	sp, r7
 80055b6:	bd80      	pop	{r7, pc}
 80055b8:	24000d74 	.word	0x24000d74
 80055bc:	58020400 	.word	0x58020400

080055c0 <W25qxx_SectorToPage>:
{
	return ((SectorAddress * w25qxx.SectorSize) / w25qxx.BlockSize);
}
//###################################################################################################################
uint32_t W25qxx_SectorToPage(uint32_t SectorAddress)
{
 80055c0:	b480      	push	{r7}
 80055c2:	b083      	sub	sp, #12
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
	return (SectorAddress * w25qxx.SectorSize) / w25qxx.PageSize;
 80055c8:	4b07      	ldr	r3, [pc, #28]	; (80055e8 <W25qxx_SectorToPage+0x28>)
 80055ca:	691b      	ldr	r3, [r3, #16]
 80055cc:	687a      	ldr	r2, [r7, #4]
 80055ce:	fb02 f303 	mul.w	r3, r2, r3
 80055d2:	4a05      	ldr	r2, [pc, #20]	; (80055e8 <W25qxx_SectorToPage+0x28>)
 80055d4:	8952      	ldrh	r2, [r2, #10]
 80055d6:	fbb3 f3f2 	udiv	r3, r3, r2
}
 80055da:	4618      	mov	r0, r3
 80055dc:	370c      	adds	r7, #12
 80055de:	46bd      	mov	sp, r7
 80055e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e4:	4770      	bx	lr
 80055e6:	bf00      	nop
 80055e8:	24000d74 	.word	0x24000d74

080055ec <W25qxx_WritePage>:
#endif
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_WritePage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_PageSize)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b084      	sub	sp, #16
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	60f8      	str	r0, [r7, #12]
 80055f4:	60b9      	str	r1, [r7, #8]
 80055f6:	607a      	str	r2, [r7, #4]
 80055f8:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 80055fa:	e002      	b.n	8005602 <W25qxx_WritePage+0x16>
		W25qxx_Delay(1);
 80055fc:	2001      	movs	r0, #1
 80055fe:	f000 fa77 	bl	8005af0 <HAL_Delay>
	while (w25qxx.Lock == 1)
 8005602:	4b39      	ldr	r3, [pc, #228]	; (80056e8 <W25qxx_WritePage+0xfc>)
 8005604:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8005608:	2b01      	cmp	r3, #1
 800560a:	d0f7      	beq.n	80055fc <W25qxx_WritePage+0x10>
	w25qxx.Lock = 1;
 800560c:	4b36      	ldr	r3, [pc, #216]	; (80056e8 <W25qxx_WritePage+0xfc>)
 800560e:	2201      	movs	r2, #1
 8005610:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if (((NumByteToWrite_up_to_PageSize + OffsetInByte) > w25qxx.PageSize) || (NumByteToWrite_up_to_PageSize == 0))
 8005614:	683a      	ldr	r2, [r7, #0]
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	4413      	add	r3, r2
 800561a:	4a33      	ldr	r2, [pc, #204]	; (80056e8 <W25qxx_WritePage+0xfc>)
 800561c:	8952      	ldrh	r2, [r2, #10]
 800561e:	4293      	cmp	r3, r2
 8005620:	d802      	bhi.n	8005628 <W25qxx_WritePage+0x3c>
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d105      	bne.n	8005634 <W25qxx_WritePage+0x48>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8005628:	4b2f      	ldr	r3, [pc, #188]	; (80056e8 <W25qxx_WritePage+0xfc>)
 800562a:	895b      	ldrh	r3, [r3, #10]
 800562c:	461a      	mov	r2, r3
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	1ad3      	subs	r3, r2, r3
 8005632:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToWrite_up_to_PageSize) > w25qxx.PageSize)
 8005634:	687a      	ldr	r2, [r7, #4]
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	4413      	add	r3, r2
 800563a:	4a2b      	ldr	r2, [pc, #172]	; (80056e8 <W25qxx_WritePage+0xfc>)
 800563c:	8952      	ldrh	r2, [r2, #10]
 800563e:	4293      	cmp	r3, r2
 8005640:	d905      	bls.n	800564e <W25qxx_WritePage+0x62>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8005642:	4b29      	ldr	r3, [pc, #164]	; (80056e8 <W25qxx_WritePage+0xfc>)
 8005644:	895b      	ldrh	r3, [r3, #10]
 8005646:	461a      	mov	r2, r3
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	1ad3      	subs	r3, r2, r3
 800564c:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx WritePage:%d, Offset:%d ,Writes %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToWrite_up_to_PageSize);
	W25qxx_Delay(100);
	uint32_t StartTime = HAL_GetTick();
#endif
	W25qxx_WaitForWriteEnd();
 800564e:	f7ff fe63 	bl	8005318 <W25qxx_WaitForWriteEnd>
	W25qxx_WriteEnable();
 8005652:	f7ff fe05 	bl	8005260 <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8005656:	2200      	movs	r2, #0
 8005658:	2140      	movs	r1, #64	; 0x40
 800565a:	4824      	ldr	r0, [pc, #144]	; (80056ec <W25qxx_WritePage+0x100>)
 800565c:	f003 fb8c 	bl	8008d78 <HAL_GPIO_WritePin>
	Page_Address = (Page_Address * w25qxx.PageSize) + OffsetInByte;
 8005660:	4b21      	ldr	r3, [pc, #132]	; (80056e8 <W25qxx_WritePage+0xfc>)
 8005662:	895b      	ldrh	r3, [r3, #10]
 8005664:	461a      	mov	r2, r3
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	fb03 f302 	mul.w	r3, r3, r2
 800566c:	687a      	ldr	r2, [r7, #4]
 800566e:	4413      	add	r3, r2
 8005670:	60bb      	str	r3, [r7, #8]
	if (w25qxx.ID >= W25Q256)
 8005672:	4b1d      	ldr	r3, [pc, #116]	; (80056e8 <W25qxx_WritePage+0xfc>)
 8005674:	781b      	ldrb	r3, [r3, #0]
 8005676:	2b08      	cmp	r3, #8
 8005678:	d909      	bls.n	800568e <W25qxx_WritePage+0xa2>
	{
		W25qxx_Spi(0x12);
 800567a:	2012      	movs	r0, #18
 800567c:	f7ff fd6e 	bl	800515c <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 8005680:	68bb      	ldr	r3, [r7, #8]
 8005682:	0e1b      	lsrs	r3, r3, #24
 8005684:	b2db      	uxtb	r3, r3
 8005686:	4618      	mov	r0, r3
 8005688:	f7ff fd68 	bl	800515c <W25qxx_Spi>
 800568c:	e002      	b.n	8005694 <W25qxx_WritePage+0xa8>
	}
	else
	{
		W25qxx_Spi(0x02);
 800568e:	2002      	movs	r0, #2
 8005690:	f7ff fd64 	bl	800515c <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8005694:	68bb      	ldr	r3, [r7, #8]
 8005696:	0c1b      	lsrs	r3, r3, #16
 8005698:	b2db      	uxtb	r3, r3
 800569a:	4618      	mov	r0, r3
 800569c:	f7ff fd5e 	bl	800515c <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 80056a0:	68bb      	ldr	r3, [r7, #8]
 80056a2:	0a1b      	lsrs	r3, r3, #8
 80056a4:	b2db      	uxtb	r3, r3
 80056a6:	4618      	mov	r0, r3
 80056a8:	f7ff fd58 	bl	800515c <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	b2db      	uxtb	r3, r3
 80056b0:	4618      	mov	r0, r3
 80056b2:	f7ff fd53 	bl	800515c <W25qxx_Spi>
	HAL_SPI_Transmit(&_W25QXX_SPI, pBuffer, NumByteToWrite_up_to_PageSize, 100);
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	b29a      	uxth	r2, r3
 80056ba:	2364      	movs	r3, #100	; 0x64
 80056bc:	68f9      	ldr	r1, [r7, #12]
 80056be:	480c      	ldr	r0, [pc, #48]	; (80056f0 <W25qxx_WritePage+0x104>)
 80056c0:	f008 fa02 	bl	800dac8 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80056c4:	2201      	movs	r2, #1
 80056c6:	2140      	movs	r1, #64	; 0x40
 80056c8:	4808      	ldr	r0, [pc, #32]	; (80056ec <W25qxx_WritePage+0x100>)
 80056ca:	f003 fb55 	bl	8008d78 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 80056ce:	f7ff fe23 	bl	8005318 <W25qxx_WaitForWriteEnd>
	}
	printf("\r\n");
	printf("w25qxx WritePage done after %d ms\r\n", StartTime);
	W25qxx_Delay(100);
#endif
	W25qxx_Delay(1);
 80056d2:	2001      	movs	r0, #1
 80056d4:	f000 fa0c 	bl	8005af0 <HAL_Delay>
	w25qxx.Lock = 0;
 80056d8:	4b03      	ldr	r3, [pc, #12]	; (80056e8 <W25qxx_WritePage+0xfc>)
 80056da:	2200      	movs	r2, #0
 80056dc:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 80056e0:	bf00      	nop
 80056e2:	3710      	adds	r7, #16
 80056e4:	46bd      	mov	sp, r7
 80056e6:	bd80      	pop	{r7, pc}
 80056e8:	24000d74 	.word	0x24000d74
 80056ec:	58020400 	.word	0x58020400
 80056f0:	24000bdc 	.word	0x24000bdc

080056f4 <W25qxx_WriteSector>:
//###################################################################################################################
void W25qxx_WriteSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_SectorSize)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b088      	sub	sp, #32
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	60f8      	str	r0, [r7, #12]
 80056fc:	60b9      	str	r1, [r7, #8]
 80056fe:	607a      	str	r2, [r7, #4]
 8005700:	603b      	str	r3, [r7, #0]
	if ((NumByteToWrite_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToWrite_up_to_SectorSize == 0))
 8005702:	4b2c      	ldr	r3, [pc, #176]	; (80057b4 <W25qxx_WriteSector+0xc0>)
 8005704:	691b      	ldr	r3, [r3, #16]
 8005706:	683a      	ldr	r2, [r7, #0]
 8005708:	429a      	cmp	r2, r3
 800570a:	d802      	bhi.n	8005712 <W25qxx_WriteSector+0x1e>
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d102      	bne.n	8005718 <W25qxx_WriteSector+0x24>
		NumByteToWrite_up_to_SectorSize = w25qxx.SectorSize;
 8005712:	4b28      	ldr	r3, [pc, #160]	; (80057b4 <W25qxx_WriteSector+0xc0>)
 8005714:	691b      	ldr	r3, [r3, #16]
 8005716:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx WriteSector:%d, Offset:%d ,Write %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToWrite_up_to_SectorSize);
	W25qxx_Delay(100);
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 8005718:	4b26      	ldr	r3, [pc, #152]	; (80057b4 <W25qxx_WriteSector+0xc0>)
 800571a:	691b      	ldr	r3, [r3, #16]
 800571c:	687a      	ldr	r2, [r7, #4]
 800571e:	429a      	cmp	r2, r3
 8005720:	d243      	bcs.n	80057aa <W25qxx_WriteSector+0xb6>
		return;
	}
	uint32_t StartPage;
	int32_t BytesToWrite;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToWrite_up_to_SectorSize) > w25qxx.SectorSize)
 8005722:	687a      	ldr	r2, [r7, #4]
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	441a      	add	r2, r3
 8005728:	4b22      	ldr	r3, [pc, #136]	; (80057b4 <W25qxx_WriteSector+0xc0>)
 800572a:	691b      	ldr	r3, [r3, #16]
 800572c:	429a      	cmp	r2, r3
 800572e:	d905      	bls.n	800573c <W25qxx_WriteSector+0x48>
		BytesToWrite = w25qxx.SectorSize - OffsetInByte;
 8005730:	4b20      	ldr	r3, [pc, #128]	; (80057b4 <W25qxx_WriteSector+0xc0>)
 8005732:	691a      	ldr	r2, [r3, #16]
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	1ad3      	subs	r3, r2, r3
 8005738:	61bb      	str	r3, [r7, #24]
 800573a:	e001      	b.n	8005740 <W25qxx_WriteSector+0x4c>
	else
		BytesToWrite = NumByteToWrite_up_to_SectorSize;
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8005740:	68b8      	ldr	r0, [r7, #8]
 8005742:	f7ff ff3d 	bl	80055c0 <W25qxx_SectorToPage>
 8005746:	4602      	mov	r2, r0
 8005748:	4b1a      	ldr	r3, [pc, #104]	; (80057b4 <W25qxx_WriteSector+0xc0>)
 800574a:	895b      	ldrh	r3, [r3, #10]
 800574c:	4619      	mov	r1, r3
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	fbb3 f3f1 	udiv	r3, r3, r1
 8005754:	4413      	add	r3, r2
 8005756:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 8005758:	4b16      	ldr	r3, [pc, #88]	; (80057b4 <W25qxx_WriteSector+0xc0>)
 800575a:	895b      	ldrh	r3, [r3, #10]
 800575c:	461a      	mov	r2, r3
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	fbb3 f1f2 	udiv	r1, r3, r2
 8005764:	fb02 f201 	mul.w	r2, r2, r1
 8005768:	1a9b      	subs	r3, r3, r2
 800576a:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_WritePage(pBuffer, StartPage, LocalOffset, BytesToWrite);
 800576c:	69bb      	ldr	r3, [r7, #24]
 800576e:	697a      	ldr	r2, [r7, #20]
 8005770:	69f9      	ldr	r1, [r7, #28]
 8005772:	68f8      	ldr	r0, [r7, #12]
 8005774:	f7ff ff3a 	bl	80055ec <W25qxx_WritePage>
		StartPage++;
 8005778:	69fb      	ldr	r3, [r7, #28]
 800577a:	3301      	adds	r3, #1
 800577c:	61fb      	str	r3, [r7, #28]
		BytesToWrite -= w25qxx.PageSize - LocalOffset;
 800577e:	4b0d      	ldr	r3, [pc, #52]	; (80057b4 <W25qxx_WriteSector+0xc0>)
 8005780:	895b      	ldrh	r3, [r3, #10]
 8005782:	461a      	mov	r2, r3
 8005784:	697b      	ldr	r3, [r7, #20]
 8005786:	1a9a      	subs	r2, r3, r2
 8005788:	69bb      	ldr	r3, [r7, #24]
 800578a:	4413      	add	r3, r2
 800578c:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 800578e:	4b09      	ldr	r3, [pc, #36]	; (80057b4 <W25qxx_WriteSector+0xc0>)
 8005790:	895b      	ldrh	r3, [r3, #10]
 8005792:	461a      	mov	r2, r3
 8005794:	697b      	ldr	r3, [r7, #20]
 8005796:	1ad3      	subs	r3, r2, r3
 8005798:	68fa      	ldr	r2, [r7, #12]
 800579a:	4413      	add	r3, r2
 800579c:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 800579e:	2300      	movs	r3, #0
 80057a0:	617b      	str	r3, [r7, #20]
	} while (BytesToWrite > 0);
 80057a2:	69bb      	ldr	r3, [r7, #24]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	dce1      	bgt.n	800576c <W25qxx_WriteSector+0x78>
 80057a8:	e000      	b.n	80057ac <W25qxx_WriteSector+0xb8>
		return;
 80057aa:	bf00      	nop
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx WriteSector Done\r\n");
	W25qxx_Delay(100);
#endif
}
 80057ac:	3720      	adds	r7, #32
 80057ae:	46bd      	mov	sp, r7
 80057b0:	bd80      	pop	{r7, pc}
 80057b2:	bf00      	nop
 80057b4:	24000d74 	.word	0x24000d74

080057b8 <W25qxx_ReadPage>:
	W25qxx_Delay(1);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_ReadPage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_PageSize)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b084      	sub	sp, #16
 80057bc:	af00      	add	r7, sp, #0
 80057be:	60f8      	str	r0, [r7, #12]
 80057c0:	60b9      	str	r1, [r7, #8]
 80057c2:	607a      	str	r2, [r7, #4]
 80057c4:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 80057c6:	e002      	b.n	80057ce <W25qxx_ReadPage+0x16>
		W25qxx_Delay(1);
 80057c8:	2001      	movs	r0, #1
 80057ca:	f000 f991 	bl	8005af0 <HAL_Delay>
	while (w25qxx.Lock == 1)
 80057ce:	4b36      	ldr	r3, [pc, #216]	; (80058a8 <W25qxx_ReadPage+0xf0>)
 80057d0:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80057d4:	2b01      	cmp	r3, #1
 80057d6:	d0f7      	beq.n	80057c8 <W25qxx_ReadPage+0x10>
	w25qxx.Lock = 1;
 80057d8:	4b33      	ldr	r3, [pc, #204]	; (80058a8 <W25qxx_ReadPage+0xf0>)
 80057da:	2201      	movs	r2, #1
 80057dc:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if ((NumByteToRead_up_to_PageSize > w25qxx.PageSize) || (NumByteToRead_up_to_PageSize == 0))
 80057e0:	4b31      	ldr	r3, [pc, #196]	; (80058a8 <W25qxx_ReadPage+0xf0>)
 80057e2:	895b      	ldrh	r3, [r3, #10]
 80057e4:	461a      	mov	r2, r3
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d802      	bhi.n	80057f2 <W25qxx_ReadPage+0x3a>
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d102      	bne.n	80057f8 <W25qxx_ReadPage+0x40>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize;
 80057f2:	4b2d      	ldr	r3, [pc, #180]	; (80058a8 <W25qxx_ReadPage+0xf0>)
 80057f4:	895b      	ldrh	r3, [r3, #10]
 80057f6:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToRead_up_to_PageSize) > w25qxx.PageSize)
 80057f8:	687a      	ldr	r2, [r7, #4]
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	4413      	add	r3, r2
 80057fe:	4a2a      	ldr	r2, [pc, #168]	; (80058a8 <W25qxx_ReadPage+0xf0>)
 8005800:	8952      	ldrh	r2, [r2, #10]
 8005802:	4293      	cmp	r3, r2
 8005804:	d905      	bls.n	8005812 <W25qxx_ReadPage+0x5a>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8005806:	4b28      	ldr	r3, [pc, #160]	; (80058a8 <W25qxx_ReadPage+0xf0>)
 8005808:	895b      	ldrh	r3, [r3, #10]
 800580a:	461a      	mov	r2, r3
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	1ad3      	subs	r3, r2, r3
 8005810:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ReadPage:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToRead_up_to_PageSize);
	W25qxx_Delay(100);
	uint32_t StartTime = HAL_GetTick();
#endif
	Page_Address = Page_Address * w25qxx.PageSize + OffsetInByte;
 8005812:	4b25      	ldr	r3, [pc, #148]	; (80058a8 <W25qxx_ReadPage+0xf0>)
 8005814:	895b      	ldrh	r3, [r3, #10]
 8005816:	461a      	mov	r2, r3
 8005818:	68bb      	ldr	r3, [r7, #8]
 800581a:	fb03 f302 	mul.w	r3, r3, r2
 800581e:	687a      	ldr	r2, [r7, #4]
 8005820:	4413      	add	r3, r2
 8005822:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8005824:	2200      	movs	r2, #0
 8005826:	2140      	movs	r1, #64	; 0x40
 8005828:	4820      	ldr	r0, [pc, #128]	; (80058ac <W25qxx_ReadPage+0xf4>)
 800582a:	f003 faa5 	bl	8008d78 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 800582e:	4b1e      	ldr	r3, [pc, #120]	; (80058a8 <W25qxx_ReadPage+0xf0>)
 8005830:	781b      	ldrb	r3, [r3, #0]
 8005832:	2b08      	cmp	r3, #8
 8005834:	d909      	bls.n	800584a <W25qxx_ReadPage+0x92>
	{
		W25qxx_Spi(0x0C);
 8005836:	200c      	movs	r0, #12
 8005838:	f7ff fc90 	bl	800515c <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 800583c:	68bb      	ldr	r3, [r7, #8]
 800583e:	0e1b      	lsrs	r3, r3, #24
 8005840:	b2db      	uxtb	r3, r3
 8005842:	4618      	mov	r0, r3
 8005844:	f7ff fc8a 	bl	800515c <W25qxx_Spi>
 8005848:	e002      	b.n	8005850 <W25qxx_ReadPage+0x98>
	}
	else
	{
		W25qxx_Spi(0x0B);
 800584a:	200b      	movs	r0, #11
 800584c:	f7ff fc86 	bl	800515c <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8005850:	68bb      	ldr	r3, [r7, #8]
 8005852:	0c1b      	lsrs	r3, r3, #16
 8005854:	b2db      	uxtb	r3, r3
 8005856:	4618      	mov	r0, r3
 8005858:	f7ff fc80 	bl	800515c <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 800585c:	68bb      	ldr	r3, [r7, #8]
 800585e:	0a1b      	lsrs	r3, r3, #8
 8005860:	b2db      	uxtb	r3, r3
 8005862:	4618      	mov	r0, r3
 8005864:	f7ff fc7a 	bl	800515c <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	b2db      	uxtb	r3, r3
 800586c:	4618      	mov	r0, r3
 800586e:	f7ff fc75 	bl	800515c <W25qxx_Spi>
	W25qxx_Spi(0);
 8005872:	2000      	movs	r0, #0
 8005874:	f7ff fc72 	bl	800515c <W25qxx_Spi>
	HAL_SPI_Receive(&_W25QXX_SPI, pBuffer, NumByteToRead_up_to_PageSize, 100);
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	b29a      	uxth	r2, r3
 800587c:	2364      	movs	r3, #100	; 0x64
 800587e:	68f9      	ldr	r1, [r7, #12]
 8005880:	480b      	ldr	r0, [pc, #44]	; (80058b0 <W25qxx_ReadPage+0xf8>)
 8005882:	f008 fb13 	bl	800deac <HAL_SPI_Receive>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8005886:	2201      	movs	r2, #1
 8005888:	2140      	movs	r1, #64	; 0x40
 800588a:	4808      	ldr	r0, [pc, #32]	; (80058ac <W25qxx_ReadPage+0xf4>)
 800588c:	f003 fa74 	bl	8008d78 <HAL_GPIO_WritePin>
	}
	printf("\r\n");
	printf("w25qxx ReadPage done after %d ms\r\n", StartTime);
	W25qxx_Delay(100);
#endif
	W25qxx_Delay(1);
 8005890:	2001      	movs	r0, #1
 8005892:	f000 f92d 	bl	8005af0 <HAL_Delay>
	w25qxx.Lock = 0;
 8005896:	4b04      	ldr	r3, [pc, #16]	; (80058a8 <W25qxx_ReadPage+0xf0>)
 8005898:	2200      	movs	r2, #0
 800589a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 800589e:	bf00      	nop
 80058a0:	3710      	adds	r7, #16
 80058a2:	46bd      	mov	sp, r7
 80058a4:	bd80      	pop	{r7, pc}
 80058a6:	bf00      	nop
 80058a8:	24000d74 	.word	0x24000d74
 80058ac:	58020400 	.word	0x58020400
 80058b0:	24000bdc 	.word	0x24000bdc

080058b4 <W25qxx_ReadSector>:
//###################################################################################################################
void W25qxx_ReadSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_SectorSize)
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b088      	sub	sp, #32
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	60f8      	str	r0, [r7, #12]
 80058bc:	60b9      	str	r1, [r7, #8]
 80058be:	607a      	str	r2, [r7, #4]
 80058c0:	603b      	str	r3, [r7, #0]
	if ((NumByteToRead_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToRead_up_to_SectorSize == 0))
 80058c2:	4b2c      	ldr	r3, [pc, #176]	; (8005974 <W25qxx_ReadSector+0xc0>)
 80058c4:	691b      	ldr	r3, [r3, #16]
 80058c6:	683a      	ldr	r2, [r7, #0]
 80058c8:	429a      	cmp	r2, r3
 80058ca:	d802      	bhi.n	80058d2 <W25qxx_ReadSector+0x1e>
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d102      	bne.n	80058d8 <W25qxx_ReadSector+0x24>
		NumByteToRead_up_to_SectorSize = w25qxx.SectorSize;
 80058d2:	4b28      	ldr	r3, [pc, #160]	; (8005974 <W25qxx_ReadSector+0xc0>)
 80058d4:	691b      	ldr	r3, [r3, #16]
 80058d6:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx ReadSector:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToRead_up_to_SectorSize);
	W25qxx_Delay(100);
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 80058d8:	4b26      	ldr	r3, [pc, #152]	; (8005974 <W25qxx_ReadSector+0xc0>)
 80058da:	691b      	ldr	r3, [r3, #16]
 80058dc:	687a      	ldr	r2, [r7, #4]
 80058de:	429a      	cmp	r2, r3
 80058e0:	d243      	bcs.n	800596a <W25qxx_ReadSector+0xb6>
		return;
	}
	uint32_t StartPage;
	int32_t BytesToRead;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToRead_up_to_SectorSize) > w25qxx.SectorSize)
 80058e2:	687a      	ldr	r2, [r7, #4]
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	441a      	add	r2, r3
 80058e8:	4b22      	ldr	r3, [pc, #136]	; (8005974 <W25qxx_ReadSector+0xc0>)
 80058ea:	691b      	ldr	r3, [r3, #16]
 80058ec:	429a      	cmp	r2, r3
 80058ee:	d905      	bls.n	80058fc <W25qxx_ReadSector+0x48>
		BytesToRead = w25qxx.SectorSize - OffsetInByte;
 80058f0:	4b20      	ldr	r3, [pc, #128]	; (8005974 <W25qxx_ReadSector+0xc0>)
 80058f2:	691a      	ldr	r2, [r3, #16]
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	1ad3      	subs	r3, r2, r3
 80058f8:	61bb      	str	r3, [r7, #24]
 80058fa:	e001      	b.n	8005900 <W25qxx_ReadSector+0x4c>
	else
		BytesToRead = NumByteToRead_up_to_SectorSize;
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8005900:	68b8      	ldr	r0, [r7, #8]
 8005902:	f7ff fe5d 	bl	80055c0 <W25qxx_SectorToPage>
 8005906:	4602      	mov	r2, r0
 8005908:	4b1a      	ldr	r3, [pc, #104]	; (8005974 <W25qxx_ReadSector+0xc0>)
 800590a:	895b      	ldrh	r3, [r3, #10]
 800590c:	4619      	mov	r1, r3
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	fbb3 f3f1 	udiv	r3, r3, r1
 8005914:	4413      	add	r3, r2
 8005916:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 8005918:	4b16      	ldr	r3, [pc, #88]	; (8005974 <W25qxx_ReadSector+0xc0>)
 800591a:	895b      	ldrh	r3, [r3, #10]
 800591c:	461a      	mov	r2, r3
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	fbb3 f1f2 	udiv	r1, r3, r2
 8005924:	fb02 f201 	mul.w	r2, r2, r1
 8005928:	1a9b      	subs	r3, r3, r2
 800592a:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_ReadPage(pBuffer, StartPage, LocalOffset, BytesToRead);
 800592c:	69bb      	ldr	r3, [r7, #24]
 800592e:	697a      	ldr	r2, [r7, #20]
 8005930:	69f9      	ldr	r1, [r7, #28]
 8005932:	68f8      	ldr	r0, [r7, #12]
 8005934:	f7ff ff40 	bl	80057b8 <W25qxx_ReadPage>
		StartPage++;
 8005938:	69fb      	ldr	r3, [r7, #28]
 800593a:	3301      	adds	r3, #1
 800593c:	61fb      	str	r3, [r7, #28]
		BytesToRead -= w25qxx.PageSize - LocalOffset;
 800593e:	4b0d      	ldr	r3, [pc, #52]	; (8005974 <W25qxx_ReadSector+0xc0>)
 8005940:	895b      	ldrh	r3, [r3, #10]
 8005942:	461a      	mov	r2, r3
 8005944:	697b      	ldr	r3, [r7, #20]
 8005946:	1a9a      	subs	r2, r3, r2
 8005948:	69bb      	ldr	r3, [r7, #24]
 800594a:	4413      	add	r3, r2
 800594c:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 800594e:	4b09      	ldr	r3, [pc, #36]	; (8005974 <W25qxx_ReadSector+0xc0>)
 8005950:	895b      	ldrh	r3, [r3, #10]
 8005952:	461a      	mov	r2, r3
 8005954:	697b      	ldr	r3, [r7, #20]
 8005956:	1ad3      	subs	r3, r2, r3
 8005958:	68fa      	ldr	r2, [r7, #12]
 800595a:	4413      	add	r3, r2
 800595c:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 800595e:	2300      	movs	r3, #0
 8005960:	617b      	str	r3, [r7, #20]
	} while (BytesToRead > 0);
 8005962:	69bb      	ldr	r3, [r7, #24]
 8005964:	2b00      	cmp	r3, #0
 8005966:	dce1      	bgt.n	800592c <W25qxx_ReadSector+0x78>
 8005968:	e000      	b.n	800596c <W25qxx_ReadSector+0xb8>
		return;
 800596a:	bf00      	nop
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx ReadSector Done\r\n");
	W25qxx_Delay(100);
#endif
}
 800596c:	3720      	adds	r7, #32
 800596e:	46bd      	mov	sp, r7
 8005970:	bd80      	pop	{r7, pc}
 8005972:	bf00      	nop
 8005974:	24000d74 	.word	0x24000d74

08005978 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8005978:	f8df d034 	ldr.w	sp, [pc, #52]	; 80059b0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 800597c:	f7ff fb62 	bl	8005044 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005980:	480c      	ldr	r0, [pc, #48]	; (80059b4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005982:	490d      	ldr	r1, [pc, #52]	; (80059b8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005984:	4a0d      	ldr	r2, [pc, #52]	; (80059bc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005986:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005988:	e002      	b.n	8005990 <LoopCopyDataInit>

0800598a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800598a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800598c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800598e:	3304      	adds	r3, #4

08005990 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005990:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005992:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005994:	d3f9      	bcc.n	800598a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005996:	4a0a      	ldr	r2, [pc, #40]	; (80059c0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005998:	4c0a      	ldr	r4, [pc, #40]	; (80059c4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800599a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800599c:	e001      	b.n	80059a2 <LoopFillZerobss>

0800599e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800599e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80059a0:	3204      	adds	r2, #4

080059a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80059a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80059a4:	d3fb      	bcc.n	800599e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80059a6:	f00c f8a1 	bl	8011aec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80059aa:	f7fd fb7d 	bl	80030a8 <main>
  bx  lr
 80059ae:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80059b0:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80059b4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80059b8:	240001f8 	.word	0x240001f8
  ldr r2, =_sidata
 80059bc:	080153c0 	.word	0x080153c0
  ldr r2, =_sbss
 80059c0:	240001f8 	.word	0x240001f8
  ldr r4, =_ebss
 80059c4:	24000db0 	.word	0x24000db0

080059c8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80059c8:	e7fe      	b.n	80059c8 <ADC3_IRQHandler>
	...

080059cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b082      	sub	sp, #8
 80059d0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80059d2:	2003      	movs	r0, #3
 80059d4:	f000 f98c 	bl	8005cf0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80059d8:	f006 fa3c 	bl	800be54 <HAL_RCC_GetSysClockFreq>
 80059dc:	4602      	mov	r2, r0
 80059de:	4b15      	ldr	r3, [pc, #84]	; (8005a34 <HAL_Init+0x68>)
 80059e0:	699b      	ldr	r3, [r3, #24]
 80059e2:	0a1b      	lsrs	r3, r3, #8
 80059e4:	f003 030f 	and.w	r3, r3, #15
 80059e8:	4913      	ldr	r1, [pc, #76]	; (8005a38 <HAL_Init+0x6c>)
 80059ea:	5ccb      	ldrb	r3, [r1, r3]
 80059ec:	f003 031f 	and.w	r3, r3, #31
 80059f0:	fa22 f303 	lsr.w	r3, r2, r3
 80059f4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80059f6:	4b0f      	ldr	r3, [pc, #60]	; (8005a34 <HAL_Init+0x68>)
 80059f8:	699b      	ldr	r3, [r3, #24]
 80059fa:	f003 030f 	and.w	r3, r3, #15
 80059fe:	4a0e      	ldr	r2, [pc, #56]	; (8005a38 <HAL_Init+0x6c>)
 8005a00:	5cd3      	ldrb	r3, [r2, r3]
 8005a02:	f003 031f 	and.w	r3, r3, #31
 8005a06:	687a      	ldr	r2, [r7, #4]
 8005a08:	fa22 f303 	lsr.w	r3, r2, r3
 8005a0c:	4a0b      	ldr	r2, [pc, #44]	; (8005a3c <HAL_Init+0x70>)
 8005a0e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005a10:	4a0b      	ldr	r2, [pc, #44]	; (8005a40 <HAL_Init+0x74>)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005a16:	200f      	movs	r0, #15
 8005a18:	f000 f814 	bl	8005a44 <HAL_InitTick>
 8005a1c:	4603      	mov	r3, r0
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d001      	beq.n	8005a26 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8005a22:	2301      	movs	r3, #1
 8005a24:	e002      	b.n	8005a2c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8005a26:	f7fe fcf3 	bl	8004410 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005a2a:	2300      	movs	r3, #0
}
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	3708      	adds	r7, #8
 8005a30:	46bd      	mov	sp, r7
 8005a32:	bd80      	pop	{r7, pc}
 8005a34:	58024400 	.word	0x58024400
 8005a38:	08014ee4 	.word	0x08014ee4
 8005a3c:	24000018 	.word	0x24000018
 8005a40:	24000014 	.word	0x24000014

08005a44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005a44:	b580      	push	{r7, lr}
 8005a46:	b082      	sub	sp, #8
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8005a4c:	4b15      	ldr	r3, [pc, #84]	; (8005aa4 <HAL_InitTick+0x60>)
 8005a4e:	781b      	ldrb	r3, [r3, #0]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d101      	bne.n	8005a58 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8005a54:	2301      	movs	r3, #1
 8005a56:	e021      	b.n	8005a9c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8005a58:	4b13      	ldr	r3, [pc, #76]	; (8005aa8 <HAL_InitTick+0x64>)
 8005a5a:	681a      	ldr	r2, [r3, #0]
 8005a5c:	4b11      	ldr	r3, [pc, #68]	; (8005aa4 <HAL_InitTick+0x60>)
 8005a5e:	781b      	ldrb	r3, [r3, #0]
 8005a60:	4619      	mov	r1, r3
 8005a62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005a66:	fbb3 f3f1 	udiv	r3, r3, r1
 8005a6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a6e:	4618      	mov	r0, r3
 8005a70:	f000 f971 	bl	8005d56 <HAL_SYSTICK_Config>
 8005a74:	4603      	mov	r3, r0
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d001      	beq.n	8005a7e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8005a7a:	2301      	movs	r3, #1
 8005a7c:	e00e      	b.n	8005a9c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	2b0f      	cmp	r3, #15
 8005a82:	d80a      	bhi.n	8005a9a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005a84:	2200      	movs	r2, #0
 8005a86:	6879      	ldr	r1, [r7, #4]
 8005a88:	f04f 30ff 	mov.w	r0, #4294967295
 8005a8c:	f000 f93b 	bl	8005d06 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005a90:	4a06      	ldr	r2, [pc, #24]	; (8005aac <HAL_InitTick+0x68>)
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005a96:	2300      	movs	r3, #0
 8005a98:	e000      	b.n	8005a9c <HAL_InitTick+0x58>
    return HAL_ERROR;
 8005a9a:	2301      	movs	r3, #1
}
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	3708      	adds	r7, #8
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	bd80      	pop	{r7, pc}
 8005aa4:	24000020 	.word	0x24000020
 8005aa8:	24000014 	.word	0x24000014
 8005aac:	2400001c 	.word	0x2400001c

08005ab0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005ab0:	b480      	push	{r7}
 8005ab2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005ab4:	4b06      	ldr	r3, [pc, #24]	; (8005ad0 <HAL_IncTick+0x20>)
 8005ab6:	781b      	ldrb	r3, [r3, #0]
 8005ab8:	461a      	mov	r2, r3
 8005aba:	4b06      	ldr	r3, [pc, #24]	; (8005ad4 <HAL_IncTick+0x24>)
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4413      	add	r3, r2
 8005ac0:	4a04      	ldr	r2, [pc, #16]	; (8005ad4 <HAL_IncTick+0x24>)
 8005ac2:	6013      	str	r3, [r2, #0]
}
 8005ac4:	bf00      	nop
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005acc:	4770      	bx	lr
 8005ace:	bf00      	nop
 8005ad0:	24000020 	.word	0x24000020
 8005ad4:	24000d9c 	.word	0x24000d9c

08005ad8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005ad8:	b480      	push	{r7}
 8005ada:	af00      	add	r7, sp, #0
  return uwTick;
 8005adc:	4b03      	ldr	r3, [pc, #12]	; (8005aec <HAL_GetTick+0x14>)
 8005ade:	681b      	ldr	r3, [r3, #0]
}
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae8:	4770      	bx	lr
 8005aea:	bf00      	nop
 8005aec:	24000d9c 	.word	0x24000d9c

08005af0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b084      	sub	sp, #16
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005af8:	f7ff ffee 	bl	8005ad8 <HAL_GetTick>
 8005afc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b08:	d005      	beq.n	8005b16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005b0a:	4b0a      	ldr	r3, [pc, #40]	; (8005b34 <HAL_Delay+0x44>)
 8005b0c:	781b      	ldrb	r3, [r3, #0]
 8005b0e:	461a      	mov	r2, r3
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	4413      	add	r3, r2
 8005b14:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005b16:	bf00      	nop
 8005b18:	f7ff ffde 	bl	8005ad8 <HAL_GetTick>
 8005b1c:	4602      	mov	r2, r0
 8005b1e:	68bb      	ldr	r3, [r7, #8]
 8005b20:	1ad3      	subs	r3, r2, r3
 8005b22:	68fa      	ldr	r2, [r7, #12]
 8005b24:	429a      	cmp	r2, r3
 8005b26:	d8f7      	bhi.n	8005b18 <HAL_Delay+0x28>
  {
  }
}
 8005b28:	bf00      	nop
 8005b2a:	bf00      	nop
 8005b2c:	3710      	adds	r7, #16
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	bd80      	pop	{r7, pc}
 8005b32:	bf00      	nop
 8005b34:	24000020 	.word	0x24000020

08005b38 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8005b38:	b480      	push	{r7}
 8005b3a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8005b3c:	4b03      	ldr	r3, [pc, #12]	; (8005b4c <HAL_GetREVID+0x14>)
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	0c1b      	lsrs	r3, r3, #16
}
 8005b42:	4618      	mov	r0, r3
 8005b44:	46bd      	mov	sp, r7
 8005b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4a:	4770      	bx	lr
 8005b4c:	5c001000 	.word	0x5c001000

08005b50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005b50:	b480      	push	{r7}
 8005b52:	b085      	sub	sp, #20
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	f003 0307 	and.w	r3, r3, #7
 8005b5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005b60:	4b0b      	ldr	r3, [pc, #44]	; (8005b90 <__NVIC_SetPriorityGrouping+0x40>)
 8005b62:	68db      	ldr	r3, [r3, #12]
 8005b64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005b66:	68ba      	ldr	r2, [r7, #8]
 8005b68:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005b6c:	4013      	ands	r3, r2
 8005b6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005b74:	68bb      	ldr	r3, [r7, #8]
 8005b76:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005b78:	4b06      	ldr	r3, [pc, #24]	; (8005b94 <__NVIC_SetPriorityGrouping+0x44>)
 8005b7a:	4313      	orrs	r3, r2
 8005b7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005b7e:	4a04      	ldr	r2, [pc, #16]	; (8005b90 <__NVIC_SetPriorityGrouping+0x40>)
 8005b80:	68bb      	ldr	r3, [r7, #8]
 8005b82:	60d3      	str	r3, [r2, #12]
}
 8005b84:	bf00      	nop
 8005b86:	3714      	adds	r7, #20
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8e:	4770      	bx	lr
 8005b90:	e000ed00 	.word	0xe000ed00
 8005b94:	05fa0000 	.word	0x05fa0000

08005b98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005b98:	b480      	push	{r7}
 8005b9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005b9c:	4b04      	ldr	r3, [pc, #16]	; (8005bb0 <__NVIC_GetPriorityGrouping+0x18>)
 8005b9e:	68db      	ldr	r3, [r3, #12]
 8005ba0:	0a1b      	lsrs	r3, r3, #8
 8005ba2:	f003 0307 	and.w	r3, r3, #7
}
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bae:	4770      	bx	lr
 8005bb0:	e000ed00 	.word	0xe000ed00

08005bb4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005bb4:	b480      	push	{r7}
 8005bb6:	b083      	sub	sp, #12
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	4603      	mov	r3, r0
 8005bbc:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005bbe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	db0b      	blt.n	8005bde <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005bc6:	88fb      	ldrh	r3, [r7, #6]
 8005bc8:	f003 021f 	and.w	r2, r3, #31
 8005bcc:	4907      	ldr	r1, [pc, #28]	; (8005bec <__NVIC_EnableIRQ+0x38>)
 8005bce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005bd2:	095b      	lsrs	r3, r3, #5
 8005bd4:	2001      	movs	r0, #1
 8005bd6:	fa00 f202 	lsl.w	r2, r0, r2
 8005bda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005bde:	bf00      	nop
 8005be0:	370c      	adds	r7, #12
 8005be2:	46bd      	mov	sp, r7
 8005be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be8:	4770      	bx	lr
 8005bea:	bf00      	nop
 8005bec:	e000e100 	.word	0xe000e100

08005bf0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005bf0:	b480      	push	{r7}
 8005bf2:	b083      	sub	sp, #12
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	4603      	mov	r3, r0
 8005bf8:	6039      	str	r1, [r7, #0]
 8005bfa:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005bfc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	db0a      	blt.n	8005c1a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	b2da      	uxtb	r2, r3
 8005c08:	490c      	ldr	r1, [pc, #48]	; (8005c3c <__NVIC_SetPriority+0x4c>)
 8005c0a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005c0e:	0112      	lsls	r2, r2, #4
 8005c10:	b2d2      	uxtb	r2, r2
 8005c12:	440b      	add	r3, r1
 8005c14:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005c18:	e00a      	b.n	8005c30 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	b2da      	uxtb	r2, r3
 8005c1e:	4908      	ldr	r1, [pc, #32]	; (8005c40 <__NVIC_SetPriority+0x50>)
 8005c20:	88fb      	ldrh	r3, [r7, #6]
 8005c22:	f003 030f 	and.w	r3, r3, #15
 8005c26:	3b04      	subs	r3, #4
 8005c28:	0112      	lsls	r2, r2, #4
 8005c2a:	b2d2      	uxtb	r2, r2
 8005c2c:	440b      	add	r3, r1
 8005c2e:	761a      	strb	r2, [r3, #24]
}
 8005c30:	bf00      	nop
 8005c32:	370c      	adds	r7, #12
 8005c34:	46bd      	mov	sp, r7
 8005c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3a:	4770      	bx	lr
 8005c3c:	e000e100 	.word	0xe000e100
 8005c40:	e000ed00 	.word	0xe000ed00

08005c44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005c44:	b480      	push	{r7}
 8005c46:	b089      	sub	sp, #36	; 0x24
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	60f8      	str	r0, [r7, #12]
 8005c4c:	60b9      	str	r1, [r7, #8]
 8005c4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	f003 0307 	and.w	r3, r3, #7
 8005c56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005c58:	69fb      	ldr	r3, [r7, #28]
 8005c5a:	f1c3 0307 	rsb	r3, r3, #7
 8005c5e:	2b04      	cmp	r3, #4
 8005c60:	bf28      	it	cs
 8005c62:	2304      	movcs	r3, #4
 8005c64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005c66:	69fb      	ldr	r3, [r7, #28]
 8005c68:	3304      	adds	r3, #4
 8005c6a:	2b06      	cmp	r3, #6
 8005c6c:	d902      	bls.n	8005c74 <NVIC_EncodePriority+0x30>
 8005c6e:	69fb      	ldr	r3, [r7, #28]
 8005c70:	3b03      	subs	r3, #3
 8005c72:	e000      	b.n	8005c76 <NVIC_EncodePriority+0x32>
 8005c74:	2300      	movs	r3, #0
 8005c76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005c78:	f04f 32ff 	mov.w	r2, #4294967295
 8005c7c:	69bb      	ldr	r3, [r7, #24]
 8005c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8005c82:	43da      	mvns	r2, r3
 8005c84:	68bb      	ldr	r3, [r7, #8]
 8005c86:	401a      	ands	r2, r3
 8005c88:	697b      	ldr	r3, [r7, #20]
 8005c8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005c8c:	f04f 31ff 	mov.w	r1, #4294967295
 8005c90:	697b      	ldr	r3, [r7, #20]
 8005c92:	fa01 f303 	lsl.w	r3, r1, r3
 8005c96:	43d9      	mvns	r1, r3
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005c9c:	4313      	orrs	r3, r2
         );
}
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	3724      	adds	r7, #36	; 0x24
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca8:	4770      	bx	lr
	...

08005cac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005cac:	b580      	push	{r7, lr}
 8005cae:	b082      	sub	sp, #8
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	3b01      	subs	r3, #1
 8005cb8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005cbc:	d301      	bcc.n	8005cc2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	e00f      	b.n	8005ce2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005cc2:	4a0a      	ldr	r2, [pc, #40]	; (8005cec <SysTick_Config+0x40>)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	3b01      	subs	r3, #1
 8005cc8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005cca:	210f      	movs	r1, #15
 8005ccc:	f04f 30ff 	mov.w	r0, #4294967295
 8005cd0:	f7ff ff8e 	bl	8005bf0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005cd4:	4b05      	ldr	r3, [pc, #20]	; (8005cec <SysTick_Config+0x40>)
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005cda:	4b04      	ldr	r3, [pc, #16]	; (8005cec <SysTick_Config+0x40>)
 8005cdc:	2207      	movs	r2, #7
 8005cde:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005ce0:	2300      	movs	r3, #0
}
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	3708      	adds	r7, #8
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	bd80      	pop	{r7, pc}
 8005cea:	bf00      	nop
 8005cec:	e000e010 	.word	0xe000e010

08005cf0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	b082      	sub	sp, #8
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005cf8:	6878      	ldr	r0, [r7, #4]
 8005cfa:	f7ff ff29 	bl	8005b50 <__NVIC_SetPriorityGrouping>
}
 8005cfe:	bf00      	nop
 8005d00:	3708      	adds	r7, #8
 8005d02:	46bd      	mov	sp, r7
 8005d04:	bd80      	pop	{r7, pc}

08005d06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005d06:	b580      	push	{r7, lr}
 8005d08:	b086      	sub	sp, #24
 8005d0a:	af00      	add	r7, sp, #0
 8005d0c:	4603      	mov	r3, r0
 8005d0e:	60b9      	str	r1, [r7, #8]
 8005d10:	607a      	str	r2, [r7, #4]
 8005d12:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005d14:	f7ff ff40 	bl	8005b98 <__NVIC_GetPriorityGrouping>
 8005d18:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005d1a:	687a      	ldr	r2, [r7, #4]
 8005d1c:	68b9      	ldr	r1, [r7, #8]
 8005d1e:	6978      	ldr	r0, [r7, #20]
 8005d20:	f7ff ff90 	bl	8005c44 <NVIC_EncodePriority>
 8005d24:	4602      	mov	r2, r0
 8005d26:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005d2a:	4611      	mov	r1, r2
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	f7ff ff5f 	bl	8005bf0 <__NVIC_SetPriority>
}
 8005d32:	bf00      	nop
 8005d34:	3718      	adds	r7, #24
 8005d36:	46bd      	mov	sp, r7
 8005d38:	bd80      	pop	{r7, pc}

08005d3a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005d3a:	b580      	push	{r7, lr}
 8005d3c:	b082      	sub	sp, #8
 8005d3e:	af00      	add	r7, sp, #0
 8005d40:	4603      	mov	r3, r0
 8005d42:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005d44:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005d48:	4618      	mov	r0, r3
 8005d4a:	f7ff ff33 	bl	8005bb4 <__NVIC_EnableIRQ>
}
 8005d4e:	bf00      	nop
 8005d50:	3708      	adds	r7, #8
 8005d52:	46bd      	mov	sp, r7
 8005d54:	bd80      	pop	{r7, pc}

08005d56 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005d56:	b580      	push	{r7, lr}
 8005d58:	b082      	sub	sp, #8
 8005d5a:	af00      	add	r7, sp, #0
 8005d5c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005d5e:	6878      	ldr	r0, [r7, #4]
 8005d60:	f7ff ffa4 	bl	8005cac <SysTick_Config>
 8005d64:	4603      	mov	r3, r0
}
 8005d66:	4618      	mov	r0, r3
 8005d68:	3708      	adds	r7, #8
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	bd80      	pop	{r7, pc}
	...

08005d70 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b086      	sub	sp, #24
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8005d78:	f7ff feae 	bl	8005ad8 <HAL_GetTick>
 8005d7c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d101      	bne.n	8005d88 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8005d84:	2301      	movs	r3, #1
 8005d86:	e316      	b.n	80063b6 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4a66      	ldr	r2, [pc, #408]	; (8005f28 <HAL_DMA_Init+0x1b8>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d04a      	beq.n	8005e28 <HAL_DMA_Init+0xb8>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4a65      	ldr	r2, [pc, #404]	; (8005f2c <HAL_DMA_Init+0x1bc>)
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d045      	beq.n	8005e28 <HAL_DMA_Init+0xb8>
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	4a63      	ldr	r2, [pc, #396]	; (8005f30 <HAL_DMA_Init+0x1c0>)
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d040      	beq.n	8005e28 <HAL_DMA_Init+0xb8>
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	4a62      	ldr	r2, [pc, #392]	; (8005f34 <HAL_DMA_Init+0x1c4>)
 8005dac:	4293      	cmp	r3, r2
 8005dae:	d03b      	beq.n	8005e28 <HAL_DMA_Init+0xb8>
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	4a60      	ldr	r2, [pc, #384]	; (8005f38 <HAL_DMA_Init+0x1c8>)
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d036      	beq.n	8005e28 <HAL_DMA_Init+0xb8>
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	4a5f      	ldr	r2, [pc, #380]	; (8005f3c <HAL_DMA_Init+0x1cc>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d031      	beq.n	8005e28 <HAL_DMA_Init+0xb8>
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	4a5d      	ldr	r2, [pc, #372]	; (8005f40 <HAL_DMA_Init+0x1d0>)
 8005dca:	4293      	cmp	r3, r2
 8005dcc:	d02c      	beq.n	8005e28 <HAL_DMA_Init+0xb8>
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4a5c      	ldr	r2, [pc, #368]	; (8005f44 <HAL_DMA_Init+0x1d4>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d027      	beq.n	8005e28 <HAL_DMA_Init+0xb8>
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	4a5a      	ldr	r2, [pc, #360]	; (8005f48 <HAL_DMA_Init+0x1d8>)
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d022      	beq.n	8005e28 <HAL_DMA_Init+0xb8>
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	4a59      	ldr	r2, [pc, #356]	; (8005f4c <HAL_DMA_Init+0x1dc>)
 8005de8:	4293      	cmp	r3, r2
 8005dea:	d01d      	beq.n	8005e28 <HAL_DMA_Init+0xb8>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	4a57      	ldr	r2, [pc, #348]	; (8005f50 <HAL_DMA_Init+0x1e0>)
 8005df2:	4293      	cmp	r3, r2
 8005df4:	d018      	beq.n	8005e28 <HAL_DMA_Init+0xb8>
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	4a56      	ldr	r2, [pc, #344]	; (8005f54 <HAL_DMA_Init+0x1e4>)
 8005dfc:	4293      	cmp	r3, r2
 8005dfe:	d013      	beq.n	8005e28 <HAL_DMA_Init+0xb8>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	4a54      	ldr	r2, [pc, #336]	; (8005f58 <HAL_DMA_Init+0x1e8>)
 8005e06:	4293      	cmp	r3, r2
 8005e08:	d00e      	beq.n	8005e28 <HAL_DMA_Init+0xb8>
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	4a53      	ldr	r2, [pc, #332]	; (8005f5c <HAL_DMA_Init+0x1ec>)
 8005e10:	4293      	cmp	r3, r2
 8005e12:	d009      	beq.n	8005e28 <HAL_DMA_Init+0xb8>
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	4a51      	ldr	r2, [pc, #324]	; (8005f60 <HAL_DMA_Init+0x1f0>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d004      	beq.n	8005e28 <HAL_DMA_Init+0xb8>
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	4a50      	ldr	r2, [pc, #320]	; (8005f64 <HAL_DMA_Init+0x1f4>)
 8005e24:	4293      	cmp	r3, r2
 8005e26:	d101      	bne.n	8005e2c <HAL_DMA_Init+0xbc>
 8005e28:	2301      	movs	r3, #1
 8005e2a:	e000      	b.n	8005e2e <HAL_DMA_Init+0xbe>
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	f000 813b 	beq.w	80060aa <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2200      	movs	r2, #0
 8005e38:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2202      	movs	r2, #2
 8005e40:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	4a37      	ldr	r2, [pc, #220]	; (8005f28 <HAL_DMA_Init+0x1b8>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d04a      	beq.n	8005ee4 <HAL_DMA_Init+0x174>
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	4a36      	ldr	r2, [pc, #216]	; (8005f2c <HAL_DMA_Init+0x1bc>)
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d045      	beq.n	8005ee4 <HAL_DMA_Init+0x174>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	4a34      	ldr	r2, [pc, #208]	; (8005f30 <HAL_DMA_Init+0x1c0>)
 8005e5e:	4293      	cmp	r3, r2
 8005e60:	d040      	beq.n	8005ee4 <HAL_DMA_Init+0x174>
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	4a33      	ldr	r2, [pc, #204]	; (8005f34 <HAL_DMA_Init+0x1c4>)
 8005e68:	4293      	cmp	r3, r2
 8005e6a:	d03b      	beq.n	8005ee4 <HAL_DMA_Init+0x174>
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	4a31      	ldr	r2, [pc, #196]	; (8005f38 <HAL_DMA_Init+0x1c8>)
 8005e72:	4293      	cmp	r3, r2
 8005e74:	d036      	beq.n	8005ee4 <HAL_DMA_Init+0x174>
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	4a30      	ldr	r2, [pc, #192]	; (8005f3c <HAL_DMA_Init+0x1cc>)
 8005e7c:	4293      	cmp	r3, r2
 8005e7e:	d031      	beq.n	8005ee4 <HAL_DMA_Init+0x174>
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	4a2e      	ldr	r2, [pc, #184]	; (8005f40 <HAL_DMA_Init+0x1d0>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d02c      	beq.n	8005ee4 <HAL_DMA_Init+0x174>
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	4a2d      	ldr	r2, [pc, #180]	; (8005f44 <HAL_DMA_Init+0x1d4>)
 8005e90:	4293      	cmp	r3, r2
 8005e92:	d027      	beq.n	8005ee4 <HAL_DMA_Init+0x174>
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	4a2b      	ldr	r2, [pc, #172]	; (8005f48 <HAL_DMA_Init+0x1d8>)
 8005e9a:	4293      	cmp	r3, r2
 8005e9c:	d022      	beq.n	8005ee4 <HAL_DMA_Init+0x174>
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	4a2a      	ldr	r2, [pc, #168]	; (8005f4c <HAL_DMA_Init+0x1dc>)
 8005ea4:	4293      	cmp	r3, r2
 8005ea6:	d01d      	beq.n	8005ee4 <HAL_DMA_Init+0x174>
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	4a28      	ldr	r2, [pc, #160]	; (8005f50 <HAL_DMA_Init+0x1e0>)
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	d018      	beq.n	8005ee4 <HAL_DMA_Init+0x174>
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	4a27      	ldr	r2, [pc, #156]	; (8005f54 <HAL_DMA_Init+0x1e4>)
 8005eb8:	4293      	cmp	r3, r2
 8005eba:	d013      	beq.n	8005ee4 <HAL_DMA_Init+0x174>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	4a25      	ldr	r2, [pc, #148]	; (8005f58 <HAL_DMA_Init+0x1e8>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d00e      	beq.n	8005ee4 <HAL_DMA_Init+0x174>
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	4a24      	ldr	r2, [pc, #144]	; (8005f5c <HAL_DMA_Init+0x1ec>)
 8005ecc:	4293      	cmp	r3, r2
 8005ece:	d009      	beq.n	8005ee4 <HAL_DMA_Init+0x174>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	4a22      	ldr	r2, [pc, #136]	; (8005f60 <HAL_DMA_Init+0x1f0>)
 8005ed6:	4293      	cmp	r3, r2
 8005ed8:	d004      	beq.n	8005ee4 <HAL_DMA_Init+0x174>
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	4a21      	ldr	r2, [pc, #132]	; (8005f64 <HAL_DMA_Init+0x1f4>)
 8005ee0:	4293      	cmp	r3, r2
 8005ee2:	d108      	bne.n	8005ef6 <HAL_DMA_Init+0x186>
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	681a      	ldr	r2, [r3, #0]
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f022 0201 	bic.w	r2, r2, #1
 8005ef2:	601a      	str	r2, [r3, #0]
 8005ef4:	e007      	b.n	8005f06 <HAL_DMA_Init+0x196>
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	681a      	ldr	r2, [r3, #0]
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f022 0201 	bic.w	r2, r2, #1
 8005f04:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005f06:	e02f      	b.n	8005f68 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005f08:	f7ff fde6 	bl	8005ad8 <HAL_GetTick>
 8005f0c:	4602      	mov	r2, r0
 8005f0e:	693b      	ldr	r3, [r7, #16]
 8005f10:	1ad3      	subs	r3, r2, r3
 8005f12:	2b05      	cmp	r3, #5
 8005f14:	d928      	bls.n	8005f68 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2220      	movs	r2, #32
 8005f1a:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2203      	movs	r2, #3
 8005f20:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8005f24:	2301      	movs	r3, #1
 8005f26:	e246      	b.n	80063b6 <HAL_DMA_Init+0x646>
 8005f28:	40020010 	.word	0x40020010
 8005f2c:	40020028 	.word	0x40020028
 8005f30:	40020040 	.word	0x40020040
 8005f34:	40020058 	.word	0x40020058
 8005f38:	40020070 	.word	0x40020070
 8005f3c:	40020088 	.word	0x40020088
 8005f40:	400200a0 	.word	0x400200a0
 8005f44:	400200b8 	.word	0x400200b8
 8005f48:	40020410 	.word	0x40020410
 8005f4c:	40020428 	.word	0x40020428
 8005f50:	40020440 	.word	0x40020440
 8005f54:	40020458 	.word	0x40020458
 8005f58:	40020470 	.word	0x40020470
 8005f5c:	40020488 	.word	0x40020488
 8005f60:	400204a0 	.word	0x400204a0
 8005f64:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f003 0301 	and.w	r3, r3, #1
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d1c8      	bne.n	8005f08 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005f7e:	697a      	ldr	r2, [r7, #20]
 8005f80:	4b83      	ldr	r3, [pc, #524]	; (8006190 <HAL_DMA_Init+0x420>)
 8005f82:	4013      	ands	r3, r2
 8005f84:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8005f8e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	691b      	ldr	r3, [r3, #16]
 8005f94:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f9a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	699b      	ldr	r3, [r3, #24]
 8005fa0:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005fa6:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	6a1b      	ldr	r3, [r3, #32]
 8005fac:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8005fae:	697a      	ldr	r2, [r7, #20]
 8005fb0:	4313      	orrs	r3, r2
 8005fb2:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fb8:	2b04      	cmp	r3, #4
 8005fba:	d107      	bne.n	8005fcc <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fc4:	4313      	orrs	r3, r2
 8005fc6:	697a      	ldr	r2, [r7, #20]
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8005fcc:	4b71      	ldr	r3, [pc, #452]	; (8006194 <HAL_DMA_Init+0x424>)
 8005fce:	681a      	ldr	r2, [r3, #0]
 8005fd0:	4b71      	ldr	r3, [pc, #452]	; (8006198 <HAL_DMA_Init+0x428>)
 8005fd2:	4013      	ands	r3, r2
 8005fd4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005fd8:	d328      	bcc.n	800602c <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	685b      	ldr	r3, [r3, #4]
 8005fde:	2b28      	cmp	r3, #40	; 0x28
 8005fe0:	d903      	bls.n	8005fea <HAL_DMA_Init+0x27a>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	685b      	ldr	r3, [r3, #4]
 8005fe6:	2b2e      	cmp	r3, #46	; 0x2e
 8005fe8:	d917      	bls.n	800601a <HAL_DMA_Init+0x2aa>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	685b      	ldr	r3, [r3, #4]
 8005fee:	2b3e      	cmp	r3, #62	; 0x3e
 8005ff0:	d903      	bls.n	8005ffa <HAL_DMA_Init+0x28a>
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	685b      	ldr	r3, [r3, #4]
 8005ff6:	2b42      	cmp	r3, #66	; 0x42
 8005ff8:	d90f      	bls.n	800601a <HAL_DMA_Init+0x2aa>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	685b      	ldr	r3, [r3, #4]
 8005ffe:	2b46      	cmp	r3, #70	; 0x46
 8006000:	d903      	bls.n	800600a <HAL_DMA_Init+0x29a>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	685b      	ldr	r3, [r3, #4]
 8006006:	2b48      	cmp	r3, #72	; 0x48
 8006008:	d907      	bls.n	800601a <HAL_DMA_Init+0x2aa>
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	685b      	ldr	r3, [r3, #4]
 800600e:	2b4e      	cmp	r3, #78	; 0x4e
 8006010:	d905      	bls.n	800601e <HAL_DMA_Init+0x2ae>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	685b      	ldr	r3, [r3, #4]
 8006016:	2b52      	cmp	r3, #82	; 0x52
 8006018:	d801      	bhi.n	800601e <HAL_DMA_Init+0x2ae>
 800601a:	2301      	movs	r3, #1
 800601c:	e000      	b.n	8006020 <HAL_DMA_Init+0x2b0>
 800601e:	2300      	movs	r3, #0
 8006020:	2b00      	cmp	r3, #0
 8006022:	d003      	beq.n	800602c <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8006024:	697b      	ldr	r3, [r7, #20]
 8006026:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800602a:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	697a      	ldr	r2, [r7, #20]
 8006032:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	695b      	ldr	r3, [r3, #20]
 800603a:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800603c:	697b      	ldr	r3, [r7, #20]
 800603e:	f023 0307 	bic.w	r3, r3, #7
 8006042:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006048:	697a      	ldr	r2, [r7, #20]
 800604a:	4313      	orrs	r3, r2
 800604c:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006052:	2b04      	cmp	r3, #4
 8006054:	d117      	bne.n	8006086 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800605a:	697a      	ldr	r2, [r7, #20]
 800605c:	4313      	orrs	r3, r2
 800605e:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006064:	2b00      	cmp	r3, #0
 8006066:	d00e      	beq.n	8006086 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006068:	6878      	ldr	r0, [r7, #4]
 800606a:	f002 fb4b 	bl	8008704 <DMA_CheckFifoParam>
 800606e:	4603      	mov	r3, r0
 8006070:	2b00      	cmp	r3, #0
 8006072:	d008      	beq.n	8006086 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2240      	movs	r2, #64	; 0x40
 8006078:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	2201      	movs	r2, #1
 800607e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8006082:	2301      	movs	r3, #1
 8006084:	e197      	b.n	80063b6 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	697a      	ldr	r2, [r7, #20]
 800608c:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800608e:	6878      	ldr	r0, [r7, #4]
 8006090:	f002 fa86 	bl	80085a0 <DMA_CalcBaseAndBitshift>
 8006094:	4603      	mov	r3, r0
 8006096:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800609c:	f003 031f 	and.w	r3, r3, #31
 80060a0:	223f      	movs	r2, #63	; 0x3f
 80060a2:	409a      	lsls	r2, r3
 80060a4:	68bb      	ldr	r3, [r7, #8]
 80060a6:	609a      	str	r2, [r3, #8]
 80060a8:	e0cd      	b.n	8006246 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	4a3b      	ldr	r2, [pc, #236]	; (800619c <HAL_DMA_Init+0x42c>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d022      	beq.n	80060fa <HAL_DMA_Init+0x38a>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4a39      	ldr	r2, [pc, #228]	; (80061a0 <HAL_DMA_Init+0x430>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d01d      	beq.n	80060fa <HAL_DMA_Init+0x38a>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	4a38      	ldr	r2, [pc, #224]	; (80061a4 <HAL_DMA_Init+0x434>)
 80060c4:	4293      	cmp	r3, r2
 80060c6:	d018      	beq.n	80060fa <HAL_DMA_Init+0x38a>
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	4a36      	ldr	r2, [pc, #216]	; (80061a8 <HAL_DMA_Init+0x438>)
 80060ce:	4293      	cmp	r3, r2
 80060d0:	d013      	beq.n	80060fa <HAL_DMA_Init+0x38a>
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	4a35      	ldr	r2, [pc, #212]	; (80061ac <HAL_DMA_Init+0x43c>)
 80060d8:	4293      	cmp	r3, r2
 80060da:	d00e      	beq.n	80060fa <HAL_DMA_Init+0x38a>
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	4a33      	ldr	r2, [pc, #204]	; (80061b0 <HAL_DMA_Init+0x440>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d009      	beq.n	80060fa <HAL_DMA_Init+0x38a>
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	4a32      	ldr	r2, [pc, #200]	; (80061b4 <HAL_DMA_Init+0x444>)
 80060ec:	4293      	cmp	r3, r2
 80060ee:	d004      	beq.n	80060fa <HAL_DMA_Init+0x38a>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	4a30      	ldr	r2, [pc, #192]	; (80061b8 <HAL_DMA_Init+0x448>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d101      	bne.n	80060fe <HAL_DMA_Init+0x38e>
 80060fa:	2301      	movs	r3, #1
 80060fc:	e000      	b.n	8006100 <HAL_DMA_Init+0x390>
 80060fe:	2300      	movs	r3, #0
 8006100:	2b00      	cmp	r3, #0
 8006102:	f000 8097 	beq.w	8006234 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	4a24      	ldr	r2, [pc, #144]	; (800619c <HAL_DMA_Init+0x42c>)
 800610c:	4293      	cmp	r3, r2
 800610e:	d021      	beq.n	8006154 <HAL_DMA_Init+0x3e4>
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	4a22      	ldr	r2, [pc, #136]	; (80061a0 <HAL_DMA_Init+0x430>)
 8006116:	4293      	cmp	r3, r2
 8006118:	d01c      	beq.n	8006154 <HAL_DMA_Init+0x3e4>
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	4a21      	ldr	r2, [pc, #132]	; (80061a4 <HAL_DMA_Init+0x434>)
 8006120:	4293      	cmp	r3, r2
 8006122:	d017      	beq.n	8006154 <HAL_DMA_Init+0x3e4>
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	4a1f      	ldr	r2, [pc, #124]	; (80061a8 <HAL_DMA_Init+0x438>)
 800612a:	4293      	cmp	r3, r2
 800612c:	d012      	beq.n	8006154 <HAL_DMA_Init+0x3e4>
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	4a1e      	ldr	r2, [pc, #120]	; (80061ac <HAL_DMA_Init+0x43c>)
 8006134:	4293      	cmp	r3, r2
 8006136:	d00d      	beq.n	8006154 <HAL_DMA_Init+0x3e4>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	4a1c      	ldr	r2, [pc, #112]	; (80061b0 <HAL_DMA_Init+0x440>)
 800613e:	4293      	cmp	r3, r2
 8006140:	d008      	beq.n	8006154 <HAL_DMA_Init+0x3e4>
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	4a1b      	ldr	r2, [pc, #108]	; (80061b4 <HAL_DMA_Init+0x444>)
 8006148:	4293      	cmp	r3, r2
 800614a:	d003      	beq.n	8006154 <HAL_DMA_Init+0x3e4>
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	4a19      	ldr	r2, [pc, #100]	; (80061b8 <HAL_DMA_Init+0x448>)
 8006152:	4293      	cmp	r3, r2
 8006154:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2200      	movs	r2, #0
 800615a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2202      	movs	r2, #2
 8006162:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800616e:	697a      	ldr	r2, [r7, #20]
 8006170:	4b12      	ldr	r3, [pc, #72]	; (80061bc <HAL_DMA_Init+0x44c>)
 8006172:	4013      	ands	r3, r2
 8006174:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	689b      	ldr	r3, [r3, #8]
 800617a:	2b40      	cmp	r3, #64	; 0x40
 800617c:	d020      	beq.n	80061c0 <HAL_DMA_Init+0x450>
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	689b      	ldr	r3, [r3, #8]
 8006182:	2b80      	cmp	r3, #128	; 0x80
 8006184:	d102      	bne.n	800618c <HAL_DMA_Init+0x41c>
 8006186:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800618a:	e01a      	b.n	80061c2 <HAL_DMA_Init+0x452>
 800618c:	2300      	movs	r3, #0
 800618e:	e018      	b.n	80061c2 <HAL_DMA_Init+0x452>
 8006190:	fe10803f 	.word	0xfe10803f
 8006194:	5c001000 	.word	0x5c001000
 8006198:	ffff0000 	.word	0xffff0000
 800619c:	58025408 	.word	0x58025408
 80061a0:	5802541c 	.word	0x5802541c
 80061a4:	58025430 	.word	0x58025430
 80061a8:	58025444 	.word	0x58025444
 80061ac:	58025458 	.word	0x58025458
 80061b0:	5802546c 	.word	0x5802546c
 80061b4:	58025480 	.word	0x58025480
 80061b8:	58025494 	.word	0x58025494
 80061bc:	fffe000f 	.word	0xfffe000f
 80061c0:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80061c2:	687a      	ldr	r2, [r7, #4]
 80061c4:	68d2      	ldr	r2, [r2, #12]
 80061c6:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80061c8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	691b      	ldr	r3, [r3, #16]
 80061ce:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80061d0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	695b      	ldr	r3, [r3, #20]
 80061d6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80061d8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	699b      	ldr	r3, [r3, #24]
 80061de:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80061e0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	69db      	ldr	r3, [r3, #28]
 80061e6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80061e8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6a1b      	ldr	r3, [r3, #32]
 80061ee:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80061f0:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80061f2:	697a      	ldr	r2, [r7, #20]
 80061f4:	4313      	orrs	r3, r2
 80061f6:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	697a      	ldr	r2, [r7, #20]
 80061fe:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	461a      	mov	r2, r3
 8006206:	4b6e      	ldr	r3, [pc, #440]	; (80063c0 <HAL_DMA_Init+0x650>)
 8006208:	4413      	add	r3, r2
 800620a:	4a6e      	ldr	r2, [pc, #440]	; (80063c4 <HAL_DMA_Init+0x654>)
 800620c:	fba2 2303 	umull	r2, r3, r2, r3
 8006210:	091b      	lsrs	r3, r3, #4
 8006212:	009a      	lsls	r2, r3, #2
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006218:	6878      	ldr	r0, [r7, #4]
 800621a:	f002 f9c1 	bl	80085a0 <DMA_CalcBaseAndBitshift>
 800621e:	4603      	mov	r3, r0
 8006220:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006226:	f003 031f 	and.w	r3, r3, #31
 800622a:	2201      	movs	r2, #1
 800622c:	409a      	lsls	r2, r3
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	605a      	str	r2, [r3, #4]
 8006232:	e008      	b.n	8006246 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2240      	movs	r2, #64	; 0x40
 8006238:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2203      	movs	r2, #3
 800623e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8006242:	2301      	movs	r3, #1
 8006244:	e0b7      	b.n	80063b6 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	4a5f      	ldr	r2, [pc, #380]	; (80063c8 <HAL_DMA_Init+0x658>)
 800624c:	4293      	cmp	r3, r2
 800624e:	d072      	beq.n	8006336 <HAL_DMA_Init+0x5c6>
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	4a5d      	ldr	r2, [pc, #372]	; (80063cc <HAL_DMA_Init+0x65c>)
 8006256:	4293      	cmp	r3, r2
 8006258:	d06d      	beq.n	8006336 <HAL_DMA_Init+0x5c6>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	4a5c      	ldr	r2, [pc, #368]	; (80063d0 <HAL_DMA_Init+0x660>)
 8006260:	4293      	cmp	r3, r2
 8006262:	d068      	beq.n	8006336 <HAL_DMA_Init+0x5c6>
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	4a5a      	ldr	r2, [pc, #360]	; (80063d4 <HAL_DMA_Init+0x664>)
 800626a:	4293      	cmp	r3, r2
 800626c:	d063      	beq.n	8006336 <HAL_DMA_Init+0x5c6>
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	4a59      	ldr	r2, [pc, #356]	; (80063d8 <HAL_DMA_Init+0x668>)
 8006274:	4293      	cmp	r3, r2
 8006276:	d05e      	beq.n	8006336 <HAL_DMA_Init+0x5c6>
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	4a57      	ldr	r2, [pc, #348]	; (80063dc <HAL_DMA_Init+0x66c>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d059      	beq.n	8006336 <HAL_DMA_Init+0x5c6>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	4a56      	ldr	r2, [pc, #344]	; (80063e0 <HAL_DMA_Init+0x670>)
 8006288:	4293      	cmp	r3, r2
 800628a:	d054      	beq.n	8006336 <HAL_DMA_Init+0x5c6>
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4a54      	ldr	r2, [pc, #336]	; (80063e4 <HAL_DMA_Init+0x674>)
 8006292:	4293      	cmp	r3, r2
 8006294:	d04f      	beq.n	8006336 <HAL_DMA_Init+0x5c6>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	4a53      	ldr	r2, [pc, #332]	; (80063e8 <HAL_DMA_Init+0x678>)
 800629c:	4293      	cmp	r3, r2
 800629e:	d04a      	beq.n	8006336 <HAL_DMA_Init+0x5c6>
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	4a51      	ldr	r2, [pc, #324]	; (80063ec <HAL_DMA_Init+0x67c>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d045      	beq.n	8006336 <HAL_DMA_Init+0x5c6>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	4a50      	ldr	r2, [pc, #320]	; (80063f0 <HAL_DMA_Init+0x680>)
 80062b0:	4293      	cmp	r3, r2
 80062b2:	d040      	beq.n	8006336 <HAL_DMA_Init+0x5c6>
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	4a4e      	ldr	r2, [pc, #312]	; (80063f4 <HAL_DMA_Init+0x684>)
 80062ba:	4293      	cmp	r3, r2
 80062bc:	d03b      	beq.n	8006336 <HAL_DMA_Init+0x5c6>
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	4a4d      	ldr	r2, [pc, #308]	; (80063f8 <HAL_DMA_Init+0x688>)
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d036      	beq.n	8006336 <HAL_DMA_Init+0x5c6>
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	4a4b      	ldr	r2, [pc, #300]	; (80063fc <HAL_DMA_Init+0x68c>)
 80062ce:	4293      	cmp	r3, r2
 80062d0:	d031      	beq.n	8006336 <HAL_DMA_Init+0x5c6>
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	4a4a      	ldr	r2, [pc, #296]	; (8006400 <HAL_DMA_Init+0x690>)
 80062d8:	4293      	cmp	r3, r2
 80062da:	d02c      	beq.n	8006336 <HAL_DMA_Init+0x5c6>
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	4a48      	ldr	r2, [pc, #288]	; (8006404 <HAL_DMA_Init+0x694>)
 80062e2:	4293      	cmp	r3, r2
 80062e4:	d027      	beq.n	8006336 <HAL_DMA_Init+0x5c6>
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	4a47      	ldr	r2, [pc, #284]	; (8006408 <HAL_DMA_Init+0x698>)
 80062ec:	4293      	cmp	r3, r2
 80062ee:	d022      	beq.n	8006336 <HAL_DMA_Init+0x5c6>
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	4a45      	ldr	r2, [pc, #276]	; (800640c <HAL_DMA_Init+0x69c>)
 80062f6:	4293      	cmp	r3, r2
 80062f8:	d01d      	beq.n	8006336 <HAL_DMA_Init+0x5c6>
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	4a44      	ldr	r2, [pc, #272]	; (8006410 <HAL_DMA_Init+0x6a0>)
 8006300:	4293      	cmp	r3, r2
 8006302:	d018      	beq.n	8006336 <HAL_DMA_Init+0x5c6>
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	4a42      	ldr	r2, [pc, #264]	; (8006414 <HAL_DMA_Init+0x6a4>)
 800630a:	4293      	cmp	r3, r2
 800630c:	d013      	beq.n	8006336 <HAL_DMA_Init+0x5c6>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	4a41      	ldr	r2, [pc, #260]	; (8006418 <HAL_DMA_Init+0x6a8>)
 8006314:	4293      	cmp	r3, r2
 8006316:	d00e      	beq.n	8006336 <HAL_DMA_Init+0x5c6>
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	4a3f      	ldr	r2, [pc, #252]	; (800641c <HAL_DMA_Init+0x6ac>)
 800631e:	4293      	cmp	r3, r2
 8006320:	d009      	beq.n	8006336 <HAL_DMA_Init+0x5c6>
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	4a3e      	ldr	r2, [pc, #248]	; (8006420 <HAL_DMA_Init+0x6b0>)
 8006328:	4293      	cmp	r3, r2
 800632a:	d004      	beq.n	8006336 <HAL_DMA_Init+0x5c6>
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	4a3c      	ldr	r2, [pc, #240]	; (8006424 <HAL_DMA_Init+0x6b4>)
 8006332:	4293      	cmp	r3, r2
 8006334:	d101      	bne.n	800633a <HAL_DMA_Init+0x5ca>
 8006336:	2301      	movs	r3, #1
 8006338:	e000      	b.n	800633c <HAL_DMA_Init+0x5cc>
 800633a:	2300      	movs	r3, #0
 800633c:	2b00      	cmp	r3, #0
 800633e:	d032      	beq.n	80063a6 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006340:	6878      	ldr	r0, [r7, #4]
 8006342:	f002 fa5b 	bl	80087fc <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	689b      	ldr	r3, [r3, #8]
 800634a:	2b80      	cmp	r3, #128	; 0x80
 800634c:	d102      	bne.n	8006354 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2200      	movs	r2, #0
 8006352:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	685a      	ldr	r2, [r3, #4]
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800635c:	b2d2      	uxtb	r2, r2
 800635e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006364:	687a      	ldr	r2, [r7, #4]
 8006366:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8006368:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	685b      	ldr	r3, [r3, #4]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d010      	beq.n	8006394 <HAL_DMA_Init+0x624>
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	685b      	ldr	r3, [r3, #4]
 8006376:	2b08      	cmp	r3, #8
 8006378:	d80c      	bhi.n	8006394 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800637a:	6878      	ldr	r0, [r7, #4]
 800637c:	f002 fad8 	bl	8008930 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006384:	2200      	movs	r2, #0
 8006386:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800638c:	687a      	ldr	r2, [r7, #4]
 800638e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006390:	605a      	str	r2, [r3, #4]
 8006392:	e008      	b.n	80063a6 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2200      	movs	r2, #0
 8006398:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2200      	movs	r2, #0
 800639e:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2200      	movs	r2, #0
 80063a4:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2200      	movs	r2, #0
 80063aa:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	2201      	movs	r2, #1
 80063b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80063b4:	2300      	movs	r3, #0
}
 80063b6:	4618      	mov	r0, r3
 80063b8:	3718      	adds	r7, #24
 80063ba:	46bd      	mov	sp, r7
 80063bc:	bd80      	pop	{r7, pc}
 80063be:	bf00      	nop
 80063c0:	a7fdabf8 	.word	0xa7fdabf8
 80063c4:	cccccccd 	.word	0xcccccccd
 80063c8:	40020010 	.word	0x40020010
 80063cc:	40020028 	.word	0x40020028
 80063d0:	40020040 	.word	0x40020040
 80063d4:	40020058 	.word	0x40020058
 80063d8:	40020070 	.word	0x40020070
 80063dc:	40020088 	.word	0x40020088
 80063e0:	400200a0 	.word	0x400200a0
 80063e4:	400200b8 	.word	0x400200b8
 80063e8:	40020410 	.word	0x40020410
 80063ec:	40020428 	.word	0x40020428
 80063f0:	40020440 	.word	0x40020440
 80063f4:	40020458 	.word	0x40020458
 80063f8:	40020470 	.word	0x40020470
 80063fc:	40020488 	.word	0x40020488
 8006400:	400204a0 	.word	0x400204a0
 8006404:	400204b8 	.word	0x400204b8
 8006408:	58025408 	.word	0x58025408
 800640c:	5802541c 	.word	0x5802541c
 8006410:	58025430 	.word	0x58025430
 8006414:	58025444 	.word	0x58025444
 8006418:	58025458 	.word	0x58025458
 800641c:	5802546c 	.word	0x5802546c
 8006420:	58025480 	.word	0x58025480
 8006424:	58025494 	.word	0x58025494

08006428 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006428:	b580      	push	{r7, lr}
 800642a:	b086      	sub	sp, #24
 800642c:	af00      	add	r7, sp, #0
 800642e:	60f8      	str	r0, [r7, #12]
 8006430:	60b9      	str	r1, [r7, #8]
 8006432:	607a      	str	r2, [r7, #4]
 8006434:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006436:	2300      	movs	r3, #0
 8006438:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d101      	bne.n	8006444 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8006440:	2301      	movs	r3, #1
 8006442:	e226      	b.n	8006892 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800644a:	2b01      	cmp	r3, #1
 800644c:	d101      	bne.n	8006452 <HAL_DMA_Start_IT+0x2a>
 800644e:	2302      	movs	r3, #2
 8006450:	e21f      	b.n	8006892 <HAL_DMA_Start_IT+0x46a>
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	2201      	movs	r2, #1
 8006456:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006460:	b2db      	uxtb	r3, r3
 8006462:	2b01      	cmp	r3, #1
 8006464:	f040 820a 	bne.w	800687c <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	2202      	movs	r2, #2
 800646c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	2200      	movs	r2, #0
 8006474:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	4a68      	ldr	r2, [pc, #416]	; (800661c <HAL_DMA_Start_IT+0x1f4>)
 800647c:	4293      	cmp	r3, r2
 800647e:	d04a      	beq.n	8006516 <HAL_DMA_Start_IT+0xee>
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	4a66      	ldr	r2, [pc, #408]	; (8006620 <HAL_DMA_Start_IT+0x1f8>)
 8006486:	4293      	cmp	r3, r2
 8006488:	d045      	beq.n	8006516 <HAL_DMA_Start_IT+0xee>
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	4a65      	ldr	r2, [pc, #404]	; (8006624 <HAL_DMA_Start_IT+0x1fc>)
 8006490:	4293      	cmp	r3, r2
 8006492:	d040      	beq.n	8006516 <HAL_DMA_Start_IT+0xee>
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	4a63      	ldr	r2, [pc, #396]	; (8006628 <HAL_DMA_Start_IT+0x200>)
 800649a:	4293      	cmp	r3, r2
 800649c:	d03b      	beq.n	8006516 <HAL_DMA_Start_IT+0xee>
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	4a62      	ldr	r2, [pc, #392]	; (800662c <HAL_DMA_Start_IT+0x204>)
 80064a4:	4293      	cmp	r3, r2
 80064a6:	d036      	beq.n	8006516 <HAL_DMA_Start_IT+0xee>
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	4a60      	ldr	r2, [pc, #384]	; (8006630 <HAL_DMA_Start_IT+0x208>)
 80064ae:	4293      	cmp	r3, r2
 80064b0:	d031      	beq.n	8006516 <HAL_DMA_Start_IT+0xee>
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	4a5f      	ldr	r2, [pc, #380]	; (8006634 <HAL_DMA_Start_IT+0x20c>)
 80064b8:	4293      	cmp	r3, r2
 80064ba:	d02c      	beq.n	8006516 <HAL_DMA_Start_IT+0xee>
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	4a5d      	ldr	r2, [pc, #372]	; (8006638 <HAL_DMA_Start_IT+0x210>)
 80064c2:	4293      	cmp	r3, r2
 80064c4:	d027      	beq.n	8006516 <HAL_DMA_Start_IT+0xee>
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	4a5c      	ldr	r2, [pc, #368]	; (800663c <HAL_DMA_Start_IT+0x214>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d022      	beq.n	8006516 <HAL_DMA_Start_IT+0xee>
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	4a5a      	ldr	r2, [pc, #360]	; (8006640 <HAL_DMA_Start_IT+0x218>)
 80064d6:	4293      	cmp	r3, r2
 80064d8:	d01d      	beq.n	8006516 <HAL_DMA_Start_IT+0xee>
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	4a59      	ldr	r2, [pc, #356]	; (8006644 <HAL_DMA_Start_IT+0x21c>)
 80064e0:	4293      	cmp	r3, r2
 80064e2:	d018      	beq.n	8006516 <HAL_DMA_Start_IT+0xee>
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	4a57      	ldr	r2, [pc, #348]	; (8006648 <HAL_DMA_Start_IT+0x220>)
 80064ea:	4293      	cmp	r3, r2
 80064ec:	d013      	beq.n	8006516 <HAL_DMA_Start_IT+0xee>
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	4a56      	ldr	r2, [pc, #344]	; (800664c <HAL_DMA_Start_IT+0x224>)
 80064f4:	4293      	cmp	r3, r2
 80064f6:	d00e      	beq.n	8006516 <HAL_DMA_Start_IT+0xee>
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	4a54      	ldr	r2, [pc, #336]	; (8006650 <HAL_DMA_Start_IT+0x228>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	d009      	beq.n	8006516 <HAL_DMA_Start_IT+0xee>
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	4a53      	ldr	r2, [pc, #332]	; (8006654 <HAL_DMA_Start_IT+0x22c>)
 8006508:	4293      	cmp	r3, r2
 800650a:	d004      	beq.n	8006516 <HAL_DMA_Start_IT+0xee>
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	4a51      	ldr	r2, [pc, #324]	; (8006658 <HAL_DMA_Start_IT+0x230>)
 8006512:	4293      	cmp	r3, r2
 8006514:	d108      	bne.n	8006528 <HAL_DMA_Start_IT+0x100>
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	681a      	ldr	r2, [r3, #0]
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f022 0201 	bic.w	r2, r2, #1
 8006524:	601a      	str	r2, [r3, #0]
 8006526:	e007      	b.n	8006538 <HAL_DMA_Start_IT+0x110>
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	681a      	ldr	r2, [r3, #0]
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f022 0201 	bic.w	r2, r2, #1
 8006536:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	687a      	ldr	r2, [r7, #4]
 800653c:	68b9      	ldr	r1, [r7, #8]
 800653e:	68f8      	ldr	r0, [r7, #12]
 8006540:	f001 fe82 	bl	8008248 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4a34      	ldr	r2, [pc, #208]	; (800661c <HAL_DMA_Start_IT+0x1f4>)
 800654a:	4293      	cmp	r3, r2
 800654c:	d04a      	beq.n	80065e4 <HAL_DMA_Start_IT+0x1bc>
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	4a33      	ldr	r2, [pc, #204]	; (8006620 <HAL_DMA_Start_IT+0x1f8>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d045      	beq.n	80065e4 <HAL_DMA_Start_IT+0x1bc>
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	4a31      	ldr	r2, [pc, #196]	; (8006624 <HAL_DMA_Start_IT+0x1fc>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d040      	beq.n	80065e4 <HAL_DMA_Start_IT+0x1bc>
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	4a30      	ldr	r2, [pc, #192]	; (8006628 <HAL_DMA_Start_IT+0x200>)
 8006568:	4293      	cmp	r3, r2
 800656a:	d03b      	beq.n	80065e4 <HAL_DMA_Start_IT+0x1bc>
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4a2e      	ldr	r2, [pc, #184]	; (800662c <HAL_DMA_Start_IT+0x204>)
 8006572:	4293      	cmp	r3, r2
 8006574:	d036      	beq.n	80065e4 <HAL_DMA_Start_IT+0x1bc>
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	4a2d      	ldr	r2, [pc, #180]	; (8006630 <HAL_DMA_Start_IT+0x208>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d031      	beq.n	80065e4 <HAL_DMA_Start_IT+0x1bc>
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	4a2b      	ldr	r2, [pc, #172]	; (8006634 <HAL_DMA_Start_IT+0x20c>)
 8006586:	4293      	cmp	r3, r2
 8006588:	d02c      	beq.n	80065e4 <HAL_DMA_Start_IT+0x1bc>
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	4a2a      	ldr	r2, [pc, #168]	; (8006638 <HAL_DMA_Start_IT+0x210>)
 8006590:	4293      	cmp	r3, r2
 8006592:	d027      	beq.n	80065e4 <HAL_DMA_Start_IT+0x1bc>
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	4a28      	ldr	r2, [pc, #160]	; (800663c <HAL_DMA_Start_IT+0x214>)
 800659a:	4293      	cmp	r3, r2
 800659c:	d022      	beq.n	80065e4 <HAL_DMA_Start_IT+0x1bc>
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	4a27      	ldr	r2, [pc, #156]	; (8006640 <HAL_DMA_Start_IT+0x218>)
 80065a4:	4293      	cmp	r3, r2
 80065a6:	d01d      	beq.n	80065e4 <HAL_DMA_Start_IT+0x1bc>
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	4a25      	ldr	r2, [pc, #148]	; (8006644 <HAL_DMA_Start_IT+0x21c>)
 80065ae:	4293      	cmp	r3, r2
 80065b0:	d018      	beq.n	80065e4 <HAL_DMA_Start_IT+0x1bc>
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	4a24      	ldr	r2, [pc, #144]	; (8006648 <HAL_DMA_Start_IT+0x220>)
 80065b8:	4293      	cmp	r3, r2
 80065ba:	d013      	beq.n	80065e4 <HAL_DMA_Start_IT+0x1bc>
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	4a22      	ldr	r2, [pc, #136]	; (800664c <HAL_DMA_Start_IT+0x224>)
 80065c2:	4293      	cmp	r3, r2
 80065c4:	d00e      	beq.n	80065e4 <HAL_DMA_Start_IT+0x1bc>
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	4a21      	ldr	r2, [pc, #132]	; (8006650 <HAL_DMA_Start_IT+0x228>)
 80065cc:	4293      	cmp	r3, r2
 80065ce:	d009      	beq.n	80065e4 <HAL_DMA_Start_IT+0x1bc>
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	4a1f      	ldr	r2, [pc, #124]	; (8006654 <HAL_DMA_Start_IT+0x22c>)
 80065d6:	4293      	cmp	r3, r2
 80065d8:	d004      	beq.n	80065e4 <HAL_DMA_Start_IT+0x1bc>
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	4a1e      	ldr	r2, [pc, #120]	; (8006658 <HAL_DMA_Start_IT+0x230>)
 80065e0:	4293      	cmp	r3, r2
 80065e2:	d101      	bne.n	80065e8 <HAL_DMA_Start_IT+0x1c0>
 80065e4:	2301      	movs	r3, #1
 80065e6:	e000      	b.n	80065ea <HAL_DMA_Start_IT+0x1c2>
 80065e8:	2300      	movs	r3, #0
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d036      	beq.n	800665c <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f023 021e 	bic.w	r2, r3, #30
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f042 0216 	orr.w	r2, r2, #22
 8006600:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006606:	2b00      	cmp	r3, #0
 8006608:	d03e      	beq.n	8006688 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	681a      	ldr	r2, [r3, #0]
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f042 0208 	orr.w	r2, r2, #8
 8006618:	601a      	str	r2, [r3, #0]
 800661a:	e035      	b.n	8006688 <HAL_DMA_Start_IT+0x260>
 800661c:	40020010 	.word	0x40020010
 8006620:	40020028 	.word	0x40020028
 8006624:	40020040 	.word	0x40020040
 8006628:	40020058 	.word	0x40020058
 800662c:	40020070 	.word	0x40020070
 8006630:	40020088 	.word	0x40020088
 8006634:	400200a0 	.word	0x400200a0
 8006638:	400200b8 	.word	0x400200b8
 800663c:	40020410 	.word	0x40020410
 8006640:	40020428 	.word	0x40020428
 8006644:	40020440 	.word	0x40020440
 8006648:	40020458 	.word	0x40020458
 800664c:	40020470 	.word	0x40020470
 8006650:	40020488 	.word	0x40020488
 8006654:	400204a0 	.word	0x400204a0
 8006658:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f023 020e 	bic.w	r2, r3, #14
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f042 020a 	orr.w	r2, r2, #10
 800666e:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006674:	2b00      	cmp	r3, #0
 8006676:	d007      	beq.n	8006688 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	681a      	ldr	r2, [r3, #0]
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	f042 0204 	orr.w	r2, r2, #4
 8006686:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	4a83      	ldr	r2, [pc, #524]	; (800689c <HAL_DMA_Start_IT+0x474>)
 800668e:	4293      	cmp	r3, r2
 8006690:	d072      	beq.n	8006778 <HAL_DMA_Start_IT+0x350>
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	4a82      	ldr	r2, [pc, #520]	; (80068a0 <HAL_DMA_Start_IT+0x478>)
 8006698:	4293      	cmp	r3, r2
 800669a:	d06d      	beq.n	8006778 <HAL_DMA_Start_IT+0x350>
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	4a80      	ldr	r2, [pc, #512]	; (80068a4 <HAL_DMA_Start_IT+0x47c>)
 80066a2:	4293      	cmp	r3, r2
 80066a4:	d068      	beq.n	8006778 <HAL_DMA_Start_IT+0x350>
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	4a7f      	ldr	r2, [pc, #508]	; (80068a8 <HAL_DMA_Start_IT+0x480>)
 80066ac:	4293      	cmp	r3, r2
 80066ae:	d063      	beq.n	8006778 <HAL_DMA_Start_IT+0x350>
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	4a7d      	ldr	r2, [pc, #500]	; (80068ac <HAL_DMA_Start_IT+0x484>)
 80066b6:	4293      	cmp	r3, r2
 80066b8:	d05e      	beq.n	8006778 <HAL_DMA_Start_IT+0x350>
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	4a7c      	ldr	r2, [pc, #496]	; (80068b0 <HAL_DMA_Start_IT+0x488>)
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d059      	beq.n	8006778 <HAL_DMA_Start_IT+0x350>
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	4a7a      	ldr	r2, [pc, #488]	; (80068b4 <HAL_DMA_Start_IT+0x48c>)
 80066ca:	4293      	cmp	r3, r2
 80066cc:	d054      	beq.n	8006778 <HAL_DMA_Start_IT+0x350>
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	4a79      	ldr	r2, [pc, #484]	; (80068b8 <HAL_DMA_Start_IT+0x490>)
 80066d4:	4293      	cmp	r3, r2
 80066d6:	d04f      	beq.n	8006778 <HAL_DMA_Start_IT+0x350>
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	4a77      	ldr	r2, [pc, #476]	; (80068bc <HAL_DMA_Start_IT+0x494>)
 80066de:	4293      	cmp	r3, r2
 80066e0:	d04a      	beq.n	8006778 <HAL_DMA_Start_IT+0x350>
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	4a76      	ldr	r2, [pc, #472]	; (80068c0 <HAL_DMA_Start_IT+0x498>)
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d045      	beq.n	8006778 <HAL_DMA_Start_IT+0x350>
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	4a74      	ldr	r2, [pc, #464]	; (80068c4 <HAL_DMA_Start_IT+0x49c>)
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d040      	beq.n	8006778 <HAL_DMA_Start_IT+0x350>
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	4a73      	ldr	r2, [pc, #460]	; (80068c8 <HAL_DMA_Start_IT+0x4a0>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d03b      	beq.n	8006778 <HAL_DMA_Start_IT+0x350>
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	4a71      	ldr	r2, [pc, #452]	; (80068cc <HAL_DMA_Start_IT+0x4a4>)
 8006706:	4293      	cmp	r3, r2
 8006708:	d036      	beq.n	8006778 <HAL_DMA_Start_IT+0x350>
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	4a70      	ldr	r2, [pc, #448]	; (80068d0 <HAL_DMA_Start_IT+0x4a8>)
 8006710:	4293      	cmp	r3, r2
 8006712:	d031      	beq.n	8006778 <HAL_DMA_Start_IT+0x350>
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	4a6e      	ldr	r2, [pc, #440]	; (80068d4 <HAL_DMA_Start_IT+0x4ac>)
 800671a:	4293      	cmp	r3, r2
 800671c:	d02c      	beq.n	8006778 <HAL_DMA_Start_IT+0x350>
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	4a6d      	ldr	r2, [pc, #436]	; (80068d8 <HAL_DMA_Start_IT+0x4b0>)
 8006724:	4293      	cmp	r3, r2
 8006726:	d027      	beq.n	8006778 <HAL_DMA_Start_IT+0x350>
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	4a6b      	ldr	r2, [pc, #428]	; (80068dc <HAL_DMA_Start_IT+0x4b4>)
 800672e:	4293      	cmp	r3, r2
 8006730:	d022      	beq.n	8006778 <HAL_DMA_Start_IT+0x350>
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	4a6a      	ldr	r2, [pc, #424]	; (80068e0 <HAL_DMA_Start_IT+0x4b8>)
 8006738:	4293      	cmp	r3, r2
 800673a:	d01d      	beq.n	8006778 <HAL_DMA_Start_IT+0x350>
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	4a68      	ldr	r2, [pc, #416]	; (80068e4 <HAL_DMA_Start_IT+0x4bc>)
 8006742:	4293      	cmp	r3, r2
 8006744:	d018      	beq.n	8006778 <HAL_DMA_Start_IT+0x350>
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	4a67      	ldr	r2, [pc, #412]	; (80068e8 <HAL_DMA_Start_IT+0x4c0>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d013      	beq.n	8006778 <HAL_DMA_Start_IT+0x350>
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	4a65      	ldr	r2, [pc, #404]	; (80068ec <HAL_DMA_Start_IT+0x4c4>)
 8006756:	4293      	cmp	r3, r2
 8006758:	d00e      	beq.n	8006778 <HAL_DMA_Start_IT+0x350>
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	4a64      	ldr	r2, [pc, #400]	; (80068f0 <HAL_DMA_Start_IT+0x4c8>)
 8006760:	4293      	cmp	r3, r2
 8006762:	d009      	beq.n	8006778 <HAL_DMA_Start_IT+0x350>
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	4a62      	ldr	r2, [pc, #392]	; (80068f4 <HAL_DMA_Start_IT+0x4cc>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d004      	beq.n	8006778 <HAL_DMA_Start_IT+0x350>
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	4a61      	ldr	r2, [pc, #388]	; (80068f8 <HAL_DMA_Start_IT+0x4d0>)
 8006774:	4293      	cmp	r3, r2
 8006776:	d101      	bne.n	800677c <HAL_DMA_Start_IT+0x354>
 8006778:	2301      	movs	r3, #1
 800677a:	e000      	b.n	800677e <HAL_DMA_Start_IT+0x356>
 800677c:	2300      	movs	r3, #0
 800677e:	2b00      	cmp	r3, #0
 8006780:	d01a      	beq.n	80067b8 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800678c:	2b00      	cmp	r3, #0
 800678e:	d007      	beq.n	80067a0 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006794:	681a      	ldr	r2, [r3, #0]
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800679a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800679e:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d007      	beq.n	80067b8 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80067ac:	681a      	ldr	r2, [r3, #0]
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80067b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80067b6:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	4a37      	ldr	r2, [pc, #220]	; (800689c <HAL_DMA_Start_IT+0x474>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d04a      	beq.n	8006858 <HAL_DMA_Start_IT+0x430>
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4a36      	ldr	r2, [pc, #216]	; (80068a0 <HAL_DMA_Start_IT+0x478>)
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d045      	beq.n	8006858 <HAL_DMA_Start_IT+0x430>
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4a34      	ldr	r2, [pc, #208]	; (80068a4 <HAL_DMA_Start_IT+0x47c>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d040      	beq.n	8006858 <HAL_DMA_Start_IT+0x430>
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	4a33      	ldr	r2, [pc, #204]	; (80068a8 <HAL_DMA_Start_IT+0x480>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d03b      	beq.n	8006858 <HAL_DMA_Start_IT+0x430>
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	4a31      	ldr	r2, [pc, #196]	; (80068ac <HAL_DMA_Start_IT+0x484>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d036      	beq.n	8006858 <HAL_DMA_Start_IT+0x430>
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	4a30      	ldr	r2, [pc, #192]	; (80068b0 <HAL_DMA_Start_IT+0x488>)
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d031      	beq.n	8006858 <HAL_DMA_Start_IT+0x430>
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	4a2e      	ldr	r2, [pc, #184]	; (80068b4 <HAL_DMA_Start_IT+0x48c>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d02c      	beq.n	8006858 <HAL_DMA_Start_IT+0x430>
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	4a2d      	ldr	r2, [pc, #180]	; (80068b8 <HAL_DMA_Start_IT+0x490>)
 8006804:	4293      	cmp	r3, r2
 8006806:	d027      	beq.n	8006858 <HAL_DMA_Start_IT+0x430>
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	4a2b      	ldr	r2, [pc, #172]	; (80068bc <HAL_DMA_Start_IT+0x494>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d022      	beq.n	8006858 <HAL_DMA_Start_IT+0x430>
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	4a2a      	ldr	r2, [pc, #168]	; (80068c0 <HAL_DMA_Start_IT+0x498>)
 8006818:	4293      	cmp	r3, r2
 800681a:	d01d      	beq.n	8006858 <HAL_DMA_Start_IT+0x430>
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	4a28      	ldr	r2, [pc, #160]	; (80068c4 <HAL_DMA_Start_IT+0x49c>)
 8006822:	4293      	cmp	r3, r2
 8006824:	d018      	beq.n	8006858 <HAL_DMA_Start_IT+0x430>
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	4a27      	ldr	r2, [pc, #156]	; (80068c8 <HAL_DMA_Start_IT+0x4a0>)
 800682c:	4293      	cmp	r3, r2
 800682e:	d013      	beq.n	8006858 <HAL_DMA_Start_IT+0x430>
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	4a25      	ldr	r2, [pc, #148]	; (80068cc <HAL_DMA_Start_IT+0x4a4>)
 8006836:	4293      	cmp	r3, r2
 8006838:	d00e      	beq.n	8006858 <HAL_DMA_Start_IT+0x430>
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	4a24      	ldr	r2, [pc, #144]	; (80068d0 <HAL_DMA_Start_IT+0x4a8>)
 8006840:	4293      	cmp	r3, r2
 8006842:	d009      	beq.n	8006858 <HAL_DMA_Start_IT+0x430>
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	4a22      	ldr	r2, [pc, #136]	; (80068d4 <HAL_DMA_Start_IT+0x4ac>)
 800684a:	4293      	cmp	r3, r2
 800684c:	d004      	beq.n	8006858 <HAL_DMA_Start_IT+0x430>
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	4a21      	ldr	r2, [pc, #132]	; (80068d8 <HAL_DMA_Start_IT+0x4b0>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d108      	bne.n	800686a <HAL_DMA_Start_IT+0x442>
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	681a      	ldr	r2, [r3, #0]
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f042 0201 	orr.w	r2, r2, #1
 8006866:	601a      	str	r2, [r3, #0]
 8006868:	e012      	b.n	8006890 <HAL_DMA_Start_IT+0x468>
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	681a      	ldr	r2, [r3, #0]
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f042 0201 	orr.w	r2, r2, #1
 8006878:	601a      	str	r2, [r3, #0]
 800687a:	e009      	b.n	8006890 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	2200      	movs	r2, #0
 8006880:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800688a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return error status */
    status = HAL_ERROR;
 800688c:	2301      	movs	r3, #1
 800688e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8006890:	7dfb      	ldrb	r3, [r7, #23]
}
 8006892:	4618      	mov	r0, r3
 8006894:	3718      	adds	r7, #24
 8006896:	46bd      	mov	sp, r7
 8006898:	bd80      	pop	{r7, pc}
 800689a:	bf00      	nop
 800689c:	40020010 	.word	0x40020010
 80068a0:	40020028 	.word	0x40020028
 80068a4:	40020040 	.word	0x40020040
 80068a8:	40020058 	.word	0x40020058
 80068ac:	40020070 	.word	0x40020070
 80068b0:	40020088 	.word	0x40020088
 80068b4:	400200a0 	.word	0x400200a0
 80068b8:	400200b8 	.word	0x400200b8
 80068bc:	40020410 	.word	0x40020410
 80068c0:	40020428 	.word	0x40020428
 80068c4:	40020440 	.word	0x40020440
 80068c8:	40020458 	.word	0x40020458
 80068cc:	40020470 	.word	0x40020470
 80068d0:	40020488 	.word	0x40020488
 80068d4:	400204a0 	.word	0x400204a0
 80068d8:	400204b8 	.word	0x400204b8
 80068dc:	58025408 	.word	0x58025408
 80068e0:	5802541c 	.word	0x5802541c
 80068e4:	58025430 	.word	0x58025430
 80068e8:	58025444 	.word	0x58025444
 80068ec:	58025458 	.word	0x58025458
 80068f0:	5802546c 	.word	0x5802546c
 80068f4:	58025480 	.word	0x58025480
 80068f8:	58025494 	.word	0x58025494

080068fc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b086      	sub	sp, #24
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8006904:	f7ff f8e8 	bl	8005ad8 <HAL_GetTick>
 8006908:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	2b00      	cmp	r3, #0
 800690e:	d101      	bne.n	8006914 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8006910:	2301      	movs	r3, #1
 8006912:	e2dc      	b.n	8006ece <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800691a:	b2db      	uxtb	r3, r3
 800691c:	2b02      	cmp	r3, #2
 800691e:	d008      	beq.n	8006932 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2280      	movs	r2, #128	; 0x80
 8006924:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	2200      	movs	r2, #0
 800692a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 800692e:	2301      	movs	r3, #1
 8006930:	e2cd      	b.n	8006ece <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	4a76      	ldr	r2, [pc, #472]	; (8006b10 <HAL_DMA_Abort+0x214>)
 8006938:	4293      	cmp	r3, r2
 800693a:	d04a      	beq.n	80069d2 <HAL_DMA_Abort+0xd6>
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	4a74      	ldr	r2, [pc, #464]	; (8006b14 <HAL_DMA_Abort+0x218>)
 8006942:	4293      	cmp	r3, r2
 8006944:	d045      	beq.n	80069d2 <HAL_DMA_Abort+0xd6>
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	4a73      	ldr	r2, [pc, #460]	; (8006b18 <HAL_DMA_Abort+0x21c>)
 800694c:	4293      	cmp	r3, r2
 800694e:	d040      	beq.n	80069d2 <HAL_DMA_Abort+0xd6>
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	4a71      	ldr	r2, [pc, #452]	; (8006b1c <HAL_DMA_Abort+0x220>)
 8006956:	4293      	cmp	r3, r2
 8006958:	d03b      	beq.n	80069d2 <HAL_DMA_Abort+0xd6>
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	4a70      	ldr	r2, [pc, #448]	; (8006b20 <HAL_DMA_Abort+0x224>)
 8006960:	4293      	cmp	r3, r2
 8006962:	d036      	beq.n	80069d2 <HAL_DMA_Abort+0xd6>
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	4a6e      	ldr	r2, [pc, #440]	; (8006b24 <HAL_DMA_Abort+0x228>)
 800696a:	4293      	cmp	r3, r2
 800696c:	d031      	beq.n	80069d2 <HAL_DMA_Abort+0xd6>
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	4a6d      	ldr	r2, [pc, #436]	; (8006b28 <HAL_DMA_Abort+0x22c>)
 8006974:	4293      	cmp	r3, r2
 8006976:	d02c      	beq.n	80069d2 <HAL_DMA_Abort+0xd6>
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	4a6b      	ldr	r2, [pc, #428]	; (8006b2c <HAL_DMA_Abort+0x230>)
 800697e:	4293      	cmp	r3, r2
 8006980:	d027      	beq.n	80069d2 <HAL_DMA_Abort+0xd6>
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	4a6a      	ldr	r2, [pc, #424]	; (8006b30 <HAL_DMA_Abort+0x234>)
 8006988:	4293      	cmp	r3, r2
 800698a:	d022      	beq.n	80069d2 <HAL_DMA_Abort+0xd6>
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	4a68      	ldr	r2, [pc, #416]	; (8006b34 <HAL_DMA_Abort+0x238>)
 8006992:	4293      	cmp	r3, r2
 8006994:	d01d      	beq.n	80069d2 <HAL_DMA_Abort+0xd6>
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	4a67      	ldr	r2, [pc, #412]	; (8006b38 <HAL_DMA_Abort+0x23c>)
 800699c:	4293      	cmp	r3, r2
 800699e:	d018      	beq.n	80069d2 <HAL_DMA_Abort+0xd6>
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	4a65      	ldr	r2, [pc, #404]	; (8006b3c <HAL_DMA_Abort+0x240>)
 80069a6:	4293      	cmp	r3, r2
 80069a8:	d013      	beq.n	80069d2 <HAL_DMA_Abort+0xd6>
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	4a64      	ldr	r2, [pc, #400]	; (8006b40 <HAL_DMA_Abort+0x244>)
 80069b0:	4293      	cmp	r3, r2
 80069b2:	d00e      	beq.n	80069d2 <HAL_DMA_Abort+0xd6>
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	4a62      	ldr	r2, [pc, #392]	; (8006b44 <HAL_DMA_Abort+0x248>)
 80069ba:	4293      	cmp	r3, r2
 80069bc:	d009      	beq.n	80069d2 <HAL_DMA_Abort+0xd6>
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	4a61      	ldr	r2, [pc, #388]	; (8006b48 <HAL_DMA_Abort+0x24c>)
 80069c4:	4293      	cmp	r3, r2
 80069c6:	d004      	beq.n	80069d2 <HAL_DMA_Abort+0xd6>
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	4a5f      	ldr	r2, [pc, #380]	; (8006b4c <HAL_DMA_Abort+0x250>)
 80069ce:	4293      	cmp	r3, r2
 80069d0:	d101      	bne.n	80069d6 <HAL_DMA_Abort+0xda>
 80069d2:	2301      	movs	r3, #1
 80069d4:	e000      	b.n	80069d8 <HAL_DMA_Abort+0xdc>
 80069d6:	2300      	movs	r3, #0
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d013      	beq.n	8006a04 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	681a      	ldr	r2, [r3, #0]
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f022 021e 	bic.w	r2, r2, #30
 80069ea:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	695a      	ldr	r2, [r3, #20]
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80069fa:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	617b      	str	r3, [r7, #20]
 8006a02:	e00a      	b.n	8006a1a <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	681a      	ldr	r2, [r3, #0]
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	f022 020e 	bic.w	r2, r2, #14
 8006a12:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	4a3c      	ldr	r2, [pc, #240]	; (8006b10 <HAL_DMA_Abort+0x214>)
 8006a20:	4293      	cmp	r3, r2
 8006a22:	d072      	beq.n	8006b0a <HAL_DMA_Abort+0x20e>
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	4a3a      	ldr	r2, [pc, #232]	; (8006b14 <HAL_DMA_Abort+0x218>)
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	d06d      	beq.n	8006b0a <HAL_DMA_Abort+0x20e>
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	4a39      	ldr	r2, [pc, #228]	; (8006b18 <HAL_DMA_Abort+0x21c>)
 8006a34:	4293      	cmp	r3, r2
 8006a36:	d068      	beq.n	8006b0a <HAL_DMA_Abort+0x20e>
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	4a37      	ldr	r2, [pc, #220]	; (8006b1c <HAL_DMA_Abort+0x220>)
 8006a3e:	4293      	cmp	r3, r2
 8006a40:	d063      	beq.n	8006b0a <HAL_DMA_Abort+0x20e>
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	4a36      	ldr	r2, [pc, #216]	; (8006b20 <HAL_DMA_Abort+0x224>)
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	d05e      	beq.n	8006b0a <HAL_DMA_Abort+0x20e>
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	4a34      	ldr	r2, [pc, #208]	; (8006b24 <HAL_DMA_Abort+0x228>)
 8006a52:	4293      	cmp	r3, r2
 8006a54:	d059      	beq.n	8006b0a <HAL_DMA_Abort+0x20e>
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	4a33      	ldr	r2, [pc, #204]	; (8006b28 <HAL_DMA_Abort+0x22c>)
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d054      	beq.n	8006b0a <HAL_DMA_Abort+0x20e>
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	4a31      	ldr	r2, [pc, #196]	; (8006b2c <HAL_DMA_Abort+0x230>)
 8006a66:	4293      	cmp	r3, r2
 8006a68:	d04f      	beq.n	8006b0a <HAL_DMA_Abort+0x20e>
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	4a30      	ldr	r2, [pc, #192]	; (8006b30 <HAL_DMA_Abort+0x234>)
 8006a70:	4293      	cmp	r3, r2
 8006a72:	d04a      	beq.n	8006b0a <HAL_DMA_Abort+0x20e>
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	4a2e      	ldr	r2, [pc, #184]	; (8006b34 <HAL_DMA_Abort+0x238>)
 8006a7a:	4293      	cmp	r3, r2
 8006a7c:	d045      	beq.n	8006b0a <HAL_DMA_Abort+0x20e>
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	4a2d      	ldr	r2, [pc, #180]	; (8006b38 <HAL_DMA_Abort+0x23c>)
 8006a84:	4293      	cmp	r3, r2
 8006a86:	d040      	beq.n	8006b0a <HAL_DMA_Abort+0x20e>
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	4a2b      	ldr	r2, [pc, #172]	; (8006b3c <HAL_DMA_Abort+0x240>)
 8006a8e:	4293      	cmp	r3, r2
 8006a90:	d03b      	beq.n	8006b0a <HAL_DMA_Abort+0x20e>
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	4a2a      	ldr	r2, [pc, #168]	; (8006b40 <HAL_DMA_Abort+0x244>)
 8006a98:	4293      	cmp	r3, r2
 8006a9a:	d036      	beq.n	8006b0a <HAL_DMA_Abort+0x20e>
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	4a28      	ldr	r2, [pc, #160]	; (8006b44 <HAL_DMA_Abort+0x248>)
 8006aa2:	4293      	cmp	r3, r2
 8006aa4:	d031      	beq.n	8006b0a <HAL_DMA_Abort+0x20e>
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	4a27      	ldr	r2, [pc, #156]	; (8006b48 <HAL_DMA_Abort+0x24c>)
 8006aac:	4293      	cmp	r3, r2
 8006aae:	d02c      	beq.n	8006b0a <HAL_DMA_Abort+0x20e>
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	4a25      	ldr	r2, [pc, #148]	; (8006b4c <HAL_DMA_Abort+0x250>)
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	d027      	beq.n	8006b0a <HAL_DMA_Abort+0x20e>
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	4a24      	ldr	r2, [pc, #144]	; (8006b50 <HAL_DMA_Abort+0x254>)
 8006ac0:	4293      	cmp	r3, r2
 8006ac2:	d022      	beq.n	8006b0a <HAL_DMA_Abort+0x20e>
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	4a22      	ldr	r2, [pc, #136]	; (8006b54 <HAL_DMA_Abort+0x258>)
 8006aca:	4293      	cmp	r3, r2
 8006acc:	d01d      	beq.n	8006b0a <HAL_DMA_Abort+0x20e>
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	4a21      	ldr	r2, [pc, #132]	; (8006b58 <HAL_DMA_Abort+0x25c>)
 8006ad4:	4293      	cmp	r3, r2
 8006ad6:	d018      	beq.n	8006b0a <HAL_DMA_Abort+0x20e>
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	4a1f      	ldr	r2, [pc, #124]	; (8006b5c <HAL_DMA_Abort+0x260>)
 8006ade:	4293      	cmp	r3, r2
 8006ae0:	d013      	beq.n	8006b0a <HAL_DMA_Abort+0x20e>
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	4a1e      	ldr	r2, [pc, #120]	; (8006b60 <HAL_DMA_Abort+0x264>)
 8006ae8:	4293      	cmp	r3, r2
 8006aea:	d00e      	beq.n	8006b0a <HAL_DMA_Abort+0x20e>
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	4a1c      	ldr	r2, [pc, #112]	; (8006b64 <HAL_DMA_Abort+0x268>)
 8006af2:	4293      	cmp	r3, r2
 8006af4:	d009      	beq.n	8006b0a <HAL_DMA_Abort+0x20e>
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	4a1b      	ldr	r2, [pc, #108]	; (8006b68 <HAL_DMA_Abort+0x26c>)
 8006afc:	4293      	cmp	r3, r2
 8006afe:	d004      	beq.n	8006b0a <HAL_DMA_Abort+0x20e>
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	4a19      	ldr	r2, [pc, #100]	; (8006b6c <HAL_DMA_Abort+0x270>)
 8006b06:	4293      	cmp	r3, r2
 8006b08:	d132      	bne.n	8006b70 <HAL_DMA_Abort+0x274>
 8006b0a:	2301      	movs	r3, #1
 8006b0c:	e031      	b.n	8006b72 <HAL_DMA_Abort+0x276>
 8006b0e:	bf00      	nop
 8006b10:	40020010 	.word	0x40020010
 8006b14:	40020028 	.word	0x40020028
 8006b18:	40020040 	.word	0x40020040
 8006b1c:	40020058 	.word	0x40020058
 8006b20:	40020070 	.word	0x40020070
 8006b24:	40020088 	.word	0x40020088
 8006b28:	400200a0 	.word	0x400200a0
 8006b2c:	400200b8 	.word	0x400200b8
 8006b30:	40020410 	.word	0x40020410
 8006b34:	40020428 	.word	0x40020428
 8006b38:	40020440 	.word	0x40020440
 8006b3c:	40020458 	.word	0x40020458
 8006b40:	40020470 	.word	0x40020470
 8006b44:	40020488 	.word	0x40020488
 8006b48:	400204a0 	.word	0x400204a0
 8006b4c:	400204b8 	.word	0x400204b8
 8006b50:	58025408 	.word	0x58025408
 8006b54:	5802541c 	.word	0x5802541c
 8006b58:	58025430 	.word	0x58025430
 8006b5c:	58025444 	.word	0x58025444
 8006b60:	58025458 	.word	0x58025458
 8006b64:	5802546c 	.word	0x5802546c
 8006b68:	58025480 	.word	0x58025480
 8006b6c:	58025494 	.word	0x58025494
 8006b70:	2300      	movs	r3, #0
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d007      	beq.n	8006b86 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006b7a:	681a      	ldr	r2, [r3, #0]
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006b80:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006b84:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	4a6d      	ldr	r2, [pc, #436]	; (8006d40 <HAL_DMA_Abort+0x444>)
 8006b8c:	4293      	cmp	r3, r2
 8006b8e:	d04a      	beq.n	8006c26 <HAL_DMA_Abort+0x32a>
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	4a6b      	ldr	r2, [pc, #428]	; (8006d44 <HAL_DMA_Abort+0x448>)
 8006b96:	4293      	cmp	r3, r2
 8006b98:	d045      	beq.n	8006c26 <HAL_DMA_Abort+0x32a>
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	4a6a      	ldr	r2, [pc, #424]	; (8006d48 <HAL_DMA_Abort+0x44c>)
 8006ba0:	4293      	cmp	r3, r2
 8006ba2:	d040      	beq.n	8006c26 <HAL_DMA_Abort+0x32a>
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	4a68      	ldr	r2, [pc, #416]	; (8006d4c <HAL_DMA_Abort+0x450>)
 8006baa:	4293      	cmp	r3, r2
 8006bac:	d03b      	beq.n	8006c26 <HAL_DMA_Abort+0x32a>
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	4a67      	ldr	r2, [pc, #412]	; (8006d50 <HAL_DMA_Abort+0x454>)
 8006bb4:	4293      	cmp	r3, r2
 8006bb6:	d036      	beq.n	8006c26 <HAL_DMA_Abort+0x32a>
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	4a65      	ldr	r2, [pc, #404]	; (8006d54 <HAL_DMA_Abort+0x458>)
 8006bbe:	4293      	cmp	r3, r2
 8006bc0:	d031      	beq.n	8006c26 <HAL_DMA_Abort+0x32a>
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	4a64      	ldr	r2, [pc, #400]	; (8006d58 <HAL_DMA_Abort+0x45c>)
 8006bc8:	4293      	cmp	r3, r2
 8006bca:	d02c      	beq.n	8006c26 <HAL_DMA_Abort+0x32a>
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	4a62      	ldr	r2, [pc, #392]	; (8006d5c <HAL_DMA_Abort+0x460>)
 8006bd2:	4293      	cmp	r3, r2
 8006bd4:	d027      	beq.n	8006c26 <HAL_DMA_Abort+0x32a>
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	4a61      	ldr	r2, [pc, #388]	; (8006d60 <HAL_DMA_Abort+0x464>)
 8006bdc:	4293      	cmp	r3, r2
 8006bde:	d022      	beq.n	8006c26 <HAL_DMA_Abort+0x32a>
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	4a5f      	ldr	r2, [pc, #380]	; (8006d64 <HAL_DMA_Abort+0x468>)
 8006be6:	4293      	cmp	r3, r2
 8006be8:	d01d      	beq.n	8006c26 <HAL_DMA_Abort+0x32a>
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	4a5e      	ldr	r2, [pc, #376]	; (8006d68 <HAL_DMA_Abort+0x46c>)
 8006bf0:	4293      	cmp	r3, r2
 8006bf2:	d018      	beq.n	8006c26 <HAL_DMA_Abort+0x32a>
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	4a5c      	ldr	r2, [pc, #368]	; (8006d6c <HAL_DMA_Abort+0x470>)
 8006bfa:	4293      	cmp	r3, r2
 8006bfc:	d013      	beq.n	8006c26 <HAL_DMA_Abort+0x32a>
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	4a5b      	ldr	r2, [pc, #364]	; (8006d70 <HAL_DMA_Abort+0x474>)
 8006c04:	4293      	cmp	r3, r2
 8006c06:	d00e      	beq.n	8006c26 <HAL_DMA_Abort+0x32a>
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	4a59      	ldr	r2, [pc, #356]	; (8006d74 <HAL_DMA_Abort+0x478>)
 8006c0e:	4293      	cmp	r3, r2
 8006c10:	d009      	beq.n	8006c26 <HAL_DMA_Abort+0x32a>
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	4a58      	ldr	r2, [pc, #352]	; (8006d78 <HAL_DMA_Abort+0x47c>)
 8006c18:	4293      	cmp	r3, r2
 8006c1a:	d004      	beq.n	8006c26 <HAL_DMA_Abort+0x32a>
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	4a56      	ldr	r2, [pc, #344]	; (8006d7c <HAL_DMA_Abort+0x480>)
 8006c22:	4293      	cmp	r3, r2
 8006c24:	d108      	bne.n	8006c38 <HAL_DMA_Abort+0x33c>
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	681a      	ldr	r2, [r3, #0]
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f022 0201 	bic.w	r2, r2, #1
 8006c34:	601a      	str	r2, [r3, #0]
 8006c36:	e007      	b.n	8006c48 <HAL_DMA_Abort+0x34c>
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	681a      	ldr	r2, [r3, #0]
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f022 0201 	bic.w	r2, r2, #1
 8006c46:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8006c48:	e013      	b.n	8006c72 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006c4a:	f7fe ff45 	bl	8005ad8 <HAL_GetTick>
 8006c4e:	4602      	mov	r2, r0
 8006c50:	693b      	ldr	r3, [r7, #16]
 8006c52:	1ad3      	subs	r3, r2, r3
 8006c54:	2b05      	cmp	r3, #5
 8006c56:	d90c      	bls.n	8006c72 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2220      	movs	r2, #32
 8006c5c:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2200      	movs	r2, #0
 8006c62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	2203      	movs	r2, #3
 8006c6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8006c6e:	2301      	movs	r3, #1
 8006c70:	e12d      	b.n	8006ece <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8006c72:	697b      	ldr	r3, [r7, #20]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	f003 0301 	and.w	r3, r3, #1
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d1e5      	bne.n	8006c4a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	4a2f      	ldr	r2, [pc, #188]	; (8006d40 <HAL_DMA_Abort+0x444>)
 8006c84:	4293      	cmp	r3, r2
 8006c86:	d04a      	beq.n	8006d1e <HAL_DMA_Abort+0x422>
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	4a2d      	ldr	r2, [pc, #180]	; (8006d44 <HAL_DMA_Abort+0x448>)
 8006c8e:	4293      	cmp	r3, r2
 8006c90:	d045      	beq.n	8006d1e <HAL_DMA_Abort+0x422>
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	4a2c      	ldr	r2, [pc, #176]	; (8006d48 <HAL_DMA_Abort+0x44c>)
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d040      	beq.n	8006d1e <HAL_DMA_Abort+0x422>
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	4a2a      	ldr	r2, [pc, #168]	; (8006d4c <HAL_DMA_Abort+0x450>)
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d03b      	beq.n	8006d1e <HAL_DMA_Abort+0x422>
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	4a29      	ldr	r2, [pc, #164]	; (8006d50 <HAL_DMA_Abort+0x454>)
 8006cac:	4293      	cmp	r3, r2
 8006cae:	d036      	beq.n	8006d1e <HAL_DMA_Abort+0x422>
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	4a27      	ldr	r2, [pc, #156]	; (8006d54 <HAL_DMA_Abort+0x458>)
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	d031      	beq.n	8006d1e <HAL_DMA_Abort+0x422>
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	4a26      	ldr	r2, [pc, #152]	; (8006d58 <HAL_DMA_Abort+0x45c>)
 8006cc0:	4293      	cmp	r3, r2
 8006cc2:	d02c      	beq.n	8006d1e <HAL_DMA_Abort+0x422>
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	4a24      	ldr	r2, [pc, #144]	; (8006d5c <HAL_DMA_Abort+0x460>)
 8006cca:	4293      	cmp	r3, r2
 8006ccc:	d027      	beq.n	8006d1e <HAL_DMA_Abort+0x422>
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	4a23      	ldr	r2, [pc, #140]	; (8006d60 <HAL_DMA_Abort+0x464>)
 8006cd4:	4293      	cmp	r3, r2
 8006cd6:	d022      	beq.n	8006d1e <HAL_DMA_Abort+0x422>
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	4a21      	ldr	r2, [pc, #132]	; (8006d64 <HAL_DMA_Abort+0x468>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d01d      	beq.n	8006d1e <HAL_DMA_Abort+0x422>
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	4a20      	ldr	r2, [pc, #128]	; (8006d68 <HAL_DMA_Abort+0x46c>)
 8006ce8:	4293      	cmp	r3, r2
 8006cea:	d018      	beq.n	8006d1e <HAL_DMA_Abort+0x422>
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	4a1e      	ldr	r2, [pc, #120]	; (8006d6c <HAL_DMA_Abort+0x470>)
 8006cf2:	4293      	cmp	r3, r2
 8006cf4:	d013      	beq.n	8006d1e <HAL_DMA_Abort+0x422>
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	4a1d      	ldr	r2, [pc, #116]	; (8006d70 <HAL_DMA_Abort+0x474>)
 8006cfc:	4293      	cmp	r3, r2
 8006cfe:	d00e      	beq.n	8006d1e <HAL_DMA_Abort+0x422>
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	4a1b      	ldr	r2, [pc, #108]	; (8006d74 <HAL_DMA_Abort+0x478>)
 8006d06:	4293      	cmp	r3, r2
 8006d08:	d009      	beq.n	8006d1e <HAL_DMA_Abort+0x422>
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	4a1a      	ldr	r2, [pc, #104]	; (8006d78 <HAL_DMA_Abort+0x47c>)
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d004      	beq.n	8006d1e <HAL_DMA_Abort+0x422>
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	4a18      	ldr	r2, [pc, #96]	; (8006d7c <HAL_DMA_Abort+0x480>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d101      	bne.n	8006d22 <HAL_DMA_Abort+0x426>
 8006d1e:	2301      	movs	r3, #1
 8006d20:	e000      	b.n	8006d24 <HAL_DMA_Abort+0x428>
 8006d22:	2300      	movs	r3, #0
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d02b      	beq.n	8006d80 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d2c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d32:	f003 031f 	and.w	r3, r3, #31
 8006d36:	223f      	movs	r2, #63	; 0x3f
 8006d38:	409a      	lsls	r2, r3
 8006d3a:	68bb      	ldr	r3, [r7, #8]
 8006d3c:	609a      	str	r2, [r3, #8]
 8006d3e:	e02a      	b.n	8006d96 <HAL_DMA_Abort+0x49a>
 8006d40:	40020010 	.word	0x40020010
 8006d44:	40020028 	.word	0x40020028
 8006d48:	40020040 	.word	0x40020040
 8006d4c:	40020058 	.word	0x40020058
 8006d50:	40020070 	.word	0x40020070
 8006d54:	40020088 	.word	0x40020088
 8006d58:	400200a0 	.word	0x400200a0
 8006d5c:	400200b8 	.word	0x400200b8
 8006d60:	40020410 	.word	0x40020410
 8006d64:	40020428 	.word	0x40020428
 8006d68:	40020440 	.word	0x40020440
 8006d6c:	40020458 	.word	0x40020458
 8006d70:	40020470 	.word	0x40020470
 8006d74:	40020488 	.word	0x40020488
 8006d78:	400204a0 	.word	0x400204a0
 8006d7c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d84:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d8a:	f003 031f 	and.w	r3, r3, #31
 8006d8e:	2201      	movs	r2, #1
 8006d90:	409a      	lsls	r2, r3
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	4a4f      	ldr	r2, [pc, #316]	; (8006ed8 <HAL_DMA_Abort+0x5dc>)
 8006d9c:	4293      	cmp	r3, r2
 8006d9e:	d072      	beq.n	8006e86 <HAL_DMA_Abort+0x58a>
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	4a4d      	ldr	r2, [pc, #308]	; (8006edc <HAL_DMA_Abort+0x5e0>)
 8006da6:	4293      	cmp	r3, r2
 8006da8:	d06d      	beq.n	8006e86 <HAL_DMA_Abort+0x58a>
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	4a4c      	ldr	r2, [pc, #304]	; (8006ee0 <HAL_DMA_Abort+0x5e4>)
 8006db0:	4293      	cmp	r3, r2
 8006db2:	d068      	beq.n	8006e86 <HAL_DMA_Abort+0x58a>
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	4a4a      	ldr	r2, [pc, #296]	; (8006ee4 <HAL_DMA_Abort+0x5e8>)
 8006dba:	4293      	cmp	r3, r2
 8006dbc:	d063      	beq.n	8006e86 <HAL_DMA_Abort+0x58a>
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	4a49      	ldr	r2, [pc, #292]	; (8006ee8 <HAL_DMA_Abort+0x5ec>)
 8006dc4:	4293      	cmp	r3, r2
 8006dc6:	d05e      	beq.n	8006e86 <HAL_DMA_Abort+0x58a>
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	4a47      	ldr	r2, [pc, #284]	; (8006eec <HAL_DMA_Abort+0x5f0>)
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d059      	beq.n	8006e86 <HAL_DMA_Abort+0x58a>
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	4a46      	ldr	r2, [pc, #280]	; (8006ef0 <HAL_DMA_Abort+0x5f4>)
 8006dd8:	4293      	cmp	r3, r2
 8006dda:	d054      	beq.n	8006e86 <HAL_DMA_Abort+0x58a>
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	4a44      	ldr	r2, [pc, #272]	; (8006ef4 <HAL_DMA_Abort+0x5f8>)
 8006de2:	4293      	cmp	r3, r2
 8006de4:	d04f      	beq.n	8006e86 <HAL_DMA_Abort+0x58a>
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	4a43      	ldr	r2, [pc, #268]	; (8006ef8 <HAL_DMA_Abort+0x5fc>)
 8006dec:	4293      	cmp	r3, r2
 8006dee:	d04a      	beq.n	8006e86 <HAL_DMA_Abort+0x58a>
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	4a41      	ldr	r2, [pc, #260]	; (8006efc <HAL_DMA_Abort+0x600>)
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d045      	beq.n	8006e86 <HAL_DMA_Abort+0x58a>
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	4a40      	ldr	r2, [pc, #256]	; (8006f00 <HAL_DMA_Abort+0x604>)
 8006e00:	4293      	cmp	r3, r2
 8006e02:	d040      	beq.n	8006e86 <HAL_DMA_Abort+0x58a>
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	4a3e      	ldr	r2, [pc, #248]	; (8006f04 <HAL_DMA_Abort+0x608>)
 8006e0a:	4293      	cmp	r3, r2
 8006e0c:	d03b      	beq.n	8006e86 <HAL_DMA_Abort+0x58a>
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	4a3d      	ldr	r2, [pc, #244]	; (8006f08 <HAL_DMA_Abort+0x60c>)
 8006e14:	4293      	cmp	r3, r2
 8006e16:	d036      	beq.n	8006e86 <HAL_DMA_Abort+0x58a>
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	4a3b      	ldr	r2, [pc, #236]	; (8006f0c <HAL_DMA_Abort+0x610>)
 8006e1e:	4293      	cmp	r3, r2
 8006e20:	d031      	beq.n	8006e86 <HAL_DMA_Abort+0x58a>
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	4a3a      	ldr	r2, [pc, #232]	; (8006f10 <HAL_DMA_Abort+0x614>)
 8006e28:	4293      	cmp	r3, r2
 8006e2a:	d02c      	beq.n	8006e86 <HAL_DMA_Abort+0x58a>
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	4a38      	ldr	r2, [pc, #224]	; (8006f14 <HAL_DMA_Abort+0x618>)
 8006e32:	4293      	cmp	r3, r2
 8006e34:	d027      	beq.n	8006e86 <HAL_DMA_Abort+0x58a>
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	4a37      	ldr	r2, [pc, #220]	; (8006f18 <HAL_DMA_Abort+0x61c>)
 8006e3c:	4293      	cmp	r3, r2
 8006e3e:	d022      	beq.n	8006e86 <HAL_DMA_Abort+0x58a>
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	4a35      	ldr	r2, [pc, #212]	; (8006f1c <HAL_DMA_Abort+0x620>)
 8006e46:	4293      	cmp	r3, r2
 8006e48:	d01d      	beq.n	8006e86 <HAL_DMA_Abort+0x58a>
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	4a34      	ldr	r2, [pc, #208]	; (8006f20 <HAL_DMA_Abort+0x624>)
 8006e50:	4293      	cmp	r3, r2
 8006e52:	d018      	beq.n	8006e86 <HAL_DMA_Abort+0x58a>
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	4a32      	ldr	r2, [pc, #200]	; (8006f24 <HAL_DMA_Abort+0x628>)
 8006e5a:	4293      	cmp	r3, r2
 8006e5c:	d013      	beq.n	8006e86 <HAL_DMA_Abort+0x58a>
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	4a31      	ldr	r2, [pc, #196]	; (8006f28 <HAL_DMA_Abort+0x62c>)
 8006e64:	4293      	cmp	r3, r2
 8006e66:	d00e      	beq.n	8006e86 <HAL_DMA_Abort+0x58a>
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	4a2f      	ldr	r2, [pc, #188]	; (8006f2c <HAL_DMA_Abort+0x630>)
 8006e6e:	4293      	cmp	r3, r2
 8006e70:	d009      	beq.n	8006e86 <HAL_DMA_Abort+0x58a>
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	4a2e      	ldr	r2, [pc, #184]	; (8006f30 <HAL_DMA_Abort+0x634>)
 8006e78:	4293      	cmp	r3, r2
 8006e7a:	d004      	beq.n	8006e86 <HAL_DMA_Abort+0x58a>
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	4a2c      	ldr	r2, [pc, #176]	; (8006f34 <HAL_DMA_Abort+0x638>)
 8006e82:	4293      	cmp	r3, r2
 8006e84:	d101      	bne.n	8006e8a <HAL_DMA_Abort+0x58e>
 8006e86:	2301      	movs	r3, #1
 8006e88:	e000      	b.n	8006e8c <HAL_DMA_Abort+0x590>
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d015      	beq.n	8006ebc <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006e94:	687a      	ldr	r2, [r7, #4]
 8006e96:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8006e98:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d00c      	beq.n	8006ebc <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006ea6:	681a      	ldr	r2, [r3, #0]
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006eac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006eb0:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006eb6:	687a      	ldr	r2, [r7, #4]
 8006eb8:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006eba:	605a      	str	r2, [r3, #4]
      }
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2201      	movs	r2, #1
 8006ec8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }

  return HAL_OK;
 8006ecc:	2300      	movs	r3, #0
}
 8006ece:	4618      	mov	r0, r3
 8006ed0:	3718      	adds	r7, #24
 8006ed2:	46bd      	mov	sp, r7
 8006ed4:	bd80      	pop	{r7, pc}
 8006ed6:	bf00      	nop
 8006ed8:	40020010 	.word	0x40020010
 8006edc:	40020028 	.word	0x40020028
 8006ee0:	40020040 	.word	0x40020040
 8006ee4:	40020058 	.word	0x40020058
 8006ee8:	40020070 	.word	0x40020070
 8006eec:	40020088 	.word	0x40020088
 8006ef0:	400200a0 	.word	0x400200a0
 8006ef4:	400200b8 	.word	0x400200b8
 8006ef8:	40020410 	.word	0x40020410
 8006efc:	40020428 	.word	0x40020428
 8006f00:	40020440 	.word	0x40020440
 8006f04:	40020458 	.word	0x40020458
 8006f08:	40020470 	.word	0x40020470
 8006f0c:	40020488 	.word	0x40020488
 8006f10:	400204a0 	.word	0x400204a0
 8006f14:	400204b8 	.word	0x400204b8
 8006f18:	58025408 	.word	0x58025408
 8006f1c:	5802541c 	.word	0x5802541c
 8006f20:	58025430 	.word	0x58025430
 8006f24:	58025444 	.word	0x58025444
 8006f28:	58025458 	.word	0x58025458
 8006f2c:	5802546c 	.word	0x5802546c
 8006f30:	58025480 	.word	0x58025480
 8006f34:	58025494 	.word	0x58025494

08006f38 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	b084      	sub	sp, #16
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d101      	bne.n	8006f4a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8006f46:	2301      	movs	r3, #1
 8006f48:	e205      	b.n	8007356 <HAL_DMA_Abort_IT+0x41e>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006f50:	b2db      	uxtb	r3, r3
 8006f52:	2b02      	cmp	r3, #2
 8006f54:	d004      	beq.n	8006f60 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	2280      	movs	r2, #128	; 0x80
 8006f5a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006f5c:	2301      	movs	r3, #1
 8006f5e:	e1fa      	b.n	8007356 <HAL_DMA_Abort_IT+0x41e>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	4a8c      	ldr	r2, [pc, #560]	; (8007198 <HAL_DMA_Abort_IT+0x260>)
 8006f66:	4293      	cmp	r3, r2
 8006f68:	d04a      	beq.n	8007000 <HAL_DMA_Abort_IT+0xc8>
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	4a8b      	ldr	r2, [pc, #556]	; (800719c <HAL_DMA_Abort_IT+0x264>)
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d045      	beq.n	8007000 <HAL_DMA_Abort_IT+0xc8>
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	4a89      	ldr	r2, [pc, #548]	; (80071a0 <HAL_DMA_Abort_IT+0x268>)
 8006f7a:	4293      	cmp	r3, r2
 8006f7c:	d040      	beq.n	8007000 <HAL_DMA_Abort_IT+0xc8>
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	4a88      	ldr	r2, [pc, #544]	; (80071a4 <HAL_DMA_Abort_IT+0x26c>)
 8006f84:	4293      	cmp	r3, r2
 8006f86:	d03b      	beq.n	8007000 <HAL_DMA_Abort_IT+0xc8>
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	4a86      	ldr	r2, [pc, #536]	; (80071a8 <HAL_DMA_Abort_IT+0x270>)
 8006f8e:	4293      	cmp	r3, r2
 8006f90:	d036      	beq.n	8007000 <HAL_DMA_Abort_IT+0xc8>
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	4a85      	ldr	r2, [pc, #532]	; (80071ac <HAL_DMA_Abort_IT+0x274>)
 8006f98:	4293      	cmp	r3, r2
 8006f9a:	d031      	beq.n	8007000 <HAL_DMA_Abort_IT+0xc8>
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	4a83      	ldr	r2, [pc, #524]	; (80071b0 <HAL_DMA_Abort_IT+0x278>)
 8006fa2:	4293      	cmp	r3, r2
 8006fa4:	d02c      	beq.n	8007000 <HAL_DMA_Abort_IT+0xc8>
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	4a82      	ldr	r2, [pc, #520]	; (80071b4 <HAL_DMA_Abort_IT+0x27c>)
 8006fac:	4293      	cmp	r3, r2
 8006fae:	d027      	beq.n	8007000 <HAL_DMA_Abort_IT+0xc8>
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	4a80      	ldr	r2, [pc, #512]	; (80071b8 <HAL_DMA_Abort_IT+0x280>)
 8006fb6:	4293      	cmp	r3, r2
 8006fb8:	d022      	beq.n	8007000 <HAL_DMA_Abort_IT+0xc8>
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	4a7f      	ldr	r2, [pc, #508]	; (80071bc <HAL_DMA_Abort_IT+0x284>)
 8006fc0:	4293      	cmp	r3, r2
 8006fc2:	d01d      	beq.n	8007000 <HAL_DMA_Abort_IT+0xc8>
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	4a7d      	ldr	r2, [pc, #500]	; (80071c0 <HAL_DMA_Abort_IT+0x288>)
 8006fca:	4293      	cmp	r3, r2
 8006fcc:	d018      	beq.n	8007000 <HAL_DMA_Abort_IT+0xc8>
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	4a7c      	ldr	r2, [pc, #496]	; (80071c4 <HAL_DMA_Abort_IT+0x28c>)
 8006fd4:	4293      	cmp	r3, r2
 8006fd6:	d013      	beq.n	8007000 <HAL_DMA_Abort_IT+0xc8>
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	4a7a      	ldr	r2, [pc, #488]	; (80071c8 <HAL_DMA_Abort_IT+0x290>)
 8006fde:	4293      	cmp	r3, r2
 8006fe0:	d00e      	beq.n	8007000 <HAL_DMA_Abort_IT+0xc8>
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	4a79      	ldr	r2, [pc, #484]	; (80071cc <HAL_DMA_Abort_IT+0x294>)
 8006fe8:	4293      	cmp	r3, r2
 8006fea:	d009      	beq.n	8007000 <HAL_DMA_Abort_IT+0xc8>
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	4a77      	ldr	r2, [pc, #476]	; (80071d0 <HAL_DMA_Abort_IT+0x298>)
 8006ff2:	4293      	cmp	r3, r2
 8006ff4:	d004      	beq.n	8007000 <HAL_DMA_Abort_IT+0xc8>
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	4a76      	ldr	r2, [pc, #472]	; (80071d4 <HAL_DMA_Abort_IT+0x29c>)
 8006ffc:	4293      	cmp	r3, r2
 8006ffe:	d101      	bne.n	8007004 <HAL_DMA_Abort_IT+0xcc>
 8007000:	2301      	movs	r3, #1
 8007002:	e000      	b.n	8007006 <HAL_DMA_Abort_IT+0xce>
 8007004:	2300      	movs	r3, #0
 8007006:	2b00      	cmp	r3, #0
 8007008:	d065      	beq.n	80070d6 <HAL_DMA_Abort_IT+0x19e>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	2204      	movs	r2, #4
 800700e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	4a60      	ldr	r2, [pc, #384]	; (8007198 <HAL_DMA_Abort_IT+0x260>)
 8007018:	4293      	cmp	r3, r2
 800701a:	d04a      	beq.n	80070b2 <HAL_DMA_Abort_IT+0x17a>
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	4a5e      	ldr	r2, [pc, #376]	; (800719c <HAL_DMA_Abort_IT+0x264>)
 8007022:	4293      	cmp	r3, r2
 8007024:	d045      	beq.n	80070b2 <HAL_DMA_Abort_IT+0x17a>
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	4a5d      	ldr	r2, [pc, #372]	; (80071a0 <HAL_DMA_Abort_IT+0x268>)
 800702c:	4293      	cmp	r3, r2
 800702e:	d040      	beq.n	80070b2 <HAL_DMA_Abort_IT+0x17a>
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	4a5b      	ldr	r2, [pc, #364]	; (80071a4 <HAL_DMA_Abort_IT+0x26c>)
 8007036:	4293      	cmp	r3, r2
 8007038:	d03b      	beq.n	80070b2 <HAL_DMA_Abort_IT+0x17a>
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	4a5a      	ldr	r2, [pc, #360]	; (80071a8 <HAL_DMA_Abort_IT+0x270>)
 8007040:	4293      	cmp	r3, r2
 8007042:	d036      	beq.n	80070b2 <HAL_DMA_Abort_IT+0x17a>
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	4a58      	ldr	r2, [pc, #352]	; (80071ac <HAL_DMA_Abort_IT+0x274>)
 800704a:	4293      	cmp	r3, r2
 800704c:	d031      	beq.n	80070b2 <HAL_DMA_Abort_IT+0x17a>
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	4a57      	ldr	r2, [pc, #348]	; (80071b0 <HAL_DMA_Abort_IT+0x278>)
 8007054:	4293      	cmp	r3, r2
 8007056:	d02c      	beq.n	80070b2 <HAL_DMA_Abort_IT+0x17a>
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	4a55      	ldr	r2, [pc, #340]	; (80071b4 <HAL_DMA_Abort_IT+0x27c>)
 800705e:	4293      	cmp	r3, r2
 8007060:	d027      	beq.n	80070b2 <HAL_DMA_Abort_IT+0x17a>
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	4a54      	ldr	r2, [pc, #336]	; (80071b8 <HAL_DMA_Abort_IT+0x280>)
 8007068:	4293      	cmp	r3, r2
 800706a:	d022      	beq.n	80070b2 <HAL_DMA_Abort_IT+0x17a>
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	4a52      	ldr	r2, [pc, #328]	; (80071bc <HAL_DMA_Abort_IT+0x284>)
 8007072:	4293      	cmp	r3, r2
 8007074:	d01d      	beq.n	80070b2 <HAL_DMA_Abort_IT+0x17a>
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	4a51      	ldr	r2, [pc, #324]	; (80071c0 <HAL_DMA_Abort_IT+0x288>)
 800707c:	4293      	cmp	r3, r2
 800707e:	d018      	beq.n	80070b2 <HAL_DMA_Abort_IT+0x17a>
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	4a4f      	ldr	r2, [pc, #316]	; (80071c4 <HAL_DMA_Abort_IT+0x28c>)
 8007086:	4293      	cmp	r3, r2
 8007088:	d013      	beq.n	80070b2 <HAL_DMA_Abort_IT+0x17a>
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	4a4e      	ldr	r2, [pc, #312]	; (80071c8 <HAL_DMA_Abort_IT+0x290>)
 8007090:	4293      	cmp	r3, r2
 8007092:	d00e      	beq.n	80070b2 <HAL_DMA_Abort_IT+0x17a>
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	4a4c      	ldr	r2, [pc, #304]	; (80071cc <HAL_DMA_Abort_IT+0x294>)
 800709a:	4293      	cmp	r3, r2
 800709c:	d009      	beq.n	80070b2 <HAL_DMA_Abort_IT+0x17a>
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	4a4b      	ldr	r2, [pc, #300]	; (80071d0 <HAL_DMA_Abort_IT+0x298>)
 80070a4:	4293      	cmp	r3, r2
 80070a6:	d004      	beq.n	80070b2 <HAL_DMA_Abort_IT+0x17a>
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	4a49      	ldr	r2, [pc, #292]	; (80071d4 <HAL_DMA_Abort_IT+0x29c>)
 80070ae:	4293      	cmp	r3, r2
 80070b0:	d108      	bne.n	80070c4 <HAL_DMA_Abort_IT+0x18c>
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	681a      	ldr	r2, [r3, #0]
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	f022 0201 	bic.w	r2, r2, #1
 80070c0:	601a      	str	r2, [r3, #0]
 80070c2:	e147      	b.n	8007354 <HAL_DMA_Abort_IT+0x41c>
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	681a      	ldr	r2, [r3, #0]
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	f022 0201 	bic.w	r2, r2, #1
 80070d2:	601a      	str	r2, [r3, #0]
 80070d4:	e13e      	b.n	8007354 <HAL_DMA_Abort_IT+0x41c>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	681a      	ldr	r2, [r3, #0]
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f022 020e 	bic.w	r2, r2, #14
 80070e4:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	4a2b      	ldr	r2, [pc, #172]	; (8007198 <HAL_DMA_Abort_IT+0x260>)
 80070ec:	4293      	cmp	r3, r2
 80070ee:	d04a      	beq.n	8007186 <HAL_DMA_Abort_IT+0x24e>
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	4a29      	ldr	r2, [pc, #164]	; (800719c <HAL_DMA_Abort_IT+0x264>)
 80070f6:	4293      	cmp	r3, r2
 80070f8:	d045      	beq.n	8007186 <HAL_DMA_Abort_IT+0x24e>
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	4a28      	ldr	r2, [pc, #160]	; (80071a0 <HAL_DMA_Abort_IT+0x268>)
 8007100:	4293      	cmp	r3, r2
 8007102:	d040      	beq.n	8007186 <HAL_DMA_Abort_IT+0x24e>
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	4a26      	ldr	r2, [pc, #152]	; (80071a4 <HAL_DMA_Abort_IT+0x26c>)
 800710a:	4293      	cmp	r3, r2
 800710c:	d03b      	beq.n	8007186 <HAL_DMA_Abort_IT+0x24e>
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	4a25      	ldr	r2, [pc, #148]	; (80071a8 <HAL_DMA_Abort_IT+0x270>)
 8007114:	4293      	cmp	r3, r2
 8007116:	d036      	beq.n	8007186 <HAL_DMA_Abort_IT+0x24e>
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	4a23      	ldr	r2, [pc, #140]	; (80071ac <HAL_DMA_Abort_IT+0x274>)
 800711e:	4293      	cmp	r3, r2
 8007120:	d031      	beq.n	8007186 <HAL_DMA_Abort_IT+0x24e>
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	4a22      	ldr	r2, [pc, #136]	; (80071b0 <HAL_DMA_Abort_IT+0x278>)
 8007128:	4293      	cmp	r3, r2
 800712a:	d02c      	beq.n	8007186 <HAL_DMA_Abort_IT+0x24e>
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	4a20      	ldr	r2, [pc, #128]	; (80071b4 <HAL_DMA_Abort_IT+0x27c>)
 8007132:	4293      	cmp	r3, r2
 8007134:	d027      	beq.n	8007186 <HAL_DMA_Abort_IT+0x24e>
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	4a1f      	ldr	r2, [pc, #124]	; (80071b8 <HAL_DMA_Abort_IT+0x280>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d022      	beq.n	8007186 <HAL_DMA_Abort_IT+0x24e>
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	4a1d      	ldr	r2, [pc, #116]	; (80071bc <HAL_DMA_Abort_IT+0x284>)
 8007146:	4293      	cmp	r3, r2
 8007148:	d01d      	beq.n	8007186 <HAL_DMA_Abort_IT+0x24e>
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	4a1c      	ldr	r2, [pc, #112]	; (80071c0 <HAL_DMA_Abort_IT+0x288>)
 8007150:	4293      	cmp	r3, r2
 8007152:	d018      	beq.n	8007186 <HAL_DMA_Abort_IT+0x24e>
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	4a1a      	ldr	r2, [pc, #104]	; (80071c4 <HAL_DMA_Abort_IT+0x28c>)
 800715a:	4293      	cmp	r3, r2
 800715c:	d013      	beq.n	8007186 <HAL_DMA_Abort_IT+0x24e>
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	4a19      	ldr	r2, [pc, #100]	; (80071c8 <HAL_DMA_Abort_IT+0x290>)
 8007164:	4293      	cmp	r3, r2
 8007166:	d00e      	beq.n	8007186 <HAL_DMA_Abort_IT+0x24e>
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	4a17      	ldr	r2, [pc, #92]	; (80071cc <HAL_DMA_Abort_IT+0x294>)
 800716e:	4293      	cmp	r3, r2
 8007170:	d009      	beq.n	8007186 <HAL_DMA_Abort_IT+0x24e>
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	4a16      	ldr	r2, [pc, #88]	; (80071d0 <HAL_DMA_Abort_IT+0x298>)
 8007178:	4293      	cmp	r3, r2
 800717a:	d004      	beq.n	8007186 <HAL_DMA_Abort_IT+0x24e>
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	4a14      	ldr	r2, [pc, #80]	; (80071d4 <HAL_DMA_Abort_IT+0x29c>)
 8007182:	4293      	cmp	r3, r2
 8007184:	d128      	bne.n	80071d8 <HAL_DMA_Abort_IT+0x2a0>
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	681a      	ldr	r2, [r3, #0]
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f022 0201 	bic.w	r2, r2, #1
 8007194:	601a      	str	r2, [r3, #0]
 8007196:	e027      	b.n	80071e8 <HAL_DMA_Abort_IT+0x2b0>
 8007198:	40020010 	.word	0x40020010
 800719c:	40020028 	.word	0x40020028
 80071a0:	40020040 	.word	0x40020040
 80071a4:	40020058 	.word	0x40020058
 80071a8:	40020070 	.word	0x40020070
 80071ac:	40020088 	.word	0x40020088
 80071b0:	400200a0 	.word	0x400200a0
 80071b4:	400200b8 	.word	0x400200b8
 80071b8:	40020410 	.word	0x40020410
 80071bc:	40020428 	.word	0x40020428
 80071c0:	40020440 	.word	0x40020440
 80071c4:	40020458 	.word	0x40020458
 80071c8:	40020470 	.word	0x40020470
 80071cc:	40020488 	.word	0x40020488
 80071d0:	400204a0 	.word	0x400204a0
 80071d4:	400204b8 	.word	0x400204b8
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	681a      	ldr	r2, [r3, #0]
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	f022 0201 	bic.w	r2, r2, #1
 80071e6:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	4a5c      	ldr	r2, [pc, #368]	; (8007360 <HAL_DMA_Abort_IT+0x428>)
 80071ee:	4293      	cmp	r3, r2
 80071f0:	d072      	beq.n	80072d8 <HAL_DMA_Abort_IT+0x3a0>
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	4a5b      	ldr	r2, [pc, #364]	; (8007364 <HAL_DMA_Abort_IT+0x42c>)
 80071f8:	4293      	cmp	r3, r2
 80071fa:	d06d      	beq.n	80072d8 <HAL_DMA_Abort_IT+0x3a0>
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	4a59      	ldr	r2, [pc, #356]	; (8007368 <HAL_DMA_Abort_IT+0x430>)
 8007202:	4293      	cmp	r3, r2
 8007204:	d068      	beq.n	80072d8 <HAL_DMA_Abort_IT+0x3a0>
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	4a58      	ldr	r2, [pc, #352]	; (800736c <HAL_DMA_Abort_IT+0x434>)
 800720c:	4293      	cmp	r3, r2
 800720e:	d063      	beq.n	80072d8 <HAL_DMA_Abort_IT+0x3a0>
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	4a56      	ldr	r2, [pc, #344]	; (8007370 <HAL_DMA_Abort_IT+0x438>)
 8007216:	4293      	cmp	r3, r2
 8007218:	d05e      	beq.n	80072d8 <HAL_DMA_Abort_IT+0x3a0>
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	4a55      	ldr	r2, [pc, #340]	; (8007374 <HAL_DMA_Abort_IT+0x43c>)
 8007220:	4293      	cmp	r3, r2
 8007222:	d059      	beq.n	80072d8 <HAL_DMA_Abort_IT+0x3a0>
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	4a53      	ldr	r2, [pc, #332]	; (8007378 <HAL_DMA_Abort_IT+0x440>)
 800722a:	4293      	cmp	r3, r2
 800722c:	d054      	beq.n	80072d8 <HAL_DMA_Abort_IT+0x3a0>
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	4a52      	ldr	r2, [pc, #328]	; (800737c <HAL_DMA_Abort_IT+0x444>)
 8007234:	4293      	cmp	r3, r2
 8007236:	d04f      	beq.n	80072d8 <HAL_DMA_Abort_IT+0x3a0>
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	4a50      	ldr	r2, [pc, #320]	; (8007380 <HAL_DMA_Abort_IT+0x448>)
 800723e:	4293      	cmp	r3, r2
 8007240:	d04a      	beq.n	80072d8 <HAL_DMA_Abort_IT+0x3a0>
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	4a4f      	ldr	r2, [pc, #316]	; (8007384 <HAL_DMA_Abort_IT+0x44c>)
 8007248:	4293      	cmp	r3, r2
 800724a:	d045      	beq.n	80072d8 <HAL_DMA_Abort_IT+0x3a0>
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	4a4d      	ldr	r2, [pc, #308]	; (8007388 <HAL_DMA_Abort_IT+0x450>)
 8007252:	4293      	cmp	r3, r2
 8007254:	d040      	beq.n	80072d8 <HAL_DMA_Abort_IT+0x3a0>
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	4a4c      	ldr	r2, [pc, #304]	; (800738c <HAL_DMA_Abort_IT+0x454>)
 800725c:	4293      	cmp	r3, r2
 800725e:	d03b      	beq.n	80072d8 <HAL_DMA_Abort_IT+0x3a0>
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	4a4a      	ldr	r2, [pc, #296]	; (8007390 <HAL_DMA_Abort_IT+0x458>)
 8007266:	4293      	cmp	r3, r2
 8007268:	d036      	beq.n	80072d8 <HAL_DMA_Abort_IT+0x3a0>
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	4a49      	ldr	r2, [pc, #292]	; (8007394 <HAL_DMA_Abort_IT+0x45c>)
 8007270:	4293      	cmp	r3, r2
 8007272:	d031      	beq.n	80072d8 <HAL_DMA_Abort_IT+0x3a0>
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	4a47      	ldr	r2, [pc, #284]	; (8007398 <HAL_DMA_Abort_IT+0x460>)
 800727a:	4293      	cmp	r3, r2
 800727c:	d02c      	beq.n	80072d8 <HAL_DMA_Abort_IT+0x3a0>
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	4a46      	ldr	r2, [pc, #280]	; (800739c <HAL_DMA_Abort_IT+0x464>)
 8007284:	4293      	cmp	r3, r2
 8007286:	d027      	beq.n	80072d8 <HAL_DMA_Abort_IT+0x3a0>
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	4a44      	ldr	r2, [pc, #272]	; (80073a0 <HAL_DMA_Abort_IT+0x468>)
 800728e:	4293      	cmp	r3, r2
 8007290:	d022      	beq.n	80072d8 <HAL_DMA_Abort_IT+0x3a0>
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	4a43      	ldr	r2, [pc, #268]	; (80073a4 <HAL_DMA_Abort_IT+0x46c>)
 8007298:	4293      	cmp	r3, r2
 800729a:	d01d      	beq.n	80072d8 <HAL_DMA_Abort_IT+0x3a0>
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	4a41      	ldr	r2, [pc, #260]	; (80073a8 <HAL_DMA_Abort_IT+0x470>)
 80072a2:	4293      	cmp	r3, r2
 80072a4:	d018      	beq.n	80072d8 <HAL_DMA_Abort_IT+0x3a0>
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	4a40      	ldr	r2, [pc, #256]	; (80073ac <HAL_DMA_Abort_IT+0x474>)
 80072ac:	4293      	cmp	r3, r2
 80072ae:	d013      	beq.n	80072d8 <HAL_DMA_Abort_IT+0x3a0>
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	4a3e      	ldr	r2, [pc, #248]	; (80073b0 <HAL_DMA_Abort_IT+0x478>)
 80072b6:	4293      	cmp	r3, r2
 80072b8:	d00e      	beq.n	80072d8 <HAL_DMA_Abort_IT+0x3a0>
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	4a3d      	ldr	r2, [pc, #244]	; (80073b4 <HAL_DMA_Abort_IT+0x47c>)
 80072c0:	4293      	cmp	r3, r2
 80072c2:	d009      	beq.n	80072d8 <HAL_DMA_Abort_IT+0x3a0>
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	4a3b      	ldr	r2, [pc, #236]	; (80073b8 <HAL_DMA_Abort_IT+0x480>)
 80072ca:	4293      	cmp	r3, r2
 80072cc:	d004      	beq.n	80072d8 <HAL_DMA_Abort_IT+0x3a0>
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	4a3a      	ldr	r2, [pc, #232]	; (80073bc <HAL_DMA_Abort_IT+0x484>)
 80072d4:	4293      	cmp	r3, r2
 80072d6:	d101      	bne.n	80072dc <HAL_DMA_Abort_IT+0x3a4>
 80072d8:	2301      	movs	r3, #1
 80072da:	e000      	b.n	80072de <HAL_DMA_Abort_IT+0x3a6>
 80072dc:	2300      	movs	r3, #0
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d028      	beq.n	8007334 <HAL_DMA_Abort_IT+0x3fc>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80072e6:	681a      	ldr	r2, [r3, #0]
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80072ec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80072f0:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072f6:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80072fc:	f003 031f 	and.w	r3, r3, #31
 8007300:	2201      	movs	r2, #1
 8007302:	409a      	lsls	r2, r3
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800730c:	687a      	ldr	r2, [r7, #4]
 800730e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8007310:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007316:	2b00      	cmp	r3, #0
 8007318:	d00c      	beq.n	8007334 <HAL_DMA_Abort_IT+0x3fc>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800731e:	681a      	ldr	r2, [r3, #0]
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007324:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007328:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800732e:	687a      	ldr	r2, [r7, #4]
 8007330:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8007332:	605a      	str	r2, [r3, #4]
        }
      }

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2200      	movs	r2, #0
 8007338:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	2201      	movs	r2, #1
 8007340:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007348:	2b00      	cmp	r3, #0
 800734a:	d003      	beq.n	8007354 <HAL_DMA_Abort_IT+0x41c>
      {
        hdma->XferAbortCallback(hdma);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007350:	6878      	ldr	r0, [r7, #4]
 8007352:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8007354:	2300      	movs	r3, #0
}
 8007356:	4618      	mov	r0, r3
 8007358:	3710      	adds	r7, #16
 800735a:	46bd      	mov	sp, r7
 800735c:	bd80      	pop	{r7, pc}
 800735e:	bf00      	nop
 8007360:	40020010 	.word	0x40020010
 8007364:	40020028 	.word	0x40020028
 8007368:	40020040 	.word	0x40020040
 800736c:	40020058 	.word	0x40020058
 8007370:	40020070 	.word	0x40020070
 8007374:	40020088 	.word	0x40020088
 8007378:	400200a0 	.word	0x400200a0
 800737c:	400200b8 	.word	0x400200b8
 8007380:	40020410 	.word	0x40020410
 8007384:	40020428 	.word	0x40020428
 8007388:	40020440 	.word	0x40020440
 800738c:	40020458 	.word	0x40020458
 8007390:	40020470 	.word	0x40020470
 8007394:	40020488 	.word	0x40020488
 8007398:	400204a0 	.word	0x400204a0
 800739c:	400204b8 	.word	0x400204b8
 80073a0:	58025408 	.word	0x58025408
 80073a4:	5802541c 	.word	0x5802541c
 80073a8:	58025430 	.word	0x58025430
 80073ac:	58025444 	.word	0x58025444
 80073b0:	58025458 	.word	0x58025458
 80073b4:	5802546c 	.word	0x5802546c
 80073b8:	58025480 	.word	0x58025480
 80073bc:	58025494 	.word	0x58025494

080073c0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80073c0:	b580      	push	{r7, lr}
 80073c2:	b08a      	sub	sp, #40	; 0x28
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80073c8:	2300      	movs	r3, #0
 80073ca:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80073cc:	4b67      	ldr	r3, [pc, #412]	; (800756c <HAL_DMA_IRQHandler+0x1ac>)
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	4a67      	ldr	r2, [pc, #412]	; (8007570 <HAL_DMA_IRQHandler+0x1b0>)
 80073d2:	fba2 2303 	umull	r2, r3, r2, r3
 80073d6:	0a9b      	lsrs	r3, r3, #10
 80073d8:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073de:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073e4:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80073e6:	6a3b      	ldr	r3, [r7, #32]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80073ec:	69fb      	ldr	r3, [r7, #28]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	4a5f      	ldr	r2, [pc, #380]	; (8007574 <HAL_DMA_IRQHandler+0x1b4>)
 80073f8:	4293      	cmp	r3, r2
 80073fa:	d04a      	beq.n	8007492 <HAL_DMA_IRQHandler+0xd2>
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	4a5d      	ldr	r2, [pc, #372]	; (8007578 <HAL_DMA_IRQHandler+0x1b8>)
 8007402:	4293      	cmp	r3, r2
 8007404:	d045      	beq.n	8007492 <HAL_DMA_IRQHandler+0xd2>
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	4a5c      	ldr	r2, [pc, #368]	; (800757c <HAL_DMA_IRQHandler+0x1bc>)
 800740c:	4293      	cmp	r3, r2
 800740e:	d040      	beq.n	8007492 <HAL_DMA_IRQHandler+0xd2>
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	4a5a      	ldr	r2, [pc, #360]	; (8007580 <HAL_DMA_IRQHandler+0x1c0>)
 8007416:	4293      	cmp	r3, r2
 8007418:	d03b      	beq.n	8007492 <HAL_DMA_IRQHandler+0xd2>
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	4a59      	ldr	r2, [pc, #356]	; (8007584 <HAL_DMA_IRQHandler+0x1c4>)
 8007420:	4293      	cmp	r3, r2
 8007422:	d036      	beq.n	8007492 <HAL_DMA_IRQHandler+0xd2>
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	4a57      	ldr	r2, [pc, #348]	; (8007588 <HAL_DMA_IRQHandler+0x1c8>)
 800742a:	4293      	cmp	r3, r2
 800742c:	d031      	beq.n	8007492 <HAL_DMA_IRQHandler+0xd2>
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	4a56      	ldr	r2, [pc, #344]	; (800758c <HAL_DMA_IRQHandler+0x1cc>)
 8007434:	4293      	cmp	r3, r2
 8007436:	d02c      	beq.n	8007492 <HAL_DMA_IRQHandler+0xd2>
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	4a54      	ldr	r2, [pc, #336]	; (8007590 <HAL_DMA_IRQHandler+0x1d0>)
 800743e:	4293      	cmp	r3, r2
 8007440:	d027      	beq.n	8007492 <HAL_DMA_IRQHandler+0xd2>
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	4a53      	ldr	r2, [pc, #332]	; (8007594 <HAL_DMA_IRQHandler+0x1d4>)
 8007448:	4293      	cmp	r3, r2
 800744a:	d022      	beq.n	8007492 <HAL_DMA_IRQHandler+0xd2>
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	4a51      	ldr	r2, [pc, #324]	; (8007598 <HAL_DMA_IRQHandler+0x1d8>)
 8007452:	4293      	cmp	r3, r2
 8007454:	d01d      	beq.n	8007492 <HAL_DMA_IRQHandler+0xd2>
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	4a50      	ldr	r2, [pc, #320]	; (800759c <HAL_DMA_IRQHandler+0x1dc>)
 800745c:	4293      	cmp	r3, r2
 800745e:	d018      	beq.n	8007492 <HAL_DMA_IRQHandler+0xd2>
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	4a4e      	ldr	r2, [pc, #312]	; (80075a0 <HAL_DMA_IRQHandler+0x1e0>)
 8007466:	4293      	cmp	r3, r2
 8007468:	d013      	beq.n	8007492 <HAL_DMA_IRQHandler+0xd2>
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	4a4d      	ldr	r2, [pc, #308]	; (80075a4 <HAL_DMA_IRQHandler+0x1e4>)
 8007470:	4293      	cmp	r3, r2
 8007472:	d00e      	beq.n	8007492 <HAL_DMA_IRQHandler+0xd2>
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	4a4b      	ldr	r2, [pc, #300]	; (80075a8 <HAL_DMA_IRQHandler+0x1e8>)
 800747a:	4293      	cmp	r3, r2
 800747c:	d009      	beq.n	8007492 <HAL_DMA_IRQHandler+0xd2>
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	4a4a      	ldr	r2, [pc, #296]	; (80075ac <HAL_DMA_IRQHandler+0x1ec>)
 8007484:	4293      	cmp	r3, r2
 8007486:	d004      	beq.n	8007492 <HAL_DMA_IRQHandler+0xd2>
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	4a48      	ldr	r2, [pc, #288]	; (80075b0 <HAL_DMA_IRQHandler+0x1f0>)
 800748e:	4293      	cmp	r3, r2
 8007490:	d101      	bne.n	8007496 <HAL_DMA_IRQHandler+0xd6>
 8007492:	2301      	movs	r3, #1
 8007494:	e000      	b.n	8007498 <HAL_DMA_IRQHandler+0xd8>
 8007496:	2300      	movs	r3, #0
 8007498:	2b00      	cmp	r3, #0
 800749a:	f000 842b 	beq.w	8007cf4 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80074a2:	f003 031f 	and.w	r3, r3, #31
 80074a6:	2208      	movs	r2, #8
 80074a8:	409a      	lsls	r2, r3
 80074aa:	69bb      	ldr	r3, [r7, #24]
 80074ac:	4013      	ands	r3, r2
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	f000 80a2 	beq.w	80075f8 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	4a2e      	ldr	r2, [pc, #184]	; (8007574 <HAL_DMA_IRQHandler+0x1b4>)
 80074ba:	4293      	cmp	r3, r2
 80074bc:	d04a      	beq.n	8007554 <HAL_DMA_IRQHandler+0x194>
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	4a2d      	ldr	r2, [pc, #180]	; (8007578 <HAL_DMA_IRQHandler+0x1b8>)
 80074c4:	4293      	cmp	r3, r2
 80074c6:	d045      	beq.n	8007554 <HAL_DMA_IRQHandler+0x194>
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	4a2b      	ldr	r2, [pc, #172]	; (800757c <HAL_DMA_IRQHandler+0x1bc>)
 80074ce:	4293      	cmp	r3, r2
 80074d0:	d040      	beq.n	8007554 <HAL_DMA_IRQHandler+0x194>
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	4a2a      	ldr	r2, [pc, #168]	; (8007580 <HAL_DMA_IRQHandler+0x1c0>)
 80074d8:	4293      	cmp	r3, r2
 80074da:	d03b      	beq.n	8007554 <HAL_DMA_IRQHandler+0x194>
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	4a28      	ldr	r2, [pc, #160]	; (8007584 <HAL_DMA_IRQHandler+0x1c4>)
 80074e2:	4293      	cmp	r3, r2
 80074e4:	d036      	beq.n	8007554 <HAL_DMA_IRQHandler+0x194>
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	4a27      	ldr	r2, [pc, #156]	; (8007588 <HAL_DMA_IRQHandler+0x1c8>)
 80074ec:	4293      	cmp	r3, r2
 80074ee:	d031      	beq.n	8007554 <HAL_DMA_IRQHandler+0x194>
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	4a25      	ldr	r2, [pc, #148]	; (800758c <HAL_DMA_IRQHandler+0x1cc>)
 80074f6:	4293      	cmp	r3, r2
 80074f8:	d02c      	beq.n	8007554 <HAL_DMA_IRQHandler+0x194>
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	4a24      	ldr	r2, [pc, #144]	; (8007590 <HAL_DMA_IRQHandler+0x1d0>)
 8007500:	4293      	cmp	r3, r2
 8007502:	d027      	beq.n	8007554 <HAL_DMA_IRQHandler+0x194>
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	4a22      	ldr	r2, [pc, #136]	; (8007594 <HAL_DMA_IRQHandler+0x1d4>)
 800750a:	4293      	cmp	r3, r2
 800750c:	d022      	beq.n	8007554 <HAL_DMA_IRQHandler+0x194>
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	4a21      	ldr	r2, [pc, #132]	; (8007598 <HAL_DMA_IRQHandler+0x1d8>)
 8007514:	4293      	cmp	r3, r2
 8007516:	d01d      	beq.n	8007554 <HAL_DMA_IRQHandler+0x194>
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	4a1f      	ldr	r2, [pc, #124]	; (800759c <HAL_DMA_IRQHandler+0x1dc>)
 800751e:	4293      	cmp	r3, r2
 8007520:	d018      	beq.n	8007554 <HAL_DMA_IRQHandler+0x194>
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	4a1e      	ldr	r2, [pc, #120]	; (80075a0 <HAL_DMA_IRQHandler+0x1e0>)
 8007528:	4293      	cmp	r3, r2
 800752a:	d013      	beq.n	8007554 <HAL_DMA_IRQHandler+0x194>
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	4a1c      	ldr	r2, [pc, #112]	; (80075a4 <HAL_DMA_IRQHandler+0x1e4>)
 8007532:	4293      	cmp	r3, r2
 8007534:	d00e      	beq.n	8007554 <HAL_DMA_IRQHandler+0x194>
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	4a1b      	ldr	r2, [pc, #108]	; (80075a8 <HAL_DMA_IRQHandler+0x1e8>)
 800753c:	4293      	cmp	r3, r2
 800753e:	d009      	beq.n	8007554 <HAL_DMA_IRQHandler+0x194>
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	4a19      	ldr	r2, [pc, #100]	; (80075ac <HAL_DMA_IRQHandler+0x1ec>)
 8007546:	4293      	cmp	r3, r2
 8007548:	d004      	beq.n	8007554 <HAL_DMA_IRQHandler+0x194>
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	4a18      	ldr	r2, [pc, #96]	; (80075b0 <HAL_DMA_IRQHandler+0x1f0>)
 8007550:	4293      	cmp	r3, r2
 8007552:	d12f      	bne.n	80075b4 <HAL_DMA_IRQHandler+0x1f4>
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f003 0304 	and.w	r3, r3, #4
 800755e:	2b00      	cmp	r3, #0
 8007560:	bf14      	ite	ne
 8007562:	2301      	movne	r3, #1
 8007564:	2300      	moveq	r3, #0
 8007566:	b2db      	uxtb	r3, r3
 8007568:	e02e      	b.n	80075c8 <HAL_DMA_IRQHandler+0x208>
 800756a:	bf00      	nop
 800756c:	24000014 	.word	0x24000014
 8007570:	1b4e81b5 	.word	0x1b4e81b5
 8007574:	40020010 	.word	0x40020010
 8007578:	40020028 	.word	0x40020028
 800757c:	40020040 	.word	0x40020040
 8007580:	40020058 	.word	0x40020058
 8007584:	40020070 	.word	0x40020070
 8007588:	40020088 	.word	0x40020088
 800758c:	400200a0 	.word	0x400200a0
 8007590:	400200b8 	.word	0x400200b8
 8007594:	40020410 	.word	0x40020410
 8007598:	40020428 	.word	0x40020428
 800759c:	40020440 	.word	0x40020440
 80075a0:	40020458 	.word	0x40020458
 80075a4:	40020470 	.word	0x40020470
 80075a8:	40020488 	.word	0x40020488
 80075ac:	400204a0 	.word	0x400204a0
 80075b0:	400204b8 	.word	0x400204b8
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	f003 0308 	and.w	r3, r3, #8
 80075be:	2b00      	cmp	r3, #0
 80075c0:	bf14      	ite	ne
 80075c2:	2301      	movne	r3, #1
 80075c4:	2300      	moveq	r3, #0
 80075c6:	b2db      	uxtb	r3, r3
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d015      	beq.n	80075f8 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	681a      	ldr	r2, [r3, #0]
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	f022 0204 	bic.w	r2, r2, #4
 80075da:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80075e0:	f003 031f 	and.w	r3, r3, #31
 80075e4:	2208      	movs	r2, #8
 80075e6:	409a      	lsls	r2, r3
 80075e8:	6a3b      	ldr	r3, [r7, #32]
 80075ea:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075f0:	f043 0201 	orr.w	r2, r3, #1
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80075fc:	f003 031f 	and.w	r3, r3, #31
 8007600:	69ba      	ldr	r2, [r7, #24]
 8007602:	fa22 f303 	lsr.w	r3, r2, r3
 8007606:	f003 0301 	and.w	r3, r3, #1
 800760a:	2b00      	cmp	r3, #0
 800760c:	d06e      	beq.n	80076ec <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	4a69      	ldr	r2, [pc, #420]	; (80077b8 <HAL_DMA_IRQHandler+0x3f8>)
 8007614:	4293      	cmp	r3, r2
 8007616:	d04a      	beq.n	80076ae <HAL_DMA_IRQHandler+0x2ee>
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	4a67      	ldr	r2, [pc, #412]	; (80077bc <HAL_DMA_IRQHandler+0x3fc>)
 800761e:	4293      	cmp	r3, r2
 8007620:	d045      	beq.n	80076ae <HAL_DMA_IRQHandler+0x2ee>
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	4a66      	ldr	r2, [pc, #408]	; (80077c0 <HAL_DMA_IRQHandler+0x400>)
 8007628:	4293      	cmp	r3, r2
 800762a:	d040      	beq.n	80076ae <HAL_DMA_IRQHandler+0x2ee>
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	4a64      	ldr	r2, [pc, #400]	; (80077c4 <HAL_DMA_IRQHandler+0x404>)
 8007632:	4293      	cmp	r3, r2
 8007634:	d03b      	beq.n	80076ae <HAL_DMA_IRQHandler+0x2ee>
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	4a63      	ldr	r2, [pc, #396]	; (80077c8 <HAL_DMA_IRQHandler+0x408>)
 800763c:	4293      	cmp	r3, r2
 800763e:	d036      	beq.n	80076ae <HAL_DMA_IRQHandler+0x2ee>
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	4a61      	ldr	r2, [pc, #388]	; (80077cc <HAL_DMA_IRQHandler+0x40c>)
 8007646:	4293      	cmp	r3, r2
 8007648:	d031      	beq.n	80076ae <HAL_DMA_IRQHandler+0x2ee>
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	4a60      	ldr	r2, [pc, #384]	; (80077d0 <HAL_DMA_IRQHandler+0x410>)
 8007650:	4293      	cmp	r3, r2
 8007652:	d02c      	beq.n	80076ae <HAL_DMA_IRQHandler+0x2ee>
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	4a5e      	ldr	r2, [pc, #376]	; (80077d4 <HAL_DMA_IRQHandler+0x414>)
 800765a:	4293      	cmp	r3, r2
 800765c:	d027      	beq.n	80076ae <HAL_DMA_IRQHandler+0x2ee>
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	4a5d      	ldr	r2, [pc, #372]	; (80077d8 <HAL_DMA_IRQHandler+0x418>)
 8007664:	4293      	cmp	r3, r2
 8007666:	d022      	beq.n	80076ae <HAL_DMA_IRQHandler+0x2ee>
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	4a5b      	ldr	r2, [pc, #364]	; (80077dc <HAL_DMA_IRQHandler+0x41c>)
 800766e:	4293      	cmp	r3, r2
 8007670:	d01d      	beq.n	80076ae <HAL_DMA_IRQHandler+0x2ee>
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	4a5a      	ldr	r2, [pc, #360]	; (80077e0 <HAL_DMA_IRQHandler+0x420>)
 8007678:	4293      	cmp	r3, r2
 800767a:	d018      	beq.n	80076ae <HAL_DMA_IRQHandler+0x2ee>
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	4a58      	ldr	r2, [pc, #352]	; (80077e4 <HAL_DMA_IRQHandler+0x424>)
 8007682:	4293      	cmp	r3, r2
 8007684:	d013      	beq.n	80076ae <HAL_DMA_IRQHandler+0x2ee>
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	4a57      	ldr	r2, [pc, #348]	; (80077e8 <HAL_DMA_IRQHandler+0x428>)
 800768c:	4293      	cmp	r3, r2
 800768e:	d00e      	beq.n	80076ae <HAL_DMA_IRQHandler+0x2ee>
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	4a55      	ldr	r2, [pc, #340]	; (80077ec <HAL_DMA_IRQHandler+0x42c>)
 8007696:	4293      	cmp	r3, r2
 8007698:	d009      	beq.n	80076ae <HAL_DMA_IRQHandler+0x2ee>
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	4a54      	ldr	r2, [pc, #336]	; (80077f0 <HAL_DMA_IRQHandler+0x430>)
 80076a0:	4293      	cmp	r3, r2
 80076a2:	d004      	beq.n	80076ae <HAL_DMA_IRQHandler+0x2ee>
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	4a52      	ldr	r2, [pc, #328]	; (80077f4 <HAL_DMA_IRQHandler+0x434>)
 80076aa:	4293      	cmp	r3, r2
 80076ac:	d10a      	bne.n	80076c4 <HAL_DMA_IRQHandler+0x304>
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	695b      	ldr	r3, [r3, #20]
 80076b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	bf14      	ite	ne
 80076bc:	2301      	movne	r3, #1
 80076be:	2300      	moveq	r3, #0
 80076c0:	b2db      	uxtb	r3, r3
 80076c2:	e003      	b.n	80076cc <HAL_DMA_IRQHandler+0x30c>
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	2300      	movs	r3, #0
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d00d      	beq.n	80076ec <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80076d4:	f003 031f 	and.w	r3, r3, #31
 80076d8:	2201      	movs	r2, #1
 80076da:	409a      	lsls	r2, r3
 80076dc:	6a3b      	ldr	r3, [r7, #32]
 80076de:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076e4:	f043 0202 	orr.w	r2, r3, #2
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80076f0:	f003 031f 	and.w	r3, r3, #31
 80076f4:	2204      	movs	r2, #4
 80076f6:	409a      	lsls	r2, r3
 80076f8:	69bb      	ldr	r3, [r7, #24]
 80076fa:	4013      	ands	r3, r2
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	f000 808f 	beq.w	8007820 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	4a2c      	ldr	r2, [pc, #176]	; (80077b8 <HAL_DMA_IRQHandler+0x3f8>)
 8007708:	4293      	cmp	r3, r2
 800770a:	d04a      	beq.n	80077a2 <HAL_DMA_IRQHandler+0x3e2>
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	4a2a      	ldr	r2, [pc, #168]	; (80077bc <HAL_DMA_IRQHandler+0x3fc>)
 8007712:	4293      	cmp	r3, r2
 8007714:	d045      	beq.n	80077a2 <HAL_DMA_IRQHandler+0x3e2>
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	4a29      	ldr	r2, [pc, #164]	; (80077c0 <HAL_DMA_IRQHandler+0x400>)
 800771c:	4293      	cmp	r3, r2
 800771e:	d040      	beq.n	80077a2 <HAL_DMA_IRQHandler+0x3e2>
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	4a27      	ldr	r2, [pc, #156]	; (80077c4 <HAL_DMA_IRQHandler+0x404>)
 8007726:	4293      	cmp	r3, r2
 8007728:	d03b      	beq.n	80077a2 <HAL_DMA_IRQHandler+0x3e2>
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	4a26      	ldr	r2, [pc, #152]	; (80077c8 <HAL_DMA_IRQHandler+0x408>)
 8007730:	4293      	cmp	r3, r2
 8007732:	d036      	beq.n	80077a2 <HAL_DMA_IRQHandler+0x3e2>
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	4a24      	ldr	r2, [pc, #144]	; (80077cc <HAL_DMA_IRQHandler+0x40c>)
 800773a:	4293      	cmp	r3, r2
 800773c:	d031      	beq.n	80077a2 <HAL_DMA_IRQHandler+0x3e2>
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	4a23      	ldr	r2, [pc, #140]	; (80077d0 <HAL_DMA_IRQHandler+0x410>)
 8007744:	4293      	cmp	r3, r2
 8007746:	d02c      	beq.n	80077a2 <HAL_DMA_IRQHandler+0x3e2>
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	4a21      	ldr	r2, [pc, #132]	; (80077d4 <HAL_DMA_IRQHandler+0x414>)
 800774e:	4293      	cmp	r3, r2
 8007750:	d027      	beq.n	80077a2 <HAL_DMA_IRQHandler+0x3e2>
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	4a20      	ldr	r2, [pc, #128]	; (80077d8 <HAL_DMA_IRQHandler+0x418>)
 8007758:	4293      	cmp	r3, r2
 800775a:	d022      	beq.n	80077a2 <HAL_DMA_IRQHandler+0x3e2>
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	4a1e      	ldr	r2, [pc, #120]	; (80077dc <HAL_DMA_IRQHandler+0x41c>)
 8007762:	4293      	cmp	r3, r2
 8007764:	d01d      	beq.n	80077a2 <HAL_DMA_IRQHandler+0x3e2>
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	4a1d      	ldr	r2, [pc, #116]	; (80077e0 <HAL_DMA_IRQHandler+0x420>)
 800776c:	4293      	cmp	r3, r2
 800776e:	d018      	beq.n	80077a2 <HAL_DMA_IRQHandler+0x3e2>
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	4a1b      	ldr	r2, [pc, #108]	; (80077e4 <HAL_DMA_IRQHandler+0x424>)
 8007776:	4293      	cmp	r3, r2
 8007778:	d013      	beq.n	80077a2 <HAL_DMA_IRQHandler+0x3e2>
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	4a1a      	ldr	r2, [pc, #104]	; (80077e8 <HAL_DMA_IRQHandler+0x428>)
 8007780:	4293      	cmp	r3, r2
 8007782:	d00e      	beq.n	80077a2 <HAL_DMA_IRQHandler+0x3e2>
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	4a18      	ldr	r2, [pc, #96]	; (80077ec <HAL_DMA_IRQHandler+0x42c>)
 800778a:	4293      	cmp	r3, r2
 800778c:	d009      	beq.n	80077a2 <HAL_DMA_IRQHandler+0x3e2>
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	4a17      	ldr	r2, [pc, #92]	; (80077f0 <HAL_DMA_IRQHandler+0x430>)
 8007794:	4293      	cmp	r3, r2
 8007796:	d004      	beq.n	80077a2 <HAL_DMA_IRQHandler+0x3e2>
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	4a15      	ldr	r2, [pc, #84]	; (80077f4 <HAL_DMA_IRQHandler+0x434>)
 800779e:	4293      	cmp	r3, r2
 80077a0:	d12a      	bne.n	80077f8 <HAL_DMA_IRQHandler+0x438>
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	f003 0302 	and.w	r3, r3, #2
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	bf14      	ite	ne
 80077b0:	2301      	movne	r3, #1
 80077b2:	2300      	moveq	r3, #0
 80077b4:	b2db      	uxtb	r3, r3
 80077b6:	e023      	b.n	8007800 <HAL_DMA_IRQHandler+0x440>
 80077b8:	40020010 	.word	0x40020010
 80077bc:	40020028 	.word	0x40020028
 80077c0:	40020040 	.word	0x40020040
 80077c4:	40020058 	.word	0x40020058
 80077c8:	40020070 	.word	0x40020070
 80077cc:	40020088 	.word	0x40020088
 80077d0:	400200a0 	.word	0x400200a0
 80077d4:	400200b8 	.word	0x400200b8
 80077d8:	40020410 	.word	0x40020410
 80077dc:	40020428 	.word	0x40020428
 80077e0:	40020440 	.word	0x40020440
 80077e4:	40020458 	.word	0x40020458
 80077e8:	40020470 	.word	0x40020470
 80077ec:	40020488 	.word	0x40020488
 80077f0:	400204a0 	.word	0x400204a0
 80077f4:	400204b8 	.word	0x400204b8
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	2300      	movs	r3, #0
 8007800:	2b00      	cmp	r3, #0
 8007802:	d00d      	beq.n	8007820 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007808:	f003 031f 	and.w	r3, r3, #31
 800780c:	2204      	movs	r2, #4
 800780e:	409a      	lsls	r2, r3
 8007810:	6a3b      	ldr	r3, [r7, #32]
 8007812:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007818:	f043 0204 	orr.w	r2, r3, #4
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007824:	f003 031f 	and.w	r3, r3, #31
 8007828:	2210      	movs	r2, #16
 800782a:	409a      	lsls	r2, r3
 800782c:	69bb      	ldr	r3, [r7, #24]
 800782e:	4013      	ands	r3, r2
 8007830:	2b00      	cmp	r3, #0
 8007832:	f000 80a6 	beq.w	8007982 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	4a85      	ldr	r2, [pc, #532]	; (8007a50 <HAL_DMA_IRQHandler+0x690>)
 800783c:	4293      	cmp	r3, r2
 800783e:	d04a      	beq.n	80078d6 <HAL_DMA_IRQHandler+0x516>
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	4a83      	ldr	r2, [pc, #524]	; (8007a54 <HAL_DMA_IRQHandler+0x694>)
 8007846:	4293      	cmp	r3, r2
 8007848:	d045      	beq.n	80078d6 <HAL_DMA_IRQHandler+0x516>
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	4a82      	ldr	r2, [pc, #520]	; (8007a58 <HAL_DMA_IRQHandler+0x698>)
 8007850:	4293      	cmp	r3, r2
 8007852:	d040      	beq.n	80078d6 <HAL_DMA_IRQHandler+0x516>
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	4a80      	ldr	r2, [pc, #512]	; (8007a5c <HAL_DMA_IRQHandler+0x69c>)
 800785a:	4293      	cmp	r3, r2
 800785c:	d03b      	beq.n	80078d6 <HAL_DMA_IRQHandler+0x516>
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	4a7f      	ldr	r2, [pc, #508]	; (8007a60 <HAL_DMA_IRQHandler+0x6a0>)
 8007864:	4293      	cmp	r3, r2
 8007866:	d036      	beq.n	80078d6 <HAL_DMA_IRQHandler+0x516>
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	4a7d      	ldr	r2, [pc, #500]	; (8007a64 <HAL_DMA_IRQHandler+0x6a4>)
 800786e:	4293      	cmp	r3, r2
 8007870:	d031      	beq.n	80078d6 <HAL_DMA_IRQHandler+0x516>
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	4a7c      	ldr	r2, [pc, #496]	; (8007a68 <HAL_DMA_IRQHandler+0x6a8>)
 8007878:	4293      	cmp	r3, r2
 800787a:	d02c      	beq.n	80078d6 <HAL_DMA_IRQHandler+0x516>
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	4a7a      	ldr	r2, [pc, #488]	; (8007a6c <HAL_DMA_IRQHandler+0x6ac>)
 8007882:	4293      	cmp	r3, r2
 8007884:	d027      	beq.n	80078d6 <HAL_DMA_IRQHandler+0x516>
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	4a79      	ldr	r2, [pc, #484]	; (8007a70 <HAL_DMA_IRQHandler+0x6b0>)
 800788c:	4293      	cmp	r3, r2
 800788e:	d022      	beq.n	80078d6 <HAL_DMA_IRQHandler+0x516>
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	4a77      	ldr	r2, [pc, #476]	; (8007a74 <HAL_DMA_IRQHandler+0x6b4>)
 8007896:	4293      	cmp	r3, r2
 8007898:	d01d      	beq.n	80078d6 <HAL_DMA_IRQHandler+0x516>
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	4a76      	ldr	r2, [pc, #472]	; (8007a78 <HAL_DMA_IRQHandler+0x6b8>)
 80078a0:	4293      	cmp	r3, r2
 80078a2:	d018      	beq.n	80078d6 <HAL_DMA_IRQHandler+0x516>
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	4a74      	ldr	r2, [pc, #464]	; (8007a7c <HAL_DMA_IRQHandler+0x6bc>)
 80078aa:	4293      	cmp	r3, r2
 80078ac:	d013      	beq.n	80078d6 <HAL_DMA_IRQHandler+0x516>
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	4a73      	ldr	r2, [pc, #460]	; (8007a80 <HAL_DMA_IRQHandler+0x6c0>)
 80078b4:	4293      	cmp	r3, r2
 80078b6:	d00e      	beq.n	80078d6 <HAL_DMA_IRQHandler+0x516>
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	4a71      	ldr	r2, [pc, #452]	; (8007a84 <HAL_DMA_IRQHandler+0x6c4>)
 80078be:	4293      	cmp	r3, r2
 80078c0:	d009      	beq.n	80078d6 <HAL_DMA_IRQHandler+0x516>
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	4a70      	ldr	r2, [pc, #448]	; (8007a88 <HAL_DMA_IRQHandler+0x6c8>)
 80078c8:	4293      	cmp	r3, r2
 80078ca:	d004      	beq.n	80078d6 <HAL_DMA_IRQHandler+0x516>
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	4a6e      	ldr	r2, [pc, #440]	; (8007a8c <HAL_DMA_IRQHandler+0x6cc>)
 80078d2:	4293      	cmp	r3, r2
 80078d4:	d10a      	bne.n	80078ec <HAL_DMA_IRQHandler+0x52c>
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	f003 0308 	and.w	r3, r3, #8
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	bf14      	ite	ne
 80078e4:	2301      	movne	r3, #1
 80078e6:	2300      	moveq	r3, #0
 80078e8:	b2db      	uxtb	r3, r3
 80078ea:	e009      	b.n	8007900 <HAL_DMA_IRQHandler+0x540>
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	f003 0304 	and.w	r3, r3, #4
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	bf14      	ite	ne
 80078fa:	2301      	movne	r3, #1
 80078fc:	2300      	moveq	r3, #0
 80078fe:	b2db      	uxtb	r3, r3
 8007900:	2b00      	cmp	r3, #0
 8007902:	d03e      	beq.n	8007982 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007908:	f003 031f 	and.w	r3, r3, #31
 800790c:	2210      	movs	r2, #16
 800790e:	409a      	lsls	r2, r3
 8007910:	6a3b      	ldr	r3, [r7, #32]
 8007912:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800791e:	2b00      	cmp	r3, #0
 8007920:	d018      	beq.n	8007954 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800792c:	2b00      	cmp	r3, #0
 800792e:	d108      	bne.n	8007942 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007934:	2b00      	cmp	r3, #0
 8007936:	d024      	beq.n	8007982 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800793c:	6878      	ldr	r0, [r7, #4]
 800793e:	4798      	blx	r3
 8007940:	e01f      	b.n	8007982 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007946:	2b00      	cmp	r3, #0
 8007948:	d01b      	beq.n	8007982 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800794e:	6878      	ldr	r0, [r7, #4]
 8007950:	4798      	blx	r3
 8007952:	e016      	b.n	8007982 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800795e:	2b00      	cmp	r3, #0
 8007960:	d107      	bne.n	8007972 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	681a      	ldr	r2, [r3, #0]
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	f022 0208 	bic.w	r2, r2, #8
 8007970:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007976:	2b00      	cmp	r3, #0
 8007978:	d003      	beq.n	8007982 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800797e:	6878      	ldr	r0, [r7, #4]
 8007980:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007986:	f003 031f 	and.w	r3, r3, #31
 800798a:	2220      	movs	r2, #32
 800798c:	409a      	lsls	r2, r3
 800798e:	69bb      	ldr	r3, [r7, #24]
 8007990:	4013      	ands	r3, r2
 8007992:	2b00      	cmp	r3, #0
 8007994:	f000 8110 	beq.w	8007bb8 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	4a2c      	ldr	r2, [pc, #176]	; (8007a50 <HAL_DMA_IRQHandler+0x690>)
 800799e:	4293      	cmp	r3, r2
 80079a0:	d04a      	beq.n	8007a38 <HAL_DMA_IRQHandler+0x678>
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	4a2b      	ldr	r2, [pc, #172]	; (8007a54 <HAL_DMA_IRQHandler+0x694>)
 80079a8:	4293      	cmp	r3, r2
 80079aa:	d045      	beq.n	8007a38 <HAL_DMA_IRQHandler+0x678>
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	4a29      	ldr	r2, [pc, #164]	; (8007a58 <HAL_DMA_IRQHandler+0x698>)
 80079b2:	4293      	cmp	r3, r2
 80079b4:	d040      	beq.n	8007a38 <HAL_DMA_IRQHandler+0x678>
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	4a28      	ldr	r2, [pc, #160]	; (8007a5c <HAL_DMA_IRQHandler+0x69c>)
 80079bc:	4293      	cmp	r3, r2
 80079be:	d03b      	beq.n	8007a38 <HAL_DMA_IRQHandler+0x678>
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	4a26      	ldr	r2, [pc, #152]	; (8007a60 <HAL_DMA_IRQHandler+0x6a0>)
 80079c6:	4293      	cmp	r3, r2
 80079c8:	d036      	beq.n	8007a38 <HAL_DMA_IRQHandler+0x678>
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	4a25      	ldr	r2, [pc, #148]	; (8007a64 <HAL_DMA_IRQHandler+0x6a4>)
 80079d0:	4293      	cmp	r3, r2
 80079d2:	d031      	beq.n	8007a38 <HAL_DMA_IRQHandler+0x678>
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	4a23      	ldr	r2, [pc, #140]	; (8007a68 <HAL_DMA_IRQHandler+0x6a8>)
 80079da:	4293      	cmp	r3, r2
 80079dc:	d02c      	beq.n	8007a38 <HAL_DMA_IRQHandler+0x678>
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	4a22      	ldr	r2, [pc, #136]	; (8007a6c <HAL_DMA_IRQHandler+0x6ac>)
 80079e4:	4293      	cmp	r3, r2
 80079e6:	d027      	beq.n	8007a38 <HAL_DMA_IRQHandler+0x678>
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	4a20      	ldr	r2, [pc, #128]	; (8007a70 <HAL_DMA_IRQHandler+0x6b0>)
 80079ee:	4293      	cmp	r3, r2
 80079f0:	d022      	beq.n	8007a38 <HAL_DMA_IRQHandler+0x678>
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	4a1f      	ldr	r2, [pc, #124]	; (8007a74 <HAL_DMA_IRQHandler+0x6b4>)
 80079f8:	4293      	cmp	r3, r2
 80079fa:	d01d      	beq.n	8007a38 <HAL_DMA_IRQHandler+0x678>
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	4a1d      	ldr	r2, [pc, #116]	; (8007a78 <HAL_DMA_IRQHandler+0x6b8>)
 8007a02:	4293      	cmp	r3, r2
 8007a04:	d018      	beq.n	8007a38 <HAL_DMA_IRQHandler+0x678>
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	4a1c      	ldr	r2, [pc, #112]	; (8007a7c <HAL_DMA_IRQHandler+0x6bc>)
 8007a0c:	4293      	cmp	r3, r2
 8007a0e:	d013      	beq.n	8007a38 <HAL_DMA_IRQHandler+0x678>
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	4a1a      	ldr	r2, [pc, #104]	; (8007a80 <HAL_DMA_IRQHandler+0x6c0>)
 8007a16:	4293      	cmp	r3, r2
 8007a18:	d00e      	beq.n	8007a38 <HAL_DMA_IRQHandler+0x678>
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	4a19      	ldr	r2, [pc, #100]	; (8007a84 <HAL_DMA_IRQHandler+0x6c4>)
 8007a20:	4293      	cmp	r3, r2
 8007a22:	d009      	beq.n	8007a38 <HAL_DMA_IRQHandler+0x678>
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	4a17      	ldr	r2, [pc, #92]	; (8007a88 <HAL_DMA_IRQHandler+0x6c8>)
 8007a2a:	4293      	cmp	r3, r2
 8007a2c:	d004      	beq.n	8007a38 <HAL_DMA_IRQHandler+0x678>
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	4a16      	ldr	r2, [pc, #88]	; (8007a8c <HAL_DMA_IRQHandler+0x6cc>)
 8007a34:	4293      	cmp	r3, r2
 8007a36:	d12b      	bne.n	8007a90 <HAL_DMA_IRQHandler+0x6d0>
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f003 0310 	and.w	r3, r3, #16
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	bf14      	ite	ne
 8007a46:	2301      	movne	r3, #1
 8007a48:	2300      	moveq	r3, #0
 8007a4a:	b2db      	uxtb	r3, r3
 8007a4c:	e02a      	b.n	8007aa4 <HAL_DMA_IRQHandler+0x6e4>
 8007a4e:	bf00      	nop
 8007a50:	40020010 	.word	0x40020010
 8007a54:	40020028 	.word	0x40020028
 8007a58:	40020040 	.word	0x40020040
 8007a5c:	40020058 	.word	0x40020058
 8007a60:	40020070 	.word	0x40020070
 8007a64:	40020088 	.word	0x40020088
 8007a68:	400200a0 	.word	0x400200a0
 8007a6c:	400200b8 	.word	0x400200b8
 8007a70:	40020410 	.word	0x40020410
 8007a74:	40020428 	.word	0x40020428
 8007a78:	40020440 	.word	0x40020440
 8007a7c:	40020458 	.word	0x40020458
 8007a80:	40020470 	.word	0x40020470
 8007a84:	40020488 	.word	0x40020488
 8007a88:	400204a0 	.word	0x400204a0
 8007a8c:	400204b8 	.word	0x400204b8
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	f003 0302 	and.w	r3, r3, #2
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	bf14      	ite	ne
 8007a9e:	2301      	movne	r3, #1
 8007aa0:	2300      	moveq	r3, #0
 8007aa2:	b2db      	uxtb	r3, r3
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	f000 8087 	beq.w	8007bb8 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007aae:	f003 031f 	and.w	r3, r3, #31
 8007ab2:	2220      	movs	r2, #32
 8007ab4:	409a      	lsls	r2, r3
 8007ab6:	6a3b      	ldr	r3, [r7, #32]
 8007ab8:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007ac0:	b2db      	uxtb	r3, r3
 8007ac2:	2b04      	cmp	r3, #4
 8007ac4:	d139      	bne.n	8007b3a <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	681a      	ldr	r2, [r3, #0]
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	f022 0216 	bic.w	r2, r2, #22
 8007ad4:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	695a      	ldr	r2, [r3, #20]
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007ae4:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d103      	bne.n	8007af6 <HAL_DMA_IRQHandler+0x736>
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d007      	beq.n	8007b06 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	681a      	ldr	r2, [r3, #0]
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	f022 0208 	bic.w	r2, r2, #8
 8007b04:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b0a:	f003 031f 	and.w	r3, r3, #31
 8007b0e:	223f      	movs	r2, #63	; 0x3f
 8007b10:	409a      	lsls	r2, r3
 8007b12:	6a3b      	ldr	r3, [r7, #32]
 8007b14:	609a      	str	r2, [r3, #8]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	2200      	movs	r2, #0
 8007b1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2201      	movs	r2, #1
 8007b22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          if(hdma->XferAbortCallback != NULL)
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	f000 834a 	beq.w	80081c4 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b34:	6878      	ldr	r0, [r7, #4]
 8007b36:	4798      	blx	r3
          }
          return;
 8007b38:	e344      	b.n	80081c4 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d018      	beq.n	8007b7a <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d108      	bne.n	8007b68 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d02c      	beq.n	8007bb8 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b62:	6878      	ldr	r0, [r7, #4]
 8007b64:	4798      	blx	r3
 8007b66:	e027      	b.n	8007bb8 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d023      	beq.n	8007bb8 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b74:	6878      	ldr	r0, [r7, #4]
 8007b76:	4798      	blx	r3
 8007b78:	e01e      	b.n	8007bb8 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d10f      	bne.n	8007ba8 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	681a      	ldr	r2, [r3, #0]
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	f022 0210 	bic.w	r2, r2, #16
 8007b96:	601a      	str	r2, [r3, #0]

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2201      	movs	r2, #1
 8007ba4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          }

          if(hdma->XferCpltCallback != NULL)
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d003      	beq.n	8007bb8 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bb4:	6878      	ldr	r0, [r7, #4]
 8007bb6:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	f000 8306 	beq.w	80081ce <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007bc6:	f003 0301 	and.w	r3, r3, #1
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	f000 8088 	beq.w	8007ce0 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2204      	movs	r2, #4
 8007bd4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	4a7a      	ldr	r2, [pc, #488]	; (8007dc8 <HAL_DMA_IRQHandler+0xa08>)
 8007bde:	4293      	cmp	r3, r2
 8007be0:	d04a      	beq.n	8007c78 <HAL_DMA_IRQHandler+0x8b8>
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	4a79      	ldr	r2, [pc, #484]	; (8007dcc <HAL_DMA_IRQHandler+0xa0c>)
 8007be8:	4293      	cmp	r3, r2
 8007bea:	d045      	beq.n	8007c78 <HAL_DMA_IRQHandler+0x8b8>
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	4a77      	ldr	r2, [pc, #476]	; (8007dd0 <HAL_DMA_IRQHandler+0xa10>)
 8007bf2:	4293      	cmp	r3, r2
 8007bf4:	d040      	beq.n	8007c78 <HAL_DMA_IRQHandler+0x8b8>
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	4a76      	ldr	r2, [pc, #472]	; (8007dd4 <HAL_DMA_IRQHandler+0xa14>)
 8007bfc:	4293      	cmp	r3, r2
 8007bfe:	d03b      	beq.n	8007c78 <HAL_DMA_IRQHandler+0x8b8>
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	4a74      	ldr	r2, [pc, #464]	; (8007dd8 <HAL_DMA_IRQHandler+0xa18>)
 8007c06:	4293      	cmp	r3, r2
 8007c08:	d036      	beq.n	8007c78 <HAL_DMA_IRQHandler+0x8b8>
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	4a73      	ldr	r2, [pc, #460]	; (8007ddc <HAL_DMA_IRQHandler+0xa1c>)
 8007c10:	4293      	cmp	r3, r2
 8007c12:	d031      	beq.n	8007c78 <HAL_DMA_IRQHandler+0x8b8>
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	4a71      	ldr	r2, [pc, #452]	; (8007de0 <HAL_DMA_IRQHandler+0xa20>)
 8007c1a:	4293      	cmp	r3, r2
 8007c1c:	d02c      	beq.n	8007c78 <HAL_DMA_IRQHandler+0x8b8>
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	4a70      	ldr	r2, [pc, #448]	; (8007de4 <HAL_DMA_IRQHandler+0xa24>)
 8007c24:	4293      	cmp	r3, r2
 8007c26:	d027      	beq.n	8007c78 <HAL_DMA_IRQHandler+0x8b8>
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	4a6e      	ldr	r2, [pc, #440]	; (8007de8 <HAL_DMA_IRQHandler+0xa28>)
 8007c2e:	4293      	cmp	r3, r2
 8007c30:	d022      	beq.n	8007c78 <HAL_DMA_IRQHandler+0x8b8>
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	4a6d      	ldr	r2, [pc, #436]	; (8007dec <HAL_DMA_IRQHandler+0xa2c>)
 8007c38:	4293      	cmp	r3, r2
 8007c3a:	d01d      	beq.n	8007c78 <HAL_DMA_IRQHandler+0x8b8>
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	4a6b      	ldr	r2, [pc, #428]	; (8007df0 <HAL_DMA_IRQHandler+0xa30>)
 8007c42:	4293      	cmp	r3, r2
 8007c44:	d018      	beq.n	8007c78 <HAL_DMA_IRQHandler+0x8b8>
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	4a6a      	ldr	r2, [pc, #424]	; (8007df4 <HAL_DMA_IRQHandler+0xa34>)
 8007c4c:	4293      	cmp	r3, r2
 8007c4e:	d013      	beq.n	8007c78 <HAL_DMA_IRQHandler+0x8b8>
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	4a68      	ldr	r2, [pc, #416]	; (8007df8 <HAL_DMA_IRQHandler+0xa38>)
 8007c56:	4293      	cmp	r3, r2
 8007c58:	d00e      	beq.n	8007c78 <HAL_DMA_IRQHandler+0x8b8>
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	4a67      	ldr	r2, [pc, #412]	; (8007dfc <HAL_DMA_IRQHandler+0xa3c>)
 8007c60:	4293      	cmp	r3, r2
 8007c62:	d009      	beq.n	8007c78 <HAL_DMA_IRQHandler+0x8b8>
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	4a65      	ldr	r2, [pc, #404]	; (8007e00 <HAL_DMA_IRQHandler+0xa40>)
 8007c6a:	4293      	cmp	r3, r2
 8007c6c:	d004      	beq.n	8007c78 <HAL_DMA_IRQHandler+0x8b8>
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	4a64      	ldr	r2, [pc, #400]	; (8007e04 <HAL_DMA_IRQHandler+0xa44>)
 8007c74:	4293      	cmp	r3, r2
 8007c76:	d108      	bne.n	8007c8a <HAL_DMA_IRQHandler+0x8ca>
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	681a      	ldr	r2, [r3, #0]
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	f022 0201 	bic.w	r2, r2, #1
 8007c86:	601a      	str	r2, [r3, #0]
 8007c88:	e007      	b.n	8007c9a <HAL_DMA_IRQHandler+0x8da>
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	681a      	ldr	r2, [r3, #0]
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	f022 0201 	bic.w	r2, r2, #1
 8007c98:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	3301      	adds	r3, #1
 8007c9e:	60fb      	str	r3, [r7, #12]
 8007ca0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ca2:	429a      	cmp	r2, r3
 8007ca4:	d307      	bcc.n	8007cb6 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	f003 0301 	and.w	r3, r3, #1
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d1f2      	bne.n	8007c9a <HAL_DMA_IRQHandler+0x8da>
 8007cb4:	e000      	b.n	8007cb8 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8007cb6:	bf00      	nop

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2200      	movs	r2, #0
 8007cbc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	f003 0301 	and.w	r3, r3, #1
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d004      	beq.n	8007cd8 <HAL_DMA_IRQHandler+0x918>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	2203      	movs	r2, #3
 8007cd2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8007cd6:	e003      	b.n	8007ce0 <HAL_DMA_IRQHandler+0x920>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2201      	movs	r2, #1
 8007cdc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }
      }

      if(hdma->XferErrorCallback != NULL)
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	f000 8272 	beq.w	80081ce <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007cee:	6878      	ldr	r0, [r7, #4]
 8007cf0:	4798      	blx	r3
 8007cf2:	e26c      	b.n	80081ce <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	4a43      	ldr	r2, [pc, #268]	; (8007e08 <HAL_DMA_IRQHandler+0xa48>)
 8007cfa:	4293      	cmp	r3, r2
 8007cfc:	d022      	beq.n	8007d44 <HAL_DMA_IRQHandler+0x984>
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	4a42      	ldr	r2, [pc, #264]	; (8007e0c <HAL_DMA_IRQHandler+0xa4c>)
 8007d04:	4293      	cmp	r3, r2
 8007d06:	d01d      	beq.n	8007d44 <HAL_DMA_IRQHandler+0x984>
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	4a40      	ldr	r2, [pc, #256]	; (8007e10 <HAL_DMA_IRQHandler+0xa50>)
 8007d0e:	4293      	cmp	r3, r2
 8007d10:	d018      	beq.n	8007d44 <HAL_DMA_IRQHandler+0x984>
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	4a3f      	ldr	r2, [pc, #252]	; (8007e14 <HAL_DMA_IRQHandler+0xa54>)
 8007d18:	4293      	cmp	r3, r2
 8007d1a:	d013      	beq.n	8007d44 <HAL_DMA_IRQHandler+0x984>
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	4a3d      	ldr	r2, [pc, #244]	; (8007e18 <HAL_DMA_IRQHandler+0xa58>)
 8007d22:	4293      	cmp	r3, r2
 8007d24:	d00e      	beq.n	8007d44 <HAL_DMA_IRQHandler+0x984>
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	4a3c      	ldr	r2, [pc, #240]	; (8007e1c <HAL_DMA_IRQHandler+0xa5c>)
 8007d2c:	4293      	cmp	r3, r2
 8007d2e:	d009      	beq.n	8007d44 <HAL_DMA_IRQHandler+0x984>
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	4a3a      	ldr	r2, [pc, #232]	; (8007e20 <HAL_DMA_IRQHandler+0xa60>)
 8007d36:	4293      	cmp	r3, r2
 8007d38:	d004      	beq.n	8007d44 <HAL_DMA_IRQHandler+0x984>
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	4a39      	ldr	r2, [pc, #228]	; (8007e24 <HAL_DMA_IRQHandler+0xa64>)
 8007d40:	4293      	cmp	r3, r2
 8007d42:	d101      	bne.n	8007d48 <HAL_DMA_IRQHandler+0x988>
 8007d44:	2301      	movs	r3, #1
 8007d46:	e000      	b.n	8007d4a <HAL_DMA_IRQHandler+0x98a>
 8007d48:	2300      	movs	r3, #0
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	f000 823f 	beq.w	80081ce <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d5c:	f003 031f 	and.w	r3, r3, #31
 8007d60:	2204      	movs	r2, #4
 8007d62:	409a      	lsls	r2, r3
 8007d64:	697b      	ldr	r3, [r7, #20]
 8007d66:	4013      	ands	r3, r2
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	f000 80cd 	beq.w	8007f08 <HAL_DMA_IRQHandler+0xb48>
 8007d6e:	693b      	ldr	r3, [r7, #16]
 8007d70:	f003 0304 	and.w	r3, r3, #4
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	f000 80c7 	beq.w	8007f08 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d7e:	f003 031f 	and.w	r3, r3, #31
 8007d82:	2204      	movs	r2, #4
 8007d84:	409a      	lsls	r2, r3
 8007d86:	69fb      	ldr	r3, [r7, #28]
 8007d88:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007d8a:	693b      	ldr	r3, [r7, #16]
 8007d8c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d049      	beq.n	8007e28 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8007d94:	693b      	ldr	r3, [r7, #16]
 8007d96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d109      	bne.n	8007db2 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	f000 8210 	beq.w	80081c8 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007dac:	6878      	ldr	r0, [r7, #4]
 8007dae:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007db0:	e20a      	b.n	80081c8 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	f000 8206 	beq.w	80081c8 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dc0:	6878      	ldr	r0, [r7, #4]
 8007dc2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007dc4:	e200      	b.n	80081c8 <HAL_DMA_IRQHandler+0xe08>
 8007dc6:	bf00      	nop
 8007dc8:	40020010 	.word	0x40020010
 8007dcc:	40020028 	.word	0x40020028
 8007dd0:	40020040 	.word	0x40020040
 8007dd4:	40020058 	.word	0x40020058
 8007dd8:	40020070 	.word	0x40020070
 8007ddc:	40020088 	.word	0x40020088
 8007de0:	400200a0 	.word	0x400200a0
 8007de4:	400200b8 	.word	0x400200b8
 8007de8:	40020410 	.word	0x40020410
 8007dec:	40020428 	.word	0x40020428
 8007df0:	40020440 	.word	0x40020440
 8007df4:	40020458 	.word	0x40020458
 8007df8:	40020470 	.word	0x40020470
 8007dfc:	40020488 	.word	0x40020488
 8007e00:	400204a0 	.word	0x400204a0
 8007e04:	400204b8 	.word	0x400204b8
 8007e08:	58025408 	.word	0x58025408
 8007e0c:	5802541c 	.word	0x5802541c
 8007e10:	58025430 	.word	0x58025430
 8007e14:	58025444 	.word	0x58025444
 8007e18:	58025458 	.word	0x58025458
 8007e1c:	5802546c 	.word	0x5802546c
 8007e20:	58025480 	.word	0x58025480
 8007e24:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8007e28:	693b      	ldr	r3, [r7, #16]
 8007e2a:	f003 0320 	and.w	r3, r3, #32
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d160      	bne.n	8007ef4 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	4a8c      	ldr	r2, [pc, #560]	; (8008068 <HAL_DMA_IRQHandler+0xca8>)
 8007e38:	4293      	cmp	r3, r2
 8007e3a:	d04a      	beq.n	8007ed2 <HAL_DMA_IRQHandler+0xb12>
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	4a8a      	ldr	r2, [pc, #552]	; (800806c <HAL_DMA_IRQHandler+0xcac>)
 8007e42:	4293      	cmp	r3, r2
 8007e44:	d045      	beq.n	8007ed2 <HAL_DMA_IRQHandler+0xb12>
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	4a89      	ldr	r2, [pc, #548]	; (8008070 <HAL_DMA_IRQHandler+0xcb0>)
 8007e4c:	4293      	cmp	r3, r2
 8007e4e:	d040      	beq.n	8007ed2 <HAL_DMA_IRQHandler+0xb12>
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	4a87      	ldr	r2, [pc, #540]	; (8008074 <HAL_DMA_IRQHandler+0xcb4>)
 8007e56:	4293      	cmp	r3, r2
 8007e58:	d03b      	beq.n	8007ed2 <HAL_DMA_IRQHandler+0xb12>
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	4a86      	ldr	r2, [pc, #536]	; (8008078 <HAL_DMA_IRQHandler+0xcb8>)
 8007e60:	4293      	cmp	r3, r2
 8007e62:	d036      	beq.n	8007ed2 <HAL_DMA_IRQHandler+0xb12>
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	4a84      	ldr	r2, [pc, #528]	; (800807c <HAL_DMA_IRQHandler+0xcbc>)
 8007e6a:	4293      	cmp	r3, r2
 8007e6c:	d031      	beq.n	8007ed2 <HAL_DMA_IRQHandler+0xb12>
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	4a83      	ldr	r2, [pc, #524]	; (8008080 <HAL_DMA_IRQHandler+0xcc0>)
 8007e74:	4293      	cmp	r3, r2
 8007e76:	d02c      	beq.n	8007ed2 <HAL_DMA_IRQHandler+0xb12>
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	4a81      	ldr	r2, [pc, #516]	; (8008084 <HAL_DMA_IRQHandler+0xcc4>)
 8007e7e:	4293      	cmp	r3, r2
 8007e80:	d027      	beq.n	8007ed2 <HAL_DMA_IRQHandler+0xb12>
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	4a80      	ldr	r2, [pc, #512]	; (8008088 <HAL_DMA_IRQHandler+0xcc8>)
 8007e88:	4293      	cmp	r3, r2
 8007e8a:	d022      	beq.n	8007ed2 <HAL_DMA_IRQHandler+0xb12>
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	4a7e      	ldr	r2, [pc, #504]	; (800808c <HAL_DMA_IRQHandler+0xccc>)
 8007e92:	4293      	cmp	r3, r2
 8007e94:	d01d      	beq.n	8007ed2 <HAL_DMA_IRQHandler+0xb12>
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	4a7d      	ldr	r2, [pc, #500]	; (8008090 <HAL_DMA_IRQHandler+0xcd0>)
 8007e9c:	4293      	cmp	r3, r2
 8007e9e:	d018      	beq.n	8007ed2 <HAL_DMA_IRQHandler+0xb12>
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	4a7b      	ldr	r2, [pc, #492]	; (8008094 <HAL_DMA_IRQHandler+0xcd4>)
 8007ea6:	4293      	cmp	r3, r2
 8007ea8:	d013      	beq.n	8007ed2 <HAL_DMA_IRQHandler+0xb12>
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	4a7a      	ldr	r2, [pc, #488]	; (8008098 <HAL_DMA_IRQHandler+0xcd8>)
 8007eb0:	4293      	cmp	r3, r2
 8007eb2:	d00e      	beq.n	8007ed2 <HAL_DMA_IRQHandler+0xb12>
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	4a78      	ldr	r2, [pc, #480]	; (800809c <HAL_DMA_IRQHandler+0xcdc>)
 8007eba:	4293      	cmp	r3, r2
 8007ebc:	d009      	beq.n	8007ed2 <HAL_DMA_IRQHandler+0xb12>
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	4a77      	ldr	r2, [pc, #476]	; (80080a0 <HAL_DMA_IRQHandler+0xce0>)
 8007ec4:	4293      	cmp	r3, r2
 8007ec6:	d004      	beq.n	8007ed2 <HAL_DMA_IRQHandler+0xb12>
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	4a75      	ldr	r2, [pc, #468]	; (80080a4 <HAL_DMA_IRQHandler+0xce4>)
 8007ece:	4293      	cmp	r3, r2
 8007ed0:	d108      	bne.n	8007ee4 <HAL_DMA_IRQHandler+0xb24>
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	681a      	ldr	r2, [r3, #0]
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	f022 0208 	bic.w	r2, r2, #8
 8007ee0:	601a      	str	r2, [r3, #0]
 8007ee2:	e007      	b.n	8007ef4 <HAL_DMA_IRQHandler+0xb34>
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	681a      	ldr	r2, [r3, #0]
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	f022 0204 	bic.w	r2, r2, #4
 8007ef2:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	f000 8165 	beq.w	80081c8 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f02:	6878      	ldr	r0, [r7, #4]
 8007f04:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007f06:	e15f      	b.n	80081c8 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007f0c:	f003 031f 	and.w	r3, r3, #31
 8007f10:	2202      	movs	r2, #2
 8007f12:	409a      	lsls	r2, r3
 8007f14:	697b      	ldr	r3, [r7, #20]
 8007f16:	4013      	ands	r3, r2
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	f000 80c5 	beq.w	80080a8 <HAL_DMA_IRQHandler+0xce8>
 8007f1e:	693b      	ldr	r3, [r7, #16]
 8007f20:	f003 0302 	and.w	r3, r3, #2
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	f000 80bf 	beq.w	80080a8 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007f2e:	f003 031f 	and.w	r3, r3, #31
 8007f32:	2202      	movs	r2, #2
 8007f34:	409a      	lsls	r2, r3
 8007f36:	69fb      	ldr	r3, [r7, #28]
 8007f38:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007f3a:	693b      	ldr	r3, [r7, #16]
 8007f3c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d018      	beq.n	8007f76 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8007f44:	693b      	ldr	r3, [r7, #16]
 8007f46:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d109      	bne.n	8007f62 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	f000 813a 	beq.w	80081cc <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f5c:	6878      	ldr	r0, [r7, #4]
 8007f5e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007f60:	e134      	b.n	80081cc <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	f000 8130 	beq.w	80081cc <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f70:	6878      	ldr	r0, [r7, #4]
 8007f72:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007f74:	e12a      	b.n	80081cc <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8007f76:	693b      	ldr	r3, [r7, #16]
 8007f78:	f003 0320 	and.w	r3, r3, #32
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d168      	bne.n	8008052 <HAL_DMA_IRQHandler+0xc92>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	4a38      	ldr	r2, [pc, #224]	; (8008068 <HAL_DMA_IRQHandler+0xca8>)
 8007f86:	4293      	cmp	r3, r2
 8007f88:	d04a      	beq.n	8008020 <HAL_DMA_IRQHandler+0xc60>
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	4a37      	ldr	r2, [pc, #220]	; (800806c <HAL_DMA_IRQHandler+0xcac>)
 8007f90:	4293      	cmp	r3, r2
 8007f92:	d045      	beq.n	8008020 <HAL_DMA_IRQHandler+0xc60>
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	4a35      	ldr	r2, [pc, #212]	; (8008070 <HAL_DMA_IRQHandler+0xcb0>)
 8007f9a:	4293      	cmp	r3, r2
 8007f9c:	d040      	beq.n	8008020 <HAL_DMA_IRQHandler+0xc60>
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	4a34      	ldr	r2, [pc, #208]	; (8008074 <HAL_DMA_IRQHandler+0xcb4>)
 8007fa4:	4293      	cmp	r3, r2
 8007fa6:	d03b      	beq.n	8008020 <HAL_DMA_IRQHandler+0xc60>
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	4a32      	ldr	r2, [pc, #200]	; (8008078 <HAL_DMA_IRQHandler+0xcb8>)
 8007fae:	4293      	cmp	r3, r2
 8007fb0:	d036      	beq.n	8008020 <HAL_DMA_IRQHandler+0xc60>
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	4a31      	ldr	r2, [pc, #196]	; (800807c <HAL_DMA_IRQHandler+0xcbc>)
 8007fb8:	4293      	cmp	r3, r2
 8007fba:	d031      	beq.n	8008020 <HAL_DMA_IRQHandler+0xc60>
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	4a2f      	ldr	r2, [pc, #188]	; (8008080 <HAL_DMA_IRQHandler+0xcc0>)
 8007fc2:	4293      	cmp	r3, r2
 8007fc4:	d02c      	beq.n	8008020 <HAL_DMA_IRQHandler+0xc60>
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	4a2e      	ldr	r2, [pc, #184]	; (8008084 <HAL_DMA_IRQHandler+0xcc4>)
 8007fcc:	4293      	cmp	r3, r2
 8007fce:	d027      	beq.n	8008020 <HAL_DMA_IRQHandler+0xc60>
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	4a2c      	ldr	r2, [pc, #176]	; (8008088 <HAL_DMA_IRQHandler+0xcc8>)
 8007fd6:	4293      	cmp	r3, r2
 8007fd8:	d022      	beq.n	8008020 <HAL_DMA_IRQHandler+0xc60>
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	4a2b      	ldr	r2, [pc, #172]	; (800808c <HAL_DMA_IRQHandler+0xccc>)
 8007fe0:	4293      	cmp	r3, r2
 8007fe2:	d01d      	beq.n	8008020 <HAL_DMA_IRQHandler+0xc60>
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	4a29      	ldr	r2, [pc, #164]	; (8008090 <HAL_DMA_IRQHandler+0xcd0>)
 8007fea:	4293      	cmp	r3, r2
 8007fec:	d018      	beq.n	8008020 <HAL_DMA_IRQHandler+0xc60>
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	4a28      	ldr	r2, [pc, #160]	; (8008094 <HAL_DMA_IRQHandler+0xcd4>)
 8007ff4:	4293      	cmp	r3, r2
 8007ff6:	d013      	beq.n	8008020 <HAL_DMA_IRQHandler+0xc60>
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	4a26      	ldr	r2, [pc, #152]	; (8008098 <HAL_DMA_IRQHandler+0xcd8>)
 8007ffe:	4293      	cmp	r3, r2
 8008000:	d00e      	beq.n	8008020 <HAL_DMA_IRQHandler+0xc60>
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	4a25      	ldr	r2, [pc, #148]	; (800809c <HAL_DMA_IRQHandler+0xcdc>)
 8008008:	4293      	cmp	r3, r2
 800800a:	d009      	beq.n	8008020 <HAL_DMA_IRQHandler+0xc60>
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	4a23      	ldr	r2, [pc, #140]	; (80080a0 <HAL_DMA_IRQHandler+0xce0>)
 8008012:	4293      	cmp	r3, r2
 8008014:	d004      	beq.n	8008020 <HAL_DMA_IRQHandler+0xc60>
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	4a22      	ldr	r2, [pc, #136]	; (80080a4 <HAL_DMA_IRQHandler+0xce4>)
 800801c:	4293      	cmp	r3, r2
 800801e:	d108      	bne.n	8008032 <HAL_DMA_IRQHandler+0xc72>
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	681a      	ldr	r2, [r3, #0]
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	f022 0214 	bic.w	r2, r2, #20
 800802e:	601a      	str	r2, [r3, #0]
 8008030:	e007      	b.n	8008042 <HAL_DMA_IRQHandler+0xc82>
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	681a      	ldr	r2, [r3, #0]
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	f022 020a 	bic.w	r2, r2, #10
 8008040:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	2200      	movs	r2, #0
 8008046:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	2201      	movs	r2, #1
 800804e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008056:	2b00      	cmp	r3, #0
 8008058:	f000 80b8 	beq.w	80081cc <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008060:	6878      	ldr	r0, [r7, #4]
 8008062:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008064:	e0b2      	b.n	80081cc <HAL_DMA_IRQHandler+0xe0c>
 8008066:	bf00      	nop
 8008068:	40020010 	.word	0x40020010
 800806c:	40020028 	.word	0x40020028
 8008070:	40020040 	.word	0x40020040
 8008074:	40020058 	.word	0x40020058
 8008078:	40020070 	.word	0x40020070
 800807c:	40020088 	.word	0x40020088
 8008080:	400200a0 	.word	0x400200a0
 8008084:	400200b8 	.word	0x400200b8
 8008088:	40020410 	.word	0x40020410
 800808c:	40020428 	.word	0x40020428
 8008090:	40020440 	.word	0x40020440
 8008094:	40020458 	.word	0x40020458
 8008098:	40020470 	.word	0x40020470
 800809c:	40020488 	.word	0x40020488
 80080a0:	400204a0 	.word	0x400204a0
 80080a4:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80080ac:	f003 031f 	and.w	r3, r3, #31
 80080b0:	2208      	movs	r2, #8
 80080b2:	409a      	lsls	r2, r3
 80080b4:	697b      	ldr	r3, [r7, #20]
 80080b6:	4013      	ands	r3, r2
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	f000 8088 	beq.w	80081ce <HAL_DMA_IRQHandler+0xe0e>
 80080be:	693b      	ldr	r3, [r7, #16]
 80080c0:	f003 0308 	and.w	r3, r3, #8
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	f000 8082 	beq.w	80081ce <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	4a41      	ldr	r2, [pc, #260]	; (80081d4 <HAL_DMA_IRQHandler+0xe14>)
 80080d0:	4293      	cmp	r3, r2
 80080d2:	d04a      	beq.n	800816a <HAL_DMA_IRQHandler+0xdaa>
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	4a3f      	ldr	r2, [pc, #252]	; (80081d8 <HAL_DMA_IRQHandler+0xe18>)
 80080da:	4293      	cmp	r3, r2
 80080dc:	d045      	beq.n	800816a <HAL_DMA_IRQHandler+0xdaa>
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	4a3e      	ldr	r2, [pc, #248]	; (80081dc <HAL_DMA_IRQHandler+0xe1c>)
 80080e4:	4293      	cmp	r3, r2
 80080e6:	d040      	beq.n	800816a <HAL_DMA_IRQHandler+0xdaa>
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	4a3c      	ldr	r2, [pc, #240]	; (80081e0 <HAL_DMA_IRQHandler+0xe20>)
 80080ee:	4293      	cmp	r3, r2
 80080f0:	d03b      	beq.n	800816a <HAL_DMA_IRQHandler+0xdaa>
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	4a3b      	ldr	r2, [pc, #236]	; (80081e4 <HAL_DMA_IRQHandler+0xe24>)
 80080f8:	4293      	cmp	r3, r2
 80080fa:	d036      	beq.n	800816a <HAL_DMA_IRQHandler+0xdaa>
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	4a39      	ldr	r2, [pc, #228]	; (80081e8 <HAL_DMA_IRQHandler+0xe28>)
 8008102:	4293      	cmp	r3, r2
 8008104:	d031      	beq.n	800816a <HAL_DMA_IRQHandler+0xdaa>
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	4a38      	ldr	r2, [pc, #224]	; (80081ec <HAL_DMA_IRQHandler+0xe2c>)
 800810c:	4293      	cmp	r3, r2
 800810e:	d02c      	beq.n	800816a <HAL_DMA_IRQHandler+0xdaa>
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	4a36      	ldr	r2, [pc, #216]	; (80081f0 <HAL_DMA_IRQHandler+0xe30>)
 8008116:	4293      	cmp	r3, r2
 8008118:	d027      	beq.n	800816a <HAL_DMA_IRQHandler+0xdaa>
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	4a35      	ldr	r2, [pc, #212]	; (80081f4 <HAL_DMA_IRQHandler+0xe34>)
 8008120:	4293      	cmp	r3, r2
 8008122:	d022      	beq.n	800816a <HAL_DMA_IRQHandler+0xdaa>
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	4a33      	ldr	r2, [pc, #204]	; (80081f8 <HAL_DMA_IRQHandler+0xe38>)
 800812a:	4293      	cmp	r3, r2
 800812c:	d01d      	beq.n	800816a <HAL_DMA_IRQHandler+0xdaa>
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	4a32      	ldr	r2, [pc, #200]	; (80081fc <HAL_DMA_IRQHandler+0xe3c>)
 8008134:	4293      	cmp	r3, r2
 8008136:	d018      	beq.n	800816a <HAL_DMA_IRQHandler+0xdaa>
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	4a30      	ldr	r2, [pc, #192]	; (8008200 <HAL_DMA_IRQHandler+0xe40>)
 800813e:	4293      	cmp	r3, r2
 8008140:	d013      	beq.n	800816a <HAL_DMA_IRQHandler+0xdaa>
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	4a2f      	ldr	r2, [pc, #188]	; (8008204 <HAL_DMA_IRQHandler+0xe44>)
 8008148:	4293      	cmp	r3, r2
 800814a:	d00e      	beq.n	800816a <HAL_DMA_IRQHandler+0xdaa>
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	4a2d      	ldr	r2, [pc, #180]	; (8008208 <HAL_DMA_IRQHandler+0xe48>)
 8008152:	4293      	cmp	r3, r2
 8008154:	d009      	beq.n	800816a <HAL_DMA_IRQHandler+0xdaa>
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	4a2c      	ldr	r2, [pc, #176]	; (800820c <HAL_DMA_IRQHandler+0xe4c>)
 800815c:	4293      	cmp	r3, r2
 800815e:	d004      	beq.n	800816a <HAL_DMA_IRQHandler+0xdaa>
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	4a2a      	ldr	r2, [pc, #168]	; (8008210 <HAL_DMA_IRQHandler+0xe50>)
 8008166:	4293      	cmp	r3, r2
 8008168:	d108      	bne.n	800817c <HAL_DMA_IRQHandler+0xdbc>
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	681a      	ldr	r2, [r3, #0]
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	f022 021c 	bic.w	r2, r2, #28
 8008178:	601a      	str	r2, [r3, #0]
 800817a:	e007      	b.n	800818c <HAL_DMA_IRQHandler+0xdcc>
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	681a      	ldr	r2, [r3, #0]
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	f022 020e 	bic.w	r2, r2, #14
 800818a:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008190:	f003 031f 	and.w	r3, r3, #31
 8008194:	2201      	movs	r2, #1
 8008196:	409a      	lsls	r2, r3
 8008198:	69fb      	ldr	r3, [r7, #28]
 800819a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	2201      	movs	r2, #1
 80081a0:	655a      	str	r2, [r3, #84]	; 0x54

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	2200      	movs	r2, #0
 80081a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	2201      	movs	r2, #1
 80081ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      if (hdma->XferErrorCallback != NULL)
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d009      	beq.n	80081ce <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80081be:	6878      	ldr	r0, [r7, #4]
 80081c0:	4798      	blx	r3
 80081c2:	e004      	b.n	80081ce <HAL_DMA_IRQHandler+0xe0e>
          return;
 80081c4:	bf00      	nop
 80081c6:	e002      	b.n	80081ce <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80081c8:	bf00      	nop
 80081ca:	e000      	b.n	80081ce <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80081cc:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80081ce:	3728      	adds	r7, #40	; 0x28
 80081d0:	46bd      	mov	sp, r7
 80081d2:	bd80      	pop	{r7, pc}
 80081d4:	40020010 	.word	0x40020010
 80081d8:	40020028 	.word	0x40020028
 80081dc:	40020040 	.word	0x40020040
 80081e0:	40020058 	.word	0x40020058
 80081e4:	40020070 	.word	0x40020070
 80081e8:	40020088 	.word	0x40020088
 80081ec:	400200a0 	.word	0x400200a0
 80081f0:	400200b8 	.word	0x400200b8
 80081f4:	40020410 	.word	0x40020410
 80081f8:	40020428 	.word	0x40020428
 80081fc:	40020440 	.word	0x40020440
 8008200:	40020458 	.word	0x40020458
 8008204:	40020470 	.word	0x40020470
 8008208:	40020488 	.word	0x40020488
 800820c:	400204a0 	.word	0x400204a0
 8008210:	400204b8 	.word	0x400204b8

08008214 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8008214:	b480      	push	{r7}
 8008216:	b083      	sub	sp, #12
 8008218:	af00      	add	r7, sp, #0
 800821a:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008222:	b2db      	uxtb	r3, r3
}
 8008224:	4618      	mov	r0, r3
 8008226:	370c      	adds	r7, #12
 8008228:	46bd      	mov	sp, r7
 800822a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822e:	4770      	bx	lr

08008230 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8008230:	b480      	push	{r7}
 8008232:	b083      	sub	sp, #12
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 800823c:	4618      	mov	r0, r3
 800823e:	370c      	adds	r7, #12
 8008240:	46bd      	mov	sp, r7
 8008242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008246:	4770      	bx	lr

08008248 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008248:	b480      	push	{r7}
 800824a:	b087      	sub	sp, #28
 800824c:	af00      	add	r7, sp, #0
 800824e:	60f8      	str	r0, [r7, #12]
 8008250:	60b9      	str	r1, [r7, #8]
 8008252:	607a      	str	r2, [r7, #4]
 8008254:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800825a:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008260:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	4a84      	ldr	r2, [pc, #528]	; (8008478 <DMA_SetConfig+0x230>)
 8008268:	4293      	cmp	r3, r2
 800826a:	d072      	beq.n	8008352 <DMA_SetConfig+0x10a>
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	4a82      	ldr	r2, [pc, #520]	; (800847c <DMA_SetConfig+0x234>)
 8008272:	4293      	cmp	r3, r2
 8008274:	d06d      	beq.n	8008352 <DMA_SetConfig+0x10a>
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	4a81      	ldr	r2, [pc, #516]	; (8008480 <DMA_SetConfig+0x238>)
 800827c:	4293      	cmp	r3, r2
 800827e:	d068      	beq.n	8008352 <DMA_SetConfig+0x10a>
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	4a7f      	ldr	r2, [pc, #508]	; (8008484 <DMA_SetConfig+0x23c>)
 8008286:	4293      	cmp	r3, r2
 8008288:	d063      	beq.n	8008352 <DMA_SetConfig+0x10a>
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	4a7e      	ldr	r2, [pc, #504]	; (8008488 <DMA_SetConfig+0x240>)
 8008290:	4293      	cmp	r3, r2
 8008292:	d05e      	beq.n	8008352 <DMA_SetConfig+0x10a>
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	4a7c      	ldr	r2, [pc, #496]	; (800848c <DMA_SetConfig+0x244>)
 800829a:	4293      	cmp	r3, r2
 800829c:	d059      	beq.n	8008352 <DMA_SetConfig+0x10a>
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	4a7b      	ldr	r2, [pc, #492]	; (8008490 <DMA_SetConfig+0x248>)
 80082a4:	4293      	cmp	r3, r2
 80082a6:	d054      	beq.n	8008352 <DMA_SetConfig+0x10a>
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	4a79      	ldr	r2, [pc, #484]	; (8008494 <DMA_SetConfig+0x24c>)
 80082ae:	4293      	cmp	r3, r2
 80082b0:	d04f      	beq.n	8008352 <DMA_SetConfig+0x10a>
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	4a78      	ldr	r2, [pc, #480]	; (8008498 <DMA_SetConfig+0x250>)
 80082b8:	4293      	cmp	r3, r2
 80082ba:	d04a      	beq.n	8008352 <DMA_SetConfig+0x10a>
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	4a76      	ldr	r2, [pc, #472]	; (800849c <DMA_SetConfig+0x254>)
 80082c2:	4293      	cmp	r3, r2
 80082c4:	d045      	beq.n	8008352 <DMA_SetConfig+0x10a>
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	4a75      	ldr	r2, [pc, #468]	; (80084a0 <DMA_SetConfig+0x258>)
 80082cc:	4293      	cmp	r3, r2
 80082ce:	d040      	beq.n	8008352 <DMA_SetConfig+0x10a>
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	4a73      	ldr	r2, [pc, #460]	; (80084a4 <DMA_SetConfig+0x25c>)
 80082d6:	4293      	cmp	r3, r2
 80082d8:	d03b      	beq.n	8008352 <DMA_SetConfig+0x10a>
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	4a72      	ldr	r2, [pc, #456]	; (80084a8 <DMA_SetConfig+0x260>)
 80082e0:	4293      	cmp	r3, r2
 80082e2:	d036      	beq.n	8008352 <DMA_SetConfig+0x10a>
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	4a70      	ldr	r2, [pc, #448]	; (80084ac <DMA_SetConfig+0x264>)
 80082ea:	4293      	cmp	r3, r2
 80082ec:	d031      	beq.n	8008352 <DMA_SetConfig+0x10a>
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	4a6f      	ldr	r2, [pc, #444]	; (80084b0 <DMA_SetConfig+0x268>)
 80082f4:	4293      	cmp	r3, r2
 80082f6:	d02c      	beq.n	8008352 <DMA_SetConfig+0x10a>
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	4a6d      	ldr	r2, [pc, #436]	; (80084b4 <DMA_SetConfig+0x26c>)
 80082fe:	4293      	cmp	r3, r2
 8008300:	d027      	beq.n	8008352 <DMA_SetConfig+0x10a>
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	4a6c      	ldr	r2, [pc, #432]	; (80084b8 <DMA_SetConfig+0x270>)
 8008308:	4293      	cmp	r3, r2
 800830a:	d022      	beq.n	8008352 <DMA_SetConfig+0x10a>
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	4a6a      	ldr	r2, [pc, #424]	; (80084bc <DMA_SetConfig+0x274>)
 8008312:	4293      	cmp	r3, r2
 8008314:	d01d      	beq.n	8008352 <DMA_SetConfig+0x10a>
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	4a69      	ldr	r2, [pc, #420]	; (80084c0 <DMA_SetConfig+0x278>)
 800831c:	4293      	cmp	r3, r2
 800831e:	d018      	beq.n	8008352 <DMA_SetConfig+0x10a>
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	4a67      	ldr	r2, [pc, #412]	; (80084c4 <DMA_SetConfig+0x27c>)
 8008326:	4293      	cmp	r3, r2
 8008328:	d013      	beq.n	8008352 <DMA_SetConfig+0x10a>
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	4a66      	ldr	r2, [pc, #408]	; (80084c8 <DMA_SetConfig+0x280>)
 8008330:	4293      	cmp	r3, r2
 8008332:	d00e      	beq.n	8008352 <DMA_SetConfig+0x10a>
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	4a64      	ldr	r2, [pc, #400]	; (80084cc <DMA_SetConfig+0x284>)
 800833a:	4293      	cmp	r3, r2
 800833c:	d009      	beq.n	8008352 <DMA_SetConfig+0x10a>
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	4a63      	ldr	r2, [pc, #396]	; (80084d0 <DMA_SetConfig+0x288>)
 8008344:	4293      	cmp	r3, r2
 8008346:	d004      	beq.n	8008352 <DMA_SetConfig+0x10a>
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	4a61      	ldr	r2, [pc, #388]	; (80084d4 <DMA_SetConfig+0x28c>)
 800834e:	4293      	cmp	r3, r2
 8008350:	d101      	bne.n	8008356 <DMA_SetConfig+0x10e>
 8008352:	2301      	movs	r3, #1
 8008354:	e000      	b.n	8008358 <DMA_SetConfig+0x110>
 8008356:	2300      	movs	r3, #0
 8008358:	2b00      	cmp	r3, #0
 800835a:	d00d      	beq.n	8008378 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008360:	68fa      	ldr	r2, [r7, #12]
 8008362:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8008364:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800836a:	2b00      	cmp	r3, #0
 800836c:	d004      	beq.n	8008378 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008372:	68fa      	ldr	r2, [r7, #12]
 8008374:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8008376:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	4a3e      	ldr	r2, [pc, #248]	; (8008478 <DMA_SetConfig+0x230>)
 800837e:	4293      	cmp	r3, r2
 8008380:	d04a      	beq.n	8008418 <DMA_SetConfig+0x1d0>
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	4a3d      	ldr	r2, [pc, #244]	; (800847c <DMA_SetConfig+0x234>)
 8008388:	4293      	cmp	r3, r2
 800838a:	d045      	beq.n	8008418 <DMA_SetConfig+0x1d0>
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	4a3b      	ldr	r2, [pc, #236]	; (8008480 <DMA_SetConfig+0x238>)
 8008392:	4293      	cmp	r3, r2
 8008394:	d040      	beq.n	8008418 <DMA_SetConfig+0x1d0>
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	4a3a      	ldr	r2, [pc, #232]	; (8008484 <DMA_SetConfig+0x23c>)
 800839c:	4293      	cmp	r3, r2
 800839e:	d03b      	beq.n	8008418 <DMA_SetConfig+0x1d0>
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	4a38      	ldr	r2, [pc, #224]	; (8008488 <DMA_SetConfig+0x240>)
 80083a6:	4293      	cmp	r3, r2
 80083a8:	d036      	beq.n	8008418 <DMA_SetConfig+0x1d0>
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	4a37      	ldr	r2, [pc, #220]	; (800848c <DMA_SetConfig+0x244>)
 80083b0:	4293      	cmp	r3, r2
 80083b2:	d031      	beq.n	8008418 <DMA_SetConfig+0x1d0>
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	4a35      	ldr	r2, [pc, #212]	; (8008490 <DMA_SetConfig+0x248>)
 80083ba:	4293      	cmp	r3, r2
 80083bc:	d02c      	beq.n	8008418 <DMA_SetConfig+0x1d0>
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	4a34      	ldr	r2, [pc, #208]	; (8008494 <DMA_SetConfig+0x24c>)
 80083c4:	4293      	cmp	r3, r2
 80083c6:	d027      	beq.n	8008418 <DMA_SetConfig+0x1d0>
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	4a32      	ldr	r2, [pc, #200]	; (8008498 <DMA_SetConfig+0x250>)
 80083ce:	4293      	cmp	r3, r2
 80083d0:	d022      	beq.n	8008418 <DMA_SetConfig+0x1d0>
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	4a31      	ldr	r2, [pc, #196]	; (800849c <DMA_SetConfig+0x254>)
 80083d8:	4293      	cmp	r3, r2
 80083da:	d01d      	beq.n	8008418 <DMA_SetConfig+0x1d0>
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	4a2f      	ldr	r2, [pc, #188]	; (80084a0 <DMA_SetConfig+0x258>)
 80083e2:	4293      	cmp	r3, r2
 80083e4:	d018      	beq.n	8008418 <DMA_SetConfig+0x1d0>
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	4a2e      	ldr	r2, [pc, #184]	; (80084a4 <DMA_SetConfig+0x25c>)
 80083ec:	4293      	cmp	r3, r2
 80083ee:	d013      	beq.n	8008418 <DMA_SetConfig+0x1d0>
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	4a2c      	ldr	r2, [pc, #176]	; (80084a8 <DMA_SetConfig+0x260>)
 80083f6:	4293      	cmp	r3, r2
 80083f8:	d00e      	beq.n	8008418 <DMA_SetConfig+0x1d0>
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	4a2b      	ldr	r2, [pc, #172]	; (80084ac <DMA_SetConfig+0x264>)
 8008400:	4293      	cmp	r3, r2
 8008402:	d009      	beq.n	8008418 <DMA_SetConfig+0x1d0>
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	4a29      	ldr	r2, [pc, #164]	; (80084b0 <DMA_SetConfig+0x268>)
 800840a:	4293      	cmp	r3, r2
 800840c:	d004      	beq.n	8008418 <DMA_SetConfig+0x1d0>
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	4a28      	ldr	r2, [pc, #160]	; (80084b4 <DMA_SetConfig+0x26c>)
 8008414:	4293      	cmp	r3, r2
 8008416:	d101      	bne.n	800841c <DMA_SetConfig+0x1d4>
 8008418:	2301      	movs	r3, #1
 800841a:	e000      	b.n	800841e <DMA_SetConfig+0x1d6>
 800841c:	2300      	movs	r3, #0
 800841e:	2b00      	cmp	r3, #0
 8008420:	d05a      	beq.n	80084d8 <DMA_SetConfig+0x290>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008426:	f003 031f 	and.w	r3, r3, #31
 800842a:	223f      	movs	r2, #63	; 0x3f
 800842c:	409a      	lsls	r2, r3
 800842e:	697b      	ldr	r3, [r7, #20]
 8008430:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	681a      	ldr	r2, [r3, #0]
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008440:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	683a      	ldr	r2, [r7, #0]
 8008448:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	689b      	ldr	r3, [r3, #8]
 800844e:	2b40      	cmp	r3, #64	; 0x40
 8008450:	d108      	bne.n	8008464 <DMA_SetConfig+0x21c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	687a      	ldr	r2, [r7, #4]
 8008458:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	68ba      	ldr	r2, [r7, #8]
 8008460:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8008462:	e087      	b.n	8008574 <DMA_SetConfig+0x32c>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	68ba      	ldr	r2, [r7, #8]
 800846a:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	687a      	ldr	r2, [r7, #4]
 8008472:	60da      	str	r2, [r3, #12]
}
 8008474:	e07e      	b.n	8008574 <DMA_SetConfig+0x32c>
 8008476:	bf00      	nop
 8008478:	40020010 	.word	0x40020010
 800847c:	40020028 	.word	0x40020028
 8008480:	40020040 	.word	0x40020040
 8008484:	40020058 	.word	0x40020058
 8008488:	40020070 	.word	0x40020070
 800848c:	40020088 	.word	0x40020088
 8008490:	400200a0 	.word	0x400200a0
 8008494:	400200b8 	.word	0x400200b8
 8008498:	40020410 	.word	0x40020410
 800849c:	40020428 	.word	0x40020428
 80084a0:	40020440 	.word	0x40020440
 80084a4:	40020458 	.word	0x40020458
 80084a8:	40020470 	.word	0x40020470
 80084ac:	40020488 	.word	0x40020488
 80084b0:	400204a0 	.word	0x400204a0
 80084b4:	400204b8 	.word	0x400204b8
 80084b8:	58025408 	.word	0x58025408
 80084bc:	5802541c 	.word	0x5802541c
 80084c0:	58025430 	.word	0x58025430
 80084c4:	58025444 	.word	0x58025444
 80084c8:	58025458 	.word	0x58025458
 80084cc:	5802546c 	.word	0x5802546c
 80084d0:	58025480 	.word	0x58025480
 80084d4:	58025494 	.word	0x58025494
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	4a28      	ldr	r2, [pc, #160]	; (8008580 <DMA_SetConfig+0x338>)
 80084de:	4293      	cmp	r3, r2
 80084e0:	d022      	beq.n	8008528 <DMA_SetConfig+0x2e0>
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	4a27      	ldr	r2, [pc, #156]	; (8008584 <DMA_SetConfig+0x33c>)
 80084e8:	4293      	cmp	r3, r2
 80084ea:	d01d      	beq.n	8008528 <DMA_SetConfig+0x2e0>
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	4a25      	ldr	r2, [pc, #148]	; (8008588 <DMA_SetConfig+0x340>)
 80084f2:	4293      	cmp	r3, r2
 80084f4:	d018      	beq.n	8008528 <DMA_SetConfig+0x2e0>
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	4a24      	ldr	r2, [pc, #144]	; (800858c <DMA_SetConfig+0x344>)
 80084fc:	4293      	cmp	r3, r2
 80084fe:	d013      	beq.n	8008528 <DMA_SetConfig+0x2e0>
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	4a22      	ldr	r2, [pc, #136]	; (8008590 <DMA_SetConfig+0x348>)
 8008506:	4293      	cmp	r3, r2
 8008508:	d00e      	beq.n	8008528 <DMA_SetConfig+0x2e0>
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	4a21      	ldr	r2, [pc, #132]	; (8008594 <DMA_SetConfig+0x34c>)
 8008510:	4293      	cmp	r3, r2
 8008512:	d009      	beq.n	8008528 <DMA_SetConfig+0x2e0>
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	4a1f      	ldr	r2, [pc, #124]	; (8008598 <DMA_SetConfig+0x350>)
 800851a:	4293      	cmp	r3, r2
 800851c:	d004      	beq.n	8008528 <DMA_SetConfig+0x2e0>
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	4a1e      	ldr	r2, [pc, #120]	; (800859c <DMA_SetConfig+0x354>)
 8008524:	4293      	cmp	r3, r2
 8008526:	d101      	bne.n	800852c <DMA_SetConfig+0x2e4>
 8008528:	2301      	movs	r3, #1
 800852a:	e000      	b.n	800852e <DMA_SetConfig+0x2e6>
 800852c:	2300      	movs	r3, #0
 800852e:	2b00      	cmp	r3, #0
 8008530:	d020      	beq.n	8008574 <DMA_SetConfig+0x32c>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008536:	f003 031f 	and.w	r3, r3, #31
 800853a:	2201      	movs	r2, #1
 800853c:	409a      	lsls	r2, r3
 800853e:	693b      	ldr	r3, [r7, #16]
 8008540:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	683a      	ldr	r2, [r7, #0]
 8008548:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	689b      	ldr	r3, [r3, #8]
 800854e:	2b40      	cmp	r3, #64	; 0x40
 8008550:	d108      	bne.n	8008564 <DMA_SetConfig+0x31c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	687a      	ldr	r2, [r7, #4]
 8008558:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	68ba      	ldr	r2, [r7, #8]
 8008560:	60da      	str	r2, [r3, #12]
}
 8008562:	e007      	b.n	8008574 <DMA_SetConfig+0x32c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	68ba      	ldr	r2, [r7, #8]
 800856a:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	687a      	ldr	r2, [r7, #4]
 8008572:	60da      	str	r2, [r3, #12]
}
 8008574:	bf00      	nop
 8008576:	371c      	adds	r7, #28
 8008578:	46bd      	mov	sp, r7
 800857a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857e:	4770      	bx	lr
 8008580:	58025408 	.word	0x58025408
 8008584:	5802541c 	.word	0x5802541c
 8008588:	58025430 	.word	0x58025430
 800858c:	58025444 	.word	0x58025444
 8008590:	58025458 	.word	0x58025458
 8008594:	5802546c 	.word	0x5802546c
 8008598:	58025480 	.word	0x58025480
 800859c:	58025494 	.word	0x58025494

080085a0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80085a0:	b480      	push	{r7}
 80085a2:	b085      	sub	sp, #20
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	4a42      	ldr	r2, [pc, #264]	; (80086b8 <DMA_CalcBaseAndBitshift+0x118>)
 80085ae:	4293      	cmp	r3, r2
 80085b0:	d04a      	beq.n	8008648 <DMA_CalcBaseAndBitshift+0xa8>
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	4a41      	ldr	r2, [pc, #260]	; (80086bc <DMA_CalcBaseAndBitshift+0x11c>)
 80085b8:	4293      	cmp	r3, r2
 80085ba:	d045      	beq.n	8008648 <DMA_CalcBaseAndBitshift+0xa8>
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	4a3f      	ldr	r2, [pc, #252]	; (80086c0 <DMA_CalcBaseAndBitshift+0x120>)
 80085c2:	4293      	cmp	r3, r2
 80085c4:	d040      	beq.n	8008648 <DMA_CalcBaseAndBitshift+0xa8>
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	4a3e      	ldr	r2, [pc, #248]	; (80086c4 <DMA_CalcBaseAndBitshift+0x124>)
 80085cc:	4293      	cmp	r3, r2
 80085ce:	d03b      	beq.n	8008648 <DMA_CalcBaseAndBitshift+0xa8>
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	4a3c      	ldr	r2, [pc, #240]	; (80086c8 <DMA_CalcBaseAndBitshift+0x128>)
 80085d6:	4293      	cmp	r3, r2
 80085d8:	d036      	beq.n	8008648 <DMA_CalcBaseAndBitshift+0xa8>
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	4a3b      	ldr	r2, [pc, #236]	; (80086cc <DMA_CalcBaseAndBitshift+0x12c>)
 80085e0:	4293      	cmp	r3, r2
 80085e2:	d031      	beq.n	8008648 <DMA_CalcBaseAndBitshift+0xa8>
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	4a39      	ldr	r2, [pc, #228]	; (80086d0 <DMA_CalcBaseAndBitshift+0x130>)
 80085ea:	4293      	cmp	r3, r2
 80085ec:	d02c      	beq.n	8008648 <DMA_CalcBaseAndBitshift+0xa8>
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	4a38      	ldr	r2, [pc, #224]	; (80086d4 <DMA_CalcBaseAndBitshift+0x134>)
 80085f4:	4293      	cmp	r3, r2
 80085f6:	d027      	beq.n	8008648 <DMA_CalcBaseAndBitshift+0xa8>
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	4a36      	ldr	r2, [pc, #216]	; (80086d8 <DMA_CalcBaseAndBitshift+0x138>)
 80085fe:	4293      	cmp	r3, r2
 8008600:	d022      	beq.n	8008648 <DMA_CalcBaseAndBitshift+0xa8>
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	4a35      	ldr	r2, [pc, #212]	; (80086dc <DMA_CalcBaseAndBitshift+0x13c>)
 8008608:	4293      	cmp	r3, r2
 800860a:	d01d      	beq.n	8008648 <DMA_CalcBaseAndBitshift+0xa8>
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	4a33      	ldr	r2, [pc, #204]	; (80086e0 <DMA_CalcBaseAndBitshift+0x140>)
 8008612:	4293      	cmp	r3, r2
 8008614:	d018      	beq.n	8008648 <DMA_CalcBaseAndBitshift+0xa8>
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	4a32      	ldr	r2, [pc, #200]	; (80086e4 <DMA_CalcBaseAndBitshift+0x144>)
 800861c:	4293      	cmp	r3, r2
 800861e:	d013      	beq.n	8008648 <DMA_CalcBaseAndBitshift+0xa8>
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	4a30      	ldr	r2, [pc, #192]	; (80086e8 <DMA_CalcBaseAndBitshift+0x148>)
 8008626:	4293      	cmp	r3, r2
 8008628:	d00e      	beq.n	8008648 <DMA_CalcBaseAndBitshift+0xa8>
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	4a2f      	ldr	r2, [pc, #188]	; (80086ec <DMA_CalcBaseAndBitshift+0x14c>)
 8008630:	4293      	cmp	r3, r2
 8008632:	d009      	beq.n	8008648 <DMA_CalcBaseAndBitshift+0xa8>
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	4a2d      	ldr	r2, [pc, #180]	; (80086f0 <DMA_CalcBaseAndBitshift+0x150>)
 800863a:	4293      	cmp	r3, r2
 800863c:	d004      	beq.n	8008648 <DMA_CalcBaseAndBitshift+0xa8>
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	4a2c      	ldr	r2, [pc, #176]	; (80086f4 <DMA_CalcBaseAndBitshift+0x154>)
 8008644:	4293      	cmp	r3, r2
 8008646:	d101      	bne.n	800864c <DMA_CalcBaseAndBitshift+0xac>
 8008648:	2301      	movs	r3, #1
 800864a:	e000      	b.n	800864e <DMA_CalcBaseAndBitshift+0xae>
 800864c:	2300      	movs	r3, #0
 800864e:	2b00      	cmp	r3, #0
 8008650:	d024      	beq.n	800869c <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	b2db      	uxtb	r3, r3
 8008658:	3b10      	subs	r3, #16
 800865a:	4a27      	ldr	r2, [pc, #156]	; (80086f8 <DMA_CalcBaseAndBitshift+0x158>)
 800865c:	fba2 2303 	umull	r2, r3, r2, r3
 8008660:	091b      	lsrs	r3, r3, #4
 8008662:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	f003 0307 	and.w	r3, r3, #7
 800866a:	4a24      	ldr	r2, [pc, #144]	; (80086fc <DMA_CalcBaseAndBitshift+0x15c>)
 800866c:	5cd3      	ldrb	r3, [r2, r3]
 800866e:	461a      	mov	r2, r3
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	2b03      	cmp	r3, #3
 8008678:	d908      	bls.n	800868c <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	461a      	mov	r2, r3
 8008680:	4b1f      	ldr	r3, [pc, #124]	; (8008700 <DMA_CalcBaseAndBitshift+0x160>)
 8008682:	4013      	ands	r3, r2
 8008684:	1d1a      	adds	r2, r3, #4
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	659a      	str	r2, [r3, #88]	; 0x58
 800868a:	e00d      	b.n	80086a8 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	461a      	mov	r2, r3
 8008692:	4b1b      	ldr	r3, [pc, #108]	; (8008700 <DMA_CalcBaseAndBitshift+0x160>)
 8008694:	4013      	ands	r3, r2
 8008696:	687a      	ldr	r2, [r7, #4]
 8008698:	6593      	str	r3, [r2, #88]	; 0x58
 800869a:	e005      	b.n	80086a8 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80086ac:	4618      	mov	r0, r3
 80086ae:	3714      	adds	r7, #20
 80086b0:	46bd      	mov	sp, r7
 80086b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b6:	4770      	bx	lr
 80086b8:	40020010 	.word	0x40020010
 80086bc:	40020028 	.word	0x40020028
 80086c0:	40020040 	.word	0x40020040
 80086c4:	40020058 	.word	0x40020058
 80086c8:	40020070 	.word	0x40020070
 80086cc:	40020088 	.word	0x40020088
 80086d0:	400200a0 	.word	0x400200a0
 80086d4:	400200b8 	.word	0x400200b8
 80086d8:	40020410 	.word	0x40020410
 80086dc:	40020428 	.word	0x40020428
 80086e0:	40020440 	.word	0x40020440
 80086e4:	40020458 	.word	0x40020458
 80086e8:	40020470 	.word	0x40020470
 80086ec:	40020488 	.word	0x40020488
 80086f0:	400204a0 	.word	0x400204a0
 80086f4:	400204b8 	.word	0x400204b8
 80086f8:	aaaaaaab 	.word	0xaaaaaaab
 80086fc:	08014ef4 	.word	0x08014ef4
 8008700:	fffffc00 	.word	0xfffffc00

08008704 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8008704:	b480      	push	{r7}
 8008706:	b085      	sub	sp, #20
 8008708:	af00      	add	r7, sp, #0
 800870a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800870c:	2300      	movs	r3, #0
 800870e:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	699b      	ldr	r3, [r3, #24]
 8008714:	2b00      	cmp	r3, #0
 8008716:	d120      	bne.n	800875a <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800871c:	2b03      	cmp	r3, #3
 800871e:	d858      	bhi.n	80087d2 <DMA_CheckFifoParam+0xce>
 8008720:	a201      	add	r2, pc, #4	; (adr r2, 8008728 <DMA_CheckFifoParam+0x24>)
 8008722:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008726:	bf00      	nop
 8008728:	08008739 	.word	0x08008739
 800872c:	0800874b 	.word	0x0800874b
 8008730:	08008739 	.word	0x08008739
 8008734:	080087d3 	.word	0x080087d3
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800873c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008740:	2b00      	cmp	r3, #0
 8008742:	d048      	beq.n	80087d6 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8008744:	2301      	movs	r3, #1
 8008746:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008748:	e045      	b.n	80087d6 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800874e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008752:	d142      	bne.n	80087da <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8008754:	2301      	movs	r3, #1
 8008756:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008758:	e03f      	b.n	80087da <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	699b      	ldr	r3, [r3, #24]
 800875e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008762:	d123      	bne.n	80087ac <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008768:	2b03      	cmp	r3, #3
 800876a:	d838      	bhi.n	80087de <DMA_CheckFifoParam+0xda>
 800876c:	a201      	add	r2, pc, #4	; (adr r2, 8008774 <DMA_CheckFifoParam+0x70>)
 800876e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008772:	bf00      	nop
 8008774:	08008785 	.word	0x08008785
 8008778:	0800878b 	.word	0x0800878b
 800877c:	08008785 	.word	0x08008785
 8008780:	0800879d 	.word	0x0800879d
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8008784:	2301      	movs	r3, #1
 8008786:	73fb      	strb	r3, [r7, #15]
        break;
 8008788:	e030      	b.n	80087ec <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800878e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008792:	2b00      	cmp	r3, #0
 8008794:	d025      	beq.n	80087e2 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8008796:	2301      	movs	r3, #1
 8008798:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800879a:	e022      	b.n	80087e2 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087a0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80087a4:	d11f      	bne.n	80087e6 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80087a6:	2301      	movs	r3, #1
 80087a8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80087aa:	e01c      	b.n	80087e6 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80087b0:	2b02      	cmp	r3, #2
 80087b2:	d902      	bls.n	80087ba <DMA_CheckFifoParam+0xb6>
 80087b4:	2b03      	cmp	r3, #3
 80087b6:	d003      	beq.n	80087c0 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80087b8:	e018      	b.n	80087ec <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80087ba:	2301      	movs	r3, #1
 80087bc:	73fb      	strb	r3, [r7, #15]
        break;
 80087be:	e015      	b.n	80087ec <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087c4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d00e      	beq.n	80087ea <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80087cc:	2301      	movs	r3, #1
 80087ce:	73fb      	strb	r3, [r7, #15]
    break;
 80087d0:	e00b      	b.n	80087ea <DMA_CheckFifoParam+0xe6>
        break;
 80087d2:	bf00      	nop
 80087d4:	e00a      	b.n	80087ec <DMA_CheckFifoParam+0xe8>
        break;
 80087d6:	bf00      	nop
 80087d8:	e008      	b.n	80087ec <DMA_CheckFifoParam+0xe8>
        break;
 80087da:	bf00      	nop
 80087dc:	e006      	b.n	80087ec <DMA_CheckFifoParam+0xe8>
        break;
 80087de:	bf00      	nop
 80087e0:	e004      	b.n	80087ec <DMA_CheckFifoParam+0xe8>
        break;
 80087e2:	bf00      	nop
 80087e4:	e002      	b.n	80087ec <DMA_CheckFifoParam+0xe8>
        break;
 80087e6:	bf00      	nop
 80087e8:	e000      	b.n	80087ec <DMA_CheckFifoParam+0xe8>
    break;
 80087ea:	bf00      	nop
    }
  }

  return status;
 80087ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80087ee:	4618      	mov	r0, r3
 80087f0:	3714      	adds	r7, #20
 80087f2:	46bd      	mov	sp, r7
 80087f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f8:	4770      	bx	lr
 80087fa:	bf00      	nop

080087fc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80087fc:	b480      	push	{r7}
 80087fe:	b085      	sub	sp, #20
 8008800:	af00      	add	r7, sp, #0
 8008802:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	4a38      	ldr	r2, [pc, #224]	; (80088f0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8008810:	4293      	cmp	r3, r2
 8008812:	d022      	beq.n	800885a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	4a36      	ldr	r2, [pc, #216]	; (80088f4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800881a:	4293      	cmp	r3, r2
 800881c:	d01d      	beq.n	800885a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	4a35      	ldr	r2, [pc, #212]	; (80088f8 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8008824:	4293      	cmp	r3, r2
 8008826:	d018      	beq.n	800885a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	4a33      	ldr	r2, [pc, #204]	; (80088fc <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800882e:	4293      	cmp	r3, r2
 8008830:	d013      	beq.n	800885a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	4a32      	ldr	r2, [pc, #200]	; (8008900 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8008838:	4293      	cmp	r3, r2
 800883a:	d00e      	beq.n	800885a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	4a30      	ldr	r2, [pc, #192]	; (8008904 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8008842:	4293      	cmp	r3, r2
 8008844:	d009      	beq.n	800885a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	4a2f      	ldr	r2, [pc, #188]	; (8008908 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800884c:	4293      	cmp	r3, r2
 800884e:	d004      	beq.n	800885a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	4a2d      	ldr	r2, [pc, #180]	; (800890c <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8008856:	4293      	cmp	r3, r2
 8008858:	d101      	bne.n	800885e <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800885a:	2301      	movs	r3, #1
 800885c:	e000      	b.n	8008860 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800885e:	2300      	movs	r3, #0
 8008860:	2b00      	cmp	r3, #0
 8008862:	d01a      	beq.n	800889a <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	b2db      	uxtb	r3, r3
 800886a:	3b08      	subs	r3, #8
 800886c:	4a28      	ldr	r2, [pc, #160]	; (8008910 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800886e:	fba2 2303 	umull	r2, r3, r2, r3
 8008872:	091b      	lsrs	r3, r3, #4
 8008874:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8008876:	68fa      	ldr	r2, [r7, #12]
 8008878:	4b26      	ldr	r3, [pc, #152]	; (8008914 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800887a:	4413      	add	r3, r2
 800887c:	009b      	lsls	r3, r3, #2
 800887e:	461a      	mov	r2, r3
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	4a24      	ldr	r2, [pc, #144]	; (8008918 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8008888:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	f003 031f 	and.w	r3, r3, #31
 8008890:	2201      	movs	r2, #1
 8008892:	409a      	lsls	r2, r3
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8008898:	e024      	b.n	80088e4 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	b2db      	uxtb	r3, r3
 80088a0:	3b10      	subs	r3, #16
 80088a2:	4a1e      	ldr	r2, [pc, #120]	; (800891c <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80088a4:	fba2 2303 	umull	r2, r3, r2, r3
 80088a8:	091b      	lsrs	r3, r3, #4
 80088aa:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80088ac:	68bb      	ldr	r3, [r7, #8]
 80088ae:	4a1c      	ldr	r2, [pc, #112]	; (8008920 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80088b0:	4293      	cmp	r3, r2
 80088b2:	d806      	bhi.n	80088c2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80088b4:	68bb      	ldr	r3, [r7, #8]
 80088b6:	4a1b      	ldr	r2, [pc, #108]	; (8008924 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80088b8:	4293      	cmp	r3, r2
 80088ba:	d902      	bls.n	80088c2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	3308      	adds	r3, #8
 80088c0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80088c2:	68fa      	ldr	r2, [r7, #12]
 80088c4:	4b18      	ldr	r3, [pc, #96]	; (8008928 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80088c6:	4413      	add	r3, r2
 80088c8:	009b      	lsls	r3, r3, #2
 80088ca:	461a      	mov	r2, r3
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	4a16      	ldr	r2, [pc, #88]	; (800892c <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80088d4:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	f003 031f 	and.w	r3, r3, #31
 80088dc:	2201      	movs	r2, #1
 80088de:	409a      	lsls	r2, r3
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	669a      	str	r2, [r3, #104]	; 0x68
}
 80088e4:	bf00      	nop
 80088e6:	3714      	adds	r7, #20
 80088e8:	46bd      	mov	sp, r7
 80088ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ee:	4770      	bx	lr
 80088f0:	58025408 	.word	0x58025408
 80088f4:	5802541c 	.word	0x5802541c
 80088f8:	58025430 	.word	0x58025430
 80088fc:	58025444 	.word	0x58025444
 8008900:	58025458 	.word	0x58025458
 8008904:	5802546c 	.word	0x5802546c
 8008908:	58025480 	.word	0x58025480
 800890c:	58025494 	.word	0x58025494
 8008910:	cccccccd 	.word	0xcccccccd
 8008914:	16009600 	.word	0x16009600
 8008918:	58025880 	.word	0x58025880
 800891c:	aaaaaaab 	.word	0xaaaaaaab
 8008920:	400204b8 	.word	0x400204b8
 8008924:	4002040f 	.word	0x4002040f
 8008928:	10008200 	.word	0x10008200
 800892c:	40020880 	.word	0x40020880

08008930 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008930:	b480      	push	{r7}
 8008932:	b085      	sub	sp, #20
 8008934:	af00      	add	r7, sp, #0
 8008936:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	685b      	ldr	r3, [r3, #4]
 800893c:	b2db      	uxtb	r3, r3
 800893e:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	2b00      	cmp	r3, #0
 8008944:	d04a      	beq.n	80089dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	2b08      	cmp	r3, #8
 800894a:	d847      	bhi.n	80089dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	4a25      	ldr	r2, [pc, #148]	; (80089e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8008952:	4293      	cmp	r3, r2
 8008954:	d022      	beq.n	800899c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	4a24      	ldr	r2, [pc, #144]	; (80089ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800895c:	4293      	cmp	r3, r2
 800895e:	d01d      	beq.n	800899c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	4a22      	ldr	r2, [pc, #136]	; (80089f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8008966:	4293      	cmp	r3, r2
 8008968:	d018      	beq.n	800899c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	4a21      	ldr	r2, [pc, #132]	; (80089f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8008970:	4293      	cmp	r3, r2
 8008972:	d013      	beq.n	800899c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	4a1f      	ldr	r2, [pc, #124]	; (80089f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800897a:	4293      	cmp	r3, r2
 800897c:	d00e      	beq.n	800899c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	4a1e      	ldr	r2, [pc, #120]	; (80089fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8008984:	4293      	cmp	r3, r2
 8008986:	d009      	beq.n	800899c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	4a1c      	ldr	r2, [pc, #112]	; (8008a00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800898e:	4293      	cmp	r3, r2
 8008990:	d004      	beq.n	800899c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	4a1b      	ldr	r2, [pc, #108]	; (8008a04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8008998:	4293      	cmp	r3, r2
 800899a:	d101      	bne.n	80089a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 800899c:	2301      	movs	r3, #1
 800899e:	e000      	b.n	80089a2 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80089a0:	2300      	movs	r3, #0
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d00a      	beq.n	80089bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80089a6:	68fa      	ldr	r2, [r7, #12]
 80089a8:	4b17      	ldr	r3, [pc, #92]	; (8008a08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80089aa:	4413      	add	r3, r2
 80089ac:	009b      	lsls	r3, r3, #2
 80089ae:	461a      	mov	r2, r3
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	4a15      	ldr	r2, [pc, #84]	; (8008a0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80089b8:	671a      	str	r2, [r3, #112]	; 0x70
 80089ba:	e009      	b.n	80089d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80089bc:	68fa      	ldr	r2, [r7, #12]
 80089be:	4b14      	ldr	r3, [pc, #80]	; (8008a10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80089c0:	4413      	add	r3, r2
 80089c2:	009b      	lsls	r3, r3, #2
 80089c4:	461a      	mov	r2, r3
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	4a11      	ldr	r2, [pc, #68]	; (8008a14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80089ce:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	3b01      	subs	r3, #1
 80089d4:	2201      	movs	r2, #1
 80089d6:	409a      	lsls	r2, r3
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 80089dc:	bf00      	nop
 80089de:	3714      	adds	r7, #20
 80089e0:	46bd      	mov	sp, r7
 80089e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e6:	4770      	bx	lr
 80089e8:	58025408 	.word	0x58025408
 80089ec:	5802541c 	.word	0x5802541c
 80089f0:	58025430 	.word	0x58025430
 80089f4:	58025444 	.word	0x58025444
 80089f8:	58025458 	.word	0x58025458
 80089fc:	5802546c 	.word	0x5802546c
 8008a00:	58025480 	.word	0x58025480
 8008a04:	58025494 	.word	0x58025494
 8008a08:	1600963f 	.word	0x1600963f
 8008a0c:	58025940 	.word	0x58025940
 8008a10:	1000823f 	.word	0x1000823f
 8008a14:	40020940 	.word	0x40020940

08008a18 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008a18:	b480      	push	{r7}
 8008a1a:	b089      	sub	sp, #36	; 0x24
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	6078      	str	r0, [r7, #4]
 8008a20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008a22:	2300      	movs	r3, #0
 8008a24:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8008a26:	4b89      	ldr	r3, [pc, #548]	; (8008c4c <HAL_GPIO_Init+0x234>)
 8008a28:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008a2a:	e194      	b.n	8008d56 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008a2c:	683b      	ldr	r3, [r7, #0]
 8008a2e:	681a      	ldr	r2, [r3, #0]
 8008a30:	2101      	movs	r1, #1
 8008a32:	69fb      	ldr	r3, [r7, #28]
 8008a34:	fa01 f303 	lsl.w	r3, r1, r3
 8008a38:	4013      	ands	r3, r2
 8008a3a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8008a3c:	693b      	ldr	r3, [r7, #16]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	f000 8186 	beq.w	8008d50 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008a44:	683b      	ldr	r3, [r7, #0]
 8008a46:	685b      	ldr	r3, [r3, #4]
 8008a48:	2b01      	cmp	r3, #1
 8008a4a:	d00b      	beq.n	8008a64 <HAL_GPIO_Init+0x4c>
 8008a4c:	683b      	ldr	r3, [r7, #0]
 8008a4e:	685b      	ldr	r3, [r3, #4]
 8008a50:	2b02      	cmp	r3, #2
 8008a52:	d007      	beq.n	8008a64 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008a54:	683b      	ldr	r3, [r7, #0]
 8008a56:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008a58:	2b11      	cmp	r3, #17
 8008a5a:	d003      	beq.n	8008a64 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008a5c:	683b      	ldr	r3, [r7, #0]
 8008a5e:	685b      	ldr	r3, [r3, #4]
 8008a60:	2b12      	cmp	r3, #18
 8008a62:	d130      	bne.n	8008ac6 <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	689b      	ldr	r3, [r3, #8]
 8008a68:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008a6a:	69fb      	ldr	r3, [r7, #28]
 8008a6c:	005b      	lsls	r3, r3, #1
 8008a6e:	2203      	movs	r2, #3
 8008a70:	fa02 f303 	lsl.w	r3, r2, r3
 8008a74:	43db      	mvns	r3, r3
 8008a76:	69ba      	ldr	r2, [r7, #24]
 8008a78:	4013      	ands	r3, r2
 8008a7a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008a7c:	683b      	ldr	r3, [r7, #0]
 8008a7e:	68da      	ldr	r2, [r3, #12]
 8008a80:	69fb      	ldr	r3, [r7, #28]
 8008a82:	005b      	lsls	r3, r3, #1
 8008a84:	fa02 f303 	lsl.w	r3, r2, r3
 8008a88:	69ba      	ldr	r2, [r7, #24]
 8008a8a:	4313      	orrs	r3, r2
 8008a8c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	69ba      	ldr	r2, [r7, #24]
 8008a92:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	685b      	ldr	r3, [r3, #4]
 8008a98:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008a9a:	2201      	movs	r2, #1
 8008a9c:	69fb      	ldr	r3, [r7, #28]
 8008a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8008aa2:	43db      	mvns	r3, r3
 8008aa4:	69ba      	ldr	r2, [r7, #24]
 8008aa6:	4013      	ands	r3, r2
 8008aa8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8008aaa:	683b      	ldr	r3, [r7, #0]
 8008aac:	685b      	ldr	r3, [r3, #4]
 8008aae:	091b      	lsrs	r3, r3, #4
 8008ab0:	f003 0201 	and.w	r2, r3, #1
 8008ab4:	69fb      	ldr	r3, [r7, #28]
 8008ab6:	fa02 f303 	lsl.w	r3, r2, r3
 8008aba:	69ba      	ldr	r2, [r7, #24]
 8008abc:	4313      	orrs	r3, r2
 8008abe:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	69ba      	ldr	r2, [r7, #24]
 8008ac4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	68db      	ldr	r3, [r3, #12]
 8008aca:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008acc:	69fb      	ldr	r3, [r7, #28]
 8008ace:	005b      	lsls	r3, r3, #1
 8008ad0:	2203      	movs	r2, #3
 8008ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8008ad6:	43db      	mvns	r3, r3
 8008ad8:	69ba      	ldr	r2, [r7, #24]
 8008ada:	4013      	ands	r3, r2
 8008adc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008ade:	683b      	ldr	r3, [r7, #0]
 8008ae0:	689a      	ldr	r2, [r3, #8]
 8008ae2:	69fb      	ldr	r3, [r7, #28]
 8008ae4:	005b      	lsls	r3, r3, #1
 8008ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8008aea:	69ba      	ldr	r2, [r7, #24]
 8008aec:	4313      	orrs	r3, r2
 8008aee:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	69ba      	ldr	r2, [r7, #24]
 8008af4:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008af6:	683b      	ldr	r3, [r7, #0]
 8008af8:	685b      	ldr	r3, [r3, #4]
 8008afa:	2b02      	cmp	r3, #2
 8008afc:	d003      	beq.n	8008b06 <HAL_GPIO_Init+0xee>
 8008afe:	683b      	ldr	r3, [r7, #0]
 8008b00:	685b      	ldr	r3, [r3, #4]
 8008b02:	2b12      	cmp	r3, #18
 8008b04:	d123      	bne.n	8008b4e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008b06:	69fb      	ldr	r3, [r7, #28]
 8008b08:	08da      	lsrs	r2, r3, #3
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	3208      	adds	r2, #8
 8008b0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b12:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008b14:	69fb      	ldr	r3, [r7, #28]
 8008b16:	f003 0307 	and.w	r3, r3, #7
 8008b1a:	009b      	lsls	r3, r3, #2
 8008b1c:	220f      	movs	r2, #15
 8008b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8008b22:	43db      	mvns	r3, r3
 8008b24:	69ba      	ldr	r2, [r7, #24]
 8008b26:	4013      	ands	r3, r2
 8008b28:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008b2a:	683b      	ldr	r3, [r7, #0]
 8008b2c:	691a      	ldr	r2, [r3, #16]
 8008b2e:	69fb      	ldr	r3, [r7, #28]
 8008b30:	f003 0307 	and.w	r3, r3, #7
 8008b34:	009b      	lsls	r3, r3, #2
 8008b36:	fa02 f303 	lsl.w	r3, r2, r3
 8008b3a:	69ba      	ldr	r2, [r7, #24]
 8008b3c:	4313      	orrs	r3, r2
 8008b3e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008b40:	69fb      	ldr	r3, [r7, #28]
 8008b42:	08da      	lsrs	r2, r3, #3
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	3208      	adds	r2, #8
 8008b48:	69b9      	ldr	r1, [r7, #24]
 8008b4a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008b54:	69fb      	ldr	r3, [r7, #28]
 8008b56:	005b      	lsls	r3, r3, #1
 8008b58:	2203      	movs	r2, #3
 8008b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8008b5e:	43db      	mvns	r3, r3
 8008b60:	69ba      	ldr	r2, [r7, #24]
 8008b62:	4013      	ands	r3, r2
 8008b64:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008b66:	683b      	ldr	r3, [r7, #0]
 8008b68:	685b      	ldr	r3, [r3, #4]
 8008b6a:	f003 0203 	and.w	r2, r3, #3
 8008b6e:	69fb      	ldr	r3, [r7, #28]
 8008b70:	005b      	lsls	r3, r3, #1
 8008b72:	fa02 f303 	lsl.w	r3, r2, r3
 8008b76:	69ba      	ldr	r2, [r7, #24]
 8008b78:	4313      	orrs	r3, r2
 8008b7a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	69ba      	ldr	r2, [r7, #24]
 8008b80:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8008b82:	683b      	ldr	r3, [r7, #0]
 8008b84:	685b      	ldr	r3, [r3, #4]
 8008b86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	f000 80e0 	beq.w	8008d50 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008b90:	4b2f      	ldr	r3, [pc, #188]	; (8008c50 <HAL_GPIO_Init+0x238>)
 8008b92:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8008b96:	4a2e      	ldr	r2, [pc, #184]	; (8008c50 <HAL_GPIO_Init+0x238>)
 8008b98:	f043 0302 	orr.w	r3, r3, #2
 8008b9c:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8008ba0:	4b2b      	ldr	r3, [pc, #172]	; (8008c50 <HAL_GPIO_Init+0x238>)
 8008ba2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8008ba6:	f003 0302 	and.w	r3, r3, #2
 8008baa:	60fb      	str	r3, [r7, #12]
 8008bac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008bae:	4a29      	ldr	r2, [pc, #164]	; (8008c54 <HAL_GPIO_Init+0x23c>)
 8008bb0:	69fb      	ldr	r3, [r7, #28]
 8008bb2:	089b      	lsrs	r3, r3, #2
 8008bb4:	3302      	adds	r3, #2
 8008bb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008bba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008bbc:	69fb      	ldr	r3, [r7, #28]
 8008bbe:	f003 0303 	and.w	r3, r3, #3
 8008bc2:	009b      	lsls	r3, r3, #2
 8008bc4:	220f      	movs	r2, #15
 8008bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8008bca:	43db      	mvns	r3, r3
 8008bcc:	69ba      	ldr	r2, [r7, #24]
 8008bce:	4013      	ands	r3, r2
 8008bd0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	4a20      	ldr	r2, [pc, #128]	; (8008c58 <HAL_GPIO_Init+0x240>)
 8008bd6:	4293      	cmp	r3, r2
 8008bd8:	d052      	beq.n	8008c80 <HAL_GPIO_Init+0x268>
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	4a1f      	ldr	r2, [pc, #124]	; (8008c5c <HAL_GPIO_Init+0x244>)
 8008bde:	4293      	cmp	r3, r2
 8008be0:	d031      	beq.n	8008c46 <HAL_GPIO_Init+0x22e>
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	4a1e      	ldr	r2, [pc, #120]	; (8008c60 <HAL_GPIO_Init+0x248>)
 8008be6:	4293      	cmp	r3, r2
 8008be8:	d02b      	beq.n	8008c42 <HAL_GPIO_Init+0x22a>
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	4a1d      	ldr	r2, [pc, #116]	; (8008c64 <HAL_GPIO_Init+0x24c>)
 8008bee:	4293      	cmp	r3, r2
 8008bf0:	d025      	beq.n	8008c3e <HAL_GPIO_Init+0x226>
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	4a1c      	ldr	r2, [pc, #112]	; (8008c68 <HAL_GPIO_Init+0x250>)
 8008bf6:	4293      	cmp	r3, r2
 8008bf8:	d01f      	beq.n	8008c3a <HAL_GPIO_Init+0x222>
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	4a1b      	ldr	r2, [pc, #108]	; (8008c6c <HAL_GPIO_Init+0x254>)
 8008bfe:	4293      	cmp	r3, r2
 8008c00:	d019      	beq.n	8008c36 <HAL_GPIO_Init+0x21e>
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	4a1a      	ldr	r2, [pc, #104]	; (8008c70 <HAL_GPIO_Init+0x258>)
 8008c06:	4293      	cmp	r3, r2
 8008c08:	d013      	beq.n	8008c32 <HAL_GPIO_Init+0x21a>
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	4a19      	ldr	r2, [pc, #100]	; (8008c74 <HAL_GPIO_Init+0x25c>)
 8008c0e:	4293      	cmp	r3, r2
 8008c10:	d00d      	beq.n	8008c2e <HAL_GPIO_Init+0x216>
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	4a18      	ldr	r2, [pc, #96]	; (8008c78 <HAL_GPIO_Init+0x260>)
 8008c16:	4293      	cmp	r3, r2
 8008c18:	d007      	beq.n	8008c2a <HAL_GPIO_Init+0x212>
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	4a17      	ldr	r2, [pc, #92]	; (8008c7c <HAL_GPIO_Init+0x264>)
 8008c1e:	4293      	cmp	r3, r2
 8008c20:	d101      	bne.n	8008c26 <HAL_GPIO_Init+0x20e>
 8008c22:	2309      	movs	r3, #9
 8008c24:	e02d      	b.n	8008c82 <HAL_GPIO_Init+0x26a>
 8008c26:	230a      	movs	r3, #10
 8008c28:	e02b      	b.n	8008c82 <HAL_GPIO_Init+0x26a>
 8008c2a:	2308      	movs	r3, #8
 8008c2c:	e029      	b.n	8008c82 <HAL_GPIO_Init+0x26a>
 8008c2e:	2307      	movs	r3, #7
 8008c30:	e027      	b.n	8008c82 <HAL_GPIO_Init+0x26a>
 8008c32:	2306      	movs	r3, #6
 8008c34:	e025      	b.n	8008c82 <HAL_GPIO_Init+0x26a>
 8008c36:	2305      	movs	r3, #5
 8008c38:	e023      	b.n	8008c82 <HAL_GPIO_Init+0x26a>
 8008c3a:	2304      	movs	r3, #4
 8008c3c:	e021      	b.n	8008c82 <HAL_GPIO_Init+0x26a>
 8008c3e:	2303      	movs	r3, #3
 8008c40:	e01f      	b.n	8008c82 <HAL_GPIO_Init+0x26a>
 8008c42:	2302      	movs	r3, #2
 8008c44:	e01d      	b.n	8008c82 <HAL_GPIO_Init+0x26a>
 8008c46:	2301      	movs	r3, #1
 8008c48:	e01b      	b.n	8008c82 <HAL_GPIO_Init+0x26a>
 8008c4a:	bf00      	nop
 8008c4c:	58000080 	.word	0x58000080
 8008c50:	58024400 	.word	0x58024400
 8008c54:	58000400 	.word	0x58000400
 8008c58:	58020000 	.word	0x58020000
 8008c5c:	58020400 	.word	0x58020400
 8008c60:	58020800 	.word	0x58020800
 8008c64:	58020c00 	.word	0x58020c00
 8008c68:	58021000 	.word	0x58021000
 8008c6c:	58021400 	.word	0x58021400
 8008c70:	58021800 	.word	0x58021800
 8008c74:	58021c00 	.word	0x58021c00
 8008c78:	58022000 	.word	0x58022000
 8008c7c:	58022400 	.word	0x58022400
 8008c80:	2300      	movs	r3, #0
 8008c82:	69fa      	ldr	r2, [r7, #28]
 8008c84:	f002 0203 	and.w	r2, r2, #3
 8008c88:	0092      	lsls	r2, r2, #2
 8008c8a:	4093      	lsls	r3, r2
 8008c8c:	69ba      	ldr	r2, [r7, #24]
 8008c8e:	4313      	orrs	r3, r2
 8008c90:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008c92:	4938      	ldr	r1, [pc, #224]	; (8008d74 <HAL_GPIO_Init+0x35c>)
 8008c94:	69fb      	ldr	r3, [r7, #28]
 8008c96:	089b      	lsrs	r3, r3, #2
 8008c98:	3302      	adds	r3, #2
 8008c9a:	69ba      	ldr	r2, [r7, #24]
 8008c9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8008ca0:	697b      	ldr	r3, [r7, #20]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008ca6:	693b      	ldr	r3, [r7, #16]
 8008ca8:	43db      	mvns	r3, r3
 8008caa:	69ba      	ldr	r2, [r7, #24]
 8008cac:	4013      	ands	r3, r2
 8008cae:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8008cb0:	683b      	ldr	r3, [r7, #0]
 8008cb2:	685b      	ldr	r3, [r3, #4]
 8008cb4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d003      	beq.n	8008cc4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8008cbc:	69ba      	ldr	r2, [r7, #24]
 8008cbe:	693b      	ldr	r3, [r7, #16]
 8008cc0:	4313      	orrs	r3, r2
 8008cc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8008cc4:	697b      	ldr	r3, [r7, #20]
 8008cc6:	69ba      	ldr	r2, [r7, #24]
 8008cc8:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8008cca:	697b      	ldr	r3, [r7, #20]
 8008ccc:	685b      	ldr	r3, [r3, #4]
 8008cce:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008cd0:	693b      	ldr	r3, [r7, #16]
 8008cd2:	43db      	mvns	r3, r3
 8008cd4:	69ba      	ldr	r2, [r7, #24]
 8008cd6:	4013      	ands	r3, r2
 8008cd8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008cda:	683b      	ldr	r3, [r7, #0]
 8008cdc:	685b      	ldr	r3, [r3, #4]
 8008cde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d003      	beq.n	8008cee <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8008ce6:	69ba      	ldr	r2, [r7, #24]
 8008ce8:	693b      	ldr	r3, [r7, #16]
 8008cea:	4313      	orrs	r3, r2
 8008cec:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8008cee:	697b      	ldr	r3, [r7, #20]
 8008cf0:	69ba      	ldr	r2, [r7, #24]
 8008cf2:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008cf4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008cfc:	693b      	ldr	r3, [r7, #16]
 8008cfe:	43db      	mvns	r3, r3
 8008d00:	69ba      	ldr	r2, [r7, #24]
 8008d02:	4013      	ands	r3, r2
 8008d04:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008d06:	683b      	ldr	r3, [r7, #0]
 8008d08:	685b      	ldr	r3, [r3, #4]
 8008d0a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d003      	beq.n	8008d1a <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 8008d12:	69ba      	ldr	r2, [r7, #24]
 8008d14:	693b      	ldr	r3, [r7, #16]
 8008d16:	4313      	orrs	r3, r2
 8008d18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8008d1a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008d1e:	69bb      	ldr	r3, [r7, #24]
 8008d20:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8008d22:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008d26:	685b      	ldr	r3, [r3, #4]
 8008d28:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008d2a:	693b      	ldr	r3, [r7, #16]
 8008d2c:	43db      	mvns	r3, r3
 8008d2e:	69ba      	ldr	r2, [r7, #24]
 8008d30:	4013      	ands	r3, r2
 8008d32:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008d34:	683b      	ldr	r3, [r7, #0]
 8008d36:	685b      	ldr	r3, [r3, #4]
 8008d38:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d003      	beq.n	8008d48 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8008d40:	69ba      	ldr	r2, [r7, #24]
 8008d42:	693b      	ldr	r3, [r7, #16]
 8008d44:	4313      	orrs	r3, r2
 8008d46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8008d48:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008d4c:	69bb      	ldr	r3, [r7, #24]
 8008d4e:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8008d50:	69fb      	ldr	r3, [r7, #28]
 8008d52:	3301      	adds	r3, #1
 8008d54:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008d56:	683b      	ldr	r3, [r7, #0]
 8008d58:	681a      	ldr	r2, [r3, #0]
 8008d5a:	69fb      	ldr	r3, [r7, #28]
 8008d5c:	fa22 f303 	lsr.w	r3, r2, r3
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	f47f ae63 	bne.w	8008a2c <HAL_GPIO_Init+0x14>
  }
}
 8008d66:	bf00      	nop
 8008d68:	bf00      	nop
 8008d6a:	3724      	adds	r7, #36	; 0x24
 8008d6c:	46bd      	mov	sp, r7
 8008d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d72:	4770      	bx	lr
 8008d74:	58000400 	.word	0x58000400

08008d78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008d78:	b480      	push	{r7}
 8008d7a:	b083      	sub	sp, #12
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	6078      	str	r0, [r7, #4]
 8008d80:	460b      	mov	r3, r1
 8008d82:	807b      	strh	r3, [r7, #2]
 8008d84:	4613      	mov	r3, r2
 8008d86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008d88:	787b      	ldrb	r3, [r7, #1]
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d003      	beq.n	8008d96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008d8e:	887a      	ldrh	r2, [r7, #2]
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8008d94:	e003      	b.n	8008d9e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8008d96:	887b      	ldrh	r3, [r7, #2]
 8008d98:	041a      	lsls	r2, r3, #16
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	619a      	str	r2, [r3, #24]
}
 8008d9e:	bf00      	nop
 8008da0:	370c      	adds	r7, #12
 8008da2:	46bd      	mov	sp, r7
 8008da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da8:	4770      	bx	lr
	...

08008dac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008dac:	b580      	push	{r7, lr}
 8008dae:	b082      	sub	sp, #8
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d101      	bne.n	8008dbe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008dba:	2301      	movs	r3, #1
 8008dbc:	e07f      	b.n	8008ebe <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008dc4:	b2db      	uxtb	r3, r3
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d106      	bne.n	8008dd8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	2200      	movs	r2, #0
 8008dce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008dd2:	6878      	ldr	r0, [r7, #4]
 8008dd4:	f7fb fb36 	bl	8004444 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	2224      	movs	r2, #36	; 0x24
 8008ddc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	681a      	ldr	r2, [r3, #0]
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	f022 0201 	bic.w	r2, r2, #1
 8008dee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	685a      	ldr	r2, [r3, #4]
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8008dfc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	689a      	ldr	r2, [r3, #8]
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008e0c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	68db      	ldr	r3, [r3, #12]
 8008e12:	2b01      	cmp	r3, #1
 8008e14:	d107      	bne.n	8008e26 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	689a      	ldr	r2, [r3, #8]
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008e22:	609a      	str	r2, [r3, #8]
 8008e24:	e006      	b.n	8008e34 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	689a      	ldr	r2, [r3, #8]
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8008e32:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	68db      	ldr	r3, [r3, #12]
 8008e38:	2b02      	cmp	r3, #2
 8008e3a:	d104      	bne.n	8008e46 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008e44:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	6859      	ldr	r1, [r3, #4]
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681a      	ldr	r2, [r3, #0]
 8008e50:	4b1d      	ldr	r3, [pc, #116]	; (8008ec8 <HAL_I2C_Init+0x11c>)
 8008e52:	430b      	orrs	r3, r1
 8008e54:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	68da      	ldr	r2, [r3, #12]
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008e64:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	691a      	ldr	r2, [r3, #16]
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	695b      	ldr	r3, [r3, #20]
 8008e6e:	ea42 0103 	orr.w	r1, r2, r3
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	699b      	ldr	r3, [r3, #24]
 8008e76:	021a      	lsls	r2, r3, #8
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	430a      	orrs	r2, r1
 8008e7e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	69d9      	ldr	r1, [r3, #28]
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	6a1a      	ldr	r2, [r3, #32]
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	430a      	orrs	r2, r1
 8008e8e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	681a      	ldr	r2, [r3, #0]
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	f042 0201 	orr.w	r2, r2, #1
 8008e9e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	2200      	movs	r2, #0
 8008ea4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	2220      	movs	r2, #32
 8008eaa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	2200      	movs	r2, #0
 8008eb2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	2200      	movs	r2, #0
 8008eb8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8008ebc:	2300      	movs	r3, #0
}
 8008ebe:	4618      	mov	r0, r3
 8008ec0:	3708      	adds	r7, #8
 8008ec2:	46bd      	mov	sp, r7
 8008ec4:	bd80      	pop	{r7, pc}
 8008ec6:	bf00      	nop
 8008ec8:	02008000 	.word	0x02008000

08008ecc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008ecc:	b580      	push	{r7, lr}
 8008ece:	b088      	sub	sp, #32
 8008ed0:	af02      	add	r7, sp, #8
 8008ed2:	60f8      	str	r0, [r7, #12]
 8008ed4:	4608      	mov	r0, r1
 8008ed6:	4611      	mov	r1, r2
 8008ed8:	461a      	mov	r2, r3
 8008eda:	4603      	mov	r3, r0
 8008edc:	817b      	strh	r3, [r7, #10]
 8008ede:	460b      	mov	r3, r1
 8008ee0:	813b      	strh	r3, [r7, #8]
 8008ee2:	4613      	mov	r3, r2
 8008ee4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008eec:	b2db      	uxtb	r3, r3
 8008eee:	2b20      	cmp	r3, #32
 8008ef0:	f040 80f9 	bne.w	80090e6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008ef4:	6a3b      	ldr	r3, [r7, #32]
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d002      	beq.n	8008f00 <HAL_I2C_Mem_Write+0x34>
 8008efa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d105      	bne.n	8008f0c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008f06:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8008f08:	2301      	movs	r3, #1
 8008f0a:	e0ed      	b.n	80090e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008f12:	2b01      	cmp	r3, #1
 8008f14:	d101      	bne.n	8008f1a <HAL_I2C_Mem_Write+0x4e>
 8008f16:	2302      	movs	r3, #2
 8008f18:	e0e6      	b.n	80090e8 <HAL_I2C_Mem_Write+0x21c>
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	2201      	movs	r2, #1
 8008f1e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008f22:	f7fc fdd9 	bl	8005ad8 <HAL_GetTick>
 8008f26:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008f28:	697b      	ldr	r3, [r7, #20]
 8008f2a:	9300      	str	r3, [sp, #0]
 8008f2c:	2319      	movs	r3, #25
 8008f2e:	2201      	movs	r2, #1
 8008f30:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008f34:	68f8      	ldr	r0, [r7, #12]
 8008f36:	f001 fee3 	bl	800ad00 <I2C_WaitOnFlagUntilTimeout>
 8008f3a:	4603      	mov	r3, r0
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d001      	beq.n	8008f44 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8008f40:	2301      	movs	r3, #1
 8008f42:	e0d1      	b.n	80090e8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	2221      	movs	r2, #33	; 0x21
 8008f48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	2240      	movs	r2, #64	; 0x40
 8008f50:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	2200      	movs	r2, #0
 8008f58:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	6a3a      	ldr	r2, [r7, #32]
 8008f5e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008f64:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	2200      	movs	r2, #0
 8008f6a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008f6c:	88f8      	ldrh	r0, [r7, #6]
 8008f6e:	893a      	ldrh	r2, [r7, #8]
 8008f70:	8979      	ldrh	r1, [r7, #10]
 8008f72:	697b      	ldr	r3, [r7, #20]
 8008f74:	9301      	str	r3, [sp, #4]
 8008f76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f78:	9300      	str	r3, [sp, #0]
 8008f7a:	4603      	mov	r3, r0
 8008f7c:	68f8      	ldr	r0, [r7, #12]
 8008f7e:	f000 ff23 	bl	8009dc8 <I2C_RequestMemoryWrite>
 8008f82:	4603      	mov	r3, r0
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d005      	beq.n	8008f94 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	2200      	movs	r2, #0
 8008f8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8008f90:	2301      	movs	r3, #1
 8008f92:	e0a9      	b.n	80090e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f98:	b29b      	uxth	r3, r3
 8008f9a:	2bff      	cmp	r3, #255	; 0xff
 8008f9c:	d90e      	bls.n	8008fbc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	22ff      	movs	r2, #255	; 0xff
 8008fa2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008fa8:	b2da      	uxtb	r2, r3
 8008faa:	8979      	ldrh	r1, [r7, #10]
 8008fac:	2300      	movs	r3, #0
 8008fae:	9300      	str	r3, [sp, #0]
 8008fb0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008fb4:	68f8      	ldr	r0, [r7, #12]
 8008fb6:	f001 ffc5 	bl	800af44 <I2C_TransferConfig>
 8008fba:	e00f      	b.n	8008fdc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008fc0:	b29a      	uxth	r2, r3
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008fca:	b2da      	uxtb	r2, r3
 8008fcc:	8979      	ldrh	r1, [r7, #10]
 8008fce:	2300      	movs	r3, #0
 8008fd0:	9300      	str	r3, [sp, #0]
 8008fd2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008fd6:	68f8      	ldr	r0, [r7, #12]
 8008fd8:	f001 ffb4 	bl	800af44 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008fdc:	697a      	ldr	r2, [r7, #20]
 8008fde:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008fe0:	68f8      	ldr	r0, [r7, #12]
 8008fe2:	f001 fecd 	bl	800ad80 <I2C_WaitOnTXISFlagUntilTimeout>
 8008fe6:	4603      	mov	r3, r0
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d001      	beq.n	8008ff0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8008fec:	2301      	movs	r3, #1
 8008fee:	e07b      	b.n	80090e8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ff4:	781a      	ldrb	r2, [r3, #0]
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009000:	1c5a      	adds	r2, r3, #1
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800900a:	b29b      	uxth	r3, r3
 800900c:	3b01      	subs	r3, #1
 800900e:	b29a      	uxth	r2, r3
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009018:	3b01      	subs	r3, #1
 800901a:	b29a      	uxth	r2, r3
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009024:	b29b      	uxth	r3, r3
 8009026:	2b00      	cmp	r3, #0
 8009028:	d034      	beq.n	8009094 <HAL_I2C_Mem_Write+0x1c8>
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800902e:	2b00      	cmp	r3, #0
 8009030:	d130      	bne.n	8009094 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009032:	697b      	ldr	r3, [r7, #20]
 8009034:	9300      	str	r3, [sp, #0]
 8009036:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009038:	2200      	movs	r2, #0
 800903a:	2180      	movs	r1, #128	; 0x80
 800903c:	68f8      	ldr	r0, [r7, #12]
 800903e:	f001 fe5f 	bl	800ad00 <I2C_WaitOnFlagUntilTimeout>
 8009042:	4603      	mov	r3, r0
 8009044:	2b00      	cmp	r3, #0
 8009046:	d001      	beq.n	800904c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8009048:	2301      	movs	r3, #1
 800904a:	e04d      	b.n	80090e8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009050:	b29b      	uxth	r3, r3
 8009052:	2bff      	cmp	r3, #255	; 0xff
 8009054:	d90e      	bls.n	8009074 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	22ff      	movs	r2, #255	; 0xff
 800905a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009060:	b2da      	uxtb	r2, r3
 8009062:	8979      	ldrh	r1, [r7, #10]
 8009064:	2300      	movs	r3, #0
 8009066:	9300      	str	r3, [sp, #0]
 8009068:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800906c:	68f8      	ldr	r0, [r7, #12]
 800906e:	f001 ff69 	bl	800af44 <I2C_TransferConfig>
 8009072:	e00f      	b.n	8009094 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009078:	b29a      	uxth	r2, r3
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009082:	b2da      	uxtb	r2, r3
 8009084:	8979      	ldrh	r1, [r7, #10]
 8009086:	2300      	movs	r3, #0
 8009088:	9300      	str	r3, [sp, #0]
 800908a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800908e:	68f8      	ldr	r0, [r7, #12]
 8009090:	f001 ff58 	bl	800af44 <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009098:	b29b      	uxth	r3, r3
 800909a:	2b00      	cmp	r3, #0
 800909c:	d19e      	bne.n	8008fdc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800909e:	697a      	ldr	r2, [r7, #20]
 80090a0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80090a2:	68f8      	ldr	r0, [r7, #12]
 80090a4:	f001 feac 	bl	800ae00 <I2C_WaitOnSTOPFlagUntilTimeout>
 80090a8:	4603      	mov	r3, r0
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d001      	beq.n	80090b2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80090ae:	2301      	movs	r3, #1
 80090b0:	e01a      	b.n	80090e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	2220      	movs	r2, #32
 80090b8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	6859      	ldr	r1, [r3, #4]
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	681a      	ldr	r2, [r3, #0]
 80090c4:	4b0a      	ldr	r3, [pc, #40]	; (80090f0 <HAL_I2C_Mem_Write+0x224>)
 80090c6:	400b      	ands	r3, r1
 80090c8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	2220      	movs	r2, #32
 80090ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	2200      	movs	r2, #0
 80090d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	2200      	movs	r2, #0
 80090de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80090e2:	2300      	movs	r3, #0
 80090e4:	e000      	b.n	80090e8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80090e6:	2302      	movs	r3, #2
  }
}
 80090e8:	4618      	mov	r0, r3
 80090ea:	3718      	adds	r7, #24
 80090ec:	46bd      	mov	sp, r7
 80090ee:	bd80      	pop	{r7, pc}
 80090f0:	fe00e800 	.word	0xfe00e800

080090f4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80090f4:	b580      	push	{r7, lr}
 80090f6:	b088      	sub	sp, #32
 80090f8:	af02      	add	r7, sp, #8
 80090fa:	60f8      	str	r0, [r7, #12]
 80090fc:	4608      	mov	r0, r1
 80090fe:	4611      	mov	r1, r2
 8009100:	461a      	mov	r2, r3
 8009102:	4603      	mov	r3, r0
 8009104:	817b      	strh	r3, [r7, #10]
 8009106:	460b      	mov	r3, r1
 8009108:	813b      	strh	r3, [r7, #8]
 800910a:	4613      	mov	r3, r2
 800910c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009114:	b2db      	uxtb	r3, r3
 8009116:	2b20      	cmp	r3, #32
 8009118:	f040 80fd 	bne.w	8009316 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800911c:	6a3b      	ldr	r3, [r7, #32]
 800911e:	2b00      	cmp	r3, #0
 8009120:	d002      	beq.n	8009128 <HAL_I2C_Mem_Read+0x34>
 8009122:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009124:	2b00      	cmp	r3, #0
 8009126:	d105      	bne.n	8009134 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800912e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8009130:	2301      	movs	r3, #1
 8009132:	e0f1      	b.n	8009318 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800913a:	2b01      	cmp	r3, #1
 800913c:	d101      	bne.n	8009142 <HAL_I2C_Mem_Read+0x4e>
 800913e:	2302      	movs	r3, #2
 8009140:	e0ea      	b.n	8009318 <HAL_I2C_Mem_Read+0x224>
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	2201      	movs	r2, #1
 8009146:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800914a:	f7fc fcc5 	bl	8005ad8 <HAL_GetTick>
 800914e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009150:	697b      	ldr	r3, [r7, #20]
 8009152:	9300      	str	r3, [sp, #0]
 8009154:	2319      	movs	r3, #25
 8009156:	2201      	movs	r2, #1
 8009158:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800915c:	68f8      	ldr	r0, [r7, #12]
 800915e:	f001 fdcf 	bl	800ad00 <I2C_WaitOnFlagUntilTimeout>
 8009162:	4603      	mov	r3, r0
 8009164:	2b00      	cmp	r3, #0
 8009166:	d001      	beq.n	800916c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8009168:	2301      	movs	r3, #1
 800916a:	e0d5      	b.n	8009318 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	2222      	movs	r2, #34	; 0x22
 8009170:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	2240      	movs	r2, #64	; 0x40
 8009178:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	2200      	movs	r2, #0
 8009180:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	6a3a      	ldr	r2, [r7, #32]
 8009186:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800918c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	2200      	movs	r2, #0
 8009192:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009194:	88f8      	ldrh	r0, [r7, #6]
 8009196:	893a      	ldrh	r2, [r7, #8]
 8009198:	8979      	ldrh	r1, [r7, #10]
 800919a:	697b      	ldr	r3, [r7, #20]
 800919c:	9301      	str	r3, [sp, #4]
 800919e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091a0:	9300      	str	r3, [sp, #0]
 80091a2:	4603      	mov	r3, r0
 80091a4:	68f8      	ldr	r0, [r7, #12]
 80091a6:	f000 fe63 	bl	8009e70 <I2C_RequestMemoryRead>
 80091aa:	4603      	mov	r3, r0
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d005      	beq.n	80091bc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	2200      	movs	r2, #0
 80091b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80091b8:	2301      	movs	r3, #1
 80091ba:	e0ad      	b.n	8009318 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80091c0:	b29b      	uxth	r3, r3
 80091c2:	2bff      	cmp	r3, #255	; 0xff
 80091c4:	d90e      	bls.n	80091e4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	22ff      	movs	r2, #255	; 0xff
 80091ca:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80091d0:	b2da      	uxtb	r2, r3
 80091d2:	8979      	ldrh	r1, [r7, #10]
 80091d4:	4b52      	ldr	r3, [pc, #328]	; (8009320 <HAL_I2C_Mem_Read+0x22c>)
 80091d6:	9300      	str	r3, [sp, #0]
 80091d8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80091dc:	68f8      	ldr	r0, [r7, #12]
 80091de:	f001 feb1 	bl	800af44 <I2C_TransferConfig>
 80091e2:	e00f      	b.n	8009204 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80091e8:	b29a      	uxth	r2, r3
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80091f2:	b2da      	uxtb	r2, r3
 80091f4:	8979      	ldrh	r1, [r7, #10]
 80091f6:	4b4a      	ldr	r3, [pc, #296]	; (8009320 <HAL_I2C_Mem_Read+0x22c>)
 80091f8:	9300      	str	r3, [sp, #0]
 80091fa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80091fe:	68f8      	ldr	r0, [r7, #12]
 8009200:	f001 fea0 	bl	800af44 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8009204:	697b      	ldr	r3, [r7, #20]
 8009206:	9300      	str	r3, [sp, #0]
 8009208:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800920a:	2200      	movs	r2, #0
 800920c:	2104      	movs	r1, #4
 800920e:	68f8      	ldr	r0, [r7, #12]
 8009210:	f001 fd76 	bl	800ad00 <I2C_WaitOnFlagUntilTimeout>
 8009214:	4603      	mov	r3, r0
 8009216:	2b00      	cmp	r3, #0
 8009218:	d001      	beq.n	800921e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800921a:	2301      	movs	r3, #1
 800921c:	e07c      	b.n	8009318 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009228:	b2d2      	uxtb	r2, r2
 800922a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009230:	1c5a      	adds	r2, r3, #1
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800923a:	3b01      	subs	r3, #1
 800923c:	b29a      	uxth	r2, r3
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009246:	b29b      	uxth	r3, r3
 8009248:	3b01      	subs	r3, #1
 800924a:	b29a      	uxth	r2, r3
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009254:	b29b      	uxth	r3, r3
 8009256:	2b00      	cmp	r3, #0
 8009258:	d034      	beq.n	80092c4 <HAL_I2C_Mem_Read+0x1d0>
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800925e:	2b00      	cmp	r3, #0
 8009260:	d130      	bne.n	80092c4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009262:	697b      	ldr	r3, [r7, #20]
 8009264:	9300      	str	r3, [sp, #0]
 8009266:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009268:	2200      	movs	r2, #0
 800926a:	2180      	movs	r1, #128	; 0x80
 800926c:	68f8      	ldr	r0, [r7, #12]
 800926e:	f001 fd47 	bl	800ad00 <I2C_WaitOnFlagUntilTimeout>
 8009272:	4603      	mov	r3, r0
 8009274:	2b00      	cmp	r3, #0
 8009276:	d001      	beq.n	800927c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8009278:	2301      	movs	r3, #1
 800927a:	e04d      	b.n	8009318 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009280:	b29b      	uxth	r3, r3
 8009282:	2bff      	cmp	r3, #255	; 0xff
 8009284:	d90e      	bls.n	80092a4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	22ff      	movs	r2, #255	; 0xff
 800928a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009290:	b2da      	uxtb	r2, r3
 8009292:	8979      	ldrh	r1, [r7, #10]
 8009294:	2300      	movs	r3, #0
 8009296:	9300      	str	r3, [sp, #0]
 8009298:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800929c:	68f8      	ldr	r0, [r7, #12]
 800929e:	f001 fe51 	bl	800af44 <I2C_TransferConfig>
 80092a2:	e00f      	b.n	80092c4 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80092a8:	b29a      	uxth	r2, r3
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80092b2:	b2da      	uxtb	r2, r3
 80092b4:	8979      	ldrh	r1, [r7, #10]
 80092b6:	2300      	movs	r3, #0
 80092b8:	9300      	str	r3, [sp, #0]
 80092ba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80092be:	68f8      	ldr	r0, [r7, #12]
 80092c0:	f001 fe40 	bl	800af44 <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80092c8:	b29b      	uxth	r3, r3
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d19a      	bne.n	8009204 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80092ce:	697a      	ldr	r2, [r7, #20]
 80092d0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80092d2:	68f8      	ldr	r0, [r7, #12]
 80092d4:	f001 fd94 	bl	800ae00 <I2C_WaitOnSTOPFlagUntilTimeout>
 80092d8:	4603      	mov	r3, r0
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d001      	beq.n	80092e2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80092de:	2301      	movs	r3, #1
 80092e0:	e01a      	b.n	8009318 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	2220      	movs	r2, #32
 80092e8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	6859      	ldr	r1, [r3, #4]
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	681a      	ldr	r2, [r3, #0]
 80092f4:	4b0b      	ldr	r3, [pc, #44]	; (8009324 <HAL_I2C_Mem_Read+0x230>)
 80092f6:	400b      	ands	r3, r1
 80092f8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	2220      	movs	r2, #32
 80092fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	2200      	movs	r2, #0
 8009306:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	2200      	movs	r2, #0
 800930e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009312:	2300      	movs	r3, #0
 8009314:	e000      	b.n	8009318 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8009316:	2302      	movs	r3, #2
  }
}
 8009318:	4618      	mov	r0, r3
 800931a:	3718      	adds	r7, #24
 800931c:	46bd      	mov	sp, r7
 800931e:	bd80      	pop	{r7, pc}
 8009320:	80002400 	.word	0x80002400
 8009324:	fe00e800 	.word	0xfe00e800

08009328 <HAL_I2C_Mem_Read_DMA>:
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8009328:	b580      	push	{r7, lr}
 800932a:	b08a      	sub	sp, #40	; 0x28
 800932c:	af02      	add	r7, sp, #8
 800932e:	60f8      	str	r0, [r7, #12]
 8009330:	4608      	mov	r0, r1
 8009332:	4611      	mov	r1, r2
 8009334:	461a      	mov	r2, r3
 8009336:	4603      	mov	r3, r0
 8009338:	817b      	strh	r3, [r7, #10]
 800933a:	460b      	mov	r3, r1
 800933c:	813b      	strh	r3, [r7, #8]
 800933e:	4613      	mov	r3, r2
 8009340:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009348:	b2db      	uxtb	r3, r3
 800934a:	2b20      	cmp	r3, #32
 800934c:	f040 80d5 	bne.w	80094fa <HAL_I2C_Mem_Read_DMA+0x1d2>
  {
    if ((pData == NULL) || (Size == 0U))
 8009350:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009352:	2b00      	cmp	r3, #0
 8009354:	d002      	beq.n	800935c <HAL_I2C_Mem_Read_DMA+0x34>
 8009356:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8009358:	2b00      	cmp	r3, #0
 800935a:	d105      	bne.n	8009368 <HAL_I2C_Mem_Read_DMA+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009362:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8009364:	2301      	movs	r3, #1
 8009366:	e0c9      	b.n	80094fc <HAL_I2C_Mem_Read_DMA+0x1d4>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	699b      	ldr	r3, [r3, #24]
 800936e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009372:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009376:	d101      	bne.n	800937c <HAL_I2C_Mem_Read_DMA+0x54>
    {
      return HAL_BUSY;
 8009378:	2302      	movs	r3, #2
 800937a:	e0bf      	b.n	80094fc <HAL_I2C_Mem_Read_DMA+0x1d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009382:	2b01      	cmp	r3, #1
 8009384:	d101      	bne.n	800938a <HAL_I2C_Mem_Read_DMA+0x62>
 8009386:	2302      	movs	r3, #2
 8009388:	e0b8      	b.n	80094fc <HAL_I2C_Mem_Read_DMA+0x1d4>
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	2201      	movs	r2, #1
 800938e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009392:	f7fc fba1 	bl	8005ad8 <HAL_GetTick>
 8009396:	61b8      	str	r0, [r7, #24]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	2222      	movs	r2, #34	; 0x22
 800939c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	2240      	movs	r2, #64	; 0x40
 80093a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	2200      	movs	r2, #0
 80093ac:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80093b2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80093b8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	4a51      	ldr	r2, [pc, #324]	; (8009504 <HAL_I2C_Mem_Read_DMA+0x1dc>)
 80093be:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	4a51      	ldr	r2, [pc, #324]	; (8009508 <HAL_I2C_Mem_Read_DMA+0x1e0>)
 80093c4:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80093ca:	b29b      	uxth	r3, r3
 80093cc:	2bff      	cmp	r3, #255	; 0xff
 80093ce:	d906      	bls.n	80093de <HAL_I2C_Mem_Read_DMA+0xb6>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	22ff      	movs	r2, #255	; 0xff
 80093d4:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 80093d6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80093da:	61fb      	str	r3, [r7, #28]
 80093dc:	e007      	b.n	80093ee <HAL_I2C_Mem_Read_DMA+0xc6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80093e2:	b29a      	uxth	r2, r3
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 80093e8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80093ec:	61fb      	str	r3, [r7, #28]
    }

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 80093ee:	88f8      	ldrh	r0, [r7, #6]
 80093f0:	893a      	ldrh	r2, [r7, #8]
 80093f2:	8979      	ldrh	r1, [r7, #10]
 80093f4:	69bb      	ldr	r3, [r7, #24]
 80093f6:	9301      	str	r3, [sp, #4]
 80093f8:	2319      	movs	r3, #25
 80093fa:	9300      	str	r3, [sp, #0]
 80093fc:	4603      	mov	r3, r0
 80093fe:	68f8      	ldr	r0, [r7, #12]
 8009400:	f000 fd36 	bl	8009e70 <I2C_RequestMemoryRead>
 8009404:	4603      	mov	r3, r0
 8009406:	2b00      	cmp	r3, #0
 8009408:	d005      	beq.n	8009416 <HAL_I2C_Mem_Read_DMA+0xee>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	2200      	movs	r2, #0
 800940e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8009412:	2301      	movs	r3, #1
 8009414:	e072      	b.n	80094fc <HAL_I2C_Mem_Read_DMA+0x1d4>
    }

    if (hi2c->hdmarx != NULL)
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800941a:	2b00      	cmp	r3, #0
 800941c:	d020      	beq.n	8009460 <HAL_I2C_Mem_Read_DMA+0x138>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009422:	4a3a      	ldr	r2, [pc, #232]	; (800950c <HAL_I2C_Mem_Read_DMA+0x1e4>)
 8009424:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the DMA error callback */
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800942a:	4a39      	ldr	r2, [pc, #228]	; (8009510 <HAL_I2C_Mem_Read_DMA+0x1e8>)
 800942c:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009432:	2200      	movs	r2, #0
 8009434:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->hdmarx->XferAbortCallback = NULL;
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800943a:	2200      	movs	r2, #0
 800943c:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the DMA stream or channel depends on Instance */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData, hi2c->XferSize);
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	3324      	adds	r3, #36	; 0x24
 8009448:	4619      	mov	r1, r3
 800944a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009450:	f7fc ffea 	bl	8006428 <HAL_DMA_Start_IT>
 8009454:	4603      	mov	r3, r0
 8009456:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 8009458:	7dfb      	ldrb	r3, [r7, #23]
 800945a:	2b00      	cmp	r3, #0
 800945c:	d139      	bne.n	80094d2 <HAL_I2C_Mem_Read_DMA+0x1aa>
 800945e:	e013      	b.n	8009488 <HAL_I2C_Mem_Read_DMA+0x160>
      hi2c->State     = HAL_I2C_STATE_READY;
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	2220      	movs	r2, #32
 8009464:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	2200      	movs	r2, #0
 800946c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009474:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	645a      	str	r2, [r3, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	2200      	movs	r2, #0
 8009480:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8009484:	2301      	movs	r3, #1
 8009486:	e039      	b.n	80094fc <HAL_I2C_Mem_Read_DMA+0x1d4>
    {
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800948c:	b2da      	uxtb	r2, r3
 800948e:	8979      	ldrh	r1, [r7, #10]
 8009490:	4b20      	ldr	r3, [pc, #128]	; (8009514 <HAL_I2C_Mem_Read_DMA+0x1ec>)
 8009492:	9300      	str	r3, [sp, #0]
 8009494:	69fb      	ldr	r3, [r7, #28]
 8009496:	68f8      	ldr	r0, [r7, #12]
 8009498:	f001 fd54 	bl	800af44 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80094a0:	b29a      	uxth	r2, r3
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80094a6:	1ad3      	subs	r3, r2, r3
 80094a8:	b29a      	uxth	r2, r3
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	2200      	movs	r2, #0
 80094b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Note : The I2C interrupts must be enabled after unlocking current process
                to avoid the risk of I2C interrupt handle execution before current
                process unlock */
      /* Enable ERR and NACK interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80094b6:	2110      	movs	r1, #16
 80094b8:	68f8      	ldr	r0, [r7, #12]
 80094ba:	f001 fd71 	bl	800afa0 <I2C_Enable_IRQ>

      /* Enable DMA Request */
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	681a      	ldr	r2, [r3, #0]
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80094cc:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 80094ce:	2300      	movs	r3, #0
 80094d0:	e014      	b.n	80094fc <HAL_I2C_Mem_Read_DMA+0x1d4>
      hi2c->State     = HAL_I2C_STATE_READY;
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	2220      	movs	r2, #32
 80094d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	2200      	movs	r2, #0
 80094de:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80094e6:	f043 0210 	orr.w	r2, r3, #16
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	645a      	str	r2, [r3, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	2200      	movs	r2, #0
 80094f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80094f6:	2301      	movs	r3, #1
 80094f8:	e000      	b.n	80094fc <HAL_I2C_Mem_Read_DMA+0x1d4>
  }
  else
  {
    return HAL_BUSY;
 80094fa:	2302      	movs	r3, #2
  }
}
 80094fc:	4618      	mov	r0, r3
 80094fe:	3720      	adds	r7, #32
 8009500:	46bd      	mov	sp, r7
 8009502:	bd80      	pop	{r7, pc}
 8009504:	ffff0000 	.word	0xffff0000
 8009508:	08009823 	.word	0x08009823
 800950c:	0800a9bf 	.word	0x0800a9bf
 8009510:	0800aa55 	.word	0x0800aa55
 8009514:	80002400 	.word	0x80002400

08009518 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8009518:	b580      	push	{r7, lr}
 800951a:	b084      	sub	sp, #16
 800951c:	af00      	add	r7, sp, #0
 800951e:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	699b      	ldr	r3, [r3, #24]
 8009526:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009534:	2b00      	cmp	r3, #0
 8009536:	d005      	beq.n	8009544 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800953c:	68ba      	ldr	r2, [r7, #8]
 800953e:	68f9      	ldr	r1, [r7, #12]
 8009540:	6878      	ldr	r0, [r7, #4]
 8009542:	4798      	blx	r3
  }
}
 8009544:	bf00      	nop
 8009546:	3710      	adds	r7, #16
 8009548:	46bd      	mov	sp, r7
 800954a:	bd80      	pop	{r7, pc}

0800954c <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800954c:	b480      	push	{r7}
 800954e:	b083      	sub	sp, #12
 8009550:	af00      	add	r7, sp, #0
 8009552:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8009554:	bf00      	nop
 8009556:	370c      	adds	r7, #12
 8009558:	46bd      	mov	sp, r7
 800955a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800955e:	4770      	bx	lr

08009560 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009560:	b480      	push	{r7}
 8009562:	b083      	sub	sp, #12
 8009564:	af00      	add	r7, sp, #0
 8009566:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8009568:	bf00      	nop
 800956a:	370c      	adds	r7, #12
 800956c:	46bd      	mov	sp, r7
 800956e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009572:	4770      	bx	lr

08009574 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009574:	b480      	push	{r7}
 8009576:	b083      	sub	sp, #12
 8009578:	af00      	add	r7, sp, #0
 800957a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800957c:	bf00      	nop
 800957e:	370c      	adds	r7, #12
 8009580:	46bd      	mov	sp, r7
 8009582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009586:	4770      	bx	lr

08009588 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009588:	b480      	push	{r7}
 800958a:	b083      	sub	sp, #12
 800958c:	af00      	add	r7, sp, #0
 800958e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8009590:	bf00      	nop
 8009592:	370c      	adds	r7, #12
 8009594:	46bd      	mov	sp, r7
 8009596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800959a:	4770      	bx	lr

0800959c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800959c:	b480      	push	{r7}
 800959e:	b083      	sub	sp, #12
 80095a0:	af00      	add	r7, sp, #0
 80095a2:	6078      	str	r0, [r7, #4]
 80095a4:	460b      	mov	r3, r1
 80095a6:	70fb      	strb	r3, [r7, #3]
 80095a8:	4613      	mov	r3, r2
 80095aa:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80095ac:	bf00      	nop
 80095ae:	370c      	adds	r7, #12
 80095b0:	46bd      	mov	sp, r7
 80095b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b6:	4770      	bx	lr

080095b8 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80095b8:	b480      	push	{r7}
 80095ba:	b083      	sub	sp, #12
 80095bc:	af00      	add	r7, sp, #0
 80095be:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80095c0:	bf00      	nop
 80095c2:	370c      	adds	r7, #12
 80095c4:	46bd      	mov	sp, r7
 80095c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ca:	4770      	bx	lr

080095cc <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80095cc:	b480      	push	{r7}
 80095ce:	b083      	sub	sp, #12
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80095d4:	bf00      	nop
 80095d6:	370c      	adds	r7, #12
 80095d8:	46bd      	mov	sp, r7
 80095da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095de:	4770      	bx	lr

080095e0 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80095e0:	b480      	push	{r7}
 80095e2:	b083      	sub	sp, #12
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80095e8:	bf00      	nop
 80095ea:	370c      	adds	r7, #12
 80095ec:	46bd      	mov	sp, r7
 80095ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f2:	4770      	bx	lr

080095f4 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80095f4:	b480      	push	{r7}
 80095f6:	b083      	sub	sp, #12
 80095f8:	af00      	add	r7, sp, #0
 80095fa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80095fc:	bf00      	nop
 80095fe:	370c      	adds	r7, #12
 8009600:	46bd      	mov	sp, r7
 8009602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009606:	4770      	bx	lr

08009608 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009608:	b480      	push	{r7}
 800960a:	b083      	sub	sp, #12
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8009610:	bf00      	nop
 8009612:	370c      	adds	r7, #12
 8009614:	46bd      	mov	sp, r7
 8009616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800961a:	4770      	bx	lr

0800961c <I2C_Slave_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 800961c:	b580      	push	{r7, lr}
 800961e:	b086      	sub	sp, #24
 8009620:	af00      	add	r7, sp, #0
 8009622:	60f8      	str	r0, [r7, #12]
 8009624:	60b9      	str	r1, [r7, #8]
 8009626:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800962c:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800962e:	68bb      	ldr	r3, [r7, #8]
 8009630:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009638:	2b01      	cmp	r3, #1
 800963a:	d101      	bne.n	8009640 <I2C_Slave_ISR_IT+0x24>
 800963c:	2302      	movs	r3, #2
 800963e:	e0ec      	b.n	800981a <I2C_Slave_ISR_IT+0x1fe>
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	2201      	movs	r2, #1
 8009644:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009648:	693b      	ldr	r3, [r7, #16]
 800964a:	095b      	lsrs	r3, r3, #5
 800964c:	f003 0301 	and.w	r3, r3, #1
 8009650:	2b00      	cmp	r3, #0
 8009652:	d009      	beq.n	8009668 <I2C_Slave_ISR_IT+0x4c>
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	095b      	lsrs	r3, r3, #5
 8009658:	f003 0301 	and.w	r3, r3, #1
 800965c:	2b00      	cmp	r3, #0
 800965e:	d003      	beq.n	8009668 <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8009660:	6939      	ldr	r1, [r7, #16]
 8009662:	68f8      	ldr	r0, [r7, #12]
 8009664:	f000 fe42 	bl	800a2ec <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8009668:	693b      	ldr	r3, [r7, #16]
 800966a:	091b      	lsrs	r3, r3, #4
 800966c:	f003 0301 	and.w	r3, r3, #1
 8009670:	2b00      	cmp	r3, #0
 8009672:	d04d      	beq.n	8009710 <I2C_Slave_ISR_IT+0xf4>
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	091b      	lsrs	r3, r3, #4
 8009678:	f003 0301 	and.w	r3, r3, #1
 800967c:	2b00      	cmp	r3, #0
 800967e:	d047      	beq.n	8009710 <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009684:	b29b      	uxth	r3, r3
 8009686:	2b00      	cmp	r3, #0
 8009688:	d128      	bne.n	80096dc <I2C_Slave_ISR_IT+0xc0>
    {
      /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009690:	b2db      	uxtb	r3, r3
 8009692:	2b28      	cmp	r3, #40	; 0x28
 8009694:	d108      	bne.n	80096a8 <I2C_Slave_ISR_IT+0x8c>
 8009696:	697b      	ldr	r3, [r7, #20]
 8009698:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800969c:	d104      	bne.n	80096a8 <I2C_Slave_ISR_IT+0x8c>
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800969e:	6939      	ldr	r1, [r7, #16]
 80096a0:	68f8      	ldr	r0, [r7, #12]
 80096a2:	f001 f81b 	bl	800a6dc <I2C_ITListenCplt>
 80096a6:	e032      	b.n	800970e <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80096ae:	b2db      	uxtb	r3, r3
 80096b0:	2b29      	cmp	r3, #41	; 0x29
 80096b2:	d10e      	bne.n	80096d2 <I2C_Slave_ISR_IT+0xb6>
 80096b4:	697b      	ldr	r3, [r7, #20]
 80096b6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80096ba:	d00a      	beq.n	80096d2 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	2210      	movs	r2, #16
 80096c2:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80096c4:	68f8      	ldr	r0, [r7, #12]
 80096c6:	f001 f956 	bl	800a976 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80096ca:	68f8      	ldr	r0, [r7, #12]
 80096cc:	f000 fce5 	bl	800a09a <I2C_ITSlaveSeqCplt>
 80096d0:	e01d      	b.n	800970e <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	2210      	movs	r2, #16
 80096d8:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80096da:	e096      	b.n	800980a <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	2210      	movs	r2, #16
 80096e2:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80096e8:	f043 0204 	orr.w	r2, r3, #4
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80096f0:	697b      	ldr	r3, [r7, #20]
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d004      	beq.n	8009700 <I2C_Slave_ISR_IT+0xe4>
 80096f6:	697b      	ldr	r3, [r7, #20]
 80096f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80096fc:	f040 8085 	bne.w	800980a <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009704:	4619      	mov	r1, r3
 8009706:	68f8      	ldr	r0, [r7, #12]
 8009708:	f001 f83e 	bl	800a788 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800970c:	e07d      	b.n	800980a <I2C_Slave_ISR_IT+0x1ee>
 800970e:	e07c      	b.n	800980a <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8009710:	693b      	ldr	r3, [r7, #16]
 8009712:	089b      	lsrs	r3, r3, #2
 8009714:	f003 0301 	and.w	r3, r3, #1
 8009718:	2b00      	cmp	r3, #0
 800971a:	d030      	beq.n	800977e <I2C_Slave_ISR_IT+0x162>
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	089b      	lsrs	r3, r3, #2
 8009720:	f003 0301 	and.w	r3, r3, #1
 8009724:	2b00      	cmp	r3, #0
 8009726:	d02a      	beq.n	800977e <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800972c:	b29b      	uxth	r3, r3
 800972e:	2b00      	cmp	r3, #0
 8009730:	d018      	beq.n	8009764 <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800973c:	b2d2      	uxtb	r2, r2
 800973e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009744:	1c5a      	adds	r2, r3, #1
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800974e:	3b01      	subs	r3, #1
 8009750:	b29a      	uxth	r2, r3
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800975a:	b29b      	uxth	r3, r3
 800975c:	3b01      	subs	r3, #1
 800975e:	b29a      	uxth	r2, r3
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009768:	b29b      	uxth	r3, r3
 800976a:	2b00      	cmp	r3, #0
 800976c:	d14f      	bne.n	800980e <I2C_Slave_ISR_IT+0x1f2>
 800976e:	697b      	ldr	r3, [r7, #20]
 8009770:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009774:	d04b      	beq.n	800980e <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8009776:	68f8      	ldr	r0, [r7, #12]
 8009778:	f000 fc8f 	bl	800a09a <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800977c:	e047      	b.n	800980e <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800977e:	693b      	ldr	r3, [r7, #16]
 8009780:	08db      	lsrs	r3, r3, #3
 8009782:	f003 0301 	and.w	r3, r3, #1
 8009786:	2b00      	cmp	r3, #0
 8009788:	d00a      	beq.n	80097a0 <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	08db      	lsrs	r3, r3, #3
 800978e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8009792:	2b00      	cmp	r3, #0
 8009794:	d004      	beq.n	80097a0 <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8009796:	6939      	ldr	r1, [r7, #16]
 8009798:	68f8      	ldr	r0, [r7, #12]
 800979a:	f000 fbbd 	bl	8009f18 <I2C_ITAddrCplt>
 800979e:	e037      	b.n	8009810 <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80097a0:	693b      	ldr	r3, [r7, #16]
 80097a2:	085b      	lsrs	r3, r3, #1
 80097a4:	f003 0301 	and.w	r3, r3, #1
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d031      	beq.n	8009810 <I2C_Slave_ISR_IT+0x1f4>
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	085b      	lsrs	r3, r3, #1
 80097b0:	f003 0301 	and.w	r3, r3, #1
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d02b      	beq.n	8009810 <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80097bc:	b29b      	uxth	r3, r3
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d018      	beq.n	80097f4 <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097c6:	781a      	ldrb	r2, [r3, #0]
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097d2:	1c5a      	adds	r2, r3, #1
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80097dc:	b29b      	uxth	r3, r3
 80097de:	3b01      	subs	r3, #1
 80097e0:	b29a      	uxth	r2, r3
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80097ea:	3b01      	subs	r3, #1
 80097ec:	b29a      	uxth	r2, r3
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	851a      	strh	r2, [r3, #40]	; 0x28
 80097f2:	e00d      	b.n	8009810 <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80097f4:	697b      	ldr	r3, [r7, #20]
 80097f6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80097fa:	d002      	beq.n	8009802 <I2C_Slave_ISR_IT+0x1e6>
 80097fc:	697b      	ldr	r3, [r7, #20]
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d106      	bne.n	8009810 <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8009802:	68f8      	ldr	r0, [r7, #12]
 8009804:	f000 fc49 	bl	800a09a <I2C_ITSlaveSeqCplt>
 8009808:	e002      	b.n	8009810 <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 800980a:	bf00      	nop
 800980c:	e000      	b.n	8009810 <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 800980e:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	2200      	movs	r2, #0
 8009814:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8009818:	2300      	movs	r3, #0
}
 800981a:	4618      	mov	r0, r3
 800981c:	3718      	adds	r7, #24
 800981e:	46bd      	mov	sp, r7
 8009820:	bd80      	pop	{r7, pc}

08009822 <I2C_Master_ISR_DMA>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8009822:	b580      	push	{r7, lr}
 8009824:	b088      	sub	sp, #32
 8009826:	af02      	add	r7, sp, #8
 8009828:	60f8      	str	r0, [r7, #12]
 800982a:	60b9      	str	r1, [r7, #8]
 800982c:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009834:	2b01      	cmp	r3, #1
 8009836:	d101      	bne.n	800983c <I2C_Master_ISR_DMA+0x1a>
 8009838:	2302      	movs	r3, #2
 800983a:	e0e1      	b.n	8009a00 <I2C_Master_ISR_DMA+0x1de>
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	2201      	movs	r2, #1
 8009840:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8009844:	68bb      	ldr	r3, [r7, #8]
 8009846:	091b      	lsrs	r3, r3, #4
 8009848:	f003 0301 	and.w	r3, r3, #1
 800984c:	2b00      	cmp	r3, #0
 800984e:	d017      	beq.n	8009880 <I2C_Master_ISR_DMA+0x5e>
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	091b      	lsrs	r3, r3, #4
 8009854:	f003 0301 	and.w	r3, r3, #1
 8009858:	2b00      	cmp	r3, #0
 800985a:	d011      	beq.n	8009880 <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	2210      	movs	r2, #16
 8009862:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009868:	f043 0204 	orr.w	r2, r3, #4
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8009870:	2120      	movs	r1, #32
 8009872:	68f8      	ldr	r0, [r7, #12]
 8009874:	f001 fb94 	bl	800afa0 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009878:	68f8      	ldr	r0, [r7, #12]
 800987a:	f001 f87c 	bl	800a976 <I2C_Flush_TXDR>
 800987e:	e0ba      	b.n	80099f6 <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8009880:	68bb      	ldr	r3, [r7, #8]
 8009882:	09db      	lsrs	r3, r3, #7
 8009884:	f003 0301 	and.w	r3, r3, #1
 8009888:	2b00      	cmp	r3, #0
 800988a:	d072      	beq.n	8009972 <I2C_Master_ISR_DMA+0x150>
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	099b      	lsrs	r3, r3, #6
 8009890:	f003 0301 	and.w	r3, r3, #1
 8009894:	2b00      	cmp	r3, #0
 8009896:	d06c      	beq.n	8009972 <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	681a      	ldr	r2, [r3, #0]
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80098a6:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80098ac:	b29b      	uxth	r3, r3
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d04e      	beq.n	8009950 <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	685b      	ldr	r3, [r3, #4]
 80098b8:	b29b      	uxth	r3, r3
 80098ba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80098be:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80098c4:	b29b      	uxth	r3, r3
 80098c6:	2bff      	cmp	r3, #255	; 0xff
 80098c8:	d906      	bls.n	80098d8 <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	22ff      	movs	r2, #255	; 0xff
 80098ce:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 80098d0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80098d4:	617b      	str	r3, [r7, #20]
 80098d6:	e010      	b.n	80098fa <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80098dc:	b29a      	uxth	r2, r3
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098e6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80098ea:	d003      	beq.n	80098f4 <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098f0:	617b      	str	r3, [r7, #20]
 80098f2:	e002      	b.n	80098fa <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 80098f4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80098f8:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80098fe:	b2da      	uxtb	r2, r3
 8009900:	8a79      	ldrh	r1, [r7, #18]
 8009902:	2300      	movs	r3, #0
 8009904:	9300      	str	r3, [sp, #0]
 8009906:	697b      	ldr	r3, [r7, #20]
 8009908:	68f8      	ldr	r0, [r7, #12]
 800990a:	f001 fb1b 	bl	800af44 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009912:	b29a      	uxth	r2, r3
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009918:	1ad3      	subs	r3, r2, r3
 800991a:	b29a      	uxth	r2, r3
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009926:	b2db      	uxtb	r3, r3
 8009928:	2b22      	cmp	r3, #34	; 0x22
 800992a:	d108      	bne.n	800993e <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	681a      	ldr	r2, [r3, #0]
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800993a:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800993c:	e05b      	b.n	80099f6 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	681a      	ldr	r2, [r3, #0]
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800994c:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800994e:	e052      	b.n	80099f6 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	685b      	ldr	r3, [r3, #4]
 8009956:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800995a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800995e:	d003      	beq.n	8009968 <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8009960:	68f8      	ldr	r0, [r7, #12]
 8009962:	f000 fb5d 	bl	800a020 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8009966:	e046      	b.n	80099f6 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8009968:	2140      	movs	r1, #64	; 0x40
 800996a:	68f8      	ldr	r0, [r7, #12]
 800996c:	f000 ff0c 	bl	800a788 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8009970:	e041      	b.n	80099f6 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8009972:	68bb      	ldr	r3, [r7, #8]
 8009974:	099b      	lsrs	r3, r3, #6
 8009976:	f003 0301 	and.w	r3, r3, #1
 800997a:	2b00      	cmp	r3, #0
 800997c:	d029      	beq.n	80099d2 <I2C_Master_ISR_DMA+0x1b0>
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	099b      	lsrs	r3, r3, #6
 8009982:	f003 0301 	and.w	r3, r3, #1
 8009986:	2b00      	cmp	r3, #0
 8009988:	d023      	beq.n	80099d2 <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800998e:	b29b      	uxth	r3, r3
 8009990:	2b00      	cmp	r3, #0
 8009992:	d119      	bne.n	80099c8 <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	685b      	ldr	r3, [r3, #4]
 800999a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800999e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80099a2:	d027      	beq.n	80099f4 <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099a8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80099ac:	d108      	bne.n	80099c0 <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	685a      	ldr	r2, [r3, #4]
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80099bc:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 80099be:	e019      	b.n	80099f4 <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80099c0:	68f8      	ldr	r0, [r7, #12]
 80099c2:	f000 fb2d 	bl	800a020 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 80099c6:	e015      	b.n	80099f4 <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80099c8:	2140      	movs	r1, #64	; 0x40
 80099ca:	68f8      	ldr	r0, [r7, #12]
 80099cc:	f000 fedc 	bl	800a788 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80099d0:	e010      	b.n	80099f4 <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80099d2:	68bb      	ldr	r3, [r7, #8]
 80099d4:	095b      	lsrs	r3, r3, #5
 80099d6:	f003 0301 	and.w	r3, r3, #1
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d00b      	beq.n	80099f6 <I2C_Master_ISR_DMA+0x1d4>
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	095b      	lsrs	r3, r3, #5
 80099e2:	f003 0301 	and.w	r3, r3, #1
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d005      	beq.n	80099f6 <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80099ea:	68b9      	ldr	r1, [r7, #8]
 80099ec:	68f8      	ldr	r0, [r7, #12]
 80099ee:	f000 fbb3 	bl	800a158 <I2C_ITMasterCplt>
 80099f2:	e000      	b.n	80099f6 <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 80099f4:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	2200      	movs	r2, #0
 80099fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80099fe:	2300      	movs	r3, #0
}
 8009a00:	4618      	mov	r0, r3
 8009a02:	3718      	adds	r7, #24
 8009a04:	46bd      	mov	sp, r7
 8009a06:	bd80      	pop	{r7, pc}

08009a08 <I2C_Slave_ISR_DMA>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8009a08:	b580      	push	{r7, lr}
 8009a0a:	b088      	sub	sp, #32
 8009a0c:	af00      	add	r7, sp, #0
 8009a0e:	60f8      	str	r0, [r7, #12]
 8009a10:	60b9      	str	r1, [r7, #8]
 8009a12:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a18:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8009a1a:	2300      	movs	r3, #0
 8009a1c:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009a24:	2b01      	cmp	r3, #1
 8009a26:	d101      	bne.n	8009a2c <I2C_Slave_ISR_DMA+0x24>
 8009a28:	2302      	movs	r3, #2
 8009a2a:	e1c8      	b.n	8009dbe <I2C_Slave_ISR_DMA+0x3b6>
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	2201      	movs	r2, #1
 8009a30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009a34:	68bb      	ldr	r3, [r7, #8]
 8009a36:	095b      	lsrs	r3, r3, #5
 8009a38:	f003 0301 	and.w	r3, r3, #1
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d009      	beq.n	8009a54 <I2C_Slave_ISR_DMA+0x4c>
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	095b      	lsrs	r3, r3, #5
 8009a44:	f003 0301 	and.w	r3, r3, #1
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d003      	beq.n	8009a54 <I2C_Slave_ISR_DMA+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8009a4c:	68b9      	ldr	r1, [r7, #8]
 8009a4e:	68f8      	ldr	r0, [r7, #12]
 8009a50:	f000 fc4c 	bl	800a2ec <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8009a54:	68bb      	ldr	r3, [r7, #8]
 8009a56:	091b      	lsrs	r3, r3, #4
 8009a58:	f003 0301 	and.w	r3, r3, #1
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	f000 8199 	beq.w	8009d94 <I2C_Slave_ISR_DMA+0x38c>
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	091b      	lsrs	r3, r3, #4
 8009a66:	f003 0301 	and.w	r3, r3, #1
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	f000 8192 	beq.w	8009d94 <I2C_Slave_ISR_DMA+0x38c>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	0b9b      	lsrs	r3, r3, #14
 8009a74:	f003 0301 	and.w	r3, r3, #1
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d106      	bne.n	8009a8a <I2C_Slave_ISR_DMA+0x82>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	0bdb      	lsrs	r3, r3, #15
 8009a80:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	f000 817e 	beq.w	8009d86 <I2C_Slave_ISR_DMA+0x37e>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d07c      	beq.n	8009b8c <I2C_Slave_ISR_DMA+0x184>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	0bdb      	lsrs	r3, r3, #15
 8009a96:	f003 0301 	and.w	r3, r3, #1
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d076      	beq.n	8009b8c <I2C_Slave_ISR_DMA+0x184>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	4a8d      	ldr	r2, [pc, #564]	; (8009cdc <I2C_Slave_ISR_DMA+0x2d4>)
 8009aa6:	4293      	cmp	r3, r2
 8009aa8:	d059      	beq.n	8009b5e <I2C_Slave_ISR_DMA+0x156>
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	4a8b      	ldr	r2, [pc, #556]	; (8009ce0 <I2C_Slave_ISR_DMA+0x2d8>)
 8009ab2:	4293      	cmp	r3, r2
 8009ab4:	d053      	beq.n	8009b5e <I2C_Slave_ISR_DMA+0x156>
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	4a89      	ldr	r2, [pc, #548]	; (8009ce4 <I2C_Slave_ISR_DMA+0x2dc>)
 8009abe:	4293      	cmp	r3, r2
 8009ac0:	d04d      	beq.n	8009b5e <I2C_Slave_ISR_DMA+0x156>
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	4a87      	ldr	r2, [pc, #540]	; (8009ce8 <I2C_Slave_ISR_DMA+0x2e0>)
 8009aca:	4293      	cmp	r3, r2
 8009acc:	d047      	beq.n	8009b5e <I2C_Slave_ISR_DMA+0x156>
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	4a85      	ldr	r2, [pc, #532]	; (8009cec <I2C_Slave_ISR_DMA+0x2e4>)
 8009ad6:	4293      	cmp	r3, r2
 8009ad8:	d041      	beq.n	8009b5e <I2C_Slave_ISR_DMA+0x156>
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	4a83      	ldr	r2, [pc, #524]	; (8009cf0 <I2C_Slave_ISR_DMA+0x2e8>)
 8009ae2:	4293      	cmp	r3, r2
 8009ae4:	d03b      	beq.n	8009b5e <I2C_Slave_ISR_DMA+0x156>
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	4a81      	ldr	r2, [pc, #516]	; (8009cf4 <I2C_Slave_ISR_DMA+0x2ec>)
 8009aee:	4293      	cmp	r3, r2
 8009af0:	d035      	beq.n	8009b5e <I2C_Slave_ISR_DMA+0x156>
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	4a7f      	ldr	r2, [pc, #508]	; (8009cf8 <I2C_Slave_ISR_DMA+0x2f0>)
 8009afa:	4293      	cmp	r3, r2
 8009afc:	d02f      	beq.n	8009b5e <I2C_Slave_ISR_DMA+0x156>
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	4a7d      	ldr	r2, [pc, #500]	; (8009cfc <I2C_Slave_ISR_DMA+0x2f4>)
 8009b06:	4293      	cmp	r3, r2
 8009b08:	d029      	beq.n	8009b5e <I2C_Slave_ISR_DMA+0x156>
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	4a7b      	ldr	r2, [pc, #492]	; (8009d00 <I2C_Slave_ISR_DMA+0x2f8>)
 8009b12:	4293      	cmp	r3, r2
 8009b14:	d023      	beq.n	8009b5e <I2C_Slave_ISR_DMA+0x156>
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	4a79      	ldr	r2, [pc, #484]	; (8009d04 <I2C_Slave_ISR_DMA+0x2fc>)
 8009b1e:	4293      	cmp	r3, r2
 8009b20:	d01d      	beq.n	8009b5e <I2C_Slave_ISR_DMA+0x156>
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	4a77      	ldr	r2, [pc, #476]	; (8009d08 <I2C_Slave_ISR_DMA+0x300>)
 8009b2a:	4293      	cmp	r3, r2
 8009b2c:	d017      	beq.n	8009b5e <I2C_Slave_ISR_DMA+0x156>
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	4a75      	ldr	r2, [pc, #468]	; (8009d0c <I2C_Slave_ISR_DMA+0x304>)
 8009b36:	4293      	cmp	r3, r2
 8009b38:	d011      	beq.n	8009b5e <I2C_Slave_ISR_DMA+0x156>
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	4a73      	ldr	r2, [pc, #460]	; (8009d10 <I2C_Slave_ISR_DMA+0x308>)
 8009b42:	4293      	cmp	r3, r2
 8009b44:	d00b      	beq.n	8009b5e <I2C_Slave_ISR_DMA+0x156>
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	4a71      	ldr	r2, [pc, #452]	; (8009d14 <I2C_Slave_ISR_DMA+0x30c>)
 8009b4e:	4293      	cmp	r3, r2
 8009b50:	d005      	beq.n	8009b5e <I2C_Slave_ISR_DMA+0x156>
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	4a6f      	ldr	r2, [pc, #444]	; (8009d18 <I2C_Slave_ISR_DMA+0x310>)
 8009b5a:	4293      	cmp	r3, r2
 8009b5c:	d109      	bne.n	8009b72 <I2C_Slave_ISR_DMA+0x16a>
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	685b      	ldr	r3, [r3, #4]
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	bf0c      	ite	eq
 8009b6a:	2301      	moveq	r3, #1
 8009b6c:	2300      	movne	r3, #0
 8009b6e:	b2db      	uxtb	r3, r3
 8009b70:	e008      	b.n	8009b84 <I2C_Slave_ISR_DMA+0x17c>
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	685b      	ldr	r3, [r3, #4]
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	bf0c      	ite	eq
 8009b7e:	2301      	moveq	r3, #1
 8009b80:	2300      	movne	r3, #0
 8009b82:	b2db      	uxtb	r3, r3
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d001      	beq.n	8009b8c <I2C_Slave_ISR_DMA+0x184>
          {
            treatdmanack = 1U;
 8009b88:	2301      	movs	r3, #1
 8009b8a:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d07c      	beq.n	8009c8e <I2C_Slave_ISR_DMA+0x286>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	0b9b      	lsrs	r3, r3, #14
 8009b98:	f003 0301 	and.w	r3, r3, #1
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d076      	beq.n	8009c8e <I2C_Slave_ISR_DMA+0x286>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	4a4d      	ldr	r2, [pc, #308]	; (8009cdc <I2C_Slave_ISR_DMA+0x2d4>)
 8009ba8:	4293      	cmp	r3, r2
 8009baa:	d059      	beq.n	8009c60 <I2C_Slave_ISR_DMA+0x258>
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	4a4b      	ldr	r2, [pc, #300]	; (8009ce0 <I2C_Slave_ISR_DMA+0x2d8>)
 8009bb4:	4293      	cmp	r3, r2
 8009bb6:	d053      	beq.n	8009c60 <I2C_Slave_ISR_DMA+0x258>
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	4a49      	ldr	r2, [pc, #292]	; (8009ce4 <I2C_Slave_ISR_DMA+0x2dc>)
 8009bc0:	4293      	cmp	r3, r2
 8009bc2:	d04d      	beq.n	8009c60 <I2C_Slave_ISR_DMA+0x258>
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	4a47      	ldr	r2, [pc, #284]	; (8009ce8 <I2C_Slave_ISR_DMA+0x2e0>)
 8009bcc:	4293      	cmp	r3, r2
 8009bce:	d047      	beq.n	8009c60 <I2C_Slave_ISR_DMA+0x258>
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	4a45      	ldr	r2, [pc, #276]	; (8009cec <I2C_Slave_ISR_DMA+0x2e4>)
 8009bd8:	4293      	cmp	r3, r2
 8009bda:	d041      	beq.n	8009c60 <I2C_Slave_ISR_DMA+0x258>
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	4a43      	ldr	r2, [pc, #268]	; (8009cf0 <I2C_Slave_ISR_DMA+0x2e8>)
 8009be4:	4293      	cmp	r3, r2
 8009be6:	d03b      	beq.n	8009c60 <I2C_Slave_ISR_DMA+0x258>
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	4a41      	ldr	r2, [pc, #260]	; (8009cf4 <I2C_Slave_ISR_DMA+0x2ec>)
 8009bf0:	4293      	cmp	r3, r2
 8009bf2:	d035      	beq.n	8009c60 <I2C_Slave_ISR_DMA+0x258>
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	4a3f      	ldr	r2, [pc, #252]	; (8009cf8 <I2C_Slave_ISR_DMA+0x2f0>)
 8009bfc:	4293      	cmp	r3, r2
 8009bfe:	d02f      	beq.n	8009c60 <I2C_Slave_ISR_DMA+0x258>
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	4a3d      	ldr	r2, [pc, #244]	; (8009cfc <I2C_Slave_ISR_DMA+0x2f4>)
 8009c08:	4293      	cmp	r3, r2
 8009c0a:	d029      	beq.n	8009c60 <I2C_Slave_ISR_DMA+0x258>
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	4a3b      	ldr	r2, [pc, #236]	; (8009d00 <I2C_Slave_ISR_DMA+0x2f8>)
 8009c14:	4293      	cmp	r3, r2
 8009c16:	d023      	beq.n	8009c60 <I2C_Slave_ISR_DMA+0x258>
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	4a39      	ldr	r2, [pc, #228]	; (8009d04 <I2C_Slave_ISR_DMA+0x2fc>)
 8009c20:	4293      	cmp	r3, r2
 8009c22:	d01d      	beq.n	8009c60 <I2C_Slave_ISR_DMA+0x258>
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	4a37      	ldr	r2, [pc, #220]	; (8009d08 <I2C_Slave_ISR_DMA+0x300>)
 8009c2c:	4293      	cmp	r3, r2
 8009c2e:	d017      	beq.n	8009c60 <I2C_Slave_ISR_DMA+0x258>
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	4a35      	ldr	r2, [pc, #212]	; (8009d0c <I2C_Slave_ISR_DMA+0x304>)
 8009c38:	4293      	cmp	r3, r2
 8009c3a:	d011      	beq.n	8009c60 <I2C_Slave_ISR_DMA+0x258>
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	4a33      	ldr	r2, [pc, #204]	; (8009d10 <I2C_Slave_ISR_DMA+0x308>)
 8009c44:	4293      	cmp	r3, r2
 8009c46:	d00b      	beq.n	8009c60 <I2C_Slave_ISR_DMA+0x258>
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	4a31      	ldr	r2, [pc, #196]	; (8009d14 <I2C_Slave_ISR_DMA+0x30c>)
 8009c50:	4293      	cmp	r3, r2
 8009c52:	d005      	beq.n	8009c60 <I2C_Slave_ISR_DMA+0x258>
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	4a2f      	ldr	r2, [pc, #188]	; (8009d18 <I2C_Slave_ISR_DMA+0x310>)
 8009c5c:	4293      	cmp	r3, r2
 8009c5e:	d109      	bne.n	8009c74 <I2C_Slave_ISR_DMA+0x26c>
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	685b      	ldr	r3, [r3, #4]
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	bf0c      	ite	eq
 8009c6c:	2301      	moveq	r3, #1
 8009c6e:	2300      	movne	r3, #0
 8009c70:	b2db      	uxtb	r3, r3
 8009c72:	e008      	b.n	8009c86 <I2C_Slave_ISR_DMA+0x27e>
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	685b      	ldr	r3, [r3, #4]
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	bf0c      	ite	eq
 8009c80:	2301      	moveq	r3, #1
 8009c82:	2300      	movne	r3, #0
 8009c84:	b2db      	uxtb	r3, r3
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d001      	beq.n	8009c8e <I2C_Slave_ISR_DMA+0x286>
          {
            treatdmanack = 1U;
 8009c8a:	2301      	movs	r3, #1
 8009c8c:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8009c8e:	69fb      	ldr	r3, [r7, #28]
 8009c90:	2b01      	cmp	r3, #1
 8009c92:	d148      	bne.n	8009d26 <I2C_Slave_ISR_DMA+0x31e>
      {
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009c9a:	b2db      	uxtb	r3, r3
 8009c9c:	2b28      	cmp	r3, #40	; 0x28
 8009c9e:	d108      	bne.n	8009cb2 <I2C_Slave_ISR_DMA+0x2aa>
 8009ca0:	69bb      	ldr	r3, [r7, #24]
 8009ca2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009ca6:	d104      	bne.n	8009cb2 <I2C_Slave_ISR_DMA+0x2aa>
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8009ca8:	68b9      	ldr	r1, [r7, #8]
 8009caa:	68f8      	ldr	r0, [r7, #12]
 8009cac:	f000 fd16 	bl	800a6dc <I2C_ITListenCplt>
 8009cb0:	e068      	b.n	8009d84 <I2C_Slave_ISR_DMA+0x37c>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009cb8:	b2db      	uxtb	r3, r3
 8009cba:	2b29      	cmp	r3, #41	; 0x29
 8009cbc:	d12e      	bne.n	8009d1c <I2C_Slave_ISR_DMA+0x314>
 8009cbe:	69bb      	ldr	r3, [r7, #24]
 8009cc0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009cc4:	d02a      	beq.n	8009d1c <I2C_Slave_ISR_DMA+0x314>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	2210      	movs	r2, #16
 8009ccc:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8009cce:	68f8      	ldr	r0, [r7, #12]
 8009cd0:	f000 fe51 	bl	800a976 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8009cd4:	68f8      	ldr	r0, [r7, #12]
 8009cd6:	f000 f9e0 	bl	800a09a <I2C_ITSlaveSeqCplt>
 8009cda:	e053      	b.n	8009d84 <I2C_Slave_ISR_DMA+0x37c>
 8009cdc:	40020010 	.word	0x40020010
 8009ce0:	40020028 	.word	0x40020028
 8009ce4:	40020040 	.word	0x40020040
 8009ce8:	40020058 	.word	0x40020058
 8009cec:	40020070 	.word	0x40020070
 8009cf0:	40020088 	.word	0x40020088
 8009cf4:	400200a0 	.word	0x400200a0
 8009cf8:	400200b8 	.word	0x400200b8
 8009cfc:	40020410 	.word	0x40020410
 8009d00:	40020428 	.word	0x40020428
 8009d04:	40020440 	.word	0x40020440
 8009d08:	40020458 	.word	0x40020458
 8009d0c:	40020470 	.word	0x40020470
 8009d10:	40020488 	.word	0x40020488
 8009d14:	400204a0 	.word	0x400204a0
 8009d18:	400204b8 	.word	0x400204b8
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	2210      	movs	r2, #16
 8009d22:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8009d24:	e034      	b.n	8009d90 <I2C_Slave_ISR_DMA+0x388>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	2210      	movs	r2, #16
 8009d2c:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009d32:	f043 0204 	orr.w	r2, r3, #4
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009d40:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8009d42:	69bb      	ldr	r3, [r7, #24]
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d003      	beq.n	8009d50 <I2C_Slave_ISR_DMA+0x348>
 8009d48:	69bb      	ldr	r3, [r7, #24]
 8009d4a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009d4e:	d11f      	bne.n	8009d90 <I2C_Slave_ISR_DMA+0x388>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8009d50:	7dfb      	ldrb	r3, [r7, #23]
 8009d52:	2b21      	cmp	r3, #33	; 0x21
 8009d54:	d002      	beq.n	8009d5c <I2C_Slave_ISR_DMA+0x354>
 8009d56:	7dfb      	ldrb	r3, [r7, #23]
 8009d58:	2b29      	cmp	r3, #41	; 0x29
 8009d5a:	d103      	bne.n	8009d64 <I2C_Slave_ISR_DMA+0x35c>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	2221      	movs	r2, #33	; 0x21
 8009d60:	631a      	str	r2, [r3, #48]	; 0x30
 8009d62:	e008      	b.n	8009d76 <I2C_Slave_ISR_DMA+0x36e>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8009d64:	7dfb      	ldrb	r3, [r7, #23]
 8009d66:	2b22      	cmp	r3, #34	; 0x22
 8009d68:	d002      	beq.n	8009d70 <I2C_Slave_ISR_DMA+0x368>
 8009d6a:	7dfb      	ldrb	r3, [r7, #23]
 8009d6c:	2b2a      	cmp	r3, #42	; 0x2a
 8009d6e:	d102      	bne.n	8009d76 <I2C_Slave_ISR_DMA+0x36e>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	2222      	movs	r2, #34	; 0x22
 8009d74:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009d7a:	4619      	mov	r1, r3
 8009d7c:	68f8      	ldr	r0, [r7, #12]
 8009d7e:	f000 fd03 	bl	800a788 <I2C_ITError>
      if (treatdmanack == 1U)
 8009d82:	e005      	b.n	8009d90 <I2C_Slave_ISR_DMA+0x388>
 8009d84:	e004      	b.n	8009d90 <I2C_Slave_ISR_DMA+0x388>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	2210      	movs	r2, #16
 8009d8c:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009d8e:	e011      	b.n	8009db4 <I2C_Slave_ISR_DMA+0x3ac>
      if (treatdmanack == 1U)
 8009d90:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009d92:	e00f      	b.n	8009db4 <I2C_Slave_ISR_DMA+0x3ac>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8009d94:	68bb      	ldr	r3, [r7, #8]
 8009d96:	08db      	lsrs	r3, r3, #3
 8009d98:	f003 0301 	and.w	r3, r3, #1
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d009      	beq.n	8009db4 <I2C_Slave_ISR_DMA+0x3ac>
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	08db      	lsrs	r3, r3, #3
 8009da4:	f003 0301 	and.w	r3, r3, #1
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d003      	beq.n	8009db4 <I2C_Slave_ISR_DMA+0x3ac>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8009dac:	68b9      	ldr	r1, [r7, #8]
 8009dae:	68f8      	ldr	r0, [r7, #12]
 8009db0:	f000 f8b2 	bl	8009f18 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	2200      	movs	r2, #0
 8009db8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8009dbc:	2300      	movs	r3, #0
}
 8009dbe:	4618      	mov	r0, r3
 8009dc0:	3720      	adds	r7, #32
 8009dc2:	46bd      	mov	sp, r7
 8009dc4:	bd80      	pop	{r7, pc}
 8009dc6:	bf00      	nop

08009dc8 <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8009dc8:	b580      	push	{r7, lr}
 8009dca:	b086      	sub	sp, #24
 8009dcc:	af02      	add	r7, sp, #8
 8009dce:	60f8      	str	r0, [r7, #12]
 8009dd0:	4608      	mov	r0, r1
 8009dd2:	4611      	mov	r1, r2
 8009dd4:	461a      	mov	r2, r3
 8009dd6:	4603      	mov	r3, r0
 8009dd8:	817b      	strh	r3, [r7, #10]
 8009dda:	460b      	mov	r3, r1
 8009ddc:	813b      	strh	r3, [r7, #8]
 8009dde:	4613      	mov	r3, r2
 8009de0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8009de2:	88fb      	ldrh	r3, [r7, #6]
 8009de4:	b2da      	uxtb	r2, r3
 8009de6:	8979      	ldrh	r1, [r7, #10]
 8009de8:	4b20      	ldr	r3, [pc, #128]	; (8009e6c <I2C_RequestMemoryWrite+0xa4>)
 8009dea:	9300      	str	r3, [sp, #0]
 8009dec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009df0:	68f8      	ldr	r0, [r7, #12]
 8009df2:	f001 f8a7 	bl	800af44 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009df6:	69fa      	ldr	r2, [r7, #28]
 8009df8:	69b9      	ldr	r1, [r7, #24]
 8009dfa:	68f8      	ldr	r0, [r7, #12]
 8009dfc:	f000 ffc0 	bl	800ad80 <I2C_WaitOnTXISFlagUntilTimeout>
 8009e00:	4603      	mov	r3, r0
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d001      	beq.n	8009e0a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8009e06:	2301      	movs	r3, #1
 8009e08:	e02c      	b.n	8009e64 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009e0a:	88fb      	ldrh	r3, [r7, #6]
 8009e0c:	2b01      	cmp	r3, #1
 8009e0e:	d105      	bne.n	8009e1c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009e10:	893b      	ldrh	r3, [r7, #8]
 8009e12:	b2da      	uxtb	r2, r3
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	629a      	str	r2, [r3, #40]	; 0x28
 8009e1a:	e015      	b.n	8009e48 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009e1c:	893b      	ldrh	r3, [r7, #8]
 8009e1e:	0a1b      	lsrs	r3, r3, #8
 8009e20:	b29b      	uxth	r3, r3
 8009e22:	b2da      	uxtb	r2, r3
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009e2a:	69fa      	ldr	r2, [r7, #28]
 8009e2c:	69b9      	ldr	r1, [r7, #24]
 8009e2e:	68f8      	ldr	r0, [r7, #12]
 8009e30:	f000 ffa6 	bl	800ad80 <I2C_WaitOnTXISFlagUntilTimeout>
 8009e34:	4603      	mov	r3, r0
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d001      	beq.n	8009e3e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8009e3a:	2301      	movs	r3, #1
 8009e3c:	e012      	b.n	8009e64 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009e3e:	893b      	ldrh	r3, [r7, #8]
 8009e40:	b2da      	uxtb	r2, r3
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8009e48:	69fb      	ldr	r3, [r7, #28]
 8009e4a:	9300      	str	r3, [sp, #0]
 8009e4c:	69bb      	ldr	r3, [r7, #24]
 8009e4e:	2200      	movs	r2, #0
 8009e50:	2180      	movs	r1, #128	; 0x80
 8009e52:	68f8      	ldr	r0, [r7, #12]
 8009e54:	f000 ff54 	bl	800ad00 <I2C_WaitOnFlagUntilTimeout>
 8009e58:	4603      	mov	r3, r0
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d001      	beq.n	8009e62 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8009e5e:	2301      	movs	r3, #1
 8009e60:	e000      	b.n	8009e64 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8009e62:	2300      	movs	r3, #0
}
 8009e64:	4618      	mov	r0, r3
 8009e66:	3710      	adds	r7, #16
 8009e68:	46bd      	mov	sp, r7
 8009e6a:	bd80      	pop	{r7, pc}
 8009e6c:	80002000 	.word	0x80002000

08009e70 <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8009e70:	b580      	push	{r7, lr}
 8009e72:	b086      	sub	sp, #24
 8009e74:	af02      	add	r7, sp, #8
 8009e76:	60f8      	str	r0, [r7, #12]
 8009e78:	4608      	mov	r0, r1
 8009e7a:	4611      	mov	r1, r2
 8009e7c:	461a      	mov	r2, r3
 8009e7e:	4603      	mov	r3, r0
 8009e80:	817b      	strh	r3, [r7, #10]
 8009e82:	460b      	mov	r3, r1
 8009e84:	813b      	strh	r3, [r7, #8]
 8009e86:	4613      	mov	r3, r2
 8009e88:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8009e8a:	88fb      	ldrh	r3, [r7, #6]
 8009e8c:	b2da      	uxtb	r2, r3
 8009e8e:	8979      	ldrh	r1, [r7, #10]
 8009e90:	4b20      	ldr	r3, [pc, #128]	; (8009f14 <I2C_RequestMemoryRead+0xa4>)
 8009e92:	9300      	str	r3, [sp, #0]
 8009e94:	2300      	movs	r3, #0
 8009e96:	68f8      	ldr	r0, [r7, #12]
 8009e98:	f001 f854 	bl	800af44 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009e9c:	69fa      	ldr	r2, [r7, #28]
 8009e9e:	69b9      	ldr	r1, [r7, #24]
 8009ea0:	68f8      	ldr	r0, [r7, #12]
 8009ea2:	f000 ff6d 	bl	800ad80 <I2C_WaitOnTXISFlagUntilTimeout>
 8009ea6:	4603      	mov	r3, r0
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d001      	beq.n	8009eb0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8009eac:	2301      	movs	r3, #1
 8009eae:	e02c      	b.n	8009f0a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009eb0:	88fb      	ldrh	r3, [r7, #6]
 8009eb2:	2b01      	cmp	r3, #1
 8009eb4:	d105      	bne.n	8009ec2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009eb6:	893b      	ldrh	r3, [r7, #8]
 8009eb8:	b2da      	uxtb	r2, r3
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	629a      	str	r2, [r3, #40]	; 0x28
 8009ec0:	e015      	b.n	8009eee <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009ec2:	893b      	ldrh	r3, [r7, #8]
 8009ec4:	0a1b      	lsrs	r3, r3, #8
 8009ec6:	b29b      	uxth	r3, r3
 8009ec8:	b2da      	uxtb	r2, r3
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009ed0:	69fa      	ldr	r2, [r7, #28]
 8009ed2:	69b9      	ldr	r1, [r7, #24]
 8009ed4:	68f8      	ldr	r0, [r7, #12]
 8009ed6:	f000 ff53 	bl	800ad80 <I2C_WaitOnTXISFlagUntilTimeout>
 8009eda:	4603      	mov	r3, r0
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d001      	beq.n	8009ee4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8009ee0:	2301      	movs	r3, #1
 8009ee2:	e012      	b.n	8009f0a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009ee4:	893b      	ldrh	r3, [r7, #8]
 8009ee6:	b2da      	uxtb	r2, r3
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8009eee:	69fb      	ldr	r3, [r7, #28]
 8009ef0:	9300      	str	r3, [sp, #0]
 8009ef2:	69bb      	ldr	r3, [r7, #24]
 8009ef4:	2200      	movs	r2, #0
 8009ef6:	2140      	movs	r1, #64	; 0x40
 8009ef8:	68f8      	ldr	r0, [r7, #12]
 8009efa:	f000 ff01 	bl	800ad00 <I2C_WaitOnFlagUntilTimeout>
 8009efe:	4603      	mov	r3, r0
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d001      	beq.n	8009f08 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8009f04:	2301      	movs	r3, #1
 8009f06:	e000      	b.n	8009f0a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8009f08:	2300      	movs	r3, #0
}
 8009f0a:	4618      	mov	r0, r3
 8009f0c:	3710      	adds	r7, #16
 8009f0e:	46bd      	mov	sp, r7
 8009f10:	bd80      	pop	{r7, pc}
 8009f12:	bf00      	nop
 8009f14:	80002000 	.word	0x80002000

08009f18 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009f18:	b580      	push	{r7, lr}
 8009f1a:	b084      	sub	sp, #16
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	6078      	str	r0, [r7, #4]
 8009f20:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009f28:	b2db      	uxtb	r3, r3
 8009f2a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8009f2e:	2b28      	cmp	r3, #40	; 0x28
 8009f30:	d16a      	bne.n	800a008 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	699b      	ldr	r3, [r3, #24]
 8009f38:	0c1b      	lsrs	r3, r3, #16
 8009f3a:	b2db      	uxtb	r3, r3
 8009f3c:	f003 0301 	and.w	r3, r3, #1
 8009f40:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	699b      	ldr	r3, [r3, #24]
 8009f48:	0c1b      	lsrs	r3, r3, #16
 8009f4a:	b29b      	uxth	r3, r3
 8009f4c:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8009f50:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	689b      	ldr	r3, [r3, #8]
 8009f58:	b29b      	uxth	r3, r3
 8009f5a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009f5e:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	68db      	ldr	r3, [r3, #12]
 8009f66:	b29b      	uxth	r3, r3
 8009f68:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8009f6c:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	68db      	ldr	r3, [r3, #12]
 8009f72:	2b02      	cmp	r3, #2
 8009f74:	d138      	bne.n	8009fe8 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 8009f76:	897b      	ldrh	r3, [r7, #10]
 8009f78:	09db      	lsrs	r3, r3, #7
 8009f7a:	b29a      	uxth	r2, r3
 8009f7c:	89bb      	ldrh	r3, [r7, #12]
 8009f7e:	4053      	eors	r3, r2
 8009f80:	b29b      	uxth	r3, r3
 8009f82:	f003 0306 	and.w	r3, r3, #6
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d11c      	bne.n	8009fc4 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8009f8a:	897b      	ldrh	r3, [r7, #10]
 8009f8c:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009f92:	1c5a      	adds	r2, r3, #1
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009f9c:	2b02      	cmp	r3, #2
 8009f9e:	d13b      	bne.n	800a018 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	2200      	movs	r2, #0
 8009fa4:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	2208      	movs	r2, #8
 8009fac:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	2200      	movs	r2, #0
 8009fb2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8009fb6:	89ba      	ldrh	r2, [r7, #12]
 8009fb8:	7bfb      	ldrb	r3, [r7, #15]
 8009fba:	4619      	mov	r1, r3
 8009fbc:	6878      	ldr	r0, [r7, #4]
 8009fbe:	f7ff faed 	bl	800959c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8009fc2:	e029      	b.n	800a018 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8009fc4:	893b      	ldrh	r3, [r7, #8]
 8009fc6:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8009fc8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009fcc:	6878      	ldr	r0, [r7, #4]
 8009fce:	f001 f84b 	bl	800b068 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	2200      	movs	r2, #0
 8009fd6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8009fda:	89ba      	ldrh	r2, [r7, #12]
 8009fdc:	7bfb      	ldrb	r3, [r7, #15]
 8009fde:	4619      	mov	r1, r3
 8009fe0:	6878      	ldr	r0, [r7, #4]
 8009fe2:	f7ff fadb 	bl	800959c <HAL_I2C_AddrCallback>
}
 8009fe6:	e017      	b.n	800a018 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8009fe8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009fec:	6878      	ldr	r0, [r7, #4]
 8009fee:	f001 f83b 	bl	800b068 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	2200      	movs	r2, #0
 8009ff6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8009ffa:	89ba      	ldrh	r2, [r7, #12]
 8009ffc:	7bfb      	ldrb	r3, [r7, #15]
 8009ffe:	4619      	mov	r1, r3
 800a000:	6878      	ldr	r0, [r7, #4]
 800a002:	f7ff facb 	bl	800959c <HAL_I2C_AddrCallback>
}
 800a006:	e007      	b.n	800a018 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	2208      	movs	r2, #8
 800a00e:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	2200      	movs	r2, #0
 800a014:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 800a018:	bf00      	nop
 800a01a:	3710      	adds	r7, #16
 800a01c:	46bd      	mov	sp, r7
 800a01e:	bd80      	pop	{r7, pc}

0800a020 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800a020:	b580      	push	{r7, lr}
 800a022:	b082      	sub	sp, #8
 800a024:	af00      	add	r7, sp, #0
 800a026:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	2200      	movs	r2, #0
 800a02c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a036:	b2db      	uxtb	r3, r3
 800a038:	2b21      	cmp	r3, #33	; 0x21
 800a03a:	d115      	bne.n	800a068 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	2220      	movs	r2, #32
 800a040:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	2211      	movs	r2, #17
 800a048:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	2200      	movs	r2, #0
 800a04e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800a050:	2101      	movs	r1, #1
 800a052:	6878      	ldr	r0, [r7, #4]
 800a054:	f001 f808 	bl	800b068 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	2200      	movs	r2, #0
 800a05c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 800a060:	6878      	ldr	r0, [r7, #4]
 800a062:	f7ff fa73 	bl	800954c <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800a066:	e014      	b.n	800a092 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	2220      	movs	r2, #32
 800a06c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	2212      	movs	r2, #18
 800a074:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	2200      	movs	r2, #0
 800a07a:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800a07c:	2102      	movs	r1, #2
 800a07e:	6878      	ldr	r0, [r7, #4]
 800a080:	f000 fff2 	bl	800b068 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	2200      	movs	r2, #0
 800a088:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 800a08c:	6878      	ldr	r0, [r7, #4]
 800a08e:	f7ff fa67 	bl	8009560 <HAL_I2C_MasterRxCpltCallback>
}
 800a092:	bf00      	nop
 800a094:	3708      	adds	r7, #8
 800a096:	46bd      	mov	sp, r7
 800a098:	bd80      	pop	{r7, pc}

0800a09a <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800a09a:	b580      	push	{r7, lr}
 800a09c:	b084      	sub	sp, #16
 800a09e:	af00      	add	r7, sp, #0
 800a0a0:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	2200      	movs	r2, #0
 800a0ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	0b9b      	lsrs	r3, r3, #14
 800a0b6:	f003 0301 	and.w	r3, r3, #1
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d008      	beq.n	800a0d0 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	681a      	ldr	r2, [r3, #0]
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a0cc:	601a      	str	r2, [r3, #0]
 800a0ce:	e00d      	b.n	800a0ec <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	0bdb      	lsrs	r3, r3, #15
 800a0d4:	f003 0301 	and.w	r3, r3, #1
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d007      	beq.n	800a0ec <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	681a      	ldr	r2, [r3, #0]
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a0ea:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a0f2:	b2db      	uxtb	r3, r3
 800a0f4:	2b29      	cmp	r3, #41	; 0x29
 800a0f6:	d112      	bne.n	800a11e <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	2228      	movs	r2, #40	; 0x28
 800a0fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	2221      	movs	r2, #33	; 0x21
 800a104:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800a106:	2101      	movs	r1, #1
 800a108:	6878      	ldr	r0, [r7, #4]
 800a10a:	f000 ffad 	bl	800b068 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	2200      	movs	r2, #0
 800a112:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800a116:	6878      	ldr	r0, [r7, #4]
 800a118:	f7ff fa2c 	bl	8009574 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800a11c:	e017      	b.n	800a14e <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a124:	b2db      	uxtb	r3, r3
 800a126:	2b2a      	cmp	r3, #42	; 0x2a
 800a128:	d111      	bne.n	800a14e <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	2228      	movs	r2, #40	; 0x28
 800a12e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	2222      	movs	r2, #34	; 0x22
 800a136:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800a138:	2102      	movs	r1, #2
 800a13a:	6878      	ldr	r0, [r7, #4]
 800a13c:	f000 ff94 	bl	800b068 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	2200      	movs	r2, #0
 800a144:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800a148:	6878      	ldr	r0, [r7, #4]
 800a14a:	f7ff fa1d 	bl	8009588 <HAL_I2C_SlaveRxCpltCallback>
}
 800a14e:	bf00      	nop
 800a150:	3710      	adds	r7, #16
 800a152:	46bd      	mov	sp, r7
 800a154:	bd80      	pop	{r7, pc}
	...

0800a158 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800a158:	b580      	push	{r7, lr}
 800a15a:	b086      	sub	sp, #24
 800a15c:	af00      	add	r7, sp, #0
 800a15e:	6078      	str	r0, [r7, #4]
 800a160:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 800a162:	683b      	ldr	r3, [r7, #0]
 800a164:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	2220      	movs	r2, #32
 800a16c:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a174:	b2db      	uxtb	r3, r3
 800a176:	2b21      	cmp	r3, #33	; 0x21
 800a178:	d107      	bne.n	800a18a <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800a17a:	2101      	movs	r1, #1
 800a17c:	6878      	ldr	r0, [r7, #4]
 800a17e:	f000 ff73 	bl	800b068 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	2211      	movs	r2, #17
 800a186:	631a      	str	r2, [r3, #48]	; 0x30
 800a188:	e00c      	b.n	800a1a4 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a190:	b2db      	uxtb	r3, r3
 800a192:	2b22      	cmp	r3, #34	; 0x22
 800a194:	d106      	bne.n	800a1a4 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800a196:	2102      	movs	r1, #2
 800a198:	6878      	ldr	r0, [r7, #4]
 800a19a:	f000 ff65 	bl	800b068 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	2212      	movs	r2, #18
 800a1a2:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	6859      	ldr	r1, [r3, #4]
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	681a      	ldr	r2, [r3, #0]
 800a1ae:	4b4d      	ldr	r3, [pc, #308]	; (800a2e4 <I2C_ITMasterCplt+0x18c>)
 800a1b0:	400b      	ands	r3, r1
 800a1b2:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	2200      	movs	r2, #0
 800a1b8:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	4a4a      	ldr	r2, [pc, #296]	; (800a2e8 <I2C_ITMasterCplt+0x190>)
 800a1be:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 800a1c0:	697b      	ldr	r3, [r7, #20]
 800a1c2:	091b      	lsrs	r3, r3, #4
 800a1c4:	f003 0301 	and.w	r3, r3, #1
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d009      	beq.n	800a1e0 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	2210      	movs	r2, #16
 800a1d2:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a1d8:	f043 0204 	orr.w	r2, r3, #4
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a1e6:	b2db      	uxtb	r3, r3
 800a1e8:	2b60      	cmp	r3, #96	; 0x60
 800a1ea:	d10b      	bne.n	800a204 <I2C_ITMasterCplt+0xac>
 800a1ec:	697b      	ldr	r3, [r7, #20]
 800a1ee:	089b      	lsrs	r3, r3, #2
 800a1f0:	f003 0301 	and.w	r3, r3, #1
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	d005      	beq.n	800a204 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1fe:	b2db      	uxtb	r3, r3
 800a200:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 800a202:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800a204:	6878      	ldr	r0, [r7, #4]
 800a206:	f000 fbb6 	bl	800a976 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a20e:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a216:	b2db      	uxtb	r3, r3
 800a218:	2b60      	cmp	r3, #96	; 0x60
 800a21a:	d002      	beq.n	800a222 <I2C_ITMasterCplt+0xca>
 800a21c:	693b      	ldr	r3, [r7, #16]
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d006      	beq.n	800a230 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a226:	4619      	mov	r1, r3
 800a228:	6878      	ldr	r0, [r7, #4]
 800a22a:	f000 faad 	bl	800a788 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 800a22e:	e054      	b.n	800a2da <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a236:	b2db      	uxtb	r3, r3
 800a238:	2b21      	cmp	r3, #33	; 0x21
 800a23a:	d124      	bne.n	800a286 <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	2220      	movs	r2, #32
 800a240:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	2200      	movs	r2, #0
 800a248:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800a250:	b2db      	uxtb	r3, r3
 800a252:	2b40      	cmp	r3, #64	; 0x40
 800a254:	d10b      	bne.n	800a26e <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	2200      	movs	r2, #0
 800a25a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	2200      	movs	r2, #0
 800a262:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 800a266:	6878      	ldr	r0, [r7, #4]
 800a268:	f7ff f9b0 	bl	80095cc <HAL_I2C_MemTxCpltCallback>
}
 800a26c:	e035      	b.n	800a2da <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	2200      	movs	r2, #0
 800a272:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	2200      	movs	r2, #0
 800a27a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800a27e:	6878      	ldr	r0, [r7, #4]
 800a280:	f7ff f964 	bl	800954c <HAL_I2C_MasterTxCpltCallback>
}
 800a284:	e029      	b.n	800a2da <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a28c:	b2db      	uxtb	r3, r3
 800a28e:	2b22      	cmp	r3, #34	; 0x22
 800a290:	d123      	bne.n	800a2da <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	2220      	movs	r2, #32
 800a296:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	2200      	movs	r2, #0
 800a29e:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800a2a6:	b2db      	uxtb	r3, r3
 800a2a8:	2b40      	cmp	r3, #64	; 0x40
 800a2aa:	d10b      	bne.n	800a2c4 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	2200      	movs	r2, #0
 800a2b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	2200      	movs	r2, #0
 800a2b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 800a2bc:	6878      	ldr	r0, [r7, #4]
 800a2be:	f7ff f98f 	bl	80095e0 <HAL_I2C_MemRxCpltCallback>
}
 800a2c2:	e00a      	b.n	800a2da <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	2200      	movs	r2, #0
 800a2c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	2200      	movs	r2, #0
 800a2d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800a2d4:	6878      	ldr	r0, [r7, #4]
 800a2d6:	f7ff f943 	bl	8009560 <HAL_I2C_MasterRxCpltCallback>
}
 800a2da:	bf00      	nop
 800a2dc:	3718      	adds	r7, #24
 800a2de:	46bd      	mov	sp, r7
 800a2e0:	bd80      	pop	{r7, pc}
 800a2e2:	bf00      	nop
 800a2e4:	fe00e800 	.word	0xfe00e800
 800a2e8:	ffff0000 	.word	0xffff0000

0800a2ec <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800a2ec:	b580      	push	{r7, lr}
 800a2ee:	b086      	sub	sp, #24
 800a2f0:	af00      	add	r7, sp, #0
 800a2f2:	6078      	str	r0, [r7, #4]
 800a2f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800a2fe:	683b      	ldr	r3, [r7, #0]
 800a300:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a308:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	2220      	movs	r2, #32
 800a310:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800a312:	7bfb      	ldrb	r3, [r7, #15]
 800a314:	2b21      	cmp	r3, #33	; 0x21
 800a316:	d002      	beq.n	800a31e <I2C_ITSlaveCplt+0x32>
 800a318:	7bfb      	ldrb	r3, [r7, #15]
 800a31a:	2b29      	cmp	r3, #41	; 0x29
 800a31c:	d108      	bne.n	800a330 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800a31e:	f248 0101 	movw	r1, #32769	; 0x8001
 800a322:	6878      	ldr	r0, [r7, #4]
 800a324:	f000 fea0 	bl	800b068 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	2221      	movs	r2, #33	; 0x21
 800a32c:	631a      	str	r2, [r3, #48]	; 0x30
 800a32e:	e00d      	b.n	800a34c <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800a330:	7bfb      	ldrb	r3, [r7, #15]
 800a332:	2b22      	cmp	r3, #34	; 0x22
 800a334:	d002      	beq.n	800a33c <I2C_ITSlaveCplt+0x50>
 800a336:	7bfb      	ldrb	r3, [r7, #15]
 800a338:	2b2a      	cmp	r3, #42	; 0x2a
 800a33a:	d107      	bne.n	800a34c <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800a33c:	f248 0102 	movw	r1, #32770	; 0x8002
 800a340:	6878      	ldr	r0, [r7, #4]
 800a342:	f000 fe91 	bl	800b068 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	2222      	movs	r2, #34	; 0x22
 800a34a:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	685a      	ldr	r2, [r3, #4]
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a35a:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	6859      	ldr	r1, [r3, #4]
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	681a      	ldr	r2, [r3, #0]
 800a366:	4b80      	ldr	r3, [pc, #512]	; (800a568 <I2C_ITSlaveCplt+0x27c>)
 800a368:	400b      	ands	r3, r1
 800a36a:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800a36c:	6878      	ldr	r0, [r7, #4]
 800a36e:	f000 fb02 	bl	800a976 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800a372:	693b      	ldr	r3, [r7, #16]
 800a374:	0b9b      	lsrs	r3, r3, #14
 800a376:	f003 0301 	and.w	r3, r3, #1
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d07a      	beq.n	800a474 <I2C_ITSlaveCplt+0x188>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	681a      	ldr	r2, [r3, #0]
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a38c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a392:	2b00      	cmp	r3, #0
 800a394:	f000 8111 	beq.w	800a5ba <I2C_ITSlaveCplt+0x2ce>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	4a73      	ldr	r2, [pc, #460]	; (800a56c <I2C_ITSlaveCplt+0x280>)
 800a3a0:	4293      	cmp	r3, r2
 800a3a2:	d059      	beq.n	800a458 <I2C_ITSlaveCplt+0x16c>
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	4a71      	ldr	r2, [pc, #452]	; (800a570 <I2C_ITSlaveCplt+0x284>)
 800a3ac:	4293      	cmp	r3, r2
 800a3ae:	d053      	beq.n	800a458 <I2C_ITSlaveCplt+0x16c>
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	4a6f      	ldr	r2, [pc, #444]	; (800a574 <I2C_ITSlaveCplt+0x288>)
 800a3b8:	4293      	cmp	r3, r2
 800a3ba:	d04d      	beq.n	800a458 <I2C_ITSlaveCplt+0x16c>
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	4a6d      	ldr	r2, [pc, #436]	; (800a578 <I2C_ITSlaveCplt+0x28c>)
 800a3c4:	4293      	cmp	r3, r2
 800a3c6:	d047      	beq.n	800a458 <I2C_ITSlaveCplt+0x16c>
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	4a6b      	ldr	r2, [pc, #428]	; (800a57c <I2C_ITSlaveCplt+0x290>)
 800a3d0:	4293      	cmp	r3, r2
 800a3d2:	d041      	beq.n	800a458 <I2C_ITSlaveCplt+0x16c>
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	4a69      	ldr	r2, [pc, #420]	; (800a580 <I2C_ITSlaveCplt+0x294>)
 800a3dc:	4293      	cmp	r3, r2
 800a3de:	d03b      	beq.n	800a458 <I2C_ITSlaveCplt+0x16c>
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	4a67      	ldr	r2, [pc, #412]	; (800a584 <I2C_ITSlaveCplt+0x298>)
 800a3e8:	4293      	cmp	r3, r2
 800a3ea:	d035      	beq.n	800a458 <I2C_ITSlaveCplt+0x16c>
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	4a65      	ldr	r2, [pc, #404]	; (800a588 <I2C_ITSlaveCplt+0x29c>)
 800a3f4:	4293      	cmp	r3, r2
 800a3f6:	d02f      	beq.n	800a458 <I2C_ITSlaveCplt+0x16c>
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	4a63      	ldr	r2, [pc, #396]	; (800a58c <I2C_ITSlaveCplt+0x2a0>)
 800a400:	4293      	cmp	r3, r2
 800a402:	d029      	beq.n	800a458 <I2C_ITSlaveCplt+0x16c>
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	4a61      	ldr	r2, [pc, #388]	; (800a590 <I2C_ITSlaveCplt+0x2a4>)
 800a40c:	4293      	cmp	r3, r2
 800a40e:	d023      	beq.n	800a458 <I2C_ITSlaveCplt+0x16c>
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	4a5f      	ldr	r2, [pc, #380]	; (800a594 <I2C_ITSlaveCplt+0x2a8>)
 800a418:	4293      	cmp	r3, r2
 800a41a:	d01d      	beq.n	800a458 <I2C_ITSlaveCplt+0x16c>
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	4a5d      	ldr	r2, [pc, #372]	; (800a598 <I2C_ITSlaveCplt+0x2ac>)
 800a424:	4293      	cmp	r3, r2
 800a426:	d017      	beq.n	800a458 <I2C_ITSlaveCplt+0x16c>
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	4a5b      	ldr	r2, [pc, #364]	; (800a59c <I2C_ITSlaveCplt+0x2b0>)
 800a430:	4293      	cmp	r3, r2
 800a432:	d011      	beq.n	800a458 <I2C_ITSlaveCplt+0x16c>
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	4a59      	ldr	r2, [pc, #356]	; (800a5a0 <I2C_ITSlaveCplt+0x2b4>)
 800a43c:	4293      	cmp	r3, r2
 800a43e:	d00b      	beq.n	800a458 <I2C_ITSlaveCplt+0x16c>
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	4a57      	ldr	r2, [pc, #348]	; (800a5a4 <I2C_ITSlaveCplt+0x2b8>)
 800a448:	4293      	cmp	r3, r2
 800a44a:	d005      	beq.n	800a458 <I2C_ITSlaveCplt+0x16c>
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	4a55      	ldr	r2, [pc, #340]	; (800a5a8 <I2C_ITSlaveCplt+0x2bc>)
 800a454:	4293      	cmp	r3, r2
 800a456:	d105      	bne.n	800a464 <I2C_ITSlaveCplt+0x178>
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	685b      	ldr	r3, [r3, #4]
 800a460:	b29b      	uxth	r3, r3
 800a462:	e004      	b.n	800a46e <I2C_ITSlaveCplt+0x182>
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	685b      	ldr	r3, [r3, #4]
 800a46c:	b29b      	uxth	r3, r3
 800a46e:	687a      	ldr	r2, [r7, #4]
 800a470:	8553      	strh	r3, [r2, #42]	; 0x2a
 800a472:	e0a2      	b.n	800a5ba <I2C_ITSlaveCplt+0x2ce>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800a474:	693b      	ldr	r3, [r7, #16]
 800a476:	0bdb      	lsrs	r3, r3, #15
 800a478:	f003 0301 	and.w	r3, r3, #1
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	f000 809c 	beq.w	800a5ba <I2C_ITSlaveCplt+0x2ce>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	681a      	ldr	r2, [r3, #0]
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a490:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a496:	2b00      	cmp	r3, #0
 800a498:	f000 808f 	beq.w	800a5ba <I2C_ITSlaveCplt+0x2ce>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	4a32      	ldr	r2, [pc, #200]	; (800a56c <I2C_ITSlaveCplt+0x280>)
 800a4a4:	4293      	cmp	r3, r2
 800a4a6:	d059      	beq.n	800a55c <I2C_ITSlaveCplt+0x270>
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	4a30      	ldr	r2, [pc, #192]	; (800a570 <I2C_ITSlaveCplt+0x284>)
 800a4b0:	4293      	cmp	r3, r2
 800a4b2:	d053      	beq.n	800a55c <I2C_ITSlaveCplt+0x270>
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	4a2e      	ldr	r2, [pc, #184]	; (800a574 <I2C_ITSlaveCplt+0x288>)
 800a4bc:	4293      	cmp	r3, r2
 800a4be:	d04d      	beq.n	800a55c <I2C_ITSlaveCplt+0x270>
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	4a2c      	ldr	r2, [pc, #176]	; (800a578 <I2C_ITSlaveCplt+0x28c>)
 800a4c8:	4293      	cmp	r3, r2
 800a4ca:	d047      	beq.n	800a55c <I2C_ITSlaveCplt+0x270>
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	4a2a      	ldr	r2, [pc, #168]	; (800a57c <I2C_ITSlaveCplt+0x290>)
 800a4d4:	4293      	cmp	r3, r2
 800a4d6:	d041      	beq.n	800a55c <I2C_ITSlaveCplt+0x270>
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	4a28      	ldr	r2, [pc, #160]	; (800a580 <I2C_ITSlaveCplt+0x294>)
 800a4e0:	4293      	cmp	r3, r2
 800a4e2:	d03b      	beq.n	800a55c <I2C_ITSlaveCplt+0x270>
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	4a26      	ldr	r2, [pc, #152]	; (800a584 <I2C_ITSlaveCplt+0x298>)
 800a4ec:	4293      	cmp	r3, r2
 800a4ee:	d035      	beq.n	800a55c <I2C_ITSlaveCplt+0x270>
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	4a24      	ldr	r2, [pc, #144]	; (800a588 <I2C_ITSlaveCplt+0x29c>)
 800a4f8:	4293      	cmp	r3, r2
 800a4fa:	d02f      	beq.n	800a55c <I2C_ITSlaveCplt+0x270>
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	4a22      	ldr	r2, [pc, #136]	; (800a58c <I2C_ITSlaveCplt+0x2a0>)
 800a504:	4293      	cmp	r3, r2
 800a506:	d029      	beq.n	800a55c <I2C_ITSlaveCplt+0x270>
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	4a20      	ldr	r2, [pc, #128]	; (800a590 <I2C_ITSlaveCplt+0x2a4>)
 800a510:	4293      	cmp	r3, r2
 800a512:	d023      	beq.n	800a55c <I2C_ITSlaveCplt+0x270>
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	4a1e      	ldr	r2, [pc, #120]	; (800a594 <I2C_ITSlaveCplt+0x2a8>)
 800a51c:	4293      	cmp	r3, r2
 800a51e:	d01d      	beq.n	800a55c <I2C_ITSlaveCplt+0x270>
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	4a1c      	ldr	r2, [pc, #112]	; (800a598 <I2C_ITSlaveCplt+0x2ac>)
 800a528:	4293      	cmp	r3, r2
 800a52a:	d017      	beq.n	800a55c <I2C_ITSlaveCplt+0x270>
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	4a1a      	ldr	r2, [pc, #104]	; (800a59c <I2C_ITSlaveCplt+0x2b0>)
 800a534:	4293      	cmp	r3, r2
 800a536:	d011      	beq.n	800a55c <I2C_ITSlaveCplt+0x270>
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	4a18      	ldr	r2, [pc, #96]	; (800a5a0 <I2C_ITSlaveCplt+0x2b4>)
 800a540:	4293      	cmp	r3, r2
 800a542:	d00b      	beq.n	800a55c <I2C_ITSlaveCplt+0x270>
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	4a16      	ldr	r2, [pc, #88]	; (800a5a4 <I2C_ITSlaveCplt+0x2b8>)
 800a54c:	4293      	cmp	r3, r2
 800a54e:	d005      	beq.n	800a55c <I2C_ITSlaveCplt+0x270>
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	4a14      	ldr	r2, [pc, #80]	; (800a5a8 <I2C_ITSlaveCplt+0x2bc>)
 800a558:	4293      	cmp	r3, r2
 800a55a:	d127      	bne.n	800a5ac <I2C_ITSlaveCplt+0x2c0>
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	685b      	ldr	r3, [r3, #4]
 800a564:	b29b      	uxth	r3, r3
 800a566:	e026      	b.n	800a5b6 <I2C_ITSlaveCplt+0x2ca>
 800a568:	fe00e800 	.word	0xfe00e800
 800a56c:	40020010 	.word	0x40020010
 800a570:	40020028 	.word	0x40020028
 800a574:	40020040 	.word	0x40020040
 800a578:	40020058 	.word	0x40020058
 800a57c:	40020070 	.word	0x40020070
 800a580:	40020088 	.word	0x40020088
 800a584:	400200a0 	.word	0x400200a0
 800a588:	400200b8 	.word	0x400200b8
 800a58c:	40020410 	.word	0x40020410
 800a590:	40020428 	.word	0x40020428
 800a594:	40020440 	.word	0x40020440
 800a598:	40020458 	.word	0x40020458
 800a59c:	40020470 	.word	0x40020470
 800a5a0:	40020488 	.word	0x40020488
 800a5a4:	400204a0 	.word	0x400204a0
 800a5a8:	400204b8 	.word	0x400204b8
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	685b      	ldr	r3, [r3, #4]
 800a5b4:	b29b      	uxth	r3, r3
 800a5b6:	687a      	ldr	r2, [r7, #4]
 800a5b8:	8553      	strh	r3, [r2, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800a5ba:	697b      	ldr	r3, [r7, #20]
 800a5bc:	089b      	lsrs	r3, r3, #2
 800a5be:	f003 0301 	and.w	r3, r3, #1
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d020      	beq.n	800a608 <I2C_ITSlaveCplt+0x31c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800a5c6:	697b      	ldr	r3, [r7, #20]
 800a5c8:	f023 0304 	bic.w	r3, r3, #4
 800a5cc:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5d8:	b2d2      	uxtb	r2, r2
 800a5da:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5e0:	1c5a      	adds	r2, r3, #1
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d00c      	beq.n	800a608 <I2C_ITSlaveCplt+0x31c>
    {
      hi2c->XferSize--;
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a5f2:	3b01      	subs	r3, #1
 800a5f4:	b29a      	uxth	r2, r3
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a5fe:	b29b      	uxth	r3, r3
 800a600:	3b01      	subs	r3, #1
 800a602:	b29a      	uxth	r2, r3
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a60c:	b29b      	uxth	r3, r3
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d005      	beq.n	800a61e <I2C_ITSlaveCplt+0x332>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a616:	f043 0204 	orr.w	r2, r3, #4
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	2200      	movs	r2, #0
 800a622:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	2200      	movs	r2, #0
 800a62a:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a630:	2b00      	cmp	r3, #0
 800a632:	d010      	beq.n	800a656 <I2C_ITSlaveCplt+0x36a>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a638:	4619      	mov	r1, r3
 800a63a:	6878      	ldr	r0, [r7, #4]
 800a63c:	f000 f8a4 	bl	800a788 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a646:	b2db      	uxtb	r3, r3
 800a648:	2b28      	cmp	r3, #40	; 0x28
 800a64a:	d141      	bne.n	800a6d0 <I2C_ITSlaveCplt+0x3e4>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800a64c:	6979      	ldr	r1, [r7, #20]
 800a64e:	6878      	ldr	r0, [r7, #4]
 800a650:	f000 f844 	bl	800a6dc <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800a654:	e03c      	b.n	800a6d0 <I2C_ITSlaveCplt+0x3e4>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a65a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800a65e:	d014      	beq.n	800a68a <I2C_ITSlaveCplt+0x39e>
    I2C_ITSlaveSeqCplt(hi2c);
 800a660:	6878      	ldr	r0, [r7, #4]
 800a662:	f7ff fd1a 	bl	800a09a <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	4a1b      	ldr	r2, [pc, #108]	; (800a6d8 <I2C_ITSlaveCplt+0x3ec>)
 800a66a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	2220      	movs	r2, #32
 800a670:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	2200      	movs	r2, #0
 800a678:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	2200      	movs	r2, #0
 800a67e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800a682:	6878      	ldr	r0, [r7, #4]
 800a684:	f7fe ff98 	bl	80095b8 <HAL_I2C_ListenCpltCallback>
}
 800a688:	e022      	b.n	800a6d0 <I2C_ITSlaveCplt+0x3e4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a690:	b2db      	uxtb	r3, r3
 800a692:	2b22      	cmp	r3, #34	; 0x22
 800a694:	d10e      	bne.n	800a6b4 <I2C_ITSlaveCplt+0x3c8>
    hi2c->State = HAL_I2C_STATE_READY;
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	2220      	movs	r2, #32
 800a69a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	2200      	movs	r2, #0
 800a6a2:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	2200      	movs	r2, #0
 800a6a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800a6ac:	6878      	ldr	r0, [r7, #4]
 800a6ae:	f7fe ff6b 	bl	8009588 <HAL_I2C_SlaveRxCpltCallback>
}
 800a6b2:	e00d      	b.n	800a6d0 <I2C_ITSlaveCplt+0x3e4>
    hi2c->State = HAL_I2C_STATE_READY;
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	2220      	movs	r2, #32
 800a6b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	2200      	movs	r2, #0
 800a6c0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	2200      	movs	r2, #0
 800a6c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800a6ca:	6878      	ldr	r0, [r7, #4]
 800a6cc:	f7fe ff52 	bl	8009574 <HAL_I2C_SlaveTxCpltCallback>
}
 800a6d0:	bf00      	nop
 800a6d2:	3718      	adds	r7, #24
 800a6d4:	46bd      	mov	sp, r7
 800a6d6:	bd80      	pop	{r7, pc}
 800a6d8:	ffff0000 	.word	0xffff0000

0800a6dc <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800a6dc:	b580      	push	{r7, lr}
 800a6de:	b082      	sub	sp, #8
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	6078      	str	r0, [r7, #4]
 800a6e4:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	4a26      	ldr	r2, [pc, #152]	; (800a784 <I2C_ITListenCplt+0xa8>)
 800a6ea:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	2200      	movs	r2, #0
 800a6f0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	2220      	movs	r2, #32
 800a6f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	2200      	movs	r2, #0
 800a6fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	2200      	movs	r2, #0
 800a706:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800a708:	683b      	ldr	r3, [r7, #0]
 800a70a:	089b      	lsrs	r3, r3, #2
 800a70c:	f003 0301 	and.w	r3, r3, #1
 800a710:	2b00      	cmp	r3, #0
 800a712:	d022      	beq.n	800a75a <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a71e:	b2d2      	uxtb	r2, r2
 800a720:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a726:	1c5a      	adds	r2, r3, #1
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a730:	2b00      	cmp	r3, #0
 800a732:	d012      	beq.n	800a75a <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a738:	3b01      	subs	r3, #1
 800a73a:	b29a      	uxth	r2, r3
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a744:	b29b      	uxth	r3, r3
 800a746:	3b01      	subs	r3, #1
 800a748:	b29a      	uxth	r2, r3
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a752:	f043 0204 	orr.w	r2, r3, #4
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800a75a:	f248 0103 	movw	r1, #32771	; 0x8003
 800a75e:	6878      	ldr	r0, [r7, #4]
 800a760:	f000 fc82 	bl	800b068 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	2210      	movs	r2, #16
 800a76a:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	2200      	movs	r2, #0
 800a770:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800a774:	6878      	ldr	r0, [r7, #4]
 800a776:	f7fe ff1f 	bl	80095b8 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800a77a:	bf00      	nop
 800a77c:	3708      	adds	r7, #8
 800a77e:	46bd      	mov	sp, r7
 800a780:	bd80      	pop	{r7, pc}
 800a782:	bf00      	nop
 800a784:	ffff0000 	.word	0xffff0000

0800a788 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800a788:	b580      	push	{r7, lr}
 800a78a:	b084      	sub	sp, #16
 800a78c:	af00      	add	r7, sp, #0
 800a78e:	6078      	str	r0, [r7, #4]
 800a790:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a798:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	2200      	movs	r2, #0
 800a79e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	4a5d      	ldr	r2, [pc, #372]	; (800a91c <I2C_ITError+0x194>)
 800a7a6:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	2200      	movs	r2, #0
 800a7ac:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a7b2:	683b      	ldr	r3, [r7, #0]
 800a7b4:	431a      	orrs	r2, r3
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800a7ba:	7bfb      	ldrb	r3, [r7, #15]
 800a7bc:	2b28      	cmp	r3, #40	; 0x28
 800a7be:	d005      	beq.n	800a7cc <I2C_ITError+0x44>
 800a7c0:	7bfb      	ldrb	r3, [r7, #15]
 800a7c2:	2b29      	cmp	r3, #41	; 0x29
 800a7c4:	d002      	beq.n	800a7cc <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800a7c6:	7bfb      	ldrb	r3, [r7, #15]
 800a7c8:	2b2a      	cmp	r3, #42	; 0x2a
 800a7ca:	d10b      	bne.n	800a7e4 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800a7cc:	2103      	movs	r1, #3
 800a7ce:	6878      	ldr	r0, [r7, #4]
 800a7d0:	f000 fc4a 	bl	800b068 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	2228      	movs	r2, #40	; 0x28
 800a7d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	4a50      	ldr	r2, [pc, #320]	; (800a920 <I2C_ITError+0x198>)
 800a7e0:	635a      	str	r2, [r3, #52]	; 0x34
 800a7e2:	e011      	b.n	800a808 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800a7e4:	f248 0103 	movw	r1, #32771	; 0x8003
 800a7e8:	6878      	ldr	r0, [r7, #4]
 800a7ea:	f000 fc3d 	bl	800b068 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a7f4:	b2db      	uxtb	r3, r3
 800a7f6:	2b60      	cmp	r3, #96	; 0x60
 800a7f8:	d003      	beq.n	800a802 <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	2220      	movs	r2, #32
 800a7fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	2200      	movs	r2, #0
 800a806:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a80c:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a812:	2b00      	cmp	r3, #0
 800a814:	d039      	beq.n	800a88a <I2C_ITError+0x102>
 800a816:	68bb      	ldr	r3, [r7, #8]
 800a818:	2b11      	cmp	r3, #17
 800a81a:	d002      	beq.n	800a822 <I2C_ITError+0x9a>
 800a81c:	68bb      	ldr	r3, [r7, #8]
 800a81e:	2b21      	cmp	r3, #33	; 0x21
 800a820:	d133      	bne.n	800a88a <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a82c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a830:	d107      	bne.n	800a842 <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	681a      	ldr	r2, [r3, #0]
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a840:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a846:	4618      	mov	r0, r3
 800a848:	f7fd fce4 	bl	8008214 <HAL_DMA_GetState>
 800a84c:	4603      	mov	r3, r0
 800a84e:	2b01      	cmp	r3, #1
 800a850:	d017      	beq.n	800a882 <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a856:	4a33      	ldr	r2, [pc, #204]	; (800a924 <I2C_ITError+0x19c>)
 800a858:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	2200      	movs	r2, #0
 800a85e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a866:	4618      	mov	r0, r3
 800a868:	f7fc fb66 	bl	8006f38 <HAL_DMA_Abort_IT>
 800a86c:	4603      	mov	r3, r0
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d04d      	beq.n	800a90e <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a876:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a878:	687a      	ldr	r2, [r7, #4]
 800a87a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a87c:	4610      	mov	r0, r2
 800a87e:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800a880:	e045      	b.n	800a90e <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800a882:	6878      	ldr	r0, [r7, #4]
 800a884:	f000 f850 	bl	800a928 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800a888:	e041      	b.n	800a90e <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d039      	beq.n	800a906 <I2C_ITError+0x17e>
 800a892:	68bb      	ldr	r3, [r7, #8]
 800a894:	2b12      	cmp	r3, #18
 800a896:	d002      	beq.n	800a89e <I2C_ITError+0x116>
 800a898:	68bb      	ldr	r3, [r7, #8]
 800a89a:	2b22      	cmp	r3, #34	; 0x22
 800a89c:	d133      	bne.n	800a906 <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a8a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a8ac:	d107      	bne.n	800a8be <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	681a      	ldr	r2, [r3, #0]
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a8bc:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a8c2:	4618      	mov	r0, r3
 800a8c4:	f7fd fca6 	bl	8008214 <HAL_DMA_GetState>
 800a8c8:	4603      	mov	r3, r0
 800a8ca:	2b01      	cmp	r3, #1
 800a8cc:	d017      	beq.n	800a8fe <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a8d2:	4a14      	ldr	r2, [pc, #80]	; (800a924 <I2C_ITError+0x19c>)
 800a8d4:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	2200      	movs	r2, #0
 800a8da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a8e2:	4618      	mov	r0, r3
 800a8e4:	f7fc fb28 	bl	8006f38 <HAL_DMA_Abort_IT>
 800a8e8:	4603      	mov	r3, r0
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d011      	beq.n	800a912 <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a8f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a8f4:	687a      	ldr	r2, [r7, #4]
 800a8f6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800a8f8:	4610      	mov	r0, r2
 800a8fa:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800a8fc:	e009      	b.n	800a912 <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800a8fe:	6878      	ldr	r0, [r7, #4]
 800a900:	f000 f812 	bl	800a928 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800a904:	e005      	b.n	800a912 <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800a906:	6878      	ldr	r0, [r7, #4]
 800a908:	f000 f80e 	bl	800a928 <I2C_TreatErrorCallback>
  }
}
 800a90c:	e002      	b.n	800a914 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800a90e:	bf00      	nop
 800a910:	e000      	b.n	800a914 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800a912:	bf00      	nop
}
 800a914:	bf00      	nop
 800a916:	3710      	adds	r7, #16
 800a918:	46bd      	mov	sp, r7
 800a91a:	bd80      	pop	{r7, pc}
 800a91c:	ffff0000 	.word	0xffff0000
 800a920:	0800961d 	.word	0x0800961d
 800a924:	0800acc5 	.word	0x0800acc5

0800a928 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800a928:	b580      	push	{r7, lr}
 800a92a:	b082      	sub	sp, #8
 800a92c:	af00      	add	r7, sp, #0
 800a92e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a936:	b2db      	uxtb	r3, r3
 800a938:	2b60      	cmp	r3, #96	; 0x60
 800a93a:	d10e      	bne.n	800a95a <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	2220      	movs	r2, #32
 800a940:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	2200      	movs	r2, #0
 800a948:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	2200      	movs	r2, #0
 800a94e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800a952:	6878      	ldr	r0, [r7, #4]
 800a954:	f7fe fe58 	bl	8009608 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800a958:	e009      	b.n	800a96e <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	2200      	movs	r2, #0
 800a95e:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	2200      	movs	r2, #0
 800a964:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800a968:	6878      	ldr	r0, [r7, #4]
 800a96a:	f7fe fe43 	bl	80095f4 <HAL_I2C_ErrorCallback>
}
 800a96e:	bf00      	nop
 800a970:	3708      	adds	r7, #8
 800a972:	46bd      	mov	sp, r7
 800a974:	bd80      	pop	{r7, pc}

0800a976 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800a976:	b480      	push	{r7}
 800a978:	b083      	sub	sp, #12
 800a97a:	af00      	add	r7, sp, #0
 800a97c:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	699b      	ldr	r3, [r3, #24]
 800a984:	f003 0302 	and.w	r3, r3, #2
 800a988:	2b02      	cmp	r3, #2
 800a98a:	d103      	bne.n	800a994 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	2200      	movs	r2, #0
 800a992:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	699b      	ldr	r3, [r3, #24]
 800a99a:	f003 0301 	and.w	r3, r3, #1
 800a99e:	2b01      	cmp	r3, #1
 800a9a0:	d007      	beq.n	800a9b2 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	699a      	ldr	r2, [r3, #24]
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	f042 0201 	orr.w	r2, r2, #1
 800a9b0:	619a      	str	r2, [r3, #24]
  }
}
 800a9b2:	bf00      	nop
 800a9b4:	370c      	adds	r7, #12
 800a9b6:	46bd      	mov	sp, r7
 800a9b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9bc:	4770      	bx	lr

0800a9be <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a9be:	b580      	push	{r7, lr}
 800a9c0:	b084      	sub	sp, #16
 800a9c2:	af00      	add	r7, sp, #0
 800a9c4:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a9ca:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	681a      	ldr	r2, [r3, #0]
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a9da:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a9e0:	b29b      	uxth	r3, r3
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d104      	bne.n	800a9f0 <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800a9e6:	2120      	movs	r1, #32
 800a9e8:	68f8      	ldr	r0, [r7, #12]
 800a9ea:	f000 fad9 	bl	800afa0 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 800a9ee:	e02d      	b.n	800aa4c <I2C_DMAMasterReceiveCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9f4:	68fa      	ldr	r2, [r7, #12]
 800a9f6:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 800a9f8:	441a      	add	r2, r3
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800aa02:	b29b      	uxth	r3, r3
 800aa04:	2bff      	cmp	r3, #255	; 0xff
 800aa06:	d903      	bls.n	800aa10 <I2C_DMAMasterReceiveCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	22ff      	movs	r2, #255	; 0xff
 800aa0c:	851a      	strh	r2, [r3, #40]	; 0x28
 800aa0e:	e004      	b.n	800aa1a <I2C_DMAMasterReceiveCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800aa14:	b29a      	uxth	r2, r3
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize) != HAL_OK)
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	3324      	adds	r3, #36	; 0x24
 800aa24:	4619      	mov	r1, r3
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa2a:	461a      	mov	r2, r3
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800aa30:	f7fb fcfa 	bl	8006428 <HAL_DMA_Start_IT>
 800aa34:	4603      	mov	r3, r0
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d004      	beq.n	800aa44 <I2C_DMAMasterReceiveCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800aa3a:	2110      	movs	r1, #16
 800aa3c:	68f8      	ldr	r0, [r7, #12]
 800aa3e:	f7ff fea3 	bl	800a788 <I2C_ITError>
}
 800aa42:	e003      	b.n	800aa4c <I2C_DMAMasterReceiveCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 800aa44:	2140      	movs	r1, #64	; 0x40
 800aa46:	68f8      	ldr	r0, [r7, #12]
 800aa48:	f000 faaa 	bl	800afa0 <I2C_Enable_IRQ>
}
 800aa4c:	bf00      	nop
 800aa4e:	3710      	adds	r7, #16
 800aa50:	46bd      	mov	sp, r7
 800aa52:	bd80      	pop	{r7, pc}

0800aa54 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800aa54:	b580      	push	{r7, lr}
 800aa56:	b084      	sub	sp, #16
 800aa58:	af00      	add	r7, sp, #0
 800aa5a:	6078      	str	r0, [r7, #4]
  uint32_t treatdmaerror = 0U;
 800aa5c:	2300      	movs	r3, #0
 800aa5e:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa64:	60bb      	str	r3, [r7, #8]

  if (hi2c->hdmatx != NULL)
 800aa66:	68bb      	ldr	r3, [r7, #8]
 800aa68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d076      	beq.n	800ab5c <I2C_DMAError+0x108>
  {
    if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
 800aa6e:	68bb      	ldr	r3, [r7, #8]
 800aa70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	4a83      	ldr	r2, [pc, #524]	; (800ac84 <I2C_DMAError+0x230>)
 800aa76:	4293      	cmp	r3, r2
 800aa78:	d059      	beq.n	800ab2e <I2C_DMAError+0xda>
 800aa7a:	68bb      	ldr	r3, [r7, #8]
 800aa7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	4a81      	ldr	r2, [pc, #516]	; (800ac88 <I2C_DMAError+0x234>)
 800aa82:	4293      	cmp	r3, r2
 800aa84:	d053      	beq.n	800ab2e <I2C_DMAError+0xda>
 800aa86:	68bb      	ldr	r3, [r7, #8]
 800aa88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	4a7f      	ldr	r2, [pc, #508]	; (800ac8c <I2C_DMAError+0x238>)
 800aa8e:	4293      	cmp	r3, r2
 800aa90:	d04d      	beq.n	800ab2e <I2C_DMAError+0xda>
 800aa92:	68bb      	ldr	r3, [r7, #8]
 800aa94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	4a7d      	ldr	r2, [pc, #500]	; (800ac90 <I2C_DMAError+0x23c>)
 800aa9a:	4293      	cmp	r3, r2
 800aa9c:	d047      	beq.n	800ab2e <I2C_DMAError+0xda>
 800aa9e:	68bb      	ldr	r3, [r7, #8]
 800aaa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	4a7b      	ldr	r2, [pc, #492]	; (800ac94 <I2C_DMAError+0x240>)
 800aaa6:	4293      	cmp	r3, r2
 800aaa8:	d041      	beq.n	800ab2e <I2C_DMAError+0xda>
 800aaaa:	68bb      	ldr	r3, [r7, #8]
 800aaac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	4a79      	ldr	r2, [pc, #484]	; (800ac98 <I2C_DMAError+0x244>)
 800aab2:	4293      	cmp	r3, r2
 800aab4:	d03b      	beq.n	800ab2e <I2C_DMAError+0xda>
 800aab6:	68bb      	ldr	r3, [r7, #8]
 800aab8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	4a77      	ldr	r2, [pc, #476]	; (800ac9c <I2C_DMAError+0x248>)
 800aabe:	4293      	cmp	r3, r2
 800aac0:	d035      	beq.n	800ab2e <I2C_DMAError+0xda>
 800aac2:	68bb      	ldr	r3, [r7, #8]
 800aac4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	4a75      	ldr	r2, [pc, #468]	; (800aca0 <I2C_DMAError+0x24c>)
 800aaca:	4293      	cmp	r3, r2
 800aacc:	d02f      	beq.n	800ab2e <I2C_DMAError+0xda>
 800aace:	68bb      	ldr	r3, [r7, #8]
 800aad0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	4a73      	ldr	r2, [pc, #460]	; (800aca4 <I2C_DMAError+0x250>)
 800aad6:	4293      	cmp	r3, r2
 800aad8:	d029      	beq.n	800ab2e <I2C_DMAError+0xda>
 800aada:	68bb      	ldr	r3, [r7, #8]
 800aadc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	4a71      	ldr	r2, [pc, #452]	; (800aca8 <I2C_DMAError+0x254>)
 800aae2:	4293      	cmp	r3, r2
 800aae4:	d023      	beq.n	800ab2e <I2C_DMAError+0xda>
 800aae6:	68bb      	ldr	r3, [r7, #8]
 800aae8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	4a6f      	ldr	r2, [pc, #444]	; (800acac <I2C_DMAError+0x258>)
 800aaee:	4293      	cmp	r3, r2
 800aaf0:	d01d      	beq.n	800ab2e <I2C_DMAError+0xda>
 800aaf2:	68bb      	ldr	r3, [r7, #8]
 800aaf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	4a6d      	ldr	r2, [pc, #436]	; (800acb0 <I2C_DMAError+0x25c>)
 800aafa:	4293      	cmp	r3, r2
 800aafc:	d017      	beq.n	800ab2e <I2C_DMAError+0xda>
 800aafe:	68bb      	ldr	r3, [r7, #8]
 800ab00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	4a6b      	ldr	r2, [pc, #428]	; (800acb4 <I2C_DMAError+0x260>)
 800ab06:	4293      	cmp	r3, r2
 800ab08:	d011      	beq.n	800ab2e <I2C_DMAError+0xda>
 800ab0a:	68bb      	ldr	r3, [r7, #8]
 800ab0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	4a69      	ldr	r2, [pc, #420]	; (800acb8 <I2C_DMAError+0x264>)
 800ab12:	4293      	cmp	r3, r2
 800ab14:	d00b      	beq.n	800ab2e <I2C_DMAError+0xda>
 800ab16:	68bb      	ldr	r3, [r7, #8]
 800ab18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	4a67      	ldr	r2, [pc, #412]	; (800acbc <I2C_DMAError+0x268>)
 800ab1e:	4293      	cmp	r3, r2
 800ab20:	d005      	beq.n	800ab2e <I2C_DMAError+0xda>
 800ab22:	68bb      	ldr	r3, [r7, #8]
 800ab24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	4a65      	ldr	r2, [pc, #404]	; (800acc0 <I2C_DMAError+0x26c>)
 800ab2a:	4293      	cmp	r3, r2
 800ab2c:	d109      	bne.n	800ab42 <I2C_DMAError+0xee>
 800ab2e:	68bb      	ldr	r3, [r7, #8]
 800ab30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	685b      	ldr	r3, [r3, #4]
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	bf0c      	ite	eq
 800ab3a:	2301      	moveq	r3, #1
 800ab3c:	2300      	movne	r3, #0
 800ab3e:	b2db      	uxtb	r3, r3
 800ab40:	e008      	b.n	800ab54 <I2C_DMAError+0x100>
 800ab42:	68bb      	ldr	r3, [r7, #8]
 800ab44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	685b      	ldr	r3, [r3, #4]
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	bf0c      	ite	eq
 800ab4e:	2301      	moveq	r3, #1
 800ab50:	2300      	movne	r3, #0
 800ab52:	b2db      	uxtb	r3, r3
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d001      	beq.n	800ab5c <I2C_DMAError+0x108>
    {
      treatdmaerror = 1U;
 800ab58:	2301      	movs	r3, #1
 800ab5a:	60fb      	str	r3, [r7, #12]
    }
  }

  if (hi2c->hdmarx != NULL)
 800ab5c:	68bb      	ldr	r3, [r7, #8]
 800ab5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d076      	beq.n	800ac52 <I2C_DMAError+0x1fe>
  {
    if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
 800ab64:	68bb      	ldr	r3, [r7, #8]
 800ab66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	4a46      	ldr	r2, [pc, #280]	; (800ac84 <I2C_DMAError+0x230>)
 800ab6c:	4293      	cmp	r3, r2
 800ab6e:	d059      	beq.n	800ac24 <I2C_DMAError+0x1d0>
 800ab70:	68bb      	ldr	r3, [r7, #8]
 800ab72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	4a44      	ldr	r2, [pc, #272]	; (800ac88 <I2C_DMAError+0x234>)
 800ab78:	4293      	cmp	r3, r2
 800ab7a:	d053      	beq.n	800ac24 <I2C_DMAError+0x1d0>
 800ab7c:	68bb      	ldr	r3, [r7, #8]
 800ab7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	4a42      	ldr	r2, [pc, #264]	; (800ac8c <I2C_DMAError+0x238>)
 800ab84:	4293      	cmp	r3, r2
 800ab86:	d04d      	beq.n	800ac24 <I2C_DMAError+0x1d0>
 800ab88:	68bb      	ldr	r3, [r7, #8]
 800ab8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	4a40      	ldr	r2, [pc, #256]	; (800ac90 <I2C_DMAError+0x23c>)
 800ab90:	4293      	cmp	r3, r2
 800ab92:	d047      	beq.n	800ac24 <I2C_DMAError+0x1d0>
 800ab94:	68bb      	ldr	r3, [r7, #8]
 800ab96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	4a3e      	ldr	r2, [pc, #248]	; (800ac94 <I2C_DMAError+0x240>)
 800ab9c:	4293      	cmp	r3, r2
 800ab9e:	d041      	beq.n	800ac24 <I2C_DMAError+0x1d0>
 800aba0:	68bb      	ldr	r3, [r7, #8]
 800aba2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	4a3c      	ldr	r2, [pc, #240]	; (800ac98 <I2C_DMAError+0x244>)
 800aba8:	4293      	cmp	r3, r2
 800abaa:	d03b      	beq.n	800ac24 <I2C_DMAError+0x1d0>
 800abac:	68bb      	ldr	r3, [r7, #8]
 800abae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	4a3a      	ldr	r2, [pc, #232]	; (800ac9c <I2C_DMAError+0x248>)
 800abb4:	4293      	cmp	r3, r2
 800abb6:	d035      	beq.n	800ac24 <I2C_DMAError+0x1d0>
 800abb8:	68bb      	ldr	r3, [r7, #8]
 800abba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	4a38      	ldr	r2, [pc, #224]	; (800aca0 <I2C_DMAError+0x24c>)
 800abc0:	4293      	cmp	r3, r2
 800abc2:	d02f      	beq.n	800ac24 <I2C_DMAError+0x1d0>
 800abc4:	68bb      	ldr	r3, [r7, #8]
 800abc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	4a36      	ldr	r2, [pc, #216]	; (800aca4 <I2C_DMAError+0x250>)
 800abcc:	4293      	cmp	r3, r2
 800abce:	d029      	beq.n	800ac24 <I2C_DMAError+0x1d0>
 800abd0:	68bb      	ldr	r3, [r7, #8]
 800abd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	4a34      	ldr	r2, [pc, #208]	; (800aca8 <I2C_DMAError+0x254>)
 800abd8:	4293      	cmp	r3, r2
 800abda:	d023      	beq.n	800ac24 <I2C_DMAError+0x1d0>
 800abdc:	68bb      	ldr	r3, [r7, #8]
 800abde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	4a32      	ldr	r2, [pc, #200]	; (800acac <I2C_DMAError+0x258>)
 800abe4:	4293      	cmp	r3, r2
 800abe6:	d01d      	beq.n	800ac24 <I2C_DMAError+0x1d0>
 800abe8:	68bb      	ldr	r3, [r7, #8]
 800abea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	4a30      	ldr	r2, [pc, #192]	; (800acb0 <I2C_DMAError+0x25c>)
 800abf0:	4293      	cmp	r3, r2
 800abf2:	d017      	beq.n	800ac24 <I2C_DMAError+0x1d0>
 800abf4:	68bb      	ldr	r3, [r7, #8]
 800abf6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	4a2e      	ldr	r2, [pc, #184]	; (800acb4 <I2C_DMAError+0x260>)
 800abfc:	4293      	cmp	r3, r2
 800abfe:	d011      	beq.n	800ac24 <I2C_DMAError+0x1d0>
 800ac00:	68bb      	ldr	r3, [r7, #8]
 800ac02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	4a2c      	ldr	r2, [pc, #176]	; (800acb8 <I2C_DMAError+0x264>)
 800ac08:	4293      	cmp	r3, r2
 800ac0a:	d00b      	beq.n	800ac24 <I2C_DMAError+0x1d0>
 800ac0c:	68bb      	ldr	r3, [r7, #8]
 800ac0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	4a2a      	ldr	r2, [pc, #168]	; (800acbc <I2C_DMAError+0x268>)
 800ac14:	4293      	cmp	r3, r2
 800ac16:	d005      	beq.n	800ac24 <I2C_DMAError+0x1d0>
 800ac18:	68bb      	ldr	r3, [r7, #8]
 800ac1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	4a28      	ldr	r2, [pc, #160]	; (800acc0 <I2C_DMAError+0x26c>)
 800ac20:	4293      	cmp	r3, r2
 800ac22:	d109      	bne.n	800ac38 <I2C_DMAError+0x1e4>
 800ac24:	68bb      	ldr	r3, [r7, #8]
 800ac26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	685b      	ldr	r3, [r3, #4]
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	bf0c      	ite	eq
 800ac30:	2301      	moveq	r3, #1
 800ac32:	2300      	movne	r3, #0
 800ac34:	b2db      	uxtb	r3, r3
 800ac36:	e008      	b.n	800ac4a <I2C_DMAError+0x1f6>
 800ac38:	68bb      	ldr	r3, [r7, #8]
 800ac3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	685b      	ldr	r3, [r3, #4]
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	bf0c      	ite	eq
 800ac44:	2301      	moveq	r3, #1
 800ac46:	2300      	movne	r3, #0
 800ac48:	b2db      	uxtb	r3, r3
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d001      	beq.n	800ac52 <I2C_DMAError+0x1fe>
    {
      treatdmaerror = 1U;
 800ac4e:	2301      	movs	r3, #1
 800ac50:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Check if a FIFO error is detected, if true normal use case, so no specific action to perform */
  if (!((HAL_DMA_GetError(hdma) == HAL_DMA_ERROR_FE)) && (treatdmaerror != 0U))
 800ac52:	6878      	ldr	r0, [r7, #4]
 800ac54:	f7fd faec 	bl	8008230 <HAL_DMA_GetError>
 800ac58:	4603      	mov	r3, r0
 800ac5a:	2b02      	cmp	r3, #2
 800ac5c:	d00e      	beq.n	800ac7c <I2C_DMAError+0x228>
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d00b      	beq.n	800ac7c <I2C_DMAError+0x228>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800ac64:	68bb      	ldr	r3, [r7, #8]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	685a      	ldr	r2, [r3, #4]
 800ac6a:	68bb      	ldr	r3, [r7, #8]
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800ac72:	605a      	str	r2, [r3, #4]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800ac74:	2110      	movs	r1, #16
 800ac76:	68b8      	ldr	r0, [r7, #8]
 800ac78:	f7ff fd86 	bl	800a788 <I2C_ITError>
  }
}
 800ac7c:	bf00      	nop
 800ac7e:	3710      	adds	r7, #16
 800ac80:	46bd      	mov	sp, r7
 800ac82:	bd80      	pop	{r7, pc}
 800ac84:	40020010 	.word	0x40020010
 800ac88:	40020028 	.word	0x40020028
 800ac8c:	40020040 	.word	0x40020040
 800ac90:	40020058 	.word	0x40020058
 800ac94:	40020070 	.word	0x40020070
 800ac98:	40020088 	.word	0x40020088
 800ac9c:	400200a0 	.word	0x400200a0
 800aca0:	400200b8 	.word	0x400200b8
 800aca4:	40020410 	.word	0x40020410
 800aca8:	40020428 	.word	0x40020428
 800acac:	40020440 	.word	0x40020440
 800acb0:	40020458 	.word	0x40020458
 800acb4:	40020470 	.word	0x40020470
 800acb8:	40020488 	.word	0x40020488
 800acbc:	400204a0 	.word	0x400204a0
 800acc0:	400204b8 	.word	0x400204b8

0800acc4 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800acc4:	b580      	push	{r7, lr}
 800acc6:	b084      	sub	sp, #16
 800acc8:	af00      	add	r7, sp, #0
 800acca:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acd0:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d003      	beq.n	800ace2 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acde:	2200      	movs	r2, #0
 800ace0:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d003      	beq.n	800acf2 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800acee:	2200      	movs	r2, #0
 800acf0:	651a      	str	r2, [r3, #80]	; 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 800acf2:	68f8      	ldr	r0, [r7, #12]
 800acf4:	f7ff fe18 	bl	800a928 <I2C_TreatErrorCallback>
}
 800acf8:	bf00      	nop
 800acfa:	3710      	adds	r7, #16
 800acfc:	46bd      	mov	sp, r7
 800acfe:	bd80      	pop	{r7, pc}

0800ad00 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800ad00:	b580      	push	{r7, lr}
 800ad02:	b084      	sub	sp, #16
 800ad04:	af00      	add	r7, sp, #0
 800ad06:	60f8      	str	r0, [r7, #12]
 800ad08:	60b9      	str	r1, [r7, #8]
 800ad0a:	603b      	str	r3, [r7, #0]
 800ad0c:	4613      	mov	r3, r2
 800ad0e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800ad10:	e022      	b.n	800ad58 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ad12:	683b      	ldr	r3, [r7, #0]
 800ad14:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad18:	d01e      	beq.n	800ad58 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ad1a:	f7fa fedd 	bl	8005ad8 <HAL_GetTick>
 800ad1e:	4602      	mov	r2, r0
 800ad20:	69bb      	ldr	r3, [r7, #24]
 800ad22:	1ad3      	subs	r3, r2, r3
 800ad24:	683a      	ldr	r2, [r7, #0]
 800ad26:	429a      	cmp	r2, r3
 800ad28:	d302      	bcc.n	800ad30 <I2C_WaitOnFlagUntilTimeout+0x30>
 800ad2a:	683b      	ldr	r3, [r7, #0]
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d113      	bne.n	800ad58 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad34:	f043 0220 	orr.w	r2, r3, #32
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	2220      	movs	r2, #32
 800ad40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	2200      	movs	r2, #0
 800ad48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	2200      	movs	r2, #0
 800ad50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800ad54:	2301      	movs	r3, #1
 800ad56:	e00f      	b.n	800ad78 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	699a      	ldr	r2, [r3, #24]
 800ad5e:	68bb      	ldr	r3, [r7, #8]
 800ad60:	4013      	ands	r3, r2
 800ad62:	68ba      	ldr	r2, [r7, #8]
 800ad64:	429a      	cmp	r2, r3
 800ad66:	bf0c      	ite	eq
 800ad68:	2301      	moveq	r3, #1
 800ad6a:	2300      	movne	r3, #0
 800ad6c:	b2db      	uxtb	r3, r3
 800ad6e:	461a      	mov	r2, r3
 800ad70:	79fb      	ldrb	r3, [r7, #7]
 800ad72:	429a      	cmp	r2, r3
 800ad74:	d0cd      	beq.n	800ad12 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800ad76:	2300      	movs	r3, #0
}
 800ad78:	4618      	mov	r0, r3
 800ad7a:	3710      	adds	r7, #16
 800ad7c:	46bd      	mov	sp, r7
 800ad7e:	bd80      	pop	{r7, pc}

0800ad80 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800ad80:	b580      	push	{r7, lr}
 800ad82:	b084      	sub	sp, #16
 800ad84:	af00      	add	r7, sp, #0
 800ad86:	60f8      	str	r0, [r7, #12]
 800ad88:	60b9      	str	r1, [r7, #8]
 800ad8a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800ad8c:	e02c      	b.n	800ade8 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800ad8e:	687a      	ldr	r2, [r7, #4]
 800ad90:	68b9      	ldr	r1, [r7, #8]
 800ad92:	68f8      	ldr	r0, [r7, #12]
 800ad94:	f000 f870 	bl	800ae78 <I2C_IsAcknowledgeFailed>
 800ad98:	4603      	mov	r3, r0
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d001      	beq.n	800ada2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800ad9e:	2301      	movs	r3, #1
 800ada0:	e02a      	b.n	800adf8 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ada2:	68bb      	ldr	r3, [r7, #8]
 800ada4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ada8:	d01e      	beq.n	800ade8 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800adaa:	f7fa fe95 	bl	8005ad8 <HAL_GetTick>
 800adae:	4602      	mov	r2, r0
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	1ad3      	subs	r3, r2, r3
 800adb4:	68ba      	ldr	r2, [r7, #8]
 800adb6:	429a      	cmp	r2, r3
 800adb8:	d302      	bcc.n	800adc0 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800adba:	68bb      	ldr	r3, [r7, #8]
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	d113      	bne.n	800ade8 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800adc4:	f043 0220 	orr.w	r2, r3, #32
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	2220      	movs	r2, #32
 800add0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	2200      	movs	r2, #0
 800add8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	2200      	movs	r2, #0
 800ade0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800ade4:	2301      	movs	r3, #1
 800ade6:	e007      	b.n	800adf8 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	699b      	ldr	r3, [r3, #24]
 800adee:	f003 0302 	and.w	r3, r3, #2
 800adf2:	2b02      	cmp	r3, #2
 800adf4:	d1cb      	bne.n	800ad8e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800adf6:	2300      	movs	r3, #0
}
 800adf8:	4618      	mov	r0, r3
 800adfa:	3710      	adds	r7, #16
 800adfc:	46bd      	mov	sp, r7
 800adfe:	bd80      	pop	{r7, pc}

0800ae00 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800ae00:	b580      	push	{r7, lr}
 800ae02:	b084      	sub	sp, #16
 800ae04:	af00      	add	r7, sp, #0
 800ae06:	60f8      	str	r0, [r7, #12]
 800ae08:	60b9      	str	r1, [r7, #8]
 800ae0a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800ae0c:	e028      	b.n	800ae60 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800ae0e:	687a      	ldr	r2, [r7, #4]
 800ae10:	68b9      	ldr	r1, [r7, #8]
 800ae12:	68f8      	ldr	r0, [r7, #12]
 800ae14:	f000 f830 	bl	800ae78 <I2C_IsAcknowledgeFailed>
 800ae18:	4603      	mov	r3, r0
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d001      	beq.n	800ae22 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800ae1e:	2301      	movs	r3, #1
 800ae20:	e026      	b.n	800ae70 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ae22:	f7fa fe59 	bl	8005ad8 <HAL_GetTick>
 800ae26:	4602      	mov	r2, r0
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	1ad3      	subs	r3, r2, r3
 800ae2c:	68ba      	ldr	r2, [r7, #8]
 800ae2e:	429a      	cmp	r2, r3
 800ae30:	d302      	bcc.n	800ae38 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800ae32:	68bb      	ldr	r3, [r7, #8]
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d113      	bne.n	800ae60 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ae3c:	f043 0220 	orr.w	r2, r3, #32
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	2220      	movs	r2, #32
 800ae48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	2200      	movs	r2, #0
 800ae50:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800ae54:	68fb      	ldr	r3, [r7, #12]
 800ae56:	2200      	movs	r2, #0
 800ae58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800ae5c:	2301      	movs	r3, #1
 800ae5e:	e007      	b.n	800ae70 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800ae60:	68fb      	ldr	r3, [r7, #12]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	699b      	ldr	r3, [r3, #24]
 800ae66:	f003 0320 	and.w	r3, r3, #32
 800ae6a:	2b20      	cmp	r3, #32
 800ae6c:	d1cf      	bne.n	800ae0e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800ae6e:	2300      	movs	r3, #0
}
 800ae70:	4618      	mov	r0, r3
 800ae72:	3710      	adds	r7, #16
 800ae74:	46bd      	mov	sp, r7
 800ae76:	bd80      	pop	{r7, pc}

0800ae78 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800ae78:	b580      	push	{r7, lr}
 800ae7a:	b084      	sub	sp, #16
 800ae7c:	af00      	add	r7, sp, #0
 800ae7e:	60f8      	str	r0, [r7, #12]
 800ae80:	60b9      	str	r1, [r7, #8]
 800ae82:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	699b      	ldr	r3, [r3, #24]
 800ae8a:	f003 0310 	and.w	r3, r3, #16
 800ae8e:	2b10      	cmp	r3, #16
 800ae90:	d151      	bne.n	800af36 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800ae92:	e022      	b.n	800aeda <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800ae94:	68bb      	ldr	r3, [r7, #8]
 800ae96:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae9a:	d01e      	beq.n	800aeda <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ae9c:	f7fa fe1c 	bl	8005ad8 <HAL_GetTick>
 800aea0:	4602      	mov	r2, r0
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	1ad3      	subs	r3, r2, r3
 800aea6:	68ba      	ldr	r2, [r7, #8]
 800aea8:	429a      	cmp	r2, r3
 800aeaa:	d302      	bcc.n	800aeb2 <I2C_IsAcknowledgeFailed+0x3a>
 800aeac:	68bb      	ldr	r3, [r7, #8]
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d113      	bne.n	800aeda <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800aeb2:	68fb      	ldr	r3, [r7, #12]
 800aeb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aeb6:	f043 0220 	orr.w	r2, r3, #32
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	2220      	movs	r2, #32
 800aec2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	2200      	movs	r2, #0
 800aeca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	2200      	movs	r2, #0
 800aed2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800aed6:	2301      	movs	r3, #1
 800aed8:	e02e      	b.n	800af38 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	699b      	ldr	r3, [r3, #24]
 800aee0:	f003 0320 	and.w	r3, r3, #32
 800aee4:	2b20      	cmp	r3, #32
 800aee6:	d1d5      	bne.n	800ae94 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	2210      	movs	r2, #16
 800aeee:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	2220      	movs	r2, #32
 800aef6:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800aef8:	68f8      	ldr	r0, [r7, #12]
 800aefa:	f7ff fd3c 	bl	800a976 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	6859      	ldr	r1, [r3, #4]
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	681a      	ldr	r2, [r3, #0]
 800af08:	4b0d      	ldr	r3, [pc, #52]	; (800af40 <I2C_IsAcknowledgeFailed+0xc8>)
 800af0a:	400b      	ands	r3, r1
 800af0c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800af12:	f043 0204 	orr.w	r2, r3, #4
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	2220      	movs	r2, #32
 800af1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800af22:	68fb      	ldr	r3, [r7, #12]
 800af24:	2200      	movs	r2, #0
 800af26:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	2200      	movs	r2, #0
 800af2e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800af32:	2301      	movs	r3, #1
 800af34:	e000      	b.n	800af38 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800af36:	2300      	movs	r3, #0
}
 800af38:	4618      	mov	r0, r3
 800af3a:	3710      	adds	r7, #16
 800af3c:	46bd      	mov	sp, r7
 800af3e:	bd80      	pop	{r7, pc}
 800af40:	fe00e800 	.word	0xfe00e800

0800af44 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800af44:	b480      	push	{r7}
 800af46:	b085      	sub	sp, #20
 800af48:	af00      	add	r7, sp, #0
 800af4a:	60f8      	str	r0, [r7, #12]
 800af4c:	607b      	str	r3, [r7, #4]
 800af4e:	460b      	mov	r3, r1
 800af50:	817b      	strh	r3, [r7, #10]
 800af52:	4613      	mov	r3, r2
 800af54:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	685a      	ldr	r2, [r3, #4]
 800af5c:	69bb      	ldr	r3, [r7, #24]
 800af5e:	0d5b      	lsrs	r3, r3, #21
 800af60:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800af64:	4b0d      	ldr	r3, [pc, #52]	; (800af9c <I2C_TransferConfig+0x58>)
 800af66:	430b      	orrs	r3, r1
 800af68:	43db      	mvns	r3, r3
 800af6a:	ea02 0103 	and.w	r1, r2, r3
 800af6e:	897b      	ldrh	r3, [r7, #10]
 800af70:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800af74:	7a7b      	ldrb	r3, [r7, #9]
 800af76:	041b      	lsls	r3, r3, #16
 800af78:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800af7c:	431a      	orrs	r2, r3
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	431a      	orrs	r2, r3
 800af82:	69bb      	ldr	r3, [r7, #24]
 800af84:	431a      	orrs	r2, r3
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	430a      	orrs	r2, r1
 800af8c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800af8e:	bf00      	nop
 800af90:	3714      	adds	r7, #20
 800af92:	46bd      	mov	sp, r7
 800af94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af98:	4770      	bx	lr
 800af9a:	bf00      	nop
 800af9c:	03ff63ff 	.word	0x03ff63ff

0800afa0 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800afa0:	b480      	push	{r7}
 800afa2:	b085      	sub	sp, #20
 800afa4:	af00      	add	r7, sp, #0
 800afa6:	6078      	str	r0, [r7, #4]
 800afa8:	460b      	mov	r3, r1
 800afaa:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800afac:	2300      	movs	r3, #0
 800afae:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800afb4:	4a2a      	ldr	r2, [pc, #168]	; (800b060 <I2C_Enable_IRQ+0xc0>)
 800afb6:	4293      	cmp	r3, r2
 800afb8:	d004      	beq.n	800afc4 <I2C_Enable_IRQ+0x24>
      (hi2c->XferISR == I2C_Slave_ISR_DMA))
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 800afbe:	4a29      	ldr	r2, [pc, #164]	; (800b064 <I2C_Enable_IRQ+0xc4>)
 800afc0:	4293      	cmp	r3, r2
 800afc2:	d11d      	bne.n	800b000 <I2C_Enable_IRQ+0x60>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800afc4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800afc8:	2b00      	cmp	r3, #0
 800afca:	da03      	bge.n	800afd4 <I2C_Enable_IRQ+0x34>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800afd2:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800afd4:	887b      	ldrh	r3, [r7, #2]
 800afd6:	2b10      	cmp	r3, #16
 800afd8:	d103      	bne.n	800afe2 <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 800afe0:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800afe2:	887b      	ldrh	r3, [r7, #2]
 800afe4:	2b20      	cmp	r3, #32
 800afe6:	d103      	bne.n	800aff0 <I2C_Enable_IRQ+0x50>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800afee:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800aff0:	887b      	ldrh	r3, [r7, #2]
 800aff2:	2b40      	cmp	r3, #64	; 0x40
 800aff4:	d125      	bne.n	800b042 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800affc:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800affe:	e020      	b.n	800b042 <I2C_Enable_IRQ+0xa2>
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800b000:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800b004:	2b00      	cmp	r3, #0
 800b006:	da03      	bge.n	800b010 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800b00e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800b010:	887b      	ldrh	r3, [r7, #2]
 800b012:	f003 0301 	and.w	r3, r3, #1
 800b016:	2b00      	cmp	r3, #0
 800b018:	d003      	beq.n	800b022 <I2C_Enable_IRQ+0x82>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800b01a:	68fb      	ldr	r3, [r7, #12]
 800b01c:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 800b020:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800b022:	887b      	ldrh	r3, [r7, #2]
 800b024:	f003 0302 	and.w	r3, r3, #2
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d003      	beq.n	800b034 <I2C_Enable_IRQ+0x94>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 800b032:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800b034:	887b      	ldrh	r3, [r7, #2]
 800b036:	2b20      	cmp	r3, #32
 800b038:	d103      	bne.n	800b042 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800b03a:	68fb      	ldr	r3, [r7, #12]
 800b03c:	f043 0320 	orr.w	r3, r3, #32
 800b040:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	6819      	ldr	r1, [r3, #0]
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	68fa      	ldr	r2, [r7, #12]
 800b04e:	430a      	orrs	r2, r1
 800b050:	601a      	str	r2, [r3, #0]
}
 800b052:	bf00      	nop
 800b054:	3714      	adds	r7, #20
 800b056:	46bd      	mov	sp, r7
 800b058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b05c:	4770      	bx	lr
 800b05e:	bf00      	nop
 800b060:	08009823 	.word	0x08009823
 800b064:	08009a09 	.word	0x08009a09

0800b068 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800b068:	b480      	push	{r7}
 800b06a:	b085      	sub	sp, #20
 800b06c:	af00      	add	r7, sp, #0
 800b06e:	6078      	str	r0, [r7, #4]
 800b070:	460b      	mov	r3, r1
 800b072:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800b074:	2300      	movs	r3, #0
 800b076:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800b078:	887b      	ldrh	r3, [r7, #2]
 800b07a:	f003 0301 	and.w	r3, r3, #1
 800b07e:	2b00      	cmp	r3, #0
 800b080:	d00f      	beq.n	800b0a2 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 800b088:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b090:	b2db      	uxtb	r3, r3
 800b092:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800b096:	2b28      	cmp	r3, #40	; 0x28
 800b098:	d003      	beq.n	800b0a2 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800b0a0:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800b0a2:	887b      	ldrh	r3, [r7, #2]
 800b0a4:	f003 0302 	and.w	r3, r3, #2
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d00f      	beq.n	800b0cc <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 800b0b2:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b0ba:	b2db      	uxtb	r3, r3
 800b0bc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800b0c0:	2b28      	cmp	r3, #40	; 0x28
 800b0c2:	d003      	beq.n	800b0cc <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800b0ca:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800b0cc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	da03      	bge.n	800b0dc <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800b0d4:	68fb      	ldr	r3, [r7, #12]
 800b0d6:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800b0da:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800b0dc:	887b      	ldrh	r3, [r7, #2]
 800b0de:	2b10      	cmp	r3, #16
 800b0e0:	d103      	bne.n	800b0ea <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 800b0e8:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800b0ea:	887b      	ldrh	r3, [r7, #2]
 800b0ec:	2b20      	cmp	r3, #32
 800b0ee:	d103      	bne.n	800b0f8 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800b0f0:	68fb      	ldr	r3, [r7, #12]
 800b0f2:	f043 0320 	orr.w	r3, r3, #32
 800b0f6:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800b0f8:	887b      	ldrh	r3, [r7, #2]
 800b0fa:	2b40      	cmp	r3, #64	; 0x40
 800b0fc:	d103      	bne.n	800b106 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b104:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	6819      	ldr	r1, [r3, #0]
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	43da      	mvns	r2, r3
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	400a      	ands	r2, r1
 800b116:	601a      	str	r2, [r3, #0]
}
 800b118:	bf00      	nop
 800b11a:	3714      	adds	r7, #20
 800b11c:	46bd      	mov	sp, r7
 800b11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b122:	4770      	bx	lr

0800b124 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800b124:	b480      	push	{r7}
 800b126:	b083      	sub	sp, #12
 800b128:	af00      	add	r7, sp, #0
 800b12a:	6078      	str	r0, [r7, #4]
 800b12c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b134:	b2db      	uxtb	r3, r3
 800b136:	2b20      	cmp	r3, #32
 800b138:	d138      	bne.n	800b1ac <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b140:	2b01      	cmp	r3, #1
 800b142:	d101      	bne.n	800b148 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800b144:	2302      	movs	r3, #2
 800b146:	e032      	b.n	800b1ae <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	2201      	movs	r2, #1
 800b14c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	2224      	movs	r2, #36	; 0x24
 800b154:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	681a      	ldr	r2, [r3, #0]
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	f022 0201 	bic.w	r2, r2, #1
 800b166:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	681a      	ldr	r2, [r3, #0]
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800b176:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	6819      	ldr	r1, [r3, #0]
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	683a      	ldr	r2, [r7, #0]
 800b184:	430a      	orrs	r2, r1
 800b186:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	681a      	ldr	r2, [r3, #0]
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	f042 0201 	orr.w	r2, r2, #1
 800b196:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	2220      	movs	r2, #32
 800b19c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	2200      	movs	r2, #0
 800b1a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800b1a8:	2300      	movs	r3, #0
 800b1aa:	e000      	b.n	800b1ae <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800b1ac:	2302      	movs	r3, #2
  }
}
 800b1ae:	4618      	mov	r0, r3
 800b1b0:	370c      	adds	r7, #12
 800b1b2:	46bd      	mov	sp, r7
 800b1b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1b8:	4770      	bx	lr

0800b1ba <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800b1ba:	b480      	push	{r7}
 800b1bc:	b085      	sub	sp, #20
 800b1be:	af00      	add	r7, sp, #0
 800b1c0:	6078      	str	r0, [r7, #4]
 800b1c2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b1ca:	b2db      	uxtb	r3, r3
 800b1cc:	2b20      	cmp	r3, #32
 800b1ce:	d139      	bne.n	800b244 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b1d6:	2b01      	cmp	r3, #1
 800b1d8:	d101      	bne.n	800b1de <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800b1da:	2302      	movs	r3, #2
 800b1dc:	e033      	b.n	800b246 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	2201      	movs	r2, #1
 800b1e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	2224      	movs	r2, #36	; 0x24
 800b1ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	681a      	ldr	r2, [r3, #0]
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	f022 0201 	bic.w	r2, r2, #1
 800b1fc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800b20c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800b20e:	683b      	ldr	r3, [r7, #0]
 800b210:	021b      	lsls	r3, r3, #8
 800b212:	68fa      	ldr	r2, [r7, #12]
 800b214:	4313      	orrs	r3, r2
 800b216:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	68fa      	ldr	r2, [r7, #12]
 800b21e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	681a      	ldr	r2, [r3, #0]
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	f042 0201 	orr.w	r2, r2, #1
 800b22e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	2220      	movs	r2, #32
 800b234:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	2200      	movs	r2, #0
 800b23c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800b240:	2300      	movs	r3, #0
 800b242:	e000      	b.n	800b246 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800b244:	2302      	movs	r3, #2
  }
}
 800b246:	4618      	mov	r0, r3
 800b248:	3714      	adds	r7, #20
 800b24a:	46bd      	mov	sp, r7
 800b24c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b250:	4770      	bx	lr
	...

0800b254 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800b254:	b580      	push	{r7, lr}
 800b256:	b084      	sub	sp, #16
 800b258:	af00      	add	r7, sp, #0
 800b25a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800b25c:	4b19      	ldr	r3, [pc, #100]	; (800b2c4 <HAL_PWREx_ConfigSupply+0x70>)
 800b25e:	68db      	ldr	r3, [r3, #12]
 800b260:	f003 0304 	and.w	r3, r3, #4
 800b264:	2b04      	cmp	r3, #4
 800b266:	d00a      	beq.n	800b27e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800b268:	4b16      	ldr	r3, [pc, #88]	; (800b2c4 <HAL_PWREx_ConfigSupply+0x70>)
 800b26a:	68db      	ldr	r3, [r3, #12]
 800b26c:	f003 0307 	and.w	r3, r3, #7
 800b270:	687a      	ldr	r2, [r7, #4]
 800b272:	429a      	cmp	r2, r3
 800b274:	d001      	beq.n	800b27a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800b276:	2301      	movs	r3, #1
 800b278:	e01f      	b.n	800b2ba <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800b27a:	2300      	movs	r3, #0
 800b27c:	e01d      	b.n	800b2ba <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800b27e:	4b11      	ldr	r3, [pc, #68]	; (800b2c4 <HAL_PWREx_ConfigSupply+0x70>)
 800b280:	68db      	ldr	r3, [r3, #12]
 800b282:	f023 0207 	bic.w	r2, r3, #7
 800b286:	490f      	ldr	r1, [pc, #60]	; (800b2c4 <HAL_PWREx_ConfigSupply+0x70>)
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	4313      	orrs	r3, r2
 800b28c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800b28e:	f7fa fc23 	bl	8005ad8 <HAL_GetTick>
 800b292:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800b294:	e009      	b.n	800b2aa <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800b296:	f7fa fc1f 	bl	8005ad8 <HAL_GetTick>
 800b29a:	4602      	mov	r2, r0
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	1ad3      	subs	r3, r2, r3
 800b2a0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b2a4:	d901      	bls.n	800b2aa <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800b2a6:	2301      	movs	r3, #1
 800b2a8:	e007      	b.n	800b2ba <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800b2aa:	4b06      	ldr	r3, [pc, #24]	; (800b2c4 <HAL_PWREx_ConfigSupply+0x70>)
 800b2ac:	685b      	ldr	r3, [r3, #4]
 800b2ae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b2b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b2b6:	d1ee      	bne.n	800b296 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800b2b8:	2300      	movs	r3, #0
}
 800b2ba:	4618      	mov	r0, r3
 800b2bc:	3710      	adds	r7, #16
 800b2be:	46bd      	mov	sp, r7
 800b2c0:	bd80      	pop	{r7, pc}
 800b2c2:	bf00      	nop
 800b2c4:	58024800 	.word	0x58024800

0800b2c8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b2c8:	b580      	push	{r7, lr}
 800b2ca:	b08c      	sub	sp, #48	; 0x30
 800b2cc:	af00      	add	r7, sp, #0
 800b2ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d101      	bne.n	800b2da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800b2d6:	2301      	movs	r3, #1
 800b2d8:	e3ff      	b.n	800bada <HAL_RCC_OscConfig+0x812>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	f003 0301 	and.w	r3, r3, #1
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	f000 8087 	beq.w	800b3f6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b2e8:	4b99      	ldr	r3, [pc, #612]	; (800b550 <HAL_RCC_OscConfig+0x288>)
 800b2ea:	691b      	ldr	r3, [r3, #16]
 800b2ec:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b2f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800b2f2:	4b97      	ldr	r3, [pc, #604]	; (800b550 <HAL_RCC_OscConfig+0x288>)
 800b2f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b2f6:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800b2f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2fa:	2b10      	cmp	r3, #16
 800b2fc:	d007      	beq.n	800b30e <HAL_RCC_OscConfig+0x46>
 800b2fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b300:	2b18      	cmp	r3, #24
 800b302:	d110      	bne.n	800b326 <HAL_RCC_OscConfig+0x5e>
 800b304:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b306:	f003 0303 	and.w	r3, r3, #3
 800b30a:	2b02      	cmp	r3, #2
 800b30c:	d10b      	bne.n	800b326 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b30e:	4b90      	ldr	r3, [pc, #576]	; (800b550 <HAL_RCC_OscConfig+0x288>)
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b316:	2b00      	cmp	r3, #0
 800b318:	d06c      	beq.n	800b3f4 <HAL_RCC_OscConfig+0x12c>
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	685b      	ldr	r3, [r3, #4]
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d168      	bne.n	800b3f4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800b322:	2301      	movs	r3, #1
 800b324:	e3d9      	b.n	800bada <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	685b      	ldr	r3, [r3, #4]
 800b32a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b32e:	d106      	bne.n	800b33e <HAL_RCC_OscConfig+0x76>
 800b330:	4b87      	ldr	r3, [pc, #540]	; (800b550 <HAL_RCC_OscConfig+0x288>)
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	4a86      	ldr	r2, [pc, #536]	; (800b550 <HAL_RCC_OscConfig+0x288>)
 800b336:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b33a:	6013      	str	r3, [r2, #0]
 800b33c:	e02e      	b.n	800b39c <HAL_RCC_OscConfig+0xd4>
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	685b      	ldr	r3, [r3, #4]
 800b342:	2b00      	cmp	r3, #0
 800b344:	d10c      	bne.n	800b360 <HAL_RCC_OscConfig+0x98>
 800b346:	4b82      	ldr	r3, [pc, #520]	; (800b550 <HAL_RCC_OscConfig+0x288>)
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	4a81      	ldr	r2, [pc, #516]	; (800b550 <HAL_RCC_OscConfig+0x288>)
 800b34c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b350:	6013      	str	r3, [r2, #0]
 800b352:	4b7f      	ldr	r3, [pc, #508]	; (800b550 <HAL_RCC_OscConfig+0x288>)
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	4a7e      	ldr	r2, [pc, #504]	; (800b550 <HAL_RCC_OscConfig+0x288>)
 800b358:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b35c:	6013      	str	r3, [r2, #0]
 800b35e:	e01d      	b.n	800b39c <HAL_RCC_OscConfig+0xd4>
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	685b      	ldr	r3, [r3, #4]
 800b364:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b368:	d10c      	bne.n	800b384 <HAL_RCC_OscConfig+0xbc>
 800b36a:	4b79      	ldr	r3, [pc, #484]	; (800b550 <HAL_RCC_OscConfig+0x288>)
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	4a78      	ldr	r2, [pc, #480]	; (800b550 <HAL_RCC_OscConfig+0x288>)
 800b370:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800b374:	6013      	str	r3, [r2, #0]
 800b376:	4b76      	ldr	r3, [pc, #472]	; (800b550 <HAL_RCC_OscConfig+0x288>)
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	4a75      	ldr	r2, [pc, #468]	; (800b550 <HAL_RCC_OscConfig+0x288>)
 800b37c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b380:	6013      	str	r3, [r2, #0]
 800b382:	e00b      	b.n	800b39c <HAL_RCC_OscConfig+0xd4>
 800b384:	4b72      	ldr	r3, [pc, #456]	; (800b550 <HAL_RCC_OscConfig+0x288>)
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	4a71      	ldr	r2, [pc, #452]	; (800b550 <HAL_RCC_OscConfig+0x288>)
 800b38a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b38e:	6013      	str	r3, [r2, #0]
 800b390:	4b6f      	ldr	r3, [pc, #444]	; (800b550 <HAL_RCC_OscConfig+0x288>)
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	4a6e      	ldr	r2, [pc, #440]	; (800b550 <HAL_RCC_OscConfig+0x288>)
 800b396:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b39a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	685b      	ldr	r3, [r3, #4]
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d013      	beq.n	800b3cc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b3a4:	f7fa fb98 	bl	8005ad8 <HAL_GetTick>
 800b3a8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b3aa:	e008      	b.n	800b3be <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800b3ac:	f7fa fb94 	bl	8005ad8 <HAL_GetTick>
 800b3b0:	4602      	mov	r2, r0
 800b3b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3b4:	1ad3      	subs	r3, r2, r3
 800b3b6:	2b64      	cmp	r3, #100	; 0x64
 800b3b8:	d901      	bls.n	800b3be <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800b3ba:	2303      	movs	r3, #3
 800b3bc:	e38d      	b.n	800bada <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b3be:	4b64      	ldr	r3, [pc, #400]	; (800b550 <HAL_RCC_OscConfig+0x288>)
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	d0f0      	beq.n	800b3ac <HAL_RCC_OscConfig+0xe4>
 800b3ca:	e014      	b.n	800b3f6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b3cc:	f7fa fb84 	bl	8005ad8 <HAL_GetTick>
 800b3d0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800b3d2:	e008      	b.n	800b3e6 <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800b3d4:	f7fa fb80 	bl	8005ad8 <HAL_GetTick>
 800b3d8:	4602      	mov	r2, r0
 800b3da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3dc:	1ad3      	subs	r3, r2, r3
 800b3de:	2b64      	cmp	r3, #100	; 0x64
 800b3e0:	d901      	bls.n	800b3e6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800b3e2:	2303      	movs	r3, #3
 800b3e4:	e379      	b.n	800bada <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800b3e6:	4b5a      	ldr	r3, [pc, #360]	; (800b550 <HAL_RCC_OscConfig+0x288>)
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d1f0      	bne.n	800b3d4 <HAL_RCC_OscConfig+0x10c>
 800b3f2:	e000      	b.n	800b3f6 <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b3f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	f003 0302 	and.w	r3, r3, #2
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	f000 80ae 	beq.w	800b560 <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b404:	4b52      	ldr	r3, [pc, #328]	; (800b550 <HAL_RCC_OscConfig+0x288>)
 800b406:	691b      	ldr	r3, [r3, #16]
 800b408:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b40c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800b40e:	4b50      	ldr	r3, [pc, #320]	; (800b550 <HAL_RCC_OscConfig+0x288>)
 800b410:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b412:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800b414:	6a3b      	ldr	r3, [r7, #32]
 800b416:	2b00      	cmp	r3, #0
 800b418:	d007      	beq.n	800b42a <HAL_RCC_OscConfig+0x162>
 800b41a:	6a3b      	ldr	r3, [r7, #32]
 800b41c:	2b18      	cmp	r3, #24
 800b41e:	d13a      	bne.n	800b496 <HAL_RCC_OscConfig+0x1ce>
 800b420:	69fb      	ldr	r3, [r7, #28]
 800b422:	f003 0303 	and.w	r3, r3, #3
 800b426:	2b00      	cmp	r3, #0
 800b428:	d135      	bne.n	800b496 <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b42a:	4b49      	ldr	r3, [pc, #292]	; (800b550 <HAL_RCC_OscConfig+0x288>)
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	f003 0304 	and.w	r3, r3, #4
 800b432:	2b00      	cmp	r3, #0
 800b434:	d005      	beq.n	800b442 <HAL_RCC_OscConfig+0x17a>
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	68db      	ldr	r3, [r3, #12]
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d101      	bne.n	800b442 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800b43e:	2301      	movs	r3, #1
 800b440:	e34b      	b.n	800bada <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b442:	f7fa fb79 	bl	8005b38 <HAL_GetREVID>
 800b446:	4603      	mov	r3, r0
 800b448:	f241 0203 	movw	r2, #4099	; 0x1003
 800b44c:	4293      	cmp	r3, r2
 800b44e:	d817      	bhi.n	800b480 <HAL_RCC_OscConfig+0x1b8>
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	691b      	ldr	r3, [r3, #16]
 800b454:	2b40      	cmp	r3, #64	; 0x40
 800b456:	d108      	bne.n	800b46a <HAL_RCC_OscConfig+0x1a2>
 800b458:	4b3d      	ldr	r3, [pc, #244]	; (800b550 <HAL_RCC_OscConfig+0x288>)
 800b45a:	685b      	ldr	r3, [r3, #4]
 800b45c:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800b460:	4a3b      	ldr	r2, [pc, #236]	; (800b550 <HAL_RCC_OscConfig+0x288>)
 800b462:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b466:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b468:	e07a      	b.n	800b560 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b46a:	4b39      	ldr	r3, [pc, #228]	; (800b550 <HAL_RCC_OscConfig+0x288>)
 800b46c:	685b      	ldr	r3, [r3, #4]
 800b46e:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	691b      	ldr	r3, [r3, #16]
 800b476:	031b      	lsls	r3, r3, #12
 800b478:	4935      	ldr	r1, [pc, #212]	; (800b550 <HAL_RCC_OscConfig+0x288>)
 800b47a:	4313      	orrs	r3, r2
 800b47c:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b47e:	e06f      	b.n	800b560 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b480:	4b33      	ldr	r3, [pc, #204]	; (800b550 <HAL_RCC_OscConfig+0x288>)
 800b482:	685b      	ldr	r3, [r3, #4]
 800b484:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	691b      	ldr	r3, [r3, #16]
 800b48c:	061b      	lsls	r3, r3, #24
 800b48e:	4930      	ldr	r1, [pc, #192]	; (800b550 <HAL_RCC_OscConfig+0x288>)
 800b490:	4313      	orrs	r3, r2
 800b492:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b494:	e064      	b.n	800b560 <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	68db      	ldr	r3, [r3, #12]
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	d045      	beq.n	800b52a <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800b49e:	4b2c      	ldr	r3, [pc, #176]	; (800b550 <HAL_RCC_OscConfig+0x288>)
 800b4a0:	681b      	ldr	r3, [r3, #0]
 800b4a2:	f023 0219 	bic.w	r2, r3, #25
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	68db      	ldr	r3, [r3, #12]
 800b4aa:	4929      	ldr	r1, [pc, #164]	; (800b550 <HAL_RCC_OscConfig+0x288>)
 800b4ac:	4313      	orrs	r3, r2
 800b4ae:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b4b0:	f7fa fb12 	bl	8005ad8 <HAL_GetTick>
 800b4b4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b4b6:	e008      	b.n	800b4ca <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800b4b8:	f7fa fb0e 	bl	8005ad8 <HAL_GetTick>
 800b4bc:	4602      	mov	r2, r0
 800b4be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4c0:	1ad3      	subs	r3, r2, r3
 800b4c2:	2b02      	cmp	r3, #2
 800b4c4:	d901      	bls.n	800b4ca <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 800b4c6:	2303      	movs	r3, #3
 800b4c8:	e307      	b.n	800bada <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b4ca:	4b21      	ldr	r3, [pc, #132]	; (800b550 <HAL_RCC_OscConfig+0x288>)
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	f003 0304 	and.w	r3, r3, #4
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d0f0      	beq.n	800b4b8 <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b4d6:	f7fa fb2f 	bl	8005b38 <HAL_GetREVID>
 800b4da:	4603      	mov	r3, r0
 800b4dc:	f241 0203 	movw	r2, #4099	; 0x1003
 800b4e0:	4293      	cmp	r3, r2
 800b4e2:	d817      	bhi.n	800b514 <HAL_RCC_OscConfig+0x24c>
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	691b      	ldr	r3, [r3, #16]
 800b4e8:	2b40      	cmp	r3, #64	; 0x40
 800b4ea:	d108      	bne.n	800b4fe <HAL_RCC_OscConfig+0x236>
 800b4ec:	4b18      	ldr	r3, [pc, #96]	; (800b550 <HAL_RCC_OscConfig+0x288>)
 800b4ee:	685b      	ldr	r3, [r3, #4]
 800b4f0:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800b4f4:	4a16      	ldr	r2, [pc, #88]	; (800b550 <HAL_RCC_OscConfig+0x288>)
 800b4f6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b4fa:	6053      	str	r3, [r2, #4]
 800b4fc:	e030      	b.n	800b560 <HAL_RCC_OscConfig+0x298>
 800b4fe:	4b14      	ldr	r3, [pc, #80]	; (800b550 <HAL_RCC_OscConfig+0x288>)
 800b500:	685b      	ldr	r3, [r3, #4]
 800b502:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	691b      	ldr	r3, [r3, #16]
 800b50a:	031b      	lsls	r3, r3, #12
 800b50c:	4910      	ldr	r1, [pc, #64]	; (800b550 <HAL_RCC_OscConfig+0x288>)
 800b50e:	4313      	orrs	r3, r2
 800b510:	604b      	str	r3, [r1, #4]
 800b512:	e025      	b.n	800b560 <HAL_RCC_OscConfig+0x298>
 800b514:	4b0e      	ldr	r3, [pc, #56]	; (800b550 <HAL_RCC_OscConfig+0x288>)
 800b516:	685b      	ldr	r3, [r3, #4]
 800b518:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	691b      	ldr	r3, [r3, #16]
 800b520:	061b      	lsls	r3, r3, #24
 800b522:	490b      	ldr	r1, [pc, #44]	; (800b550 <HAL_RCC_OscConfig+0x288>)
 800b524:	4313      	orrs	r3, r2
 800b526:	604b      	str	r3, [r1, #4]
 800b528:	e01a      	b.n	800b560 <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b52a:	4b09      	ldr	r3, [pc, #36]	; (800b550 <HAL_RCC_OscConfig+0x288>)
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	4a08      	ldr	r2, [pc, #32]	; (800b550 <HAL_RCC_OscConfig+0x288>)
 800b530:	f023 0301 	bic.w	r3, r3, #1
 800b534:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b536:	f7fa facf 	bl	8005ad8 <HAL_GetTick>
 800b53a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800b53c:	e00a      	b.n	800b554 <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800b53e:	f7fa facb 	bl	8005ad8 <HAL_GetTick>
 800b542:	4602      	mov	r2, r0
 800b544:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b546:	1ad3      	subs	r3, r2, r3
 800b548:	2b02      	cmp	r3, #2
 800b54a:	d903      	bls.n	800b554 <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 800b54c:	2303      	movs	r3, #3
 800b54e:	e2c4      	b.n	800bada <HAL_RCC_OscConfig+0x812>
 800b550:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800b554:	4ba4      	ldr	r3, [pc, #656]	; (800b7e8 <HAL_RCC_OscConfig+0x520>)
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	f003 0304 	and.w	r3, r3, #4
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d1ee      	bne.n	800b53e <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	681b      	ldr	r3, [r3, #0]
 800b564:	f003 0310 	and.w	r3, r3, #16
 800b568:	2b00      	cmp	r3, #0
 800b56a:	f000 80a9 	beq.w	800b6c0 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b56e:	4b9e      	ldr	r3, [pc, #632]	; (800b7e8 <HAL_RCC_OscConfig+0x520>)
 800b570:	691b      	ldr	r3, [r3, #16]
 800b572:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b576:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800b578:	4b9b      	ldr	r3, [pc, #620]	; (800b7e8 <HAL_RCC_OscConfig+0x520>)
 800b57a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b57c:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800b57e:	69bb      	ldr	r3, [r7, #24]
 800b580:	2b08      	cmp	r3, #8
 800b582:	d007      	beq.n	800b594 <HAL_RCC_OscConfig+0x2cc>
 800b584:	69bb      	ldr	r3, [r7, #24]
 800b586:	2b18      	cmp	r3, #24
 800b588:	d13a      	bne.n	800b600 <HAL_RCC_OscConfig+0x338>
 800b58a:	697b      	ldr	r3, [r7, #20]
 800b58c:	f003 0303 	and.w	r3, r3, #3
 800b590:	2b01      	cmp	r3, #1
 800b592:	d135      	bne.n	800b600 <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800b594:	4b94      	ldr	r3, [pc, #592]	; (800b7e8 <HAL_RCC_OscConfig+0x520>)
 800b596:	681b      	ldr	r3, [r3, #0]
 800b598:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d005      	beq.n	800b5ac <HAL_RCC_OscConfig+0x2e4>
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	69db      	ldr	r3, [r3, #28]
 800b5a4:	2b80      	cmp	r3, #128	; 0x80
 800b5a6:	d001      	beq.n	800b5ac <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 800b5a8:	2301      	movs	r3, #1
 800b5aa:	e296      	b.n	800bada <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800b5ac:	f7fa fac4 	bl	8005b38 <HAL_GetREVID>
 800b5b0:	4603      	mov	r3, r0
 800b5b2:	f241 0203 	movw	r2, #4099	; 0x1003
 800b5b6:	4293      	cmp	r3, r2
 800b5b8:	d817      	bhi.n	800b5ea <HAL_RCC_OscConfig+0x322>
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	6a1b      	ldr	r3, [r3, #32]
 800b5be:	2b20      	cmp	r3, #32
 800b5c0:	d108      	bne.n	800b5d4 <HAL_RCC_OscConfig+0x30c>
 800b5c2:	4b89      	ldr	r3, [pc, #548]	; (800b7e8 <HAL_RCC_OscConfig+0x520>)
 800b5c4:	685b      	ldr	r3, [r3, #4]
 800b5c6:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800b5ca:	4a87      	ldr	r2, [pc, #540]	; (800b7e8 <HAL_RCC_OscConfig+0x520>)
 800b5cc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b5d0:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800b5d2:	e075      	b.n	800b6c0 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800b5d4:	4b84      	ldr	r3, [pc, #528]	; (800b7e8 <HAL_RCC_OscConfig+0x520>)
 800b5d6:	685b      	ldr	r3, [r3, #4]
 800b5d8:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	6a1b      	ldr	r3, [r3, #32]
 800b5e0:	069b      	lsls	r3, r3, #26
 800b5e2:	4981      	ldr	r1, [pc, #516]	; (800b7e8 <HAL_RCC_OscConfig+0x520>)
 800b5e4:	4313      	orrs	r3, r2
 800b5e6:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800b5e8:	e06a      	b.n	800b6c0 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800b5ea:	4b7f      	ldr	r3, [pc, #508]	; (800b7e8 <HAL_RCC_OscConfig+0x520>)
 800b5ec:	68db      	ldr	r3, [r3, #12]
 800b5ee:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	6a1b      	ldr	r3, [r3, #32]
 800b5f6:	061b      	lsls	r3, r3, #24
 800b5f8:	497b      	ldr	r1, [pc, #492]	; (800b7e8 <HAL_RCC_OscConfig+0x520>)
 800b5fa:	4313      	orrs	r3, r2
 800b5fc:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800b5fe:	e05f      	b.n	800b6c0 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	69db      	ldr	r3, [r3, #28]
 800b604:	2b00      	cmp	r3, #0
 800b606:	d042      	beq.n	800b68e <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800b608:	4b77      	ldr	r3, [pc, #476]	; (800b7e8 <HAL_RCC_OscConfig+0x520>)
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	4a76      	ldr	r2, [pc, #472]	; (800b7e8 <HAL_RCC_OscConfig+0x520>)
 800b60e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b612:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b614:	f7fa fa60 	bl	8005ad8 <HAL_GetTick>
 800b618:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800b61a:	e008      	b.n	800b62e <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800b61c:	f7fa fa5c 	bl	8005ad8 <HAL_GetTick>
 800b620:	4602      	mov	r2, r0
 800b622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b624:	1ad3      	subs	r3, r2, r3
 800b626:	2b02      	cmp	r3, #2
 800b628:	d901      	bls.n	800b62e <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 800b62a:	2303      	movs	r3, #3
 800b62c:	e255      	b.n	800bada <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800b62e:	4b6e      	ldr	r3, [pc, #440]	; (800b7e8 <HAL_RCC_OscConfig+0x520>)
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b636:	2b00      	cmp	r3, #0
 800b638:	d0f0      	beq.n	800b61c <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800b63a:	f7fa fa7d 	bl	8005b38 <HAL_GetREVID>
 800b63e:	4603      	mov	r3, r0
 800b640:	f241 0203 	movw	r2, #4099	; 0x1003
 800b644:	4293      	cmp	r3, r2
 800b646:	d817      	bhi.n	800b678 <HAL_RCC_OscConfig+0x3b0>
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	6a1b      	ldr	r3, [r3, #32]
 800b64c:	2b20      	cmp	r3, #32
 800b64e:	d108      	bne.n	800b662 <HAL_RCC_OscConfig+0x39a>
 800b650:	4b65      	ldr	r3, [pc, #404]	; (800b7e8 <HAL_RCC_OscConfig+0x520>)
 800b652:	685b      	ldr	r3, [r3, #4]
 800b654:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800b658:	4a63      	ldr	r2, [pc, #396]	; (800b7e8 <HAL_RCC_OscConfig+0x520>)
 800b65a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b65e:	6053      	str	r3, [r2, #4]
 800b660:	e02e      	b.n	800b6c0 <HAL_RCC_OscConfig+0x3f8>
 800b662:	4b61      	ldr	r3, [pc, #388]	; (800b7e8 <HAL_RCC_OscConfig+0x520>)
 800b664:	685b      	ldr	r3, [r3, #4]
 800b666:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	6a1b      	ldr	r3, [r3, #32]
 800b66e:	069b      	lsls	r3, r3, #26
 800b670:	495d      	ldr	r1, [pc, #372]	; (800b7e8 <HAL_RCC_OscConfig+0x520>)
 800b672:	4313      	orrs	r3, r2
 800b674:	604b      	str	r3, [r1, #4]
 800b676:	e023      	b.n	800b6c0 <HAL_RCC_OscConfig+0x3f8>
 800b678:	4b5b      	ldr	r3, [pc, #364]	; (800b7e8 <HAL_RCC_OscConfig+0x520>)
 800b67a:	68db      	ldr	r3, [r3, #12]
 800b67c:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	6a1b      	ldr	r3, [r3, #32]
 800b684:	061b      	lsls	r3, r3, #24
 800b686:	4958      	ldr	r1, [pc, #352]	; (800b7e8 <HAL_RCC_OscConfig+0x520>)
 800b688:	4313      	orrs	r3, r2
 800b68a:	60cb      	str	r3, [r1, #12]
 800b68c:	e018      	b.n	800b6c0 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800b68e:	4b56      	ldr	r3, [pc, #344]	; (800b7e8 <HAL_RCC_OscConfig+0x520>)
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	4a55      	ldr	r2, [pc, #340]	; (800b7e8 <HAL_RCC_OscConfig+0x520>)
 800b694:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b698:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b69a:	f7fa fa1d 	bl	8005ad8 <HAL_GetTick>
 800b69e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800b6a0:	e008      	b.n	800b6b4 <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800b6a2:	f7fa fa19 	bl	8005ad8 <HAL_GetTick>
 800b6a6:	4602      	mov	r2, r0
 800b6a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6aa:	1ad3      	subs	r3, r2, r3
 800b6ac:	2b02      	cmp	r3, #2
 800b6ae:	d901      	bls.n	800b6b4 <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 800b6b0:	2303      	movs	r3, #3
 800b6b2:	e212      	b.n	800bada <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800b6b4:	4b4c      	ldr	r3, [pc, #304]	; (800b7e8 <HAL_RCC_OscConfig+0x520>)
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d1f0      	bne.n	800b6a2 <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	f003 0308 	and.w	r3, r3, #8
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	d036      	beq.n	800b73a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	695b      	ldr	r3, [r3, #20]
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d019      	beq.n	800b708 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b6d4:	4b44      	ldr	r3, [pc, #272]	; (800b7e8 <HAL_RCC_OscConfig+0x520>)
 800b6d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b6d8:	4a43      	ldr	r2, [pc, #268]	; (800b7e8 <HAL_RCC_OscConfig+0x520>)
 800b6da:	f043 0301 	orr.w	r3, r3, #1
 800b6de:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b6e0:	f7fa f9fa 	bl	8005ad8 <HAL_GetTick>
 800b6e4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800b6e6:	e008      	b.n	800b6fa <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800b6e8:	f7fa f9f6 	bl	8005ad8 <HAL_GetTick>
 800b6ec:	4602      	mov	r2, r0
 800b6ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6f0:	1ad3      	subs	r3, r2, r3
 800b6f2:	2b02      	cmp	r3, #2
 800b6f4:	d901      	bls.n	800b6fa <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 800b6f6:	2303      	movs	r3, #3
 800b6f8:	e1ef      	b.n	800bada <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800b6fa:	4b3b      	ldr	r3, [pc, #236]	; (800b7e8 <HAL_RCC_OscConfig+0x520>)
 800b6fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b6fe:	f003 0302 	and.w	r3, r3, #2
 800b702:	2b00      	cmp	r3, #0
 800b704:	d0f0      	beq.n	800b6e8 <HAL_RCC_OscConfig+0x420>
 800b706:	e018      	b.n	800b73a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b708:	4b37      	ldr	r3, [pc, #220]	; (800b7e8 <HAL_RCC_OscConfig+0x520>)
 800b70a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b70c:	4a36      	ldr	r2, [pc, #216]	; (800b7e8 <HAL_RCC_OscConfig+0x520>)
 800b70e:	f023 0301 	bic.w	r3, r3, #1
 800b712:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b714:	f7fa f9e0 	bl	8005ad8 <HAL_GetTick>
 800b718:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800b71a:	e008      	b.n	800b72e <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800b71c:	f7fa f9dc 	bl	8005ad8 <HAL_GetTick>
 800b720:	4602      	mov	r2, r0
 800b722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b724:	1ad3      	subs	r3, r2, r3
 800b726:	2b02      	cmp	r3, #2
 800b728:	d901      	bls.n	800b72e <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 800b72a:	2303      	movs	r3, #3
 800b72c:	e1d5      	b.n	800bada <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800b72e:	4b2e      	ldr	r3, [pc, #184]	; (800b7e8 <HAL_RCC_OscConfig+0x520>)
 800b730:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b732:	f003 0302 	and.w	r3, r3, #2
 800b736:	2b00      	cmp	r3, #0
 800b738:	d1f0      	bne.n	800b71c <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	681b      	ldr	r3, [r3, #0]
 800b73e:	f003 0320 	and.w	r3, r3, #32
 800b742:	2b00      	cmp	r3, #0
 800b744:	d036      	beq.n	800b7b4 <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	699b      	ldr	r3, [r3, #24]
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d019      	beq.n	800b782 <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800b74e:	4b26      	ldr	r3, [pc, #152]	; (800b7e8 <HAL_RCC_OscConfig+0x520>)
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	4a25      	ldr	r2, [pc, #148]	; (800b7e8 <HAL_RCC_OscConfig+0x520>)
 800b754:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800b758:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800b75a:	f7fa f9bd 	bl	8005ad8 <HAL_GetTick>
 800b75e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800b760:	e008      	b.n	800b774 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800b762:	f7fa f9b9 	bl	8005ad8 <HAL_GetTick>
 800b766:	4602      	mov	r2, r0
 800b768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b76a:	1ad3      	subs	r3, r2, r3
 800b76c:	2b02      	cmp	r3, #2
 800b76e:	d901      	bls.n	800b774 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 800b770:	2303      	movs	r3, #3
 800b772:	e1b2      	b.n	800bada <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800b774:	4b1c      	ldr	r3, [pc, #112]	; (800b7e8 <HAL_RCC_OscConfig+0x520>)
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d0f0      	beq.n	800b762 <HAL_RCC_OscConfig+0x49a>
 800b780:	e018      	b.n	800b7b4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800b782:	4b19      	ldr	r3, [pc, #100]	; (800b7e8 <HAL_RCC_OscConfig+0x520>)
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	4a18      	ldr	r2, [pc, #96]	; (800b7e8 <HAL_RCC_OscConfig+0x520>)
 800b788:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b78c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800b78e:	f7fa f9a3 	bl	8005ad8 <HAL_GetTick>
 800b792:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800b794:	e008      	b.n	800b7a8 <HAL_RCC_OscConfig+0x4e0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800b796:	f7fa f99f 	bl	8005ad8 <HAL_GetTick>
 800b79a:	4602      	mov	r2, r0
 800b79c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b79e:	1ad3      	subs	r3, r2, r3
 800b7a0:	2b02      	cmp	r3, #2
 800b7a2:	d901      	bls.n	800b7a8 <HAL_RCC_OscConfig+0x4e0>
        {
          return HAL_TIMEOUT;
 800b7a4:	2303      	movs	r3, #3
 800b7a6:	e198      	b.n	800bada <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800b7a8:	4b0f      	ldr	r3, [pc, #60]	; (800b7e8 <HAL_RCC_OscConfig+0x520>)
 800b7aa:	681b      	ldr	r3, [r3, #0]
 800b7ac:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d1f0      	bne.n	800b796 <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	f003 0304 	and.w	r3, r3, #4
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	f000 8085 	beq.w	800b8cc <HAL_RCC_OscConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800b7c2:	4b0a      	ldr	r3, [pc, #40]	; (800b7ec <HAL_RCC_OscConfig+0x524>)
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	4a09      	ldr	r2, [pc, #36]	; (800b7ec <HAL_RCC_OscConfig+0x524>)
 800b7c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b7cc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b7ce:	f7fa f983 	bl	8005ad8 <HAL_GetTick>
 800b7d2:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b7d4:	e00c      	b.n	800b7f0 <HAL_RCC_OscConfig+0x528>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800b7d6:	f7fa f97f 	bl	8005ad8 <HAL_GetTick>
 800b7da:	4602      	mov	r2, r0
 800b7dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7de:	1ad3      	subs	r3, r2, r3
 800b7e0:	2b64      	cmp	r3, #100	; 0x64
 800b7e2:	d905      	bls.n	800b7f0 <HAL_RCC_OscConfig+0x528>
      {
        return HAL_TIMEOUT;
 800b7e4:	2303      	movs	r3, #3
 800b7e6:	e178      	b.n	800bada <HAL_RCC_OscConfig+0x812>
 800b7e8:	58024400 	.word	0x58024400
 800b7ec:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b7f0:	4b96      	ldr	r3, [pc, #600]	; (800ba4c <HAL_RCC_OscConfig+0x784>)
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d0ec      	beq.n	800b7d6 <HAL_RCC_OscConfig+0x50e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	689b      	ldr	r3, [r3, #8]
 800b800:	2b01      	cmp	r3, #1
 800b802:	d106      	bne.n	800b812 <HAL_RCC_OscConfig+0x54a>
 800b804:	4b92      	ldr	r3, [pc, #584]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800b806:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b808:	4a91      	ldr	r2, [pc, #580]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800b80a:	f043 0301 	orr.w	r3, r3, #1
 800b80e:	6713      	str	r3, [r2, #112]	; 0x70
 800b810:	e02d      	b.n	800b86e <HAL_RCC_OscConfig+0x5a6>
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	689b      	ldr	r3, [r3, #8]
 800b816:	2b00      	cmp	r3, #0
 800b818:	d10c      	bne.n	800b834 <HAL_RCC_OscConfig+0x56c>
 800b81a:	4b8d      	ldr	r3, [pc, #564]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800b81c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b81e:	4a8c      	ldr	r2, [pc, #560]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800b820:	f023 0301 	bic.w	r3, r3, #1
 800b824:	6713      	str	r3, [r2, #112]	; 0x70
 800b826:	4b8a      	ldr	r3, [pc, #552]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800b828:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b82a:	4a89      	ldr	r2, [pc, #548]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800b82c:	f023 0304 	bic.w	r3, r3, #4
 800b830:	6713      	str	r3, [r2, #112]	; 0x70
 800b832:	e01c      	b.n	800b86e <HAL_RCC_OscConfig+0x5a6>
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	689b      	ldr	r3, [r3, #8]
 800b838:	2b05      	cmp	r3, #5
 800b83a:	d10c      	bne.n	800b856 <HAL_RCC_OscConfig+0x58e>
 800b83c:	4b84      	ldr	r3, [pc, #528]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800b83e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b840:	4a83      	ldr	r2, [pc, #524]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800b842:	f043 0304 	orr.w	r3, r3, #4
 800b846:	6713      	str	r3, [r2, #112]	; 0x70
 800b848:	4b81      	ldr	r3, [pc, #516]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800b84a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b84c:	4a80      	ldr	r2, [pc, #512]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800b84e:	f043 0301 	orr.w	r3, r3, #1
 800b852:	6713      	str	r3, [r2, #112]	; 0x70
 800b854:	e00b      	b.n	800b86e <HAL_RCC_OscConfig+0x5a6>
 800b856:	4b7e      	ldr	r3, [pc, #504]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800b858:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b85a:	4a7d      	ldr	r2, [pc, #500]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800b85c:	f023 0301 	bic.w	r3, r3, #1
 800b860:	6713      	str	r3, [r2, #112]	; 0x70
 800b862:	4b7b      	ldr	r3, [pc, #492]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800b864:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b866:	4a7a      	ldr	r2, [pc, #488]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800b868:	f023 0304 	bic.w	r3, r3, #4
 800b86c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	689b      	ldr	r3, [r3, #8]
 800b872:	2b00      	cmp	r3, #0
 800b874:	d015      	beq.n	800b8a2 <HAL_RCC_OscConfig+0x5da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b876:	f7fa f92f 	bl	8005ad8 <HAL_GetTick>
 800b87a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b87c:	e00a      	b.n	800b894 <HAL_RCC_OscConfig+0x5cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b87e:	f7fa f92b 	bl	8005ad8 <HAL_GetTick>
 800b882:	4602      	mov	r2, r0
 800b884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b886:	1ad3      	subs	r3, r2, r3
 800b888:	f241 3288 	movw	r2, #5000	; 0x1388
 800b88c:	4293      	cmp	r3, r2
 800b88e:	d901      	bls.n	800b894 <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 800b890:	2303      	movs	r3, #3
 800b892:	e122      	b.n	800bada <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b894:	4b6e      	ldr	r3, [pc, #440]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800b896:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b898:	f003 0302 	and.w	r3, r3, #2
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	d0ee      	beq.n	800b87e <HAL_RCC_OscConfig+0x5b6>
 800b8a0:	e014      	b.n	800b8cc <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b8a2:	f7fa f919 	bl	8005ad8 <HAL_GetTick>
 800b8a6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800b8a8:	e00a      	b.n	800b8c0 <HAL_RCC_OscConfig+0x5f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b8aa:	f7fa f915 	bl	8005ad8 <HAL_GetTick>
 800b8ae:	4602      	mov	r2, r0
 800b8b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8b2:	1ad3      	subs	r3, r2, r3
 800b8b4:	f241 3288 	movw	r2, #5000	; 0x1388
 800b8b8:	4293      	cmp	r3, r2
 800b8ba:	d901      	bls.n	800b8c0 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_TIMEOUT;
 800b8bc:	2303      	movs	r3, #3
 800b8be:	e10c      	b.n	800bada <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800b8c0:	4b63      	ldr	r3, [pc, #396]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800b8c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b8c4:	f003 0302 	and.w	r3, r3, #2
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d1ee      	bne.n	800b8aa <HAL_RCC_OscConfig+0x5e2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	f000 8101 	beq.w	800bad8 <HAL_RCC_OscConfig+0x810>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800b8d6:	4b5e      	ldr	r3, [pc, #376]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800b8d8:	691b      	ldr	r3, [r3, #16]
 800b8da:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b8de:	2b18      	cmp	r3, #24
 800b8e0:	f000 80bc 	beq.w	800ba5c <HAL_RCC_OscConfig+0x794>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b8e8:	2b02      	cmp	r3, #2
 800b8ea:	f040 8095 	bne.w	800ba18 <HAL_RCC_OscConfig+0x750>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b8ee:	4b58      	ldr	r3, [pc, #352]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	4a57      	ldr	r2, [pc, #348]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800b8f4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b8f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b8fa:	f7fa f8ed 	bl	8005ad8 <HAL_GetTick>
 800b8fe:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800b900:	e008      	b.n	800b914 <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b902:	f7fa f8e9 	bl	8005ad8 <HAL_GetTick>
 800b906:	4602      	mov	r2, r0
 800b908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b90a:	1ad3      	subs	r3, r2, r3
 800b90c:	2b02      	cmp	r3, #2
 800b90e:	d901      	bls.n	800b914 <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 800b910:	2303      	movs	r3, #3
 800b912:	e0e2      	b.n	800bada <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800b914:	4b4e      	ldr	r3, [pc, #312]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d1f0      	bne.n	800b902 <HAL_RCC_OscConfig+0x63a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b920:	4b4b      	ldr	r3, [pc, #300]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800b922:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b924:	4b4b      	ldr	r3, [pc, #300]	; (800ba54 <HAL_RCC_OscConfig+0x78c>)
 800b926:	4013      	ands	r3, r2
 800b928:	687a      	ldr	r2, [r7, #4]
 800b92a:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800b92c:	687a      	ldr	r2, [r7, #4]
 800b92e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800b930:	0112      	lsls	r2, r2, #4
 800b932:	430a      	orrs	r2, r1
 800b934:	4946      	ldr	r1, [pc, #280]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800b936:	4313      	orrs	r3, r2
 800b938:	628b      	str	r3, [r1, #40]	; 0x28
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b93e:	3b01      	subs	r3, #1
 800b940:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b948:	3b01      	subs	r3, #1
 800b94a:	025b      	lsls	r3, r3, #9
 800b94c:	b29b      	uxth	r3, r3
 800b94e:	431a      	orrs	r2, r3
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b954:	3b01      	subs	r3, #1
 800b956:	041b      	lsls	r3, r3, #16
 800b958:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800b95c:	431a      	orrs	r2, r3
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b962:	3b01      	subs	r3, #1
 800b964:	061b      	lsls	r3, r3, #24
 800b966:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800b96a:	4939      	ldr	r1, [pc, #228]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800b96c:	4313      	orrs	r3, r2
 800b96e:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 800b970:	4b37      	ldr	r3, [pc, #220]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800b972:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b974:	4a36      	ldr	r2, [pc, #216]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800b976:	f023 0301 	bic.w	r3, r3, #1
 800b97a:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800b97c:	4b34      	ldr	r3, [pc, #208]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800b97e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b980:	4b35      	ldr	r3, [pc, #212]	; (800ba58 <HAL_RCC_OscConfig+0x790>)
 800b982:	4013      	ands	r3, r2
 800b984:	687a      	ldr	r2, [r7, #4]
 800b986:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800b988:	00d2      	lsls	r2, r2, #3
 800b98a:	4931      	ldr	r1, [pc, #196]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800b98c:	4313      	orrs	r3, r2
 800b98e:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800b990:	4b2f      	ldr	r3, [pc, #188]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800b992:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b994:	f023 020c 	bic.w	r2, r3, #12
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b99c:	492c      	ldr	r1, [pc, #176]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800b99e:	4313      	orrs	r3, r2
 800b9a0:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800b9a2:	4b2b      	ldr	r3, [pc, #172]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800b9a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9a6:	f023 0202 	bic.w	r2, r3, #2
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b9ae:	4928      	ldr	r1, [pc, #160]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800b9b0:	4313      	orrs	r3, r2
 800b9b2:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800b9b4:	4b26      	ldr	r3, [pc, #152]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800b9b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9b8:	4a25      	ldr	r2, [pc, #148]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800b9ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b9be:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b9c0:	4b23      	ldr	r3, [pc, #140]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800b9c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9c4:	4a22      	ldr	r2, [pc, #136]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800b9c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b9ca:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800b9cc:	4b20      	ldr	r3, [pc, #128]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800b9ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9d0:	4a1f      	ldr	r2, [pc, #124]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800b9d2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800b9d6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 800b9d8:	4b1d      	ldr	r3, [pc, #116]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800b9da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9dc:	4a1c      	ldr	r2, [pc, #112]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800b9de:	f043 0301 	orr.w	r3, r3, #1
 800b9e2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b9e4:	4b1a      	ldr	r3, [pc, #104]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800b9e6:	681b      	ldr	r3, [r3, #0]
 800b9e8:	4a19      	ldr	r2, [pc, #100]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800b9ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b9ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b9f0:	f7fa f872 	bl	8005ad8 <HAL_GetTick>
 800b9f4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800b9f6:	e008      	b.n	800ba0a <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b9f8:	f7fa f86e 	bl	8005ad8 <HAL_GetTick>
 800b9fc:	4602      	mov	r2, r0
 800b9fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba00:	1ad3      	subs	r3, r2, r3
 800ba02:	2b02      	cmp	r3, #2
 800ba04:	d901      	bls.n	800ba0a <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 800ba06:	2303      	movs	r3, #3
 800ba08:	e067      	b.n	800bada <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ba0a:	4b11      	ldr	r3, [pc, #68]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d0f0      	beq.n	800b9f8 <HAL_RCC_OscConfig+0x730>
 800ba16:	e05f      	b.n	800bad8 <HAL_RCC_OscConfig+0x810>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ba18:	4b0d      	ldr	r3, [pc, #52]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	4a0c      	ldr	r2, [pc, #48]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800ba1e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800ba22:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ba24:	f7fa f858 	bl	8005ad8 <HAL_GetTick>
 800ba28:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ba2a:	e008      	b.n	800ba3e <HAL_RCC_OscConfig+0x776>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800ba2c:	f7fa f854 	bl	8005ad8 <HAL_GetTick>
 800ba30:	4602      	mov	r2, r0
 800ba32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba34:	1ad3      	subs	r3, r2, r3
 800ba36:	2b02      	cmp	r3, #2
 800ba38:	d901      	bls.n	800ba3e <HAL_RCC_OscConfig+0x776>
          {
            return HAL_TIMEOUT;
 800ba3a:	2303      	movs	r3, #3
 800ba3c:	e04d      	b.n	800bada <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ba3e:	4b04      	ldr	r3, [pc, #16]	; (800ba50 <HAL_RCC_OscConfig+0x788>)
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d1f0      	bne.n	800ba2c <HAL_RCC_OscConfig+0x764>
 800ba4a:	e045      	b.n	800bad8 <HAL_RCC_OscConfig+0x810>
 800ba4c:	58024800 	.word	0x58024800
 800ba50:	58024400 	.word	0x58024400
 800ba54:	fffffc0c 	.word	0xfffffc0c
 800ba58:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800ba5c:	4b21      	ldr	r3, [pc, #132]	; (800bae4 <HAL_RCC_OscConfig+0x81c>)
 800ba5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba60:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800ba62:	4b20      	ldr	r3, [pc, #128]	; (800bae4 <HAL_RCC_OscConfig+0x81c>)
 800ba64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba66:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba6c:	2b01      	cmp	r3, #1
 800ba6e:	d031      	beq.n	800bad4 <HAL_RCC_OscConfig+0x80c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ba70:	693b      	ldr	r3, [r7, #16]
 800ba72:	f003 0203 	and.w	r2, r3, #3
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ba7a:	429a      	cmp	r2, r3
 800ba7c:	d12a      	bne.n	800bad4 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800ba7e:	693b      	ldr	r3, [r7, #16]
 800ba80:	091b      	lsrs	r3, r3, #4
 800ba82:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ba8a:	429a      	cmp	r2, r3
 800ba8c:	d122      	bne.n	800bad4 <HAL_RCC_OscConfig+0x80c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800ba8e:	68fb      	ldr	r3, [r7, #12]
 800ba90:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba98:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800ba9a:	429a      	cmp	r2, r3
 800ba9c:	d11a      	bne.n	800bad4 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800ba9e:	68fb      	ldr	r3, [r7, #12]
 800baa0:	0a5b      	lsrs	r3, r3, #9
 800baa2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800baaa:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800baac:	429a      	cmp	r2, r3
 800baae:	d111      	bne.n	800bad4 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800bab0:	68fb      	ldr	r3, [r7, #12]
 800bab2:	0c1b      	lsrs	r3, r3, #16
 800bab4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800babc:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800babe:	429a      	cmp	r2, r3
 800bac0:	d108      	bne.n	800bad4 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	0e1b      	lsrs	r3, r3, #24
 800bac6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bace:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800bad0:	429a      	cmp	r2, r3
 800bad2:	d001      	beq.n	800bad8 <HAL_RCC_OscConfig+0x810>
      {
        return HAL_ERROR;
 800bad4:	2301      	movs	r3, #1
 800bad6:	e000      	b.n	800bada <HAL_RCC_OscConfig+0x812>
      }
    }
  }
  return HAL_OK;
 800bad8:	2300      	movs	r3, #0
}
 800bada:	4618      	mov	r0, r3
 800badc:	3730      	adds	r7, #48	; 0x30
 800bade:	46bd      	mov	sp, r7
 800bae0:	bd80      	pop	{r7, pc}
 800bae2:	bf00      	nop
 800bae4:	58024400 	.word	0x58024400

0800bae8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800bae8:	b580      	push	{r7, lr}
 800baea:	b086      	sub	sp, #24
 800baec:	af00      	add	r7, sp, #0
 800baee:	6078      	str	r0, [r7, #4]
 800baf0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d101      	bne.n	800bafc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800baf8:	2301      	movs	r3, #1
 800bafa:	e19c      	b.n	800be36 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800bafc:	4b8a      	ldr	r3, [pc, #552]	; (800bd28 <HAL_RCC_ClockConfig+0x240>)
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	f003 030f 	and.w	r3, r3, #15
 800bb04:	683a      	ldr	r2, [r7, #0]
 800bb06:	429a      	cmp	r2, r3
 800bb08:	d910      	bls.n	800bb2c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bb0a:	4b87      	ldr	r3, [pc, #540]	; (800bd28 <HAL_RCC_ClockConfig+0x240>)
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	f023 020f 	bic.w	r2, r3, #15
 800bb12:	4985      	ldr	r1, [pc, #532]	; (800bd28 <HAL_RCC_ClockConfig+0x240>)
 800bb14:	683b      	ldr	r3, [r7, #0]
 800bb16:	4313      	orrs	r3, r2
 800bb18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800bb1a:	4b83      	ldr	r3, [pc, #524]	; (800bd28 <HAL_RCC_ClockConfig+0x240>)
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	f003 030f 	and.w	r3, r3, #15
 800bb22:	683a      	ldr	r2, [r7, #0]
 800bb24:	429a      	cmp	r2, r3
 800bb26:	d001      	beq.n	800bb2c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800bb28:	2301      	movs	r3, #1
 800bb2a:	e184      	b.n	800be36 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	f003 0304 	and.w	r3, r3, #4
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	d010      	beq.n	800bb5a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	691a      	ldr	r2, [r3, #16]
 800bb3c:	4b7b      	ldr	r3, [pc, #492]	; (800bd2c <HAL_RCC_ClockConfig+0x244>)
 800bb3e:	699b      	ldr	r3, [r3, #24]
 800bb40:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800bb44:	429a      	cmp	r2, r3
 800bb46:	d908      	bls.n	800bb5a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800bb48:	4b78      	ldr	r3, [pc, #480]	; (800bd2c <HAL_RCC_ClockConfig+0x244>)
 800bb4a:	699b      	ldr	r3, [r3, #24]
 800bb4c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	691b      	ldr	r3, [r3, #16]
 800bb54:	4975      	ldr	r1, [pc, #468]	; (800bd2c <HAL_RCC_ClockConfig+0x244>)
 800bb56:	4313      	orrs	r3, r2
 800bb58:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	681b      	ldr	r3, [r3, #0]
 800bb5e:	f003 0308 	and.w	r3, r3, #8
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	d010      	beq.n	800bb88 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	695a      	ldr	r2, [r3, #20]
 800bb6a:	4b70      	ldr	r3, [pc, #448]	; (800bd2c <HAL_RCC_ClockConfig+0x244>)
 800bb6c:	69db      	ldr	r3, [r3, #28]
 800bb6e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800bb72:	429a      	cmp	r2, r3
 800bb74:	d908      	bls.n	800bb88 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800bb76:	4b6d      	ldr	r3, [pc, #436]	; (800bd2c <HAL_RCC_ClockConfig+0x244>)
 800bb78:	69db      	ldr	r3, [r3, #28]
 800bb7a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	695b      	ldr	r3, [r3, #20]
 800bb82:	496a      	ldr	r1, [pc, #424]	; (800bd2c <HAL_RCC_ClockConfig+0x244>)
 800bb84:	4313      	orrs	r3, r2
 800bb86:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	681b      	ldr	r3, [r3, #0]
 800bb8c:	f003 0310 	and.w	r3, r3, #16
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d010      	beq.n	800bbb6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	699a      	ldr	r2, [r3, #24]
 800bb98:	4b64      	ldr	r3, [pc, #400]	; (800bd2c <HAL_RCC_ClockConfig+0x244>)
 800bb9a:	69db      	ldr	r3, [r3, #28]
 800bb9c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800bba0:	429a      	cmp	r2, r3
 800bba2:	d908      	bls.n	800bbb6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800bba4:	4b61      	ldr	r3, [pc, #388]	; (800bd2c <HAL_RCC_ClockConfig+0x244>)
 800bba6:	69db      	ldr	r3, [r3, #28]
 800bba8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	699b      	ldr	r3, [r3, #24]
 800bbb0:	495e      	ldr	r1, [pc, #376]	; (800bd2c <HAL_RCC_ClockConfig+0x244>)
 800bbb2:	4313      	orrs	r3, r2
 800bbb4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	f003 0320 	and.w	r3, r3, #32
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d010      	beq.n	800bbe4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	69da      	ldr	r2, [r3, #28]
 800bbc6:	4b59      	ldr	r3, [pc, #356]	; (800bd2c <HAL_RCC_ClockConfig+0x244>)
 800bbc8:	6a1b      	ldr	r3, [r3, #32]
 800bbca:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800bbce:	429a      	cmp	r2, r3
 800bbd0:	d908      	bls.n	800bbe4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800bbd2:	4b56      	ldr	r3, [pc, #344]	; (800bd2c <HAL_RCC_ClockConfig+0x244>)
 800bbd4:	6a1b      	ldr	r3, [r3, #32]
 800bbd6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	69db      	ldr	r3, [r3, #28]
 800bbde:	4953      	ldr	r1, [pc, #332]	; (800bd2c <HAL_RCC_ClockConfig+0x244>)
 800bbe0:	4313      	orrs	r3, r2
 800bbe2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	f003 0302 	and.w	r3, r3, #2
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d010      	beq.n	800bc12 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	68da      	ldr	r2, [r3, #12]
 800bbf4:	4b4d      	ldr	r3, [pc, #308]	; (800bd2c <HAL_RCC_ClockConfig+0x244>)
 800bbf6:	699b      	ldr	r3, [r3, #24]
 800bbf8:	f003 030f 	and.w	r3, r3, #15
 800bbfc:	429a      	cmp	r2, r3
 800bbfe:	d908      	bls.n	800bc12 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800bc00:	4b4a      	ldr	r3, [pc, #296]	; (800bd2c <HAL_RCC_ClockConfig+0x244>)
 800bc02:	699b      	ldr	r3, [r3, #24]
 800bc04:	f023 020f 	bic.w	r2, r3, #15
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	68db      	ldr	r3, [r3, #12]
 800bc0c:	4947      	ldr	r1, [pc, #284]	; (800bd2c <HAL_RCC_ClockConfig+0x244>)
 800bc0e:	4313      	orrs	r3, r2
 800bc10:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	f003 0301 	and.w	r3, r3, #1
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	d055      	beq.n	800bcca <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800bc1e:	4b43      	ldr	r3, [pc, #268]	; (800bd2c <HAL_RCC_ClockConfig+0x244>)
 800bc20:	699b      	ldr	r3, [r3, #24]
 800bc22:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	689b      	ldr	r3, [r3, #8]
 800bc2a:	4940      	ldr	r1, [pc, #256]	; (800bd2c <HAL_RCC_ClockConfig+0x244>)
 800bc2c:	4313      	orrs	r3, r2
 800bc2e:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	685b      	ldr	r3, [r3, #4]
 800bc34:	2b02      	cmp	r3, #2
 800bc36:	d107      	bne.n	800bc48 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800bc38:	4b3c      	ldr	r3, [pc, #240]	; (800bd2c <HAL_RCC_ClockConfig+0x244>)
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	d121      	bne.n	800bc88 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800bc44:	2301      	movs	r3, #1
 800bc46:	e0f6      	b.n	800be36 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	685b      	ldr	r3, [r3, #4]
 800bc4c:	2b03      	cmp	r3, #3
 800bc4e:	d107      	bne.n	800bc60 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800bc50:	4b36      	ldr	r3, [pc, #216]	; (800bd2c <HAL_RCC_ClockConfig+0x244>)
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d115      	bne.n	800bc88 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800bc5c:	2301      	movs	r3, #1
 800bc5e:	e0ea      	b.n	800be36 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	685b      	ldr	r3, [r3, #4]
 800bc64:	2b01      	cmp	r3, #1
 800bc66:	d107      	bne.n	800bc78 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800bc68:	4b30      	ldr	r3, [pc, #192]	; (800bd2c <HAL_RCC_ClockConfig+0x244>)
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d109      	bne.n	800bc88 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800bc74:	2301      	movs	r3, #1
 800bc76:	e0de      	b.n	800be36 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800bc78:	4b2c      	ldr	r3, [pc, #176]	; (800bd2c <HAL_RCC_ClockConfig+0x244>)
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	f003 0304 	and.w	r3, r3, #4
 800bc80:	2b00      	cmp	r3, #0
 800bc82:	d101      	bne.n	800bc88 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800bc84:	2301      	movs	r3, #1
 800bc86:	e0d6      	b.n	800be36 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800bc88:	4b28      	ldr	r3, [pc, #160]	; (800bd2c <HAL_RCC_ClockConfig+0x244>)
 800bc8a:	691b      	ldr	r3, [r3, #16]
 800bc8c:	f023 0207 	bic.w	r2, r3, #7
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	685b      	ldr	r3, [r3, #4]
 800bc94:	4925      	ldr	r1, [pc, #148]	; (800bd2c <HAL_RCC_ClockConfig+0x244>)
 800bc96:	4313      	orrs	r3, r2
 800bc98:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bc9a:	f7f9 ff1d 	bl	8005ad8 <HAL_GetTick>
 800bc9e:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bca0:	e00a      	b.n	800bcb8 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800bca2:	f7f9 ff19 	bl	8005ad8 <HAL_GetTick>
 800bca6:	4602      	mov	r2, r0
 800bca8:	697b      	ldr	r3, [r7, #20]
 800bcaa:	1ad3      	subs	r3, r2, r3
 800bcac:	f241 3288 	movw	r2, #5000	; 0x1388
 800bcb0:	4293      	cmp	r3, r2
 800bcb2:	d901      	bls.n	800bcb8 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800bcb4:	2303      	movs	r3, #3
 800bcb6:	e0be      	b.n	800be36 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bcb8:	4b1c      	ldr	r3, [pc, #112]	; (800bd2c <HAL_RCC_ClockConfig+0x244>)
 800bcba:	691b      	ldr	r3, [r3, #16]
 800bcbc:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	685b      	ldr	r3, [r3, #4]
 800bcc4:	00db      	lsls	r3, r3, #3
 800bcc6:	429a      	cmp	r2, r3
 800bcc8:	d1eb      	bne.n	800bca2 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	681b      	ldr	r3, [r3, #0]
 800bcce:	f003 0302 	and.w	r3, r3, #2
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d010      	beq.n	800bcf8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	68da      	ldr	r2, [r3, #12]
 800bcda:	4b14      	ldr	r3, [pc, #80]	; (800bd2c <HAL_RCC_ClockConfig+0x244>)
 800bcdc:	699b      	ldr	r3, [r3, #24]
 800bcde:	f003 030f 	and.w	r3, r3, #15
 800bce2:	429a      	cmp	r2, r3
 800bce4:	d208      	bcs.n	800bcf8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800bce6:	4b11      	ldr	r3, [pc, #68]	; (800bd2c <HAL_RCC_ClockConfig+0x244>)
 800bce8:	699b      	ldr	r3, [r3, #24]
 800bcea:	f023 020f 	bic.w	r2, r3, #15
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	68db      	ldr	r3, [r3, #12]
 800bcf2:	490e      	ldr	r1, [pc, #56]	; (800bd2c <HAL_RCC_ClockConfig+0x244>)
 800bcf4:	4313      	orrs	r3, r2
 800bcf6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800bcf8:	4b0b      	ldr	r3, [pc, #44]	; (800bd28 <HAL_RCC_ClockConfig+0x240>)
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	f003 030f 	and.w	r3, r3, #15
 800bd00:	683a      	ldr	r2, [r7, #0]
 800bd02:	429a      	cmp	r2, r3
 800bd04:	d214      	bcs.n	800bd30 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bd06:	4b08      	ldr	r3, [pc, #32]	; (800bd28 <HAL_RCC_ClockConfig+0x240>)
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	f023 020f 	bic.w	r2, r3, #15
 800bd0e:	4906      	ldr	r1, [pc, #24]	; (800bd28 <HAL_RCC_ClockConfig+0x240>)
 800bd10:	683b      	ldr	r3, [r7, #0]
 800bd12:	4313      	orrs	r3, r2
 800bd14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800bd16:	4b04      	ldr	r3, [pc, #16]	; (800bd28 <HAL_RCC_ClockConfig+0x240>)
 800bd18:	681b      	ldr	r3, [r3, #0]
 800bd1a:	f003 030f 	and.w	r3, r3, #15
 800bd1e:	683a      	ldr	r2, [r7, #0]
 800bd20:	429a      	cmp	r2, r3
 800bd22:	d005      	beq.n	800bd30 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800bd24:	2301      	movs	r3, #1
 800bd26:	e086      	b.n	800be36 <HAL_RCC_ClockConfig+0x34e>
 800bd28:	52002000 	.word	0x52002000
 800bd2c:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	681b      	ldr	r3, [r3, #0]
 800bd34:	f003 0304 	and.w	r3, r3, #4
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	d010      	beq.n	800bd5e <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	691a      	ldr	r2, [r3, #16]
 800bd40:	4b3f      	ldr	r3, [pc, #252]	; (800be40 <HAL_RCC_ClockConfig+0x358>)
 800bd42:	699b      	ldr	r3, [r3, #24]
 800bd44:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800bd48:	429a      	cmp	r2, r3
 800bd4a:	d208      	bcs.n	800bd5e <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800bd4c:	4b3c      	ldr	r3, [pc, #240]	; (800be40 <HAL_RCC_ClockConfig+0x358>)
 800bd4e:	699b      	ldr	r3, [r3, #24]
 800bd50:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	691b      	ldr	r3, [r3, #16]
 800bd58:	4939      	ldr	r1, [pc, #228]	; (800be40 <HAL_RCC_ClockConfig+0x358>)
 800bd5a:	4313      	orrs	r3, r2
 800bd5c:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	681b      	ldr	r3, [r3, #0]
 800bd62:	f003 0308 	and.w	r3, r3, #8
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d010      	beq.n	800bd8c <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	695a      	ldr	r2, [r3, #20]
 800bd6e:	4b34      	ldr	r3, [pc, #208]	; (800be40 <HAL_RCC_ClockConfig+0x358>)
 800bd70:	69db      	ldr	r3, [r3, #28]
 800bd72:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800bd76:	429a      	cmp	r2, r3
 800bd78:	d208      	bcs.n	800bd8c <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800bd7a:	4b31      	ldr	r3, [pc, #196]	; (800be40 <HAL_RCC_ClockConfig+0x358>)
 800bd7c:	69db      	ldr	r3, [r3, #28]
 800bd7e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	695b      	ldr	r3, [r3, #20]
 800bd86:	492e      	ldr	r1, [pc, #184]	; (800be40 <HAL_RCC_ClockConfig+0x358>)
 800bd88:	4313      	orrs	r3, r2
 800bd8a:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	f003 0310 	and.w	r3, r3, #16
 800bd94:	2b00      	cmp	r3, #0
 800bd96:	d010      	beq.n	800bdba <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	699a      	ldr	r2, [r3, #24]
 800bd9c:	4b28      	ldr	r3, [pc, #160]	; (800be40 <HAL_RCC_ClockConfig+0x358>)
 800bd9e:	69db      	ldr	r3, [r3, #28]
 800bda0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800bda4:	429a      	cmp	r2, r3
 800bda6:	d208      	bcs.n	800bdba <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800bda8:	4b25      	ldr	r3, [pc, #148]	; (800be40 <HAL_RCC_ClockConfig+0x358>)
 800bdaa:	69db      	ldr	r3, [r3, #28]
 800bdac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	699b      	ldr	r3, [r3, #24]
 800bdb4:	4922      	ldr	r1, [pc, #136]	; (800be40 <HAL_RCC_ClockConfig+0x358>)
 800bdb6:	4313      	orrs	r3, r2
 800bdb8:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	681b      	ldr	r3, [r3, #0]
 800bdbe:	f003 0320 	and.w	r3, r3, #32
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d010      	beq.n	800bde8 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	69da      	ldr	r2, [r3, #28]
 800bdca:	4b1d      	ldr	r3, [pc, #116]	; (800be40 <HAL_RCC_ClockConfig+0x358>)
 800bdcc:	6a1b      	ldr	r3, [r3, #32]
 800bdce:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800bdd2:	429a      	cmp	r2, r3
 800bdd4:	d208      	bcs.n	800bde8 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800bdd6:	4b1a      	ldr	r3, [pc, #104]	; (800be40 <HAL_RCC_ClockConfig+0x358>)
 800bdd8:	6a1b      	ldr	r3, [r3, #32]
 800bdda:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	69db      	ldr	r3, [r3, #28]
 800bde2:	4917      	ldr	r1, [pc, #92]	; (800be40 <HAL_RCC_ClockConfig+0x358>)
 800bde4:	4313      	orrs	r3, r2
 800bde6:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800bde8:	f000 f834 	bl	800be54 <HAL_RCC_GetSysClockFreq>
 800bdec:	4602      	mov	r2, r0
 800bdee:	4b14      	ldr	r3, [pc, #80]	; (800be40 <HAL_RCC_ClockConfig+0x358>)
 800bdf0:	699b      	ldr	r3, [r3, #24]
 800bdf2:	0a1b      	lsrs	r3, r3, #8
 800bdf4:	f003 030f 	and.w	r3, r3, #15
 800bdf8:	4912      	ldr	r1, [pc, #72]	; (800be44 <HAL_RCC_ClockConfig+0x35c>)
 800bdfa:	5ccb      	ldrb	r3, [r1, r3]
 800bdfc:	f003 031f 	and.w	r3, r3, #31
 800be00:	fa22 f303 	lsr.w	r3, r2, r3
 800be04:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800be06:	4b0e      	ldr	r3, [pc, #56]	; (800be40 <HAL_RCC_ClockConfig+0x358>)
 800be08:	699b      	ldr	r3, [r3, #24]
 800be0a:	f003 030f 	and.w	r3, r3, #15
 800be0e:	4a0d      	ldr	r2, [pc, #52]	; (800be44 <HAL_RCC_ClockConfig+0x35c>)
 800be10:	5cd3      	ldrb	r3, [r2, r3]
 800be12:	f003 031f 	and.w	r3, r3, #31
 800be16:	693a      	ldr	r2, [r7, #16]
 800be18:	fa22 f303 	lsr.w	r3, r2, r3
 800be1c:	4a0a      	ldr	r2, [pc, #40]	; (800be48 <HAL_RCC_ClockConfig+0x360>)
 800be1e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800be20:	4a0a      	ldr	r2, [pc, #40]	; (800be4c <HAL_RCC_ClockConfig+0x364>)
 800be22:	693b      	ldr	r3, [r7, #16]
 800be24:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 800be26:	4b0a      	ldr	r3, [pc, #40]	; (800be50 <HAL_RCC_ClockConfig+0x368>)
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	4618      	mov	r0, r3
 800be2c:	f7f9 fe0a 	bl	8005a44 <HAL_InitTick>
 800be30:	4603      	mov	r3, r0
 800be32:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800be34:	7bfb      	ldrb	r3, [r7, #15]
}
 800be36:	4618      	mov	r0, r3
 800be38:	3718      	adds	r7, #24
 800be3a:	46bd      	mov	sp, r7
 800be3c:	bd80      	pop	{r7, pc}
 800be3e:	bf00      	nop
 800be40:	58024400 	.word	0x58024400
 800be44:	08014ee4 	.word	0x08014ee4
 800be48:	24000018 	.word	0x24000018
 800be4c:	24000014 	.word	0x24000014
 800be50:	2400001c 	.word	0x2400001c

0800be54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800be54:	b480      	push	{r7}
 800be56:	b089      	sub	sp, #36	; 0x24
 800be58:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800be5a:	4bb3      	ldr	r3, [pc, #716]	; (800c128 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800be5c:	691b      	ldr	r3, [r3, #16]
 800be5e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800be62:	2b18      	cmp	r3, #24
 800be64:	f200 8155 	bhi.w	800c112 <HAL_RCC_GetSysClockFreq+0x2be>
 800be68:	a201      	add	r2, pc, #4	; (adr r2, 800be70 <HAL_RCC_GetSysClockFreq+0x1c>)
 800be6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be6e:	bf00      	nop
 800be70:	0800bed5 	.word	0x0800bed5
 800be74:	0800c113 	.word	0x0800c113
 800be78:	0800c113 	.word	0x0800c113
 800be7c:	0800c113 	.word	0x0800c113
 800be80:	0800c113 	.word	0x0800c113
 800be84:	0800c113 	.word	0x0800c113
 800be88:	0800c113 	.word	0x0800c113
 800be8c:	0800c113 	.word	0x0800c113
 800be90:	0800befb 	.word	0x0800befb
 800be94:	0800c113 	.word	0x0800c113
 800be98:	0800c113 	.word	0x0800c113
 800be9c:	0800c113 	.word	0x0800c113
 800bea0:	0800c113 	.word	0x0800c113
 800bea4:	0800c113 	.word	0x0800c113
 800bea8:	0800c113 	.word	0x0800c113
 800beac:	0800c113 	.word	0x0800c113
 800beb0:	0800bf01 	.word	0x0800bf01
 800beb4:	0800c113 	.word	0x0800c113
 800beb8:	0800c113 	.word	0x0800c113
 800bebc:	0800c113 	.word	0x0800c113
 800bec0:	0800c113 	.word	0x0800c113
 800bec4:	0800c113 	.word	0x0800c113
 800bec8:	0800c113 	.word	0x0800c113
 800becc:	0800c113 	.word	0x0800c113
 800bed0:	0800bf07 	.word	0x0800bf07
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bed4:	4b94      	ldr	r3, [pc, #592]	; (800c128 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bed6:	681b      	ldr	r3, [r3, #0]
 800bed8:	f003 0320 	and.w	r3, r3, #32
 800bedc:	2b00      	cmp	r3, #0
 800bede:	d009      	beq.n	800bef4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800bee0:	4b91      	ldr	r3, [pc, #580]	; (800c128 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bee2:	681b      	ldr	r3, [r3, #0]
 800bee4:	08db      	lsrs	r3, r3, #3
 800bee6:	f003 0303 	and.w	r3, r3, #3
 800beea:	4a90      	ldr	r2, [pc, #576]	; (800c12c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800beec:	fa22 f303 	lsr.w	r3, r2, r3
 800bef0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 800bef2:	e111      	b.n	800c118 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800bef4:	4b8d      	ldr	r3, [pc, #564]	; (800c12c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800bef6:	61bb      	str	r3, [r7, #24]
    break;
 800bef8:	e10e      	b.n	800c118 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800befa:	4b8d      	ldr	r3, [pc, #564]	; (800c130 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800befc:	61bb      	str	r3, [r7, #24]
    break;
 800befe:	e10b      	b.n	800c118 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 800bf00:	4b8c      	ldr	r3, [pc, #560]	; (800c134 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800bf02:	61bb      	str	r3, [r7, #24]
    break;
 800bf04:	e108      	b.n	800c118 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800bf06:	4b88      	ldr	r3, [pc, #544]	; (800c128 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bf08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bf0a:	f003 0303 	and.w	r3, r3, #3
 800bf0e:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 800bf10:	4b85      	ldr	r3, [pc, #532]	; (800c128 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bf12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bf14:	091b      	lsrs	r3, r3, #4
 800bf16:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800bf1a:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 800bf1c:	4b82      	ldr	r3, [pc, #520]	; (800c128 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bf1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf20:	f003 0301 	and.w	r3, r3, #1
 800bf24:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800bf26:	4b80      	ldr	r3, [pc, #512]	; (800c128 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bf28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bf2a:	08db      	lsrs	r3, r3, #3
 800bf2c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800bf30:	68fa      	ldr	r2, [r7, #12]
 800bf32:	fb02 f303 	mul.w	r3, r2, r3
 800bf36:	ee07 3a90 	vmov	s15, r3
 800bf3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bf3e:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800bf42:	693b      	ldr	r3, [r7, #16]
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	f000 80e1 	beq.w	800c10c <HAL_RCC_GetSysClockFreq+0x2b8>
 800bf4a:	697b      	ldr	r3, [r7, #20]
 800bf4c:	2b02      	cmp	r3, #2
 800bf4e:	f000 8083 	beq.w	800c058 <HAL_RCC_GetSysClockFreq+0x204>
 800bf52:	697b      	ldr	r3, [r7, #20]
 800bf54:	2b02      	cmp	r3, #2
 800bf56:	f200 80a1 	bhi.w	800c09c <HAL_RCC_GetSysClockFreq+0x248>
 800bf5a:	697b      	ldr	r3, [r7, #20]
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d003      	beq.n	800bf68 <HAL_RCC_GetSysClockFreq+0x114>
 800bf60:	697b      	ldr	r3, [r7, #20]
 800bf62:	2b01      	cmp	r3, #1
 800bf64:	d056      	beq.n	800c014 <HAL_RCC_GetSysClockFreq+0x1c0>
 800bf66:	e099      	b.n	800c09c <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bf68:	4b6f      	ldr	r3, [pc, #444]	; (800c128 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	f003 0320 	and.w	r3, r3, #32
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	d02d      	beq.n	800bfd0 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800bf74:	4b6c      	ldr	r3, [pc, #432]	; (800c128 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	08db      	lsrs	r3, r3, #3
 800bf7a:	f003 0303 	and.w	r3, r3, #3
 800bf7e:	4a6b      	ldr	r2, [pc, #428]	; (800c12c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800bf80:	fa22 f303 	lsr.w	r3, r2, r3
 800bf84:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	ee07 3a90 	vmov	s15, r3
 800bf8c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bf90:	693b      	ldr	r3, [r7, #16]
 800bf92:	ee07 3a90 	vmov	s15, r3
 800bf96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bf9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bf9e:	4b62      	ldr	r3, [pc, #392]	; (800c128 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bfa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bfa2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bfa6:	ee07 3a90 	vmov	s15, r3
 800bfaa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bfae:	ed97 6a02 	vldr	s12, [r7, #8]
 800bfb2:	eddf 5a61 	vldr	s11, [pc, #388]	; 800c138 <HAL_RCC_GetSysClockFreq+0x2e4>
 800bfb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bfba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bfbe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800bfc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bfc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bfca:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 800bfce:	e087      	b.n	800c0e0 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800bfd0:	693b      	ldr	r3, [r7, #16]
 800bfd2:	ee07 3a90 	vmov	s15, r3
 800bfd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bfda:	eddf 6a58 	vldr	s13, [pc, #352]	; 800c13c <HAL_RCC_GetSysClockFreq+0x2e8>
 800bfde:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bfe2:	4b51      	ldr	r3, [pc, #324]	; (800c128 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bfe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bfe6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bfea:	ee07 3a90 	vmov	s15, r3
 800bfee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bff2:	ed97 6a02 	vldr	s12, [r7, #8]
 800bff6:	eddf 5a50 	vldr	s11, [pc, #320]	; 800c138 <HAL_RCC_GetSysClockFreq+0x2e4>
 800bffa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bffe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c002:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c006:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c00a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c00e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c012:	e065      	b.n	800c0e0 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800c014:	693b      	ldr	r3, [r7, #16]
 800c016:	ee07 3a90 	vmov	s15, r3
 800c01a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c01e:	eddf 6a48 	vldr	s13, [pc, #288]	; 800c140 <HAL_RCC_GetSysClockFreq+0x2ec>
 800c022:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c026:	4b40      	ldr	r3, [pc, #256]	; (800c128 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c02a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c02e:	ee07 3a90 	vmov	s15, r3
 800c032:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c036:	ed97 6a02 	vldr	s12, [r7, #8]
 800c03a:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800c138 <HAL_RCC_GetSysClockFreq+0x2e4>
 800c03e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c042:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c046:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c04a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c04e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c052:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c056:	e043      	b.n	800c0e0 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800c058:	693b      	ldr	r3, [r7, #16]
 800c05a:	ee07 3a90 	vmov	s15, r3
 800c05e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c062:	eddf 6a38 	vldr	s13, [pc, #224]	; 800c144 <HAL_RCC_GetSysClockFreq+0x2f0>
 800c066:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c06a:	4b2f      	ldr	r3, [pc, #188]	; (800c128 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c06c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c06e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c072:	ee07 3a90 	vmov	s15, r3
 800c076:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c07a:	ed97 6a02 	vldr	s12, [r7, #8]
 800c07e:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800c138 <HAL_RCC_GetSysClockFreq+0x2e4>
 800c082:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c086:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c08a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c08e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c092:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c096:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c09a:	e021      	b.n	800c0e0 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800c09c:	693b      	ldr	r3, [r7, #16]
 800c09e:	ee07 3a90 	vmov	s15, r3
 800c0a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c0a6:	eddf 6a26 	vldr	s13, [pc, #152]	; 800c140 <HAL_RCC_GetSysClockFreq+0x2ec>
 800c0aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c0ae:	4b1e      	ldr	r3, [pc, #120]	; (800c128 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c0b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c0b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c0b6:	ee07 3a90 	vmov	s15, r3
 800c0ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c0be:	ed97 6a02 	vldr	s12, [r7, #8]
 800c0c2:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800c138 <HAL_RCC_GetSysClockFreq+0x2e4>
 800c0c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c0ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c0ce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c0d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c0d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c0da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c0de:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 800c0e0:	4b11      	ldr	r3, [pc, #68]	; (800c128 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c0e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c0e4:	0a5b      	lsrs	r3, r3, #9
 800c0e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c0ea:	3301      	adds	r3, #1
 800c0ec:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800c0ee:	683b      	ldr	r3, [r7, #0]
 800c0f0:	ee07 3a90 	vmov	s15, r3
 800c0f4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800c0f8:	edd7 6a07 	vldr	s13, [r7, #28]
 800c0fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c100:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c104:	ee17 3a90 	vmov	r3, s15
 800c108:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 800c10a:	e005      	b.n	800c118 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 800c10c:	2300      	movs	r3, #0
 800c10e:	61bb      	str	r3, [r7, #24]
    break;
 800c110:	e002      	b.n	800c118 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 800c112:	4b07      	ldr	r3, [pc, #28]	; (800c130 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800c114:	61bb      	str	r3, [r7, #24]
    break;
 800c116:	bf00      	nop
  }

  return sysclockfreq;
 800c118:	69bb      	ldr	r3, [r7, #24]
}
 800c11a:	4618      	mov	r0, r3
 800c11c:	3724      	adds	r7, #36	; 0x24
 800c11e:	46bd      	mov	sp, r7
 800c120:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c124:	4770      	bx	lr
 800c126:	bf00      	nop
 800c128:	58024400 	.word	0x58024400
 800c12c:	03d09000 	.word	0x03d09000
 800c130:	003d0900 	.word	0x003d0900
 800c134:	017d7840 	.word	0x017d7840
 800c138:	46000000 	.word	0x46000000
 800c13c:	4c742400 	.word	0x4c742400
 800c140:	4a742400 	.word	0x4a742400
 800c144:	4bbebc20 	.word	0x4bbebc20

0800c148 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c148:	b580      	push	{r7, lr}
 800c14a:	b082      	sub	sp, #8
 800c14c:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800c14e:	f7ff fe81 	bl	800be54 <HAL_RCC_GetSysClockFreq>
 800c152:	4602      	mov	r2, r0
 800c154:	4b10      	ldr	r3, [pc, #64]	; (800c198 <HAL_RCC_GetHCLKFreq+0x50>)
 800c156:	699b      	ldr	r3, [r3, #24]
 800c158:	0a1b      	lsrs	r3, r3, #8
 800c15a:	f003 030f 	and.w	r3, r3, #15
 800c15e:	490f      	ldr	r1, [pc, #60]	; (800c19c <HAL_RCC_GetHCLKFreq+0x54>)
 800c160:	5ccb      	ldrb	r3, [r1, r3]
 800c162:	f003 031f 	and.w	r3, r3, #31
 800c166:	fa22 f303 	lsr.w	r3, r2, r3
 800c16a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800c16c:	4b0a      	ldr	r3, [pc, #40]	; (800c198 <HAL_RCC_GetHCLKFreq+0x50>)
 800c16e:	699b      	ldr	r3, [r3, #24]
 800c170:	f003 030f 	and.w	r3, r3, #15
 800c174:	4a09      	ldr	r2, [pc, #36]	; (800c19c <HAL_RCC_GetHCLKFreq+0x54>)
 800c176:	5cd3      	ldrb	r3, [r2, r3]
 800c178:	f003 031f 	and.w	r3, r3, #31
 800c17c:	687a      	ldr	r2, [r7, #4]
 800c17e:	fa22 f303 	lsr.w	r3, r2, r3
 800c182:	4a07      	ldr	r2, [pc, #28]	; (800c1a0 <HAL_RCC_GetHCLKFreq+0x58>)
 800c184:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800c186:	4a07      	ldr	r2, [pc, #28]	; (800c1a4 <HAL_RCC_GetHCLKFreq+0x5c>)
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800c18c:	4b04      	ldr	r3, [pc, #16]	; (800c1a0 <HAL_RCC_GetHCLKFreq+0x58>)
 800c18e:	681b      	ldr	r3, [r3, #0]
}
 800c190:	4618      	mov	r0, r3
 800c192:	3708      	adds	r7, #8
 800c194:	46bd      	mov	sp, r7
 800c196:	bd80      	pop	{r7, pc}
 800c198:	58024400 	.word	0x58024400
 800c19c:	08014ee4 	.word	0x08014ee4
 800c1a0:	24000018 	.word	0x24000018
 800c1a4:	24000014 	.word	0x24000014

0800c1a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c1a8:	b580      	push	{r7, lr}
 800c1aa:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800c1ac:	f7ff ffcc 	bl	800c148 <HAL_RCC_GetHCLKFreq>
 800c1b0:	4602      	mov	r2, r0
 800c1b2:	4b06      	ldr	r3, [pc, #24]	; (800c1cc <HAL_RCC_GetPCLK1Freq+0x24>)
 800c1b4:	69db      	ldr	r3, [r3, #28]
 800c1b6:	091b      	lsrs	r3, r3, #4
 800c1b8:	f003 0307 	and.w	r3, r3, #7
 800c1bc:	4904      	ldr	r1, [pc, #16]	; (800c1d0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800c1be:	5ccb      	ldrb	r3, [r1, r3]
 800c1c0:	f003 031f 	and.w	r3, r3, #31
 800c1c4:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800c1c8:	4618      	mov	r0, r3
 800c1ca:	bd80      	pop	{r7, pc}
 800c1cc:	58024400 	.word	0x58024400
 800c1d0:	08014ee4 	.word	0x08014ee4

0800c1d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c1d4:	b580      	push	{r7, lr}
 800c1d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800c1d8:	f7ff ffb6 	bl	800c148 <HAL_RCC_GetHCLKFreq>
 800c1dc:	4602      	mov	r2, r0
 800c1de:	4b06      	ldr	r3, [pc, #24]	; (800c1f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800c1e0:	69db      	ldr	r3, [r3, #28]
 800c1e2:	0a1b      	lsrs	r3, r3, #8
 800c1e4:	f003 0307 	and.w	r3, r3, #7
 800c1e8:	4904      	ldr	r1, [pc, #16]	; (800c1fc <HAL_RCC_GetPCLK2Freq+0x28>)
 800c1ea:	5ccb      	ldrb	r3, [r1, r3]
 800c1ec:	f003 031f 	and.w	r3, r3, #31
 800c1f0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800c1f4:	4618      	mov	r0, r3
 800c1f6:	bd80      	pop	{r7, pc}
 800c1f8:	58024400 	.word	0x58024400
 800c1fc:	08014ee4 	.word	0x08014ee4

0800c200 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c200:	b580      	push	{r7, lr}
 800c202:	b086      	sub	sp, #24
 800c204:	af00      	add	r7, sp, #0
 800c206:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800c208:	2300      	movs	r3, #0
 800c20a:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800c20c:	2300      	movs	r3, #0
 800c20e:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c218:	2b00      	cmp	r3, #0
 800c21a:	d03f      	beq.n	800c29c <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c220:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800c224:	d02a      	beq.n	800c27c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800c226:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800c22a:	d824      	bhi.n	800c276 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800c22c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c230:	d018      	beq.n	800c264 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800c232:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c236:	d81e      	bhi.n	800c276 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d003      	beq.n	800c244 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800c23c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c240:	d007      	beq.n	800c252 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800c242:	e018      	b.n	800c276 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c244:	4bab      	ldr	r3, [pc, #684]	; (800c4f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c246:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c248:	4aaa      	ldr	r2, [pc, #680]	; (800c4f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c24a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c24e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800c250:	e015      	b.n	800c27e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	3304      	adds	r3, #4
 800c256:	2102      	movs	r1, #2
 800c258:	4618      	mov	r0, r3
 800c25a:	f001 f9cf 	bl	800d5fc <RCCEx_PLL2_Config>
 800c25e:	4603      	mov	r3, r0
 800c260:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800c262:	e00c      	b.n	800c27e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	3324      	adds	r3, #36	; 0x24
 800c268:	2102      	movs	r1, #2
 800c26a:	4618      	mov	r0, r3
 800c26c:	f001 fa78 	bl	800d760 <RCCEx_PLL3_Config>
 800c270:	4603      	mov	r3, r0
 800c272:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800c274:	e003      	b.n	800c27e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c276:	2301      	movs	r3, #1
 800c278:	75fb      	strb	r3, [r7, #23]
      break;
 800c27a:	e000      	b.n	800c27e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800c27c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c27e:	7dfb      	ldrb	r3, [r7, #23]
 800c280:	2b00      	cmp	r3, #0
 800c282:	d109      	bne.n	800c298 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800c284:	4b9b      	ldr	r3, [pc, #620]	; (800c4f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c286:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c288:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c290:	4998      	ldr	r1, [pc, #608]	; (800c4f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c292:	4313      	orrs	r3, r2
 800c294:	650b      	str	r3, [r1, #80]	; 0x50
 800c296:	e001      	b.n	800c29c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c298:	7dfb      	ldrb	r3, [r7, #23]
 800c29a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	d03d      	beq.n	800c324 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c2ac:	2b04      	cmp	r3, #4
 800c2ae:	d826      	bhi.n	800c2fe <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800c2b0:	a201      	add	r2, pc, #4	; (adr r2, 800c2b8 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 800c2b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c2b6:	bf00      	nop
 800c2b8:	0800c2cd 	.word	0x0800c2cd
 800c2bc:	0800c2db 	.word	0x0800c2db
 800c2c0:	0800c2ed 	.word	0x0800c2ed
 800c2c4:	0800c305 	.word	0x0800c305
 800c2c8:	0800c305 	.word	0x0800c305
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c2cc:	4b89      	ldr	r3, [pc, #548]	; (800c4f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c2ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c2d0:	4a88      	ldr	r2, [pc, #544]	; (800c4f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c2d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c2d6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800c2d8:	e015      	b.n	800c306 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	3304      	adds	r3, #4
 800c2de:	2100      	movs	r1, #0
 800c2e0:	4618      	mov	r0, r3
 800c2e2:	f001 f98b 	bl	800d5fc <RCCEx_PLL2_Config>
 800c2e6:	4603      	mov	r3, r0
 800c2e8:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800c2ea:	e00c      	b.n	800c306 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	3324      	adds	r3, #36	; 0x24
 800c2f0:	2100      	movs	r1, #0
 800c2f2:	4618      	mov	r0, r3
 800c2f4:	f001 fa34 	bl	800d760 <RCCEx_PLL3_Config>
 800c2f8:	4603      	mov	r3, r0
 800c2fa:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800c2fc:	e003      	b.n	800c306 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c2fe:	2301      	movs	r3, #1
 800c300:	75fb      	strb	r3, [r7, #23]
      break;
 800c302:	e000      	b.n	800c306 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 800c304:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c306:	7dfb      	ldrb	r3, [r7, #23]
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d109      	bne.n	800c320 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800c30c:	4b79      	ldr	r3, [pc, #484]	; (800c4f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c30e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c310:	f023 0207 	bic.w	r2, r3, #7
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c318:	4976      	ldr	r1, [pc, #472]	; (800c4f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c31a:	4313      	orrs	r3, r2
 800c31c:	650b      	str	r3, [r1, #80]	; 0x50
 800c31e:	e001      	b.n	800c324 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c320:	7dfb      	ldrb	r3, [r7, #23]
 800c322:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	d042      	beq.n	800c3b6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c334:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c338:	d02b      	beq.n	800c392 <HAL_RCCEx_PeriphCLKConfig+0x192>
 800c33a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c33e:	d825      	bhi.n	800c38c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 800c340:	2bc0      	cmp	r3, #192	; 0xc0
 800c342:	d028      	beq.n	800c396 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800c344:	2bc0      	cmp	r3, #192	; 0xc0
 800c346:	d821      	bhi.n	800c38c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 800c348:	2b80      	cmp	r3, #128	; 0x80
 800c34a:	d016      	beq.n	800c37a <HAL_RCCEx_PeriphCLKConfig+0x17a>
 800c34c:	2b80      	cmp	r3, #128	; 0x80
 800c34e:	d81d      	bhi.n	800c38c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 800c350:	2b00      	cmp	r3, #0
 800c352:	d002      	beq.n	800c35a <HAL_RCCEx_PeriphCLKConfig+0x15a>
 800c354:	2b40      	cmp	r3, #64	; 0x40
 800c356:	d007      	beq.n	800c368 <HAL_RCCEx_PeriphCLKConfig+0x168>
 800c358:	e018      	b.n	800c38c <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c35a:	4b66      	ldr	r3, [pc, #408]	; (800c4f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c35c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c35e:	4a65      	ldr	r2, [pc, #404]	; (800c4f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c360:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c364:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800c366:	e017      	b.n	800c398 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	3304      	adds	r3, #4
 800c36c:	2100      	movs	r1, #0
 800c36e:	4618      	mov	r0, r3
 800c370:	f001 f944 	bl	800d5fc <RCCEx_PLL2_Config>
 800c374:	4603      	mov	r3, r0
 800c376:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800c378:	e00e      	b.n	800c398 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	3324      	adds	r3, #36	; 0x24
 800c37e:	2100      	movs	r1, #0
 800c380:	4618      	mov	r0, r3
 800c382:	f001 f9ed 	bl	800d760 <RCCEx_PLL3_Config>
 800c386:	4603      	mov	r3, r0
 800c388:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800c38a:	e005      	b.n	800c398 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c38c:	2301      	movs	r3, #1
 800c38e:	75fb      	strb	r3, [r7, #23]
      break;
 800c390:	e002      	b.n	800c398 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 800c392:	bf00      	nop
 800c394:	e000      	b.n	800c398 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 800c396:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c398:	7dfb      	ldrb	r3, [r7, #23]
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d109      	bne.n	800c3b2 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800c39e:	4b55      	ldr	r3, [pc, #340]	; (800c4f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c3a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c3a2:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c3aa:	4952      	ldr	r1, [pc, #328]	; (800c4f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c3ac:	4313      	orrs	r3, r2
 800c3ae:	650b      	str	r3, [r1, #80]	; 0x50
 800c3b0:	e001      	b.n	800c3b6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c3b2:	7dfb      	ldrb	r3, [r7, #23]
 800c3b4:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	681b      	ldr	r3, [r3, #0]
 800c3ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	d049      	beq.n	800c456 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800c3c8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c3cc:	d030      	beq.n	800c430 <HAL_RCCEx_PeriphCLKConfig+0x230>
 800c3ce:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c3d2:	d82a      	bhi.n	800c42a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800c3d4:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800c3d8:	d02c      	beq.n	800c434 <HAL_RCCEx_PeriphCLKConfig+0x234>
 800c3da:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800c3de:	d824      	bhi.n	800c42a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800c3e0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c3e4:	d018      	beq.n	800c418 <HAL_RCCEx_PeriphCLKConfig+0x218>
 800c3e6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c3ea:	d81e      	bhi.n	800c42a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800c3ec:	2b00      	cmp	r3, #0
 800c3ee:	d003      	beq.n	800c3f8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 800c3f0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c3f4:	d007      	beq.n	800c406 <HAL_RCCEx_PeriphCLKConfig+0x206>
 800c3f6:	e018      	b.n	800c42a <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c3f8:	4b3e      	ldr	r3, [pc, #248]	; (800c4f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c3fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3fc:	4a3d      	ldr	r2, [pc, #244]	; (800c4f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c3fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c402:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800c404:	e017      	b.n	800c436 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	3304      	adds	r3, #4
 800c40a:	2100      	movs	r1, #0
 800c40c:	4618      	mov	r0, r3
 800c40e:	f001 f8f5 	bl	800d5fc <RCCEx_PLL2_Config>
 800c412:	4603      	mov	r3, r0
 800c414:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800c416:	e00e      	b.n	800c436 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	3324      	adds	r3, #36	; 0x24
 800c41c:	2100      	movs	r1, #0
 800c41e:	4618      	mov	r0, r3
 800c420:	f001 f99e 	bl	800d760 <RCCEx_PLL3_Config>
 800c424:	4603      	mov	r3, r0
 800c426:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800c428:	e005      	b.n	800c436 <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800c42a:	2301      	movs	r3, #1
 800c42c:	75fb      	strb	r3, [r7, #23]
      break;
 800c42e:	e002      	b.n	800c436 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 800c430:	bf00      	nop
 800c432:	e000      	b.n	800c436 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 800c434:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c436:	7dfb      	ldrb	r3, [r7, #23]
 800c438:	2b00      	cmp	r3, #0
 800c43a:	d10a      	bne.n	800c452 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800c43c:	4b2d      	ldr	r3, [pc, #180]	; (800c4f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c43e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c440:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800c44a:	492a      	ldr	r1, [pc, #168]	; (800c4f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c44c:	4313      	orrs	r3, r2
 800c44e:	658b      	str	r3, [r1, #88]	; 0x58
 800c450:	e001      	b.n	800c456 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c452:	7dfb      	ldrb	r3, [r7, #23]
 800c454:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	681b      	ldr	r3, [r3, #0]
 800c45a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c45e:	2b00      	cmp	r3, #0
 800c460:	d04c      	beq.n	800c4fc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800c468:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c46c:	d030      	beq.n	800c4d0 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 800c46e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c472:	d82a      	bhi.n	800c4ca <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800c474:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800c478:	d02c      	beq.n	800c4d4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 800c47a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800c47e:	d824      	bhi.n	800c4ca <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800c480:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c484:	d018      	beq.n	800c4b8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 800c486:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c48a:	d81e      	bhi.n	800c4ca <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800c48c:	2b00      	cmp	r3, #0
 800c48e:	d003      	beq.n	800c498 <HAL_RCCEx_PeriphCLKConfig+0x298>
 800c490:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800c494:	d007      	beq.n	800c4a6 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800c496:	e018      	b.n	800c4ca <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c498:	4b16      	ldr	r3, [pc, #88]	; (800c4f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c49a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c49c:	4a15      	ldr	r2, [pc, #84]	; (800c4f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c49e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c4a2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800c4a4:	e017      	b.n	800c4d6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	3304      	adds	r3, #4
 800c4aa:	2100      	movs	r1, #0
 800c4ac:	4618      	mov	r0, r3
 800c4ae:	f001 f8a5 	bl	800d5fc <RCCEx_PLL2_Config>
 800c4b2:	4603      	mov	r3, r0
 800c4b4:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800c4b6:	e00e      	b.n	800c4d6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	3324      	adds	r3, #36	; 0x24
 800c4bc:	2100      	movs	r1, #0
 800c4be:	4618      	mov	r0, r3
 800c4c0:	f001 f94e 	bl	800d760 <RCCEx_PLL3_Config>
 800c4c4:	4603      	mov	r3, r0
 800c4c6:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800c4c8:	e005      	b.n	800c4d6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800c4ca:	2301      	movs	r3, #1
 800c4cc:	75fb      	strb	r3, [r7, #23]
      break;
 800c4ce:	e002      	b.n	800c4d6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 800c4d0:	bf00      	nop
 800c4d2:	e000      	b.n	800c4d6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 800c4d4:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c4d6:	7dfb      	ldrb	r3, [r7, #23]
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	d10d      	bne.n	800c4f8 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800c4dc:	4b05      	ldr	r3, [pc, #20]	; (800c4f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c4de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c4e0:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800c4ea:	4902      	ldr	r1, [pc, #8]	; (800c4f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c4ec:	4313      	orrs	r3, r2
 800c4ee:	658b      	str	r3, [r1, #88]	; 0x58
 800c4f0:	e004      	b.n	800c4fc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 800c4f2:	bf00      	nop
 800c4f4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c4f8:	7dfb      	ldrb	r3, [r7, #23]
 800c4fa:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c504:	2b00      	cmp	r3, #0
 800c506:	d032      	beq.n	800c56e <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c50c:	2b30      	cmp	r3, #48	; 0x30
 800c50e:	d01c      	beq.n	800c54a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800c510:	2b30      	cmp	r3, #48	; 0x30
 800c512:	d817      	bhi.n	800c544 <HAL_RCCEx_PeriphCLKConfig+0x344>
 800c514:	2b20      	cmp	r3, #32
 800c516:	d00c      	beq.n	800c532 <HAL_RCCEx_PeriphCLKConfig+0x332>
 800c518:	2b20      	cmp	r3, #32
 800c51a:	d813      	bhi.n	800c544 <HAL_RCCEx_PeriphCLKConfig+0x344>
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d016      	beq.n	800c54e <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800c520:	2b10      	cmp	r3, #16
 800c522:	d10f      	bne.n	800c544 <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c524:	4baf      	ldr	r3, [pc, #700]	; (800c7e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800c526:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c528:	4aae      	ldr	r2, [pc, #696]	; (800c7e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800c52a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c52e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 800c530:	e00e      	b.n	800c550 <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	3304      	adds	r3, #4
 800c536:	2102      	movs	r1, #2
 800c538:	4618      	mov	r0, r3
 800c53a:	f001 f85f 	bl	800d5fc <RCCEx_PLL2_Config>
 800c53e:	4603      	mov	r3, r0
 800c540:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 800c542:	e005      	b.n	800c550 <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800c544:	2301      	movs	r3, #1
 800c546:	75fb      	strb	r3, [r7, #23]
      break;
 800c548:	e002      	b.n	800c550 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 800c54a:	bf00      	nop
 800c54c:	e000      	b.n	800c550 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 800c54e:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c550:	7dfb      	ldrb	r3, [r7, #23]
 800c552:	2b00      	cmp	r3, #0
 800c554:	d109      	bne.n	800c56a <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800c556:	4ba3      	ldr	r3, [pc, #652]	; (800c7e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800c558:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c55a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c562:	49a0      	ldr	r1, [pc, #640]	; (800c7e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800c564:	4313      	orrs	r3, r2
 800c566:	64cb      	str	r3, [r1, #76]	; 0x4c
 800c568:	e001      	b.n	800c56e <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c56a:	7dfb      	ldrb	r3, [r7, #23]
 800c56c:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800c576:	2b00      	cmp	r3, #0
 800c578:	d047      	beq.n	800c60a <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c57e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c582:	d030      	beq.n	800c5e6 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 800c584:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c588:	d82a      	bhi.n	800c5e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 800c58a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800c58e:	d02c      	beq.n	800c5ea <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 800c590:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800c594:	d824      	bhi.n	800c5e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 800c596:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c59a:	d018      	beq.n	800c5ce <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 800c59c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c5a0:	d81e      	bhi.n	800c5e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	d003      	beq.n	800c5ae <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 800c5a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c5aa:	d007      	beq.n	800c5bc <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 800c5ac:	e018      	b.n	800c5e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c5ae:	4b8d      	ldr	r3, [pc, #564]	; (800c7e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800c5b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5b2:	4a8c      	ldr	r2, [pc, #560]	; (800c7e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800c5b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c5b8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800c5ba:	e017      	b.n	800c5ec <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	3304      	adds	r3, #4
 800c5c0:	2100      	movs	r1, #0
 800c5c2:	4618      	mov	r0, r3
 800c5c4:	f001 f81a 	bl	800d5fc <RCCEx_PLL2_Config>
 800c5c8:	4603      	mov	r3, r0
 800c5ca:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800c5cc:	e00e      	b.n	800c5ec <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	3324      	adds	r3, #36	; 0x24
 800c5d2:	2100      	movs	r1, #0
 800c5d4:	4618      	mov	r0, r3
 800c5d6:	f001 f8c3 	bl	800d760 <RCCEx_PLL3_Config>
 800c5da:	4603      	mov	r3, r0
 800c5dc:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800c5de:	e005      	b.n	800c5ec <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c5e0:	2301      	movs	r3, #1
 800c5e2:	75fb      	strb	r3, [r7, #23]
      break;
 800c5e4:	e002      	b.n	800c5ec <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 800c5e6:	bf00      	nop
 800c5e8:	e000      	b.n	800c5ec <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 800c5ea:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c5ec:	7dfb      	ldrb	r3, [r7, #23]
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d109      	bne.n	800c606 <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800c5f2:	4b7c      	ldr	r3, [pc, #496]	; (800c7e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800c5f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c5f6:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c5fe:	4979      	ldr	r1, [pc, #484]	; (800c7e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800c600:	4313      	orrs	r3, r2
 800c602:	650b      	str	r3, [r1, #80]	; 0x50
 800c604:	e001      	b.n	800c60a <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c606:	7dfb      	ldrb	r3, [r7, #23]
 800c608:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	681b      	ldr	r3, [r3, #0]
 800c60e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800c612:	2b00      	cmp	r3, #0
 800c614:	d049      	beq.n	800c6aa <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c61a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c61e:	d02e      	beq.n	800c67e <HAL_RCCEx_PeriphCLKConfig+0x47e>
 800c620:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c624:	d828      	bhi.n	800c678 <HAL_RCCEx_PeriphCLKConfig+0x478>
 800c626:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c62a:	d02a      	beq.n	800c682 <HAL_RCCEx_PeriphCLKConfig+0x482>
 800c62c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c630:	d822      	bhi.n	800c678 <HAL_RCCEx_PeriphCLKConfig+0x478>
 800c632:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800c636:	d026      	beq.n	800c686 <HAL_RCCEx_PeriphCLKConfig+0x486>
 800c638:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800c63c:	d81c      	bhi.n	800c678 <HAL_RCCEx_PeriphCLKConfig+0x478>
 800c63e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c642:	d010      	beq.n	800c666 <HAL_RCCEx_PeriphCLKConfig+0x466>
 800c644:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c648:	d816      	bhi.n	800c678 <HAL_RCCEx_PeriphCLKConfig+0x478>
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	d01d      	beq.n	800c68a <HAL_RCCEx_PeriphCLKConfig+0x48a>
 800c64e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c652:	d111      	bne.n	800c678 <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	3304      	adds	r3, #4
 800c658:	2101      	movs	r1, #1
 800c65a:	4618      	mov	r0, r3
 800c65c:	f000 ffce 	bl	800d5fc <RCCEx_PLL2_Config>
 800c660:	4603      	mov	r3, r0
 800c662:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800c664:	e012      	b.n	800c68c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	3324      	adds	r3, #36	; 0x24
 800c66a:	2101      	movs	r1, #1
 800c66c:	4618      	mov	r0, r3
 800c66e:	f001 f877 	bl	800d760 <RCCEx_PLL3_Config>
 800c672:	4603      	mov	r3, r0
 800c674:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800c676:	e009      	b.n	800c68c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c678:	2301      	movs	r3, #1
 800c67a:	75fb      	strb	r3, [r7, #23]
      break;
 800c67c:	e006      	b.n	800c68c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 800c67e:	bf00      	nop
 800c680:	e004      	b.n	800c68c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 800c682:	bf00      	nop
 800c684:	e002      	b.n	800c68c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 800c686:	bf00      	nop
 800c688:	e000      	b.n	800c68c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 800c68a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c68c:	7dfb      	ldrb	r3, [r7, #23]
 800c68e:	2b00      	cmp	r3, #0
 800c690:	d109      	bne.n	800c6a6 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800c692:	4b54      	ldr	r3, [pc, #336]	; (800c7e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800c694:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c696:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c69e:	4951      	ldr	r1, [pc, #324]	; (800c7e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800c6a0:	4313      	orrs	r3, r2
 800c6a2:	650b      	str	r3, [r1, #80]	; 0x50
 800c6a4:	e001      	b.n	800c6aa <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c6a6:	7dfb      	ldrb	r3, [r7, #23]
 800c6a8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c6b2:	2b00      	cmp	r3, #0
 800c6b4:	d04b      	beq.n	800c74e <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800c6bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c6c0:	d02e      	beq.n	800c720 <HAL_RCCEx_PeriphCLKConfig+0x520>
 800c6c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c6c6:	d828      	bhi.n	800c71a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800c6c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c6cc:	d02a      	beq.n	800c724 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800c6ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c6d2:	d822      	bhi.n	800c71a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800c6d4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c6d8:	d026      	beq.n	800c728 <HAL_RCCEx_PeriphCLKConfig+0x528>
 800c6da:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c6de:	d81c      	bhi.n	800c71a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800c6e0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c6e4:	d010      	beq.n	800c708 <HAL_RCCEx_PeriphCLKConfig+0x508>
 800c6e6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c6ea:	d816      	bhi.n	800c71a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800c6ec:	2b00      	cmp	r3, #0
 800c6ee:	d01d      	beq.n	800c72c <HAL_RCCEx_PeriphCLKConfig+0x52c>
 800c6f0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c6f4:	d111      	bne.n	800c71a <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	3304      	adds	r3, #4
 800c6fa:	2101      	movs	r1, #1
 800c6fc:	4618      	mov	r0, r3
 800c6fe:	f000 ff7d 	bl	800d5fc <RCCEx_PLL2_Config>
 800c702:	4603      	mov	r3, r0
 800c704:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800c706:	e012      	b.n	800c72e <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	3324      	adds	r3, #36	; 0x24
 800c70c:	2101      	movs	r1, #1
 800c70e:	4618      	mov	r0, r3
 800c710:	f001 f826 	bl	800d760 <RCCEx_PLL3_Config>
 800c714:	4603      	mov	r3, r0
 800c716:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800c718:	e009      	b.n	800c72e <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 800c71a:	2301      	movs	r3, #1
 800c71c:	75fb      	strb	r3, [r7, #23]
      break;
 800c71e:	e006      	b.n	800c72e <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 800c720:	bf00      	nop
 800c722:	e004      	b.n	800c72e <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 800c724:	bf00      	nop
 800c726:	e002      	b.n	800c72e <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 800c728:	bf00      	nop
 800c72a:	e000      	b.n	800c72e <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 800c72c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c72e:	7dfb      	ldrb	r3, [r7, #23]
 800c730:	2b00      	cmp	r3, #0
 800c732:	d10a      	bne.n	800c74a <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800c734:	4b2b      	ldr	r3, [pc, #172]	; (800c7e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800c736:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c738:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800c742:	4928      	ldr	r1, [pc, #160]	; (800c7e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800c744:	4313      	orrs	r3, r2
 800c746:	658b      	str	r3, [r1, #88]	; 0x58
 800c748:	e001      	b.n	800c74e <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c74a:	7dfb      	ldrb	r3, [r7, #23]
 800c74c:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c756:	2b00      	cmp	r3, #0
 800c758:	d02f      	beq.n	800c7ba <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c75e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c762:	d00e      	beq.n	800c782 <HAL_RCCEx_PeriphCLKConfig+0x582>
 800c764:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c768:	d814      	bhi.n	800c794 <HAL_RCCEx_PeriphCLKConfig+0x594>
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	d015      	beq.n	800c79a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800c76e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c772:	d10f      	bne.n	800c794 <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c774:	4b1b      	ldr	r3, [pc, #108]	; (800c7e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800c776:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c778:	4a1a      	ldr	r2, [pc, #104]	; (800c7e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800c77a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c77e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800c780:	e00c      	b.n	800c79c <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	3304      	adds	r3, #4
 800c786:	2101      	movs	r1, #1
 800c788:	4618      	mov	r0, r3
 800c78a:	f000 ff37 	bl	800d5fc <RCCEx_PLL2_Config>
 800c78e:	4603      	mov	r3, r0
 800c790:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800c792:	e003      	b.n	800c79c <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c794:	2301      	movs	r3, #1
 800c796:	75fb      	strb	r3, [r7, #23]
      break;
 800c798:	e000      	b.n	800c79c <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 800c79a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c79c:	7dfb      	ldrb	r3, [r7, #23]
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	d109      	bne.n	800c7b6 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800c7a2:	4b10      	ldr	r3, [pc, #64]	; (800c7e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800c7a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c7a6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c7ae:	490d      	ldr	r1, [pc, #52]	; (800c7e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800c7b0:	4313      	orrs	r3, r2
 800c7b2:	650b      	str	r3, [r1, #80]	; 0x50
 800c7b4:	e001      	b.n	800c7ba <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c7b6:	7dfb      	ldrb	r3, [r7, #23]
 800c7b8:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	681b      	ldr	r3, [r3, #0]
 800c7be:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	d033      	beq.n	800c82e <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c7ca:	2b03      	cmp	r3, #3
 800c7cc:	d81c      	bhi.n	800c808 <HAL_RCCEx_PeriphCLKConfig+0x608>
 800c7ce:	a201      	add	r2, pc, #4	; (adr r2, 800c7d4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 800c7d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c7d4:	0800c80f 	.word	0x0800c80f
 800c7d8:	0800c7e9 	.word	0x0800c7e9
 800c7dc:	0800c7f7 	.word	0x0800c7f7
 800c7e0:	0800c80f 	.word	0x0800c80f
 800c7e4:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c7e8:	4bb8      	ldr	r3, [pc, #736]	; (800cacc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800c7ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c7ec:	4ab7      	ldr	r2, [pc, #732]	; (800cacc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800c7ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c7f2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 800c7f4:	e00c      	b.n	800c810 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	3304      	adds	r3, #4
 800c7fa:	2102      	movs	r1, #2
 800c7fc:	4618      	mov	r0, r3
 800c7fe:	f000 fefd 	bl	800d5fc <RCCEx_PLL2_Config>
 800c802:	4603      	mov	r3, r0
 800c804:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 800c806:	e003      	b.n	800c810 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800c808:	2301      	movs	r3, #1
 800c80a:	75fb      	strb	r3, [r7, #23]
      break;
 800c80c:	e000      	b.n	800c810 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 800c80e:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c810:	7dfb      	ldrb	r3, [r7, #23]
 800c812:	2b00      	cmp	r3, #0
 800c814:	d109      	bne.n	800c82a <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800c816:	4bad      	ldr	r3, [pc, #692]	; (800cacc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800c818:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c81a:	f023 0203 	bic.w	r2, r3, #3
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c822:	49aa      	ldr	r1, [pc, #680]	; (800cacc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800c824:	4313      	orrs	r3, r2
 800c826:	64cb      	str	r3, [r1, #76]	; 0x4c
 800c828:	e001      	b.n	800c82e <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c82a:	7dfb      	ldrb	r3, [r7, #23]
 800c82c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c836:	2b00      	cmp	r3, #0
 800c838:	f000 8086 	beq.w	800c948 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c83c:	4ba4      	ldr	r3, [pc, #656]	; (800cad0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	4aa3      	ldr	r2, [pc, #652]	; (800cad0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 800c842:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c846:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800c848:	f7f9 f946 	bl	8005ad8 <HAL_GetTick>
 800c84c:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c84e:	e009      	b.n	800c864 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c850:	f7f9 f942 	bl	8005ad8 <HAL_GetTick>
 800c854:	4602      	mov	r2, r0
 800c856:	693b      	ldr	r3, [r7, #16]
 800c858:	1ad3      	subs	r3, r2, r3
 800c85a:	2b64      	cmp	r3, #100	; 0x64
 800c85c:	d902      	bls.n	800c864 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 800c85e:	2303      	movs	r3, #3
 800c860:	75fb      	strb	r3, [r7, #23]
        break;
 800c862:	e005      	b.n	800c870 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c864:	4b9a      	ldr	r3, [pc, #616]	; (800cad0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 800c866:	681b      	ldr	r3, [r3, #0]
 800c868:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	d0ef      	beq.n	800c850 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 800c870:	7dfb      	ldrb	r3, [r7, #23]
 800c872:	2b00      	cmp	r3, #0
 800c874:	d166      	bne.n	800c944 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800c876:	4b95      	ldr	r3, [pc, #596]	; (800cacc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800c878:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800c880:	4053      	eors	r3, r2
 800c882:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c886:	2b00      	cmp	r3, #0
 800c888:	d013      	beq.n	800c8b2 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800c88a:	4b90      	ldr	r3, [pc, #576]	; (800cacc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800c88c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c88e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c892:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800c894:	4b8d      	ldr	r3, [pc, #564]	; (800cacc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800c896:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c898:	4a8c      	ldr	r2, [pc, #560]	; (800cacc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800c89a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c89e:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800c8a0:	4b8a      	ldr	r3, [pc, #552]	; (800cacc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800c8a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c8a4:	4a89      	ldr	r2, [pc, #548]	; (800cacc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800c8a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c8aa:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800c8ac:	4a87      	ldr	r2, [pc, #540]	; (800cacc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800c8ae:	68fb      	ldr	r3, [r7, #12]
 800c8b0:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800c8b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c8bc:	d115      	bne.n	800c8ea <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c8be:	f7f9 f90b 	bl	8005ad8 <HAL_GetTick>
 800c8c2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800c8c4:	e00b      	b.n	800c8de <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c8c6:	f7f9 f907 	bl	8005ad8 <HAL_GetTick>
 800c8ca:	4602      	mov	r2, r0
 800c8cc:	693b      	ldr	r3, [r7, #16]
 800c8ce:	1ad3      	subs	r3, r2, r3
 800c8d0:	f241 3288 	movw	r2, #5000	; 0x1388
 800c8d4:	4293      	cmp	r3, r2
 800c8d6:	d902      	bls.n	800c8de <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 800c8d8:	2303      	movs	r3, #3
 800c8da:	75fb      	strb	r3, [r7, #23]
            break;
 800c8dc:	e005      	b.n	800c8ea <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800c8de:	4b7b      	ldr	r3, [pc, #492]	; (800cacc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800c8e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c8e2:	f003 0302 	and.w	r3, r3, #2
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	d0ed      	beq.n	800c8c6 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 800c8ea:	7dfb      	ldrb	r3, [r7, #23]
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d126      	bne.n	800c93e <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800c8f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c8fa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c8fe:	d10d      	bne.n	800c91c <HAL_RCCEx_PeriphCLKConfig+0x71c>
 800c900:	4b72      	ldr	r3, [pc, #456]	; (800cacc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800c902:	691b      	ldr	r3, [r3, #16]
 800c904:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800c90e:	0919      	lsrs	r1, r3, #4
 800c910:	4b70      	ldr	r3, [pc, #448]	; (800cad4 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 800c912:	400b      	ands	r3, r1
 800c914:	496d      	ldr	r1, [pc, #436]	; (800cacc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800c916:	4313      	orrs	r3, r2
 800c918:	610b      	str	r3, [r1, #16]
 800c91a:	e005      	b.n	800c928 <HAL_RCCEx_PeriphCLKConfig+0x728>
 800c91c:	4b6b      	ldr	r3, [pc, #428]	; (800cacc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800c91e:	691b      	ldr	r3, [r3, #16]
 800c920:	4a6a      	ldr	r2, [pc, #424]	; (800cacc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800c922:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800c926:	6113      	str	r3, [r2, #16]
 800c928:	4b68      	ldr	r3, [pc, #416]	; (800cacc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800c92a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800c932:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c936:	4965      	ldr	r1, [pc, #404]	; (800cacc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800c938:	4313      	orrs	r3, r2
 800c93a:	670b      	str	r3, [r1, #112]	; 0x70
 800c93c:	e004      	b.n	800c948 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800c93e:	7dfb      	ldrb	r3, [r7, #23]
 800c940:	75bb      	strb	r3, [r7, #22]
 800c942:	e001      	b.n	800c948 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c944:	7dfb      	ldrb	r3, [r7, #23]
 800c946:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	681b      	ldr	r3, [r3, #0]
 800c94c:	f003 0301 	and.w	r3, r3, #1
 800c950:	2b00      	cmp	r3, #0
 800c952:	d07e      	beq.n	800ca52 <HAL_RCCEx_PeriphCLKConfig+0x852>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c958:	2b28      	cmp	r3, #40	; 0x28
 800c95a:	d867      	bhi.n	800ca2c <HAL_RCCEx_PeriphCLKConfig+0x82c>
 800c95c:	a201      	add	r2, pc, #4	; (adr r2, 800c964 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 800c95e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c962:	bf00      	nop
 800c964:	0800ca33 	.word	0x0800ca33
 800c968:	0800ca2d 	.word	0x0800ca2d
 800c96c:	0800ca2d 	.word	0x0800ca2d
 800c970:	0800ca2d 	.word	0x0800ca2d
 800c974:	0800ca2d 	.word	0x0800ca2d
 800c978:	0800ca2d 	.word	0x0800ca2d
 800c97c:	0800ca2d 	.word	0x0800ca2d
 800c980:	0800ca2d 	.word	0x0800ca2d
 800c984:	0800ca09 	.word	0x0800ca09
 800c988:	0800ca2d 	.word	0x0800ca2d
 800c98c:	0800ca2d 	.word	0x0800ca2d
 800c990:	0800ca2d 	.word	0x0800ca2d
 800c994:	0800ca2d 	.word	0x0800ca2d
 800c998:	0800ca2d 	.word	0x0800ca2d
 800c99c:	0800ca2d 	.word	0x0800ca2d
 800c9a0:	0800ca2d 	.word	0x0800ca2d
 800c9a4:	0800ca1b 	.word	0x0800ca1b
 800c9a8:	0800ca2d 	.word	0x0800ca2d
 800c9ac:	0800ca2d 	.word	0x0800ca2d
 800c9b0:	0800ca2d 	.word	0x0800ca2d
 800c9b4:	0800ca2d 	.word	0x0800ca2d
 800c9b8:	0800ca2d 	.word	0x0800ca2d
 800c9bc:	0800ca2d 	.word	0x0800ca2d
 800c9c0:	0800ca2d 	.word	0x0800ca2d
 800c9c4:	0800ca33 	.word	0x0800ca33
 800c9c8:	0800ca2d 	.word	0x0800ca2d
 800c9cc:	0800ca2d 	.word	0x0800ca2d
 800c9d0:	0800ca2d 	.word	0x0800ca2d
 800c9d4:	0800ca2d 	.word	0x0800ca2d
 800c9d8:	0800ca2d 	.word	0x0800ca2d
 800c9dc:	0800ca2d 	.word	0x0800ca2d
 800c9e0:	0800ca2d 	.word	0x0800ca2d
 800c9e4:	0800ca33 	.word	0x0800ca33
 800c9e8:	0800ca2d 	.word	0x0800ca2d
 800c9ec:	0800ca2d 	.word	0x0800ca2d
 800c9f0:	0800ca2d 	.word	0x0800ca2d
 800c9f4:	0800ca2d 	.word	0x0800ca2d
 800c9f8:	0800ca2d 	.word	0x0800ca2d
 800c9fc:	0800ca2d 	.word	0x0800ca2d
 800ca00:	0800ca2d 	.word	0x0800ca2d
 800ca04:	0800ca33 	.word	0x0800ca33
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	3304      	adds	r3, #4
 800ca0c:	2101      	movs	r1, #1
 800ca0e:	4618      	mov	r0, r3
 800ca10:	f000 fdf4 	bl	800d5fc <RCCEx_PLL2_Config>
 800ca14:	4603      	mov	r3, r0
 800ca16:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800ca18:	e00c      	b.n	800ca34 <HAL_RCCEx_PeriphCLKConfig+0x834>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	3324      	adds	r3, #36	; 0x24
 800ca1e:	2101      	movs	r1, #1
 800ca20:	4618      	mov	r0, r3
 800ca22:	f000 fe9d 	bl	800d760 <RCCEx_PLL3_Config>
 800ca26:	4603      	mov	r3, r0
 800ca28:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800ca2a:	e003      	b.n	800ca34 <HAL_RCCEx_PeriphCLKConfig+0x834>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800ca2c:	2301      	movs	r3, #1
 800ca2e:	75fb      	strb	r3, [r7, #23]
      break;
 800ca30:	e000      	b.n	800ca34 <HAL_RCCEx_PeriphCLKConfig+0x834>
      break;
 800ca32:	bf00      	nop
    }

    if(ret == HAL_OK)
 800ca34:	7dfb      	ldrb	r3, [r7, #23]
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	d109      	bne.n	800ca4e <HAL_RCCEx_PeriphCLKConfig+0x84e>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800ca3a:	4b24      	ldr	r3, [pc, #144]	; (800cacc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800ca3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ca3e:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ca46:	4921      	ldr	r1, [pc, #132]	; (800cacc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800ca48:	4313      	orrs	r3, r2
 800ca4a:	654b      	str	r3, [r1, #84]	; 0x54
 800ca4c:	e001      	b.n	800ca52 <HAL_RCCEx_PeriphCLKConfig+0x852>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ca4e:	7dfb      	ldrb	r3, [r7, #23]
 800ca50:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	681b      	ldr	r3, [r3, #0]
 800ca56:	f003 0302 	and.w	r3, r3, #2
 800ca5a:	2b00      	cmp	r3, #0
 800ca5c:	d03e      	beq.n	800cadc <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ca62:	2b05      	cmp	r3, #5
 800ca64:	d820      	bhi.n	800caa8 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
 800ca66:	a201      	add	r2, pc, #4	; (adr r2, 800ca6c <HAL_RCCEx_PeriphCLKConfig+0x86c>)
 800ca68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca6c:	0800caaf 	.word	0x0800caaf
 800ca70:	0800ca85 	.word	0x0800ca85
 800ca74:	0800ca97 	.word	0x0800ca97
 800ca78:	0800caaf 	.word	0x0800caaf
 800ca7c:	0800caaf 	.word	0x0800caaf
 800ca80:	0800caaf 	.word	0x0800caaf
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	3304      	adds	r3, #4
 800ca88:	2101      	movs	r1, #1
 800ca8a:	4618      	mov	r0, r3
 800ca8c:	f000 fdb6 	bl	800d5fc <RCCEx_PLL2_Config>
 800ca90:	4603      	mov	r3, r0
 800ca92:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800ca94:	e00c      	b.n	800cab0 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	3324      	adds	r3, #36	; 0x24
 800ca9a:	2101      	movs	r1, #1
 800ca9c:	4618      	mov	r0, r3
 800ca9e:	f000 fe5f 	bl	800d760 <RCCEx_PLL3_Config>
 800caa2:	4603      	mov	r3, r0
 800caa4:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800caa6:	e003      	b.n	800cab0 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800caa8:	2301      	movs	r3, #1
 800caaa:	75fb      	strb	r3, [r7, #23]
      break;
 800caac:	e000      	b.n	800cab0 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      break;
 800caae:	bf00      	nop
    }

    if(ret == HAL_OK)
 800cab0:	7dfb      	ldrb	r3, [r7, #23]
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	d110      	bne.n	800cad8 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800cab6:	4b05      	ldr	r3, [pc, #20]	; (800cacc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800cab8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800caba:	f023 0207 	bic.w	r2, r3, #7
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800cac2:	4902      	ldr	r1, [pc, #8]	; (800cacc <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800cac4:	4313      	orrs	r3, r2
 800cac6:	654b      	str	r3, [r1, #84]	; 0x54
 800cac8:	e008      	b.n	800cadc <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 800caca:	bf00      	nop
 800cacc:	58024400 	.word	0x58024400
 800cad0:	58024800 	.word	0x58024800
 800cad4:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cad8:	7dfb      	ldrb	r3, [r7, #23]
 800cada:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	681b      	ldr	r3, [r3, #0]
 800cae0:	f003 0304 	and.w	r3, r3, #4
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	d039      	beq.n	800cb5c <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800caee:	2b05      	cmp	r3, #5
 800caf0:	d820      	bhi.n	800cb34 <HAL_RCCEx_PeriphCLKConfig+0x934>
 800caf2:	a201      	add	r2, pc, #4	; (adr r2, 800caf8 <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 800caf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800caf8:	0800cb3b 	.word	0x0800cb3b
 800cafc:	0800cb11 	.word	0x0800cb11
 800cb00:	0800cb23 	.word	0x0800cb23
 800cb04:	0800cb3b 	.word	0x0800cb3b
 800cb08:	0800cb3b 	.word	0x0800cb3b
 800cb0c:	0800cb3b 	.word	0x0800cb3b
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	3304      	adds	r3, #4
 800cb14:	2101      	movs	r1, #1
 800cb16:	4618      	mov	r0, r3
 800cb18:	f000 fd70 	bl	800d5fc <RCCEx_PLL2_Config>
 800cb1c:	4603      	mov	r3, r0
 800cb1e:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800cb20:	e00c      	b.n	800cb3c <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	3324      	adds	r3, #36	; 0x24
 800cb26:	2101      	movs	r1, #1
 800cb28:	4618      	mov	r0, r3
 800cb2a:	f000 fe19 	bl	800d760 <RCCEx_PLL3_Config>
 800cb2e:	4603      	mov	r3, r0
 800cb30:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800cb32:	e003      	b.n	800cb3c <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800cb34:	2301      	movs	r3, #1
 800cb36:	75fb      	strb	r3, [r7, #23]
      break;
 800cb38:	e000      	b.n	800cb3c <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 800cb3a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800cb3c:	7dfb      	ldrb	r3, [r7, #23]
 800cb3e:	2b00      	cmp	r3, #0
 800cb40:	d10a      	bne.n	800cb58 <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800cb42:	4bb7      	ldr	r3, [pc, #732]	; (800ce20 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800cb44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cb46:	f023 0207 	bic.w	r2, r3, #7
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cb50:	49b3      	ldr	r1, [pc, #716]	; (800ce20 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800cb52:	4313      	orrs	r3, r2
 800cb54:	658b      	str	r3, [r1, #88]	; 0x58
 800cb56:	e001      	b.n	800cb5c <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cb58:	7dfb      	ldrb	r3, [r7, #23]
 800cb5a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	681b      	ldr	r3, [r3, #0]
 800cb60:	f003 0320 	and.w	r3, r3, #32
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d04b      	beq.n	800cc00 <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cb6e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800cb72:	d02e      	beq.n	800cbd2 <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 800cb74:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800cb78:	d828      	bhi.n	800cbcc <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 800cb7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cb7e:	d02a      	beq.n	800cbd6 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 800cb80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cb84:	d822      	bhi.n	800cbcc <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 800cb86:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800cb8a:	d026      	beq.n	800cbda <HAL_RCCEx_PeriphCLKConfig+0x9da>
 800cb8c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800cb90:	d81c      	bhi.n	800cbcc <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 800cb92:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cb96:	d010      	beq.n	800cbba <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 800cb98:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cb9c:	d816      	bhi.n	800cbcc <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d01d      	beq.n	800cbde <HAL_RCCEx_PeriphCLKConfig+0x9de>
 800cba2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800cba6:	d111      	bne.n	800cbcc <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	3304      	adds	r3, #4
 800cbac:	2100      	movs	r1, #0
 800cbae:	4618      	mov	r0, r3
 800cbb0:	f000 fd24 	bl	800d5fc <RCCEx_PLL2_Config>
 800cbb4:	4603      	mov	r3, r0
 800cbb6:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800cbb8:	e012      	b.n	800cbe0 <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	3324      	adds	r3, #36	; 0x24
 800cbbe:	2102      	movs	r1, #2
 800cbc0:	4618      	mov	r0, r3
 800cbc2:	f000 fdcd 	bl	800d760 <RCCEx_PLL3_Config>
 800cbc6:	4603      	mov	r3, r0
 800cbc8:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800cbca:	e009      	b.n	800cbe0 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800cbcc:	2301      	movs	r3, #1
 800cbce:	75fb      	strb	r3, [r7, #23]
      break;
 800cbd0:	e006      	b.n	800cbe0 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 800cbd2:	bf00      	nop
 800cbd4:	e004      	b.n	800cbe0 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 800cbd6:	bf00      	nop
 800cbd8:	e002      	b.n	800cbe0 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 800cbda:	bf00      	nop
 800cbdc:	e000      	b.n	800cbe0 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 800cbde:	bf00      	nop
    }

    if(ret == HAL_OK)
 800cbe0:	7dfb      	ldrb	r3, [r7, #23]
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	d10a      	bne.n	800cbfc <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800cbe6:	4b8e      	ldr	r3, [pc, #568]	; (800ce20 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800cbe8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cbea:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cbf4:	498a      	ldr	r1, [pc, #552]	; (800ce20 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800cbf6:	4313      	orrs	r3, r2
 800cbf8:	654b      	str	r3, [r1, #84]	; 0x54
 800cbfa:	e001      	b.n	800cc00 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cbfc:	7dfb      	ldrb	r3, [r7, #23]
 800cbfe:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	681b      	ldr	r3, [r3, #0]
 800cc04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cc08:	2b00      	cmp	r3, #0
 800cc0a:	d04b      	beq.n	800cca4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800cc12:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800cc16:	d02e      	beq.n	800cc76 <HAL_RCCEx_PeriphCLKConfig+0xa76>
 800cc18:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800cc1c:	d828      	bhi.n	800cc70 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 800cc1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cc22:	d02a      	beq.n	800cc7a <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 800cc24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cc28:	d822      	bhi.n	800cc70 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 800cc2a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800cc2e:	d026      	beq.n	800cc7e <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 800cc30:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800cc34:	d81c      	bhi.n	800cc70 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 800cc36:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800cc3a:	d010      	beq.n	800cc5e <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 800cc3c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800cc40:	d816      	bhi.n	800cc70 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 800cc42:	2b00      	cmp	r3, #0
 800cc44:	d01d      	beq.n	800cc82 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 800cc46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cc4a:	d111      	bne.n	800cc70 <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	3304      	adds	r3, #4
 800cc50:	2100      	movs	r1, #0
 800cc52:	4618      	mov	r0, r3
 800cc54:	f000 fcd2 	bl	800d5fc <RCCEx_PLL2_Config>
 800cc58:	4603      	mov	r3, r0
 800cc5a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800cc5c:	e012      	b.n	800cc84 <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	3324      	adds	r3, #36	; 0x24
 800cc62:	2102      	movs	r1, #2
 800cc64:	4618      	mov	r0, r3
 800cc66:	f000 fd7b 	bl	800d760 <RCCEx_PLL3_Config>
 800cc6a:	4603      	mov	r3, r0
 800cc6c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800cc6e:	e009      	b.n	800cc84 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800cc70:	2301      	movs	r3, #1
 800cc72:	75fb      	strb	r3, [r7, #23]
      break;
 800cc74:	e006      	b.n	800cc84 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 800cc76:	bf00      	nop
 800cc78:	e004      	b.n	800cc84 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 800cc7a:	bf00      	nop
 800cc7c:	e002      	b.n	800cc84 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 800cc7e:	bf00      	nop
 800cc80:	e000      	b.n	800cc84 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 800cc82:	bf00      	nop
    }

    if(ret == HAL_OK)
 800cc84:	7dfb      	ldrb	r3, [r7, #23]
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	d10a      	bne.n	800cca0 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800cc8a:	4b65      	ldr	r3, [pc, #404]	; (800ce20 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800cc8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cc8e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800cc98:	4961      	ldr	r1, [pc, #388]	; (800ce20 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800cc9a:	4313      	orrs	r3, r2
 800cc9c:	658b      	str	r3, [r1, #88]	; 0x58
 800cc9e:	e001      	b.n	800cca4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cca0:	7dfb      	ldrb	r3, [r7, #23]
 800cca2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	d04b      	beq.n	800cd48 <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800ccb6:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800ccba:	d02e      	beq.n	800cd1a <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 800ccbc:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800ccc0:	d828      	bhi.n	800cd14 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800ccc2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ccc6:	d02a      	beq.n	800cd1e <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 800ccc8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cccc:	d822      	bhi.n	800cd14 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800ccce:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800ccd2:	d026      	beq.n	800cd22 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 800ccd4:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800ccd8:	d81c      	bhi.n	800cd14 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800ccda:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ccde:	d010      	beq.n	800cd02 <HAL_RCCEx_PeriphCLKConfig+0xb02>
 800cce0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800cce4:	d816      	bhi.n	800cd14 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	d01d      	beq.n	800cd26 <HAL_RCCEx_PeriphCLKConfig+0xb26>
 800ccea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ccee:	d111      	bne.n	800cd14 <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	3304      	adds	r3, #4
 800ccf4:	2100      	movs	r1, #0
 800ccf6:	4618      	mov	r0, r3
 800ccf8:	f000 fc80 	bl	800d5fc <RCCEx_PLL2_Config>
 800ccfc:	4603      	mov	r3, r0
 800ccfe:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800cd00:	e012      	b.n	800cd28 <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	3324      	adds	r3, #36	; 0x24
 800cd06:	2102      	movs	r1, #2
 800cd08:	4618      	mov	r0, r3
 800cd0a:	f000 fd29 	bl	800d760 <RCCEx_PLL3_Config>
 800cd0e:	4603      	mov	r3, r0
 800cd10:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800cd12:	e009      	b.n	800cd28 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800cd14:	2301      	movs	r3, #1
 800cd16:	75fb      	strb	r3, [r7, #23]
      break;
 800cd18:	e006      	b.n	800cd28 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800cd1a:	bf00      	nop
 800cd1c:	e004      	b.n	800cd28 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800cd1e:	bf00      	nop
 800cd20:	e002      	b.n	800cd28 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800cd22:	bf00      	nop
 800cd24:	e000      	b.n	800cd28 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800cd26:	bf00      	nop
    }

    if(ret == HAL_OK)
 800cd28:	7dfb      	ldrb	r3, [r7, #23]
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	d10a      	bne.n	800cd44 <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800cd2e:	4b3c      	ldr	r3, [pc, #240]	; (800ce20 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800cd30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cd32:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800cd3c:	4938      	ldr	r1, [pc, #224]	; (800ce20 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800cd3e:	4313      	orrs	r3, r2
 800cd40:	658b      	str	r3, [r1, #88]	; 0x58
 800cd42:	e001      	b.n	800cd48 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cd44:	7dfb      	ldrb	r3, [r7, #23]
 800cd46:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	681b      	ldr	r3, [r3, #0]
 800cd4c:	f003 0308 	and.w	r3, r3, #8
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d01a      	beq.n	800cd8a <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800cd5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cd5e:	d10a      	bne.n	800cd76 <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	3324      	adds	r3, #36	; 0x24
 800cd64:	2102      	movs	r1, #2
 800cd66:	4618      	mov	r0, r3
 800cd68:	f000 fcfa 	bl	800d760 <RCCEx_PLL3_Config>
 800cd6c:	4603      	mov	r3, r0
 800cd6e:	2b00      	cmp	r3, #0
 800cd70:	d001      	beq.n	800cd76 <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 800cd72:	2301      	movs	r3, #1
 800cd74:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800cd76:	4b2a      	ldr	r3, [pc, #168]	; (800ce20 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800cd78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cd7a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800cd84:	4926      	ldr	r1, [pc, #152]	; (800ce20 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800cd86:	4313      	orrs	r3, r2
 800cd88:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	681b      	ldr	r3, [r3, #0]
 800cd8e:	f003 0310 	and.w	r3, r3, #16
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	d01a      	beq.n	800cdcc <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800cd9c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cda0:	d10a      	bne.n	800cdb8 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	3324      	adds	r3, #36	; 0x24
 800cda6:	2102      	movs	r1, #2
 800cda8:	4618      	mov	r0, r3
 800cdaa:	f000 fcd9 	bl	800d760 <RCCEx_PLL3_Config>
 800cdae:	4603      	mov	r3, r0
 800cdb0:	2b00      	cmp	r3, #0
 800cdb2:	d001      	beq.n	800cdb8 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 800cdb4:	2301      	movs	r3, #1
 800cdb6:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800cdb8:	4b19      	ldr	r3, [pc, #100]	; (800ce20 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800cdba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cdbc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800cdc6:	4916      	ldr	r1, [pc, #88]	; (800ce20 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800cdc8:	4313      	orrs	r3, r2
 800cdca:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	681b      	ldr	r3, [r3, #0]
 800cdd0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	d036      	beq.n	800ce46 <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800cdde:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800cde2:	d01f      	beq.n	800ce24 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 800cde4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800cde8:	d817      	bhi.n	800ce1a <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 800cdea:	2b00      	cmp	r3, #0
 800cdec:	d003      	beq.n	800cdf6 <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 800cdee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cdf2:	d009      	beq.n	800ce08 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 800cdf4:	e011      	b.n	800ce1a <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	3304      	adds	r3, #4
 800cdfa:	2100      	movs	r1, #0
 800cdfc:	4618      	mov	r0, r3
 800cdfe:	f000 fbfd 	bl	800d5fc <RCCEx_PLL2_Config>
 800ce02:	4603      	mov	r3, r0
 800ce04:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800ce06:	e00e      	b.n	800ce26 <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	3324      	adds	r3, #36	; 0x24
 800ce0c:	2102      	movs	r1, #2
 800ce0e:	4618      	mov	r0, r3
 800ce10:	f000 fca6 	bl	800d760 <RCCEx_PLL3_Config>
 800ce14:	4603      	mov	r3, r0
 800ce16:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800ce18:	e005      	b.n	800ce26 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800ce1a:	2301      	movs	r3, #1
 800ce1c:	75fb      	strb	r3, [r7, #23]
      break;
 800ce1e:	e002      	b.n	800ce26 <HAL_RCCEx_PeriphCLKConfig+0xc26>
 800ce20:	58024400 	.word	0x58024400
      break;
 800ce24:	bf00      	nop
    }

    if(ret == HAL_OK)
 800ce26:	7dfb      	ldrb	r3, [r7, #23]
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	d10a      	bne.n	800ce42 <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800ce2c:	4b93      	ldr	r3, [pc, #588]	; (800d07c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800ce2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ce30:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800ce3a:	4990      	ldr	r1, [pc, #576]	; (800d07c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800ce3c:	4313      	orrs	r3, r2
 800ce3e:	658b      	str	r3, [r1, #88]	; 0x58
 800ce40:	e001      	b.n	800ce46 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ce42:	7dfb      	ldrb	r3, [r7, #23]
 800ce44:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	681b      	ldr	r3, [r3, #0]
 800ce4a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d033      	beq.n	800ceba <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ce58:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800ce5c:	d01c      	beq.n	800ce98 <HAL_RCCEx_PeriphCLKConfig+0xc98>
 800ce5e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800ce62:	d816      	bhi.n	800ce92 <HAL_RCCEx_PeriphCLKConfig+0xc92>
 800ce64:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ce68:	d003      	beq.n	800ce72 <HAL_RCCEx_PeriphCLKConfig+0xc72>
 800ce6a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ce6e:	d007      	beq.n	800ce80 <HAL_RCCEx_PeriphCLKConfig+0xc80>
 800ce70:	e00f      	b.n	800ce92 <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ce72:	4b82      	ldr	r3, [pc, #520]	; (800d07c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800ce74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce76:	4a81      	ldr	r2, [pc, #516]	; (800d07c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800ce78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ce7c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 800ce7e:	e00c      	b.n	800ce9a <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	3324      	adds	r3, #36	; 0x24
 800ce84:	2101      	movs	r1, #1
 800ce86:	4618      	mov	r0, r3
 800ce88:	f000 fc6a 	bl	800d760 <RCCEx_PLL3_Config>
 800ce8c:	4603      	mov	r3, r0
 800ce8e:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 800ce90:	e003      	b.n	800ce9a <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800ce92:	2301      	movs	r3, #1
 800ce94:	75fb      	strb	r3, [r7, #23]
      break;
 800ce96:	e000      	b.n	800ce9a <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 800ce98:	bf00      	nop
    }

    if(ret == HAL_OK)
 800ce9a:	7dfb      	ldrb	r3, [r7, #23]
 800ce9c:	2b00      	cmp	r3, #0
 800ce9e:	d10a      	bne.n	800ceb6 <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800cea0:	4b76      	ldr	r3, [pc, #472]	; (800d07c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800cea2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cea4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ceae:	4973      	ldr	r1, [pc, #460]	; (800d07c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800ceb0:	4313      	orrs	r3, r2
 800ceb2:	654b      	str	r3, [r1, #84]	; 0x54
 800ceb4:	e001      	b.n	800ceba <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ceb6:	7dfb      	ldrb	r3, [r7, #23]
 800ceb8:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	681b      	ldr	r3, [r3, #0]
 800cebe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	d029      	beq.n	800cf1a <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ceca:	2b00      	cmp	r3, #0
 800cecc:	d003      	beq.n	800ced6 <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 800cece:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ced2:	d007      	beq.n	800cee4 <HAL_RCCEx_PeriphCLKConfig+0xce4>
 800ced4:	e00f      	b.n	800cef6 <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ced6:	4b69      	ldr	r3, [pc, #420]	; (800d07c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800ced8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ceda:	4a68      	ldr	r2, [pc, #416]	; (800d07c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800cedc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800cee0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800cee2:	e00b      	b.n	800cefc <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	3304      	adds	r3, #4
 800cee8:	2102      	movs	r1, #2
 800ceea:	4618      	mov	r0, r3
 800ceec:	f000 fb86 	bl	800d5fc <RCCEx_PLL2_Config>
 800cef0:	4603      	mov	r3, r0
 800cef2:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800cef4:	e002      	b.n	800cefc <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 800cef6:	2301      	movs	r3, #1
 800cef8:	75fb      	strb	r3, [r7, #23]
      break;
 800cefa:	bf00      	nop
    }

    if(ret == HAL_OK)
 800cefc:	7dfb      	ldrb	r3, [r7, #23]
 800cefe:	2b00      	cmp	r3, #0
 800cf00:	d109      	bne.n	800cf16 <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800cf02:	4b5e      	ldr	r3, [pc, #376]	; (800d07c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800cf04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cf06:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cf0e:	495b      	ldr	r1, [pc, #364]	; (800d07c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800cf10:	4313      	orrs	r3, r2
 800cf12:	64cb      	str	r3, [r1, #76]	; 0x4c
 800cf14:	e001      	b.n	800cf1a <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cf16:	7dfb      	ldrb	r3, [r7, #23]
 800cf18:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	681b      	ldr	r3, [r3, #0]
 800cf1e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	d00a      	beq.n	800cf3c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	3324      	adds	r3, #36	; 0x24
 800cf2a:	2102      	movs	r1, #2
 800cf2c:	4618      	mov	r0, r3
 800cf2e:	f000 fc17 	bl	800d760 <RCCEx_PLL3_Config>
 800cf32:	4603      	mov	r3, r0
 800cf34:	2b00      	cmp	r3, #0
 800cf36:	d001      	beq.n	800cf3c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 800cf38:	2301      	movs	r3, #1
 800cf3a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	681b      	ldr	r3, [r3, #0]
 800cf40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	d030      	beq.n	800cfaa <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cf4c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800cf50:	d017      	beq.n	800cf82 <HAL_RCCEx_PeriphCLKConfig+0xd82>
 800cf52:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800cf56:	d811      	bhi.n	800cf7c <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 800cf58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cf5c:	d013      	beq.n	800cf86 <HAL_RCCEx_PeriphCLKConfig+0xd86>
 800cf5e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cf62:	d80b      	bhi.n	800cf7c <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 800cf64:	2b00      	cmp	r3, #0
 800cf66:	d010      	beq.n	800cf8a <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 800cf68:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cf6c:	d106      	bne.n	800cf7c <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cf6e:	4b43      	ldr	r3, [pc, #268]	; (800d07c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800cf70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf72:	4a42      	ldr	r2, [pc, #264]	; (800d07c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800cf74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800cf78:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 800cf7a:	e007      	b.n	800cf8c <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800cf7c:	2301      	movs	r3, #1
 800cf7e:	75fb      	strb	r3, [r7, #23]
      break;
 800cf80:	e004      	b.n	800cf8c <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 800cf82:	bf00      	nop
 800cf84:	e002      	b.n	800cf8c <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 800cf86:	bf00      	nop
 800cf88:	e000      	b.n	800cf8c <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 800cf8a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800cf8c:	7dfb      	ldrb	r3, [r7, #23]
 800cf8e:	2b00      	cmp	r3, #0
 800cf90:	d109      	bne.n	800cfa6 <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800cf92:	4b3a      	ldr	r3, [pc, #232]	; (800d07c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800cf94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cf96:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cf9e:	4937      	ldr	r1, [pc, #220]	; (800d07c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800cfa0:	4313      	orrs	r3, r2
 800cfa2:	654b      	str	r3, [r1, #84]	; 0x54
 800cfa4:	e001      	b.n	800cfaa <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cfa6:	7dfb      	ldrb	r3, [r7, #23]
 800cfa8:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	681b      	ldr	r3, [r3, #0]
 800cfae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800cfb2:	2b00      	cmp	r3, #0
 800cfb4:	d008      	beq.n	800cfc8 <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800cfb6:	4b31      	ldr	r3, [pc, #196]	; (800d07c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800cfb8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cfba:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cfc2:	492e      	ldr	r1, [pc, #184]	; (800d07c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800cfc4:	4313      	orrs	r3, r2
 800cfc6:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	681b      	ldr	r3, [r3, #0]
 800cfcc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cfd0:	2b00      	cmp	r3, #0
 800cfd2:	d009      	beq.n	800cfe8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800cfd4:	4b29      	ldr	r3, [pc, #164]	; (800d07c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800cfd6:	691b      	ldr	r3, [r3, #16]
 800cfd8:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800cfe2:	4926      	ldr	r1, [pc, #152]	; (800d07c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800cfe4:	4313      	orrs	r3, r2
 800cfe6:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	681b      	ldr	r3, [r3, #0]
 800cfec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800cff0:	2b00      	cmp	r3, #0
 800cff2:	d008      	beq.n	800d006 <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800cff4:	4b21      	ldr	r3, [pc, #132]	; (800d07c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800cff6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cff8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d000:	491e      	ldr	r1, [pc, #120]	; (800d07c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800d002:	4313      	orrs	r3, r2
 800d004:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	681b      	ldr	r3, [r3, #0]
 800d00a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800d00e:	2b00      	cmp	r3, #0
 800d010:	d00d      	beq.n	800d02e <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800d012:	4b1a      	ldr	r3, [pc, #104]	; (800d07c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800d014:	691b      	ldr	r3, [r3, #16]
 800d016:	4a19      	ldr	r2, [pc, #100]	; (800d07c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800d018:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800d01c:	6113      	str	r3, [r2, #16]
 800d01e:	4b17      	ldr	r3, [pc, #92]	; (800d07c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800d020:	691a      	ldr	r2, [r3, #16]
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800d028:	4914      	ldr	r1, [pc, #80]	; (800d07c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800d02a:	4313      	orrs	r3, r2
 800d02c:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	681b      	ldr	r3, [r3, #0]
 800d032:	2b00      	cmp	r3, #0
 800d034:	da08      	bge.n	800d048 <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800d036:	4b11      	ldr	r3, [pc, #68]	; (800d07c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800d038:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d03a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d042:	490e      	ldr	r1, [pc, #56]	; (800d07c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800d044:	4313      	orrs	r3, r2
 800d046:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	681b      	ldr	r3, [r3, #0]
 800d04c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d050:	2b00      	cmp	r3, #0
 800d052:	d009      	beq.n	800d068 <HAL_RCCEx_PeriphCLKConfig+0xe68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800d054:	4b09      	ldr	r3, [pc, #36]	; (800d07c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800d056:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d058:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d062:	4906      	ldr	r1, [pc, #24]	; (800d07c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800d064:	4313      	orrs	r3, r2
 800d066:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 800d068:	7dbb      	ldrb	r3, [r7, #22]
 800d06a:	2b00      	cmp	r3, #0
 800d06c:	d101      	bne.n	800d072 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    return HAL_OK;
 800d06e:	2300      	movs	r3, #0
 800d070:	e000      	b.n	800d074 <HAL_RCCEx_PeriphCLKConfig+0xe74>
  }
  return HAL_ERROR;
 800d072:	2301      	movs	r3, #1
}
 800d074:	4618      	mov	r0, r3
 800d076:	3718      	adds	r7, #24
 800d078:	46bd      	mov	sp, r7
 800d07a:	bd80      	pop	{r7, pc}
 800d07c:	58024400 	.word	0x58024400

0800d080 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800d080:	b580      	push	{r7, lr}
 800d082:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800d084:	f7ff f860 	bl	800c148 <HAL_RCC_GetHCLKFreq>
 800d088:	4602      	mov	r2, r0
 800d08a:	4b06      	ldr	r3, [pc, #24]	; (800d0a4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800d08c:	6a1b      	ldr	r3, [r3, #32]
 800d08e:	091b      	lsrs	r3, r3, #4
 800d090:	f003 0307 	and.w	r3, r3, #7
 800d094:	4904      	ldr	r1, [pc, #16]	; (800d0a8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800d096:	5ccb      	ldrb	r3, [r1, r3]
 800d098:	f003 031f 	and.w	r3, r3, #31
 800d09c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800d0a0:	4618      	mov	r0, r3
 800d0a2:	bd80      	pop	{r7, pc}
 800d0a4:	58024400 	.word	0x58024400
 800d0a8:	08014ee4 	.word	0x08014ee4

0800d0ac <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 800d0ac:	b480      	push	{r7}
 800d0ae:	b089      	sub	sp, #36	; 0x24
 800d0b0:	af00      	add	r7, sp, #0
 800d0b2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d0b4:	4ba1      	ldr	r3, [pc, #644]	; (800d33c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d0b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d0b8:	f003 0303 	and.w	r3, r3, #3
 800d0bc:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 800d0be:	4b9f      	ldr	r3, [pc, #636]	; (800d33c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d0c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d0c2:	0b1b      	lsrs	r3, r3, #12
 800d0c4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d0c8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800d0ca:	4b9c      	ldr	r3, [pc, #624]	; (800d33c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d0cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0ce:	091b      	lsrs	r3, r3, #4
 800d0d0:	f003 0301 	and.w	r3, r3, #1
 800d0d4:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800d0d6:	4b99      	ldr	r3, [pc, #612]	; (800d33c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d0d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d0da:	08db      	lsrs	r3, r3, #3
 800d0dc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d0e0:	693a      	ldr	r2, [r7, #16]
 800d0e2:	fb02 f303 	mul.w	r3, r2, r3
 800d0e6:	ee07 3a90 	vmov	s15, r3
 800d0ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d0ee:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800d0f2:	697b      	ldr	r3, [r7, #20]
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	f000 8111 	beq.w	800d31c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800d0fa:	69bb      	ldr	r3, [r7, #24]
 800d0fc:	2b02      	cmp	r3, #2
 800d0fe:	f000 8083 	beq.w	800d208 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800d102:	69bb      	ldr	r3, [r7, #24]
 800d104:	2b02      	cmp	r3, #2
 800d106:	f200 80a1 	bhi.w	800d24c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800d10a:	69bb      	ldr	r3, [r7, #24]
 800d10c:	2b00      	cmp	r3, #0
 800d10e:	d003      	beq.n	800d118 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800d110:	69bb      	ldr	r3, [r7, #24]
 800d112:	2b01      	cmp	r3, #1
 800d114:	d056      	beq.n	800d1c4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800d116:	e099      	b.n	800d24c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d118:	4b88      	ldr	r3, [pc, #544]	; (800d33c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d11a:	681b      	ldr	r3, [r3, #0]
 800d11c:	f003 0320 	and.w	r3, r3, #32
 800d120:	2b00      	cmp	r3, #0
 800d122:	d02d      	beq.n	800d180 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800d124:	4b85      	ldr	r3, [pc, #532]	; (800d33c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d126:	681b      	ldr	r3, [r3, #0]
 800d128:	08db      	lsrs	r3, r3, #3
 800d12a:	f003 0303 	and.w	r3, r3, #3
 800d12e:	4a84      	ldr	r2, [pc, #528]	; (800d340 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800d130:	fa22 f303 	lsr.w	r3, r2, r3
 800d134:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800d136:	68bb      	ldr	r3, [r7, #8]
 800d138:	ee07 3a90 	vmov	s15, r3
 800d13c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d140:	697b      	ldr	r3, [r7, #20]
 800d142:	ee07 3a90 	vmov	s15, r3
 800d146:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d14a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d14e:	4b7b      	ldr	r3, [pc, #492]	; (800d33c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d150:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d152:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d156:	ee07 3a90 	vmov	s15, r3
 800d15a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d15e:	ed97 6a03 	vldr	s12, [r7, #12]
 800d162:	eddf 5a78 	vldr	s11, [pc, #480]	; 800d344 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d166:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d16a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d16e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d172:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d176:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d17a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800d17e:	e087      	b.n	800d290 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800d180:	697b      	ldr	r3, [r7, #20]
 800d182:	ee07 3a90 	vmov	s15, r3
 800d186:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d18a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800d348 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800d18e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d192:	4b6a      	ldr	r3, [pc, #424]	; (800d33c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d194:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d196:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d19a:	ee07 3a90 	vmov	s15, r3
 800d19e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d1a2:	ed97 6a03 	vldr	s12, [r7, #12]
 800d1a6:	eddf 5a67 	vldr	s11, [pc, #412]	; 800d344 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d1aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d1ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d1b2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d1b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d1ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d1be:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800d1c2:	e065      	b.n	800d290 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800d1c4:	697b      	ldr	r3, [r7, #20]
 800d1c6:	ee07 3a90 	vmov	s15, r3
 800d1ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d1ce:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800d34c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800d1d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d1d6:	4b59      	ldr	r3, [pc, #356]	; (800d33c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d1d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d1da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d1de:	ee07 3a90 	vmov	s15, r3
 800d1e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d1e6:	ed97 6a03 	vldr	s12, [r7, #12]
 800d1ea:	eddf 5a56 	vldr	s11, [pc, #344]	; 800d344 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d1ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d1f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d1f6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d1fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d1fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d202:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800d206:	e043      	b.n	800d290 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800d208:	697b      	ldr	r3, [r7, #20]
 800d20a:	ee07 3a90 	vmov	s15, r3
 800d20e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d212:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800d350 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800d216:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d21a:	4b48      	ldr	r3, [pc, #288]	; (800d33c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d21c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d21e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d222:	ee07 3a90 	vmov	s15, r3
 800d226:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d22a:	ed97 6a03 	vldr	s12, [r7, #12]
 800d22e:	eddf 5a45 	vldr	s11, [pc, #276]	; 800d344 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d232:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d236:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d23a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d23e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d242:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d246:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800d24a:	e021      	b.n	800d290 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800d24c:	697b      	ldr	r3, [r7, #20]
 800d24e:	ee07 3a90 	vmov	s15, r3
 800d252:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d256:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800d34c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800d25a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d25e:	4b37      	ldr	r3, [pc, #220]	; (800d33c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d260:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d262:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d266:	ee07 3a90 	vmov	s15, r3
 800d26a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d26e:	ed97 6a03 	vldr	s12, [r7, #12]
 800d272:	eddf 5a34 	vldr	s11, [pc, #208]	; 800d344 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d276:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d27a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d27e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d282:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d286:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d28a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800d28e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 800d290:	4b2a      	ldr	r3, [pc, #168]	; (800d33c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d292:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d294:	0a5b      	lsrs	r3, r3, #9
 800d296:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d29a:	ee07 3a90 	vmov	s15, r3
 800d29e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d2a2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d2a6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d2aa:	edd7 6a07 	vldr	s13, [r7, #28]
 800d2ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d2b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d2b6:	ee17 2a90 	vmov	r2, s15
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 800d2be:	4b1f      	ldr	r3, [pc, #124]	; (800d33c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d2c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d2c2:	0c1b      	lsrs	r3, r3, #16
 800d2c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d2c8:	ee07 3a90 	vmov	s15, r3
 800d2cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d2d0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d2d4:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d2d8:	edd7 6a07 	vldr	s13, [r7, #28]
 800d2dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d2e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d2e4:	ee17 2a90 	vmov	r2, s15
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 800d2ec:	4b13      	ldr	r3, [pc, #76]	; (800d33c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d2ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d2f0:	0e1b      	lsrs	r3, r3, #24
 800d2f2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d2f6:	ee07 3a90 	vmov	s15, r3
 800d2fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d2fe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d302:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d306:	edd7 6a07 	vldr	s13, [r7, #28]
 800d30a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d30e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d312:	ee17 2a90 	vmov	r2, s15
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800d31a:	e008      	b.n	800d32e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	2200      	movs	r2, #0
 800d320:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	2200      	movs	r2, #0
 800d326:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	2200      	movs	r2, #0
 800d32c:	609a      	str	r2, [r3, #8]
}
 800d32e:	bf00      	nop
 800d330:	3724      	adds	r7, #36	; 0x24
 800d332:	46bd      	mov	sp, r7
 800d334:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d338:	4770      	bx	lr
 800d33a:	bf00      	nop
 800d33c:	58024400 	.word	0x58024400
 800d340:	03d09000 	.word	0x03d09000
 800d344:	46000000 	.word	0x46000000
 800d348:	4c742400 	.word	0x4c742400
 800d34c:	4a742400 	.word	0x4a742400
 800d350:	4bbebc20 	.word	0x4bbebc20

0800d354 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 800d354:	b480      	push	{r7}
 800d356:	b089      	sub	sp, #36	; 0x24
 800d358:	af00      	add	r7, sp, #0
 800d35a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d35c:	4ba1      	ldr	r3, [pc, #644]	; (800d5e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d35e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d360:	f003 0303 	and.w	r3, r3, #3
 800d364:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800d366:	4b9f      	ldr	r3, [pc, #636]	; (800d5e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d368:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d36a:	0d1b      	lsrs	r3, r3, #20
 800d36c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d370:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800d372:	4b9c      	ldr	r3, [pc, #624]	; (800d5e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d374:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d376:	0a1b      	lsrs	r3, r3, #8
 800d378:	f003 0301 	and.w	r3, r3, #1
 800d37c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800d37e:	4b99      	ldr	r3, [pc, #612]	; (800d5e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d380:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d382:	08db      	lsrs	r3, r3, #3
 800d384:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d388:	693a      	ldr	r2, [r7, #16]
 800d38a:	fb02 f303 	mul.w	r3, r2, r3
 800d38e:	ee07 3a90 	vmov	s15, r3
 800d392:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d396:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800d39a:	697b      	ldr	r3, [r7, #20]
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	f000 8111 	beq.w	800d5c4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800d3a2:	69bb      	ldr	r3, [r7, #24]
 800d3a4:	2b02      	cmp	r3, #2
 800d3a6:	f000 8083 	beq.w	800d4b0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800d3aa:	69bb      	ldr	r3, [r7, #24]
 800d3ac:	2b02      	cmp	r3, #2
 800d3ae:	f200 80a1 	bhi.w	800d4f4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800d3b2:	69bb      	ldr	r3, [r7, #24]
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	d003      	beq.n	800d3c0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800d3b8:	69bb      	ldr	r3, [r7, #24]
 800d3ba:	2b01      	cmp	r3, #1
 800d3bc:	d056      	beq.n	800d46c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800d3be:	e099      	b.n	800d4f4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d3c0:	4b88      	ldr	r3, [pc, #544]	; (800d5e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d3c2:	681b      	ldr	r3, [r3, #0]
 800d3c4:	f003 0320 	and.w	r3, r3, #32
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d02d      	beq.n	800d428 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800d3cc:	4b85      	ldr	r3, [pc, #532]	; (800d5e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	08db      	lsrs	r3, r3, #3
 800d3d2:	f003 0303 	and.w	r3, r3, #3
 800d3d6:	4a84      	ldr	r2, [pc, #528]	; (800d5e8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800d3d8:	fa22 f303 	lsr.w	r3, r2, r3
 800d3dc:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800d3de:	68bb      	ldr	r3, [r7, #8]
 800d3e0:	ee07 3a90 	vmov	s15, r3
 800d3e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d3e8:	697b      	ldr	r3, [r7, #20]
 800d3ea:	ee07 3a90 	vmov	s15, r3
 800d3ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d3f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d3f6:	4b7b      	ldr	r3, [pc, #492]	; (800d5e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d3f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d3fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d3fe:	ee07 3a90 	vmov	s15, r3
 800d402:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d406:	ed97 6a03 	vldr	s12, [r7, #12]
 800d40a:	eddf 5a78 	vldr	s11, [pc, #480]	; 800d5ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d40e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d412:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d416:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d41a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d41e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d422:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800d426:	e087      	b.n	800d538 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800d428:	697b      	ldr	r3, [r7, #20]
 800d42a:	ee07 3a90 	vmov	s15, r3
 800d42e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d432:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800d5f0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800d436:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d43a:	4b6a      	ldr	r3, [pc, #424]	; (800d5e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d43c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d43e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d442:	ee07 3a90 	vmov	s15, r3
 800d446:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d44a:	ed97 6a03 	vldr	s12, [r7, #12]
 800d44e:	eddf 5a67 	vldr	s11, [pc, #412]	; 800d5ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d452:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d456:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d45a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d45e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d462:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d466:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800d46a:	e065      	b.n	800d538 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800d46c:	697b      	ldr	r3, [r7, #20]
 800d46e:	ee07 3a90 	vmov	s15, r3
 800d472:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d476:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800d5f4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800d47a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d47e:	4b59      	ldr	r3, [pc, #356]	; (800d5e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d482:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d486:	ee07 3a90 	vmov	s15, r3
 800d48a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d48e:	ed97 6a03 	vldr	s12, [r7, #12]
 800d492:	eddf 5a56 	vldr	s11, [pc, #344]	; 800d5ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d496:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d49a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d49e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d4a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d4a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d4aa:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800d4ae:	e043      	b.n	800d538 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800d4b0:	697b      	ldr	r3, [r7, #20]
 800d4b2:	ee07 3a90 	vmov	s15, r3
 800d4b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d4ba:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800d5f8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800d4be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d4c2:	4b48      	ldr	r3, [pc, #288]	; (800d5e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d4c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d4c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d4ca:	ee07 3a90 	vmov	s15, r3
 800d4ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d4d2:	ed97 6a03 	vldr	s12, [r7, #12]
 800d4d6:	eddf 5a45 	vldr	s11, [pc, #276]	; 800d5ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d4da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d4de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d4e2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d4e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d4ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d4ee:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800d4f2:	e021      	b.n	800d538 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800d4f4:	697b      	ldr	r3, [r7, #20]
 800d4f6:	ee07 3a90 	vmov	s15, r3
 800d4fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d4fe:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800d5f4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800d502:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d506:	4b37      	ldr	r3, [pc, #220]	; (800d5e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d50a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d50e:	ee07 3a90 	vmov	s15, r3
 800d512:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d516:	ed97 6a03 	vldr	s12, [r7, #12]
 800d51a:	eddf 5a34 	vldr	s11, [pc, #208]	; 800d5ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d51e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d522:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d526:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d52a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d52e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d532:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800d536:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 800d538:	4b2a      	ldr	r3, [pc, #168]	; (800d5e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d53a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d53c:	0a5b      	lsrs	r3, r3, #9
 800d53e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d542:	ee07 3a90 	vmov	s15, r3
 800d546:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d54a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d54e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d552:	edd7 6a07 	vldr	s13, [r7, #28]
 800d556:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d55a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d55e:	ee17 2a90 	vmov	r2, s15
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 800d566:	4b1f      	ldr	r3, [pc, #124]	; (800d5e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d56a:	0c1b      	lsrs	r3, r3, #16
 800d56c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d570:	ee07 3a90 	vmov	s15, r3
 800d574:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d578:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d57c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d580:	edd7 6a07 	vldr	s13, [r7, #28]
 800d584:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d588:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d58c:	ee17 2a90 	vmov	r2, s15
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 800d594:	4b13      	ldr	r3, [pc, #76]	; (800d5e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d596:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d598:	0e1b      	lsrs	r3, r3, #24
 800d59a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d59e:	ee07 3a90 	vmov	s15, r3
 800d5a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d5a6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d5aa:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d5ae:	edd7 6a07 	vldr	s13, [r7, #28]
 800d5b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d5b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d5ba:	ee17 2a90 	vmov	r2, s15
 800d5be:	687b      	ldr	r3, [r7, #4]
 800d5c0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800d5c2:	e008      	b.n	800d5d6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	2200      	movs	r2, #0
 800d5c8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	2200      	movs	r2, #0
 800d5ce:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	2200      	movs	r2, #0
 800d5d4:	609a      	str	r2, [r3, #8]
}
 800d5d6:	bf00      	nop
 800d5d8:	3724      	adds	r7, #36	; 0x24
 800d5da:	46bd      	mov	sp, r7
 800d5dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5e0:	4770      	bx	lr
 800d5e2:	bf00      	nop
 800d5e4:	58024400 	.word	0x58024400
 800d5e8:	03d09000 	.word	0x03d09000
 800d5ec:	46000000 	.word	0x46000000
 800d5f0:	4c742400 	.word	0x4c742400
 800d5f4:	4a742400 	.word	0x4a742400
 800d5f8:	4bbebc20 	.word	0x4bbebc20

0800d5fc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800d5fc:	b580      	push	{r7, lr}
 800d5fe:	b084      	sub	sp, #16
 800d600:	af00      	add	r7, sp, #0
 800d602:	6078      	str	r0, [r7, #4]
 800d604:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d606:	2300      	movs	r3, #0
 800d608:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800d60a:	4b53      	ldr	r3, [pc, #332]	; (800d758 <RCCEx_PLL2_Config+0x15c>)
 800d60c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d60e:	f003 0303 	and.w	r3, r3, #3
 800d612:	2b03      	cmp	r3, #3
 800d614:	d101      	bne.n	800d61a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800d616:	2301      	movs	r3, #1
 800d618:	e099      	b.n	800d74e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800d61a:	4b4f      	ldr	r3, [pc, #316]	; (800d758 <RCCEx_PLL2_Config+0x15c>)
 800d61c:	681b      	ldr	r3, [r3, #0]
 800d61e:	4a4e      	ldr	r2, [pc, #312]	; (800d758 <RCCEx_PLL2_Config+0x15c>)
 800d620:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800d624:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d626:	f7f8 fa57 	bl	8005ad8 <HAL_GetTick>
 800d62a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800d62c:	e008      	b.n	800d640 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800d62e:	f7f8 fa53 	bl	8005ad8 <HAL_GetTick>
 800d632:	4602      	mov	r2, r0
 800d634:	68bb      	ldr	r3, [r7, #8]
 800d636:	1ad3      	subs	r3, r2, r3
 800d638:	2b02      	cmp	r3, #2
 800d63a:	d901      	bls.n	800d640 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800d63c:	2303      	movs	r3, #3
 800d63e:	e086      	b.n	800d74e <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800d640:	4b45      	ldr	r3, [pc, #276]	; (800d758 <RCCEx_PLL2_Config+0x15c>)
 800d642:	681b      	ldr	r3, [r3, #0]
 800d644:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d1f0      	bne.n	800d62e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800d64c:	4b42      	ldr	r3, [pc, #264]	; (800d758 <RCCEx_PLL2_Config+0x15c>)
 800d64e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d650:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	681b      	ldr	r3, [r3, #0]
 800d658:	031b      	lsls	r3, r3, #12
 800d65a:	493f      	ldr	r1, [pc, #252]	; (800d758 <RCCEx_PLL2_Config+0x15c>)
 800d65c:	4313      	orrs	r3, r2
 800d65e:	628b      	str	r3, [r1, #40]	; 0x28
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	685b      	ldr	r3, [r3, #4]
 800d664:	3b01      	subs	r3, #1
 800d666:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	689b      	ldr	r3, [r3, #8]
 800d66e:	3b01      	subs	r3, #1
 800d670:	025b      	lsls	r3, r3, #9
 800d672:	b29b      	uxth	r3, r3
 800d674:	431a      	orrs	r2, r3
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	68db      	ldr	r3, [r3, #12]
 800d67a:	3b01      	subs	r3, #1
 800d67c:	041b      	lsls	r3, r3, #16
 800d67e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800d682:	431a      	orrs	r2, r3
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	691b      	ldr	r3, [r3, #16]
 800d688:	3b01      	subs	r3, #1
 800d68a:	061b      	lsls	r3, r3, #24
 800d68c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800d690:	4931      	ldr	r1, [pc, #196]	; (800d758 <RCCEx_PLL2_Config+0x15c>)
 800d692:	4313      	orrs	r3, r2
 800d694:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800d696:	4b30      	ldr	r3, [pc, #192]	; (800d758 <RCCEx_PLL2_Config+0x15c>)
 800d698:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d69a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	695b      	ldr	r3, [r3, #20]
 800d6a2:	492d      	ldr	r1, [pc, #180]	; (800d758 <RCCEx_PLL2_Config+0x15c>)
 800d6a4:	4313      	orrs	r3, r2
 800d6a6:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800d6a8:	4b2b      	ldr	r3, [pc, #172]	; (800d758 <RCCEx_PLL2_Config+0x15c>)
 800d6aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d6ac:	f023 0220 	bic.w	r2, r3, #32
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	699b      	ldr	r3, [r3, #24]
 800d6b4:	4928      	ldr	r1, [pc, #160]	; (800d758 <RCCEx_PLL2_Config+0x15c>)
 800d6b6:	4313      	orrs	r3, r2
 800d6b8:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800d6ba:	4b27      	ldr	r3, [pc, #156]	; (800d758 <RCCEx_PLL2_Config+0x15c>)
 800d6bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d6be:	4a26      	ldr	r2, [pc, #152]	; (800d758 <RCCEx_PLL2_Config+0x15c>)
 800d6c0:	f023 0310 	bic.w	r3, r3, #16
 800d6c4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800d6c6:	4b24      	ldr	r3, [pc, #144]	; (800d758 <RCCEx_PLL2_Config+0x15c>)
 800d6c8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d6ca:	4b24      	ldr	r3, [pc, #144]	; (800d75c <RCCEx_PLL2_Config+0x160>)
 800d6cc:	4013      	ands	r3, r2
 800d6ce:	687a      	ldr	r2, [r7, #4]
 800d6d0:	69d2      	ldr	r2, [r2, #28]
 800d6d2:	00d2      	lsls	r2, r2, #3
 800d6d4:	4920      	ldr	r1, [pc, #128]	; (800d758 <RCCEx_PLL2_Config+0x15c>)
 800d6d6:	4313      	orrs	r3, r2
 800d6d8:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800d6da:	4b1f      	ldr	r3, [pc, #124]	; (800d758 <RCCEx_PLL2_Config+0x15c>)
 800d6dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d6de:	4a1e      	ldr	r2, [pc, #120]	; (800d758 <RCCEx_PLL2_Config+0x15c>)
 800d6e0:	f043 0310 	orr.w	r3, r3, #16
 800d6e4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800d6e6:	683b      	ldr	r3, [r7, #0]
 800d6e8:	2b00      	cmp	r3, #0
 800d6ea:	d106      	bne.n	800d6fa <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800d6ec:	4b1a      	ldr	r3, [pc, #104]	; (800d758 <RCCEx_PLL2_Config+0x15c>)
 800d6ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d6f0:	4a19      	ldr	r2, [pc, #100]	; (800d758 <RCCEx_PLL2_Config+0x15c>)
 800d6f2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d6f6:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d6f8:	e00f      	b.n	800d71a <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800d6fa:	683b      	ldr	r3, [r7, #0]
 800d6fc:	2b01      	cmp	r3, #1
 800d6fe:	d106      	bne.n	800d70e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800d700:	4b15      	ldr	r3, [pc, #84]	; (800d758 <RCCEx_PLL2_Config+0x15c>)
 800d702:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d704:	4a14      	ldr	r2, [pc, #80]	; (800d758 <RCCEx_PLL2_Config+0x15c>)
 800d706:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d70a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d70c:	e005      	b.n	800d71a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800d70e:	4b12      	ldr	r3, [pc, #72]	; (800d758 <RCCEx_PLL2_Config+0x15c>)
 800d710:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d712:	4a11      	ldr	r2, [pc, #68]	; (800d758 <RCCEx_PLL2_Config+0x15c>)
 800d714:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d718:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800d71a:	4b0f      	ldr	r3, [pc, #60]	; (800d758 <RCCEx_PLL2_Config+0x15c>)
 800d71c:	681b      	ldr	r3, [r3, #0]
 800d71e:	4a0e      	ldr	r2, [pc, #56]	; (800d758 <RCCEx_PLL2_Config+0x15c>)
 800d720:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800d724:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d726:	f7f8 f9d7 	bl	8005ad8 <HAL_GetTick>
 800d72a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800d72c:	e008      	b.n	800d740 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800d72e:	f7f8 f9d3 	bl	8005ad8 <HAL_GetTick>
 800d732:	4602      	mov	r2, r0
 800d734:	68bb      	ldr	r3, [r7, #8]
 800d736:	1ad3      	subs	r3, r2, r3
 800d738:	2b02      	cmp	r3, #2
 800d73a:	d901      	bls.n	800d740 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800d73c:	2303      	movs	r3, #3
 800d73e:	e006      	b.n	800d74e <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800d740:	4b05      	ldr	r3, [pc, #20]	; (800d758 <RCCEx_PLL2_Config+0x15c>)
 800d742:	681b      	ldr	r3, [r3, #0]
 800d744:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d748:	2b00      	cmp	r3, #0
 800d74a:	d0f0      	beq.n	800d72e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800d74c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d74e:	4618      	mov	r0, r3
 800d750:	3710      	adds	r7, #16
 800d752:	46bd      	mov	sp, r7
 800d754:	bd80      	pop	{r7, pc}
 800d756:	bf00      	nop
 800d758:	58024400 	.word	0x58024400
 800d75c:	ffff0007 	.word	0xffff0007

0800d760 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800d760:	b580      	push	{r7, lr}
 800d762:	b084      	sub	sp, #16
 800d764:	af00      	add	r7, sp, #0
 800d766:	6078      	str	r0, [r7, #4]
 800d768:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d76a:	2300      	movs	r3, #0
 800d76c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800d76e:	4b53      	ldr	r3, [pc, #332]	; (800d8bc <RCCEx_PLL3_Config+0x15c>)
 800d770:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d772:	f003 0303 	and.w	r3, r3, #3
 800d776:	2b03      	cmp	r3, #3
 800d778:	d101      	bne.n	800d77e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800d77a:	2301      	movs	r3, #1
 800d77c:	e099      	b.n	800d8b2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800d77e:	4b4f      	ldr	r3, [pc, #316]	; (800d8bc <RCCEx_PLL3_Config+0x15c>)
 800d780:	681b      	ldr	r3, [r3, #0]
 800d782:	4a4e      	ldr	r2, [pc, #312]	; (800d8bc <RCCEx_PLL3_Config+0x15c>)
 800d784:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d788:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d78a:	f7f8 f9a5 	bl	8005ad8 <HAL_GetTick>
 800d78e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800d790:	e008      	b.n	800d7a4 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800d792:	f7f8 f9a1 	bl	8005ad8 <HAL_GetTick>
 800d796:	4602      	mov	r2, r0
 800d798:	68bb      	ldr	r3, [r7, #8]
 800d79a:	1ad3      	subs	r3, r2, r3
 800d79c:	2b02      	cmp	r3, #2
 800d79e:	d901      	bls.n	800d7a4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800d7a0:	2303      	movs	r3, #3
 800d7a2:	e086      	b.n	800d8b2 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800d7a4:	4b45      	ldr	r3, [pc, #276]	; (800d8bc <RCCEx_PLL3_Config+0x15c>)
 800d7a6:	681b      	ldr	r3, [r3, #0]
 800d7a8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d7ac:	2b00      	cmp	r3, #0
 800d7ae:	d1f0      	bne.n	800d792 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800d7b0:	4b42      	ldr	r3, [pc, #264]	; (800d8bc <RCCEx_PLL3_Config+0x15c>)
 800d7b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d7b4:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	681b      	ldr	r3, [r3, #0]
 800d7bc:	051b      	lsls	r3, r3, #20
 800d7be:	493f      	ldr	r1, [pc, #252]	; (800d8bc <RCCEx_PLL3_Config+0x15c>)
 800d7c0:	4313      	orrs	r3, r2
 800d7c2:	628b      	str	r3, [r1, #40]	; 0x28
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	685b      	ldr	r3, [r3, #4]
 800d7c8:	3b01      	subs	r3, #1
 800d7ca:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	689b      	ldr	r3, [r3, #8]
 800d7d2:	3b01      	subs	r3, #1
 800d7d4:	025b      	lsls	r3, r3, #9
 800d7d6:	b29b      	uxth	r3, r3
 800d7d8:	431a      	orrs	r2, r3
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	68db      	ldr	r3, [r3, #12]
 800d7de:	3b01      	subs	r3, #1
 800d7e0:	041b      	lsls	r3, r3, #16
 800d7e2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800d7e6:	431a      	orrs	r2, r3
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	691b      	ldr	r3, [r3, #16]
 800d7ec:	3b01      	subs	r3, #1
 800d7ee:	061b      	lsls	r3, r3, #24
 800d7f0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800d7f4:	4931      	ldr	r1, [pc, #196]	; (800d8bc <RCCEx_PLL3_Config+0x15c>)
 800d7f6:	4313      	orrs	r3, r2
 800d7f8:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800d7fa:	4b30      	ldr	r3, [pc, #192]	; (800d8bc <RCCEx_PLL3_Config+0x15c>)
 800d7fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d7fe:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	695b      	ldr	r3, [r3, #20]
 800d806:	492d      	ldr	r1, [pc, #180]	; (800d8bc <RCCEx_PLL3_Config+0x15c>)
 800d808:	4313      	orrs	r3, r2
 800d80a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800d80c:	4b2b      	ldr	r3, [pc, #172]	; (800d8bc <RCCEx_PLL3_Config+0x15c>)
 800d80e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d810:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	699b      	ldr	r3, [r3, #24]
 800d818:	4928      	ldr	r1, [pc, #160]	; (800d8bc <RCCEx_PLL3_Config+0x15c>)
 800d81a:	4313      	orrs	r3, r2
 800d81c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800d81e:	4b27      	ldr	r3, [pc, #156]	; (800d8bc <RCCEx_PLL3_Config+0x15c>)
 800d820:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d822:	4a26      	ldr	r2, [pc, #152]	; (800d8bc <RCCEx_PLL3_Config+0x15c>)
 800d824:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d828:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800d82a:	4b24      	ldr	r3, [pc, #144]	; (800d8bc <RCCEx_PLL3_Config+0x15c>)
 800d82c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d82e:	4b24      	ldr	r3, [pc, #144]	; (800d8c0 <RCCEx_PLL3_Config+0x160>)
 800d830:	4013      	ands	r3, r2
 800d832:	687a      	ldr	r2, [r7, #4]
 800d834:	69d2      	ldr	r2, [r2, #28]
 800d836:	00d2      	lsls	r2, r2, #3
 800d838:	4920      	ldr	r1, [pc, #128]	; (800d8bc <RCCEx_PLL3_Config+0x15c>)
 800d83a:	4313      	orrs	r3, r2
 800d83c:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800d83e:	4b1f      	ldr	r3, [pc, #124]	; (800d8bc <RCCEx_PLL3_Config+0x15c>)
 800d840:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d842:	4a1e      	ldr	r2, [pc, #120]	; (800d8bc <RCCEx_PLL3_Config+0x15c>)
 800d844:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d848:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800d84a:	683b      	ldr	r3, [r7, #0]
 800d84c:	2b00      	cmp	r3, #0
 800d84e:	d106      	bne.n	800d85e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800d850:	4b1a      	ldr	r3, [pc, #104]	; (800d8bc <RCCEx_PLL3_Config+0x15c>)
 800d852:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d854:	4a19      	ldr	r2, [pc, #100]	; (800d8bc <RCCEx_PLL3_Config+0x15c>)
 800d856:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800d85a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d85c:	e00f      	b.n	800d87e <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800d85e:	683b      	ldr	r3, [r7, #0]
 800d860:	2b01      	cmp	r3, #1
 800d862:	d106      	bne.n	800d872 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800d864:	4b15      	ldr	r3, [pc, #84]	; (800d8bc <RCCEx_PLL3_Config+0x15c>)
 800d866:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d868:	4a14      	ldr	r2, [pc, #80]	; (800d8bc <RCCEx_PLL3_Config+0x15c>)
 800d86a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800d86e:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d870:	e005      	b.n	800d87e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800d872:	4b12      	ldr	r3, [pc, #72]	; (800d8bc <RCCEx_PLL3_Config+0x15c>)
 800d874:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d876:	4a11      	ldr	r2, [pc, #68]	; (800d8bc <RCCEx_PLL3_Config+0x15c>)
 800d878:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800d87c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800d87e:	4b0f      	ldr	r3, [pc, #60]	; (800d8bc <RCCEx_PLL3_Config+0x15c>)
 800d880:	681b      	ldr	r3, [r3, #0]
 800d882:	4a0e      	ldr	r2, [pc, #56]	; (800d8bc <RCCEx_PLL3_Config+0x15c>)
 800d884:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d888:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d88a:	f7f8 f925 	bl	8005ad8 <HAL_GetTick>
 800d88e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800d890:	e008      	b.n	800d8a4 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800d892:	f7f8 f921 	bl	8005ad8 <HAL_GetTick>
 800d896:	4602      	mov	r2, r0
 800d898:	68bb      	ldr	r3, [r7, #8]
 800d89a:	1ad3      	subs	r3, r2, r3
 800d89c:	2b02      	cmp	r3, #2
 800d89e:	d901      	bls.n	800d8a4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800d8a0:	2303      	movs	r3, #3
 800d8a2:	e006      	b.n	800d8b2 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800d8a4:	4b05      	ldr	r3, [pc, #20]	; (800d8bc <RCCEx_PLL3_Config+0x15c>)
 800d8a6:	681b      	ldr	r3, [r3, #0]
 800d8a8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d8ac:	2b00      	cmp	r3, #0
 800d8ae:	d0f0      	beq.n	800d892 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800d8b0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d8b2:	4618      	mov	r0, r3
 800d8b4:	3710      	adds	r7, #16
 800d8b6:	46bd      	mov	sp, r7
 800d8b8:	bd80      	pop	{r7, pc}
 800d8ba:	bf00      	nop
 800d8bc:	58024400 	.word	0x58024400
 800d8c0:	ffff0007 	.word	0xffff0007

0800d8c4 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800d8c4:	b580      	push	{r7, lr}
 800d8c6:	b084      	sub	sp, #16
 800d8c8:	af00      	add	r7, sp, #0
 800d8ca:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_length;
#else
  uint32_t crc_length = 0UL;
 800d8cc:	2300      	movs	r3, #0
 800d8ce:	60fb      	str	r3, [r7, #12]
#endif
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	2b00      	cmp	r3, #0
 800d8d4:	d101      	bne.n	800d8da <HAL_SPI_Init+0x16>
  {
    return HAL_ERROR;
 800d8d6:	2301      	movs	r3, #1
 800d8d8:	e0eb      	b.n	800dab2 <HAL_SPI_Init+0x1ee>
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	2200      	movs	r2, #0
 800d8de:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	4a75      	ldr	r2, [pc, #468]	; (800dabc <HAL_SPI_Init+0x1f8>)
 800d8e6:	4293      	cmp	r3, r2
 800d8e8:	d00f      	beq.n	800d90a <HAL_SPI_Init+0x46>
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	681b      	ldr	r3, [r3, #0]
 800d8ee:	4a74      	ldr	r2, [pc, #464]	; (800dac0 <HAL_SPI_Init+0x1fc>)
 800d8f0:	4293      	cmp	r3, r2
 800d8f2:	d00a      	beq.n	800d90a <HAL_SPI_Init+0x46>
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	681b      	ldr	r3, [r3, #0]
 800d8f8:	4a72      	ldr	r2, [pc, #456]	; (800dac4 <HAL_SPI_Init+0x200>)
 800d8fa:	4293      	cmp	r3, r2
 800d8fc:	d005      	beq.n	800d90a <HAL_SPI_Init+0x46>
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	68db      	ldr	r3, [r3, #12]
 800d902:	2b0f      	cmp	r3, #15
 800d904:	d901      	bls.n	800d90a <HAL_SPI_Init+0x46>
  {
    return HAL_ERROR;
 800d906:	2301      	movs	r3, #1
 800d908:	e0d3      	b.n	800dab2 <HAL_SPI_Init+0x1ee>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800d90a:	6878      	ldr	r0, [r7, #4]
 800d90c:	f001 f87a 	bl	800ea04 <SPI_GetPacketSize>
 800d910:	60b8      	str	r0, [r7, #8]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	681b      	ldr	r3, [r3, #0]
 800d916:	4a69      	ldr	r2, [pc, #420]	; (800dabc <HAL_SPI_Init+0x1f8>)
 800d918:	4293      	cmp	r3, r2
 800d91a:	d00c      	beq.n	800d936 <HAL_SPI_Init+0x72>
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	681b      	ldr	r3, [r3, #0]
 800d920:	4a67      	ldr	r2, [pc, #412]	; (800dac0 <HAL_SPI_Init+0x1fc>)
 800d922:	4293      	cmp	r3, r2
 800d924:	d007      	beq.n	800d936 <HAL_SPI_Init+0x72>
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	681b      	ldr	r3, [r3, #0]
 800d92a:	4a66      	ldr	r2, [pc, #408]	; (800dac4 <HAL_SPI_Init+0x200>)
 800d92c:	4293      	cmp	r3, r2
 800d92e:	d002      	beq.n	800d936 <HAL_SPI_Init+0x72>
 800d930:	68bb      	ldr	r3, [r7, #8]
 800d932:	2b08      	cmp	r3, #8
 800d934:	d811      	bhi.n	800d95a <HAL_SPI_Init+0x96>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800d936:	687b      	ldr	r3, [r7, #4]
 800d938:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800d93a:	4a60      	ldr	r2, [pc, #384]	; (800dabc <HAL_SPI_Init+0x1f8>)
 800d93c:	4293      	cmp	r3, r2
 800d93e:	d009      	beq.n	800d954 <HAL_SPI_Init+0x90>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	681b      	ldr	r3, [r3, #0]
 800d944:	4a5e      	ldr	r2, [pc, #376]	; (800dac0 <HAL_SPI_Init+0x1fc>)
 800d946:	4293      	cmp	r3, r2
 800d948:	d004      	beq.n	800d954 <HAL_SPI_Init+0x90>
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	681b      	ldr	r3, [r3, #0]
 800d94e:	4a5d      	ldr	r2, [pc, #372]	; (800dac4 <HAL_SPI_Init+0x200>)
 800d950:	4293      	cmp	r3, r2
 800d952:	d104      	bne.n	800d95e <HAL_SPI_Init+0x9a>
 800d954:	68bb      	ldr	r3, [r7, #8]
 800d956:	2b10      	cmp	r3, #16
 800d958:	d901      	bls.n	800d95e <HAL_SPI_Init+0x9a>
  {
    return HAL_ERROR;
 800d95a:	2301      	movs	r3, #1
 800d95c:	e0a9      	b.n	800dab2 <HAL_SPI_Init+0x1ee>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800d964:	b2db      	uxtb	r3, r3
 800d966:	2b00      	cmp	r3, #0
 800d968:	d106      	bne.n	800d978 <HAL_SPI_Init+0xb4>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	2200      	movs	r2, #0
 800d96e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800d972:	6878      	ldr	r0, [r7, #4]
 800d974:	f7f6 fe04 	bl	8004580 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	2202      	movs	r2, #2
 800d97c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	681b      	ldr	r3, [r3, #0]
 800d984:	681a      	ldr	r2, [r3, #0]
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	681b      	ldr	r3, [r3, #0]
 800d98a:	f022 0201 	bic.w	r2, r2, #1
 800d98e:	601a      	str	r2, [r3, #0]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	699b      	ldr	r3, [r3, #24]
 800d994:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800d998:	d119      	bne.n	800d9ce <HAL_SPI_Init+0x10a>
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	685b      	ldr	r3, [r3, #4]
 800d99e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800d9a2:	d103      	bne.n	800d9ac <HAL_SPI_Init+0xe8>
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d9a8:	2b00      	cmp	r3, #0
 800d9aa:	d008      	beq.n	800d9be <HAL_SPI_Init+0xfa>
     ((hspi->Init.Mode == SPI_MODE_SLAVE) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	685b      	ldr	r3, [r3, #4]
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800d9b0:	2b00      	cmp	r3, #0
 800d9b2:	d10c      	bne.n	800d9ce <HAL_SPI_Init+0x10a>
     ((hspi->Init.Mode == SPI_MODE_SLAVE) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d9b8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d9bc:	d107      	bne.n	800d9ce <HAL_SPI_Init+0x10a>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	681b      	ldr	r3, [r3, #0]
 800d9c2:	681a      	ldr	r2, [r3, #0]
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	681b      	ldr	r3, [r3, #0]
 800d9c8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800d9cc:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	69da      	ldr	r2, [r3, #28]
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d9d6:	431a      	orrs	r2, r3
 800d9d8:	68fb      	ldr	r3, [r7, #12]
 800d9da:	431a      	orrs	r2, r3
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d9e0:	ea42 0103 	orr.w	r1, r2, r3
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	68da      	ldr	r2, [r3, #12]
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	681b      	ldr	r3, [r3, #0]
 800d9ec:	430a      	orrs	r2, r1
 800d9ee:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d9f8:	431a      	orrs	r2, r3
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d9fe:	431a      	orrs	r2, r3
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	699b      	ldr	r3, [r3, #24]
 800da04:	431a      	orrs	r2, r3
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	691b      	ldr	r3, [r3, #16]
 800da0a:	431a      	orrs	r2, r3
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	695b      	ldr	r3, [r3, #20]
 800da10:	431a      	orrs	r2, r3
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	6a1b      	ldr	r3, [r3, #32]
 800da16:	431a      	orrs	r2, r3
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	685b      	ldr	r3, [r3, #4]
 800da1c:	431a      	orrs	r2, r3
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800da22:	431a      	orrs	r2, r3
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	689b      	ldr	r3, [r3, #8]
 800da28:	431a      	orrs	r2, r3
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800da2e:	ea42 0103 	orr.w	r1, r2, r3
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	681b      	ldr	r3, [r3, #0]
 800da3a:	430a      	orrs	r2, r1
 800da3c:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	685b      	ldr	r3, [r3, #4]
 800da42:	2b00      	cmp	r3, #0
 800da44:	d113      	bne.n	800da6e <HAL_SPI_Init+0x1aa>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	681b      	ldr	r3, [r3, #0]
 800da4a:	689b      	ldr	r3, [r3, #8]
 800da4c:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	681b      	ldr	r3, [r3, #0]
 800da54:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800da58:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	681b      	ldr	r3, [r3, #0]
 800da5e:	689b      	ldr	r3, [r3, #8]
 800da60:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	681b      	ldr	r3, [r3, #0]
 800da68:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800da6c:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	681b      	ldr	r3, [r3, #0]
 800da72:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	681b      	ldr	r3, [r3, #0]
 800da78:	f022 0201 	bic.w	r2, r2, #1
 800da7c:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800da7e:	687b      	ldr	r3, [r7, #4]
 800da80:	685b      	ldr	r3, [r3, #4]
 800da82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800da86:	2b00      	cmp	r3, #0
 800da88:	d00a      	beq.n	800daa0 <HAL_SPI_Init+0x1dc>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	681b      	ldr	r3, [r3, #0]
 800da8e:	68db      	ldr	r3, [r3, #12]
 800da90:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	681b      	ldr	r3, [r3, #0]
 800da9c:	430a      	orrs	r2, r1
 800da9e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	2200      	movs	r2, #0
 800daa4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	2201      	movs	r2, #1
 800daac:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 800dab0:	2300      	movs	r3, #0
}
 800dab2:	4618      	mov	r0, r3
 800dab4:	3710      	adds	r7, #16
 800dab6:	46bd      	mov	sp, r7
 800dab8:	bd80      	pop	{r7, pc}
 800daba:	bf00      	nop
 800dabc:	40013000 	.word	0x40013000
 800dac0:	40003800 	.word	0x40003800
 800dac4:	40003c00 	.word	0x40003c00

0800dac8 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800dac8:	b580      	push	{r7, lr}
 800daca:	b08a      	sub	sp, #40	; 0x28
 800dacc:	af02      	add	r7, sp, #8
 800dace:	60f8      	str	r0, [r7, #12]
 800dad0:	60b9      	str	r1, [r7, #8]
 800dad2:	603b      	str	r3, [r7, #0]
 800dad4:	4613      	mov	r3, r2
 800dad6:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800dad8:	68fb      	ldr	r3, [r7, #12]
 800dada:	681b      	ldr	r3, [r3, #0]
 800dadc:	3320      	adds	r3, #32
 800dade:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800dae0:	2300      	movs	r3, #0
 800dae2:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800dae4:	68fb      	ldr	r3, [r7, #12]
 800dae6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800daea:	2b01      	cmp	r3, #1
 800daec:	d101      	bne.n	800daf2 <HAL_SPI_Transmit+0x2a>
 800daee:	2302      	movs	r3, #2
 800daf0:	e1d7      	b.n	800dea2 <HAL_SPI_Transmit+0x3da>
 800daf2:	68fb      	ldr	r3, [r7, #12]
 800daf4:	2201      	movs	r2, #1
 800daf6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800dafa:	f7f7 ffed 	bl	8005ad8 <HAL_GetTick>
 800dafe:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800db00:	68fb      	ldr	r3, [r7, #12]
 800db02:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800db06:	b2db      	uxtb	r3, r3
 800db08:	2b01      	cmp	r3, #1
 800db0a:	d007      	beq.n	800db1c <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 800db0c:	2302      	movs	r3, #2
 800db0e:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800db10:	68fb      	ldr	r3, [r7, #12]
 800db12:	2200      	movs	r2, #0
 800db14:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800db18:	7efb      	ldrb	r3, [r7, #27]
 800db1a:	e1c2      	b.n	800dea2 <HAL_SPI_Transmit+0x3da>
  }

  if ((pData == NULL) || (Size == 0UL))
 800db1c:	68bb      	ldr	r3, [r7, #8]
 800db1e:	2b00      	cmp	r3, #0
 800db20:	d002      	beq.n	800db28 <HAL_SPI_Transmit+0x60>
 800db22:	88fb      	ldrh	r3, [r7, #6]
 800db24:	2b00      	cmp	r3, #0
 800db26:	d107      	bne.n	800db38 <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 800db28:	2301      	movs	r3, #1
 800db2a:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800db2c:	68fb      	ldr	r3, [r7, #12]
 800db2e:	2200      	movs	r2, #0
 800db30:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800db34:	7efb      	ldrb	r3, [r7, #27]
 800db36:	e1b4      	b.n	800dea2 <HAL_SPI_Transmit+0x3da>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800db38:	68fb      	ldr	r3, [r7, #12]
 800db3a:	2203      	movs	r2, #3
 800db3c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800db40:	68fb      	ldr	r3, [r7, #12]
 800db42:	2200      	movs	r2, #0
 800db44:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800db48:	68fb      	ldr	r3, [r7, #12]
 800db4a:	68ba      	ldr	r2, [r7, #8]
 800db4c:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 800db4e:	68fb      	ldr	r3, [r7, #12]
 800db50:	88fa      	ldrh	r2, [r7, #6]
 800db52:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 800db56:	68fb      	ldr	r3, [r7, #12]
 800db58:	88fa      	ldrh	r2, [r7, #6]
 800db5a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800db5e:	68fb      	ldr	r3, [r7, #12]
 800db60:	2200      	movs	r2, #0
 800db62:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800db64:	68fb      	ldr	r3, [r7, #12]
 800db66:	2200      	movs	r2, #0
 800db68:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800db6c:	68fb      	ldr	r3, [r7, #12]
 800db6e:	2200      	movs	r2, #0
 800db70:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 800db74:	68fb      	ldr	r3, [r7, #12]
 800db76:	2200      	movs	r2, #0
 800db78:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 800db7a:	68fb      	ldr	r3, [r7, #12]
 800db7c:	2200      	movs	r2, #0
 800db7e:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800db80:	68fb      	ldr	r3, [r7, #12]
 800db82:	689b      	ldr	r3, [r3, #8]
 800db84:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800db88:	d107      	bne.n	800db9a <HAL_SPI_Transmit+0xd2>
  {
    SPI_1LINE_TX(hspi);
 800db8a:	68fb      	ldr	r3, [r7, #12]
 800db8c:	681b      	ldr	r3, [r3, #0]
 800db8e:	681a      	ldr	r2, [r3, #0]
 800db90:	68fb      	ldr	r3, [r7, #12]
 800db92:	681b      	ldr	r3, [r3, #0]
 800db94:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800db98:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800db9a:	68fb      	ldr	r3, [r7, #12]
 800db9c:	681b      	ldr	r3, [r3, #0]
 800db9e:	685a      	ldr	r2, [r3, #4]
 800dba0:	4b96      	ldr	r3, [pc, #600]	; (800ddfc <HAL_SPI_Transmit+0x334>)
 800dba2:	4013      	ands	r3, r2
 800dba4:	88f9      	ldrh	r1, [r7, #6]
 800dba6:	68fa      	ldr	r2, [r7, #12]
 800dba8:	6812      	ldr	r2, [r2, #0]
 800dbaa:	430b      	orrs	r3, r1
 800dbac:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800dbae:	68fb      	ldr	r3, [r7, #12]
 800dbb0:	681b      	ldr	r3, [r3, #0]
 800dbb2:	681a      	ldr	r2, [r3, #0]
 800dbb4:	68fb      	ldr	r3, [r7, #12]
 800dbb6:	681b      	ldr	r3, [r3, #0]
 800dbb8:	f042 0201 	orr.w	r2, r2, #1
 800dbbc:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800dbbe:	68fb      	ldr	r3, [r7, #12]
 800dbc0:	685b      	ldr	r3, [r3, #4]
 800dbc2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800dbc6:	d107      	bne.n	800dbd8 <HAL_SPI_Transmit+0x110>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800dbc8:	68fb      	ldr	r3, [r7, #12]
 800dbca:	681b      	ldr	r3, [r3, #0]
 800dbcc:	681a      	ldr	r2, [r3, #0]
 800dbce:	68fb      	ldr	r3, [r7, #12]
 800dbd0:	681b      	ldr	r3, [r3, #0]
 800dbd2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800dbd6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800dbd8:	68fb      	ldr	r3, [r7, #12]
 800dbda:	68db      	ldr	r3, [r3, #12]
 800dbdc:	2b0f      	cmp	r3, #15
 800dbde:	d947      	bls.n	800dc70 <HAL_SPI_Transmit+0x1a8>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800dbe0:	e03f      	b.n	800dc62 <HAL_SPI_Transmit+0x19a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800dbe2:	68fb      	ldr	r3, [r7, #12]
 800dbe4:	681b      	ldr	r3, [r3, #0]
 800dbe6:	695b      	ldr	r3, [r3, #20]
 800dbe8:	f003 0302 	and.w	r3, r3, #2
 800dbec:	2b02      	cmp	r3, #2
 800dbee:	d114      	bne.n	800dc1a <HAL_SPI_Transmit+0x152>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800dbf0:	68fb      	ldr	r3, [r7, #12]
 800dbf2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800dbf4:	68fb      	ldr	r3, [r7, #12]
 800dbf6:	681b      	ldr	r3, [r3, #0]
 800dbf8:	6812      	ldr	r2, [r2, #0]
 800dbfa:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800dbfc:	68fb      	ldr	r3, [r7, #12]
 800dbfe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800dc00:	1d1a      	adds	r2, r3, #4
 800dc02:	68fb      	ldr	r3, [r7, #12]
 800dc04:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 800dc06:	68fb      	ldr	r3, [r7, #12]
 800dc08:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800dc0c:	b29b      	uxth	r3, r3
 800dc0e:	3b01      	subs	r3, #1
 800dc10:	b29a      	uxth	r2, r3
 800dc12:	68fb      	ldr	r3, [r7, #12]
 800dc14:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800dc18:	e023      	b.n	800dc62 <HAL_SPI_Transmit+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800dc1a:	f7f7 ff5d 	bl	8005ad8 <HAL_GetTick>
 800dc1e:	4602      	mov	r2, r0
 800dc20:	697b      	ldr	r3, [r7, #20]
 800dc22:	1ad3      	subs	r3, r2, r3
 800dc24:	683a      	ldr	r2, [r7, #0]
 800dc26:	429a      	cmp	r2, r3
 800dc28:	d803      	bhi.n	800dc32 <HAL_SPI_Transmit+0x16a>
 800dc2a:	683b      	ldr	r3, [r7, #0]
 800dc2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc30:	d102      	bne.n	800dc38 <HAL_SPI_Transmit+0x170>
 800dc32:	683b      	ldr	r3, [r7, #0]
 800dc34:	2b00      	cmp	r3, #0
 800dc36:	d114      	bne.n	800dc62 <HAL_SPI_Transmit+0x19a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800dc38:	68f8      	ldr	r0, [r7, #12]
 800dc3a:	f000 fe15 	bl	800e868 <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 800dc3e:	68fb      	ldr	r3, [r7, #12]
 800dc40:	2200      	movs	r2, #0
 800dc42:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800dc46:	68fb      	ldr	r3, [r7, #12]
 800dc48:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800dc4c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800dc50:	68fb      	ldr	r3, [r7, #12]
 800dc52:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800dc56:	68fb      	ldr	r3, [r7, #12]
 800dc58:	2201      	movs	r2, #1
 800dc5a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 800dc5e:	2301      	movs	r3, #1
 800dc60:	e11f      	b.n	800dea2 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800dc62:	68fb      	ldr	r3, [r7, #12]
 800dc64:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800dc68:	b29b      	uxth	r3, r3
 800dc6a:	2b00      	cmp	r3, #0
 800dc6c:	d1b9      	bne.n	800dbe2 <HAL_SPI_Transmit+0x11a>
 800dc6e:	e0f2      	b.n	800de56 <HAL_SPI_Transmit+0x38e>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800dc70:	68fb      	ldr	r3, [r7, #12]
 800dc72:	68db      	ldr	r3, [r3, #12]
 800dc74:	2b07      	cmp	r3, #7
 800dc76:	f240 80e7 	bls.w	800de48 <HAL_SPI_Transmit+0x380>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800dc7a:	e05d      	b.n	800dd38 <HAL_SPI_Transmit+0x270>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800dc7c:	68fb      	ldr	r3, [r7, #12]
 800dc7e:	681b      	ldr	r3, [r3, #0]
 800dc80:	695b      	ldr	r3, [r3, #20]
 800dc82:	f003 0302 	and.w	r3, r3, #2
 800dc86:	2b02      	cmp	r3, #2
 800dc88:	d132      	bne.n	800dcf0 <HAL_SPI_Transmit+0x228>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800dc8a:	68fb      	ldr	r3, [r7, #12]
 800dc8c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800dc90:	b29b      	uxth	r3, r3
 800dc92:	2b01      	cmp	r3, #1
 800dc94:	d918      	bls.n	800dcc8 <HAL_SPI_Transmit+0x200>
 800dc96:	68fb      	ldr	r3, [r7, #12]
 800dc98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dc9a:	2b00      	cmp	r3, #0
 800dc9c:	d014      	beq.n	800dcc8 <HAL_SPI_Transmit+0x200>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800dc9e:	68fb      	ldr	r3, [r7, #12]
 800dca0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800dca2:	68fb      	ldr	r3, [r7, #12]
 800dca4:	681b      	ldr	r3, [r3, #0]
 800dca6:	6812      	ldr	r2, [r2, #0]
 800dca8:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800dcaa:	68fb      	ldr	r3, [r7, #12]
 800dcac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800dcae:	1d1a      	adds	r2, r3, #4
 800dcb0:	68fb      	ldr	r3, [r7, #12]
 800dcb2:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800dcb4:	68fb      	ldr	r3, [r7, #12]
 800dcb6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800dcba:	b29b      	uxth	r3, r3
 800dcbc:	3b02      	subs	r3, #2
 800dcbe:	b29a      	uxth	r2, r3
 800dcc0:	68fb      	ldr	r3, [r7, #12]
 800dcc2:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800dcc6:	e037      	b.n	800dd38 <HAL_SPI_Transmit+0x270>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800dcc8:	68fb      	ldr	r3, [r7, #12]
 800dcca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800dccc:	881a      	ldrh	r2, [r3, #0]
 800dcce:	69fb      	ldr	r3, [r7, #28]
 800dcd0:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800dcd2:	68fb      	ldr	r3, [r7, #12]
 800dcd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800dcd6:	1c9a      	adds	r2, r3, #2
 800dcd8:	68fb      	ldr	r3, [r7, #12]
 800dcda:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800dcdc:	68fb      	ldr	r3, [r7, #12]
 800dcde:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800dce2:	b29b      	uxth	r3, r3
 800dce4:	3b01      	subs	r3, #1
 800dce6:	b29a      	uxth	r2, r3
 800dce8:	68fb      	ldr	r3, [r7, #12]
 800dcea:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800dcee:	e023      	b.n	800dd38 <HAL_SPI_Transmit+0x270>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800dcf0:	f7f7 fef2 	bl	8005ad8 <HAL_GetTick>
 800dcf4:	4602      	mov	r2, r0
 800dcf6:	697b      	ldr	r3, [r7, #20]
 800dcf8:	1ad3      	subs	r3, r2, r3
 800dcfa:	683a      	ldr	r2, [r7, #0]
 800dcfc:	429a      	cmp	r2, r3
 800dcfe:	d803      	bhi.n	800dd08 <HAL_SPI_Transmit+0x240>
 800dd00:	683b      	ldr	r3, [r7, #0]
 800dd02:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd06:	d102      	bne.n	800dd0e <HAL_SPI_Transmit+0x246>
 800dd08:	683b      	ldr	r3, [r7, #0]
 800dd0a:	2b00      	cmp	r3, #0
 800dd0c:	d114      	bne.n	800dd38 <HAL_SPI_Transmit+0x270>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800dd0e:	68f8      	ldr	r0, [r7, #12]
 800dd10:	f000 fdaa 	bl	800e868 <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 800dd14:	68fb      	ldr	r3, [r7, #12]
 800dd16:	2200      	movs	r2, #0
 800dd18:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800dd1c:	68fb      	ldr	r3, [r7, #12]
 800dd1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800dd22:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800dd26:	68fb      	ldr	r3, [r7, #12]
 800dd28:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800dd2c:	68fb      	ldr	r3, [r7, #12]
 800dd2e:	2201      	movs	r2, #1
 800dd30:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 800dd34:	2301      	movs	r3, #1
 800dd36:	e0b4      	b.n	800dea2 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800dd38:	68fb      	ldr	r3, [r7, #12]
 800dd3a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800dd3e:	b29b      	uxth	r3, r3
 800dd40:	2b00      	cmp	r3, #0
 800dd42:	d19b      	bne.n	800dc7c <HAL_SPI_Transmit+0x1b4>
 800dd44:	e087      	b.n	800de56 <HAL_SPI_Transmit+0x38e>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800dd46:	68fb      	ldr	r3, [r7, #12]
 800dd48:	681b      	ldr	r3, [r3, #0]
 800dd4a:	695b      	ldr	r3, [r3, #20]
 800dd4c:	f003 0302 	and.w	r3, r3, #2
 800dd50:	2b02      	cmp	r3, #2
 800dd52:	d155      	bne.n	800de00 <HAL_SPI_Transmit+0x338>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800dd54:	68fb      	ldr	r3, [r7, #12]
 800dd56:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800dd5a:	b29b      	uxth	r3, r3
 800dd5c:	2b03      	cmp	r3, #3
 800dd5e:	d918      	bls.n	800dd92 <HAL_SPI_Transmit+0x2ca>
 800dd60:	68fb      	ldr	r3, [r7, #12]
 800dd62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dd64:	2b40      	cmp	r3, #64	; 0x40
 800dd66:	d914      	bls.n	800dd92 <HAL_SPI_Transmit+0x2ca>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800dd68:	68fb      	ldr	r3, [r7, #12]
 800dd6a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800dd6c:	68fb      	ldr	r3, [r7, #12]
 800dd6e:	681b      	ldr	r3, [r3, #0]
 800dd70:	6812      	ldr	r2, [r2, #0]
 800dd72:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800dd74:	68fb      	ldr	r3, [r7, #12]
 800dd76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800dd78:	1d1a      	adds	r2, r3, #4
 800dd7a:	68fb      	ldr	r3, [r7, #12]
 800dd7c:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800dd7e:	68fb      	ldr	r3, [r7, #12]
 800dd80:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800dd84:	b29b      	uxth	r3, r3
 800dd86:	3b04      	subs	r3, #4
 800dd88:	b29a      	uxth	r2, r3
 800dd8a:	68fb      	ldr	r3, [r7, #12]
 800dd8c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800dd90:	e05a      	b.n	800de48 <HAL_SPI_Transmit+0x380>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800dd92:	68fb      	ldr	r3, [r7, #12]
 800dd94:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800dd98:	b29b      	uxth	r3, r3
 800dd9a:	2b01      	cmp	r3, #1
 800dd9c:	d917      	bls.n	800ddce <HAL_SPI_Transmit+0x306>
 800dd9e:	68fb      	ldr	r3, [r7, #12]
 800dda0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	d013      	beq.n	800ddce <HAL_SPI_Transmit+0x306>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800dda6:	68fb      	ldr	r3, [r7, #12]
 800dda8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ddaa:	881a      	ldrh	r2, [r3, #0]
 800ddac:	69fb      	ldr	r3, [r7, #28]
 800ddae:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800ddb0:	68fb      	ldr	r3, [r7, #12]
 800ddb2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ddb4:	1c9a      	adds	r2, r3, #2
 800ddb6:	68fb      	ldr	r3, [r7, #12]
 800ddb8:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800ddba:	68fb      	ldr	r3, [r7, #12]
 800ddbc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ddc0:	b29b      	uxth	r3, r3
 800ddc2:	3b02      	subs	r3, #2
 800ddc4:	b29a      	uxth	r2, r3
 800ddc6:	68fb      	ldr	r3, [r7, #12]
 800ddc8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800ddcc:	e03c      	b.n	800de48 <HAL_SPI_Transmit+0x380>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 800ddce:	68fb      	ldr	r3, [r7, #12]
 800ddd0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800ddd2:	68fb      	ldr	r3, [r7, #12]
 800ddd4:	681b      	ldr	r3, [r3, #0]
 800ddd6:	3320      	adds	r3, #32
 800ddd8:	7812      	ldrb	r2, [r2, #0]
 800ddda:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800dddc:	68fb      	ldr	r3, [r7, #12]
 800ddde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800dde0:	1c5a      	adds	r2, r3, #1
 800dde2:	68fb      	ldr	r3, [r7, #12]
 800dde4:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800dde6:	68fb      	ldr	r3, [r7, #12]
 800dde8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ddec:	b29b      	uxth	r3, r3
 800ddee:	3b01      	subs	r3, #1
 800ddf0:	b29a      	uxth	r2, r3
 800ddf2:	68fb      	ldr	r3, [r7, #12]
 800ddf4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800ddf8:	e026      	b.n	800de48 <HAL_SPI_Transmit+0x380>
 800ddfa:	bf00      	nop
 800ddfc:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800de00:	f7f7 fe6a 	bl	8005ad8 <HAL_GetTick>
 800de04:	4602      	mov	r2, r0
 800de06:	697b      	ldr	r3, [r7, #20]
 800de08:	1ad3      	subs	r3, r2, r3
 800de0a:	683a      	ldr	r2, [r7, #0]
 800de0c:	429a      	cmp	r2, r3
 800de0e:	d803      	bhi.n	800de18 <HAL_SPI_Transmit+0x350>
 800de10:	683b      	ldr	r3, [r7, #0]
 800de12:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de16:	d102      	bne.n	800de1e <HAL_SPI_Transmit+0x356>
 800de18:	683b      	ldr	r3, [r7, #0]
 800de1a:	2b00      	cmp	r3, #0
 800de1c:	d114      	bne.n	800de48 <HAL_SPI_Transmit+0x380>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800de1e:	68f8      	ldr	r0, [r7, #12]
 800de20:	f000 fd22 	bl	800e868 <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 800de24:	68fb      	ldr	r3, [r7, #12]
 800de26:	2200      	movs	r2, #0
 800de28:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800de2c:	68fb      	ldr	r3, [r7, #12]
 800de2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800de32:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800de36:	68fb      	ldr	r3, [r7, #12]
 800de38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800de3c:	68fb      	ldr	r3, [r7, #12]
 800de3e:	2201      	movs	r2, #1
 800de40:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 800de44:	2301      	movs	r3, #1
 800de46:	e02c      	b.n	800dea2 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800de48:	68fb      	ldr	r3, [r7, #12]
 800de4a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800de4e:	b29b      	uxth	r3, r3
 800de50:	2b00      	cmp	r3, #0
 800de52:	f47f af78 	bne.w	800dd46 <HAL_SPI_Transmit+0x27e>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 800de56:	683b      	ldr	r3, [r7, #0]
 800de58:	9300      	str	r3, [sp, #0]
 800de5a:	697b      	ldr	r3, [r7, #20]
 800de5c:	2200      	movs	r2, #0
 800de5e:	2108      	movs	r1, #8
 800de60:	68f8      	ldr	r0, [r7, #12]
 800de62:	f000 fda1 	bl	800e9a8 <SPI_WaitOnFlagUntilTimeout>
 800de66:	4603      	mov	r3, r0
 800de68:	2b00      	cmp	r3, #0
 800de6a:	d007      	beq.n	800de7c <HAL_SPI_Transmit+0x3b4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800de6c:	68fb      	ldr	r3, [r7, #12]
 800de6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800de72:	f043 0220 	orr.w	r2, r3, #32
 800de76:	68fb      	ldr	r3, [r7, #12]
 800de78:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800de7c:	68f8      	ldr	r0, [r7, #12]
 800de7e:	f000 fcf3 	bl	800e868 <SPI_CloseTransfer>

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800de82:	68fb      	ldr	r3, [r7, #12]
 800de84:	2200      	movs	r2, #0
 800de86:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800de8a:	68fb      	ldr	r3, [r7, #12]
 800de8c:	2201      	movs	r2, #1
 800de8e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800de92:	68fb      	ldr	r3, [r7, #12]
 800de94:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800de98:	2b00      	cmp	r3, #0
 800de9a:	d001      	beq.n	800dea0 <HAL_SPI_Transmit+0x3d8>
  {
    return HAL_ERROR;
 800de9c:	2301      	movs	r3, #1
 800de9e:	e000      	b.n	800dea2 <HAL_SPI_Transmit+0x3da>
  }
  return errorcode;
 800dea0:	7efb      	ldrb	r3, [r7, #27]
}
 800dea2:	4618      	mov	r0, r3
 800dea4:	3720      	adds	r7, #32
 800dea6:	46bd      	mov	sp, r7
 800dea8:	bd80      	pop	{r7, pc}
 800deaa:	bf00      	nop

0800deac <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800deac:	b580      	push	{r7, lr}
 800deae:	b08a      	sub	sp, #40	; 0x28
 800deb0:	af02      	add	r7, sp, #8
 800deb2:	60f8      	str	r0, [r7, #12]
 800deb4:	60b9      	str	r1, [r7, #8]
 800deb6:	603b      	str	r3, [r7, #0]
 800deb8:	4613      	mov	r3, r2
 800deba:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800debc:	2300      	movs	r3, #0
 800debe:	77fb      	strb	r3, [r7, #31]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800dec0:	68fb      	ldr	r3, [r7, #12]
 800dec2:	681b      	ldr	r3, [r3, #0]
 800dec4:	3330      	adds	r3, #48	; 0x30
 800dec6:	61bb      	str	r3, [r7, #24]
#endif /* __GNUC__ */

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800dec8:	68fb      	ldr	r3, [r7, #12]
 800deca:	685b      	ldr	r3, [r3, #4]
 800decc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ded0:	d112      	bne.n	800def8 <HAL_SPI_Receive+0x4c>
 800ded2:	68fb      	ldr	r3, [r7, #12]
 800ded4:	689b      	ldr	r3, [r3, #8]
 800ded6:	2b00      	cmp	r3, #0
 800ded8:	d10e      	bne.n	800def8 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800deda:	68fb      	ldr	r3, [r7, #12]
 800dedc:	2204      	movs	r2, #4
 800dede:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800dee2:	88fa      	ldrh	r2, [r7, #6]
 800dee4:	683b      	ldr	r3, [r7, #0]
 800dee6:	9300      	str	r3, [sp, #0]
 800dee8:	4613      	mov	r3, r2
 800deea:	68ba      	ldr	r2, [r7, #8]
 800deec:	68b9      	ldr	r1, [r7, #8]
 800deee:	68f8      	ldr	r0, [r7, #12]
 800def0:	f000 f9ce 	bl	800e290 <HAL_SPI_TransmitReceive>
 800def4:	4603      	mov	r3, r0
 800def6:	e1c7      	b.n	800e288 <HAL_SPI_Receive+0x3dc>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800def8:	68fb      	ldr	r3, [r7, #12]
 800defa:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800defe:	2b01      	cmp	r3, #1
 800df00:	d101      	bne.n	800df06 <HAL_SPI_Receive+0x5a>
 800df02:	2302      	movs	r3, #2
 800df04:	e1c0      	b.n	800e288 <HAL_SPI_Receive+0x3dc>
 800df06:	68fb      	ldr	r3, [r7, #12]
 800df08:	2201      	movs	r2, #1
 800df0a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800df0e:	f7f7 fde3 	bl	8005ad8 <HAL_GetTick>
 800df12:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800df14:	68fb      	ldr	r3, [r7, #12]
 800df16:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800df1a:	b2db      	uxtb	r3, r3
 800df1c:	2b01      	cmp	r3, #1
 800df1e:	d007      	beq.n	800df30 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_BUSY;
 800df20:	2302      	movs	r3, #2
 800df22:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 800df24:	68fb      	ldr	r3, [r7, #12]
 800df26:	2200      	movs	r2, #0
 800df28:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800df2c:	7ffb      	ldrb	r3, [r7, #31]
 800df2e:	e1ab      	b.n	800e288 <HAL_SPI_Receive+0x3dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 800df30:	68bb      	ldr	r3, [r7, #8]
 800df32:	2b00      	cmp	r3, #0
 800df34:	d002      	beq.n	800df3c <HAL_SPI_Receive+0x90>
 800df36:	88fb      	ldrh	r3, [r7, #6]
 800df38:	2b00      	cmp	r3, #0
 800df3a:	d107      	bne.n	800df4c <HAL_SPI_Receive+0xa0>
  {
    errorcode = HAL_ERROR;
 800df3c:	2301      	movs	r3, #1
 800df3e:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 800df40:	68fb      	ldr	r3, [r7, #12]
 800df42:	2200      	movs	r2, #0
 800df44:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800df48:	7ffb      	ldrb	r3, [r7, #31]
 800df4a:	e19d      	b.n	800e288 <HAL_SPI_Receive+0x3dc>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800df4c:	68fb      	ldr	r3, [r7, #12]
 800df4e:	2204      	movs	r2, #4
 800df50:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800df54:	68fb      	ldr	r3, [r7, #12]
 800df56:	2200      	movs	r2, #0
 800df58:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800df5c:	68fb      	ldr	r3, [r7, #12]
 800df5e:	68ba      	ldr	r2, [r7, #8]
 800df60:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 800df62:	68fb      	ldr	r3, [r7, #12]
 800df64:	88fa      	ldrh	r2, [r7, #6]
 800df66:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 800df6a:	68fb      	ldr	r3, [r7, #12]
 800df6c:	88fa      	ldrh	r2, [r7, #6]
 800df6e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800df72:	68fb      	ldr	r3, [r7, #12]
 800df74:	2200      	movs	r2, #0
 800df76:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 800df78:	68fb      	ldr	r3, [r7, #12]
 800df7a:	2200      	movs	r2, #0
 800df7c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 800df80:	68fb      	ldr	r3, [r7, #12]
 800df82:	2200      	movs	r2, #0
 800df84:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxISR       = NULL;
 800df88:	68fb      	ldr	r3, [r7, #12]
 800df8a:	2200      	movs	r2, #0
 800df8c:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 800df8e:	68fb      	ldr	r3, [r7, #12]
 800df90:	2200      	movs	r2, #0
 800df92:	675a      	str	r2, [r3, #116]	; 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800df94:	68fb      	ldr	r3, [r7, #12]
 800df96:	689b      	ldr	r3, [r3, #8]
 800df98:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800df9c:	d107      	bne.n	800dfae <HAL_SPI_Receive+0x102>
  {
    SPI_1LINE_RX(hspi);
 800df9e:	68fb      	ldr	r3, [r7, #12]
 800dfa0:	681b      	ldr	r3, [r3, #0]
 800dfa2:	681a      	ldr	r2, [r3, #0]
 800dfa4:	68fb      	ldr	r3, [r7, #12]
 800dfa6:	681b      	ldr	r3, [r3, #0]
 800dfa8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800dfac:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800dfae:	68fb      	ldr	r3, [r7, #12]
 800dfb0:	681b      	ldr	r3, [r3, #0]
 800dfb2:	685a      	ldr	r2, [r3, #4]
 800dfb4:	4b94      	ldr	r3, [pc, #592]	; (800e208 <HAL_SPI_Receive+0x35c>)
 800dfb6:	4013      	ands	r3, r2
 800dfb8:	88f9      	ldrh	r1, [r7, #6]
 800dfba:	68fa      	ldr	r2, [r7, #12]
 800dfbc:	6812      	ldr	r2, [r2, #0]
 800dfbe:	430b      	orrs	r3, r1
 800dfc0:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800dfc2:	68fb      	ldr	r3, [r7, #12]
 800dfc4:	681b      	ldr	r3, [r3, #0]
 800dfc6:	681a      	ldr	r2, [r3, #0]
 800dfc8:	68fb      	ldr	r3, [r7, #12]
 800dfca:	681b      	ldr	r3, [r3, #0]
 800dfcc:	f042 0201 	orr.w	r2, r2, #1
 800dfd0:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800dfd2:	68fb      	ldr	r3, [r7, #12]
 800dfd4:	685b      	ldr	r3, [r3, #4]
 800dfd6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800dfda:	d107      	bne.n	800dfec <HAL_SPI_Receive+0x140>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800dfdc:	68fb      	ldr	r3, [r7, #12]
 800dfde:	681b      	ldr	r3, [r3, #0]
 800dfe0:	681a      	ldr	r2, [r3, #0]
 800dfe2:	68fb      	ldr	r3, [r7, #12]
 800dfe4:	681b      	ldr	r3, [r3, #0]
 800dfe6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800dfea:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800dfec:	68fb      	ldr	r3, [r7, #12]
 800dfee:	68db      	ldr	r3, [r3, #12]
 800dff0:	2b0f      	cmp	r3, #15
 800dff2:	d948      	bls.n	800e086 <HAL_SPI_Receive+0x1da>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800dff4:	e040      	b.n	800e078 <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXWNE/EOT flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 800dff6:	68fb      	ldr	r3, [r7, #12]
 800dff8:	681b      	ldr	r3, [r3, #0]
 800dffa:	695a      	ldr	r2, [r3, #20]
 800dffc:	f248 0308 	movw	r3, #32776	; 0x8008
 800e000:	4013      	ands	r3, r2
 800e002:	2b00      	cmp	r3, #0
 800e004:	d014      	beq.n	800e030 <HAL_SPI_Receive+0x184>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800e006:	68fb      	ldr	r3, [r7, #12]
 800e008:	681a      	ldr	r2, [r3, #0]
 800e00a:	68fb      	ldr	r3, [r7, #12]
 800e00c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e00e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800e010:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800e012:	68fb      	ldr	r3, [r7, #12]
 800e014:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e016:	1d1a      	adds	r2, r3, #4
 800e018:	68fb      	ldr	r3, [r7, #12]
 800e01a:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800e01c:	68fb      	ldr	r3, [r7, #12]
 800e01e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e022:	b29b      	uxth	r3, r3
 800e024:	3b01      	subs	r3, #1
 800e026:	b29a      	uxth	r2, r3
 800e028:	68fb      	ldr	r3, [r7, #12]
 800e02a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800e02e:	e023      	b.n	800e078 <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e030:	f7f7 fd52 	bl	8005ad8 <HAL_GetTick>
 800e034:	4602      	mov	r2, r0
 800e036:	697b      	ldr	r3, [r7, #20]
 800e038:	1ad3      	subs	r3, r2, r3
 800e03a:	683a      	ldr	r2, [r7, #0]
 800e03c:	429a      	cmp	r2, r3
 800e03e:	d803      	bhi.n	800e048 <HAL_SPI_Receive+0x19c>
 800e040:	683b      	ldr	r3, [r7, #0]
 800e042:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e046:	d102      	bne.n	800e04e <HAL_SPI_Receive+0x1a2>
 800e048:	683b      	ldr	r3, [r7, #0]
 800e04a:	2b00      	cmp	r3, #0
 800e04c:	d114      	bne.n	800e078 <HAL_SPI_Receive+0x1cc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800e04e:	68f8      	ldr	r0, [r7, #12]
 800e050:	f000 fc0a 	bl	800e868 <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 800e054:	68fb      	ldr	r3, [r7, #12]
 800e056:	2200      	movs	r2, #0
 800e058:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e05c:	68fb      	ldr	r3, [r7, #12]
 800e05e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e062:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800e066:	68fb      	ldr	r3, [r7, #12]
 800e068:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800e06c:	68fb      	ldr	r3, [r7, #12]
 800e06e:	2201      	movs	r2, #1
 800e070:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 800e074:	2301      	movs	r3, #1
 800e076:	e107      	b.n	800e288 <HAL_SPI_Receive+0x3dc>
    while (hspi->RxXferCount > 0UL)
 800e078:	68fb      	ldr	r3, [r7, #12]
 800e07a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e07e:	b29b      	uxth	r3, r3
 800e080:	2b00      	cmp	r3, #0
 800e082:	d1b8      	bne.n	800dff6 <HAL_SPI_Receive+0x14a>
 800e084:	e0ed      	b.n	800e262 <HAL_SPI_Receive+0x3b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e086:	68fb      	ldr	r3, [r7, #12]
 800e088:	68db      	ldr	r3, [r3, #12]
 800e08a:	2b07      	cmp	r3, #7
 800e08c:	f240 80e2 	bls.w	800e254 <HAL_SPI_Receive+0x3a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800e090:	e05b      	b.n	800e14a <HAL_SPI_Receive+0x29e>
    {
      /* Check the RXWNE/FRLVL flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL)
 800e092:	68fb      	ldr	r3, [r7, #12]
 800e094:	681b      	ldr	r3, [r3, #0]
 800e096:	695b      	ldr	r3, [r3, #20]
 800e098:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800e09c:	2b00      	cmp	r3, #0
 800e09e:	d030      	beq.n	800e102 <HAL_SPI_Receive+0x256>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 800e0a0:	68fb      	ldr	r3, [r7, #12]
 800e0a2:	681b      	ldr	r3, [r3, #0]
 800e0a4:	695b      	ldr	r3, [r3, #20]
 800e0a6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e0aa:	2b00      	cmp	r3, #0
 800e0ac:	d014      	beq.n	800e0d8 <HAL_SPI_Receive+0x22c>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800e0ae:	68fb      	ldr	r3, [r7, #12]
 800e0b0:	681a      	ldr	r2, [r3, #0]
 800e0b2:	68fb      	ldr	r3, [r7, #12]
 800e0b4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e0b6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800e0b8:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800e0ba:	68fb      	ldr	r3, [r7, #12]
 800e0bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e0be:	1d1a      	adds	r2, r3, #4
 800e0c0:	68fb      	ldr	r3, [r7, #12]
 800e0c2:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800e0c4:	68fb      	ldr	r3, [r7, #12]
 800e0c6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e0ca:	b29b      	uxth	r3, r3
 800e0cc:	3b02      	subs	r3, #2
 800e0ce:	b29a      	uxth	r2, r3
 800e0d0:	68fb      	ldr	r3, [r7, #12]
 800e0d2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800e0d6:	e038      	b.n	800e14a <HAL_SPI_Receive+0x29e>
        }
        else
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e0d8:	68fb      	ldr	r3, [r7, #12]
 800e0da:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e0dc:	69ba      	ldr	r2, [r7, #24]
 800e0de:	8812      	ldrh	r2, [r2, #0]
 800e0e0:	b292      	uxth	r2, r2
 800e0e2:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e0e4:	68fb      	ldr	r3, [r7, #12]
 800e0e6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e0e8:	1c9a      	adds	r2, r3, #2
 800e0ea:	68fb      	ldr	r3, [r7, #12]
 800e0ec:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 800e0ee:	68fb      	ldr	r3, [r7, #12]
 800e0f0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e0f4:	b29b      	uxth	r3, r3
 800e0f6:	3b01      	subs	r3, #1
 800e0f8:	b29a      	uxth	r2, r3
 800e0fa:	68fb      	ldr	r3, [r7, #12]
 800e0fc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800e100:	e023      	b.n	800e14a <HAL_SPI_Receive+0x29e>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e102:	f7f7 fce9 	bl	8005ad8 <HAL_GetTick>
 800e106:	4602      	mov	r2, r0
 800e108:	697b      	ldr	r3, [r7, #20]
 800e10a:	1ad3      	subs	r3, r2, r3
 800e10c:	683a      	ldr	r2, [r7, #0]
 800e10e:	429a      	cmp	r2, r3
 800e110:	d803      	bhi.n	800e11a <HAL_SPI_Receive+0x26e>
 800e112:	683b      	ldr	r3, [r7, #0]
 800e114:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e118:	d102      	bne.n	800e120 <HAL_SPI_Receive+0x274>
 800e11a:	683b      	ldr	r3, [r7, #0]
 800e11c:	2b00      	cmp	r3, #0
 800e11e:	d114      	bne.n	800e14a <HAL_SPI_Receive+0x29e>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800e120:	68f8      	ldr	r0, [r7, #12]
 800e122:	f000 fba1 	bl	800e868 <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 800e126:	68fb      	ldr	r3, [r7, #12]
 800e128:	2200      	movs	r2, #0
 800e12a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e12e:	68fb      	ldr	r3, [r7, #12]
 800e130:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e134:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800e138:	68fb      	ldr	r3, [r7, #12]
 800e13a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800e13e:	68fb      	ldr	r3, [r7, #12]
 800e140:	2201      	movs	r2, #1
 800e142:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 800e146:	2301      	movs	r3, #1
 800e148:	e09e      	b.n	800e288 <HAL_SPI_Receive+0x3dc>
    while (hspi->RxXferCount > 0UL)
 800e14a:	68fb      	ldr	r3, [r7, #12]
 800e14c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e150:	b29b      	uxth	r3, r3
 800e152:	2b00      	cmp	r3, #0
 800e154:	d19d      	bne.n	800e092 <HAL_SPI_Receive+0x1e6>
 800e156:	e084      	b.n	800e262 <HAL_SPI_Receive+0x3b6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Check the RXWNE/FRLVL flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL)
 800e158:	68fb      	ldr	r3, [r7, #12]
 800e15a:	681b      	ldr	r3, [r3, #0]
 800e15c:	695b      	ldr	r3, [r3, #20]
 800e15e:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800e162:	2b00      	cmp	r3, #0
 800e164:	d052      	beq.n	800e20c <HAL_SPI_Receive+0x360>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 800e166:	68fb      	ldr	r3, [r7, #12]
 800e168:	681b      	ldr	r3, [r3, #0]
 800e16a:	695b      	ldr	r3, [r3, #20]
 800e16c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e170:	2b00      	cmp	r3, #0
 800e172:	d014      	beq.n	800e19e <HAL_SPI_Receive+0x2f2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800e174:	68fb      	ldr	r3, [r7, #12]
 800e176:	681a      	ldr	r2, [r3, #0]
 800e178:	68fb      	ldr	r3, [r7, #12]
 800e17a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e17c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800e17e:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800e180:	68fb      	ldr	r3, [r7, #12]
 800e182:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e184:	1d1a      	adds	r2, r3, #4
 800e186:	68fb      	ldr	r3, [r7, #12]
 800e188:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 800e18a:	68fb      	ldr	r3, [r7, #12]
 800e18c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e190:	b29b      	uxth	r3, r3
 800e192:	3b04      	subs	r3, #4
 800e194:	b29a      	uxth	r2, r3
 800e196:	68fb      	ldr	r3, [r7, #12]
 800e198:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800e19c:	e05a      	b.n	800e254 <HAL_SPI_Receive+0x3a8>
        }
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_RX_FIFO_1PACKET)
 800e19e:	68fb      	ldr	r3, [r7, #12]
 800e1a0:	681b      	ldr	r3, [r3, #0]
 800e1a2:	695b      	ldr	r3, [r3, #20]
 800e1a4:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 800e1a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e1ac:	d914      	bls.n	800e1d8 <HAL_SPI_Receive+0x32c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e1ae:	68fb      	ldr	r3, [r7, #12]
 800e1b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e1b2:	69ba      	ldr	r2, [r7, #24]
 800e1b4:	8812      	ldrh	r2, [r2, #0]
 800e1b6:	b292      	uxth	r2, r2
 800e1b8:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e1ba:	68fb      	ldr	r3, [r7, #12]
 800e1bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e1be:	1c9a      	adds	r2, r3, #2
 800e1c0:	68fb      	ldr	r3, [r7, #12]
 800e1c2:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800e1c4:	68fb      	ldr	r3, [r7, #12]
 800e1c6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e1ca:	b29b      	uxth	r3, r3
 800e1cc:	3b02      	subs	r3, #2
 800e1ce:	b29a      	uxth	r2, r3
 800e1d0:	68fb      	ldr	r3, [r7, #12]
 800e1d2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800e1d6:	e03d      	b.n	800e254 <HAL_SPI_Receive+0x3a8>
        }
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e1d8:	68fb      	ldr	r3, [r7, #12]
 800e1da:	681b      	ldr	r3, [r3, #0]
 800e1dc:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800e1e0:	68fb      	ldr	r3, [r7, #12]
 800e1e2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e1e4:	7812      	ldrb	r2, [r2, #0]
 800e1e6:	b2d2      	uxtb	r2, r2
 800e1e8:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800e1ea:	68fb      	ldr	r3, [r7, #12]
 800e1ec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e1ee:	1c5a      	adds	r2, r3, #1
 800e1f0:	68fb      	ldr	r3, [r7, #12]
 800e1f2:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 800e1f4:	68fb      	ldr	r3, [r7, #12]
 800e1f6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e1fa:	b29b      	uxth	r3, r3
 800e1fc:	3b01      	subs	r3, #1
 800e1fe:	b29a      	uxth	r2, r3
 800e200:	68fb      	ldr	r3, [r7, #12]
 800e202:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800e206:	e025      	b.n	800e254 <HAL_SPI_Receive+0x3a8>
 800e208:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e20c:	f7f7 fc64 	bl	8005ad8 <HAL_GetTick>
 800e210:	4602      	mov	r2, r0
 800e212:	697b      	ldr	r3, [r7, #20]
 800e214:	1ad3      	subs	r3, r2, r3
 800e216:	683a      	ldr	r2, [r7, #0]
 800e218:	429a      	cmp	r2, r3
 800e21a:	d803      	bhi.n	800e224 <HAL_SPI_Receive+0x378>
 800e21c:	683b      	ldr	r3, [r7, #0]
 800e21e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e222:	d102      	bne.n	800e22a <HAL_SPI_Receive+0x37e>
 800e224:	683b      	ldr	r3, [r7, #0]
 800e226:	2b00      	cmp	r3, #0
 800e228:	d114      	bne.n	800e254 <HAL_SPI_Receive+0x3a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800e22a:	68f8      	ldr	r0, [r7, #12]
 800e22c:	f000 fb1c 	bl	800e868 <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 800e230:	68fb      	ldr	r3, [r7, #12]
 800e232:	2200      	movs	r2, #0
 800e234:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e238:	68fb      	ldr	r3, [r7, #12]
 800e23a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e23e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800e242:	68fb      	ldr	r3, [r7, #12]
 800e244:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800e248:	68fb      	ldr	r3, [r7, #12]
 800e24a:	2201      	movs	r2, #1
 800e24c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 800e250:	2301      	movs	r3, #1
 800e252:	e019      	b.n	800e288 <HAL_SPI_Receive+0x3dc>
    while (hspi->RxXferCount > 0UL)
 800e254:	68fb      	ldr	r3, [r7, #12]
 800e256:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e25a:	b29b      	uxth	r3, r3
 800e25c:	2b00      	cmp	r3, #0
 800e25e:	f47f af7b 	bne.w	800e158 <HAL_SPI_Receive+0x2ac>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800e262:	68f8      	ldr	r0, [r7, #12]
 800e264:	f000 fb00 	bl	800e868 <SPI_CloseTransfer>

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800e268:	68fb      	ldr	r3, [r7, #12]
 800e26a:	2200      	movs	r2, #0
 800e26c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800e270:	68fb      	ldr	r3, [r7, #12]
 800e272:	2201      	movs	r2, #1
 800e274:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e278:	68fb      	ldr	r3, [r7, #12]
 800e27a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e27e:	2b00      	cmp	r3, #0
 800e280:	d001      	beq.n	800e286 <HAL_SPI_Receive+0x3da>
  {
    return HAL_ERROR;
 800e282:	2301      	movs	r3, #1
 800e284:	e000      	b.n	800e288 <HAL_SPI_Receive+0x3dc>
  }
  return errorcode;
 800e286:	7ffb      	ldrb	r3, [r7, #31]
}
 800e288:	4618      	mov	r0, r3
 800e28a:	3720      	adds	r7, #32
 800e28c:	46bd      	mov	sp, r7
 800e28e:	bd80      	pop	{r7, pc}

0800e290 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800e290:	b580      	push	{r7, lr}
 800e292:	b08e      	sub	sp, #56	; 0x38
 800e294:	af02      	add	r7, sp, #8
 800e296:	60f8      	str	r0, [r7, #12]
 800e298:	60b9      	str	r1, [r7, #8]
 800e29a:	607a      	str	r2, [r7, #4]
 800e29c:	807b      	strh	r3, [r7, #2]
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800e29e:	2300      	movs	r3, #0
 800e2a0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800e2a4:	68fb      	ldr	r3, [r7, #12]
 800e2a6:	681b      	ldr	r3, [r3, #0]
 800e2a8:	3320      	adds	r3, #32
 800e2aa:	627b      	str	r3, [r7, #36]	; 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800e2ac:	68fb      	ldr	r3, [r7, #12]
 800e2ae:	681b      	ldr	r3, [r3, #0]
 800e2b0:	3330      	adds	r3, #48	; 0x30
 800e2b2:	623b      	str	r3, [r7, #32]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e2b4:	68fb      	ldr	r3, [r7, #12]
 800e2b6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800e2ba:	2b01      	cmp	r3, #1
 800e2bc:	d101      	bne.n	800e2c2 <HAL_SPI_TransmitReceive+0x32>
 800e2be:	2302      	movs	r3, #2
 800e2c0:	e2ce      	b.n	800e860 <HAL_SPI_TransmitReceive+0x5d0>
 800e2c2:	68fb      	ldr	r3, [r7, #12]
 800e2c4:	2201      	movs	r2, #1
 800e2c6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e2ca:	f7f7 fc05 	bl	8005ad8 <HAL_GetTick>
 800e2ce:	61f8      	str	r0, [r7, #28]

  initial_TxXferCount = Size;
 800e2d0:	887b      	ldrh	r3, [r7, #2]
 800e2d2:	85fb      	strh	r3, [r7, #46]	; 0x2e
  initial_RxXferCount = Size;
 800e2d4:	887b      	ldrh	r3, [r7, #2]
 800e2d6:	85bb      	strh	r3, [r7, #44]	; 0x2c
  tmp_state           = hspi->State;
 800e2d8:	68fb      	ldr	r3, [r7, #12]
 800e2da:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800e2de:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800e2e0:	68fb      	ldr	r3, [r7, #12]
 800e2e2:	685b      	ldr	r3, [r3, #4]
 800e2e4:	617b      	str	r3, [r7, #20]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800e2e6:	7efb      	ldrb	r3, [r7, #27]
 800e2e8:	2b01      	cmp	r3, #1
 800e2ea:	d014      	beq.n	800e316 <HAL_SPI_TransmitReceive+0x86>
 800e2ec:	697b      	ldr	r3, [r7, #20]
 800e2ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800e2f2:	d106      	bne.n	800e302 <HAL_SPI_TransmitReceive+0x72>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800e2f4:	68fb      	ldr	r3, [r7, #12]
 800e2f6:	689b      	ldr	r3, [r3, #8]
 800e2f8:	2b00      	cmp	r3, #0
 800e2fa:	d102      	bne.n	800e302 <HAL_SPI_TransmitReceive+0x72>
 800e2fc:	7efb      	ldrb	r3, [r7, #27]
 800e2fe:	2b04      	cmp	r3, #4
 800e300:	d009      	beq.n	800e316 <HAL_SPI_TransmitReceive+0x86>
  {
    errorcode = HAL_BUSY;
 800e302:	2302      	movs	r3, #2
 800e304:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 800e308:	68fb      	ldr	r3, [r7, #12]
 800e30a:	2200      	movs	r2, #0
 800e30c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800e310:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800e314:	e2a4      	b.n	800e860 <HAL_SPI_TransmitReceive+0x5d0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800e316:	68bb      	ldr	r3, [r7, #8]
 800e318:	2b00      	cmp	r3, #0
 800e31a:	d005      	beq.n	800e328 <HAL_SPI_TransmitReceive+0x98>
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	2b00      	cmp	r3, #0
 800e320:	d002      	beq.n	800e328 <HAL_SPI_TransmitReceive+0x98>
 800e322:	887b      	ldrh	r3, [r7, #2]
 800e324:	2b00      	cmp	r3, #0
 800e326:	d109      	bne.n	800e33c <HAL_SPI_TransmitReceive+0xac>
  {
    errorcode = HAL_ERROR;
 800e328:	2301      	movs	r3, #1
 800e32a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 800e32e:	68fb      	ldr	r3, [r7, #12]
 800e330:	2200      	movs	r2, #0
 800e332:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800e336:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800e33a:	e291      	b.n	800e860 <HAL_SPI_TransmitReceive+0x5d0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800e33c:	68fb      	ldr	r3, [r7, #12]
 800e33e:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800e342:	b2db      	uxtb	r3, r3
 800e344:	2b04      	cmp	r3, #4
 800e346:	d003      	beq.n	800e350 <HAL_SPI_TransmitReceive+0xc0>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800e348:	68fb      	ldr	r3, [r7, #12]
 800e34a:	2205      	movs	r2, #5
 800e34c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e350:	68fb      	ldr	r3, [r7, #12]
 800e352:	2200      	movs	r2, #0
 800e354:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800e358:	68fb      	ldr	r3, [r7, #12]
 800e35a:	687a      	ldr	r2, [r7, #4]
 800e35c:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferCount = Size;
 800e35e:	68fb      	ldr	r3, [r7, #12]
 800e360:	887a      	ldrh	r2, [r7, #2]
 800e362:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->RxXferSize  = Size;
 800e366:	68fb      	ldr	r3, [r7, #12]
 800e368:	887a      	ldrh	r2, [r7, #2]
 800e36a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800e36e:	68fb      	ldr	r3, [r7, #12]
 800e370:	68ba      	ldr	r2, [r7, #8]
 800e372:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferCount = Size;
 800e374:	68fb      	ldr	r3, [r7, #12]
 800e376:	887a      	ldrh	r2, [r7, #2]
 800e378:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->TxXferSize  = Size;
 800e37c:	68fb      	ldr	r3, [r7, #12]
 800e37e:	887a      	ldrh	r2, [r7, #2]
 800e380:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800e384:	68fb      	ldr	r3, [r7, #12]
 800e386:	2200      	movs	r2, #0
 800e388:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 800e38a:	68fb      	ldr	r3, [r7, #12]
 800e38c:	2200      	movs	r2, #0
 800e38e:	675a      	str	r2, [r3, #116]	; 0x74

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800e390:	68fb      	ldr	r3, [r7, #12]
 800e392:	681b      	ldr	r3, [r3, #0]
 800e394:	685a      	ldr	r2, [r3, #4]
 800e396:	4b9f      	ldr	r3, [pc, #636]	; (800e614 <HAL_SPI_TransmitReceive+0x384>)
 800e398:	4013      	ands	r3, r2
 800e39a:	8879      	ldrh	r1, [r7, #2]
 800e39c:	68fa      	ldr	r2, [r7, #12]
 800e39e:	6812      	ldr	r2, [r2, #0]
 800e3a0:	430b      	orrs	r3, r1
 800e3a2:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 800e3a4:	68fb      	ldr	r3, [r7, #12]
 800e3a6:	681b      	ldr	r3, [r3, #0]
 800e3a8:	681a      	ldr	r2, [r3, #0]
 800e3aa:	68fb      	ldr	r3, [r7, #12]
 800e3ac:	681b      	ldr	r3, [r3, #0]
 800e3ae:	f042 0201 	orr.w	r2, r2, #1
 800e3b2:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e3b4:	68fb      	ldr	r3, [r7, #12]
 800e3b6:	685b      	ldr	r3, [r3, #4]
 800e3b8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800e3bc:	d107      	bne.n	800e3ce <HAL_SPI_TransmitReceive+0x13e>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800e3be:	68fb      	ldr	r3, [r7, #12]
 800e3c0:	681b      	ldr	r3, [r3, #0]
 800e3c2:	681a      	ldr	r2, [r3, #0]
 800e3c4:	68fb      	ldr	r3, [r7, #12]
 800e3c6:	681b      	ldr	r3, [r3, #0]
 800e3c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800e3cc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800e3ce:	68fb      	ldr	r3, [r7, #12]
 800e3d0:	68db      	ldr	r3, [r3, #12]
 800e3d2:	2b0f      	cmp	r3, #15
 800e3d4:	d970      	bls.n	800e4b8 <HAL_SPI_TransmitReceive+0x228>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800e3d6:	e068      	b.n	800e4aa <HAL_SPI_TransmitReceive+0x21a>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 800e3d8:	68fb      	ldr	r3, [r7, #12]
 800e3da:	681b      	ldr	r3, [r3, #0]
 800e3dc:	695b      	ldr	r3, [r3, #20]
 800e3de:	f003 0302 	and.w	r3, r3, #2
 800e3e2:	2b02      	cmp	r3, #2
 800e3e4:	d11a      	bne.n	800e41c <HAL_SPI_TransmitReceive+0x18c>
 800e3e6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800e3e8:	2b00      	cmp	r3, #0
 800e3ea:	d017      	beq.n	800e41c <HAL_SPI_TransmitReceive+0x18c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800e3ec:	68fb      	ldr	r3, [r7, #12]
 800e3ee:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800e3f0:	68fb      	ldr	r3, [r7, #12]
 800e3f2:	681b      	ldr	r3, [r3, #0]
 800e3f4:	6812      	ldr	r2, [r2, #0]
 800e3f6:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800e3f8:	68fb      	ldr	r3, [r7, #12]
 800e3fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e3fc:	1d1a      	adds	r2, r3, #4
 800e3fe:	68fb      	ldr	r3, [r7, #12]
 800e400:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount --;
 800e402:	68fb      	ldr	r3, [r7, #12]
 800e404:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e408:	b29b      	uxth	r3, r3
 800e40a:	3b01      	subs	r3, #1
 800e40c:	b29a      	uxth	r2, r3
 800e40e:	68fb      	ldr	r3, [r7, #12]
 800e410:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800e414:	68fb      	ldr	r3, [r7, #12]
 800e416:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e41a:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }

      /* Check RXWNE/EOT flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL) && (initial_RxXferCount > 0UL))
 800e41c:	68fb      	ldr	r3, [r7, #12]
 800e41e:	681b      	ldr	r3, [r3, #0]
 800e420:	695a      	ldr	r2, [r3, #20]
 800e422:	f248 0308 	movw	r3, #32776	; 0x8008
 800e426:	4013      	ands	r3, r2
 800e428:	2b00      	cmp	r3, #0
 800e42a:	d01a      	beq.n	800e462 <HAL_SPI_TransmitReceive+0x1d2>
 800e42c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800e42e:	2b00      	cmp	r3, #0
 800e430:	d017      	beq.n	800e462 <HAL_SPI_TransmitReceive+0x1d2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800e432:	68fb      	ldr	r3, [r7, #12]
 800e434:	681a      	ldr	r2, [r3, #0]
 800e436:	68fb      	ldr	r3, [r7, #12]
 800e438:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e43a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800e43c:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800e43e:	68fb      	ldr	r3, [r7, #12]
 800e440:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e442:	1d1a      	adds	r2, r3, #4
 800e444:	68fb      	ldr	r3, [r7, #12]
 800e446:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount --;
 800e448:	68fb      	ldr	r3, [r7, #12]
 800e44a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e44e:	b29b      	uxth	r3, r3
 800e450:	3b01      	subs	r3, #1
 800e452:	b29a      	uxth	r2, r3
 800e454:	68fb      	ldr	r3, [r7, #12]
 800e456:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 800e45a:	68fb      	ldr	r3, [r7, #12]
 800e45c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e460:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e462:	f7f7 fb39 	bl	8005ad8 <HAL_GetTick>
 800e466:	4602      	mov	r2, r0
 800e468:	69fb      	ldr	r3, [r7, #28]
 800e46a:	1ad3      	subs	r3, r2, r3
 800e46c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e46e:	429a      	cmp	r2, r3
 800e470:	d803      	bhi.n	800e47a <HAL_SPI_TransmitReceive+0x1ea>
 800e472:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e474:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e478:	d102      	bne.n	800e480 <HAL_SPI_TransmitReceive+0x1f0>
 800e47a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e47c:	2b00      	cmp	r3, #0
 800e47e:	d114      	bne.n	800e4aa <HAL_SPI_TransmitReceive+0x21a>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 800e480:	68f8      	ldr	r0, [r7, #12]
 800e482:	f000 f9f1 	bl	800e868 <SPI_CloseTransfer>

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800e486:	68fb      	ldr	r3, [r7, #12]
 800e488:	2200      	movs	r2, #0
 800e48a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e48e:	68fb      	ldr	r3, [r7, #12]
 800e490:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e494:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800e498:	68fb      	ldr	r3, [r7, #12]
 800e49a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 800e49e:	68fb      	ldr	r3, [r7, #12]
 800e4a0:	2201      	movs	r2, #1
 800e4a2:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_ERROR;
 800e4a6:	2301      	movs	r3, #1
 800e4a8:	e1da      	b.n	800e860 <HAL_SPI_TransmitReceive+0x5d0>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800e4aa:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800e4ac:	2b00      	cmp	r3, #0
 800e4ae:	d193      	bne.n	800e3d8 <HAL_SPI_TransmitReceive+0x148>
 800e4b0:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800e4b2:	2b00      	cmp	r3, #0
 800e4b4:	d190      	bne.n	800e3d8 <HAL_SPI_TransmitReceive+0x148>
 800e4b6:	e1ac      	b.n	800e812 <HAL_SPI_TransmitReceive+0x582>
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e4b8:	68fb      	ldr	r3, [r7, #12]
 800e4ba:	68db      	ldr	r3, [r3, #12]
 800e4bc:	2b07      	cmp	r3, #7
 800e4be:	f240 81a0 	bls.w	800e802 <HAL_SPI_TransmitReceive+0x572>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800e4c2:	e0a9      	b.n	800e618 <HAL_SPI_TransmitReceive+0x388>
    {
      /* Check TXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP) && (initial_TxXferCount > 0UL))
 800e4c4:	68fb      	ldr	r3, [r7, #12]
 800e4c6:	681b      	ldr	r3, [r3, #0]
 800e4c8:	695b      	ldr	r3, [r3, #20]
 800e4ca:	f003 0302 	and.w	r3, r3, #2
 800e4ce:	2b02      	cmp	r3, #2
 800e4d0:	d139      	bne.n	800e546 <HAL_SPI_TransmitReceive+0x2b6>
 800e4d2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800e4d4:	2b00      	cmp	r3, #0
 800e4d6:	d036      	beq.n	800e546 <HAL_SPI_TransmitReceive+0x2b6>
      {
        if ((initial_TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800e4d8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800e4da:	2b01      	cmp	r3, #1
 800e4dc:	d91c      	bls.n	800e518 <HAL_SPI_TransmitReceive+0x288>
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e4e2:	2b00      	cmp	r3, #0
 800e4e4:	d018      	beq.n	800e518 <HAL_SPI_TransmitReceive+0x288>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800e4e6:	68fb      	ldr	r3, [r7, #12]
 800e4e8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800e4ea:	68fb      	ldr	r3, [r7, #12]
 800e4ec:	681b      	ldr	r3, [r3, #0]
 800e4ee:	6812      	ldr	r2, [r2, #0]
 800e4f0:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800e4f2:	68fb      	ldr	r3, [r7, #12]
 800e4f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e4f6:	1d1a      	adds	r2, r3, #4
 800e4f8:	68fb      	ldr	r3, [r7, #12]
 800e4fa:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800e4fc:	68fb      	ldr	r3, [r7, #12]
 800e4fe:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e502:	b29b      	uxth	r3, r3
 800e504:	3b02      	subs	r3, #2
 800e506:	b29a      	uxth	r2, r3
 800e508:	68fb      	ldr	r3, [r7, #12]
 800e50a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 800e50e:	68fb      	ldr	r3, [r7, #12]
 800e510:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e514:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800e516:	e016      	b.n	800e546 <HAL_SPI_TransmitReceive+0x2b6>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800e518:	68fb      	ldr	r3, [r7, #12]
 800e51a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e51c:	881a      	ldrh	r2, [r3, #0]
 800e51e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e520:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e522:	68fb      	ldr	r3, [r7, #12]
 800e524:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e526:	1c9a      	adds	r2, r3, #2
 800e528:	68fb      	ldr	r3, [r7, #12]
 800e52a:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800e52c:	68fb      	ldr	r3, [r7, #12]
 800e52e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e532:	b29b      	uxth	r3, r3
 800e534:	3b01      	subs	r3, #1
 800e536:	b29a      	uxth	r2, r3
 800e538:	68fb      	ldr	r3, [r7, #12]
 800e53a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 800e53e:	68fb      	ldr	r3, [r7, #12]
 800e540:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e544:	85fb      	strh	r3, [r7, #46]	; 0x2e
        }
      }

      /* Check RXWNE/FRLVL flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL) && (initial_RxXferCount > 0UL))
 800e546:	68fb      	ldr	r3, [r7, #12]
 800e548:	681b      	ldr	r3, [r3, #0]
 800e54a:	695b      	ldr	r3, [r3, #20]
 800e54c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800e550:	2b00      	cmp	r3, #0
 800e552:	d03a      	beq.n	800e5ca <HAL_SPI_TransmitReceive+0x33a>
 800e554:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800e556:	2b00      	cmp	r3, #0
 800e558:	d037      	beq.n	800e5ca <HAL_SPI_TransmitReceive+0x33a>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 800e55a:	68fb      	ldr	r3, [r7, #12]
 800e55c:	681b      	ldr	r3, [r3, #0]
 800e55e:	695b      	ldr	r3, [r3, #20]
 800e560:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e564:	2b00      	cmp	r3, #0
 800e566:	d018      	beq.n	800e59a <HAL_SPI_TransmitReceive+0x30a>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800e568:	68fb      	ldr	r3, [r7, #12]
 800e56a:	681a      	ldr	r2, [r3, #0]
 800e56c:	68fb      	ldr	r3, [r7, #12]
 800e56e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e570:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800e572:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800e574:	68fb      	ldr	r3, [r7, #12]
 800e576:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e578:	1d1a      	adds	r2, r3, #4
 800e57a:	68fb      	ldr	r3, [r7, #12]
 800e57c:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800e57e:	68fb      	ldr	r3, [r7, #12]
 800e580:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e584:	b29b      	uxth	r3, r3
 800e586:	3b02      	subs	r3, #2
 800e588:	b29a      	uxth	r2, r3
 800e58a:	68fb      	ldr	r3, [r7, #12]
 800e58c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e590:	68fb      	ldr	r3, [r7, #12]
 800e592:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e596:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800e598:	e017      	b.n	800e5ca <HAL_SPI_TransmitReceive+0x33a>
        }
        else
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e59a:	68fb      	ldr	r3, [r7, #12]
 800e59c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e59e:	6a3a      	ldr	r2, [r7, #32]
 800e5a0:	8812      	ldrh	r2, [r2, #0]
 800e5a2:	b292      	uxth	r2, r2
 800e5a4:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e5a6:	68fb      	ldr	r3, [r7, #12]
 800e5a8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e5aa:	1c9a      	adds	r2, r3, #2
 800e5ac:	68fb      	ldr	r3, [r7, #12]
 800e5ae:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 800e5b0:	68fb      	ldr	r3, [r7, #12]
 800e5b2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e5b6:	b29b      	uxth	r3, r3
 800e5b8:	3b01      	subs	r3, #1
 800e5ba:	b29a      	uxth	r2, r3
 800e5bc:	68fb      	ldr	r3, [r7, #12]
 800e5be:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e5c2:	68fb      	ldr	r3, [r7, #12]
 800e5c4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e5c8:	85bb      	strh	r3, [r7, #44]	; 0x2c
        }
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e5ca:	f7f7 fa85 	bl	8005ad8 <HAL_GetTick>
 800e5ce:	4602      	mov	r2, r0
 800e5d0:	69fb      	ldr	r3, [r7, #28]
 800e5d2:	1ad3      	subs	r3, r2, r3
 800e5d4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e5d6:	429a      	cmp	r2, r3
 800e5d8:	d803      	bhi.n	800e5e2 <HAL_SPI_TransmitReceive+0x352>
 800e5da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e5dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e5e0:	d102      	bne.n	800e5e8 <HAL_SPI_TransmitReceive+0x358>
 800e5e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e5e4:	2b00      	cmp	r3, #0
 800e5e6:	d117      	bne.n	800e618 <HAL_SPI_TransmitReceive+0x388>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 800e5e8:	68f8      	ldr	r0, [r7, #12]
 800e5ea:	f000 f93d 	bl	800e868 <SPI_CloseTransfer>

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800e5ee:	68fb      	ldr	r3, [r7, #12]
 800e5f0:	2200      	movs	r2, #0
 800e5f2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e5f6:	68fb      	ldr	r3, [r7, #12]
 800e5f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e5fc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800e600:	68fb      	ldr	r3, [r7, #12]
 800e602:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 800e606:	68fb      	ldr	r3, [r7, #12]
 800e608:	2201      	movs	r2, #1
 800e60a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_ERROR;
 800e60e:	2301      	movs	r3, #1
 800e610:	e126      	b.n	800e860 <HAL_SPI_TransmitReceive+0x5d0>
 800e612:	bf00      	nop
 800e614:	ffff0000 	.word	0xffff0000
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800e618:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800e61a:	2b00      	cmp	r3, #0
 800e61c:	f47f af52 	bne.w	800e4c4 <HAL_SPI_TransmitReceive+0x234>
 800e620:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800e622:	2b00      	cmp	r3, #0
 800e624:	f47f af4e 	bne.w	800e4c4 <HAL_SPI_TransmitReceive+0x234>
 800e628:	e0f3      	b.n	800e812 <HAL_SPI_TransmitReceive+0x582>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 800e62a:	68fb      	ldr	r3, [r7, #12]
 800e62c:	681b      	ldr	r3, [r3, #0]
 800e62e:	695b      	ldr	r3, [r3, #20]
 800e630:	f003 0302 	and.w	r3, r3, #2
 800e634:	2b02      	cmp	r3, #2
 800e636:	d15a      	bne.n	800e6ee <HAL_SPI_TransmitReceive+0x45e>
 800e638:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800e63a:	2b00      	cmp	r3, #0
 800e63c:	d057      	beq.n	800e6ee <HAL_SPI_TransmitReceive+0x45e>
      {
        if ((initial_TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800e63e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800e640:	2b03      	cmp	r3, #3
 800e642:	d91c      	bls.n	800e67e <HAL_SPI_TransmitReceive+0x3ee>
 800e644:	68fb      	ldr	r3, [r7, #12]
 800e646:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e648:	2b40      	cmp	r3, #64	; 0x40
 800e64a:	d918      	bls.n	800e67e <HAL_SPI_TransmitReceive+0x3ee>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800e64c:	68fb      	ldr	r3, [r7, #12]
 800e64e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800e650:	68fb      	ldr	r3, [r7, #12]
 800e652:	681b      	ldr	r3, [r3, #0]
 800e654:	6812      	ldr	r2, [r2, #0]
 800e656:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800e658:	68fb      	ldr	r3, [r7, #12]
 800e65a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e65c:	1d1a      	adds	r2, r3, #4
 800e65e:	68fb      	ldr	r3, [r7, #12]
 800e660:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800e662:	68fb      	ldr	r3, [r7, #12]
 800e664:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e668:	b29b      	uxth	r3, r3
 800e66a:	3b04      	subs	r3, #4
 800e66c:	b29a      	uxth	r2, r3
 800e66e:	68fb      	ldr	r3, [r7, #12]
 800e670:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 800e674:	68fb      	ldr	r3, [r7, #12]
 800e676:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e67a:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800e67c:	e037      	b.n	800e6ee <HAL_SPI_TransmitReceive+0x45e>
        }
        else if ((initial_TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800e67e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800e680:	2b01      	cmp	r3, #1
 800e682:	d91b      	bls.n	800e6bc <HAL_SPI_TransmitReceive+0x42c>
 800e684:	68fb      	ldr	r3, [r7, #12]
 800e686:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e688:	2b00      	cmp	r3, #0
 800e68a:	d017      	beq.n	800e6bc <HAL_SPI_TransmitReceive+0x42c>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800e68c:	68fb      	ldr	r3, [r7, #12]
 800e68e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e690:	881a      	ldrh	r2, [r3, #0]
 800e692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e694:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e696:	68fb      	ldr	r3, [r7, #12]
 800e698:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e69a:	1c9a      	adds	r2, r3, #2
 800e69c:	68fb      	ldr	r3, [r7, #12]
 800e69e:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800e6a0:	68fb      	ldr	r3, [r7, #12]
 800e6a2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e6a6:	b29b      	uxth	r3, r3
 800e6a8:	3b02      	subs	r3, #2
 800e6aa:	b29a      	uxth	r2, r3
 800e6ac:	68fb      	ldr	r3, [r7, #12]
 800e6ae:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 800e6b2:	68fb      	ldr	r3, [r7, #12]
 800e6b4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e6b8:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800e6ba:	e018      	b.n	800e6ee <HAL_SPI_TransmitReceive+0x45e>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 800e6bc:	68fb      	ldr	r3, [r7, #12]
 800e6be:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800e6c0:	68fb      	ldr	r3, [r7, #12]
 800e6c2:	681b      	ldr	r3, [r3, #0]
 800e6c4:	3320      	adds	r3, #32
 800e6c6:	7812      	ldrb	r2, [r2, #0]
 800e6c8:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800e6ca:	68fb      	ldr	r3, [r7, #12]
 800e6cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e6ce:	1c5a      	adds	r2, r3, #1
 800e6d0:	68fb      	ldr	r3, [r7, #12]
 800e6d2:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800e6d4:	68fb      	ldr	r3, [r7, #12]
 800e6d6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e6da:	b29b      	uxth	r3, r3
 800e6dc:	3b01      	subs	r3, #1
 800e6de:	b29a      	uxth	r2, r3
 800e6e0:	68fb      	ldr	r3, [r7, #12]
 800e6e2:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 800e6e6:	68fb      	ldr	r3, [r7, #12]
 800e6e8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e6ec:	85fb      	strh	r3, [r7, #46]	; 0x2e
        }
      }

      /* Wait until RXWNE/FRLVL flag is reset */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL) && (initial_RxXferCount > 0UL))
 800e6ee:	68fb      	ldr	r3, [r7, #12]
 800e6f0:	681b      	ldr	r3, [r3, #0]
 800e6f2:	695b      	ldr	r3, [r3, #20]
 800e6f4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800e6f8:	2b00      	cmp	r3, #0
 800e6fa:	d05e      	beq.n	800e7ba <HAL_SPI_TransmitReceive+0x52a>
 800e6fc:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800e6fe:	2b00      	cmp	r3, #0
 800e700:	d05b      	beq.n	800e7ba <HAL_SPI_TransmitReceive+0x52a>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 800e702:	68fb      	ldr	r3, [r7, #12]
 800e704:	681b      	ldr	r3, [r3, #0]
 800e706:	695b      	ldr	r3, [r3, #20]
 800e708:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e70c:	2b00      	cmp	r3, #0
 800e70e:	d018      	beq.n	800e742 <HAL_SPI_TransmitReceive+0x4b2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800e710:	68fb      	ldr	r3, [r7, #12]
 800e712:	681a      	ldr	r2, [r3, #0]
 800e714:	68fb      	ldr	r3, [r7, #12]
 800e716:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e718:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800e71a:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800e71c:	68fb      	ldr	r3, [r7, #12]
 800e71e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e720:	1d1a      	adds	r2, r3, #4
 800e722:	68fb      	ldr	r3, [r7, #12]
 800e724:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 800e726:	68fb      	ldr	r3, [r7, #12]
 800e728:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e72c:	b29b      	uxth	r3, r3
 800e72e:	3b04      	subs	r3, #4
 800e730:	b29a      	uxth	r2, r3
 800e732:	68fb      	ldr	r3, [r7, #12]
 800e734:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e738:	68fb      	ldr	r3, [r7, #12]
 800e73a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e73e:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800e740:	e03b      	b.n	800e7ba <HAL_SPI_TransmitReceive+0x52a>
        }
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_RX_FIFO_1PACKET)
 800e742:	68fb      	ldr	r3, [r7, #12]
 800e744:	681b      	ldr	r3, [r3, #0]
 800e746:	695b      	ldr	r3, [r3, #20]
 800e748:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 800e74c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e750:	d918      	bls.n	800e784 <HAL_SPI_TransmitReceive+0x4f4>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e752:	68fb      	ldr	r3, [r7, #12]
 800e754:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e756:	6a3a      	ldr	r2, [r7, #32]
 800e758:	8812      	ldrh	r2, [r2, #0]
 800e75a:	b292      	uxth	r2, r2
 800e75c:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e75e:	68fb      	ldr	r3, [r7, #12]
 800e760:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e762:	1c9a      	adds	r2, r3, #2
 800e764:	68fb      	ldr	r3, [r7, #12]
 800e766:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800e768:	68fb      	ldr	r3, [r7, #12]
 800e76a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e76e:	b29b      	uxth	r3, r3
 800e770:	3b02      	subs	r3, #2
 800e772:	b29a      	uxth	r2, r3
 800e774:	68fb      	ldr	r3, [r7, #12]
 800e776:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e77a:	68fb      	ldr	r3, [r7, #12]
 800e77c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e780:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800e782:	e01a      	b.n	800e7ba <HAL_SPI_TransmitReceive+0x52a>
        }
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e784:	68fb      	ldr	r3, [r7, #12]
 800e786:	681b      	ldr	r3, [r3, #0]
 800e788:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800e78c:	68fb      	ldr	r3, [r7, #12]
 800e78e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e790:	7812      	ldrb	r2, [r2, #0]
 800e792:	b2d2      	uxtb	r2, r2
 800e794:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800e796:	68fb      	ldr	r3, [r7, #12]
 800e798:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e79a:	1c5a      	adds	r2, r3, #1
 800e79c:	68fb      	ldr	r3, [r7, #12]
 800e79e:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 800e7a0:	68fb      	ldr	r3, [r7, #12]
 800e7a2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e7a6:	b29b      	uxth	r3, r3
 800e7a8:	3b01      	subs	r3, #1
 800e7aa:	b29a      	uxth	r2, r3
 800e7ac:	68fb      	ldr	r3, [r7, #12]
 800e7ae:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e7b2:	68fb      	ldr	r3, [r7, #12]
 800e7b4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e7b8:	85bb      	strh	r3, [r7, #44]	; 0x2c
        }
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e7ba:	f7f7 f98d 	bl	8005ad8 <HAL_GetTick>
 800e7be:	4602      	mov	r2, r0
 800e7c0:	69fb      	ldr	r3, [r7, #28]
 800e7c2:	1ad3      	subs	r3, r2, r3
 800e7c4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e7c6:	429a      	cmp	r2, r3
 800e7c8:	d803      	bhi.n	800e7d2 <HAL_SPI_TransmitReceive+0x542>
 800e7ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e7cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e7d0:	d102      	bne.n	800e7d8 <HAL_SPI_TransmitReceive+0x548>
 800e7d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e7d4:	2b00      	cmp	r3, #0
 800e7d6:	d114      	bne.n	800e802 <HAL_SPI_TransmitReceive+0x572>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 800e7d8:	68f8      	ldr	r0, [r7, #12]
 800e7da:	f000 f845 	bl	800e868 <SPI_CloseTransfer>

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800e7de:	68fb      	ldr	r3, [r7, #12]
 800e7e0:	2200      	movs	r2, #0
 800e7e2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e7e6:	68fb      	ldr	r3, [r7, #12]
 800e7e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e7ec:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800e7f0:	68fb      	ldr	r3, [r7, #12]
 800e7f2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 800e7f6:	68fb      	ldr	r3, [r7, #12]
 800e7f8:	2201      	movs	r2, #1
 800e7fa:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_ERROR;
 800e7fe:	2301      	movs	r3, #1
 800e800:	e02e      	b.n	800e860 <HAL_SPI_TransmitReceive+0x5d0>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800e802:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800e804:	2b00      	cmp	r3, #0
 800e806:	f47f af10 	bne.w	800e62a <HAL_SPI_TransmitReceive+0x39a>
 800e80a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800e80c:	2b00      	cmp	r3, #0
 800e80e:	f47f af0c 	bne.w	800e62a <HAL_SPI_TransmitReceive+0x39a>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 800e812:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e814:	9300      	str	r3, [sp, #0]
 800e816:	69fb      	ldr	r3, [r7, #28]
 800e818:	2200      	movs	r2, #0
 800e81a:	2108      	movs	r1, #8
 800e81c:	68f8      	ldr	r0, [r7, #12]
 800e81e:	f000 f8c3 	bl	800e9a8 <SPI_WaitOnFlagUntilTimeout>
 800e822:	4603      	mov	r3, r0
 800e824:	2b00      	cmp	r3, #0
 800e826:	d007      	beq.n	800e838 <HAL_SPI_TransmitReceive+0x5a8>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e828:	68fb      	ldr	r3, [r7, #12]
 800e82a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e82e:	f043 0220 	orr.w	r2, r3, #32
 800e832:	68fb      	ldr	r3, [r7, #12]
 800e834:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800e838:	68f8      	ldr	r0, [r7, #12]
 800e83a:	f000 f815 	bl	800e868 <SPI_CloseTransfer>

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800e83e:	68fb      	ldr	r3, [r7, #12]
 800e840:	2200      	movs	r2, #0
 800e842:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800e846:	68fb      	ldr	r3, [r7, #12]
 800e848:	2201      	movs	r2, #1
 800e84a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e84e:	68fb      	ldr	r3, [r7, #12]
 800e850:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e854:	2b00      	cmp	r3, #0
 800e856:	d001      	beq.n	800e85c <HAL_SPI_TransmitReceive+0x5cc>
  {
    return HAL_ERROR;
 800e858:	2301      	movs	r3, #1
 800e85a:	e001      	b.n	800e860 <HAL_SPI_TransmitReceive+0x5d0>
  }
  return errorcode;
 800e85c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800e860:	4618      	mov	r0, r3
 800e862:	3730      	adds	r7, #48	; 0x30
 800e864:	46bd      	mov	sp, r7
 800e866:	bd80      	pop	{r7, pc}

0800e868 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
*         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800e868:	b480      	push	{r7}
 800e86a:	b085      	sub	sp, #20
 800e86c:	af00      	add	r7, sp, #0
 800e86e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800e870:	687b      	ldr	r3, [r7, #4]
 800e872:	681b      	ldr	r3, [r3, #0]
 800e874:	695b      	ldr	r3, [r3, #20]
 800e876:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	681b      	ldr	r3, [r3, #0]
 800e87c:	699a      	ldr	r2, [r3, #24]
 800e87e:	687b      	ldr	r3, [r7, #4]
 800e880:	681b      	ldr	r3, [r3, #0]
 800e882:	f042 0208 	orr.w	r2, r2, #8
 800e886:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	681b      	ldr	r3, [r3, #0]
 800e88c:	699a      	ldr	r2, [r3, #24]
 800e88e:	687b      	ldr	r3, [r7, #4]
 800e890:	681b      	ldr	r3, [r3, #0]
 800e892:	f042 0210 	orr.w	r2, r2, #16
 800e896:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	681b      	ldr	r3, [r3, #0]
 800e89c:	681a      	ldr	r2, [r3, #0]
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	681b      	ldr	r3, [r3, #0]
 800e8a2:	f022 0201 	bic.w	r2, r2, #1
 800e8a6:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	681b      	ldr	r3, [r3, #0]
 800e8ac:	6919      	ldr	r1, [r3, #16]
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	681a      	ldr	r2, [r3, #0]
 800e8b2:	4b3c      	ldr	r3, [pc, #240]	; (800e9a4 <SPI_CloseTransfer+0x13c>)
 800e8b4:	400b      	ands	r3, r1
 800e8b6:	6113      	str	r3, [r2, #16]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	681b      	ldr	r3, [r3, #0]
 800e8bc:	689a      	ldr	r2, [r3, #8]
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	681b      	ldr	r3, [r3, #0]
 800e8c2:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800e8c6:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800e8ce:	b2db      	uxtb	r3, r3
 800e8d0:	2b04      	cmp	r3, #4
 800e8d2:	d014      	beq.n	800e8fe <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800e8d4:	68fb      	ldr	r3, [r7, #12]
 800e8d6:	f003 0320 	and.w	r3, r3, #32
 800e8da:	2b00      	cmp	r3, #0
 800e8dc:	d00f      	beq.n	800e8fe <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e8e4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800e8ee:	687b      	ldr	r3, [r7, #4]
 800e8f0:	681b      	ldr	r3, [r3, #0]
 800e8f2:	699a      	ldr	r2, [r3, #24]
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	681b      	ldr	r3, [r3, #0]
 800e8f8:	f042 0220 	orr.w	r2, r2, #32
 800e8fc:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800e904:	b2db      	uxtb	r3, r3
 800e906:	2b03      	cmp	r3, #3
 800e908:	d014      	beq.n	800e934 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800e90a:	68fb      	ldr	r3, [r7, #12]
 800e90c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e910:	2b00      	cmp	r3, #0
 800e912:	d00f      	beq.n	800e934 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800e914:	687b      	ldr	r3, [r7, #4]
 800e916:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e91a:	f043 0204 	orr.w	r2, r3, #4
 800e91e:	687b      	ldr	r3, [r7, #4]
 800e920:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	681b      	ldr	r3, [r3, #0]
 800e928:	699a      	ldr	r2, [r3, #24]
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	681b      	ldr	r3, [r3, #0]
 800e92e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e932:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800e934:	68fb      	ldr	r3, [r7, #12]
 800e936:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800e93a:	2b00      	cmp	r3, #0
 800e93c:	d00f      	beq.n	800e95e <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e944:	f043 0201 	orr.w	r2, r3, #1
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	681b      	ldr	r3, [r3, #0]
 800e952:	699a      	ldr	r2, [r3, #24]
 800e954:	687b      	ldr	r3, [r7, #4]
 800e956:	681b      	ldr	r3, [r3, #0]
 800e958:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800e95c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800e95e:	68fb      	ldr	r3, [r7, #12]
 800e960:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e964:	2b00      	cmp	r3, #0
 800e966:	d00f      	beq.n	800e988 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e96e:	f043 0208 	orr.w	r2, r3, #8
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	681b      	ldr	r3, [r3, #0]
 800e97c:	699a      	ldr	r2, [r3, #24]
 800e97e:	687b      	ldr	r3, [r7, #4]
 800e980:	681b      	ldr	r3, [r3, #0]
 800e982:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800e986:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	2200      	movs	r2, #0
 800e98c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800e990:	687b      	ldr	r3, [r7, #4]
 800e992:	2200      	movs	r2, #0
 800e994:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 800e998:	bf00      	nop
 800e99a:	3714      	adds	r7, #20
 800e99c:	46bd      	mov	sp, r7
 800e99e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9a2:	4770      	bx	lr
 800e9a4:	fffffc90 	.word	0xfffffc90

0800e9a8 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Tickstart, uint32_t Timeout)
{
 800e9a8:	b580      	push	{r7, lr}
 800e9aa:	b084      	sub	sp, #16
 800e9ac:	af00      	add	r7, sp, #0
 800e9ae:	60f8      	str	r0, [r7, #12]
 800e9b0:	60b9      	str	r1, [r7, #8]
 800e9b2:	603b      	str	r3, [r7, #0]
 800e9b4:	4613      	mov	r3, r2
 800e9b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800e9b8:	e010      	b.n	800e9dc <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e9ba:	f7f7 f88d 	bl	8005ad8 <HAL_GetTick>
 800e9be:	4602      	mov	r2, r0
 800e9c0:	683b      	ldr	r3, [r7, #0]
 800e9c2:	1ad3      	subs	r3, r2, r3
 800e9c4:	69ba      	ldr	r2, [r7, #24]
 800e9c6:	429a      	cmp	r2, r3
 800e9c8:	d803      	bhi.n	800e9d2 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800e9ca:	69bb      	ldr	r3, [r7, #24]
 800e9cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e9d0:	d102      	bne.n	800e9d8 <SPI_WaitOnFlagUntilTimeout+0x30>
 800e9d2:	69bb      	ldr	r3, [r7, #24]
 800e9d4:	2b00      	cmp	r3, #0
 800e9d6:	d101      	bne.n	800e9dc <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800e9d8:	2303      	movs	r3, #3
 800e9da:	e00f      	b.n	800e9fc <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800e9dc:	68fb      	ldr	r3, [r7, #12]
 800e9de:	681b      	ldr	r3, [r3, #0]
 800e9e0:	695a      	ldr	r2, [r3, #20]
 800e9e2:	68bb      	ldr	r3, [r7, #8]
 800e9e4:	4013      	ands	r3, r2
 800e9e6:	68ba      	ldr	r2, [r7, #8]
 800e9e8:	429a      	cmp	r2, r3
 800e9ea:	bf0c      	ite	eq
 800e9ec:	2301      	moveq	r3, #1
 800e9ee:	2300      	movne	r3, #0
 800e9f0:	b2db      	uxtb	r3, r3
 800e9f2:	461a      	mov	r2, r3
 800e9f4:	79fb      	ldrb	r3, [r7, #7]
 800e9f6:	429a      	cmp	r2, r3
 800e9f8:	d0df      	beq.n	800e9ba <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800e9fa:	2300      	movs	r3, #0
}
 800e9fc:	4618      	mov	r0, r3
 800e9fe:	3710      	adds	r7, #16
 800ea00:	46bd      	mov	sp, r7
 800ea02:	bd80      	pop	{r7, pc}

0800ea04 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 800ea04:	b480      	push	{r7}
 800ea06:	b085      	sub	sp, #20
 800ea08:	af00      	add	r7, sp, #0
 800ea0a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ea10:	095b      	lsrs	r3, r3, #5
 800ea12:	3301      	adds	r3, #1
 800ea14:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800ea16:	687b      	ldr	r3, [r7, #4]
 800ea18:	68db      	ldr	r3, [r3, #12]
 800ea1a:	3301      	adds	r3, #1
 800ea1c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800ea1e:	68bb      	ldr	r3, [r7, #8]
 800ea20:	3307      	adds	r3, #7
 800ea22:	08db      	lsrs	r3, r3, #3
 800ea24:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800ea26:	68bb      	ldr	r3, [r7, #8]
 800ea28:	68fa      	ldr	r2, [r7, #12]
 800ea2a:	fb02 f303 	mul.w	r3, r2, r3
}
 800ea2e:	4618      	mov	r0, r3
 800ea30:	3714      	adds	r7, #20
 800ea32:	46bd      	mov	sp, r7
 800ea34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea38:	4770      	bx	lr

0800ea3a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ea3a:	b580      	push	{r7, lr}
 800ea3c:	b082      	sub	sp, #8
 800ea3e:	af00      	add	r7, sp, #0
 800ea40:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ea42:	687b      	ldr	r3, [r7, #4]
 800ea44:	2b00      	cmp	r3, #0
 800ea46:	d101      	bne.n	800ea4c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ea48:	2301      	movs	r3, #1
 800ea4a:	e049      	b.n	800eae0 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ea4c:	687b      	ldr	r3, [r7, #4]
 800ea4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ea52:	b2db      	uxtb	r3, r3
 800ea54:	2b00      	cmp	r3, #0
 800ea56:	d106      	bne.n	800ea66 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	2200      	movs	r2, #0
 800ea5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ea60:	6878      	ldr	r0, [r7, #4]
 800ea62:	f7f5 fdf3 	bl	800464c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ea66:	687b      	ldr	r3, [r7, #4]
 800ea68:	2202      	movs	r2, #2
 800ea6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	681a      	ldr	r2, [r3, #0]
 800ea72:	687b      	ldr	r3, [r7, #4]
 800ea74:	3304      	adds	r3, #4
 800ea76:	4619      	mov	r1, r3
 800ea78:	4610      	mov	r0, r2
 800ea7a:	f000 fda1 	bl	800f5c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ea7e:	687b      	ldr	r3, [r7, #4]
 800ea80:	2201      	movs	r2, #1
 800ea82:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	2201      	movs	r2, #1
 800ea8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	2201      	movs	r2, #1
 800ea92:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ea96:	687b      	ldr	r3, [r7, #4]
 800ea98:	2201      	movs	r2, #1
 800ea9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	2201      	movs	r2, #1
 800eaa2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800eaa6:	687b      	ldr	r3, [r7, #4]
 800eaa8:	2201      	movs	r2, #1
 800eaaa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800eaae:	687b      	ldr	r3, [r7, #4]
 800eab0:	2201      	movs	r2, #1
 800eab2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800eab6:	687b      	ldr	r3, [r7, #4]
 800eab8:	2201      	movs	r2, #1
 800eaba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	2201      	movs	r2, #1
 800eac2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800eac6:	687b      	ldr	r3, [r7, #4]
 800eac8:	2201      	movs	r2, #1
 800eaca:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	2201      	movs	r2, #1
 800ead2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ead6:	687b      	ldr	r3, [r7, #4]
 800ead8:	2201      	movs	r2, #1
 800eada:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800eade:	2300      	movs	r3, #0
}
 800eae0:	4618      	mov	r0, r3
 800eae2:	3708      	adds	r7, #8
 800eae4:	46bd      	mov	sp, r7
 800eae6:	bd80      	pop	{r7, pc}

0800eae8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800eae8:	b480      	push	{r7}
 800eaea:	b085      	sub	sp, #20
 800eaec:	af00      	add	r7, sp, #0
 800eaee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800eaf0:	687b      	ldr	r3, [r7, #4]
 800eaf2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800eaf6:	b2db      	uxtb	r3, r3
 800eaf8:	2b01      	cmp	r3, #1
 800eafa:	d001      	beq.n	800eb00 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800eafc:	2301      	movs	r3, #1
 800eafe:	e04f      	b.n	800eba0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	2202      	movs	r2, #2
 800eb04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800eb08:	687b      	ldr	r3, [r7, #4]
 800eb0a:	681b      	ldr	r3, [r3, #0]
 800eb0c:	68da      	ldr	r2, [r3, #12]
 800eb0e:	687b      	ldr	r3, [r7, #4]
 800eb10:	681b      	ldr	r3, [r3, #0]
 800eb12:	f042 0201 	orr.w	r2, r2, #1
 800eb16:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	681b      	ldr	r3, [r3, #0]
 800eb1c:	4a23      	ldr	r2, [pc, #140]	; (800ebac <HAL_TIM_Base_Start_IT+0xc4>)
 800eb1e:	4293      	cmp	r3, r2
 800eb20:	d01d      	beq.n	800eb5e <HAL_TIM_Base_Start_IT+0x76>
 800eb22:	687b      	ldr	r3, [r7, #4]
 800eb24:	681b      	ldr	r3, [r3, #0]
 800eb26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800eb2a:	d018      	beq.n	800eb5e <HAL_TIM_Base_Start_IT+0x76>
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	681b      	ldr	r3, [r3, #0]
 800eb30:	4a1f      	ldr	r2, [pc, #124]	; (800ebb0 <HAL_TIM_Base_Start_IT+0xc8>)
 800eb32:	4293      	cmp	r3, r2
 800eb34:	d013      	beq.n	800eb5e <HAL_TIM_Base_Start_IT+0x76>
 800eb36:	687b      	ldr	r3, [r7, #4]
 800eb38:	681b      	ldr	r3, [r3, #0]
 800eb3a:	4a1e      	ldr	r2, [pc, #120]	; (800ebb4 <HAL_TIM_Base_Start_IT+0xcc>)
 800eb3c:	4293      	cmp	r3, r2
 800eb3e:	d00e      	beq.n	800eb5e <HAL_TIM_Base_Start_IT+0x76>
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	681b      	ldr	r3, [r3, #0]
 800eb44:	4a1c      	ldr	r2, [pc, #112]	; (800ebb8 <HAL_TIM_Base_Start_IT+0xd0>)
 800eb46:	4293      	cmp	r3, r2
 800eb48:	d009      	beq.n	800eb5e <HAL_TIM_Base_Start_IT+0x76>
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	681b      	ldr	r3, [r3, #0]
 800eb4e:	4a1b      	ldr	r2, [pc, #108]	; (800ebbc <HAL_TIM_Base_Start_IT+0xd4>)
 800eb50:	4293      	cmp	r3, r2
 800eb52:	d004      	beq.n	800eb5e <HAL_TIM_Base_Start_IT+0x76>
 800eb54:	687b      	ldr	r3, [r7, #4]
 800eb56:	681b      	ldr	r3, [r3, #0]
 800eb58:	4a19      	ldr	r2, [pc, #100]	; (800ebc0 <HAL_TIM_Base_Start_IT+0xd8>)
 800eb5a:	4293      	cmp	r3, r2
 800eb5c:	d115      	bne.n	800eb8a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	681b      	ldr	r3, [r3, #0]
 800eb62:	689a      	ldr	r2, [r3, #8]
 800eb64:	4b17      	ldr	r3, [pc, #92]	; (800ebc4 <HAL_TIM_Base_Start_IT+0xdc>)
 800eb66:	4013      	ands	r3, r2
 800eb68:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800eb6a:	68fb      	ldr	r3, [r7, #12]
 800eb6c:	2b06      	cmp	r3, #6
 800eb6e:	d015      	beq.n	800eb9c <HAL_TIM_Base_Start_IT+0xb4>
 800eb70:	68fb      	ldr	r3, [r7, #12]
 800eb72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800eb76:	d011      	beq.n	800eb9c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800eb78:	687b      	ldr	r3, [r7, #4]
 800eb7a:	681b      	ldr	r3, [r3, #0]
 800eb7c:	681a      	ldr	r2, [r3, #0]
 800eb7e:	687b      	ldr	r3, [r7, #4]
 800eb80:	681b      	ldr	r3, [r3, #0]
 800eb82:	f042 0201 	orr.w	r2, r2, #1
 800eb86:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800eb88:	e008      	b.n	800eb9c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800eb8a:	687b      	ldr	r3, [r7, #4]
 800eb8c:	681b      	ldr	r3, [r3, #0]
 800eb8e:	681a      	ldr	r2, [r3, #0]
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	681b      	ldr	r3, [r3, #0]
 800eb94:	f042 0201 	orr.w	r2, r2, #1
 800eb98:	601a      	str	r2, [r3, #0]
 800eb9a:	e000      	b.n	800eb9e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800eb9c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800eb9e:	2300      	movs	r3, #0
}
 800eba0:	4618      	mov	r0, r3
 800eba2:	3714      	adds	r7, #20
 800eba4:	46bd      	mov	sp, r7
 800eba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebaa:	4770      	bx	lr
 800ebac:	40010000 	.word	0x40010000
 800ebb0:	40000400 	.word	0x40000400
 800ebb4:	40000800 	.word	0x40000800
 800ebb8:	40000c00 	.word	0x40000c00
 800ebbc:	40010400 	.word	0x40010400
 800ebc0:	40001800 	.word	0x40001800
 800ebc4:	00010007 	.word	0x00010007

0800ebc8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800ebc8:	b580      	push	{r7, lr}
 800ebca:	b082      	sub	sp, #8
 800ebcc:	af00      	add	r7, sp, #0
 800ebce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ebd0:	687b      	ldr	r3, [r7, #4]
 800ebd2:	2b00      	cmp	r3, #0
 800ebd4:	d101      	bne.n	800ebda <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ebd6:	2301      	movs	r3, #1
 800ebd8:	e049      	b.n	800ec6e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ebda:	687b      	ldr	r3, [r7, #4]
 800ebdc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ebe0:	b2db      	uxtb	r3, r3
 800ebe2:	2b00      	cmp	r3, #0
 800ebe4:	d106      	bne.n	800ebf4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ebe6:	687b      	ldr	r3, [r7, #4]
 800ebe8:	2200      	movs	r2, #0
 800ebea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800ebee:	6878      	ldr	r0, [r7, #4]
 800ebf0:	f000 f841 	bl	800ec76 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	2202      	movs	r2, #2
 800ebf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ebfc:	687b      	ldr	r3, [r7, #4]
 800ebfe:	681a      	ldr	r2, [r3, #0]
 800ec00:	687b      	ldr	r3, [r7, #4]
 800ec02:	3304      	adds	r3, #4
 800ec04:	4619      	mov	r1, r3
 800ec06:	4610      	mov	r0, r2
 800ec08:	f000 fcda 	bl	800f5c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	2201      	movs	r2, #1
 800ec10:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	2201      	movs	r2, #1
 800ec18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	2201      	movs	r2, #1
 800ec20:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	2201      	movs	r2, #1
 800ec28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ec2c:	687b      	ldr	r3, [r7, #4]
 800ec2e:	2201      	movs	r2, #1
 800ec30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800ec34:	687b      	ldr	r3, [r7, #4]
 800ec36:	2201      	movs	r2, #1
 800ec38:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ec3c:	687b      	ldr	r3, [r7, #4]
 800ec3e:	2201      	movs	r2, #1
 800ec40:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ec44:	687b      	ldr	r3, [r7, #4]
 800ec46:	2201      	movs	r2, #1
 800ec48:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	2201      	movs	r2, #1
 800ec50:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	2201      	movs	r2, #1
 800ec58:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	2201      	movs	r2, #1
 800ec60:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	2201      	movs	r2, #1
 800ec68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ec6c:	2300      	movs	r3, #0
}
 800ec6e:	4618      	mov	r0, r3
 800ec70:	3708      	adds	r7, #8
 800ec72:	46bd      	mov	sp, r7
 800ec74:	bd80      	pop	{r7, pc}

0800ec76 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800ec76:	b480      	push	{r7}
 800ec78:	b083      	sub	sp, #12
 800ec7a:	af00      	add	r7, sp, #0
 800ec7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800ec7e:	bf00      	nop
 800ec80:	370c      	adds	r7, #12
 800ec82:	46bd      	mov	sp, r7
 800ec84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec88:	4770      	bx	lr
	...

0800ec8c <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ec8c:	b580      	push	{r7, lr}
 800ec8e:	b084      	sub	sp, #16
 800ec90:	af00      	add	r7, sp, #0
 800ec92:	6078      	str	r0, [r7, #4]
 800ec94:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800ec96:	683b      	ldr	r3, [r7, #0]
 800ec98:	2b00      	cmp	r3, #0
 800ec9a:	d109      	bne.n	800ecb0 <HAL_TIM_PWM_Start_IT+0x24>
 800ec9c:	687b      	ldr	r3, [r7, #4]
 800ec9e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800eca2:	b2db      	uxtb	r3, r3
 800eca4:	2b01      	cmp	r3, #1
 800eca6:	bf14      	ite	ne
 800eca8:	2301      	movne	r3, #1
 800ecaa:	2300      	moveq	r3, #0
 800ecac:	b2db      	uxtb	r3, r3
 800ecae:	e03c      	b.n	800ed2a <HAL_TIM_PWM_Start_IT+0x9e>
 800ecb0:	683b      	ldr	r3, [r7, #0]
 800ecb2:	2b04      	cmp	r3, #4
 800ecb4:	d109      	bne.n	800ecca <HAL_TIM_PWM_Start_IT+0x3e>
 800ecb6:	687b      	ldr	r3, [r7, #4]
 800ecb8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800ecbc:	b2db      	uxtb	r3, r3
 800ecbe:	2b01      	cmp	r3, #1
 800ecc0:	bf14      	ite	ne
 800ecc2:	2301      	movne	r3, #1
 800ecc4:	2300      	moveq	r3, #0
 800ecc6:	b2db      	uxtb	r3, r3
 800ecc8:	e02f      	b.n	800ed2a <HAL_TIM_PWM_Start_IT+0x9e>
 800ecca:	683b      	ldr	r3, [r7, #0]
 800eccc:	2b08      	cmp	r3, #8
 800ecce:	d109      	bne.n	800ece4 <HAL_TIM_PWM_Start_IT+0x58>
 800ecd0:	687b      	ldr	r3, [r7, #4]
 800ecd2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ecd6:	b2db      	uxtb	r3, r3
 800ecd8:	2b01      	cmp	r3, #1
 800ecda:	bf14      	ite	ne
 800ecdc:	2301      	movne	r3, #1
 800ecde:	2300      	moveq	r3, #0
 800ece0:	b2db      	uxtb	r3, r3
 800ece2:	e022      	b.n	800ed2a <HAL_TIM_PWM_Start_IT+0x9e>
 800ece4:	683b      	ldr	r3, [r7, #0]
 800ece6:	2b0c      	cmp	r3, #12
 800ece8:	d109      	bne.n	800ecfe <HAL_TIM_PWM_Start_IT+0x72>
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ecf0:	b2db      	uxtb	r3, r3
 800ecf2:	2b01      	cmp	r3, #1
 800ecf4:	bf14      	ite	ne
 800ecf6:	2301      	movne	r3, #1
 800ecf8:	2300      	moveq	r3, #0
 800ecfa:	b2db      	uxtb	r3, r3
 800ecfc:	e015      	b.n	800ed2a <HAL_TIM_PWM_Start_IT+0x9e>
 800ecfe:	683b      	ldr	r3, [r7, #0]
 800ed00:	2b10      	cmp	r3, #16
 800ed02:	d109      	bne.n	800ed18 <HAL_TIM_PWM_Start_IT+0x8c>
 800ed04:	687b      	ldr	r3, [r7, #4]
 800ed06:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800ed0a:	b2db      	uxtb	r3, r3
 800ed0c:	2b01      	cmp	r3, #1
 800ed0e:	bf14      	ite	ne
 800ed10:	2301      	movne	r3, #1
 800ed12:	2300      	moveq	r3, #0
 800ed14:	b2db      	uxtb	r3, r3
 800ed16:	e008      	b.n	800ed2a <HAL_TIM_PWM_Start_IT+0x9e>
 800ed18:	687b      	ldr	r3, [r7, #4]
 800ed1a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800ed1e:	b2db      	uxtb	r3, r3
 800ed20:	2b01      	cmp	r3, #1
 800ed22:	bf14      	ite	ne
 800ed24:	2301      	movne	r3, #1
 800ed26:	2300      	moveq	r3, #0
 800ed28:	b2db      	uxtb	r3, r3
 800ed2a:	2b00      	cmp	r3, #0
 800ed2c:	d001      	beq.n	800ed32 <HAL_TIM_PWM_Start_IT+0xa6>
  {
    return HAL_ERROR;
 800ed2e:	2301      	movs	r3, #1
 800ed30:	e0e2      	b.n	800eef8 <HAL_TIM_PWM_Start_IT+0x26c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ed32:	683b      	ldr	r3, [r7, #0]
 800ed34:	2b00      	cmp	r3, #0
 800ed36:	d104      	bne.n	800ed42 <HAL_TIM_PWM_Start_IT+0xb6>
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	2202      	movs	r2, #2
 800ed3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ed40:	e023      	b.n	800ed8a <HAL_TIM_PWM_Start_IT+0xfe>
 800ed42:	683b      	ldr	r3, [r7, #0]
 800ed44:	2b04      	cmp	r3, #4
 800ed46:	d104      	bne.n	800ed52 <HAL_TIM_PWM_Start_IT+0xc6>
 800ed48:	687b      	ldr	r3, [r7, #4]
 800ed4a:	2202      	movs	r2, #2
 800ed4c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ed50:	e01b      	b.n	800ed8a <HAL_TIM_PWM_Start_IT+0xfe>
 800ed52:	683b      	ldr	r3, [r7, #0]
 800ed54:	2b08      	cmp	r3, #8
 800ed56:	d104      	bne.n	800ed62 <HAL_TIM_PWM_Start_IT+0xd6>
 800ed58:	687b      	ldr	r3, [r7, #4]
 800ed5a:	2202      	movs	r2, #2
 800ed5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ed60:	e013      	b.n	800ed8a <HAL_TIM_PWM_Start_IT+0xfe>
 800ed62:	683b      	ldr	r3, [r7, #0]
 800ed64:	2b0c      	cmp	r3, #12
 800ed66:	d104      	bne.n	800ed72 <HAL_TIM_PWM_Start_IT+0xe6>
 800ed68:	687b      	ldr	r3, [r7, #4]
 800ed6a:	2202      	movs	r2, #2
 800ed6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800ed70:	e00b      	b.n	800ed8a <HAL_TIM_PWM_Start_IT+0xfe>
 800ed72:	683b      	ldr	r3, [r7, #0]
 800ed74:	2b10      	cmp	r3, #16
 800ed76:	d104      	bne.n	800ed82 <HAL_TIM_PWM_Start_IT+0xf6>
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	2202      	movs	r2, #2
 800ed7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ed80:	e003      	b.n	800ed8a <HAL_TIM_PWM_Start_IT+0xfe>
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	2202      	movs	r2, #2
 800ed86:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800ed8a:	683b      	ldr	r3, [r7, #0]
 800ed8c:	2b0c      	cmp	r3, #12
 800ed8e:	d841      	bhi.n	800ee14 <HAL_TIM_PWM_Start_IT+0x188>
 800ed90:	a201      	add	r2, pc, #4	; (adr r2, 800ed98 <HAL_TIM_PWM_Start_IT+0x10c>)
 800ed92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed96:	bf00      	nop
 800ed98:	0800edcd 	.word	0x0800edcd
 800ed9c:	0800ee15 	.word	0x0800ee15
 800eda0:	0800ee15 	.word	0x0800ee15
 800eda4:	0800ee15 	.word	0x0800ee15
 800eda8:	0800eddf 	.word	0x0800eddf
 800edac:	0800ee15 	.word	0x0800ee15
 800edb0:	0800ee15 	.word	0x0800ee15
 800edb4:	0800ee15 	.word	0x0800ee15
 800edb8:	0800edf1 	.word	0x0800edf1
 800edbc:	0800ee15 	.word	0x0800ee15
 800edc0:	0800ee15 	.word	0x0800ee15
 800edc4:	0800ee15 	.word	0x0800ee15
 800edc8:	0800ee03 	.word	0x0800ee03
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800edcc:	687b      	ldr	r3, [r7, #4]
 800edce:	681b      	ldr	r3, [r3, #0]
 800edd0:	68da      	ldr	r2, [r3, #12]
 800edd2:	687b      	ldr	r3, [r7, #4]
 800edd4:	681b      	ldr	r3, [r3, #0]
 800edd6:	f042 0202 	orr.w	r2, r2, #2
 800edda:	60da      	str	r2, [r3, #12]
      break;
 800eddc:	e01b      	b.n	800ee16 <HAL_TIM_PWM_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	681b      	ldr	r3, [r3, #0]
 800ede2:	68da      	ldr	r2, [r3, #12]
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	681b      	ldr	r3, [r3, #0]
 800ede8:	f042 0204 	orr.w	r2, r2, #4
 800edec:	60da      	str	r2, [r3, #12]
      break;
 800edee:	e012      	b.n	800ee16 <HAL_TIM_PWM_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	681b      	ldr	r3, [r3, #0]
 800edf4:	68da      	ldr	r2, [r3, #12]
 800edf6:	687b      	ldr	r3, [r7, #4]
 800edf8:	681b      	ldr	r3, [r3, #0]
 800edfa:	f042 0208 	orr.w	r2, r2, #8
 800edfe:	60da      	str	r2, [r3, #12]
      break;
 800ee00:	e009      	b.n	800ee16 <HAL_TIM_PWM_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800ee02:	687b      	ldr	r3, [r7, #4]
 800ee04:	681b      	ldr	r3, [r3, #0]
 800ee06:	68da      	ldr	r2, [r3, #12]
 800ee08:	687b      	ldr	r3, [r7, #4]
 800ee0a:	681b      	ldr	r3, [r3, #0]
 800ee0c:	f042 0210 	orr.w	r2, r2, #16
 800ee10:	60da      	str	r2, [r3, #12]
      break;
 800ee12:	e000      	b.n	800ee16 <HAL_TIM_PWM_Start_IT+0x18a>
    }

    default:
      break;
 800ee14:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	681b      	ldr	r3, [r3, #0]
 800ee1a:	2201      	movs	r2, #1
 800ee1c:	6839      	ldr	r1, [r7, #0]
 800ee1e:	4618      	mov	r0, r3
 800ee20:	f000 ffd4 	bl	800fdcc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	681b      	ldr	r3, [r3, #0]
 800ee28:	4a35      	ldr	r2, [pc, #212]	; (800ef00 <HAL_TIM_PWM_Start_IT+0x274>)
 800ee2a:	4293      	cmp	r3, r2
 800ee2c:	d013      	beq.n	800ee56 <HAL_TIM_PWM_Start_IT+0x1ca>
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	681b      	ldr	r3, [r3, #0]
 800ee32:	4a34      	ldr	r2, [pc, #208]	; (800ef04 <HAL_TIM_PWM_Start_IT+0x278>)
 800ee34:	4293      	cmp	r3, r2
 800ee36:	d00e      	beq.n	800ee56 <HAL_TIM_PWM_Start_IT+0x1ca>
 800ee38:	687b      	ldr	r3, [r7, #4]
 800ee3a:	681b      	ldr	r3, [r3, #0]
 800ee3c:	4a32      	ldr	r2, [pc, #200]	; (800ef08 <HAL_TIM_PWM_Start_IT+0x27c>)
 800ee3e:	4293      	cmp	r3, r2
 800ee40:	d009      	beq.n	800ee56 <HAL_TIM_PWM_Start_IT+0x1ca>
 800ee42:	687b      	ldr	r3, [r7, #4]
 800ee44:	681b      	ldr	r3, [r3, #0]
 800ee46:	4a31      	ldr	r2, [pc, #196]	; (800ef0c <HAL_TIM_PWM_Start_IT+0x280>)
 800ee48:	4293      	cmp	r3, r2
 800ee4a:	d004      	beq.n	800ee56 <HAL_TIM_PWM_Start_IT+0x1ca>
 800ee4c:	687b      	ldr	r3, [r7, #4]
 800ee4e:	681b      	ldr	r3, [r3, #0]
 800ee50:	4a2f      	ldr	r2, [pc, #188]	; (800ef10 <HAL_TIM_PWM_Start_IT+0x284>)
 800ee52:	4293      	cmp	r3, r2
 800ee54:	d101      	bne.n	800ee5a <HAL_TIM_PWM_Start_IT+0x1ce>
 800ee56:	2301      	movs	r3, #1
 800ee58:	e000      	b.n	800ee5c <HAL_TIM_PWM_Start_IT+0x1d0>
 800ee5a:	2300      	movs	r3, #0
 800ee5c:	2b00      	cmp	r3, #0
 800ee5e:	d007      	beq.n	800ee70 <HAL_TIM_PWM_Start_IT+0x1e4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800ee60:	687b      	ldr	r3, [r7, #4]
 800ee62:	681b      	ldr	r3, [r3, #0]
 800ee64:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	681b      	ldr	r3, [r3, #0]
 800ee6a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800ee6e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ee70:	687b      	ldr	r3, [r7, #4]
 800ee72:	681b      	ldr	r3, [r3, #0]
 800ee74:	4a22      	ldr	r2, [pc, #136]	; (800ef00 <HAL_TIM_PWM_Start_IT+0x274>)
 800ee76:	4293      	cmp	r3, r2
 800ee78:	d01d      	beq.n	800eeb6 <HAL_TIM_PWM_Start_IT+0x22a>
 800ee7a:	687b      	ldr	r3, [r7, #4]
 800ee7c:	681b      	ldr	r3, [r3, #0]
 800ee7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ee82:	d018      	beq.n	800eeb6 <HAL_TIM_PWM_Start_IT+0x22a>
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	681b      	ldr	r3, [r3, #0]
 800ee88:	4a22      	ldr	r2, [pc, #136]	; (800ef14 <HAL_TIM_PWM_Start_IT+0x288>)
 800ee8a:	4293      	cmp	r3, r2
 800ee8c:	d013      	beq.n	800eeb6 <HAL_TIM_PWM_Start_IT+0x22a>
 800ee8e:	687b      	ldr	r3, [r7, #4]
 800ee90:	681b      	ldr	r3, [r3, #0]
 800ee92:	4a21      	ldr	r2, [pc, #132]	; (800ef18 <HAL_TIM_PWM_Start_IT+0x28c>)
 800ee94:	4293      	cmp	r3, r2
 800ee96:	d00e      	beq.n	800eeb6 <HAL_TIM_PWM_Start_IT+0x22a>
 800ee98:	687b      	ldr	r3, [r7, #4]
 800ee9a:	681b      	ldr	r3, [r3, #0]
 800ee9c:	4a1f      	ldr	r2, [pc, #124]	; (800ef1c <HAL_TIM_PWM_Start_IT+0x290>)
 800ee9e:	4293      	cmp	r3, r2
 800eea0:	d009      	beq.n	800eeb6 <HAL_TIM_PWM_Start_IT+0x22a>
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	681b      	ldr	r3, [r3, #0]
 800eea6:	4a17      	ldr	r2, [pc, #92]	; (800ef04 <HAL_TIM_PWM_Start_IT+0x278>)
 800eea8:	4293      	cmp	r3, r2
 800eeaa:	d004      	beq.n	800eeb6 <HAL_TIM_PWM_Start_IT+0x22a>
 800eeac:	687b      	ldr	r3, [r7, #4]
 800eeae:	681b      	ldr	r3, [r3, #0]
 800eeb0:	4a1b      	ldr	r2, [pc, #108]	; (800ef20 <HAL_TIM_PWM_Start_IT+0x294>)
 800eeb2:	4293      	cmp	r3, r2
 800eeb4:	d115      	bne.n	800eee2 <HAL_TIM_PWM_Start_IT+0x256>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800eeb6:	687b      	ldr	r3, [r7, #4]
 800eeb8:	681b      	ldr	r3, [r3, #0]
 800eeba:	689a      	ldr	r2, [r3, #8]
 800eebc:	4b19      	ldr	r3, [pc, #100]	; (800ef24 <HAL_TIM_PWM_Start_IT+0x298>)
 800eebe:	4013      	ands	r3, r2
 800eec0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800eec2:	68fb      	ldr	r3, [r7, #12]
 800eec4:	2b06      	cmp	r3, #6
 800eec6:	d015      	beq.n	800eef4 <HAL_TIM_PWM_Start_IT+0x268>
 800eec8:	68fb      	ldr	r3, [r7, #12]
 800eeca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800eece:	d011      	beq.n	800eef4 <HAL_TIM_PWM_Start_IT+0x268>
    {
      __HAL_TIM_ENABLE(htim);
 800eed0:	687b      	ldr	r3, [r7, #4]
 800eed2:	681b      	ldr	r3, [r3, #0]
 800eed4:	681a      	ldr	r2, [r3, #0]
 800eed6:	687b      	ldr	r3, [r7, #4]
 800eed8:	681b      	ldr	r3, [r3, #0]
 800eeda:	f042 0201 	orr.w	r2, r2, #1
 800eede:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800eee0:	e008      	b.n	800eef4 <HAL_TIM_PWM_Start_IT+0x268>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800eee2:	687b      	ldr	r3, [r7, #4]
 800eee4:	681b      	ldr	r3, [r3, #0]
 800eee6:	681a      	ldr	r2, [r3, #0]
 800eee8:	687b      	ldr	r3, [r7, #4]
 800eeea:	681b      	ldr	r3, [r3, #0]
 800eeec:	f042 0201 	orr.w	r2, r2, #1
 800eef0:	601a      	str	r2, [r3, #0]
 800eef2:	e000      	b.n	800eef6 <HAL_TIM_PWM_Start_IT+0x26a>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800eef4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800eef6:	2300      	movs	r3, #0
}
 800eef8:	4618      	mov	r0, r3
 800eefa:	3710      	adds	r7, #16
 800eefc:	46bd      	mov	sp, r7
 800eefe:	bd80      	pop	{r7, pc}
 800ef00:	40010000 	.word	0x40010000
 800ef04:	40010400 	.word	0x40010400
 800ef08:	40014000 	.word	0x40014000
 800ef0c:	40014400 	.word	0x40014400
 800ef10:	40014800 	.word	0x40014800
 800ef14:	40000400 	.word	0x40000400
 800ef18:	40000800 	.word	0x40000800
 800ef1c:	40000c00 	.word	0x40000c00
 800ef20:	40001800 	.word	0x40001800
 800ef24:	00010007 	.word	0x00010007

0800ef28 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ef28:	b580      	push	{r7, lr}
 800ef2a:	b082      	sub	sp, #8
 800ef2c:	af00      	add	r7, sp, #0
 800ef2e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	681b      	ldr	r3, [r3, #0]
 800ef34:	691b      	ldr	r3, [r3, #16]
 800ef36:	f003 0302 	and.w	r3, r3, #2
 800ef3a:	2b02      	cmp	r3, #2
 800ef3c:	d122      	bne.n	800ef84 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800ef3e:	687b      	ldr	r3, [r7, #4]
 800ef40:	681b      	ldr	r3, [r3, #0]
 800ef42:	68db      	ldr	r3, [r3, #12]
 800ef44:	f003 0302 	and.w	r3, r3, #2
 800ef48:	2b02      	cmp	r3, #2
 800ef4a:	d11b      	bne.n	800ef84 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800ef4c:	687b      	ldr	r3, [r7, #4]
 800ef4e:	681b      	ldr	r3, [r3, #0]
 800ef50:	f06f 0202 	mvn.w	r2, #2
 800ef54:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ef56:	687b      	ldr	r3, [r7, #4]
 800ef58:	2201      	movs	r2, #1
 800ef5a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ef5c:	687b      	ldr	r3, [r7, #4]
 800ef5e:	681b      	ldr	r3, [r3, #0]
 800ef60:	699b      	ldr	r3, [r3, #24]
 800ef62:	f003 0303 	and.w	r3, r3, #3
 800ef66:	2b00      	cmp	r3, #0
 800ef68:	d003      	beq.n	800ef72 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ef6a:	6878      	ldr	r0, [r7, #4]
 800ef6c:	f000 fb0a 	bl	800f584 <HAL_TIM_IC_CaptureCallback>
 800ef70:	e005      	b.n	800ef7e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ef72:	6878      	ldr	r0, [r7, #4]
 800ef74:	f000 fafc 	bl	800f570 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ef78:	6878      	ldr	r0, [r7, #4]
 800ef7a:	f000 fb0d 	bl	800f598 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ef7e:	687b      	ldr	r3, [r7, #4]
 800ef80:	2200      	movs	r2, #0
 800ef82:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800ef84:	687b      	ldr	r3, [r7, #4]
 800ef86:	681b      	ldr	r3, [r3, #0]
 800ef88:	691b      	ldr	r3, [r3, #16]
 800ef8a:	f003 0304 	and.w	r3, r3, #4
 800ef8e:	2b04      	cmp	r3, #4
 800ef90:	d122      	bne.n	800efd8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800ef92:	687b      	ldr	r3, [r7, #4]
 800ef94:	681b      	ldr	r3, [r3, #0]
 800ef96:	68db      	ldr	r3, [r3, #12]
 800ef98:	f003 0304 	and.w	r3, r3, #4
 800ef9c:	2b04      	cmp	r3, #4
 800ef9e:	d11b      	bne.n	800efd8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800efa0:	687b      	ldr	r3, [r7, #4]
 800efa2:	681b      	ldr	r3, [r3, #0]
 800efa4:	f06f 0204 	mvn.w	r2, #4
 800efa8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800efaa:	687b      	ldr	r3, [r7, #4]
 800efac:	2202      	movs	r2, #2
 800efae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	681b      	ldr	r3, [r3, #0]
 800efb4:	699b      	ldr	r3, [r3, #24]
 800efb6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800efba:	2b00      	cmp	r3, #0
 800efbc:	d003      	beq.n	800efc6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800efbe:	6878      	ldr	r0, [r7, #4]
 800efc0:	f000 fae0 	bl	800f584 <HAL_TIM_IC_CaptureCallback>
 800efc4:	e005      	b.n	800efd2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800efc6:	6878      	ldr	r0, [r7, #4]
 800efc8:	f000 fad2 	bl	800f570 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800efcc:	6878      	ldr	r0, [r7, #4]
 800efce:	f000 fae3 	bl	800f598 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800efd2:	687b      	ldr	r3, [r7, #4]
 800efd4:	2200      	movs	r2, #0
 800efd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	681b      	ldr	r3, [r3, #0]
 800efdc:	691b      	ldr	r3, [r3, #16]
 800efde:	f003 0308 	and.w	r3, r3, #8
 800efe2:	2b08      	cmp	r3, #8
 800efe4:	d122      	bne.n	800f02c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	681b      	ldr	r3, [r3, #0]
 800efea:	68db      	ldr	r3, [r3, #12]
 800efec:	f003 0308 	and.w	r3, r3, #8
 800eff0:	2b08      	cmp	r3, #8
 800eff2:	d11b      	bne.n	800f02c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800eff4:	687b      	ldr	r3, [r7, #4]
 800eff6:	681b      	ldr	r3, [r3, #0]
 800eff8:	f06f 0208 	mvn.w	r2, #8
 800effc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800effe:	687b      	ldr	r3, [r7, #4]
 800f000:	2204      	movs	r2, #4
 800f002:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800f004:	687b      	ldr	r3, [r7, #4]
 800f006:	681b      	ldr	r3, [r3, #0]
 800f008:	69db      	ldr	r3, [r3, #28]
 800f00a:	f003 0303 	and.w	r3, r3, #3
 800f00e:	2b00      	cmp	r3, #0
 800f010:	d003      	beq.n	800f01a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f012:	6878      	ldr	r0, [r7, #4]
 800f014:	f000 fab6 	bl	800f584 <HAL_TIM_IC_CaptureCallback>
 800f018:	e005      	b.n	800f026 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f01a:	6878      	ldr	r0, [r7, #4]
 800f01c:	f000 faa8 	bl	800f570 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f020:	6878      	ldr	r0, [r7, #4]
 800f022:	f000 fab9 	bl	800f598 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f026:	687b      	ldr	r3, [r7, #4]
 800f028:	2200      	movs	r2, #0
 800f02a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	681b      	ldr	r3, [r3, #0]
 800f030:	691b      	ldr	r3, [r3, #16]
 800f032:	f003 0310 	and.w	r3, r3, #16
 800f036:	2b10      	cmp	r3, #16
 800f038:	d122      	bne.n	800f080 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800f03a:	687b      	ldr	r3, [r7, #4]
 800f03c:	681b      	ldr	r3, [r3, #0]
 800f03e:	68db      	ldr	r3, [r3, #12]
 800f040:	f003 0310 	and.w	r3, r3, #16
 800f044:	2b10      	cmp	r3, #16
 800f046:	d11b      	bne.n	800f080 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800f048:	687b      	ldr	r3, [r7, #4]
 800f04a:	681b      	ldr	r3, [r3, #0]
 800f04c:	f06f 0210 	mvn.w	r2, #16
 800f050:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f052:	687b      	ldr	r3, [r7, #4]
 800f054:	2208      	movs	r2, #8
 800f056:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	681b      	ldr	r3, [r3, #0]
 800f05c:	69db      	ldr	r3, [r3, #28]
 800f05e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f062:	2b00      	cmp	r3, #0
 800f064:	d003      	beq.n	800f06e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f066:	6878      	ldr	r0, [r7, #4]
 800f068:	f000 fa8c 	bl	800f584 <HAL_TIM_IC_CaptureCallback>
 800f06c:	e005      	b.n	800f07a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f06e:	6878      	ldr	r0, [r7, #4]
 800f070:	f000 fa7e 	bl	800f570 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f074:	6878      	ldr	r0, [r7, #4]
 800f076:	f000 fa8f 	bl	800f598 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f07a:	687b      	ldr	r3, [r7, #4]
 800f07c:	2200      	movs	r2, #0
 800f07e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800f080:	687b      	ldr	r3, [r7, #4]
 800f082:	681b      	ldr	r3, [r3, #0]
 800f084:	691b      	ldr	r3, [r3, #16]
 800f086:	f003 0301 	and.w	r3, r3, #1
 800f08a:	2b01      	cmp	r3, #1
 800f08c:	d10e      	bne.n	800f0ac <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800f08e:	687b      	ldr	r3, [r7, #4]
 800f090:	681b      	ldr	r3, [r3, #0]
 800f092:	68db      	ldr	r3, [r3, #12]
 800f094:	f003 0301 	and.w	r3, r3, #1
 800f098:	2b01      	cmp	r3, #1
 800f09a:	d107      	bne.n	800f0ac <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800f09c:	687b      	ldr	r3, [r7, #4]
 800f09e:	681b      	ldr	r3, [r3, #0]
 800f0a0:	f06f 0201 	mvn.w	r2, #1
 800f0a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800f0a6:	6878      	ldr	r0, [r7, #4]
 800f0a8:	f7f5 fd50 	bl	8004b4c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800f0ac:	687b      	ldr	r3, [r7, #4]
 800f0ae:	681b      	ldr	r3, [r3, #0]
 800f0b0:	691b      	ldr	r3, [r3, #16]
 800f0b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f0b6:	2b80      	cmp	r3, #128	; 0x80
 800f0b8:	d10e      	bne.n	800f0d8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800f0ba:	687b      	ldr	r3, [r7, #4]
 800f0bc:	681b      	ldr	r3, [r3, #0]
 800f0be:	68db      	ldr	r3, [r3, #12]
 800f0c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f0c4:	2b80      	cmp	r3, #128	; 0x80
 800f0c6:	d107      	bne.n	800f0d8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800f0c8:	687b      	ldr	r3, [r7, #4]
 800f0ca:	681b      	ldr	r3, [r3, #0]
 800f0cc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800f0d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800f0d2:	6878      	ldr	r0, [r7, #4]
 800f0d4:	f000 ff32 	bl	800ff3c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	681b      	ldr	r3, [r3, #0]
 800f0dc:	691b      	ldr	r3, [r3, #16]
 800f0de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f0e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f0e6:	d10e      	bne.n	800f106 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800f0e8:	687b      	ldr	r3, [r7, #4]
 800f0ea:	681b      	ldr	r3, [r3, #0]
 800f0ec:	68db      	ldr	r3, [r3, #12]
 800f0ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f0f2:	2b80      	cmp	r3, #128	; 0x80
 800f0f4:	d107      	bne.n	800f106 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800f0f6:	687b      	ldr	r3, [r7, #4]
 800f0f8:	681b      	ldr	r3, [r3, #0]
 800f0fa:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800f0fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800f100:	6878      	ldr	r0, [r7, #4]
 800f102:	f000 ff25 	bl	800ff50 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800f106:	687b      	ldr	r3, [r7, #4]
 800f108:	681b      	ldr	r3, [r3, #0]
 800f10a:	691b      	ldr	r3, [r3, #16]
 800f10c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f110:	2b40      	cmp	r3, #64	; 0x40
 800f112:	d10e      	bne.n	800f132 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800f114:	687b      	ldr	r3, [r7, #4]
 800f116:	681b      	ldr	r3, [r3, #0]
 800f118:	68db      	ldr	r3, [r3, #12]
 800f11a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f11e:	2b40      	cmp	r3, #64	; 0x40
 800f120:	d107      	bne.n	800f132 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800f122:	687b      	ldr	r3, [r7, #4]
 800f124:	681b      	ldr	r3, [r3, #0]
 800f126:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800f12a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800f12c:	6878      	ldr	r0, [r7, #4]
 800f12e:	f000 fa3d 	bl	800f5ac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	681b      	ldr	r3, [r3, #0]
 800f136:	691b      	ldr	r3, [r3, #16]
 800f138:	f003 0320 	and.w	r3, r3, #32
 800f13c:	2b20      	cmp	r3, #32
 800f13e:	d10e      	bne.n	800f15e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800f140:	687b      	ldr	r3, [r7, #4]
 800f142:	681b      	ldr	r3, [r3, #0]
 800f144:	68db      	ldr	r3, [r3, #12]
 800f146:	f003 0320 	and.w	r3, r3, #32
 800f14a:	2b20      	cmp	r3, #32
 800f14c:	d107      	bne.n	800f15e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800f14e:	687b      	ldr	r3, [r7, #4]
 800f150:	681b      	ldr	r3, [r3, #0]
 800f152:	f06f 0220 	mvn.w	r2, #32
 800f156:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800f158:	6878      	ldr	r0, [r7, #4]
 800f15a:	f000 fee5 	bl	800ff28 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f15e:	bf00      	nop
 800f160:	3708      	adds	r7, #8
 800f162:	46bd      	mov	sp, r7
 800f164:	bd80      	pop	{r7, pc}
	...

0800f168 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800f168:	b580      	push	{r7, lr}
 800f16a:	b084      	sub	sp, #16
 800f16c:	af00      	add	r7, sp, #0
 800f16e:	60f8      	str	r0, [r7, #12]
 800f170:	60b9      	str	r1, [r7, #8]
 800f172:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800f174:	68fb      	ldr	r3, [r7, #12]
 800f176:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f17a:	2b01      	cmp	r3, #1
 800f17c:	d101      	bne.n	800f182 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800f17e:	2302      	movs	r3, #2
 800f180:	e0fd      	b.n	800f37e <HAL_TIM_PWM_ConfigChannel+0x216>
 800f182:	68fb      	ldr	r3, [r7, #12]
 800f184:	2201      	movs	r2, #1
 800f186:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800f18a:	687b      	ldr	r3, [r7, #4]
 800f18c:	2b14      	cmp	r3, #20
 800f18e:	f200 80f0 	bhi.w	800f372 <HAL_TIM_PWM_ConfigChannel+0x20a>
 800f192:	a201      	add	r2, pc, #4	; (adr r2, 800f198 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800f194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f198:	0800f1ed 	.word	0x0800f1ed
 800f19c:	0800f373 	.word	0x0800f373
 800f1a0:	0800f373 	.word	0x0800f373
 800f1a4:	0800f373 	.word	0x0800f373
 800f1a8:	0800f22d 	.word	0x0800f22d
 800f1ac:	0800f373 	.word	0x0800f373
 800f1b0:	0800f373 	.word	0x0800f373
 800f1b4:	0800f373 	.word	0x0800f373
 800f1b8:	0800f26f 	.word	0x0800f26f
 800f1bc:	0800f373 	.word	0x0800f373
 800f1c0:	0800f373 	.word	0x0800f373
 800f1c4:	0800f373 	.word	0x0800f373
 800f1c8:	0800f2af 	.word	0x0800f2af
 800f1cc:	0800f373 	.word	0x0800f373
 800f1d0:	0800f373 	.word	0x0800f373
 800f1d4:	0800f373 	.word	0x0800f373
 800f1d8:	0800f2f1 	.word	0x0800f2f1
 800f1dc:	0800f373 	.word	0x0800f373
 800f1e0:	0800f373 	.word	0x0800f373
 800f1e4:	0800f373 	.word	0x0800f373
 800f1e8:	0800f331 	.word	0x0800f331
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800f1ec:	68fb      	ldr	r3, [r7, #12]
 800f1ee:	681b      	ldr	r3, [r3, #0]
 800f1f0:	68b9      	ldr	r1, [r7, #8]
 800f1f2:	4618      	mov	r0, r3
 800f1f4:	f000 fa7e 	bl	800f6f4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800f1f8:	68fb      	ldr	r3, [r7, #12]
 800f1fa:	681b      	ldr	r3, [r3, #0]
 800f1fc:	699a      	ldr	r2, [r3, #24]
 800f1fe:	68fb      	ldr	r3, [r7, #12]
 800f200:	681b      	ldr	r3, [r3, #0]
 800f202:	f042 0208 	orr.w	r2, r2, #8
 800f206:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800f208:	68fb      	ldr	r3, [r7, #12]
 800f20a:	681b      	ldr	r3, [r3, #0]
 800f20c:	699a      	ldr	r2, [r3, #24]
 800f20e:	68fb      	ldr	r3, [r7, #12]
 800f210:	681b      	ldr	r3, [r3, #0]
 800f212:	f022 0204 	bic.w	r2, r2, #4
 800f216:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800f218:	68fb      	ldr	r3, [r7, #12]
 800f21a:	681b      	ldr	r3, [r3, #0]
 800f21c:	6999      	ldr	r1, [r3, #24]
 800f21e:	68bb      	ldr	r3, [r7, #8]
 800f220:	691a      	ldr	r2, [r3, #16]
 800f222:	68fb      	ldr	r3, [r7, #12]
 800f224:	681b      	ldr	r3, [r3, #0]
 800f226:	430a      	orrs	r2, r1
 800f228:	619a      	str	r2, [r3, #24]
      break;
 800f22a:	e0a3      	b.n	800f374 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800f22c:	68fb      	ldr	r3, [r7, #12]
 800f22e:	681b      	ldr	r3, [r3, #0]
 800f230:	68b9      	ldr	r1, [r7, #8]
 800f232:	4618      	mov	r0, r3
 800f234:	f000 faee 	bl	800f814 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800f238:	68fb      	ldr	r3, [r7, #12]
 800f23a:	681b      	ldr	r3, [r3, #0]
 800f23c:	699a      	ldr	r2, [r3, #24]
 800f23e:	68fb      	ldr	r3, [r7, #12]
 800f240:	681b      	ldr	r3, [r3, #0]
 800f242:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800f246:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800f248:	68fb      	ldr	r3, [r7, #12]
 800f24a:	681b      	ldr	r3, [r3, #0]
 800f24c:	699a      	ldr	r2, [r3, #24]
 800f24e:	68fb      	ldr	r3, [r7, #12]
 800f250:	681b      	ldr	r3, [r3, #0]
 800f252:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f256:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800f258:	68fb      	ldr	r3, [r7, #12]
 800f25a:	681b      	ldr	r3, [r3, #0]
 800f25c:	6999      	ldr	r1, [r3, #24]
 800f25e:	68bb      	ldr	r3, [r7, #8]
 800f260:	691b      	ldr	r3, [r3, #16]
 800f262:	021a      	lsls	r2, r3, #8
 800f264:	68fb      	ldr	r3, [r7, #12]
 800f266:	681b      	ldr	r3, [r3, #0]
 800f268:	430a      	orrs	r2, r1
 800f26a:	619a      	str	r2, [r3, #24]
      break;
 800f26c:	e082      	b.n	800f374 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800f26e:	68fb      	ldr	r3, [r7, #12]
 800f270:	681b      	ldr	r3, [r3, #0]
 800f272:	68b9      	ldr	r1, [r7, #8]
 800f274:	4618      	mov	r0, r3
 800f276:	f000 fb57 	bl	800f928 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800f27a:	68fb      	ldr	r3, [r7, #12]
 800f27c:	681b      	ldr	r3, [r3, #0]
 800f27e:	69da      	ldr	r2, [r3, #28]
 800f280:	68fb      	ldr	r3, [r7, #12]
 800f282:	681b      	ldr	r3, [r3, #0]
 800f284:	f042 0208 	orr.w	r2, r2, #8
 800f288:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800f28a:	68fb      	ldr	r3, [r7, #12]
 800f28c:	681b      	ldr	r3, [r3, #0]
 800f28e:	69da      	ldr	r2, [r3, #28]
 800f290:	68fb      	ldr	r3, [r7, #12]
 800f292:	681b      	ldr	r3, [r3, #0]
 800f294:	f022 0204 	bic.w	r2, r2, #4
 800f298:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800f29a:	68fb      	ldr	r3, [r7, #12]
 800f29c:	681b      	ldr	r3, [r3, #0]
 800f29e:	69d9      	ldr	r1, [r3, #28]
 800f2a0:	68bb      	ldr	r3, [r7, #8]
 800f2a2:	691a      	ldr	r2, [r3, #16]
 800f2a4:	68fb      	ldr	r3, [r7, #12]
 800f2a6:	681b      	ldr	r3, [r3, #0]
 800f2a8:	430a      	orrs	r2, r1
 800f2aa:	61da      	str	r2, [r3, #28]
      break;
 800f2ac:	e062      	b.n	800f374 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800f2ae:	68fb      	ldr	r3, [r7, #12]
 800f2b0:	681b      	ldr	r3, [r3, #0]
 800f2b2:	68b9      	ldr	r1, [r7, #8]
 800f2b4:	4618      	mov	r0, r3
 800f2b6:	f000 fbbd 	bl	800fa34 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800f2ba:	68fb      	ldr	r3, [r7, #12]
 800f2bc:	681b      	ldr	r3, [r3, #0]
 800f2be:	69da      	ldr	r2, [r3, #28]
 800f2c0:	68fb      	ldr	r3, [r7, #12]
 800f2c2:	681b      	ldr	r3, [r3, #0]
 800f2c4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800f2c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800f2ca:	68fb      	ldr	r3, [r7, #12]
 800f2cc:	681b      	ldr	r3, [r3, #0]
 800f2ce:	69da      	ldr	r2, [r3, #28]
 800f2d0:	68fb      	ldr	r3, [r7, #12]
 800f2d2:	681b      	ldr	r3, [r3, #0]
 800f2d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f2d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800f2da:	68fb      	ldr	r3, [r7, #12]
 800f2dc:	681b      	ldr	r3, [r3, #0]
 800f2de:	69d9      	ldr	r1, [r3, #28]
 800f2e0:	68bb      	ldr	r3, [r7, #8]
 800f2e2:	691b      	ldr	r3, [r3, #16]
 800f2e4:	021a      	lsls	r2, r3, #8
 800f2e6:	68fb      	ldr	r3, [r7, #12]
 800f2e8:	681b      	ldr	r3, [r3, #0]
 800f2ea:	430a      	orrs	r2, r1
 800f2ec:	61da      	str	r2, [r3, #28]
      break;
 800f2ee:	e041      	b.n	800f374 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800f2f0:	68fb      	ldr	r3, [r7, #12]
 800f2f2:	681b      	ldr	r3, [r3, #0]
 800f2f4:	68b9      	ldr	r1, [r7, #8]
 800f2f6:	4618      	mov	r0, r3
 800f2f8:	f000 fc04 	bl	800fb04 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800f2fc:	68fb      	ldr	r3, [r7, #12]
 800f2fe:	681b      	ldr	r3, [r3, #0]
 800f300:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800f302:	68fb      	ldr	r3, [r7, #12]
 800f304:	681b      	ldr	r3, [r3, #0]
 800f306:	f042 0208 	orr.w	r2, r2, #8
 800f30a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800f30c:	68fb      	ldr	r3, [r7, #12]
 800f30e:	681b      	ldr	r3, [r3, #0]
 800f310:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800f312:	68fb      	ldr	r3, [r7, #12]
 800f314:	681b      	ldr	r3, [r3, #0]
 800f316:	f022 0204 	bic.w	r2, r2, #4
 800f31a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800f31c:	68fb      	ldr	r3, [r7, #12]
 800f31e:	681b      	ldr	r3, [r3, #0]
 800f320:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800f322:	68bb      	ldr	r3, [r7, #8]
 800f324:	691a      	ldr	r2, [r3, #16]
 800f326:	68fb      	ldr	r3, [r7, #12]
 800f328:	681b      	ldr	r3, [r3, #0]
 800f32a:	430a      	orrs	r2, r1
 800f32c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800f32e:	e021      	b.n	800f374 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800f330:	68fb      	ldr	r3, [r7, #12]
 800f332:	681b      	ldr	r3, [r3, #0]
 800f334:	68b9      	ldr	r1, [r7, #8]
 800f336:	4618      	mov	r0, r3
 800f338:	f000 fc46 	bl	800fbc8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800f33c:	68fb      	ldr	r3, [r7, #12]
 800f33e:	681b      	ldr	r3, [r3, #0]
 800f340:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800f342:	68fb      	ldr	r3, [r7, #12]
 800f344:	681b      	ldr	r3, [r3, #0]
 800f346:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800f34a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800f34c:	68fb      	ldr	r3, [r7, #12]
 800f34e:	681b      	ldr	r3, [r3, #0]
 800f350:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800f352:	68fb      	ldr	r3, [r7, #12]
 800f354:	681b      	ldr	r3, [r3, #0]
 800f356:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f35a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800f35c:	68fb      	ldr	r3, [r7, #12]
 800f35e:	681b      	ldr	r3, [r3, #0]
 800f360:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800f362:	68bb      	ldr	r3, [r7, #8]
 800f364:	691b      	ldr	r3, [r3, #16]
 800f366:	021a      	lsls	r2, r3, #8
 800f368:	68fb      	ldr	r3, [r7, #12]
 800f36a:	681b      	ldr	r3, [r3, #0]
 800f36c:	430a      	orrs	r2, r1
 800f36e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800f370:	e000      	b.n	800f374 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 800f372:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800f374:	68fb      	ldr	r3, [r7, #12]
 800f376:	2200      	movs	r2, #0
 800f378:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800f37c:	2300      	movs	r3, #0
}
 800f37e:	4618      	mov	r0, r3
 800f380:	3710      	adds	r7, #16
 800f382:	46bd      	mov	sp, r7
 800f384:	bd80      	pop	{r7, pc}
 800f386:	bf00      	nop

0800f388 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800f388:	b580      	push	{r7, lr}
 800f38a:	b084      	sub	sp, #16
 800f38c:	af00      	add	r7, sp, #0
 800f38e:	6078      	str	r0, [r7, #4]
 800f390:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800f392:	687b      	ldr	r3, [r7, #4]
 800f394:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f398:	2b01      	cmp	r3, #1
 800f39a:	d101      	bne.n	800f3a0 <HAL_TIM_ConfigClockSource+0x18>
 800f39c:	2302      	movs	r3, #2
 800f39e:	e0db      	b.n	800f558 <HAL_TIM_ConfigClockSource+0x1d0>
 800f3a0:	687b      	ldr	r3, [r7, #4]
 800f3a2:	2201      	movs	r2, #1
 800f3a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	2202      	movs	r2, #2
 800f3ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800f3b0:	687b      	ldr	r3, [r7, #4]
 800f3b2:	681b      	ldr	r3, [r3, #0]
 800f3b4:	689b      	ldr	r3, [r3, #8]
 800f3b6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800f3b8:	68fa      	ldr	r2, [r7, #12]
 800f3ba:	4b69      	ldr	r3, [pc, #420]	; (800f560 <HAL_TIM_ConfigClockSource+0x1d8>)
 800f3bc:	4013      	ands	r3, r2
 800f3be:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f3c0:	68fb      	ldr	r3, [r7, #12]
 800f3c2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800f3c6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	681b      	ldr	r3, [r3, #0]
 800f3cc:	68fa      	ldr	r2, [r7, #12]
 800f3ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800f3d0:	683b      	ldr	r3, [r7, #0]
 800f3d2:	681b      	ldr	r3, [r3, #0]
 800f3d4:	4a63      	ldr	r2, [pc, #396]	; (800f564 <HAL_TIM_ConfigClockSource+0x1dc>)
 800f3d6:	4293      	cmp	r3, r2
 800f3d8:	f000 80a9 	beq.w	800f52e <HAL_TIM_ConfigClockSource+0x1a6>
 800f3dc:	4a61      	ldr	r2, [pc, #388]	; (800f564 <HAL_TIM_ConfigClockSource+0x1dc>)
 800f3de:	4293      	cmp	r3, r2
 800f3e0:	f200 80ae 	bhi.w	800f540 <HAL_TIM_ConfigClockSource+0x1b8>
 800f3e4:	4a60      	ldr	r2, [pc, #384]	; (800f568 <HAL_TIM_ConfigClockSource+0x1e0>)
 800f3e6:	4293      	cmp	r3, r2
 800f3e8:	f000 80a1 	beq.w	800f52e <HAL_TIM_ConfigClockSource+0x1a6>
 800f3ec:	4a5e      	ldr	r2, [pc, #376]	; (800f568 <HAL_TIM_ConfigClockSource+0x1e0>)
 800f3ee:	4293      	cmp	r3, r2
 800f3f0:	f200 80a6 	bhi.w	800f540 <HAL_TIM_ConfigClockSource+0x1b8>
 800f3f4:	4a5d      	ldr	r2, [pc, #372]	; (800f56c <HAL_TIM_ConfigClockSource+0x1e4>)
 800f3f6:	4293      	cmp	r3, r2
 800f3f8:	f000 8099 	beq.w	800f52e <HAL_TIM_ConfigClockSource+0x1a6>
 800f3fc:	4a5b      	ldr	r2, [pc, #364]	; (800f56c <HAL_TIM_ConfigClockSource+0x1e4>)
 800f3fe:	4293      	cmp	r3, r2
 800f400:	f200 809e 	bhi.w	800f540 <HAL_TIM_ConfigClockSource+0x1b8>
 800f404:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800f408:	f000 8091 	beq.w	800f52e <HAL_TIM_ConfigClockSource+0x1a6>
 800f40c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800f410:	f200 8096 	bhi.w	800f540 <HAL_TIM_ConfigClockSource+0x1b8>
 800f414:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f418:	f000 8089 	beq.w	800f52e <HAL_TIM_ConfigClockSource+0x1a6>
 800f41c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f420:	f200 808e 	bhi.w	800f540 <HAL_TIM_ConfigClockSource+0x1b8>
 800f424:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f428:	d03e      	beq.n	800f4a8 <HAL_TIM_ConfigClockSource+0x120>
 800f42a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f42e:	f200 8087 	bhi.w	800f540 <HAL_TIM_ConfigClockSource+0x1b8>
 800f432:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f436:	f000 8085 	beq.w	800f544 <HAL_TIM_ConfigClockSource+0x1bc>
 800f43a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f43e:	d87f      	bhi.n	800f540 <HAL_TIM_ConfigClockSource+0x1b8>
 800f440:	2b70      	cmp	r3, #112	; 0x70
 800f442:	d01a      	beq.n	800f47a <HAL_TIM_ConfigClockSource+0xf2>
 800f444:	2b70      	cmp	r3, #112	; 0x70
 800f446:	d87b      	bhi.n	800f540 <HAL_TIM_ConfigClockSource+0x1b8>
 800f448:	2b60      	cmp	r3, #96	; 0x60
 800f44a:	d050      	beq.n	800f4ee <HAL_TIM_ConfigClockSource+0x166>
 800f44c:	2b60      	cmp	r3, #96	; 0x60
 800f44e:	d877      	bhi.n	800f540 <HAL_TIM_ConfigClockSource+0x1b8>
 800f450:	2b50      	cmp	r3, #80	; 0x50
 800f452:	d03c      	beq.n	800f4ce <HAL_TIM_ConfigClockSource+0x146>
 800f454:	2b50      	cmp	r3, #80	; 0x50
 800f456:	d873      	bhi.n	800f540 <HAL_TIM_ConfigClockSource+0x1b8>
 800f458:	2b40      	cmp	r3, #64	; 0x40
 800f45a:	d058      	beq.n	800f50e <HAL_TIM_ConfigClockSource+0x186>
 800f45c:	2b40      	cmp	r3, #64	; 0x40
 800f45e:	d86f      	bhi.n	800f540 <HAL_TIM_ConfigClockSource+0x1b8>
 800f460:	2b30      	cmp	r3, #48	; 0x30
 800f462:	d064      	beq.n	800f52e <HAL_TIM_ConfigClockSource+0x1a6>
 800f464:	2b30      	cmp	r3, #48	; 0x30
 800f466:	d86b      	bhi.n	800f540 <HAL_TIM_ConfigClockSource+0x1b8>
 800f468:	2b20      	cmp	r3, #32
 800f46a:	d060      	beq.n	800f52e <HAL_TIM_ConfigClockSource+0x1a6>
 800f46c:	2b20      	cmp	r3, #32
 800f46e:	d867      	bhi.n	800f540 <HAL_TIM_ConfigClockSource+0x1b8>
 800f470:	2b00      	cmp	r3, #0
 800f472:	d05c      	beq.n	800f52e <HAL_TIM_ConfigClockSource+0x1a6>
 800f474:	2b10      	cmp	r3, #16
 800f476:	d05a      	beq.n	800f52e <HAL_TIM_ConfigClockSource+0x1a6>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800f478:	e062      	b.n	800f540 <HAL_TIM_ConfigClockSource+0x1b8>
      TIM_ETR_SetConfig(htim->Instance,
 800f47a:	687b      	ldr	r3, [r7, #4]
 800f47c:	6818      	ldr	r0, [r3, #0]
 800f47e:	683b      	ldr	r3, [r7, #0]
 800f480:	6899      	ldr	r1, [r3, #8]
 800f482:	683b      	ldr	r3, [r7, #0]
 800f484:	685a      	ldr	r2, [r3, #4]
 800f486:	683b      	ldr	r3, [r7, #0]
 800f488:	68db      	ldr	r3, [r3, #12]
 800f48a:	f000 fc7f 	bl	800fd8c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800f48e:	687b      	ldr	r3, [r7, #4]
 800f490:	681b      	ldr	r3, [r3, #0]
 800f492:	689b      	ldr	r3, [r3, #8]
 800f494:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800f496:	68fb      	ldr	r3, [r7, #12]
 800f498:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800f49c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800f49e:	687b      	ldr	r3, [r7, #4]
 800f4a0:	681b      	ldr	r3, [r3, #0]
 800f4a2:	68fa      	ldr	r2, [r7, #12]
 800f4a4:	609a      	str	r2, [r3, #8]
      break;
 800f4a6:	e04e      	b.n	800f546 <HAL_TIM_ConfigClockSource+0x1be>
      TIM_ETR_SetConfig(htim->Instance,
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	6818      	ldr	r0, [r3, #0]
 800f4ac:	683b      	ldr	r3, [r7, #0]
 800f4ae:	6899      	ldr	r1, [r3, #8]
 800f4b0:	683b      	ldr	r3, [r7, #0]
 800f4b2:	685a      	ldr	r2, [r3, #4]
 800f4b4:	683b      	ldr	r3, [r7, #0]
 800f4b6:	68db      	ldr	r3, [r3, #12]
 800f4b8:	f000 fc68 	bl	800fd8c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800f4bc:	687b      	ldr	r3, [r7, #4]
 800f4be:	681b      	ldr	r3, [r3, #0]
 800f4c0:	689a      	ldr	r2, [r3, #8]
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	681b      	ldr	r3, [r3, #0]
 800f4c6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800f4ca:	609a      	str	r2, [r3, #8]
      break;
 800f4cc:	e03b      	b.n	800f546 <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	6818      	ldr	r0, [r3, #0]
 800f4d2:	683b      	ldr	r3, [r7, #0]
 800f4d4:	6859      	ldr	r1, [r3, #4]
 800f4d6:	683b      	ldr	r3, [r7, #0]
 800f4d8:	68db      	ldr	r3, [r3, #12]
 800f4da:	461a      	mov	r2, r3
 800f4dc:	f000 fbd8 	bl	800fc90 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800f4e0:	687b      	ldr	r3, [r7, #4]
 800f4e2:	681b      	ldr	r3, [r3, #0]
 800f4e4:	2150      	movs	r1, #80	; 0x50
 800f4e6:	4618      	mov	r0, r3
 800f4e8:	f000 fc32 	bl	800fd50 <TIM_ITRx_SetConfig>
      break;
 800f4ec:	e02b      	b.n	800f546 <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	6818      	ldr	r0, [r3, #0]
 800f4f2:	683b      	ldr	r3, [r7, #0]
 800f4f4:	6859      	ldr	r1, [r3, #4]
 800f4f6:	683b      	ldr	r3, [r7, #0]
 800f4f8:	68db      	ldr	r3, [r3, #12]
 800f4fa:	461a      	mov	r2, r3
 800f4fc:	f000 fbf7 	bl	800fcee <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	681b      	ldr	r3, [r3, #0]
 800f504:	2160      	movs	r1, #96	; 0x60
 800f506:	4618      	mov	r0, r3
 800f508:	f000 fc22 	bl	800fd50 <TIM_ITRx_SetConfig>
      break;
 800f50c:	e01b      	b.n	800f546 <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	6818      	ldr	r0, [r3, #0]
 800f512:	683b      	ldr	r3, [r7, #0]
 800f514:	6859      	ldr	r1, [r3, #4]
 800f516:	683b      	ldr	r3, [r7, #0]
 800f518:	68db      	ldr	r3, [r3, #12]
 800f51a:	461a      	mov	r2, r3
 800f51c:	f000 fbb8 	bl	800fc90 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800f520:	687b      	ldr	r3, [r7, #4]
 800f522:	681b      	ldr	r3, [r3, #0]
 800f524:	2140      	movs	r1, #64	; 0x40
 800f526:	4618      	mov	r0, r3
 800f528:	f000 fc12 	bl	800fd50 <TIM_ITRx_SetConfig>
      break;
 800f52c:	e00b      	b.n	800f546 <HAL_TIM_ConfigClockSource+0x1be>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800f52e:	687b      	ldr	r3, [r7, #4]
 800f530:	681a      	ldr	r2, [r3, #0]
 800f532:	683b      	ldr	r3, [r7, #0]
 800f534:	681b      	ldr	r3, [r3, #0]
 800f536:	4619      	mov	r1, r3
 800f538:	4610      	mov	r0, r2
 800f53a:	f000 fc09 	bl	800fd50 <TIM_ITRx_SetConfig>
        break;
 800f53e:	e002      	b.n	800f546 <HAL_TIM_ConfigClockSource+0x1be>
      break;
 800f540:	bf00      	nop
 800f542:	e000      	b.n	800f546 <HAL_TIM_ConfigClockSource+0x1be>
      break;
 800f544:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	2201      	movs	r2, #1
 800f54a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800f54e:	687b      	ldr	r3, [r7, #4]
 800f550:	2200      	movs	r2, #0
 800f552:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800f556:	2300      	movs	r3, #0
}
 800f558:	4618      	mov	r0, r3
 800f55a:	3710      	adds	r7, #16
 800f55c:	46bd      	mov	sp, r7
 800f55e:	bd80      	pop	{r7, pc}
 800f560:	ffceff88 	.word	0xffceff88
 800f564:	00100040 	.word	0x00100040
 800f568:	00100030 	.word	0x00100030
 800f56c:	00100020 	.word	0x00100020

0800f570 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f570:	b480      	push	{r7}
 800f572:	b083      	sub	sp, #12
 800f574:	af00      	add	r7, sp, #0
 800f576:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800f578:	bf00      	nop
 800f57a:	370c      	adds	r7, #12
 800f57c:	46bd      	mov	sp, r7
 800f57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f582:	4770      	bx	lr

0800f584 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f584:	b480      	push	{r7}
 800f586:	b083      	sub	sp, #12
 800f588:	af00      	add	r7, sp, #0
 800f58a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f58c:	bf00      	nop
 800f58e:	370c      	adds	r7, #12
 800f590:	46bd      	mov	sp, r7
 800f592:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f596:	4770      	bx	lr

0800f598 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f598:	b480      	push	{r7}
 800f59a:	b083      	sub	sp, #12
 800f59c:	af00      	add	r7, sp, #0
 800f59e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f5a0:	bf00      	nop
 800f5a2:	370c      	adds	r7, #12
 800f5a4:	46bd      	mov	sp, r7
 800f5a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5aa:	4770      	bx	lr

0800f5ac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f5ac:	b480      	push	{r7}
 800f5ae:	b083      	sub	sp, #12
 800f5b0:	af00      	add	r7, sp, #0
 800f5b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f5b4:	bf00      	nop
 800f5b6:	370c      	adds	r7, #12
 800f5b8:	46bd      	mov	sp, r7
 800f5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5be:	4770      	bx	lr

0800f5c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800f5c0:	b480      	push	{r7}
 800f5c2:	b085      	sub	sp, #20
 800f5c4:	af00      	add	r7, sp, #0
 800f5c6:	6078      	str	r0, [r7, #4]
 800f5c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f5ca:	687b      	ldr	r3, [r7, #4]
 800f5cc:	681b      	ldr	r3, [r3, #0]
 800f5ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	4a40      	ldr	r2, [pc, #256]	; (800f6d4 <TIM_Base_SetConfig+0x114>)
 800f5d4:	4293      	cmp	r3, r2
 800f5d6:	d013      	beq.n	800f600 <TIM_Base_SetConfig+0x40>
 800f5d8:	687b      	ldr	r3, [r7, #4]
 800f5da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f5de:	d00f      	beq.n	800f600 <TIM_Base_SetConfig+0x40>
 800f5e0:	687b      	ldr	r3, [r7, #4]
 800f5e2:	4a3d      	ldr	r2, [pc, #244]	; (800f6d8 <TIM_Base_SetConfig+0x118>)
 800f5e4:	4293      	cmp	r3, r2
 800f5e6:	d00b      	beq.n	800f600 <TIM_Base_SetConfig+0x40>
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	4a3c      	ldr	r2, [pc, #240]	; (800f6dc <TIM_Base_SetConfig+0x11c>)
 800f5ec:	4293      	cmp	r3, r2
 800f5ee:	d007      	beq.n	800f600 <TIM_Base_SetConfig+0x40>
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	4a3b      	ldr	r2, [pc, #236]	; (800f6e0 <TIM_Base_SetConfig+0x120>)
 800f5f4:	4293      	cmp	r3, r2
 800f5f6:	d003      	beq.n	800f600 <TIM_Base_SetConfig+0x40>
 800f5f8:	687b      	ldr	r3, [r7, #4]
 800f5fa:	4a3a      	ldr	r2, [pc, #232]	; (800f6e4 <TIM_Base_SetConfig+0x124>)
 800f5fc:	4293      	cmp	r3, r2
 800f5fe:	d108      	bne.n	800f612 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f600:	68fb      	ldr	r3, [r7, #12]
 800f602:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f606:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f608:	683b      	ldr	r3, [r7, #0]
 800f60a:	685b      	ldr	r3, [r3, #4]
 800f60c:	68fa      	ldr	r2, [r7, #12]
 800f60e:	4313      	orrs	r3, r2
 800f610:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f612:	687b      	ldr	r3, [r7, #4]
 800f614:	4a2f      	ldr	r2, [pc, #188]	; (800f6d4 <TIM_Base_SetConfig+0x114>)
 800f616:	4293      	cmp	r3, r2
 800f618:	d01f      	beq.n	800f65a <TIM_Base_SetConfig+0x9a>
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f620:	d01b      	beq.n	800f65a <TIM_Base_SetConfig+0x9a>
 800f622:	687b      	ldr	r3, [r7, #4]
 800f624:	4a2c      	ldr	r2, [pc, #176]	; (800f6d8 <TIM_Base_SetConfig+0x118>)
 800f626:	4293      	cmp	r3, r2
 800f628:	d017      	beq.n	800f65a <TIM_Base_SetConfig+0x9a>
 800f62a:	687b      	ldr	r3, [r7, #4]
 800f62c:	4a2b      	ldr	r2, [pc, #172]	; (800f6dc <TIM_Base_SetConfig+0x11c>)
 800f62e:	4293      	cmp	r3, r2
 800f630:	d013      	beq.n	800f65a <TIM_Base_SetConfig+0x9a>
 800f632:	687b      	ldr	r3, [r7, #4]
 800f634:	4a2a      	ldr	r2, [pc, #168]	; (800f6e0 <TIM_Base_SetConfig+0x120>)
 800f636:	4293      	cmp	r3, r2
 800f638:	d00f      	beq.n	800f65a <TIM_Base_SetConfig+0x9a>
 800f63a:	687b      	ldr	r3, [r7, #4]
 800f63c:	4a29      	ldr	r2, [pc, #164]	; (800f6e4 <TIM_Base_SetConfig+0x124>)
 800f63e:	4293      	cmp	r3, r2
 800f640:	d00b      	beq.n	800f65a <TIM_Base_SetConfig+0x9a>
 800f642:	687b      	ldr	r3, [r7, #4]
 800f644:	4a28      	ldr	r2, [pc, #160]	; (800f6e8 <TIM_Base_SetConfig+0x128>)
 800f646:	4293      	cmp	r3, r2
 800f648:	d007      	beq.n	800f65a <TIM_Base_SetConfig+0x9a>
 800f64a:	687b      	ldr	r3, [r7, #4]
 800f64c:	4a27      	ldr	r2, [pc, #156]	; (800f6ec <TIM_Base_SetConfig+0x12c>)
 800f64e:	4293      	cmp	r3, r2
 800f650:	d003      	beq.n	800f65a <TIM_Base_SetConfig+0x9a>
 800f652:	687b      	ldr	r3, [r7, #4]
 800f654:	4a26      	ldr	r2, [pc, #152]	; (800f6f0 <TIM_Base_SetConfig+0x130>)
 800f656:	4293      	cmp	r3, r2
 800f658:	d108      	bne.n	800f66c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f65a:	68fb      	ldr	r3, [r7, #12]
 800f65c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f660:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f662:	683b      	ldr	r3, [r7, #0]
 800f664:	68db      	ldr	r3, [r3, #12]
 800f666:	68fa      	ldr	r2, [r7, #12]
 800f668:	4313      	orrs	r3, r2
 800f66a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f66c:	68fb      	ldr	r3, [r7, #12]
 800f66e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800f672:	683b      	ldr	r3, [r7, #0]
 800f674:	695b      	ldr	r3, [r3, #20]
 800f676:	4313      	orrs	r3, r2
 800f678:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800f67a:	687b      	ldr	r3, [r7, #4]
 800f67c:	68fa      	ldr	r2, [r7, #12]
 800f67e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f680:	683b      	ldr	r3, [r7, #0]
 800f682:	689a      	ldr	r2, [r3, #8]
 800f684:	687b      	ldr	r3, [r7, #4]
 800f686:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f688:	683b      	ldr	r3, [r7, #0]
 800f68a:	681a      	ldr	r2, [r3, #0]
 800f68c:	687b      	ldr	r3, [r7, #4]
 800f68e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f690:	687b      	ldr	r3, [r7, #4]
 800f692:	4a10      	ldr	r2, [pc, #64]	; (800f6d4 <TIM_Base_SetConfig+0x114>)
 800f694:	4293      	cmp	r3, r2
 800f696:	d00f      	beq.n	800f6b8 <TIM_Base_SetConfig+0xf8>
 800f698:	687b      	ldr	r3, [r7, #4]
 800f69a:	4a12      	ldr	r2, [pc, #72]	; (800f6e4 <TIM_Base_SetConfig+0x124>)
 800f69c:	4293      	cmp	r3, r2
 800f69e:	d00b      	beq.n	800f6b8 <TIM_Base_SetConfig+0xf8>
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	4a11      	ldr	r2, [pc, #68]	; (800f6e8 <TIM_Base_SetConfig+0x128>)
 800f6a4:	4293      	cmp	r3, r2
 800f6a6:	d007      	beq.n	800f6b8 <TIM_Base_SetConfig+0xf8>
 800f6a8:	687b      	ldr	r3, [r7, #4]
 800f6aa:	4a10      	ldr	r2, [pc, #64]	; (800f6ec <TIM_Base_SetConfig+0x12c>)
 800f6ac:	4293      	cmp	r3, r2
 800f6ae:	d003      	beq.n	800f6b8 <TIM_Base_SetConfig+0xf8>
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	4a0f      	ldr	r2, [pc, #60]	; (800f6f0 <TIM_Base_SetConfig+0x130>)
 800f6b4:	4293      	cmp	r3, r2
 800f6b6:	d103      	bne.n	800f6c0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f6b8:	683b      	ldr	r3, [r7, #0]
 800f6ba:	691a      	ldr	r2, [r3, #16]
 800f6bc:	687b      	ldr	r3, [r7, #4]
 800f6be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f6c0:	687b      	ldr	r3, [r7, #4]
 800f6c2:	2201      	movs	r2, #1
 800f6c4:	615a      	str	r2, [r3, #20]
}
 800f6c6:	bf00      	nop
 800f6c8:	3714      	adds	r7, #20
 800f6ca:	46bd      	mov	sp, r7
 800f6cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6d0:	4770      	bx	lr
 800f6d2:	bf00      	nop
 800f6d4:	40010000 	.word	0x40010000
 800f6d8:	40000400 	.word	0x40000400
 800f6dc:	40000800 	.word	0x40000800
 800f6e0:	40000c00 	.word	0x40000c00
 800f6e4:	40010400 	.word	0x40010400
 800f6e8:	40014000 	.word	0x40014000
 800f6ec:	40014400 	.word	0x40014400
 800f6f0:	40014800 	.word	0x40014800

0800f6f4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f6f4:	b480      	push	{r7}
 800f6f6:	b087      	sub	sp, #28
 800f6f8:	af00      	add	r7, sp, #0
 800f6fa:	6078      	str	r0, [r7, #4]
 800f6fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f6fe:	687b      	ldr	r3, [r7, #4]
 800f700:	6a1b      	ldr	r3, [r3, #32]
 800f702:	f023 0201 	bic.w	r2, r3, #1
 800f706:	687b      	ldr	r3, [r7, #4]
 800f708:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f70a:	687b      	ldr	r3, [r7, #4]
 800f70c:	6a1b      	ldr	r3, [r3, #32]
 800f70e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	685b      	ldr	r3, [r3, #4]
 800f714:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	699b      	ldr	r3, [r3, #24]
 800f71a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800f71c:	68fa      	ldr	r2, [r7, #12]
 800f71e:	4b37      	ldr	r3, [pc, #220]	; (800f7fc <TIM_OC1_SetConfig+0x108>)
 800f720:	4013      	ands	r3, r2
 800f722:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800f724:	68fb      	ldr	r3, [r7, #12]
 800f726:	f023 0303 	bic.w	r3, r3, #3
 800f72a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f72c:	683b      	ldr	r3, [r7, #0]
 800f72e:	681b      	ldr	r3, [r3, #0]
 800f730:	68fa      	ldr	r2, [r7, #12]
 800f732:	4313      	orrs	r3, r2
 800f734:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800f736:	697b      	ldr	r3, [r7, #20]
 800f738:	f023 0302 	bic.w	r3, r3, #2
 800f73c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800f73e:	683b      	ldr	r3, [r7, #0]
 800f740:	689b      	ldr	r3, [r3, #8]
 800f742:	697a      	ldr	r2, [r7, #20]
 800f744:	4313      	orrs	r3, r2
 800f746:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800f748:	687b      	ldr	r3, [r7, #4]
 800f74a:	4a2d      	ldr	r2, [pc, #180]	; (800f800 <TIM_OC1_SetConfig+0x10c>)
 800f74c:	4293      	cmp	r3, r2
 800f74e:	d00f      	beq.n	800f770 <TIM_OC1_SetConfig+0x7c>
 800f750:	687b      	ldr	r3, [r7, #4]
 800f752:	4a2c      	ldr	r2, [pc, #176]	; (800f804 <TIM_OC1_SetConfig+0x110>)
 800f754:	4293      	cmp	r3, r2
 800f756:	d00b      	beq.n	800f770 <TIM_OC1_SetConfig+0x7c>
 800f758:	687b      	ldr	r3, [r7, #4]
 800f75a:	4a2b      	ldr	r2, [pc, #172]	; (800f808 <TIM_OC1_SetConfig+0x114>)
 800f75c:	4293      	cmp	r3, r2
 800f75e:	d007      	beq.n	800f770 <TIM_OC1_SetConfig+0x7c>
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	4a2a      	ldr	r2, [pc, #168]	; (800f80c <TIM_OC1_SetConfig+0x118>)
 800f764:	4293      	cmp	r3, r2
 800f766:	d003      	beq.n	800f770 <TIM_OC1_SetConfig+0x7c>
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	4a29      	ldr	r2, [pc, #164]	; (800f810 <TIM_OC1_SetConfig+0x11c>)
 800f76c:	4293      	cmp	r3, r2
 800f76e:	d10c      	bne.n	800f78a <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800f770:	697b      	ldr	r3, [r7, #20]
 800f772:	f023 0308 	bic.w	r3, r3, #8
 800f776:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800f778:	683b      	ldr	r3, [r7, #0]
 800f77a:	68db      	ldr	r3, [r3, #12]
 800f77c:	697a      	ldr	r2, [r7, #20]
 800f77e:	4313      	orrs	r3, r2
 800f780:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800f782:	697b      	ldr	r3, [r7, #20]
 800f784:	f023 0304 	bic.w	r3, r3, #4
 800f788:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f78a:	687b      	ldr	r3, [r7, #4]
 800f78c:	4a1c      	ldr	r2, [pc, #112]	; (800f800 <TIM_OC1_SetConfig+0x10c>)
 800f78e:	4293      	cmp	r3, r2
 800f790:	d00f      	beq.n	800f7b2 <TIM_OC1_SetConfig+0xbe>
 800f792:	687b      	ldr	r3, [r7, #4]
 800f794:	4a1b      	ldr	r2, [pc, #108]	; (800f804 <TIM_OC1_SetConfig+0x110>)
 800f796:	4293      	cmp	r3, r2
 800f798:	d00b      	beq.n	800f7b2 <TIM_OC1_SetConfig+0xbe>
 800f79a:	687b      	ldr	r3, [r7, #4]
 800f79c:	4a1a      	ldr	r2, [pc, #104]	; (800f808 <TIM_OC1_SetConfig+0x114>)
 800f79e:	4293      	cmp	r3, r2
 800f7a0:	d007      	beq.n	800f7b2 <TIM_OC1_SetConfig+0xbe>
 800f7a2:	687b      	ldr	r3, [r7, #4]
 800f7a4:	4a19      	ldr	r2, [pc, #100]	; (800f80c <TIM_OC1_SetConfig+0x118>)
 800f7a6:	4293      	cmp	r3, r2
 800f7a8:	d003      	beq.n	800f7b2 <TIM_OC1_SetConfig+0xbe>
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	4a18      	ldr	r2, [pc, #96]	; (800f810 <TIM_OC1_SetConfig+0x11c>)
 800f7ae:	4293      	cmp	r3, r2
 800f7b0:	d111      	bne.n	800f7d6 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800f7b2:	693b      	ldr	r3, [r7, #16]
 800f7b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f7b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800f7ba:	693b      	ldr	r3, [r7, #16]
 800f7bc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800f7c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800f7c2:	683b      	ldr	r3, [r7, #0]
 800f7c4:	695b      	ldr	r3, [r3, #20]
 800f7c6:	693a      	ldr	r2, [r7, #16]
 800f7c8:	4313      	orrs	r3, r2
 800f7ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800f7cc:	683b      	ldr	r3, [r7, #0]
 800f7ce:	699b      	ldr	r3, [r3, #24]
 800f7d0:	693a      	ldr	r2, [r7, #16]
 800f7d2:	4313      	orrs	r3, r2
 800f7d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f7d6:	687b      	ldr	r3, [r7, #4]
 800f7d8:	693a      	ldr	r2, [r7, #16]
 800f7da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f7dc:	687b      	ldr	r3, [r7, #4]
 800f7de:	68fa      	ldr	r2, [r7, #12]
 800f7e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800f7e2:	683b      	ldr	r3, [r7, #0]
 800f7e4:	685a      	ldr	r2, [r3, #4]
 800f7e6:	687b      	ldr	r3, [r7, #4]
 800f7e8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f7ea:	687b      	ldr	r3, [r7, #4]
 800f7ec:	697a      	ldr	r2, [r7, #20]
 800f7ee:	621a      	str	r2, [r3, #32]
}
 800f7f0:	bf00      	nop
 800f7f2:	371c      	adds	r7, #28
 800f7f4:	46bd      	mov	sp, r7
 800f7f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7fa:	4770      	bx	lr
 800f7fc:	fffeff8f 	.word	0xfffeff8f
 800f800:	40010000 	.word	0x40010000
 800f804:	40010400 	.word	0x40010400
 800f808:	40014000 	.word	0x40014000
 800f80c:	40014400 	.word	0x40014400
 800f810:	40014800 	.word	0x40014800

0800f814 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f814:	b480      	push	{r7}
 800f816:	b087      	sub	sp, #28
 800f818:	af00      	add	r7, sp, #0
 800f81a:	6078      	str	r0, [r7, #4]
 800f81c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f81e:	687b      	ldr	r3, [r7, #4]
 800f820:	6a1b      	ldr	r3, [r3, #32]
 800f822:	f023 0210 	bic.w	r2, r3, #16
 800f826:	687b      	ldr	r3, [r7, #4]
 800f828:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f82a:	687b      	ldr	r3, [r7, #4]
 800f82c:	6a1b      	ldr	r3, [r3, #32]
 800f82e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	685b      	ldr	r3, [r3, #4]
 800f834:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	699b      	ldr	r3, [r3, #24]
 800f83a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800f83c:	68fa      	ldr	r2, [r7, #12]
 800f83e:	4b34      	ldr	r3, [pc, #208]	; (800f910 <TIM_OC2_SetConfig+0xfc>)
 800f840:	4013      	ands	r3, r2
 800f842:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800f844:	68fb      	ldr	r3, [r7, #12]
 800f846:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f84a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f84c:	683b      	ldr	r3, [r7, #0]
 800f84e:	681b      	ldr	r3, [r3, #0]
 800f850:	021b      	lsls	r3, r3, #8
 800f852:	68fa      	ldr	r2, [r7, #12]
 800f854:	4313      	orrs	r3, r2
 800f856:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800f858:	697b      	ldr	r3, [r7, #20]
 800f85a:	f023 0320 	bic.w	r3, r3, #32
 800f85e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800f860:	683b      	ldr	r3, [r7, #0]
 800f862:	689b      	ldr	r3, [r3, #8]
 800f864:	011b      	lsls	r3, r3, #4
 800f866:	697a      	ldr	r2, [r7, #20]
 800f868:	4313      	orrs	r3, r2
 800f86a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	4a29      	ldr	r2, [pc, #164]	; (800f914 <TIM_OC2_SetConfig+0x100>)
 800f870:	4293      	cmp	r3, r2
 800f872:	d003      	beq.n	800f87c <TIM_OC2_SetConfig+0x68>
 800f874:	687b      	ldr	r3, [r7, #4]
 800f876:	4a28      	ldr	r2, [pc, #160]	; (800f918 <TIM_OC2_SetConfig+0x104>)
 800f878:	4293      	cmp	r3, r2
 800f87a:	d10d      	bne.n	800f898 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800f87c:	697b      	ldr	r3, [r7, #20]
 800f87e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f882:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800f884:	683b      	ldr	r3, [r7, #0]
 800f886:	68db      	ldr	r3, [r3, #12]
 800f888:	011b      	lsls	r3, r3, #4
 800f88a:	697a      	ldr	r2, [r7, #20]
 800f88c:	4313      	orrs	r3, r2
 800f88e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800f890:	697b      	ldr	r3, [r7, #20]
 800f892:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f896:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f898:	687b      	ldr	r3, [r7, #4]
 800f89a:	4a1e      	ldr	r2, [pc, #120]	; (800f914 <TIM_OC2_SetConfig+0x100>)
 800f89c:	4293      	cmp	r3, r2
 800f89e:	d00f      	beq.n	800f8c0 <TIM_OC2_SetConfig+0xac>
 800f8a0:	687b      	ldr	r3, [r7, #4]
 800f8a2:	4a1d      	ldr	r2, [pc, #116]	; (800f918 <TIM_OC2_SetConfig+0x104>)
 800f8a4:	4293      	cmp	r3, r2
 800f8a6:	d00b      	beq.n	800f8c0 <TIM_OC2_SetConfig+0xac>
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	4a1c      	ldr	r2, [pc, #112]	; (800f91c <TIM_OC2_SetConfig+0x108>)
 800f8ac:	4293      	cmp	r3, r2
 800f8ae:	d007      	beq.n	800f8c0 <TIM_OC2_SetConfig+0xac>
 800f8b0:	687b      	ldr	r3, [r7, #4]
 800f8b2:	4a1b      	ldr	r2, [pc, #108]	; (800f920 <TIM_OC2_SetConfig+0x10c>)
 800f8b4:	4293      	cmp	r3, r2
 800f8b6:	d003      	beq.n	800f8c0 <TIM_OC2_SetConfig+0xac>
 800f8b8:	687b      	ldr	r3, [r7, #4]
 800f8ba:	4a1a      	ldr	r2, [pc, #104]	; (800f924 <TIM_OC2_SetConfig+0x110>)
 800f8bc:	4293      	cmp	r3, r2
 800f8be:	d113      	bne.n	800f8e8 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800f8c0:	693b      	ldr	r3, [r7, #16]
 800f8c2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800f8c6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800f8c8:	693b      	ldr	r3, [r7, #16]
 800f8ca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800f8ce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800f8d0:	683b      	ldr	r3, [r7, #0]
 800f8d2:	695b      	ldr	r3, [r3, #20]
 800f8d4:	009b      	lsls	r3, r3, #2
 800f8d6:	693a      	ldr	r2, [r7, #16]
 800f8d8:	4313      	orrs	r3, r2
 800f8da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800f8dc:	683b      	ldr	r3, [r7, #0]
 800f8de:	699b      	ldr	r3, [r3, #24]
 800f8e0:	009b      	lsls	r3, r3, #2
 800f8e2:	693a      	ldr	r2, [r7, #16]
 800f8e4:	4313      	orrs	r3, r2
 800f8e6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f8e8:	687b      	ldr	r3, [r7, #4]
 800f8ea:	693a      	ldr	r2, [r7, #16]
 800f8ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f8ee:	687b      	ldr	r3, [r7, #4]
 800f8f0:	68fa      	ldr	r2, [r7, #12]
 800f8f2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800f8f4:	683b      	ldr	r3, [r7, #0]
 800f8f6:	685a      	ldr	r2, [r3, #4]
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f8fc:	687b      	ldr	r3, [r7, #4]
 800f8fe:	697a      	ldr	r2, [r7, #20]
 800f900:	621a      	str	r2, [r3, #32]
}
 800f902:	bf00      	nop
 800f904:	371c      	adds	r7, #28
 800f906:	46bd      	mov	sp, r7
 800f908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f90c:	4770      	bx	lr
 800f90e:	bf00      	nop
 800f910:	feff8fff 	.word	0xfeff8fff
 800f914:	40010000 	.word	0x40010000
 800f918:	40010400 	.word	0x40010400
 800f91c:	40014000 	.word	0x40014000
 800f920:	40014400 	.word	0x40014400
 800f924:	40014800 	.word	0x40014800

0800f928 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f928:	b480      	push	{r7}
 800f92a:	b087      	sub	sp, #28
 800f92c:	af00      	add	r7, sp, #0
 800f92e:	6078      	str	r0, [r7, #4]
 800f930:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f932:	687b      	ldr	r3, [r7, #4]
 800f934:	6a1b      	ldr	r3, [r3, #32]
 800f936:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f93e:	687b      	ldr	r3, [r7, #4]
 800f940:	6a1b      	ldr	r3, [r3, #32]
 800f942:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f944:	687b      	ldr	r3, [r7, #4]
 800f946:	685b      	ldr	r3, [r3, #4]
 800f948:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f94a:	687b      	ldr	r3, [r7, #4]
 800f94c:	69db      	ldr	r3, [r3, #28]
 800f94e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800f950:	68fb      	ldr	r3, [r7, #12]
 800f952:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f956:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800f958:	68fb      	ldr	r3, [r7, #12]
 800f95a:	f023 0303 	bic.w	r3, r3, #3
 800f95e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f960:	683b      	ldr	r3, [r7, #0]
 800f962:	681b      	ldr	r3, [r3, #0]
 800f964:	68fa      	ldr	r2, [r7, #12]
 800f966:	4313      	orrs	r3, r2
 800f968:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800f96a:	697b      	ldr	r3, [r7, #20]
 800f96c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800f970:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800f972:	683b      	ldr	r3, [r7, #0]
 800f974:	689b      	ldr	r3, [r3, #8]
 800f976:	021b      	lsls	r3, r3, #8
 800f978:	697a      	ldr	r2, [r7, #20]
 800f97a:	4313      	orrs	r3, r2
 800f97c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800f97e:	687b      	ldr	r3, [r7, #4]
 800f980:	4a27      	ldr	r2, [pc, #156]	; (800fa20 <TIM_OC3_SetConfig+0xf8>)
 800f982:	4293      	cmp	r3, r2
 800f984:	d003      	beq.n	800f98e <TIM_OC3_SetConfig+0x66>
 800f986:	687b      	ldr	r3, [r7, #4]
 800f988:	4a26      	ldr	r2, [pc, #152]	; (800fa24 <TIM_OC3_SetConfig+0xfc>)
 800f98a:	4293      	cmp	r3, r2
 800f98c:	d10d      	bne.n	800f9aa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800f98e:	697b      	ldr	r3, [r7, #20]
 800f990:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800f994:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800f996:	683b      	ldr	r3, [r7, #0]
 800f998:	68db      	ldr	r3, [r3, #12]
 800f99a:	021b      	lsls	r3, r3, #8
 800f99c:	697a      	ldr	r2, [r7, #20]
 800f99e:	4313      	orrs	r3, r2
 800f9a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800f9a2:	697b      	ldr	r3, [r7, #20]
 800f9a4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800f9a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f9aa:	687b      	ldr	r3, [r7, #4]
 800f9ac:	4a1c      	ldr	r2, [pc, #112]	; (800fa20 <TIM_OC3_SetConfig+0xf8>)
 800f9ae:	4293      	cmp	r3, r2
 800f9b0:	d00f      	beq.n	800f9d2 <TIM_OC3_SetConfig+0xaa>
 800f9b2:	687b      	ldr	r3, [r7, #4]
 800f9b4:	4a1b      	ldr	r2, [pc, #108]	; (800fa24 <TIM_OC3_SetConfig+0xfc>)
 800f9b6:	4293      	cmp	r3, r2
 800f9b8:	d00b      	beq.n	800f9d2 <TIM_OC3_SetConfig+0xaa>
 800f9ba:	687b      	ldr	r3, [r7, #4]
 800f9bc:	4a1a      	ldr	r2, [pc, #104]	; (800fa28 <TIM_OC3_SetConfig+0x100>)
 800f9be:	4293      	cmp	r3, r2
 800f9c0:	d007      	beq.n	800f9d2 <TIM_OC3_SetConfig+0xaa>
 800f9c2:	687b      	ldr	r3, [r7, #4]
 800f9c4:	4a19      	ldr	r2, [pc, #100]	; (800fa2c <TIM_OC3_SetConfig+0x104>)
 800f9c6:	4293      	cmp	r3, r2
 800f9c8:	d003      	beq.n	800f9d2 <TIM_OC3_SetConfig+0xaa>
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	4a18      	ldr	r2, [pc, #96]	; (800fa30 <TIM_OC3_SetConfig+0x108>)
 800f9ce:	4293      	cmp	r3, r2
 800f9d0:	d113      	bne.n	800f9fa <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800f9d2:	693b      	ldr	r3, [r7, #16]
 800f9d4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f9d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800f9da:	693b      	ldr	r3, [r7, #16]
 800f9dc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800f9e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800f9e2:	683b      	ldr	r3, [r7, #0]
 800f9e4:	695b      	ldr	r3, [r3, #20]
 800f9e6:	011b      	lsls	r3, r3, #4
 800f9e8:	693a      	ldr	r2, [r7, #16]
 800f9ea:	4313      	orrs	r3, r2
 800f9ec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800f9ee:	683b      	ldr	r3, [r7, #0]
 800f9f0:	699b      	ldr	r3, [r3, #24]
 800f9f2:	011b      	lsls	r3, r3, #4
 800f9f4:	693a      	ldr	r2, [r7, #16]
 800f9f6:	4313      	orrs	r3, r2
 800f9f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	693a      	ldr	r2, [r7, #16]
 800f9fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800fa00:	687b      	ldr	r3, [r7, #4]
 800fa02:	68fa      	ldr	r2, [r7, #12]
 800fa04:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800fa06:	683b      	ldr	r3, [r7, #0]
 800fa08:	685a      	ldr	r2, [r3, #4]
 800fa0a:	687b      	ldr	r3, [r7, #4]
 800fa0c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fa0e:	687b      	ldr	r3, [r7, #4]
 800fa10:	697a      	ldr	r2, [r7, #20]
 800fa12:	621a      	str	r2, [r3, #32]
}
 800fa14:	bf00      	nop
 800fa16:	371c      	adds	r7, #28
 800fa18:	46bd      	mov	sp, r7
 800fa1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa1e:	4770      	bx	lr
 800fa20:	40010000 	.word	0x40010000
 800fa24:	40010400 	.word	0x40010400
 800fa28:	40014000 	.word	0x40014000
 800fa2c:	40014400 	.word	0x40014400
 800fa30:	40014800 	.word	0x40014800

0800fa34 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800fa34:	b480      	push	{r7}
 800fa36:	b087      	sub	sp, #28
 800fa38:	af00      	add	r7, sp, #0
 800fa3a:	6078      	str	r0, [r7, #4]
 800fa3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800fa3e:	687b      	ldr	r3, [r7, #4]
 800fa40:	6a1b      	ldr	r3, [r3, #32]
 800fa42:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800fa46:	687b      	ldr	r3, [r7, #4]
 800fa48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fa4a:	687b      	ldr	r3, [r7, #4]
 800fa4c:	6a1b      	ldr	r3, [r3, #32]
 800fa4e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fa50:	687b      	ldr	r3, [r7, #4]
 800fa52:	685b      	ldr	r3, [r3, #4]
 800fa54:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	69db      	ldr	r3, [r3, #28]
 800fa5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800fa5c:	68fb      	ldr	r3, [r7, #12]
 800fa5e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800fa62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800fa64:	68fb      	ldr	r3, [r7, #12]
 800fa66:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800fa6a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800fa6c:	683b      	ldr	r3, [r7, #0]
 800fa6e:	681b      	ldr	r3, [r3, #0]
 800fa70:	021b      	lsls	r3, r3, #8
 800fa72:	68fa      	ldr	r2, [r7, #12]
 800fa74:	4313      	orrs	r3, r2
 800fa76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800fa78:	693b      	ldr	r3, [r7, #16]
 800fa7a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800fa7e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800fa80:	683b      	ldr	r3, [r7, #0]
 800fa82:	689b      	ldr	r3, [r3, #8]
 800fa84:	031b      	lsls	r3, r3, #12
 800fa86:	693a      	ldr	r2, [r7, #16]
 800fa88:	4313      	orrs	r3, r2
 800fa8a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fa8c:	687b      	ldr	r3, [r7, #4]
 800fa8e:	4a18      	ldr	r2, [pc, #96]	; (800faf0 <TIM_OC4_SetConfig+0xbc>)
 800fa90:	4293      	cmp	r3, r2
 800fa92:	d00f      	beq.n	800fab4 <TIM_OC4_SetConfig+0x80>
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	4a17      	ldr	r2, [pc, #92]	; (800faf4 <TIM_OC4_SetConfig+0xc0>)
 800fa98:	4293      	cmp	r3, r2
 800fa9a:	d00b      	beq.n	800fab4 <TIM_OC4_SetConfig+0x80>
 800fa9c:	687b      	ldr	r3, [r7, #4]
 800fa9e:	4a16      	ldr	r2, [pc, #88]	; (800faf8 <TIM_OC4_SetConfig+0xc4>)
 800faa0:	4293      	cmp	r3, r2
 800faa2:	d007      	beq.n	800fab4 <TIM_OC4_SetConfig+0x80>
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	4a15      	ldr	r2, [pc, #84]	; (800fafc <TIM_OC4_SetConfig+0xc8>)
 800faa8:	4293      	cmp	r3, r2
 800faaa:	d003      	beq.n	800fab4 <TIM_OC4_SetConfig+0x80>
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	4a14      	ldr	r2, [pc, #80]	; (800fb00 <TIM_OC4_SetConfig+0xcc>)
 800fab0:	4293      	cmp	r3, r2
 800fab2:	d109      	bne.n	800fac8 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800fab4:	697b      	ldr	r3, [r7, #20]
 800fab6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800faba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800fabc:	683b      	ldr	r3, [r7, #0]
 800fabe:	695b      	ldr	r3, [r3, #20]
 800fac0:	019b      	lsls	r3, r3, #6
 800fac2:	697a      	ldr	r2, [r7, #20]
 800fac4:	4313      	orrs	r3, r2
 800fac6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	697a      	ldr	r2, [r7, #20]
 800facc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800face:	687b      	ldr	r3, [r7, #4]
 800fad0:	68fa      	ldr	r2, [r7, #12]
 800fad2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800fad4:	683b      	ldr	r3, [r7, #0]
 800fad6:	685a      	ldr	r2, [r3, #4]
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fadc:	687b      	ldr	r3, [r7, #4]
 800fade:	693a      	ldr	r2, [r7, #16]
 800fae0:	621a      	str	r2, [r3, #32]
}
 800fae2:	bf00      	nop
 800fae4:	371c      	adds	r7, #28
 800fae6:	46bd      	mov	sp, r7
 800fae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faec:	4770      	bx	lr
 800faee:	bf00      	nop
 800faf0:	40010000 	.word	0x40010000
 800faf4:	40010400 	.word	0x40010400
 800faf8:	40014000 	.word	0x40014000
 800fafc:	40014400 	.word	0x40014400
 800fb00:	40014800 	.word	0x40014800

0800fb04 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800fb04:	b480      	push	{r7}
 800fb06:	b087      	sub	sp, #28
 800fb08:	af00      	add	r7, sp, #0
 800fb0a:	6078      	str	r0, [r7, #4]
 800fb0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800fb0e:	687b      	ldr	r3, [r7, #4]
 800fb10:	6a1b      	ldr	r3, [r3, #32]
 800fb12:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800fb16:	687b      	ldr	r3, [r7, #4]
 800fb18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fb1a:	687b      	ldr	r3, [r7, #4]
 800fb1c:	6a1b      	ldr	r3, [r3, #32]
 800fb1e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fb20:	687b      	ldr	r3, [r7, #4]
 800fb22:	685b      	ldr	r3, [r3, #4]
 800fb24:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fb2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800fb2c:	68fb      	ldr	r3, [r7, #12]
 800fb2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fb32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800fb34:	683b      	ldr	r3, [r7, #0]
 800fb36:	681b      	ldr	r3, [r3, #0]
 800fb38:	68fa      	ldr	r2, [r7, #12]
 800fb3a:	4313      	orrs	r3, r2
 800fb3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800fb3e:	693b      	ldr	r3, [r7, #16]
 800fb40:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800fb44:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800fb46:	683b      	ldr	r3, [r7, #0]
 800fb48:	689b      	ldr	r3, [r3, #8]
 800fb4a:	041b      	lsls	r3, r3, #16
 800fb4c:	693a      	ldr	r2, [r7, #16]
 800fb4e:	4313      	orrs	r3, r2
 800fb50:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fb52:	687b      	ldr	r3, [r7, #4]
 800fb54:	4a17      	ldr	r2, [pc, #92]	; (800fbb4 <TIM_OC5_SetConfig+0xb0>)
 800fb56:	4293      	cmp	r3, r2
 800fb58:	d00f      	beq.n	800fb7a <TIM_OC5_SetConfig+0x76>
 800fb5a:	687b      	ldr	r3, [r7, #4]
 800fb5c:	4a16      	ldr	r2, [pc, #88]	; (800fbb8 <TIM_OC5_SetConfig+0xb4>)
 800fb5e:	4293      	cmp	r3, r2
 800fb60:	d00b      	beq.n	800fb7a <TIM_OC5_SetConfig+0x76>
 800fb62:	687b      	ldr	r3, [r7, #4]
 800fb64:	4a15      	ldr	r2, [pc, #84]	; (800fbbc <TIM_OC5_SetConfig+0xb8>)
 800fb66:	4293      	cmp	r3, r2
 800fb68:	d007      	beq.n	800fb7a <TIM_OC5_SetConfig+0x76>
 800fb6a:	687b      	ldr	r3, [r7, #4]
 800fb6c:	4a14      	ldr	r2, [pc, #80]	; (800fbc0 <TIM_OC5_SetConfig+0xbc>)
 800fb6e:	4293      	cmp	r3, r2
 800fb70:	d003      	beq.n	800fb7a <TIM_OC5_SetConfig+0x76>
 800fb72:	687b      	ldr	r3, [r7, #4]
 800fb74:	4a13      	ldr	r2, [pc, #76]	; (800fbc4 <TIM_OC5_SetConfig+0xc0>)
 800fb76:	4293      	cmp	r3, r2
 800fb78:	d109      	bne.n	800fb8e <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800fb7a:	697b      	ldr	r3, [r7, #20]
 800fb7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800fb80:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800fb82:	683b      	ldr	r3, [r7, #0]
 800fb84:	695b      	ldr	r3, [r3, #20]
 800fb86:	021b      	lsls	r3, r3, #8
 800fb88:	697a      	ldr	r2, [r7, #20]
 800fb8a:	4313      	orrs	r3, r2
 800fb8c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fb8e:	687b      	ldr	r3, [r7, #4]
 800fb90:	697a      	ldr	r2, [r7, #20]
 800fb92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800fb94:	687b      	ldr	r3, [r7, #4]
 800fb96:	68fa      	ldr	r2, [r7, #12]
 800fb98:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800fb9a:	683b      	ldr	r3, [r7, #0]
 800fb9c:	685a      	ldr	r2, [r3, #4]
 800fb9e:	687b      	ldr	r3, [r7, #4]
 800fba0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fba2:	687b      	ldr	r3, [r7, #4]
 800fba4:	693a      	ldr	r2, [r7, #16]
 800fba6:	621a      	str	r2, [r3, #32]
}
 800fba8:	bf00      	nop
 800fbaa:	371c      	adds	r7, #28
 800fbac:	46bd      	mov	sp, r7
 800fbae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbb2:	4770      	bx	lr
 800fbb4:	40010000 	.word	0x40010000
 800fbb8:	40010400 	.word	0x40010400
 800fbbc:	40014000 	.word	0x40014000
 800fbc0:	40014400 	.word	0x40014400
 800fbc4:	40014800 	.word	0x40014800

0800fbc8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800fbc8:	b480      	push	{r7}
 800fbca:	b087      	sub	sp, #28
 800fbcc:	af00      	add	r7, sp, #0
 800fbce:	6078      	str	r0, [r7, #4]
 800fbd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800fbd2:	687b      	ldr	r3, [r7, #4]
 800fbd4:	6a1b      	ldr	r3, [r3, #32]
 800fbd6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800fbda:	687b      	ldr	r3, [r7, #4]
 800fbdc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fbde:	687b      	ldr	r3, [r7, #4]
 800fbe0:	6a1b      	ldr	r3, [r3, #32]
 800fbe2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fbe4:	687b      	ldr	r3, [r7, #4]
 800fbe6:	685b      	ldr	r3, [r3, #4]
 800fbe8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800fbea:	687b      	ldr	r3, [r7, #4]
 800fbec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fbee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800fbf0:	68fb      	ldr	r3, [r7, #12]
 800fbf2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800fbf6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800fbf8:	683b      	ldr	r3, [r7, #0]
 800fbfa:	681b      	ldr	r3, [r3, #0]
 800fbfc:	021b      	lsls	r3, r3, #8
 800fbfe:	68fa      	ldr	r2, [r7, #12]
 800fc00:	4313      	orrs	r3, r2
 800fc02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800fc04:	693b      	ldr	r3, [r7, #16]
 800fc06:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800fc0a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800fc0c:	683b      	ldr	r3, [r7, #0]
 800fc0e:	689b      	ldr	r3, [r3, #8]
 800fc10:	051b      	lsls	r3, r3, #20
 800fc12:	693a      	ldr	r2, [r7, #16]
 800fc14:	4313      	orrs	r3, r2
 800fc16:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fc18:	687b      	ldr	r3, [r7, #4]
 800fc1a:	4a18      	ldr	r2, [pc, #96]	; (800fc7c <TIM_OC6_SetConfig+0xb4>)
 800fc1c:	4293      	cmp	r3, r2
 800fc1e:	d00f      	beq.n	800fc40 <TIM_OC6_SetConfig+0x78>
 800fc20:	687b      	ldr	r3, [r7, #4]
 800fc22:	4a17      	ldr	r2, [pc, #92]	; (800fc80 <TIM_OC6_SetConfig+0xb8>)
 800fc24:	4293      	cmp	r3, r2
 800fc26:	d00b      	beq.n	800fc40 <TIM_OC6_SetConfig+0x78>
 800fc28:	687b      	ldr	r3, [r7, #4]
 800fc2a:	4a16      	ldr	r2, [pc, #88]	; (800fc84 <TIM_OC6_SetConfig+0xbc>)
 800fc2c:	4293      	cmp	r3, r2
 800fc2e:	d007      	beq.n	800fc40 <TIM_OC6_SetConfig+0x78>
 800fc30:	687b      	ldr	r3, [r7, #4]
 800fc32:	4a15      	ldr	r2, [pc, #84]	; (800fc88 <TIM_OC6_SetConfig+0xc0>)
 800fc34:	4293      	cmp	r3, r2
 800fc36:	d003      	beq.n	800fc40 <TIM_OC6_SetConfig+0x78>
 800fc38:	687b      	ldr	r3, [r7, #4]
 800fc3a:	4a14      	ldr	r2, [pc, #80]	; (800fc8c <TIM_OC6_SetConfig+0xc4>)
 800fc3c:	4293      	cmp	r3, r2
 800fc3e:	d109      	bne.n	800fc54 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800fc40:	697b      	ldr	r3, [r7, #20]
 800fc42:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800fc46:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800fc48:	683b      	ldr	r3, [r7, #0]
 800fc4a:	695b      	ldr	r3, [r3, #20]
 800fc4c:	029b      	lsls	r3, r3, #10
 800fc4e:	697a      	ldr	r2, [r7, #20]
 800fc50:	4313      	orrs	r3, r2
 800fc52:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fc54:	687b      	ldr	r3, [r7, #4]
 800fc56:	697a      	ldr	r2, [r7, #20]
 800fc58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800fc5a:	687b      	ldr	r3, [r7, #4]
 800fc5c:	68fa      	ldr	r2, [r7, #12]
 800fc5e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800fc60:	683b      	ldr	r3, [r7, #0]
 800fc62:	685a      	ldr	r2, [r3, #4]
 800fc64:	687b      	ldr	r3, [r7, #4]
 800fc66:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fc68:	687b      	ldr	r3, [r7, #4]
 800fc6a:	693a      	ldr	r2, [r7, #16]
 800fc6c:	621a      	str	r2, [r3, #32]
}
 800fc6e:	bf00      	nop
 800fc70:	371c      	adds	r7, #28
 800fc72:	46bd      	mov	sp, r7
 800fc74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc78:	4770      	bx	lr
 800fc7a:	bf00      	nop
 800fc7c:	40010000 	.word	0x40010000
 800fc80:	40010400 	.word	0x40010400
 800fc84:	40014000 	.word	0x40014000
 800fc88:	40014400 	.word	0x40014400
 800fc8c:	40014800 	.word	0x40014800

0800fc90 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800fc90:	b480      	push	{r7}
 800fc92:	b087      	sub	sp, #28
 800fc94:	af00      	add	r7, sp, #0
 800fc96:	60f8      	str	r0, [r7, #12]
 800fc98:	60b9      	str	r1, [r7, #8]
 800fc9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800fc9c:	68fb      	ldr	r3, [r7, #12]
 800fc9e:	6a1b      	ldr	r3, [r3, #32]
 800fca0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800fca2:	68fb      	ldr	r3, [r7, #12]
 800fca4:	6a1b      	ldr	r3, [r3, #32]
 800fca6:	f023 0201 	bic.w	r2, r3, #1
 800fcaa:	68fb      	ldr	r3, [r7, #12]
 800fcac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800fcae:	68fb      	ldr	r3, [r7, #12]
 800fcb0:	699b      	ldr	r3, [r3, #24]
 800fcb2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800fcb4:	693b      	ldr	r3, [r7, #16]
 800fcb6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800fcba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800fcbc:	687b      	ldr	r3, [r7, #4]
 800fcbe:	011b      	lsls	r3, r3, #4
 800fcc0:	693a      	ldr	r2, [r7, #16]
 800fcc2:	4313      	orrs	r3, r2
 800fcc4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800fcc6:	697b      	ldr	r3, [r7, #20]
 800fcc8:	f023 030a 	bic.w	r3, r3, #10
 800fccc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800fcce:	697a      	ldr	r2, [r7, #20]
 800fcd0:	68bb      	ldr	r3, [r7, #8]
 800fcd2:	4313      	orrs	r3, r2
 800fcd4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800fcd6:	68fb      	ldr	r3, [r7, #12]
 800fcd8:	693a      	ldr	r2, [r7, #16]
 800fcda:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800fcdc:	68fb      	ldr	r3, [r7, #12]
 800fcde:	697a      	ldr	r2, [r7, #20]
 800fce0:	621a      	str	r2, [r3, #32]
}
 800fce2:	bf00      	nop
 800fce4:	371c      	adds	r7, #28
 800fce6:	46bd      	mov	sp, r7
 800fce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcec:	4770      	bx	lr

0800fcee <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800fcee:	b480      	push	{r7}
 800fcf0:	b087      	sub	sp, #28
 800fcf2:	af00      	add	r7, sp, #0
 800fcf4:	60f8      	str	r0, [r7, #12]
 800fcf6:	60b9      	str	r1, [r7, #8]
 800fcf8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800fcfa:	68fb      	ldr	r3, [r7, #12]
 800fcfc:	6a1b      	ldr	r3, [r3, #32]
 800fcfe:	f023 0210 	bic.w	r2, r3, #16
 800fd02:	68fb      	ldr	r3, [r7, #12]
 800fd04:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800fd06:	68fb      	ldr	r3, [r7, #12]
 800fd08:	699b      	ldr	r3, [r3, #24]
 800fd0a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800fd0c:	68fb      	ldr	r3, [r7, #12]
 800fd0e:	6a1b      	ldr	r3, [r3, #32]
 800fd10:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800fd12:	697b      	ldr	r3, [r7, #20]
 800fd14:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800fd18:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800fd1a:	687b      	ldr	r3, [r7, #4]
 800fd1c:	031b      	lsls	r3, r3, #12
 800fd1e:	697a      	ldr	r2, [r7, #20]
 800fd20:	4313      	orrs	r3, r2
 800fd22:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800fd24:	693b      	ldr	r3, [r7, #16]
 800fd26:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800fd2a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800fd2c:	68bb      	ldr	r3, [r7, #8]
 800fd2e:	011b      	lsls	r3, r3, #4
 800fd30:	693a      	ldr	r2, [r7, #16]
 800fd32:	4313      	orrs	r3, r2
 800fd34:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800fd36:	68fb      	ldr	r3, [r7, #12]
 800fd38:	697a      	ldr	r2, [r7, #20]
 800fd3a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800fd3c:	68fb      	ldr	r3, [r7, #12]
 800fd3e:	693a      	ldr	r2, [r7, #16]
 800fd40:	621a      	str	r2, [r3, #32]
}
 800fd42:	bf00      	nop
 800fd44:	371c      	adds	r7, #28
 800fd46:	46bd      	mov	sp, r7
 800fd48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd4c:	4770      	bx	lr
	...

0800fd50 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800fd50:	b480      	push	{r7}
 800fd52:	b085      	sub	sp, #20
 800fd54:	af00      	add	r7, sp, #0
 800fd56:	6078      	str	r0, [r7, #4]
 800fd58:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800fd5a:	687b      	ldr	r3, [r7, #4]
 800fd5c:	689b      	ldr	r3, [r3, #8]
 800fd5e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800fd60:	68fa      	ldr	r2, [r7, #12]
 800fd62:	4b09      	ldr	r3, [pc, #36]	; (800fd88 <TIM_ITRx_SetConfig+0x38>)
 800fd64:	4013      	ands	r3, r2
 800fd66:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800fd68:	683a      	ldr	r2, [r7, #0]
 800fd6a:	68fb      	ldr	r3, [r7, #12]
 800fd6c:	4313      	orrs	r3, r2
 800fd6e:	f043 0307 	orr.w	r3, r3, #7
 800fd72:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800fd74:	687b      	ldr	r3, [r7, #4]
 800fd76:	68fa      	ldr	r2, [r7, #12]
 800fd78:	609a      	str	r2, [r3, #8]
}
 800fd7a:	bf00      	nop
 800fd7c:	3714      	adds	r7, #20
 800fd7e:	46bd      	mov	sp, r7
 800fd80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd84:	4770      	bx	lr
 800fd86:	bf00      	nop
 800fd88:	ffcfff8f 	.word	0xffcfff8f

0800fd8c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800fd8c:	b480      	push	{r7}
 800fd8e:	b087      	sub	sp, #28
 800fd90:	af00      	add	r7, sp, #0
 800fd92:	60f8      	str	r0, [r7, #12]
 800fd94:	60b9      	str	r1, [r7, #8]
 800fd96:	607a      	str	r2, [r7, #4]
 800fd98:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800fd9a:	68fb      	ldr	r3, [r7, #12]
 800fd9c:	689b      	ldr	r3, [r3, #8]
 800fd9e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800fda0:	697b      	ldr	r3, [r7, #20]
 800fda2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800fda6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800fda8:	683b      	ldr	r3, [r7, #0]
 800fdaa:	021a      	lsls	r2, r3, #8
 800fdac:	687b      	ldr	r3, [r7, #4]
 800fdae:	431a      	orrs	r2, r3
 800fdb0:	68bb      	ldr	r3, [r7, #8]
 800fdb2:	4313      	orrs	r3, r2
 800fdb4:	697a      	ldr	r2, [r7, #20]
 800fdb6:	4313      	orrs	r3, r2
 800fdb8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800fdba:	68fb      	ldr	r3, [r7, #12]
 800fdbc:	697a      	ldr	r2, [r7, #20]
 800fdbe:	609a      	str	r2, [r3, #8]
}
 800fdc0:	bf00      	nop
 800fdc2:	371c      	adds	r7, #28
 800fdc4:	46bd      	mov	sp, r7
 800fdc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdca:	4770      	bx	lr

0800fdcc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800fdcc:	b480      	push	{r7}
 800fdce:	b087      	sub	sp, #28
 800fdd0:	af00      	add	r7, sp, #0
 800fdd2:	60f8      	str	r0, [r7, #12]
 800fdd4:	60b9      	str	r1, [r7, #8]
 800fdd6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800fdd8:	68bb      	ldr	r3, [r7, #8]
 800fdda:	f003 031f 	and.w	r3, r3, #31
 800fdde:	2201      	movs	r2, #1
 800fde0:	fa02 f303 	lsl.w	r3, r2, r3
 800fde4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800fde6:	68fb      	ldr	r3, [r7, #12]
 800fde8:	6a1a      	ldr	r2, [r3, #32]
 800fdea:	697b      	ldr	r3, [r7, #20]
 800fdec:	43db      	mvns	r3, r3
 800fdee:	401a      	ands	r2, r3
 800fdf0:	68fb      	ldr	r3, [r7, #12]
 800fdf2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800fdf4:	68fb      	ldr	r3, [r7, #12]
 800fdf6:	6a1a      	ldr	r2, [r3, #32]
 800fdf8:	68bb      	ldr	r3, [r7, #8]
 800fdfa:	f003 031f 	and.w	r3, r3, #31
 800fdfe:	6879      	ldr	r1, [r7, #4]
 800fe00:	fa01 f303 	lsl.w	r3, r1, r3
 800fe04:	431a      	orrs	r2, r3
 800fe06:	68fb      	ldr	r3, [r7, #12]
 800fe08:	621a      	str	r2, [r3, #32]
}
 800fe0a:	bf00      	nop
 800fe0c:	371c      	adds	r7, #28
 800fe0e:	46bd      	mov	sp, r7
 800fe10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe14:	4770      	bx	lr
	...

0800fe18 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800fe18:	b480      	push	{r7}
 800fe1a:	b085      	sub	sp, #20
 800fe1c:	af00      	add	r7, sp, #0
 800fe1e:	6078      	str	r0, [r7, #4]
 800fe20:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800fe22:	687b      	ldr	r3, [r7, #4]
 800fe24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800fe28:	2b01      	cmp	r3, #1
 800fe2a:	d101      	bne.n	800fe30 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800fe2c:	2302      	movs	r3, #2
 800fe2e:	e068      	b.n	800ff02 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800fe30:	687b      	ldr	r3, [r7, #4]
 800fe32:	2201      	movs	r2, #1
 800fe34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fe38:	687b      	ldr	r3, [r7, #4]
 800fe3a:	2202      	movs	r2, #2
 800fe3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800fe40:	687b      	ldr	r3, [r7, #4]
 800fe42:	681b      	ldr	r3, [r3, #0]
 800fe44:	685b      	ldr	r3, [r3, #4]
 800fe46:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800fe48:	687b      	ldr	r3, [r7, #4]
 800fe4a:	681b      	ldr	r3, [r3, #0]
 800fe4c:	689b      	ldr	r3, [r3, #8]
 800fe4e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800fe50:	687b      	ldr	r3, [r7, #4]
 800fe52:	681b      	ldr	r3, [r3, #0]
 800fe54:	4a2e      	ldr	r2, [pc, #184]	; (800ff10 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800fe56:	4293      	cmp	r3, r2
 800fe58:	d004      	beq.n	800fe64 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800fe5a:	687b      	ldr	r3, [r7, #4]
 800fe5c:	681b      	ldr	r3, [r3, #0]
 800fe5e:	4a2d      	ldr	r2, [pc, #180]	; (800ff14 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800fe60:	4293      	cmp	r3, r2
 800fe62:	d108      	bne.n	800fe76 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800fe64:	68fb      	ldr	r3, [r7, #12]
 800fe66:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800fe6a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800fe6c:	683b      	ldr	r3, [r7, #0]
 800fe6e:	685b      	ldr	r3, [r3, #4]
 800fe70:	68fa      	ldr	r2, [r7, #12]
 800fe72:	4313      	orrs	r3, r2
 800fe74:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800fe76:	68fb      	ldr	r3, [r7, #12]
 800fe78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fe7c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800fe7e:	683b      	ldr	r3, [r7, #0]
 800fe80:	681b      	ldr	r3, [r3, #0]
 800fe82:	68fa      	ldr	r2, [r7, #12]
 800fe84:	4313      	orrs	r3, r2
 800fe86:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	681b      	ldr	r3, [r3, #0]
 800fe8c:	68fa      	ldr	r2, [r7, #12]
 800fe8e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800fe90:	687b      	ldr	r3, [r7, #4]
 800fe92:	681b      	ldr	r3, [r3, #0]
 800fe94:	4a1e      	ldr	r2, [pc, #120]	; (800ff10 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800fe96:	4293      	cmp	r3, r2
 800fe98:	d01d      	beq.n	800fed6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800fe9a:	687b      	ldr	r3, [r7, #4]
 800fe9c:	681b      	ldr	r3, [r3, #0]
 800fe9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fea2:	d018      	beq.n	800fed6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800fea4:	687b      	ldr	r3, [r7, #4]
 800fea6:	681b      	ldr	r3, [r3, #0]
 800fea8:	4a1b      	ldr	r2, [pc, #108]	; (800ff18 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800feaa:	4293      	cmp	r3, r2
 800feac:	d013      	beq.n	800fed6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800feae:	687b      	ldr	r3, [r7, #4]
 800feb0:	681b      	ldr	r3, [r3, #0]
 800feb2:	4a1a      	ldr	r2, [pc, #104]	; (800ff1c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800feb4:	4293      	cmp	r3, r2
 800feb6:	d00e      	beq.n	800fed6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	681b      	ldr	r3, [r3, #0]
 800febc:	4a18      	ldr	r2, [pc, #96]	; (800ff20 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800febe:	4293      	cmp	r3, r2
 800fec0:	d009      	beq.n	800fed6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800fec2:	687b      	ldr	r3, [r7, #4]
 800fec4:	681b      	ldr	r3, [r3, #0]
 800fec6:	4a13      	ldr	r2, [pc, #76]	; (800ff14 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800fec8:	4293      	cmp	r3, r2
 800feca:	d004      	beq.n	800fed6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800fecc:	687b      	ldr	r3, [r7, #4]
 800fece:	681b      	ldr	r3, [r3, #0]
 800fed0:	4a14      	ldr	r2, [pc, #80]	; (800ff24 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800fed2:	4293      	cmp	r3, r2
 800fed4:	d10c      	bne.n	800fef0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800fed6:	68bb      	ldr	r3, [r7, #8]
 800fed8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fedc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800fede:	683b      	ldr	r3, [r7, #0]
 800fee0:	689b      	ldr	r3, [r3, #8]
 800fee2:	68ba      	ldr	r2, [r7, #8]
 800fee4:	4313      	orrs	r3, r2
 800fee6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800fee8:	687b      	ldr	r3, [r7, #4]
 800feea:	681b      	ldr	r3, [r3, #0]
 800feec:	68ba      	ldr	r2, [r7, #8]
 800feee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800fef0:	687b      	ldr	r3, [r7, #4]
 800fef2:	2201      	movs	r2, #1
 800fef4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800fef8:	687b      	ldr	r3, [r7, #4]
 800fefa:	2200      	movs	r2, #0
 800fefc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ff00:	2300      	movs	r3, #0
}
 800ff02:	4618      	mov	r0, r3
 800ff04:	3714      	adds	r7, #20
 800ff06:	46bd      	mov	sp, r7
 800ff08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff0c:	4770      	bx	lr
 800ff0e:	bf00      	nop
 800ff10:	40010000 	.word	0x40010000
 800ff14:	40010400 	.word	0x40010400
 800ff18:	40000400 	.word	0x40000400
 800ff1c:	40000800 	.word	0x40000800
 800ff20:	40000c00 	.word	0x40000c00
 800ff24:	40001800 	.word	0x40001800

0800ff28 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ff28:	b480      	push	{r7}
 800ff2a:	b083      	sub	sp, #12
 800ff2c:	af00      	add	r7, sp, #0
 800ff2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ff30:	bf00      	nop
 800ff32:	370c      	adds	r7, #12
 800ff34:	46bd      	mov	sp, r7
 800ff36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff3a:	4770      	bx	lr

0800ff3c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ff3c:	b480      	push	{r7}
 800ff3e:	b083      	sub	sp, #12
 800ff40:	af00      	add	r7, sp, #0
 800ff42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ff44:	bf00      	nop
 800ff46:	370c      	adds	r7, #12
 800ff48:	46bd      	mov	sp, r7
 800ff4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff4e:	4770      	bx	lr

0800ff50 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ff50:	b480      	push	{r7}
 800ff52:	b083      	sub	sp, #12
 800ff54:	af00      	add	r7, sp, #0
 800ff56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ff58:	bf00      	nop
 800ff5a:	370c      	adds	r7, #12
 800ff5c:	46bd      	mov	sp, r7
 800ff5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff62:	4770      	bx	lr

0800ff64 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ff64:	b580      	push	{r7, lr}
 800ff66:	b082      	sub	sp, #8
 800ff68:	af00      	add	r7, sp, #0
 800ff6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ff6c:	687b      	ldr	r3, [r7, #4]
 800ff6e:	2b00      	cmp	r3, #0
 800ff70:	d101      	bne.n	800ff76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ff72:	2301      	movs	r3, #1
 800ff74:	e042      	b.n	800fffc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ff76:	687b      	ldr	r3, [r7, #4]
 800ff78:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ff7c:	2b00      	cmp	r3, #0
 800ff7e:	d106      	bne.n	800ff8e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ff80:	687b      	ldr	r3, [r7, #4]
 800ff82:	2200      	movs	r2, #0
 800ff84:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ff88:	6878      	ldr	r0, [r7, #4]
 800ff8a:	f7f4 fc03 	bl	8004794 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ff8e:	687b      	ldr	r3, [r7, #4]
 800ff90:	2224      	movs	r2, #36	; 0x24
 800ff92:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800ff96:	687b      	ldr	r3, [r7, #4]
 800ff98:	681b      	ldr	r3, [r3, #0]
 800ff9a:	681a      	ldr	r2, [r3, #0]
 800ff9c:	687b      	ldr	r3, [r7, #4]
 800ff9e:	681b      	ldr	r3, [r3, #0]
 800ffa0:	f022 0201 	bic.w	r2, r2, #1
 800ffa4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ffa6:	6878      	ldr	r0, [r7, #4]
 800ffa8:	f000 fbe0 	bl	801076c <UART_SetConfig>
 800ffac:	4603      	mov	r3, r0
 800ffae:	2b01      	cmp	r3, #1
 800ffb0:	d101      	bne.n	800ffb6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800ffb2:	2301      	movs	r3, #1
 800ffb4:	e022      	b.n	800fffc <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ffb6:	687b      	ldr	r3, [r7, #4]
 800ffb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ffba:	2b00      	cmp	r3, #0
 800ffbc:	d002      	beq.n	800ffc4 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800ffbe:	6878      	ldr	r0, [r7, #4]
 800ffc0:	f001 f934 	bl	801122c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ffc4:	687b      	ldr	r3, [r7, #4]
 800ffc6:	681b      	ldr	r3, [r3, #0]
 800ffc8:	685a      	ldr	r2, [r3, #4]
 800ffca:	687b      	ldr	r3, [r7, #4]
 800ffcc:	681b      	ldr	r3, [r3, #0]
 800ffce:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800ffd2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ffd4:	687b      	ldr	r3, [r7, #4]
 800ffd6:	681b      	ldr	r3, [r3, #0]
 800ffd8:	689a      	ldr	r2, [r3, #8]
 800ffda:	687b      	ldr	r3, [r7, #4]
 800ffdc:	681b      	ldr	r3, [r3, #0]
 800ffde:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ffe2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ffe4:	687b      	ldr	r3, [r7, #4]
 800ffe6:	681b      	ldr	r3, [r3, #0]
 800ffe8:	681a      	ldr	r2, [r3, #0]
 800ffea:	687b      	ldr	r3, [r7, #4]
 800ffec:	681b      	ldr	r3, [r3, #0]
 800ffee:	f042 0201 	orr.w	r2, r2, #1
 800fff2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800fff4:	6878      	ldr	r0, [r7, #4]
 800fff6:	f001 f9bb 	bl	8011370 <UART_CheckIdleState>
 800fffa:	4603      	mov	r3, r0
}
 800fffc:	4618      	mov	r0, r3
 800fffe:	3708      	adds	r7, #8
 8010000:	46bd      	mov	sp, r7
 8010002:	bd80      	pop	{r7, pc}

08010004 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010004:	b580      	push	{r7, lr}
 8010006:	b084      	sub	sp, #16
 8010008:	af00      	add	r7, sp, #0
 801000a:	60f8      	str	r0, [r7, #12]
 801000c:	60b9      	str	r1, [r7, #8]
 801000e:	4613      	mov	r3, r2
 8010010:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8010012:	68fb      	ldr	r3, [r7, #12]
 8010014:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8010018:	2b20      	cmp	r3, #32
 801001a:	d168      	bne.n	80100ee <HAL_UART_Transmit_DMA+0xea>
  {
    if ((pData == NULL) || (Size == 0U))
 801001c:	68bb      	ldr	r3, [r7, #8]
 801001e:	2b00      	cmp	r3, #0
 8010020:	d002      	beq.n	8010028 <HAL_UART_Transmit_DMA+0x24>
 8010022:	88fb      	ldrh	r3, [r7, #6]
 8010024:	2b00      	cmp	r3, #0
 8010026:	d101      	bne.n	801002c <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8010028:	2301      	movs	r3, #1
 801002a:	e061      	b.n	80100f0 <HAL_UART_Transmit_DMA+0xec>
    }

    __HAL_LOCK(huart);
 801002c:	68fb      	ldr	r3, [r7, #12]
 801002e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8010032:	2b01      	cmp	r3, #1
 8010034:	d101      	bne.n	801003a <HAL_UART_Transmit_DMA+0x36>
 8010036:	2302      	movs	r3, #2
 8010038:	e05a      	b.n	80100f0 <HAL_UART_Transmit_DMA+0xec>
 801003a:	68fb      	ldr	r3, [r7, #12]
 801003c:	2201      	movs	r2, #1
 801003e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 8010042:	68fb      	ldr	r3, [r7, #12]
 8010044:	68ba      	ldr	r2, [r7, #8]
 8010046:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8010048:	68fb      	ldr	r3, [r7, #12]
 801004a:	88fa      	ldrh	r2, [r7, #6]
 801004c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8010050:	68fb      	ldr	r3, [r7, #12]
 8010052:	88fa      	ldrh	r2, [r7, #6]
 8010054:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010058:	68fb      	ldr	r3, [r7, #12]
 801005a:	2200      	movs	r2, #0
 801005c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8010060:	68fb      	ldr	r3, [r7, #12]
 8010062:	2221      	movs	r2, #33	; 0x21
 8010064:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmatx != NULL)
 8010068:	68fb      	ldr	r3, [r7, #12]
 801006a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801006c:	2b00      	cmp	r3, #0
 801006e:	d02c      	beq.n	80100ca <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8010070:	68fb      	ldr	r3, [r7, #12]
 8010072:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8010074:	4a20      	ldr	r2, [pc, #128]	; (80100f8 <HAL_UART_Transmit_DMA+0xf4>)
 8010076:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8010078:	68fb      	ldr	r3, [r7, #12]
 801007a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801007c:	4a1f      	ldr	r2, [pc, #124]	; (80100fc <HAL_UART_Transmit_DMA+0xf8>)
 801007e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8010080:	68fb      	ldr	r3, [r7, #12]
 8010082:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8010084:	4a1e      	ldr	r2, [pc, #120]	; (8010100 <HAL_UART_Transmit_DMA+0xfc>)
 8010086:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8010088:	68fb      	ldr	r3, [r7, #12]
 801008a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801008c:	2200      	movs	r2, #0
 801008e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8010090:	68fb      	ldr	r3, [r7, #12]
 8010092:	6f98      	ldr	r0, [r3, #120]	; 0x78
 8010094:	68fb      	ldr	r3, [r7, #12]
 8010096:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010098:	4619      	mov	r1, r3
 801009a:	68fb      	ldr	r3, [r7, #12]
 801009c:	681b      	ldr	r3, [r3, #0]
 801009e:	3328      	adds	r3, #40	; 0x28
 80100a0:	461a      	mov	r2, r3
 80100a2:	88fb      	ldrh	r3, [r7, #6]
 80100a4:	f7f6 f9c0 	bl	8006428 <HAL_DMA_Start_IT>
 80100a8:	4603      	mov	r3, r0
 80100aa:	2b00      	cmp	r3, #0
 80100ac:	d00d      	beq.n	80100ca <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80100ae:	68fb      	ldr	r3, [r7, #12]
 80100b0:	2210      	movs	r2, #16
 80100b2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 80100b6:	68fb      	ldr	r3, [r7, #12]
 80100b8:	2200      	movs	r2, #0
 80100ba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80100be:	68fb      	ldr	r3, [r7, #12]
 80100c0:	2220      	movs	r2, #32
 80100c2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        return HAL_ERROR;
 80100c6:	2301      	movs	r3, #1
 80100c8:	e012      	b.n	80100f0 <HAL_UART_Transmit_DMA+0xec>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80100ca:	68fb      	ldr	r3, [r7, #12]
 80100cc:	681b      	ldr	r3, [r3, #0]
 80100ce:	2240      	movs	r2, #64	; 0x40
 80100d0:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 80100d2:	68fb      	ldr	r3, [r7, #12]
 80100d4:	2200      	movs	r2, #0
 80100d6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80100da:	68fb      	ldr	r3, [r7, #12]
 80100dc:	681b      	ldr	r3, [r3, #0]
 80100de:	689a      	ldr	r2, [r3, #8]
 80100e0:	68fb      	ldr	r3, [r7, #12]
 80100e2:	681b      	ldr	r3, [r3, #0]
 80100e4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80100e8:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 80100ea:	2300      	movs	r3, #0
 80100ec:	e000      	b.n	80100f0 <HAL_UART_Transmit_DMA+0xec>
  }
  else
  {
    return HAL_BUSY;
 80100ee:	2302      	movs	r3, #2
  }
}
 80100f0:	4618      	mov	r0, r3
 80100f2:	3710      	adds	r7, #16
 80100f4:	46bd      	mov	sp, r7
 80100f6:	bd80      	pop	{r7, pc}
 80100f8:	08011685 	.word	0x08011685
 80100fc:	080116d5 	.word	0x080116d5
 8010100:	080117bf 	.word	0x080117bf

08010104 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010104:	b580      	push	{r7, lr}
 8010106:	b084      	sub	sp, #16
 8010108:	af00      	add	r7, sp, #0
 801010a:	60f8      	str	r0, [r7, #12]
 801010c:	60b9      	str	r1, [r7, #8]
 801010e:	4613      	mov	r3, r2
 8010110:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8010112:	68fb      	ldr	r3, [r7, #12]
 8010114:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010118:	2b20      	cmp	r3, #32
 801011a:	d131      	bne.n	8010180 <HAL_UART_Receive_DMA+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 801011c:	68bb      	ldr	r3, [r7, #8]
 801011e:	2b00      	cmp	r3, #0
 8010120:	d002      	beq.n	8010128 <HAL_UART_Receive_DMA+0x24>
 8010122:	88fb      	ldrh	r3, [r7, #6]
 8010124:	2b00      	cmp	r3, #0
 8010126:	d101      	bne.n	801012c <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8010128:	2301      	movs	r3, #1
 801012a:	e02a      	b.n	8010182 <HAL_UART_Receive_DMA+0x7e>
    }

    __HAL_LOCK(huart);
 801012c:	68fb      	ldr	r3, [r7, #12]
 801012e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8010132:	2b01      	cmp	r3, #1
 8010134:	d101      	bne.n	801013a <HAL_UART_Receive_DMA+0x36>
 8010136:	2302      	movs	r3, #2
 8010138:	e023      	b.n	8010182 <HAL_UART_Receive_DMA+0x7e>
 801013a:	68fb      	ldr	r3, [r7, #12]
 801013c:	2201      	movs	r2, #1
 801013e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010142:	68fb      	ldr	r3, [r7, #12]
 8010144:	2200      	movs	r2, #0
 8010146:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8010148:	68fb      	ldr	r3, [r7, #12]
 801014a:	681b      	ldr	r3, [r3, #0]
 801014c:	4a0f      	ldr	r2, [pc, #60]	; (801018c <HAL_UART_Receive_DMA+0x88>)
 801014e:	4293      	cmp	r3, r2
 8010150:	d00e      	beq.n	8010170 <HAL_UART_Receive_DMA+0x6c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8010152:	68fb      	ldr	r3, [r7, #12]
 8010154:	681b      	ldr	r3, [r3, #0]
 8010156:	685b      	ldr	r3, [r3, #4]
 8010158:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 801015c:	2b00      	cmp	r3, #0
 801015e:	d007      	beq.n	8010170 <HAL_UART_Receive_DMA+0x6c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8010160:	68fb      	ldr	r3, [r7, #12]
 8010162:	681b      	ldr	r3, [r3, #0]
 8010164:	681a      	ldr	r2, [r3, #0]
 8010166:	68fb      	ldr	r3, [r7, #12]
 8010168:	681b      	ldr	r3, [r3, #0]
 801016a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 801016e:	601a      	str	r2, [r3, #0]
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8010170:	88fb      	ldrh	r3, [r7, #6]
 8010172:	461a      	mov	r2, r3
 8010174:	68b9      	ldr	r1, [r7, #8]
 8010176:	68f8      	ldr	r0, [r7, #12]
 8010178:	f001 f9c6 	bl	8011508 <UART_Start_Receive_DMA>
 801017c:	4603      	mov	r3, r0
 801017e:	e000      	b.n	8010182 <HAL_UART_Receive_DMA+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8010180:	2302      	movs	r3, #2
  }
}
 8010182:	4618      	mov	r0, r3
 8010184:	3710      	adds	r7, #16
 8010186:	46bd      	mov	sp, r7
 8010188:	bd80      	pop	{r7, pc}
 801018a:	bf00      	nop
 801018c:	58000c00 	.word	0x58000c00

08010190 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8010190:	b580      	push	{r7, lr}
 8010192:	b088      	sub	sp, #32
 8010194:	af00      	add	r7, sp, #0
 8010196:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8010198:	687b      	ldr	r3, [r7, #4]
 801019a:	681b      	ldr	r3, [r3, #0]
 801019c:	69db      	ldr	r3, [r3, #28]
 801019e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80101a0:	687b      	ldr	r3, [r7, #4]
 80101a2:	681b      	ldr	r3, [r3, #0]
 80101a4:	681b      	ldr	r3, [r3, #0]
 80101a6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80101a8:	687b      	ldr	r3, [r7, #4]
 80101aa:	681b      	ldr	r3, [r3, #0]
 80101ac:	689b      	ldr	r3, [r3, #8]
 80101ae:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80101b0:	69fa      	ldr	r2, [r7, #28]
 80101b2:	f640 030f 	movw	r3, #2063	; 0x80f
 80101b6:	4013      	ands	r3, r2
 80101b8:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 80101ba:	693b      	ldr	r3, [r7, #16]
 80101bc:	2b00      	cmp	r3, #0
 80101be:	d118      	bne.n	80101f2 <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80101c0:	69fb      	ldr	r3, [r7, #28]
 80101c2:	f003 0320 	and.w	r3, r3, #32
 80101c6:	2b00      	cmp	r3, #0
 80101c8:	d013      	beq.n	80101f2 <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80101ca:	69bb      	ldr	r3, [r7, #24]
 80101cc:	f003 0320 	and.w	r3, r3, #32
 80101d0:	2b00      	cmp	r3, #0
 80101d2:	d104      	bne.n	80101de <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80101d4:	697b      	ldr	r3, [r7, #20]
 80101d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80101da:	2b00      	cmp	r3, #0
 80101dc:	d009      	beq.n	80101f2 <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 80101de:	687b      	ldr	r3, [r7, #4]
 80101e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80101e2:	2b00      	cmp	r3, #0
 80101e4:	f000 8282 	beq.w	80106ec <HAL_UART_IRQHandler+0x55c>
      {
        huart->RxISR(huart);
 80101e8:	687b      	ldr	r3, [r7, #4]
 80101ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80101ec:	6878      	ldr	r0, [r7, #4]
 80101ee:	4798      	blx	r3
      }
      return;
 80101f0:	e27c      	b.n	80106ec <HAL_UART_IRQHandler+0x55c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80101f2:	693b      	ldr	r3, [r7, #16]
 80101f4:	2b00      	cmp	r3, #0
 80101f6:	f000 80ef 	beq.w	80103d8 <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80101fa:	697a      	ldr	r2, [r7, #20]
 80101fc:	4b73      	ldr	r3, [pc, #460]	; (80103cc <HAL_UART_IRQHandler+0x23c>)
 80101fe:	4013      	ands	r3, r2
 8010200:	2b00      	cmp	r3, #0
 8010202:	d105      	bne.n	8010210 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8010204:	69ba      	ldr	r2, [r7, #24]
 8010206:	4b72      	ldr	r3, [pc, #456]	; (80103d0 <HAL_UART_IRQHandler+0x240>)
 8010208:	4013      	ands	r3, r2
 801020a:	2b00      	cmp	r3, #0
 801020c:	f000 80e4 	beq.w	80103d8 <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8010210:	69fb      	ldr	r3, [r7, #28]
 8010212:	f003 0301 	and.w	r3, r3, #1
 8010216:	2b00      	cmp	r3, #0
 8010218:	d010      	beq.n	801023c <HAL_UART_IRQHandler+0xac>
 801021a:	69bb      	ldr	r3, [r7, #24]
 801021c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010220:	2b00      	cmp	r3, #0
 8010222:	d00b      	beq.n	801023c <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8010224:	687b      	ldr	r3, [r7, #4]
 8010226:	681b      	ldr	r3, [r3, #0]
 8010228:	2201      	movs	r2, #1
 801022a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 801022c:	687b      	ldr	r3, [r7, #4]
 801022e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010232:	f043 0201 	orr.w	r2, r3, #1
 8010236:	687b      	ldr	r3, [r7, #4]
 8010238:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801023c:	69fb      	ldr	r3, [r7, #28]
 801023e:	f003 0302 	and.w	r3, r3, #2
 8010242:	2b00      	cmp	r3, #0
 8010244:	d010      	beq.n	8010268 <HAL_UART_IRQHandler+0xd8>
 8010246:	697b      	ldr	r3, [r7, #20]
 8010248:	f003 0301 	and.w	r3, r3, #1
 801024c:	2b00      	cmp	r3, #0
 801024e:	d00b      	beq.n	8010268 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8010250:	687b      	ldr	r3, [r7, #4]
 8010252:	681b      	ldr	r3, [r3, #0]
 8010254:	2202      	movs	r2, #2
 8010256:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8010258:	687b      	ldr	r3, [r7, #4]
 801025a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801025e:	f043 0204 	orr.w	r2, r3, #4
 8010262:	687b      	ldr	r3, [r7, #4]
 8010264:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010268:	69fb      	ldr	r3, [r7, #28]
 801026a:	f003 0304 	and.w	r3, r3, #4
 801026e:	2b00      	cmp	r3, #0
 8010270:	d010      	beq.n	8010294 <HAL_UART_IRQHandler+0x104>
 8010272:	697b      	ldr	r3, [r7, #20]
 8010274:	f003 0301 	and.w	r3, r3, #1
 8010278:	2b00      	cmp	r3, #0
 801027a:	d00b      	beq.n	8010294 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 801027c:	687b      	ldr	r3, [r7, #4]
 801027e:	681b      	ldr	r3, [r3, #0]
 8010280:	2204      	movs	r2, #4
 8010282:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8010284:	687b      	ldr	r3, [r7, #4]
 8010286:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801028a:	f043 0202 	orr.w	r2, r3, #2
 801028e:	687b      	ldr	r3, [r7, #4]
 8010290:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8010294:	69fb      	ldr	r3, [r7, #28]
 8010296:	f003 0308 	and.w	r3, r3, #8
 801029a:	2b00      	cmp	r3, #0
 801029c:	d015      	beq.n	80102ca <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 801029e:	69bb      	ldr	r3, [r7, #24]
 80102a0:	f003 0320 	and.w	r3, r3, #32
 80102a4:	2b00      	cmp	r3, #0
 80102a6:	d104      	bne.n	80102b2 <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80102a8:	697a      	ldr	r2, [r7, #20]
 80102aa:	4b48      	ldr	r3, [pc, #288]	; (80103cc <HAL_UART_IRQHandler+0x23c>)
 80102ac:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80102ae:	2b00      	cmp	r3, #0
 80102b0:	d00b      	beq.n	80102ca <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80102b2:	687b      	ldr	r3, [r7, #4]
 80102b4:	681b      	ldr	r3, [r3, #0]
 80102b6:	2208      	movs	r2, #8
 80102b8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80102ba:	687b      	ldr	r3, [r7, #4]
 80102bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80102c0:	f043 0208 	orr.w	r2, r3, #8
 80102c4:	687b      	ldr	r3, [r7, #4]
 80102c6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80102ca:	69fb      	ldr	r3, [r7, #28]
 80102cc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80102d0:	2b00      	cmp	r3, #0
 80102d2:	d011      	beq.n	80102f8 <HAL_UART_IRQHandler+0x168>
 80102d4:	69bb      	ldr	r3, [r7, #24]
 80102d6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80102da:	2b00      	cmp	r3, #0
 80102dc:	d00c      	beq.n	80102f8 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80102de:	687b      	ldr	r3, [r7, #4]
 80102e0:	681b      	ldr	r3, [r3, #0]
 80102e2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80102e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80102e8:	687b      	ldr	r3, [r7, #4]
 80102ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80102ee:	f043 0220 	orr.w	r2, r3, #32
 80102f2:	687b      	ldr	r3, [r7, #4]
 80102f4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80102f8:	687b      	ldr	r3, [r7, #4]
 80102fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80102fe:	2b00      	cmp	r3, #0
 8010300:	f000 81f6 	beq.w	80106f0 <HAL_UART_IRQHandler+0x560>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8010304:	69fb      	ldr	r3, [r7, #28]
 8010306:	f003 0320 	and.w	r3, r3, #32
 801030a:	2b00      	cmp	r3, #0
 801030c:	d011      	beq.n	8010332 <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 801030e:	69bb      	ldr	r3, [r7, #24]
 8010310:	f003 0320 	and.w	r3, r3, #32
 8010314:	2b00      	cmp	r3, #0
 8010316:	d104      	bne.n	8010322 <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8010318:	697b      	ldr	r3, [r7, #20]
 801031a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801031e:	2b00      	cmp	r3, #0
 8010320:	d007      	beq.n	8010332 <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 8010322:	687b      	ldr	r3, [r7, #4]
 8010324:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010326:	2b00      	cmp	r3, #0
 8010328:	d003      	beq.n	8010332 <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 801032a:	687b      	ldr	r3, [r7, #4]
 801032c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801032e:	6878      	ldr	r0, [r7, #4]
 8010330:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8010332:	687b      	ldr	r3, [r7, #4]
 8010334:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010338:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 801033a:	687b      	ldr	r3, [r7, #4]
 801033c:	681b      	ldr	r3, [r3, #0]
 801033e:	689b      	ldr	r3, [r3, #8]
 8010340:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010344:	2b40      	cmp	r3, #64	; 0x40
 8010346:	d004      	beq.n	8010352 <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8010348:	68fb      	ldr	r3, [r7, #12]
 801034a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 801034e:	2b00      	cmp	r3, #0
 8010350:	d031      	beq.n	80103b6 <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8010352:	6878      	ldr	r0, [r7, #4]
 8010354:	f001 f964 	bl	8011620 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010358:	687b      	ldr	r3, [r7, #4]
 801035a:	681b      	ldr	r3, [r3, #0]
 801035c:	689b      	ldr	r3, [r3, #8]
 801035e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010362:	2b40      	cmp	r3, #64	; 0x40
 8010364:	d123      	bne.n	80103ae <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010366:	687b      	ldr	r3, [r7, #4]
 8010368:	681b      	ldr	r3, [r3, #0]
 801036a:	689a      	ldr	r2, [r3, #8]
 801036c:	687b      	ldr	r3, [r7, #4]
 801036e:	681b      	ldr	r3, [r3, #0]
 8010370:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8010374:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8010376:	687b      	ldr	r3, [r7, #4]
 8010378:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801037a:	2b00      	cmp	r3, #0
 801037c:	d013      	beq.n	80103a6 <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 801037e:	687b      	ldr	r3, [r7, #4]
 8010380:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010382:	4a14      	ldr	r2, [pc, #80]	; (80103d4 <HAL_UART_IRQHandler+0x244>)
 8010384:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8010386:	687b      	ldr	r3, [r7, #4]
 8010388:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801038a:	4618      	mov	r0, r3
 801038c:	f7f6 fdd4 	bl	8006f38 <HAL_DMA_Abort_IT>
 8010390:	4603      	mov	r3, r0
 8010392:	2b00      	cmp	r3, #0
 8010394:	d017      	beq.n	80103c6 <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801039a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801039c:	687a      	ldr	r2, [r7, #4]
 801039e:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 80103a0:	4610      	mov	r0, r2
 80103a2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80103a4:	e00f      	b.n	80103c6 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80103a6:	6878      	ldr	r0, [r7, #4]
 80103a8:	f000 f9ca 	bl	8010740 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80103ac:	e00b      	b.n	80103c6 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80103ae:	6878      	ldr	r0, [r7, #4]
 80103b0:	f000 f9c6 	bl	8010740 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80103b4:	e007      	b.n	80103c6 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80103b6:	6878      	ldr	r0, [r7, #4]
 80103b8:	f000 f9c2 	bl	8010740 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80103bc:	687b      	ldr	r3, [r7, #4]
 80103be:	2200      	movs	r2, #0
 80103c0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 80103c4:	e194      	b.n	80106f0 <HAL_UART_IRQHandler+0x560>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80103c6:	bf00      	nop
    return;
 80103c8:	e192      	b.n	80106f0 <HAL_UART_IRQHandler+0x560>
 80103ca:	bf00      	nop
 80103cc:	10000001 	.word	0x10000001
 80103d0:	04000120 	.word	0x04000120
 80103d4:	0801183f 	.word	0x0801183f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80103d8:	687b      	ldr	r3, [r7, #4]
 80103da:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80103dc:	2b01      	cmp	r3, #1
 80103de:	f040 810f 	bne.w	8010600 <HAL_UART_IRQHandler+0x470>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80103e2:	69fb      	ldr	r3, [r7, #28]
 80103e4:	f003 0310 	and.w	r3, r3, #16
 80103e8:	2b00      	cmp	r3, #0
 80103ea:	f000 8109 	beq.w	8010600 <HAL_UART_IRQHandler+0x470>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80103ee:	69bb      	ldr	r3, [r7, #24]
 80103f0:	f003 0310 	and.w	r3, r3, #16
 80103f4:	2b00      	cmp	r3, #0
 80103f6:	f000 8103 	beq.w	8010600 <HAL_UART_IRQHandler+0x470>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80103fa:	687b      	ldr	r3, [r7, #4]
 80103fc:	681b      	ldr	r3, [r3, #0]
 80103fe:	2210      	movs	r2, #16
 8010400:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010402:	687b      	ldr	r3, [r7, #4]
 8010404:	681b      	ldr	r3, [r3, #0]
 8010406:	689b      	ldr	r3, [r3, #8]
 8010408:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801040c:	2b40      	cmp	r3, #64	; 0x40
 801040e:	f040 80bb 	bne.w	8010588 <HAL_UART_IRQHandler+0x3f8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8010412:	687b      	ldr	r3, [r7, #4]
 8010414:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010416:	681b      	ldr	r3, [r3, #0]
 8010418:	4a96      	ldr	r2, [pc, #600]	; (8010674 <HAL_UART_IRQHandler+0x4e4>)
 801041a:	4293      	cmp	r3, r2
 801041c:	d059      	beq.n	80104d2 <HAL_UART_IRQHandler+0x342>
 801041e:	687b      	ldr	r3, [r7, #4]
 8010420:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010422:	681b      	ldr	r3, [r3, #0]
 8010424:	4a94      	ldr	r2, [pc, #592]	; (8010678 <HAL_UART_IRQHandler+0x4e8>)
 8010426:	4293      	cmp	r3, r2
 8010428:	d053      	beq.n	80104d2 <HAL_UART_IRQHandler+0x342>
 801042a:	687b      	ldr	r3, [r7, #4]
 801042c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801042e:	681b      	ldr	r3, [r3, #0]
 8010430:	4a92      	ldr	r2, [pc, #584]	; (801067c <HAL_UART_IRQHandler+0x4ec>)
 8010432:	4293      	cmp	r3, r2
 8010434:	d04d      	beq.n	80104d2 <HAL_UART_IRQHandler+0x342>
 8010436:	687b      	ldr	r3, [r7, #4]
 8010438:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801043a:	681b      	ldr	r3, [r3, #0]
 801043c:	4a90      	ldr	r2, [pc, #576]	; (8010680 <HAL_UART_IRQHandler+0x4f0>)
 801043e:	4293      	cmp	r3, r2
 8010440:	d047      	beq.n	80104d2 <HAL_UART_IRQHandler+0x342>
 8010442:	687b      	ldr	r3, [r7, #4]
 8010444:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010446:	681b      	ldr	r3, [r3, #0]
 8010448:	4a8e      	ldr	r2, [pc, #568]	; (8010684 <HAL_UART_IRQHandler+0x4f4>)
 801044a:	4293      	cmp	r3, r2
 801044c:	d041      	beq.n	80104d2 <HAL_UART_IRQHandler+0x342>
 801044e:	687b      	ldr	r3, [r7, #4]
 8010450:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010452:	681b      	ldr	r3, [r3, #0]
 8010454:	4a8c      	ldr	r2, [pc, #560]	; (8010688 <HAL_UART_IRQHandler+0x4f8>)
 8010456:	4293      	cmp	r3, r2
 8010458:	d03b      	beq.n	80104d2 <HAL_UART_IRQHandler+0x342>
 801045a:	687b      	ldr	r3, [r7, #4]
 801045c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801045e:	681b      	ldr	r3, [r3, #0]
 8010460:	4a8a      	ldr	r2, [pc, #552]	; (801068c <HAL_UART_IRQHandler+0x4fc>)
 8010462:	4293      	cmp	r3, r2
 8010464:	d035      	beq.n	80104d2 <HAL_UART_IRQHandler+0x342>
 8010466:	687b      	ldr	r3, [r7, #4]
 8010468:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801046a:	681b      	ldr	r3, [r3, #0]
 801046c:	4a88      	ldr	r2, [pc, #544]	; (8010690 <HAL_UART_IRQHandler+0x500>)
 801046e:	4293      	cmp	r3, r2
 8010470:	d02f      	beq.n	80104d2 <HAL_UART_IRQHandler+0x342>
 8010472:	687b      	ldr	r3, [r7, #4]
 8010474:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010476:	681b      	ldr	r3, [r3, #0]
 8010478:	4a86      	ldr	r2, [pc, #536]	; (8010694 <HAL_UART_IRQHandler+0x504>)
 801047a:	4293      	cmp	r3, r2
 801047c:	d029      	beq.n	80104d2 <HAL_UART_IRQHandler+0x342>
 801047e:	687b      	ldr	r3, [r7, #4]
 8010480:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010482:	681b      	ldr	r3, [r3, #0]
 8010484:	4a84      	ldr	r2, [pc, #528]	; (8010698 <HAL_UART_IRQHandler+0x508>)
 8010486:	4293      	cmp	r3, r2
 8010488:	d023      	beq.n	80104d2 <HAL_UART_IRQHandler+0x342>
 801048a:	687b      	ldr	r3, [r7, #4]
 801048c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801048e:	681b      	ldr	r3, [r3, #0]
 8010490:	4a82      	ldr	r2, [pc, #520]	; (801069c <HAL_UART_IRQHandler+0x50c>)
 8010492:	4293      	cmp	r3, r2
 8010494:	d01d      	beq.n	80104d2 <HAL_UART_IRQHandler+0x342>
 8010496:	687b      	ldr	r3, [r7, #4]
 8010498:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801049a:	681b      	ldr	r3, [r3, #0]
 801049c:	4a80      	ldr	r2, [pc, #512]	; (80106a0 <HAL_UART_IRQHandler+0x510>)
 801049e:	4293      	cmp	r3, r2
 80104a0:	d017      	beq.n	80104d2 <HAL_UART_IRQHandler+0x342>
 80104a2:	687b      	ldr	r3, [r7, #4]
 80104a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80104a6:	681b      	ldr	r3, [r3, #0]
 80104a8:	4a7e      	ldr	r2, [pc, #504]	; (80106a4 <HAL_UART_IRQHandler+0x514>)
 80104aa:	4293      	cmp	r3, r2
 80104ac:	d011      	beq.n	80104d2 <HAL_UART_IRQHandler+0x342>
 80104ae:	687b      	ldr	r3, [r7, #4]
 80104b0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80104b2:	681b      	ldr	r3, [r3, #0]
 80104b4:	4a7c      	ldr	r2, [pc, #496]	; (80106a8 <HAL_UART_IRQHandler+0x518>)
 80104b6:	4293      	cmp	r3, r2
 80104b8:	d00b      	beq.n	80104d2 <HAL_UART_IRQHandler+0x342>
 80104ba:	687b      	ldr	r3, [r7, #4]
 80104bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80104be:	681b      	ldr	r3, [r3, #0]
 80104c0:	4a7a      	ldr	r2, [pc, #488]	; (80106ac <HAL_UART_IRQHandler+0x51c>)
 80104c2:	4293      	cmp	r3, r2
 80104c4:	d005      	beq.n	80104d2 <HAL_UART_IRQHandler+0x342>
 80104c6:	687b      	ldr	r3, [r7, #4]
 80104c8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80104ca:	681b      	ldr	r3, [r3, #0]
 80104cc:	4a78      	ldr	r2, [pc, #480]	; (80106b0 <HAL_UART_IRQHandler+0x520>)
 80104ce:	4293      	cmp	r3, r2
 80104d0:	d105      	bne.n	80104de <HAL_UART_IRQHandler+0x34e>
 80104d2:	687b      	ldr	r3, [r7, #4]
 80104d4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80104d6:	681b      	ldr	r3, [r3, #0]
 80104d8:	685b      	ldr	r3, [r3, #4]
 80104da:	b29b      	uxth	r3, r3
 80104dc:	e004      	b.n	80104e8 <HAL_UART_IRQHandler+0x358>
 80104de:	687b      	ldr	r3, [r7, #4]
 80104e0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80104e2:	681b      	ldr	r3, [r3, #0]
 80104e4:	685b      	ldr	r3, [r3, #4]
 80104e6:	b29b      	uxth	r3, r3
 80104e8:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 80104ea:	893b      	ldrh	r3, [r7, #8]
 80104ec:	2b00      	cmp	r3, #0
 80104ee:	f000 8101 	beq.w	80106f4 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80104f2:	687b      	ldr	r3, [r7, #4]
 80104f4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80104f8:	893a      	ldrh	r2, [r7, #8]
 80104fa:	429a      	cmp	r2, r3
 80104fc:	f080 80fa 	bcs.w	80106f4 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	893a      	ldrh	r2, [r7, #8]
 8010504:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8010508:	687b      	ldr	r3, [r7, #4]
 801050a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801050c:	69db      	ldr	r3, [r3, #28]
 801050e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010512:	d02b      	beq.n	801056c <HAL_UART_IRQHandler+0x3dc>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010514:	687b      	ldr	r3, [r7, #4]
 8010516:	681b      	ldr	r3, [r3, #0]
 8010518:	681a      	ldr	r2, [r3, #0]
 801051a:	687b      	ldr	r3, [r7, #4]
 801051c:	681b      	ldr	r3, [r3, #0]
 801051e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8010522:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010524:	687b      	ldr	r3, [r7, #4]
 8010526:	681b      	ldr	r3, [r3, #0]
 8010528:	689a      	ldr	r2, [r3, #8]
 801052a:	687b      	ldr	r3, [r7, #4]
 801052c:	681b      	ldr	r3, [r3, #0]
 801052e:	f022 0201 	bic.w	r2, r2, #1
 8010532:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010534:	687b      	ldr	r3, [r7, #4]
 8010536:	681b      	ldr	r3, [r3, #0]
 8010538:	689a      	ldr	r2, [r3, #8]
 801053a:	687b      	ldr	r3, [r7, #4]
 801053c:	681b      	ldr	r3, [r3, #0]
 801053e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8010542:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8010544:	687b      	ldr	r3, [r7, #4]
 8010546:	2220      	movs	r2, #32
 8010548:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801054c:	687b      	ldr	r3, [r7, #4]
 801054e:	2200      	movs	r2, #0
 8010550:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010552:	687b      	ldr	r3, [r7, #4]
 8010554:	681b      	ldr	r3, [r3, #0]
 8010556:	681a      	ldr	r2, [r3, #0]
 8010558:	687b      	ldr	r3, [r7, #4]
 801055a:	681b      	ldr	r3, [r3, #0]
 801055c:	f022 0210 	bic.w	r2, r2, #16
 8010560:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8010562:	687b      	ldr	r3, [r7, #4]
 8010564:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010566:	4618      	mov	r0, r3
 8010568:	f7f6 f9c8 	bl	80068fc <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 801056c:	687b      	ldr	r3, [r7, #4]
 801056e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8010572:	687b      	ldr	r3, [r7, #4]
 8010574:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010578:	b29b      	uxth	r3, r3
 801057a:	1ad3      	subs	r3, r2, r3
 801057c:	b29b      	uxth	r3, r3
 801057e:	4619      	mov	r1, r3
 8010580:	6878      	ldr	r0, [r7, #4]
 8010582:	f000 f8e7 	bl	8010754 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8010586:	e0b5      	b.n	80106f4 <HAL_UART_IRQHandler+0x564>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8010588:	687b      	ldr	r3, [r7, #4]
 801058a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 801058e:	687b      	ldr	r3, [r7, #4]
 8010590:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010594:	b29b      	uxth	r3, r3
 8010596:	1ad3      	subs	r3, r2, r3
 8010598:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 801059a:	687b      	ldr	r3, [r7, #4]
 801059c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80105a0:	b29b      	uxth	r3, r3
 80105a2:	2b00      	cmp	r3, #0
 80105a4:	f000 80a8 	beq.w	80106f8 <HAL_UART_IRQHandler+0x568>
          && (nb_rx_data > 0U))
 80105a8:	897b      	ldrh	r3, [r7, #10]
 80105aa:	2b00      	cmp	r3, #0
 80105ac:	f000 80a4 	beq.w	80106f8 <HAL_UART_IRQHandler+0x568>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80105b0:	687b      	ldr	r3, [r7, #4]
 80105b2:	681b      	ldr	r3, [r3, #0]
 80105b4:	681a      	ldr	r2, [r3, #0]
 80105b6:	687b      	ldr	r3, [r7, #4]
 80105b8:	681b      	ldr	r3, [r3, #0]
 80105ba:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80105be:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80105c0:	687b      	ldr	r3, [r7, #4]
 80105c2:	681b      	ldr	r3, [r3, #0]
 80105c4:	6899      	ldr	r1, [r3, #8]
 80105c6:	687b      	ldr	r3, [r7, #4]
 80105c8:	681a      	ldr	r2, [r3, #0]
 80105ca:	4b3a      	ldr	r3, [pc, #232]	; (80106b4 <HAL_UART_IRQHandler+0x524>)
 80105cc:	400b      	ands	r3, r1
 80105ce:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80105d0:	687b      	ldr	r3, [r7, #4]
 80105d2:	2220      	movs	r2, #32
 80105d4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	2200      	movs	r2, #0
 80105dc:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80105de:	687b      	ldr	r3, [r7, #4]
 80105e0:	2200      	movs	r2, #0
 80105e2:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	681b      	ldr	r3, [r3, #0]
 80105e8:	681a      	ldr	r2, [r3, #0]
 80105ea:	687b      	ldr	r3, [r7, #4]
 80105ec:	681b      	ldr	r3, [r3, #0]
 80105ee:	f022 0210 	bic.w	r2, r2, #16
 80105f2:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80105f4:	897b      	ldrh	r3, [r7, #10]
 80105f6:	4619      	mov	r1, r3
 80105f8:	6878      	ldr	r0, [r7, #4]
 80105fa:	f000 f8ab 	bl	8010754 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80105fe:	e07b      	b.n	80106f8 <HAL_UART_IRQHandler+0x568>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8010600:	69fb      	ldr	r3, [r7, #28]
 8010602:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8010606:	2b00      	cmp	r3, #0
 8010608:	d00d      	beq.n	8010626 <HAL_UART_IRQHandler+0x496>
 801060a:	697b      	ldr	r3, [r7, #20]
 801060c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8010610:	2b00      	cmp	r3, #0
 8010612:	d008      	beq.n	8010626 <HAL_UART_IRQHandler+0x496>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8010614:	687b      	ldr	r3, [r7, #4]
 8010616:	681b      	ldr	r3, [r3, #0]
 8010618:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 801061c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 801061e:	6878      	ldr	r0, [r7, #4]
 8010620:	f001 f93d 	bl	801189e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8010624:	e06b      	b.n	80106fe <HAL_UART_IRQHandler+0x56e>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8010626:	69fb      	ldr	r3, [r7, #28]
 8010628:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801062c:	2b00      	cmp	r3, #0
 801062e:	d012      	beq.n	8010656 <HAL_UART_IRQHandler+0x4c6>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8010630:	69bb      	ldr	r3, [r7, #24]
 8010632:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010636:	2b00      	cmp	r3, #0
 8010638:	d104      	bne.n	8010644 <HAL_UART_IRQHandler+0x4b4>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 801063a:	697b      	ldr	r3, [r7, #20]
 801063c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8010640:	2b00      	cmp	r3, #0
 8010642:	d008      	beq.n	8010656 <HAL_UART_IRQHandler+0x4c6>
  {
    if (huart->TxISR != NULL)
 8010644:	687b      	ldr	r3, [r7, #4]
 8010646:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010648:	2b00      	cmp	r3, #0
 801064a:	d057      	beq.n	80106fc <HAL_UART_IRQHandler+0x56c>
    {
      huart->TxISR(huart);
 801064c:	687b      	ldr	r3, [r7, #4]
 801064e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010650:	6878      	ldr	r0, [r7, #4]
 8010652:	4798      	blx	r3
    }
    return;
 8010654:	e052      	b.n	80106fc <HAL_UART_IRQHandler+0x56c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8010656:	69fb      	ldr	r3, [r7, #28]
 8010658:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801065c:	2b00      	cmp	r3, #0
 801065e:	d02b      	beq.n	80106b8 <HAL_UART_IRQHandler+0x528>
 8010660:	69bb      	ldr	r3, [r7, #24]
 8010662:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010666:	2b00      	cmp	r3, #0
 8010668:	d026      	beq.n	80106b8 <HAL_UART_IRQHandler+0x528>
  {
    UART_EndTransmit_IT(huart);
 801066a:	6878      	ldr	r0, [r7, #4]
 801066c:	f001 f8fd 	bl	801186a <UART_EndTransmit_IT>
    return;
 8010670:	e045      	b.n	80106fe <HAL_UART_IRQHandler+0x56e>
 8010672:	bf00      	nop
 8010674:	40020010 	.word	0x40020010
 8010678:	40020028 	.word	0x40020028
 801067c:	40020040 	.word	0x40020040
 8010680:	40020058 	.word	0x40020058
 8010684:	40020070 	.word	0x40020070
 8010688:	40020088 	.word	0x40020088
 801068c:	400200a0 	.word	0x400200a0
 8010690:	400200b8 	.word	0x400200b8
 8010694:	40020410 	.word	0x40020410
 8010698:	40020428 	.word	0x40020428
 801069c:	40020440 	.word	0x40020440
 80106a0:	40020458 	.word	0x40020458
 80106a4:	40020470 	.word	0x40020470
 80106a8:	40020488 	.word	0x40020488
 80106ac:	400204a0 	.word	0x400204a0
 80106b0:	400204b8 	.word	0x400204b8
 80106b4:	effffffe 	.word	0xeffffffe
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80106b8:	69fb      	ldr	r3, [r7, #28]
 80106ba:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80106be:	2b00      	cmp	r3, #0
 80106c0:	d008      	beq.n	80106d4 <HAL_UART_IRQHandler+0x544>
 80106c2:	69bb      	ldr	r3, [r7, #24]
 80106c4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80106c8:	2b00      	cmp	r3, #0
 80106ca:	d003      	beq.n	80106d4 <HAL_UART_IRQHandler+0x544>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80106cc:	6878      	ldr	r0, [r7, #4]
 80106ce:	f001 f8fa 	bl	80118c6 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80106d2:	e014      	b.n	80106fe <HAL_UART_IRQHandler+0x56e>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80106d4:	69fb      	ldr	r3, [r7, #28]
 80106d6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80106da:	2b00      	cmp	r3, #0
 80106dc:	d00f      	beq.n	80106fe <HAL_UART_IRQHandler+0x56e>
 80106de:	69bb      	ldr	r3, [r7, #24]
 80106e0:	2b00      	cmp	r3, #0
 80106e2:	da0c      	bge.n	80106fe <HAL_UART_IRQHandler+0x56e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80106e4:	6878      	ldr	r0, [r7, #4]
 80106e6:	f001 f8e4 	bl	80118b2 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80106ea:	e008      	b.n	80106fe <HAL_UART_IRQHandler+0x56e>
      return;
 80106ec:	bf00      	nop
 80106ee:	e006      	b.n	80106fe <HAL_UART_IRQHandler+0x56e>
    return;
 80106f0:	bf00      	nop
 80106f2:	e004      	b.n	80106fe <HAL_UART_IRQHandler+0x56e>
      return;
 80106f4:	bf00      	nop
 80106f6:	e002      	b.n	80106fe <HAL_UART_IRQHandler+0x56e>
      return;
 80106f8:	bf00      	nop
 80106fa:	e000      	b.n	80106fe <HAL_UART_IRQHandler+0x56e>
    return;
 80106fc:	bf00      	nop
  }
}
 80106fe:	3720      	adds	r7, #32
 8010700:	46bd      	mov	sp, r7
 8010702:	bd80      	pop	{r7, pc}

08010704 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8010704:	b480      	push	{r7}
 8010706:	b083      	sub	sp, #12
 8010708:	af00      	add	r7, sp, #0
 801070a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 801070c:	bf00      	nop
 801070e:	370c      	adds	r7, #12
 8010710:	46bd      	mov	sp, r7
 8010712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010716:	4770      	bx	lr

08010718 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8010718:	b480      	push	{r7}
 801071a:	b083      	sub	sp, #12
 801071c:	af00      	add	r7, sp, #0
 801071e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8010720:	bf00      	nop
 8010722:	370c      	adds	r7, #12
 8010724:	46bd      	mov	sp, r7
 8010726:	f85d 7b04 	ldr.w	r7, [sp], #4
 801072a:	4770      	bx	lr

0801072c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 801072c:	b480      	push	{r7}
 801072e:	b083      	sub	sp, #12
 8010730:	af00      	add	r7, sp, #0
 8010732:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8010734:	bf00      	nop
 8010736:	370c      	adds	r7, #12
 8010738:	46bd      	mov	sp, r7
 801073a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801073e:	4770      	bx	lr

08010740 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8010740:	b480      	push	{r7}
 8010742:	b083      	sub	sp, #12
 8010744:	af00      	add	r7, sp, #0
 8010746:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8010748:	bf00      	nop
 801074a:	370c      	adds	r7, #12
 801074c:	46bd      	mov	sp, r7
 801074e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010752:	4770      	bx	lr

08010754 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8010754:	b480      	push	{r7}
 8010756:	b083      	sub	sp, #12
 8010758:	af00      	add	r7, sp, #0
 801075a:	6078      	str	r0, [r7, #4]
 801075c:	460b      	mov	r3, r1
 801075e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8010760:	bf00      	nop
 8010762:	370c      	adds	r7, #12
 8010764:	46bd      	mov	sp, r7
 8010766:	f85d 7b04 	ldr.w	r7, [sp], #4
 801076a:	4770      	bx	lr

0801076c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 801076c:	b5b0      	push	{r4, r5, r7, lr}
 801076e:	b08e      	sub	sp, #56	; 0x38
 8010770:	af00      	add	r7, sp, #0
 8010772:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8010774:	2300      	movs	r3, #0
 8010776:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 801077a:	687b      	ldr	r3, [r7, #4]
 801077c:	689a      	ldr	r2, [r3, #8]
 801077e:	687b      	ldr	r3, [r7, #4]
 8010780:	691b      	ldr	r3, [r3, #16]
 8010782:	431a      	orrs	r2, r3
 8010784:	687b      	ldr	r3, [r7, #4]
 8010786:	695b      	ldr	r3, [r3, #20]
 8010788:	431a      	orrs	r2, r3
 801078a:	687b      	ldr	r3, [r7, #4]
 801078c:	69db      	ldr	r3, [r3, #28]
 801078e:	4313      	orrs	r3, r2
 8010790:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8010792:	687b      	ldr	r3, [r7, #4]
 8010794:	681b      	ldr	r3, [r3, #0]
 8010796:	681a      	ldr	r2, [r3, #0]
 8010798:	4bbf      	ldr	r3, [pc, #764]	; (8010a98 <UART_SetConfig+0x32c>)
 801079a:	4013      	ands	r3, r2
 801079c:	687a      	ldr	r2, [r7, #4]
 801079e:	6812      	ldr	r2, [r2, #0]
 80107a0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80107a2:	430b      	orrs	r3, r1
 80107a4:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80107a6:	687b      	ldr	r3, [r7, #4]
 80107a8:	681b      	ldr	r3, [r3, #0]
 80107aa:	685b      	ldr	r3, [r3, #4]
 80107ac:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80107b0:	687b      	ldr	r3, [r7, #4]
 80107b2:	68da      	ldr	r2, [r3, #12]
 80107b4:	687b      	ldr	r3, [r7, #4]
 80107b6:	681b      	ldr	r3, [r3, #0]
 80107b8:	430a      	orrs	r2, r1
 80107ba:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80107bc:	687b      	ldr	r3, [r7, #4]
 80107be:	699b      	ldr	r3, [r3, #24]
 80107c0:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80107c2:	687b      	ldr	r3, [r7, #4]
 80107c4:	681b      	ldr	r3, [r3, #0]
 80107c6:	4ab5      	ldr	r2, [pc, #724]	; (8010a9c <UART_SetConfig+0x330>)
 80107c8:	4293      	cmp	r3, r2
 80107ca:	d004      	beq.n	80107d6 <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80107cc:	687b      	ldr	r3, [r7, #4]
 80107ce:	6a1b      	ldr	r3, [r3, #32]
 80107d0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80107d2:	4313      	orrs	r3, r2
 80107d4:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80107d6:	687b      	ldr	r3, [r7, #4]
 80107d8:	681b      	ldr	r3, [r3, #0]
 80107da:	689a      	ldr	r2, [r3, #8]
 80107dc:	4bb0      	ldr	r3, [pc, #704]	; (8010aa0 <UART_SetConfig+0x334>)
 80107de:	4013      	ands	r3, r2
 80107e0:	687a      	ldr	r2, [r7, #4]
 80107e2:	6812      	ldr	r2, [r2, #0]
 80107e4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80107e6:	430b      	orrs	r3, r1
 80107e8:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80107ea:	687b      	ldr	r3, [r7, #4]
 80107ec:	681b      	ldr	r3, [r3, #0]
 80107ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80107f0:	f023 010f 	bic.w	r1, r3, #15
 80107f4:	687b      	ldr	r3, [r7, #4]
 80107f6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80107f8:	687b      	ldr	r3, [r7, #4]
 80107fa:	681b      	ldr	r3, [r3, #0]
 80107fc:	430a      	orrs	r2, r1
 80107fe:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8010800:	687b      	ldr	r3, [r7, #4]
 8010802:	681b      	ldr	r3, [r3, #0]
 8010804:	4aa7      	ldr	r2, [pc, #668]	; (8010aa4 <UART_SetConfig+0x338>)
 8010806:	4293      	cmp	r3, r2
 8010808:	d176      	bne.n	80108f8 <UART_SetConfig+0x18c>
 801080a:	4ba7      	ldr	r3, [pc, #668]	; (8010aa8 <UART_SetConfig+0x33c>)
 801080c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801080e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8010812:	2b28      	cmp	r3, #40	; 0x28
 8010814:	d86c      	bhi.n	80108f0 <UART_SetConfig+0x184>
 8010816:	a201      	add	r2, pc, #4	; (adr r2, 801081c <UART_SetConfig+0xb0>)
 8010818:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801081c:	080108c1 	.word	0x080108c1
 8010820:	080108f1 	.word	0x080108f1
 8010824:	080108f1 	.word	0x080108f1
 8010828:	080108f1 	.word	0x080108f1
 801082c:	080108f1 	.word	0x080108f1
 8010830:	080108f1 	.word	0x080108f1
 8010834:	080108f1 	.word	0x080108f1
 8010838:	080108f1 	.word	0x080108f1
 801083c:	080108c9 	.word	0x080108c9
 8010840:	080108f1 	.word	0x080108f1
 8010844:	080108f1 	.word	0x080108f1
 8010848:	080108f1 	.word	0x080108f1
 801084c:	080108f1 	.word	0x080108f1
 8010850:	080108f1 	.word	0x080108f1
 8010854:	080108f1 	.word	0x080108f1
 8010858:	080108f1 	.word	0x080108f1
 801085c:	080108d1 	.word	0x080108d1
 8010860:	080108f1 	.word	0x080108f1
 8010864:	080108f1 	.word	0x080108f1
 8010868:	080108f1 	.word	0x080108f1
 801086c:	080108f1 	.word	0x080108f1
 8010870:	080108f1 	.word	0x080108f1
 8010874:	080108f1 	.word	0x080108f1
 8010878:	080108f1 	.word	0x080108f1
 801087c:	080108d9 	.word	0x080108d9
 8010880:	080108f1 	.word	0x080108f1
 8010884:	080108f1 	.word	0x080108f1
 8010888:	080108f1 	.word	0x080108f1
 801088c:	080108f1 	.word	0x080108f1
 8010890:	080108f1 	.word	0x080108f1
 8010894:	080108f1 	.word	0x080108f1
 8010898:	080108f1 	.word	0x080108f1
 801089c:	080108e1 	.word	0x080108e1
 80108a0:	080108f1 	.word	0x080108f1
 80108a4:	080108f1 	.word	0x080108f1
 80108a8:	080108f1 	.word	0x080108f1
 80108ac:	080108f1 	.word	0x080108f1
 80108b0:	080108f1 	.word	0x080108f1
 80108b4:	080108f1 	.word	0x080108f1
 80108b8:	080108f1 	.word	0x080108f1
 80108bc:	080108e9 	.word	0x080108e9
 80108c0:	2301      	movs	r3, #1
 80108c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80108c6:	e222      	b.n	8010d0e <UART_SetConfig+0x5a2>
 80108c8:	2304      	movs	r3, #4
 80108ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80108ce:	e21e      	b.n	8010d0e <UART_SetConfig+0x5a2>
 80108d0:	2308      	movs	r3, #8
 80108d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80108d6:	e21a      	b.n	8010d0e <UART_SetConfig+0x5a2>
 80108d8:	2310      	movs	r3, #16
 80108da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80108de:	e216      	b.n	8010d0e <UART_SetConfig+0x5a2>
 80108e0:	2320      	movs	r3, #32
 80108e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80108e6:	e212      	b.n	8010d0e <UART_SetConfig+0x5a2>
 80108e8:	2340      	movs	r3, #64	; 0x40
 80108ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80108ee:	e20e      	b.n	8010d0e <UART_SetConfig+0x5a2>
 80108f0:	2380      	movs	r3, #128	; 0x80
 80108f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80108f6:	e20a      	b.n	8010d0e <UART_SetConfig+0x5a2>
 80108f8:	687b      	ldr	r3, [r7, #4]
 80108fa:	681b      	ldr	r3, [r3, #0]
 80108fc:	4a6b      	ldr	r2, [pc, #428]	; (8010aac <UART_SetConfig+0x340>)
 80108fe:	4293      	cmp	r3, r2
 8010900:	d130      	bne.n	8010964 <UART_SetConfig+0x1f8>
 8010902:	4b69      	ldr	r3, [pc, #420]	; (8010aa8 <UART_SetConfig+0x33c>)
 8010904:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010906:	f003 0307 	and.w	r3, r3, #7
 801090a:	2b05      	cmp	r3, #5
 801090c:	d826      	bhi.n	801095c <UART_SetConfig+0x1f0>
 801090e:	a201      	add	r2, pc, #4	; (adr r2, 8010914 <UART_SetConfig+0x1a8>)
 8010910:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010914:	0801092d 	.word	0x0801092d
 8010918:	08010935 	.word	0x08010935
 801091c:	0801093d 	.word	0x0801093d
 8010920:	08010945 	.word	0x08010945
 8010924:	0801094d 	.word	0x0801094d
 8010928:	08010955 	.word	0x08010955
 801092c:	2300      	movs	r3, #0
 801092e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010932:	e1ec      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010934:	2304      	movs	r3, #4
 8010936:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 801093a:	e1e8      	b.n	8010d0e <UART_SetConfig+0x5a2>
 801093c:	2308      	movs	r3, #8
 801093e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010942:	e1e4      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010944:	2310      	movs	r3, #16
 8010946:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 801094a:	e1e0      	b.n	8010d0e <UART_SetConfig+0x5a2>
 801094c:	2320      	movs	r3, #32
 801094e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010952:	e1dc      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010954:	2340      	movs	r3, #64	; 0x40
 8010956:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 801095a:	e1d8      	b.n	8010d0e <UART_SetConfig+0x5a2>
 801095c:	2380      	movs	r3, #128	; 0x80
 801095e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010962:	e1d4      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010964:	687b      	ldr	r3, [r7, #4]
 8010966:	681b      	ldr	r3, [r3, #0]
 8010968:	4a51      	ldr	r2, [pc, #324]	; (8010ab0 <UART_SetConfig+0x344>)
 801096a:	4293      	cmp	r3, r2
 801096c:	d130      	bne.n	80109d0 <UART_SetConfig+0x264>
 801096e:	4b4e      	ldr	r3, [pc, #312]	; (8010aa8 <UART_SetConfig+0x33c>)
 8010970:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010972:	f003 0307 	and.w	r3, r3, #7
 8010976:	2b05      	cmp	r3, #5
 8010978:	d826      	bhi.n	80109c8 <UART_SetConfig+0x25c>
 801097a:	a201      	add	r2, pc, #4	; (adr r2, 8010980 <UART_SetConfig+0x214>)
 801097c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010980:	08010999 	.word	0x08010999
 8010984:	080109a1 	.word	0x080109a1
 8010988:	080109a9 	.word	0x080109a9
 801098c:	080109b1 	.word	0x080109b1
 8010990:	080109b9 	.word	0x080109b9
 8010994:	080109c1 	.word	0x080109c1
 8010998:	2300      	movs	r3, #0
 801099a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 801099e:	e1b6      	b.n	8010d0e <UART_SetConfig+0x5a2>
 80109a0:	2304      	movs	r3, #4
 80109a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80109a6:	e1b2      	b.n	8010d0e <UART_SetConfig+0x5a2>
 80109a8:	2308      	movs	r3, #8
 80109aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80109ae:	e1ae      	b.n	8010d0e <UART_SetConfig+0x5a2>
 80109b0:	2310      	movs	r3, #16
 80109b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80109b6:	e1aa      	b.n	8010d0e <UART_SetConfig+0x5a2>
 80109b8:	2320      	movs	r3, #32
 80109ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80109be:	e1a6      	b.n	8010d0e <UART_SetConfig+0x5a2>
 80109c0:	2340      	movs	r3, #64	; 0x40
 80109c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80109c6:	e1a2      	b.n	8010d0e <UART_SetConfig+0x5a2>
 80109c8:	2380      	movs	r3, #128	; 0x80
 80109ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80109ce:	e19e      	b.n	8010d0e <UART_SetConfig+0x5a2>
 80109d0:	687b      	ldr	r3, [r7, #4]
 80109d2:	681b      	ldr	r3, [r3, #0]
 80109d4:	4a37      	ldr	r2, [pc, #220]	; (8010ab4 <UART_SetConfig+0x348>)
 80109d6:	4293      	cmp	r3, r2
 80109d8:	d130      	bne.n	8010a3c <UART_SetConfig+0x2d0>
 80109da:	4b33      	ldr	r3, [pc, #204]	; (8010aa8 <UART_SetConfig+0x33c>)
 80109dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80109de:	f003 0307 	and.w	r3, r3, #7
 80109e2:	2b05      	cmp	r3, #5
 80109e4:	d826      	bhi.n	8010a34 <UART_SetConfig+0x2c8>
 80109e6:	a201      	add	r2, pc, #4	; (adr r2, 80109ec <UART_SetConfig+0x280>)
 80109e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80109ec:	08010a05 	.word	0x08010a05
 80109f0:	08010a0d 	.word	0x08010a0d
 80109f4:	08010a15 	.word	0x08010a15
 80109f8:	08010a1d 	.word	0x08010a1d
 80109fc:	08010a25 	.word	0x08010a25
 8010a00:	08010a2d 	.word	0x08010a2d
 8010a04:	2300      	movs	r3, #0
 8010a06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010a0a:	e180      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010a0c:	2304      	movs	r3, #4
 8010a0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010a12:	e17c      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010a14:	2308      	movs	r3, #8
 8010a16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010a1a:	e178      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010a1c:	2310      	movs	r3, #16
 8010a1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010a22:	e174      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010a24:	2320      	movs	r3, #32
 8010a26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010a2a:	e170      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010a2c:	2340      	movs	r3, #64	; 0x40
 8010a2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010a32:	e16c      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010a34:	2380      	movs	r3, #128	; 0x80
 8010a36:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010a3a:	e168      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010a3c:	687b      	ldr	r3, [r7, #4]
 8010a3e:	681b      	ldr	r3, [r3, #0]
 8010a40:	4a1d      	ldr	r2, [pc, #116]	; (8010ab8 <UART_SetConfig+0x34c>)
 8010a42:	4293      	cmp	r3, r2
 8010a44:	d142      	bne.n	8010acc <UART_SetConfig+0x360>
 8010a46:	4b18      	ldr	r3, [pc, #96]	; (8010aa8 <UART_SetConfig+0x33c>)
 8010a48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010a4a:	f003 0307 	and.w	r3, r3, #7
 8010a4e:	2b05      	cmp	r3, #5
 8010a50:	d838      	bhi.n	8010ac4 <UART_SetConfig+0x358>
 8010a52:	a201      	add	r2, pc, #4	; (adr r2, 8010a58 <UART_SetConfig+0x2ec>)
 8010a54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010a58:	08010a71 	.word	0x08010a71
 8010a5c:	08010a79 	.word	0x08010a79
 8010a60:	08010a81 	.word	0x08010a81
 8010a64:	08010a89 	.word	0x08010a89
 8010a68:	08010a91 	.word	0x08010a91
 8010a6c:	08010abd 	.word	0x08010abd
 8010a70:	2300      	movs	r3, #0
 8010a72:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010a76:	e14a      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010a78:	2304      	movs	r3, #4
 8010a7a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010a7e:	e146      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010a80:	2308      	movs	r3, #8
 8010a82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010a86:	e142      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010a88:	2310      	movs	r3, #16
 8010a8a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010a8e:	e13e      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010a90:	2320      	movs	r3, #32
 8010a92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010a96:	e13a      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010a98:	cfff69f3 	.word	0xcfff69f3
 8010a9c:	58000c00 	.word	0x58000c00
 8010aa0:	11fff4ff 	.word	0x11fff4ff
 8010aa4:	40011000 	.word	0x40011000
 8010aa8:	58024400 	.word	0x58024400
 8010aac:	40004400 	.word	0x40004400
 8010ab0:	40004800 	.word	0x40004800
 8010ab4:	40004c00 	.word	0x40004c00
 8010ab8:	40005000 	.word	0x40005000
 8010abc:	2340      	movs	r3, #64	; 0x40
 8010abe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010ac2:	e124      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010ac4:	2380      	movs	r3, #128	; 0x80
 8010ac6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010aca:	e120      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010acc:	687b      	ldr	r3, [r7, #4]
 8010ace:	681b      	ldr	r3, [r3, #0]
 8010ad0:	4acc      	ldr	r2, [pc, #816]	; (8010e04 <UART_SetConfig+0x698>)
 8010ad2:	4293      	cmp	r3, r2
 8010ad4:	d176      	bne.n	8010bc4 <UART_SetConfig+0x458>
 8010ad6:	4bcc      	ldr	r3, [pc, #816]	; (8010e08 <UART_SetConfig+0x69c>)
 8010ad8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010ada:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8010ade:	2b28      	cmp	r3, #40	; 0x28
 8010ae0:	d86c      	bhi.n	8010bbc <UART_SetConfig+0x450>
 8010ae2:	a201      	add	r2, pc, #4	; (adr r2, 8010ae8 <UART_SetConfig+0x37c>)
 8010ae4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010ae8:	08010b8d 	.word	0x08010b8d
 8010aec:	08010bbd 	.word	0x08010bbd
 8010af0:	08010bbd 	.word	0x08010bbd
 8010af4:	08010bbd 	.word	0x08010bbd
 8010af8:	08010bbd 	.word	0x08010bbd
 8010afc:	08010bbd 	.word	0x08010bbd
 8010b00:	08010bbd 	.word	0x08010bbd
 8010b04:	08010bbd 	.word	0x08010bbd
 8010b08:	08010b95 	.word	0x08010b95
 8010b0c:	08010bbd 	.word	0x08010bbd
 8010b10:	08010bbd 	.word	0x08010bbd
 8010b14:	08010bbd 	.word	0x08010bbd
 8010b18:	08010bbd 	.word	0x08010bbd
 8010b1c:	08010bbd 	.word	0x08010bbd
 8010b20:	08010bbd 	.word	0x08010bbd
 8010b24:	08010bbd 	.word	0x08010bbd
 8010b28:	08010b9d 	.word	0x08010b9d
 8010b2c:	08010bbd 	.word	0x08010bbd
 8010b30:	08010bbd 	.word	0x08010bbd
 8010b34:	08010bbd 	.word	0x08010bbd
 8010b38:	08010bbd 	.word	0x08010bbd
 8010b3c:	08010bbd 	.word	0x08010bbd
 8010b40:	08010bbd 	.word	0x08010bbd
 8010b44:	08010bbd 	.word	0x08010bbd
 8010b48:	08010ba5 	.word	0x08010ba5
 8010b4c:	08010bbd 	.word	0x08010bbd
 8010b50:	08010bbd 	.word	0x08010bbd
 8010b54:	08010bbd 	.word	0x08010bbd
 8010b58:	08010bbd 	.word	0x08010bbd
 8010b5c:	08010bbd 	.word	0x08010bbd
 8010b60:	08010bbd 	.word	0x08010bbd
 8010b64:	08010bbd 	.word	0x08010bbd
 8010b68:	08010bad 	.word	0x08010bad
 8010b6c:	08010bbd 	.word	0x08010bbd
 8010b70:	08010bbd 	.word	0x08010bbd
 8010b74:	08010bbd 	.word	0x08010bbd
 8010b78:	08010bbd 	.word	0x08010bbd
 8010b7c:	08010bbd 	.word	0x08010bbd
 8010b80:	08010bbd 	.word	0x08010bbd
 8010b84:	08010bbd 	.word	0x08010bbd
 8010b88:	08010bb5 	.word	0x08010bb5
 8010b8c:	2301      	movs	r3, #1
 8010b8e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010b92:	e0bc      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010b94:	2304      	movs	r3, #4
 8010b96:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010b9a:	e0b8      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010b9c:	2308      	movs	r3, #8
 8010b9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010ba2:	e0b4      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010ba4:	2310      	movs	r3, #16
 8010ba6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010baa:	e0b0      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010bac:	2320      	movs	r3, #32
 8010bae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010bb2:	e0ac      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010bb4:	2340      	movs	r3, #64	; 0x40
 8010bb6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010bba:	e0a8      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010bbc:	2380      	movs	r3, #128	; 0x80
 8010bbe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010bc2:	e0a4      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010bc4:	687b      	ldr	r3, [r7, #4]
 8010bc6:	681b      	ldr	r3, [r3, #0]
 8010bc8:	4a90      	ldr	r2, [pc, #576]	; (8010e0c <UART_SetConfig+0x6a0>)
 8010bca:	4293      	cmp	r3, r2
 8010bcc:	d130      	bne.n	8010c30 <UART_SetConfig+0x4c4>
 8010bce:	4b8e      	ldr	r3, [pc, #568]	; (8010e08 <UART_SetConfig+0x69c>)
 8010bd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010bd2:	f003 0307 	and.w	r3, r3, #7
 8010bd6:	2b05      	cmp	r3, #5
 8010bd8:	d826      	bhi.n	8010c28 <UART_SetConfig+0x4bc>
 8010bda:	a201      	add	r2, pc, #4	; (adr r2, 8010be0 <UART_SetConfig+0x474>)
 8010bdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010be0:	08010bf9 	.word	0x08010bf9
 8010be4:	08010c01 	.word	0x08010c01
 8010be8:	08010c09 	.word	0x08010c09
 8010bec:	08010c11 	.word	0x08010c11
 8010bf0:	08010c19 	.word	0x08010c19
 8010bf4:	08010c21 	.word	0x08010c21
 8010bf8:	2300      	movs	r3, #0
 8010bfa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010bfe:	e086      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010c00:	2304      	movs	r3, #4
 8010c02:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010c06:	e082      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010c08:	2308      	movs	r3, #8
 8010c0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010c0e:	e07e      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010c10:	2310      	movs	r3, #16
 8010c12:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010c16:	e07a      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010c18:	2320      	movs	r3, #32
 8010c1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010c1e:	e076      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010c20:	2340      	movs	r3, #64	; 0x40
 8010c22:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010c26:	e072      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010c28:	2380      	movs	r3, #128	; 0x80
 8010c2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010c2e:	e06e      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010c30:	687b      	ldr	r3, [r7, #4]
 8010c32:	681b      	ldr	r3, [r3, #0]
 8010c34:	4a76      	ldr	r2, [pc, #472]	; (8010e10 <UART_SetConfig+0x6a4>)
 8010c36:	4293      	cmp	r3, r2
 8010c38:	d130      	bne.n	8010c9c <UART_SetConfig+0x530>
 8010c3a:	4b73      	ldr	r3, [pc, #460]	; (8010e08 <UART_SetConfig+0x69c>)
 8010c3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010c3e:	f003 0307 	and.w	r3, r3, #7
 8010c42:	2b05      	cmp	r3, #5
 8010c44:	d826      	bhi.n	8010c94 <UART_SetConfig+0x528>
 8010c46:	a201      	add	r2, pc, #4	; (adr r2, 8010c4c <UART_SetConfig+0x4e0>)
 8010c48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010c4c:	08010c65 	.word	0x08010c65
 8010c50:	08010c6d 	.word	0x08010c6d
 8010c54:	08010c75 	.word	0x08010c75
 8010c58:	08010c7d 	.word	0x08010c7d
 8010c5c:	08010c85 	.word	0x08010c85
 8010c60:	08010c8d 	.word	0x08010c8d
 8010c64:	2300      	movs	r3, #0
 8010c66:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010c6a:	e050      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010c6c:	2304      	movs	r3, #4
 8010c6e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010c72:	e04c      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010c74:	2308      	movs	r3, #8
 8010c76:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010c7a:	e048      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010c7c:	2310      	movs	r3, #16
 8010c7e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010c82:	e044      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010c84:	2320      	movs	r3, #32
 8010c86:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010c8a:	e040      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010c8c:	2340      	movs	r3, #64	; 0x40
 8010c8e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010c92:	e03c      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010c94:	2380      	movs	r3, #128	; 0x80
 8010c96:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010c9a:	e038      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010c9c:	687b      	ldr	r3, [r7, #4]
 8010c9e:	681b      	ldr	r3, [r3, #0]
 8010ca0:	4a5c      	ldr	r2, [pc, #368]	; (8010e14 <UART_SetConfig+0x6a8>)
 8010ca2:	4293      	cmp	r3, r2
 8010ca4:	d130      	bne.n	8010d08 <UART_SetConfig+0x59c>
 8010ca6:	4b58      	ldr	r3, [pc, #352]	; (8010e08 <UART_SetConfig+0x69c>)
 8010ca8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010caa:	f003 0307 	and.w	r3, r3, #7
 8010cae:	2b05      	cmp	r3, #5
 8010cb0:	d826      	bhi.n	8010d00 <UART_SetConfig+0x594>
 8010cb2:	a201      	add	r2, pc, #4	; (adr r2, 8010cb8 <UART_SetConfig+0x54c>)
 8010cb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010cb8:	08010cd1 	.word	0x08010cd1
 8010cbc:	08010cd9 	.word	0x08010cd9
 8010cc0:	08010ce1 	.word	0x08010ce1
 8010cc4:	08010ce9 	.word	0x08010ce9
 8010cc8:	08010cf1 	.word	0x08010cf1
 8010ccc:	08010cf9 	.word	0x08010cf9
 8010cd0:	2302      	movs	r3, #2
 8010cd2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010cd6:	e01a      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010cd8:	2304      	movs	r3, #4
 8010cda:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010cde:	e016      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010ce0:	2308      	movs	r3, #8
 8010ce2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010ce6:	e012      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010ce8:	2310      	movs	r3, #16
 8010cea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010cee:	e00e      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010cf0:	2320      	movs	r3, #32
 8010cf2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010cf6:	e00a      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010cf8:	2340      	movs	r3, #64	; 0x40
 8010cfa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010cfe:	e006      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010d00:	2380      	movs	r3, #128	; 0x80
 8010d02:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010d06:	e002      	b.n	8010d0e <UART_SetConfig+0x5a2>
 8010d08:	2380      	movs	r3, #128	; 0x80
 8010d0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8010d0e:	687b      	ldr	r3, [r7, #4]
 8010d10:	681b      	ldr	r3, [r3, #0]
 8010d12:	4a40      	ldr	r2, [pc, #256]	; (8010e14 <UART_SetConfig+0x6a8>)
 8010d14:	4293      	cmp	r3, r2
 8010d16:	f040 80ef 	bne.w	8010ef8 <UART_SetConfig+0x78c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8010d1a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8010d1e:	2b20      	cmp	r3, #32
 8010d20:	dc46      	bgt.n	8010db0 <UART_SetConfig+0x644>
 8010d22:	2b02      	cmp	r3, #2
 8010d24:	f2c0 8081 	blt.w	8010e2a <UART_SetConfig+0x6be>
 8010d28:	3b02      	subs	r3, #2
 8010d2a:	2b1e      	cmp	r3, #30
 8010d2c:	d87d      	bhi.n	8010e2a <UART_SetConfig+0x6be>
 8010d2e:	a201      	add	r2, pc, #4	; (adr r2, 8010d34 <UART_SetConfig+0x5c8>)
 8010d30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010d34:	08010db7 	.word	0x08010db7
 8010d38:	08010e2b 	.word	0x08010e2b
 8010d3c:	08010dbf 	.word	0x08010dbf
 8010d40:	08010e2b 	.word	0x08010e2b
 8010d44:	08010e2b 	.word	0x08010e2b
 8010d48:	08010e2b 	.word	0x08010e2b
 8010d4c:	08010dcf 	.word	0x08010dcf
 8010d50:	08010e2b 	.word	0x08010e2b
 8010d54:	08010e2b 	.word	0x08010e2b
 8010d58:	08010e2b 	.word	0x08010e2b
 8010d5c:	08010e2b 	.word	0x08010e2b
 8010d60:	08010e2b 	.word	0x08010e2b
 8010d64:	08010e2b 	.word	0x08010e2b
 8010d68:	08010e2b 	.word	0x08010e2b
 8010d6c:	08010ddf 	.word	0x08010ddf
 8010d70:	08010e2b 	.word	0x08010e2b
 8010d74:	08010e2b 	.word	0x08010e2b
 8010d78:	08010e2b 	.word	0x08010e2b
 8010d7c:	08010e2b 	.word	0x08010e2b
 8010d80:	08010e2b 	.word	0x08010e2b
 8010d84:	08010e2b 	.word	0x08010e2b
 8010d88:	08010e2b 	.word	0x08010e2b
 8010d8c:	08010e2b 	.word	0x08010e2b
 8010d90:	08010e2b 	.word	0x08010e2b
 8010d94:	08010e2b 	.word	0x08010e2b
 8010d98:	08010e2b 	.word	0x08010e2b
 8010d9c:	08010e2b 	.word	0x08010e2b
 8010da0:	08010e2b 	.word	0x08010e2b
 8010da4:	08010e2b 	.word	0x08010e2b
 8010da8:	08010e2b 	.word	0x08010e2b
 8010dac:	08010e1d 	.word	0x08010e1d
 8010db0:	2b40      	cmp	r3, #64	; 0x40
 8010db2:	d036      	beq.n	8010e22 <UART_SetConfig+0x6b6>
 8010db4:	e039      	b.n	8010e2a <UART_SetConfig+0x6be>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8010db6:	f7fc f963 	bl	800d080 <HAL_RCCEx_GetD3PCLK1Freq>
 8010dba:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8010dbc:	e03b      	b.n	8010e36 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010dbe:	f107 0314 	add.w	r3, r7, #20
 8010dc2:	4618      	mov	r0, r3
 8010dc4:	f7fc f972 	bl	800d0ac <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8010dc8:	69bb      	ldr	r3, [r7, #24]
 8010dca:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8010dcc:	e033      	b.n	8010e36 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010dce:	f107 0308 	add.w	r3, r7, #8
 8010dd2:	4618      	mov	r0, r3
 8010dd4:	f7fc fabe 	bl	800d354 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010dd8:	68fb      	ldr	r3, [r7, #12]
 8010dda:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8010ddc:	e02b      	b.n	8010e36 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010dde:	4b0a      	ldr	r3, [pc, #40]	; (8010e08 <UART_SetConfig+0x69c>)
 8010de0:	681b      	ldr	r3, [r3, #0]
 8010de2:	f003 0320 	and.w	r3, r3, #32
 8010de6:	2b00      	cmp	r3, #0
 8010de8:	d009      	beq.n	8010dfe <UART_SetConfig+0x692>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8010dea:	4b07      	ldr	r3, [pc, #28]	; (8010e08 <UART_SetConfig+0x69c>)
 8010dec:	681b      	ldr	r3, [r3, #0]
 8010dee:	08db      	lsrs	r3, r3, #3
 8010df0:	f003 0303 	and.w	r3, r3, #3
 8010df4:	4a08      	ldr	r2, [pc, #32]	; (8010e18 <UART_SetConfig+0x6ac>)
 8010df6:	fa22 f303 	lsr.w	r3, r2, r3
 8010dfa:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010dfc:	e01b      	b.n	8010e36 <UART_SetConfig+0x6ca>
          pclk = (uint32_t) HSI_VALUE;
 8010dfe:	4b06      	ldr	r3, [pc, #24]	; (8010e18 <UART_SetConfig+0x6ac>)
 8010e00:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8010e02:	e018      	b.n	8010e36 <UART_SetConfig+0x6ca>
 8010e04:	40011400 	.word	0x40011400
 8010e08:	58024400 	.word	0x58024400
 8010e0c:	40007800 	.word	0x40007800
 8010e10:	40007c00 	.word	0x40007c00
 8010e14:	58000c00 	.word	0x58000c00
 8010e18:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010e1c:	4bc4      	ldr	r3, [pc, #784]	; (8011130 <UART_SetConfig+0x9c4>)
 8010e1e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8010e20:	e009      	b.n	8010e36 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010e22:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010e26:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8010e28:	e005      	b.n	8010e36 <UART_SetConfig+0x6ca>
      default:
        pclk = 0U;
 8010e2a:	2300      	movs	r3, #0
 8010e2c:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8010e2e:	2301      	movs	r3, #1
 8010e30:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8010e34:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8010e36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010e38:	2b00      	cmp	r3, #0
 8010e3a:	f000 81da 	beq.w	80111f2 <UART_SetConfig+0xa86>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8010e3e:	687b      	ldr	r3, [r7, #4]
 8010e40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010e42:	4abc      	ldr	r2, [pc, #752]	; (8011134 <UART_SetConfig+0x9c8>)
 8010e44:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010e48:	461a      	mov	r2, r3
 8010e4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010e4c:	fbb3 f3f2 	udiv	r3, r3, r2
 8010e50:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010e52:	687b      	ldr	r3, [r7, #4]
 8010e54:	685a      	ldr	r2, [r3, #4]
 8010e56:	4613      	mov	r3, r2
 8010e58:	005b      	lsls	r3, r3, #1
 8010e5a:	4413      	add	r3, r2
 8010e5c:	6a3a      	ldr	r2, [r7, #32]
 8010e5e:	429a      	cmp	r2, r3
 8010e60:	d305      	bcc.n	8010e6e <UART_SetConfig+0x702>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8010e62:	687b      	ldr	r3, [r7, #4]
 8010e64:	685b      	ldr	r3, [r3, #4]
 8010e66:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010e68:	6a3a      	ldr	r2, [r7, #32]
 8010e6a:	429a      	cmp	r2, r3
 8010e6c:	d903      	bls.n	8010e76 <UART_SetConfig+0x70a>
      {
        ret = HAL_ERROR;
 8010e6e:	2301      	movs	r3, #1
 8010e70:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8010e74:	e1bd      	b.n	80111f2 <UART_SetConfig+0xa86>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010e76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010e78:	4618      	mov	r0, r3
 8010e7a:	f04f 0100 	mov.w	r1, #0
 8010e7e:	687b      	ldr	r3, [r7, #4]
 8010e80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010e82:	4aac      	ldr	r2, [pc, #688]	; (8011134 <UART_SetConfig+0x9c8>)
 8010e84:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010e88:	b29a      	uxth	r2, r3
 8010e8a:	f04f 0300 	mov.w	r3, #0
 8010e8e:	f7ef fa7f 	bl	8000390 <__aeabi_uldivmod>
 8010e92:	4602      	mov	r2, r0
 8010e94:	460b      	mov	r3, r1
 8010e96:	4610      	mov	r0, r2
 8010e98:	4619      	mov	r1, r3
 8010e9a:	f04f 0200 	mov.w	r2, #0
 8010e9e:	f04f 0300 	mov.w	r3, #0
 8010ea2:	020b      	lsls	r3, r1, #8
 8010ea4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8010ea8:	0202      	lsls	r2, r0, #8
 8010eaa:	6879      	ldr	r1, [r7, #4]
 8010eac:	6849      	ldr	r1, [r1, #4]
 8010eae:	0849      	lsrs	r1, r1, #1
 8010eb0:	4608      	mov	r0, r1
 8010eb2:	f04f 0100 	mov.w	r1, #0
 8010eb6:	1814      	adds	r4, r2, r0
 8010eb8:	eb43 0501 	adc.w	r5, r3, r1
 8010ebc:	687b      	ldr	r3, [r7, #4]
 8010ebe:	685b      	ldr	r3, [r3, #4]
 8010ec0:	461a      	mov	r2, r3
 8010ec2:	f04f 0300 	mov.w	r3, #0
 8010ec6:	4620      	mov	r0, r4
 8010ec8:	4629      	mov	r1, r5
 8010eca:	f7ef fa61 	bl	8000390 <__aeabi_uldivmod>
 8010ece:	4602      	mov	r2, r0
 8010ed0:	460b      	mov	r3, r1
 8010ed2:	4613      	mov	r3, r2
 8010ed4:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8010ed6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ed8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8010edc:	d308      	bcc.n	8010ef0 <UART_SetConfig+0x784>
 8010ede:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ee0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8010ee4:	d204      	bcs.n	8010ef0 <UART_SetConfig+0x784>
        {
          huart->Instance->BRR = usartdiv;
 8010ee6:	687b      	ldr	r3, [r7, #4]
 8010ee8:	681b      	ldr	r3, [r3, #0]
 8010eea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010eec:	60da      	str	r2, [r3, #12]
 8010eee:	e180      	b.n	80111f2 <UART_SetConfig+0xa86>
        }
        else
        {
          ret = HAL_ERROR;
 8010ef0:	2301      	movs	r3, #1
 8010ef2:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8010ef6:	e17c      	b.n	80111f2 <UART_SetConfig+0xa86>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010ef8:	687b      	ldr	r3, [r7, #4]
 8010efa:	69db      	ldr	r3, [r3, #28]
 8010efc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8010f00:	f040 80bf 	bne.w	8011082 <UART_SetConfig+0x916>
  {
    switch (clocksource)
 8010f04:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8010f08:	2b20      	cmp	r3, #32
 8010f0a:	dc49      	bgt.n	8010fa0 <UART_SetConfig+0x834>
 8010f0c:	2b00      	cmp	r3, #0
 8010f0e:	db7c      	blt.n	801100a <UART_SetConfig+0x89e>
 8010f10:	2b20      	cmp	r3, #32
 8010f12:	d87a      	bhi.n	801100a <UART_SetConfig+0x89e>
 8010f14:	a201      	add	r2, pc, #4	; (adr r2, 8010f1c <UART_SetConfig+0x7b0>)
 8010f16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010f1a:	bf00      	nop
 8010f1c:	08010fa7 	.word	0x08010fa7
 8010f20:	08010faf 	.word	0x08010faf
 8010f24:	0801100b 	.word	0x0801100b
 8010f28:	0801100b 	.word	0x0801100b
 8010f2c:	08010fb7 	.word	0x08010fb7
 8010f30:	0801100b 	.word	0x0801100b
 8010f34:	0801100b 	.word	0x0801100b
 8010f38:	0801100b 	.word	0x0801100b
 8010f3c:	08010fc7 	.word	0x08010fc7
 8010f40:	0801100b 	.word	0x0801100b
 8010f44:	0801100b 	.word	0x0801100b
 8010f48:	0801100b 	.word	0x0801100b
 8010f4c:	0801100b 	.word	0x0801100b
 8010f50:	0801100b 	.word	0x0801100b
 8010f54:	0801100b 	.word	0x0801100b
 8010f58:	0801100b 	.word	0x0801100b
 8010f5c:	08010fd7 	.word	0x08010fd7
 8010f60:	0801100b 	.word	0x0801100b
 8010f64:	0801100b 	.word	0x0801100b
 8010f68:	0801100b 	.word	0x0801100b
 8010f6c:	0801100b 	.word	0x0801100b
 8010f70:	0801100b 	.word	0x0801100b
 8010f74:	0801100b 	.word	0x0801100b
 8010f78:	0801100b 	.word	0x0801100b
 8010f7c:	0801100b 	.word	0x0801100b
 8010f80:	0801100b 	.word	0x0801100b
 8010f84:	0801100b 	.word	0x0801100b
 8010f88:	0801100b 	.word	0x0801100b
 8010f8c:	0801100b 	.word	0x0801100b
 8010f90:	0801100b 	.word	0x0801100b
 8010f94:	0801100b 	.word	0x0801100b
 8010f98:	0801100b 	.word	0x0801100b
 8010f9c:	08010ffd 	.word	0x08010ffd
 8010fa0:	2b40      	cmp	r3, #64	; 0x40
 8010fa2:	d02e      	beq.n	8011002 <UART_SetConfig+0x896>
 8010fa4:	e031      	b.n	801100a <UART_SetConfig+0x89e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010fa6:	f7fb f8ff 	bl	800c1a8 <HAL_RCC_GetPCLK1Freq>
 8010faa:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8010fac:	e033      	b.n	8011016 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010fae:	f7fb f911 	bl	800c1d4 <HAL_RCC_GetPCLK2Freq>
 8010fb2:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8010fb4:	e02f      	b.n	8011016 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010fb6:	f107 0314 	add.w	r3, r7, #20
 8010fba:	4618      	mov	r0, r3
 8010fbc:	f7fc f876 	bl	800d0ac <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8010fc0:	69bb      	ldr	r3, [r7, #24]
 8010fc2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8010fc4:	e027      	b.n	8011016 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010fc6:	f107 0308 	add.w	r3, r7, #8
 8010fca:	4618      	mov	r0, r3
 8010fcc:	f7fc f9c2 	bl	800d354 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010fd0:	68fb      	ldr	r3, [r7, #12]
 8010fd2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8010fd4:	e01f      	b.n	8011016 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010fd6:	4b58      	ldr	r3, [pc, #352]	; (8011138 <UART_SetConfig+0x9cc>)
 8010fd8:	681b      	ldr	r3, [r3, #0]
 8010fda:	f003 0320 	and.w	r3, r3, #32
 8010fde:	2b00      	cmp	r3, #0
 8010fe0:	d009      	beq.n	8010ff6 <UART_SetConfig+0x88a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8010fe2:	4b55      	ldr	r3, [pc, #340]	; (8011138 <UART_SetConfig+0x9cc>)
 8010fe4:	681b      	ldr	r3, [r3, #0]
 8010fe6:	08db      	lsrs	r3, r3, #3
 8010fe8:	f003 0303 	and.w	r3, r3, #3
 8010fec:	4a53      	ldr	r2, [pc, #332]	; (801113c <UART_SetConfig+0x9d0>)
 8010fee:	fa22 f303 	lsr.w	r3, r2, r3
 8010ff2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010ff4:	e00f      	b.n	8011016 <UART_SetConfig+0x8aa>
          pclk = (uint32_t) HSI_VALUE;
 8010ff6:	4b51      	ldr	r3, [pc, #324]	; (801113c <UART_SetConfig+0x9d0>)
 8010ff8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8010ffa:	e00c      	b.n	8011016 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010ffc:	4b4c      	ldr	r3, [pc, #304]	; (8011130 <UART_SetConfig+0x9c4>)
 8010ffe:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8011000:	e009      	b.n	8011016 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8011002:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8011006:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8011008:	e005      	b.n	8011016 <UART_SetConfig+0x8aa>
      default:
        pclk = 0U;
 801100a:	2300      	movs	r3, #0
 801100c:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 801100e:	2301      	movs	r3, #1
 8011010:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8011014:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8011016:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011018:	2b00      	cmp	r3, #0
 801101a:	f000 80ea 	beq.w	80111f2 <UART_SetConfig+0xa86>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801101e:	687b      	ldr	r3, [r7, #4]
 8011020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011022:	4a44      	ldr	r2, [pc, #272]	; (8011134 <UART_SetConfig+0x9c8>)
 8011024:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011028:	461a      	mov	r2, r3
 801102a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801102c:	fbb3 f3f2 	udiv	r3, r3, r2
 8011030:	005a      	lsls	r2, r3, #1
 8011032:	687b      	ldr	r3, [r7, #4]
 8011034:	685b      	ldr	r3, [r3, #4]
 8011036:	085b      	lsrs	r3, r3, #1
 8011038:	441a      	add	r2, r3
 801103a:	687b      	ldr	r3, [r7, #4]
 801103c:	685b      	ldr	r3, [r3, #4]
 801103e:	fbb2 f3f3 	udiv	r3, r2, r3
 8011042:	b29b      	uxth	r3, r3
 8011044:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8011046:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011048:	2b0f      	cmp	r3, #15
 801104a:	d916      	bls.n	801107a <UART_SetConfig+0x90e>
 801104c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801104e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011052:	d212      	bcs.n	801107a <UART_SetConfig+0x90e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8011054:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011056:	b29b      	uxth	r3, r3
 8011058:	f023 030f 	bic.w	r3, r3, #15
 801105c:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 801105e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011060:	085b      	lsrs	r3, r3, #1
 8011062:	b29b      	uxth	r3, r3
 8011064:	f003 0307 	and.w	r3, r3, #7
 8011068:	b29a      	uxth	r2, r3
 801106a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801106c:	4313      	orrs	r3, r2
 801106e:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 8011070:	687b      	ldr	r3, [r7, #4]
 8011072:	681b      	ldr	r3, [r3, #0]
 8011074:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8011076:	60da      	str	r2, [r3, #12]
 8011078:	e0bb      	b.n	80111f2 <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 801107a:	2301      	movs	r3, #1
 801107c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8011080:	e0b7      	b.n	80111f2 <UART_SetConfig+0xa86>
      }
    }
  }
  else
  {
    switch (clocksource)
 8011082:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8011086:	2b20      	cmp	r3, #32
 8011088:	dc4a      	bgt.n	8011120 <UART_SetConfig+0x9b4>
 801108a:	2b00      	cmp	r3, #0
 801108c:	f2c0 8086 	blt.w	801119c <UART_SetConfig+0xa30>
 8011090:	2b20      	cmp	r3, #32
 8011092:	f200 8083 	bhi.w	801119c <UART_SetConfig+0xa30>
 8011096:	a201      	add	r2, pc, #4	; (adr r2, 801109c <UART_SetConfig+0x930>)
 8011098:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801109c:	08011127 	.word	0x08011127
 80110a0:	08011141 	.word	0x08011141
 80110a4:	0801119d 	.word	0x0801119d
 80110a8:	0801119d 	.word	0x0801119d
 80110ac:	08011149 	.word	0x08011149
 80110b0:	0801119d 	.word	0x0801119d
 80110b4:	0801119d 	.word	0x0801119d
 80110b8:	0801119d 	.word	0x0801119d
 80110bc:	08011159 	.word	0x08011159
 80110c0:	0801119d 	.word	0x0801119d
 80110c4:	0801119d 	.word	0x0801119d
 80110c8:	0801119d 	.word	0x0801119d
 80110cc:	0801119d 	.word	0x0801119d
 80110d0:	0801119d 	.word	0x0801119d
 80110d4:	0801119d 	.word	0x0801119d
 80110d8:	0801119d 	.word	0x0801119d
 80110dc:	08011169 	.word	0x08011169
 80110e0:	0801119d 	.word	0x0801119d
 80110e4:	0801119d 	.word	0x0801119d
 80110e8:	0801119d 	.word	0x0801119d
 80110ec:	0801119d 	.word	0x0801119d
 80110f0:	0801119d 	.word	0x0801119d
 80110f4:	0801119d 	.word	0x0801119d
 80110f8:	0801119d 	.word	0x0801119d
 80110fc:	0801119d 	.word	0x0801119d
 8011100:	0801119d 	.word	0x0801119d
 8011104:	0801119d 	.word	0x0801119d
 8011108:	0801119d 	.word	0x0801119d
 801110c:	0801119d 	.word	0x0801119d
 8011110:	0801119d 	.word	0x0801119d
 8011114:	0801119d 	.word	0x0801119d
 8011118:	0801119d 	.word	0x0801119d
 801111c:	0801118f 	.word	0x0801118f
 8011120:	2b40      	cmp	r3, #64	; 0x40
 8011122:	d037      	beq.n	8011194 <UART_SetConfig+0xa28>
 8011124:	e03a      	b.n	801119c <UART_SetConfig+0xa30>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8011126:	f7fb f83f 	bl	800c1a8 <HAL_RCC_GetPCLK1Freq>
 801112a:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 801112c:	e03c      	b.n	80111a8 <UART_SetConfig+0xa3c>
 801112e:	bf00      	nop
 8011130:	003d0900 	.word	0x003d0900
 8011134:	08014efc 	.word	0x08014efc
 8011138:	58024400 	.word	0x58024400
 801113c:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8011140:	f7fb f848 	bl	800c1d4 <HAL_RCC_GetPCLK2Freq>
 8011144:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8011146:	e02f      	b.n	80111a8 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8011148:	f107 0314 	add.w	r3, r7, #20
 801114c:	4618      	mov	r0, r3
 801114e:	f7fb ffad 	bl	800d0ac <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8011152:	69bb      	ldr	r3, [r7, #24]
 8011154:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8011156:	e027      	b.n	80111a8 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8011158:	f107 0308 	add.w	r3, r7, #8
 801115c:	4618      	mov	r0, r3
 801115e:	f7fc f8f9 	bl	800d354 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8011162:	68fb      	ldr	r3, [r7, #12]
 8011164:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8011166:	e01f      	b.n	80111a8 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8011168:	4b2c      	ldr	r3, [pc, #176]	; (801121c <UART_SetConfig+0xab0>)
 801116a:	681b      	ldr	r3, [r3, #0]
 801116c:	f003 0320 	and.w	r3, r3, #32
 8011170:	2b00      	cmp	r3, #0
 8011172:	d009      	beq.n	8011188 <UART_SetConfig+0xa1c>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8011174:	4b29      	ldr	r3, [pc, #164]	; (801121c <UART_SetConfig+0xab0>)
 8011176:	681b      	ldr	r3, [r3, #0]
 8011178:	08db      	lsrs	r3, r3, #3
 801117a:	f003 0303 	and.w	r3, r3, #3
 801117e:	4a28      	ldr	r2, [pc, #160]	; (8011220 <UART_SetConfig+0xab4>)
 8011180:	fa22 f303 	lsr.w	r3, r2, r3
 8011184:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8011186:	e00f      	b.n	80111a8 <UART_SetConfig+0xa3c>
          pclk = (uint32_t) HSI_VALUE;
 8011188:	4b25      	ldr	r3, [pc, #148]	; (8011220 <UART_SetConfig+0xab4>)
 801118a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 801118c:	e00c      	b.n	80111a8 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 801118e:	4b25      	ldr	r3, [pc, #148]	; (8011224 <UART_SetConfig+0xab8>)
 8011190:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8011192:	e009      	b.n	80111a8 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8011194:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8011198:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 801119a:	e005      	b.n	80111a8 <UART_SetConfig+0xa3c>
      default:
        pclk = 0U;
 801119c:	2300      	movs	r3, #0
 801119e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80111a0:	2301      	movs	r3, #1
 80111a2:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 80111a6:	bf00      	nop
    }

    if (pclk != 0U)
 80111a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80111aa:	2b00      	cmp	r3, #0
 80111ac:	d021      	beq.n	80111f2 <UART_SetConfig+0xa86>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80111ae:	687b      	ldr	r3, [r7, #4]
 80111b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80111b2:	4a1d      	ldr	r2, [pc, #116]	; (8011228 <UART_SetConfig+0xabc>)
 80111b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80111b8:	461a      	mov	r2, r3
 80111ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80111bc:	fbb3 f2f2 	udiv	r2, r3, r2
 80111c0:	687b      	ldr	r3, [r7, #4]
 80111c2:	685b      	ldr	r3, [r3, #4]
 80111c4:	085b      	lsrs	r3, r3, #1
 80111c6:	441a      	add	r2, r3
 80111c8:	687b      	ldr	r3, [r7, #4]
 80111ca:	685b      	ldr	r3, [r3, #4]
 80111cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80111d0:	b29b      	uxth	r3, r3
 80111d2:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80111d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80111d6:	2b0f      	cmp	r3, #15
 80111d8:	d908      	bls.n	80111ec <UART_SetConfig+0xa80>
 80111da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80111dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80111e0:	d204      	bcs.n	80111ec <UART_SetConfig+0xa80>
      {
        huart->Instance->BRR = usartdiv;
 80111e2:	687b      	ldr	r3, [r7, #4]
 80111e4:	681b      	ldr	r3, [r3, #0]
 80111e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80111e8:	60da      	str	r2, [r3, #12]
 80111ea:	e002      	b.n	80111f2 <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 80111ec:	2301      	movs	r3, #1
 80111ee:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80111f2:	687b      	ldr	r3, [r7, #4]
 80111f4:	2201      	movs	r2, #1
 80111f6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80111fa:	687b      	ldr	r3, [r7, #4]
 80111fc:	2201      	movs	r2, #1
 80111fe:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8011202:	687b      	ldr	r3, [r7, #4]
 8011204:	2200      	movs	r2, #0
 8011206:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8011208:	687b      	ldr	r3, [r7, #4]
 801120a:	2200      	movs	r2, #0
 801120c:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 801120e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 8011212:	4618      	mov	r0, r3
 8011214:	3738      	adds	r7, #56	; 0x38
 8011216:	46bd      	mov	sp, r7
 8011218:	bdb0      	pop	{r4, r5, r7, pc}
 801121a:	bf00      	nop
 801121c:	58024400 	.word	0x58024400
 8011220:	03d09000 	.word	0x03d09000
 8011224:	003d0900 	.word	0x003d0900
 8011228:	08014efc 	.word	0x08014efc

0801122c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 801122c:	b480      	push	{r7}
 801122e:	b083      	sub	sp, #12
 8011230:	af00      	add	r7, sp, #0
 8011232:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8011234:	687b      	ldr	r3, [r7, #4]
 8011236:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011238:	f003 0301 	and.w	r3, r3, #1
 801123c:	2b00      	cmp	r3, #0
 801123e:	d00a      	beq.n	8011256 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8011240:	687b      	ldr	r3, [r7, #4]
 8011242:	681b      	ldr	r3, [r3, #0]
 8011244:	685b      	ldr	r3, [r3, #4]
 8011246:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 801124a:	687b      	ldr	r3, [r7, #4]
 801124c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801124e:	687b      	ldr	r3, [r7, #4]
 8011250:	681b      	ldr	r3, [r3, #0]
 8011252:	430a      	orrs	r2, r1
 8011254:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8011256:	687b      	ldr	r3, [r7, #4]
 8011258:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801125a:	f003 0302 	and.w	r3, r3, #2
 801125e:	2b00      	cmp	r3, #0
 8011260:	d00a      	beq.n	8011278 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8011262:	687b      	ldr	r3, [r7, #4]
 8011264:	681b      	ldr	r3, [r3, #0]
 8011266:	685b      	ldr	r3, [r3, #4]
 8011268:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 801126c:	687b      	ldr	r3, [r7, #4]
 801126e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011270:	687b      	ldr	r3, [r7, #4]
 8011272:	681b      	ldr	r3, [r3, #0]
 8011274:	430a      	orrs	r2, r1
 8011276:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8011278:	687b      	ldr	r3, [r7, #4]
 801127a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801127c:	f003 0304 	and.w	r3, r3, #4
 8011280:	2b00      	cmp	r3, #0
 8011282:	d00a      	beq.n	801129a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8011284:	687b      	ldr	r3, [r7, #4]
 8011286:	681b      	ldr	r3, [r3, #0]
 8011288:	685b      	ldr	r3, [r3, #4]
 801128a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 801128e:	687b      	ldr	r3, [r7, #4]
 8011290:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8011292:	687b      	ldr	r3, [r7, #4]
 8011294:	681b      	ldr	r3, [r3, #0]
 8011296:	430a      	orrs	r2, r1
 8011298:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 801129a:	687b      	ldr	r3, [r7, #4]
 801129c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801129e:	f003 0308 	and.w	r3, r3, #8
 80112a2:	2b00      	cmp	r3, #0
 80112a4:	d00a      	beq.n	80112bc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80112a6:	687b      	ldr	r3, [r7, #4]
 80112a8:	681b      	ldr	r3, [r3, #0]
 80112aa:	685b      	ldr	r3, [r3, #4]
 80112ac:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80112b0:	687b      	ldr	r3, [r7, #4]
 80112b2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80112b4:	687b      	ldr	r3, [r7, #4]
 80112b6:	681b      	ldr	r3, [r3, #0]
 80112b8:	430a      	orrs	r2, r1
 80112ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80112bc:	687b      	ldr	r3, [r7, #4]
 80112be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80112c0:	f003 0310 	and.w	r3, r3, #16
 80112c4:	2b00      	cmp	r3, #0
 80112c6:	d00a      	beq.n	80112de <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80112c8:	687b      	ldr	r3, [r7, #4]
 80112ca:	681b      	ldr	r3, [r3, #0]
 80112cc:	689b      	ldr	r3, [r3, #8]
 80112ce:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80112d2:	687b      	ldr	r3, [r7, #4]
 80112d4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80112d6:	687b      	ldr	r3, [r7, #4]
 80112d8:	681b      	ldr	r3, [r3, #0]
 80112da:	430a      	orrs	r2, r1
 80112dc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80112de:	687b      	ldr	r3, [r7, #4]
 80112e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80112e2:	f003 0320 	and.w	r3, r3, #32
 80112e6:	2b00      	cmp	r3, #0
 80112e8:	d00a      	beq.n	8011300 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80112ea:	687b      	ldr	r3, [r7, #4]
 80112ec:	681b      	ldr	r3, [r3, #0]
 80112ee:	689b      	ldr	r3, [r3, #8]
 80112f0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80112f4:	687b      	ldr	r3, [r7, #4]
 80112f6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80112f8:	687b      	ldr	r3, [r7, #4]
 80112fa:	681b      	ldr	r3, [r3, #0]
 80112fc:	430a      	orrs	r2, r1
 80112fe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8011300:	687b      	ldr	r3, [r7, #4]
 8011302:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011304:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011308:	2b00      	cmp	r3, #0
 801130a:	d01a      	beq.n	8011342 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 801130c:	687b      	ldr	r3, [r7, #4]
 801130e:	681b      	ldr	r3, [r3, #0]
 8011310:	685b      	ldr	r3, [r3, #4]
 8011312:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8011316:	687b      	ldr	r3, [r7, #4]
 8011318:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801131a:	687b      	ldr	r3, [r7, #4]
 801131c:	681b      	ldr	r3, [r3, #0]
 801131e:	430a      	orrs	r2, r1
 8011320:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8011322:	687b      	ldr	r3, [r7, #4]
 8011324:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011326:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801132a:	d10a      	bne.n	8011342 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 801132c:	687b      	ldr	r3, [r7, #4]
 801132e:	681b      	ldr	r3, [r3, #0]
 8011330:	685b      	ldr	r3, [r3, #4]
 8011332:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8011336:	687b      	ldr	r3, [r7, #4]
 8011338:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 801133a:	687b      	ldr	r3, [r7, #4]
 801133c:	681b      	ldr	r3, [r3, #0]
 801133e:	430a      	orrs	r2, r1
 8011340:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8011342:	687b      	ldr	r3, [r7, #4]
 8011344:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011346:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801134a:	2b00      	cmp	r3, #0
 801134c:	d00a      	beq.n	8011364 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801134e:	687b      	ldr	r3, [r7, #4]
 8011350:	681b      	ldr	r3, [r3, #0]
 8011352:	685b      	ldr	r3, [r3, #4]
 8011354:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8011358:	687b      	ldr	r3, [r7, #4]
 801135a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801135c:	687b      	ldr	r3, [r7, #4]
 801135e:	681b      	ldr	r3, [r3, #0]
 8011360:	430a      	orrs	r2, r1
 8011362:	605a      	str	r2, [r3, #4]
  }
}
 8011364:	bf00      	nop
 8011366:	370c      	adds	r7, #12
 8011368:	46bd      	mov	sp, r7
 801136a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801136e:	4770      	bx	lr

08011370 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8011370:	b580      	push	{r7, lr}
 8011372:	b086      	sub	sp, #24
 8011374:	af02      	add	r7, sp, #8
 8011376:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011378:	687b      	ldr	r3, [r7, #4]
 801137a:	2200      	movs	r2, #0
 801137c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8011380:	f7f4 fbaa 	bl	8005ad8 <HAL_GetTick>
 8011384:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8011386:	687b      	ldr	r3, [r7, #4]
 8011388:	681b      	ldr	r3, [r3, #0]
 801138a:	681b      	ldr	r3, [r3, #0]
 801138c:	f003 0308 	and.w	r3, r3, #8
 8011390:	2b08      	cmp	r3, #8
 8011392:	d10e      	bne.n	80113b2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8011394:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8011398:	9300      	str	r3, [sp, #0]
 801139a:	68fb      	ldr	r3, [r7, #12]
 801139c:	2200      	movs	r2, #0
 801139e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80113a2:	6878      	ldr	r0, [r7, #4]
 80113a4:	f000 f82f 	bl	8011406 <UART_WaitOnFlagUntilTimeout>
 80113a8:	4603      	mov	r3, r0
 80113aa:	2b00      	cmp	r3, #0
 80113ac:	d001      	beq.n	80113b2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80113ae:	2303      	movs	r3, #3
 80113b0:	e025      	b.n	80113fe <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80113b2:	687b      	ldr	r3, [r7, #4]
 80113b4:	681b      	ldr	r3, [r3, #0]
 80113b6:	681b      	ldr	r3, [r3, #0]
 80113b8:	f003 0304 	and.w	r3, r3, #4
 80113bc:	2b04      	cmp	r3, #4
 80113be:	d10e      	bne.n	80113de <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80113c0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80113c4:	9300      	str	r3, [sp, #0]
 80113c6:	68fb      	ldr	r3, [r7, #12]
 80113c8:	2200      	movs	r2, #0
 80113ca:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80113ce:	6878      	ldr	r0, [r7, #4]
 80113d0:	f000 f819 	bl	8011406 <UART_WaitOnFlagUntilTimeout>
 80113d4:	4603      	mov	r3, r0
 80113d6:	2b00      	cmp	r3, #0
 80113d8:	d001      	beq.n	80113de <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80113da:	2303      	movs	r3, #3
 80113dc:	e00f      	b.n	80113fe <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80113de:	687b      	ldr	r3, [r7, #4]
 80113e0:	2220      	movs	r2, #32
 80113e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80113e6:	687b      	ldr	r3, [r7, #4]
 80113e8:	2220      	movs	r2, #32
 80113ea:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80113ee:	687b      	ldr	r3, [r7, #4]
 80113f0:	2200      	movs	r2, #0
 80113f2:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80113f4:	687b      	ldr	r3, [r7, #4]
 80113f6:	2200      	movs	r2, #0
 80113f8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80113fc:	2300      	movs	r3, #0
}
 80113fe:	4618      	mov	r0, r3
 8011400:	3710      	adds	r7, #16
 8011402:	46bd      	mov	sp, r7
 8011404:	bd80      	pop	{r7, pc}

08011406 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8011406:	b580      	push	{r7, lr}
 8011408:	b084      	sub	sp, #16
 801140a:	af00      	add	r7, sp, #0
 801140c:	60f8      	str	r0, [r7, #12]
 801140e:	60b9      	str	r1, [r7, #8]
 8011410:	603b      	str	r3, [r7, #0]
 8011412:	4613      	mov	r3, r2
 8011414:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011416:	e062      	b.n	80114de <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8011418:	69bb      	ldr	r3, [r7, #24]
 801141a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801141e:	d05e      	beq.n	80114de <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8011420:	f7f4 fb5a 	bl	8005ad8 <HAL_GetTick>
 8011424:	4602      	mov	r2, r0
 8011426:	683b      	ldr	r3, [r7, #0]
 8011428:	1ad3      	subs	r3, r2, r3
 801142a:	69ba      	ldr	r2, [r7, #24]
 801142c:	429a      	cmp	r2, r3
 801142e:	d302      	bcc.n	8011436 <UART_WaitOnFlagUntilTimeout+0x30>
 8011430:	69bb      	ldr	r3, [r7, #24]
 8011432:	2b00      	cmp	r3, #0
 8011434:	d11d      	bne.n	8011472 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8011436:	68fb      	ldr	r3, [r7, #12]
 8011438:	681b      	ldr	r3, [r3, #0]
 801143a:	681a      	ldr	r2, [r3, #0]
 801143c:	68fb      	ldr	r3, [r7, #12]
 801143e:	681b      	ldr	r3, [r3, #0]
 8011440:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8011444:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011446:	68fb      	ldr	r3, [r7, #12]
 8011448:	681b      	ldr	r3, [r3, #0]
 801144a:	689a      	ldr	r2, [r3, #8]
 801144c:	68fb      	ldr	r3, [r7, #12]
 801144e:	681b      	ldr	r3, [r3, #0]
 8011450:	f022 0201 	bic.w	r2, r2, #1
 8011454:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8011456:	68fb      	ldr	r3, [r7, #12]
 8011458:	2220      	movs	r2, #32
 801145a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 801145e:	68fb      	ldr	r3, [r7, #12]
 8011460:	2220      	movs	r2, #32
 8011462:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8011466:	68fb      	ldr	r3, [r7, #12]
 8011468:	2200      	movs	r2, #0
 801146a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 801146e:	2303      	movs	r3, #3
 8011470:	e045      	b.n	80114fe <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8011472:	68fb      	ldr	r3, [r7, #12]
 8011474:	681b      	ldr	r3, [r3, #0]
 8011476:	681b      	ldr	r3, [r3, #0]
 8011478:	f003 0304 	and.w	r3, r3, #4
 801147c:	2b00      	cmp	r3, #0
 801147e:	d02e      	beq.n	80114de <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8011480:	68fb      	ldr	r3, [r7, #12]
 8011482:	681b      	ldr	r3, [r3, #0]
 8011484:	69db      	ldr	r3, [r3, #28]
 8011486:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801148a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 801148e:	d126      	bne.n	80114de <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8011490:	68fb      	ldr	r3, [r7, #12]
 8011492:	681b      	ldr	r3, [r3, #0]
 8011494:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8011498:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 801149a:	68fb      	ldr	r3, [r7, #12]
 801149c:	681b      	ldr	r3, [r3, #0]
 801149e:	681a      	ldr	r2, [r3, #0]
 80114a0:	68fb      	ldr	r3, [r7, #12]
 80114a2:	681b      	ldr	r3, [r3, #0]
 80114a4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80114a8:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80114aa:	68fb      	ldr	r3, [r7, #12]
 80114ac:	681b      	ldr	r3, [r3, #0]
 80114ae:	689a      	ldr	r2, [r3, #8]
 80114b0:	68fb      	ldr	r3, [r7, #12]
 80114b2:	681b      	ldr	r3, [r3, #0]
 80114b4:	f022 0201 	bic.w	r2, r2, #1
 80114b8:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80114ba:	68fb      	ldr	r3, [r7, #12]
 80114bc:	2220      	movs	r2, #32
 80114be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80114c2:	68fb      	ldr	r3, [r7, #12]
 80114c4:	2220      	movs	r2, #32
 80114c6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80114ca:	68fb      	ldr	r3, [r7, #12]
 80114cc:	2220      	movs	r2, #32
 80114ce:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80114d2:	68fb      	ldr	r3, [r7, #12]
 80114d4:	2200      	movs	r2, #0
 80114d6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80114da:	2303      	movs	r3, #3
 80114dc:	e00f      	b.n	80114fe <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80114de:	68fb      	ldr	r3, [r7, #12]
 80114e0:	681b      	ldr	r3, [r3, #0]
 80114e2:	69da      	ldr	r2, [r3, #28]
 80114e4:	68bb      	ldr	r3, [r7, #8]
 80114e6:	4013      	ands	r3, r2
 80114e8:	68ba      	ldr	r2, [r7, #8]
 80114ea:	429a      	cmp	r2, r3
 80114ec:	bf0c      	ite	eq
 80114ee:	2301      	moveq	r3, #1
 80114f0:	2300      	movne	r3, #0
 80114f2:	b2db      	uxtb	r3, r3
 80114f4:	461a      	mov	r2, r3
 80114f6:	79fb      	ldrb	r3, [r7, #7]
 80114f8:	429a      	cmp	r2, r3
 80114fa:	d08d      	beq.n	8011418 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80114fc:	2300      	movs	r3, #0
}
 80114fe:	4618      	mov	r0, r3
 8011500:	3710      	adds	r7, #16
 8011502:	46bd      	mov	sp, r7
 8011504:	bd80      	pop	{r7, pc}
	...

08011508 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8011508:	b580      	push	{r7, lr}
 801150a:	b084      	sub	sp, #16
 801150c:	af00      	add	r7, sp, #0
 801150e:	60f8      	str	r0, [r7, #12]
 8011510:	60b9      	str	r1, [r7, #8]
 8011512:	4613      	mov	r3, r2
 8011514:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8011516:	68fb      	ldr	r3, [r7, #12]
 8011518:	68ba      	ldr	r2, [r7, #8]
 801151a:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 801151c:	68fb      	ldr	r3, [r7, #12]
 801151e:	88fa      	ldrh	r2, [r7, #6]
 8011520:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011524:	68fb      	ldr	r3, [r7, #12]
 8011526:	2200      	movs	r2, #0
 8011528:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 801152c:	68fb      	ldr	r3, [r7, #12]
 801152e:	2222      	movs	r2, #34	; 0x22
 8011530:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  if (huart->hdmarx != NULL)
 8011534:	68fb      	ldr	r3, [r7, #12]
 8011536:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8011538:	2b00      	cmp	r3, #0
 801153a:	d02c      	beq.n	8011596 <UART_Start_Receive_DMA+0x8e>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 801153c:	68fb      	ldr	r3, [r7, #12]
 801153e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8011540:	4a25      	ldr	r2, [pc, #148]	; (80115d8 <UART_Start_Receive_DMA+0xd0>)
 8011542:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8011544:	68fb      	ldr	r3, [r7, #12]
 8011546:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8011548:	4a24      	ldr	r2, [pc, #144]	; (80115dc <UART_Start_Receive_DMA+0xd4>)
 801154a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 801154c:	68fb      	ldr	r3, [r7, #12]
 801154e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8011550:	4a23      	ldr	r2, [pc, #140]	; (80115e0 <UART_Start_Receive_DMA+0xd8>)
 8011552:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8011554:	68fb      	ldr	r3, [r7, #12]
 8011556:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8011558:	2200      	movs	r2, #0
 801155a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 801155c:	68fb      	ldr	r3, [r7, #12]
 801155e:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 8011560:	68fb      	ldr	r3, [r7, #12]
 8011562:	681b      	ldr	r3, [r3, #0]
 8011564:	3324      	adds	r3, #36	; 0x24
 8011566:	4619      	mov	r1, r3
 8011568:	68fb      	ldr	r3, [r7, #12]
 801156a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801156c:	461a      	mov	r2, r3
 801156e:	88fb      	ldrh	r3, [r7, #6]
 8011570:	f7f4 ff5a 	bl	8006428 <HAL_DMA_Start_IT>
 8011574:	4603      	mov	r3, r0
 8011576:	2b00      	cmp	r3, #0
 8011578:	d00d      	beq.n	8011596 <UART_Start_Receive_DMA+0x8e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 801157a:	68fb      	ldr	r3, [r7, #12]
 801157c:	2210      	movs	r2, #16
 801157e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8011582:	68fb      	ldr	r3, [r7, #12]
 8011584:	2200      	movs	r2, #0
 8011586:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 801158a:	68fb      	ldr	r3, [r7, #12]
 801158c:	2220      	movs	r2, #32
 801158e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      return HAL_ERROR;
 8011592:	2301      	movs	r3, #1
 8011594:	e01c      	b.n	80115d0 <UART_Start_Receive_DMA+0xc8>
    }
  }
  __HAL_UNLOCK(huart);
 8011596:	68fb      	ldr	r3, [r7, #12]
 8011598:	2200      	movs	r2, #0
 801159a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801159e:	68fb      	ldr	r3, [r7, #12]
 80115a0:	681b      	ldr	r3, [r3, #0]
 80115a2:	681a      	ldr	r2, [r3, #0]
 80115a4:	68fb      	ldr	r3, [r7, #12]
 80115a6:	681b      	ldr	r3, [r3, #0]
 80115a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80115ac:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80115ae:	68fb      	ldr	r3, [r7, #12]
 80115b0:	681b      	ldr	r3, [r3, #0]
 80115b2:	689a      	ldr	r2, [r3, #8]
 80115b4:	68fb      	ldr	r3, [r7, #12]
 80115b6:	681b      	ldr	r3, [r3, #0]
 80115b8:	f042 0201 	orr.w	r2, r2, #1
 80115bc:	609a      	str	r2, [r3, #8]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80115be:	68fb      	ldr	r3, [r7, #12]
 80115c0:	681b      	ldr	r3, [r3, #0]
 80115c2:	689a      	ldr	r2, [r3, #8]
 80115c4:	68fb      	ldr	r3, [r7, #12]
 80115c6:	681b      	ldr	r3, [r3, #0]
 80115c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80115cc:	609a      	str	r2, [r3, #8]

  return HAL_OK;
 80115ce:	2300      	movs	r3, #0
}
 80115d0:	4618      	mov	r0, r3
 80115d2:	3710      	adds	r7, #16
 80115d4:	46bd      	mov	sp, r7
 80115d6:	bd80      	pop	{r7, pc}
 80115d8:	080116f1 	.word	0x080116f1
 80115dc:	08011787 	.word	0x08011787
 80115e0:	080117bf 	.word	0x080117bf

080115e4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80115e4:	b480      	push	{r7}
 80115e6:	b083      	sub	sp, #12
 80115e8:	af00      	add	r7, sp, #0
 80115ea:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80115ec:	687b      	ldr	r3, [r7, #4]
 80115ee:	681b      	ldr	r3, [r3, #0]
 80115f0:	681a      	ldr	r2, [r3, #0]
 80115f2:	687b      	ldr	r3, [r7, #4]
 80115f4:	681b      	ldr	r3, [r3, #0]
 80115f6:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80115fa:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80115fc:	687b      	ldr	r3, [r7, #4]
 80115fe:	681b      	ldr	r3, [r3, #0]
 8011600:	689a      	ldr	r2, [r3, #8]
 8011602:	687b      	ldr	r3, [r7, #4]
 8011604:	681b      	ldr	r3, [r3, #0]
 8011606:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 801160a:	609a      	str	r2, [r3, #8]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801160c:	687b      	ldr	r3, [r7, #4]
 801160e:	2220      	movs	r2, #32
 8011610:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 8011614:	bf00      	nop
 8011616:	370c      	adds	r7, #12
 8011618:	46bd      	mov	sp, r7
 801161a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801161e:	4770      	bx	lr

08011620 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8011620:	b480      	push	{r7}
 8011622:	b083      	sub	sp, #12
 8011624:	af00      	add	r7, sp, #0
 8011626:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011628:	687b      	ldr	r3, [r7, #4]
 801162a:	681b      	ldr	r3, [r3, #0]
 801162c:	681a      	ldr	r2, [r3, #0]
 801162e:	687b      	ldr	r3, [r7, #4]
 8011630:	681b      	ldr	r3, [r3, #0]
 8011632:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8011636:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011638:	687b      	ldr	r3, [r7, #4]
 801163a:	681b      	ldr	r3, [r3, #0]
 801163c:	6899      	ldr	r1, [r3, #8]
 801163e:	687b      	ldr	r3, [r7, #4]
 8011640:	681a      	ldr	r2, [r3, #0]
 8011642:	4b0f      	ldr	r3, [pc, #60]	; (8011680 <UART_EndRxTransfer+0x60>)
 8011644:	400b      	ands	r3, r1
 8011646:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011648:	687b      	ldr	r3, [r7, #4]
 801164a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801164c:	2b01      	cmp	r3, #1
 801164e:	d107      	bne.n	8011660 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011650:	687b      	ldr	r3, [r7, #4]
 8011652:	681b      	ldr	r3, [r3, #0]
 8011654:	681a      	ldr	r2, [r3, #0]
 8011656:	687b      	ldr	r3, [r7, #4]
 8011658:	681b      	ldr	r3, [r3, #0]
 801165a:	f022 0210 	bic.w	r2, r2, #16
 801165e:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8011660:	687b      	ldr	r3, [r7, #4]
 8011662:	2220      	movs	r2, #32
 8011664:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011668:	687b      	ldr	r3, [r7, #4]
 801166a:	2200      	movs	r2, #0
 801166c:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 801166e:	687b      	ldr	r3, [r7, #4]
 8011670:	2200      	movs	r2, #0
 8011672:	671a      	str	r2, [r3, #112]	; 0x70
}
 8011674:	bf00      	nop
 8011676:	370c      	adds	r7, #12
 8011678:	46bd      	mov	sp, r7
 801167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801167e:	4770      	bx	lr
 8011680:	effffffe 	.word	0xeffffffe

08011684 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8011684:	b580      	push	{r7, lr}
 8011686:	b084      	sub	sp, #16
 8011688:	af00      	add	r7, sp, #0
 801168a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801168c:	687b      	ldr	r3, [r7, #4]
 801168e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011690:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8011692:	687b      	ldr	r3, [r7, #4]
 8011694:	69db      	ldr	r3, [r3, #28]
 8011696:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801169a:	d014      	beq.n	80116c6 <UART_DMATransmitCplt+0x42>
  {
    huart->TxXferCount = 0U;
 801169c:	68fb      	ldr	r3, [r7, #12]
 801169e:	2200      	movs	r2, #0
 80116a0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80116a4:	68fb      	ldr	r3, [r7, #12]
 80116a6:	681b      	ldr	r3, [r3, #0]
 80116a8:	689a      	ldr	r2, [r3, #8]
 80116aa:	68fb      	ldr	r3, [r7, #12]
 80116ac:	681b      	ldr	r3, [r3, #0]
 80116ae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80116b2:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80116b4:	68fb      	ldr	r3, [r7, #12]
 80116b6:	681b      	ldr	r3, [r3, #0]
 80116b8:	681a      	ldr	r2, [r3, #0]
 80116ba:	68fb      	ldr	r3, [r7, #12]
 80116bc:	681b      	ldr	r3, [r3, #0]
 80116be:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80116c2:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80116c4:	e002      	b.n	80116cc <UART_DMATransmitCplt+0x48>
    HAL_UART_TxCpltCallback(huart);
 80116c6:	68f8      	ldr	r0, [r7, #12]
 80116c8:	f7ff f81c 	bl	8010704 <HAL_UART_TxCpltCallback>
}
 80116cc:	bf00      	nop
 80116ce:	3710      	adds	r7, #16
 80116d0:	46bd      	mov	sp, r7
 80116d2:	bd80      	pop	{r7, pc}

080116d4 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80116d4:	b580      	push	{r7, lr}
 80116d6:	b084      	sub	sp, #16
 80116d8:	af00      	add	r7, sp, #0
 80116da:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80116dc:	687b      	ldr	r3, [r7, #4]
 80116de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80116e0:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80116e2:	68f8      	ldr	r0, [r7, #12]
 80116e4:	f7ff f818 	bl	8010718 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80116e8:	bf00      	nop
 80116ea:	3710      	adds	r7, #16
 80116ec:	46bd      	mov	sp, r7
 80116ee:	bd80      	pop	{r7, pc}

080116f0 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80116f0:	b580      	push	{r7, lr}
 80116f2:	b084      	sub	sp, #16
 80116f4:	af00      	add	r7, sp, #0
 80116f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80116f8:	687b      	ldr	r3, [r7, #4]
 80116fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80116fc:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80116fe:	687b      	ldr	r3, [r7, #4]
 8011700:	69db      	ldr	r3, [r3, #28]
 8011702:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011706:	d02b      	beq.n	8011760 <UART_DMAReceiveCplt+0x70>
  {
    huart->RxXferCount = 0U;
 8011708:	68fb      	ldr	r3, [r7, #12]
 801170a:	2200      	movs	r2, #0
 801170c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011710:	68fb      	ldr	r3, [r7, #12]
 8011712:	681b      	ldr	r3, [r3, #0]
 8011714:	681a      	ldr	r2, [r3, #0]
 8011716:	68fb      	ldr	r3, [r7, #12]
 8011718:	681b      	ldr	r3, [r3, #0]
 801171a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 801171e:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011720:	68fb      	ldr	r3, [r7, #12]
 8011722:	681b      	ldr	r3, [r3, #0]
 8011724:	689a      	ldr	r2, [r3, #8]
 8011726:	68fb      	ldr	r3, [r7, #12]
 8011728:	681b      	ldr	r3, [r3, #0]
 801172a:	f022 0201 	bic.w	r2, r2, #1
 801172e:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8011730:	68fb      	ldr	r3, [r7, #12]
 8011732:	681b      	ldr	r3, [r3, #0]
 8011734:	689a      	ldr	r2, [r3, #8]
 8011736:	68fb      	ldr	r3, [r7, #12]
 8011738:	681b      	ldr	r3, [r3, #0]
 801173a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 801173e:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8011740:	68fb      	ldr	r3, [r7, #12]
 8011742:	2220      	movs	r2, #32
 8011744:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011748:	68fb      	ldr	r3, [r7, #12]
 801174a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801174c:	2b01      	cmp	r3, #1
 801174e:	d107      	bne.n	8011760 <UART_DMAReceiveCplt+0x70>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011750:	68fb      	ldr	r3, [r7, #12]
 8011752:	681b      	ldr	r3, [r3, #0]
 8011754:	681a      	ldr	r2, [r3, #0]
 8011756:	68fb      	ldr	r3, [r7, #12]
 8011758:	681b      	ldr	r3, [r3, #0]
 801175a:	f022 0210 	bic.w	r2, r2, #16
 801175e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011760:	68fb      	ldr	r3, [r7, #12]
 8011762:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011764:	2b01      	cmp	r3, #1
 8011766:	d107      	bne.n	8011778 <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011768:	68fb      	ldr	r3, [r7, #12]
 801176a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 801176e:	4619      	mov	r1, r3
 8011770:	68f8      	ldr	r0, [r7, #12]
 8011772:	f7fe ffef 	bl	8010754 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8011776:	e002      	b.n	801177e <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 8011778:	68f8      	ldr	r0, [r7, #12]
 801177a:	f7f3 fa49 	bl	8004c10 <HAL_UART_RxCpltCallback>
}
 801177e:	bf00      	nop
 8011780:	3710      	adds	r7, #16
 8011782:	46bd      	mov	sp, r7
 8011784:	bd80      	pop	{r7, pc}

08011786 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8011786:	b580      	push	{r7, lr}
 8011788:	b084      	sub	sp, #16
 801178a:	af00      	add	r7, sp, #0
 801178c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801178e:	687b      	ldr	r3, [r7, #4]
 8011790:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011792:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011794:	68fb      	ldr	r3, [r7, #12]
 8011796:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011798:	2b01      	cmp	r3, #1
 801179a:	d109      	bne.n	80117b0 <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 801179c:	68fb      	ldr	r3, [r7, #12]
 801179e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80117a2:	085b      	lsrs	r3, r3, #1
 80117a4:	b29b      	uxth	r3, r3
 80117a6:	4619      	mov	r1, r3
 80117a8:	68f8      	ldr	r0, [r7, #12]
 80117aa:	f7fe ffd3 	bl	8010754 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80117ae:	e002      	b.n	80117b6 <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 80117b0:	68f8      	ldr	r0, [r7, #12]
 80117b2:	f7fe ffbb 	bl	801072c <HAL_UART_RxHalfCpltCallback>
}
 80117b6:	bf00      	nop
 80117b8:	3710      	adds	r7, #16
 80117ba:	46bd      	mov	sp, r7
 80117bc:	bd80      	pop	{r7, pc}

080117be <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80117be:	b580      	push	{r7, lr}
 80117c0:	b086      	sub	sp, #24
 80117c2:	af00      	add	r7, sp, #0
 80117c4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80117c6:	687b      	ldr	r3, [r7, #4]
 80117c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80117ca:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80117cc:	697b      	ldr	r3, [r7, #20]
 80117ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80117d2:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80117d4:	697b      	ldr	r3, [r7, #20]
 80117d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80117da:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80117dc:	697b      	ldr	r3, [r7, #20]
 80117de:	681b      	ldr	r3, [r3, #0]
 80117e0:	689b      	ldr	r3, [r3, #8]
 80117e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80117e6:	2b80      	cmp	r3, #128	; 0x80
 80117e8:	d109      	bne.n	80117fe <UART_DMAError+0x40>
 80117ea:	693b      	ldr	r3, [r7, #16]
 80117ec:	2b21      	cmp	r3, #33	; 0x21
 80117ee:	d106      	bne.n	80117fe <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80117f0:	697b      	ldr	r3, [r7, #20]
 80117f2:	2200      	movs	r2, #0
 80117f4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 80117f8:	6978      	ldr	r0, [r7, #20]
 80117fa:	f7ff fef3 	bl	80115e4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80117fe:	697b      	ldr	r3, [r7, #20]
 8011800:	681b      	ldr	r3, [r3, #0]
 8011802:	689b      	ldr	r3, [r3, #8]
 8011804:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011808:	2b40      	cmp	r3, #64	; 0x40
 801180a:	d109      	bne.n	8011820 <UART_DMAError+0x62>
 801180c:	68fb      	ldr	r3, [r7, #12]
 801180e:	2b22      	cmp	r3, #34	; 0x22
 8011810:	d106      	bne.n	8011820 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8011812:	697b      	ldr	r3, [r7, #20]
 8011814:	2200      	movs	r2, #0
 8011816:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 801181a:	6978      	ldr	r0, [r7, #20]
 801181c:	f7ff ff00 	bl	8011620 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8011820:	697b      	ldr	r3, [r7, #20]
 8011822:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011826:	f043 0210 	orr.w	r2, r3, #16
 801182a:	697b      	ldr	r3, [r7, #20]
 801182c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8011830:	6978      	ldr	r0, [r7, #20]
 8011832:	f7fe ff85 	bl	8010740 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011836:	bf00      	nop
 8011838:	3718      	adds	r7, #24
 801183a:	46bd      	mov	sp, r7
 801183c:	bd80      	pop	{r7, pc}

0801183e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801183e:	b580      	push	{r7, lr}
 8011840:	b084      	sub	sp, #16
 8011842:	af00      	add	r7, sp, #0
 8011844:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011846:	687b      	ldr	r3, [r7, #4]
 8011848:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801184a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 801184c:	68fb      	ldr	r3, [r7, #12]
 801184e:	2200      	movs	r2, #0
 8011850:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8011854:	68fb      	ldr	r3, [r7, #12]
 8011856:	2200      	movs	r2, #0
 8011858:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801185c:	68f8      	ldr	r0, [r7, #12]
 801185e:	f7fe ff6f 	bl	8010740 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011862:	bf00      	nop
 8011864:	3710      	adds	r7, #16
 8011866:	46bd      	mov	sp, r7
 8011868:	bd80      	pop	{r7, pc}

0801186a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 801186a:	b580      	push	{r7, lr}
 801186c:	b082      	sub	sp, #8
 801186e:	af00      	add	r7, sp, #0
 8011870:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8011872:	687b      	ldr	r3, [r7, #4]
 8011874:	681b      	ldr	r3, [r3, #0]
 8011876:	681a      	ldr	r2, [r3, #0]
 8011878:	687b      	ldr	r3, [r7, #4]
 801187a:	681b      	ldr	r3, [r3, #0]
 801187c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8011880:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8011882:	687b      	ldr	r3, [r7, #4]
 8011884:	2220      	movs	r2, #32
 8011886:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 801188a:	687b      	ldr	r3, [r7, #4]
 801188c:	2200      	movs	r2, #0
 801188e:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8011890:	6878      	ldr	r0, [r7, #4]
 8011892:	f7fe ff37 	bl	8010704 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011896:	bf00      	nop
 8011898:	3708      	adds	r7, #8
 801189a:	46bd      	mov	sp, r7
 801189c:	bd80      	pop	{r7, pc}

0801189e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 801189e:	b480      	push	{r7}
 80118a0:	b083      	sub	sp, #12
 80118a2:	af00      	add	r7, sp, #0
 80118a4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80118a6:	bf00      	nop
 80118a8:	370c      	adds	r7, #12
 80118aa:	46bd      	mov	sp, r7
 80118ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118b0:	4770      	bx	lr

080118b2 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80118b2:	b480      	push	{r7}
 80118b4:	b083      	sub	sp, #12
 80118b6:	af00      	add	r7, sp, #0
 80118b8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80118ba:	bf00      	nop
 80118bc:	370c      	adds	r7, #12
 80118be:	46bd      	mov	sp, r7
 80118c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118c4:	4770      	bx	lr

080118c6 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80118c6:	b480      	push	{r7}
 80118c8:	b083      	sub	sp, #12
 80118ca:	af00      	add	r7, sp, #0
 80118cc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80118ce:	bf00      	nop
 80118d0:	370c      	adds	r7, #12
 80118d2:	46bd      	mov	sp, r7
 80118d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118d8:	4770      	bx	lr

080118da <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80118da:	b480      	push	{r7}
 80118dc:	b085      	sub	sp, #20
 80118de:	af00      	add	r7, sp, #0
 80118e0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80118e2:	687b      	ldr	r3, [r7, #4]
 80118e4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80118e8:	2b01      	cmp	r3, #1
 80118ea:	d101      	bne.n	80118f0 <HAL_UARTEx_DisableFifoMode+0x16>
 80118ec:	2302      	movs	r3, #2
 80118ee:	e027      	b.n	8011940 <HAL_UARTEx_DisableFifoMode+0x66>
 80118f0:	687b      	ldr	r3, [r7, #4]
 80118f2:	2201      	movs	r2, #1
 80118f4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80118f8:	687b      	ldr	r3, [r7, #4]
 80118fa:	2224      	movs	r2, #36	; 0x24
 80118fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011900:	687b      	ldr	r3, [r7, #4]
 8011902:	681b      	ldr	r3, [r3, #0]
 8011904:	681b      	ldr	r3, [r3, #0]
 8011906:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011908:	687b      	ldr	r3, [r7, #4]
 801190a:	681b      	ldr	r3, [r3, #0]
 801190c:	681a      	ldr	r2, [r3, #0]
 801190e:	687b      	ldr	r3, [r7, #4]
 8011910:	681b      	ldr	r3, [r3, #0]
 8011912:	f022 0201 	bic.w	r2, r2, #1
 8011916:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8011918:	68fb      	ldr	r3, [r7, #12]
 801191a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 801191e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8011920:	687b      	ldr	r3, [r7, #4]
 8011922:	2200      	movs	r2, #0
 8011924:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011926:	687b      	ldr	r3, [r7, #4]
 8011928:	681b      	ldr	r3, [r3, #0]
 801192a:	68fa      	ldr	r2, [r7, #12]
 801192c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801192e:	687b      	ldr	r3, [r7, #4]
 8011930:	2220      	movs	r2, #32
 8011932:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011936:	687b      	ldr	r3, [r7, #4]
 8011938:	2200      	movs	r2, #0
 801193a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 801193e:	2300      	movs	r3, #0
}
 8011940:	4618      	mov	r0, r3
 8011942:	3714      	adds	r7, #20
 8011944:	46bd      	mov	sp, r7
 8011946:	f85d 7b04 	ldr.w	r7, [sp], #4
 801194a:	4770      	bx	lr

0801194c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801194c:	b580      	push	{r7, lr}
 801194e:	b084      	sub	sp, #16
 8011950:	af00      	add	r7, sp, #0
 8011952:	6078      	str	r0, [r7, #4]
 8011954:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011956:	687b      	ldr	r3, [r7, #4]
 8011958:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 801195c:	2b01      	cmp	r3, #1
 801195e:	d101      	bne.n	8011964 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8011960:	2302      	movs	r3, #2
 8011962:	e02d      	b.n	80119c0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8011964:	687b      	ldr	r3, [r7, #4]
 8011966:	2201      	movs	r2, #1
 8011968:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 801196c:	687b      	ldr	r3, [r7, #4]
 801196e:	2224      	movs	r2, #36	; 0x24
 8011970:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011974:	687b      	ldr	r3, [r7, #4]
 8011976:	681b      	ldr	r3, [r3, #0]
 8011978:	681b      	ldr	r3, [r3, #0]
 801197a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801197c:	687b      	ldr	r3, [r7, #4]
 801197e:	681b      	ldr	r3, [r3, #0]
 8011980:	681a      	ldr	r2, [r3, #0]
 8011982:	687b      	ldr	r3, [r7, #4]
 8011984:	681b      	ldr	r3, [r3, #0]
 8011986:	f022 0201 	bic.w	r2, r2, #1
 801198a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 801198c:	687b      	ldr	r3, [r7, #4]
 801198e:	681b      	ldr	r3, [r3, #0]
 8011990:	689b      	ldr	r3, [r3, #8]
 8011992:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8011996:	687b      	ldr	r3, [r7, #4]
 8011998:	681b      	ldr	r3, [r3, #0]
 801199a:	683a      	ldr	r2, [r7, #0]
 801199c:	430a      	orrs	r2, r1
 801199e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80119a0:	6878      	ldr	r0, [r7, #4]
 80119a2:	f000 f84f 	bl	8011a44 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80119a6:	687b      	ldr	r3, [r7, #4]
 80119a8:	681b      	ldr	r3, [r3, #0]
 80119aa:	68fa      	ldr	r2, [r7, #12]
 80119ac:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80119ae:	687b      	ldr	r3, [r7, #4]
 80119b0:	2220      	movs	r2, #32
 80119b2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80119b6:	687b      	ldr	r3, [r7, #4]
 80119b8:	2200      	movs	r2, #0
 80119ba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80119be:	2300      	movs	r3, #0
}
 80119c0:	4618      	mov	r0, r3
 80119c2:	3710      	adds	r7, #16
 80119c4:	46bd      	mov	sp, r7
 80119c6:	bd80      	pop	{r7, pc}

080119c8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80119c8:	b580      	push	{r7, lr}
 80119ca:	b084      	sub	sp, #16
 80119cc:	af00      	add	r7, sp, #0
 80119ce:	6078      	str	r0, [r7, #4]
 80119d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80119d2:	687b      	ldr	r3, [r7, #4]
 80119d4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80119d8:	2b01      	cmp	r3, #1
 80119da:	d101      	bne.n	80119e0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80119dc:	2302      	movs	r3, #2
 80119de:	e02d      	b.n	8011a3c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80119e0:	687b      	ldr	r3, [r7, #4]
 80119e2:	2201      	movs	r2, #1
 80119e4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80119e8:	687b      	ldr	r3, [r7, #4]
 80119ea:	2224      	movs	r2, #36	; 0x24
 80119ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80119f0:	687b      	ldr	r3, [r7, #4]
 80119f2:	681b      	ldr	r3, [r3, #0]
 80119f4:	681b      	ldr	r3, [r3, #0]
 80119f6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80119f8:	687b      	ldr	r3, [r7, #4]
 80119fa:	681b      	ldr	r3, [r3, #0]
 80119fc:	681a      	ldr	r2, [r3, #0]
 80119fe:	687b      	ldr	r3, [r7, #4]
 8011a00:	681b      	ldr	r3, [r3, #0]
 8011a02:	f022 0201 	bic.w	r2, r2, #1
 8011a06:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8011a08:	687b      	ldr	r3, [r7, #4]
 8011a0a:	681b      	ldr	r3, [r3, #0]
 8011a0c:	689b      	ldr	r3, [r3, #8]
 8011a0e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8011a12:	687b      	ldr	r3, [r7, #4]
 8011a14:	681b      	ldr	r3, [r3, #0]
 8011a16:	683a      	ldr	r2, [r7, #0]
 8011a18:	430a      	orrs	r2, r1
 8011a1a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011a1c:	6878      	ldr	r0, [r7, #4]
 8011a1e:	f000 f811 	bl	8011a44 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011a22:	687b      	ldr	r3, [r7, #4]
 8011a24:	681b      	ldr	r3, [r3, #0]
 8011a26:	68fa      	ldr	r2, [r7, #12]
 8011a28:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011a2a:	687b      	ldr	r3, [r7, #4]
 8011a2c:	2220      	movs	r2, #32
 8011a2e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011a32:	687b      	ldr	r3, [r7, #4]
 8011a34:	2200      	movs	r2, #0
 8011a36:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8011a3a:	2300      	movs	r3, #0
}
 8011a3c:	4618      	mov	r0, r3
 8011a3e:	3710      	adds	r7, #16
 8011a40:	46bd      	mov	sp, r7
 8011a42:	bd80      	pop	{r7, pc}

08011a44 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8011a44:	b480      	push	{r7}
 8011a46:	b085      	sub	sp, #20
 8011a48:	af00      	add	r7, sp, #0
 8011a4a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8011a4c:	687b      	ldr	r3, [r7, #4]
 8011a4e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011a50:	2b00      	cmp	r3, #0
 8011a52:	d108      	bne.n	8011a66 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8011a54:	687b      	ldr	r3, [r7, #4]
 8011a56:	2201      	movs	r2, #1
 8011a58:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8011a5c:	687b      	ldr	r3, [r7, #4]
 8011a5e:	2201      	movs	r2, #1
 8011a60:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8011a64:	e031      	b.n	8011aca <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8011a66:	2310      	movs	r3, #16
 8011a68:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8011a6a:	2310      	movs	r3, #16
 8011a6c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8011a6e:	687b      	ldr	r3, [r7, #4]
 8011a70:	681b      	ldr	r3, [r3, #0]
 8011a72:	689b      	ldr	r3, [r3, #8]
 8011a74:	0e5b      	lsrs	r3, r3, #25
 8011a76:	b2db      	uxtb	r3, r3
 8011a78:	f003 0307 	and.w	r3, r3, #7
 8011a7c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8011a7e:	687b      	ldr	r3, [r7, #4]
 8011a80:	681b      	ldr	r3, [r3, #0]
 8011a82:	689b      	ldr	r3, [r3, #8]
 8011a84:	0f5b      	lsrs	r3, r3, #29
 8011a86:	b2db      	uxtb	r3, r3
 8011a88:	f003 0307 	and.w	r3, r3, #7
 8011a8c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011a8e:	7bbb      	ldrb	r3, [r7, #14]
 8011a90:	7b3a      	ldrb	r2, [r7, #12]
 8011a92:	4911      	ldr	r1, [pc, #68]	; (8011ad8 <UARTEx_SetNbDataToProcess+0x94>)
 8011a94:	5c8a      	ldrb	r2, [r1, r2]
 8011a96:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8011a9a:	7b3a      	ldrb	r2, [r7, #12]
 8011a9c:	490f      	ldr	r1, [pc, #60]	; (8011adc <UARTEx_SetNbDataToProcess+0x98>)
 8011a9e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011aa0:	fb93 f3f2 	sdiv	r3, r3, r2
 8011aa4:	b29a      	uxth	r2, r3
 8011aa6:	687b      	ldr	r3, [r7, #4]
 8011aa8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011aac:	7bfb      	ldrb	r3, [r7, #15]
 8011aae:	7b7a      	ldrb	r2, [r7, #13]
 8011ab0:	4909      	ldr	r1, [pc, #36]	; (8011ad8 <UARTEx_SetNbDataToProcess+0x94>)
 8011ab2:	5c8a      	ldrb	r2, [r1, r2]
 8011ab4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8011ab8:	7b7a      	ldrb	r2, [r7, #13]
 8011aba:	4908      	ldr	r1, [pc, #32]	; (8011adc <UARTEx_SetNbDataToProcess+0x98>)
 8011abc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011abe:	fb93 f3f2 	sdiv	r3, r3, r2
 8011ac2:	b29a      	uxth	r2, r3
 8011ac4:	687b      	ldr	r3, [r7, #4]
 8011ac6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8011aca:	bf00      	nop
 8011acc:	3714      	adds	r7, #20
 8011ace:	46bd      	mov	sp, r7
 8011ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ad4:	4770      	bx	lr
 8011ad6:	bf00      	nop
 8011ad8:	08014f14 	.word	0x08014f14
 8011adc:	08014f1c 	.word	0x08014f1c

08011ae0 <__errno>:
 8011ae0:	4b01      	ldr	r3, [pc, #4]	; (8011ae8 <__errno+0x8>)
 8011ae2:	6818      	ldr	r0, [r3, #0]
 8011ae4:	4770      	bx	lr
 8011ae6:	bf00      	nop
 8011ae8:	24000024 	.word	0x24000024

08011aec <__libc_init_array>:
 8011aec:	b570      	push	{r4, r5, r6, lr}
 8011aee:	4d0d      	ldr	r5, [pc, #52]	; (8011b24 <__libc_init_array+0x38>)
 8011af0:	4c0d      	ldr	r4, [pc, #52]	; (8011b28 <__libc_init_array+0x3c>)
 8011af2:	1b64      	subs	r4, r4, r5
 8011af4:	10a4      	asrs	r4, r4, #2
 8011af6:	2600      	movs	r6, #0
 8011af8:	42a6      	cmp	r6, r4
 8011afa:	d109      	bne.n	8011b10 <__libc_init_array+0x24>
 8011afc:	4d0b      	ldr	r5, [pc, #44]	; (8011b2c <__libc_init_array+0x40>)
 8011afe:	4c0c      	ldr	r4, [pc, #48]	; (8011b30 <__libc_init_array+0x44>)
 8011b00:	f003 f994 	bl	8014e2c <_init>
 8011b04:	1b64      	subs	r4, r4, r5
 8011b06:	10a4      	asrs	r4, r4, #2
 8011b08:	2600      	movs	r6, #0
 8011b0a:	42a6      	cmp	r6, r4
 8011b0c:	d105      	bne.n	8011b1a <__libc_init_array+0x2e>
 8011b0e:	bd70      	pop	{r4, r5, r6, pc}
 8011b10:	f855 3b04 	ldr.w	r3, [r5], #4
 8011b14:	4798      	blx	r3
 8011b16:	3601      	adds	r6, #1
 8011b18:	e7ee      	b.n	8011af8 <__libc_init_array+0xc>
 8011b1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8011b1e:	4798      	blx	r3
 8011b20:	3601      	adds	r6, #1
 8011b22:	e7f2      	b.n	8011b0a <__libc_init_array+0x1e>
 8011b24:	080153b8 	.word	0x080153b8
 8011b28:	080153b8 	.word	0x080153b8
 8011b2c:	080153b8 	.word	0x080153b8
 8011b30:	080153bc 	.word	0x080153bc

08011b34 <memset>:
 8011b34:	4402      	add	r2, r0
 8011b36:	4603      	mov	r3, r0
 8011b38:	4293      	cmp	r3, r2
 8011b3a:	d100      	bne.n	8011b3e <memset+0xa>
 8011b3c:	4770      	bx	lr
 8011b3e:	f803 1b01 	strb.w	r1, [r3], #1
 8011b42:	e7f9      	b.n	8011b38 <memset+0x4>

08011b44 <__cvt>:
 8011b44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011b46:	ed2d 8b02 	vpush	{d8}
 8011b4a:	eeb0 8b40 	vmov.f64	d8, d0
 8011b4e:	b085      	sub	sp, #20
 8011b50:	4617      	mov	r7, r2
 8011b52:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8011b54:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8011b56:	ee18 2a90 	vmov	r2, s17
 8011b5a:	f025 0520 	bic.w	r5, r5, #32
 8011b5e:	2a00      	cmp	r2, #0
 8011b60:	bfb6      	itet	lt
 8011b62:	222d      	movlt	r2, #45	; 0x2d
 8011b64:	2200      	movge	r2, #0
 8011b66:	eeb1 8b40 	vneglt.f64	d8, d0
 8011b6a:	2d46      	cmp	r5, #70	; 0x46
 8011b6c:	460c      	mov	r4, r1
 8011b6e:	701a      	strb	r2, [r3, #0]
 8011b70:	d004      	beq.n	8011b7c <__cvt+0x38>
 8011b72:	2d45      	cmp	r5, #69	; 0x45
 8011b74:	d100      	bne.n	8011b78 <__cvt+0x34>
 8011b76:	3401      	adds	r4, #1
 8011b78:	2102      	movs	r1, #2
 8011b7a:	e000      	b.n	8011b7e <__cvt+0x3a>
 8011b7c:	2103      	movs	r1, #3
 8011b7e:	ab03      	add	r3, sp, #12
 8011b80:	9301      	str	r3, [sp, #4]
 8011b82:	ab02      	add	r3, sp, #8
 8011b84:	9300      	str	r3, [sp, #0]
 8011b86:	4622      	mov	r2, r4
 8011b88:	4633      	mov	r3, r6
 8011b8a:	eeb0 0b48 	vmov.f64	d0, d8
 8011b8e:	f000 fdf7 	bl	8012780 <_dtoa_r>
 8011b92:	2d47      	cmp	r5, #71	; 0x47
 8011b94:	d109      	bne.n	8011baa <__cvt+0x66>
 8011b96:	07fb      	lsls	r3, r7, #31
 8011b98:	d407      	bmi.n	8011baa <__cvt+0x66>
 8011b9a:	9b03      	ldr	r3, [sp, #12]
 8011b9c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011b9e:	1a1b      	subs	r3, r3, r0
 8011ba0:	6013      	str	r3, [r2, #0]
 8011ba2:	b005      	add	sp, #20
 8011ba4:	ecbd 8b02 	vpop	{d8}
 8011ba8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011baa:	2d46      	cmp	r5, #70	; 0x46
 8011bac:	eb00 0204 	add.w	r2, r0, r4
 8011bb0:	d10c      	bne.n	8011bcc <__cvt+0x88>
 8011bb2:	7803      	ldrb	r3, [r0, #0]
 8011bb4:	2b30      	cmp	r3, #48	; 0x30
 8011bb6:	d107      	bne.n	8011bc8 <__cvt+0x84>
 8011bb8:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8011bbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011bc0:	bf1c      	itt	ne
 8011bc2:	f1c4 0401 	rsbne	r4, r4, #1
 8011bc6:	6034      	strne	r4, [r6, #0]
 8011bc8:	6833      	ldr	r3, [r6, #0]
 8011bca:	441a      	add	r2, r3
 8011bcc:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8011bd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011bd4:	bf08      	it	eq
 8011bd6:	9203      	streq	r2, [sp, #12]
 8011bd8:	2130      	movs	r1, #48	; 0x30
 8011bda:	9b03      	ldr	r3, [sp, #12]
 8011bdc:	4293      	cmp	r3, r2
 8011bde:	d2dc      	bcs.n	8011b9a <__cvt+0x56>
 8011be0:	1c5c      	adds	r4, r3, #1
 8011be2:	9403      	str	r4, [sp, #12]
 8011be4:	7019      	strb	r1, [r3, #0]
 8011be6:	e7f8      	b.n	8011bda <__cvt+0x96>

08011be8 <__exponent>:
 8011be8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011bea:	4603      	mov	r3, r0
 8011bec:	2900      	cmp	r1, #0
 8011bee:	bfb8      	it	lt
 8011bf0:	4249      	neglt	r1, r1
 8011bf2:	f803 2b02 	strb.w	r2, [r3], #2
 8011bf6:	bfb4      	ite	lt
 8011bf8:	222d      	movlt	r2, #45	; 0x2d
 8011bfa:	222b      	movge	r2, #43	; 0x2b
 8011bfc:	2909      	cmp	r1, #9
 8011bfe:	7042      	strb	r2, [r0, #1]
 8011c00:	dd2a      	ble.n	8011c58 <__exponent+0x70>
 8011c02:	f10d 0407 	add.w	r4, sp, #7
 8011c06:	46a4      	mov	ip, r4
 8011c08:	270a      	movs	r7, #10
 8011c0a:	46a6      	mov	lr, r4
 8011c0c:	460a      	mov	r2, r1
 8011c0e:	fb91 f6f7 	sdiv	r6, r1, r7
 8011c12:	fb07 1516 	mls	r5, r7, r6, r1
 8011c16:	3530      	adds	r5, #48	; 0x30
 8011c18:	2a63      	cmp	r2, #99	; 0x63
 8011c1a:	f104 34ff 	add.w	r4, r4, #4294967295
 8011c1e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8011c22:	4631      	mov	r1, r6
 8011c24:	dcf1      	bgt.n	8011c0a <__exponent+0x22>
 8011c26:	3130      	adds	r1, #48	; 0x30
 8011c28:	f1ae 0502 	sub.w	r5, lr, #2
 8011c2c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8011c30:	1c44      	adds	r4, r0, #1
 8011c32:	4629      	mov	r1, r5
 8011c34:	4561      	cmp	r1, ip
 8011c36:	d30a      	bcc.n	8011c4e <__exponent+0x66>
 8011c38:	f10d 0209 	add.w	r2, sp, #9
 8011c3c:	eba2 020e 	sub.w	r2, r2, lr
 8011c40:	4565      	cmp	r5, ip
 8011c42:	bf88      	it	hi
 8011c44:	2200      	movhi	r2, #0
 8011c46:	4413      	add	r3, r2
 8011c48:	1a18      	subs	r0, r3, r0
 8011c4a:	b003      	add	sp, #12
 8011c4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011c4e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011c52:	f804 2f01 	strb.w	r2, [r4, #1]!
 8011c56:	e7ed      	b.n	8011c34 <__exponent+0x4c>
 8011c58:	2330      	movs	r3, #48	; 0x30
 8011c5a:	3130      	adds	r1, #48	; 0x30
 8011c5c:	7083      	strb	r3, [r0, #2]
 8011c5e:	70c1      	strb	r1, [r0, #3]
 8011c60:	1d03      	adds	r3, r0, #4
 8011c62:	e7f1      	b.n	8011c48 <__exponent+0x60>
 8011c64:	0000      	movs	r0, r0
	...

08011c68 <_printf_float>:
 8011c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c6c:	b08b      	sub	sp, #44	; 0x2c
 8011c6e:	460c      	mov	r4, r1
 8011c70:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8011c74:	4616      	mov	r6, r2
 8011c76:	461f      	mov	r7, r3
 8011c78:	4605      	mov	r5, r0
 8011c7a:	f001 fcbb 	bl	80135f4 <_localeconv_r>
 8011c7e:	f8d0 b000 	ldr.w	fp, [r0]
 8011c82:	4658      	mov	r0, fp
 8011c84:	f7ee fb2c 	bl	80002e0 <strlen>
 8011c88:	2300      	movs	r3, #0
 8011c8a:	9308      	str	r3, [sp, #32]
 8011c8c:	f8d8 3000 	ldr.w	r3, [r8]
 8011c90:	f894 9018 	ldrb.w	r9, [r4, #24]
 8011c94:	6822      	ldr	r2, [r4, #0]
 8011c96:	3307      	adds	r3, #7
 8011c98:	f023 0307 	bic.w	r3, r3, #7
 8011c9c:	f103 0108 	add.w	r1, r3, #8
 8011ca0:	f8c8 1000 	str.w	r1, [r8]
 8011ca4:	4682      	mov	sl, r0
 8011ca6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8011caa:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8011cae:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8011f10 <_printf_float+0x2a8>
 8011cb2:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8011cb6:	eeb0 6bc0 	vabs.f64	d6, d0
 8011cba:	eeb4 6b47 	vcmp.f64	d6, d7
 8011cbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011cc2:	dd24      	ble.n	8011d0e <_printf_float+0xa6>
 8011cc4:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8011cc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ccc:	d502      	bpl.n	8011cd4 <_printf_float+0x6c>
 8011cce:	232d      	movs	r3, #45	; 0x2d
 8011cd0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011cd4:	4b90      	ldr	r3, [pc, #576]	; (8011f18 <_printf_float+0x2b0>)
 8011cd6:	4891      	ldr	r0, [pc, #580]	; (8011f1c <_printf_float+0x2b4>)
 8011cd8:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8011cdc:	bf94      	ite	ls
 8011cde:	4698      	movls	r8, r3
 8011ce0:	4680      	movhi	r8, r0
 8011ce2:	2303      	movs	r3, #3
 8011ce4:	6123      	str	r3, [r4, #16]
 8011ce6:	f022 0204 	bic.w	r2, r2, #4
 8011cea:	2300      	movs	r3, #0
 8011cec:	6022      	str	r2, [r4, #0]
 8011cee:	9304      	str	r3, [sp, #16]
 8011cf0:	9700      	str	r7, [sp, #0]
 8011cf2:	4633      	mov	r3, r6
 8011cf4:	aa09      	add	r2, sp, #36	; 0x24
 8011cf6:	4621      	mov	r1, r4
 8011cf8:	4628      	mov	r0, r5
 8011cfa:	f000 f9d3 	bl	80120a4 <_printf_common>
 8011cfe:	3001      	adds	r0, #1
 8011d00:	f040 808a 	bne.w	8011e18 <_printf_float+0x1b0>
 8011d04:	f04f 30ff 	mov.w	r0, #4294967295
 8011d08:	b00b      	add	sp, #44	; 0x2c
 8011d0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d0e:	eeb4 0b40 	vcmp.f64	d0, d0
 8011d12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011d16:	d709      	bvc.n	8011d2c <_printf_float+0xc4>
 8011d18:	ee10 3a90 	vmov	r3, s1
 8011d1c:	2b00      	cmp	r3, #0
 8011d1e:	bfbc      	itt	lt
 8011d20:	232d      	movlt	r3, #45	; 0x2d
 8011d22:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8011d26:	487e      	ldr	r0, [pc, #504]	; (8011f20 <_printf_float+0x2b8>)
 8011d28:	4b7e      	ldr	r3, [pc, #504]	; (8011f24 <_printf_float+0x2bc>)
 8011d2a:	e7d5      	b.n	8011cd8 <_printf_float+0x70>
 8011d2c:	6863      	ldr	r3, [r4, #4]
 8011d2e:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8011d32:	9104      	str	r1, [sp, #16]
 8011d34:	1c59      	adds	r1, r3, #1
 8011d36:	d13c      	bne.n	8011db2 <_printf_float+0x14a>
 8011d38:	2306      	movs	r3, #6
 8011d3a:	6063      	str	r3, [r4, #4]
 8011d3c:	2300      	movs	r3, #0
 8011d3e:	9303      	str	r3, [sp, #12]
 8011d40:	ab08      	add	r3, sp, #32
 8011d42:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8011d46:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8011d4a:	ab07      	add	r3, sp, #28
 8011d4c:	6861      	ldr	r1, [r4, #4]
 8011d4e:	9300      	str	r3, [sp, #0]
 8011d50:	6022      	str	r2, [r4, #0]
 8011d52:	f10d 031b 	add.w	r3, sp, #27
 8011d56:	4628      	mov	r0, r5
 8011d58:	f7ff fef4 	bl	8011b44 <__cvt>
 8011d5c:	9b04      	ldr	r3, [sp, #16]
 8011d5e:	9907      	ldr	r1, [sp, #28]
 8011d60:	2b47      	cmp	r3, #71	; 0x47
 8011d62:	4680      	mov	r8, r0
 8011d64:	d108      	bne.n	8011d78 <_printf_float+0x110>
 8011d66:	1cc8      	adds	r0, r1, #3
 8011d68:	db02      	blt.n	8011d70 <_printf_float+0x108>
 8011d6a:	6863      	ldr	r3, [r4, #4]
 8011d6c:	4299      	cmp	r1, r3
 8011d6e:	dd41      	ble.n	8011df4 <_printf_float+0x18c>
 8011d70:	f1a9 0902 	sub.w	r9, r9, #2
 8011d74:	fa5f f989 	uxtb.w	r9, r9
 8011d78:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8011d7c:	d820      	bhi.n	8011dc0 <_printf_float+0x158>
 8011d7e:	3901      	subs	r1, #1
 8011d80:	464a      	mov	r2, r9
 8011d82:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8011d86:	9107      	str	r1, [sp, #28]
 8011d88:	f7ff ff2e 	bl	8011be8 <__exponent>
 8011d8c:	9a08      	ldr	r2, [sp, #32]
 8011d8e:	9004      	str	r0, [sp, #16]
 8011d90:	1813      	adds	r3, r2, r0
 8011d92:	2a01      	cmp	r2, #1
 8011d94:	6123      	str	r3, [r4, #16]
 8011d96:	dc02      	bgt.n	8011d9e <_printf_float+0x136>
 8011d98:	6822      	ldr	r2, [r4, #0]
 8011d9a:	07d2      	lsls	r2, r2, #31
 8011d9c:	d501      	bpl.n	8011da2 <_printf_float+0x13a>
 8011d9e:	3301      	adds	r3, #1
 8011da0:	6123      	str	r3, [r4, #16]
 8011da2:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8011da6:	2b00      	cmp	r3, #0
 8011da8:	d0a2      	beq.n	8011cf0 <_printf_float+0x88>
 8011daa:	232d      	movs	r3, #45	; 0x2d
 8011dac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011db0:	e79e      	b.n	8011cf0 <_printf_float+0x88>
 8011db2:	9904      	ldr	r1, [sp, #16]
 8011db4:	2947      	cmp	r1, #71	; 0x47
 8011db6:	d1c1      	bne.n	8011d3c <_printf_float+0xd4>
 8011db8:	2b00      	cmp	r3, #0
 8011dba:	d1bf      	bne.n	8011d3c <_printf_float+0xd4>
 8011dbc:	2301      	movs	r3, #1
 8011dbe:	e7bc      	b.n	8011d3a <_printf_float+0xd2>
 8011dc0:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8011dc4:	d118      	bne.n	8011df8 <_printf_float+0x190>
 8011dc6:	2900      	cmp	r1, #0
 8011dc8:	6863      	ldr	r3, [r4, #4]
 8011dca:	dd0b      	ble.n	8011de4 <_printf_float+0x17c>
 8011dcc:	6121      	str	r1, [r4, #16]
 8011dce:	b913      	cbnz	r3, 8011dd6 <_printf_float+0x16e>
 8011dd0:	6822      	ldr	r2, [r4, #0]
 8011dd2:	07d0      	lsls	r0, r2, #31
 8011dd4:	d502      	bpl.n	8011ddc <_printf_float+0x174>
 8011dd6:	3301      	adds	r3, #1
 8011dd8:	440b      	add	r3, r1
 8011dda:	6123      	str	r3, [r4, #16]
 8011ddc:	2300      	movs	r3, #0
 8011dde:	65a1      	str	r1, [r4, #88]	; 0x58
 8011de0:	9304      	str	r3, [sp, #16]
 8011de2:	e7de      	b.n	8011da2 <_printf_float+0x13a>
 8011de4:	b913      	cbnz	r3, 8011dec <_printf_float+0x184>
 8011de6:	6822      	ldr	r2, [r4, #0]
 8011de8:	07d2      	lsls	r2, r2, #31
 8011dea:	d501      	bpl.n	8011df0 <_printf_float+0x188>
 8011dec:	3302      	adds	r3, #2
 8011dee:	e7f4      	b.n	8011dda <_printf_float+0x172>
 8011df0:	2301      	movs	r3, #1
 8011df2:	e7f2      	b.n	8011dda <_printf_float+0x172>
 8011df4:	f04f 0967 	mov.w	r9, #103	; 0x67
 8011df8:	9b08      	ldr	r3, [sp, #32]
 8011dfa:	4299      	cmp	r1, r3
 8011dfc:	db05      	blt.n	8011e0a <_printf_float+0x1a2>
 8011dfe:	6823      	ldr	r3, [r4, #0]
 8011e00:	6121      	str	r1, [r4, #16]
 8011e02:	07d8      	lsls	r0, r3, #31
 8011e04:	d5ea      	bpl.n	8011ddc <_printf_float+0x174>
 8011e06:	1c4b      	adds	r3, r1, #1
 8011e08:	e7e7      	b.n	8011dda <_printf_float+0x172>
 8011e0a:	2900      	cmp	r1, #0
 8011e0c:	bfd4      	ite	le
 8011e0e:	f1c1 0202 	rsble	r2, r1, #2
 8011e12:	2201      	movgt	r2, #1
 8011e14:	4413      	add	r3, r2
 8011e16:	e7e0      	b.n	8011dda <_printf_float+0x172>
 8011e18:	6823      	ldr	r3, [r4, #0]
 8011e1a:	055a      	lsls	r2, r3, #21
 8011e1c:	d407      	bmi.n	8011e2e <_printf_float+0x1c6>
 8011e1e:	6923      	ldr	r3, [r4, #16]
 8011e20:	4642      	mov	r2, r8
 8011e22:	4631      	mov	r1, r6
 8011e24:	4628      	mov	r0, r5
 8011e26:	47b8      	blx	r7
 8011e28:	3001      	adds	r0, #1
 8011e2a:	d12a      	bne.n	8011e82 <_printf_float+0x21a>
 8011e2c:	e76a      	b.n	8011d04 <_printf_float+0x9c>
 8011e2e:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8011e32:	f240 80e2 	bls.w	8011ffa <_printf_float+0x392>
 8011e36:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8011e3a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8011e3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011e42:	d133      	bne.n	8011eac <_printf_float+0x244>
 8011e44:	4a38      	ldr	r2, [pc, #224]	; (8011f28 <_printf_float+0x2c0>)
 8011e46:	2301      	movs	r3, #1
 8011e48:	4631      	mov	r1, r6
 8011e4a:	4628      	mov	r0, r5
 8011e4c:	47b8      	blx	r7
 8011e4e:	3001      	adds	r0, #1
 8011e50:	f43f af58 	beq.w	8011d04 <_printf_float+0x9c>
 8011e54:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8011e58:	429a      	cmp	r2, r3
 8011e5a:	db02      	blt.n	8011e62 <_printf_float+0x1fa>
 8011e5c:	6823      	ldr	r3, [r4, #0]
 8011e5e:	07d8      	lsls	r0, r3, #31
 8011e60:	d50f      	bpl.n	8011e82 <_printf_float+0x21a>
 8011e62:	4653      	mov	r3, sl
 8011e64:	465a      	mov	r2, fp
 8011e66:	4631      	mov	r1, r6
 8011e68:	4628      	mov	r0, r5
 8011e6a:	47b8      	blx	r7
 8011e6c:	3001      	adds	r0, #1
 8011e6e:	f43f af49 	beq.w	8011d04 <_printf_float+0x9c>
 8011e72:	f04f 0800 	mov.w	r8, #0
 8011e76:	f104 091a 	add.w	r9, r4, #26
 8011e7a:	9b08      	ldr	r3, [sp, #32]
 8011e7c:	3b01      	subs	r3, #1
 8011e7e:	4543      	cmp	r3, r8
 8011e80:	dc09      	bgt.n	8011e96 <_printf_float+0x22e>
 8011e82:	6823      	ldr	r3, [r4, #0]
 8011e84:	079b      	lsls	r3, r3, #30
 8011e86:	f100 8108 	bmi.w	801209a <_printf_float+0x432>
 8011e8a:	68e0      	ldr	r0, [r4, #12]
 8011e8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011e8e:	4298      	cmp	r0, r3
 8011e90:	bfb8      	it	lt
 8011e92:	4618      	movlt	r0, r3
 8011e94:	e738      	b.n	8011d08 <_printf_float+0xa0>
 8011e96:	2301      	movs	r3, #1
 8011e98:	464a      	mov	r2, r9
 8011e9a:	4631      	mov	r1, r6
 8011e9c:	4628      	mov	r0, r5
 8011e9e:	47b8      	blx	r7
 8011ea0:	3001      	adds	r0, #1
 8011ea2:	f43f af2f 	beq.w	8011d04 <_printf_float+0x9c>
 8011ea6:	f108 0801 	add.w	r8, r8, #1
 8011eaa:	e7e6      	b.n	8011e7a <_printf_float+0x212>
 8011eac:	9b07      	ldr	r3, [sp, #28]
 8011eae:	2b00      	cmp	r3, #0
 8011eb0:	dc3c      	bgt.n	8011f2c <_printf_float+0x2c4>
 8011eb2:	4a1d      	ldr	r2, [pc, #116]	; (8011f28 <_printf_float+0x2c0>)
 8011eb4:	2301      	movs	r3, #1
 8011eb6:	4631      	mov	r1, r6
 8011eb8:	4628      	mov	r0, r5
 8011eba:	47b8      	blx	r7
 8011ebc:	3001      	adds	r0, #1
 8011ebe:	f43f af21 	beq.w	8011d04 <_printf_float+0x9c>
 8011ec2:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8011ec6:	4313      	orrs	r3, r2
 8011ec8:	d102      	bne.n	8011ed0 <_printf_float+0x268>
 8011eca:	6823      	ldr	r3, [r4, #0]
 8011ecc:	07d9      	lsls	r1, r3, #31
 8011ece:	d5d8      	bpl.n	8011e82 <_printf_float+0x21a>
 8011ed0:	4653      	mov	r3, sl
 8011ed2:	465a      	mov	r2, fp
 8011ed4:	4631      	mov	r1, r6
 8011ed6:	4628      	mov	r0, r5
 8011ed8:	47b8      	blx	r7
 8011eda:	3001      	adds	r0, #1
 8011edc:	f43f af12 	beq.w	8011d04 <_printf_float+0x9c>
 8011ee0:	f04f 0900 	mov.w	r9, #0
 8011ee4:	f104 0a1a 	add.w	sl, r4, #26
 8011ee8:	9b07      	ldr	r3, [sp, #28]
 8011eea:	425b      	negs	r3, r3
 8011eec:	454b      	cmp	r3, r9
 8011eee:	dc01      	bgt.n	8011ef4 <_printf_float+0x28c>
 8011ef0:	9b08      	ldr	r3, [sp, #32]
 8011ef2:	e795      	b.n	8011e20 <_printf_float+0x1b8>
 8011ef4:	2301      	movs	r3, #1
 8011ef6:	4652      	mov	r2, sl
 8011ef8:	4631      	mov	r1, r6
 8011efa:	4628      	mov	r0, r5
 8011efc:	47b8      	blx	r7
 8011efe:	3001      	adds	r0, #1
 8011f00:	f43f af00 	beq.w	8011d04 <_printf_float+0x9c>
 8011f04:	f109 0901 	add.w	r9, r9, #1
 8011f08:	e7ee      	b.n	8011ee8 <_printf_float+0x280>
 8011f0a:	bf00      	nop
 8011f0c:	f3af 8000 	nop.w
 8011f10:	ffffffff 	.word	0xffffffff
 8011f14:	7fefffff 	.word	0x7fefffff
 8011f18:	08014f28 	.word	0x08014f28
 8011f1c:	08014f2c 	.word	0x08014f2c
 8011f20:	08014f34 	.word	0x08014f34
 8011f24:	08014f30 	.word	0x08014f30
 8011f28:	08014f38 	.word	0x08014f38
 8011f2c:	9a08      	ldr	r2, [sp, #32]
 8011f2e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011f30:	429a      	cmp	r2, r3
 8011f32:	bfa8      	it	ge
 8011f34:	461a      	movge	r2, r3
 8011f36:	2a00      	cmp	r2, #0
 8011f38:	4691      	mov	r9, r2
 8011f3a:	dc38      	bgt.n	8011fae <_printf_float+0x346>
 8011f3c:	2300      	movs	r3, #0
 8011f3e:	9305      	str	r3, [sp, #20]
 8011f40:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011f44:	f104 021a 	add.w	r2, r4, #26
 8011f48:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011f4a:	9905      	ldr	r1, [sp, #20]
 8011f4c:	9304      	str	r3, [sp, #16]
 8011f4e:	eba3 0309 	sub.w	r3, r3, r9
 8011f52:	428b      	cmp	r3, r1
 8011f54:	dc33      	bgt.n	8011fbe <_printf_float+0x356>
 8011f56:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8011f5a:	429a      	cmp	r2, r3
 8011f5c:	db3c      	blt.n	8011fd8 <_printf_float+0x370>
 8011f5e:	6823      	ldr	r3, [r4, #0]
 8011f60:	07da      	lsls	r2, r3, #31
 8011f62:	d439      	bmi.n	8011fd8 <_printf_float+0x370>
 8011f64:	9a08      	ldr	r2, [sp, #32]
 8011f66:	9b04      	ldr	r3, [sp, #16]
 8011f68:	9907      	ldr	r1, [sp, #28]
 8011f6a:	1ad3      	subs	r3, r2, r3
 8011f6c:	eba2 0901 	sub.w	r9, r2, r1
 8011f70:	4599      	cmp	r9, r3
 8011f72:	bfa8      	it	ge
 8011f74:	4699      	movge	r9, r3
 8011f76:	f1b9 0f00 	cmp.w	r9, #0
 8011f7a:	dc35      	bgt.n	8011fe8 <_printf_float+0x380>
 8011f7c:	f04f 0800 	mov.w	r8, #0
 8011f80:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011f84:	f104 0a1a 	add.w	sl, r4, #26
 8011f88:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8011f8c:	1a9b      	subs	r3, r3, r2
 8011f8e:	eba3 0309 	sub.w	r3, r3, r9
 8011f92:	4543      	cmp	r3, r8
 8011f94:	f77f af75 	ble.w	8011e82 <_printf_float+0x21a>
 8011f98:	2301      	movs	r3, #1
 8011f9a:	4652      	mov	r2, sl
 8011f9c:	4631      	mov	r1, r6
 8011f9e:	4628      	mov	r0, r5
 8011fa0:	47b8      	blx	r7
 8011fa2:	3001      	adds	r0, #1
 8011fa4:	f43f aeae 	beq.w	8011d04 <_printf_float+0x9c>
 8011fa8:	f108 0801 	add.w	r8, r8, #1
 8011fac:	e7ec      	b.n	8011f88 <_printf_float+0x320>
 8011fae:	4613      	mov	r3, r2
 8011fb0:	4631      	mov	r1, r6
 8011fb2:	4642      	mov	r2, r8
 8011fb4:	4628      	mov	r0, r5
 8011fb6:	47b8      	blx	r7
 8011fb8:	3001      	adds	r0, #1
 8011fba:	d1bf      	bne.n	8011f3c <_printf_float+0x2d4>
 8011fbc:	e6a2      	b.n	8011d04 <_printf_float+0x9c>
 8011fbe:	2301      	movs	r3, #1
 8011fc0:	4631      	mov	r1, r6
 8011fc2:	4628      	mov	r0, r5
 8011fc4:	9204      	str	r2, [sp, #16]
 8011fc6:	47b8      	blx	r7
 8011fc8:	3001      	adds	r0, #1
 8011fca:	f43f ae9b 	beq.w	8011d04 <_printf_float+0x9c>
 8011fce:	9b05      	ldr	r3, [sp, #20]
 8011fd0:	9a04      	ldr	r2, [sp, #16]
 8011fd2:	3301      	adds	r3, #1
 8011fd4:	9305      	str	r3, [sp, #20]
 8011fd6:	e7b7      	b.n	8011f48 <_printf_float+0x2e0>
 8011fd8:	4653      	mov	r3, sl
 8011fda:	465a      	mov	r2, fp
 8011fdc:	4631      	mov	r1, r6
 8011fde:	4628      	mov	r0, r5
 8011fe0:	47b8      	blx	r7
 8011fe2:	3001      	adds	r0, #1
 8011fe4:	d1be      	bne.n	8011f64 <_printf_float+0x2fc>
 8011fe6:	e68d      	b.n	8011d04 <_printf_float+0x9c>
 8011fe8:	9a04      	ldr	r2, [sp, #16]
 8011fea:	464b      	mov	r3, r9
 8011fec:	4442      	add	r2, r8
 8011fee:	4631      	mov	r1, r6
 8011ff0:	4628      	mov	r0, r5
 8011ff2:	47b8      	blx	r7
 8011ff4:	3001      	adds	r0, #1
 8011ff6:	d1c1      	bne.n	8011f7c <_printf_float+0x314>
 8011ff8:	e684      	b.n	8011d04 <_printf_float+0x9c>
 8011ffa:	9a08      	ldr	r2, [sp, #32]
 8011ffc:	2a01      	cmp	r2, #1
 8011ffe:	dc01      	bgt.n	8012004 <_printf_float+0x39c>
 8012000:	07db      	lsls	r3, r3, #31
 8012002:	d537      	bpl.n	8012074 <_printf_float+0x40c>
 8012004:	2301      	movs	r3, #1
 8012006:	4642      	mov	r2, r8
 8012008:	4631      	mov	r1, r6
 801200a:	4628      	mov	r0, r5
 801200c:	47b8      	blx	r7
 801200e:	3001      	adds	r0, #1
 8012010:	f43f ae78 	beq.w	8011d04 <_printf_float+0x9c>
 8012014:	4653      	mov	r3, sl
 8012016:	465a      	mov	r2, fp
 8012018:	4631      	mov	r1, r6
 801201a:	4628      	mov	r0, r5
 801201c:	47b8      	blx	r7
 801201e:	3001      	adds	r0, #1
 8012020:	f43f ae70 	beq.w	8011d04 <_printf_float+0x9c>
 8012024:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8012028:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801202c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012030:	d01b      	beq.n	801206a <_printf_float+0x402>
 8012032:	9b08      	ldr	r3, [sp, #32]
 8012034:	f108 0201 	add.w	r2, r8, #1
 8012038:	3b01      	subs	r3, #1
 801203a:	4631      	mov	r1, r6
 801203c:	4628      	mov	r0, r5
 801203e:	47b8      	blx	r7
 8012040:	3001      	adds	r0, #1
 8012042:	d10e      	bne.n	8012062 <_printf_float+0x3fa>
 8012044:	e65e      	b.n	8011d04 <_printf_float+0x9c>
 8012046:	2301      	movs	r3, #1
 8012048:	464a      	mov	r2, r9
 801204a:	4631      	mov	r1, r6
 801204c:	4628      	mov	r0, r5
 801204e:	47b8      	blx	r7
 8012050:	3001      	adds	r0, #1
 8012052:	f43f ae57 	beq.w	8011d04 <_printf_float+0x9c>
 8012056:	f108 0801 	add.w	r8, r8, #1
 801205a:	9b08      	ldr	r3, [sp, #32]
 801205c:	3b01      	subs	r3, #1
 801205e:	4543      	cmp	r3, r8
 8012060:	dcf1      	bgt.n	8012046 <_printf_float+0x3de>
 8012062:	9b04      	ldr	r3, [sp, #16]
 8012064:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8012068:	e6db      	b.n	8011e22 <_printf_float+0x1ba>
 801206a:	f04f 0800 	mov.w	r8, #0
 801206e:	f104 091a 	add.w	r9, r4, #26
 8012072:	e7f2      	b.n	801205a <_printf_float+0x3f2>
 8012074:	2301      	movs	r3, #1
 8012076:	4642      	mov	r2, r8
 8012078:	e7df      	b.n	801203a <_printf_float+0x3d2>
 801207a:	2301      	movs	r3, #1
 801207c:	464a      	mov	r2, r9
 801207e:	4631      	mov	r1, r6
 8012080:	4628      	mov	r0, r5
 8012082:	47b8      	blx	r7
 8012084:	3001      	adds	r0, #1
 8012086:	f43f ae3d 	beq.w	8011d04 <_printf_float+0x9c>
 801208a:	f108 0801 	add.w	r8, r8, #1
 801208e:	68e3      	ldr	r3, [r4, #12]
 8012090:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012092:	1a5b      	subs	r3, r3, r1
 8012094:	4543      	cmp	r3, r8
 8012096:	dcf0      	bgt.n	801207a <_printf_float+0x412>
 8012098:	e6f7      	b.n	8011e8a <_printf_float+0x222>
 801209a:	f04f 0800 	mov.w	r8, #0
 801209e:	f104 0919 	add.w	r9, r4, #25
 80120a2:	e7f4      	b.n	801208e <_printf_float+0x426>

080120a4 <_printf_common>:
 80120a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80120a8:	4616      	mov	r6, r2
 80120aa:	4699      	mov	r9, r3
 80120ac:	688a      	ldr	r2, [r1, #8]
 80120ae:	690b      	ldr	r3, [r1, #16]
 80120b0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80120b4:	4293      	cmp	r3, r2
 80120b6:	bfb8      	it	lt
 80120b8:	4613      	movlt	r3, r2
 80120ba:	6033      	str	r3, [r6, #0]
 80120bc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80120c0:	4607      	mov	r7, r0
 80120c2:	460c      	mov	r4, r1
 80120c4:	b10a      	cbz	r2, 80120ca <_printf_common+0x26>
 80120c6:	3301      	adds	r3, #1
 80120c8:	6033      	str	r3, [r6, #0]
 80120ca:	6823      	ldr	r3, [r4, #0]
 80120cc:	0699      	lsls	r1, r3, #26
 80120ce:	bf42      	ittt	mi
 80120d0:	6833      	ldrmi	r3, [r6, #0]
 80120d2:	3302      	addmi	r3, #2
 80120d4:	6033      	strmi	r3, [r6, #0]
 80120d6:	6825      	ldr	r5, [r4, #0]
 80120d8:	f015 0506 	ands.w	r5, r5, #6
 80120dc:	d106      	bne.n	80120ec <_printf_common+0x48>
 80120de:	f104 0a19 	add.w	sl, r4, #25
 80120e2:	68e3      	ldr	r3, [r4, #12]
 80120e4:	6832      	ldr	r2, [r6, #0]
 80120e6:	1a9b      	subs	r3, r3, r2
 80120e8:	42ab      	cmp	r3, r5
 80120ea:	dc26      	bgt.n	801213a <_printf_common+0x96>
 80120ec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80120f0:	1e13      	subs	r3, r2, #0
 80120f2:	6822      	ldr	r2, [r4, #0]
 80120f4:	bf18      	it	ne
 80120f6:	2301      	movne	r3, #1
 80120f8:	0692      	lsls	r2, r2, #26
 80120fa:	d42b      	bmi.n	8012154 <_printf_common+0xb0>
 80120fc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8012100:	4649      	mov	r1, r9
 8012102:	4638      	mov	r0, r7
 8012104:	47c0      	blx	r8
 8012106:	3001      	adds	r0, #1
 8012108:	d01e      	beq.n	8012148 <_printf_common+0xa4>
 801210a:	6823      	ldr	r3, [r4, #0]
 801210c:	68e5      	ldr	r5, [r4, #12]
 801210e:	6832      	ldr	r2, [r6, #0]
 8012110:	f003 0306 	and.w	r3, r3, #6
 8012114:	2b04      	cmp	r3, #4
 8012116:	bf08      	it	eq
 8012118:	1aad      	subeq	r5, r5, r2
 801211a:	68a3      	ldr	r3, [r4, #8]
 801211c:	6922      	ldr	r2, [r4, #16]
 801211e:	bf0c      	ite	eq
 8012120:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012124:	2500      	movne	r5, #0
 8012126:	4293      	cmp	r3, r2
 8012128:	bfc4      	itt	gt
 801212a:	1a9b      	subgt	r3, r3, r2
 801212c:	18ed      	addgt	r5, r5, r3
 801212e:	2600      	movs	r6, #0
 8012130:	341a      	adds	r4, #26
 8012132:	42b5      	cmp	r5, r6
 8012134:	d11a      	bne.n	801216c <_printf_common+0xc8>
 8012136:	2000      	movs	r0, #0
 8012138:	e008      	b.n	801214c <_printf_common+0xa8>
 801213a:	2301      	movs	r3, #1
 801213c:	4652      	mov	r2, sl
 801213e:	4649      	mov	r1, r9
 8012140:	4638      	mov	r0, r7
 8012142:	47c0      	blx	r8
 8012144:	3001      	adds	r0, #1
 8012146:	d103      	bne.n	8012150 <_printf_common+0xac>
 8012148:	f04f 30ff 	mov.w	r0, #4294967295
 801214c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012150:	3501      	adds	r5, #1
 8012152:	e7c6      	b.n	80120e2 <_printf_common+0x3e>
 8012154:	18e1      	adds	r1, r4, r3
 8012156:	1c5a      	adds	r2, r3, #1
 8012158:	2030      	movs	r0, #48	; 0x30
 801215a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801215e:	4422      	add	r2, r4
 8012160:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8012164:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8012168:	3302      	adds	r3, #2
 801216a:	e7c7      	b.n	80120fc <_printf_common+0x58>
 801216c:	2301      	movs	r3, #1
 801216e:	4622      	mov	r2, r4
 8012170:	4649      	mov	r1, r9
 8012172:	4638      	mov	r0, r7
 8012174:	47c0      	blx	r8
 8012176:	3001      	adds	r0, #1
 8012178:	d0e6      	beq.n	8012148 <_printf_common+0xa4>
 801217a:	3601      	adds	r6, #1
 801217c:	e7d9      	b.n	8012132 <_printf_common+0x8e>
	...

08012180 <_printf_i>:
 8012180:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012184:	460c      	mov	r4, r1
 8012186:	4691      	mov	r9, r2
 8012188:	7e27      	ldrb	r7, [r4, #24]
 801218a:	990c      	ldr	r1, [sp, #48]	; 0x30
 801218c:	2f78      	cmp	r7, #120	; 0x78
 801218e:	4680      	mov	r8, r0
 8012190:	469a      	mov	sl, r3
 8012192:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8012196:	d807      	bhi.n	80121a8 <_printf_i+0x28>
 8012198:	2f62      	cmp	r7, #98	; 0x62
 801219a:	d80a      	bhi.n	80121b2 <_printf_i+0x32>
 801219c:	2f00      	cmp	r7, #0
 801219e:	f000 80d8 	beq.w	8012352 <_printf_i+0x1d2>
 80121a2:	2f58      	cmp	r7, #88	; 0x58
 80121a4:	f000 80a3 	beq.w	80122ee <_printf_i+0x16e>
 80121a8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80121ac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80121b0:	e03a      	b.n	8012228 <_printf_i+0xa8>
 80121b2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80121b6:	2b15      	cmp	r3, #21
 80121b8:	d8f6      	bhi.n	80121a8 <_printf_i+0x28>
 80121ba:	a001      	add	r0, pc, #4	; (adr r0, 80121c0 <_printf_i+0x40>)
 80121bc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80121c0:	08012219 	.word	0x08012219
 80121c4:	0801222d 	.word	0x0801222d
 80121c8:	080121a9 	.word	0x080121a9
 80121cc:	080121a9 	.word	0x080121a9
 80121d0:	080121a9 	.word	0x080121a9
 80121d4:	080121a9 	.word	0x080121a9
 80121d8:	0801222d 	.word	0x0801222d
 80121dc:	080121a9 	.word	0x080121a9
 80121e0:	080121a9 	.word	0x080121a9
 80121e4:	080121a9 	.word	0x080121a9
 80121e8:	080121a9 	.word	0x080121a9
 80121ec:	08012339 	.word	0x08012339
 80121f0:	0801225d 	.word	0x0801225d
 80121f4:	0801231b 	.word	0x0801231b
 80121f8:	080121a9 	.word	0x080121a9
 80121fc:	080121a9 	.word	0x080121a9
 8012200:	0801235b 	.word	0x0801235b
 8012204:	080121a9 	.word	0x080121a9
 8012208:	0801225d 	.word	0x0801225d
 801220c:	080121a9 	.word	0x080121a9
 8012210:	080121a9 	.word	0x080121a9
 8012214:	08012323 	.word	0x08012323
 8012218:	680b      	ldr	r3, [r1, #0]
 801221a:	1d1a      	adds	r2, r3, #4
 801221c:	681b      	ldr	r3, [r3, #0]
 801221e:	600a      	str	r2, [r1, #0]
 8012220:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8012224:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8012228:	2301      	movs	r3, #1
 801222a:	e0a3      	b.n	8012374 <_printf_i+0x1f4>
 801222c:	6825      	ldr	r5, [r4, #0]
 801222e:	6808      	ldr	r0, [r1, #0]
 8012230:	062e      	lsls	r6, r5, #24
 8012232:	f100 0304 	add.w	r3, r0, #4
 8012236:	d50a      	bpl.n	801224e <_printf_i+0xce>
 8012238:	6805      	ldr	r5, [r0, #0]
 801223a:	600b      	str	r3, [r1, #0]
 801223c:	2d00      	cmp	r5, #0
 801223e:	da03      	bge.n	8012248 <_printf_i+0xc8>
 8012240:	232d      	movs	r3, #45	; 0x2d
 8012242:	426d      	negs	r5, r5
 8012244:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012248:	485e      	ldr	r0, [pc, #376]	; (80123c4 <_printf_i+0x244>)
 801224a:	230a      	movs	r3, #10
 801224c:	e019      	b.n	8012282 <_printf_i+0x102>
 801224e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8012252:	6805      	ldr	r5, [r0, #0]
 8012254:	600b      	str	r3, [r1, #0]
 8012256:	bf18      	it	ne
 8012258:	b22d      	sxthne	r5, r5
 801225a:	e7ef      	b.n	801223c <_printf_i+0xbc>
 801225c:	680b      	ldr	r3, [r1, #0]
 801225e:	6825      	ldr	r5, [r4, #0]
 8012260:	1d18      	adds	r0, r3, #4
 8012262:	6008      	str	r0, [r1, #0]
 8012264:	0628      	lsls	r0, r5, #24
 8012266:	d501      	bpl.n	801226c <_printf_i+0xec>
 8012268:	681d      	ldr	r5, [r3, #0]
 801226a:	e002      	b.n	8012272 <_printf_i+0xf2>
 801226c:	0669      	lsls	r1, r5, #25
 801226e:	d5fb      	bpl.n	8012268 <_printf_i+0xe8>
 8012270:	881d      	ldrh	r5, [r3, #0]
 8012272:	4854      	ldr	r0, [pc, #336]	; (80123c4 <_printf_i+0x244>)
 8012274:	2f6f      	cmp	r7, #111	; 0x6f
 8012276:	bf0c      	ite	eq
 8012278:	2308      	moveq	r3, #8
 801227a:	230a      	movne	r3, #10
 801227c:	2100      	movs	r1, #0
 801227e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8012282:	6866      	ldr	r6, [r4, #4]
 8012284:	60a6      	str	r6, [r4, #8]
 8012286:	2e00      	cmp	r6, #0
 8012288:	bfa2      	ittt	ge
 801228a:	6821      	ldrge	r1, [r4, #0]
 801228c:	f021 0104 	bicge.w	r1, r1, #4
 8012290:	6021      	strge	r1, [r4, #0]
 8012292:	b90d      	cbnz	r5, 8012298 <_printf_i+0x118>
 8012294:	2e00      	cmp	r6, #0
 8012296:	d04d      	beq.n	8012334 <_printf_i+0x1b4>
 8012298:	4616      	mov	r6, r2
 801229a:	fbb5 f1f3 	udiv	r1, r5, r3
 801229e:	fb03 5711 	mls	r7, r3, r1, r5
 80122a2:	5dc7      	ldrb	r7, [r0, r7]
 80122a4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80122a8:	462f      	mov	r7, r5
 80122aa:	42bb      	cmp	r3, r7
 80122ac:	460d      	mov	r5, r1
 80122ae:	d9f4      	bls.n	801229a <_printf_i+0x11a>
 80122b0:	2b08      	cmp	r3, #8
 80122b2:	d10b      	bne.n	80122cc <_printf_i+0x14c>
 80122b4:	6823      	ldr	r3, [r4, #0]
 80122b6:	07df      	lsls	r7, r3, #31
 80122b8:	d508      	bpl.n	80122cc <_printf_i+0x14c>
 80122ba:	6923      	ldr	r3, [r4, #16]
 80122bc:	6861      	ldr	r1, [r4, #4]
 80122be:	4299      	cmp	r1, r3
 80122c0:	bfde      	ittt	le
 80122c2:	2330      	movle	r3, #48	; 0x30
 80122c4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80122c8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80122cc:	1b92      	subs	r2, r2, r6
 80122ce:	6122      	str	r2, [r4, #16]
 80122d0:	f8cd a000 	str.w	sl, [sp]
 80122d4:	464b      	mov	r3, r9
 80122d6:	aa03      	add	r2, sp, #12
 80122d8:	4621      	mov	r1, r4
 80122da:	4640      	mov	r0, r8
 80122dc:	f7ff fee2 	bl	80120a4 <_printf_common>
 80122e0:	3001      	adds	r0, #1
 80122e2:	d14c      	bne.n	801237e <_printf_i+0x1fe>
 80122e4:	f04f 30ff 	mov.w	r0, #4294967295
 80122e8:	b004      	add	sp, #16
 80122ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80122ee:	4835      	ldr	r0, [pc, #212]	; (80123c4 <_printf_i+0x244>)
 80122f0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80122f4:	6823      	ldr	r3, [r4, #0]
 80122f6:	680e      	ldr	r6, [r1, #0]
 80122f8:	061f      	lsls	r7, r3, #24
 80122fa:	f856 5b04 	ldr.w	r5, [r6], #4
 80122fe:	600e      	str	r6, [r1, #0]
 8012300:	d514      	bpl.n	801232c <_printf_i+0x1ac>
 8012302:	07d9      	lsls	r1, r3, #31
 8012304:	bf44      	itt	mi
 8012306:	f043 0320 	orrmi.w	r3, r3, #32
 801230a:	6023      	strmi	r3, [r4, #0]
 801230c:	b91d      	cbnz	r5, 8012316 <_printf_i+0x196>
 801230e:	6823      	ldr	r3, [r4, #0]
 8012310:	f023 0320 	bic.w	r3, r3, #32
 8012314:	6023      	str	r3, [r4, #0]
 8012316:	2310      	movs	r3, #16
 8012318:	e7b0      	b.n	801227c <_printf_i+0xfc>
 801231a:	6823      	ldr	r3, [r4, #0]
 801231c:	f043 0320 	orr.w	r3, r3, #32
 8012320:	6023      	str	r3, [r4, #0]
 8012322:	2378      	movs	r3, #120	; 0x78
 8012324:	4828      	ldr	r0, [pc, #160]	; (80123c8 <_printf_i+0x248>)
 8012326:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801232a:	e7e3      	b.n	80122f4 <_printf_i+0x174>
 801232c:	065e      	lsls	r6, r3, #25
 801232e:	bf48      	it	mi
 8012330:	b2ad      	uxthmi	r5, r5
 8012332:	e7e6      	b.n	8012302 <_printf_i+0x182>
 8012334:	4616      	mov	r6, r2
 8012336:	e7bb      	b.n	80122b0 <_printf_i+0x130>
 8012338:	680b      	ldr	r3, [r1, #0]
 801233a:	6826      	ldr	r6, [r4, #0]
 801233c:	6960      	ldr	r0, [r4, #20]
 801233e:	1d1d      	adds	r5, r3, #4
 8012340:	600d      	str	r5, [r1, #0]
 8012342:	0635      	lsls	r5, r6, #24
 8012344:	681b      	ldr	r3, [r3, #0]
 8012346:	d501      	bpl.n	801234c <_printf_i+0x1cc>
 8012348:	6018      	str	r0, [r3, #0]
 801234a:	e002      	b.n	8012352 <_printf_i+0x1d2>
 801234c:	0671      	lsls	r1, r6, #25
 801234e:	d5fb      	bpl.n	8012348 <_printf_i+0x1c8>
 8012350:	8018      	strh	r0, [r3, #0]
 8012352:	2300      	movs	r3, #0
 8012354:	6123      	str	r3, [r4, #16]
 8012356:	4616      	mov	r6, r2
 8012358:	e7ba      	b.n	80122d0 <_printf_i+0x150>
 801235a:	680b      	ldr	r3, [r1, #0]
 801235c:	1d1a      	adds	r2, r3, #4
 801235e:	600a      	str	r2, [r1, #0]
 8012360:	681e      	ldr	r6, [r3, #0]
 8012362:	6862      	ldr	r2, [r4, #4]
 8012364:	2100      	movs	r1, #0
 8012366:	4630      	mov	r0, r6
 8012368:	f7ed ffc2 	bl	80002f0 <memchr>
 801236c:	b108      	cbz	r0, 8012372 <_printf_i+0x1f2>
 801236e:	1b80      	subs	r0, r0, r6
 8012370:	6060      	str	r0, [r4, #4]
 8012372:	6863      	ldr	r3, [r4, #4]
 8012374:	6123      	str	r3, [r4, #16]
 8012376:	2300      	movs	r3, #0
 8012378:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801237c:	e7a8      	b.n	80122d0 <_printf_i+0x150>
 801237e:	6923      	ldr	r3, [r4, #16]
 8012380:	4632      	mov	r2, r6
 8012382:	4649      	mov	r1, r9
 8012384:	4640      	mov	r0, r8
 8012386:	47d0      	blx	sl
 8012388:	3001      	adds	r0, #1
 801238a:	d0ab      	beq.n	80122e4 <_printf_i+0x164>
 801238c:	6823      	ldr	r3, [r4, #0]
 801238e:	079b      	lsls	r3, r3, #30
 8012390:	d413      	bmi.n	80123ba <_printf_i+0x23a>
 8012392:	68e0      	ldr	r0, [r4, #12]
 8012394:	9b03      	ldr	r3, [sp, #12]
 8012396:	4298      	cmp	r0, r3
 8012398:	bfb8      	it	lt
 801239a:	4618      	movlt	r0, r3
 801239c:	e7a4      	b.n	80122e8 <_printf_i+0x168>
 801239e:	2301      	movs	r3, #1
 80123a0:	4632      	mov	r2, r6
 80123a2:	4649      	mov	r1, r9
 80123a4:	4640      	mov	r0, r8
 80123a6:	47d0      	blx	sl
 80123a8:	3001      	adds	r0, #1
 80123aa:	d09b      	beq.n	80122e4 <_printf_i+0x164>
 80123ac:	3501      	adds	r5, #1
 80123ae:	68e3      	ldr	r3, [r4, #12]
 80123b0:	9903      	ldr	r1, [sp, #12]
 80123b2:	1a5b      	subs	r3, r3, r1
 80123b4:	42ab      	cmp	r3, r5
 80123b6:	dcf2      	bgt.n	801239e <_printf_i+0x21e>
 80123b8:	e7eb      	b.n	8012392 <_printf_i+0x212>
 80123ba:	2500      	movs	r5, #0
 80123bc:	f104 0619 	add.w	r6, r4, #25
 80123c0:	e7f5      	b.n	80123ae <_printf_i+0x22e>
 80123c2:	bf00      	nop
 80123c4:	08014f3a 	.word	0x08014f3a
 80123c8:	08014f4b 	.word	0x08014f4b

080123cc <iprintf>:
 80123cc:	b40f      	push	{r0, r1, r2, r3}
 80123ce:	4b0a      	ldr	r3, [pc, #40]	; (80123f8 <iprintf+0x2c>)
 80123d0:	b513      	push	{r0, r1, r4, lr}
 80123d2:	681c      	ldr	r4, [r3, #0]
 80123d4:	b124      	cbz	r4, 80123e0 <iprintf+0x14>
 80123d6:	69a3      	ldr	r3, [r4, #24]
 80123d8:	b913      	cbnz	r3, 80123e0 <iprintf+0x14>
 80123da:	4620      	mov	r0, r4
 80123dc:	f001 f86c 	bl	80134b8 <__sinit>
 80123e0:	ab05      	add	r3, sp, #20
 80123e2:	9a04      	ldr	r2, [sp, #16]
 80123e4:	68a1      	ldr	r1, [r4, #8]
 80123e6:	9301      	str	r3, [sp, #4]
 80123e8:	4620      	mov	r0, r4
 80123ea:	f001 fde7 	bl	8013fbc <_vfiprintf_r>
 80123ee:	b002      	add	sp, #8
 80123f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80123f4:	b004      	add	sp, #16
 80123f6:	4770      	bx	lr
 80123f8:	24000024 	.word	0x24000024

080123fc <_puts_r>:
 80123fc:	b570      	push	{r4, r5, r6, lr}
 80123fe:	460e      	mov	r6, r1
 8012400:	4605      	mov	r5, r0
 8012402:	b118      	cbz	r0, 801240c <_puts_r+0x10>
 8012404:	6983      	ldr	r3, [r0, #24]
 8012406:	b90b      	cbnz	r3, 801240c <_puts_r+0x10>
 8012408:	f001 f856 	bl	80134b8 <__sinit>
 801240c:	69ab      	ldr	r3, [r5, #24]
 801240e:	68ac      	ldr	r4, [r5, #8]
 8012410:	b913      	cbnz	r3, 8012418 <_puts_r+0x1c>
 8012412:	4628      	mov	r0, r5
 8012414:	f001 f850 	bl	80134b8 <__sinit>
 8012418:	4b2c      	ldr	r3, [pc, #176]	; (80124cc <_puts_r+0xd0>)
 801241a:	429c      	cmp	r4, r3
 801241c:	d120      	bne.n	8012460 <_puts_r+0x64>
 801241e:	686c      	ldr	r4, [r5, #4]
 8012420:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012422:	07db      	lsls	r3, r3, #31
 8012424:	d405      	bmi.n	8012432 <_puts_r+0x36>
 8012426:	89a3      	ldrh	r3, [r4, #12]
 8012428:	0598      	lsls	r0, r3, #22
 801242a:	d402      	bmi.n	8012432 <_puts_r+0x36>
 801242c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801242e:	f001 f8e6 	bl	80135fe <__retarget_lock_acquire_recursive>
 8012432:	89a3      	ldrh	r3, [r4, #12]
 8012434:	0719      	lsls	r1, r3, #28
 8012436:	d51d      	bpl.n	8012474 <_puts_r+0x78>
 8012438:	6923      	ldr	r3, [r4, #16]
 801243a:	b1db      	cbz	r3, 8012474 <_puts_r+0x78>
 801243c:	3e01      	subs	r6, #1
 801243e:	68a3      	ldr	r3, [r4, #8]
 8012440:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8012444:	3b01      	subs	r3, #1
 8012446:	60a3      	str	r3, [r4, #8]
 8012448:	bb39      	cbnz	r1, 801249a <_puts_r+0x9e>
 801244a:	2b00      	cmp	r3, #0
 801244c:	da38      	bge.n	80124c0 <_puts_r+0xc4>
 801244e:	4622      	mov	r2, r4
 8012450:	210a      	movs	r1, #10
 8012452:	4628      	mov	r0, r5
 8012454:	f000 f848 	bl	80124e8 <__swbuf_r>
 8012458:	3001      	adds	r0, #1
 801245a:	d011      	beq.n	8012480 <_puts_r+0x84>
 801245c:	250a      	movs	r5, #10
 801245e:	e011      	b.n	8012484 <_puts_r+0x88>
 8012460:	4b1b      	ldr	r3, [pc, #108]	; (80124d0 <_puts_r+0xd4>)
 8012462:	429c      	cmp	r4, r3
 8012464:	d101      	bne.n	801246a <_puts_r+0x6e>
 8012466:	68ac      	ldr	r4, [r5, #8]
 8012468:	e7da      	b.n	8012420 <_puts_r+0x24>
 801246a:	4b1a      	ldr	r3, [pc, #104]	; (80124d4 <_puts_r+0xd8>)
 801246c:	429c      	cmp	r4, r3
 801246e:	bf08      	it	eq
 8012470:	68ec      	ldreq	r4, [r5, #12]
 8012472:	e7d5      	b.n	8012420 <_puts_r+0x24>
 8012474:	4621      	mov	r1, r4
 8012476:	4628      	mov	r0, r5
 8012478:	f000 f888 	bl	801258c <__swsetup_r>
 801247c:	2800      	cmp	r0, #0
 801247e:	d0dd      	beq.n	801243c <_puts_r+0x40>
 8012480:	f04f 35ff 	mov.w	r5, #4294967295
 8012484:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012486:	07da      	lsls	r2, r3, #31
 8012488:	d405      	bmi.n	8012496 <_puts_r+0x9a>
 801248a:	89a3      	ldrh	r3, [r4, #12]
 801248c:	059b      	lsls	r3, r3, #22
 801248e:	d402      	bmi.n	8012496 <_puts_r+0x9a>
 8012490:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012492:	f001 f8b5 	bl	8013600 <__retarget_lock_release_recursive>
 8012496:	4628      	mov	r0, r5
 8012498:	bd70      	pop	{r4, r5, r6, pc}
 801249a:	2b00      	cmp	r3, #0
 801249c:	da04      	bge.n	80124a8 <_puts_r+0xac>
 801249e:	69a2      	ldr	r2, [r4, #24]
 80124a0:	429a      	cmp	r2, r3
 80124a2:	dc06      	bgt.n	80124b2 <_puts_r+0xb6>
 80124a4:	290a      	cmp	r1, #10
 80124a6:	d004      	beq.n	80124b2 <_puts_r+0xb6>
 80124a8:	6823      	ldr	r3, [r4, #0]
 80124aa:	1c5a      	adds	r2, r3, #1
 80124ac:	6022      	str	r2, [r4, #0]
 80124ae:	7019      	strb	r1, [r3, #0]
 80124b0:	e7c5      	b.n	801243e <_puts_r+0x42>
 80124b2:	4622      	mov	r2, r4
 80124b4:	4628      	mov	r0, r5
 80124b6:	f000 f817 	bl	80124e8 <__swbuf_r>
 80124ba:	3001      	adds	r0, #1
 80124bc:	d1bf      	bne.n	801243e <_puts_r+0x42>
 80124be:	e7df      	b.n	8012480 <_puts_r+0x84>
 80124c0:	6823      	ldr	r3, [r4, #0]
 80124c2:	250a      	movs	r5, #10
 80124c4:	1c5a      	adds	r2, r3, #1
 80124c6:	6022      	str	r2, [r4, #0]
 80124c8:	701d      	strb	r5, [r3, #0]
 80124ca:	e7db      	b.n	8012484 <_puts_r+0x88>
 80124cc:	08015010 	.word	0x08015010
 80124d0:	08015030 	.word	0x08015030
 80124d4:	08014ff0 	.word	0x08014ff0

080124d8 <puts>:
 80124d8:	4b02      	ldr	r3, [pc, #8]	; (80124e4 <puts+0xc>)
 80124da:	4601      	mov	r1, r0
 80124dc:	6818      	ldr	r0, [r3, #0]
 80124de:	f7ff bf8d 	b.w	80123fc <_puts_r>
 80124e2:	bf00      	nop
 80124e4:	24000024 	.word	0x24000024

080124e8 <__swbuf_r>:
 80124e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80124ea:	460e      	mov	r6, r1
 80124ec:	4614      	mov	r4, r2
 80124ee:	4605      	mov	r5, r0
 80124f0:	b118      	cbz	r0, 80124fa <__swbuf_r+0x12>
 80124f2:	6983      	ldr	r3, [r0, #24]
 80124f4:	b90b      	cbnz	r3, 80124fa <__swbuf_r+0x12>
 80124f6:	f000 ffdf 	bl	80134b8 <__sinit>
 80124fa:	4b21      	ldr	r3, [pc, #132]	; (8012580 <__swbuf_r+0x98>)
 80124fc:	429c      	cmp	r4, r3
 80124fe:	d12b      	bne.n	8012558 <__swbuf_r+0x70>
 8012500:	686c      	ldr	r4, [r5, #4]
 8012502:	69a3      	ldr	r3, [r4, #24]
 8012504:	60a3      	str	r3, [r4, #8]
 8012506:	89a3      	ldrh	r3, [r4, #12]
 8012508:	071a      	lsls	r2, r3, #28
 801250a:	d52f      	bpl.n	801256c <__swbuf_r+0x84>
 801250c:	6923      	ldr	r3, [r4, #16]
 801250e:	b36b      	cbz	r3, 801256c <__swbuf_r+0x84>
 8012510:	6923      	ldr	r3, [r4, #16]
 8012512:	6820      	ldr	r0, [r4, #0]
 8012514:	1ac0      	subs	r0, r0, r3
 8012516:	6963      	ldr	r3, [r4, #20]
 8012518:	b2f6      	uxtb	r6, r6
 801251a:	4283      	cmp	r3, r0
 801251c:	4637      	mov	r7, r6
 801251e:	dc04      	bgt.n	801252a <__swbuf_r+0x42>
 8012520:	4621      	mov	r1, r4
 8012522:	4628      	mov	r0, r5
 8012524:	f000 ff34 	bl	8013390 <_fflush_r>
 8012528:	bb30      	cbnz	r0, 8012578 <__swbuf_r+0x90>
 801252a:	68a3      	ldr	r3, [r4, #8]
 801252c:	3b01      	subs	r3, #1
 801252e:	60a3      	str	r3, [r4, #8]
 8012530:	6823      	ldr	r3, [r4, #0]
 8012532:	1c5a      	adds	r2, r3, #1
 8012534:	6022      	str	r2, [r4, #0]
 8012536:	701e      	strb	r6, [r3, #0]
 8012538:	6963      	ldr	r3, [r4, #20]
 801253a:	3001      	adds	r0, #1
 801253c:	4283      	cmp	r3, r0
 801253e:	d004      	beq.n	801254a <__swbuf_r+0x62>
 8012540:	89a3      	ldrh	r3, [r4, #12]
 8012542:	07db      	lsls	r3, r3, #31
 8012544:	d506      	bpl.n	8012554 <__swbuf_r+0x6c>
 8012546:	2e0a      	cmp	r6, #10
 8012548:	d104      	bne.n	8012554 <__swbuf_r+0x6c>
 801254a:	4621      	mov	r1, r4
 801254c:	4628      	mov	r0, r5
 801254e:	f000 ff1f 	bl	8013390 <_fflush_r>
 8012552:	b988      	cbnz	r0, 8012578 <__swbuf_r+0x90>
 8012554:	4638      	mov	r0, r7
 8012556:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012558:	4b0a      	ldr	r3, [pc, #40]	; (8012584 <__swbuf_r+0x9c>)
 801255a:	429c      	cmp	r4, r3
 801255c:	d101      	bne.n	8012562 <__swbuf_r+0x7a>
 801255e:	68ac      	ldr	r4, [r5, #8]
 8012560:	e7cf      	b.n	8012502 <__swbuf_r+0x1a>
 8012562:	4b09      	ldr	r3, [pc, #36]	; (8012588 <__swbuf_r+0xa0>)
 8012564:	429c      	cmp	r4, r3
 8012566:	bf08      	it	eq
 8012568:	68ec      	ldreq	r4, [r5, #12]
 801256a:	e7ca      	b.n	8012502 <__swbuf_r+0x1a>
 801256c:	4621      	mov	r1, r4
 801256e:	4628      	mov	r0, r5
 8012570:	f000 f80c 	bl	801258c <__swsetup_r>
 8012574:	2800      	cmp	r0, #0
 8012576:	d0cb      	beq.n	8012510 <__swbuf_r+0x28>
 8012578:	f04f 37ff 	mov.w	r7, #4294967295
 801257c:	e7ea      	b.n	8012554 <__swbuf_r+0x6c>
 801257e:	bf00      	nop
 8012580:	08015010 	.word	0x08015010
 8012584:	08015030 	.word	0x08015030
 8012588:	08014ff0 	.word	0x08014ff0

0801258c <__swsetup_r>:
 801258c:	4b32      	ldr	r3, [pc, #200]	; (8012658 <__swsetup_r+0xcc>)
 801258e:	b570      	push	{r4, r5, r6, lr}
 8012590:	681d      	ldr	r5, [r3, #0]
 8012592:	4606      	mov	r6, r0
 8012594:	460c      	mov	r4, r1
 8012596:	b125      	cbz	r5, 80125a2 <__swsetup_r+0x16>
 8012598:	69ab      	ldr	r3, [r5, #24]
 801259a:	b913      	cbnz	r3, 80125a2 <__swsetup_r+0x16>
 801259c:	4628      	mov	r0, r5
 801259e:	f000 ff8b 	bl	80134b8 <__sinit>
 80125a2:	4b2e      	ldr	r3, [pc, #184]	; (801265c <__swsetup_r+0xd0>)
 80125a4:	429c      	cmp	r4, r3
 80125a6:	d10f      	bne.n	80125c8 <__swsetup_r+0x3c>
 80125a8:	686c      	ldr	r4, [r5, #4]
 80125aa:	89a3      	ldrh	r3, [r4, #12]
 80125ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80125b0:	0719      	lsls	r1, r3, #28
 80125b2:	d42c      	bmi.n	801260e <__swsetup_r+0x82>
 80125b4:	06dd      	lsls	r5, r3, #27
 80125b6:	d411      	bmi.n	80125dc <__swsetup_r+0x50>
 80125b8:	2309      	movs	r3, #9
 80125ba:	6033      	str	r3, [r6, #0]
 80125bc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80125c0:	81a3      	strh	r3, [r4, #12]
 80125c2:	f04f 30ff 	mov.w	r0, #4294967295
 80125c6:	e03e      	b.n	8012646 <__swsetup_r+0xba>
 80125c8:	4b25      	ldr	r3, [pc, #148]	; (8012660 <__swsetup_r+0xd4>)
 80125ca:	429c      	cmp	r4, r3
 80125cc:	d101      	bne.n	80125d2 <__swsetup_r+0x46>
 80125ce:	68ac      	ldr	r4, [r5, #8]
 80125d0:	e7eb      	b.n	80125aa <__swsetup_r+0x1e>
 80125d2:	4b24      	ldr	r3, [pc, #144]	; (8012664 <__swsetup_r+0xd8>)
 80125d4:	429c      	cmp	r4, r3
 80125d6:	bf08      	it	eq
 80125d8:	68ec      	ldreq	r4, [r5, #12]
 80125da:	e7e6      	b.n	80125aa <__swsetup_r+0x1e>
 80125dc:	0758      	lsls	r0, r3, #29
 80125de:	d512      	bpl.n	8012606 <__swsetup_r+0x7a>
 80125e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80125e2:	b141      	cbz	r1, 80125f6 <__swsetup_r+0x6a>
 80125e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80125e8:	4299      	cmp	r1, r3
 80125ea:	d002      	beq.n	80125f2 <__swsetup_r+0x66>
 80125ec:	4630      	mov	r0, r6
 80125ee:	f001 fc11 	bl	8013e14 <_free_r>
 80125f2:	2300      	movs	r3, #0
 80125f4:	6363      	str	r3, [r4, #52]	; 0x34
 80125f6:	89a3      	ldrh	r3, [r4, #12]
 80125f8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80125fc:	81a3      	strh	r3, [r4, #12]
 80125fe:	2300      	movs	r3, #0
 8012600:	6063      	str	r3, [r4, #4]
 8012602:	6923      	ldr	r3, [r4, #16]
 8012604:	6023      	str	r3, [r4, #0]
 8012606:	89a3      	ldrh	r3, [r4, #12]
 8012608:	f043 0308 	orr.w	r3, r3, #8
 801260c:	81a3      	strh	r3, [r4, #12]
 801260e:	6923      	ldr	r3, [r4, #16]
 8012610:	b94b      	cbnz	r3, 8012626 <__swsetup_r+0x9a>
 8012612:	89a3      	ldrh	r3, [r4, #12]
 8012614:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8012618:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801261c:	d003      	beq.n	8012626 <__swsetup_r+0x9a>
 801261e:	4621      	mov	r1, r4
 8012620:	4630      	mov	r0, r6
 8012622:	f001 f813 	bl	801364c <__smakebuf_r>
 8012626:	89a0      	ldrh	r0, [r4, #12]
 8012628:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801262c:	f010 0301 	ands.w	r3, r0, #1
 8012630:	d00a      	beq.n	8012648 <__swsetup_r+0xbc>
 8012632:	2300      	movs	r3, #0
 8012634:	60a3      	str	r3, [r4, #8]
 8012636:	6963      	ldr	r3, [r4, #20]
 8012638:	425b      	negs	r3, r3
 801263a:	61a3      	str	r3, [r4, #24]
 801263c:	6923      	ldr	r3, [r4, #16]
 801263e:	b943      	cbnz	r3, 8012652 <__swsetup_r+0xc6>
 8012640:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8012644:	d1ba      	bne.n	80125bc <__swsetup_r+0x30>
 8012646:	bd70      	pop	{r4, r5, r6, pc}
 8012648:	0781      	lsls	r1, r0, #30
 801264a:	bf58      	it	pl
 801264c:	6963      	ldrpl	r3, [r4, #20]
 801264e:	60a3      	str	r3, [r4, #8]
 8012650:	e7f4      	b.n	801263c <__swsetup_r+0xb0>
 8012652:	2000      	movs	r0, #0
 8012654:	e7f7      	b.n	8012646 <__swsetup_r+0xba>
 8012656:	bf00      	nop
 8012658:	24000024 	.word	0x24000024
 801265c:	08015010 	.word	0x08015010
 8012660:	08015030 	.word	0x08015030
 8012664:	08014ff0 	.word	0x08014ff0

08012668 <quorem>:
 8012668:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801266c:	6903      	ldr	r3, [r0, #16]
 801266e:	690c      	ldr	r4, [r1, #16]
 8012670:	42a3      	cmp	r3, r4
 8012672:	4607      	mov	r7, r0
 8012674:	f2c0 8081 	blt.w	801277a <quorem+0x112>
 8012678:	3c01      	subs	r4, #1
 801267a:	f101 0814 	add.w	r8, r1, #20
 801267e:	f100 0514 	add.w	r5, r0, #20
 8012682:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012686:	9301      	str	r3, [sp, #4]
 8012688:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801268c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012690:	3301      	adds	r3, #1
 8012692:	429a      	cmp	r2, r3
 8012694:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8012698:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801269c:	fbb2 f6f3 	udiv	r6, r2, r3
 80126a0:	d331      	bcc.n	8012706 <quorem+0x9e>
 80126a2:	f04f 0e00 	mov.w	lr, #0
 80126a6:	4640      	mov	r0, r8
 80126a8:	46ac      	mov	ip, r5
 80126aa:	46f2      	mov	sl, lr
 80126ac:	f850 2b04 	ldr.w	r2, [r0], #4
 80126b0:	b293      	uxth	r3, r2
 80126b2:	fb06 e303 	mla	r3, r6, r3, lr
 80126b6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80126ba:	b29b      	uxth	r3, r3
 80126bc:	ebaa 0303 	sub.w	r3, sl, r3
 80126c0:	0c12      	lsrs	r2, r2, #16
 80126c2:	f8dc a000 	ldr.w	sl, [ip]
 80126c6:	fb06 e202 	mla	r2, r6, r2, lr
 80126ca:	fa13 f38a 	uxtah	r3, r3, sl
 80126ce:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80126d2:	fa1f fa82 	uxth.w	sl, r2
 80126d6:	f8dc 2000 	ldr.w	r2, [ip]
 80126da:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80126de:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80126e2:	b29b      	uxth	r3, r3
 80126e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80126e8:	4581      	cmp	r9, r0
 80126ea:	f84c 3b04 	str.w	r3, [ip], #4
 80126ee:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80126f2:	d2db      	bcs.n	80126ac <quorem+0x44>
 80126f4:	f855 300b 	ldr.w	r3, [r5, fp]
 80126f8:	b92b      	cbnz	r3, 8012706 <quorem+0x9e>
 80126fa:	9b01      	ldr	r3, [sp, #4]
 80126fc:	3b04      	subs	r3, #4
 80126fe:	429d      	cmp	r5, r3
 8012700:	461a      	mov	r2, r3
 8012702:	d32e      	bcc.n	8012762 <quorem+0xfa>
 8012704:	613c      	str	r4, [r7, #16]
 8012706:	4638      	mov	r0, r7
 8012708:	f001 fa74 	bl	8013bf4 <__mcmp>
 801270c:	2800      	cmp	r0, #0
 801270e:	db24      	blt.n	801275a <quorem+0xf2>
 8012710:	3601      	adds	r6, #1
 8012712:	4628      	mov	r0, r5
 8012714:	f04f 0c00 	mov.w	ip, #0
 8012718:	f858 2b04 	ldr.w	r2, [r8], #4
 801271c:	f8d0 e000 	ldr.w	lr, [r0]
 8012720:	b293      	uxth	r3, r2
 8012722:	ebac 0303 	sub.w	r3, ip, r3
 8012726:	0c12      	lsrs	r2, r2, #16
 8012728:	fa13 f38e 	uxtah	r3, r3, lr
 801272c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8012730:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012734:	b29b      	uxth	r3, r3
 8012736:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801273a:	45c1      	cmp	r9, r8
 801273c:	f840 3b04 	str.w	r3, [r0], #4
 8012740:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8012744:	d2e8      	bcs.n	8012718 <quorem+0xb0>
 8012746:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801274a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801274e:	b922      	cbnz	r2, 801275a <quorem+0xf2>
 8012750:	3b04      	subs	r3, #4
 8012752:	429d      	cmp	r5, r3
 8012754:	461a      	mov	r2, r3
 8012756:	d30a      	bcc.n	801276e <quorem+0x106>
 8012758:	613c      	str	r4, [r7, #16]
 801275a:	4630      	mov	r0, r6
 801275c:	b003      	add	sp, #12
 801275e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012762:	6812      	ldr	r2, [r2, #0]
 8012764:	3b04      	subs	r3, #4
 8012766:	2a00      	cmp	r2, #0
 8012768:	d1cc      	bne.n	8012704 <quorem+0x9c>
 801276a:	3c01      	subs	r4, #1
 801276c:	e7c7      	b.n	80126fe <quorem+0x96>
 801276e:	6812      	ldr	r2, [r2, #0]
 8012770:	3b04      	subs	r3, #4
 8012772:	2a00      	cmp	r2, #0
 8012774:	d1f0      	bne.n	8012758 <quorem+0xf0>
 8012776:	3c01      	subs	r4, #1
 8012778:	e7eb      	b.n	8012752 <quorem+0xea>
 801277a:	2000      	movs	r0, #0
 801277c:	e7ee      	b.n	801275c <quorem+0xf4>
	...

08012780 <_dtoa_r>:
 8012780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012784:	ec59 8b10 	vmov	r8, r9, d0
 8012788:	b095      	sub	sp, #84	; 0x54
 801278a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801278c:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 801278e:	9107      	str	r1, [sp, #28]
 8012790:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8012794:	4606      	mov	r6, r0
 8012796:	9209      	str	r2, [sp, #36]	; 0x24
 8012798:	9310      	str	r3, [sp, #64]	; 0x40
 801279a:	b975      	cbnz	r5, 80127ba <_dtoa_r+0x3a>
 801279c:	2010      	movs	r0, #16
 801279e:	f000 ff95 	bl	80136cc <malloc>
 80127a2:	4602      	mov	r2, r0
 80127a4:	6270      	str	r0, [r6, #36]	; 0x24
 80127a6:	b920      	cbnz	r0, 80127b2 <_dtoa_r+0x32>
 80127a8:	4bab      	ldr	r3, [pc, #684]	; (8012a58 <_dtoa_r+0x2d8>)
 80127aa:	21ea      	movs	r1, #234	; 0xea
 80127ac:	48ab      	ldr	r0, [pc, #684]	; (8012a5c <_dtoa_r+0x2dc>)
 80127ae:	f001 fd9b 	bl	80142e8 <__assert_func>
 80127b2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80127b6:	6005      	str	r5, [r0, #0]
 80127b8:	60c5      	str	r5, [r0, #12]
 80127ba:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80127bc:	6819      	ldr	r1, [r3, #0]
 80127be:	b151      	cbz	r1, 80127d6 <_dtoa_r+0x56>
 80127c0:	685a      	ldr	r2, [r3, #4]
 80127c2:	604a      	str	r2, [r1, #4]
 80127c4:	2301      	movs	r3, #1
 80127c6:	4093      	lsls	r3, r2
 80127c8:	608b      	str	r3, [r1, #8]
 80127ca:	4630      	mov	r0, r6
 80127cc:	f000 ffd4 	bl	8013778 <_Bfree>
 80127d0:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80127d2:	2200      	movs	r2, #0
 80127d4:	601a      	str	r2, [r3, #0]
 80127d6:	f1b9 0300 	subs.w	r3, r9, #0
 80127da:	bfbb      	ittet	lt
 80127dc:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80127e0:	9303      	strlt	r3, [sp, #12]
 80127e2:	2300      	movge	r3, #0
 80127e4:	2201      	movlt	r2, #1
 80127e6:	bfac      	ite	ge
 80127e8:	6023      	strge	r3, [r4, #0]
 80127ea:	6022      	strlt	r2, [r4, #0]
 80127ec:	4b9c      	ldr	r3, [pc, #624]	; (8012a60 <_dtoa_r+0x2e0>)
 80127ee:	9c03      	ldr	r4, [sp, #12]
 80127f0:	43a3      	bics	r3, r4
 80127f2:	d11a      	bne.n	801282a <_dtoa_r+0xaa>
 80127f4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80127f6:	f242 730f 	movw	r3, #9999	; 0x270f
 80127fa:	6013      	str	r3, [r2, #0]
 80127fc:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8012800:	ea53 0308 	orrs.w	r3, r3, r8
 8012804:	f000 8512 	beq.w	801322c <_dtoa_r+0xaac>
 8012808:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801280a:	b953      	cbnz	r3, 8012822 <_dtoa_r+0xa2>
 801280c:	4b95      	ldr	r3, [pc, #596]	; (8012a64 <_dtoa_r+0x2e4>)
 801280e:	e01f      	b.n	8012850 <_dtoa_r+0xd0>
 8012810:	4b95      	ldr	r3, [pc, #596]	; (8012a68 <_dtoa_r+0x2e8>)
 8012812:	9300      	str	r3, [sp, #0]
 8012814:	3308      	adds	r3, #8
 8012816:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8012818:	6013      	str	r3, [r2, #0]
 801281a:	9800      	ldr	r0, [sp, #0]
 801281c:	b015      	add	sp, #84	; 0x54
 801281e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012822:	4b90      	ldr	r3, [pc, #576]	; (8012a64 <_dtoa_r+0x2e4>)
 8012824:	9300      	str	r3, [sp, #0]
 8012826:	3303      	adds	r3, #3
 8012828:	e7f5      	b.n	8012816 <_dtoa_r+0x96>
 801282a:	ed9d 7b02 	vldr	d7, [sp, #8]
 801282e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8012832:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012836:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 801283a:	d10b      	bne.n	8012854 <_dtoa_r+0xd4>
 801283c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801283e:	2301      	movs	r3, #1
 8012840:	6013      	str	r3, [r2, #0]
 8012842:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8012844:	2b00      	cmp	r3, #0
 8012846:	f000 84ee 	beq.w	8013226 <_dtoa_r+0xaa6>
 801284a:	4888      	ldr	r0, [pc, #544]	; (8012a6c <_dtoa_r+0x2ec>)
 801284c:	6018      	str	r0, [r3, #0]
 801284e:	1e43      	subs	r3, r0, #1
 8012850:	9300      	str	r3, [sp, #0]
 8012852:	e7e2      	b.n	801281a <_dtoa_r+0x9a>
 8012854:	a913      	add	r1, sp, #76	; 0x4c
 8012856:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 801285a:	aa12      	add	r2, sp, #72	; 0x48
 801285c:	4630      	mov	r0, r6
 801285e:	f001 fa6d 	bl	8013d3c <__d2b>
 8012862:	f3c4 510a 	ubfx	r1, r4, #20, #11
 8012866:	4605      	mov	r5, r0
 8012868:	9812      	ldr	r0, [sp, #72]	; 0x48
 801286a:	2900      	cmp	r1, #0
 801286c:	d047      	beq.n	80128fe <_dtoa_r+0x17e>
 801286e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8012870:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8012874:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8012878:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 801287c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8012880:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8012884:	2400      	movs	r4, #0
 8012886:	ec43 2b16 	vmov	d6, r2, r3
 801288a:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 801288e:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 8012a40 <_dtoa_r+0x2c0>
 8012892:	ee36 7b47 	vsub.f64	d7, d6, d7
 8012896:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 8012a48 <_dtoa_r+0x2c8>
 801289a:	eea7 6b05 	vfma.f64	d6, d7, d5
 801289e:	eeb0 7b46 	vmov.f64	d7, d6
 80128a2:	ee06 1a90 	vmov	s13, r1
 80128a6:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 80128aa:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8012a50 <_dtoa_r+0x2d0>
 80128ae:	eea5 7b06 	vfma.f64	d7, d5, d6
 80128b2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80128b6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80128ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80128be:	ee16 ba90 	vmov	fp, s13
 80128c2:	9411      	str	r4, [sp, #68]	; 0x44
 80128c4:	d508      	bpl.n	80128d8 <_dtoa_r+0x158>
 80128c6:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80128ca:	eeb4 6b47 	vcmp.f64	d6, d7
 80128ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80128d2:	bf18      	it	ne
 80128d4:	f10b 3bff 	addne.w	fp, fp, #4294967295
 80128d8:	f1bb 0f16 	cmp.w	fp, #22
 80128dc:	d832      	bhi.n	8012944 <_dtoa_r+0x1c4>
 80128de:	4b64      	ldr	r3, [pc, #400]	; (8012a70 <_dtoa_r+0x2f0>)
 80128e0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80128e4:	ed93 7b00 	vldr	d7, [r3]
 80128e8:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 80128ec:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80128f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80128f4:	d501      	bpl.n	80128fa <_dtoa_r+0x17a>
 80128f6:	f10b 3bff 	add.w	fp, fp, #4294967295
 80128fa:	2300      	movs	r3, #0
 80128fc:	e023      	b.n	8012946 <_dtoa_r+0x1c6>
 80128fe:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8012900:	4401      	add	r1, r0
 8012902:	f201 4332 	addw	r3, r1, #1074	; 0x432
 8012906:	2b20      	cmp	r3, #32
 8012908:	bfc3      	ittte	gt
 801290a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 801290e:	fa04 f303 	lslgt.w	r3, r4, r3
 8012912:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 8012916:	f1c3 0320 	rsble	r3, r3, #32
 801291a:	bfc6      	itte	gt
 801291c:	fa28 f804 	lsrgt.w	r8, r8, r4
 8012920:	ea43 0308 	orrgt.w	r3, r3, r8
 8012924:	fa08 f303 	lslle.w	r3, r8, r3
 8012928:	ee07 3a90 	vmov	s15, r3
 801292c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8012930:	3901      	subs	r1, #1
 8012932:	ed8d 7b00 	vstr	d7, [sp]
 8012936:	9c01      	ldr	r4, [sp, #4]
 8012938:	e9dd 2300 	ldrd	r2, r3, [sp]
 801293c:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8012940:	2401      	movs	r4, #1
 8012942:	e7a0      	b.n	8012886 <_dtoa_r+0x106>
 8012944:	2301      	movs	r3, #1
 8012946:	930f      	str	r3, [sp, #60]	; 0x3c
 8012948:	1a43      	subs	r3, r0, r1
 801294a:	1e5a      	subs	r2, r3, #1
 801294c:	bf45      	ittet	mi
 801294e:	f1c3 0301 	rsbmi	r3, r3, #1
 8012952:	9305      	strmi	r3, [sp, #20]
 8012954:	2300      	movpl	r3, #0
 8012956:	2300      	movmi	r3, #0
 8012958:	9206      	str	r2, [sp, #24]
 801295a:	bf54      	ite	pl
 801295c:	9305      	strpl	r3, [sp, #20]
 801295e:	9306      	strmi	r3, [sp, #24]
 8012960:	f1bb 0f00 	cmp.w	fp, #0
 8012964:	db18      	blt.n	8012998 <_dtoa_r+0x218>
 8012966:	9b06      	ldr	r3, [sp, #24]
 8012968:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 801296c:	445b      	add	r3, fp
 801296e:	9306      	str	r3, [sp, #24]
 8012970:	2300      	movs	r3, #0
 8012972:	9a07      	ldr	r2, [sp, #28]
 8012974:	2a09      	cmp	r2, #9
 8012976:	d849      	bhi.n	8012a0c <_dtoa_r+0x28c>
 8012978:	2a05      	cmp	r2, #5
 801297a:	bfc4      	itt	gt
 801297c:	3a04      	subgt	r2, #4
 801297e:	9207      	strgt	r2, [sp, #28]
 8012980:	9a07      	ldr	r2, [sp, #28]
 8012982:	f1a2 0202 	sub.w	r2, r2, #2
 8012986:	bfcc      	ite	gt
 8012988:	2400      	movgt	r4, #0
 801298a:	2401      	movle	r4, #1
 801298c:	2a03      	cmp	r2, #3
 801298e:	d848      	bhi.n	8012a22 <_dtoa_r+0x2a2>
 8012990:	e8df f002 	tbb	[pc, r2]
 8012994:	3a2c2e0b 	.word	0x3a2c2e0b
 8012998:	9b05      	ldr	r3, [sp, #20]
 801299a:	2200      	movs	r2, #0
 801299c:	eba3 030b 	sub.w	r3, r3, fp
 80129a0:	9305      	str	r3, [sp, #20]
 80129a2:	920e      	str	r2, [sp, #56]	; 0x38
 80129a4:	f1cb 0300 	rsb	r3, fp, #0
 80129a8:	e7e3      	b.n	8012972 <_dtoa_r+0x1f2>
 80129aa:	2200      	movs	r2, #0
 80129ac:	9208      	str	r2, [sp, #32]
 80129ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80129b0:	2a00      	cmp	r2, #0
 80129b2:	dc39      	bgt.n	8012a28 <_dtoa_r+0x2a8>
 80129b4:	f04f 0a01 	mov.w	sl, #1
 80129b8:	46d1      	mov	r9, sl
 80129ba:	4652      	mov	r2, sl
 80129bc:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 80129c0:	6a77      	ldr	r7, [r6, #36]	; 0x24
 80129c2:	2100      	movs	r1, #0
 80129c4:	6079      	str	r1, [r7, #4]
 80129c6:	2004      	movs	r0, #4
 80129c8:	f100 0c14 	add.w	ip, r0, #20
 80129cc:	4594      	cmp	ip, r2
 80129ce:	6879      	ldr	r1, [r7, #4]
 80129d0:	d92f      	bls.n	8012a32 <_dtoa_r+0x2b2>
 80129d2:	4630      	mov	r0, r6
 80129d4:	930c      	str	r3, [sp, #48]	; 0x30
 80129d6:	f000 fe8f 	bl	80136f8 <_Balloc>
 80129da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80129dc:	9000      	str	r0, [sp, #0]
 80129de:	4602      	mov	r2, r0
 80129e0:	2800      	cmp	r0, #0
 80129e2:	d149      	bne.n	8012a78 <_dtoa_r+0x2f8>
 80129e4:	4b23      	ldr	r3, [pc, #140]	; (8012a74 <_dtoa_r+0x2f4>)
 80129e6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80129ea:	e6df      	b.n	80127ac <_dtoa_r+0x2c>
 80129ec:	2201      	movs	r2, #1
 80129ee:	e7dd      	b.n	80129ac <_dtoa_r+0x22c>
 80129f0:	2200      	movs	r2, #0
 80129f2:	9208      	str	r2, [sp, #32]
 80129f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80129f6:	eb0b 0a02 	add.w	sl, fp, r2
 80129fa:	f10a 0901 	add.w	r9, sl, #1
 80129fe:	464a      	mov	r2, r9
 8012a00:	2a01      	cmp	r2, #1
 8012a02:	bfb8      	it	lt
 8012a04:	2201      	movlt	r2, #1
 8012a06:	e7db      	b.n	80129c0 <_dtoa_r+0x240>
 8012a08:	2201      	movs	r2, #1
 8012a0a:	e7f2      	b.n	80129f2 <_dtoa_r+0x272>
 8012a0c:	2401      	movs	r4, #1
 8012a0e:	2200      	movs	r2, #0
 8012a10:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8012a14:	f04f 3aff 	mov.w	sl, #4294967295
 8012a18:	2100      	movs	r1, #0
 8012a1a:	46d1      	mov	r9, sl
 8012a1c:	2212      	movs	r2, #18
 8012a1e:	9109      	str	r1, [sp, #36]	; 0x24
 8012a20:	e7ce      	b.n	80129c0 <_dtoa_r+0x240>
 8012a22:	2201      	movs	r2, #1
 8012a24:	9208      	str	r2, [sp, #32]
 8012a26:	e7f5      	b.n	8012a14 <_dtoa_r+0x294>
 8012a28:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8012a2c:	46d1      	mov	r9, sl
 8012a2e:	4652      	mov	r2, sl
 8012a30:	e7c6      	b.n	80129c0 <_dtoa_r+0x240>
 8012a32:	3101      	adds	r1, #1
 8012a34:	6079      	str	r1, [r7, #4]
 8012a36:	0040      	lsls	r0, r0, #1
 8012a38:	e7c6      	b.n	80129c8 <_dtoa_r+0x248>
 8012a3a:	bf00      	nop
 8012a3c:	f3af 8000 	nop.w
 8012a40:	636f4361 	.word	0x636f4361
 8012a44:	3fd287a7 	.word	0x3fd287a7
 8012a48:	8b60c8b3 	.word	0x8b60c8b3
 8012a4c:	3fc68a28 	.word	0x3fc68a28
 8012a50:	509f79fb 	.word	0x509f79fb
 8012a54:	3fd34413 	.word	0x3fd34413
 8012a58:	08014f69 	.word	0x08014f69
 8012a5c:	08014f80 	.word	0x08014f80
 8012a60:	7ff00000 	.word	0x7ff00000
 8012a64:	08014f65 	.word	0x08014f65
 8012a68:	08014f5c 	.word	0x08014f5c
 8012a6c:	08014f39 	.word	0x08014f39
 8012a70:	080150d8 	.word	0x080150d8
 8012a74:	08014fdf 	.word	0x08014fdf
 8012a78:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8012a7a:	9900      	ldr	r1, [sp, #0]
 8012a7c:	6011      	str	r1, [r2, #0]
 8012a7e:	f1b9 0f0e 	cmp.w	r9, #14
 8012a82:	d872      	bhi.n	8012b6a <_dtoa_r+0x3ea>
 8012a84:	2c00      	cmp	r4, #0
 8012a86:	d070      	beq.n	8012b6a <_dtoa_r+0x3ea>
 8012a88:	f1bb 0f00 	cmp.w	fp, #0
 8012a8c:	f340 80a6 	ble.w	8012bdc <_dtoa_r+0x45c>
 8012a90:	49ca      	ldr	r1, [pc, #808]	; (8012dbc <_dtoa_r+0x63c>)
 8012a92:	f00b 020f 	and.w	r2, fp, #15
 8012a96:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8012a9a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8012a9e:	ed92 7b00 	vldr	d7, [r2]
 8012aa2:	ea4f 112b 	mov.w	r1, fp, asr #4
 8012aa6:	f000 808d 	beq.w	8012bc4 <_dtoa_r+0x444>
 8012aaa:	4ac5      	ldr	r2, [pc, #788]	; (8012dc0 <_dtoa_r+0x640>)
 8012aac:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 8012ab0:	ed92 6b08 	vldr	d6, [r2, #32]
 8012ab4:	ee85 6b06 	vdiv.f64	d6, d5, d6
 8012ab8:	ed8d 6b02 	vstr	d6, [sp, #8]
 8012abc:	f001 010f 	and.w	r1, r1, #15
 8012ac0:	2203      	movs	r2, #3
 8012ac2:	48bf      	ldr	r0, [pc, #764]	; (8012dc0 <_dtoa_r+0x640>)
 8012ac4:	2900      	cmp	r1, #0
 8012ac6:	d17f      	bne.n	8012bc8 <_dtoa_r+0x448>
 8012ac8:	ed9d 6b02 	vldr	d6, [sp, #8]
 8012acc:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8012ad0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8012ad4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8012ad6:	2900      	cmp	r1, #0
 8012ad8:	f000 80b2 	beq.w	8012c40 <_dtoa_r+0x4c0>
 8012adc:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8012ae0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012ae4:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8012ae8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012aec:	f140 80a8 	bpl.w	8012c40 <_dtoa_r+0x4c0>
 8012af0:	f1b9 0f00 	cmp.w	r9, #0
 8012af4:	f000 80a4 	beq.w	8012c40 <_dtoa_r+0x4c0>
 8012af8:	f1ba 0f00 	cmp.w	sl, #0
 8012afc:	dd31      	ble.n	8012b62 <_dtoa_r+0x3e2>
 8012afe:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8012b02:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012b06:	ed8d 7b02 	vstr	d7, [sp, #8]
 8012b0a:	f10b 37ff 	add.w	r7, fp, #4294967295
 8012b0e:	3201      	adds	r2, #1
 8012b10:	4650      	mov	r0, sl
 8012b12:	ed9d 6b02 	vldr	d6, [sp, #8]
 8012b16:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8012b1a:	ee07 2a90 	vmov	s15, r2
 8012b1e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8012b22:	eea7 5b06 	vfma.f64	d5, d7, d6
 8012b26:	ed8d 5b02 	vstr	d5, [sp, #8]
 8012b2a:	9c03      	ldr	r4, [sp, #12]
 8012b2c:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8012b30:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 8012b34:	2800      	cmp	r0, #0
 8012b36:	f040 8086 	bne.w	8012c46 <_dtoa_r+0x4c6>
 8012b3a:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8012b3e:	ee36 6b47 	vsub.f64	d6, d6, d7
 8012b42:	ec42 1b17 	vmov	d7, r1, r2
 8012b46:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8012b4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b4e:	f300 8272 	bgt.w	8013036 <_dtoa_r+0x8b6>
 8012b52:	eeb1 7b47 	vneg.f64	d7, d7
 8012b56:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8012b5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b5e:	f100 8267 	bmi.w	8013030 <_dtoa_r+0x8b0>
 8012b62:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 8012b66:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8012b6a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8012b6c:	2a00      	cmp	r2, #0
 8012b6e:	f2c0 8129 	blt.w	8012dc4 <_dtoa_r+0x644>
 8012b72:	f1bb 0f0e 	cmp.w	fp, #14
 8012b76:	f300 8125 	bgt.w	8012dc4 <_dtoa_r+0x644>
 8012b7a:	4b90      	ldr	r3, [pc, #576]	; (8012dbc <_dtoa_r+0x63c>)
 8012b7c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8012b80:	ed93 6b00 	vldr	d6, [r3]
 8012b84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012b86:	2b00      	cmp	r3, #0
 8012b88:	f280 80c3 	bge.w	8012d12 <_dtoa_r+0x592>
 8012b8c:	f1b9 0f00 	cmp.w	r9, #0
 8012b90:	f300 80bf 	bgt.w	8012d12 <_dtoa_r+0x592>
 8012b94:	f040 824c 	bne.w	8013030 <_dtoa_r+0x8b0>
 8012b98:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8012b9c:	ee26 6b07 	vmul.f64	d6, d6, d7
 8012ba0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012ba4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8012ba8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012bac:	464c      	mov	r4, r9
 8012bae:	464f      	mov	r7, r9
 8012bb0:	f280 8222 	bge.w	8012ff8 <_dtoa_r+0x878>
 8012bb4:	f8dd 8000 	ldr.w	r8, [sp]
 8012bb8:	2331      	movs	r3, #49	; 0x31
 8012bba:	f808 3b01 	strb.w	r3, [r8], #1
 8012bbe:	f10b 0b01 	add.w	fp, fp, #1
 8012bc2:	e21e      	b.n	8013002 <_dtoa_r+0x882>
 8012bc4:	2202      	movs	r2, #2
 8012bc6:	e77c      	b.n	8012ac2 <_dtoa_r+0x342>
 8012bc8:	07cc      	lsls	r4, r1, #31
 8012bca:	d504      	bpl.n	8012bd6 <_dtoa_r+0x456>
 8012bcc:	ed90 6b00 	vldr	d6, [r0]
 8012bd0:	3201      	adds	r2, #1
 8012bd2:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012bd6:	1049      	asrs	r1, r1, #1
 8012bd8:	3008      	adds	r0, #8
 8012bda:	e773      	b.n	8012ac4 <_dtoa_r+0x344>
 8012bdc:	d02e      	beq.n	8012c3c <_dtoa_r+0x4bc>
 8012bde:	f1cb 0100 	rsb	r1, fp, #0
 8012be2:	4a76      	ldr	r2, [pc, #472]	; (8012dbc <_dtoa_r+0x63c>)
 8012be4:	f001 000f 	and.w	r0, r1, #15
 8012be8:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8012bec:	ed92 7b00 	vldr	d7, [r2]
 8012bf0:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 8012bf4:	ee26 7b07 	vmul.f64	d7, d6, d7
 8012bf8:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8012bfc:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 8012c00:	e9cd 7802 	strd	r7, r8, [sp, #8]
 8012c04:	486e      	ldr	r0, [pc, #440]	; (8012dc0 <_dtoa_r+0x640>)
 8012c06:	1109      	asrs	r1, r1, #4
 8012c08:	2400      	movs	r4, #0
 8012c0a:	2202      	movs	r2, #2
 8012c0c:	b939      	cbnz	r1, 8012c1e <_dtoa_r+0x49e>
 8012c0e:	2c00      	cmp	r4, #0
 8012c10:	f43f af60 	beq.w	8012ad4 <_dtoa_r+0x354>
 8012c14:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8012c18:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012c1c:	e75a      	b.n	8012ad4 <_dtoa_r+0x354>
 8012c1e:	07cf      	lsls	r7, r1, #31
 8012c20:	d509      	bpl.n	8012c36 <_dtoa_r+0x4b6>
 8012c22:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 8012c26:	ed90 7b00 	vldr	d7, [r0]
 8012c2a:	ee26 7b07 	vmul.f64	d7, d6, d7
 8012c2e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8012c32:	3201      	adds	r2, #1
 8012c34:	2401      	movs	r4, #1
 8012c36:	1049      	asrs	r1, r1, #1
 8012c38:	3008      	adds	r0, #8
 8012c3a:	e7e7      	b.n	8012c0c <_dtoa_r+0x48c>
 8012c3c:	2202      	movs	r2, #2
 8012c3e:	e749      	b.n	8012ad4 <_dtoa_r+0x354>
 8012c40:	465f      	mov	r7, fp
 8012c42:	4648      	mov	r0, r9
 8012c44:	e765      	b.n	8012b12 <_dtoa_r+0x392>
 8012c46:	ec42 1b17 	vmov	d7, r1, r2
 8012c4a:	4a5c      	ldr	r2, [pc, #368]	; (8012dbc <_dtoa_r+0x63c>)
 8012c4c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8012c50:	ed12 4b02 	vldr	d4, [r2, #-8]
 8012c54:	9a00      	ldr	r2, [sp, #0]
 8012c56:	1814      	adds	r4, r2, r0
 8012c58:	9a08      	ldr	r2, [sp, #32]
 8012c5a:	b352      	cbz	r2, 8012cb2 <_dtoa_r+0x532>
 8012c5c:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8012c60:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8012c64:	f8dd 8000 	ldr.w	r8, [sp]
 8012c68:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8012c6c:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8012c70:	ee35 7b47 	vsub.f64	d7, d5, d7
 8012c74:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8012c78:	ee14 2a90 	vmov	r2, s9
 8012c7c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8012c80:	3230      	adds	r2, #48	; 0x30
 8012c82:	ee36 6b45 	vsub.f64	d6, d6, d5
 8012c86:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8012c8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c8e:	f808 2b01 	strb.w	r2, [r8], #1
 8012c92:	d439      	bmi.n	8012d08 <_dtoa_r+0x588>
 8012c94:	ee32 5b46 	vsub.f64	d5, d2, d6
 8012c98:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8012c9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012ca0:	d472      	bmi.n	8012d88 <_dtoa_r+0x608>
 8012ca2:	45a0      	cmp	r8, r4
 8012ca4:	f43f af5d 	beq.w	8012b62 <_dtoa_r+0x3e2>
 8012ca8:	ee27 7b03 	vmul.f64	d7, d7, d3
 8012cac:	ee26 6b03 	vmul.f64	d6, d6, d3
 8012cb0:	e7e0      	b.n	8012c74 <_dtoa_r+0x4f4>
 8012cb2:	f8dd 8000 	ldr.w	r8, [sp]
 8012cb6:	ee27 7b04 	vmul.f64	d7, d7, d4
 8012cba:	4621      	mov	r1, r4
 8012cbc:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8012cc0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8012cc4:	ee14 2a90 	vmov	r2, s9
 8012cc8:	3230      	adds	r2, #48	; 0x30
 8012cca:	f808 2b01 	strb.w	r2, [r8], #1
 8012cce:	45a0      	cmp	r8, r4
 8012cd0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8012cd4:	ee36 6b45 	vsub.f64	d6, d6, d5
 8012cd8:	d118      	bne.n	8012d0c <_dtoa_r+0x58c>
 8012cda:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8012cde:	ee37 4b05 	vadd.f64	d4, d7, d5
 8012ce2:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8012ce6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012cea:	dc4d      	bgt.n	8012d88 <_dtoa_r+0x608>
 8012cec:	ee35 7b47 	vsub.f64	d7, d5, d7
 8012cf0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8012cf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012cf8:	f57f af33 	bpl.w	8012b62 <_dtoa_r+0x3e2>
 8012cfc:	4688      	mov	r8, r1
 8012cfe:	3901      	subs	r1, #1
 8012d00:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8012d04:	2b30      	cmp	r3, #48	; 0x30
 8012d06:	d0f9      	beq.n	8012cfc <_dtoa_r+0x57c>
 8012d08:	46bb      	mov	fp, r7
 8012d0a:	e02a      	b.n	8012d62 <_dtoa_r+0x5e2>
 8012d0c:	ee26 6b03 	vmul.f64	d6, d6, d3
 8012d10:	e7d6      	b.n	8012cc0 <_dtoa_r+0x540>
 8012d12:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012d16:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8012d1a:	f8dd 8000 	ldr.w	r8, [sp]
 8012d1e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8012d22:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8012d26:	ee15 3a10 	vmov	r3, s10
 8012d2a:	3330      	adds	r3, #48	; 0x30
 8012d2c:	f808 3b01 	strb.w	r3, [r8], #1
 8012d30:	9b00      	ldr	r3, [sp, #0]
 8012d32:	eba8 0303 	sub.w	r3, r8, r3
 8012d36:	4599      	cmp	r9, r3
 8012d38:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8012d3c:	eea3 7b46 	vfms.f64	d7, d3, d6
 8012d40:	d133      	bne.n	8012daa <_dtoa_r+0x62a>
 8012d42:	ee37 7b07 	vadd.f64	d7, d7, d7
 8012d46:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8012d4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d4e:	dc1a      	bgt.n	8012d86 <_dtoa_r+0x606>
 8012d50:	eeb4 7b46 	vcmp.f64	d7, d6
 8012d54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d58:	d103      	bne.n	8012d62 <_dtoa_r+0x5e2>
 8012d5a:	ee15 3a10 	vmov	r3, s10
 8012d5e:	07d9      	lsls	r1, r3, #31
 8012d60:	d411      	bmi.n	8012d86 <_dtoa_r+0x606>
 8012d62:	4629      	mov	r1, r5
 8012d64:	4630      	mov	r0, r6
 8012d66:	f000 fd07 	bl	8013778 <_Bfree>
 8012d6a:	2300      	movs	r3, #0
 8012d6c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8012d6e:	f888 3000 	strb.w	r3, [r8]
 8012d72:	f10b 0301 	add.w	r3, fp, #1
 8012d76:	6013      	str	r3, [r2, #0]
 8012d78:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8012d7a:	2b00      	cmp	r3, #0
 8012d7c:	f43f ad4d 	beq.w	801281a <_dtoa_r+0x9a>
 8012d80:	f8c3 8000 	str.w	r8, [r3]
 8012d84:	e549      	b.n	801281a <_dtoa_r+0x9a>
 8012d86:	465f      	mov	r7, fp
 8012d88:	4643      	mov	r3, r8
 8012d8a:	4698      	mov	r8, r3
 8012d8c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012d90:	2a39      	cmp	r2, #57	; 0x39
 8012d92:	d106      	bne.n	8012da2 <_dtoa_r+0x622>
 8012d94:	9a00      	ldr	r2, [sp, #0]
 8012d96:	429a      	cmp	r2, r3
 8012d98:	d1f7      	bne.n	8012d8a <_dtoa_r+0x60a>
 8012d9a:	9900      	ldr	r1, [sp, #0]
 8012d9c:	2230      	movs	r2, #48	; 0x30
 8012d9e:	3701      	adds	r7, #1
 8012da0:	700a      	strb	r2, [r1, #0]
 8012da2:	781a      	ldrb	r2, [r3, #0]
 8012da4:	3201      	adds	r2, #1
 8012da6:	701a      	strb	r2, [r3, #0]
 8012da8:	e7ae      	b.n	8012d08 <_dtoa_r+0x588>
 8012daa:	ee27 7b04 	vmul.f64	d7, d7, d4
 8012dae:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8012db2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012db6:	d1b2      	bne.n	8012d1e <_dtoa_r+0x59e>
 8012db8:	e7d3      	b.n	8012d62 <_dtoa_r+0x5e2>
 8012dba:	bf00      	nop
 8012dbc:	080150d8 	.word	0x080150d8
 8012dc0:	080150b0 	.word	0x080150b0
 8012dc4:	9908      	ldr	r1, [sp, #32]
 8012dc6:	2900      	cmp	r1, #0
 8012dc8:	f000 80d1 	beq.w	8012f6e <_dtoa_r+0x7ee>
 8012dcc:	9907      	ldr	r1, [sp, #28]
 8012dce:	2901      	cmp	r1, #1
 8012dd0:	f300 80b4 	bgt.w	8012f3c <_dtoa_r+0x7bc>
 8012dd4:	9911      	ldr	r1, [sp, #68]	; 0x44
 8012dd6:	2900      	cmp	r1, #0
 8012dd8:	f000 80ac 	beq.w	8012f34 <_dtoa_r+0x7b4>
 8012ddc:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8012de0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8012de4:	461c      	mov	r4, r3
 8012de6:	930a      	str	r3, [sp, #40]	; 0x28
 8012de8:	9b05      	ldr	r3, [sp, #20]
 8012dea:	4413      	add	r3, r2
 8012dec:	9305      	str	r3, [sp, #20]
 8012dee:	9b06      	ldr	r3, [sp, #24]
 8012df0:	2101      	movs	r1, #1
 8012df2:	4413      	add	r3, r2
 8012df4:	4630      	mov	r0, r6
 8012df6:	9306      	str	r3, [sp, #24]
 8012df8:	f000 fd7a 	bl	80138f0 <__i2b>
 8012dfc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012dfe:	4607      	mov	r7, r0
 8012e00:	f1b8 0f00 	cmp.w	r8, #0
 8012e04:	dd0d      	ble.n	8012e22 <_dtoa_r+0x6a2>
 8012e06:	9a06      	ldr	r2, [sp, #24]
 8012e08:	2a00      	cmp	r2, #0
 8012e0a:	dd0a      	ble.n	8012e22 <_dtoa_r+0x6a2>
 8012e0c:	4542      	cmp	r2, r8
 8012e0e:	9905      	ldr	r1, [sp, #20]
 8012e10:	bfa8      	it	ge
 8012e12:	4642      	movge	r2, r8
 8012e14:	1a89      	subs	r1, r1, r2
 8012e16:	9105      	str	r1, [sp, #20]
 8012e18:	9906      	ldr	r1, [sp, #24]
 8012e1a:	eba8 0802 	sub.w	r8, r8, r2
 8012e1e:	1a8a      	subs	r2, r1, r2
 8012e20:	9206      	str	r2, [sp, #24]
 8012e22:	b303      	cbz	r3, 8012e66 <_dtoa_r+0x6e6>
 8012e24:	9a08      	ldr	r2, [sp, #32]
 8012e26:	2a00      	cmp	r2, #0
 8012e28:	f000 80a6 	beq.w	8012f78 <_dtoa_r+0x7f8>
 8012e2c:	2c00      	cmp	r4, #0
 8012e2e:	dd13      	ble.n	8012e58 <_dtoa_r+0x6d8>
 8012e30:	4639      	mov	r1, r7
 8012e32:	4622      	mov	r2, r4
 8012e34:	4630      	mov	r0, r6
 8012e36:	930c      	str	r3, [sp, #48]	; 0x30
 8012e38:	f000 fe16 	bl	8013a68 <__pow5mult>
 8012e3c:	462a      	mov	r2, r5
 8012e3e:	4601      	mov	r1, r0
 8012e40:	4607      	mov	r7, r0
 8012e42:	4630      	mov	r0, r6
 8012e44:	f000 fd6a 	bl	801391c <__multiply>
 8012e48:	4629      	mov	r1, r5
 8012e4a:	900a      	str	r0, [sp, #40]	; 0x28
 8012e4c:	4630      	mov	r0, r6
 8012e4e:	f000 fc93 	bl	8013778 <_Bfree>
 8012e52:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012e54:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012e56:	4615      	mov	r5, r2
 8012e58:	1b1a      	subs	r2, r3, r4
 8012e5a:	d004      	beq.n	8012e66 <_dtoa_r+0x6e6>
 8012e5c:	4629      	mov	r1, r5
 8012e5e:	4630      	mov	r0, r6
 8012e60:	f000 fe02 	bl	8013a68 <__pow5mult>
 8012e64:	4605      	mov	r5, r0
 8012e66:	2101      	movs	r1, #1
 8012e68:	4630      	mov	r0, r6
 8012e6a:	f000 fd41 	bl	80138f0 <__i2b>
 8012e6e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012e70:	2b00      	cmp	r3, #0
 8012e72:	4604      	mov	r4, r0
 8012e74:	f340 8082 	ble.w	8012f7c <_dtoa_r+0x7fc>
 8012e78:	461a      	mov	r2, r3
 8012e7a:	4601      	mov	r1, r0
 8012e7c:	4630      	mov	r0, r6
 8012e7e:	f000 fdf3 	bl	8013a68 <__pow5mult>
 8012e82:	9b07      	ldr	r3, [sp, #28]
 8012e84:	2b01      	cmp	r3, #1
 8012e86:	4604      	mov	r4, r0
 8012e88:	dd7b      	ble.n	8012f82 <_dtoa_r+0x802>
 8012e8a:	2300      	movs	r3, #0
 8012e8c:	930a      	str	r3, [sp, #40]	; 0x28
 8012e8e:	6922      	ldr	r2, [r4, #16]
 8012e90:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8012e94:	6910      	ldr	r0, [r2, #16]
 8012e96:	f000 fcdb 	bl	8013850 <__hi0bits>
 8012e9a:	f1c0 0020 	rsb	r0, r0, #32
 8012e9e:	9b06      	ldr	r3, [sp, #24]
 8012ea0:	4418      	add	r0, r3
 8012ea2:	f010 001f 	ands.w	r0, r0, #31
 8012ea6:	f000 808d 	beq.w	8012fc4 <_dtoa_r+0x844>
 8012eaa:	f1c0 0220 	rsb	r2, r0, #32
 8012eae:	2a04      	cmp	r2, #4
 8012eb0:	f340 8086 	ble.w	8012fc0 <_dtoa_r+0x840>
 8012eb4:	f1c0 001c 	rsb	r0, r0, #28
 8012eb8:	9b05      	ldr	r3, [sp, #20]
 8012eba:	4403      	add	r3, r0
 8012ebc:	9305      	str	r3, [sp, #20]
 8012ebe:	9b06      	ldr	r3, [sp, #24]
 8012ec0:	4403      	add	r3, r0
 8012ec2:	4480      	add	r8, r0
 8012ec4:	9306      	str	r3, [sp, #24]
 8012ec6:	9b05      	ldr	r3, [sp, #20]
 8012ec8:	2b00      	cmp	r3, #0
 8012eca:	dd05      	ble.n	8012ed8 <_dtoa_r+0x758>
 8012ecc:	4629      	mov	r1, r5
 8012ece:	461a      	mov	r2, r3
 8012ed0:	4630      	mov	r0, r6
 8012ed2:	f000 fe23 	bl	8013b1c <__lshift>
 8012ed6:	4605      	mov	r5, r0
 8012ed8:	9b06      	ldr	r3, [sp, #24]
 8012eda:	2b00      	cmp	r3, #0
 8012edc:	dd05      	ble.n	8012eea <_dtoa_r+0x76a>
 8012ede:	4621      	mov	r1, r4
 8012ee0:	461a      	mov	r2, r3
 8012ee2:	4630      	mov	r0, r6
 8012ee4:	f000 fe1a 	bl	8013b1c <__lshift>
 8012ee8:	4604      	mov	r4, r0
 8012eea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012eec:	2b00      	cmp	r3, #0
 8012eee:	d06b      	beq.n	8012fc8 <_dtoa_r+0x848>
 8012ef0:	4621      	mov	r1, r4
 8012ef2:	4628      	mov	r0, r5
 8012ef4:	f000 fe7e 	bl	8013bf4 <__mcmp>
 8012ef8:	2800      	cmp	r0, #0
 8012efa:	da65      	bge.n	8012fc8 <_dtoa_r+0x848>
 8012efc:	2300      	movs	r3, #0
 8012efe:	4629      	mov	r1, r5
 8012f00:	220a      	movs	r2, #10
 8012f02:	4630      	mov	r0, r6
 8012f04:	f000 fc5a 	bl	80137bc <__multadd>
 8012f08:	9b08      	ldr	r3, [sp, #32]
 8012f0a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012f0e:	4605      	mov	r5, r0
 8012f10:	2b00      	cmp	r3, #0
 8012f12:	f000 8192 	beq.w	801323a <_dtoa_r+0xaba>
 8012f16:	4639      	mov	r1, r7
 8012f18:	2300      	movs	r3, #0
 8012f1a:	220a      	movs	r2, #10
 8012f1c:	4630      	mov	r0, r6
 8012f1e:	f000 fc4d 	bl	80137bc <__multadd>
 8012f22:	f1ba 0f00 	cmp.w	sl, #0
 8012f26:	4607      	mov	r7, r0
 8012f28:	f300 808e 	bgt.w	8013048 <_dtoa_r+0x8c8>
 8012f2c:	9b07      	ldr	r3, [sp, #28]
 8012f2e:	2b02      	cmp	r3, #2
 8012f30:	dc51      	bgt.n	8012fd6 <_dtoa_r+0x856>
 8012f32:	e089      	b.n	8013048 <_dtoa_r+0x8c8>
 8012f34:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012f36:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8012f3a:	e751      	b.n	8012de0 <_dtoa_r+0x660>
 8012f3c:	f109 34ff 	add.w	r4, r9, #4294967295
 8012f40:	42a3      	cmp	r3, r4
 8012f42:	bfbf      	itttt	lt
 8012f44:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8012f46:	1ae3      	sublt	r3, r4, r3
 8012f48:	18d2      	addlt	r2, r2, r3
 8012f4a:	4613      	movlt	r3, r2
 8012f4c:	bfb7      	itett	lt
 8012f4e:	930e      	strlt	r3, [sp, #56]	; 0x38
 8012f50:	1b1c      	subge	r4, r3, r4
 8012f52:	4623      	movlt	r3, r4
 8012f54:	2400      	movlt	r4, #0
 8012f56:	f1b9 0f00 	cmp.w	r9, #0
 8012f5a:	bfb5      	itete	lt
 8012f5c:	9a05      	ldrlt	r2, [sp, #20]
 8012f5e:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 8012f62:	eba2 0809 	sublt.w	r8, r2, r9
 8012f66:	464a      	movge	r2, r9
 8012f68:	bfb8      	it	lt
 8012f6a:	2200      	movlt	r2, #0
 8012f6c:	e73b      	b.n	8012de6 <_dtoa_r+0x666>
 8012f6e:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8012f72:	9f08      	ldr	r7, [sp, #32]
 8012f74:	461c      	mov	r4, r3
 8012f76:	e743      	b.n	8012e00 <_dtoa_r+0x680>
 8012f78:	461a      	mov	r2, r3
 8012f7a:	e76f      	b.n	8012e5c <_dtoa_r+0x6dc>
 8012f7c:	9b07      	ldr	r3, [sp, #28]
 8012f7e:	2b01      	cmp	r3, #1
 8012f80:	dc18      	bgt.n	8012fb4 <_dtoa_r+0x834>
 8012f82:	9b02      	ldr	r3, [sp, #8]
 8012f84:	b9b3      	cbnz	r3, 8012fb4 <_dtoa_r+0x834>
 8012f86:	9b03      	ldr	r3, [sp, #12]
 8012f88:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8012f8c:	b9a2      	cbnz	r2, 8012fb8 <_dtoa_r+0x838>
 8012f8e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8012f92:	0d12      	lsrs	r2, r2, #20
 8012f94:	0512      	lsls	r2, r2, #20
 8012f96:	b18a      	cbz	r2, 8012fbc <_dtoa_r+0x83c>
 8012f98:	9b05      	ldr	r3, [sp, #20]
 8012f9a:	3301      	adds	r3, #1
 8012f9c:	9305      	str	r3, [sp, #20]
 8012f9e:	9b06      	ldr	r3, [sp, #24]
 8012fa0:	3301      	adds	r3, #1
 8012fa2:	9306      	str	r3, [sp, #24]
 8012fa4:	2301      	movs	r3, #1
 8012fa6:	930a      	str	r3, [sp, #40]	; 0x28
 8012fa8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012faa:	2b00      	cmp	r3, #0
 8012fac:	f47f af6f 	bne.w	8012e8e <_dtoa_r+0x70e>
 8012fb0:	2001      	movs	r0, #1
 8012fb2:	e774      	b.n	8012e9e <_dtoa_r+0x71e>
 8012fb4:	2300      	movs	r3, #0
 8012fb6:	e7f6      	b.n	8012fa6 <_dtoa_r+0x826>
 8012fb8:	9b02      	ldr	r3, [sp, #8]
 8012fba:	e7f4      	b.n	8012fa6 <_dtoa_r+0x826>
 8012fbc:	920a      	str	r2, [sp, #40]	; 0x28
 8012fbe:	e7f3      	b.n	8012fa8 <_dtoa_r+0x828>
 8012fc0:	d081      	beq.n	8012ec6 <_dtoa_r+0x746>
 8012fc2:	4610      	mov	r0, r2
 8012fc4:	301c      	adds	r0, #28
 8012fc6:	e777      	b.n	8012eb8 <_dtoa_r+0x738>
 8012fc8:	f1b9 0f00 	cmp.w	r9, #0
 8012fcc:	dc37      	bgt.n	801303e <_dtoa_r+0x8be>
 8012fce:	9b07      	ldr	r3, [sp, #28]
 8012fd0:	2b02      	cmp	r3, #2
 8012fd2:	dd34      	ble.n	801303e <_dtoa_r+0x8be>
 8012fd4:	46ca      	mov	sl, r9
 8012fd6:	f1ba 0f00 	cmp.w	sl, #0
 8012fda:	d10d      	bne.n	8012ff8 <_dtoa_r+0x878>
 8012fdc:	4621      	mov	r1, r4
 8012fde:	4653      	mov	r3, sl
 8012fe0:	2205      	movs	r2, #5
 8012fe2:	4630      	mov	r0, r6
 8012fe4:	f000 fbea 	bl	80137bc <__multadd>
 8012fe8:	4601      	mov	r1, r0
 8012fea:	4604      	mov	r4, r0
 8012fec:	4628      	mov	r0, r5
 8012fee:	f000 fe01 	bl	8013bf4 <__mcmp>
 8012ff2:	2800      	cmp	r0, #0
 8012ff4:	f73f adde 	bgt.w	8012bb4 <_dtoa_r+0x434>
 8012ff8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012ffa:	f8dd 8000 	ldr.w	r8, [sp]
 8012ffe:	ea6f 0b03 	mvn.w	fp, r3
 8013002:	f04f 0900 	mov.w	r9, #0
 8013006:	4621      	mov	r1, r4
 8013008:	4630      	mov	r0, r6
 801300a:	f000 fbb5 	bl	8013778 <_Bfree>
 801300e:	2f00      	cmp	r7, #0
 8013010:	f43f aea7 	beq.w	8012d62 <_dtoa_r+0x5e2>
 8013014:	f1b9 0f00 	cmp.w	r9, #0
 8013018:	d005      	beq.n	8013026 <_dtoa_r+0x8a6>
 801301a:	45b9      	cmp	r9, r7
 801301c:	d003      	beq.n	8013026 <_dtoa_r+0x8a6>
 801301e:	4649      	mov	r1, r9
 8013020:	4630      	mov	r0, r6
 8013022:	f000 fba9 	bl	8013778 <_Bfree>
 8013026:	4639      	mov	r1, r7
 8013028:	4630      	mov	r0, r6
 801302a:	f000 fba5 	bl	8013778 <_Bfree>
 801302e:	e698      	b.n	8012d62 <_dtoa_r+0x5e2>
 8013030:	2400      	movs	r4, #0
 8013032:	4627      	mov	r7, r4
 8013034:	e7e0      	b.n	8012ff8 <_dtoa_r+0x878>
 8013036:	46bb      	mov	fp, r7
 8013038:	4604      	mov	r4, r0
 801303a:	4607      	mov	r7, r0
 801303c:	e5ba      	b.n	8012bb4 <_dtoa_r+0x434>
 801303e:	9b08      	ldr	r3, [sp, #32]
 8013040:	46ca      	mov	sl, r9
 8013042:	2b00      	cmp	r3, #0
 8013044:	f000 8100 	beq.w	8013248 <_dtoa_r+0xac8>
 8013048:	f1b8 0f00 	cmp.w	r8, #0
 801304c:	dd05      	ble.n	801305a <_dtoa_r+0x8da>
 801304e:	4639      	mov	r1, r7
 8013050:	4642      	mov	r2, r8
 8013052:	4630      	mov	r0, r6
 8013054:	f000 fd62 	bl	8013b1c <__lshift>
 8013058:	4607      	mov	r7, r0
 801305a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801305c:	2b00      	cmp	r3, #0
 801305e:	d05d      	beq.n	801311c <_dtoa_r+0x99c>
 8013060:	6879      	ldr	r1, [r7, #4]
 8013062:	4630      	mov	r0, r6
 8013064:	f000 fb48 	bl	80136f8 <_Balloc>
 8013068:	4680      	mov	r8, r0
 801306a:	b928      	cbnz	r0, 8013078 <_dtoa_r+0x8f8>
 801306c:	4b82      	ldr	r3, [pc, #520]	; (8013278 <_dtoa_r+0xaf8>)
 801306e:	4602      	mov	r2, r0
 8013070:	f240 21ea 	movw	r1, #746	; 0x2ea
 8013074:	f7ff bb9a 	b.w	80127ac <_dtoa_r+0x2c>
 8013078:	693a      	ldr	r2, [r7, #16]
 801307a:	3202      	adds	r2, #2
 801307c:	0092      	lsls	r2, r2, #2
 801307e:	f107 010c 	add.w	r1, r7, #12
 8013082:	300c      	adds	r0, #12
 8013084:	f000 fb2a 	bl	80136dc <memcpy>
 8013088:	2201      	movs	r2, #1
 801308a:	4641      	mov	r1, r8
 801308c:	4630      	mov	r0, r6
 801308e:	f000 fd45 	bl	8013b1c <__lshift>
 8013092:	9b00      	ldr	r3, [sp, #0]
 8013094:	3301      	adds	r3, #1
 8013096:	9305      	str	r3, [sp, #20]
 8013098:	9b00      	ldr	r3, [sp, #0]
 801309a:	4453      	add	r3, sl
 801309c:	9309      	str	r3, [sp, #36]	; 0x24
 801309e:	9b02      	ldr	r3, [sp, #8]
 80130a0:	f003 0301 	and.w	r3, r3, #1
 80130a4:	46b9      	mov	r9, r7
 80130a6:	9308      	str	r3, [sp, #32]
 80130a8:	4607      	mov	r7, r0
 80130aa:	9b05      	ldr	r3, [sp, #20]
 80130ac:	4621      	mov	r1, r4
 80130ae:	3b01      	subs	r3, #1
 80130b0:	4628      	mov	r0, r5
 80130b2:	9302      	str	r3, [sp, #8]
 80130b4:	f7ff fad8 	bl	8012668 <quorem>
 80130b8:	4603      	mov	r3, r0
 80130ba:	3330      	adds	r3, #48	; 0x30
 80130bc:	9006      	str	r0, [sp, #24]
 80130be:	4649      	mov	r1, r9
 80130c0:	4628      	mov	r0, r5
 80130c2:	930a      	str	r3, [sp, #40]	; 0x28
 80130c4:	f000 fd96 	bl	8013bf4 <__mcmp>
 80130c8:	463a      	mov	r2, r7
 80130ca:	4682      	mov	sl, r0
 80130cc:	4621      	mov	r1, r4
 80130ce:	4630      	mov	r0, r6
 80130d0:	f000 fdac 	bl	8013c2c <__mdiff>
 80130d4:	68c2      	ldr	r2, [r0, #12]
 80130d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80130d8:	4680      	mov	r8, r0
 80130da:	bb0a      	cbnz	r2, 8013120 <_dtoa_r+0x9a0>
 80130dc:	4601      	mov	r1, r0
 80130de:	4628      	mov	r0, r5
 80130e0:	f000 fd88 	bl	8013bf4 <__mcmp>
 80130e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80130e6:	4602      	mov	r2, r0
 80130e8:	4641      	mov	r1, r8
 80130ea:	4630      	mov	r0, r6
 80130ec:	920e      	str	r2, [sp, #56]	; 0x38
 80130ee:	930a      	str	r3, [sp, #40]	; 0x28
 80130f0:	f000 fb42 	bl	8013778 <_Bfree>
 80130f4:	9b07      	ldr	r3, [sp, #28]
 80130f6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80130f8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80130fc:	ea43 0102 	orr.w	r1, r3, r2
 8013100:	9b08      	ldr	r3, [sp, #32]
 8013102:	430b      	orrs	r3, r1
 8013104:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013106:	d10d      	bne.n	8013124 <_dtoa_r+0x9a4>
 8013108:	2b39      	cmp	r3, #57	; 0x39
 801310a:	d029      	beq.n	8013160 <_dtoa_r+0x9e0>
 801310c:	f1ba 0f00 	cmp.w	sl, #0
 8013110:	dd01      	ble.n	8013116 <_dtoa_r+0x996>
 8013112:	9b06      	ldr	r3, [sp, #24]
 8013114:	3331      	adds	r3, #49	; 0x31
 8013116:	9a02      	ldr	r2, [sp, #8]
 8013118:	7013      	strb	r3, [r2, #0]
 801311a:	e774      	b.n	8013006 <_dtoa_r+0x886>
 801311c:	4638      	mov	r0, r7
 801311e:	e7b8      	b.n	8013092 <_dtoa_r+0x912>
 8013120:	2201      	movs	r2, #1
 8013122:	e7e1      	b.n	80130e8 <_dtoa_r+0x968>
 8013124:	f1ba 0f00 	cmp.w	sl, #0
 8013128:	db06      	blt.n	8013138 <_dtoa_r+0x9b8>
 801312a:	9907      	ldr	r1, [sp, #28]
 801312c:	ea41 0a0a 	orr.w	sl, r1, sl
 8013130:	9908      	ldr	r1, [sp, #32]
 8013132:	ea5a 0101 	orrs.w	r1, sl, r1
 8013136:	d120      	bne.n	801317a <_dtoa_r+0x9fa>
 8013138:	2a00      	cmp	r2, #0
 801313a:	ddec      	ble.n	8013116 <_dtoa_r+0x996>
 801313c:	4629      	mov	r1, r5
 801313e:	2201      	movs	r2, #1
 8013140:	4630      	mov	r0, r6
 8013142:	9305      	str	r3, [sp, #20]
 8013144:	f000 fcea 	bl	8013b1c <__lshift>
 8013148:	4621      	mov	r1, r4
 801314a:	4605      	mov	r5, r0
 801314c:	f000 fd52 	bl	8013bf4 <__mcmp>
 8013150:	2800      	cmp	r0, #0
 8013152:	9b05      	ldr	r3, [sp, #20]
 8013154:	dc02      	bgt.n	801315c <_dtoa_r+0x9dc>
 8013156:	d1de      	bne.n	8013116 <_dtoa_r+0x996>
 8013158:	07da      	lsls	r2, r3, #31
 801315a:	d5dc      	bpl.n	8013116 <_dtoa_r+0x996>
 801315c:	2b39      	cmp	r3, #57	; 0x39
 801315e:	d1d8      	bne.n	8013112 <_dtoa_r+0x992>
 8013160:	9a02      	ldr	r2, [sp, #8]
 8013162:	2339      	movs	r3, #57	; 0x39
 8013164:	7013      	strb	r3, [r2, #0]
 8013166:	4643      	mov	r3, r8
 8013168:	4698      	mov	r8, r3
 801316a:	3b01      	subs	r3, #1
 801316c:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8013170:	2a39      	cmp	r2, #57	; 0x39
 8013172:	d051      	beq.n	8013218 <_dtoa_r+0xa98>
 8013174:	3201      	adds	r2, #1
 8013176:	701a      	strb	r2, [r3, #0]
 8013178:	e745      	b.n	8013006 <_dtoa_r+0x886>
 801317a:	2a00      	cmp	r2, #0
 801317c:	dd03      	ble.n	8013186 <_dtoa_r+0xa06>
 801317e:	2b39      	cmp	r3, #57	; 0x39
 8013180:	d0ee      	beq.n	8013160 <_dtoa_r+0x9e0>
 8013182:	3301      	adds	r3, #1
 8013184:	e7c7      	b.n	8013116 <_dtoa_r+0x996>
 8013186:	9a05      	ldr	r2, [sp, #20]
 8013188:	9909      	ldr	r1, [sp, #36]	; 0x24
 801318a:	f802 3c01 	strb.w	r3, [r2, #-1]
 801318e:	428a      	cmp	r2, r1
 8013190:	d02b      	beq.n	80131ea <_dtoa_r+0xa6a>
 8013192:	4629      	mov	r1, r5
 8013194:	2300      	movs	r3, #0
 8013196:	220a      	movs	r2, #10
 8013198:	4630      	mov	r0, r6
 801319a:	f000 fb0f 	bl	80137bc <__multadd>
 801319e:	45b9      	cmp	r9, r7
 80131a0:	4605      	mov	r5, r0
 80131a2:	f04f 0300 	mov.w	r3, #0
 80131a6:	f04f 020a 	mov.w	r2, #10
 80131aa:	4649      	mov	r1, r9
 80131ac:	4630      	mov	r0, r6
 80131ae:	d107      	bne.n	80131c0 <_dtoa_r+0xa40>
 80131b0:	f000 fb04 	bl	80137bc <__multadd>
 80131b4:	4681      	mov	r9, r0
 80131b6:	4607      	mov	r7, r0
 80131b8:	9b05      	ldr	r3, [sp, #20]
 80131ba:	3301      	adds	r3, #1
 80131bc:	9305      	str	r3, [sp, #20]
 80131be:	e774      	b.n	80130aa <_dtoa_r+0x92a>
 80131c0:	f000 fafc 	bl	80137bc <__multadd>
 80131c4:	4639      	mov	r1, r7
 80131c6:	4681      	mov	r9, r0
 80131c8:	2300      	movs	r3, #0
 80131ca:	220a      	movs	r2, #10
 80131cc:	4630      	mov	r0, r6
 80131ce:	f000 faf5 	bl	80137bc <__multadd>
 80131d2:	4607      	mov	r7, r0
 80131d4:	e7f0      	b.n	80131b8 <_dtoa_r+0xa38>
 80131d6:	f1ba 0f00 	cmp.w	sl, #0
 80131da:	9a00      	ldr	r2, [sp, #0]
 80131dc:	bfcc      	ite	gt
 80131de:	46d0      	movgt	r8, sl
 80131e0:	f04f 0801 	movle.w	r8, #1
 80131e4:	4490      	add	r8, r2
 80131e6:	f04f 0900 	mov.w	r9, #0
 80131ea:	4629      	mov	r1, r5
 80131ec:	2201      	movs	r2, #1
 80131ee:	4630      	mov	r0, r6
 80131f0:	9302      	str	r3, [sp, #8]
 80131f2:	f000 fc93 	bl	8013b1c <__lshift>
 80131f6:	4621      	mov	r1, r4
 80131f8:	4605      	mov	r5, r0
 80131fa:	f000 fcfb 	bl	8013bf4 <__mcmp>
 80131fe:	2800      	cmp	r0, #0
 8013200:	dcb1      	bgt.n	8013166 <_dtoa_r+0x9e6>
 8013202:	d102      	bne.n	801320a <_dtoa_r+0xa8a>
 8013204:	9b02      	ldr	r3, [sp, #8]
 8013206:	07db      	lsls	r3, r3, #31
 8013208:	d4ad      	bmi.n	8013166 <_dtoa_r+0x9e6>
 801320a:	4643      	mov	r3, r8
 801320c:	4698      	mov	r8, r3
 801320e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013212:	2a30      	cmp	r2, #48	; 0x30
 8013214:	d0fa      	beq.n	801320c <_dtoa_r+0xa8c>
 8013216:	e6f6      	b.n	8013006 <_dtoa_r+0x886>
 8013218:	9a00      	ldr	r2, [sp, #0]
 801321a:	429a      	cmp	r2, r3
 801321c:	d1a4      	bne.n	8013168 <_dtoa_r+0x9e8>
 801321e:	f10b 0b01 	add.w	fp, fp, #1
 8013222:	2331      	movs	r3, #49	; 0x31
 8013224:	e778      	b.n	8013118 <_dtoa_r+0x998>
 8013226:	4b15      	ldr	r3, [pc, #84]	; (801327c <_dtoa_r+0xafc>)
 8013228:	f7ff bb12 	b.w	8012850 <_dtoa_r+0xd0>
 801322c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801322e:	2b00      	cmp	r3, #0
 8013230:	f47f aaee 	bne.w	8012810 <_dtoa_r+0x90>
 8013234:	4b12      	ldr	r3, [pc, #72]	; (8013280 <_dtoa_r+0xb00>)
 8013236:	f7ff bb0b 	b.w	8012850 <_dtoa_r+0xd0>
 801323a:	f1ba 0f00 	cmp.w	sl, #0
 801323e:	dc03      	bgt.n	8013248 <_dtoa_r+0xac8>
 8013240:	9b07      	ldr	r3, [sp, #28]
 8013242:	2b02      	cmp	r3, #2
 8013244:	f73f aec7 	bgt.w	8012fd6 <_dtoa_r+0x856>
 8013248:	f8dd 8000 	ldr.w	r8, [sp]
 801324c:	4621      	mov	r1, r4
 801324e:	4628      	mov	r0, r5
 8013250:	f7ff fa0a 	bl	8012668 <quorem>
 8013254:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8013258:	f808 3b01 	strb.w	r3, [r8], #1
 801325c:	9a00      	ldr	r2, [sp, #0]
 801325e:	eba8 0202 	sub.w	r2, r8, r2
 8013262:	4592      	cmp	sl, r2
 8013264:	ddb7      	ble.n	80131d6 <_dtoa_r+0xa56>
 8013266:	4629      	mov	r1, r5
 8013268:	2300      	movs	r3, #0
 801326a:	220a      	movs	r2, #10
 801326c:	4630      	mov	r0, r6
 801326e:	f000 faa5 	bl	80137bc <__multadd>
 8013272:	4605      	mov	r5, r0
 8013274:	e7ea      	b.n	801324c <_dtoa_r+0xacc>
 8013276:	bf00      	nop
 8013278:	08014fdf 	.word	0x08014fdf
 801327c:	08014f38 	.word	0x08014f38
 8013280:	08014f5c 	.word	0x08014f5c

08013284 <__sflush_r>:
 8013284:	898a      	ldrh	r2, [r1, #12]
 8013286:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801328a:	4605      	mov	r5, r0
 801328c:	0710      	lsls	r0, r2, #28
 801328e:	460c      	mov	r4, r1
 8013290:	d458      	bmi.n	8013344 <__sflush_r+0xc0>
 8013292:	684b      	ldr	r3, [r1, #4]
 8013294:	2b00      	cmp	r3, #0
 8013296:	dc05      	bgt.n	80132a4 <__sflush_r+0x20>
 8013298:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801329a:	2b00      	cmp	r3, #0
 801329c:	dc02      	bgt.n	80132a4 <__sflush_r+0x20>
 801329e:	2000      	movs	r0, #0
 80132a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80132a4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80132a6:	2e00      	cmp	r6, #0
 80132a8:	d0f9      	beq.n	801329e <__sflush_r+0x1a>
 80132aa:	2300      	movs	r3, #0
 80132ac:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80132b0:	682f      	ldr	r7, [r5, #0]
 80132b2:	602b      	str	r3, [r5, #0]
 80132b4:	d032      	beq.n	801331c <__sflush_r+0x98>
 80132b6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80132b8:	89a3      	ldrh	r3, [r4, #12]
 80132ba:	075a      	lsls	r2, r3, #29
 80132bc:	d505      	bpl.n	80132ca <__sflush_r+0x46>
 80132be:	6863      	ldr	r3, [r4, #4]
 80132c0:	1ac0      	subs	r0, r0, r3
 80132c2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80132c4:	b10b      	cbz	r3, 80132ca <__sflush_r+0x46>
 80132c6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80132c8:	1ac0      	subs	r0, r0, r3
 80132ca:	2300      	movs	r3, #0
 80132cc:	4602      	mov	r2, r0
 80132ce:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80132d0:	6a21      	ldr	r1, [r4, #32]
 80132d2:	4628      	mov	r0, r5
 80132d4:	47b0      	blx	r6
 80132d6:	1c43      	adds	r3, r0, #1
 80132d8:	89a3      	ldrh	r3, [r4, #12]
 80132da:	d106      	bne.n	80132ea <__sflush_r+0x66>
 80132dc:	6829      	ldr	r1, [r5, #0]
 80132de:	291d      	cmp	r1, #29
 80132e0:	d82c      	bhi.n	801333c <__sflush_r+0xb8>
 80132e2:	4a2a      	ldr	r2, [pc, #168]	; (801338c <__sflush_r+0x108>)
 80132e4:	40ca      	lsrs	r2, r1
 80132e6:	07d6      	lsls	r6, r2, #31
 80132e8:	d528      	bpl.n	801333c <__sflush_r+0xb8>
 80132ea:	2200      	movs	r2, #0
 80132ec:	6062      	str	r2, [r4, #4]
 80132ee:	04d9      	lsls	r1, r3, #19
 80132f0:	6922      	ldr	r2, [r4, #16]
 80132f2:	6022      	str	r2, [r4, #0]
 80132f4:	d504      	bpl.n	8013300 <__sflush_r+0x7c>
 80132f6:	1c42      	adds	r2, r0, #1
 80132f8:	d101      	bne.n	80132fe <__sflush_r+0x7a>
 80132fa:	682b      	ldr	r3, [r5, #0]
 80132fc:	b903      	cbnz	r3, 8013300 <__sflush_r+0x7c>
 80132fe:	6560      	str	r0, [r4, #84]	; 0x54
 8013300:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013302:	602f      	str	r7, [r5, #0]
 8013304:	2900      	cmp	r1, #0
 8013306:	d0ca      	beq.n	801329e <__sflush_r+0x1a>
 8013308:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801330c:	4299      	cmp	r1, r3
 801330e:	d002      	beq.n	8013316 <__sflush_r+0x92>
 8013310:	4628      	mov	r0, r5
 8013312:	f000 fd7f 	bl	8013e14 <_free_r>
 8013316:	2000      	movs	r0, #0
 8013318:	6360      	str	r0, [r4, #52]	; 0x34
 801331a:	e7c1      	b.n	80132a0 <__sflush_r+0x1c>
 801331c:	6a21      	ldr	r1, [r4, #32]
 801331e:	2301      	movs	r3, #1
 8013320:	4628      	mov	r0, r5
 8013322:	47b0      	blx	r6
 8013324:	1c41      	adds	r1, r0, #1
 8013326:	d1c7      	bne.n	80132b8 <__sflush_r+0x34>
 8013328:	682b      	ldr	r3, [r5, #0]
 801332a:	2b00      	cmp	r3, #0
 801332c:	d0c4      	beq.n	80132b8 <__sflush_r+0x34>
 801332e:	2b1d      	cmp	r3, #29
 8013330:	d001      	beq.n	8013336 <__sflush_r+0xb2>
 8013332:	2b16      	cmp	r3, #22
 8013334:	d101      	bne.n	801333a <__sflush_r+0xb6>
 8013336:	602f      	str	r7, [r5, #0]
 8013338:	e7b1      	b.n	801329e <__sflush_r+0x1a>
 801333a:	89a3      	ldrh	r3, [r4, #12]
 801333c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013340:	81a3      	strh	r3, [r4, #12]
 8013342:	e7ad      	b.n	80132a0 <__sflush_r+0x1c>
 8013344:	690f      	ldr	r7, [r1, #16]
 8013346:	2f00      	cmp	r7, #0
 8013348:	d0a9      	beq.n	801329e <__sflush_r+0x1a>
 801334a:	0793      	lsls	r3, r2, #30
 801334c:	680e      	ldr	r6, [r1, #0]
 801334e:	bf08      	it	eq
 8013350:	694b      	ldreq	r3, [r1, #20]
 8013352:	600f      	str	r7, [r1, #0]
 8013354:	bf18      	it	ne
 8013356:	2300      	movne	r3, #0
 8013358:	eba6 0807 	sub.w	r8, r6, r7
 801335c:	608b      	str	r3, [r1, #8]
 801335e:	f1b8 0f00 	cmp.w	r8, #0
 8013362:	dd9c      	ble.n	801329e <__sflush_r+0x1a>
 8013364:	6a21      	ldr	r1, [r4, #32]
 8013366:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8013368:	4643      	mov	r3, r8
 801336a:	463a      	mov	r2, r7
 801336c:	4628      	mov	r0, r5
 801336e:	47b0      	blx	r6
 8013370:	2800      	cmp	r0, #0
 8013372:	dc06      	bgt.n	8013382 <__sflush_r+0xfe>
 8013374:	89a3      	ldrh	r3, [r4, #12]
 8013376:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801337a:	81a3      	strh	r3, [r4, #12]
 801337c:	f04f 30ff 	mov.w	r0, #4294967295
 8013380:	e78e      	b.n	80132a0 <__sflush_r+0x1c>
 8013382:	4407      	add	r7, r0
 8013384:	eba8 0800 	sub.w	r8, r8, r0
 8013388:	e7e9      	b.n	801335e <__sflush_r+0xda>
 801338a:	bf00      	nop
 801338c:	20400001 	.word	0x20400001

08013390 <_fflush_r>:
 8013390:	b538      	push	{r3, r4, r5, lr}
 8013392:	690b      	ldr	r3, [r1, #16]
 8013394:	4605      	mov	r5, r0
 8013396:	460c      	mov	r4, r1
 8013398:	b913      	cbnz	r3, 80133a0 <_fflush_r+0x10>
 801339a:	2500      	movs	r5, #0
 801339c:	4628      	mov	r0, r5
 801339e:	bd38      	pop	{r3, r4, r5, pc}
 80133a0:	b118      	cbz	r0, 80133aa <_fflush_r+0x1a>
 80133a2:	6983      	ldr	r3, [r0, #24]
 80133a4:	b90b      	cbnz	r3, 80133aa <_fflush_r+0x1a>
 80133a6:	f000 f887 	bl	80134b8 <__sinit>
 80133aa:	4b14      	ldr	r3, [pc, #80]	; (80133fc <_fflush_r+0x6c>)
 80133ac:	429c      	cmp	r4, r3
 80133ae:	d11b      	bne.n	80133e8 <_fflush_r+0x58>
 80133b0:	686c      	ldr	r4, [r5, #4]
 80133b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80133b6:	2b00      	cmp	r3, #0
 80133b8:	d0ef      	beq.n	801339a <_fflush_r+0xa>
 80133ba:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80133bc:	07d0      	lsls	r0, r2, #31
 80133be:	d404      	bmi.n	80133ca <_fflush_r+0x3a>
 80133c0:	0599      	lsls	r1, r3, #22
 80133c2:	d402      	bmi.n	80133ca <_fflush_r+0x3a>
 80133c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80133c6:	f000 f91a 	bl	80135fe <__retarget_lock_acquire_recursive>
 80133ca:	4628      	mov	r0, r5
 80133cc:	4621      	mov	r1, r4
 80133ce:	f7ff ff59 	bl	8013284 <__sflush_r>
 80133d2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80133d4:	07da      	lsls	r2, r3, #31
 80133d6:	4605      	mov	r5, r0
 80133d8:	d4e0      	bmi.n	801339c <_fflush_r+0xc>
 80133da:	89a3      	ldrh	r3, [r4, #12]
 80133dc:	059b      	lsls	r3, r3, #22
 80133de:	d4dd      	bmi.n	801339c <_fflush_r+0xc>
 80133e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80133e2:	f000 f90d 	bl	8013600 <__retarget_lock_release_recursive>
 80133e6:	e7d9      	b.n	801339c <_fflush_r+0xc>
 80133e8:	4b05      	ldr	r3, [pc, #20]	; (8013400 <_fflush_r+0x70>)
 80133ea:	429c      	cmp	r4, r3
 80133ec:	d101      	bne.n	80133f2 <_fflush_r+0x62>
 80133ee:	68ac      	ldr	r4, [r5, #8]
 80133f0:	e7df      	b.n	80133b2 <_fflush_r+0x22>
 80133f2:	4b04      	ldr	r3, [pc, #16]	; (8013404 <_fflush_r+0x74>)
 80133f4:	429c      	cmp	r4, r3
 80133f6:	bf08      	it	eq
 80133f8:	68ec      	ldreq	r4, [r5, #12]
 80133fa:	e7da      	b.n	80133b2 <_fflush_r+0x22>
 80133fc:	08015010 	.word	0x08015010
 8013400:	08015030 	.word	0x08015030
 8013404:	08014ff0 	.word	0x08014ff0

08013408 <std>:
 8013408:	2300      	movs	r3, #0
 801340a:	b510      	push	{r4, lr}
 801340c:	4604      	mov	r4, r0
 801340e:	e9c0 3300 	strd	r3, r3, [r0]
 8013412:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013416:	6083      	str	r3, [r0, #8]
 8013418:	8181      	strh	r1, [r0, #12]
 801341a:	6643      	str	r3, [r0, #100]	; 0x64
 801341c:	81c2      	strh	r2, [r0, #14]
 801341e:	6183      	str	r3, [r0, #24]
 8013420:	4619      	mov	r1, r3
 8013422:	2208      	movs	r2, #8
 8013424:	305c      	adds	r0, #92	; 0x5c
 8013426:	f7fe fb85 	bl	8011b34 <memset>
 801342a:	4b05      	ldr	r3, [pc, #20]	; (8013440 <std+0x38>)
 801342c:	6263      	str	r3, [r4, #36]	; 0x24
 801342e:	4b05      	ldr	r3, [pc, #20]	; (8013444 <std+0x3c>)
 8013430:	62a3      	str	r3, [r4, #40]	; 0x28
 8013432:	4b05      	ldr	r3, [pc, #20]	; (8013448 <std+0x40>)
 8013434:	62e3      	str	r3, [r4, #44]	; 0x2c
 8013436:	4b05      	ldr	r3, [pc, #20]	; (801344c <std+0x44>)
 8013438:	6224      	str	r4, [r4, #32]
 801343a:	6323      	str	r3, [r4, #48]	; 0x30
 801343c:	bd10      	pop	{r4, pc}
 801343e:	bf00      	nop
 8013440:	0801423d 	.word	0x0801423d
 8013444:	0801425f 	.word	0x0801425f
 8013448:	08014297 	.word	0x08014297
 801344c:	080142bb 	.word	0x080142bb

08013450 <_cleanup_r>:
 8013450:	4901      	ldr	r1, [pc, #4]	; (8013458 <_cleanup_r+0x8>)
 8013452:	f000 b8af 	b.w	80135b4 <_fwalk_reent>
 8013456:	bf00      	nop
 8013458:	08013391 	.word	0x08013391

0801345c <__sfmoreglue>:
 801345c:	b570      	push	{r4, r5, r6, lr}
 801345e:	1e4a      	subs	r2, r1, #1
 8013460:	2568      	movs	r5, #104	; 0x68
 8013462:	4355      	muls	r5, r2
 8013464:	460e      	mov	r6, r1
 8013466:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801346a:	f000 fd23 	bl	8013eb4 <_malloc_r>
 801346e:	4604      	mov	r4, r0
 8013470:	b140      	cbz	r0, 8013484 <__sfmoreglue+0x28>
 8013472:	2100      	movs	r1, #0
 8013474:	e9c0 1600 	strd	r1, r6, [r0]
 8013478:	300c      	adds	r0, #12
 801347a:	60a0      	str	r0, [r4, #8]
 801347c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8013480:	f7fe fb58 	bl	8011b34 <memset>
 8013484:	4620      	mov	r0, r4
 8013486:	bd70      	pop	{r4, r5, r6, pc}

08013488 <__sfp_lock_acquire>:
 8013488:	4801      	ldr	r0, [pc, #4]	; (8013490 <__sfp_lock_acquire+0x8>)
 801348a:	f000 b8b8 	b.w	80135fe <__retarget_lock_acquire_recursive>
 801348e:	bf00      	nop
 8013490:	24000da8 	.word	0x24000da8

08013494 <__sfp_lock_release>:
 8013494:	4801      	ldr	r0, [pc, #4]	; (801349c <__sfp_lock_release+0x8>)
 8013496:	f000 b8b3 	b.w	8013600 <__retarget_lock_release_recursive>
 801349a:	bf00      	nop
 801349c:	24000da8 	.word	0x24000da8

080134a0 <__sinit_lock_acquire>:
 80134a0:	4801      	ldr	r0, [pc, #4]	; (80134a8 <__sinit_lock_acquire+0x8>)
 80134a2:	f000 b8ac 	b.w	80135fe <__retarget_lock_acquire_recursive>
 80134a6:	bf00      	nop
 80134a8:	24000da3 	.word	0x24000da3

080134ac <__sinit_lock_release>:
 80134ac:	4801      	ldr	r0, [pc, #4]	; (80134b4 <__sinit_lock_release+0x8>)
 80134ae:	f000 b8a7 	b.w	8013600 <__retarget_lock_release_recursive>
 80134b2:	bf00      	nop
 80134b4:	24000da3 	.word	0x24000da3

080134b8 <__sinit>:
 80134b8:	b510      	push	{r4, lr}
 80134ba:	4604      	mov	r4, r0
 80134bc:	f7ff fff0 	bl	80134a0 <__sinit_lock_acquire>
 80134c0:	69a3      	ldr	r3, [r4, #24]
 80134c2:	b11b      	cbz	r3, 80134cc <__sinit+0x14>
 80134c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80134c8:	f7ff bff0 	b.w	80134ac <__sinit_lock_release>
 80134cc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80134d0:	6523      	str	r3, [r4, #80]	; 0x50
 80134d2:	4b13      	ldr	r3, [pc, #76]	; (8013520 <__sinit+0x68>)
 80134d4:	4a13      	ldr	r2, [pc, #76]	; (8013524 <__sinit+0x6c>)
 80134d6:	681b      	ldr	r3, [r3, #0]
 80134d8:	62a2      	str	r2, [r4, #40]	; 0x28
 80134da:	42a3      	cmp	r3, r4
 80134dc:	bf04      	itt	eq
 80134de:	2301      	moveq	r3, #1
 80134e0:	61a3      	streq	r3, [r4, #24]
 80134e2:	4620      	mov	r0, r4
 80134e4:	f000 f820 	bl	8013528 <__sfp>
 80134e8:	6060      	str	r0, [r4, #4]
 80134ea:	4620      	mov	r0, r4
 80134ec:	f000 f81c 	bl	8013528 <__sfp>
 80134f0:	60a0      	str	r0, [r4, #8]
 80134f2:	4620      	mov	r0, r4
 80134f4:	f000 f818 	bl	8013528 <__sfp>
 80134f8:	2200      	movs	r2, #0
 80134fa:	60e0      	str	r0, [r4, #12]
 80134fc:	2104      	movs	r1, #4
 80134fe:	6860      	ldr	r0, [r4, #4]
 8013500:	f7ff ff82 	bl	8013408 <std>
 8013504:	68a0      	ldr	r0, [r4, #8]
 8013506:	2201      	movs	r2, #1
 8013508:	2109      	movs	r1, #9
 801350a:	f7ff ff7d 	bl	8013408 <std>
 801350e:	68e0      	ldr	r0, [r4, #12]
 8013510:	2202      	movs	r2, #2
 8013512:	2112      	movs	r1, #18
 8013514:	f7ff ff78 	bl	8013408 <std>
 8013518:	2301      	movs	r3, #1
 801351a:	61a3      	str	r3, [r4, #24]
 801351c:	e7d2      	b.n	80134c4 <__sinit+0xc>
 801351e:	bf00      	nop
 8013520:	08014f24 	.word	0x08014f24
 8013524:	08013451 	.word	0x08013451

08013528 <__sfp>:
 8013528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801352a:	4607      	mov	r7, r0
 801352c:	f7ff ffac 	bl	8013488 <__sfp_lock_acquire>
 8013530:	4b1e      	ldr	r3, [pc, #120]	; (80135ac <__sfp+0x84>)
 8013532:	681e      	ldr	r6, [r3, #0]
 8013534:	69b3      	ldr	r3, [r6, #24]
 8013536:	b913      	cbnz	r3, 801353e <__sfp+0x16>
 8013538:	4630      	mov	r0, r6
 801353a:	f7ff ffbd 	bl	80134b8 <__sinit>
 801353e:	3648      	adds	r6, #72	; 0x48
 8013540:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8013544:	3b01      	subs	r3, #1
 8013546:	d503      	bpl.n	8013550 <__sfp+0x28>
 8013548:	6833      	ldr	r3, [r6, #0]
 801354a:	b30b      	cbz	r3, 8013590 <__sfp+0x68>
 801354c:	6836      	ldr	r6, [r6, #0]
 801354e:	e7f7      	b.n	8013540 <__sfp+0x18>
 8013550:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8013554:	b9d5      	cbnz	r5, 801358c <__sfp+0x64>
 8013556:	4b16      	ldr	r3, [pc, #88]	; (80135b0 <__sfp+0x88>)
 8013558:	60e3      	str	r3, [r4, #12]
 801355a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801355e:	6665      	str	r5, [r4, #100]	; 0x64
 8013560:	f000 f84c 	bl	80135fc <__retarget_lock_init_recursive>
 8013564:	f7ff ff96 	bl	8013494 <__sfp_lock_release>
 8013568:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801356c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8013570:	6025      	str	r5, [r4, #0]
 8013572:	61a5      	str	r5, [r4, #24]
 8013574:	2208      	movs	r2, #8
 8013576:	4629      	mov	r1, r5
 8013578:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801357c:	f7fe fada 	bl	8011b34 <memset>
 8013580:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8013584:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8013588:	4620      	mov	r0, r4
 801358a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801358c:	3468      	adds	r4, #104	; 0x68
 801358e:	e7d9      	b.n	8013544 <__sfp+0x1c>
 8013590:	2104      	movs	r1, #4
 8013592:	4638      	mov	r0, r7
 8013594:	f7ff ff62 	bl	801345c <__sfmoreglue>
 8013598:	4604      	mov	r4, r0
 801359a:	6030      	str	r0, [r6, #0]
 801359c:	2800      	cmp	r0, #0
 801359e:	d1d5      	bne.n	801354c <__sfp+0x24>
 80135a0:	f7ff ff78 	bl	8013494 <__sfp_lock_release>
 80135a4:	230c      	movs	r3, #12
 80135a6:	603b      	str	r3, [r7, #0]
 80135a8:	e7ee      	b.n	8013588 <__sfp+0x60>
 80135aa:	bf00      	nop
 80135ac:	08014f24 	.word	0x08014f24
 80135b0:	ffff0001 	.word	0xffff0001

080135b4 <_fwalk_reent>:
 80135b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80135b8:	4606      	mov	r6, r0
 80135ba:	4688      	mov	r8, r1
 80135bc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80135c0:	2700      	movs	r7, #0
 80135c2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80135c6:	f1b9 0901 	subs.w	r9, r9, #1
 80135ca:	d505      	bpl.n	80135d8 <_fwalk_reent+0x24>
 80135cc:	6824      	ldr	r4, [r4, #0]
 80135ce:	2c00      	cmp	r4, #0
 80135d0:	d1f7      	bne.n	80135c2 <_fwalk_reent+0xe>
 80135d2:	4638      	mov	r0, r7
 80135d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80135d8:	89ab      	ldrh	r3, [r5, #12]
 80135da:	2b01      	cmp	r3, #1
 80135dc:	d907      	bls.n	80135ee <_fwalk_reent+0x3a>
 80135de:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80135e2:	3301      	adds	r3, #1
 80135e4:	d003      	beq.n	80135ee <_fwalk_reent+0x3a>
 80135e6:	4629      	mov	r1, r5
 80135e8:	4630      	mov	r0, r6
 80135ea:	47c0      	blx	r8
 80135ec:	4307      	orrs	r7, r0
 80135ee:	3568      	adds	r5, #104	; 0x68
 80135f0:	e7e9      	b.n	80135c6 <_fwalk_reent+0x12>
	...

080135f4 <_localeconv_r>:
 80135f4:	4800      	ldr	r0, [pc, #0]	; (80135f8 <_localeconv_r+0x4>)
 80135f6:	4770      	bx	lr
 80135f8:	24000178 	.word	0x24000178

080135fc <__retarget_lock_init_recursive>:
 80135fc:	4770      	bx	lr

080135fe <__retarget_lock_acquire_recursive>:
 80135fe:	4770      	bx	lr

08013600 <__retarget_lock_release_recursive>:
 8013600:	4770      	bx	lr

08013602 <__swhatbuf_r>:
 8013602:	b570      	push	{r4, r5, r6, lr}
 8013604:	460e      	mov	r6, r1
 8013606:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801360a:	2900      	cmp	r1, #0
 801360c:	b096      	sub	sp, #88	; 0x58
 801360e:	4614      	mov	r4, r2
 8013610:	461d      	mov	r5, r3
 8013612:	da07      	bge.n	8013624 <__swhatbuf_r+0x22>
 8013614:	2300      	movs	r3, #0
 8013616:	602b      	str	r3, [r5, #0]
 8013618:	89b3      	ldrh	r3, [r6, #12]
 801361a:	061a      	lsls	r2, r3, #24
 801361c:	d410      	bmi.n	8013640 <__swhatbuf_r+0x3e>
 801361e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013622:	e00e      	b.n	8013642 <__swhatbuf_r+0x40>
 8013624:	466a      	mov	r2, sp
 8013626:	f000 fe9f 	bl	8014368 <_fstat_r>
 801362a:	2800      	cmp	r0, #0
 801362c:	dbf2      	blt.n	8013614 <__swhatbuf_r+0x12>
 801362e:	9a01      	ldr	r2, [sp, #4]
 8013630:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8013634:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8013638:	425a      	negs	r2, r3
 801363a:	415a      	adcs	r2, r3
 801363c:	602a      	str	r2, [r5, #0]
 801363e:	e7ee      	b.n	801361e <__swhatbuf_r+0x1c>
 8013640:	2340      	movs	r3, #64	; 0x40
 8013642:	2000      	movs	r0, #0
 8013644:	6023      	str	r3, [r4, #0]
 8013646:	b016      	add	sp, #88	; 0x58
 8013648:	bd70      	pop	{r4, r5, r6, pc}
	...

0801364c <__smakebuf_r>:
 801364c:	898b      	ldrh	r3, [r1, #12]
 801364e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8013650:	079d      	lsls	r5, r3, #30
 8013652:	4606      	mov	r6, r0
 8013654:	460c      	mov	r4, r1
 8013656:	d507      	bpl.n	8013668 <__smakebuf_r+0x1c>
 8013658:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801365c:	6023      	str	r3, [r4, #0]
 801365e:	6123      	str	r3, [r4, #16]
 8013660:	2301      	movs	r3, #1
 8013662:	6163      	str	r3, [r4, #20]
 8013664:	b002      	add	sp, #8
 8013666:	bd70      	pop	{r4, r5, r6, pc}
 8013668:	ab01      	add	r3, sp, #4
 801366a:	466a      	mov	r2, sp
 801366c:	f7ff ffc9 	bl	8013602 <__swhatbuf_r>
 8013670:	9900      	ldr	r1, [sp, #0]
 8013672:	4605      	mov	r5, r0
 8013674:	4630      	mov	r0, r6
 8013676:	f000 fc1d 	bl	8013eb4 <_malloc_r>
 801367a:	b948      	cbnz	r0, 8013690 <__smakebuf_r+0x44>
 801367c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013680:	059a      	lsls	r2, r3, #22
 8013682:	d4ef      	bmi.n	8013664 <__smakebuf_r+0x18>
 8013684:	f023 0303 	bic.w	r3, r3, #3
 8013688:	f043 0302 	orr.w	r3, r3, #2
 801368c:	81a3      	strh	r3, [r4, #12]
 801368e:	e7e3      	b.n	8013658 <__smakebuf_r+0xc>
 8013690:	4b0d      	ldr	r3, [pc, #52]	; (80136c8 <__smakebuf_r+0x7c>)
 8013692:	62b3      	str	r3, [r6, #40]	; 0x28
 8013694:	89a3      	ldrh	r3, [r4, #12]
 8013696:	6020      	str	r0, [r4, #0]
 8013698:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801369c:	81a3      	strh	r3, [r4, #12]
 801369e:	9b00      	ldr	r3, [sp, #0]
 80136a0:	6163      	str	r3, [r4, #20]
 80136a2:	9b01      	ldr	r3, [sp, #4]
 80136a4:	6120      	str	r0, [r4, #16]
 80136a6:	b15b      	cbz	r3, 80136c0 <__smakebuf_r+0x74>
 80136a8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80136ac:	4630      	mov	r0, r6
 80136ae:	f000 fe6d 	bl	801438c <_isatty_r>
 80136b2:	b128      	cbz	r0, 80136c0 <__smakebuf_r+0x74>
 80136b4:	89a3      	ldrh	r3, [r4, #12]
 80136b6:	f023 0303 	bic.w	r3, r3, #3
 80136ba:	f043 0301 	orr.w	r3, r3, #1
 80136be:	81a3      	strh	r3, [r4, #12]
 80136c0:	89a0      	ldrh	r0, [r4, #12]
 80136c2:	4305      	orrs	r5, r0
 80136c4:	81a5      	strh	r5, [r4, #12]
 80136c6:	e7cd      	b.n	8013664 <__smakebuf_r+0x18>
 80136c8:	08013451 	.word	0x08013451

080136cc <malloc>:
 80136cc:	4b02      	ldr	r3, [pc, #8]	; (80136d8 <malloc+0xc>)
 80136ce:	4601      	mov	r1, r0
 80136d0:	6818      	ldr	r0, [r3, #0]
 80136d2:	f000 bbef 	b.w	8013eb4 <_malloc_r>
 80136d6:	bf00      	nop
 80136d8:	24000024 	.word	0x24000024

080136dc <memcpy>:
 80136dc:	440a      	add	r2, r1
 80136de:	4291      	cmp	r1, r2
 80136e0:	f100 33ff 	add.w	r3, r0, #4294967295
 80136e4:	d100      	bne.n	80136e8 <memcpy+0xc>
 80136e6:	4770      	bx	lr
 80136e8:	b510      	push	{r4, lr}
 80136ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 80136ee:	f803 4f01 	strb.w	r4, [r3, #1]!
 80136f2:	4291      	cmp	r1, r2
 80136f4:	d1f9      	bne.n	80136ea <memcpy+0xe>
 80136f6:	bd10      	pop	{r4, pc}

080136f8 <_Balloc>:
 80136f8:	b570      	push	{r4, r5, r6, lr}
 80136fa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80136fc:	4604      	mov	r4, r0
 80136fe:	460d      	mov	r5, r1
 8013700:	b976      	cbnz	r6, 8013720 <_Balloc+0x28>
 8013702:	2010      	movs	r0, #16
 8013704:	f7ff ffe2 	bl	80136cc <malloc>
 8013708:	4602      	mov	r2, r0
 801370a:	6260      	str	r0, [r4, #36]	; 0x24
 801370c:	b920      	cbnz	r0, 8013718 <_Balloc+0x20>
 801370e:	4b18      	ldr	r3, [pc, #96]	; (8013770 <_Balloc+0x78>)
 8013710:	4818      	ldr	r0, [pc, #96]	; (8013774 <_Balloc+0x7c>)
 8013712:	2166      	movs	r1, #102	; 0x66
 8013714:	f000 fde8 	bl	80142e8 <__assert_func>
 8013718:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801371c:	6006      	str	r6, [r0, #0]
 801371e:	60c6      	str	r6, [r0, #12]
 8013720:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8013722:	68f3      	ldr	r3, [r6, #12]
 8013724:	b183      	cbz	r3, 8013748 <_Balloc+0x50>
 8013726:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013728:	68db      	ldr	r3, [r3, #12]
 801372a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801372e:	b9b8      	cbnz	r0, 8013760 <_Balloc+0x68>
 8013730:	2101      	movs	r1, #1
 8013732:	fa01 f605 	lsl.w	r6, r1, r5
 8013736:	1d72      	adds	r2, r6, #5
 8013738:	0092      	lsls	r2, r2, #2
 801373a:	4620      	mov	r0, r4
 801373c:	f000 fb5a 	bl	8013df4 <_calloc_r>
 8013740:	b160      	cbz	r0, 801375c <_Balloc+0x64>
 8013742:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8013746:	e00e      	b.n	8013766 <_Balloc+0x6e>
 8013748:	2221      	movs	r2, #33	; 0x21
 801374a:	2104      	movs	r1, #4
 801374c:	4620      	mov	r0, r4
 801374e:	f000 fb51 	bl	8013df4 <_calloc_r>
 8013752:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013754:	60f0      	str	r0, [r6, #12]
 8013756:	68db      	ldr	r3, [r3, #12]
 8013758:	2b00      	cmp	r3, #0
 801375a:	d1e4      	bne.n	8013726 <_Balloc+0x2e>
 801375c:	2000      	movs	r0, #0
 801375e:	bd70      	pop	{r4, r5, r6, pc}
 8013760:	6802      	ldr	r2, [r0, #0]
 8013762:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013766:	2300      	movs	r3, #0
 8013768:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801376c:	e7f7      	b.n	801375e <_Balloc+0x66>
 801376e:	bf00      	nop
 8013770:	08014f69 	.word	0x08014f69
 8013774:	08015050 	.word	0x08015050

08013778 <_Bfree>:
 8013778:	b570      	push	{r4, r5, r6, lr}
 801377a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801377c:	4605      	mov	r5, r0
 801377e:	460c      	mov	r4, r1
 8013780:	b976      	cbnz	r6, 80137a0 <_Bfree+0x28>
 8013782:	2010      	movs	r0, #16
 8013784:	f7ff ffa2 	bl	80136cc <malloc>
 8013788:	4602      	mov	r2, r0
 801378a:	6268      	str	r0, [r5, #36]	; 0x24
 801378c:	b920      	cbnz	r0, 8013798 <_Bfree+0x20>
 801378e:	4b09      	ldr	r3, [pc, #36]	; (80137b4 <_Bfree+0x3c>)
 8013790:	4809      	ldr	r0, [pc, #36]	; (80137b8 <_Bfree+0x40>)
 8013792:	218a      	movs	r1, #138	; 0x8a
 8013794:	f000 fda8 	bl	80142e8 <__assert_func>
 8013798:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801379c:	6006      	str	r6, [r0, #0]
 801379e:	60c6      	str	r6, [r0, #12]
 80137a0:	b13c      	cbz	r4, 80137b2 <_Bfree+0x3a>
 80137a2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80137a4:	6862      	ldr	r2, [r4, #4]
 80137a6:	68db      	ldr	r3, [r3, #12]
 80137a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80137ac:	6021      	str	r1, [r4, #0]
 80137ae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80137b2:	bd70      	pop	{r4, r5, r6, pc}
 80137b4:	08014f69 	.word	0x08014f69
 80137b8:	08015050 	.word	0x08015050

080137bc <__multadd>:
 80137bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80137c0:	690e      	ldr	r6, [r1, #16]
 80137c2:	4607      	mov	r7, r0
 80137c4:	4698      	mov	r8, r3
 80137c6:	460c      	mov	r4, r1
 80137c8:	f101 0014 	add.w	r0, r1, #20
 80137cc:	2300      	movs	r3, #0
 80137ce:	6805      	ldr	r5, [r0, #0]
 80137d0:	b2a9      	uxth	r1, r5
 80137d2:	fb02 8101 	mla	r1, r2, r1, r8
 80137d6:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80137da:	0c2d      	lsrs	r5, r5, #16
 80137dc:	fb02 c505 	mla	r5, r2, r5, ip
 80137e0:	b289      	uxth	r1, r1
 80137e2:	3301      	adds	r3, #1
 80137e4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80137e8:	429e      	cmp	r6, r3
 80137ea:	f840 1b04 	str.w	r1, [r0], #4
 80137ee:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80137f2:	dcec      	bgt.n	80137ce <__multadd+0x12>
 80137f4:	f1b8 0f00 	cmp.w	r8, #0
 80137f8:	d022      	beq.n	8013840 <__multadd+0x84>
 80137fa:	68a3      	ldr	r3, [r4, #8]
 80137fc:	42b3      	cmp	r3, r6
 80137fe:	dc19      	bgt.n	8013834 <__multadd+0x78>
 8013800:	6861      	ldr	r1, [r4, #4]
 8013802:	4638      	mov	r0, r7
 8013804:	3101      	adds	r1, #1
 8013806:	f7ff ff77 	bl	80136f8 <_Balloc>
 801380a:	4605      	mov	r5, r0
 801380c:	b928      	cbnz	r0, 801381a <__multadd+0x5e>
 801380e:	4602      	mov	r2, r0
 8013810:	4b0d      	ldr	r3, [pc, #52]	; (8013848 <__multadd+0x8c>)
 8013812:	480e      	ldr	r0, [pc, #56]	; (801384c <__multadd+0x90>)
 8013814:	21b5      	movs	r1, #181	; 0xb5
 8013816:	f000 fd67 	bl	80142e8 <__assert_func>
 801381a:	6922      	ldr	r2, [r4, #16]
 801381c:	3202      	adds	r2, #2
 801381e:	f104 010c 	add.w	r1, r4, #12
 8013822:	0092      	lsls	r2, r2, #2
 8013824:	300c      	adds	r0, #12
 8013826:	f7ff ff59 	bl	80136dc <memcpy>
 801382a:	4621      	mov	r1, r4
 801382c:	4638      	mov	r0, r7
 801382e:	f7ff ffa3 	bl	8013778 <_Bfree>
 8013832:	462c      	mov	r4, r5
 8013834:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8013838:	3601      	adds	r6, #1
 801383a:	f8c3 8014 	str.w	r8, [r3, #20]
 801383e:	6126      	str	r6, [r4, #16]
 8013840:	4620      	mov	r0, r4
 8013842:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013846:	bf00      	nop
 8013848:	08014fdf 	.word	0x08014fdf
 801384c:	08015050 	.word	0x08015050

08013850 <__hi0bits>:
 8013850:	0c03      	lsrs	r3, r0, #16
 8013852:	041b      	lsls	r3, r3, #16
 8013854:	b9d3      	cbnz	r3, 801388c <__hi0bits+0x3c>
 8013856:	0400      	lsls	r0, r0, #16
 8013858:	2310      	movs	r3, #16
 801385a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801385e:	bf04      	itt	eq
 8013860:	0200      	lsleq	r0, r0, #8
 8013862:	3308      	addeq	r3, #8
 8013864:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8013868:	bf04      	itt	eq
 801386a:	0100      	lsleq	r0, r0, #4
 801386c:	3304      	addeq	r3, #4
 801386e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8013872:	bf04      	itt	eq
 8013874:	0080      	lsleq	r0, r0, #2
 8013876:	3302      	addeq	r3, #2
 8013878:	2800      	cmp	r0, #0
 801387a:	db05      	blt.n	8013888 <__hi0bits+0x38>
 801387c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8013880:	f103 0301 	add.w	r3, r3, #1
 8013884:	bf08      	it	eq
 8013886:	2320      	moveq	r3, #32
 8013888:	4618      	mov	r0, r3
 801388a:	4770      	bx	lr
 801388c:	2300      	movs	r3, #0
 801388e:	e7e4      	b.n	801385a <__hi0bits+0xa>

08013890 <__lo0bits>:
 8013890:	6803      	ldr	r3, [r0, #0]
 8013892:	f013 0207 	ands.w	r2, r3, #7
 8013896:	4601      	mov	r1, r0
 8013898:	d00b      	beq.n	80138b2 <__lo0bits+0x22>
 801389a:	07da      	lsls	r2, r3, #31
 801389c:	d424      	bmi.n	80138e8 <__lo0bits+0x58>
 801389e:	0798      	lsls	r0, r3, #30
 80138a0:	bf49      	itett	mi
 80138a2:	085b      	lsrmi	r3, r3, #1
 80138a4:	089b      	lsrpl	r3, r3, #2
 80138a6:	2001      	movmi	r0, #1
 80138a8:	600b      	strmi	r3, [r1, #0]
 80138aa:	bf5c      	itt	pl
 80138ac:	600b      	strpl	r3, [r1, #0]
 80138ae:	2002      	movpl	r0, #2
 80138b0:	4770      	bx	lr
 80138b2:	b298      	uxth	r0, r3
 80138b4:	b9b0      	cbnz	r0, 80138e4 <__lo0bits+0x54>
 80138b6:	0c1b      	lsrs	r3, r3, #16
 80138b8:	2010      	movs	r0, #16
 80138ba:	f013 0fff 	tst.w	r3, #255	; 0xff
 80138be:	bf04      	itt	eq
 80138c0:	0a1b      	lsreq	r3, r3, #8
 80138c2:	3008      	addeq	r0, #8
 80138c4:	071a      	lsls	r2, r3, #28
 80138c6:	bf04      	itt	eq
 80138c8:	091b      	lsreq	r3, r3, #4
 80138ca:	3004      	addeq	r0, #4
 80138cc:	079a      	lsls	r2, r3, #30
 80138ce:	bf04      	itt	eq
 80138d0:	089b      	lsreq	r3, r3, #2
 80138d2:	3002      	addeq	r0, #2
 80138d4:	07da      	lsls	r2, r3, #31
 80138d6:	d403      	bmi.n	80138e0 <__lo0bits+0x50>
 80138d8:	085b      	lsrs	r3, r3, #1
 80138da:	f100 0001 	add.w	r0, r0, #1
 80138de:	d005      	beq.n	80138ec <__lo0bits+0x5c>
 80138e0:	600b      	str	r3, [r1, #0]
 80138e2:	4770      	bx	lr
 80138e4:	4610      	mov	r0, r2
 80138e6:	e7e8      	b.n	80138ba <__lo0bits+0x2a>
 80138e8:	2000      	movs	r0, #0
 80138ea:	4770      	bx	lr
 80138ec:	2020      	movs	r0, #32
 80138ee:	4770      	bx	lr

080138f0 <__i2b>:
 80138f0:	b510      	push	{r4, lr}
 80138f2:	460c      	mov	r4, r1
 80138f4:	2101      	movs	r1, #1
 80138f6:	f7ff feff 	bl	80136f8 <_Balloc>
 80138fa:	4602      	mov	r2, r0
 80138fc:	b928      	cbnz	r0, 801390a <__i2b+0x1a>
 80138fe:	4b05      	ldr	r3, [pc, #20]	; (8013914 <__i2b+0x24>)
 8013900:	4805      	ldr	r0, [pc, #20]	; (8013918 <__i2b+0x28>)
 8013902:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8013906:	f000 fcef 	bl	80142e8 <__assert_func>
 801390a:	2301      	movs	r3, #1
 801390c:	6144      	str	r4, [r0, #20]
 801390e:	6103      	str	r3, [r0, #16]
 8013910:	bd10      	pop	{r4, pc}
 8013912:	bf00      	nop
 8013914:	08014fdf 	.word	0x08014fdf
 8013918:	08015050 	.word	0x08015050

0801391c <__multiply>:
 801391c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013920:	4614      	mov	r4, r2
 8013922:	690a      	ldr	r2, [r1, #16]
 8013924:	6923      	ldr	r3, [r4, #16]
 8013926:	429a      	cmp	r2, r3
 8013928:	bfb8      	it	lt
 801392a:	460b      	movlt	r3, r1
 801392c:	460d      	mov	r5, r1
 801392e:	bfbc      	itt	lt
 8013930:	4625      	movlt	r5, r4
 8013932:	461c      	movlt	r4, r3
 8013934:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8013938:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801393c:	68ab      	ldr	r3, [r5, #8]
 801393e:	6869      	ldr	r1, [r5, #4]
 8013940:	eb0a 0709 	add.w	r7, sl, r9
 8013944:	42bb      	cmp	r3, r7
 8013946:	b085      	sub	sp, #20
 8013948:	bfb8      	it	lt
 801394a:	3101      	addlt	r1, #1
 801394c:	f7ff fed4 	bl	80136f8 <_Balloc>
 8013950:	b930      	cbnz	r0, 8013960 <__multiply+0x44>
 8013952:	4602      	mov	r2, r0
 8013954:	4b42      	ldr	r3, [pc, #264]	; (8013a60 <__multiply+0x144>)
 8013956:	4843      	ldr	r0, [pc, #268]	; (8013a64 <__multiply+0x148>)
 8013958:	f240 115d 	movw	r1, #349	; 0x15d
 801395c:	f000 fcc4 	bl	80142e8 <__assert_func>
 8013960:	f100 0614 	add.w	r6, r0, #20
 8013964:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8013968:	4633      	mov	r3, r6
 801396a:	2200      	movs	r2, #0
 801396c:	4543      	cmp	r3, r8
 801396e:	d31e      	bcc.n	80139ae <__multiply+0x92>
 8013970:	f105 0c14 	add.w	ip, r5, #20
 8013974:	f104 0314 	add.w	r3, r4, #20
 8013978:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 801397c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8013980:	9202      	str	r2, [sp, #8]
 8013982:	ebac 0205 	sub.w	r2, ip, r5
 8013986:	3a15      	subs	r2, #21
 8013988:	f022 0203 	bic.w	r2, r2, #3
 801398c:	3204      	adds	r2, #4
 801398e:	f105 0115 	add.w	r1, r5, #21
 8013992:	458c      	cmp	ip, r1
 8013994:	bf38      	it	cc
 8013996:	2204      	movcc	r2, #4
 8013998:	9201      	str	r2, [sp, #4]
 801399a:	9a02      	ldr	r2, [sp, #8]
 801399c:	9303      	str	r3, [sp, #12]
 801399e:	429a      	cmp	r2, r3
 80139a0:	d808      	bhi.n	80139b4 <__multiply+0x98>
 80139a2:	2f00      	cmp	r7, #0
 80139a4:	dc55      	bgt.n	8013a52 <__multiply+0x136>
 80139a6:	6107      	str	r7, [r0, #16]
 80139a8:	b005      	add	sp, #20
 80139aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80139ae:	f843 2b04 	str.w	r2, [r3], #4
 80139b2:	e7db      	b.n	801396c <__multiply+0x50>
 80139b4:	f8b3 a000 	ldrh.w	sl, [r3]
 80139b8:	f1ba 0f00 	cmp.w	sl, #0
 80139bc:	d020      	beq.n	8013a00 <__multiply+0xe4>
 80139be:	f105 0e14 	add.w	lr, r5, #20
 80139c2:	46b1      	mov	r9, r6
 80139c4:	2200      	movs	r2, #0
 80139c6:	f85e 4b04 	ldr.w	r4, [lr], #4
 80139ca:	f8d9 b000 	ldr.w	fp, [r9]
 80139ce:	b2a1      	uxth	r1, r4
 80139d0:	fa1f fb8b 	uxth.w	fp, fp
 80139d4:	fb0a b101 	mla	r1, sl, r1, fp
 80139d8:	4411      	add	r1, r2
 80139da:	f8d9 2000 	ldr.w	r2, [r9]
 80139de:	0c24      	lsrs	r4, r4, #16
 80139e0:	0c12      	lsrs	r2, r2, #16
 80139e2:	fb0a 2404 	mla	r4, sl, r4, r2
 80139e6:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80139ea:	b289      	uxth	r1, r1
 80139ec:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80139f0:	45f4      	cmp	ip, lr
 80139f2:	f849 1b04 	str.w	r1, [r9], #4
 80139f6:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80139fa:	d8e4      	bhi.n	80139c6 <__multiply+0xaa>
 80139fc:	9901      	ldr	r1, [sp, #4]
 80139fe:	5072      	str	r2, [r6, r1]
 8013a00:	9a03      	ldr	r2, [sp, #12]
 8013a02:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8013a06:	3304      	adds	r3, #4
 8013a08:	f1b9 0f00 	cmp.w	r9, #0
 8013a0c:	d01f      	beq.n	8013a4e <__multiply+0x132>
 8013a0e:	6834      	ldr	r4, [r6, #0]
 8013a10:	f105 0114 	add.w	r1, r5, #20
 8013a14:	46b6      	mov	lr, r6
 8013a16:	f04f 0a00 	mov.w	sl, #0
 8013a1a:	880a      	ldrh	r2, [r1, #0]
 8013a1c:	f8be b002 	ldrh.w	fp, [lr, #2]
 8013a20:	fb09 b202 	mla	r2, r9, r2, fp
 8013a24:	4492      	add	sl, r2
 8013a26:	b2a4      	uxth	r4, r4
 8013a28:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8013a2c:	f84e 4b04 	str.w	r4, [lr], #4
 8013a30:	f851 4b04 	ldr.w	r4, [r1], #4
 8013a34:	f8be 2000 	ldrh.w	r2, [lr]
 8013a38:	0c24      	lsrs	r4, r4, #16
 8013a3a:	fb09 2404 	mla	r4, r9, r4, r2
 8013a3e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8013a42:	458c      	cmp	ip, r1
 8013a44:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8013a48:	d8e7      	bhi.n	8013a1a <__multiply+0xfe>
 8013a4a:	9a01      	ldr	r2, [sp, #4]
 8013a4c:	50b4      	str	r4, [r6, r2]
 8013a4e:	3604      	adds	r6, #4
 8013a50:	e7a3      	b.n	801399a <__multiply+0x7e>
 8013a52:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8013a56:	2b00      	cmp	r3, #0
 8013a58:	d1a5      	bne.n	80139a6 <__multiply+0x8a>
 8013a5a:	3f01      	subs	r7, #1
 8013a5c:	e7a1      	b.n	80139a2 <__multiply+0x86>
 8013a5e:	bf00      	nop
 8013a60:	08014fdf 	.word	0x08014fdf
 8013a64:	08015050 	.word	0x08015050

08013a68 <__pow5mult>:
 8013a68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013a6c:	4615      	mov	r5, r2
 8013a6e:	f012 0203 	ands.w	r2, r2, #3
 8013a72:	4606      	mov	r6, r0
 8013a74:	460f      	mov	r7, r1
 8013a76:	d007      	beq.n	8013a88 <__pow5mult+0x20>
 8013a78:	4c25      	ldr	r4, [pc, #148]	; (8013b10 <__pow5mult+0xa8>)
 8013a7a:	3a01      	subs	r2, #1
 8013a7c:	2300      	movs	r3, #0
 8013a7e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013a82:	f7ff fe9b 	bl	80137bc <__multadd>
 8013a86:	4607      	mov	r7, r0
 8013a88:	10ad      	asrs	r5, r5, #2
 8013a8a:	d03d      	beq.n	8013b08 <__pow5mult+0xa0>
 8013a8c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8013a8e:	b97c      	cbnz	r4, 8013ab0 <__pow5mult+0x48>
 8013a90:	2010      	movs	r0, #16
 8013a92:	f7ff fe1b 	bl	80136cc <malloc>
 8013a96:	4602      	mov	r2, r0
 8013a98:	6270      	str	r0, [r6, #36]	; 0x24
 8013a9a:	b928      	cbnz	r0, 8013aa8 <__pow5mult+0x40>
 8013a9c:	4b1d      	ldr	r3, [pc, #116]	; (8013b14 <__pow5mult+0xac>)
 8013a9e:	481e      	ldr	r0, [pc, #120]	; (8013b18 <__pow5mult+0xb0>)
 8013aa0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8013aa4:	f000 fc20 	bl	80142e8 <__assert_func>
 8013aa8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013aac:	6004      	str	r4, [r0, #0]
 8013aae:	60c4      	str	r4, [r0, #12]
 8013ab0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8013ab4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013ab8:	b94c      	cbnz	r4, 8013ace <__pow5mult+0x66>
 8013aba:	f240 2171 	movw	r1, #625	; 0x271
 8013abe:	4630      	mov	r0, r6
 8013ac0:	f7ff ff16 	bl	80138f0 <__i2b>
 8013ac4:	2300      	movs	r3, #0
 8013ac6:	f8c8 0008 	str.w	r0, [r8, #8]
 8013aca:	4604      	mov	r4, r0
 8013acc:	6003      	str	r3, [r0, #0]
 8013ace:	f04f 0900 	mov.w	r9, #0
 8013ad2:	07eb      	lsls	r3, r5, #31
 8013ad4:	d50a      	bpl.n	8013aec <__pow5mult+0x84>
 8013ad6:	4639      	mov	r1, r7
 8013ad8:	4622      	mov	r2, r4
 8013ada:	4630      	mov	r0, r6
 8013adc:	f7ff ff1e 	bl	801391c <__multiply>
 8013ae0:	4639      	mov	r1, r7
 8013ae2:	4680      	mov	r8, r0
 8013ae4:	4630      	mov	r0, r6
 8013ae6:	f7ff fe47 	bl	8013778 <_Bfree>
 8013aea:	4647      	mov	r7, r8
 8013aec:	106d      	asrs	r5, r5, #1
 8013aee:	d00b      	beq.n	8013b08 <__pow5mult+0xa0>
 8013af0:	6820      	ldr	r0, [r4, #0]
 8013af2:	b938      	cbnz	r0, 8013b04 <__pow5mult+0x9c>
 8013af4:	4622      	mov	r2, r4
 8013af6:	4621      	mov	r1, r4
 8013af8:	4630      	mov	r0, r6
 8013afa:	f7ff ff0f 	bl	801391c <__multiply>
 8013afe:	6020      	str	r0, [r4, #0]
 8013b00:	f8c0 9000 	str.w	r9, [r0]
 8013b04:	4604      	mov	r4, r0
 8013b06:	e7e4      	b.n	8013ad2 <__pow5mult+0x6a>
 8013b08:	4638      	mov	r0, r7
 8013b0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013b0e:	bf00      	nop
 8013b10:	080151a0 	.word	0x080151a0
 8013b14:	08014f69 	.word	0x08014f69
 8013b18:	08015050 	.word	0x08015050

08013b1c <__lshift>:
 8013b1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013b20:	460c      	mov	r4, r1
 8013b22:	6849      	ldr	r1, [r1, #4]
 8013b24:	6923      	ldr	r3, [r4, #16]
 8013b26:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8013b2a:	68a3      	ldr	r3, [r4, #8]
 8013b2c:	4607      	mov	r7, r0
 8013b2e:	4691      	mov	r9, r2
 8013b30:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013b34:	f108 0601 	add.w	r6, r8, #1
 8013b38:	42b3      	cmp	r3, r6
 8013b3a:	db0b      	blt.n	8013b54 <__lshift+0x38>
 8013b3c:	4638      	mov	r0, r7
 8013b3e:	f7ff fddb 	bl	80136f8 <_Balloc>
 8013b42:	4605      	mov	r5, r0
 8013b44:	b948      	cbnz	r0, 8013b5a <__lshift+0x3e>
 8013b46:	4602      	mov	r2, r0
 8013b48:	4b28      	ldr	r3, [pc, #160]	; (8013bec <__lshift+0xd0>)
 8013b4a:	4829      	ldr	r0, [pc, #164]	; (8013bf0 <__lshift+0xd4>)
 8013b4c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8013b50:	f000 fbca 	bl	80142e8 <__assert_func>
 8013b54:	3101      	adds	r1, #1
 8013b56:	005b      	lsls	r3, r3, #1
 8013b58:	e7ee      	b.n	8013b38 <__lshift+0x1c>
 8013b5a:	2300      	movs	r3, #0
 8013b5c:	f100 0114 	add.w	r1, r0, #20
 8013b60:	f100 0210 	add.w	r2, r0, #16
 8013b64:	4618      	mov	r0, r3
 8013b66:	4553      	cmp	r3, sl
 8013b68:	db33      	blt.n	8013bd2 <__lshift+0xb6>
 8013b6a:	6920      	ldr	r0, [r4, #16]
 8013b6c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013b70:	f104 0314 	add.w	r3, r4, #20
 8013b74:	f019 091f 	ands.w	r9, r9, #31
 8013b78:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013b7c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8013b80:	d02b      	beq.n	8013bda <__lshift+0xbe>
 8013b82:	f1c9 0e20 	rsb	lr, r9, #32
 8013b86:	468a      	mov	sl, r1
 8013b88:	2200      	movs	r2, #0
 8013b8a:	6818      	ldr	r0, [r3, #0]
 8013b8c:	fa00 f009 	lsl.w	r0, r0, r9
 8013b90:	4302      	orrs	r2, r0
 8013b92:	f84a 2b04 	str.w	r2, [sl], #4
 8013b96:	f853 2b04 	ldr.w	r2, [r3], #4
 8013b9a:	459c      	cmp	ip, r3
 8013b9c:	fa22 f20e 	lsr.w	r2, r2, lr
 8013ba0:	d8f3      	bhi.n	8013b8a <__lshift+0x6e>
 8013ba2:	ebac 0304 	sub.w	r3, ip, r4
 8013ba6:	3b15      	subs	r3, #21
 8013ba8:	f023 0303 	bic.w	r3, r3, #3
 8013bac:	3304      	adds	r3, #4
 8013bae:	f104 0015 	add.w	r0, r4, #21
 8013bb2:	4584      	cmp	ip, r0
 8013bb4:	bf38      	it	cc
 8013bb6:	2304      	movcc	r3, #4
 8013bb8:	50ca      	str	r2, [r1, r3]
 8013bba:	b10a      	cbz	r2, 8013bc0 <__lshift+0xa4>
 8013bbc:	f108 0602 	add.w	r6, r8, #2
 8013bc0:	3e01      	subs	r6, #1
 8013bc2:	4638      	mov	r0, r7
 8013bc4:	612e      	str	r6, [r5, #16]
 8013bc6:	4621      	mov	r1, r4
 8013bc8:	f7ff fdd6 	bl	8013778 <_Bfree>
 8013bcc:	4628      	mov	r0, r5
 8013bce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013bd2:	f842 0f04 	str.w	r0, [r2, #4]!
 8013bd6:	3301      	adds	r3, #1
 8013bd8:	e7c5      	b.n	8013b66 <__lshift+0x4a>
 8013bda:	3904      	subs	r1, #4
 8013bdc:	f853 2b04 	ldr.w	r2, [r3], #4
 8013be0:	f841 2f04 	str.w	r2, [r1, #4]!
 8013be4:	459c      	cmp	ip, r3
 8013be6:	d8f9      	bhi.n	8013bdc <__lshift+0xc0>
 8013be8:	e7ea      	b.n	8013bc0 <__lshift+0xa4>
 8013bea:	bf00      	nop
 8013bec:	08014fdf 	.word	0x08014fdf
 8013bf0:	08015050 	.word	0x08015050

08013bf4 <__mcmp>:
 8013bf4:	b530      	push	{r4, r5, lr}
 8013bf6:	6902      	ldr	r2, [r0, #16]
 8013bf8:	690c      	ldr	r4, [r1, #16]
 8013bfa:	1b12      	subs	r2, r2, r4
 8013bfc:	d10e      	bne.n	8013c1c <__mcmp+0x28>
 8013bfe:	f100 0314 	add.w	r3, r0, #20
 8013c02:	3114      	adds	r1, #20
 8013c04:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8013c08:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8013c0c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8013c10:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8013c14:	42a5      	cmp	r5, r4
 8013c16:	d003      	beq.n	8013c20 <__mcmp+0x2c>
 8013c18:	d305      	bcc.n	8013c26 <__mcmp+0x32>
 8013c1a:	2201      	movs	r2, #1
 8013c1c:	4610      	mov	r0, r2
 8013c1e:	bd30      	pop	{r4, r5, pc}
 8013c20:	4283      	cmp	r3, r0
 8013c22:	d3f3      	bcc.n	8013c0c <__mcmp+0x18>
 8013c24:	e7fa      	b.n	8013c1c <__mcmp+0x28>
 8013c26:	f04f 32ff 	mov.w	r2, #4294967295
 8013c2a:	e7f7      	b.n	8013c1c <__mcmp+0x28>

08013c2c <__mdiff>:
 8013c2c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013c30:	460c      	mov	r4, r1
 8013c32:	4606      	mov	r6, r0
 8013c34:	4611      	mov	r1, r2
 8013c36:	4620      	mov	r0, r4
 8013c38:	4617      	mov	r7, r2
 8013c3a:	f7ff ffdb 	bl	8013bf4 <__mcmp>
 8013c3e:	1e05      	subs	r5, r0, #0
 8013c40:	d110      	bne.n	8013c64 <__mdiff+0x38>
 8013c42:	4629      	mov	r1, r5
 8013c44:	4630      	mov	r0, r6
 8013c46:	f7ff fd57 	bl	80136f8 <_Balloc>
 8013c4a:	b930      	cbnz	r0, 8013c5a <__mdiff+0x2e>
 8013c4c:	4b39      	ldr	r3, [pc, #228]	; (8013d34 <__mdiff+0x108>)
 8013c4e:	4602      	mov	r2, r0
 8013c50:	f240 2132 	movw	r1, #562	; 0x232
 8013c54:	4838      	ldr	r0, [pc, #224]	; (8013d38 <__mdiff+0x10c>)
 8013c56:	f000 fb47 	bl	80142e8 <__assert_func>
 8013c5a:	2301      	movs	r3, #1
 8013c5c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8013c60:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c64:	bfa4      	itt	ge
 8013c66:	463b      	movge	r3, r7
 8013c68:	4627      	movge	r7, r4
 8013c6a:	4630      	mov	r0, r6
 8013c6c:	6879      	ldr	r1, [r7, #4]
 8013c6e:	bfa6      	itte	ge
 8013c70:	461c      	movge	r4, r3
 8013c72:	2500      	movge	r5, #0
 8013c74:	2501      	movlt	r5, #1
 8013c76:	f7ff fd3f 	bl	80136f8 <_Balloc>
 8013c7a:	b920      	cbnz	r0, 8013c86 <__mdiff+0x5a>
 8013c7c:	4b2d      	ldr	r3, [pc, #180]	; (8013d34 <__mdiff+0x108>)
 8013c7e:	4602      	mov	r2, r0
 8013c80:	f44f 7110 	mov.w	r1, #576	; 0x240
 8013c84:	e7e6      	b.n	8013c54 <__mdiff+0x28>
 8013c86:	693e      	ldr	r6, [r7, #16]
 8013c88:	60c5      	str	r5, [r0, #12]
 8013c8a:	6925      	ldr	r5, [r4, #16]
 8013c8c:	f107 0114 	add.w	r1, r7, #20
 8013c90:	f104 0914 	add.w	r9, r4, #20
 8013c94:	f100 0e14 	add.w	lr, r0, #20
 8013c98:	f107 0210 	add.w	r2, r7, #16
 8013c9c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8013ca0:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8013ca4:	46f2      	mov	sl, lr
 8013ca6:	2700      	movs	r7, #0
 8013ca8:	f859 3b04 	ldr.w	r3, [r9], #4
 8013cac:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8013cb0:	fa1f f883 	uxth.w	r8, r3
 8013cb4:	fa17 f78b 	uxtah	r7, r7, fp
 8013cb8:	0c1b      	lsrs	r3, r3, #16
 8013cba:	eba7 0808 	sub.w	r8, r7, r8
 8013cbe:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8013cc2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8013cc6:	fa1f f888 	uxth.w	r8, r8
 8013cca:	141f      	asrs	r7, r3, #16
 8013ccc:	454d      	cmp	r5, r9
 8013cce:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8013cd2:	f84a 3b04 	str.w	r3, [sl], #4
 8013cd6:	d8e7      	bhi.n	8013ca8 <__mdiff+0x7c>
 8013cd8:	1b2b      	subs	r3, r5, r4
 8013cda:	3b15      	subs	r3, #21
 8013cdc:	f023 0303 	bic.w	r3, r3, #3
 8013ce0:	3304      	adds	r3, #4
 8013ce2:	3415      	adds	r4, #21
 8013ce4:	42a5      	cmp	r5, r4
 8013ce6:	bf38      	it	cc
 8013ce8:	2304      	movcc	r3, #4
 8013cea:	4419      	add	r1, r3
 8013cec:	4473      	add	r3, lr
 8013cee:	469e      	mov	lr, r3
 8013cf0:	460d      	mov	r5, r1
 8013cf2:	4565      	cmp	r5, ip
 8013cf4:	d30e      	bcc.n	8013d14 <__mdiff+0xe8>
 8013cf6:	f10c 0203 	add.w	r2, ip, #3
 8013cfa:	1a52      	subs	r2, r2, r1
 8013cfc:	f022 0203 	bic.w	r2, r2, #3
 8013d00:	3903      	subs	r1, #3
 8013d02:	458c      	cmp	ip, r1
 8013d04:	bf38      	it	cc
 8013d06:	2200      	movcc	r2, #0
 8013d08:	441a      	add	r2, r3
 8013d0a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8013d0e:	b17b      	cbz	r3, 8013d30 <__mdiff+0x104>
 8013d10:	6106      	str	r6, [r0, #16]
 8013d12:	e7a5      	b.n	8013c60 <__mdiff+0x34>
 8013d14:	f855 8b04 	ldr.w	r8, [r5], #4
 8013d18:	fa17 f488 	uxtah	r4, r7, r8
 8013d1c:	1422      	asrs	r2, r4, #16
 8013d1e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8013d22:	b2a4      	uxth	r4, r4
 8013d24:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8013d28:	f84e 4b04 	str.w	r4, [lr], #4
 8013d2c:	1417      	asrs	r7, r2, #16
 8013d2e:	e7e0      	b.n	8013cf2 <__mdiff+0xc6>
 8013d30:	3e01      	subs	r6, #1
 8013d32:	e7ea      	b.n	8013d0a <__mdiff+0xde>
 8013d34:	08014fdf 	.word	0x08014fdf
 8013d38:	08015050 	.word	0x08015050

08013d3c <__d2b>:
 8013d3c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8013d40:	4689      	mov	r9, r1
 8013d42:	2101      	movs	r1, #1
 8013d44:	ec57 6b10 	vmov	r6, r7, d0
 8013d48:	4690      	mov	r8, r2
 8013d4a:	f7ff fcd5 	bl	80136f8 <_Balloc>
 8013d4e:	4604      	mov	r4, r0
 8013d50:	b930      	cbnz	r0, 8013d60 <__d2b+0x24>
 8013d52:	4602      	mov	r2, r0
 8013d54:	4b25      	ldr	r3, [pc, #148]	; (8013dec <__d2b+0xb0>)
 8013d56:	4826      	ldr	r0, [pc, #152]	; (8013df0 <__d2b+0xb4>)
 8013d58:	f240 310a 	movw	r1, #778	; 0x30a
 8013d5c:	f000 fac4 	bl	80142e8 <__assert_func>
 8013d60:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8013d64:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8013d68:	bb35      	cbnz	r5, 8013db8 <__d2b+0x7c>
 8013d6a:	2e00      	cmp	r6, #0
 8013d6c:	9301      	str	r3, [sp, #4]
 8013d6e:	d028      	beq.n	8013dc2 <__d2b+0x86>
 8013d70:	4668      	mov	r0, sp
 8013d72:	9600      	str	r6, [sp, #0]
 8013d74:	f7ff fd8c 	bl	8013890 <__lo0bits>
 8013d78:	9900      	ldr	r1, [sp, #0]
 8013d7a:	b300      	cbz	r0, 8013dbe <__d2b+0x82>
 8013d7c:	9a01      	ldr	r2, [sp, #4]
 8013d7e:	f1c0 0320 	rsb	r3, r0, #32
 8013d82:	fa02 f303 	lsl.w	r3, r2, r3
 8013d86:	430b      	orrs	r3, r1
 8013d88:	40c2      	lsrs	r2, r0
 8013d8a:	6163      	str	r3, [r4, #20]
 8013d8c:	9201      	str	r2, [sp, #4]
 8013d8e:	9b01      	ldr	r3, [sp, #4]
 8013d90:	61a3      	str	r3, [r4, #24]
 8013d92:	2b00      	cmp	r3, #0
 8013d94:	bf14      	ite	ne
 8013d96:	2202      	movne	r2, #2
 8013d98:	2201      	moveq	r2, #1
 8013d9a:	6122      	str	r2, [r4, #16]
 8013d9c:	b1d5      	cbz	r5, 8013dd4 <__d2b+0x98>
 8013d9e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8013da2:	4405      	add	r5, r0
 8013da4:	f8c9 5000 	str.w	r5, [r9]
 8013da8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8013dac:	f8c8 0000 	str.w	r0, [r8]
 8013db0:	4620      	mov	r0, r4
 8013db2:	b003      	add	sp, #12
 8013db4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013db8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8013dbc:	e7d5      	b.n	8013d6a <__d2b+0x2e>
 8013dbe:	6161      	str	r1, [r4, #20]
 8013dc0:	e7e5      	b.n	8013d8e <__d2b+0x52>
 8013dc2:	a801      	add	r0, sp, #4
 8013dc4:	f7ff fd64 	bl	8013890 <__lo0bits>
 8013dc8:	9b01      	ldr	r3, [sp, #4]
 8013dca:	6163      	str	r3, [r4, #20]
 8013dcc:	2201      	movs	r2, #1
 8013dce:	6122      	str	r2, [r4, #16]
 8013dd0:	3020      	adds	r0, #32
 8013dd2:	e7e3      	b.n	8013d9c <__d2b+0x60>
 8013dd4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8013dd8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8013ddc:	f8c9 0000 	str.w	r0, [r9]
 8013de0:	6918      	ldr	r0, [r3, #16]
 8013de2:	f7ff fd35 	bl	8013850 <__hi0bits>
 8013de6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8013dea:	e7df      	b.n	8013dac <__d2b+0x70>
 8013dec:	08014fdf 	.word	0x08014fdf
 8013df0:	08015050 	.word	0x08015050

08013df4 <_calloc_r>:
 8013df4:	b513      	push	{r0, r1, r4, lr}
 8013df6:	434a      	muls	r2, r1
 8013df8:	4611      	mov	r1, r2
 8013dfa:	9201      	str	r2, [sp, #4]
 8013dfc:	f000 f85a 	bl	8013eb4 <_malloc_r>
 8013e00:	4604      	mov	r4, r0
 8013e02:	b118      	cbz	r0, 8013e0c <_calloc_r+0x18>
 8013e04:	9a01      	ldr	r2, [sp, #4]
 8013e06:	2100      	movs	r1, #0
 8013e08:	f7fd fe94 	bl	8011b34 <memset>
 8013e0c:	4620      	mov	r0, r4
 8013e0e:	b002      	add	sp, #8
 8013e10:	bd10      	pop	{r4, pc}
	...

08013e14 <_free_r>:
 8013e14:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8013e16:	2900      	cmp	r1, #0
 8013e18:	d048      	beq.n	8013eac <_free_r+0x98>
 8013e1a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013e1e:	9001      	str	r0, [sp, #4]
 8013e20:	2b00      	cmp	r3, #0
 8013e22:	f1a1 0404 	sub.w	r4, r1, #4
 8013e26:	bfb8      	it	lt
 8013e28:	18e4      	addlt	r4, r4, r3
 8013e2a:	f000 fae3 	bl	80143f4 <__malloc_lock>
 8013e2e:	4a20      	ldr	r2, [pc, #128]	; (8013eb0 <_free_r+0x9c>)
 8013e30:	9801      	ldr	r0, [sp, #4]
 8013e32:	6813      	ldr	r3, [r2, #0]
 8013e34:	4615      	mov	r5, r2
 8013e36:	b933      	cbnz	r3, 8013e46 <_free_r+0x32>
 8013e38:	6063      	str	r3, [r4, #4]
 8013e3a:	6014      	str	r4, [r2, #0]
 8013e3c:	b003      	add	sp, #12
 8013e3e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013e42:	f000 badd 	b.w	8014400 <__malloc_unlock>
 8013e46:	42a3      	cmp	r3, r4
 8013e48:	d90b      	bls.n	8013e62 <_free_r+0x4e>
 8013e4a:	6821      	ldr	r1, [r4, #0]
 8013e4c:	1862      	adds	r2, r4, r1
 8013e4e:	4293      	cmp	r3, r2
 8013e50:	bf04      	itt	eq
 8013e52:	681a      	ldreq	r2, [r3, #0]
 8013e54:	685b      	ldreq	r3, [r3, #4]
 8013e56:	6063      	str	r3, [r4, #4]
 8013e58:	bf04      	itt	eq
 8013e5a:	1852      	addeq	r2, r2, r1
 8013e5c:	6022      	streq	r2, [r4, #0]
 8013e5e:	602c      	str	r4, [r5, #0]
 8013e60:	e7ec      	b.n	8013e3c <_free_r+0x28>
 8013e62:	461a      	mov	r2, r3
 8013e64:	685b      	ldr	r3, [r3, #4]
 8013e66:	b10b      	cbz	r3, 8013e6c <_free_r+0x58>
 8013e68:	42a3      	cmp	r3, r4
 8013e6a:	d9fa      	bls.n	8013e62 <_free_r+0x4e>
 8013e6c:	6811      	ldr	r1, [r2, #0]
 8013e6e:	1855      	adds	r5, r2, r1
 8013e70:	42a5      	cmp	r5, r4
 8013e72:	d10b      	bne.n	8013e8c <_free_r+0x78>
 8013e74:	6824      	ldr	r4, [r4, #0]
 8013e76:	4421      	add	r1, r4
 8013e78:	1854      	adds	r4, r2, r1
 8013e7a:	42a3      	cmp	r3, r4
 8013e7c:	6011      	str	r1, [r2, #0]
 8013e7e:	d1dd      	bne.n	8013e3c <_free_r+0x28>
 8013e80:	681c      	ldr	r4, [r3, #0]
 8013e82:	685b      	ldr	r3, [r3, #4]
 8013e84:	6053      	str	r3, [r2, #4]
 8013e86:	4421      	add	r1, r4
 8013e88:	6011      	str	r1, [r2, #0]
 8013e8a:	e7d7      	b.n	8013e3c <_free_r+0x28>
 8013e8c:	d902      	bls.n	8013e94 <_free_r+0x80>
 8013e8e:	230c      	movs	r3, #12
 8013e90:	6003      	str	r3, [r0, #0]
 8013e92:	e7d3      	b.n	8013e3c <_free_r+0x28>
 8013e94:	6825      	ldr	r5, [r4, #0]
 8013e96:	1961      	adds	r1, r4, r5
 8013e98:	428b      	cmp	r3, r1
 8013e9a:	bf04      	itt	eq
 8013e9c:	6819      	ldreq	r1, [r3, #0]
 8013e9e:	685b      	ldreq	r3, [r3, #4]
 8013ea0:	6063      	str	r3, [r4, #4]
 8013ea2:	bf04      	itt	eq
 8013ea4:	1949      	addeq	r1, r1, r5
 8013ea6:	6021      	streq	r1, [r4, #0]
 8013ea8:	6054      	str	r4, [r2, #4]
 8013eaa:	e7c7      	b.n	8013e3c <_free_r+0x28>
 8013eac:	b003      	add	sp, #12
 8013eae:	bd30      	pop	{r4, r5, pc}
 8013eb0:	24000254 	.word	0x24000254

08013eb4 <_malloc_r>:
 8013eb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013eb6:	1ccd      	adds	r5, r1, #3
 8013eb8:	f025 0503 	bic.w	r5, r5, #3
 8013ebc:	3508      	adds	r5, #8
 8013ebe:	2d0c      	cmp	r5, #12
 8013ec0:	bf38      	it	cc
 8013ec2:	250c      	movcc	r5, #12
 8013ec4:	2d00      	cmp	r5, #0
 8013ec6:	4606      	mov	r6, r0
 8013ec8:	db01      	blt.n	8013ece <_malloc_r+0x1a>
 8013eca:	42a9      	cmp	r1, r5
 8013ecc:	d903      	bls.n	8013ed6 <_malloc_r+0x22>
 8013ece:	230c      	movs	r3, #12
 8013ed0:	6033      	str	r3, [r6, #0]
 8013ed2:	2000      	movs	r0, #0
 8013ed4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013ed6:	f000 fa8d 	bl	80143f4 <__malloc_lock>
 8013eda:	4921      	ldr	r1, [pc, #132]	; (8013f60 <_malloc_r+0xac>)
 8013edc:	680a      	ldr	r2, [r1, #0]
 8013ede:	4614      	mov	r4, r2
 8013ee0:	b99c      	cbnz	r4, 8013f0a <_malloc_r+0x56>
 8013ee2:	4f20      	ldr	r7, [pc, #128]	; (8013f64 <_malloc_r+0xb0>)
 8013ee4:	683b      	ldr	r3, [r7, #0]
 8013ee6:	b923      	cbnz	r3, 8013ef2 <_malloc_r+0x3e>
 8013ee8:	4621      	mov	r1, r4
 8013eea:	4630      	mov	r0, r6
 8013eec:	f000 f996 	bl	801421c <_sbrk_r>
 8013ef0:	6038      	str	r0, [r7, #0]
 8013ef2:	4629      	mov	r1, r5
 8013ef4:	4630      	mov	r0, r6
 8013ef6:	f000 f991 	bl	801421c <_sbrk_r>
 8013efa:	1c43      	adds	r3, r0, #1
 8013efc:	d123      	bne.n	8013f46 <_malloc_r+0x92>
 8013efe:	230c      	movs	r3, #12
 8013f00:	6033      	str	r3, [r6, #0]
 8013f02:	4630      	mov	r0, r6
 8013f04:	f000 fa7c 	bl	8014400 <__malloc_unlock>
 8013f08:	e7e3      	b.n	8013ed2 <_malloc_r+0x1e>
 8013f0a:	6823      	ldr	r3, [r4, #0]
 8013f0c:	1b5b      	subs	r3, r3, r5
 8013f0e:	d417      	bmi.n	8013f40 <_malloc_r+0x8c>
 8013f10:	2b0b      	cmp	r3, #11
 8013f12:	d903      	bls.n	8013f1c <_malloc_r+0x68>
 8013f14:	6023      	str	r3, [r4, #0]
 8013f16:	441c      	add	r4, r3
 8013f18:	6025      	str	r5, [r4, #0]
 8013f1a:	e004      	b.n	8013f26 <_malloc_r+0x72>
 8013f1c:	6863      	ldr	r3, [r4, #4]
 8013f1e:	42a2      	cmp	r2, r4
 8013f20:	bf0c      	ite	eq
 8013f22:	600b      	streq	r3, [r1, #0]
 8013f24:	6053      	strne	r3, [r2, #4]
 8013f26:	4630      	mov	r0, r6
 8013f28:	f000 fa6a 	bl	8014400 <__malloc_unlock>
 8013f2c:	f104 000b 	add.w	r0, r4, #11
 8013f30:	1d23      	adds	r3, r4, #4
 8013f32:	f020 0007 	bic.w	r0, r0, #7
 8013f36:	1ac2      	subs	r2, r0, r3
 8013f38:	d0cc      	beq.n	8013ed4 <_malloc_r+0x20>
 8013f3a:	1a1b      	subs	r3, r3, r0
 8013f3c:	50a3      	str	r3, [r4, r2]
 8013f3e:	e7c9      	b.n	8013ed4 <_malloc_r+0x20>
 8013f40:	4622      	mov	r2, r4
 8013f42:	6864      	ldr	r4, [r4, #4]
 8013f44:	e7cc      	b.n	8013ee0 <_malloc_r+0x2c>
 8013f46:	1cc4      	adds	r4, r0, #3
 8013f48:	f024 0403 	bic.w	r4, r4, #3
 8013f4c:	42a0      	cmp	r0, r4
 8013f4e:	d0e3      	beq.n	8013f18 <_malloc_r+0x64>
 8013f50:	1a21      	subs	r1, r4, r0
 8013f52:	4630      	mov	r0, r6
 8013f54:	f000 f962 	bl	801421c <_sbrk_r>
 8013f58:	3001      	adds	r0, #1
 8013f5a:	d1dd      	bne.n	8013f18 <_malloc_r+0x64>
 8013f5c:	e7cf      	b.n	8013efe <_malloc_r+0x4a>
 8013f5e:	bf00      	nop
 8013f60:	24000254 	.word	0x24000254
 8013f64:	24000258 	.word	0x24000258

08013f68 <__sfputc_r>:
 8013f68:	6893      	ldr	r3, [r2, #8]
 8013f6a:	3b01      	subs	r3, #1
 8013f6c:	2b00      	cmp	r3, #0
 8013f6e:	b410      	push	{r4}
 8013f70:	6093      	str	r3, [r2, #8]
 8013f72:	da08      	bge.n	8013f86 <__sfputc_r+0x1e>
 8013f74:	6994      	ldr	r4, [r2, #24]
 8013f76:	42a3      	cmp	r3, r4
 8013f78:	db01      	blt.n	8013f7e <__sfputc_r+0x16>
 8013f7a:	290a      	cmp	r1, #10
 8013f7c:	d103      	bne.n	8013f86 <__sfputc_r+0x1e>
 8013f7e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013f82:	f7fe bab1 	b.w	80124e8 <__swbuf_r>
 8013f86:	6813      	ldr	r3, [r2, #0]
 8013f88:	1c58      	adds	r0, r3, #1
 8013f8a:	6010      	str	r0, [r2, #0]
 8013f8c:	7019      	strb	r1, [r3, #0]
 8013f8e:	4608      	mov	r0, r1
 8013f90:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013f94:	4770      	bx	lr

08013f96 <__sfputs_r>:
 8013f96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013f98:	4606      	mov	r6, r0
 8013f9a:	460f      	mov	r7, r1
 8013f9c:	4614      	mov	r4, r2
 8013f9e:	18d5      	adds	r5, r2, r3
 8013fa0:	42ac      	cmp	r4, r5
 8013fa2:	d101      	bne.n	8013fa8 <__sfputs_r+0x12>
 8013fa4:	2000      	movs	r0, #0
 8013fa6:	e007      	b.n	8013fb8 <__sfputs_r+0x22>
 8013fa8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013fac:	463a      	mov	r2, r7
 8013fae:	4630      	mov	r0, r6
 8013fb0:	f7ff ffda 	bl	8013f68 <__sfputc_r>
 8013fb4:	1c43      	adds	r3, r0, #1
 8013fb6:	d1f3      	bne.n	8013fa0 <__sfputs_r+0xa>
 8013fb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08013fbc <_vfiprintf_r>:
 8013fbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013fc0:	460d      	mov	r5, r1
 8013fc2:	b09d      	sub	sp, #116	; 0x74
 8013fc4:	4614      	mov	r4, r2
 8013fc6:	4698      	mov	r8, r3
 8013fc8:	4606      	mov	r6, r0
 8013fca:	b118      	cbz	r0, 8013fd4 <_vfiprintf_r+0x18>
 8013fcc:	6983      	ldr	r3, [r0, #24]
 8013fce:	b90b      	cbnz	r3, 8013fd4 <_vfiprintf_r+0x18>
 8013fd0:	f7ff fa72 	bl	80134b8 <__sinit>
 8013fd4:	4b89      	ldr	r3, [pc, #548]	; (80141fc <_vfiprintf_r+0x240>)
 8013fd6:	429d      	cmp	r5, r3
 8013fd8:	d11b      	bne.n	8014012 <_vfiprintf_r+0x56>
 8013fda:	6875      	ldr	r5, [r6, #4]
 8013fdc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013fde:	07d9      	lsls	r1, r3, #31
 8013fe0:	d405      	bmi.n	8013fee <_vfiprintf_r+0x32>
 8013fe2:	89ab      	ldrh	r3, [r5, #12]
 8013fe4:	059a      	lsls	r2, r3, #22
 8013fe6:	d402      	bmi.n	8013fee <_vfiprintf_r+0x32>
 8013fe8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013fea:	f7ff fb08 	bl	80135fe <__retarget_lock_acquire_recursive>
 8013fee:	89ab      	ldrh	r3, [r5, #12]
 8013ff0:	071b      	lsls	r3, r3, #28
 8013ff2:	d501      	bpl.n	8013ff8 <_vfiprintf_r+0x3c>
 8013ff4:	692b      	ldr	r3, [r5, #16]
 8013ff6:	b9eb      	cbnz	r3, 8014034 <_vfiprintf_r+0x78>
 8013ff8:	4629      	mov	r1, r5
 8013ffa:	4630      	mov	r0, r6
 8013ffc:	f7fe fac6 	bl	801258c <__swsetup_r>
 8014000:	b1c0      	cbz	r0, 8014034 <_vfiprintf_r+0x78>
 8014002:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8014004:	07dc      	lsls	r4, r3, #31
 8014006:	d50e      	bpl.n	8014026 <_vfiprintf_r+0x6a>
 8014008:	f04f 30ff 	mov.w	r0, #4294967295
 801400c:	b01d      	add	sp, #116	; 0x74
 801400e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014012:	4b7b      	ldr	r3, [pc, #492]	; (8014200 <_vfiprintf_r+0x244>)
 8014014:	429d      	cmp	r5, r3
 8014016:	d101      	bne.n	801401c <_vfiprintf_r+0x60>
 8014018:	68b5      	ldr	r5, [r6, #8]
 801401a:	e7df      	b.n	8013fdc <_vfiprintf_r+0x20>
 801401c:	4b79      	ldr	r3, [pc, #484]	; (8014204 <_vfiprintf_r+0x248>)
 801401e:	429d      	cmp	r5, r3
 8014020:	bf08      	it	eq
 8014022:	68f5      	ldreq	r5, [r6, #12]
 8014024:	e7da      	b.n	8013fdc <_vfiprintf_r+0x20>
 8014026:	89ab      	ldrh	r3, [r5, #12]
 8014028:	0598      	lsls	r0, r3, #22
 801402a:	d4ed      	bmi.n	8014008 <_vfiprintf_r+0x4c>
 801402c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801402e:	f7ff fae7 	bl	8013600 <__retarget_lock_release_recursive>
 8014032:	e7e9      	b.n	8014008 <_vfiprintf_r+0x4c>
 8014034:	2300      	movs	r3, #0
 8014036:	9309      	str	r3, [sp, #36]	; 0x24
 8014038:	2320      	movs	r3, #32
 801403a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801403e:	f8cd 800c 	str.w	r8, [sp, #12]
 8014042:	2330      	movs	r3, #48	; 0x30
 8014044:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8014208 <_vfiprintf_r+0x24c>
 8014048:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801404c:	f04f 0901 	mov.w	r9, #1
 8014050:	4623      	mov	r3, r4
 8014052:	469a      	mov	sl, r3
 8014054:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014058:	b10a      	cbz	r2, 801405e <_vfiprintf_r+0xa2>
 801405a:	2a25      	cmp	r2, #37	; 0x25
 801405c:	d1f9      	bne.n	8014052 <_vfiprintf_r+0x96>
 801405e:	ebba 0b04 	subs.w	fp, sl, r4
 8014062:	d00b      	beq.n	801407c <_vfiprintf_r+0xc0>
 8014064:	465b      	mov	r3, fp
 8014066:	4622      	mov	r2, r4
 8014068:	4629      	mov	r1, r5
 801406a:	4630      	mov	r0, r6
 801406c:	f7ff ff93 	bl	8013f96 <__sfputs_r>
 8014070:	3001      	adds	r0, #1
 8014072:	f000 80aa 	beq.w	80141ca <_vfiprintf_r+0x20e>
 8014076:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014078:	445a      	add	r2, fp
 801407a:	9209      	str	r2, [sp, #36]	; 0x24
 801407c:	f89a 3000 	ldrb.w	r3, [sl]
 8014080:	2b00      	cmp	r3, #0
 8014082:	f000 80a2 	beq.w	80141ca <_vfiprintf_r+0x20e>
 8014086:	2300      	movs	r3, #0
 8014088:	f04f 32ff 	mov.w	r2, #4294967295
 801408c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014090:	f10a 0a01 	add.w	sl, sl, #1
 8014094:	9304      	str	r3, [sp, #16]
 8014096:	9307      	str	r3, [sp, #28]
 8014098:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801409c:	931a      	str	r3, [sp, #104]	; 0x68
 801409e:	4654      	mov	r4, sl
 80140a0:	2205      	movs	r2, #5
 80140a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80140a6:	4858      	ldr	r0, [pc, #352]	; (8014208 <_vfiprintf_r+0x24c>)
 80140a8:	f7ec f922 	bl	80002f0 <memchr>
 80140ac:	9a04      	ldr	r2, [sp, #16]
 80140ae:	b9d8      	cbnz	r0, 80140e8 <_vfiprintf_r+0x12c>
 80140b0:	06d1      	lsls	r1, r2, #27
 80140b2:	bf44      	itt	mi
 80140b4:	2320      	movmi	r3, #32
 80140b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80140ba:	0713      	lsls	r3, r2, #28
 80140bc:	bf44      	itt	mi
 80140be:	232b      	movmi	r3, #43	; 0x2b
 80140c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80140c4:	f89a 3000 	ldrb.w	r3, [sl]
 80140c8:	2b2a      	cmp	r3, #42	; 0x2a
 80140ca:	d015      	beq.n	80140f8 <_vfiprintf_r+0x13c>
 80140cc:	9a07      	ldr	r2, [sp, #28]
 80140ce:	4654      	mov	r4, sl
 80140d0:	2000      	movs	r0, #0
 80140d2:	f04f 0c0a 	mov.w	ip, #10
 80140d6:	4621      	mov	r1, r4
 80140d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80140dc:	3b30      	subs	r3, #48	; 0x30
 80140de:	2b09      	cmp	r3, #9
 80140e0:	d94e      	bls.n	8014180 <_vfiprintf_r+0x1c4>
 80140e2:	b1b0      	cbz	r0, 8014112 <_vfiprintf_r+0x156>
 80140e4:	9207      	str	r2, [sp, #28]
 80140e6:	e014      	b.n	8014112 <_vfiprintf_r+0x156>
 80140e8:	eba0 0308 	sub.w	r3, r0, r8
 80140ec:	fa09 f303 	lsl.w	r3, r9, r3
 80140f0:	4313      	orrs	r3, r2
 80140f2:	9304      	str	r3, [sp, #16]
 80140f4:	46a2      	mov	sl, r4
 80140f6:	e7d2      	b.n	801409e <_vfiprintf_r+0xe2>
 80140f8:	9b03      	ldr	r3, [sp, #12]
 80140fa:	1d19      	adds	r1, r3, #4
 80140fc:	681b      	ldr	r3, [r3, #0]
 80140fe:	9103      	str	r1, [sp, #12]
 8014100:	2b00      	cmp	r3, #0
 8014102:	bfbb      	ittet	lt
 8014104:	425b      	neglt	r3, r3
 8014106:	f042 0202 	orrlt.w	r2, r2, #2
 801410a:	9307      	strge	r3, [sp, #28]
 801410c:	9307      	strlt	r3, [sp, #28]
 801410e:	bfb8      	it	lt
 8014110:	9204      	strlt	r2, [sp, #16]
 8014112:	7823      	ldrb	r3, [r4, #0]
 8014114:	2b2e      	cmp	r3, #46	; 0x2e
 8014116:	d10c      	bne.n	8014132 <_vfiprintf_r+0x176>
 8014118:	7863      	ldrb	r3, [r4, #1]
 801411a:	2b2a      	cmp	r3, #42	; 0x2a
 801411c:	d135      	bne.n	801418a <_vfiprintf_r+0x1ce>
 801411e:	9b03      	ldr	r3, [sp, #12]
 8014120:	1d1a      	adds	r2, r3, #4
 8014122:	681b      	ldr	r3, [r3, #0]
 8014124:	9203      	str	r2, [sp, #12]
 8014126:	2b00      	cmp	r3, #0
 8014128:	bfb8      	it	lt
 801412a:	f04f 33ff 	movlt.w	r3, #4294967295
 801412e:	3402      	adds	r4, #2
 8014130:	9305      	str	r3, [sp, #20]
 8014132:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8014218 <_vfiprintf_r+0x25c>
 8014136:	7821      	ldrb	r1, [r4, #0]
 8014138:	2203      	movs	r2, #3
 801413a:	4650      	mov	r0, sl
 801413c:	f7ec f8d8 	bl	80002f0 <memchr>
 8014140:	b140      	cbz	r0, 8014154 <_vfiprintf_r+0x198>
 8014142:	2340      	movs	r3, #64	; 0x40
 8014144:	eba0 000a 	sub.w	r0, r0, sl
 8014148:	fa03 f000 	lsl.w	r0, r3, r0
 801414c:	9b04      	ldr	r3, [sp, #16]
 801414e:	4303      	orrs	r3, r0
 8014150:	3401      	adds	r4, #1
 8014152:	9304      	str	r3, [sp, #16]
 8014154:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014158:	482c      	ldr	r0, [pc, #176]	; (801420c <_vfiprintf_r+0x250>)
 801415a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801415e:	2206      	movs	r2, #6
 8014160:	f7ec f8c6 	bl	80002f0 <memchr>
 8014164:	2800      	cmp	r0, #0
 8014166:	d03f      	beq.n	80141e8 <_vfiprintf_r+0x22c>
 8014168:	4b29      	ldr	r3, [pc, #164]	; (8014210 <_vfiprintf_r+0x254>)
 801416a:	bb1b      	cbnz	r3, 80141b4 <_vfiprintf_r+0x1f8>
 801416c:	9b03      	ldr	r3, [sp, #12]
 801416e:	3307      	adds	r3, #7
 8014170:	f023 0307 	bic.w	r3, r3, #7
 8014174:	3308      	adds	r3, #8
 8014176:	9303      	str	r3, [sp, #12]
 8014178:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801417a:	443b      	add	r3, r7
 801417c:	9309      	str	r3, [sp, #36]	; 0x24
 801417e:	e767      	b.n	8014050 <_vfiprintf_r+0x94>
 8014180:	fb0c 3202 	mla	r2, ip, r2, r3
 8014184:	460c      	mov	r4, r1
 8014186:	2001      	movs	r0, #1
 8014188:	e7a5      	b.n	80140d6 <_vfiprintf_r+0x11a>
 801418a:	2300      	movs	r3, #0
 801418c:	3401      	adds	r4, #1
 801418e:	9305      	str	r3, [sp, #20]
 8014190:	4619      	mov	r1, r3
 8014192:	f04f 0c0a 	mov.w	ip, #10
 8014196:	4620      	mov	r0, r4
 8014198:	f810 2b01 	ldrb.w	r2, [r0], #1
 801419c:	3a30      	subs	r2, #48	; 0x30
 801419e:	2a09      	cmp	r2, #9
 80141a0:	d903      	bls.n	80141aa <_vfiprintf_r+0x1ee>
 80141a2:	2b00      	cmp	r3, #0
 80141a4:	d0c5      	beq.n	8014132 <_vfiprintf_r+0x176>
 80141a6:	9105      	str	r1, [sp, #20]
 80141a8:	e7c3      	b.n	8014132 <_vfiprintf_r+0x176>
 80141aa:	fb0c 2101 	mla	r1, ip, r1, r2
 80141ae:	4604      	mov	r4, r0
 80141b0:	2301      	movs	r3, #1
 80141b2:	e7f0      	b.n	8014196 <_vfiprintf_r+0x1da>
 80141b4:	ab03      	add	r3, sp, #12
 80141b6:	9300      	str	r3, [sp, #0]
 80141b8:	462a      	mov	r2, r5
 80141ba:	4b16      	ldr	r3, [pc, #88]	; (8014214 <_vfiprintf_r+0x258>)
 80141bc:	a904      	add	r1, sp, #16
 80141be:	4630      	mov	r0, r6
 80141c0:	f7fd fd52 	bl	8011c68 <_printf_float>
 80141c4:	4607      	mov	r7, r0
 80141c6:	1c78      	adds	r0, r7, #1
 80141c8:	d1d6      	bne.n	8014178 <_vfiprintf_r+0x1bc>
 80141ca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80141cc:	07d9      	lsls	r1, r3, #31
 80141ce:	d405      	bmi.n	80141dc <_vfiprintf_r+0x220>
 80141d0:	89ab      	ldrh	r3, [r5, #12]
 80141d2:	059a      	lsls	r2, r3, #22
 80141d4:	d402      	bmi.n	80141dc <_vfiprintf_r+0x220>
 80141d6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80141d8:	f7ff fa12 	bl	8013600 <__retarget_lock_release_recursive>
 80141dc:	89ab      	ldrh	r3, [r5, #12]
 80141de:	065b      	lsls	r3, r3, #25
 80141e0:	f53f af12 	bmi.w	8014008 <_vfiprintf_r+0x4c>
 80141e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80141e6:	e711      	b.n	801400c <_vfiprintf_r+0x50>
 80141e8:	ab03      	add	r3, sp, #12
 80141ea:	9300      	str	r3, [sp, #0]
 80141ec:	462a      	mov	r2, r5
 80141ee:	4b09      	ldr	r3, [pc, #36]	; (8014214 <_vfiprintf_r+0x258>)
 80141f0:	a904      	add	r1, sp, #16
 80141f2:	4630      	mov	r0, r6
 80141f4:	f7fd ffc4 	bl	8012180 <_printf_i>
 80141f8:	e7e4      	b.n	80141c4 <_vfiprintf_r+0x208>
 80141fa:	bf00      	nop
 80141fc:	08015010 	.word	0x08015010
 8014200:	08015030 	.word	0x08015030
 8014204:	08014ff0 	.word	0x08014ff0
 8014208:	080151ac 	.word	0x080151ac
 801420c:	080151b6 	.word	0x080151b6
 8014210:	08011c69 	.word	0x08011c69
 8014214:	08013f97 	.word	0x08013f97
 8014218:	080151b2 	.word	0x080151b2

0801421c <_sbrk_r>:
 801421c:	b538      	push	{r3, r4, r5, lr}
 801421e:	4d06      	ldr	r5, [pc, #24]	; (8014238 <_sbrk_r+0x1c>)
 8014220:	2300      	movs	r3, #0
 8014222:	4604      	mov	r4, r0
 8014224:	4608      	mov	r0, r1
 8014226:	602b      	str	r3, [r5, #0]
 8014228:	f7f0 fed6 	bl	8004fd8 <_sbrk>
 801422c:	1c43      	adds	r3, r0, #1
 801422e:	d102      	bne.n	8014236 <_sbrk_r+0x1a>
 8014230:	682b      	ldr	r3, [r5, #0]
 8014232:	b103      	cbz	r3, 8014236 <_sbrk_r+0x1a>
 8014234:	6023      	str	r3, [r4, #0]
 8014236:	bd38      	pop	{r3, r4, r5, pc}
 8014238:	24000dac 	.word	0x24000dac

0801423c <__sread>:
 801423c:	b510      	push	{r4, lr}
 801423e:	460c      	mov	r4, r1
 8014240:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014244:	f000 f8e2 	bl	801440c <_read_r>
 8014248:	2800      	cmp	r0, #0
 801424a:	bfab      	itete	ge
 801424c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801424e:	89a3      	ldrhlt	r3, [r4, #12]
 8014250:	181b      	addge	r3, r3, r0
 8014252:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8014256:	bfac      	ite	ge
 8014258:	6563      	strge	r3, [r4, #84]	; 0x54
 801425a:	81a3      	strhlt	r3, [r4, #12]
 801425c:	bd10      	pop	{r4, pc}

0801425e <__swrite>:
 801425e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014262:	461f      	mov	r7, r3
 8014264:	898b      	ldrh	r3, [r1, #12]
 8014266:	05db      	lsls	r3, r3, #23
 8014268:	4605      	mov	r5, r0
 801426a:	460c      	mov	r4, r1
 801426c:	4616      	mov	r6, r2
 801426e:	d505      	bpl.n	801427c <__swrite+0x1e>
 8014270:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014274:	2302      	movs	r3, #2
 8014276:	2200      	movs	r2, #0
 8014278:	f000 f898 	bl	80143ac <_lseek_r>
 801427c:	89a3      	ldrh	r3, [r4, #12]
 801427e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014282:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8014286:	81a3      	strh	r3, [r4, #12]
 8014288:	4632      	mov	r2, r6
 801428a:	463b      	mov	r3, r7
 801428c:	4628      	mov	r0, r5
 801428e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014292:	f000 b817 	b.w	80142c4 <_write_r>

08014296 <__sseek>:
 8014296:	b510      	push	{r4, lr}
 8014298:	460c      	mov	r4, r1
 801429a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801429e:	f000 f885 	bl	80143ac <_lseek_r>
 80142a2:	1c43      	adds	r3, r0, #1
 80142a4:	89a3      	ldrh	r3, [r4, #12]
 80142a6:	bf15      	itete	ne
 80142a8:	6560      	strne	r0, [r4, #84]	; 0x54
 80142aa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80142ae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80142b2:	81a3      	strheq	r3, [r4, #12]
 80142b4:	bf18      	it	ne
 80142b6:	81a3      	strhne	r3, [r4, #12]
 80142b8:	bd10      	pop	{r4, pc}

080142ba <__sclose>:
 80142ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80142be:	f000 b831 	b.w	8014324 <_close_r>
	...

080142c4 <_write_r>:
 80142c4:	b538      	push	{r3, r4, r5, lr}
 80142c6:	4d07      	ldr	r5, [pc, #28]	; (80142e4 <_write_r+0x20>)
 80142c8:	4604      	mov	r4, r0
 80142ca:	4608      	mov	r0, r1
 80142cc:	4611      	mov	r1, r2
 80142ce:	2200      	movs	r2, #0
 80142d0:	602a      	str	r2, [r5, #0]
 80142d2:	461a      	mov	r2, r3
 80142d4:	f7ee fed4 	bl	8003080 <_write>
 80142d8:	1c43      	adds	r3, r0, #1
 80142da:	d102      	bne.n	80142e2 <_write_r+0x1e>
 80142dc:	682b      	ldr	r3, [r5, #0]
 80142de:	b103      	cbz	r3, 80142e2 <_write_r+0x1e>
 80142e0:	6023      	str	r3, [r4, #0]
 80142e2:	bd38      	pop	{r3, r4, r5, pc}
 80142e4:	24000dac 	.word	0x24000dac

080142e8 <__assert_func>:
 80142e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80142ea:	4614      	mov	r4, r2
 80142ec:	461a      	mov	r2, r3
 80142ee:	4b09      	ldr	r3, [pc, #36]	; (8014314 <__assert_func+0x2c>)
 80142f0:	681b      	ldr	r3, [r3, #0]
 80142f2:	4605      	mov	r5, r0
 80142f4:	68d8      	ldr	r0, [r3, #12]
 80142f6:	b14c      	cbz	r4, 801430c <__assert_func+0x24>
 80142f8:	4b07      	ldr	r3, [pc, #28]	; (8014318 <__assert_func+0x30>)
 80142fa:	9100      	str	r1, [sp, #0]
 80142fc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8014300:	4906      	ldr	r1, [pc, #24]	; (801431c <__assert_func+0x34>)
 8014302:	462b      	mov	r3, r5
 8014304:	f000 f81e 	bl	8014344 <fiprintf>
 8014308:	f000 f89f 	bl	801444a <abort>
 801430c:	4b04      	ldr	r3, [pc, #16]	; (8014320 <__assert_func+0x38>)
 801430e:	461c      	mov	r4, r3
 8014310:	e7f3      	b.n	80142fa <__assert_func+0x12>
 8014312:	bf00      	nop
 8014314:	24000024 	.word	0x24000024
 8014318:	080151bd 	.word	0x080151bd
 801431c:	080151ca 	.word	0x080151ca
 8014320:	080151f8 	.word	0x080151f8

08014324 <_close_r>:
 8014324:	b538      	push	{r3, r4, r5, lr}
 8014326:	4d06      	ldr	r5, [pc, #24]	; (8014340 <_close_r+0x1c>)
 8014328:	2300      	movs	r3, #0
 801432a:	4604      	mov	r4, r0
 801432c:	4608      	mov	r0, r1
 801432e:	602b      	str	r3, [r5, #0]
 8014330:	f7f0 fe1d 	bl	8004f6e <_close>
 8014334:	1c43      	adds	r3, r0, #1
 8014336:	d102      	bne.n	801433e <_close_r+0x1a>
 8014338:	682b      	ldr	r3, [r5, #0]
 801433a:	b103      	cbz	r3, 801433e <_close_r+0x1a>
 801433c:	6023      	str	r3, [r4, #0]
 801433e:	bd38      	pop	{r3, r4, r5, pc}
 8014340:	24000dac 	.word	0x24000dac

08014344 <fiprintf>:
 8014344:	b40e      	push	{r1, r2, r3}
 8014346:	b503      	push	{r0, r1, lr}
 8014348:	4601      	mov	r1, r0
 801434a:	ab03      	add	r3, sp, #12
 801434c:	4805      	ldr	r0, [pc, #20]	; (8014364 <fiprintf+0x20>)
 801434e:	f853 2b04 	ldr.w	r2, [r3], #4
 8014352:	6800      	ldr	r0, [r0, #0]
 8014354:	9301      	str	r3, [sp, #4]
 8014356:	f7ff fe31 	bl	8013fbc <_vfiprintf_r>
 801435a:	b002      	add	sp, #8
 801435c:	f85d eb04 	ldr.w	lr, [sp], #4
 8014360:	b003      	add	sp, #12
 8014362:	4770      	bx	lr
 8014364:	24000024 	.word	0x24000024

08014368 <_fstat_r>:
 8014368:	b538      	push	{r3, r4, r5, lr}
 801436a:	4d07      	ldr	r5, [pc, #28]	; (8014388 <_fstat_r+0x20>)
 801436c:	2300      	movs	r3, #0
 801436e:	4604      	mov	r4, r0
 8014370:	4608      	mov	r0, r1
 8014372:	4611      	mov	r1, r2
 8014374:	602b      	str	r3, [r5, #0]
 8014376:	f7f0 fe06 	bl	8004f86 <_fstat>
 801437a:	1c43      	adds	r3, r0, #1
 801437c:	d102      	bne.n	8014384 <_fstat_r+0x1c>
 801437e:	682b      	ldr	r3, [r5, #0]
 8014380:	b103      	cbz	r3, 8014384 <_fstat_r+0x1c>
 8014382:	6023      	str	r3, [r4, #0]
 8014384:	bd38      	pop	{r3, r4, r5, pc}
 8014386:	bf00      	nop
 8014388:	24000dac 	.word	0x24000dac

0801438c <_isatty_r>:
 801438c:	b538      	push	{r3, r4, r5, lr}
 801438e:	4d06      	ldr	r5, [pc, #24]	; (80143a8 <_isatty_r+0x1c>)
 8014390:	2300      	movs	r3, #0
 8014392:	4604      	mov	r4, r0
 8014394:	4608      	mov	r0, r1
 8014396:	602b      	str	r3, [r5, #0]
 8014398:	f7f0 fe05 	bl	8004fa6 <_isatty>
 801439c:	1c43      	adds	r3, r0, #1
 801439e:	d102      	bne.n	80143a6 <_isatty_r+0x1a>
 80143a0:	682b      	ldr	r3, [r5, #0]
 80143a2:	b103      	cbz	r3, 80143a6 <_isatty_r+0x1a>
 80143a4:	6023      	str	r3, [r4, #0]
 80143a6:	bd38      	pop	{r3, r4, r5, pc}
 80143a8:	24000dac 	.word	0x24000dac

080143ac <_lseek_r>:
 80143ac:	b538      	push	{r3, r4, r5, lr}
 80143ae:	4d07      	ldr	r5, [pc, #28]	; (80143cc <_lseek_r+0x20>)
 80143b0:	4604      	mov	r4, r0
 80143b2:	4608      	mov	r0, r1
 80143b4:	4611      	mov	r1, r2
 80143b6:	2200      	movs	r2, #0
 80143b8:	602a      	str	r2, [r5, #0]
 80143ba:	461a      	mov	r2, r3
 80143bc:	f7f0 fdfe 	bl	8004fbc <_lseek>
 80143c0:	1c43      	adds	r3, r0, #1
 80143c2:	d102      	bne.n	80143ca <_lseek_r+0x1e>
 80143c4:	682b      	ldr	r3, [r5, #0]
 80143c6:	b103      	cbz	r3, 80143ca <_lseek_r+0x1e>
 80143c8:	6023      	str	r3, [r4, #0]
 80143ca:	bd38      	pop	{r3, r4, r5, pc}
 80143cc:	24000dac 	.word	0x24000dac

080143d0 <__ascii_mbtowc>:
 80143d0:	b082      	sub	sp, #8
 80143d2:	b901      	cbnz	r1, 80143d6 <__ascii_mbtowc+0x6>
 80143d4:	a901      	add	r1, sp, #4
 80143d6:	b142      	cbz	r2, 80143ea <__ascii_mbtowc+0x1a>
 80143d8:	b14b      	cbz	r3, 80143ee <__ascii_mbtowc+0x1e>
 80143da:	7813      	ldrb	r3, [r2, #0]
 80143dc:	600b      	str	r3, [r1, #0]
 80143de:	7812      	ldrb	r2, [r2, #0]
 80143e0:	1e10      	subs	r0, r2, #0
 80143e2:	bf18      	it	ne
 80143e4:	2001      	movne	r0, #1
 80143e6:	b002      	add	sp, #8
 80143e8:	4770      	bx	lr
 80143ea:	4610      	mov	r0, r2
 80143ec:	e7fb      	b.n	80143e6 <__ascii_mbtowc+0x16>
 80143ee:	f06f 0001 	mvn.w	r0, #1
 80143f2:	e7f8      	b.n	80143e6 <__ascii_mbtowc+0x16>

080143f4 <__malloc_lock>:
 80143f4:	4801      	ldr	r0, [pc, #4]	; (80143fc <__malloc_lock+0x8>)
 80143f6:	f7ff b902 	b.w	80135fe <__retarget_lock_acquire_recursive>
 80143fa:	bf00      	nop
 80143fc:	24000da4 	.word	0x24000da4

08014400 <__malloc_unlock>:
 8014400:	4801      	ldr	r0, [pc, #4]	; (8014408 <__malloc_unlock+0x8>)
 8014402:	f7ff b8fd 	b.w	8013600 <__retarget_lock_release_recursive>
 8014406:	bf00      	nop
 8014408:	24000da4 	.word	0x24000da4

0801440c <_read_r>:
 801440c:	b538      	push	{r3, r4, r5, lr}
 801440e:	4d07      	ldr	r5, [pc, #28]	; (801442c <_read_r+0x20>)
 8014410:	4604      	mov	r4, r0
 8014412:	4608      	mov	r0, r1
 8014414:	4611      	mov	r1, r2
 8014416:	2200      	movs	r2, #0
 8014418:	602a      	str	r2, [r5, #0]
 801441a:	461a      	mov	r2, r3
 801441c:	f7f0 fd8a 	bl	8004f34 <_read>
 8014420:	1c43      	adds	r3, r0, #1
 8014422:	d102      	bne.n	801442a <_read_r+0x1e>
 8014424:	682b      	ldr	r3, [r5, #0]
 8014426:	b103      	cbz	r3, 801442a <_read_r+0x1e>
 8014428:	6023      	str	r3, [r4, #0]
 801442a:	bd38      	pop	{r3, r4, r5, pc}
 801442c:	24000dac 	.word	0x24000dac

08014430 <__ascii_wctomb>:
 8014430:	b149      	cbz	r1, 8014446 <__ascii_wctomb+0x16>
 8014432:	2aff      	cmp	r2, #255	; 0xff
 8014434:	bf85      	ittet	hi
 8014436:	238a      	movhi	r3, #138	; 0x8a
 8014438:	6003      	strhi	r3, [r0, #0]
 801443a:	700a      	strbls	r2, [r1, #0]
 801443c:	f04f 30ff 	movhi.w	r0, #4294967295
 8014440:	bf98      	it	ls
 8014442:	2001      	movls	r0, #1
 8014444:	4770      	bx	lr
 8014446:	4608      	mov	r0, r1
 8014448:	4770      	bx	lr

0801444a <abort>:
 801444a:	b508      	push	{r3, lr}
 801444c:	2006      	movs	r0, #6
 801444e:	f000 f82b 	bl	80144a8 <raise>
 8014452:	2001      	movs	r0, #1
 8014454:	f7f0 fd64 	bl	8004f20 <_exit>

08014458 <_raise_r>:
 8014458:	291f      	cmp	r1, #31
 801445a:	b538      	push	{r3, r4, r5, lr}
 801445c:	4604      	mov	r4, r0
 801445e:	460d      	mov	r5, r1
 8014460:	d904      	bls.n	801446c <_raise_r+0x14>
 8014462:	2316      	movs	r3, #22
 8014464:	6003      	str	r3, [r0, #0]
 8014466:	f04f 30ff 	mov.w	r0, #4294967295
 801446a:	bd38      	pop	{r3, r4, r5, pc}
 801446c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801446e:	b112      	cbz	r2, 8014476 <_raise_r+0x1e>
 8014470:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014474:	b94b      	cbnz	r3, 801448a <_raise_r+0x32>
 8014476:	4620      	mov	r0, r4
 8014478:	f000 f830 	bl	80144dc <_getpid_r>
 801447c:	462a      	mov	r2, r5
 801447e:	4601      	mov	r1, r0
 8014480:	4620      	mov	r0, r4
 8014482:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014486:	f000 b817 	b.w	80144b8 <_kill_r>
 801448a:	2b01      	cmp	r3, #1
 801448c:	d00a      	beq.n	80144a4 <_raise_r+0x4c>
 801448e:	1c59      	adds	r1, r3, #1
 8014490:	d103      	bne.n	801449a <_raise_r+0x42>
 8014492:	2316      	movs	r3, #22
 8014494:	6003      	str	r3, [r0, #0]
 8014496:	2001      	movs	r0, #1
 8014498:	e7e7      	b.n	801446a <_raise_r+0x12>
 801449a:	2400      	movs	r4, #0
 801449c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80144a0:	4628      	mov	r0, r5
 80144a2:	4798      	blx	r3
 80144a4:	2000      	movs	r0, #0
 80144a6:	e7e0      	b.n	801446a <_raise_r+0x12>

080144a8 <raise>:
 80144a8:	4b02      	ldr	r3, [pc, #8]	; (80144b4 <raise+0xc>)
 80144aa:	4601      	mov	r1, r0
 80144ac:	6818      	ldr	r0, [r3, #0]
 80144ae:	f7ff bfd3 	b.w	8014458 <_raise_r>
 80144b2:	bf00      	nop
 80144b4:	24000024 	.word	0x24000024

080144b8 <_kill_r>:
 80144b8:	b538      	push	{r3, r4, r5, lr}
 80144ba:	4d07      	ldr	r5, [pc, #28]	; (80144d8 <_kill_r+0x20>)
 80144bc:	2300      	movs	r3, #0
 80144be:	4604      	mov	r4, r0
 80144c0:	4608      	mov	r0, r1
 80144c2:	4611      	mov	r1, r2
 80144c4:	602b      	str	r3, [r5, #0]
 80144c6:	f7f0 fd1b 	bl	8004f00 <_kill>
 80144ca:	1c43      	adds	r3, r0, #1
 80144cc:	d102      	bne.n	80144d4 <_kill_r+0x1c>
 80144ce:	682b      	ldr	r3, [r5, #0]
 80144d0:	b103      	cbz	r3, 80144d4 <_kill_r+0x1c>
 80144d2:	6023      	str	r3, [r4, #0]
 80144d4:	bd38      	pop	{r3, r4, r5, pc}
 80144d6:	bf00      	nop
 80144d8:	24000dac 	.word	0x24000dac

080144dc <_getpid_r>:
 80144dc:	f7f0 bd08 	b.w	8004ef0 <_getpid>

080144e0 <atan2>:
 80144e0:	f000 b862 	b.w	80145a8 <__ieee754_atan2>
 80144e4:	0000      	movs	r0, r0
	...

080144e8 <sqrt>:
 80144e8:	b508      	push	{r3, lr}
 80144ea:	ed2d 8b04 	vpush	{d8-d9}
 80144ee:	eeb0 8b40 	vmov.f64	d8, d0
 80144f2:	f000 f927 	bl	8014744 <__ieee754_sqrt>
 80144f6:	4b10      	ldr	r3, [pc, #64]	; (8014538 <sqrt+0x50>)
 80144f8:	f993 3000 	ldrsb.w	r3, [r3]
 80144fc:	3301      	adds	r3, #1
 80144fe:	d011      	beq.n	8014524 <sqrt+0x3c>
 8014500:	eeb4 8b48 	vcmp.f64	d8, d8
 8014504:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014508:	d60c      	bvs.n	8014524 <sqrt+0x3c>
 801450a:	ed9f 9b09 	vldr	d9, [pc, #36]	; 8014530 <sqrt+0x48>
 801450e:	eeb4 8bc9 	vcmpe.f64	d8, d9
 8014512:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014516:	d505      	bpl.n	8014524 <sqrt+0x3c>
 8014518:	f7fd fae2 	bl	8011ae0 <__errno>
 801451c:	ee89 0b09 	vdiv.f64	d0, d9, d9
 8014520:	2321      	movs	r3, #33	; 0x21
 8014522:	6003      	str	r3, [r0, #0]
 8014524:	ecbd 8b04 	vpop	{d8-d9}
 8014528:	bd08      	pop	{r3, pc}
 801452a:	bf00      	nop
 801452c:	f3af 8000 	nop.w
	...
 8014538:	240001f4 	.word	0x240001f4

0801453c <asinf>:
 801453c:	b508      	push	{r3, lr}
 801453e:	ed2d 8b02 	vpush	{d8}
 8014542:	eeb0 8a40 	vmov.f32	s16, s0
 8014546:	f000 f901 	bl	801474c <__ieee754_asinf>
 801454a:	4b13      	ldr	r3, [pc, #76]	; (8014598 <asinf+0x5c>)
 801454c:	f993 3000 	ldrsb.w	r3, [r3]
 8014550:	3301      	adds	r3, #1
 8014552:	eef0 8a40 	vmov.f32	s17, s0
 8014556:	d01a      	beq.n	801458e <asinf+0x52>
 8014558:	eeb4 8a48 	vcmp.f32	s16, s16
 801455c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014560:	d615      	bvs.n	801458e <asinf+0x52>
 8014562:	eeb0 0a48 	vmov.f32	s0, s16
 8014566:	f000 fc53 	bl	8014e10 <fabsf>
 801456a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801456e:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8014572:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014576:	dd0a      	ble.n	801458e <asinf+0x52>
 8014578:	f7fd fab2 	bl	8011ae0 <__errno>
 801457c:	ecbd 8b02 	vpop	{d8}
 8014580:	2321      	movs	r3, #33	; 0x21
 8014582:	6003      	str	r3, [r0, #0]
 8014584:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8014588:	4804      	ldr	r0, [pc, #16]	; (801459c <asinf+0x60>)
 801458a:	f000 bc49 	b.w	8014e20 <nanf>
 801458e:	eeb0 0a68 	vmov.f32	s0, s17
 8014592:	ecbd 8b02 	vpop	{d8}
 8014596:	bd08      	pop	{r3, pc}
 8014598:	240001f4 	.word	0x240001f4
 801459c:	080151f8 	.word	0x080151f8

080145a0 <atan2f>:
 80145a0:	f000 b9ba 	b.w	8014918 <__ieee754_atan2f>
 80145a4:	0000      	movs	r0, r0
	...

080145a8 <__ieee754_atan2>:
 80145a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80145aa:	ee11 6a10 	vmov	r6, s2
 80145ae:	ee11 0a90 	vmov	r0, s3
 80145b2:	4273      	negs	r3, r6
 80145b4:	4f60      	ldr	r7, [pc, #384]	; (8014738 <__ieee754_atan2+0x190>)
 80145b6:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 80145ba:	4333      	orrs	r3, r6
 80145bc:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 80145c0:	42bb      	cmp	r3, r7
 80145c2:	ed8d 0b00 	vstr	d0, [sp]
 80145c6:	d80b      	bhi.n	80145e0 <__ieee754_atan2+0x38>
 80145c8:	e9dd c500 	ldrd	ip, r5, [sp]
 80145cc:	f1cc 0100 	rsb	r1, ip, #0
 80145d0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80145d4:	ea41 010c 	orr.w	r1, r1, ip
 80145d8:	ea43 71d1 	orr.w	r1, r3, r1, lsr #31
 80145dc:	42b9      	cmp	r1, r7
 80145de:	d906      	bls.n	80145ee <__ieee754_atan2+0x46>
 80145e0:	ed9d 7b00 	vldr	d7, [sp]
 80145e4:	ee37 7b01 	vadd.f64	d7, d7, d1
 80145e8:	ed8d 7b00 	vstr	d7, [sp]
 80145ec:	e054      	b.n	8014698 <__ieee754_atan2+0xf0>
 80145ee:	f100 4140 	add.w	r1, r0, #3221225472	; 0xc0000000
 80145f2:	f501 1180 	add.w	r1, r1, #1048576	; 0x100000
 80145f6:	4331      	orrs	r1, r6
 80145f8:	d104      	bne.n	8014604 <__ieee754_atan2+0x5c>
 80145fa:	b003      	add	sp, #12
 80145fc:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8014600:	f000 ba2e 	b.w	8014a60 <atan>
 8014604:	1784      	asrs	r4, r0, #30
 8014606:	f004 0402 	and.w	r4, r4, #2
 801460a:	ea53 010c 	orrs.w	r1, r3, ip
 801460e:	ea44 74d5 	orr.w	r4, r4, r5, lsr #31
 8014612:	d109      	bne.n	8014628 <__ieee754_atan2+0x80>
 8014614:	2c02      	cmp	r4, #2
 8014616:	d069      	beq.n	80146ec <__ieee754_atan2+0x144>
 8014618:	ed9f 7b39 	vldr	d7, [pc, #228]	; 8014700 <__ieee754_atan2+0x158>
 801461c:	ed9d 6b00 	vldr	d6, [sp]
 8014620:	2c03      	cmp	r4, #3
 8014622:	fe07 7b06 	vseleq.f64	d7, d7, d6
 8014626:	e7df      	b.n	80145e8 <__ieee754_atan2+0x40>
 8014628:	ea52 0106 	orrs.w	r1, r2, r6
 801462c:	d107      	bne.n	801463e <__ieee754_atan2+0x96>
 801462e:	ed9f 6b36 	vldr	d6, [pc, #216]	; 8014708 <__ieee754_atan2+0x160>
 8014632:	ed9f 7b37 	vldr	d7, [pc, #220]	; 8014710 <__ieee754_atan2+0x168>
 8014636:	2d00      	cmp	r5, #0
 8014638:	fe26 7b07 	vselge.f64	d7, d6, d7
 801463c:	e7d4      	b.n	80145e8 <__ieee754_atan2+0x40>
 801463e:	42ba      	cmp	r2, r7
 8014640:	d10f      	bne.n	8014662 <__ieee754_atan2+0xba>
 8014642:	4293      	cmp	r3, r2
 8014644:	f104 34ff 	add.w	r4, r4, #4294967295
 8014648:	d107      	bne.n	801465a <__ieee754_atan2+0xb2>
 801464a:	2c02      	cmp	r4, #2
 801464c:	d851      	bhi.n	80146f2 <__ieee754_atan2+0x14a>
 801464e:	4b3b      	ldr	r3, [pc, #236]	; (801473c <__ieee754_atan2+0x194>)
 8014650:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8014654:	ed94 7b00 	vldr	d7, [r4]
 8014658:	e7c6      	b.n	80145e8 <__ieee754_atan2+0x40>
 801465a:	2c02      	cmp	r4, #2
 801465c:	d84c      	bhi.n	80146f8 <__ieee754_atan2+0x150>
 801465e:	4b38      	ldr	r3, [pc, #224]	; (8014740 <__ieee754_atan2+0x198>)
 8014660:	e7f6      	b.n	8014650 <__ieee754_atan2+0xa8>
 8014662:	42bb      	cmp	r3, r7
 8014664:	d0e3      	beq.n	801462e <__ieee754_atan2+0x86>
 8014666:	1a9b      	subs	r3, r3, r2
 8014668:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 801466c:	ea4f 5223 	mov.w	r2, r3, asr #20
 8014670:	da16      	bge.n	80146a0 <__ieee754_atan2+0xf8>
 8014672:	2800      	cmp	r0, #0
 8014674:	da01      	bge.n	801467a <__ieee754_atan2+0xd2>
 8014676:	323c      	adds	r2, #60	; 0x3c
 8014678:	db17      	blt.n	80146aa <__ieee754_atan2+0x102>
 801467a:	ed9d 7b00 	vldr	d7, [sp]
 801467e:	ee87 0b01 	vdiv.f64	d0, d7, d1
 8014682:	f000 fae7 	bl	8014c54 <fabs>
 8014686:	f000 f9eb 	bl	8014a60 <atan>
 801468a:	ed8d 0b00 	vstr	d0, [sp]
 801468e:	2c01      	cmp	r4, #1
 8014690:	d00e      	beq.n	80146b0 <__ieee754_atan2+0x108>
 8014692:	2c02      	cmp	r4, #2
 8014694:	d014      	beq.n	80146c0 <__ieee754_atan2+0x118>
 8014696:	b9f4      	cbnz	r4, 80146d6 <__ieee754_atan2+0x12e>
 8014698:	ed9d 0b00 	vldr	d0, [sp]
 801469c:	b003      	add	sp, #12
 801469e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80146a0:	ed9f 7b19 	vldr	d7, [pc, #100]	; 8014708 <__ieee754_atan2+0x160>
 80146a4:	ed8d 7b00 	vstr	d7, [sp]
 80146a8:	e7f1      	b.n	801468e <__ieee754_atan2+0xe6>
 80146aa:	ed9f 7b1b 	vldr	d7, [pc, #108]	; 8014718 <__ieee754_atan2+0x170>
 80146ae:	e7f9      	b.n	80146a4 <__ieee754_atan2+0xfc>
 80146b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80146b4:	9901      	ldr	r1, [sp, #4]
 80146b6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80146ba:	e9cd 2300 	strd	r2, r3, [sp]
 80146be:	e7eb      	b.n	8014698 <__ieee754_atan2+0xf0>
 80146c0:	ed9d 6b00 	vldr	d6, [sp]
 80146c4:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8014720 <__ieee754_atan2+0x178>
 80146c8:	ee36 7b47 	vsub.f64	d7, d6, d7
 80146cc:	ed9f 6b16 	vldr	d6, [pc, #88]	; 8014728 <__ieee754_atan2+0x180>
 80146d0:	ee36 7b47 	vsub.f64	d7, d6, d7
 80146d4:	e788      	b.n	80145e8 <__ieee754_atan2+0x40>
 80146d6:	ed9d 6b00 	vldr	d6, [sp]
 80146da:	ed9f 7b11 	vldr	d7, [pc, #68]	; 8014720 <__ieee754_atan2+0x178>
 80146de:	ee36 7b47 	vsub.f64	d7, d6, d7
 80146e2:	ed9f 6b11 	vldr	d6, [pc, #68]	; 8014728 <__ieee754_atan2+0x180>
 80146e6:	ee37 7b46 	vsub.f64	d7, d7, d6
 80146ea:	e77d      	b.n	80145e8 <__ieee754_atan2+0x40>
 80146ec:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8014728 <__ieee754_atan2+0x180>
 80146f0:	e77a      	b.n	80145e8 <__ieee754_atan2+0x40>
 80146f2:	ed9f 7b0f 	vldr	d7, [pc, #60]	; 8014730 <__ieee754_atan2+0x188>
 80146f6:	e777      	b.n	80145e8 <__ieee754_atan2+0x40>
 80146f8:	ed9f 7b07 	vldr	d7, [pc, #28]	; 8014718 <__ieee754_atan2+0x170>
 80146fc:	e774      	b.n	80145e8 <__ieee754_atan2+0x40>
 80146fe:	bf00      	nop
 8014700:	54442d18 	.word	0x54442d18
 8014704:	c00921fb 	.word	0xc00921fb
 8014708:	54442d18 	.word	0x54442d18
 801470c:	3ff921fb 	.word	0x3ff921fb
 8014710:	54442d18 	.word	0x54442d18
 8014714:	bff921fb 	.word	0xbff921fb
	...
 8014720:	33145c07 	.word	0x33145c07
 8014724:	3ca1a626 	.word	0x3ca1a626
 8014728:	54442d18 	.word	0x54442d18
 801472c:	400921fb 	.word	0x400921fb
 8014730:	54442d18 	.word	0x54442d18
 8014734:	3fe921fb 	.word	0x3fe921fb
 8014738:	7ff00000 	.word	0x7ff00000
 801473c:	08015308 	.word	0x08015308
 8014740:	08015320 	.word	0x08015320

08014744 <__ieee754_sqrt>:
 8014744:	eeb1 0bc0 	vsqrt.f64	d0, d0
 8014748:	4770      	bx	lr
	...

0801474c <__ieee754_asinf>:
 801474c:	b538      	push	{r3, r4, r5, lr}
 801474e:	ee10 5a10 	vmov	r5, s0
 8014752:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8014756:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 801475a:	ed2d 8b04 	vpush	{d8-d9}
 801475e:	d10c      	bne.n	801477a <__ieee754_asinf+0x2e>
 8014760:	eddf 7a5d 	vldr	s15, [pc, #372]	; 80148d8 <__ieee754_asinf+0x18c>
 8014764:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 80148dc <__ieee754_asinf+0x190>
 8014768:	ee60 7a27 	vmul.f32	s15, s0, s15
 801476c:	eee0 7a07 	vfma.f32	s15, s0, s14
 8014770:	eeb0 0a67 	vmov.f32	s0, s15
 8014774:	ecbd 8b04 	vpop	{d8-d9}
 8014778:	bd38      	pop	{r3, r4, r5, pc}
 801477a:	dd04      	ble.n	8014786 <__ieee754_asinf+0x3a>
 801477c:	ee70 7a40 	vsub.f32	s15, s0, s0
 8014780:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8014784:	e7f6      	b.n	8014774 <__ieee754_asinf+0x28>
 8014786:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 801478a:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 801478e:	da0b      	bge.n	80147a8 <__ieee754_asinf+0x5c>
 8014790:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 8014794:	da52      	bge.n	801483c <__ieee754_asinf+0xf0>
 8014796:	eddf 7a52 	vldr	s15, [pc, #328]	; 80148e0 <__ieee754_asinf+0x194>
 801479a:	ee70 7a27 	vadd.f32	s15, s0, s15
 801479e:	eef4 7ae8 	vcmpe.f32	s15, s17
 80147a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80147a6:	dce5      	bgt.n	8014774 <__ieee754_asinf+0x28>
 80147a8:	f000 fb32 	bl	8014e10 <fabsf>
 80147ac:	ee38 0ac0 	vsub.f32	s0, s17, s0
 80147b0:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 80147b4:	ee20 8a08 	vmul.f32	s16, s0, s16
 80147b8:	eddf 7a4a 	vldr	s15, [pc, #296]	; 80148e4 <__ieee754_asinf+0x198>
 80147bc:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 80148e8 <__ieee754_asinf+0x19c>
 80147c0:	ed9f 9a4a 	vldr	s18, [pc, #296]	; 80148ec <__ieee754_asinf+0x1a0>
 80147c4:	eea8 7a27 	vfma.f32	s14, s16, s15
 80147c8:	eddf 7a49 	vldr	s15, [pc, #292]	; 80148f0 <__ieee754_asinf+0x1a4>
 80147cc:	eee7 7a08 	vfma.f32	s15, s14, s16
 80147d0:	ed9f 7a48 	vldr	s14, [pc, #288]	; 80148f4 <__ieee754_asinf+0x1a8>
 80147d4:	eea7 7a88 	vfma.f32	s14, s15, s16
 80147d8:	eddf 7a47 	vldr	s15, [pc, #284]	; 80148f8 <__ieee754_asinf+0x1ac>
 80147dc:	eee7 7a08 	vfma.f32	s15, s14, s16
 80147e0:	ed9f 7a46 	vldr	s14, [pc, #280]	; 80148fc <__ieee754_asinf+0x1b0>
 80147e4:	eea7 9a88 	vfma.f32	s18, s15, s16
 80147e8:	eddf 7a45 	vldr	s15, [pc, #276]	; 8014900 <__ieee754_asinf+0x1b4>
 80147ec:	eee8 7a07 	vfma.f32	s15, s16, s14
 80147f0:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8014904 <__ieee754_asinf+0x1b8>
 80147f4:	eea7 7a88 	vfma.f32	s14, s15, s16
 80147f8:	eddf 7a43 	vldr	s15, [pc, #268]	; 8014908 <__ieee754_asinf+0x1bc>
 80147fc:	eee7 7a08 	vfma.f32	s15, s14, s16
 8014800:	eeb0 0a48 	vmov.f32	s0, s16
 8014804:	eee7 8a88 	vfma.f32	s17, s15, s16
 8014808:	f000 f924 	bl	8014a54 <__ieee754_sqrtf>
 801480c:	4b3f      	ldr	r3, [pc, #252]	; (801490c <__ieee754_asinf+0x1c0>)
 801480e:	ee29 9a08 	vmul.f32	s18, s18, s16
 8014812:	429c      	cmp	r4, r3
 8014814:	ee89 6a28 	vdiv.f32	s12, s18, s17
 8014818:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 801481c:	dd3d      	ble.n	801489a <__ieee754_asinf+0x14e>
 801481e:	eea0 0a06 	vfma.f32	s0, s0, s12
 8014822:	eddf 7a3b 	vldr	s15, [pc, #236]	; 8014910 <__ieee754_asinf+0x1c4>
 8014826:	eee0 7a26 	vfma.f32	s15, s0, s13
 801482a:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 80148dc <__ieee754_asinf+0x190>
 801482e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8014832:	2d00      	cmp	r5, #0
 8014834:	bfd8      	it	le
 8014836:	eeb1 0a40 	vnegle.f32	s0, s0
 801483a:	e79b      	b.n	8014774 <__ieee754_asinf+0x28>
 801483c:	ee60 7a00 	vmul.f32	s15, s0, s0
 8014840:	eddf 6a28 	vldr	s13, [pc, #160]	; 80148e4 <__ieee754_asinf+0x198>
 8014844:	ed9f 7a28 	vldr	s14, [pc, #160]	; 80148e8 <__ieee754_asinf+0x19c>
 8014848:	ed9f 6a2c 	vldr	s12, [pc, #176]	; 80148fc <__ieee754_asinf+0x1b0>
 801484c:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8014850:	eddf 6a27 	vldr	s13, [pc, #156]	; 80148f0 <__ieee754_asinf+0x1a4>
 8014854:	eee7 6a27 	vfma.f32	s13, s14, s15
 8014858:	ed9f 7a26 	vldr	s14, [pc, #152]	; 80148f4 <__ieee754_asinf+0x1a8>
 801485c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8014860:	eddf 6a25 	vldr	s13, [pc, #148]	; 80148f8 <__ieee754_asinf+0x1ac>
 8014864:	eee7 6a27 	vfma.f32	s13, s14, s15
 8014868:	ed9f 7a20 	vldr	s14, [pc, #128]	; 80148ec <__ieee754_asinf+0x1a0>
 801486c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8014870:	eddf 6a23 	vldr	s13, [pc, #140]	; 8014900 <__ieee754_asinf+0x1b4>
 8014874:	eee7 6a86 	vfma.f32	s13, s15, s12
 8014878:	ed9f 6a22 	vldr	s12, [pc, #136]	; 8014904 <__ieee754_asinf+0x1b8>
 801487c:	eea6 6aa7 	vfma.f32	s12, s13, s15
 8014880:	eddf 6a21 	vldr	s13, [pc, #132]	; 8014908 <__ieee754_asinf+0x1bc>
 8014884:	eee6 6a27 	vfma.f32	s13, s12, s15
 8014888:	ee27 7a27 	vmul.f32	s14, s14, s15
 801488c:	eee6 8aa7 	vfma.f32	s17, s13, s15
 8014890:	eec7 7a28 	vdiv.f32	s15, s14, s17
 8014894:	eea0 0a27 	vfma.f32	s0, s0, s15
 8014898:	e76c      	b.n	8014774 <__ieee754_asinf+0x28>
 801489a:	ee10 3a10 	vmov	r3, s0
 801489e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80148a2:	f023 030f 	bic.w	r3, r3, #15
 80148a6:	ee07 3a10 	vmov	s14, r3
 80148aa:	eea7 8a47 	vfms.f32	s16, s14, s14
 80148ae:	ee70 7a07 	vadd.f32	s15, s0, s14
 80148b2:	ee30 0a00 	vadd.f32	s0, s0, s0
 80148b6:	eec8 5a27 	vdiv.f32	s11, s16, s15
 80148ba:	eddf 7a07 	vldr	s15, [pc, #28]	; 80148d8 <__ieee754_asinf+0x18c>
 80148be:	eee5 7ae6 	vfms.f32	s15, s11, s13
 80148c2:	eed0 7a06 	vfnms.f32	s15, s0, s12
 80148c6:	ed9f 0a13 	vldr	s0, [pc, #76]	; 8014914 <__ieee754_asinf+0x1c8>
 80148ca:	eeb0 6a40 	vmov.f32	s12, s0
 80148ce:	eea7 6a66 	vfms.f32	s12, s14, s13
 80148d2:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80148d6:	e7aa      	b.n	801482e <__ieee754_asinf+0xe2>
 80148d8:	b33bbd2e 	.word	0xb33bbd2e
 80148dc:	3fc90fdb 	.word	0x3fc90fdb
 80148e0:	7149f2ca 	.word	0x7149f2ca
 80148e4:	3811ef08 	.word	0x3811ef08
 80148e8:	3a4f7f04 	.word	0x3a4f7f04
 80148ec:	3e2aaaab 	.word	0x3e2aaaab
 80148f0:	bd241146 	.word	0xbd241146
 80148f4:	3e4e0aa8 	.word	0x3e4e0aa8
 80148f8:	bea6b090 	.word	0xbea6b090
 80148fc:	3d9dc62e 	.word	0x3d9dc62e
 8014900:	bf303361 	.word	0xbf303361
 8014904:	4001572d 	.word	0x4001572d
 8014908:	c019d139 	.word	0xc019d139
 801490c:	3f799999 	.word	0x3f799999
 8014910:	333bbd2e 	.word	0x333bbd2e
 8014914:	3f490fdb 	.word	0x3f490fdb

08014918 <__ieee754_atan2f>:
 8014918:	ee10 2a90 	vmov	r2, s1
 801491c:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8014920:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8014924:	b510      	push	{r4, lr}
 8014926:	eef0 7a40 	vmov.f32	s15, s0
 801492a:	dc06      	bgt.n	801493a <__ieee754_atan2f+0x22>
 801492c:	ee10 0a10 	vmov	r0, s0
 8014930:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8014934:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8014938:	dd04      	ble.n	8014944 <__ieee754_atan2f+0x2c>
 801493a:	ee77 7aa0 	vadd.f32	s15, s15, s1
 801493e:	eeb0 0a67 	vmov.f32	s0, s15
 8014942:	bd10      	pop	{r4, pc}
 8014944:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 8014948:	d103      	bne.n	8014952 <__ieee754_atan2f+0x3a>
 801494a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801494e:	f000 b98b 	b.w	8014c68 <atanf>
 8014952:	1794      	asrs	r4, r2, #30
 8014954:	f004 0402 	and.w	r4, r4, #2
 8014958:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 801495c:	b93b      	cbnz	r3, 801496e <__ieee754_atan2f+0x56>
 801495e:	2c02      	cmp	r4, #2
 8014960:	d05c      	beq.n	8014a1c <__ieee754_atan2f+0x104>
 8014962:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8014a30 <__ieee754_atan2f+0x118>
 8014966:	2c03      	cmp	r4, #3
 8014968:	fe47 7a00 	vseleq.f32	s15, s14, s0
 801496c:	e7e7      	b.n	801493e <__ieee754_atan2f+0x26>
 801496e:	b939      	cbnz	r1, 8014980 <__ieee754_atan2f+0x68>
 8014970:	eddf 7a30 	vldr	s15, [pc, #192]	; 8014a34 <__ieee754_atan2f+0x11c>
 8014974:	ed9f 0a30 	vldr	s0, [pc, #192]	; 8014a38 <__ieee754_atan2f+0x120>
 8014978:	2800      	cmp	r0, #0
 801497a:	fe67 7a80 	vselge.f32	s15, s15, s0
 801497e:	e7de      	b.n	801493e <__ieee754_atan2f+0x26>
 8014980:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8014984:	d110      	bne.n	80149a8 <__ieee754_atan2f+0x90>
 8014986:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 801498a:	f104 34ff 	add.w	r4, r4, #4294967295
 801498e:	d107      	bne.n	80149a0 <__ieee754_atan2f+0x88>
 8014990:	2c02      	cmp	r4, #2
 8014992:	d846      	bhi.n	8014a22 <__ieee754_atan2f+0x10a>
 8014994:	4b29      	ldr	r3, [pc, #164]	; (8014a3c <__ieee754_atan2f+0x124>)
 8014996:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801499a:	edd4 7a00 	vldr	s15, [r4]
 801499e:	e7ce      	b.n	801493e <__ieee754_atan2f+0x26>
 80149a0:	2c02      	cmp	r4, #2
 80149a2:	d841      	bhi.n	8014a28 <__ieee754_atan2f+0x110>
 80149a4:	4b26      	ldr	r3, [pc, #152]	; (8014a40 <__ieee754_atan2f+0x128>)
 80149a6:	e7f6      	b.n	8014996 <__ieee754_atan2f+0x7e>
 80149a8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80149ac:	d0e0      	beq.n	8014970 <__ieee754_atan2f+0x58>
 80149ae:	1a5b      	subs	r3, r3, r1
 80149b0:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 80149b4:	ea4f 51e3 	mov.w	r1, r3, asr #23
 80149b8:	da1a      	bge.n	80149f0 <__ieee754_atan2f+0xd8>
 80149ba:	2a00      	cmp	r2, #0
 80149bc:	da01      	bge.n	80149c2 <__ieee754_atan2f+0xaa>
 80149be:	313c      	adds	r1, #60	; 0x3c
 80149c0:	db19      	blt.n	80149f6 <__ieee754_atan2f+0xde>
 80149c2:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 80149c6:	f000 fa23 	bl	8014e10 <fabsf>
 80149ca:	f000 f94d 	bl	8014c68 <atanf>
 80149ce:	eef0 7a40 	vmov.f32	s15, s0
 80149d2:	2c01      	cmp	r4, #1
 80149d4:	d012      	beq.n	80149fc <__ieee754_atan2f+0xe4>
 80149d6:	2c02      	cmp	r4, #2
 80149d8:	d017      	beq.n	8014a0a <__ieee754_atan2f+0xf2>
 80149da:	2c00      	cmp	r4, #0
 80149dc:	d0af      	beq.n	801493e <__ieee754_atan2f+0x26>
 80149de:	ed9f 0a19 	vldr	s0, [pc, #100]	; 8014a44 <__ieee754_atan2f+0x12c>
 80149e2:	ee77 7a80 	vadd.f32	s15, s15, s0
 80149e6:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8014a48 <__ieee754_atan2f+0x130>
 80149ea:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80149ee:	e7a6      	b.n	801493e <__ieee754_atan2f+0x26>
 80149f0:	eddf 7a10 	vldr	s15, [pc, #64]	; 8014a34 <__ieee754_atan2f+0x11c>
 80149f4:	e7ed      	b.n	80149d2 <__ieee754_atan2f+0xba>
 80149f6:	eddf 7a15 	vldr	s15, [pc, #84]	; 8014a4c <__ieee754_atan2f+0x134>
 80149fa:	e7ea      	b.n	80149d2 <__ieee754_atan2f+0xba>
 80149fc:	ee17 3a90 	vmov	r3, s15
 8014a00:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8014a04:	ee07 3a90 	vmov	s15, r3
 8014a08:	e799      	b.n	801493e <__ieee754_atan2f+0x26>
 8014a0a:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8014a44 <__ieee754_atan2f+0x12c>
 8014a0e:	ee77 7a80 	vadd.f32	s15, s15, s0
 8014a12:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 8014a48 <__ieee754_atan2f+0x130>
 8014a16:	ee70 7a67 	vsub.f32	s15, s0, s15
 8014a1a:	e790      	b.n	801493e <__ieee754_atan2f+0x26>
 8014a1c:	eddf 7a0a 	vldr	s15, [pc, #40]	; 8014a48 <__ieee754_atan2f+0x130>
 8014a20:	e78d      	b.n	801493e <__ieee754_atan2f+0x26>
 8014a22:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8014a50 <__ieee754_atan2f+0x138>
 8014a26:	e78a      	b.n	801493e <__ieee754_atan2f+0x26>
 8014a28:	eddf 7a08 	vldr	s15, [pc, #32]	; 8014a4c <__ieee754_atan2f+0x134>
 8014a2c:	e787      	b.n	801493e <__ieee754_atan2f+0x26>
 8014a2e:	bf00      	nop
 8014a30:	c0490fdb 	.word	0xc0490fdb
 8014a34:	3fc90fdb 	.word	0x3fc90fdb
 8014a38:	bfc90fdb 	.word	0xbfc90fdb
 8014a3c:	08015338 	.word	0x08015338
 8014a40:	08015344 	.word	0x08015344
 8014a44:	33bbbd2e 	.word	0x33bbbd2e
 8014a48:	40490fdb 	.word	0x40490fdb
 8014a4c:	00000000 	.word	0x00000000
 8014a50:	3f490fdb 	.word	0x3f490fdb

08014a54 <__ieee754_sqrtf>:
 8014a54:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8014a58:	4770      	bx	lr
 8014a5a:	0000      	movs	r0, r0
 8014a5c:	0000      	movs	r0, r0
	...

08014a60 <atan>:
 8014a60:	b538      	push	{r3, r4, r5, lr}
 8014a62:	eeb0 7b40 	vmov.f64	d7, d0
 8014a66:	ee17 5a90 	vmov	r5, s15
 8014a6a:	4b73      	ldr	r3, [pc, #460]	; (8014c38 <atan+0x1d8>)
 8014a6c:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8014a70:	429c      	cmp	r4, r3
 8014a72:	dd13      	ble.n	8014a9c <atan+0x3c>
 8014a74:	4b71      	ldr	r3, [pc, #452]	; (8014c3c <atan+0x1dc>)
 8014a76:	429c      	cmp	r4, r3
 8014a78:	dc03      	bgt.n	8014a82 <atan+0x22>
 8014a7a:	d107      	bne.n	8014a8c <atan+0x2c>
 8014a7c:	ee10 3a10 	vmov	r3, s0
 8014a80:	b123      	cbz	r3, 8014a8c <atan+0x2c>
 8014a82:	ee37 7b07 	vadd.f64	d7, d7, d7
 8014a86:	eeb0 0b47 	vmov.f64	d0, d7
 8014a8a:	bd38      	pop	{r3, r4, r5, pc}
 8014a8c:	ed9f 6b4e 	vldr	d6, [pc, #312]	; 8014bc8 <atan+0x168>
 8014a90:	ed9f 7b4f 	vldr	d7, [pc, #316]	; 8014bd0 <atan+0x170>
 8014a94:	2d00      	cmp	r5, #0
 8014a96:	fe36 7b07 	vselgt.f64	d7, d6, d7
 8014a9a:	e7f4      	b.n	8014a86 <atan+0x26>
 8014a9c:	4b68      	ldr	r3, [pc, #416]	; (8014c40 <atan+0x1e0>)
 8014a9e:	429c      	cmp	r4, r3
 8014aa0:	dc11      	bgt.n	8014ac6 <atan+0x66>
 8014aa2:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8014aa6:	429c      	cmp	r4, r3
 8014aa8:	dc0a      	bgt.n	8014ac0 <atan+0x60>
 8014aaa:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 8014aae:	ed9f 6b4a 	vldr	d6, [pc, #296]	; 8014bd8 <atan+0x178>
 8014ab2:	ee30 6b06 	vadd.f64	d6, d0, d6
 8014ab6:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8014aba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014abe:	dce2      	bgt.n	8014a86 <atan+0x26>
 8014ac0:	f04f 33ff 	mov.w	r3, #4294967295
 8014ac4:	e013      	b.n	8014aee <atan+0x8e>
 8014ac6:	f000 f8c5 	bl	8014c54 <fabs>
 8014aca:	4b5e      	ldr	r3, [pc, #376]	; (8014c44 <atan+0x1e4>)
 8014acc:	429c      	cmp	r4, r3
 8014ace:	dc4f      	bgt.n	8014b70 <atan+0x110>
 8014ad0:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8014ad4:	429c      	cmp	r4, r3
 8014ad6:	dc41      	bgt.n	8014b5c <atan+0xfc>
 8014ad8:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 8014adc:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 8014ae0:	2300      	movs	r3, #0
 8014ae2:	eea0 6b07 	vfma.f64	d6, d0, d7
 8014ae6:	ee30 0b07 	vadd.f64	d0, d0, d7
 8014aea:	ee86 7b00 	vdiv.f64	d7, d6, d0
 8014aee:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 8014be0 <atan+0x180>
 8014af2:	ee27 4b07 	vmul.f64	d4, d7, d7
 8014af6:	ee24 5b04 	vmul.f64	d5, d4, d4
 8014afa:	ed9f 3b3b 	vldr	d3, [pc, #236]	; 8014be8 <atan+0x188>
 8014afe:	eea5 3b06 	vfma.f64	d3, d5, d6
 8014b02:	ed9f 6b3b 	vldr	d6, [pc, #236]	; 8014bf0 <atan+0x190>
 8014b06:	eea3 6b05 	vfma.f64	d6, d3, d5
 8014b0a:	ed9f 3b3b 	vldr	d3, [pc, #236]	; 8014bf8 <atan+0x198>
 8014b0e:	eea6 3b05 	vfma.f64	d3, d6, d5
 8014b12:	ed9f 6b3b 	vldr	d6, [pc, #236]	; 8014c00 <atan+0x1a0>
 8014b16:	eea3 6b05 	vfma.f64	d6, d3, d5
 8014b1a:	ed9f 3b3b 	vldr	d3, [pc, #236]	; 8014c08 <atan+0x1a8>
 8014b1e:	ed9f 2b3c 	vldr	d2, [pc, #240]	; 8014c10 <atan+0x1b0>
 8014b22:	eea6 3b05 	vfma.f64	d3, d6, d5
 8014b26:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 8014c18 <atan+0x1b8>
 8014b2a:	eea5 2b06 	vfma.f64	d2, d5, d6
 8014b2e:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 8014c20 <atan+0x1c0>
 8014b32:	eea2 6b05 	vfma.f64	d6, d2, d5
 8014b36:	ed9f 2b3c 	vldr	d2, [pc, #240]	; 8014c28 <atan+0x1c8>
 8014b3a:	eea6 2b05 	vfma.f64	d2, d6, d5
 8014b3e:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 8014c30 <atan+0x1d0>
 8014b42:	1c5a      	adds	r2, r3, #1
 8014b44:	eea2 6b05 	vfma.f64	d6, d2, d5
 8014b48:	ee26 6b05 	vmul.f64	d6, d6, d5
 8014b4c:	eea3 6b04 	vfma.f64	d6, d3, d4
 8014b50:	ee27 6b06 	vmul.f64	d6, d7, d6
 8014b54:	d121      	bne.n	8014b9a <atan+0x13a>
 8014b56:	ee37 7b46 	vsub.f64	d7, d7, d6
 8014b5a:	e794      	b.n	8014a86 <atan+0x26>
 8014b5c:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8014b60:	2301      	movs	r3, #1
 8014b62:	ee30 6b47 	vsub.f64	d6, d0, d7
 8014b66:	ee30 0b07 	vadd.f64	d0, d0, d7
 8014b6a:	ee86 7b00 	vdiv.f64	d7, d6, d0
 8014b6e:	e7be      	b.n	8014aee <atan+0x8e>
 8014b70:	4b35      	ldr	r3, [pc, #212]	; (8014c48 <atan+0x1e8>)
 8014b72:	429c      	cmp	r4, r3
 8014b74:	da0b      	bge.n	8014b8e <atan+0x12e>
 8014b76:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 8014b7a:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8014b7e:	ee30 5b47 	vsub.f64	d5, d0, d7
 8014b82:	eea0 6b07 	vfma.f64	d6, d0, d7
 8014b86:	2302      	movs	r3, #2
 8014b88:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8014b8c:	e7af      	b.n	8014aee <atan+0x8e>
 8014b8e:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 8014b92:	2303      	movs	r3, #3
 8014b94:	ee86 7b00 	vdiv.f64	d7, d6, d0
 8014b98:	e7a9      	b.n	8014aee <atan+0x8e>
 8014b9a:	4a2c      	ldr	r2, [pc, #176]	; (8014c4c <atan+0x1ec>)
 8014b9c:	492c      	ldr	r1, [pc, #176]	; (8014c50 <atan+0x1f0>)
 8014b9e:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8014ba2:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 8014ba6:	ed93 5b00 	vldr	d5, [r3]
 8014baa:	ee36 6b45 	vsub.f64	d6, d6, d5
 8014bae:	ee36 7b47 	vsub.f64	d7, d6, d7
 8014bb2:	ed92 6b00 	vldr	d6, [r2]
 8014bb6:	2d00      	cmp	r5, #0
 8014bb8:	ee36 7b47 	vsub.f64	d7, d6, d7
 8014bbc:	bfb8      	it	lt
 8014bbe:	eeb1 7b47 	vneglt.f64	d7, d7
 8014bc2:	e760      	b.n	8014a86 <atan+0x26>
 8014bc4:	f3af 8000 	nop.w
 8014bc8:	54442d18 	.word	0x54442d18
 8014bcc:	3ff921fb 	.word	0x3ff921fb
 8014bd0:	54442d18 	.word	0x54442d18
 8014bd4:	bff921fb 	.word	0xbff921fb
 8014bd8:	8800759c 	.word	0x8800759c
 8014bdc:	7e37e43c 	.word	0x7e37e43c
 8014be0:	e322da11 	.word	0xe322da11
 8014be4:	3f90ad3a 	.word	0x3f90ad3a
 8014be8:	24760deb 	.word	0x24760deb
 8014bec:	3fa97b4b 	.word	0x3fa97b4b
 8014bf0:	a0d03d51 	.word	0xa0d03d51
 8014bf4:	3fb10d66 	.word	0x3fb10d66
 8014bf8:	c54c206e 	.word	0xc54c206e
 8014bfc:	3fb745cd 	.word	0x3fb745cd
 8014c00:	920083ff 	.word	0x920083ff
 8014c04:	3fc24924 	.word	0x3fc24924
 8014c08:	5555550d 	.word	0x5555550d
 8014c0c:	3fd55555 	.word	0x3fd55555
 8014c10:	52defd9a 	.word	0x52defd9a
 8014c14:	bfadde2d 	.word	0xbfadde2d
 8014c18:	2c6a6c2f 	.word	0x2c6a6c2f
 8014c1c:	bfa2b444 	.word	0xbfa2b444
 8014c20:	af749a6d 	.word	0xaf749a6d
 8014c24:	bfb3b0f2 	.word	0xbfb3b0f2
 8014c28:	fe231671 	.word	0xfe231671
 8014c2c:	bfbc71c6 	.word	0xbfbc71c6
 8014c30:	9998ebc4 	.word	0x9998ebc4
 8014c34:	bfc99999 	.word	0xbfc99999
 8014c38:	440fffff 	.word	0x440fffff
 8014c3c:	7ff00000 	.word	0x7ff00000
 8014c40:	3fdbffff 	.word	0x3fdbffff
 8014c44:	3ff2ffff 	.word	0x3ff2ffff
 8014c48:	40038000 	.word	0x40038000
 8014c4c:	08015350 	.word	0x08015350
 8014c50:	08015370 	.word	0x08015370

08014c54 <fabs>:
 8014c54:	ec51 0b10 	vmov	r0, r1, d0
 8014c58:	ee10 2a10 	vmov	r2, s0
 8014c5c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8014c60:	ec43 2b10 	vmov	d0, r2, r3
 8014c64:	4770      	bx	lr
	...

08014c68 <atanf>:
 8014c68:	b538      	push	{r3, r4, r5, lr}
 8014c6a:	ee10 5a10 	vmov	r5, s0
 8014c6e:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8014c72:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 8014c76:	eef0 7a40 	vmov.f32	s15, s0
 8014c7a:	db0f      	blt.n	8014c9c <atanf+0x34>
 8014c7c:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8014c80:	dd04      	ble.n	8014c8c <atanf+0x24>
 8014c82:	ee70 7a00 	vadd.f32	s15, s0, s0
 8014c86:	eeb0 0a67 	vmov.f32	s0, s15
 8014c8a:	bd38      	pop	{r3, r4, r5, pc}
 8014c8c:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8014dc4 <atanf+0x15c>
 8014c90:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 8014dc8 <atanf+0x160>
 8014c94:	2d00      	cmp	r5, #0
 8014c96:	fe77 7a80 	vselgt.f32	s15, s15, s0
 8014c9a:	e7f4      	b.n	8014c86 <atanf+0x1e>
 8014c9c:	4b4b      	ldr	r3, [pc, #300]	; (8014dcc <atanf+0x164>)
 8014c9e:	429c      	cmp	r4, r3
 8014ca0:	dc10      	bgt.n	8014cc4 <atanf+0x5c>
 8014ca2:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 8014ca6:	da0a      	bge.n	8014cbe <atanf+0x56>
 8014ca8:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8014dd0 <atanf+0x168>
 8014cac:	ee30 7a07 	vadd.f32	s14, s0, s14
 8014cb0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8014cb4:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8014cb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014cbc:	dce3      	bgt.n	8014c86 <atanf+0x1e>
 8014cbe:	f04f 33ff 	mov.w	r3, #4294967295
 8014cc2:	e013      	b.n	8014cec <atanf+0x84>
 8014cc4:	f000 f8a4 	bl	8014e10 <fabsf>
 8014cc8:	4b42      	ldr	r3, [pc, #264]	; (8014dd4 <atanf+0x16c>)
 8014cca:	429c      	cmp	r4, r3
 8014ccc:	dc4f      	bgt.n	8014d6e <atanf+0x106>
 8014cce:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 8014cd2:	429c      	cmp	r4, r3
 8014cd4:	dc41      	bgt.n	8014d5a <atanf+0xf2>
 8014cd6:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8014cda:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8014cde:	eea0 7a27 	vfma.f32	s14, s0, s15
 8014ce2:	2300      	movs	r3, #0
 8014ce4:	ee30 0a27 	vadd.f32	s0, s0, s15
 8014ce8:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8014cec:	1c5a      	adds	r2, r3, #1
 8014cee:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8014cf2:	eddf 5a39 	vldr	s11, [pc, #228]	; 8014dd8 <atanf+0x170>
 8014cf6:	ed9f 6a39 	vldr	s12, [pc, #228]	; 8014ddc <atanf+0x174>
 8014cfa:	ed9f 5a39 	vldr	s10, [pc, #228]	; 8014de0 <atanf+0x178>
 8014cfe:	ed9f 0a39 	vldr	s0, [pc, #228]	; 8014de4 <atanf+0x17c>
 8014d02:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8014d06:	eea7 6a25 	vfma.f32	s12, s14, s11
 8014d0a:	eddf 5a37 	vldr	s11, [pc, #220]	; 8014de8 <atanf+0x180>
 8014d0e:	eee6 5a07 	vfma.f32	s11, s12, s14
 8014d12:	ed9f 6a36 	vldr	s12, [pc, #216]	; 8014dec <atanf+0x184>
 8014d16:	eea5 6a87 	vfma.f32	s12, s11, s14
 8014d1a:	eddf 5a35 	vldr	s11, [pc, #212]	; 8014df0 <atanf+0x188>
 8014d1e:	eee6 5a07 	vfma.f32	s11, s12, s14
 8014d22:	ed9f 6a34 	vldr	s12, [pc, #208]	; 8014df4 <atanf+0x18c>
 8014d26:	eea5 6a87 	vfma.f32	s12, s11, s14
 8014d2a:	eddf 5a33 	vldr	s11, [pc, #204]	; 8014df8 <atanf+0x190>
 8014d2e:	eee7 5a05 	vfma.f32	s11, s14, s10
 8014d32:	ed9f 5a32 	vldr	s10, [pc, #200]	; 8014dfc <atanf+0x194>
 8014d36:	eea5 5a87 	vfma.f32	s10, s11, s14
 8014d3a:	eddf 5a31 	vldr	s11, [pc, #196]	; 8014e00 <atanf+0x198>
 8014d3e:	eee5 5a07 	vfma.f32	s11, s10, s14
 8014d42:	eea5 0a87 	vfma.f32	s0, s11, s14
 8014d46:	ee20 0a07 	vmul.f32	s0, s0, s14
 8014d4a:	eea6 0a26 	vfma.f32	s0, s12, s13
 8014d4e:	ee27 0a80 	vmul.f32	s0, s15, s0
 8014d52:	d121      	bne.n	8014d98 <atanf+0x130>
 8014d54:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8014d58:	e795      	b.n	8014c86 <atanf+0x1e>
 8014d5a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8014d5e:	ee30 7a67 	vsub.f32	s14, s0, s15
 8014d62:	ee30 0a27 	vadd.f32	s0, s0, s15
 8014d66:	2301      	movs	r3, #1
 8014d68:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8014d6c:	e7be      	b.n	8014cec <atanf+0x84>
 8014d6e:	4b25      	ldr	r3, [pc, #148]	; (8014e04 <atanf+0x19c>)
 8014d70:	429c      	cmp	r4, r3
 8014d72:	dc0b      	bgt.n	8014d8c <atanf+0x124>
 8014d74:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 8014d78:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8014d7c:	eea0 7a27 	vfma.f32	s14, s0, s15
 8014d80:	2302      	movs	r3, #2
 8014d82:	ee70 6a67 	vsub.f32	s13, s0, s15
 8014d86:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8014d8a:	e7af      	b.n	8014cec <atanf+0x84>
 8014d8c:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8014d90:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8014d94:	2303      	movs	r3, #3
 8014d96:	e7a9      	b.n	8014cec <atanf+0x84>
 8014d98:	4a1b      	ldr	r2, [pc, #108]	; (8014e08 <atanf+0x1a0>)
 8014d9a:	491c      	ldr	r1, [pc, #112]	; (8014e0c <atanf+0x1a4>)
 8014d9c:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8014da0:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8014da4:	ed93 7a00 	vldr	s14, [r3]
 8014da8:	ee30 0a47 	vsub.f32	s0, s0, s14
 8014dac:	2d00      	cmp	r5, #0
 8014dae:	ee70 7a67 	vsub.f32	s15, s0, s15
 8014db2:	ed92 0a00 	vldr	s0, [r2]
 8014db6:	ee70 7a67 	vsub.f32	s15, s0, s15
 8014dba:	bfb8      	it	lt
 8014dbc:	eef1 7a67 	vneglt.f32	s15, s15
 8014dc0:	e761      	b.n	8014c86 <atanf+0x1e>
 8014dc2:	bf00      	nop
 8014dc4:	3fc90fdb 	.word	0x3fc90fdb
 8014dc8:	bfc90fdb 	.word	0xbfc90fdb
 8014dcc:	3edfffff 	.word	0x3edfffff
 8014dd0:	7149f2ca 	.word	0x7149f2ca
 8014dd4:	3f97ffff 	.word	0x3f97ffff
 8014dd8:	3c8569d7 	.word	0x3c8569d7
 8014ddc:	3d4bda59 	.word	0x3d4bda59
 8014de0:	bd15a221 	.word	0xbd15a221
 8014de4:	be4ccccd 	.word	0xbe4ccccd
 8014de8:	3d886b35 	.word	0x3d886b35
 8014dec:	3dba2e6e 	.word	0x3dba2e6e
 8014df0:	3e124925 	.word	0x3e124925
 8014df4:	3eaaaaab 	.word	0x3eaaaaab
 8014df8:	bd6ef16b 	.word	0xbd6ef16b
 8014dfc:	bd9d8795 	.word	0xbd9d8795
 8014e00:	bde38e38 	.word	0xbde38e38
 8014e04:	401bffff 	.word	0x401bffff
 8014e08:	08015390 	.word	0x08015390
 8014e0c:	080153a0 	.word	0x080153a0

08014e10 <fabsf>:
 8014e10:	ee10 3a10 	vmov	r3, s0
 8014e14:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014e18:	ee00 3a10 	vmov	s0, r3
 8014e1c:	4770      	bx	lr
	...

08014e20 <nanf>:
 8014e20:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8014e28 <nanf+0x8>
 8014e24:	4770      	bx	lr
 8014e26:	bf00      	nop
 8014e28:	7fc00000 	.word	0x7fc00000

08014e2c <_init>:
 8014e2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014e2e:	bf00      	nop
 8014e30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014e32:	bc08      	pop	{r3}
 8014e34:	469e      	mov	lr, r3
 8014e36:	4770      	bx	lr

08014e38 <_fini>:
 8014e38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014e3a:	bf00      	nop
 8014e3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014e3e:	bc08      	pop	{r3}
 8014e40:	469e      	mov	lr, r3
 8014e42:	4770      	bx	lr
