

================================================================
== Vivado HLS Report for 'pp4fpga_cordic'
================================================================
* Date:           Wed Nov 18 11:40:01 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        pp4fpga_cordic
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.106 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|       24| 0.240 us | 0.240 us |   24|   24|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ITERATION  |       22|       22|         2|          1|          1|    22|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    392|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     120|    172|    -|
|Memory           |        1|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|     81|    -|
|Register         |        -|      -|      82|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      0|     202|    645|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-------------------------------+---------+-------+-----+-----+-----+
    |             Instance            |             Module            | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------------+-------------------------------+---------+-------+-----+-----+-----+
    |pp4fpga_cordic_AXILiteS_s_axi_U  |pp4fpga_cordic_AXILiteS_s_axi  |        0|      0|  120|  172|    0|
    +---------------------------------+-------------------------------+---------+-------+-----+-----+-----+
    |Total                            |                               |        0|      0|  120|  172|    0|
    +---------------------------------+-------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |cordic_phase_V_U  |pp4fpga_cordic_cobkb  |        1|  0|   0|    0|    64|   20|     1|         1280|
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                      |        1|  0|   0|    0|    64|   20|     1|         1280|
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln703_fu_216_p2        |     +    |      0|  0|  29|          22|          22|
    |current_cos_V_1_fu_204_p2  |     +    |      0|  0|  29|          22|          22|
    |current_sin_V_fu_188_p2    |     +    |      0|  0|  29|          22|          22|
    |j_fu_147_p2                |     +    |      0|  0|  15|           5|           1|
    |current_cos_V_fu_182_p2    |     -    |      0|  0|  29|          22|          22|
    |current_sin_V_1_fu_210_p2  |     -    |      0|  0|  29|          22|          22|
    |sub_ln703_fu_198_p2        |     -    |      0|  0|  29|          22|          22|
    |r_V_1_fu_168_p2            |   ashr   |      0|  0|  61|          22|          22|
    |r_V_fu_162_p2              |   ashr   |      0|  0|  61|          22|          22|
    |icmp_ln19_fu_141_p2        |   icmp   |      0|  0|  11|           5|           5|
    |current_cos_V_2_fu_230_p3  |  select  |      0|  0|  22|           1|          22|
    |current_sin_V_2_fu_222_p3  |  select  |      0|  0|  22|           1|          22|
    |select_ln1496_fu_238_p3    |  select  |      0|  0|  22|           1|          22|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 392|         192|         251|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |ap_phi_mux_ush_phi_fu_133_p4  |   9|          2|    5|         10|
    |p_Val2_2_reg_103              |   9|          2|   22|         44|
    |p_Val2_4_reg_93               |   9|          2|   22|         44|
    |p_Val2_s_reg_116              |   9|          2|   22|         44|
    |ush_reg_129                   |   9|          2|    5|         10|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  81|         17|   78|        159|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln19_reg_251        |   1|   0|    1|          0|
    |j_reg_255                |   5|   0|    5|          0|
    |p_Val2_2_reg_103         |  22|   0|   22|          0|
    |p_Val2_4_reg_93          |  22|   0|   22|          0|
    |p_Val2_s_reg_116         |  22|   0|   22|          0|
    |ush_reg_129              |   5|   0|    5|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  82|   0|   82|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |    6|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |    6|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |    AXILiteS    |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs | pp4fpga_cordic | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | pp4fpga_cordic | return value |
|interrupt               | out |    1| ap_ctrl_hs | pp4fpga_cordic | return value |
+------------------------+-----+-----+------------+----------------+--------------+

