$date
	Tue May 12 01:16:43 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module or_t8bit $end
$scope module o1 $end
$var wire 8 ! a [7:0] $end
$var wire 8 " b [7:0] $end
$var wire 8 # out [7:0] $end
$upscope $end
$upscope $end
$scope module or_t8bit $end
$var reg 8 $ a [7:0] $end
$upscope $end
$scope module or_t8bit $end
$var reg 8 % b [7:0] $end
$upscope $end
$scope module or_t8bit $end
$var wire 8 & out [7:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111111 &
b1001010 %
b11111111 $
b11111111 #
b1001010 "
b11111111 !
$end
#50
b11111111 "
b11111111 %
b0 !
b0 $
#100
b10000001 "
b10000001 %
b11111111 !
b11111111 $
#150
b10101010 "
b10101010 %
b1010101 !
b1010101 $
#200
b0 #
b0 &
b0 "
b0 %
b0 !
b0 $
#250
b11000100 #
b11000100 &
b1000000 "
b1000000 %
b10000100 !
b10000100 $
#300
b10001101 #
b10001101 &
b10000101 "
b10000101 %
b10001000 !
b10001000 $
#350
b10010111 #
b10010111 &
b10010111 "
b10010111 %
b10010000 !
b10010000 $
#400
