// Seed: 1712301474
module module_0 (
    output wor id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wire id_3,
    output tri id_4,
    input wand id_5,
    input wire id_6,
    input supply1 id_7,
    output wor id_8,
    output wire id_9,
    input supply0 id_10,
    input uwire id_11,
    output tri id_12
);
  assign id_0 = id_10;
  logic id_14;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd93
) (
    input tri0 id_0,
    output supply1 id_1,
    output tri1 _id_2,
    output wor id_3,
    input wor id_4
);
  wire [-1 : 1 'h0] id_6;
  logic [-1 : -1] id_7;
  ;
  logic [id_2 : 1] id_8 = id_8;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_0,
      id_3,
      id_0,
      id_0,
      id_0,
      id_3,
      id_3,
      id_4,
      id_0,
      id_3
  );
  assign modCall_1.id_9 = 0;
endmodule
