// Seed: 1502586964
module module_0 (
    output supply1 id_0,
    output uwire id_1,
    input tri id_2,
    output tri0 id_3,
    input tri id_4,
    input wor id_5,
    input tri0 id_6,
    input tri0 id_7
);
  always @(id_6 or 1) begin
    id_0 = id_6;
  end
endmodule
module module_1 (
    output wor id_0,
    output wire id_1,
    input supply1 id_2,
    output tri id_3,
    input supply1 id_4,
    input wor id_5
);
  reg id_7;
  module_0(
      id_3, id_1, id_5, id_0, id_5, id_2, id_5, id_4
  );
  supply0 id_8 = 1;
  initial begin
    id_7 <= 1;
  end
endmodule
