Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 51889ab1725a4b71a4bfd9c574dd27c6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.part_reg1
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.part_reg2
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.ALURes
Compiling module xil_defaultlib.part_reg3
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.part_reg4
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
