

create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[0]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[1]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[2]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[3]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[4]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[5]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[6]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[7]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[8]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[9]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[10]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[11]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[12]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[13]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[14]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[15]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[16]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[17]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[18]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[19]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[20]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[21]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[22]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[23]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[24]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[25]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[26]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[27]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[28]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[29]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[30]} {template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TDATA[31]}]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[0]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[1]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[2]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[3]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[4]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[5]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[6]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[7]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[8]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[9]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[10]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[11]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[12]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[13]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[14]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[15]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[16]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[17]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[18]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[19]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[20]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[21]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[22]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[23]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[24]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[25]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[26]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[27]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[28]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[29]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[30]} {template_design_wrapper_i/template_design_i/s_axis_1_TDATA[31]}]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[0]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[1]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[2]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[3]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[4]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[5]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[6]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[7]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[8]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[9]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[10]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[11]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[12]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[13]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[14]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[15]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[16]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[17]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[18]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[19]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[20]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[21]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[22]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[23]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[24]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[25]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[26]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[27]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[28]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[29]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[30]} {template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TDATA[31]}]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TLAST]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TREADY]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list template_design_wrapper_i/template_design_i/axis_data_fifo_0_M_AXIS_TVALID]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TLAST]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TREADY]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_m_axis_TVALID]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list template_design_wrapper_i/template_design_i/s_axis_1_TLAST]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list template_design_wrapper_i/template_design_i/s_axis_1_TREADY]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list template_design_wrapper_i/template_design_i/s_axis_1_TVALID]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets CLK]
