timestamp 1592912015
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
use via_dev$3 via_dev$3_0 1 0 -60589 0 1 88722
use via_dev via_dev_0 1 0 -60589 0 1 88408
use cap_mim$1 cap_mim$1_0[0:1:5640][0:1:5640] 1 0 -71041 0 1 77515
use ppolyf_u_high_Rs_resistor$3 ppolyf_u_high_Rs_resistor$3_0[0:4:2732][0:5:752] 1 0 -73369 0 1 72083
use ppolyf_u_high_Rs_resistor$2 ppolyf_u_high_Rs_resistor$2_0[0:6:1732][0:5:752] 1 0 -71833 0 1 67075
parameters nfet_10v0_asym l=l w=w a1=as p1=ps a2=ad p2=pd
parameters nfet_06v0_dss l=l w=w a1=as p1=ps a2=ad p2=pd l1=s_sab l2=d_sab
parameters nfet_05v0 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters nfet_06v0 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters pfet_10v0_asym l=l w=w a1=as p1=ps a2=ad p2=pd
parameters pfet_06v0_dss l=l w=w a1=as p1=ps a2=ad p2=pd l1=s_sab l2=d_sab
parameters pfet_05v0 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters pfet_06v0 l=l w=w a1=as p1=ps a2=ad p2=pd
port "VFB_res" 6 -87565 80040 -87565 80040 m4
port "IBIAS" 8 -87553 77282 -87553 77282 m4
port "LDO_EN" 7 -87536 79262 -87536 79262 m4
port "VOUT" 9 -57843 89004 -57843 89004 m4
port "VFB" 5 -87576 80274 -87576 80274 m4
port "VREF" 4 -87546 91713 -87546 91713 m4
port "VDD" 2 -87562 100479 -87562 100479 m5
port "VSS" 3 -87541 66660 -87541 66660 m5
node "m5_n66517_77995#" 1 527.651 -66517 77995 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 140096 3360
node "m5_n70561_82039#" 1 516.614 -70561 82039 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 140096 3360
node "m5_n66517_87435#" 1 495.67 -66517 87435 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 140096 3360
node "m5_n60589_88423#" 0 70.3952 -60589 88423 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34380 944
node "m4_n66517_77631#" 3 481.147 -66517 77631 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 89152 3296 0 0
node "m4_n70925_82039#" 3 460.727 -70925 82039 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 89152 3296 0 0
node "m4_n60589_87598#" 1 281.96 -60589 87598 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 81000 1980 0 0
node "m4_n66517_87831#" 3 326.233 -66517 87831 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 89152 3296 0 0
node "m1_n63839_67901#" 2 608.522 -63839 67901 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n65571_67901#" 2 595.083 -65571 67901 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n67303_67901#" 2 595.083 -67303 67901 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n69035_67901#" 2 595.083 -69035 67901 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n63839_68653#" 2 598.685 -63839 68653 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n65571_68653#" 2 583.368 -65571 68653 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n67303_68653#" 2 583.368 -67303 68653 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n69035_68653#" 2 586.441 -69035 68653 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n70219_68653#" 15 2568.61 -70219 68653 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45760 1968 458528 16488 0 0 0 0 0 0
node "m1_n63839_69405#" 2 570.78 -63839 69405 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n65571_69405#" 2 557.341 -65571 69405 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n67303_69405#" 2 557.341 -67303 69405 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n69035_69405#" 2 557.341 -69035 69405 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "VFB_res" 75 11577.3 -87565 80040 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36036 1594 956256 34600 708624 25644 869568 31168 0 0
node "m1_n70219_67901#" 24 5225.24 -70219 67901 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 695744 25072 101024 3720 0 0 0 0
node "m1_n63839_70157#" 2 750.742 -63839 70157 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37960 1668 34944 1360 0 0 0 0 0 0
node "m1_n65571_70157#" 2 735.948 -65571 70157 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37960 1668 34944 1360 0 0 0 0 0 0
node "m1_n67303_70157#" 2 735.948 -67303 70157 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37960 1668 34944 1360 0 0 0 0 0 0
node "m1_n69035_70157#" 2 735.948 -69035 70157 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37960 1668 34944 1360 0 0 0 0 0 0
node "m1_n87545_65867#" 1 285.902 -87545 65867 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32872 1286 0 0 0 0 0 0 0 0
node "m1_n63107_72157#" 2 656.719 -63107 72157 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n65839_72157#" 2 656.719 -65839 72157 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n68571_72157#" 2 656.719 -68571 72157 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n71303_72157#" 2 656.719 -71303 72157 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n73487_72157#" 23 3996.14 -73487 72157 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45760 1968 738528 26488 0 0 0 0 0 0
node "m1_n63107_72909#" 2 588.989 -63107 72909 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n65839_72909#" 2 588.989 -65839 72909 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n68571_72909#" 2 588.989 -68571 72909 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n71303_72909#" 2 588.989 -71303 72909 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n73487_72909#" 23 3326.03 -73487 72909 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45760 1968 738528 26488 0 0 0 0 0 0
node "m1_n63107_73661#" 2 588.734 -63107 73661 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n65839_73661#" 2 588.734 -65839 73661 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n68571_73661#" 2 588.734 -68571 73661 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n71303_73661#" 2 588.734 -71303 73661 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n73487_73661#" 23 3321.04 -73487 73661 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45760 1968 738528 26488 0 0 0 0 0 0
node "m1_n63107_74413#" 2 588.734 -63107 74413 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n65839_74413#" 2 588.734 -65839 74413 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n68571_74413#" 2 588.734 -68571 74413 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n71303_74413#" 2 588.734 -71303 74413 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n73487_74413#" 23 3326.03 -73487 74413 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45760 1968 738528 26488 0 0 0 0 0 0
node "m1_n63107_75165#" 2 589.16 -63107 75165 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n65839_75165#" 2 589.16 -65839 75165 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n68571_75165#" 2 589.16 -68571 75165 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n71303_75165#" 2 589.16 -71303 75165 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n73487_75165#" 23 4021.88 -73487 75165 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45760 1968 738528 26488 0 0 0 0 0 0
node "m1_n63107_75917#" 2 670.122 -63107 75917 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n65839_75917#" 2 670.122 -65839 75917 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n68571_75917#" 2 670.122 -68571 75917 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n71303_75917#" 2 664.239 -71303 75917 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n73487_75917#" 42 4442.25 -73487 75917 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17056 760 731864 26362 710752 25608 0 0 0 0
node "IBIAS" 30 2326 -87553 77282 m4 0 0 0 0 0 0 0 0 58400 1092 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 38128 1360 11368 518 36960 1432 349384 12590 0 0
node "a_n83949_74452#" 330 9811.15 -83949 74452 mvndif 0 0 0 0 0 0 0 0 292000 5168 0 0 633600 7936 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 266268 9766 334096 12828 453320 16526 0 0 0 0
node "a_n84169_78410#" 269 1807.41 -84169 78410 mvndif 0 0 0 0 0 0 0 0 12600 468 18480 548 249840 5600 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 117856 5024 873040 31516 144928 5400 0 0 0 0
node "a_n85031_78410#" 220 3655.93 -85031 78410 mvndif 0 0 0 0 0 0 0 0 12600 468 18480 548 206800 4472 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 150720 6288 974288 35132 132384 4952 0 0 0 0
node "LDO_EN" 81 2533.11 -87536 79262 m4 0 0 0 0 0 0 0 0 0 0 0 0 64720 1624 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 33808 1464 83776 3328 179928 6762 425040 15292 0 0
node "VOUT" 4905 16144.1 -57843 89004 m4 0 0 0 0 0 0 0 0 0 0 15400000 203080 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7808236 210014 1673084 60238 1153096 41854 795536 28524 0 0
node "VFB" 1357 25253.4 -87576 80274 m4 0 0 0 0 0 0 0 0 0 0 0 0 2002560 36736 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 319648 13440 362208 14504 3324944 119532 699552 25096 0 0
node "a_n83949_73102#" 1873 50376.4 -83949 73102 mvndif 0 0 0 0 0 0 0 0 4263200 67160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2480356 76010 1850744 69682 3716216 133842 0 0 0 0
node "VREF" 1342 31945.3 -87546 91713 m4 0 0 0 0 0 0 0 0 0 0 0 0 2002560 36736 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 322560 13552 459424 17976 2689904 96852 693280 24872 0 0
node "a_n83803_68196#" 570 21378.3 -83803 68196 p 0 0 0 0 0 0 0 0 131400 2676 338800 5016 707200 10272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 438864 15872 1583624 58462 2165072 78332 0 0 0 0
node "a_n83949_68256#" 8350 16037.6 -83949 68256 mvndif 0 0 0 0 0 0 0 0 219000 4752 1078000 16156 10196000 205920 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 991616 34184 3166576 115108 3201528 115782 5776 304 109824 2672
node "a_n83693_82724#" 1397 16875.6 -83693 82724 mvndif 0 0 0 0 0 0 0 0 2044000 32088 400400 6124 1036800 11968 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1611676 51278 1612688 60172 4887232 175776 0 0 0 0
node "a_n83693_84586#" 1682 16678.9 -83693 84586 mvndif 0 0 0 0 0 0 0 0 2044000 32088 400400 6124 2073600 23936 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1701756 55070 1960952 73058 5527536 198868 0 0 0 0
node "VDD" 29932 852225 -87562 100479 m5 284917655 96536 0 0 0 0 0 0 27650064 489652 24430560 337916 5184000 59840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 29899720 905988 3660584 135494 3806296 137562 80864 4256 2436192 55544
substrate "VSS" 0 0 -87541 66660 m5 0 0 653666173 220208 0 0 0 0 11646800 195760 30002896 774168 7034240 112576 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 33251928 1242062 7990688 298624 9377696 338976 115520 6080 2556224 58272
cap "m1_n65571_69405#" "m1_n63839_69405#" 14.1045
cap "a_n83949_68256#" "m1_n73487_75917#" 4431.36
cap "m1_n73487_74413#" "VOUT" 0.0968543
cap "m1_n73487_73661#" "m1_n65839_74413#" 62.3163
cap "VFB_res" "a_n83693_82724#" 301.631
cap "m5_n70561_82039#" "m4_n70925_82039#" 42.5913
cap "m1_n63107_72909#" "m1_n63107_72157#" 10.1769
cap "m1_n68571_74413#" "m1_n73487_74413#" 91.6936
cap "a_n83803_68196#" "a_n84169_78410#" 40.1863
cap "a_n84169_78410#" "VFB" 0.849614
cap "a_n83949_74452#" "a_n84169_78410#" 63.2929
cap "a_n83949_73102#" "VREF" 1009.23
cap "a_n83803_68196#" "a_n83693_82724#" 1507.95
cap "m1_n69035_69405#" "m1_n70219_67901#" 91.6936
cap "m1_n73487_72909#" "m1_n65839_73661#" 62.3163
cap "m1_n67303_69405#" "m1_n67303_70157#" 10.1769
cap "VFB" "a_n83693_82724#" 4274.33
cap "VDD" "m4_n60589_87598#" 3.55392
cap "m1_n69035_68653#" "m1_n67303_68653#" 14.1045
cap "m4_n60589_87598#" "VOUT" 11.5123
cap "m1_n73487_72157#" "m1_n65839_72909#" 62.3163
cap "m1_n73487_72909#" "m1_n71303_72909#" 91.6936
cap "m4_n60589_87598#" "a_n83949_68256#" 27.6602
cap "m1_n73487_72157#" "m1_n63107_72157#" 91.6936
cap "m1_n63107_74413#" "m1_n73487_73661#" 62.3163
cap "VDD" "LDO_EN" 810.365
cap "m1_n68571_72909#" "m1_n68571_72157#" 10.1769
cap "m1_n65571_68653#" "m1_n67303_68653#" 14.1045
cap "m1_n70219_67901#" "VOUT" 190.74
cap "m1_n73487_75917#" "m1_n71303_75917#" 5.68146
cap "m5_n66517_77995#" "m4_n66517_77631#" 42.5913
cap "a_n83949_68256#" "LDO_EN" 34.9958
cap "VFB_res" "m1_n70219_68653#" 189.253
cap "VFB_res" "a_n83803_68196#" 206.396
cap "VDD" "m5_n66517_87435#" 21.0787
cap "VFB_res" "VFB" 3366.05
cap "m1_n65571_68653#" "m1_n63839_68653#" 14.1045
cap "m1_n68571_72909#" "m1_n73487_72157#" 62.3163
cap "m1_n71303_75165#" "m1_n71303_74413#" 10.1769
cap "m1_n70219_67901#" "m1_n65571_70157#" 58.9853
cap "m1_n71303_75165#" "m1_n73487_74413#" 62.3163
cap "m5_n66517_87435#" "VOUT" 1.66805
cap "VOUT" "m1_n73487_75165#" 0.167008
cap "m1_n73487_72157#" "m1_n65839_72157#" 91.6936
cap "m1_n73487_74413#" "m1_n65839_74413#" 91.6936
cap "VDD" "a_n83693_84586#" 22710.5
cap "m5_n66517_87435#" "a_n83949_68256#" 3.49832
cap "m1_n67303_69405#" "m1_n70219_68653#" 62.3163
cap "m1_n63107_72909#" "m1_n63107_73661#" 10.1769
cap "m1_n68571_75917#" "m1_n73487_75165#" 62.3163
cap "VOUT" "a_n83693_84586#" 1.1474
cap "m1_n65839_73661#" "m1_n65839_74413#" 10.1769
cap "VDD" "VOUT" 52143.8
cap "a_n85031_78410#" "IBIAS" 12.3614
cap "a_n83803_68196#" "VFB" 3.41182
cap "a_n83949_68256#" "a_n83693_84586#" 11693.2
cap "VDD" "a_n83949_68256#" 35573.5
cap "a_n83949_74452#" "a_n83803_68196#" 100.917
cap "a_n85031_78410#" "a_n83949_73102#" 109.191
cap "m1_n69035_67901#" "m1_n67303_67901#" 14.1045
cap "m1_n63107_73661#" "m1_n73487_73661#" 91.6936
cap "a_n83949_68256#" "VOUT" 7174.08
cap "m1_n65571_69405#" "m1_n70219_67901#" 91.6936
cap "m1_n65839_73661#" "m1_n65839_72909#" 10.1769
cap "VFB_res" "m1_n73487_73661#" 0.0748767
cap "m1_n68571_74413#" "m1_n68571_73661#" 10.1769
cap "m1_n63839_69405#" "m1_n63839_70157#" 10.1769
cap "VOUT" "m1_n65571_70157#" 5.4212
cap "m1_n73487_72909#" "VOUT" 0.0968543
cap "m1_n65571_67901#" "m1_n67303_67901#" 14.1045
cap "IBIAS" "a_n84169_78410#" 53.8073
cap "m1_n73487_72909#" "m1_n68571_73661#" 62.3163
cap "m1_n67303_70157#" "m1_n69035_70157#" 15.4404
cap "m1_n63107_74413#" "m1_n73487_74413#" 91.6936
cap "a_n83949_73102#" "a_n84169_78410#" 94.0273
cap "m4_n66517_87831#" "m1_n73487_75917#" 8.12194
cap "m1_n65839_75165#" "m1_n65839_75917#" 10.1769
cap "VREF" "a_n83693_84586#" 3223.81
cap "VDD" "VREF" 630.596
cap "m1_n73487_75917#" "a_n84169_78410#" 0.117263
cap "VFB_res" "m1_n73487_72157#" 0.132652
cap "m1_n65571_67901#" "m1_n63839_67901#" 14.1045
cap "m1_n73487_75165#" "m1_n71303_75917#" 62.3163
cap "a_n83949_73102#" "a_n83693_82724#" 9224.51
cap "m1_n69035_68653#" "m1_n69035_69405#" 10.1769
cap "a_n83949_68256#" "VREF" 62.8764
cap "m1_n73487_75917#" "a_n83693_82724#" 0.631464
cap "m4_n70925_82039#" "m1_n73487_75917#" 5.45243
cap "m1_n69035_67901#" "m1_n70219_67901#" 14.1045
cap "m1_n71303_75165#" "m1_n73487_75165#" 91.6936
cap "m1_n68571_75165#" "m1_n73487_74413#" 62.3163
cap "m1_n71303_73661#" "m1_n73487_73661#" 91.6936
cap "m1_n63839_69405#" "m1_n70219_68653#" 64.1939
cap "m1_n73487_74413#" "m1_n63107_75165#" 62.3163
cap "m5_n60589_88423#" "m1_n73487_75917#" 4.20127
cap "m1_n65571_69405#" "m1_n65571_70157#" 10.1769
cap "a_n85031_78410#" "LDO_EN" 702.598
cap "m1_n67303_68653#" "m1_n70219_68653#" 91.6936
cap "m1_n67303_68653#" "m1_n67303_69405#" 10.1769
cap "VFB_res" "a_n83949_73102#" 265.69
cap "m1_n63107_72909#" "m1_n73487_72157#" 62.3163
cap "m5_n70561_82039#" "m1_n73487_75917#" 6.85109
cap "VFB_res" "m1_n73487_75917#" 1.4762
cap "VFB_res" "m1_n73487_74413#" 0.0748767
cap "a_n83803_68196#" "IBIAS" 83.8794
cap "m1_n67303_67901#" "VFB_res" 57.5468
cap "m1_n63839_68653#" "m1_n70219_68653#" 91.6936
cap "m1_n63107_75917#" "m1_n73487_75165#" 62.3163
cap "a_n84169_78410#" "LDO_EN" 124.195
cap "m1_n73487_72157#" "m1_n68571_72157#" 91.6936
cap "a_n85031_78410#" "a_n83693_84586#" 35.0867
cap "a_n83949_73102#" "a_n83803_68196#" 3173.37
cap "a_n83949_74452#" "IBIAS" 374.93
cap "VDD" "a_n85031_78410#" 4857.69
cap "a_n83949_73102#" "VFB" 2741.26
cap "a_n85031_78410#" "VOUT" 0.241748
cap "m1_n73487_75917#" "a_n83803_68196#" 0.211938
cap "a_n83949_74452#" "a_n83949_73102#" 1673.93
cap "m5_n60589_88423#" "m4_n60589_87598#" 34.646
cap "m4_n66517_87831#" "m5_n66517_87435#" 42.5913
cap "m1_n70219_67901#" "m1_n67303_70157#" 58.9853
cap "a_n83949_68256#" "a_n85031_78410#" 98.6597
cap "m1_n63839_67901#" "VFB_res" 59.4244
cap "m1_n73487_72909#" "m1_n65839_72909#" 91.6936
cap "m1_n70219_67901#" "m1_n63839_70157#" 60.8629
cap "VDD" "m4_n66517_87831#" 22.9203
cap "a_n84169_78410#" "a_n83693_84586#" 322.531
cap "m1_n73487_74413#" "m1_n65839_75165#" 62.3163
cap "VDD" "a_n84169_78410#" 2676.64
cap "m1_n68571_72909#" "m1_n68571_73661#" 10.1769
cap "m1_n71303_75165#" "m1_n71303_75917#" 10.1769
cap "m4_n66517_87831#" "VOUT" 101.317
cap "m1_n68571_75165#" "m1_n73487_75165#" 91.6936
cap "m1_n65571_68653#" "m1_n65571_69405#" 10.1769
cap "m1_n71303_73661#" "m1_n71303_74413#" 10.1769
cap "VOUT" "a_n84169_78410#" 0.240957
cap "m4_n66517_87831#" "a_n83949_68256#" 4.10936
cap "m1_n63107_75165#" "m1_n73487_75165#" 91.6936
cap "a_n83693_82724#" "a_n83693_84586#" 36087.3
cap "a_n83949_68256#" "a_n84169_78410#" 578.048
cap "VDD" "a_n83693_82724#" 15790.2
cap "VDD" "m4_n70925_82039#" 1.89933
cap "m4_n70925_82039#" "a_n83693_84586#" 1.11951
cap "m1_n70219_67901#" "VFB_res" 1124.05
cap "VOUT" "a_n83693_82724#" 1.7394
cap "VFB_res" "LDO_EN" 693.179
cap "m4_n70925_82039#" "VOUT" 2.3471
cap "m1_n73487_72157#" "m1_n71303_72157#" 91.6936
cap "m1_n68571_72909#" "m1_n73487_72909#" 91.6936
cap "a_n83949_68256#" "a_n83693_82724#" 818.059
cap "m1_n67303_70157#" "VOUT" 5.4212
cap "m1_n71303_73661#" "m1_n71303_72909#" 10.1769
cap "m4_n70925_82039#" "a_n83949_68256#" 0.964042
cap "m1_n73487_73661#" "m1_n71303_74413#" 62.3163
cap "m1_n68571_75165#" "m1_n68571_75917#" 10.1769
cap "m1_n73487_74413#" "m1_n73487_73661#" 690.584
cap "VDD" "m5_n60589_88423#" 20.4031
cap "VOUT" "m1_n63839_70157#" 5.4212
cap "m1_n69035_67901#" "m1_n69035_68653#" 38.5173
cap "m1_n70219_67901#" "m1_n70219_68653#" 368.263
cap "m1_n70219_67901#" "m1_n67303_69405#" 91.6936
cap "m1_n69035_69405#" "VFB_res" 14.1045
cap "m1_n65839_73661#" "m1_n73487_73661#" 91.6936
cap "m1_n68571_75165#" "m1_n68571_74413#" 10.1769
cap "m5_n60589_88423#" "VOUT" 6.78783
cap "VFB_res" "m1_n73487_75165#" 0.132652
cap "m1_n63839_68653#" "m1_n63839_69405#" 10.1769
cap "a_n83803_68196#" "LDO_EN" 39.0063
cap "m5_n60589_88423#" "a_n83949_68256#" 150.262
cap "LDO_EN" "VFB" 0.477994
cap "m1_n67303_70157#" "m1_n65571_70157#" 15.4404
cap "a_n83949_74452#" "LDO_EN" 10.2345
cap "VDD" "m5_n70561_82039#" 2.78833
cap "VFB_res" "a_n83693_84586#" 79.8404
cap "m1_n69035_69405#" "m1_n70219_68653#" 62.3163
cap "VDD" "VFB_res" 1119.57
cap "m1_n69035_69405#" "m1_n67303_69405#" 14.1045
cap "m1_n65571_70157#" "m1_n63839_70157#" 15.4404
cap "VREF" "a_n83693_82724#" 3701.29
cap "m5_n70561_82039#" "VOUT" 3.19765
cap "VFB_res" "VOUT" 5380.59
cap "VFB_res" "a_n83949_68256#" 132.233
cap "m4_n66517_77631#" "m1_n65839_75917#" 1.6319
cap "m1_n73487_72157#" "m1_n71303_72909#" 62.3163
cap "m1_n73487_72909#" "m1_n63107_73661#" 62.3163
cap "m1_n65571_67901#" "m1_n65571_68653#" 38.5173
cap "a_n83803_68196#" "a_n83693_84586#" 3962.76
cap "a_n83949_73102#" "IBIAS" 34.2034
cap "VDD" "a_n83803_68196#" 4007.1
cap "m1_n65839_75165#" "m1_n73487_75165#" 91.6936
cap "VFB" "a_n83693_84586#" 2617.43
cap "m1_n67303_67901#" "m1_n67303_68653#" 38.5173
cap "VDD" "VFB" 13.3311
cap "VFB_res" "m1_n73487_72909#" 0.0748767
cap "VDD" "a_n83949_74452#" 1.38088
cap "VOUT" "a_n83803_68196#" 0.621787
cap "m1_n73487_75165#" "m1_n65839_75917#" 62.3163
cap "a_n83949_68256#" "a_n83803_68196#" 19550.5
cap "a_n83949_68256#" "VFB" 2.03449
cap "a_n83949_68256#" "a_n83949_74452#" 0.0758571
cap "m1_n71303_72909#" "m1_n71303_72157#" 10.1769
cap "m1_n73487_74413#" "m1_n73487_75917#" 0.0527737
cap "m1_n65839_72909#" "m1_n65839_72157#" 10.1769
cap "m1_n73487_74413#" "m1_n71303_74413#" 91.6936
cap "m1_n70219_67901#" "m1_n63839_69405#" 91.6936
cap "m1_n63839_67901#" "m1_n63839_68653#" 38.5173
cap "a_n85031_78410#" "a_n84169_78410#" 7818.43
cap "a_n83803_68196#" "VREF" 47.1621
cap "m1_n73487_72909#" "m1_n71303_73661#" 62.3163
cap "VOUT" "m1_n73487_73661#" 0.0968543
cap "VFB" "VREF" 12323.6
cap "m1_n65571_69405#" "m1_n70219_68653#" 62.3163
cap "m1_n70219_67901#" "m1_n69035_70157#" 58.9853
cap "m1_n68571_73661#" "m1_n73487_73661#" 91.6936
cap "m1_n65571_69405#" "m1_n67303_69405#" 14.1045
cap "a_n85031_78410#" "a_n83693_82724#" 35.2444
cap "m1_n63107_72909#" "m1_n73487_72909#" 91.6936
cap "m1_n68571_74413#" "m1_n73487_73661#" 62.3163
cap "m4_n60589_87598#" "m1_n73487_75917#" 2.44348
cap "m1_n63107_75917#" "m1_n63107_75165#" 10.1769
cap "m1_n69035_68653#" "m1_n70219_68653#" 103.601
cap "m1_n69035_69405#" "m1_n69035_70157#" 10.1769
cap "VOUT" "m1_n73487_72157#" 32.2084
cap "IBIAS" "LDO_EN" 6.71027
cap "m1_n73487_72909#" "m1_n73487_73661#" 690.584
cap "m1_n63107_74413#" "m1_n63107_75165#" 10.1769
cap "a_n83949_73102#" "LDO_EN" 972.246
cap "m1_n69035_67901#" "VFB_res" 57.5468
cap "a_n84169_78410#" "a_n83693_82724#" 1087.67
cap "m1_n65571_68653#" "m1_n70219_68653#" 91.6936
cap "m1_n73487_72909#" "m1_n73487_72157#" 690.584
cap "VOUT" "m1_n69035_70157#" 20.8628
cap "VFB_res" "a_n85031_78410#" 110.722
cap "m4_n70925_82039#" "a_n83693_82724#" 1.31562
cap "m1_n63107_74413#" "m1_n63107_73661#" 10.1769
cap "m1_n65571_67901#" "VFB_res" 57.5468
cap "m1_n65839_75165#" "m1_n65839_74413#" 10.1769
cap "VDD" "IBIAS" 1.31588
cap "m5_n66517_87435#" "m1_n73487_75917#" 6.61283
cap "m1_n73487_75917#" "m1_n73487_75165#" 170.63
cap "a_n83949_73102#" "a_n83693_84586#" 22008
cap "VDD" "a_n83949_73102#" 125.777
cap "m1_n73487_74413#" "m1_n73487_75165#" 690.584
cap "a_n83949_68256#" "IBIAS" 0.117716
cap "m1_n73487_75917#" "a_n83693_84586#" 0.412226
cap "VDD" "m1_n73487_75917#" 750.771
cap "a_n85031_78410#" "a_n83803_68196#" 50.6673
cap "a_n85031_78410#" "VFB" 3.07836
cap "a_n83949_68256#" "a_n83949_73102#" 1353.39
cap "m1_n73487_75917#" "VOUT" 5749.37
cap "a_n83949_74452#" "a_n85031_78410#" 31.7092
cap "VFB_res" "a_n84169_78410#" 151.603
device msubckt nfet_05v0 -79027 67256 -79026 67257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -80221 67256 -80220 67257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -81415 67256 -81414 67257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -82609 67256 -82608 67257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -83803 67256 -83802 67257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -84997 67256 -84996 67257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -79027 68256 -79026 68257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -80221 68256 -80220 68257 l=200 w=250 "VSS" "a_n83803_68196#" 400 0 "a_n83949_68256#" 250 36500,792 "VSS" 250 36500,792
device msubckt nfet_05v0 -81415 68256 -81414 68257 l=200 w=250 "VSS" "a_n83803_68196#" 400 0 "a_n83803_68196#" 250 36500,792 "VSS" 250 36500,792
device msubckt nfet_05v0 -82609 68256 -82608 68257 l=200 w=250 "VSS" "a_n83803_68196#" 400 0 "a_n83949_68256#" 250 36500,792 "VSS" 250 36500,792
device msubckt nfet_05v0 -83803 68256 -83802 68257 l=200 w=250 "VSS" "a_n83803_68196#" 400 0 "a_n83949_68256#" 250 36500,792 "VSS" 250 36500,792
device msubckt nfet_05v0 -84997 68256 -84996 68257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -79027 69256 -79026 69257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -80221 69256 -80220 69257 l=200 w=250 "VSS" "a_n83803_68196#" 400 0 "a_n83949_68256#" 250 36500,792 "VSS" 250 36500,792
device msubckt nfet_05v0 -81415 69256 -81414 69257 l=200 w=250 "VSS" "a_n83803_68196#" 400 0 "a_n83949_68256#" 250 36500,792 "VSS" 250 36500,792
device msubckt nfet_05v0 -82609 69256 -82608 69257 l=200 w=250 "VSS" "a_n83803_68196#" 400 0 "a_n83803_68196#" 250 36500,792 "VSS" 250 36500,792
device msubckt nfet_05v0 -83803 69256 -83802 69257 l=200 w=250 "VSS" "a_n83803_68196#" 400 0 "a_n83949_68256#" 250 36500,792 "VSS" 250 36500,792
device msubckt nfet_05v0 -84997 69256 -84996 69257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -79027 70256 -79026 70257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -80221 70256 -80220 70257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -81415 70256 -81414 70257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -82609 70256 -82608 70257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -83803 70256 -83802 70257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -84997 70256 -84996 70257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -81415 71752 -81414 71753 l=200 w=600 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 1200 87600,1492
device msubckt nfet_05v0 -82609 71752 -82608 71753 l=200 w=600 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 1200 87600,1492
device msubckt nfet_05v0 -83803 71752 -83802 71753 l=200 w=600 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 1200 87600,1492
device msubckt nfet_05v0 -84997 71752 -84996 71753 l=200 w=600 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 1200 87600,1492
device msubckt nfet_05v0 -81415 73102 -81414 73103 l=200 w=600 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 1200 87600,1492
device msubckt nfet_05v0 -82609 73102 -82608 73103 l=200 w=600 "VSS" "a_n83949_74452#" 400 0 "a_n83949_74452#" 600 87600,1492 "VSS" 600 87600,1492
device msubckt nfet_05v0 -83803 73102 -83802 73103 l=200 w=600 "VSS" "a_n83949_74452#" 400 0 "a_n83949_73102#" 600 87600,1492 "VSS" 600 87600,1492
device msubckt nfet_05v0 -84997 73102 -84996 73103 l=200 w=600 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 1200 87600,1492
device msubckt nfet_05v0 -81415 74452 -81414 74453 l=200 w=600 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 1200 87600,1492
device msubckt nfet_05v0 -82609 74452 -82608 74453 l=200 w=600 "VSS" "a_n83949_74452#" 400 0 "a_n83949_73102#" 600 87600,1492 "VSS" 600 87600,1492
device msubckt nfet_05v0 -83803 74452 -83802 74453 l=200 w=600 "VSS" "a_n83949_74452#" 400 0 "a_n83949_74452#" 600 87600,1492 "VSS" 600 87600,1492
device msubckt nfet_05v0 -84997 74452 -84996 74453 l=200 w=600 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 1200 87600,1492
device msubckt nfet_05v0 -81415 75802 -81414 75803 l=200 w=600 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 1200 87600,1492
device msubckt nfet_05v0 -82609 75802 -82608 75803 l=200 w=600 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 1200 87600,1492
device msubckt nfet_05v0 -83803 75802 -83802 75803 l=200 w=600 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 1200 87600,1492
device msubckt nfet_05v0 -84997 75802 -84996 75803 l=200 w=600 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 1200 87600,1492
device msubckt pfet_05v0 -74547 78074 -74546 78075 l=100 w=400 "VDD" "a_n84169_78410#" 200 0 "a_n83949_68256#" 400 61600,1108 "VDD" 400 61600,1108
device msubckt pfet_05v0 -75717 78074 -75716 78075 l=100 w=400 "VDD" "a_n84169_78410#" 200 0 "a_n83693_82724#" 400 61600,1108 "VDD" 400 61600,1108
device msubckt pfet_05v0 -76887 78074 -76886 78075 l=100 w=400 "VDD" "a_n84169_78410#" 200 0 "a_n83693_84586#" 400 61600,1108 "VDD" 400 61600,1108
device msubckt pfet_05v0 -78057 78074 -78056 78075 l=100 w=120 "VDD" "a_n85031_78410#" 200 0 "a_n84169_78410#" 120 18480,548 "VDD" 120 18480,548
device msubckt pfet_05v0 -79227 78074 -79226 78075 l=100 w=120 "VDD" "LDO_EN" 200 0 "a_n85031_78410#" 120 18480,548 "VDD" 120 18480,548
device msubckt nfet_05v0 -81437 78096 -81436 78097 l=120 w=400 "VSS" "a_n84169_78410#" 240 0 "IBIAS" 400 58400,1092 "a_n83949_74452#" 400 58400,1092
device msubckt nfet_05v0 -82299 78096 -82298 78097 l=120 w=400 "VSS" "a_n85031_78410#" 240 0 "a_n83949_74452#" 400 58400,1092 "VSS" 400 58400,1092
device msubckt nfet_05v0 -83161 78096 -83160 78097 l=120 w=400 "VSS" "a_n85031_78410#" 240 0 "a_n83803_68196#" 400 58400,1092 "VSS" 400 58400,1092
device msubckt nfet_05v0 -84023 78412 -84022 78413 l=120 w=84 "VSS" "a_n85031_78410#" 240 0 "a_n84169_78410#" 84 12600,468 "VSS" 84 12600,468
device msubckt nfet_05v0 -84885 78412 -84884 78413 l=120 w=84 "VSS" "LDO_EN" 240 0 "a_n85031_78410#" 84 12600,468 "VSS" 84 12600,468
device msubckt pfet_05v0 -60759 89693 -60758 89694 l=100 w=10000 "VDD" "a_n83949_68256#" 200 0 "VOUT" 10000 1540000,20308 "VDD" 10000 1540000,20308
device msubckt pfet_05v0 -61929 89693 -61928 89694 l=100 w=10000 "VDD" "a_n83949_68256#" 200 0 "VOUT" 10000 1540000,20308 "VDD" 10000 1540000,20308
device msubckt pfet_05v0 -63099 89693 -63098 89694 l=100 w=10000 "VDD" "a_n83949_68256#" 200 0 "VOUT" 10000 1540000,20308 "VDD" 10000 1540000,20308
device msubckt pfet_05v0 -64269 89693 -64268 89694 l=100 w=10000 "VDD" "a_n83949_68256#" 200 0 "VOUT" 10000 1540000,20308 "VDD" 10000 1540000,20308
device msubckt pfet_05v0 -65439 89693 -65438 89694 l=100 w=10000 "VDD" "a_n83949_68256#" 200 0 "VOUT" 10000 1540000,20308 "VDD" 10000 1540000,20308
device msubckt pfet_05v0 -66609 89693 -66608 89694 l=100 w=10000 "VDD" "a_n83949_68256#" 200 0 "VOUT" 10000 1540000,20308 "VDD" 10000 1540000,20308
device msubckt pfet_05v0 -67779 89693 -67778 89694 l=100 w=10000 "VDD" "a_n83949_68256#" 200 0 "VOUT" 10000 1540000,20308 "VDD" 10000 1540000,20308
device msubckt pfet_05v0 -68949 89693 -68948 89694 l=100 w=10000 "VDD" "a_n83949_68256#" 200 0 "VOUT" 10000 1540000,20308 "VDD" 10000 1540000,20308
device msubckt pfet_05v0 -70119 89693 -70118 89694 l=100 w=10000 "VDD" "a_n83949_68256#" 200 0 "VOUT" 10000 1540000,20308 "VDD" 10000 1540000,20308
device msubckt pfet_05v0 -71289 89693 -71288 89694 l=100 w=10000 "VDD" "a_n83949_68256#" 200 0 "VOUT" 10000 1540000,20308 "VDD" 10000 1540000,20308
device msubckt nfet_05v0 -73397 80862 -73396 80863 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -74847 80862 -74846 80863 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -73397 82724 -73396 82725 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -74847 82724 -74846 82725 l=120 w=1000 "VSS" "VREF" 240 0 "a_n83693_82724#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -73397 84586 -73396 84587 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -74847 84586 -74846 84587 l=120 w=1000 "VSS" "VFB" 240 0 "a_n83693_84586#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -73397 86448 -73396 86449 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -74847 86448 -74846 86449 l=120 w=1000 "VSS" "VFB" 240 0 "a_n83693_84586#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -73397 88310 -73396 88311 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -74847 88310 -74846 88311 l=120 w=1000 "VSS" "VREF" 240 0 "a_n83693_82724#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -73397 90172 -73396 90173 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -74847 90172 -74846 90173 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -76297 80862 -76296 80863 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -76297 82724 -76296 82725 l=120 w=1000 "VSS" "VFB" 240 0 "a_n83693_84586#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -76297 84586 -76296 84587 l=120 w=1000 "VSS" "VREF" 240 0 "a_n83693_82724#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -76297 86448 -76296 86449 l=120 w=1000 "VSS" "VREF" 240 0 "a_n83693_82724#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -76297 88310 -76296 88311 l=120 w=1000 "VSS" "VFB" 240 0 "a_n83693_84586#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -76297 90172 -76296 90173 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -77747 80862 -77746 80863 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -77747 82724 -77746 82725 l=120 w=1000 "VSS" "VREF" 240 0 "a_n83693_82724#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -77747 84586 -77746 84587 l=120 w=1000 "VSS" "VFB" 240 0 "a_n83693_84586#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -77747 86448 -77746 86449 l=120 w=1000 "VSS" "VFB" 240 0 "a_n83693_84586#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -77747 88310 -77746 88311 l=120 w=1000 "VSS" "VREF" 240 0 "a_n83693_82724#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -77747 90172 -77746 90173 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -79197 80862 -79196 80863 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -79197 82724 -79196 82725 l=120 w=1000 "VSS" "VFB" 240 0 "a_n83693_84586#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -79197 84586 -79196 84587 l=120 w=1000 "VSS" "VREF" 240 0 "a_n83693_82724#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -79197 86448 -79196 86449 l=120 w=1000 "VSS" "VREF" 240 0 "a_n83693_82724#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -79197 88310 -79196 88311 l=120 w=1000 "VSS" "VFB" 240 0 "a_n83693_84586#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -79197 90172 -79196 90173 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -80647 80862 -80646 80863 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -80647 82724 -80646 82725 l=120 w=1000 "VSS" "VREF" 240 0 "a_n83693_82724#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -80647 84586 -80646 84587 l=120 w=1000 "VSS" "VFB" 240 0 "a_n83693_84586#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -80647 86448 -80646 86449 l=120 w=1000 "VSS" "VFB" 240 0 "a_n83693_84586#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -80647 88310 -80646 88311 l=120 w=1000 "VSS" "VREF" 240 0 "a_n83693_82724#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -80647 90172 -80646 90173 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -82097 80862 -82096 80863 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -82097 82724 -82096 82725 l=120 w=1000 "VSS" "VFB" 240 0 "a_n83693_84586#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -82097 84586 -82096 84587 l=120 w=1000 "VSS" "VREF" 240 0 "a_n83693_82724#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -82097 86448 -82096 86449 l=120 w=1000 "VSS" "VREF" 240 0 "a_n83693_82724#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -82097 88310 -82096 88311 l=120 w=1000 "VSS" "VFB" 240 0 "a_n83693_84586#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -82097 90172 -82096 90173 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -83547 80862 -83546 80863 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -84997 80862 -84996 80863 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -83547 82724 -83546 82725 l=120 w=1000 "VSS" "VREF" 240 0 "a_n83693_82724#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -84997 82724 -84996 82725 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -83547 84586 -83546 84587 l=120 w=1000 "VSS" "VFB" 240 0 "a_n83693_84586#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -84997 84586 -84996 84587 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -83547 86448 -83546 86449 l=120 w=1000 "VSS" "VFB" 240 0 "a_n83693_84586#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -84997 86448 -84996 86449 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -83547 88310 -83546 88311 l=120 w=1000 "VSS" "VREF" 240 0 "a_n83693_82724#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -84997 88310 -84996 88311 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -83547 90172 -83546 90173 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -84997 90172 -84996 90173 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt pfet_05v0 -74181 92738 -74180 92739 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -75703 92738 -75702 92739 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -77225 92738 -77224 92739 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -78747 92738 -78746 92739 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -80269 92738 -80268 92739 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -81791 92738 -81790 92739 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -83313 92738 -83312 92739 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -84835 92738 -84834 92739 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -74181 94706 -74180 94707 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -75703 94706 -75702 94707 l=200 w=1100 "VDD" "a_n83693_84586#" 400 0 "a_n83949_68256#" 1100 169400,2508 "VDD" 1100 169400,2508
device msubckt pfet_05v0 -77225 94706 -77224 94707 l=200 w=1100 "VDD" "a_n83693_84586#" 400 0 "a_n83693_84586#" 1100 169400,2508 "VDD" 1100 169400,2508
device msubckt pfet_05v0 -78747 94706 -78746 94707 l=200 w=1100 "VDD" "a_n83693_82724#" 400 0 "a_n83803_68196#" 1100 169400,2508 "VDD" 1100 169400,2508
device msubckt pfet_05v0 -80269 94706 -80268 94707 l=200 w=1100 "VDD" "a_n83693_82724#" 400 0 "a_n83693_82724#" 1100 169400,2508 "VDD" 1100 169400,2508
device msubckt pfet_05v0 -81791 94706 -81790 94707 l=200 w=1100 "VDD" "a_n83693_84586#" 400 0 "a_n83949_68256#" 1100 169400,2508 "VDD" 1100 169400,2508
device msubckt pfet_05v0 -83313 94706 -83312 94707 l=200 w=1100 "VDD" "a_n83693_84586#" 400 0 "a_n83949_68256#" 1100 169400,2508 "VDD" 1100 169400,2508
device msubckt pfet_05v0 -84835 94706 -84834 94707 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -74181 96674 -74180 96675 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -75703 96674 -75702 96675 l=200 w=1100 "VDD" "a_n83693_84586#" 400 0 "a_n83949_68256#" 1100 169400,2508 "VDD" 1100 169400,2508
device msubckt pfet_05v0 -77225 96674 -77224 96675 l=200 w=1100 "VDD" "a_n83693_84586#" 400 0 "a_n83949_68256#" 1100 169400,2508 "VDD" 1100 169400,2508
device msubckt pfet_05v0 -78747 96674 -78746 96675 l=200 w=1100 "VDD" "a_n83693_82724#" 400 0 "a_n83693_82724#" 1100 169400,2508 "VDD" 1100 169400,2508
device msubckt pfet_05v0 -80269 96674 -80268 96675 l=200 w=1100 "VDD" "a_n83693_82724#" 400 0 "a_n83803_68196#" 1100 169400,2508 "VDD" 1100 169400,2508
device msubckt pfet_05v0 -81791 96674 -81790 96675 l=200 w=1100 "VDD" "a_n83693_84586#" 400 0 "a_n83693_84586#" 1100 169400,2508 "VDD" 1100 169400,2508
device msubckt pfet_05v0 -83313 96674 -83312 96675 l=200 w=1100 "VDD" "a_n83693_84586#" 400 0 "a_n83949_68256#" 1100 169400,2508 "VDD" 1100 169400,2508
device msubckt pfet_05v0 -84835 96674 -84834 96675 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -74181 98642 -74180 98643 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -75703 98642 -75702 98643 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -77225 98642 -77224 98643 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -78747 98642 -78746 98643 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -80269 98642 -80268 98643 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -81791 98642 -81790 98643 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -83313 98642 -83312 98643 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -84835 98642 -84834 98643 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
cap "VFB_res" "ppolyf_u_high_Rs_resistor$2_0[0,0]/a_1000_0#" 3.47189
cap "ppolyf_u_high_Rs_resistor$2_0[0,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" 7.76984
cap "ppolyf_u_high_Rs_resistor$2_0[0,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" 0.814453
cap "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" 0.491649
cap "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" 160.41
cap "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" 0.561127
cap "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" 6.32634
cap "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" -1.78725
cap "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" 4.21026
cap "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" "VFB_res" 8.42052
cap "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_n128_0#" -3.57449
cap "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#" "VFB_res" 2.82429
cap "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#" 0.561127
cap "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" 326.584
cap "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" 0.657676
cap "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_n128_0#" "VFB_res" 0.983297
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" 0.657676
cap "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" 326.584
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" "VFB_res" 2.82429
cap "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n128_0#" -3.57449
cap "VFB_res" "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n128_0#" 0.983297
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" 0.561127
cap "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" "VFB_res" 8.42052
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" 168.86
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" 0.657676
cap "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" "VFB_res" 0.491649
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" "VFB_res" 1.41215
cap "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" -1.78725
cap "VFB_res" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" 4.21026
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_1000_0#" 0.561127
cap "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" "VFB_res" 3.09881
cap "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" -0.824883
cap "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" 157.724
cap "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" "VFB_res" 0.491649
cap "VFB_res" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" 0.491649
cap "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_n128_0#" 90.8041
cap "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" -2.1208
cap "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_n128_0#" "VFB_res" 1.63595
cap "VFB_res" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" 4.21026
cap "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" -1.78725
cap "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_1000_0#" 3.16161
cap "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" 0.657676
cap "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" -2.74961
cap "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" 4.5579
cap "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" 235.624
cap "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" 0.491649
cap "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" -0.763804
cap "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" 0.54716
cap "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_1000_0#" 171.091
cap "m1_n70219_67901#" "ppolyf_u_high_Rs_resistor$2_0[0,0]/a_1000_0#" 7.65796
cap "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,1]/a_n128_0#" 7.50859
cap "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,1]/a_n128_0#" 1.10351
cap "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n128_0#" 0.961139
cap "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" 5.03207
cap "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_n128_0#" 0.501292
cap "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_n128_0#" 5.55203
cap "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_n128_0#" 116.297
cap "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" -1.10025
cap "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_n128_0#" 160.53
cap "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_n128_0#" 0.561127
cap "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n128_0#" -1.78725
cap "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" 0.100746
cap "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n128_0#" 0.74598
cap "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n128_0#" 2.32936
cap "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_n128_0#" 1.1763
cap "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#" 0.561127
cap "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" 0.587738
cap "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" 238.786
cap "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n128_0#" 3.0699
cap "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" -1.10025
cap "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#" 2.03926
cap "m1_n70219_67901#" "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#" 0.100746
cap "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" 9.18699
cap "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#" 330.218
cap "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" 0.501292
cap "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" -3.57449
cap "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_n128_0#" -1.0604
cap "m1_n70219_67901#" "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" 0.201491
cap "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" -1.10025
cap "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" -4.53645
cap "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n128_0#" 1.1763
cap "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" "m1_n70219_68653#" 0.74598
cap "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" 330.218
cap "m1_n70219_68653#" "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" 2.41223
cap "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" "m1_n70219_67901#" 0.201491
cap "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n128_0#" "m1_n70219_68653#" 3.38976
cap "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" -1.10025
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" 0.501292
cap "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" 238.786
cap "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" -3.57449
cap "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" 0.561127
cap "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" 0.657676
cap "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" -4.53645
cap "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" "m1_n70219_68653#" 9.18699
cap "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" "m1_n70219_67901#" 0.100746
cap "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" 2.03926
cap "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" 0.587738
cap "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" -1.10025
cap "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" 0.588149
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" "m1_n70219_68653#" 1.20611
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" "m1_n70219_67901#" 0.0503728
cap "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" -2.26822
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" 0.587738
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_1000_0#" 0.561127
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n128_0#" 0.657676
cap "m1_n70219_68653#" "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" 1.69488
cap "m1_n70219_68653#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" 0.37299
cap "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" -1.78725
cap "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" "m1_n70219_68653#" 4.59349
cap "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" "m1_n70219_67901#" 0.100746
cap "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" -1.10025
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" 170.677
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_1000_0#" 0.501292
cap "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" 0.974018
cap "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" 124.837
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" -1.03946
cap "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" 1.06524
cap "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" 0.588149
cap "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" "m1_n70219_67901#" 0.100746
cap "m1_n70219_68653#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" 4.59349
cap "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_n128_0#" "m1_n70219_67901#" 0.0503728
cap "m1_n70219_68653#" "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_n128_0#" 1.20611
cap "m1_n70219_68653#" "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" 1.69488
cap "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" -1.78725
cap "m1_n70219_68653#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" 0.37299
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n128_0#" -0.824883
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" "m1_n70219_67901#" 0.0503728
cap "m1_n70219_68653#" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" 1.57161
cap "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" -2.26822
cap "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_n128_0#" 113.949
cap "m1_n70219_68653#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" 3.34393
cap "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_n128_0#" 159.541
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" -2.2005
cap "m1_n70219_68653#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" 0.37299
cap "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" 90.7331
cap "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" -2.1208
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_n128_0#" 63.7931
cap "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" 0.315058
cap "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" 0.151118
cap "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" 239.329
cap "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" 0.86124
cap "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" 2.03926
cap "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" -3.49699
cap "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" 0.657676
cap "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" 174.828
cap "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_1000_0#" 1.81815
cap "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_1000_0#" 2.87453
cap "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" 0.587738
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" 0.37299
cap "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_1000_0#" -0.763804
cap "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_1000_0#" 0.561127
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" 5.00588
cap "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" -2.74961
cap "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_1000_0#" 0.100746
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_1000_0#" 127.346
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_1000_0#" 0.453365
cap "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_1000_0#" 0.37299
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_1000_0#" -0.763804
cap "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_1000_0#" -1.61055
cap "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_1000_0#" -0.216644
cap "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_1000_0#" -0.130971
cap "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" "VOUT" 0.959711
cap "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" "m1_n70219_67901#" 0.342759
cap "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" "VFB_res" 3.47189
cap "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" "VSS" 0.197857
cap "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" 7.92186
cap "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" 7.28172
cap "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" 7.0878
cap "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" 0.0598349
cap "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" 50.2457
cap "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n128_0#" 165.622
cap "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" 1.59414
cap "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n128_0#" 4.59349
cap "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" 0.561127
cap "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" 0.0398479
cap "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" -0.480978
cap "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" 6.40769
cap "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n128_0#" -1.0604
cap "m1_n70219_67901#" "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n128_0#" 9.18699
cap "m1_n70219_67901#" "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" 2.31148
cap "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" -0.961957
cap "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" 91.4321
cap "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" 0.0398479
cap "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" 0.561127
cap "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" 0.657676
cap "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" 329.2
cap "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" 0.0398479
cap "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" 0.0598349
cap "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" 0.069938
cap "m1_n70219_67901#" "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" 3.18827
cap "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" 0.0398479
cap "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_n128_0#" "m1_n70219_67901#" 9.18699
cap "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" 329.2
cap "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" "m1_n70219_67901#" 3.18827
cap "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" 91.4321
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" 0.069938
cap "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" 0.561127
cap "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" 0.0398479
cap "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" 0.657676
cap "m1_n70219_67901#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" 2.31148
cap "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" -0.961957
cap "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" 0.0598349
cap "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" "VOUT" -1.77636e-15
cap "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" -0.480978
cap "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" 45.8401
cap "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" 0.0398479
cap "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" -1.0604
cap "m1_n70219_67901#" "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" 4.59349
cap "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" 0.657676
cap "m1_n70219_67901#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" 1.15574
cap "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" 0.561127
cap "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" 170.168
cap "m1_n70219_67901#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" 1.59414
cap "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" 0.069938
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_1000_0#" 0.0598349
cap "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" "m1_n70219_67901#" 4.59349
cap "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n128_0#" 91.4014
cap "m1_n70219_67901#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" 1.59414
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n128_0#" -0.214573
cap "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" -0.480978
cap "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#" "m1_n70219_67901#" 1.15574
cap "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#" 159.032
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" "m1_n70219_67901#" 1.52124
cap "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" 45.592
cap "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n128_0#" -2.1208
cap "m1_n70219_67901#" "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n128_0#" 3.34393
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" 0.0796959
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#" 26.94
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_n128_0#" 0.0988253
cap "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_n128_0#" 0.069938
cap "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" -0.747383
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_n128_0#" 64.5009
cap "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_n128_0#" 237.643
cap "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" 1.66704
cap "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n128_0#" 5.07926
cap "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_n128_0#" 2.87261
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_1000_0#" 0.0733775
cap "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_n128_0#" 0.657676
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_1000_0#" 45.3136
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_1000_0#" 1.86363
cap "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_1000_0#" -0.763804
cap "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_1000_0#" 0.54716
cap "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_2000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_1000_0#" -3.55271e-15
cap "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" 0.0937948
cap "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_1000_0#" 173.148
cap "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_n352_0#" -5.19244
cap "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" -1.78725
cap "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" "VOUT" 0.323308
cap "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" 0.262373
cap "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" "VOUT" 3.04065
cap "VFB_res" "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" 0.270163
cap "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" 184.709
cap "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" "m1_n70219_67901#" -0.0261617
cap "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" 175.489
cap "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" 0.346304
cap "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" 3.46166
cap "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" -0.0192111
cap "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" 0.245817
cap "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" 0.182476
cap "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" 0.0301907
cap "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" 0.208808
cap "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" -1.78725
cap "m1_n70219_67901#" "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" -0.0392426
cap "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" 180.533
cap "m1_n73487_72157#" "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" -0.0352775
cap "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" 0.258898
cap "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n128_0#" 0.199814
cap "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" -0.0288166
cap "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" "m1_n73487_72157#" 0.346304
cap "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" 4.74038
cap "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" -1.78725
cap "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" "m1_n73487_72909#" -0.00960554
cap "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" -0.0288166
cap "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" "m1_n73487_72909#" -0.0240138
cap "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" "m1_n73487_72157#" 0.431209
cap "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" "m1_n73487_72157#" 0.012552
cap "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" -2.06221
cap "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" 0.239277
cap "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n128_0#" 0.019187
cap "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" 234.162
cap "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n128_0#" 0.452453
cap "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" "m1_n70219_67901#" -0.0392426
cap "VOUT" "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" 0.216286
cap "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" "VOUT" 4.95966
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" 0.265438
cap "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" "m1_n73487_72157#" 0.2614
cap "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" -1.51229
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" -0.0288166
cap "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" 121.544
cap "m1_n73487_72909#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" -0.00480277
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" "VOUT" 4.95966
cap "m1_n70219_67901#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" -0.0392426
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_n128_0#" 0.428021
cap "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" "VOUT" 0.162955
cap "m1_n73487_72157#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" -0.0176387
cap "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" -3.57449
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" "m1_n70219_67901#" -0.0196213
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" 309.395
cap "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" 0.531632
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" -0.0144083
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" "m1_n73487_72157#" -0.00508673
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" "m1_n73487_72909#" -0.0288166
cap "VOUT" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" 2.47983
cap "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" 0.0089939
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_n128_0#" 0.293176
cap "m1_n73487_72157#" "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" 0.612035
cap "VOUT" "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" 0.317022
cap "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_n128_0#" 0.211539
cap "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" -0.00480277
cap "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#" "VOUT" 4.04224
cap "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" 0.00239837
cap "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n128_0#" 0.252656
cap "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#" "m1_n73487_72157#" -2.66454e-15
cap "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#" "m1_n70219_67901#" -0.0261617
cap "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" 0.21401
cap "VOUT" "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" 0.0622192
cap "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" -0.0144083
cap "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" "m1_n73487_72157#" 0.080574
cap "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" 46.4646
cap "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n128_0#" 0.175365
cap "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_n128_0#" 355.661
cap "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_n128_0#" "VOUT" 3.39725
cap "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_n128_0#" "VOUT" 0.379241
cap "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_1000_0#" -0.0327022
cap "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_n128_0#" "m1_n73487_72909#" -0.0288166
cap "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_n128_0#" 0.504715
cap "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_n128_0#" -3.57449
cap "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" -0.0240138
cap "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_n128_0#" "m1_n73487_72157#" -0.00508673
cap "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_n128_0#" "m1_n73487_72157#" 0.692609
cap "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_1000_0#" 0.258898
cap "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_1000_0#" "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_2000_0#" 4.95966
cap "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_2000_0#" "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_2000_0#" -1.04048
cap "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_1000_0#" "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_2000_0#" 197.436
cap "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_1000_0#" "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_2000_0#" -0.00960554
cap "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_1000_0#" "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_2000_0#" 0.236701
cap "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_n352_0#" -3.541
cap "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_n352_0#" -5.19244
cap "VOUT" "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" 0.133687
cap "VFB_res" "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" 0.117086
cap "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" 5.03207
cap "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" 6.81932
cap "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" 171.099
cap "VOUT" "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" 0.0788755
cap "VFB_res" "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" 0.0690807
cap "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" 94.405
cap "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" 88.1968
cap "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" 1.94804
cap "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" 2.31148
cap "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" 163.768
cap "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" 4.59349
cap "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" 1.69488
cap "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" 1.34858
cap "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" -2.26822
cap "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" 4.59349
cap "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" -0.480978
cap "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" 2.41223
cap "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" -2.26822
cap "m1_n73487_72909#" "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" 4.59349
cap "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_n352_0#" 166.45
cap "m1_n73487_72157#" "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_n352_0#" -3.55271e-15
cap "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_n352_0#" -2.22045e-15
cap "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_n352_0#" 91.662
cap "m1_n73487_72909#" "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" 1.69488
cap "m1_n73487_72157#" "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" 4.59349
cap "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" -0.480978
cap "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" "m1_n73487_72157#" 1.34858
cap "ppolyf_u_high_Rs_resistor$2_0[5,1]/a_n352_0#" "m1_n73487_72909#" 2.41223
cap "ppolyf_u_high_Rs_resistor$2_0[5,1]/a_n352_0#" "m1_n73487_72157#" 2.31148
cap "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n128_0#" -2.56962
cap "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,1]/a_n352_0#" 1.94804
cap "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" "m1_n73487_72157#" 1.34858
cap "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,1]/a_n352_0#" 219.322
cap "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" "m1_n73487_72909#" 1.77979
cap "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" "m1_n73487_72157#" 5.43621
cap "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" -0.50741
cap "m1_n73487_72909#" "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n128_0#" 5.43621
cap "ppolyf_u_high_Rs_resistor$2_0[5,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n128_0#" 118.933
cap "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" -0.454546
cap "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" "m1_n73487_72157#" 1.34858
cap "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" -1.96683
cap "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,2]/a_n352_0#" 110.896
cap "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n128_0#" "m1_n73487_72909#" 3.75078
cap "ppolyf_u_high_Rs_resistor$2_0[5,2]/a_n352_0#" "m1_n73487_72157#" -4.44089e-15
cap "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,2]/a_n352_0#" 2.22045e-16
cap "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,2]/a_n352_0#" 60.9261
cap "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" "m1_n73487_72157#" 3.75078
cap "m1_n73487_72909#" "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" 1.60998
cap "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" "m1_n73487_72157#" 1.64826
cap "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_n128_0#" "m1_n73487_72157#" 7.53425
cap "ppolyf_u_high_Rs_resistor$2_0[5,3]/a_n352_0#" "m1_n73487_72909#" 2.41223
cap "ppolyf_u_high_Rs_resistor$2_0[5,3]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_n128_0#" 156.596
cap "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" -0.961957
cap "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_n128_0#" "m1_n73487_72909#" 2.2603
cap "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_n128_0#" -4.53645
cap "ppolyf_u_high_Rs_resistor$2_0[5,3]/a_n352_0#" "m1_n73487_72157#" 2.31148
cap "ppolyf_u_high_Rs_resistor$2_0[5,3]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" 1.94804
cap "ppolyf_u_high_Rs_resistor$2_0[5,3]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_n128_0#" 287.876
cap "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_n128_0#" "m1_n73487_72909#" 7.53425
cap "m1_n73487_72157#" "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_n128_0#" 1.65274
cap "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n352_0#" 23.2627
cap "m1_n73487_72157#" "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" 1.04889
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_n128_0#" 42.3421
cap "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_n128_0#" "m1_n73487_72909#" 1.65274
cap "m1_n73487_72909#" "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_n128_0#" 1.12947
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n352_0#" "m1_n73487_72157#" 7.10543e-15
cap "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n352_0#" 179.859
cap "m1_n73487_72157#" "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_n128_0#" 9.18699
cap "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_n128_0#" "m1_n73487_72157#" 2.69715
cap "m1_n73487_72909#" "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_n128_0#" 3.38976
cap "m1_n73487_72909#" "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_n128_0#" 9.18699
cap "m1_n73487_72157#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n352_0#" 2.31148
cap "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_n128_0#" -0.961957
cap "m1_n73487_72909#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n352_0#" 2.41223
cap "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_n128_0#" -4.53645
cap "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n352_0#" 330.218
cap "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n352_0#" 1.94804
cap "ppolyf_u_high_Rs_resistor$2_0[5,6]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_2000_0#" 99.9787
cap "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_2000_0#" "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_2000_0#" 0.204504
cap "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_2000_0#" "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_2000_0#" 0.253075
cap "ppolyf_u_high_Rs_resistor$2_0[5,6]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_2000_0#" 180.98
cap "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" -5.19244
cap "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" 0.348584
cap "VFB_res" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" -8.88178e-16
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" -1.65144
cap "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" "VOUT" 0.0548118
cap "VFB_res" "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" 0.00819602
cap "VFB_res" "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" 0.0480053
cap "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" 171.099
cap "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" 6.15295
cap "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" "VOUT" 0.133687
cap "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" 37.532
cap "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" 5.03207
cap "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" "VFB_res" 0.117086
cap "VOUT" "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" 0.00935811
cap "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" 76.6938
cap "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n128_0#" 4.59349
cap "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n128_0#" -2.26822
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" 37.5963
cap "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n128_0#" 1.69488
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" 2.41223
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" 75.5717
cap "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" 4.25947
cap "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" 1.69488
cap "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n128_0#" -0.657671
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" 2.07821
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n128_0#" 163.668
cap "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n128_0#" -2.26822
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" 74.7876
cap "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" -0.657671
cap "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n128_0#" "m1_n73487_74413#" 1.69488
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" 37.2065
cap "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" "m1_n73487_73661#" 1.69488
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n128_0#" 166.45
cap "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" "m1_n73487_74413#" 4.25947
cap "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n128_0#" "m1_n73487_73661#" 4.59349
cap "m1_n73487_74413#" "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" 4.94951
cap "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" 45.5283
cap "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n128_0#" -0.74616
cap "m1_n73487_73661#" "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n128_0#" 1.77979
cap "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" 100.389
cap "m1_n73487_73661#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" 2.41223
cap "m1_n73487_74413#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" 2.07821
cap "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n128_0#" -2.56962
cap "m1_n73487_73661#" "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n128_0#" 5.43621
cap "m1_n73487_74413#" "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n128_0#" 1.77979
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n128_0#" 219.221
cap "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n128_0#" -1.96683
cap "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" "m1_n73487_74413#" 3.56944
cap "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n128_0#" -0.569182
cap "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n352_0#" 110.896
cap "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n128_0#" 49.9698
cap "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n352_0#" 29.2745
cap "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n128_0#" "m1_n73487_73661#" 3.75078
cap "m1_n73487_73661#" "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n128_0#" 1.60998
cap "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n128_0#" "m1_n73487_74413#" 1.60998
cap "m1_n73487_73661#" "ppolyf_u_high_Rs_resistor$3_0[3,3]/a_n128_0#" 7.53425
cap "VSS" "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_n128_0#" 131.28
cap "ppolyf_u_high_Rs_resistor$3_0[3,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_n128_0#" -1.31534
cap "m1_n73487_73661#" "VSS" 2.41223
cap "VSS" "ppolyf_u_high_Rs_resistor$3_0[3,3]/a_n128_0#" 287.775
cap "VSS" "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_n128_0#" 63.6253
cap "m1_n73487_74413#" "ppolyf_u_high_Rs_resistor$3_0[3,3]/a_n128_0#" 2.2603
cap "m1_n73487_74413#" "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_n128_0#" 6.86621
cap "m1_n73487_73661#" "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_n128_0#" 2.2603
cap "ppolyf_u_high_Rs_resistor$3_0[3,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_n128_0#" -4.53645
cap "m1_n73487_74413#" "VSS" 2.07821
cap "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n352_0#" 19.0794
cap "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_n128_0#" "m1_n73487_73661#" 1.12947
cap "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n352_0#" 11.1775
cap "ppolyf_u_high_Rs_resistor$3_0[3,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n352_0#" 42.3421
cap "m1_n73487_74413#" "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_n128_0#" 1.65274
cap "ppolyf_u_high_Rs_resistor$3_0[3,3]/a_n128_0#" "m1_n73487_74413#" 1.12947
cap "ppolyf_u_high_Rs_resistor$3_0[3,3]/a_n128_0#" "m1_n73487_73661#" 1.65274
cap "m1_n73487_74413#" "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_n128_0#" 8.51894
cap "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_n128_0#" -1.31534
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" "m1_n73487_74413#" 2.07821
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_n128_0#" 330.117
cap "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_n128_0#" "m1_n73487_73661#" 9.18699
cap "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_n128_0#" -4.53645
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_n128_0#" 74.8028
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" "m1_n73487_73661#" 2.41223
cap "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_n128_0#" "m1_n73487_74413#" 3.38976
cap "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_n128_0#" "m1_n73487_73661#" 3.38976
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_n128_0#" 150.359
cap "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_2000_0#" "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_2000_0#" 2.04032
cap "VSS" "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_2000_0#" 81.0012
cap "VSS" "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_2000_0#" 180.98
cap "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_2000_0#" "VSS" 37.4951
cap "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_2000_0#" "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_2000_0#" 0.253075
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" -5.19244
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "VFB_res" -8.88178e-16
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" -5.54103
cap "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" -0.00960554
cap "VOUT" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n128_0#" 0.258141
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" 133.718
cap "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" -1.12088
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n128_0#" 176.388
cap "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" "VFB_res" 0.10889
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n128_0#" 0.418885
cap "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" "VOUT" 0.124329
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n128_0#" "VFB_res" 0.219324
cap "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n128_0#" 5.03207
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n128_0#" 0.100746
cap "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" 1.69488
cap "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" -2.26822
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" 0.568209
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" 0.314811
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "cap_mim$1_0[0,0]/m4_0_0#" 0.947787
cap "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n128_0#" -1.61055
cap "cap_mim$1_0[0,0]/m4_0_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" 0.461701
cap "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" 0.334022
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" 2.34167
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" 169.376
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" 126.315
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n128_0#" 3.55271e-15
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "cap_mim$1_0[0,0]/m4_n120_n120#" 0.962037
cap "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" 4.59349
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" "m1_n73487_75165#" 4.59349
cap "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" "m1_n73487_75165#" 1.69488
cap "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" -2.26822
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" "m1_n73487_75165#" -0.0352775
cap "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" 129.408
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" 172.158
cap "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" "m1_n73487_74413#" 0.334022
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" "cap_mim$1_0[0,0]/m4_n120_n120#" 0.448758
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" "m1_n73487_74413#" -0.00960554
cap "cap_mim$1_0[0,0]/m4_0_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" 0.749131
cap "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n128_0#" -1.61055
cap "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n128_0#" -1.82346
cap "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" 226.379
cap "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" 173.926
cap "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" 0.100746
cap "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" "m1_n73487_74413#" 0.486706
cap "cap_mim$1_0[0,0]/m4_0_0#" "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" 1.93782
cap "m1_n73487_75165#" "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" 5.43621
cap "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" "cap_mim$1_0[0,0]/m4_n120_n120#" 1.05109
cap "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" "m1_n73487_75165#" 1.77979
cap "m1_n73487_74413#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" 0.310008
cap "cap_mim$1_0[0,0]/m4_0_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" 1.36039
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" 0.549438
cap "m1_n73487_75165#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" 2.32403
cap "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" -2.56962
cap "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n128_0#" -1.39765
cap "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n352_0#" 115.154
cap "m1_n73487_74413#" "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n352_0#" -0.00480277
cap "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" "m1_n73487_75165#" 1.60998
cap "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" "cap_mim$1_0[0,1]/m4_n120_n120#" 0.262037
cap "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" -1.96683
cap "cap_mim$1_0[0,1]/m4_0_0#" "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" 0.395436
cap "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n352_0#" 81.7972
cap "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" "m1_n73487_74413#" 0.181338
cap "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" "m1_n73487_75165#" 3.75078
cap "m1_n73487_75165#" "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n352_0#" -0.0176387
cap "VSS" "m1_n73487_75165#" 2.3064
cap "m1_n73487_75165#" "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_n128_0#" 2.2603
cap "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" "m1_n73487_75165#" 7.53425
cap "cap_mim$1_0[0,1]/m4_n120_n120#" "VSS" 0.878003
cap "VSS" "ppolyf_u_high_Rs_resistor$3_0[3,3]/a_n128_0#" 0.100746
cap "cap_mim$1_0[0,1]/m4_n120_n120#" "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" 1.03319
cap "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,3]/a_n128_0#" -3.22111
cap "VSS" "m1_n73487_74413#" 0.305205
cap "m1_n73487_74413#" "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_n128_0#" 0.668044
cap "VSS" "cap_mim$1_0[0,1]/m4_0_0#" -0.189869
cap "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" "cap_mim$1_0[0,1]/m4_0_0#" 0.585582
cap "VSS" "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_n128_0#" 224.413
cap "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" "VSS" 297.592
cap "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_n128_0#" -4.53645
cap "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" "cap_mim$1_0[0,1]/m4_n120_n120#" 0.0477763
cap "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" "m1_n73487_75165#" 1.65274
cap "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n352_0#" 31.3098
cap "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" "cap_mim$1_0[0,1]/m4_0_0#" 0.0459635
cap "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n352_0#" 43.9409
cap "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_n128_0#" "m1_n73487_75165#" 1.12947
cap "m1_n73487_74413#" "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_n128_0#" 0.668044
cap "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_n128_0#" "m1_n73487_75165#" 3.38976
cap "cap_mim$1_0[0,1]/m4_n120_n120#" "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n128_0#" 1.31313
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_n128_0#" 0.100746
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n128_0#" "cap_mim$1_0[0,1]/m4_0_0#" 2.33325
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n128_0#" 341.533
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" "m1_n73487_74413#" 0.305205
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" "m1_n73487_75165#" 2.3064
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_n128_0#" 255.723
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" "cap_mim$1_0[0,1]/m4_n120_n120#" 0.549438
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" "cap_mim$1_0[0,1]/m4_0_0#" 1.36039
cap "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_n128_0#" -3.22111
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n128_0#" "m1_n73487_75165#" 9.18699
cap "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n128_0#" -4.53645
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_2000_0#" "cap_mim$1_0[0,1]/m4_n120_n120#" 0.241908
cap "cap_mim$1_0[0,1]/m4_0_0#" "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_2000_0#" 0.0437748
cap "VSS" "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_2000_0#" 143.662
cap "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_2000_0#" "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_2000_0#" -1.78725
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_2000_0#" "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_2000_0#" 0.253075
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_2000_0#" "VSS" 187.135
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "VOUT" 0.0673421
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "cap_mim$1_0[0,0]/m4_n120_n120#" 5.19594
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "cap_mim$1_0[0,0]/m4_0_0#" 4.01382
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n128_0#" "cap_mim$1_0[0,0]/m4_n120_n120#" 6.52371
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n128_0#" "cap_mim$1_0[0,0]/m4_0_0#" 8.09721
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" "cap_mim$1_0[0,0]/m4_n120_n120#" 0.56433
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" "cap_mim$1_0[0,0]/m4_0_0#" 0.527098
cap "VFB_res" "cap_mim$1_0[0,0]/m4_n120_n120#" 0.770183
cap "VFB_res" "cap_mim$1_0[0,0]/m4_0_0#" 1.10532
cap "VOUT" "cap_mim$1_0[0,0]/m4_n120_n120#" 1.28091
cap "VDD" "cap_mim$1_0[0,0]/m4_n120_n120#" 7.86562
cap "VDD" "cap_mim$1_0[0,0]/m4_0_0#" 4.52624
cap "VOUT" "cap_mim$1_0[0,0]/m4_0_0#" 1.5533
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" 9.50525
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" 1.3194
cap "cap_mim$1_0[0,0]/m4_0_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" 17.9515
cap "cap_mim$1_0[0,0]/m4_0_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" 1.12262
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" 11.2562
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" 2.23281
cap "cap_mim$1_0[0,0]/m4_0_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" 19.9751
cap "cap_mim$1_0[0,0]/m4_0_0#" "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" 2.15278
cap "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n352_0#" "cap_mim$1_0[0,1]/m4_0_0#" 17.9515
cap "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" "cap_mim$1_0[0,1]/m4_n120_n120#" 1.0287
cap "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" "cap_mim$1_0[0,1]/m4_0_0#" 0.838802
cap "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n352_0#" "cap_mim$1_0[0,1]/m4_n120_n120#" 9.50525
cap "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" "cap_mim$1_0[0,1]/m4_0_0#" -0.2047
cap "cap_mim$1_0[0,1]/m4_n120_n120#" "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" 2.03108
cap "cap_mim$1_0[0,1]/m4_n120_n120#" "VSS" 12.0793
cap "VSS" "cap_mim$1_0[0,1]/m4_0_0#" 2.69562
cap "cap_mim$1_0[0,1]/m4_n120_n120#" "cap_mim$1_0[0,1]/m4_0_0#" 17.9903
cap "cap_mim$1_0[0,1]/m4_0_0#" "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n352_0#" 16.4811
cap "cap_mim$1_0[0,1]/m4_n120_n120#" "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n352_0#" 9.50525
cap "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" "cap_mim$1_0[0,1]/m4_0_0#" 0.175212
cap "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" "cap_mim$1_0[0,1]/m4_n120_n120#" 0.264855
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" "cap_mim$1_0[0,1]/m4_n120_n120#" 11.2562
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" "cap_mim$1_0[0,1]/m4_0_0#" 19.9751
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n128_0#" "cap_mim$1_0[0,1]/m4_n120_n120#" 3.26151
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n128_0#" "cap_mim$1_0[0,1]/m4_0_0#" 2.99158
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" "cap_mim$1_0[0,1]/m4_0_0#" 17.9515
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" "cap_mim$1_0[0,1]/m4_n120_n120#" 9.50525
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_2000_0#" "cap_mim$1_0[0,1]/m4_n120_n120#" 0.864832
cap "cap_mim$1_0[0,1]/m4_0_0#" "VSS" 7.87304
cap "cap_mim$1_0[0,1]/m4_n120_n120#" "VSS" 6.07935
cap "cap_mim$1_0[0,1]/m4_0_0#" "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_2000_0#" 0.166868
cap "cap_mim$1_0[0,0]/m4_0_0#" "m1_n73487_75917#" 29.0669
cap "cap_mim$1_0[0,0]/m4_0_0#" "VDD" 17.9045
cap "VFB_res" "cap_mim$1_0[0,0]/m4_n120_n120#" 2.11423
cap "VOUT" "cap_mim$1_0[0,0]/m4_n120_n120#" 3.51623
cap "cap_mim$1_0[0,0]/m4_0_0#" "VFB_res" 3.96782
cap "cap_mim$1_0[0,0]/m4_0_0#" "VOUT" 5.57594
cap "m1_n73487_75917#" "cap_mim$1_0[0,0]/m4_n120_n120#" 12.6451
cap "VDD" "cap_mim$1_0[0,0]/m4_n120_n120#" 22.3713
cap "VSS" "cap_mim$1_0[0,1]/m4_0_0#" -1.71816
cap "cap_mim$1_0[0,1]/m4_0_0#" "cap_mim$1_0[0,1]/m4_n120_n120#" 134.552
cap "VSS" "cap_mim$1_0[0,1]/m4_0_0#" -0.752666
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "VSS" 0.144489
cap "a_n83803_68196#" "cap_mim$1_0[0,0]/m4_n120_n120#" 0.103072
cap "a_n83949_68256#" "cap_mim$1_0[0,0]/m4_n120_n120#" 0.119066
cap "a_n83693_84586#" "cap_mim$1_0[0,0]/m4_n120_n120#" 0.138858
cap "a_n83803_68196#" "cap_mim$1_0[0,0]/m4_0_0#" 0.0793859
cap "a_n83693_84586#" "cap_mim$1_0[0,0]/m4_0_0#" 0.28561
cap "a_n83949_68256#" "cap_mim$1_0[0,0]/m4_0_0#" 0.175092
cap "cap_mim$1_0[0,0]/m4_0_0#" "VFB_res" 2.82517
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "m1_n73487_75917#" 12.6451
cap "cap_mim$1_0[0,0]/m4_0_0#" "m1_n73487_75917#" 29.0669
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "a_n83949_68256#" 1.10959
cap "cap_mim$1_0[0,0]/m4_0_0#" "a_n83949_68256#" 1.87054
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "VDD" 4.54972
cap "cap_mim$1_0[0,0]/m4_0_0#" "VDD" 3.4237
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "VDD" 2.68462
cap "cap_mim$1_0[0,0]/m4_0_0#" "VDD" 4.68188
cap "VSS" "cap_mim$1_0[0,0]/m4_n120_n120#" 0.383416
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "a_n83803_68196#" 0.751289
cap "cap_mim$1_0[0,0]/m4_0_0#" "a_n83803_68196#" 1.28227
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "a_n83693_84586#" 1.55898
cap "a_n83693_82724#" "cap_mim$1_0[0,0]/m4_n120_n120#" 2.29874
cap "cap_mim$1_0[0,0]/m4_0_0#" "a_n83693_84586#" 2.5808
cap "cap_mim$1_0[0,0]/m4_0_0#" "a_n83693_82724#" 3.86158
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "VOUT" 3.51623
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "VFB_res" 5.24405
cap "cap_mim$1_0[0,0]/m4_0_0#" "VOUT" 5.57594
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "VSS" 0.514006
cap "cap_mim$1_0[1,0]/m4_0_0#" "a_n83949_68256#" 2.50793
cap "cap_mim$1_0[1,0]/m4_0_0#" "VDD" 4.60314
cap "cap_mim$1_0[1,0]/m4_0_0#" "a_n83693_84586#" 2.88208
cap "a_n83803_68196#" "cap_mim$1_0[0,0]/m4_n120_n120#" 1.00107
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "m1_n73487_75917#" 12.6451
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "a_n83693_82724#" 1.70684
cap "a_n83803_68196#" "cap_mim$1_0[1,0]/m4_0_0#" 2.23376
cap "cap_mim$1_0[1,0]/m4_0_0#" "m1_n73487_75917#" 28.7101
cap "VOUT" "cap_mim$1_0[0,0]/m4_n120_n120#" 3.51623
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "a_n83949_68256#" 1.17806
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "VDD" 2.68462
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "VSS" 1.74477
cap "cap_mim$1_0[1,0]/m4_0_0#" "a_n83693_82724#" 3.33925
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "a_n83693_84586#" 1.40614
cap "VOUT" "cap_mim$1_0[1,0]/m4_0_0#" 5.47864
cap "VOUT" "cap_mim$1_0[1,0]/m4_0_0#" -0.132566
cap "m1_n73487_75917#" "cap_mim$1_0[1,0]/m4_0_0#" -0.153258
cap "VDD" "cap_mim$1_0[1,0]/m4_0_0#" -0.115596
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "VSS" 0.367147
cap "VDD" "cap_mim$1_0[1,0]/m4_0_0#" 0.87133
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "a_n83949_68256#" 1.08369
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "a_n83693_82724#" 1.54973
cap "a_n83803_68196#" "cap_mim$1_0[0,0]/m4_n120_n120#" 0.715048
cap "VSS" "cap_mim$1_0[0,0]/m4_n120_n120#" 1.24626
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "cap_mim$1_0[1,0]/m4_0_0#" 17.9903
cap "VDD" "cap_mim$1_0[0,0]/m4_n120_n120#" 2.39481
cap "m1_n73487_75917#" "cap_mim$1_0[1,0]/m4_0_0#" 9.00298
cap "VOUT" "cap_mim$1_0[1,0]/m4_0_0#" 0.96291
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "m1_n73487_75917#" 14.2367
cap "VOUT" "cap_mim$1_0[0,0]/m4_n120_n120#" 3.10131
cap "a_n83693_84586#" "cap_mim$1_0[1,0]/m4_0_0#" 0.605257
cap "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_0_0#" 0.535371
cap "a_n83693_82724#" "cap_mim$1_0[1,0]/m4_0_0#" 0.685393
cap "a_n83803_68196#" "cap_mim$1_0[1,0]/m4_0_0#" 1.21261
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "a_n83693_84586#" 1.28567
cap "cap_mim$1_0[1,0]/m4_0_0#" "VOUT" -1.52651
cap "cap_mim$1_0[1,0]/m4_0_0#" "m1_n73487_75917#" -1.76479
cap "cap_mim$1_0[1,0]/m4_0_0#" "VDD" -1.33111
cap "cap_mim$1_0[1,0]/m4_0_0#" "cap_mim$1_0[0,0]/m4_n120_n120#" 134.552
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "VSS" 0.514006
cap "VOUT" "cap_mim$1_0[0,0]/m4_n120_n120#" 3.51623
cap "a_n83693_84586#" "cap_mim$1_0[1,0]/m4_0_0#" 2.83989
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "a_n83693_82724#" 1.70684
cap "m1_n73487_75917#" "cap_mim$1_0[1,0]/m4_0_0#" 28.3857
cap "cap_mim$1_0[1,0]/m4_0_0#" "a_n83949_68256#" 2.4716
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "VSS" 1.74477
cap "a_n83803_68196#" "cap_mim$1_0[1,0]/m4_0_0#" 2.23376
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "VDD" 2.68462
cap "VOUT" "cap_mim$1_0[1,0]/m4_0_0#" 5.39018
cap "cap_mim$1_0[1,0]/m4_0_0#" "a_n83693_82724#" 3.28967
cap "VDD" "cap_mim$1_0[1,0]/m4_0_0#" 4.53155
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "a_n83693_84586#" 1.40614
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "a_n83949_68256#" 1.17806
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "m1_n73487_75917#" 12.6451
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "a_n83803_68196#" 1.00107
cap "m1_n73487_75917#" "cap_mim$1_0[1,0]/m4_0_0#" -0.292584
cap "cap_mim$1_0[1,0]/m4_0_0#" "VDD" -0.220684
cap "cap_mim$1_0[1,0]/m4_0_0#" "VOUT" -0.25308
cap "VSS" "cap_mim$1_0[1,0]/m4_n120_n120#" 0.514006
cap "cap_mim$1_0[1,0]/m4_0_0#" "VOUT" 5.57594
cap "a_n83693_82724#" "cap_mim$1_0[1,0]/m4_n120_n120#" 1.70684
cap "VDD" "cap_mim$1_0[1,0]/m4_0_0#" 4.68188
cap "VOUT" "cap_mim$1_0[1,0]/m4_n120_n120#" 3.51623
cap "a_n83693_84586#" "cap_mim$1_0[1,0]/m4_0_0#" 2.92849
cap "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_0_0#" 2.5479
cap "cap_mim$1_0[1,0]/m4_0_0#" "a_n83803_68196#" 2.23376
cap "VDD" "cap_mim$1_0[1,0]/m4_n120_n120#" 2.68462
cap "a_n83693_84586#" "cap_mim$1_0[1,0]/m4_n120_n120#" 1.40614
cap "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_n120_n120#" 1.17806
cap "a_n83803_68196#" "cap_mim$1_0[1,0]/m4_n120_n120#" 1.00107
cap "cap_mim$1_0[1,0]/m4_0_0#" "m1_n73487_75917#" 29.0669
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "VSS" 1.74477
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "m1_n73487_75917#" 12.6451
cap "a_n83693_82724#" "cap_mim$1_0[1,0]/m4_0_0#" 3.39379
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "VSS" 0.514006
cap "VDD" "cap_mim$1_0[1,0]/m4_n120_n120#" 2.68462
cap "cap_mim$1_0[1,0]/m4_0_0#" "a_n83949_68256#" 2.5479
cap "cap_mim$1_0[1,0]/m4_0_0#" "a_n83803_68196#" 2.23376
cap "VSS" "cap_mim$1_0[1,0]/m4_n120_n120#" 1.74477
cap "cap_mim$1_0[1,0]/m4_0_0#" "a_n83693_84586#" 2.92849
cap "cap_mim$1_0[1,0]/m4_0_0#" "m1_n73487_75917#" 29.0669
cap "cap_mim$1_0[1,0]/m4_0_0#" "a_n83693_82724#" 3.39379
cap "VOUT" "cap_mim$1_0[1,0]/m4_n120_n120#" 3.51623
cap "cap_mim$1_0[1,0]/m4_0_0#" "VDD" 4.68188
cap "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_n120_n120#" 1.17806
cap "a_n83803_68196#" "cap_mim$1_0[1,0]/m4_n120_n120#" 1.00107
cap "a_n83693_84586#" "cap_mim$1_0[1,0]/m4_n120_n120#" 1.40614
cap "m1_n73487_75917#" "cap_mim$1_0[1,0]/m4_n120_n120#" 12.6451
cap "cap_mim$1_0[1,0]/m4_0_0#" "VOUT" 5.57594
cap "a_n83693_82724#" "cap_mim$1_0[1,0]/m4_n120_n120#" 1.70684
cap "VDD" "m4_n66517_87831#" -8.76513
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "m4_n66517_87831#" 137.56
cap "a_n83949_68256#" "m4_n66517_87831#" -1.4547
cap "m4_n66517_87831#" "m1_n73487_75917#" -1.65065
cap "m4_n66517_87831#" "VOUT" -0.693624
cap "m1_n73487_75917#" "m4_n66517_87831#" -0.723096
cap "VDD" "m4_n66517_87831#" -3.83971
cap "VOUT" "m4_n66517_87831#" -0.303853
cap "a_n83949_68256#" "m4_n66517_87831#" -0.637257
cap "VSS" "cap_mim$1_0[1,0]/m4_n120_n120#" 0.209274
cap "a_n83693_82724#" "cap_mim$1_0[1,0]/m4_n120_n120#" 0.694928
cap "m1_n73487_75917#" "cap_mim$1_0[1,0]/m4_0_0#" 16.9515
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "a_n83949_68256#" 2.27453
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "VDD" 5.93625
cap "a_n83693_82724#" "cap_mim$1_0[1,0]/m4_0_0#" 1.09086
cap "VOUT" "cap_mim$1_0[1,0]/m4_n120_n120#" 33.7701
cap "cap_mim$1_0[1,0]/m4_0_0#" "a_n83949_68256#" 1.80188
cap "VDD" "cap_mim$1_0[1,0]/m4_0_0#" 8.87673
cap "VOUT" "cap_mim$1_0[1,0]/m4_0_0#" 3.04983
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "VDD" 1.09303
cap "cap_mim$1_0[1,0]/m4_0_0#" "VDD" 1.50489
cap "a_n83803_68196#" "cap_mim$1_0[1,0]/m4_n120_n120#" 0.407577
cap "a_n83803_68196#" "cap_mim$1_0[1,0]/m4_0_0#" 0.717994
cap "VDD" "cap_mim$1_0[1,0]/m4_0_0#" 0.0117443
cap "VSS" "cap_mim$1_0[1,0]/m4_n120_n120#" 0.710369
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "a_n83693_84586#" 0.5725
cap "cap_mim$1_0[1,0]/m4_0_0#" "a_n83693_84586#" 0.9413
cap "m1_n73487_75917#" "cap_mim$1_0[1,0]/m4_n120_n120#" 15.6324
cap "VOUT" "cap_mim$1_0[1,0]/m4_n120_n120#" 130.849
cap "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_0_0#" 0.396851
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "a_n83949_68256#" 7.26258
cap "VOUT" "cap_mim$1_0[1,0]/m4_0_0#" 8.70003
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "m1_n73487_75917#" 20.7193
cap "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_0_0#" 6.08884
cap "m1_n73487_75917#" "cap_mim$1_0[1,0]/m4_0_0#" 47.133
cap "VDD" "cap_mim$1_0[1,0]/m4_0_0#" 0.305679
cap "VDD" "cap_mim$1_0[1,0]/m4_n120_n120#" 24.0195
cap "VDD" "cap_mim$1_0[1,0]/m4_0_0#" 53.489
cap "m1_n73487_75917#" "cap_mim$1_0[1,0]/m4_0_0#" 47.133
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "VDD" 24.0195
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "a_n83949_68256#" 7.26258
cap "cap_mim$1_0[1,0]/m4_0_0#" "a_n83949_68256#" 0.396851
cap "VOUT" "cap_mim$1_0[1,0]/m4_0_0#" 4.50541
cap "cap_mim$1_0[1,0]/m4_0_0#" "VDD" 53.489
cap "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_0_0#" 6.08884
cap "VOUT" "cap_mim$1_0[1,0]/m4_n120_n120#" 130.849
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "m1_n73487_75917#" 20.7193
cap "VOUT" "cap_mim$1_0[1,0]/m4_0_0#" 4.19462
cap "cap_mim$1_0[1,0]/m4_0_0#" "VDD" 0.305679
cap "VDD" "m4_n66517_87831#" 52.6677
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "VOUT" 130.849
cap "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_n120_n120#" 7.26258
cap "m1_n73487_75917#" "cap_mim$1_0[1,0]/m4_n120_n120#" 20.7193
cap "a_n83949_68256#" "m4_n66517_87831#" 0.396851
cap "m4_n66517_87831#" "VOUT" 4.19462
cap "a_n83949_68256#" "m4_n66517_87831#" 6.08884
cap "VOUT" "m4_n66517_87831#" 5.40349
cap "m1_n73487_75917#" "m4_n66517_87831#" 47.133
cap "VDD" "cap_mim$1_0[1,0]/m4_n120_n120#" 24.0195
cap "m4_n66517_87831#" "VDD" 0.305679
cap "m4_n66517_87831#" "VDD" 0.245729
cap "m4_n66517_87831#" "m1_n73487_75917#" 17.4464
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "m1_n73487_75917#" 23.7325
cap "VOUT" "a_n83949_68256#" 3.55271e-15
cap "m4_n66517_87831#" "VDD" 0.305679
cap "VOUT" "m4_n66517_87831#" -80.5841
cap "a_n83949_68256#" "m4_n66517_87831#" -0.0554213
cap "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_n120_n120#" 6.22006
cap "VOUT" "cap_mim$1_0[1,0]/m4_n120_n120#" 118.92
cap "VOUT" "m1_n73487_75917#" 1.77636e-15
cap "m4_n66517_87831#" "VDD" 11.0105
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "VDD" 22.5923
cap "m4_n66517_87831#" "a_n83949_68256#" 0.246048
cap "m4_n66517_87831#" "a_n83949_68256#" 0.396851
cap "VOUT" "m4_n66517_87831#" 1.96363
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "m4_n66517_87831#" 17.9903
cap "VOUT" "m4_n66517_87831#" -14.2614
cap "VOUT" "m1_n73487_75917#" -1.77636e-15
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "m1_n73487_75917#" 20.7193
cap "VOUT" "m4_n66517_87831#" 4.50541
cap "VDD" "cap_mim$1_0[1,0]/m4_n120_n120#" 24.0195
cap "a_n83949_68256#" "m4_n66517_87831#" 5.34028
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "VOUT" 130.849
cap "a_n83949_68256#" "m4_n66517_87831#" 0.396851
cap "VDD" "m4_n66517_87831#" 0.0599495
cap "m1_n73487_75917#" "m4_n66517_87831#" 45.172
cap "VDD" "m4_n66517_87831#" 0.305679
cap "VDD" "m4_n66517_87831#" 49.5035
cap "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_n120_n120#" 7.26258
cap "m1_n73487_75917#" "a_n83949_68256#" 47.133
cap "VDD" "m4_n66517_87831#" 24.0195
cap "m1_n73487_75917#" "m4_n66517_87831#" 20.7193
cap "VOUT" "a_n83949_68256#" 4.19462
cap "VOUT" "m4_n66517_87831#" 130.849
cap "VDD" "a_n83949_68256#" 0.305679
cap "a_n83949_68256#" "a_n83949_68256#" 0.396851
cap "VOUT" "a_n83949_68256#" 4.50541
cap "VDD" "a_n83949_68256#" 53.489
cap "m4_n66517_87831#" "a_n83949_68256#" 7.26258
cap "a_n83949_68256#" "VDD" 0.305679
cap "a_n83949_68256#" "a_n83949_68256#" 0.396851
cap "VDD" "via_dev_0/m4_0_0#" 24.0195
cap "VDD" "a_n83949_68256#" 53.489
cap "via_dev_0/m4_0_0#" "a_n83949_68256#" 54.3955
cap "via_dev_0/m4_0_0#" "VOUT" 130.849
cap "VOUT" "a_n83949_68256#" 8.70003
cap "a_n83949_68256#" "a_n83949_68256#" 0.396851
cap "a_n83949_68256#" "VOUT" -7.4113
cap "a_n83949_68256#" "VDD" 0.137016
cap "a_n83949_68256#" "VDD" 14.6354
cap "VOUT" "VDD" -1.02992
cap "a_n83949_68256#" "via_dev_0/m4_0_0#" 117.122
cap "via_dev_0/m4_0_0#" "VOUT" 72.7872
cap "via_dev_0/m4_0_0#" "VDD" 39.7841
cap "via_dev_0/m4_0_0#" "VDD" 2.13428
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "VDD" 1.9528
cap "cap_mim$1_0[1,0]/m4_0_0#" "VDD" 1.97112
cap "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_0_0#" 0.104044
cap "cap_mim$1_0[1,0]/m4_0_0#" "VDD" 12.2105
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "a_n83949_68256#" 0.113181
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "VDD" 3.66665
cap "VDD" "cap_mim$1_0[1,0]/m4_n120_n120#" 3.66665
cap "VDD" "cap_mim$1_0[1,0]/m4_0_0#" 12.2105
cap "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_n120_n120#" 0.113181
cap "cap_mim$1_0[1,0]/m4_0_0#" "a_n83949_68256#" 0.104044
cap "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_n120_n120#" 0.113181
cap "a_n83949_68256#" "m4_n66517_87831#" 0.104044
cap "VDD" "cap_mim$1_0[1,0]/m4_n120_n120#" 3.66665
cap "VDD" "m4_n66517_87831#" 12.2105
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "VDD" 5.03566
cap "m4_n66517_87831#" "VDD" 5.57589
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "a_n83949_68256#" 0.113181
cap "m4_n66517_87831#" "a_n83949_68256#" 0.104044
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "a_n83949_68256#" 0.152718
cap "m4_n66517_87831#" "a_n83949_68256#" 0.0645074
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "VDD" 3.66665
cap "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_n120_n120#" 0.113181
cap "m4_n66517_87831#" "VDD" 11.976
cap "a_n83949_68256#" "m4_n66517_87831#" 0.104044
cap "m4_n66517_87831#" "VDD" 3.66665
cap "VDD" "a_n83949_68256#" 12.2105
cap "m4_n66517_87831#" "a_n83949_68256#" 0.113181
cap "a_n83949_68256#" "a_n83949_68256#" 0.104044
cap "VDD" "a_n83949_68256#" 12.2105
cap "a_n83949_68256#" "a_n83949_68256#" 0.104044
cap "via_dev_0/m4_0_0#" "VDD" 3.66665
cap "via_dev_0/m4_0_0#" "a_n83949_68256#" 0.113181
cap "via_dev_0/m4_0_0#" "VDD" 3.69006
cap "a_n83949_68256#" "via_dev_0/m4_0_0#" 0.113181
cap "a_n83949_68256#" "VDD" 3.12943
cap "a_n83949_68256#" "a_n83949_68256#" 0.104044
merge "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_2000_0#" "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" -2375.9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 -470400 -16800 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" "m1_n73487_75165#"
merge "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_2000_0#" -441.914 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_2000_0#" "m1_n71303_75917#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_1000_0#" -425.989 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_1000_0#" "m1_n67303_67901#"
merge "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n352_0#" -20891.3 0 0 -160444564 -55126 0 0 0 0 0 0 -837502 -29266 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1073474 -59754 -48776 -2302 -148512 -5360 0 0 -79640 -1898
merge "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[5,6]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,6]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[4,6]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[4,6]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[5,6]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,6]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[4,6]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[4,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,6]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[5,3]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,3]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,3]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,3]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[5,2]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,2]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[5,3]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,2]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,2]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[5,1]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[5,2]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,1]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,1]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[5,1]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,0]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[4,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[4,0]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[4,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[2,6]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[2,6]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[2,6]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[2,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[2,0]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[2,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[2,0]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[2,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,1]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,1]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[0,1]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,0]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[0,0]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_n352_0#" "VSS"
merge "cap_mim$1_0[1,1]/m4_n120_n120#" "via_dev_0/m4_0_0#" -8005.21 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -527072 -18880 -64736 -2480 -20463282 -8014 -19860120 -16000
merge "via_dev_0/m4_0_0#" "m4_n60589_87598#"
merge "m4_n60589_87598#" "via_dev$3_0/m3_0_0#"
merge "via_dev$3_0/m3_0_0#" "m5_n60589_88423#"
merge "m5_n60589_88423#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n128_0#" "m1_n73487_75917#"
merge "m1_n73487_75917#" "cap_mim$1_0[0,1]/m4_n120_n120#"
merge "cap_mim$1_0[0,1]/m4_n120_n120#" "m4_n66517_87831#"
merge "m4_n66517_87831#" "cap_mim$1_0[1,0]/m4_n120_n120#"
merge "cap_mim$1_0[1,0]/m4_n120_n120#" "m4_n70925_82039#"
merge "m4_n70925_82039#" "cap_mim$1_0[0,0]/m4_n120_n120#"
merge "cap_mim$1_0[0,0]/m4_n120_n120#" "m4_n66517_77631#"
merge "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_2000_0#" "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" -1958.21 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 -470400 -16800 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" "m1_n73487_72157#"
merge "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_1000_0#" -422.528 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_1000_0#" "m1_n65571_70157#"
merge "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_2000_0#" -445.67 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_2000_0#" "m1_n71303_72157#"
merge "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_1000_0#" -424.222 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_1000_0#" "m1_n63839_68653#"
merge "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_2000_0#" -428.435 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_2000_0#" "m1_n68571_72909#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_1000_0#" -423.996 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_1000_0#" "m1_n69035_69405#"
merge "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_2000_0#" -428.435 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_2000_0#" "m1_n71303_73661#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_1000_0#" -425.989 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_1000_0#" "m1_n69035_67901#"
merge "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_2000_0#" -428.435 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_2000_0#" "m1_n63107_73661#"
merge "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_1000_0#" -422.755 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_1000_0#" "m1_n63839_70157#"
merge "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_2000_0#" -428.435 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_2000_0#" "m1_n68571_75165#"
merge "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_2000_0#" -445.123 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_2000_0#" "m1_n63107_72157#"
merge "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_2000_0#" -441.914 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_2000_0#" "m1_n63107_75917#"
merge "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_2000_0#" -428.435 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_2000_0#" "m1_n71303_72909#"
merge "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_1000_0#" -423.996 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_1000_0#" "m1_n65571_68653#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_1000_0#" -3815.76 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 -584864 -21224 -708624 -25644 -37800 -1462 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_1000_0#" "VFB_res"
merge "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n128_0#" -1242.85 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 -235200 -8400 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n128_0#" "m1_n70219_68653#"
merge "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_2000_0#" -428.435 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_2000_0#" "m1_n65839_73661#"
merge "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_1000_0#" -422.528 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_1000_0#" "m1_n67303_70157#"
merge "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_2000_0#" -428.435 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_2000_0#" "m1_n71303_75165#"
merge "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_2000_0#" -445.123 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_2000_0#" "m1_n65839_72157#"
merge "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_2000_0#" -441.914 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_2000_0#" "m1_n65839_75917#"
merge "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_2000_0#" "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n128_0#" -6769.28 0 0 0 0 0 0 0 0 0 0 -529914 -9962 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -451772 -16066 -1254384 -45133 -1099112 -39814 -763336 -27430 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n128_0#" "VOUT"
merge "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_1000_0#" -423.996 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_1000_0#" "m1_n67303_68653#"
merge "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_2000_0#" "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" -1882.51 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 -470400 -16800 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" "m1_n73487_72909#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_1000_0#" -424.222 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_1000_0#" "m1_n63839_69405#"
merge "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_2000_0#" -428.435 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_2000_0#" "m1_n68571_73661#"
merge "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_1000_0#" -422.528 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_1000_0#" "m1_n69035_70157#"
merge "cap_mim$1_0[1,1]/m4_0_0#" "a_n83949_68256#" -3152 0 0 0 0 0 0 0 0 0 0 0 0 -404100 -10082 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -650272 -23336 -205752 -7502 -184080 -6896 -417472 -10544
merge "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_0_0#"
merge "cap_mim$1_0[1,0]/m4_0_0#" "m5_n66517_87435#"
merge "m5_n66517_87435#" "cap_mim$1_0[0,1]/m4_0_0#"
merge "cap_mim$1_0[0,1]/m4_0_0#" "m5_n70561_82039#"
merge "m5_n70561_82039#" "cap_mim$1_0[0,0]/m4_0_0#"
merge "cap_mim$1_0[0,0]/m4_0_0#" "m5_n66517_77995#"
merge "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,3]/a_2000_0#" -428.435 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[3,3]/a_2000_0#" "m1_n63107_74413#"
merge "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_2000_0#" -445.123 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_2000_0#" "m1_n68571_72157#"
merge "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_2000_0#" -441.914 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_2000_0#" "m1_n68571_75917#"
merge "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_2000_0#" -428.435 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_2000_0#" "m1_n63107_72909#"
merge "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_1000_0#" -423.996 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_1000_0#" "m1_n69035_68653#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_1000_0#" -423.996 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_1000_0#" "m1_n65571_69405#"
merge "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_2000_0#" -428.435 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_2000_0#" "m1_n65839_72909#"
merge "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" -1681.07 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 -324352 -11696 -101024 -3720 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" "m1_n70219_67901#"
merge "ppolyf_u_high_Rs_resistor$3_0[3,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_2000_0#" -428.435 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_2000_0#" "m1_n65839_74413#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_1000_0#" -426.215 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_1000_0#" "m1_n63839_67901#"
merge "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_2000_0#" -428.435 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_2000_0#" "m1_n68571_74413#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_1000_0#" -423.996 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_1000_0#" "m1_n67303_69405#"
merge "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_2000_0#" "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" -1882.51 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 -470400 -16800 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" "m1_n73487_73661#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_1000_0#" -425.989 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_1000_0#" "m1_n65571_67901#"
merge "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_2000_0#" -428.435 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_2000_0#" "m1_n63107_75165#"
merge "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_2000_0#" -428.435 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_2000_0#" "m1_n71303_74413#"
merge "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_2000_0#" -428.435 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_2000_0#" "m1_n65839_75165#"
merge "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_2000_0#" "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" -1882.51 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 -470400 -16800 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" "m1_n73487_74413#"
