--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml mode.twx mode.ncd -o mode.twr mode.pcf

Design file:              mode.ncd
Physical constraint file: mode.pcf
Device,package,speed:     xc3s200,pq208,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
FPGA_RSTB   |    5.294(R)|   -0.238(R)|CLK_BUFGP         |   0.000|
addr2<0>    |    8.785(R)|   -1.400(R)|CLK_BUFGP         |   0.000|
addr2<1>    |    8.879(R)|   -1.883(R)|CLK_BUFGP         |   0.000|
addr2<2>    |    8.196(R)|   -0.888(R)|CLK_BUFGP         |   0.000|
addr2<3>    |    8.626(R)|   -0.790(R)|CLK_BUFGP         |   0.000|
addr2<4>    |    8.065(R)|   -0.500(R)|CLK_BUFGP         |   0.000|
addr3<0>    |    8.162(R)|   -0.902(R)|CLK_BUFGP         |   0.000|
addr3<1>    |    8.591(R)|   -1.527(R)|CLK_BUFGP         |   0.000|
addr3<2>    |    8.378(R)|   -1.297(R)|CLK_BUFGP         |   0.000|
addr3<3>    |    8.145(R)|   -0.513(R)|CLK_BUFGP         |   0.000|
addr3<4>    |    7.584(R)|   -0.118(R)|CLK_BUFGP         |   0.000|
data1<0>    |    1.201(R)|    0.694(R)|CLK_BUFGP         |   0.000|
data1<1>    |    2.773(R)|   -0.173(R)|CLK_BUFGP         |   0.000|
data1<2>    |    2.209(R)|   -0.221(R)|CLK_BUFGP         |   0.000|
data1<3>    |    2.282(R)|    0.745(R)|CLK_BUFGP         |   0.000|
data1<4>    |    1.945(R)|   -0.088(R)|CLK_BUFGP         |   0.000|
data1<5>    |    1.317(R)|    0.414(R)|CLK_BUFGP         |   0.000|
data1<6>    |    1.862(R)|   -0.022(R)|CLK_BUFGP         |   0.000|
data1<7>    |    2.272(R)|    0.229(R)|CLK_BUFGP         |   0.000|
data2<0>    |    1.551(R)|    0.227(R)|CLK_BUFGP         |   0.000|
data2<1>    |    1.726(R)|    0.087(R)|CLK_BUFGP         |   0.000|
data2<2>    |    2.077(R)|   -0.194(R)|CLK_BUFGP         |   0.000|
data2<3>    |    1.631(R)|    0.163(R)|CLK_BUFGP         |   0.000|
data2<4>    |    1.170(R)|    0.532(R)|CLK_BUFGP         |   0.000|
data2<5>    |    1.723(R)|    0.089(R)|CLK_BUFGP         |   0.000|
data2<6>    |    1.608(R)|    0.182(R)|CLK_BUFGP         |   0.000|
data2<7>    |    1.684(R)|    0.121(R)|CLK_BUFGP         |   0.000|
data3<0>    |    1.375(R)|    0.369(R)|CLK_BUFGP         |   0.000|
data3<1>    |    1.425(R)|    0.328(R)|CLK_BUFGP         |   0.000|
data3<2>    |    2.067(R)|   -0.185(R)|CLK_BUFGP         |   0.000|
data3<3>    |    1.415(R)|    0.336(R)|CLK_BUFGP         |   0.000|
data3<4>    |    1.023(R)|    0.649(R)|CLK_BUFGP         |   0.000|
data3<5>    |    1.277(R)|    0.445(R)|CLK_BUFGP         |   0.000|
data3<6>    |    1.375(R)|    0.369(R)|CLK_BUFGP         |   0.000|
data3<7>    |    1.398(R)|    0.349(R)|CLK_BUFGP         |   0.000|
data4<0>    |    1.208(R)|    0.502(R)|CLK_BUFGP         |   0.000|
data4<1>    |    0.693(R)|    0.913(R)|CLK_BUFGP         |   0.000|
data4<2>    |    2.051(R)|   -0.173(R)|CLK_BUFGP         |   0.000|
data4<3>    |    1.745(R)|    0.071(R)|CLK_BUFGP         |   0.000|
data4<4>    |    2.044(R)|   -0.167(R)|CLK_BUFGP         |   0.000|
data4<5>    |    1.805(R)|    0.024(R)|CLK_BUFGP         |   0.000|
data4<6>    |    2.421(R)|   -0.468(R)|CLK_BUFGP         |   0.000|
data4<7>    |    1.685(R)|    0.120(R)|CLK_BUFGP         |   0.000|
mode<0>     |    7.828(R)|    0.790(R)|CLK_BUFGP         |   0.000|
mode<1>     |    6.776(R)|    0.773(R)|CLK_BUFGP         |   0.000|
mydata<0>   |    1.884(R)|   -0.039(R)|CLK_BUFGP         |   0.000|
mydata<1>   |    1.131(R)|    0.563(R)|CLK_BUFGP         |   0.000|
mydata<2>   |    1.521(R)|    0.251(R)|CLK_BUFGP         |   0.000|
mydata<3>   |    1.934(R)|   -0.079(R)|CLK_BUFGP         |   0.000|
mydata<4>   |    1.285(R)|    0.440(R)|CLK_BUFGP         |   0.000|
mydata<5>   |    1.200(R)|    0.508(R)|CLK_BUFGP         |   0.000|
mydata<6>   |    1.232(R)|    0.482(R)|CLK_BUFGP         |   0.000|
mydata<7>   |    1.438(R)|    0.318(R)|CLK_BUFGP         |   0.000|
w_enable    |    6.576(R)|    0.639(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
addr<0>     |    9.102(R)|CLK_BUFGP         |   0.000|
addr<1>     |    9.117(R)|CLK_BUFGP         |   0.000|
addr<2>     |    8.379(R)|CLK_BUFGP         |   0.000|
addr<3>     |    8.385(R)|CLK_BUFGP         |   0.000|
addr<4>     |    8.389(R)|CLK_BUFGP         |   0.000|
data<0>     |    9.399(R)|CLK_BUFGP         |   0.000|
data<1>     |    9.414(R)|CLK_BUFGP         |   0.000|
data<2>     |   10.616(R)|CLK_BUFGP         |   0.000|
data<3>     |    9.579(R)|CLK_BUFGP         |   0.000|
data<4>     |    8.390(R)|CLK_BUFGP         |   0.000|
data<5>     |    9.073(R)|CLK_BUFGP         |   0.000|
data<6>     |   10.408(R)|CLK_BUFGP         |   0.000|
data_out    |    7.359(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.027|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Dec 02 16:36:14 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4479 MB



