Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Fri Jan  5 04:07:52 2018
| Host         : zhanghuimeng-ThinkPad-T430 running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file MIPS_CPU_timing_summary_routed.rpt -rpx MIPS_CPU_timing_summary_routed.rpx
| Design       : MIPS_CPU
| Device       : 7a100t-fgg676
| Speed File   : -2L  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 527 register/latch pins with no clock driven by root clock pin: CLOCK/inst/mmcm_adv_inst/LOCKED (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: CP0_REG_0/cause_o_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: CP0_REG_0/cause_o_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: CP0_REG_0/cause_o_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: CP0_REG_0/status_o_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: CP0_REG_0/status_o_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: CP0_REG_0/status_o_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: CP0_REG_0/status_o_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: CP0_REG_0/status_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: EX_0/cp0_reg_read_addr_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: EX_0/cp0_reg_read_addr_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: EX_0/cp0_reg_read_addr_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: EX_0/cp0_reg_read_addr_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: EX_0/cp0_reg_read_addr_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[13]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[14]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[15]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[16]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[17]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[18]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[19]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[20]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[21]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[22]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[23]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[24]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[25]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[26]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[28]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[30]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[31]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/except_type_o_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/except_type_o_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/except_type_o_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/except_type_o_reg[8]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/funct_o_reg[0]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/funct_o_reg[1]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/funct_o_reg[2]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/funct_o_reg[3]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/is_load_store_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/load_store_addr_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/load_store_addr_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_en_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[9]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[0]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[1]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[2]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[3]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[4]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[5]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/op_o_reg[0]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/op_o_reg[1]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/op_o_reg[2]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/op_o_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_en_o_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: MEM_0/cp0_cause_reg[10]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[0]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[10]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[11]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[12]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[13]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[14]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[15]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[16]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[17]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[18]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[19]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[1]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[20]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[21]/Q (HIGH)

 There are 275 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[22]/Q (HIGH)

 There are 295 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[23]/Q (HIGH)

 There are 295 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[24]/Q (HIGH)

 There are 295 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[25]/Q (HIGH)

 There are 295 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[26]/Q (HIGH)

 There are 295 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[27]/Q (HIGH)

 There are 295 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[28]/Q (HIGH)

 There are 295 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[29]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[2]/Q (HIGH)

 There are 295 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[30]/Q (HIGH)

 There are 295 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[31]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[3]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[4]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[5]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[6]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[7]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[8]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[9]/Q (HIGH)

 There are 295 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/ce_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[9]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/state_reg[0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/state_reg[1]/Q (HIGH)

 There are 202 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/we_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_data_o_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_data_o_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_data_o_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_data_o_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_data_o_reg[9]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_we_o_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[3]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC_0/en_o_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: SERIAL_RECEIVER/RxD_data_ready_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 797 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 123 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.052        0.000                      0                 3261        0.088        0.000                      0                 3261        7.000        0.000                       0                  1141  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 50.000}       100.000         10.000          
  clk_out2_clk_wiz_0  {0.000 25.000}       50.000          20.000          
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       47.746        0.000                      0                 3157        0.088        0.000                      0                 3157       48.870        0.000                       0                  1063  
  clk_out2_clk_wiz_0       45.836        0.000                      0                   72        0.206        0.000                      0                   72       24.500        0.000                       0                    74  
  clkfbout_clk_wiz_0                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0  clk_out1_clk_wiz_0       18.052        0.000                      0                   34       24.848        0.000                      0                   34  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0       18.612        0.000                      0                  104       24.577        0.000                      0                  104  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       47.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.746ns  (required time - arrival time)
  Source:                 SERIAL_CONTROLL_0/TxD_start_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_TRANSMITTER/TxD_shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        2.134ns  (logic 0.594ns (27.837%)  route 1.540ns (72.163%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 99.021 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.529ns = ( 49.471 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.386    49.471    SERIAL_CONTROLL_0/clk_out1
    SLICE_X29Y91         FDRE                                         r  SERIAL_CONTROLL_0/TxD_start_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.384    49.855 r  SERIAL_CONTROLL_0/TxD_start_reg/Q
                         net (fo=9, routed)           0.869    50.724    SERIAL_TRANSMITTER/tickgen/TxD_start
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.105    50.829 r  SERIAL_TRANSMITTER/tickgen/TxD_shift[5]_i_2/O
                         net (fo=7, routed)           0.671    51.499    SERIAL_TRANSMITTER/tickgen_n_12
    SLICE_X30Y97         LUT5 (Prop_lut5_I3_O)        0.105    51.604 r  SERIAL_TRANSMITTER/TxD_shift[0]_i_1/O
                         net (fo=1, routed)           0.000    51.604    SERIAL_TRANSMITTER/TxD_shift[0]_i_1_n_12
    SLICE_X30Y97         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.274    99.021    SERIAL_TRANSMITTER/clk_out1
    SLICE_X30Y97         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[0]/C
                         clock pessimism              0.405    99.426    
                         clock uncertainty           -0.147    99.278    
    SLICE_X30Y97         FDRE (Setup_fdre_C_D)        0.072    99.350    SERIAL_TRANSMITTER/TxD_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         99.350    
                         arrival time                         -51.604    
  -------------------------------------------------------------------
                         slack                                 47.746    

Slack (MET) :             47.919ns  (required time - arrival time)
  Source:                 SERIAL_CONTROLL_0/TxD_start_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_TRANSMITTER/TxD_shift_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        1.536ns  (logic 0.489ns (31.828%)  route 1.047ns (68.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 99.021 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.529ns = ( 49.471 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.386    49.471    SERIAL_CONTROLL_0/clk_out1
    SLICE_X29Y91         FDRE                                         r  SERIAL_CONTROLL_0/TxD_start_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.384    49.855 r  SERIAL_CONTROLL_0/TxD_start_reg/Q
                         net (fo=9, routed)           0.756    50.611    SERIAL_TRANSMITTER/TxD_start
    SLICE_X31Y97         LUT5 (Prop_lut5_I4_O)        0.105    50.716 r  SERIAL_TRANSMITTER/TxD_shift[5]_i_1/O
                         net (fo=5, routed)           0.291    51.007    SERIAL_TRANSMITTER/TxD_shift[5]_i_1_n_12
    SLICE_X31Y97         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.274    99.021    SERIAL_TRANSMITTER/clk_out1
    SLICE_X31Y97         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[1]/C
                         clock pessimism              0.405    99.426    
                         clock uncertainty           -0.147    99.278    
    SLICE_X31Y97         FDRE (Setup_fdre_C_R)       -0.352    98.926    SERIAL_TRANSMITTER/TxD_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         98.926    
                         arrival time                         -51.007    
  -------------------------------------------------------------------
                         slack                                 47.919    

Slack (MET) :             47.919ns  (required time - arrival time)
  Source:                 SERIAL_CONTROLL_0/TxD_start_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_TRANSMITTER/TxD_shift_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        1.536ns  (logic 0.489ns (31.828%)  route 1.047ns (68.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 99.021 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.529ns = ( 49.471 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.386    49.471    SERIAL_CONTROLL_0/clk_out1
    SLICE_X29Y91         FDRE                                         r  SERIAL_CONTROLL_0/TxD_start_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.384    49.855 r  SERIAL_CONTROLL_0/TxD_start_reg/Q
                         net (fo=9, routed)           0.756    50.611    SERIAL_TRANSMITTER/TxD_start
    SLICE_X31Y97         LUT5 (Prop_lut5_I4_O)        0.105    50.716 r  SERIAL_TRANSMITTER/TxD_shift[5]_i_1/O
                         net (fo=5, routed)           0.291    51.007    SERIAL_TRANSMITTER/TxD_shift[5]_i_1_n_12
    SLICE_X31Y97         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.274    99.021    SERIAL_TRANSMITTER/clk_out1
    SLICE_X31Y97         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[2]/C
                         clock pessimism              0.405    99.426    
                         clock uncertainty           -0.147    99.278    
    SLICE_X31Y97         FDRE (Setup_fdre_C_R)       -0.352    98.926    SERIAL_TRANSMITTER/TxD_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         98.926    
                         arrival time                         -51.007    
  -------------------------------------------------------------------
                         slack                                 47.919    

Slack (MET) :             47.919ns  (required time - arrival time)
  Source:                 SERIAL_CONTROLL_0/TxD_start_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_TRANSMITTER/TxD_shift_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        1.536ns  (logic 0.489ns (31.828%)  route 1.047ns (68.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 99.021 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.529ns = ( 49.471 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.386    49.471    SERIAL_CONTROLL_0/clk_out1
    SLICE_X29Y91         FDRE                                         r  SERIAL_CONTROLL_0/TxD_start_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.384    49.855 r  SERIAL_CONTROLL_0/TxD_start_reg/Q
                         net (fo=9, routed)           0.756    50.611    SERIAL_TRANSMITTER/TxD_start
    SLICE_X31Y97         LUT5 (Prop_lut5_I4_O)        0.105    50.716 r  SERIAL_TRANSMITTER/TxD_shift[5]_i_1/O
                         net (fo=5, routed)           0.291    51.007    SERIAL_TRANSMITTER/TxD_shift[5]_i_1_n_12
    SLICE_X31Y97         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.274    99.021    SERIAL_TRANSMITTER/clk_out1
    SLICE_X31Y97         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[3]/C
                         clock pessimism              0.405    99.426    
                         clock uncertainty           -0.147    99.278    
    SLICE_X31Y97         FDRE (Setup_fdre_C_R)       -0.352    98.926    SERIAL_TRANSMITTER/TxD_shift_reg[3]
  -------------------------------------------------------------------
                         required time                         98.926    
                         arrival time                         -51.007    
  -------------------------------------------------------------------
                         slack                                 47.919    

Slack (MET) :             47.919ns  (required time - arrival time)
  Source:                 SERIAL_CONTROLL_0/TxD_start_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_TRANSMITTER/TxD_shift_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        1.536ns  (logic 0.489ns (31.828%)  route 1.047ns (68.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 99.021 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.529ns = ( 49.471 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.386    49.471    SERIAL_CONTROLL_0/clk_out1
    SLICE_X29Y91         FDRE                                         r  SERIAL_CONTROLL_0/TxD_start_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.384    49.855 r  SERIAL_CONTROLL_0/TxD_start_reg/Q
                         net (fo=9, routed)           0.756    50.611    SERIAL_TRANSMITTER/TxD_start
    SLICE_X31Y97         LUT5 (Prop_lut5_I4_O)        0.105    50.716 r  SERIAL_TRANSMITTER/TxD_shift[5]_i_1/O
                         net (fo=5, routed)           0.291    51.007    SERIAL_TRANSMITTER/TxD_shift[5]_i_1_n_12
    SLICE_X31Y97         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.274    99.021    SERIAL_TRANSMITTER/clk_out1
    SLICE_X31Y97         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[4]/C
                         clock pessimism              0.405    99.426    
                         clock uncertainty           -0.147    99.278    
    SLICE_X31Y97         FDRE (Setup_fdre_C_R)       -0.352    98.926    SERIAL_TRANSMITTER/TxD_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         98.926    
                         arrival time                         -51.007    
  -------------------------------------------------------------------
                         slack                                 47.919    

Slack (MET) :             47.919ns  (required time - arrival time)
  Source:                 SERIAL_CONTROLL_0/TxD_start_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_TRANSMITTER/TxD_shift_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        1.536ns  (logic 0.489ns (31.828%)  route 1.047ns (68.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 99.021 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.529ns = ( 49.471 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.386    49.471    SERIAL_CONTROLL_0/clk_out1
    SLICE_X29Y91         FDRE                                         r  SERIAL_CONTROLL_0/TxD_start_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.384    49.855 r  SERIAL_CONTROLL_0/TxD_start_reg/Q
                         net (fo=9, routed)           0.756    50.611    SERIAL_TRANSMITTER/TxD_start
    SLICE_X31Y97         LUT5 (Prop_lut5_I4_O)        0.105    50.716 r  SERIAL_TRANSMITTER/TxD_shift[5]_i_1/O
                         net (fo=5, routed)           0.291    51.007    SERIAL_TRANSMITTER/TxD_shift[5]_i_1_n_12
    SLICE_X31Y97         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.274    99.021    SERIAL_TRANSMITTER/clk_out1
    SLICE_X31Y97         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[5]/C
                         clock pessimism              0.405    99.426    
                         clock uncertainty           -0.147    99.278    
    SLICE_X31Y97         FDRE (Setup_fdre_C_R)       -0.352    98.926    SERIAL_TRANSMITTER/TxD_shift_reg[5]
  -------------------------------------------------------------------
                         required time                         98.926    
                         arrival time                         -51.007    
  -------------------------------------------------------------------
                         slack                                 47.919    

Slack (MET) :             47.939ns  (required time - arrival time)
  Source:                 SERIAL_CONTROLL_0/TxD_start_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_TRANSMITTER/TxD_shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        1.945ns  (logic 0.594ns (30.543%)  route 1.351ns (69.457%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 99.021 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.529ns = ( 49.471 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.386    49.471    SERIAL_CONTROLL_0/clk_out1
    SLICE_X29Y91         FDRE                                         r  SERIAL_CONTROLL_0/TxD_start_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.384    49.855 r  SERIAL_CONTROLL_0/TxD_start_reg/Q
                         net (fo=9, routed)           0.869    50.724    SERIAL_TRANSMITTER/tickgen/TxD_start
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.105    50.829 r  SERIAL_TRANSMITTER/tickgen/TxD_shift[5]_i_2/O
                         net (fo=7, routed)           0.482    51.310    SERIAL_TRANSMITTER/tickgen_n_12
    SLICE_X30Y97         LUT4 (Prop_lut4_I3_O)        0.105    51.415 r  SERIAL_TRANSMITTER/TxD_shift[6]_i_1/O
                         net (fo=1, routed)           0.000    51.415    SERIAL_TRANSMITTER/TxD_shift[6]_i_1_n_12
    SLICE_X30Y97         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.274    99.021    SERIAL_TRANSMITTER/clk_out1
    SLICE_X30Y97         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[6]/C
                         clock pessimism              0.405    99.426    
                         clock uncertainty           -0.147    99.278    
    SLICE_X30Y97         FDRE (Setup_fdre_C_D)        0.076    99.354    SERIAL_TRANSMITTER/TxD_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         99.354    
                         arrival time                         -51.415    
  -------------------------------------------------------------------
                         slack                                 47.939    

Slack (MET) :             48.013ns  (required time - arrival time)
  Source:                 SERIAL_CONTROLL_0/TxD_start_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_TRANSMITTER/TxD_shift_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        1.627ns  (logic 0.489ns (30.059%)  route 1.138ns (69.941%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 99.021 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.529ns = ( 49.471 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.386    49.471    SERIAL_CONTROLL_0/clk_out1
    SLICE_X29Y91         FDRE                                         r  SERIAL_CONTROLL_0/TxD_start_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.384    49.855 r  SERIAL_CONTROLL_0/TxD_start_reg/Q
                         net (fo=9, routed)           0.869    50.724    SERIAL_TRANSMITTER/tickgen/TxD_start
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.105    50.829 r  SERIAL_TRANSMITTER/tickgen/TxD_shift[5]_i_2/O
                         net (fo=7, routed)           0.269    51.097    SERIAL_TRANSMITTER/tickgen_n_12
    SLICE_X31Y97         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.274    99.021    SERIAL_TRANSMITTER/clk_out1
    SLICE_X31Y97         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[1]/C
                         clock pessimism              0.405    99.426    
                         clock uncertainty           -0.147    99.278    
    SLICE_X31Y97         FDRE (Setup_fdre_C_CE)      -0.168    99.110    SERIAL_TRANSMITTER/TxD_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         99.110    
                         arrival time                         -51.097    
  -------------------------------------------------------------------
                         slack                                 48.013    

Slack (MET) :             48.013ns  (required time - arrival time)
  Source:                 SERIAL_CONTROLL_0/TxD_start_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_TRANSMITTER/TxD_shift_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        1.627ns  (logic 0.489ns (30.059%)  route 1.138ns (69.941%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 99.021 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.529ns = ( 49.471 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.386    49.471    SERIAL_CONTROLL_0/clk_out1
    SLICE_X29Y91         FDRE                                         r  SERIAL_CONTROLL_0/TxD_start_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.384    49.855 r  SERIAL_CONTROLL_0/TxD_start_reg/Q
                         net (fo=9, routed)           0.869    50.724    SERIAL_TRANSMITTER/tickgen/TxD_start
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.105    50.829 r  SERIAL_TRANSMITTER/tickgen/TxD_shift[5]_i_2/O
                         net (fo=7, routed)           0.269    51.097    SERIAL_TRANSMITTER/tickgen_n_12
    SLICE_X31Y97         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.274    99.021    SERIAL_TRANSMITTER/clk_out1
    SLICE_X31Y97         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[2]/C
                         clock pessimism              0.405    99.426    
                         clock uncertainty           -0.147    99.278    
    SLICE_X31Y97         FDRE (Setup_fdre_C_CE)      -0.168    99.110    SERIAL_TRANSMITTER/TxD_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         99.110    
                         arrival time                         -51.097    
  -------------------------------------------------------------------
                         slack                                 48.013    

Slack (MET) :             48.013ns  (required time - arrival time)
  Source:                 SERIAL_CONTROLL_0/TxD_start_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_TRANSMITTER/TxD_shift_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        1.627ns  (logic 0.489ns (30.059%)  route 1.138ns (69.941%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 99.021 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.529ns = ( 49.471 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.386    49.471    SERIAL_CONTROLL_0/clk_out1
    SLICE_X29Y91         FDRE                                         r  SERIAL_CONTROLL_0/TxD_start_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.384    49.855 r  SERIAL_CONTROLL_0/TxD_start_reg/Q
                         net (fo=9, routed)           0.869    50.724    SERIAL_TRANSMITTER/tickgen/TxD_start
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.105    50.829 r  SERIAL_TRANSMITTER/tickgen/TxD_shift[5]_i_2/O
                         net (fo=7, routed)           0.269    51.097    SERIAL_TRANSMITTER/tickgen_n_12
    SLICE_X31Y97         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.274    99.021    SERIAL_TRANSMITTER/clk_out1
    SLICE_X31Y97         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[3]/C
                         clock pessimism              0.405    99.426    
                         clock uncertainty           -0.147    99.278    
    SLICE_X31Y97         FDRE (Setup_fdre_C_CE)      -0.168    99.110    SERIAL_TRANSMITTER/TxD_shift_reg[3]
  -------------------------------------------------------------------
                         required time                         99.110    
                         arrival time                         -51.097    
  -------------------------------------------------------------------
                         slack                                 48.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 MEM_to_WB_0/reg_wt_data_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            REGISTERS_0/reg_array_reg_r1_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.863%)  route 0.126ns (47.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.558    -0.553    MEM_to_WB_0/clk_out1
    SLICE_X35Y76         FDRE                                         r  MEM_to_WB_0/reg_wt_data_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  MEM_to_WB_0/reg_wt_data_o_reg[8]/Q
                         net (fo=4, routed)           0.126    -0.287    REGISTERS_0/reg_array_reg_r1_0_31_6_11/DIB0
    SLICE_X38Y76         RAMD32                                       r  REGISTERS_0/reg_array_reg_r1_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.825    -0.795    REGISTERS_0/reg_array_reg_r1_0_31_6_11/WCLK
    SLICE_X38Y76         RAMD32                                       r  REGISTERS_0/reg_array_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism              0.275    -0.520    
    SLICE_X38Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.374    REGISTERS_0/reg_array_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 MEM_to_WB_0/reg_wt_data_o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            REGISTERS_0/reg_array_reg_r1_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.561%)  route 0.108ns (43.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.560    -0.551    MEM_to_WB_0/clk_out1
    SLICE_X41Y80         FDRE                                         r  MEM_to_WB_0/reg_wt_data_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MEM_to_WB_0/reg_wt_data_o_reg[16]/Q
                         net (fo=4, routed)           0.108    -0.302    REGISTERS_0/reg_array_reg_r1_0_31_12_17/DIC0
    SLICE_X38Y80         RAMD32                                       r  REGISTERS_0/reg_array_reg_r1_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.830    -0.790    REGISTERS_0/reg_array_reg_r1_0_31_12_17/WCLK
    SLICE_X38Y80         RAMD32                                       r  REGISTERS_0/reg_array_reg_r1_0_31_12_17/RAMC/CLK
                         clock pessimism              0.253    -0.537    
    SLICE_X38Y80         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.393    REGISTERS_0/reg_array_reg_r1_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 MEM_to_WB_0/reg_wt_data_o_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            REGISTERS_0/reg_array_reg_r1_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.777%)  route 0.121ns (46.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.561    -0.550    MEM_to_WB_0/clk_out1
    SLICE_X36Y79         FDRE                                         r  MEM_to_WB_0/reg_wt_data_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  MEM_to_WB_0/reg_wt_data_o_reg[30]/Q
                         net (fo=4, routed)           0.121    -0.288    REGISTERS_0/reg_array_reg_r1_0_31_30_31/DIA0
    SLICE_X34Y79         RAMD32                                       r  REGISTERS_0/reg_array_reg_r1_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.830    -0.790    REGISTERS_0/reg_array_reg_r1_0_31_30_31/WCLK
    SLICE_X34Y79         RAMD32                                       r  REGISTERS_0/reg_array_reg_r1_0_31_30_31/RAMA/CLK
                         clock pessimism              0.254    -0.536    
    SLICE_X34Y79         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.389    REGISTERS_0/reg_array_reg_r1_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 MEM_to_WB_0/wb_cp0_reg_data_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CP0_REG_0/compare_o_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.128ns (33.333%)  route 0.256ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.564    -0.547    MEM_to_WB_0/clk_out1
    SLICE_X51Y90         FDRE                                         r  MEM_to_WB_0/wb_cp0_reg_data_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.128    -0.419 r  MEM_to_WB_0/wb_cp0_reg_data_o_reg[18]/Q
                         net (fo=6, routed)           0.256    -0.163    CP0_REG_0/Q[18]
    SLICE_X52Y92         FDRE                                         r  CP0_REG_0/compare_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.833    -0.787    CP0_REG_0/clk_out1
    SLICE_X52Y92         FDRE                                         r  CP0_REG_0/compare_o_reg[18]/C
                         clock pessimism              0.504    -0.283    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.017    -0.266    CP0_REG_0/compare_o_reg[18]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 MEM_to_WB_0/reg_wt_data_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            REGISTERS_0/reg_array_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.170%)  route 0.124ns (46.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.557    -0.554    MEM_to_WB_0/clk_out1
    SLICE_X36Y75         FDRE                                         r  MEM_to_WB_0/reg_wt_data_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  MEM_to_WB_0/reg_wt_data_o_reg[6]/Q
                         net (fo=4, routed)           0.124    -0.289    REGISTERS_0/reg_array_reg_r2_0_31_6_11/DIA0
    SLICE_X34Y76         RAMD32                                       r  REGISTERS_0/reg_array_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.826    -0.794    REGISTERS_0/reg_array_reg_r2_0_31_6_11/WCLK
    SLICE_X34Y76         RAMD32                                       r  REGISTERS_0/reg_array_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism              0.254    -0.540    
    SLICE_X34Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.393    REGISTERS_0/reg_array_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 MEM_to_WB_0/reg_wt_data_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            REGISTERS_0/reg_array_reg_r1_0_31_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.785%)  route 0.126ns (47.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.560    -0.551    MEM_to_WB_0/clk_out1
    SLICE_X41Y80         FDRE                                         r  MEM_to_WB_0/reg_wt_data_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MEM_to_WB_0/reg_wt_data_o_reg[14]/Q
                         net (fo=4, routed)           0.126    -0.284    REGISTERS_0/reg_array_reg_r1_0_31_12_17/DIB0
    SLICE_X38Y80         RAMD32                                       r  REGISTERS_0/reg_array_reg_r1_0_31_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.830    -0.790    REGISTERS_0/reg_array_reg_r1_0_31_12_17/WCLK
    SLICE_X38Y80         RAMD32                                       r  REGISTERS_0/reg_array_reg_r1_0_31_12_17/RAMB/CLK
                         clock pessimism              0.253    -0.537    
    SLICE_X38Y80         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.391    REGISTERS_0/reg_array_reg_r1_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 MEM_to_WB_0/reg_wt_data_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.882%)  route 0.153ns (52.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.555    -0.556    MEM_to_WB_0/clk_out1
    SLICE_X39Y74         FDRE                                         r  MEM_to_WB_0/reg_wt_data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  MEM_to_WB_0/reg_wt_data_o_reg[2]/Q
                         net (fo=4, routed)           0.153    -0.262    REGISTERS_0/reg_array_reg_r1_0_31_0_5/DIB0
    SLICE_X38Y75         RAMD32                                       r  REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.824    -0.796    REGISTERS_0/reg_array_reg_r1_0_31_0_5/WCLK
    SLICE_X38Y75         RAMD32                                       r  REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism              0.275    -0.521    
    SLICE_X38Y75         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.375    REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MEM_to_WB_0/reg_wt_data_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.569%)  route 0.138ns (49.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.557    -0.554    MEM_to_WB_0/clk_out1
    SLICE_X36Y75         FDRE                                         r  MEM_to_WB_0/reg_wt_data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  MEM_to_WB_0/reg_wt_data_o_reg[3]/Q
                         net (fo=4, routed)           0.138    -0.275    REGISTERS_0/reg_array_reg_r1_0_31_0_5/DIB1
    SLICE_X38Y75         RAMD32                                       r  REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.824    -0.796    REGISTERS_0/reg_array_reg_r1_0_31_0_5/WCLK
    SLICE_X38Y75         RAMD32                                       r  REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.275    -0.521    
    SLICE_X38Y75         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.397    REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 EX_to_MEM_0/hi_o_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_to_WB_0/hi_o_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.704%)  route 0.295ns (61.296%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.558    -0.553    EX_to_MEM_0/clk_out1
    SLICE_X52Y82         FDRE                                         r  EX_to_MEM_0/hi_o_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  EX_to_MEM_0/hi_o_reg[28]/Q
                         net (fo=2, routed)           0.295    -0.118    EX_to_MEM_0/hi_to_mem[28]
    SLICE_X48Y81         LUT2 (Prop_lut2_I0_O)        0.045    -0.073 r  EX_to_MEM_0/hi_o[28]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.073    MEM_to_WB_0/hi_o_reg[31]_1[28]
    SLICE_X48Y81         FDRE                                         r  MEM_to_WB_0/hi_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.828    -0.792    MEM_to_WB_0/clk_out1
    SLICE_X48Y81         FDRE                                         r  MEM_to_WB_0/hi_o_reg[28]/C
                         clock pessimism              0.504    -0.288    
    SLICE_X48Y81         FDRE (Hold_fdre_C_D)         0.092    -0.196    MEM_to_WB_0/hi_o_reg[28]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 MEM_to_WB_0/reg_wt_data_o_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            REGISTERS_0/reg_array_reg_r2_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.068%)  route 0.130ns (47.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.561    -0.550    MEM_to_WB_0/clk_out1
    SLICE_X36Y79         FDRE                                         r  MEM_to_WB_0/reg_wt_data_o_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  MEM_to_WB_0/reg_wt_data_o_reg[29]/Q
                         net (fo=4, routed)           0.130    -0.279    REGISTERS_0/reg_array_reg_r2_0_31_24_29/DIC1
    SLICE_X38Y78         RAMD32                                       r  REGISTERS_0/reg_array_reg_r2_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.828    -0.792    REGISTERS_0/reg_array_reg_r2_0_31_24_29/WCLK
    SLICE_X38Y78         RAMD32                                       r  REGISTERS_0/reg_array_reg_r2_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.275    -0.517    
    SLICE_X38Y78         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.403    REGISTERS_0/reg_array_reg_r2_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y16   CLOCK/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X57Y88     CP0_REG_0/cause_o_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X56Y89     CP0_REG_0/cause_o_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X56Y89     CP0_REG_0/cause_o_reg[23]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X53Y92     CP0_REG_0/cause_o_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y91     CP0_REG_0/cause_o_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X53Y92     CP0_REG_0/cause_o_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y91     CP0_REG_0/cause_o_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X56Y89     CP0_REG_0/cause_o_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X38Y80     REGISTERS_0/reg_array_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X38Y80     REGISTERS_0/reg_array_reg_r1_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X38Y80     REGISTERS_0/reg_array_reg_r1_0_31_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X38Y80     REGISTERS_0/reg_array_reg_r1_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X38Y80     REGISTERS_0/reg_array_reg_r1_0_31_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X38Y80     REGISTERS_0/reg_array_reg_r1_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         50.000      48.870     SLICE_X38Y80     REGISTERS_0/reg_array_reg_r1_0_31_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         50.000      48.870     SLICE_X38Y80     REGISTERS_0/reg_array_reg_r1_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X34Y79     REGISTERS_0/reg_array_reg_r1_0_31_30_31/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X34Y79     REGISTERS_0/reg_array_reg_r1_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X38Y80     REGISTERS_0/reg_array_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X38Y80     REGISTERS_0/reg_array_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X38Y80     REGISTERS_0/reg_array_reg_r1_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X38Y80     REGISTERS_0/reg_array_reg_r1_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X38Y80     REGISTERS_0/reg_array_reg_r1_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X38Y80     REGISTERS_0/reg_array_reg_r1_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         50.000      48.870     SLICE_X38Y80     REGISTERS_0/reg_array_reg_r1_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         50.000      48.870     SLICE_X38Y80     REGISTERS_0/reg_array_reg_r1_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X34Y75     REGISTERS_0/reg_array_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X34Y75     REGISTERS_0/reg_array_reg_r1_0_31_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       45.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.836ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 fall@75.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        4.068ns  (logic 0.647ns (15.903%)  route 3.421ns (84.097%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.982ns = ( 74.018 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 24.465 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    26.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    21.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    23.004    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    23.085 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.380    24.465    MEM_CONTROLL_0/CLK
    SLICE_X34Y88         FDRE                                         r  MEM_CONTROLL_0/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.437    24.902 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=17, routed)          1.555    26.456    MEM_CONTROLL_0/state_reg[0]_0[1]
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.105    26.561 f  MEM_CONTROLL_0/addr_o[31]_i_3/O
                         net (fo=30, routed)          1.867    28.428    EX_to_MEM_0/state_reg[0]_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I5_O)        0.105    28.533 r  EX_to_MEM_0/addr_o[24]_i_1/O
                         net (fo=1, routed)           0.000    28.533    MEM_CONTROLL_0/pc_o_reg[31]_0[24]
    SLICE_X38Y92         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    D18                                               0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    76.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    77.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    71.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    72.670    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    72.747 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.271    74.018    MEM_CONTROLL_0/CLK
    SLICE_X38Y92         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.405    74.423    
                         clock uncertainty           -0.130    74.293    
    SLICE_X38Y92         FDRE (Setup_fdre_C_D)        0.076    74.369    MEM_CONTROLL_0/addr_o_reg[24]
  -------------------------------------------------------------------
                         required time                         74.369    
                         arrival time                         -28.533    
  -------------------------------------------------------------------
                         slack                                 45.836    

Slack (MET) :             45.962ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 fall@75.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.902ns  (logic 0.647ns (16.581%)  route 3.255ns (83.419%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.982ns = ( 74.018 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 24.465 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    26.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    21.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    23.004    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    23.085 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.380    24.465    MEM_CONTROLL_0/CLK
    SLICE_X34Y88         FDRE                                         r  MEM_CONTROLL_0/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.437    24.902 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=17, routed)          1.555    26.456    MEM_CONTROLL_0/state_reg[0]_0[1]
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.105    26.561 f  MEM_CONTROLL_0/addr_o[31]_i_3/O
                         net (fo=30, routed)          1.700    28.261    EX_to_MEM_0/state_reg[0]_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.105    28.366 r  EX_to_MEM_0/addr_o[30]_i_1/O
                         net (fo=1, routed)           0.000    28.366    MEM_CONTROLL_0/pc_o_reg[31]_0[30]
    SLICE_X39Y92         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    D18                                               0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    76.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    77.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    71.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    72.670    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    72.747 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.271    74.018    MEM_CONTROLL_0/CLK
    SLICE_X39Y92         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.405    74.423    
                         clock uncertainty           -0.130    74.293    
    SLICE_X39Y92         FDRE (Setup_fdre_C_D)        0.036    74.329    MEM_CONTROLL_0/addr_o_reg[30]
  -------------------------------------------------------------------
                         required time                         74.329    
                         arrival time                         -28.366    
  -------------------------------------------------------------------
                         slack                                 45.962    

Slack (MET) :             45.997ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 fall@75.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.865ns  (logic 0.647ns (16.738%)  route 3.218ns (83.262%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.982ns = ( 74.018 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 24.465 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    26.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    21.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    23.004    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    23.085 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.380    24.465    MEM_CONTROLL_0/CLK
    SLICE_X34Y88         FDRE                                         r  MEM_CONTROLL_0/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.437    24.902 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=17, routed)          1.555    26.456    MEM_CONTROLL_0/state_reg[0]_0[1]
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.105    26.561 f  MEM_CONTROLL_0/addr_o[31]_i_3/O
                         net (fo=30, routed)          1.664    28.225    EX_to_MEM_0/state_reg[0]_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.105    28.330 r  EX_to_MEM_0/addr_o[26]_i_1/O
                         net (fo=1, routed)           0.000    28.330    MEM_CONTROLL_0/pc_o_reg[31]_0[26]
    SLICE_X39Y92         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    D18                                               0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    76.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    77.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    71.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    72.670    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    72.747 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.271    74.018    MEM_CONTROLL_0/CLK
    SLICE_X39Y92         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.405    74.423    
                         clock uncertainty           -0.130    74.293    
    SLICE_X39Y92         FDRE (Setup_fdre_C_D)        0.034    74.327    MEM_CONTROLL_0/addr_o_reg[26]
  -------------------------------------------------------------------
                         required time                         74.327    
                         arrival time                         -28.330    
  -------------------------------------------------------------------
                         slack                                 45.997    

Slack (MET) :             45.999ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 fall@75.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.865ns  (logic 0.647ns (16.738%)  route 3.218ns (83.262%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.982ns = ( 74.018 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 24.465 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    26.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    21.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    23.004    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    23.085 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.380    24.465    MEM_CONTROLL_0/CLK
    SLICE_X34Y88         FDRE                                         r  MEM_CONTROLL_0/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.437    24.902 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=17, routed)          1.555    26.456    MEM_CONTROLL_0/state_reg[0]_0[1]
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.105    26.561 f  MEM_CONTROLL_0/addr_o[31]_i_3/O
                         net (fo=30, routed)          1.664    28.225    EX_to_MEM_0/state_reg[0]_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.105    28.330 r  EX_to_MEM_0/addr_o[28]_i_1/O
                         net (fo=1, routed)           0.000    28.330    MEM_CONTROLL_0/pc_o_reg[31]_0[28]
    SLICE_X39Y92         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    D18                                               0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    76.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    77.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    71.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    72.670    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    72.747 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.271    74.018    MEM_CONTROLL_0/CLK
    SLICE_X39Y92         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.405    74.423    
                         clock uncertainty           -0.130    74.293    
    SLICE_X39Y92         FDRE (Setup_fdre_C_D)        0.036    74.329    MEM_CONTROLL_0/addr_o_reg[28]
  -------------------------------------------------------------------
                         required time                         74.329    
                         arrival time                         -28.330    
  -------------------------------------------------------------------
                         slack                                 45.999    

Slack (MET) :             46.135ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 fall@75.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.766ns  (logic 0.647ns (17.179%)  route 3.119ns (82.821%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.985ns = ( 74.015 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 24.465 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    26.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    21.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    23.004    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    23.085 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.380    24.465    MEM_CONTROLL_0/CLK
    SLICE_X34Y88         FDRE                                         r  MEM_CONTROLL_0/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.437    24.902 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=17, routed)          1.555    26.456    MEM_CONTROLL_0/state_reg[0]_0[1]
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.105    26.561 f  MEM_CONTROLL_0/addr_o[31]_i_3/O
                         net (fo=30, routed)          1.565    28.126    EX_to_MEM_0/state_reg[0]_0
    SLICE_X38Y87         LUT6 (Prop_lut6_I5_O)        0.105    28.231 r  EX_to_MEM_0/addr_o[5]_i_1/O
                         net (fo=1, routed)           0.000    28.231    MEM_CONTROLL_0/pc_o_reg[31]_0[5]
    SLICE_X38Y87         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    D18                                               0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    76.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    77.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    71.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    72.670    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    72.747 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.268    74.015    MEM_CONTROLL_0/CLK
    SLICE_X38Y87         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.405    74.420    
                         clock uncertainty           -0.130    74.290    
    SLICE_X38Y87         FDRE (Setup_fdre_C_D)        0.076    74.366    MEM_CONTROLL_0/addr_o_reg[5]
  -------------------------------------------------------------------
                         required time                         74.366    
                         arrival time                         -28.231    
  -------------------------------------------------------------------
                         slack                                 46.135    

Slack (MET) :             46.145ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 fall@75.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.760ns  (logic 0.647ns (17.207%)  route 3.113ns (82.793%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.985ns = ( 74.015 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 24.465 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    26.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    21.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    23.004    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    23.085 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.380    24.465    MEM_CONTROLL_0/CLK
    SLICE_X34Y88         FDRE                                         r  MEM_CONTROLL_0/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.437    24.902 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=17, routed)          1.555    26.456    MEM_CONTROLL_0/state_reg[0]_0[1]
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.105    26.561 f  MEM_CONTROLL_0/addr_o[31]_i_3/O
                         net (fo=30, routed)          1.559    28.120    EX_to_MEM_0/state_reg[0]_0
    SLICE_X38Y87         LUT6 (Prop_lut6_I5_O)        0.105    28.225 r  EX_to_MEM_0/addr_o[6]_i_1/O
                         net (fo=1, routed)           0.000    28.225    MEM_CONTROLL_0/pc_o_reg[31]_0[6]
    SLICE_X38Y87         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    D18                                               0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    76.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    77.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    71.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    72.670    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    72.747 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.268    74.015    MEM_CONTROLL_0/CLK
    SLICE_X38Y87         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.405    74.420    
                         clock uncertainty           -0.130    74.290    
    SLICE_X38Y87         FDRE (Setup_fdre_C_D)        0.080    74.370    MEM_CONTROLL_0/addr_o_reg[6]
  -------------------------------------------------------------------
                         required time                         74.370    
                         arrival time                         -28.225    
  -------------------------------------------------------------------
                         slack                                 46.145    

Slack (MET) :             46.189ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 fall@75.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.717ns  (logic 0.647ns (17.407%)  route 3.070ns (82.593%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.982ns = ( 74.018 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 24.465 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    26.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    21.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    23.004    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    23.085 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.380    24.465    MEM_CONTROLL_0/CLK
    SLICE_X34Y88         FDRE                                         r  MEM_CONTROLL_0/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.437    24.902 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=17, routed)          1.555    26.456    MEM_CONTROLL_0/state_reg[0]_0[1]
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.105    26.561 f  MEM_CONTROLL_0/addr_o[31]_i_3/O
                         net (fo=30, routed)          1.515    28.076    EX_to_MEM_0/state_reg[0]_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I5_O)        0.105    28.181 r  EX_to_MEM_0/addr_o[27]_i_1/O
                         net (fo=1, routed)           0.000    28.181    MEM_CONTROLL_0/pc_o_reg[31]_0[27]
    SLICE_X38Y92         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    D18                                               0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    76.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    77.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    71.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    72.670    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    72.747 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.271    74.018    MEM_CONTROLL_0/CLK
    SLICE_X38Y92         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.405    74.423    
                         clock uncertainty           -0.130    74.293    
    SLICE_X38Y92         FDRE (Setup_fdre_C_D)        0.078    74.371    MEM_CONTROLL_0/addr_o_reg[27]
  -------------------------------------------------------------------
                         required time                         74.371    
                         arrival time                         -28.181    
  -------------------------------------------------------------------
                         slack                                 46.189    

Slack (MET) :             46.191ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 fall@75.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.717ns  (logic 0.647ns (17.407%)  route 3.070ns (82.593%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.982ns = ( 74.018 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 24.465 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    26.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    21.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    23.004    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    23.085 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.380    24.465    MEM_CONTROLL_0/CLK
    SLICE_X34Y88         FDRE                                         r  MEM_CONTROLL_0/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.437    24.902 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=17, routed)          1.555    26.456    MEM_CONTROLL_0/state_reg[0]_0[1]
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.105    26.561 f  MEM_CONTROLL_0/addr_o[31]_i_3/O
                         net (fo=30, routed)          1.515    28.076    EX_to_MEM_0/state_reg[0]_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I5_O)        0.105    28.181 r  EX_to_MEM_0/addr_o[25]_i_1/O
                         net (fo=1, routed)           0.000    28.181    MEM_CONTROLL_0/pc_o_reg[31]_0[25]
    SLICE_X38Y92         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    D18                                               0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    76.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    77.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    71.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    72.670    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    72.747 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.271    74.018    MEM_CONTROLL_0/CLK
    SLICE_X38Y92         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.405    74.423    
                         clock uncertainty           -0.130    74.293    
    SLICE_X38Y92         FDRE (Setup_fdre_C_D)        0.080    74.373    MEM_CONTROLL_0/addr_o_reg[25]
  -------------------------------------------------------------------
                         required time                         74.373    
                         arrival time                         -28.181    
  -------------------------------------------------------------------
                         slack                                 46.191    

Slack (MET) :             46.255ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 fall@75.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.627ns  (logic 0.647ns (17.839%)  route 2.980ns (82.161%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 74.019 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 24.465 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    26.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    21.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    23.004    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    23.085 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.380    24.465    MEM_CONTROLL_0/CLK
    SLICE_X34Y88         FDRE                                         r  MEM_CONTROLL_0/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.437    24.902 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=17, routed)          1.555    26.456    MEM_CONTROLL_0/state_reg[0]_0[1]
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.105    26.561 f  MEM_CONTROLL_0/addr_o[31]_i_3/O
                         net (fo=30, routed)          1.425    27.986    EX_to_MEM_0/state_reg[0]_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I5_O)        0.105    28.091 r  EX_to_MEM_0/addr_o[20]_i_1/O
                         net (fo=1, routed)           0.000    28.091    MEM_CONTROLL_0/pc_o_reg[31]_0[20]
    SLICE_X36Y90         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    D18                                               0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    76.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    77.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    71.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    72.670    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    72.747 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.272    74.019    MEM_CONTROLL_0/CLK
    SLICE_X36Y90         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.421    74.440    
                         clock uncertainty           -0.130    74.310    
    SLICE_X36Y90         FDRE (Setup_fdre_C_D)        0.036    74.346    MEM_CONTROLL_0/addr_o_reg[20]
  -------------------------------------------------------------------
                         required time                         74.346    
                         arrival time                         -28.091    
  -------------------------------------------------------------------
                         slack                                 46.255    

Slack (MET) :             46.337ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 fall@75.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.543ns  (logic 0.647ns (18.263%)  route 2.896ns (81.737%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 74.019 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 24.465 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    26.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    21.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    23.004    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    23.085 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.380    24.465    MEM_CONTROLL_0/CLK
    SLICE_X34Y88         FDRE                                         r  MEM_CONTROLL_0/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.437    24.902 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=17, routed)          1.555    26.456    MEM_CONTROLL_0/state_reg[0]_0[1]
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.105    26.561 f  MEM_CONTROLL_0/addr_o[31]_i_3/O
                         net (fo=30, routed)          1.341    27.902    EX_to_MEM_0/state_reg[0]_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I5_O)        0.105    28.007 r  EX_to_MEM_0/addr_o[23]_i_1/O
                         net (fo=1, routed)           0.000    28.007    MEM_CONTROLL_0/pc_o_reg[31]_0[23]
    SLICE_X36Y91         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    D18                                               0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    76.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    77.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    71.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    72.670    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    72.747 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.272    74.019    MEM_CONTROLL_0/CLK
    SLICE_X36Y91         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.421    74.440    
                         clock uncertainty           -0.130    74.310    
    SLICE_X36Y91         FDRE (Setup_fdre_C_D)        0.034    74.344    MEM_CONTROLL_0/addr_o_reg[23]
  -------------------------------------------------------------------
                         required time                         74.344    
                         arrival time                         -28.007    
  -------------------------------------------------------------------
                         slack                                 46.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@25.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.318ns  (logic 0.212ns (66.748%)  route 0.106ns (33.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 24.219 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 24.457 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    25.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    23.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    23.863    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.889 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.568    24.457    MEM_CONTROLL_0/CLK
    SLICE_X34Y88         FDRE                                         r  MEM_CONTROLL_0/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.167    24.624 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=17, routed)          0.106    24.729    PC_0/state_reg[1][1]
    SLICE_X35Y88         LUT6 (Prop_lut6_I4_O)        0.045    24.774 r  PC_0/addr_o[1]_i_1/O
                         net (fo=1, routed)           0.000    24.774    MEM_CONTROLL_0/pc_o_reg[31]_0[1]
    SLICE_X35Y88         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    25.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    22.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    23.351    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.380 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.839    24.219    MEM_CONTROLL_0/CLK
    SLICE_X35Y88         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.251    24.470    
    SLICE_X35Y88         FDRE (Hold_fdre_C_D)         0.099    24.569    MEM_CONTROLL_0/addr_o_reg[1]
  -------------------------------------------------------------------
                         required time                        -24.569    
                         arrival time                          24.774    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/sel_o_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@25.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.459ns  (logic 0.212ns (46.176%)  route 0.247ns (53.824%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 24.220 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 24.457 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    25.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    23.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    23.863    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.889 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.568    24.457    MEM_CONTROLL_0/CLK
    SLICE_X34Y88         FDRE                                         r  MEM_CONTROLL_0/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.167    24.624 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=17, routed)          0.247    24.871    EX_to_MEM_0/state_reg[1][1]
    SLICE_X33Y88         LUT5 (Prop_lut5_I4_O)        0.045    24.916 r  EX_to_MEM_0/sel_o[1]_i_1/O
                         net (fo=1, routed)           0.000    24.916    MEM_CONTROLL_0/D[0]
    SLICE_X33Y88         FDRE                                         r  MEM_CONTROLL_0/sel_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    25.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    22.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    23.351    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.380 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.840    24.220    MEM_CONTROLL_0/CLK
    SLICE_X33Y88         FDRE                                         r  MEM_CONTROLL_0/sel_o_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.275    24.495    
    SLICE_X33Y88         FDRE (Hold_fdre_C_D)         0.098    24.593    MEM_CONTROLL_0/sel_o_reg[1]
  -------------------------------------------------------------------
                         required time                        -24.593    
                         arrival time                          24.916    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@25.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.484ns  (logic 0.231ns (47.697%)  route 0.253ns (52.303%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 24.220 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 24.458 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    25.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    23.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    23.863    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.889 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.569    24.458    MEM_CONTROLL_0/CLK
    SLICE_X36Y92         FDRE                                         r  MEM_CONTROLL_0/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.133    24.591 r  MEM_CONTROLL_0/state_reg[0]/Q
                         net (fo=15, routed)          0.253    24.844    MEM_CONTROLL_0/state_reg[0]_0[0]
    SLICE_X36Y92         LUT4 (Prop_lut4_I0_O)        0.098    24.942 r  MEM_CONTROLL_0/state[0]_i_1/O
                         net (fo=1, routed)           0.000    24.942    MEM_CONTROLL_0/state[0]_i_1_n_12
    SLICE_X36Y92         FDRE                                         r  MEM_CONTROLL_0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    25.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    22.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    23.351    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.380 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.840    24.220    MEM_CONTROLL_0/CLK
    SLICE_X36Y92         FDRE                                         r  MEM_CONTROLL_0/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.238    24.458    
    SLICE_X36Y92         FDRE (Hold_fdre_C_D)         0.114    24.572    MEM_CONTROLL_0/state_reg[0]
  -------------------------------------------------------------------
                         required time                        -24.572    
                         arrival time                          24.942    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/ce_o_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@25.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.484ns  (logic 0.231ns (47.697%)  route 0.253ns (52.303%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 24.220 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 24.458 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    25.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    23.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    23.863    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.889 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.569    24.458    MEM_CONTROLL_0/CLK
    SLICE_X36Y92         FDRE                                         r  MEM_CONTROLL_0/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.133    24.591 r  MEM_CONTROLL_0/state_reg[0]/Q
                         net (fo=15, routed)          0.253    24.844    MEM_CONTROLL_0/state_reg[0]_0[0]
    SLICE_X36Y92         LUT4 (Prop_lut4_I3_O)        0.098    24.942 r  MEM_CONTROLL_0/ce_o_i_1/O
                         net (fo=1, routed)           0.000    24.942    MEM_CONTROLL_0/ce_o_i_1_n_12
    SLICE_X36Y92         FDRE                                         r  MEM_CONTROLL_0/ce_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    25.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    22.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    23.351    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.380 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.840    24.220    MEM_CONTROLL_0/CLK
    SLICE_X36Y92         FDRE                                         r  MEM_CONTROLL_0/ce_o_reg/C  (IS_INVERTED)
                         clock pessimism              0.238    24.458    
    SLICE_X36Y92         FDRE (Hold_fdre_C_D)         0.099    24.557    MEM_CONTROLL_0/ce_o_reg
  -------------------------------------------------------------------
                         required time                        -24.557    
                         arrival time                          24.942    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@25.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.559ns  (logic 0.212ns (37.895%)  route 0.347ns (62.105%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 24.220 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 24.457 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    25.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    23.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    23.863    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.889 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.568    24.457    MEM_CONTROLL_0/CLK
    SLICE_X34Y88         FDRE                                         r  MEM_CONTROLL_0/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.167    24.624 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=17, routed)          0.347    24.971    PC_0/state_reg[1][1]
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.045    25.016 r  PC_0/addr_o[0]_i_1/O
                         net (fo=1, routed)           0.000    25.016    MEM_CONTROLL_0/pc_o_reg[31]_0[0]
    SLICE_X36Y90         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    25.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    22.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    23.351    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.380 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.840    24.220    MEM_CONTROLL_0/CLK
    SLICE_X36Y90         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.254    24.474    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)         0.099    24.573    MEM_CONTROLL_0/addr_o_reg[0]
  -------------------------------------------------------------------
                         required time                        -24.573    
                         arrival time                          25.016    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/sel_o_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@25.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.614ns  (logic 0.212ns (34.519%)  route 0.402ns (65.481%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 24.220 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 24.457 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    25.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    23.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    23.863    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.889 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.568    24.457    MEM_CONTROLL_0/CLK
    SLICE_X34Y88         FDRE                                         r  MEM_CONTROLL_0/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.167    24.624 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=17, routed)          0.402    25.026    EX_to_MEM_0/state_reg[1][1]
    SLICE_X34Y91         LUT5 (Prop_lut5_I4_O)        0.045    25.071 r  EX_to_MEM_0/sel_o[3]_i_1/O
                         net (fo=1, routed)           0.000    25.071    MEM_CONTROLL_0/D[1]
    SLICE_X34Y91         FDRE                                         r  MEM_CONTROLL_0/sel_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    25.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    22.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    23.351    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.380 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.840    24.220    MEM_CONTROLL_0/CLK
    SLICE_X34Y91         FDRE                                         r  MEM_CONTROLL_0/sel_o_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.254    24.474    
    SLICE_X34Y91         FDRE (Hold_fdre_C_D)         0.124    24.598    MEM_CONTROLL_0/sel_o_reg[3]
  -------------------------------------------------------------------
                         required time                        -24.598    
                         arrival time                          25.071    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/we_o_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@25.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.661ns  (logic 0.212ns (32.071%)  route 0.449ns (67.929%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 24.220 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 24.457 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    25.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    23.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    23.863    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.889 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.568    24.457    MEM_CONTROLL_0/CLK
    SLICE_X34Y88         FDRE                                         r  MEM_CONTROLL_0/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.167    24.624 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=17, routed)          0.449    25.073    EX_to_MEM_0/state_reg[1][1]
    SLICE_X36Y91         LUT6 (Prop_lut6_I5_O)        0.045    25.118 r  EX_to_MEM_0/we_o_i_1/O
                         net (fo=1, routed)           0.000    25.118    MEM_CONTROLL_0/state_reg[0]_1
    SLICE_X36Y91         FDRE                                         r  MEM_CONTROLL_0/we_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    25.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    22.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    23.351    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.380 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.840    24.220    MEM_CONTROLL_0/CLK
    SLICE_X36Y91         FDRE                                         r  MEM_CONTROLL_0/we_o_reg/C  (IS_INVERTED)
                         clock pessimism              0.254    24.474    
    SLICE_X36Y91         FDRE (Hold_fdre_C_D)         0.099    24.573    MEM_CONTROLL_0/we_o_reg
  -------------------------------------------------------------------
                         required time                        -24.573    
                         arrival time                          25.118    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@25.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.613ns  (logic 0.212ns (34.600%)  route 0.401ns (65.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 24.219 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 24.457 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    25.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    23.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    23.863    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.889 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.568    24.457    MEM_CONTROLL_0/CLK
    SLICE_X34Y88         FDRE                                         r  MEM_CONTROLL_0/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.167    24.624 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=17, routed)          0.282    24.906    MEM_CONTROLL_0/state_reg[0]_0[1]
    SLICE_X34Y88         LUT3 (Prop_lut3_I2_O)        0.045    24.951 r  MEM_CONTROLL_0/data_o[31]_i_1/O
                         net (fo=33, routed)          0.118    25.069    MEM_CONTROLL_0/data_o[31]_i_1_n_12
    SLICE_X34Y88         FDRE                                         r  MEM_CONTROLL_0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    25.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    22.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    23.351    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.380 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.839    24.219    MEM_CONTROLL_0/CLK
    SLICE_X34Y88         FDRE                                         r  MEM_CONTROLL_0/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.238    24.457    
    SLICE_X34Y88         FDRE (Hold_fdre_C_D)         0.063    24.520    MEM_CONTROLL_0/state_reg[1]
  -------------------------------------------------------------------
                         required time                        -24.520    
                         arrival time                          25.069    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/sel_o_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@25.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.639ns  (logic 0.209ns (32.728%)  route 0.430ns (67.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 24.220 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 24.457 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    25.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    23.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    23.863    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.889 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.568    24.457    MEM_CONTROLL_0/CLK
    SLICE_X34Y88         FDRE                                         r  MEM_CONTROLL_0/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.167    24.624 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=17, routed)          0.309    24.932    MEM_CONTROLL_0/state_reg[0]_0[1]
    SLICE_X33Y89         LUT3 (Prop_lut3_I2_O)        0.042    24.974 r  MEM_CONTROLL_0/sel_o[2]_i_1/O
                         net (fo=1, routed)           0.121    25.095    MEM_CONTROLL_0/sel_o[2]_i_1_n_12
    SLICE_X32Y89         FDRE                                         r  MEM_CONTROLL_0/sel_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    25.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    22.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    23.351    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.380 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.840    24.220    MEM_CONTROLL_0/CLK
    SLICE_X32Y89         FDRE                                         r  MEM_CONTROLL_0/sel_o_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.275    24.495    
    SLICE_X32Y89         FDRE (Hold_fdre_C_D)         0.015    24.510    MEM_CONTROLL_0/sel_o_reg[2]
  -------------------------------------------------------------------
                         required time                        -24.510    
                         arrival time                          25.095    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[15]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@25.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.830ns  (logic 0.212ns (25.557%)  route 0.618ns (74.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 24.213 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 24.457 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    25.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    23.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    23.863    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.889 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.568    24.457    MEM_CONTROLL_0/CLK
    SLICE_X34Y88         FDRE                                         r  MEM_CONTROLL_0/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.167    24.624 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=17, routed)          0.282    24.906    MEM_CONTROLL_0/state_reg[0]_0[1]
    SLICE_X34Y88         LUT3 (Prop_lut3_I2_O)        0.045    24.951 r  MEM_CONTROLL_0/data_o[31]_i_1/O
                         net (fo=33, routed)          0.335    25.286    MEM_CONTROLL_0/data_o[31]_i_1_n_12
    SLICE_X30Y81         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    25.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    22.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    23.351    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.380 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.833    24.213    MEM_CONTROLL_0/CLK
    SLICE_X30Y81         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.275    24.488    
    SLICE_X30Y81         FDRE (Hold_fdre_C_CE)       -0.012    24.476    MEM_CONTROLL_0/data_o_reg[15]
  -------------------------------------------------------------------
                         required time                        -24.476    
                         arrival time                          25.286    
  -------------------------------------------------------------------
                         slack                                  0.811    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   CLOCK/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X36Y90     MEM_CONTROLL_0/addr_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X38Y88     MEM_CONTROLL_0/addr_o_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X38Y89     MEM_CONTROLL_0/addr_o_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X38Y88     MEM_CONTROLL_0/addr_o_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X38Y89     MEM_CONTROLL_0/addr_o_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X43Y89     MEM_CONTROLL_0/addr_o_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X36Y90     MEM_CONTROLL_0/addr_o_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X36Y90     MEM_CONTROLL_0/addr_o_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X36Y90     MEM_CONTROLL_0/addr_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X36Y90     MEM_CONTROLL_0/addr_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X38Y88     MEM_CONTROLL_0/addr_o_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X38Y88     MEM_CONTROLL_0/addr_o_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X38Y89     MEM_CONTROLL_0/addr_o_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X38Y89     MEM_CONTROLL_0/addr_o_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X38Y88     MEM_CONTROLL_0/addr_o_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X38Y88     MEM_CONTROLL_0/addr_o_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X38Y89     MEM_CONTROLL_0/addr_o_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X38Y89     MEM_CONTROLL_0/addr_o_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X36Y90     MEM_CONTROLL_0/addr_o_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X36Y90     MEM_CONTROLL_0/addr_o_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X36Y90     MEM_CONTROLL_0/addr_o_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X38Y90     MEM_CONTROLL_0/addr_o_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X38Y90     MEM_CONTROLL_0/addr_o_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X38Y90     MEM_CONTROLL_0/addr_o_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X36Y90     MEM_CONTROLL_0/addr_o_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X38Y90     MEM_CONTROLL_0/addr_o_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X36Y91     MEM_CONTROLL_0/addr_o_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X38Y92     MEM_CONTROLL_0/addr_o_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18   CLOCK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       24.848ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.052ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SERIAL_CONTROLL_0/count_reg[29]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        6.069ns  (logic 1.300ns (21.420%)  route 4.769ns (78.580%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 49.021 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.533ns = ( 24.467 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    26.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    21.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    23.004    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    23.085 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.382    24.467    MEM_CONTROLL_0/CLK
    SLICE_X39Y92         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.384    24.851 r  MEM_CONTROLL_0/addr_o_reg[28]/Q
                         net (fo=2, routed)           0.792    25.642    MEM_CONTROLL_0/addr_from_mem_controll[28]
    SLICE_X37Y92         LUT4 (Prop_lut4_I3_O)        0.105    25.747 f  MEM_CONTROLL_0/data_o_reg[31]_i_13/O
                         net (fo=1, routed)           0.468    26.215    MEM_CONTROLL_0/data_o_reg[31]_i_13_n_12
    SLICE_X36Y92         LUT5 (Prop_lut5_I4_O)        0.105    26.320 f  MEM_CONTROLL_0/data_o_reg[31]_i_12/O
                         net (fo=1, routed)           0.765    27.085    MEM_CONTROLL_0/data_o_reg[31]_i_12_n_12
    SLICE_X35Y91         LUT6 (Prop_lut6_I5_O)        0.105    27.190 f  MEM_CONTROLL_0/data_o_reg[31]_i_6__0/O
                         net (fo=2, routed)           0.475    27.665    MEM_CONTROLL_0/data_o_reg[31]_i_6__0_n_12
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.105    27.770 r  MEM_CONTROLL_0/n_2_3318_BUFG_inst_i_2/O
                         net (fo=6, routed)           0.390    28.159    MEM_CONTROLL_0/n_2_3318_BUFG_inst_i_2_n_12
    SLICE_X34Y92         LUT6 (Prop_lut6_I5_O)        0.105    28.264 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.534    28.798    MEM_CONTROLL_0/leds_OBUF[15]_inst_i_2_n_12
    SLICE_X33Y92         LUT3 (Prop_lut3_I2_O)        0.124    28.922 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_1/O
                         net (fo=9, routed)           0.588    29.510    MEM_CONTROLL_0/leds_OBUF[1]
    SLICE_X29Y91         LUT3 (Prop_lut3_I0_O)        0.267    29.777 r  MEM_CONTROLL_0/count[31]_i_1/O
                         net (fo=31, routed)          0.758    30.536    SERIAL_CONTROLL_0/SR[0]
    SLICE_X30Y93         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.274    49.021    SERIAL_CONTROLL_0/clk_out1
    SLICE_X30Y93         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.253    49.274    
                         clock uncertainty           -0.267    49.007    
    SLICE_X30Y93         FDRE (Setup_fdre_C_R)       -0.419    48.588    SERIAL_CONTROLL_0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         48.588    
                         arrival time                         -30.536    
  -------------------------------------------------------------------
                         slack                                 18.052    

Slack (MET) :             18.052ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SERIAL_CONTROLL_0/count_reg[30]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        6.069ns  (logic 1.300ns (21.420%)  route 4.769ns (78.580%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 49.021 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.533ns = ( 24.467 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    26.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    21.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    23.004    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    23.085 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.382    24.467    MEM_CONTROLL_0/CLK
    SLICE_X39Y92         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.384    24.851 r  MEM_CONTROLL_0/addr_o_reg[28]/Q
                         net (fo=2, routed)           0.792    25.642    MEM_CONTROLL_0/addr_from_mem_controll[28]
    SLICE_X37Y92         LUT4 (Prop_lut4_I3_O)        0.105    25.747 f  MEM_CONTROLL_0/data_o_reg[31]_i_13/O
                         net (fo=1, routed)           0.468    26.215    MEM_CONTROLL_0/data_o_reg[31]_i_13_n_12
    SLICE_X36Y92         LUT5 (Prop_lut5_I4_O)        0.105    26.320 f  MEM_CONTROLL_0/data_o_reg[31]_i_12/O
                         net (fo=1, routed)           0.765    27.085    MEM_CONTROLL_0/data_o_reg[31]_i_12_n_12
    SLICE_X35Y91         LUT6 (Prop_lut6_I5_O)        0.105    27.190 f  MEM_CONTROLL_0/data_o_reg[31]_i_6__0/O
                         net (fo=2, routed)           0.475    27.665    MEM_CONTROLL_0/data_o_reg[31]_i_6__0_n_12
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.105    27.770 r  MEM_CONTROLL_0/n_2_3318_BUFG_inst_i_2/O
                         net (fo=6, routed)           0.390    28.159    MEM_CONTROLL_0/n_2_3318_BUFG_inst_i_2_n_12
    SLICE_X34Y92         LUT6 (Prop_lut6_I5_O)        0.105    28.264 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.534    28.798    MEM_CONTROLL_0/leds_OBUF[15]_inst_i_2_n_12
    SLICE_X33Y92         LUT3 (Prop_lut3_I2_O)        0.124    28.922 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_1/O
                         net (fo=9, routed)           0.588    29.510    MEM_CONTROLL_0/leds_OBUF[1]
    SLICE_X29Y91         LUT3 (Prop_lut3_I0_O)        0.267    29.777 r  MEM_CONTROLL_0/count[31]_i_1/O
                         net (fo=31, routed)          0.758    30.536    SERIAL_CONTROLL_0/SR[0]
    SLICE_X30Y93         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.274    49.021    SERIAL_CONTROLL_0/clk_out1
    SLICE_X30Y93         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.253    49.274    
                         clock uncertainty           -0.267    49.007    
    SLICE_X30Y93         FDRE (Setup_fdre_C_R)       -0.419    48.588    SERIAL_CONTROLL_0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         48.588    
                         arrival time                         -30.536    
  -------------------------------------------------------------------
                         slack                                 18.052    

Slack (MET) :             18.052ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SERIAL_CONTROLL_0/count_reg[31]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        6.069ns  (logic 1.300ns (21.420%)  route 4.769ns (78.580%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 49.021 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.533ns = ( 24.467 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    26.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    21.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    23.004    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    23.085 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.382    24.467    MEM_CONTROLL_0/CLK
    SLICE_X39Y92         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.384    24.851 r  MEM_CONTROLL_0/addr_o_reg[28]/Q
                         net (fo=2, routed)           0.792    25.642    MEM_CONTROLL_0/addr_from_mem_controll[28]
    SLICE_X37Y92         LUT4 (Prop_lut4_I3_O)        0.105    25.747 f  MEM_CONTROLL_0/data_o_reg[31]_i_13/O
                         net (fo=1, routed)           0.468    26.215    MEM_CONTROLL_0/data_o_reg[31]_i_13_n_12
    SLICE_X36Y92         LUT5 (Prop_lut5_I4_O)        0.105    26.320 f  MEM_CONTROLL_0/data_o_reg[31]_i_12/O
                         net (fo=1, routed)           0.765    27.085    MEM_CONTROLL_0/data_o_reg[31]_i_12_n_12
    SLICE_X35Y91         LUT6 (Prop_lut6_I5_O)        0.105    27.190 f  MEM_CONTROLL_0/data_o_reg[31]_i_6__0/O
                         net (fo=2, routed)           0.475    27.665    MEM_CONTROLL_0/data_o_reg[31]_i_6__0_n_12
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.105    27.770 r  MEM_CONTROLL_0/n_2_3318_BUFG_inst_i_2/O
                         net (fo=6, routed)           0.390    28.159    MEM_CONTROLL_0/n_2_3318_BUFG_inst_i_2_n_12
    SLICE_X34Y92         LUT6 (Prop_lut6_I5_O)        0.105    28.264 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.534    28.798    MEM_CONTROLL_0/leds_OBUF[15]_inst_i_2_n_12
    SLICE_X33Y92         LUT3 (Prop_lut3_I2_O)        0.124    28.922 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_1/O
                         net (fo=9, routed)           0.588    29.510    MEM_CONTROLL_0/leds_OBUF[1]
    SLICE_X29Y91         LUT3 (Prop_lut3_I0_O)        0.267    29.777 r  MEM_CONTROLL_0/count[31]_i_1/O
                         net (fo=31, routed)          0.758    30.536    SERIAL_CONTROLL_0/SR[0]
    SLICE_X30Y93         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.274    49.021    SERIAL_CONTROLL_0/clk_out1
    SLICE_X30Y93         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.253    49.274    
                         clock uncertainty           -0.267    49.007    
    SLICE_X30Y93         FDRE (Setup_fdre_C_R)       -0.419    48.588    SERIAL_CONTROLL_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         48.588    
                         arrival time                         -30.536    
  -------------------------------------------------------------------
                         slack                                 18.052    

Slack (MET) :             18.150ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SERIAL_CONTROLL_0/count_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        5.968ns  (logic 1.300ns (21.784%)  route 4.668ns (78.216%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.983ns = ( 49.017 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.533ns = ( 24.467 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    26.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    21.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    23.004    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    23.085 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.382    24.467    MEM_CONTROLL_0/CLK
    SLICE_X39Y92         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.384    24.851 r  MEM_CONTROLL_0/addr_o_reg[28]/Q
                         net (fo=2, routed)           0.792    25.642    MEM_CONTROLL_0/addr_from_mem_controll[28]
    SLICE_X37Y92         LUT4 (Prop_lut4_I3_O)        0.105    25.747 f  MEM_CONTROLL_0/data_o_reg[31]_i_13/O
                         net (fo=1, routed)           0.468    26.215    MEM_CONTROLL_0/data_o_reg[31]_i_13_n_12
    SLICE_X36Y92         LUT5 (Prop_lut5_I4_O)        0.105    26.320 f  MEM_CONTROLL_0/data_o_reg[31]_i_12/O
                         net (fo=1, routed)           0.765    27.085    MEM_CONTROLL_0/data_o_reg[31]_i_12_n_12
    SLICE_X35Y91         LUT6 (Prop_lut6_I5_O)        0.105    27.190 f  MEM_CONTROLL_0/data_o_reg[31]_i_6__0/O
                         net (fo=2, routed)           0.475    27.665    MEM_CONTROLL_0/data_o_reg[31]_i_6__0_n_12
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.105    27.770 r  MEM_CONTROLL_0/n_2_3318_BUFG_inst_i_2/O
                         net (fo=6, routed)           0.390    28.159    MEM_CONTROLL_0/n_2_3318_BUFG_inst_i_2_n_12
    SLICE_X34Y92         LUT6 (Prop_lut6_I5_O)        0.105    28.264 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.534    28.798    MEM_CONTROLL_0/leds_OBUF[15]_inst_i_2_n_12
    SLICE_X33Y92         LUT3 (Prop_lut3_I2_O)        0.124    28.922 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_1/O
                         net (fo=9, routed)           0.588    29.510    MEM_CONTROLL_0/leds_OBUF[1]
    SLICE_X29Y91         LUT3 (Prop_lut3_I0_O)        0.267    29.777 r  MEM_CONTROLL_0/count[31]_i_1/O
                         net (fo=31, routed)          0.657    30.434    SERIAL_CONTROLL_0/SR[0]
    SLICE_X30Y86         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.270    49.017    SERIAL_CONTROLL_0/clk_out1
    SLICE_X30Y86         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.253    49.270    
                         clock uncertainty           -0.267    49.003    
    SLICE_X30Y86         FDRE (Setup_fdre_C_R)       -0.419    48.584    SERIAL_CONTROLL_0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         48.584    
                         arrival time                         -30.434    
  -------------------------------------------------------------------
                         slack                                 18.150    

Slack (MET) :             18.150ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SERIAL_CONTROLL_0/count_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        5.968ns  (logic 1.300ns (21.784%)  route 4.668ns (78.216%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.983ns = ( 49.017 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.533ns = ( 24.467 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    26.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    21.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    23.004    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    23.085 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.382    24.467    MEM_CONTROLL_0/CLK
    SLICE_X39Y92         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.384    24.851 r  MEM_CONTROLL_0/addr_o_reg[28]/Q
                         net (fo=2, routed)           0.792    25.642    MEM_CONTROLL_0/addr_from_mem_controll[28]
    SLICE_X37Y92         LUT4 (Prop_lut4_I3_O)        0.105    25.747 f  MEM_CONTROLL_0/data_o_reg[31]_i_13/O
                         net (fo=1, routed)           0.468    26.215    MEM_CONTROLL_0/data_o_reg[31]_i_13_n_12
    SLICE_X36Y92         LUT5 (Prop_lut5_I4_O)        0.105    26.320 f  MEM_CONTROLL_0/data_o_reg[31]_i_12/O
                         net (fo=1, routed)           0.765    27.085    MEM_CONTROLL_0/data_o_reg[31]_i_12_n_12
    SLICE_X35Y91         LUT6 (Prop_lut6_I5_O)        0.105    27.190 f  MEM_CONTROLL_0/data_o_reg[31]_i_6__0/O
                         net (fo=2, routed)           0.475    27.665    MEM_CONTROLL_0/data_o_reg[31]_i_6__0_n_12
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.105    27.770 r  MEM_CONTROLL_0/n_2_3318_BUFG_inst_i_2/O
                         net (fo=6, routed)           0.390    28.159    MEM_CONTROLL_0/n_2_3318_BUFG_inst_i_2_n_12
    SLICE_X34Y92         LUT6 (Prop_lut6_I5_O)        0.105    28.264 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.534    28.798    MEM_CONTROLL_0/leds_OBUF[15]_inst_i_2_n_12
    SLICE_X33Y92         LUT3 (Prop_lut3_I2_O)        0.124    28.922 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_1/O
                         net (fo=9, routed)           0.588    29.510    MEM_CONTROLL_0/leds_OBUF[1]
    SLICE_X29Y91         LUT3 (Prop_lut3_I0_O)        0.267    29.777 r  MEM_CONTROLL_0/count[31]_i_1/O
                         net (fo=31, routed)          0.657    30.434    SERIAL_CONTROLL_0/SR[0]
    SLICE_X30Y86         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.270    49.017    SERIAL_CONTROLL_0/clk_out1
    SLICE_X30Y86         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.253    49.270    
                         clock uncertainty           -0.267    49.003    
    SLICE_X30Y86         FDRE (Setup_fdre_C_R)       -0.419    48.584    SERIAL_CONTROLL_0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         48.584    
                         arrival time                         -30.434    
  -------------------------------------------------------------------
                         slack                                 18.150    

Slack (MET) :             18.150ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SERIAL_CONTROLL_0/count_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        5.968ns  (logic 1.300ns (21.784%)  route 4.668ns (78.216%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.983ns = ( 49.017 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.533ns = ( 24.467 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    26.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    21.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    23.004    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    23.085 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.382    24.467    MEM_CONTROLL_0/CLK
    SLICE_X39Y92         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.384    24.851 r  MEM_CONTROLL_0/addr_o_reg[28]/Q
                         net (fo=2, routed)           0.792    25.642    MEM_CONTROLL_0/addr_from_mem_controll[28]
    SLICE_X37Y92         LUT4 (Prop_lut4_I3_O)        0.105    25.747 f  MEM_CONTROLL_0/data_o_reg[31]_i_13/O
                         net (fo=1, routed)           0.468    26.215    MEM_CONTROLL_0/data_o_reg[31]_i_13_n_12
    SLICE_X36Y92         LUT5 (Prop_lut5_I4_O)        0.105    26.320 f  MEM_CONTROLL_0/data_o_reg[31]_i_12/O
                         net (fo=1, routed)           0.765    27.085    MEM_CONTROLL_0/data_o_reg[31]_i_12_n_12
    SLICE_X35Y91         LUT6 (Prop_lut6_I5_O)        0.105    27.190 f  MEM_CONTROLL_0/data_o_reg[31]_i_6__0/O
                         net (fo=2, routed)           0.475    27.665    MEM_CONTROLL_0/data_o_reg[31]_i_6__0_n_12
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.105    27.770 r  MEM_CONTROLL_0/n_2_3318_BUFG_inst_i_2/O
                         net (fo=6, routed)           0.390    28.159    MEM_CONTROLL_0/n_2_3318_BUFG_inst_i_2_n_12
    SLICE_X34Y92         LUT6 (Prop_lut6_I5_O)        0.105    28.264 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.534    28.798    MEM_CONTROLL_0/leds_OBUF[15]_inst_i_2_n_12
    SLICE_X33Y92         LUT3 (Prop_lut3_I2_O)        0.124    28.922 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_1/O
                         net (fo=9, routed)           0.588    29.510    MEM_CONTROLL_0/leds_OBUF[1]
    SLICE_X29Y91         LUT3 (Prop_lut3_I0_O)        0.267    29.777 r  MEM_CONTROLL_0/count[31]_i_1/O
                         net (fo=31, routed)          0.657    30.434    SERIAL_CONTROLL_0/SR[0]
    SLICE_X30Y86         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.270    49.017    SERIAL_CONTROLL_0/clk_out1
    SLICE_X30Y86         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.253    49.270    
                         clock uncertainty           -0.267    49.003    
    SLICE_X30Y86         FDRE (Setup_fdre_C_R)       -0.419    48.584    SERIAL_CONTROLL_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         48.584    
                         arrival time                         -30.434    
  -------------------------------------------------------------------
                         slack                                 18.150    

Slack (MET) :             18.150ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SERIAL_CONTROLL_0/count_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        5.968ns  (logic 1.300ns (21.784%)  route 4.668ns (78.216%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.983ns = ( 49.017 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.533ns = ( 24.467 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    26.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    21.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    23.004    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    23.085 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.382    24.467    MEM_CONTROLL_0/CLK
    SLICE_X39Y92         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.384    24.851 r  MEM_CONTROLL_0/addr_o_reg[28]/Q
                         net (fo=2, routed)           0.792    25.642    MEM_CONTROLL_0/addr_from_mem_controll[28]
    SLICE_X37Y92         LUT4 (Prop_lut4_I3_O)        0.105    25.747 f  MEM_CONTROLL_0/data_o_reg[31]_i_13/O
                         net (fo=1, routed)           0.468    26.215    MEM_CONTROLL_0/data_o_reg[31]_i_13_n_12
    SLICE_X36Y92         LUT5 (Prop_lut5_I4_O)        0.105    26.320 f  MEM_CONTROLL_0/data_o_reg[31]_i_12/O
                         net (fo=1, routed)           0.765    27.085    MEM_CONTROLL_0/data_o_reg[31]_i_12_n_12
    SLICE_X35Y91         LUT6 (Prop_lut6_I5_O)        0.105    27.190 f  MEM_CONTROLL_0/data_o_reg[31]_i_6__0/O
                         net (fo=2, routed)           0.475    27.665    MEM_CONTROLL_0/data_o_reg[31]_i_6__0_n_12
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.105    27.770 r  MEM_CONTROLL_0/n_2_3318_BUFG_inst_i_2/O
                         net (fo=6, routed)           0.390    28.159    MEM_CONTROLL_0/n_2_3318_BUFG_inst_i_2_n_12
    SLICE_X34Y92         LUT6 (Prop_lut6_I5_O)        0.105    28.264 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.534    28.798    MEM_CONTROLL_0/leds_OBUF[15]_inst_i_2_n_12
    SLICE_X33Y92         LUT3 (Prop_lut3_I2_O)        0.124    28.922 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_1/O
                         net (fo=9, routed)           0.588    29.510    MEM_CONTROLL_0/leds_OBUF[1]
    SLICE_X29Y91         LUT3 (Prop_lut3_I0_O)        0.267    29.777 r  MEM_CONTROLL_0/count[31]_i_1/O
                         net (fo=31, routed)          0.657    30.434    SERIAL_CONTROLL_0/SR[0]
    SLICE_X30Y86         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.270    49.017    SERIAL_CONTROLL_0/clk_out1
    SLICE_X30Y86         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.253    49.270    
                         clock uncertainty           -0.267    49.003    
    SLICE_X30Y86         FDRE (Setup_fdre_C_R)       -0.419    48.584    SERIAL_CONTROLL_0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         48.584    
                         arrival time                         -30.434    
  -------------------------------------------------------------------
                         slack                                 18.150    

Slack (MET) :             18.161ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SERIAL_CONTROLL_0/count_reg[25]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        5.961ns  (logic 1.300ns (21.809%)  route 4.661ns (78.191%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 49.021 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.533ns = ( 24.467 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    26.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    21.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    23.004    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    23.085 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.382    24.467    MEM_CONTROLL_0/CLK
    SLICE_X39Y92         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.384    24.851 r  MEM_CONTROLL_0/addr_o_reg[28]/Q
                         net (fo=2, routed)           0.792    25.642    MEM_CONTROLL_0/addr_from_mem_controll[28]
    SLICE_X37Y92         LUT4 (Prop_lut4_I3_O)        0.105    25.747 f  MEM_CONTROLL_0/data_o_reg[31]_i_13/O
                         net (fo=1, routed)           0.468    26.215    MEM_CONTROLL_0/data_o_reg[31]_i_13_n_12
    SLICE_X36Y92         LUT5 (Prop_lut5_I4_O)        0.105    26.320 f  MEM_CONTROLL_0/data_o_reg[31]_i_12/O
                         net (fo=1, routed)           0.765    27.085    MEM_CONTROLL_0/data_o_reg[31]_i_12_n_12
    SLICE_X35Y91         LUT6 (Prop_lut6_I5_O)        0.105    27.190 f  MEM_CONTROLL_0/data_o_reg[31]_i_6__0/O
                         net (fo=2, routed)           0.475    27.665    MEM_CONTROLL_0/data_o_reg[31]_i_6__0_n_12
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.105    27.770 r  MEM_CONTROLL_0/n_2_3318_BUFG_inst_i_2/O
                         net (fo=6, routed)           0.390    28.159    MEM_CONTROLL_0/n_2_3318_BUFG_inst_i_2_n_12
    SLICE_X34Y92         LUT6 (Prop_lut6_I5_O)        0.105    28.264 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.534    28.798    MEM_CONTROLL_0/leds_OBUF[15]_inst_i_2_n_12
    SLICE_X33Y92         LUT3 (Prop_lut3_I2_O)        0.124    28.922 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_1/O
                         net (fo=9, routed)           0.588    29.510    MEM_CONTROLL_0/leds_OBUF[1]
    SLICE_X29Y91         LUT3 (Prop_lut3_I0_O)        0.267    29.777 r  MEM_CONTROLL_0/count[31]_i_1/O
                         net (fo=31, routed)          0.650    30.427    SERIAL_CONTROLL_0/SR[0]
    SLICE_X30Y92         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.274    49.021    SERIAL_CONTROLL_0/clk_out1
    SLICE_X30Y92         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.253    49.274    
                         clock uncertainty           -0.267    49.007    
    SLICE_X30Y92         FDRE (Setup_fdre_C_R)       -0.419    48.588    SERIAL_CONTROLL_0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         48.588    
                         arrival time                         -30.427    
  -------------------------------------------------------------------
                         slack                                 18.161    

Slack (MET) :             18.161ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SERIAL_CONTROLL_0/count_reg[26]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        5.961ns  (logic 1.300ns (21.809%)  route 4.661ns (78.191%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 49.021 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.533ns = ( 24.467 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    26.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    21.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    23.004    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    23.085 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.382    24.467    MEM_CONTROLL_0/CLK
    SLICE_X39Y92         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.384    24.851 r  MEM_CONTROLL_0/addr_o_reg[28]/Q
                         net (fo=2, routed)           0.792    25.642    MEM_CONTROLL_0/addr_from_mem_controll[28]
    SLICE_X37Y92         LUT4 (Prop_lut4_I3_O)        0.105    25.747 f  MEM_CONTROLL_0/data_o_reg[31]_i_13/O
                         net (fo=1, routed)           0.468    26.215    MEM_CONTROLL_0/data_o_reg[31]_i_13_n_12
    SLICE_X36Y92         LUT5 (Prop_lut5_I4_O)        0.105    26.320 f  MEM_CONTROLL_0/data_o_reg[31]_i_12/O
                         net (fo=1, routed)           0.765    27.085    MEM_CONTROLL_0/data_o_reg[31]_i_12_n_12
    SLICE_X35Y91         LUT6 (Prop_lut6_I5_O)        0.105    27.190 f  MEM_CONTROLL_0/data_o_reg[31]_i_6__0/O
                         net (fo=2, routed)           0.475    27.665    MEM_CONTROLL_0/data_o_reg[31]_i_6__0_n_12
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.105    27.770 r  MEM_CONTROLL_0/n_2_3318_BUFG_inst_i_2/O
                         net (fo=6, routed)           0.390    28.159    MEM_CONTROLL_0/n_2_3318_BUFG_inst_i_2_n_12
    SLICE_X34Y92         LUT6 (Prop_lut6_I5_O)        0.105    28.264 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.534    28.798    MEM_CONTROLL_0/leds_OBUF[15]_inst_i_2_n_12
    SLICE_X33Y92         LUT3 (Prop_lut3_I2_O)        0.124    28.922 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_1/O
                         net (fo=9, routed)           0.588    29.510    MEM_CONTROLL_0/leds_OBUF[1]
    SLICE_X29Y91         LUT3 (Prop_lut3_I0_O)        0.267    29.777 r  MEM_CONTROLL_0/count[31]_i_1/O
                         net (fo=31, routed)          0.650    30.427    SERIAL_CONTROLL_0/SR[0]
    SLICE_X30Y92         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.274    49.021    SERIAL_CONTROLL_0/clk_out1
    SLICE_X30Y92         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.253    49.274    
                         clock uncertainty           -0.267    49.007    
    SLICE_X30Y92         FDRE (Setup_fdre_C_R)       -0.419    48.588    SERIAL_CONTROLL_0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         48.588    
                         arrival time                         -30.427    
  -------------------------------------------------------------------
                         slack                                 18.161    

Slack (MET) :             18.161ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SERIAL_CONTROLL_0/count_reg[27]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        5.961ns  (logic 1.300ns (21.809%)  route 4.661ns (78.191%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 49.021 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.533ns = ( 24.467 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    26.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    21.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    23.004    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    23.085 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.382    24.467    MEM_CONTROLL_0/CLK
    SLICE_X39Y92         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.384    24.851 r  MEM_CONTROLL_0/addr_o_reg[28]/Q
                         net (fo=2, routed)           0.792    25.642    MEM_CONTROLL_0/addr_from_mem_controll[28]
    SLICE_X37Y92         LUT4 (Prop_lut4_I3_O)        0.105    25.747 f  MEM_CONTROLL_0/data_o_reg[31]_i_13/O
                         net (fo=1, routed)           0.468    26.215    MEM_CONTROLL_0/data_o_reg[31]_i_13_n_12
    SLICE_X36Y92         LUT5 (Prop_lut5_I4_O)        0.105    26.320 f  MEM_CONTROLL_0/data_o_reg[31]_i_12/O
                         net (fo=1, routed)           0.765    27.085    MEM_CONTROLL_0/data_o_reg[31]_i_12_n_12
    SLICE_X35Y91         LUT6 (Prop_lut6_I5_O)        0.105    27.190 f  MEM_CONTROLL_0/data_o_reg[31]_i_6__0/O
                         net (fo=2, routed)           0.475    27.665    MEM_CONTROLL_0/data_o_reg[31]_i_6__0_n_12
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.105    27.770 r  MEM_CONTROLL_0/n_2_3318_BUFG_inst_i_2/O
                         net (fo=6, routed)           0.390    28.159    MEM_CONTROLL_0/n_2_3318_BUFG_inst_i_2_n_12
    SLICE_X34Y92         LUT6 (Prop_lut6_I5_O)        0.105    28.264 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.534    28.798    MEM_CONTROLL_0/leds_OBUF[15]_inst_i_2_n_12
    SLICE_X33Y92         LUT3 (Prop_lut3_I2_O)        0.124    28.922 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_1/O
                         net (fo=9, routed)           0.588    29.510    MEM_CONTROLL_0/leds_OBUF[1]
    SLICE_X29Y91         LUT3 (Prop_lut3_I0_O)        0.267    29.777 r  MEM_CONTROLL_0/count[31]_i_1/O
                         net (fo=31, routed)          0.650    30.427    SERIAL_CONTROLL_0/SR[0]
    SLICE_X30Y92         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.274    49.021    SERIAL_CONTROLL_0/clk_out1
    SLICE_X30Y92         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.253    49.274    
                         clock uncertainty           -0.267    49.007    
    SLICE_X30Y92         FDRE (Setup_fdre_C_R)       -0.419    48.588    SERIAL_CONTROLL_0/count_reg[27]
  -------------------------------------------------------------------
                         required time                         48.588    
                         arrival time                         -30.427    
  -------------------------------------------------------------------
                         slack                                 18.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.848ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/we_o_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SERIAL_CONTROLL_0/count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@75.000ns)
  Data Path Delay:        0.557ns  (logic 0.189ns (33.936%)  route 0.368ns (66.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 49.221 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 74.458 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    D18                                               0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    75.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    75.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    73.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    73.863    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    73.889 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.569    74.458    MEM_CONTROLL_0/CLK
    SLICE_X36Y91         FDRE                                         r  MEM_CONTROLL_0/we_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.146    74.604 r  MEM_CONTROLL_0/we_o_reg/Q
                         net (fo=32, routed)          0.368    74.972    SERIAL_CONTROLL_0/we_from_mem_controll
    SLICE_X29Y91         LUT4 (Prop_lut4_I3_O)        0.043    75.015 r  SERIAL_CONTROLL_0/count[0]_i_1/O
                         net (fo=1, routed)           0.000    75.015    SERIAL_CONTROLL_0/count[0]_i_1_n_12
    SLICE_X29Y91         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.841    49.221    SERIAL_CONTROLL_0/clk_out1
    SLICE_X29Y91         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.565    49.786    
                         clock uncertainty            0.267    50.053    
    SLICE_X29Y91         FDRE (Hold_fdre_C_D)         0.114    50.167    SERIAL_CONTROLL_0/count_reg[0]
  -------------------------------------------------------------------
                         required time                        -50.167    
                         arrival time                          75.015    
  -------------------------------------------------------------------
                         slack                                 24.848    

Slack (MET) :             24.865ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/we_o_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SERIAL_CONTROLL_0/TxD_start_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@75.000ns)
  Data Path Delay:        0.559ns  (logic 0.191ns (34.172%)  route 0.368ns (65.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 49.221 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 74.458 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    D18                                               0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    75.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    75.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    73.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    73.863    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    73.889 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.569    74.458    MEM_CONTROLL_0/CLK
    SLICE_X36Y91         FDRE                                         r  MEM_CONTROLL_0/we_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.146    74.604 r  MEM_CONTROLL_0/we_o_reg/Q
                         net (fo=32, routed)          0.368    74.972    SERIAL_CONTROLL_0/we_from_mem_controll
    SLICE_X29Y91         LUT4 (Prop_lut4_I3_O)        0.045    75.017 r  SERIAL_CONTROLL_0/TxD_start_i_1/O
                         net (fo=1, routed)           0.000    75.017    SERIAL_CONTROLL_0/TxD_start_i_1_n_12
    SLICE_X29Y91         FDRE                                         r  SERIAL_CONTROLL_0/TxD_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.841    49.221    SERIAL_CONTROLL_0/clk_out1
    SLICE_X29Y91         FDRE                                         r  SERIAL_CONTROLL_0/TxD_start_reg/C  (IS_INVERTED)
                         clock pessimism              0.565    49.786    
                         clock uncertainty            0.267    50.053    
    SLICE_X29Y91         FDRE (Hold_fdre_C_D)         0.099    50.152    SERIAL_CONTROLL_0/TxD_start_reg
  -------------------------------------------------------------------
                         required time                        -50.152    
                         arrival time                          75.017    
  -------------------------------------------------------------------
                         slack                                 24.865    

Slack (MET) :             24.934ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/we_o_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SERIAL_RECEIVER/RxD_data_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.620ns  (logic 0.191ns (30.810%)  route 0.429ns (69.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.542ns = ( 24.458 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    25.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    23.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    23.863    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.889 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.569    24.458    MEM_CONTROLL_0/CLK
    SLICE_X36Y91         FDRE                                         r  MEM_CONTROLL_0/we_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.146    24.604 r  MEM_CONTROLL_0/we_o_reg/Q
                         net (fo=32, routed)          0.429    25.033    SERIAL_RECEIVER/tickgen/we_from_mem_controll
    SLICE_X28Y91         LUT5 (Prop_lut5_I3_O)        0.045    25.078 r  SERIAL_RECEIVER/tickgen/RxD_data_ready_i_1/O
                         net (fo=1, routed)           0.000    25.078    SERIAL_RECEIVER/tickgen_n_23
    SLICE_X28Y91         FDRE                                         r  SERIAL_RECEIVER/RxD_data_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.841    -0.779    SERIAL_RECEIVER/clk_out1
    SLICE_X28Y91         FDRE                                         r  SERIAL_RECEIVER/RxD_data_ready_reg/C
                         clock pessimism              0.565    -0.214    
                         clock uncertainty            0.267     0.053    
    SLICE_X28Y91         FDRE (Hold_fdre_C_D)         0.091     0.144    SERIAL_RECEIVER/RxD_data_ready_reg
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                          25.078    
  -------------------------------------------------------------------
                         slack                                 24.934    

Slack (MET) :             25.150ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/we_o_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SERIAL_CONTROLL_0/count_reg[17]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@75.000ns)
  Data Path Delay:        0.758ns  (logic 0.191ns (25.187%)  route 0.567ns (74.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 49.221 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 74.458 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    D18                                               0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    75.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    75.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    73.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    73.863    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    73.889 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.569    74.458    MEM_CONTROLL_0/CLK
    SLICE_X36Y91         FDRE                                         r  MEM_CONTROLL_0/we_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.146    74.604 r  MEM_CONTROLL_0/we_o_reg/Q
                         net (fo=32, routed)          0.366    74.970    MEM_CONTROLL_0/we_from_mem_controll
    SLICE_X29Y91         LUT3 (Prop_lut3_I1_O)        0.045    75.015 r  MEM_CONTROLL_0/count[31]_i_1/O
                         net (fo=31, routed)          0.201    75.216    SERIAL_CONTROLL_0/SR[0]
    SLICE_X30Y90         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.841    49.221    SERIAL_CONTROLL_0/clk_out1
    SLICE_X30Y90         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.565    49.786    
                         clock uncertainty            0.267    50.053    
    SLICE_X30Y90         FDRE (Hold_fdre_C_R)         0.013    50.066    SERIAL_CONTROLL_0/count_reg[17]
  -------------------------------------------------------------------
                         required time                        -50.066    
                         arrival time                          75.216    
  -------------------------------------------------------------------
                         slack                                 25.150    

Slack (MET) :             25.150ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/we_o_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SERIAL_CONTROLL_0/count_reg[18]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@75.000ns)
  Data Path Delay:        0.758ns  (logic 0.191ns (25.187%)  route 0.567ns (74.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 49.221 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 74.458 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    D18                                               0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    75.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    75.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    73.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    73.863    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    73.889 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.569    74.458    MEM_CONTROLL_0/CLK
    SLICE_X36Y91         FDRE                                         r  MEM_CONTROLL_0/we_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.146    74.604 r  MEM_CONTROLL_0/we_o_reg/Q
                         net (fo=32, routed)          0.366    74.970    MEM_CONTROLL_0/we_from_mem_controll
    SLICE_X29Y91         LUT3 (Prop_lut3_I1_O)        0.045    75.015 r  MEM_CONTROLL_0/count[31]_i_1/O
                         net (fo=31, routed)          0.201    75.216    SERIAL_CONTROLL_0/SR[0]
    SLICE_X30Y90         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.841    49.221    SERIAL_CONTROLL_0/clk_out1
    SLICE_X30Y90         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.565    49.786    
                         clock uncertainty            0.267    50.053    
    SLICE_X30Y90         FDRE (Hold_fdre_C_R)         0.013    50.066    SERIAL_CONTROLL_0/count_reg[18]
  -------------------------------------------------------------------
                         required time                        -50.066    
                         arrival time                          75.216    
  -------------------------------------------------------------------
                         slack                                 25.150    

Slack (MET) :             25.150ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/we_o_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SERIAL_CONTROLL_0/count_reg[19]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@75.000ns)
  Data Path Delay:        0.758ns  (logic 0.191ns (25.187%)  route 0.567ns (74.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 49.221 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 74.458 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    D18                                               0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    75.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    75.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    73.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    73.863    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    73.889 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.569    74.458    MEM_CONTROLL_0/CLK
    SLICE_X36Y91         FDRE                                         r  MEM_CONTROLL_0/we_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.146    74.604 r  MEM_CONTROLL_0/we_o_reg/Q
                         net (fo=32, routed)          0.366    74.970    MEM_CONTROLL_0/we_from_mem_controll
    SLICE_X29Y91         LUT3 (Prop_lut3_I1_O)        0.045    75.015 r  MEM_CONTROLL_0/count[31]_i_1/O
                         net (fo=31, routed)          0.201    75.216    SERIAL_CONTROLL_0/SR[0]
    SLICE_X30Y90         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.841    49.221    SERIAL_CONTROLL_0/clk_out1
    SLICE_X30Y90         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.565    49.786    
                         clock uncertainty            0.267    50.053    
    SLICE_X30Y90         FDRE (Hold_fdre_C_R)         0.013    50.066    SERIAL_CONTROLL_0/count_reg[19]
  -------------------------------------------------------------------
                         required time                        -50.066    
                         arrival time                          75.216    
  -------------------------------------------------------------------
                         slack                                 25.150    

Slack (MET) :             25.150ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/we_o_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SERIAL_CONTROLL_0/count_reg[20]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@75.000ns)
  Data Path Delay:        0.758ns  (logic 0.191ns (25.187%)  route 0.567ns (74.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 49.221 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 74.458 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    D18                                               0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    75.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    75.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    73.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    73.863    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    73.889 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.569    74.458    MEM_CONTROLL_0/CLK
    SLICE_X36Y91         FDRE                                         r  MEM_CONTROLL_0/we_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.146    74.604 r  MEM_CONTROLL_0/we_o_reg/Q
                         net (fo=32, routed)          0.366    74.970    MEM_CONTROLL_0/we_from_mem_controll
    SLICE_X29Y91         LUT3 (Prop_lut3_I1_O)        0.045    75.015 r  MEM_CONTROLL_0/count[31]_i_1/O
                         net (fo=31, routed)          0.201    75.216    SERIAL_CONTROLL_0/SR[0]
    SLICE_X30Y90         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.841    49.221    SERIAL_CONTROLL_0/clk_out1
    SLICE_X30Y90         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.565    49.786    
                         clock uncertainty            0.267    50.053    
    SLICE_X30Y90         FDRE (Hold_fdre_C_R)         0.013    50.066    SERIAL_CONTROLL_0/count_reg[20]
  -------------------------------------------------------------------
                         required time                        -50.066    
                         arrival time                          75.216    
  -------------------------------------------------------------------
                         slack                                 25.150    

Slack (MET) :             25.203ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/we_o_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SERIAL_CONTROLL_0/count_reg[13]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@75.000ns)
  Data Path Delay:        0.810ns  (logic 0.191ns (23.572%)  route 0.619ns (76.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 49.220 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 74.458 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    D18                                               0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    75.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    75.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    73.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    73.863    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    73.889 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.569    74.458    MEM_CONTROLL_0/CLK
    SLICE_X36Y91         FDRE                                         r  MEM_CONTROLL_0/we_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.146    74.604 r  MEM_CONTROLL_0/we_o_reg/Q
                         net (fo=32, routed)          0.366    74.970    MEM_CONTROLL_0/we_from_mem_controll
    SLICE_X29Y91         LUT3 (Prop_lut3_I1_O)        0.045    75.015 r  MEM_CONTROLL_0/count[31]_i_1/O
                         net (fo=31, routed)          0.253    75.268    SERIAL_CONTROLL_0/SR[0]
    SLICE_X30Y89         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.840    49.220    SERIAL_CONTROLL_0/clk_out1
    SLICE_X30Y89         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.565    49.785    
                         clock uncertainty            0.267    50.052    
    SLICE_X30Y89         FDRE (Hold_fdre_C_R)         0.013    50.065    SERIAL_CONTROLL_0/count_reg[13]
  -------------------------------------------------------------------
                         required time                        -50.065    
                         arrival time                          75.268    
  -------------------------------------------------------------------
                         slack                                 25.203    

Slack (MET) :             25.203ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/we_o_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SERIAL_CONTROLL_0/count_reg[14]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@75.000ns)
  Data Path Delay:        0.810ns  (logic 0.191ns (23.572%)  route 0.619ns (76.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 49.220 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 74.458 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    D18                                               0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    75.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    75.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    73.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    73.863    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    73.889 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.569    74.458    MEM_CONTROLL_0/CLK
    SLICE_X36Y91         FDRE                                         r  MEM_CONTROLL_0/we_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.146    74.604 r  MEM_CONTROLL_0/we_o_reg/Q
                         net (fo=32, routed)          0.366    74.970    MEM_CONTROLL_0/we_from_mem_controll
    SLICE_X29Y91         LUT3 (Prop_lut3_I1_O)        0.045    75.015 r  MEM_CONTROLL_0/count[31]_i_1/O
                         net (fo=31, routed)          0.253    75.268    SERIAL_CONTROLL_0/SR[0]
    SLICE_X30Y89         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.840    49.220    SERIAL_CONTROLL_0/clk_out1
    SLICE_X30Y89         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.565    49.785    
                         clock uncertainty            0.267    50.052    
    SLICE_X30Y89         FDRE (Hold_fdre_C_R)         0.013    50.065    SERIAL_CONTROLL_0/count_reg[14]
  -------------------------------------------------------------------
                         required time                        -50.065    
                         arrival time                          75.268    
  -------------------------------------------------------------------
                         slack                                 25.203    

Slack (MET) :             25.203ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/we_o_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SERIAL_CONTROLL_0/count_reg[15]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@75.000ns)
  Data Path Delay:        0.810ns  (logic 0.191ns (23.572%)  route 0.619ns (76.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 49.220 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 74.458 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    D18                                               0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    75.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    75.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    73.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    73.863    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    73.889 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.569    74.458    MEM_CONTROLL_0/CLK
    SLICE_X36Y91         FDRE                                         r  MEM_CONTROLL_0/we_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.146    74.604 r  MEM_CONTROLL_0/we_o_reg/Q
                         net (fo=32, routed)          0.366    74.970    MEM_CONTROLL_0/we_from_mem_controll
    SLICE_X29Y91         LUT3 (Prop_lut3_I1_O)        0.045    75.015 r  MEM_CONTROLL_0/count[31]_i_1/O
                         net (fo=31, routed)          0.253    75.268    SERIAL_CONTROLL_0/SR[0]
    SLICE_X30Y89         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.840    49.220    SERIAL_CONTROLL_0/clk_out1
    SLICE_X30Y89         FDRE                                         r  SERIAL_CONTROLL_0/count_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.565    49.785    
                         clock uncertainty            0.267    50.052    
    SLICE_X30Y89         FDRE (Hold_fdre_C_R)         0.013    50.065    SERIAL_CONTROLL_0/count_reg[15]
  -------------------------------------------------------------------
                         required time                        -50.065    
                         arrival time                          75.268    
  -------------------------------------------------------------------
                         slack                                 25.203    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       24.577ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.612ns  (required time - arrival time)
  Source:                 MEM_to_WB_0/wb_cp0_reg_we_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/sel_o_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.646ns  (logic 1.118ns (19.803%)  route 4.528ns (80.197%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.974ns = ( 24.026 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.364    -0.551    MEM_to_WB_0/clk_out1
    SLICE_X52Y84         FDRE                                         r  MEM_to_WB_0/wb_cp0_reg_we_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.348    -0.203 r  MEM_to_WB_0/wb_cp0_reg_we_o_reg/Q
                         net (fo=10, routed)          0.896     0.693    MEM_to_WB_0/wb_cp0_reg_we_from_wb
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.242     0.935 r  MEM_to_WB_0/cause_o[5]_i_19/O
                         net (fo=4, routed)           0.546     1.481    MEM_to_WB_0/cause_o[5]_i_19_n_12
    SLICE_X55Y88         LUT5 (Prop_lut5_I3_O)        0.105     1.586 f  MEM_to_WB_0/cause_o[5]_i_11/O
                         net (fo=1, routed)           0.346     1.932    MEM_to_WB_0/cause_o[5]_i_11_n_12
    SLICE_X55Y88         LUT4 (Prop_lut4_I1_O)        0.105     2.037 f  MEM_to_WB_0/cause_o[5]_i_7/O
                         net (fo=5, routed)           1.052     3.089    EX_to_MEM_0/cause_o_reg[10]
    SLICE_X43Y88         LUT6 (Prop_lut6_I1_O)        0.105     3.194 r  EX_to_MEM_0/mem_pause_o_reg_i_3/O
                         net (fo=42, routed)          0.609     3.802    EX_to_MEM_0/en_from_mem
    SLICE_X33Y88         LUT6 (Prop_lut6_I4_O)        0.105     3.907 r  EX_to_MEM_0/sel_o[0]_i_2/O
                         net (fo=1, routed)           0.434     4.341    MEM_CONTROLL_0/en_o_reg_0
    SLICE_X33Y91         LUT3 (Prop_lut3_I1_O)        0.108     4.449 r  MEM_CONTROLL_0/sel_o[0]_i_1/O
                         net (fo=1, routed)           0.645     5.094    MEM_CONTROLL_0/sel_o[0]_i_1_n_12
    SLICE_X14Y91         FDRE                                         r  MEM_CONTROLL_0/sel_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    26.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    21.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    22.670    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    22.747 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.279    24.026    MEM_CONTROLL_0/CLK
    SLICE_X14Y91         FDRE                                         r  MEM_CONTROLL_0/sel_o_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.128    24.154    
                         clock uncertainty           -0.267    23.887    
    SLICE_X14Y91         FDRE (Setup_fdre_C_D)       -0.181    23.706    MEM_CONTROLL_0/sel_o_reg[0]
  -------------------------------------------------------------------
                         required time                         23.706    
                         arrival time                          -5.094    
  -------------------------------------------------------------------
                         slack                                 18.612    

Slack (MET) :             18.818ns  (required time - arrival time)
  Source:                 MEM_to_WB_0/wb_cp0_reg_we_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[16]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 1.010ns (18.581%)  route 4.426ns (81.419%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.994ns = ( 24.006 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.364    -0.551    MEM_to_WB_0/clk_out1
    SLICE_X52Y84         FDRE                                         r  MEM_to_WB_0/wb_cp0_reg_we_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.348    -0.203 r  MEM_to_WB_0/wb_cp0_reg_we_o_reg/Q
                         net (fo=10, routed)          0.896     0.693    MEM_to_WB_0/wb_cp0_reg_we_from_wb
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.242     0.935 r  MEM_to_WB_0/cause_o[5]_i_19/O
                         net (fo=4, routed)           0.546     1.481    MEM_to_WB_0/cause_o[5]_i_19_n_12
    SLICE_X55Y88         LUT5 (Prop_lut5_I3_O)        0.105     1.586 f  MEM_to_WB_0/cause_o[5]_i_11/O
                         net (fo=1, routed)           0.346     1.932    MEM_to_WB_0/cause_o[5]_i_11_n_12
    SLICE_X55Y88         LUT4 (Prop_lut4_I1_O)        0.105     2.037 f  MEM_to_WB_0/cause_o[5]_i_7/O
                         net (fo=5, routed)           1.052     3.089    EX_to_MEM_0/cause_o_reg[10]
    SLICE_X43Y88         LUT6 (Prop_lut6_I1_O)        0.105     3.194 r  EX_to_MEM_0/mem_pause_o_reg_i_3/O
                         net (fo=42, routed)          0.481     3.675    MEM_CONTROLL_0/en_from_mem
    SLICE_X34Y88         LUT3 (Prop_lut3_I1_O)        0.105     3.780 r  MEM_CONTROLL_0/data_o[31]_i_1/O
                         net (fo=33, routed)          1.104     4.884    MEM_CONTROLL_0/data_o[31]_i_1_n_12
    SLICE_X32Y74         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    26.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    21.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    22.670    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    22.747 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.259    24.006    MEM_CONTROLL_0/CLK
    SLICE_X32Y74         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.128    24.134    
                         clock uncertainty           -0.267    23.867    
    SLICE_X32Y74         FDRE (Setup_fdre_C_CE)      -0.164    23.703    MEM_CONTROLL_0/data_o_reg[16]
  -------------------------------------------------------------------
                         required time                         23.703    
                         arrival time                          -4.884    
  -------------------------------------------------------------------
                         slack                                 18.818    

Slack (MET) :             18.853ns  (required time - arrival time)
  Source:                 MEM_to_WB_0/wb_cp0_reg_we_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 1.010ns (18.697%)  route 4.392ns (81.303%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.993ns = ( 24.007 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.364    -0.551    MEM_to_WB_0/clk_out1
    SLICE_X52Y84         FDRE                                         r  MEM_to_WB_0/wb_cp0_reg_we_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.348    -0.203 r  MEM_to_WB_0/wb_cp0_reg_we_o_reg/Q
                         net (fo=10, routed)          0.896     0.693    MEM_to_WB_0/wb_cp0_reg_we_from_wb
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.242     0.935 r  MEM_to_WB_0/cause_o[5]_i_19/O
                         net (fo=4, routed)           0.546     1.481    MEM_to_WB_0/cause_o[5]_i_19_n_12
    SLICE_X55Y88         LUT5 (Prop_lut5_I3_O)        0.105     1.586 f  MEM_to_WB_0/cause_o[5]_i_11/O
                         net (fo=1, routed)           0.346     1.932    MEM_to_WB_0/cause_o[5]_i_11_n_12
    SLICE_X55Y88         LUT4 (Prop_lut4_I1_O)        0.105     2.037 f  MEM_to_WB_0/cause_o[5]_i_7/O
                         net (fo=5, routed)           1.052     3.089    EX_to_MEM_0/cause_o_reg[10]
    SLICE_X43Y88         LUT6 (Prop_lut6_I1_O)        0.105     3.194 r  EX_to_MEM_0/mem_pause_o_reg_i_3/O
                         net (fo=42, routed)          0.481     3.675    MEM_CONTROLL_0/en_from_mem
    SLICE_X34Y88         LUT3 (Prop_lut3_I1_O)        0.105     3.780 r  MEM_CONTROLL_0/data_o[31]_i_1/O
                         net (fo=33, routed)          1.070     4.850    MEM_CONTROLL_0/data_o[31]_i_1_n_12
    SLICE_X31Y76         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    26.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    21.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    22.670    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    22.747 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.260    24.007    MEM_CONTROLL_0/CLK
    SLICE_X31Y76         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.128    24.135    
                         clock uncertainty           -0.267    23.868    
    SLICE_X31Y76         FDRE (Setup_fdre_C_CE)      -0.164    23.704    MEM_CONTROLL_0/data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         23.704    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                 18.853    

Slack (MET) :             18.853ns  (required time - arrival time)
  Source:                 MEM_to_WB_0/wb_cp0_reg_we_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[12]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 1.010ns (18.697%)  route 4.392ns (81.303%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.993ns = ( 24.007 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.364    -0.551    MEM_to_WB_0/clk_out1
    SLICE_X52Y84         FDRE                                         r  MEM_to_WB_0/wb_cp0_reg_we_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.348    -0.203 r  MEM_to_WB_0/wb_cp0_reg_we_o_reg/Q
                         net (fo=10, routed)          0.896     0.693    MEM_to_WB_0/wb_cp0_reg_we_from_wb
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.242     0.935 r  MEM_to_WB_0/cause_o[5]_i_19/O
                         net (fo=4, routed)           0.546     1.481    MEM_to_WB_0/cause_o[5]_i_19_n_12
    SLICE_X55Y88         LUT5 (Prop_lut5_I3_O)        0.105     1.586 f  MEM_to_WB_0/cause_o[5]_i_11/O
                         net (fo=1, routed)           0.346     1.932    MEM_to_WB_0/cause_o[5]_i_11_n_12
    SLICE_X55Y88         LUT4 (Prop_lut4_I1_O)        0.105     2.037 f  MEM_to_WB_0/cause_o[5]_i_7/O
                         net (fo=5, routed)           1.052     3.089    EX_to_MEM_0/cause_o_reg[10]
    SLICE_X43Y88         LUT6 (Prop_lut6_I1_O)        0.105     3.194 r  EX_to_MEM_0/mem_pause_o_reg_i_3/O
                         net (fo=42, routed)          0.481     3.675    MEM_CONTROLL_0/en_from_mem
    SLICE_X34Y88         LUT3 (Prop_lut3_I1_O)        0.105     3.780 r  MEM_CONTROLL_0/data_o[31]_i_1/O
                         net (fo=33, routed)          1.070     4.850    MEM_CONTROLL_0/data_o[31]_i_1_n_12
    SLICE_X31Y76         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    26.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    21.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    22.670    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    22.747 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.260    24.007    MEM_CONTROLL_0/CLK
    SLICE_X31Y76         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.128    24.135    
                         clock uncertainty           -0.267    23.868    
    SLICE_X31Y76         FDRE (Setup_fdre_C_CE)      -0.164    23.704    MEM_CONTROLL_0/data_o_reg[12]
  -------------------------------------------------------------------
                         required time                         23.704    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                 18.853    

Slack (MET) :             18.853ns  (required time - arrival time)
  Source:                 MEM_to_WB_0/wb_cp0_reg_we_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[22]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 1.010ns (18.697%)  route 4.392ns (81.303%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.993ns = ( 24.007 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.364    -0.551    MEM_to_WB_0/clk_out1
    SLICE_X52Y84         FDRE                                         r  MEM_to_WB_0/wb_cp0_reg_we_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.348    -0.203 r  MEM_to_WB_0/wb_cp0_reg_we_o_reg/Q
                         net (fo=10, routed)          0.896     0.693    MEM_to_WB_0/wb_cp0_reg_we_from_wb
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.242     0.935 r  MEM_to_WB_0/cause_o[5]_i_19/O
                         net (fo=4, routed)           0.546     1.481    MEM_to_WB_0/cause_o[5]_i_19_n_12
    SLICE_X55Y88         LUT5 (Prop_lut5_I3_O)        0.105     1.586 f  MEM_to_WB_0/cause_o[5]_i_11/O
                         net (fo=1, routed)           0.346     1.932    MEM_to_WB_0/cause_o[5]_i_11_n_12
    SLICE_X55Y88         LUT4 (Prop_lut4_I1_O)        0.105     2.037 f  MEM_to_WB_0/cause_o[5]_i_7/O
                         net (fo=5, routed)           1.052     3.089    EX_to_MEM_0/cause_o_reg[10]
    SLICE_X43Y88         LUT6 (Prop_lut6_I1_O)        0.105     3.194 r  EX_to_MEM_0/mem_pause_o_reg_i_3/O
                         net (fo=42, routed)          0.481     3.675    MEM_CONTROLL_0/en_from_mem
    SLICE_X34Y88         LUT3 (Prop_lut3_I1_O)        0.105     3.780 r  MEM_CONTROLL_0/data_o[31]_i_1/O
                         net (fo=33, routed)          1.070     4.850    MEM_CONTROLL_0/data_o[31]_i_1_n_12
    SLICE_X31Y76         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    26.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    21.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    22.670    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    22.747 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.260    24.007    MEM_CONTROLL_0/CLK
    SLICE_X31Y76         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.128    24.135    
                         clock uncertainty           -0.267    23.868    
    SLICE_X31Y76         FDRE (Setup_fdre_C_CE)      -0.164    23.704    MEM_CONTROLL_0/data_o_reg[22]
  -------------------------------------------------------------------
                         required time                         23.704    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                 18.853    

Slack (MET) :             18.853ns  (required time - arrival time)
  Source:                 MEM_to_WB_0/wb_cp0_reg_we_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[28]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 1.010ns (18.697%)  route 4.392ns (81.303%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.993ns = ( 24.007 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.364    -0.551    MEM_to_WB_0/clk_out1
    SLICE_X52Y84         FDRE                                         r  MEM_to_WB_0/wb_cp0_reg_we_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.348    -0.203 r  MEM_to_WB_0/wb_cp0_reg_we_o_reg/Q
                         net (fo=10, routed)          0.896     0.693    MEM_to_WB_0/wb_cp0_reg_we_from_wb
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.242     0.935 r  MEM_to_WB_0/cause_o[5]_i_19/O
                         net (fo=4, routed)           0.546     1.481    MEM_to_WB_0/cause_o[5]_i_19_n_12
    SLICE_X55Y88         LUT5 (Prop_lut5_I3_O)        0.105     1.586 f  MEM_to_WB_0/cause_o[5]_i_11/O
                         net (fo=1, routed)           0.346     1.932    MEM_to_WB_0/cause_o[5]_i_11_n_12
    SLICE_X55Y88         LUT4 (Prop_lut4_I1_O)        0.105     2.037 f  MEM_to_WB_0/cause_o[5]_i_7/O
                         net (fo=5, routed)           1.052     3.089    EX_to_MEM_0/cause_o_reg[10]
    SLICE_X43Y88         LUT6 (Prop_lut6_I1_O)        0.105     3.194 r  EX_to_MEM_0/mem_pause_o_reg_i_3/O
                         net (fo=42, routed)          0.481     3.675    MEM_CONTROLL_0/en_from_mem
    SLICE_X34Y88         LUT3 (Prop_lut3_I1_O)        0.105     3.780 r  MEM_CONTROLL_0/data_o[31]_i_1/O
                         net (fo=33, routed)          1.070     4.850    MEM_CONTROLL_0/data_o[31]_i_1_n_12
    SLICE_X31Y76         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    26.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    21.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    22.670    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    22.747 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.260    24.007    MEM_CONTROLL_0/CLK
    SLICE_X31Y76         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.128    24.135    
                         clock uncertainty           -0.267    23.868    
    SLICE_X31Y76         FDRE (Setup_fdre_C_CE)      -0.164    23.704    MEM_CONTROLL_0/data_o_reg[28]
  -------------------------------------------------------------------
                         required time                         23.704    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                 18.853    

Slack (MET) :             18.853ns  (required time - arrival time)
  Source:                 MEM_to_WB_0/wb_cp0_reg_we_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 1.010ns (18.697%)  route 4.392ns (81.303%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.993ns = ( 24.007 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.364    -0.551    MEM_to_WB_0/clk_out1
    SLICE_X52Y84         FDRE                                         r  MEM_to_WB_0/wb_cp0_reg_we_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.348    -0.203 r  MEM_to_WB_0/wb_cp0_reg_we_o_reg/Q
                         net (fo=10, routed)          0.896     0.693    MEM_to_WB_0/wb_cp0_reg_we_from_wb
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.242     0.935 r  MEM_to_WB_0/cause_o[5]_i_19/O
                         net (fo=4, routed)           0.546     1.481    MEM_to_WB_0/cause_o[5]_i_19_n_12
    SLICE_X55Y88         LUT5 (Prop_lut5_I3_O)        0.105     1.586 f  MEM_to_WB_0/cause_o[5]_i_11/O
                         net (fo=1, routed)           0.346     1.932    MEM_to_WB_0/cause_o[5]_i_11_n_12
    SLICE_X55Y88         LUT4 (Prop_lut4_I1_O)        0.105     2.037 f  MEM_to_WB_0/cause_o[5]_i_7/O
                         net (fo=5, routed)           1.052     3.089    EX_to_MEM_0/cause_o_reg[10]
    SLICE_X43Y88         LUT6 (Prop_lut6_I1_O)        0.105     3.194 r  EX_to_MEM_0/mem_pause_o_reg_i_3/O
                         net (fo=42, routed)          0.481     3.675    MEM_CONTROLL_0/en_from_mem
    SLICE_X34Y88         LUT3 (Prop_lut3_I1_O)        0.105     3.780 r  MEM_CONTROLL_0/data_o[31]_i_1/O
                         net (fo=33, routed)          1.070     4.850    MEM_CONTROLL_0/data_o[31]_i_1_n_12
    SLICE_X31Y76         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    26.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    21.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    22.670    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    22.747 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.260    24.007    MEM_CONTROLL_0/CLK
    SLICE_X31Y76         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.128    24.135    
                         clock uncertainty           -0.267    23.868    
    SLICE_X31Y76         FDRE (Setup_fdre_C_CE)      -0.164    23.704    MEM_CONTROLL_0/data_o_reg[6]
  -------------------------------------------------------------------
                         required time                         23.704    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                 18.853    

Slack (MET) :             18.853ns  (required time - arrival time)
  Source:                 MEM_to_WB_0/wb_cp0_reg_we_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[8]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 1.010ns (18.697%)  route 4.392ns (81.303%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.993ns = ( 24.007 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.364    -0.551    MEM_to_WB_0/clk_out1
    SLICE_X52Y84         FDRE                                         r  MEM_to_WB_0/wb_cp0_reg_we_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.348    -0.203 r  MEM_to_WB_0/wb_cp0_reg_we_o_reg/Q
                         net (fo=10, routed)          0.896     0.693    MEM_to_WB_0/wb_cp0_reg_we_from_wb
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.242     0.935 r  MEM_to_WB_0/cause_o[5]_i_19/O
                         net (fo=4, routed)           0.546     1.481    MEM_to_WB_0/cause_o[5]_i_19_n_12
    SLICE_X55Y88         LUT5 (Prop_lut5_I3_O)        0.105     1.586 f  MEM_to_WB_0/cause_o[5]_i_11/O
                         net (fo=1, routed)           0.346     1.932    MEM_to_WB_0/cause_o[5]_i_11_n_12
    SLICE_X55Y88         LUT4 (Prop_lut4_I1_O)        0.105     2.037 f  MEM_to_WB_0/cause_o[5]_i_7/O
                         net (fo=5, routed)           1.052     3.089    EX_to_MEM_0/cause_o_reg[10]
    SLICE_X43Y88         LUT6 (Prop_lut6_I1_O)        0.105     3.194 r  EX_to_MEM_0/mem_pause_o_reg_i_3/O
                         net (fo=42, routed)          0.481     3.675    MEM_CONTROLL_0/en_from_mem
    SLICE_X34Y88         LUT3 (Prop_lut3_I1_O)        0.105     3.780 r  MEM_CONTROLL_0/data_o[31]_i_1/O
                         net (fo=33, routed)          1.070     4.850    MEM_CONTROLL_0/data_o[31]_i_1_n_12
    SLICE_X31Y76         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    26.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    21.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    22.670    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    22.747 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.260    24.007    MEM_CONTROLL_0/CLK
    SLICE_X31Y76         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.128    24.135    
                         clock uncertainty           -0.267    23.868    
    SLICE_X31Y76         FDRE (Setup_fdre_C_CE)      -0.164    23.704    MEM_CONTROLL_0/data_o_reg[8]
  -------------------------------------------------------------------
                         required time                         23.704    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                 18.853    

Slack (MET) :             18.858ns  (required time - arrival time)
  Source:                 MEM_to_WB_0/wb_cp0_reg_we_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/sel_o_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.368ns  (logic 1.136ns (21.164%)  route 4.232ns (78.836%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 24.019 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.364    -0.551    MEM_to_WB_0/clk_out1
    SLICE_X52Y84         FDRE                                         r  MEM_to_WB_0/wb_cp0_reg_we_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.348    -0.203 r  MEM_to_WB_0/wb_cp0_reg_we_o_reg/Q
                         net (fo=10, routed)          0.896     0.693    MEM_to_WB_0/wb_cp0_reg_we_from_wb
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.242     0.935 r  MEM_to_WB_0/cause_o[5]_i_19/O
                         net (fo=4, routed)           0.546     1.481    MEM_to_WB_0/cause_o[5]_i_19_n_12
    SLICE_X55Y88         LUT5 (Prop_lut5_I3_O)        0.105     1.586 f  MEM_to_WB_0/cause_o[5]_i_11/O
                         net (fo=1, routed)           0.346     1.932    MEM_to_WB_0/cause_o[5]_i_11_n_12
    SLICE_X55Y88         LUT4 (Prop_lut4_I1_O)        0.105     2.037 f  MEM_to_WB_0/cause_o[5]_i_7/O
                         net (fo=5, routed)           1.052     3.089    EX_to_MEM_0/cause_o_reg[10]
    SLICE_X43Y88         LUT6 (Prop_lut6_I1_O)        0.105     3.194 r  EX_to_MEM_0/mem_pause_o_reg_i_3/O
                         net (fo=42, routed)          0.613     3.806    EX_to_MEM_0/en_from_mem
    SLICE_X33Y88         LUT6 (Prop_lut6_I4_O)        0.105     3.911 r  EX_to_MEM_0/sel_o[2]_i_2/O
                         net (fo=1, routed)           0.485     4.396    MEM_CONTROLL_0/en_o_reg
    SLICE_X33Y89         LUT3 (Prop_lut3_I1_O)        0.126     4.522 r  MEM_CONTROLL_0/sel_o[2]_i_1/O
                         net (fo=1, routed)           0.294     4.816    MEM_CONTROLL_0/sel_o[2]_i_1_n_12
    SLICE_X32Y89         FDRE                                         r  MEM_CONTROLL_0/sel_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    26.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    21.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    22.670    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    22.747 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.272    24.019    MEM_CONTROLL_0/CLK
    SLICE_X32Y89         FDRE                                         r  MEM_CONTROLL_0/sel_o_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.128    24.147    
                         clock uncertainty           -0.267    23.880    
    SLICE_X32Y89         FDRE (Setup_fdre_C_D)       -0.205    23.675    MEM_CONTROLL_0/sel_o_reg[2]
  -------------------------------------------------------------------
                         required time                         23.675    
                         arrival time                          -4.816    
  -------------------------------------------------------------------
                         slack                                 18.858    

Slack (MET) :             18.885ns  (required time - arrival time)
  Source:                 MEM_to_WB_0/wb_cp0_reg_we_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[11]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 1.010ns (18.697%)  route 4.392ns (81.303%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.993ns = ( 24.007 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.364    -0.551    MEM_to_WB_0/clk_out1
    SLICE_X52Y84         FDRE                                         r  MEM_to_WB_0/wb_cp0_reg_we_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.348    -0.203 r  MEM_to_WB_0/wb_cp0_reg_we_o_reg/Q
                         net (fo=10, routed)          0.896     0.693    MEM_to_WB_0/wb_cp0_reg_we_from_wb
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.242     0.935 r  MEM_to_WB_0/cause_o[5]_i_19/O
                         net (fo=4, routed)           0.546     1.481    MEM_to_WB_0/cause_o[5]_i_19_n_12
    SLICE_X55Y88         LUT5 (Prop_lut5_I3_O)        0.105     1.586 f  MEM_to_WB_0/cause_o[5]_i_11/O
                         net (fo=1, routed)           0.346     1.932    MEM_to_WB_0/cause_o[5]_i_11_n_12
    SLICE_X55Y88         LUT4 (Prop_lut4_I1_O)        0.105     2.037 f  MEM_to_WB_0/cause_o[5]_i_7/O
                         net (fo=5, routed)           1.052     3.089    EX_to_MEM_0/cause_o_reg[10]
    SLICE_X43Y88         LUT6 (Prop_lut6_I1_O)        0.105     3.194 r  EX_to_MEM_0/mem_pause_o_reg_i_3/O
                         net (fo=42, routed)          0.481     3.675    MEM_CONTROLL_0/en_from_mem
    SLICE_X34Y88         LUT3 (Prop_lut3_I1_O)        0.105     3.780 r  MEM_CONTROLL_0/data_o[31]_i_1/O
                         net (fo=33, routed)          1.070     4.850    MEM_CONTROLL_0/data_o[31]_i_1_n_12
    SLICE_X30Y76         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    D18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    26.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    21.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    22.670    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    22.747 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          1.260    24.007    MEM_CONTROLL_0/CLK
    SLICE_X30Y76         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.128    24.135    
                         clock uncertainty           -0.267    23.868    
    SLICE_X30Y76         FDRE (Setup_fdre_C_CE)      -0.132    23.736    MEM_CONTROLL_0/data_o_reg[11]
  -------------------------------------------------------------------
                         required time                         23.736    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                 18.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.577ns  (arrival time - required time)
  Source:                 PC_0/pc_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out2_clk_wiz_0 fall@75.000ns - clk_out1_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.902%)  route 0.110ns (37.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns = ( 74.216 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.546ns = ( 99.454 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301   100.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    98.201 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    98.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.889 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.565    99.454    PC_0/clk_out1
    SLICE_X39Y87         FDRE                                         r  PC_0/pc_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.141    99.595 r  PC_0/pc_o_reg[5]/Q
                         net (fo=3, routed)           0.110    99.704    EX_to_MEM_0/pc_o_reg[31]_6[3]
    SLICE_X38Y87         LUT6 (Prop_lut6_I0_O)        0.045    99.749 r  EX_to_MEM_0/addr_o[5]_i_1/O
                         net (fo=1, routed)           0.000    99.749    MEM_CONTROLL_0/pc_o_reg[31]_0[5]
    SLICE_X38Y87         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    D18                                               0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    75.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    75.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    72.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    73.351    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    73.380 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.836    74.216    MEM_CONTROLL_0/CLK
    SLICE_X38Y87         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.565    74.781    
                         clock uncertainty            0.267    75.048    
    SLICE_X38Y87         FDRE (Hold_fdre_C_D)         0.124    75.172    MEM_CONTROLL_0/addr_o_reg[5]
  -------------------------------------------------------------------
                         required time                        -75.172    
                         arrival time                          99.749    
  -------------------------------------------------------------------
                         slack                                 24.577    

Slack (MET) :             24.585ns  (arrival time - required time)
  Source:                 PC_0/pc_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out2_clk_wiz_0 fall@75.000ns - clk_out1_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.848%)  route 0.120ns (39.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 74.218 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.545ns = ( 99.455 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301   100.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    98.201 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    98.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.889 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.566    99.455    PC_0/clk_out1
    SLICE_X41Y89         FDRE                                         r  PC_0/pc_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDRE (Prop_fdre_C_Q)         0.141    99.596 r  PC_0/pc_o_reg[13]/Q
                         net (fo=3, routed)           0.120    99.715    EX_to_MEM_0/pc_o_reg[31]_6[11]
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.045    99.760 r  EX_to_MEM_0/addr_o[13]_i_1/O
                         net (fo=1, routed)           0.000    99.760    MEM_CONTROLL_0/pc_o_reg[31]_0[13]
    SLICE_X38Y89         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    D18                                               0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    75.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    75.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    72.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    73.351    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    73.380 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.838    74.218    MEM_CONTROLL_0/CLK
    SLICE_X38Y89         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.565    74.783    
                         clock uncertainty            0.267    75.050    
    SLICE_X38Y89         FDRE (Hold_fdre_C_D)         0.125    75.175    MEM_CONTROLL_0/addr_o_reg[13]
  -------------------------------------------------------------------
                         required time                        -75.175    
                         arrival time                          99.760    
  -------------------------------------------------------------------
                         slack                                 24.585    

Slack (MET) :             24.591ns  (arrival time - required time)
  Source:                 EX_to_MEM_0/store_data_o_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out2_clk_wiz_0 fall@75.000ns - clk_out1_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.120%)  route 0.095ns (33.880%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 74.207 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 99.448 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301   100.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    98.201 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    98.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.889 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.559    99.448    EX_to_MEM_0/clk_out1
    SLICE_X33Y76         FDRE                                         r  EX_to_MEM_0/store_data_o_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDRE (Prop_fdre_C_Q)         0.141    99.589 r  EX_to_MEM_0/store_data_o_reg[29]/Q
                         net (fo=1, routed)           0.095    99.684    EX_to_MEM_0/store_data_to_mem[29]
    SLICE_X32Y76         LUT6 (Prop_lut6_I1_O)        0.045    99.729 r  EX_to_MEM_0/data_o[29]_i_1/O
                         net (fo=1, routed)           0.000    99.729    MEM_CONTROLL_0/store_data_o_reg[31][29]
    SLICE_X32Y76         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    D18                                               0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    75.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    75.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    72.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    73.351    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    73.380 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.827    74.207    MEM_CONTROLL_0/CLK
    SLICE_X32Y76         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.565    74.772    
                         clock uncertainty            0.267    75.039    
    SLICE_X32Y76         FDRE (Hold_fdre_C_D)         0.099    75.138    MEM_CONTROLL_0/data_o_reg[29]
  -------------------------------------------------------------------
                         required time                        -75.138    
                         arrival time                          99.729    
  -------------------------------------------------------------------
                         slack                                 24.591    

Slack (MET) :             24.594ns  (arrival time - required time)
  Source:                 EX_to_MEM_0/store_data_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out2_clk_wiz_0 fall@75.000ns - clk_out1_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.794%)  route 0.125ns (40.206%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 74.213 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.548ns = ( 99.452 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301   100.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    98.201 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    98.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.889 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.563    99.452    EX_to_MEM_0/clk_out1
    SLICE_X35Y81         FDRE                                         r  EX_to_MEM_0/store_data_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141    99.593 r  EX_to_MEM_0/store_data_o_reg[15]/Q
                         net (fo=2, routed)           0.125    99.718    EX_to_MEM_0/store_data_to_mem[15]
    SLICE_X30Y81         LUT5 (Prop_lut5_I1_O)        0.045    99.763 r  EX_to_MEM_0/data_o[15]_i_1/O
                         net (fo=1, routed)           0.000    99.763    MEM_CONTROLL_0/store_data_o_reg[31][15]
    SLICE_X30Y81         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    D18                                               0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    75.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    75.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    72.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    73.351    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    73.380 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.833    74.213    MEM_CONTROLL_0/CLK
    SLICE_X30Y81         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.565    74.778    
                         clock uncertainty            0.267    75.045    
    SLICE_X30Y81         FDRE (Hold_fdre_C_D)         0.124    75.169    MEM_CONTROLL_0/data_o_reg[15]
  -------------------------------------------------------------------
                         required time                        -75.169    
                         arrival time                          99.763    
  -------------------------------------------------------------------
                         slack                                 24.594    

Slack (MET) :             24.594ns  (arrival time - required time)
  Source:                 EX_to_MEM_0/load_store_addr_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out2_clk_wiz_0 fall@75.000ns - clk_out1_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.073%)  route 0.129ns (40.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 74.218 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.546ns = ( 99.454 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301   100.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    98.201 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    98.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.889 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.565    99.454    EX_to_MEM_0/clk_out1
    SLICE_X41Y87         FDRE                                         r  EX_to_MEM_0/load_store_addr_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.141    99.595 r  EX_to_MEM_0/load_store_addr_o_reg[10]/Q
                         net (fo=1, routed)           0.129    99.724    EX_to_MEM_0/load_store_addr_to_mem[10]
    SLICE_X38Y88         LUT6 (Prop_lut6_I4_O)        0.045    99.769 r  EX_to_MEM_0/addr_o[10]_i_1/O
                         net (fo=1, routed)           0.000    99.769    MEM_CONTROLL_0/pc_o_reg[31]_0[10]
    SLICE_X38Y88         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    D18                                               0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    75.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    75.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    72.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    73.351    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    73.380 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.838    74.218    MEM_CONTROLL_0/CLK
    SLICE_X38Y88         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.565    74.783    
                         clock uncertainty            0.267    75.050    
    SLICE_X38Y88         FDRE (Hold_fdre_C_D)         0.124    75.174    MEM_CONTROLL_0/addr_o_reg[10]
  -------------------------------------------------------------------
                         required time                        -75.174    
                         arrival time                          99.769    
  -------------------------------------------------------------------
                         slack                                 24.594    

Slack (MET) :             24.603ns  (arrival time - required time)
  Source:                 EX_to_MEM_0/store_data_o_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out2_clk_wiz_0 fall@75.000ns - clk_out1_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.200%)  route 0.134ns (41.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 74.213 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.546ns = ( 99.454 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301   100.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    98.201 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    98.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.889 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.565    99.454    EX_to_MEM_0/clk_out1
    SLICE_X32Y82         FDRE                                         r  EX_to_MEM_0/store_data_o_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.141    99.595 r  EX_to_MEM_0/store_data_o_reg[31]/Q
                         net (fo=1, routed)           0.134    99.728    EX_to_MEM_0/store_data_to_mem[31]
    SLICE_X30Y81         LUT6 (Prop_lut6_I1_O)        0.045    99.773 r  EX_to_MEM_0/data_o[31]_i_2/O
                         net (fo=1, routed)           0.000    99.773    MEM_CONTROLL_0/store_data_o_reg[31][31]
    SLICE_X30Y81         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    D18                                               0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    75.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    75.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    72.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    73.351    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    73.380 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.833    74.213    MEM_CONTROLL_0/CLK
    SLICE_X30Y81         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.565    74.778    
                         clock uncertainty            0.267    75.045    
    SLICE_X30Y81         FDRE (Hold_fdre_C_D)         0.125    75.170    MEM_CONTROLL_0/data_o_reg[31]
  -------------------------------------------------------------------
                         required time                        -75.170    
                         arrival time                          99.773    
  -------------------------------------------------------------------
                         slack                                 24.603    

Slack (MET) :             24.604ns  (arrival time - required time)
  Source:                 PC_0/pc_o_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out2_clk_wiz_0 fall@75.000ns - clk_out1_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.495%)  route 0.112ns (37.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 74.219 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 99.457 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301   100.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    98.201 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    98.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.889 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.568    99.457    PC_0/clk_out1
    SLICE_X41Y93         FDRE                                         r  PC_0/pc_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.141    99.598 r  PC_0/pc_o_reg[30]/Q
                         net (fo=3, routed)           0.112    99.709    EX_to_MEM_0/pc_o_reg[31]_6[28]
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.045    99.754 r  EX_to_MEM_0/addr_o[30]_i_1/O
                         net (fo=1, routed)           0.000    99.754    MEM_CONTROLL_0/pc_o_reg[31]_0[30]
    SLICE_X39Y92         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    D18                                               0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    75.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    75.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    72.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    73.351    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    73.380 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.839    74.219    MEM_CONTROLL_0/CLK
    SLICE_X39Y92         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.565    74.784    
                         clock uncertainty            0.267    75.051    
    SLICE_X39Y92         FDRE (Hold_fdre_C_D)         0.099    75.150    MEM_CONTROLL_0/addr_o_reg[30]
  -------------------------------------------------------------------
                         required time                        -75.150    
                         arrival time                          99.754    
  -------------------------------------------------------------------
                         slack                                 24.604    

Slack (MET) :             24.605ns  (arrival time - required time)
  Source:                 PC_0/pc_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out2_clk_wiz_0 fall@75.000ns - clk_out1_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.704%)  route 0.136ns (42.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 74.217 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.544ns = ( 99.456 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301   100.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    98.201 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    98.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.889 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.567    99.456    PC_0/clk_out1
    SLICE_X41Y90         FDRE                                         r  PC_0/pc_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.141    99.597 r  PC_0/pc_o_reg[22]/Q
                         net (fo=3, routed)           0.136    99.733    EX_to_MEM_0/pc_o_reg[31]_6[20]
    SLICE_X42Y90         LUT6 (Prop_lut6_I0_O)        0.045    99.778 r  EX_to_MEM_0/addr_o[22]_i_1/O
                         net (fo=1, routed)           0.000    99.778    MEM_CONTROLL_0/pc_o_reg[31]_0[22]
    SLICE_X42Y90         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    D18                                               0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    75.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    75.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    72.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    73.351    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    73.380 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.837    74.217    MEM_CONTROLL_0/CLK
    SLICE_X42Y90         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.565    74.782    
                         clock uncertainty            0.267    75.049    
    SLICE_X42Y90         FDRE (Hold_fdre_C_D)         0.124    75.173    MEM_CONTROLL_0/addr_o_reg[22]
  -------------------------------------------------------------------
                         required time                        -75.173    
                         arrival time                          99.778    
  -------------------------------------------------------------------
                         slack                                 24.605    

Slack (MET) :             24.608ns  (arrival time - required time)
  Source:                 PC_0/pc_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out2_clk_wiz_0 fall@75.000ns - clk_out1_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.610%)  route 0.116ns (38.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 74.218 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.545ns = ( 99.455 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301   100.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    98.201 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    98.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.889 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.566    99.455    PC_0/clk_out1
    SLICE_X41Y88         FDRE                                         r  PC_0/pc_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.141    99.596 r  PC_0/pc_o_reg[9]/Q
                         net (fo=3, routed)           0.116    99.712    EX_to_MEM_0/pc_o_reg[31]_6[7]
    SLICE_X39Y89         LUT6 (Prop_lut6_I0_O)        0.045    99.757 r  EX_to_MEM_0/addr_o[9]_i_1/O
                         net (fo=1, routed)           0.000    99.757    MEM_CONTROLL_0/pc_o_reg[31]_0[9]
    SLICE_X39Y89         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    D18                                               0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    75.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    75.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    72.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    73.351    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    73.380 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.838    74.218    MEM_CONTROLL_0/CLK
    SLICE_X39Y89         FDRE                                         r  MEM_CONTROLL_0/addr_o_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.565    74.783    
                         clock uncertainty            0.267    75.050    
    SLICE_X39Y89         FDRE (Hold_fdre_C_D)         0.099    75.149    MEM_CONTROLL_0/addr_o_reg[9]
  -------------------------------------------------------------------
                         required time                        -75.149    
                         arrival time                          99.757    
  -------------------------------------------------------------------
                         slack                                 24.608    

Slack (MET) :             24.609ns  (arrival time - required time)
  Source:                 EX_to_MEM_0/store_data_o_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out2_clk_wiz_0 fall@75.000ns - clk_out1_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.325ns  (logic 0.226ns (69.437%)  route 0.099ns (30.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( 74.206 - 75.000 ) 
    Source Clock Delay      (SCD):    -0.553ns = ( 99.447 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301   100.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    98.201 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    98.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.889 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.558    99.447    EX_to_MEM_0/clk_out1
    SLICE_X33Y75         FDRE                                         r  EX_to_MEM_0/store_data_o_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.128    99.575 r  EX_to_MEM_0/store_data_o_reg[26]/Q
                         net (fo=1, routed)           0.099    99.674    EX_to_MEM_0/store_data_to_mem[26]
    SLICE_X30Y75         LUT6 (Prop_lut6_I1_O)        0.098    99.772 r  EX_to_MEM_0/data_o[26]_i_1/O
                         net (fo=1, routed)           0.000    99.772    MEM_CONTROLL_0/store_data_o_reg[31][26]
    SLICE_X30Y75         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    D18                                               0.000    75.000 f  clk (IN)
                         net (fo=0)                   0.000    75.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    75.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    75.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    72.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    73.351    CLOCK/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    73.380 f  CLOCK/inst/clkout2_buf/O
                         net (fo=72, routed)          0.826    74.206    MEM_CONTROLL_0/CLK
    SLICE_X30Y75         FDRE                                         r  MEM_CONTROLL_0/data_o_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.565    74.771    
                         clock uncertainty            0.267    75.038    
    SLICE_X30Y75         FDRE (Hold_fdre_C_D)         0.125    75.163    MEM_CONTROLL_0/data_o_reg[26]
  -------------------------------------------------------------------
                         required time                        -75.163    
                         arrival time                          99.772    
  -------------------------------------------------------------------
                         slack                                 24.609    





