#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26e4420 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26e40a0 .scope module, "tb" "tb" 3 63;
 .timescale -12 -12;
L_0x2719840 .functor NOT 1, L_0x27548b0, C4<0>, C4<0>, C4<0>;
L_0x2754690 .functor XOR 2, L_0x27544c0, L_0x27545f0, C4<00>, C4<00>;
L_0x27547a0 .functor XOR 2, L_0x2754690, L_0x2754700, C4<00>, C4<00>;
v0x27418f0_0 .net *"_ivl_10", 1 0, L_0x2754700;  1 drivers
v0x27419f0_0 .net *"_ivl_12", 1 0, L_0x27547a0;  1 drivers
v0x2741ad0_0 .net *"_ivl_2", 1 0, L_0x2754420;  1 drivers
v0x2741b90_0 .net *"_ivl_4", 1 0, L_0x27544c0;  1 drivers
v0x2741c70_0 .net *"_ivl_6", 1 0, L_0x27545f0;  1 drivers
v0x2741da0_0 .net *"_ivl_8", 1 0, L_0x2754690;  1 drivers
v0x2741e80_0 .var "clk", 0 0;
v0x2741f20_0 .net "f_dut", 0 0, L_0x2753620;  1 drivers
v0x2741fc0_0 .net "f_ref", 0 0, L_0x27528f0;  1 drivers
v0x2742060_0 .net "g_dut", 0 0, L_0x2754230;  1 drivers
v0x2742100_0 .net "g_ref", 0 0, L_0x26e7f70;  1 drivers
v0x27421a0_0 .net "resetn", 0 0, v0x273edd0_0;  1 drivers
v0x2742240_0 .var/2u "stats1", 223 0;
v0x27422e0_0 .var/2u "strobe", 0 0;
v0x2742380_0 .net "tb_match", 0 0, L_0x27548b0;  1 drivers
v0x2742420_0 .net "tb_mismatch", 0 0, L_0x2719840;  1 drivers
v0x27424e0_0 .net "x", 0 0, v0x273eea0_0;  1 drivers
v0x2742690_0 .net "y", 0 0, v0x273efa0_0;  1 drivers
L_0x2754420 .concat [ 1 1 0 0], L_0x26e7f70, L_0x27528f0;
L_0x27544c0 .concat [ 1 1 0 0], L_0x26e7f70, L_0x27528f0;
L_0x27545f0 .concat [ 1 1 0 0], L_0x2754230, L_0x2753620;
L_0x2754700 .concat [ 1 1 0 0], L_0x26e7f70, L_0x27528f0;
L_0x27548b0 .cmp/eeq 2, L_0x2754420, L_0x27547a0;
S_0x2705a00 .scope module, "good1" "reference_module" 3 110, 3 4 0, S_0x26e40a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
P_0x2705be0 .param/l "A" 0 3 12, +C4<00000000000000000000000000000000>;
P_0x2705c20 .param/l "B" 0 3 12, +C4<00000000000000000000000000000001>;
P_0x2705c60 .param/l "G1" 0 3 12, +C4<00000000000000000000000000000101>;
P_0x2705ca0 .param/l "G2" 0 3 12, +C4<00000000000000000000000000000110>;
P_0x2705ce0 .param/l "P0" 0 3 12, +C4<00000000000000000000000000000111>;
P_0x2705d20 .param/l "P1" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x2705d60 .param/l "S0" 0 3 12, +C4<00000000000000000000000000000010>;
P_0x2705da0 .param/l "S1" 0 3 12, +C4<00000000000000000000000000000011>;
P_0x2705de0 .param/l "S10" 0 3 12, +C4<00000000000000000000000000000100>;
L_0x26e7d90 .functor OR 1, L_0x2752bc0, L_0x2752e70, C4<0>, C4<0>;
L_0x26e7f70 .functor OR 1, L_0x26e7d90, L_0x2753130, C4<0>, C4<0>;
v0x2719a30_0 .net *"_ivl_0", 31 0, L_0x2742780;  1 drivers
L_0x7f81cd26e0a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2719ad0_0 .net *"_ivl_11", 27 0, L_0x7f81cd26e0a8;  1 drivers
L_0x7f81cd26e0f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x26e7e00_0 .net/2u *"_ivl_12", 31 0, L_0x7f81cd26e0f0;  1 drivers
v0x26e7fe0_0 .net *"_ivl_14", 0 0, L_0x2752bc0;  1 drivers
v0x273d9a0_0 .net *"_ivl_16", 31 0, L_0x2752d30;  1 drivers
L_0x7f81cd26e138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x273dad0_0 .net *"_ivl_19", 27 0, L_0x7f81cd26e138;  1 drivers
L_0x7f81cd26e180 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x273dbb0_0 .net/2u *"_ivl_20", 31 0, L_0x7f81cd26e180;  1 drivers
v0x273dc90_0 .net *"_ivl_22", 0 0, L_0x2752e70;  1 drivers
v0x273dd50_0 .net *"_ivl_25", 0 0, L_0x26e7d90;  1 drivers
v0x273de10_0 .net *"_ivl_26", 31 0, L_0x2753090;  1 drivers
L_0x7f81cd26e1c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x273def0_0 .net *"_ivl_29", 27 0, L_0x7f81cd26e1c8;  1 drivers
L_0x7f81cd26e018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x273dfd0_0 .net *"_ivl_3", 27 0, L_0x7f81cd26e018;  1 drivers
L_0x7f81cd26e210 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x273e0b0_0 .net/2u *"_ivl_30", 31 0, L_0x7f81cd26e210;  1 drivers
v0x273e190_0 .net *"_ivl_32", 0 0, L_0x2753130;  1 drivers
L_0x7f81cd26e060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x273e250_0 .net/2u *"_ivl_4", 31 0, L_0x7f81cd26e060;  1 drivers
v0x273e330_0 .net *"_ivl_8", 31 0, L_0x2752a80;  1 drivers
v0x273e410_0 .net "clk", 0 0, v0x2741e80_0;  1 drivers
v0x273e4d0_0 .net "f", 0 0, L_0x27528f0;  alias, 1 drivers
v0x273e590_0 .net "g", 0 0, L_0x26e7f70;  alias, 1 drivers
v0x273e650_0 .var "next", 3 0;
v0x273e730_0 .net "resetn", 0 0, v0x273edd0_0;  alias, 1 drivers
v0x273e7f0_0 .var "state", 3 0;
v0x273e8d0_0 .net "x", 0 0, v0x273eea0_0;  alias, 1 drivers
v0x273e990_0 .net "y", 0 0, v0x273efa0_0;  alias, 1 drivers
E_0x26fdb60 .event anyedge, v0x273e7f0_0, v0x273e8d0_0, v0x273e990_0;
E_0x26fe060 .event posedge, v0x273e410_0;
L_0x2742780 .concat [ 4 28 0 0], v0x273e7f0_0, L_0x7f81cd26e018;
L_0x27528f0 .cmp/eq 32, L_0x2742780, L_0x7f81cd26e060;
L_0x2752a80 .concat [ 4 28 0 0], v0x273e7f0_0, L_0x7f81cd26e0a8;
L_0x2752bc0 .cmp/eq 32, L_0x2752a80, L_0x7f81cd26e0f0;
L_0x2752d30 .concat [ 4 28 0 0], v0x273e7f0_0, L_0x7f81cd26e138;
L_0x2752e70 .cmp/eq 32, L_0x2752d30, L_0x7f81cd26e180;
L_0x2753090 .concat [ 4 28 0 0], v0x273e7f0_0, L_0x7f81cd26e1c8;
L_0x2753130 .cmp/eq 32, L_0x2753090, L_0x7f81cd26e210;
S_0x273eb10 .scope module, "stim1" "stimulus_gen" 3 104, 3 40 0, S_0x26e40a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "resetn";
    .port_info 2 /OUTPUT 1 "x";
    .port_info 3 /OUTPUT 1 "y";
v0x273ece0_0 .net "clk", 0 0, v0x2741e80_0;  alias, 1 drivers
v0x273edd0_0 .var "resetn", 0 0;
v0x273eea0_0 .var "x", 0 0;
v0x273efa0_0 .var "y", 0 0;
E_0x26fd900/0 .event negedge, v0x273e410_0;
E_0x26fd900/1 .event posedge, v0x273e410_0;
E_0x26fd900 .event/or E_0x26fd900/0, E_0x26fd900/1;
S_0x273f0a0 .scope module, "top_module1" "top_module" 3 118, 4 1 0, S_0x26e40a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
P_0x273f280 .param/l "A" 0 4 11, +C4<00000000000000000000000000000000>;
P_0x273f2c0 .param/l "B" 0 4 11, +C4<00000000000000000000000000000001>;
P_0x273f300 .param/l "G1" 0 4 11, +C4<00000000000000000000000000000101>;
P_0x273f340 .param/l "G2" 0 4 11, +C4<00000000000000000000000000000110>;
P_0x273f380 .param/l "P0" 0 4 11, +C4<00000000000000000000000000000111>;
P_0x273f3c0 .param/l "P1" 0 4 11, +C4<00000000000000000000000000001000>;
P_0x273f400 .param/l "S0" 0 4 11, +C4<00000000000000000000000000000010>;
P_0x273f440 .param/l "S1" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x273f480 .param/l "S10" 0 4 11, +C4<00000000000000000000000000000100>;
L_0x27066d0 .functor OR 1, L_0x2753970, L_0x2753be0, C4<0>, C4<0>;
L_0x27198b0 .functor OR 1, L_0x27066d0, L_0x2754050, C4<0>, C4<0>;
v0x273fb30_0 .net *"_ivl_0", 31 0, L_0x27533b0;  1 drivers
L_0x7f81cd26e330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x273fc10_0 .net/2u *"_ivl_10", 0 0, L_0x7f81cd26e330;  1 drivers
v0x273fcf0_0 .net *"_ivl_14", 31 0, L_0x2753800;  1 drivers
L_0x7f81cd26e378 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x273fde0_0 .net *"_ivl_17", 27 0, L_0x7f81cd26e378;  1 drivers
L_0x7f81cd26e3c0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x273fec0_0 .net/2u *"_ivl_18", 31 0, L_0x7f81cd26e3c0;  1 drivers
v0x273fff0_0 .net *"_ivl_20", 0 0, L_0x2753970;  1 drivers
v0x27400b0_0 .net *"_ivl_22", 31 0, L_0x2753ab0;  1 drivers
L_0x7f81cd26e408 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2740190_0 .net *"_ivl_25", 27 0, L_0x7f81cd26e408;  1 drivers
L_0x7f81cd26e450 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x2740270_0 .net/2u *"_ivl_26", 31 0, L_0x7f81cd26e450;  1 drivers
v0x2740350_0 .net *"_ivl_28", 0 0, L_0x2753be0;  1 drivers
L_0x7f81cd26e258 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2740410_0 .net *"_ivl_3", 27 0, L_0x7f81cd26e258;  1 drivers
v0x27404f0_0 .net *"_ivl_31", 0 0, L_0x27066d0;  1 drivers
v0x27405b0_0 .net *"_ivl_32", 31 0, L_0x2753dc0;  1 drivers
L_0x7f81cd26e498 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2740690_0 .net *"_ivl_35", 27 0, L_0x7f81cd26e498;  1 drivers
L_0x7f81cd26e4e0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x2740770_0 .net/2u *"_ivl_36", 31 0, L_0x7f81cd26e4e0;  1 drivers
v0x2740850_0 .net *"_ivl_38", 0 0, L_0x2754050;  1 drivers
L_0x7f81cd26e2a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x2740910_0 .net/2u *"_ivl_4", 31 0, L_0x7f81cd26e2a0;  1 drivers
v0x2740b00_0 .net *"_ivl_41", 0 0, L_0x27198b0;  1 drivers
L_0x7f81cd26e528 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x2740bc0_0 .net/2u *"_ivl_42", 0 0, L_0x7f81cd26e528;  1 drivers
L_0x7f81cd26e570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2740ca0_0 .net/2u *"_ivl_44", 0 0, L_0x7f81cd26e570;  1 drivers
v0x2740d80_0 .net *"_ivl_6", 0 0, L_0x2753530;  1 drivers
L_0x7f81cd26e2e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x2740e40_0 .net/2u *"_ivl_8", 0 0, L_0x7f81cd26e2e8;  1 drivers
v0x2740f20_0 .net "clk", 0 0, v0x2741e80_0;  alias, 1 drivers
v0x2740fc0_0 .net "f", 0 0, L_0x2753620;  alias, 1 drivers
v0x2741080_0 .net "g", 0 0, L_0x2754230;  alias, 1 drivers
v0x2741140_0 .var "next_state", 3 0;
v0x2741220_0 .net "resetn", 0 0, v0x273edd0_0;  alias, 1 drivers
v0x2741310_0 .var "state", 3 0;
v0x27413f0_0 .net "x", 0 0, v0x273eea0_0;  alias, 1 drivers
v0x27414e0_0 .net "y", 0 0, v0x273efa0_0;  alias, 1 drivers
E_0x271ff10 .event anyedge, v0x2741310_0, v0x273e8d0_0, v0x273e990_0;
E_0x273fad0/0 .event negedge, v0x273e730_0;
E_0x273fad0/1 .event posedge, v0x273e410_0;
E_0x273fad0 .event/or E_0x273fad0/0, E_0x273fad0/1;
L_0x27533b0 .concat [ 4 28 0 0], v0x2741310_0, L_0x7f81cd26e258;
L_0x2753530 .cmp/eq 32, L_0x27533b0, L_0x7f81cd26e2a0;
L_0x2753620 .functor MUXZ 1, L_0x7f81cd26e330, L_0x7f81cd26e2e8, L_0x2753530, C4<>;
L_0x2753800 .concat [ 4 28 0 0], v0x2741310_0, L_0x7f81cd26e378;
L_0x2753970 .cmp/eq 32, L_0x2753800, L_0x7f81cd26e3c0;
L_0x2753ab0 .concat [ 4 28 0 0], v0x2741310_0, L_0x7f81cd26e408;
L_0x2753be0 .cmp/eq 32, L_0x2753ab0, L_0x7f81cd26e450;
L_0x2753dc0 .concat [ 4 28 0 0], v0x2741310_0, L_0x7f81cd26e498;
L_0x2754050 .cmp/eq 32, L_0x2753dc0, L_0x7f81cd26e4e0;
L_0x2754230 .functor MUXZ 1, L_0x7f81cd26e570, L_0x7f81cd26e528, L_0x27198b0, C4<>;
S_0x27416d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 128, 3 128 0, S_0x26e40a0;
 .timescale -12 -12;
E_0x271fbf0 .event anyedge, v0x27422e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27422e0_0;
    %nor/r;
    %assign/vec4 v0x27422e0_0, 0;
    %wait E_0x271fbf0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x273eb10;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x273edd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x273eea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x273efa0_0, 0, 1;
    %wait E_0x26fe060;
    %wait E_0x26fe060;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x273edd0_0, 0, 1;
    %pushi/vec4 500, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26fd900;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x273edd0_0, 0;
    %vpi_func 3 55 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x273efa0_0, 0;
    %assign/vec4 v0x273eea0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 58 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x2705a00;
T_2 ;
    %wait E_0x26fe060;
    %load/vec4 v0x273e730_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x273e7f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x273e650_0;
    %assign/vec4 v0x273e7f0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x2705a00;
T_3 ;
Ewait_0 .event/or E_0x26fdb60, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x273e7f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x273e650_0, 0, 4;
    %jmp T_3.10;
T_3.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x273e650_0, 0, 4;
    %jmp T_3.10;
T_3.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x273e650_0, 0, 4;
    %jmp T_3.10;
T_3.2 ;
    %load/vec4 v0x273e8d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %pad/s 4;
    %store/vec4 v0x273e650_0, 0, 4;
    %jmp T_3.10;
T_3.3 ;
    %load/vec4 v0x273e8d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %pad/s 4;
    %store/vec4 v0x273e650_0, 0, 4;
    %jmp T_3.10;
T_3.4 ;
    %load/vec4 v0x273e8d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %pad/s 4;
    %store/vec4 v0x273e650_0, 0, 4;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0x273e990_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %pushi/vec4 6, 0, 32;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %pad/s 4;
    %store/vec4 v0x273e650_0, 0, 4;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0x273e990_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.19, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.20, 8;
T_3.19 ; End of true expr.
    %pushi/vec4 7, 0, 32;
    %jmp/0 T_3.20, 8;
 ; End of false expr.
    %blend;
T_3.20;
    %pad/s 4;
    %store/vec4 v0x273e650_0, 0, 4;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x273e650_0, 0, 4;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x273e650_0, 0, 4;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x273f0a0;
T_4 ;
    %wait E_0x273fad0;
    %load/vec4 v0x2741220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x2741310_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x2741140_0;
    %assign/vec4 v0x2741310_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x273f0a0;
T_5 ;
Ewait_1 .event/or E_0x271ff10, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x2741310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0x27413f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x2741140_0, 0, 4;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x2741140_0, 0, 4;
T_5.11 ;
    %jmp T_5.9;
T_5.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x2741140_0, 0, 4;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x27413f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x2741140_0, 0, 4;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x2741140_0, 0, 4;
T_5.13 ;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x27413f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x2741140_0, 0, 4;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x2741140_0, 0, 4;
T_5.15 ;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x27413f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x2741140_0, 0, 4;
    %jmp T_5.17;
T_5.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x2741140_0, 0, 4;
T_5.17 ;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x27414e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x2741140_0, 0, 4;
    %jmp T_5.19;
T_5.18 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x2741140_0, 0, 4;
T_5.19 ;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x27414e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.20, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x2741140_0, 0, 4;
    %jmp T_5.21;
T_5.20 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x2741140_0, 0, 4;
T_5.21 ;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x2741310_0;
    %store/vec4 v0x2741140_0, 0, 4;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x2741310_0;
    %store/vec4 v0x2741140_0, 0, 4;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x26e40a0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2741e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27422e0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x26e40a0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2741e80_0;
    %inv;
    %store/vec4 v0x2741e80_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x26e40a0;
T_8 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x273ece0_0, v0x2742420_0, v0x2741e80_0, v0x27421a0_0, v0x27424e0_0, v0x2742690_0, v0x2741fc0_0, v0x2741f20_0, v0x2742100_0, v0x2742060_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x26e40a0;
T_9 ;
    %load/vec4 v0x2742240_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2742240_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2742240_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 137 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 138 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2742240_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2742240_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2742240_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 139 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "g", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 140 "$display", "Hint: Output '%s' has no mismatches.", "g" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2742240_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2742240_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 142 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 143 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2742240_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2742240_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 144 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x26e40a0;
T_10 ;
    %wait E_0x26fd900;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2742240_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2742240_0, 4, 32;
    %load/vec4 v0x2742380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2742240_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2742240_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2742240_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2742240_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2741fc0_0;
    %load/vec4 v0x2741fc0_0;
    %load/vec4 v0x2741f20_0;
    %xor;
    %load/vec4 v0x2741fc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2742240_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 159 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2742240_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2742240_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2742240_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2742100_0;
    %load/vec4 v0x2742100_0;
    %load/vec4 v0x2742060_0;
    %xor;
    %load/vec4 v0x2742100_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2742240_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 162 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2742240_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2742240_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2742240_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/2013_q2bfsm/2013_q2bfsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/machine/2013_q2bfsm/iter3/response4/top_module.sv";
