{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 13:29:44 2024 " "Info: Processing started: Wed Nov 27 13:29:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off BitReg16_AmarnathPatelVHDL -c BitReg16_AmarnathPatelVHDL --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off BitReg16_AmarnathPatelVHDL -c BitReg16_AmarnathPatelVHDL --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "BitReg16_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 5 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "BitReg1_AmarnathPatelVHDL:\\GEN_REG:0:REG_BIT\|dff_out load clk 3.912 ns register " "Info: tsu for register \"BitReg1_AmarnathPatelVHDL:\\GEN_REG:0:REG_BIT\|dff_out\" (data pin = \"load\", clock pin = \"clk\") is 3.912 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.277 ns + Longest pin register " "Info: + Longest pin to register delay is 6.277 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns load 1 PIN PIN_AA17 16 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA17; Fanout = 16; PIN Node = 'load'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { load } "NODE_NAME" } } { "BitReg16_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.674 ns) + CELL(0.746 ns) 6.277 ns BitReg1_AmarnathPatelVHDL:\\GEN_REG:0:REG_BIT\|dff_out 2 REG LCFF_X14_Y19_N19 1 " "Info: 2: + IC(4.674 ns) + CELL(0.746 ns) = 6.277 ns; Loc. = LCFF_X14_Y19_N19; Fanout = 1; REG Node = 'BitReg1_AmarnathPatelVHDL:\\GEN_REG:0:REG_BIT\|dff_out'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.420 ns" { load BitReg1_AmarnathPatelVHDL:\GEN_REG:0:REG_BIT|dff_out } "NODE_NAME" } } { "BitReg1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg1_AmarnathPatelVHDL.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.603 ns ( 25.54 % ) " "Info: Total cell delay = 1.603 ns ( 25.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.674 ns ( 74.46 % ) " "Info: Total interconnect delay = 4.674 ns ( 74.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.277 ns" { load BitReg1_AmarnathPatelVHDL:\GEN_REG:0:REG_BIT|dff_out } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.277 ns" { load {} load~combout {} BitReg1_AmarnathPatelVHDL:\GEN_REG:0:REG_BIT|dff_out {} } { 0.000ns 0.000ns 4.674ns } { 0.000ns 0.857ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "BitReg1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg1_AmarnathPatelVHDL.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.455 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.455 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "BitReg16_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "BitReg16_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.618 ns) 2.455 ns BitReg1_AmarnathPatelVHDL:\\GEN_REG:0:REG_BIT\|dff_out 3 REG LCFF_X14_Y19_N19 1 " "Info: 3: + IC(0.640 ns) + CELL(0.618 ns) = 2.455 ns; Loc. = LCFF_X14_Y19_N19; Fanout = 1; REG Node = 'BitReg1_AmarnathPatelVHDL:\\GEN_REG:0:REG_BIT\|dff_out'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { clk~clkctrl BitReg1_AmarnathPatelVHDL:\GEN_REG:0:REG_BIT|dff_out } "NODE_NAME" } } { "BitReg1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg1_AmarnathPatelVHDL.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.96 % ) " "Info: Total cell delay = 1.472 ns ( 59.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 40.04 % ) " "Info: Total interconnect delay = 0.983 ns ( 40.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.455 ns" { clk clk~clkctrl BitReg1_AmarnathPatelVHDL:\GEN_REG:0:REG_BIT|dff_out } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.455 ns" { clk {} clk~combout {} clk~clkctrl {} BitReg1_AmarnathPatelVHDL:\GEN_REG:0:REG_BIT|dff_out {} } { 0.000ns 0.000ns 0.343ns 0.640ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.277 ns" { load BitReg1_AmarnathPatelVHDL:\GEN_REG:0:REG_BIT|dff_out } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.277 ns" { load {} load~combout {} BitReg1_AmarnathPatelVHDL:\GEN_REG:0:REG_BIT|dff_out {} } { 0.000ns 0.000ns 4.674ns } { 0.000ns 0.857ns 0.746ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.455 ns" { clk clk~clkctrl BitReg1_AmarnathPatelVHDL:\GEN_REG:0:REG_BIT|dff_out } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.455 ns" { clk {} clk~combout {} clk~clkctrl {} BitReg1_AmarnathPatelVHDL:\GEN_REG:0:REG_BIT|dff_out {} } { 0.000ns 0.000ns 0.343ns 0.640ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk q\[15\] BitReg1_AmarnathPatelVHDL:\\GEN_REG:15:REG_BIT\|dff_out 7.451 ns register " "Info: tco from clock \"clk\" to destination pin \"q\[15\]\" through register \"BitReg1_AmarnathPatelVHDL:\\GEN_REG:15:REG_BIT\|dff_out\" is 7.451 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.455 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.455 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "BitReg16_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "BitReg16_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.618 ns) 2.455 ns BitReg1_AmarnathPatelVHDL:\\GEN_REG:15:REG_BIT\|dff_out 3 REG LCFF_X14_Y19_N13 1 " "Info: 3: + IC(0.640 ns) + CELL(0.618 ns) = 2.455 ns; Loc. = LCFF_X14_Y19_N13; Fanout = 1; REG Node = 'BitReg1_AmarnathPatelVHDL:\\GEN_REG:15:REG_BIT\|dff_out'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { clk~clkctrl BitReg1_AmarnathPatelVHDL:\GEN_REG:15:REG_BIT|dff_out } "NODE_NAME" } } { "BitReg1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg1_AmarnathPatelVHDL.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.96 % ) " "Info: Total cell delay = 1.472 ns ( 59.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 40.04 % ) " "Info: Total interconnect delay = 0.983 ns ( 40.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.455 ns" { clk clk~clkctrl BitReg1_AmarnathPatelVHDL:\GEN_REG:15:REG_BIT|dff_out } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.455 ns" { clk {} clk~combout {} clk~clkctrl {} BitReg1_AmarnathPatelVHDL:\GEN_REG:15:REG_BIT|dff_out {} } { 0.000ns 0.000ns 0.343ns 0.640ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "BitReg1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg1_AmarnathPatelVHDL.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.902 ns + Longest register pin " "Info: + Longest register to pin delay is 4.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BitReg1_AmarnathPatelVHDL:\\GEN_REG:15:REG_BIT\|dff_out 1 REG LCFF_X14_Y19_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y19_N13; Fanout = 1; REG Node = 'BitReg1_AmarnathPatelVHDL:\\GEN_REG:15:REG_BIT\|dff_out'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BitReg1_AmarnathPatelVHDL:\GEN_REG:15:REG_BIT|dff_out } "NODE_NAME" } } { "BitReg1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg1_AmarnathPatelVHDL.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.758 ns) + CELL(2.144 ns) 4.902 ns q\[15\] 2 PIN PIN_N2 0 " "Info: 2: + IC(2.758 ns) + CELL(2.144 ns) = 4.902 ns; Loc. = PIN_N2; Fanout = 0; PIN Node = 'q\[15\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.902 ns" { BitReg1_AmarnathPatelVHDL:\GEN_REG:15:REG_BIT|dff_out q[15] } "NODE_NAME" } } { "BitReg16_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 43.74 % ) " "Info: Total cell delay = 2.144 ns ( 43.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.758 ns ( 56.26 % ) " "Info: Total interconnect delay = 2.758 ns ( 56.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.902 ns" { BitReg1_AmarnathPatelVHDL:\GEN_REG:15:REG_BIT|dff_out q[15] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.902 ns" { BitReg1_AmarnathPatelVHDL:\GEN_REG:15:REG_BIT|dff_out {} q[15] {} } { 0.000ns 2.758ns } { 0.000ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.455 ns" { clk clk~clkctrl BitReg1_AmarnathPatelVHDL:\GEN_REG:15:REG_BIT|dff_out } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.455 ns" { clk {} clk~combout {} clk~clkctrl {} BitReg1_AmarnathPatelVHDL:\GEN_REG:15:REG_BIT|dff_out {} } { 0.000ns 0.000ns 0.343ns 0.640ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.902 ns" { BitReg1_AmarnathPatelVHDL:\GEN_REG:15:REG_BIT|dff_out q[15] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.902 ns" { BitReg1_AmarnathPatelVHDL:\GEN_REG:15:REG_BIT|dff_out {} q[15] {} } { 0.000ns 2.758ns } { 0.000ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "BitReg1_AmarnathPatelVHDL:\\GEN_REG:10:REG_BIT\|dff_out d\[10\] clk -2.775 ns register " "Info: th for register \"BitReg1_AmarnathPatelVHDL:\\GEN_REG:10:REG_BIT\|dff_out\" (data pin = \"d\[10\]\", clock pin = \"clk\") is -2.775 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.455 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.455 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "BitReg16_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "BitReg16_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.618 ns) 2.455 ns BitReg1_AmarnathPatelVHDL:\\GEN_REG:10:REG_BIT\|dff_out 3 REG LCFF_X14_Y19_N23 1 " "Info: 3: + IC(0.640 ns) + CELL(0.618 ns) = 2.455 ns; Loc. = LCFF_X14_Y19_N23; Fanout = 1; REG Node = 'BitReg1_AmarnathPatelVHDL:\\GEN_REG:10:REG_BIT\|dff_out'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { clk~clkctrl BitReg1_AmarnathPatelVHDL:\GEN_REG:10:REG_BIT|dff_out } "NODE_NAME" } } { "BitReg1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg1_AmarnathPatelVHDL.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.96 % ) " "Info: Total cell delay = 1.472 ns ( 59.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 40.04 % ) " "Info: Total interconnect delay = 0.983 ns ( 40.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.455 ns" { clk clk~clkctrl BitReg1_AmarnathPatelVHDL:\GEN_REG:10:REG_BIT|dff_out } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.455 ns" { clk {} clk~combout {} clk~clkctrl {} BitReg1_AmarnathPatelVHDL:\GEN_REG:10:REG_BIT|dff_out {} } { 0.000ns 0.000ns 0.343ns 0.640ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "BitReg1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg1_AmarnathPatelVHDL.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.379 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.379 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns d\[10\] 1 PIN PIN_T13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T13; Fanout = 1; PIN Node = 'd\[10\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[10] } "NODE_NAME" } } { "BitReg16_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.364 ns) + CELL(0.053 ns) 5.224 ns BitReg1_AmarnathPatelVHDL:\\GEN_REG:10:REG_BIT\|dff_out~feeder 2 COMB LCCOMB_X14_Y19_N22 1 " "Info: 2: + IC(4.364 ns) + CELL(0.053 ns) = 5.224 ns; Loc. = LCCOMB_X14_Y19_N22; Fanout = 1; COMB Node = 'BitReg1_AmarnathPatelVHDL:\\GEN_REG:10:REG_BIT\|dff_out~feeder'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.417 ns" { d[10] BitReg1_AmarnathPatelVHDL:\GEN_REG:10:REG_BIT|dff_out~feeder } "NODE_NAME" } } { "BitReg1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg1_AmarnathPatelVHDL.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.379 ns BitReg1_AmarnathPatelVHDL:\\GEN_REG:10:REG_BIT\|dff_out 3 REG LCFF_X14_Y19_N23 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.379 ns; Loc. = LCFF_X14_Y19_N23; Fanout = 1; REG Node = 'BitReg1_AmarnathPatelVHDL:\\GEN_REG:10:REG_BIT\|dff_out'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { BitReg1_AmarnathPatelVHDL:\GEN_REG:10:REG_BIT|dff_out~feeder BitReg1_AmarnathPatelVHDL:\GEN_REG:10:REG_BIT|dff_out } "NODE_NAME" } } { "BitReg1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg1_AmarnathPatelVHDL.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.015 ns ( 18.87 % ) " "Info: Total cell delay = 1.015 ns ( 18.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.364 ns ( 81.13 % ) " "Info: Total interconnect delay = 4.364 ns ( 81.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.379 ns" { d[10] BitReg1_AmarnathPatelVHDL:\GEN_REG:10:REG_BIT|dff_out~feeder BitReg1_AmarnathPatelVHDL:\GEN_REG:10:REG_BIT|dff_out } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.379 ns" { d[10] {} d[10]~combout {} BitReg1_AmarnathPatelVHDL:\GEN_REG:10:REG_BIT|dff_out~feeder {} BitReg1_AmarnathPatelVHDL:\GEN_REG:10:REG_BIT|dff_out {} } { 0.000ns 0.000ns 4.364ns 0.000ns } { 0.000ns 0.807ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.455 ns" { clk clk~clkctrl BitReg1_AmarnathPatelVHDL:\GEN_REG:10:REG_BIT|dff_out } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.455 ns" { clk {} clk~combout {} clk~clkctrl {} BitReg1_AmarnathPatelVHDL:\GEN_REG:10:REG_BIT|dff_out {} } { 0.000ns 0.000ns 0.343ns 0.640ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.379 ns" { d[10] BitReg1_AmarnathPatelVHDL:\GEN_REG:10:REG_BIT|dff_out~feeder BitReg1_AmarnathPatelVHDL:\GEN_REG:10:REG_BIT|dff_out } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.379 ns" { d[10] {} d[10]~combout {} BitReg1_AmarnathPatelVHDL:\GEN_REG:10:REG_BIT|dff_out~feeder {} BitReg1_AmarnathPatelVHDL:\GEN_REG:10:REG_BIT|dff_out {} } { 0.000ns 0.000ns 4.364ns 0.000ns } { 0.000ns 0.807ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 13:29:44 2024 " "Info: Processing ended: Wed Nov 27 13:29:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
