

================================================================
== Vitis HLS Report for 'test_Pipeline_ARRAY_1_READ'
================================================================
* Date:           Fri May 10 16:16:29 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D5
* Solution:       comb_17 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ARRAY_1_READ  |       16|       16|         2|          1|          1|    16|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%arg1_r = alloca i32 1"   --->   Operation 6 'alloca' 'arg1_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arg1_r_1 = alloca i32 1"   --->   Operation 7 'alloca' 'arg1_r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arg1_r_2 = alloca i32 1"   --->   Operation 8 'alloca' 'arg1_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arg1_r_3 = alloca i32 1"   --->   Operation 9 'alloca' 'arg1_r_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arg1_r_4 = alloca i32 1"   --->   Operation 10 'alloca' 'arg1_r_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arg1_r_5 = alloca i32 1"   --->   Operation 11 'alloca' 'arg1_r_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arg1_r_6 = alloca i32 1"   --->   Operation 12 'alloca' 'arg1_r_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arg1_r_7 = alloca i32 1"   --->   Operation 13 'alloca' 'arg1_r_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arg1_r_8 = alloca i32 1"   --->   Operation 14 'alloca' 'arg1_r_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arg1_r_9 = alloca i32 1"   --->   Operation 15 'alloca' 'arg1_r_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arg1_r_10 = alloca i32 1"   --->   Operation 16 'alloca' 'arg1_r_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arg1_r_11 = alloca i32 1"   --->   Operation 17 'alloca' 'arg1_r_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arg1_r_12 = alloca i32 1"   --->   Operation 18 'alloca' 'arg1_r_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arg1_r_13 = alloca i32 1"   --->   Operation 19 'alloca' 'arg1_r_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arg1_r_14 = alloca i32 1"   --->   Operation 20 'alloca' 'arg1_r_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arg1_r_15 = alloca i32 1"   --->   Operation 21 'alloca' 'arg1_r_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln18_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln18"   --->   Operation 22 'read' 'sext_ln18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln18_cast = sext i62 %sext_ln18_read"   --->   Operation 23 'sext' 'sext_ln18_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 16, void @empty_5, void @empty_6, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_6 = load i5 %i" [d5.cpp:18]   --->   Operation 27 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln18_cast" [d5.cpp:18]   --->   Operation 29 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 30 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.78ns)   --->   "%icmp_ln18 = icmp_eq  i5 %i_6, i5 16" [d5.cpp:18]   --->   Operation 31 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.78ns)   --->   "%add_ln18 = add i5 %i_6, i5 1" [d5.cpp:18]   --->   Operation 32 'add' 'add_ln18' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %for.inc.split, void %ARRAY_2_READ.exitStub" [d5.cpp:18]   --->   Operation 33 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i5 %i_6" [d5.cpp:18]   --->   Operation 34 'trunc' 'trunc_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.74ns)   --->   "%switch_ln20 = switch i4 %trunc_ln18, void %arrayidx2.case.15, i4 0, void %for.inc.split.arrayidx2.exit_crit_edge3, i4 1, void %arrayidx2.case.1, i4 2, void %arrayidx2.case.2, i4 3, void %arrayidx2.case.3, i4 4, void %arrayidx2.case.4, i4 5, void %arrayidx2.case.5, i4 6, void %arrayidx2.case.6, i4 7, void %arrayidx2.case.7, i4 8, void %arrayidx2.case.8, i4 9, void %arrayidx2.case.9, i4 10, void %arrayidx2.case.10, i4 11, void %arrayidx2.case.11, i4 12, void %arrayidx2.case.12, i4 13, void %arrayidx2.case.13, i4 14, void %for.inc.split.arrayidx2.exit_crit_edge" [d5.cpp:20]   --->   Operation 35 'switch' 'switch_ln20' <Predicate = (!icmp_ln18)> <Delay = 0.74>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln18 = store i5 %add_ln18, i5 %i" [d5.cpp:18]   --->   Operation 36 'store' 'store_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.inc" [d5.cpp:18]   --->   Operation 37 'br' 'br_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%arg1_r_load = load i32 %arg1_r"   --->   Operation 73 'load' 'arg1_r_load' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%arg1_r_1_load = load i32 %arg1_r_1"   --->   Operation 74 'load' 'arg1_r_1_load' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%arg1_r_2_load = load i32 %arg1_r_2"   --->   Operation 75 'load' 'arg1_r_2_load' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%arg1_r_3_load = load i32 %arg1_r_3"   --->   Operation 76 'load' 'arg1_r_3_load' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%arg1_r_4_load = load i32 %arg1_r_4"   --->   Operation 77 'load' 'arg1_r_4_load' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%arg1_r_5_load = load i32 %arg1_r_5"   --->   Operation 78 'load' 'arg1_r_5_load' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%arg1_r_6_load = load i32 %arg1_r_6"   --->   Operation 79 'load' 'arg1_r_6_load' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%arg1_r_7_load = load i32 %arg1_r_7"   --->   Operation 80 'load' 'arg1_r_7_load' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%arg1_r_8_load = load i32 %arg1_r_8"   --->   Operation 81 'load' 'arg1_r_8_load' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%arg1_r_9_load = load i32 %arg1_r_9"   --->   Operation 82 'load' 'arg1_r_9_load' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%arg1_r_10_load = load i32 %arg1_r_10"   --->   Operation 83 'load' 'arg1_r_10_load' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%arg1_r_11_load = load i32 %arg1_r_11"   --->   Operation 84 'load' 'arg1_r_11_load' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%arg1_r_12_load = load i32 %arg1_r_12"   --->   Operation 85 'load' 'arg1_r_12_load' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%arg1_r_13_load = load i32 %arg1_r_13"   --->   Operation 86 'load' 'arg1_r_13_load' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%arg1_r_14_load = load i32 %arg1_r_14"   --->   Operation 87 'load' 'arg1_r_14_load' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%arg1_r_15_load = load i32 %arg1_r_15"   --->   Operation 88 'load' 'arg1_r_15_load' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_15_out, i32 %arg1_r_15_load"   --->   Operation 89 'write' 'write_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_14_out, i32 %arg1_r_14_load"   --->   Operation 90 'write' 'write_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_13_out, i32 %arg1_r_13_load"   --->   Operation 91 'write' 'write_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_12_out, i32 %arg1_r_12_load"   --->   Operation 92 'write' 'write_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_11_out, i32 %arg1_r_11_load"   --->   Operation 93 'write' 'write_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_10_out, i32 %arg1_r_10_load"   --->   Operation 94 'write' 'write_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_9_out, i32 %arg1_r_9_load"   --->   Operation 95 'write' 'write_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_8_out, i32 %arg1_r_8_load"   --->   Operation 96 'write' 'write_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_7_out, i32 %arg1_r_7_load"   --->   Operation 97 'write' 'write_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_6_out, i32 %arg1_r_6_load"   --->   Operation 98 'write' 'write_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_5_out, i32 %arg1_r_5_load"   --->   Operation 99 'write' 'write_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_4_out, i32 %arg1_r_4_load"   --->   Operation 100 'write' 'write_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_3_out, i32 %arg1_r_3_load"   --->   Operation 101 'write' 'write_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_2_out, i32 %arg1_r_2_load"   --->   Operation 102 'write' 'write_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_1_out, i32 %arg1_r_1_load"   --->   Operation 103 'write' 'write_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_out, i32 %arg1_r_load"   --->   Operation 104 'write' 'write_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 105 'ret' 'ret_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [d5.cpp:12]   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [d5.cpp:18]   --->   Operation 39 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (7.30ns)   --->   "%arg1_r_16 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr" [d5.cpp:20]   --->   Operation 40 'read' 'arg1_r_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln20 = store i32 %arg1_r_16, i32 %arg1_r_14" [d5.cpp:20]   --->   Operation 41 'store' 'store_ln20' <Predicate = (trunc_ln18 == 14)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx2.exit" [d5.cpp:20]   --->   Operation 42 'br' 'br_ln20' <Predicate = (trunc_ln18 == 14)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln20 = store i32 %arg1_r_16, i32 %arg1_r_13" [d5.cpp:20]   --->   Operation 43 'store' 'store_ln20' <Predicate = (trunc_ln18 == 13)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx2.exit" [d5.cpp:20]   --->   Operation 44 'br' 'br_ln20' <Predicate = (trunc_ln18 == 13)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln20 = store i32 %arg1_r_16, i32 %arg1_r_12" [d5.cpp:20]   --->   Operation 45 'store' 'store_ln20' <Predicate = (trunc_ln18 == 12)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx2.exit" [d5.cpp:20]   --->   Operation 46 'br' 'br_ln20' <Predicate = (trunc_ln18 == 12)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%store_ln20 = store i32 %arg1_r_16, i32 %arg1_r_11" [d5.cpp:20]   --->   Operation 47 'store' 'store_ln20' <Predicate = (trunc_ln18 == 11)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx2.exit" [d5.cpp:20]   --->   Operation 48 'br' 'br_ln20' <Predicate = (trunc_ln18 == 11)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln20 = store i32 %arg1_r_16, i32 %arg1_r_10" [d5.cpp:20]   --->   Operation 49 'store' 'store_ln20' <Predicate = (trunc_ln18 == 10)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx2.exit" [d5.cpp:20]   --->   Operation 50 'br' 'br_ln20' <Predicate = (trunc_ln18 == 10)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln20 = store i32 %arg1_r_16, i32 %arg1_r_9" [d5.cpp:20]   --->   Operation 51 'store' 'store_ln20' <Predicate = (trunc_ln18 == 9)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx2.exit" [d5.cpp:20]   --->   Operation 52 'br' 'br_ln20' <Predicate = (trunc_ln18 == 9)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%store_ln20 = store i32 %arg1_r_16, i32 %arg1_r_8" [d5.cpp:20]   --->   Operation 53 'store' 'store_ln20' <Predicate = (trunc_ln18 == 8)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx2.exit" [d5.cpp:20]   --->   Operation 54 'br' 'br_ln20' <Predicate = (trunc_ln18 == 8)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln20 = store i32 %arg1_r_16, i32 %arg1_r_7" [d5.cpp:20]   --->   Operation 55 'store' 'store_ln20' <Predicate = (trunc_ln18 == 7)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx2.exit" [d5.cpp:20]   --->   Operation 56 'br' 'br_ln20' <Predicate = (trunc_ln18 == 7)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln20 = store i32 %arg1_r_16, i32 %arg1_r_6" [d5.cpp:20]   --->   Operation 57 'store' 'store_ln20' <Predicate = (trunc_ln18 == 6)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx2.exit" [d5.cpp:20]   --->   Operation 58 'br' 'br_ln20' <Predicate = (trunc_ln18 == 6)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln20 = store i32 %arg1_r_16, i32 %arg1_r_5" [d5.cpp:20]   --->   Operation 59 'store' 'store_ln20' <Predicate = (trunc_ln18 == 5)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx2.exit" [d5.cpp:20]   --->   Operation 60 'br' 'br_ln20' <Predicate = (trunc_ln18 == 5)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln20 = store i32 %arg1_r_16, i32 %arg1_r_4" [d5.cpp:20]   --->   Operation 61 'store' 'store_ln20' <Predicate = (trunc_ln18 == 4)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx2.exit" [d5.cpp:20]   --->   Operation 62 'br' 'br_ln20' <Predicate = (trunc_ln18 == 4)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln20 = store i32 %arg1_r_16, i32 %arg1_r_3" [d5.cpp:20]   --->   Operation 63 'store' 'store_ln20' <Predicate = (trunc_ln18 == 3)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx2.exit" [d5.cpp:20]   --->   Operation 64 'br' 'br_ln20' <Predicate = (trunc_ln18 == 3)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%store_ln20 = store i32 %arg1_r_16, i32 %arg1_r_2" [d5.cpp:20]   --->   Operation 65 'store' 'store_ln20' <Predicate = (trunc_ln18 == 2)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx2.exit" [d5.cpp:20]   --->   Operation 66 'br' 'br_ln20' <Predicate = (trunc_ln18 == 2)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln20 = store i32 %arg1_r_16, i32 %arg1_r_1" [d5.cpp:20]   --->   Operation 67 'store' 'store_ln20' <Predicate = (trunc_ln18 == 1)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx2.exit" [d5.cpp:20]   --->   Operation 68 'br' 'br_ln20' <Predicate = (trunc_ln18 == 1)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln20 = store i32 %arg1_r_16, i32 %arg1_r" [d5.cpp:20]   --->   Operation 69 'store' 'store_ln20' <Predicate = (trunc_ln18 == 0)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx2.exit" [d5.cpp:20]   --->   Operation 70 'br' 'br_ln20' <Predicate = (trunc_ln18 == 0)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln20 = store i32 %arg1_r_16, i32 %arg1_r_15" [d5.cpp:20]   --->   Operation 71 'store' 'store_ln20' <Predicate = (trunc_ln18 == 15)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx2.exit" [d5.cpp:20]   --->   Operation 72 'br' 'br_ln20' <Predicate = (trunc_ln18 == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.216ns
The critical path consists of the following:
	'alloca' operation ('i') [19]  (0.000 ns)
	'load' operation ('i', d5.cpp:18) on local variable 'i' [42]  (0.000 ns)
	'add' operation ('add_ln18', d5.cpp:18) [47]  (0.789 ns)
	'store' operation ('store_ln18', d5.cpp:18) of variable 'add_ln18', d5.cpp:18 on local variable 'i' [104]  (0.427 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus read operation ('arg1_r', d5.cpp:20) on port 'mem' (d5.cpp:20) [53]  (7.300 ns)
	'store' operation ('store_ln20', d5.cpp:20) of variable 'arg1_r', d5.cpp:20 on local variable 'arg1_r' [56]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
