GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.10.01_x64\IDE\ipcore\FP_COMP\data\FP_Comp_wrap.v'
Analyzing included file 'define.vh'("C:\Gowin\Gowin_V1.9.10.01_x64\IDE\ipcore\FP_COMP\data\FP_Comp_wrap.v":1)
Back to file 'C:\Gowin\Gowin_V1.9.10.01_x64\IDE\ipcore\FP_COMP\data\FP_Comp_wrap.v'("C:\Gowin\Gowin_V1.9.10.01_x64\IDE\ipcore\FP_COMP\data\FP_Comp_wrap.v":1)
Analyzing included file 'C:\Gowin\Gowin_V1.9.10.01_x64\IDE\ipcore\FP_COMP\data\static_macro_define.v'("C:\Gowin\Gowin_V1.9.10.01_x64\IDE\ipcore\FP_COMP\data\FP_Comp_wrap.v":2)
Back to file 'C:\Gowin\Gowin_V1.9.10.01_x64\IDE\ipcore\FP_COMP\data\FP_Comp_wrap.v'("C:\Gowin\Gowin_V1.9.10.01_x64\IDE\ipcore\FP_COMP\data\FP_Comp_wrap.v":2)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.10.01_x64\IDE\ipcore\FP_COMP\data\FP_Comp_en.v'
Analyzing included file 'define.vh'("C:\Gowin\Gowin_V1.9.10.01_x64\IDE\ipcore\FP_COMP\data\FP_Comp_en.v":291)
Back to file 'C:\Gowin\Gowin_V1.9.10.01_x64\IDE\ipcore\FP_COMP\data\FP_Comp_en.v'("C:\Gowin\Gowin_V1.9.10.01_x64\IDE\ipcore\FP_COMP\data\FP_Comp_en.v":291)
Analyzing included file 'C:\Gowin\Gowin_V1.9.10.01_x64\IDE\ipcore\FP_COMP\data\static_macro_define.v'("C:\Gowin\Gowin_V1.9.10.01_x64\IDE\ipcore\FP_COMP\data\FP_Comp_en.v":291)
Back to file 'C:\Gowin\Gowin_V1.9.10.01_x64\IDE\ipcore\FP_COMP\data\FP_Comp_en.v'("C:\Gowin\Gowin_V1.9.10.01_x64\IDE\ipcore\FP_COMP\data\FP_Comp_en.v":291)
Compiling module 'fp_comp'("C:\Gowin\Gowin_V1.9.10.01_x64\IDE\ipcore\FP_COMP\data\FP_Comp_wrap.v":7)
Compiling module '**'("C:\Gowin\Gowin_V1.9.10.01_x64\IDE\ipcore\FP_COMP\data\FP_Comp_en.v":291)
NOTE  (EX0101) : Current top module is "fp_comp"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Gowin\Gowin_V1.9.10.01_x64\IDE\bin\Documents\fpgpu\src\fp_comp\temp\fp_comp\fp_comp.vg" completed
Generate template file "C:\Gowin\Gowin_V1.9.10.01_x64\IDE\bin\Documents\fpgpu\src\fp_comp\temp\fp_comp\fp_comp_tmp.v" completed
[100%] Generate report file "C:\Gowin\Gowin_V1.9.10.01_x64\IDE\bin\Documents\fpgpu\src\fp_comp\temp\fp_comp\fp_comp_syn.rpt.html" completed
GowinSynthesis finish
