// Seed: 4116366309
module module_0 (
    output wand id_0,
    input wor id_1,
    input tri id_2,
    input tri id_3,
    output supply1 id_4,
    output wor id_5,
    input tri id_6,
    output tri0 id_7
);
endmodule
module module_1 (
    input  tri0  id_0,
    output wand  id_1,
    input  uwire id_2,
    input  logic id_3,
    input  tri0  id_4,
    input  tri0  id_5,
    input  logic id_6
);
  logic id_8 = id_6;
  wire  id_9;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_4,
      id_0,
      id_1,
      id_1,
      id_5,
      id_1
  );
  assign modCall_1.id_1 = 0;
  initial id_8 <= id_3;
  wire id_10;
endmodule
