Timing Summary
==============

   PLACER-ESTIMATED-TIMING TSMC 40nm ULP tt1p1v25c_Typical

                                        Group  No. Clocks  No. Clock Pairs  WNS(ps)  TNS(ps)  TNS Endpoints  WHS(ps)  THS(ps)  THS Endpoints
                                  -----------  ----------  ---------------  -------  -------  -------------  -------  -------  -------------
                                   <UDEF_clk>           1                1    -6194  -193362             74     2592        0              0
   <UDEF_$auto$clkbufmap.cc:294:execute$2524>           1                1    -2205    -3265              2     2704        0              0




Clocks
======

                                 Clock                            Clock net                                       Group  Constrained Period(ps)      Waveform(ps)   Achievable Period(ps)  Achievable Frequency(MHz)
                        --------------                          -----------                                 -----------  ----------------------  -----------------  ---------------------  -------------------------
                                   clk                                  clk                                  <UDEF_clk>           (auto) 2000            (0,1000)                   8193                    122.055 
   $auto$clkbufmap.cc:294:execute$2524  $auto$clkbufmap.cc:294:execute$2524  <UDEF_$auto$clkbufmap.cc:294:execute$2524>           (auto) 2000            (0,1000)                   4204                    237.869 




Clock Relationships
===================

                            From Clock                             To Clock                                       Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints     WHS(ps)    THS(ps)  THS Endpoints
                        --------------                       --------------                          ------------------  -----------  ----------  ---------  -------------  ----------  ---------  -------------
                                   clk                                  clk                                  <UDEF_clk>           74       -6194    -193362             74        2592          0              0
   $auto$clkbufmap.cc:294:execute$2524  $auto$clkbufmap.cc:294:execute$2524  <UDEF_$auto$clkbufmap.cc:294:execute$2524>            2       -2205      -3265              2        2704          0              0




Timing Details for Clock Pair clk and clk
=========================================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints     WHS(ps)    THS(ps)  THS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>           74       -6194    -193362             74        2592          0              0

Path 5:
   Slack (not met):                         -6194ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            927ps
   - Clock uncertainty:                       150ps
   = Required time:                          2777ps
   - Propagation time:                       8025ps (46.8% logic, 53.2% route, logic stage 6)
   - Delay of the launching clock:            946ps
   = Slack:                                 -6194ps

   Instance/Pin or Net Name                                        Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                        
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                             CLOCK-PORT    -                      -     launch     r               0                                                                              
   clk                                                             Clock net     6           (fanout=225)        946                     -                                                                              
   RBB_14/CLK                                                      RBB_6L       14  [TILE 0 0, RBB 28 12]          -     r             946                                                                              
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_14/DQ                                                       RBB_6L       14  [TILE 0 0, RBB 28 12]        800     r            1746     {inst52: $auto$ff.cc:266:slice$1826 (FDR,site=dff)}                      
   timer_inst.timer_counter[15]                                    Net          10             (fanout=2)       1848                     -                                                                              
   RBB_16/A1                                                       RBB_6L       16  [TILE 0 0, RBB 19 10]          -     r            3594                                                                              
   RBB_16/A                                                        RBB_6L       16  [TILE 0 0, RBB 19 10]        763     r            4357     {inst27: $abc$2507$lut$aiger2506$62 (LUT,site=alut)}                     
   $techmap2516$abc$2507$lut$auto$rtlil.cc:2660:NotGate$2018.A[1]  Net          60             (fanout=2)       1526                     -                                                                              
   RBB_11/D3                                                       RBB_6L       11  [TILE 0 0, RBB 19 12]          -     r            5883                                                                              
   RBB_11/DMUX                                                     RBB_6L       11  [TILE 0 0, RBB 19 12]        863     r            6746     {inst29: $abc$2507$lut$auto$rtlil.cc:2660:NotGate$2018 (LUT,site=dluto)} 
   $abc$2507$auto$rtlil.cc:2660:NotGate$2018                       Net          59             (fanout=1)        898                     -                                                                              
   RBB_11/A6                                                       RBB_6L       11  [TILE 0 0, RBB 19 12]          -     r            7644                                                                              
   RBB_11/SRout                                                    RBB_6L       11  [TILE 0 0, RBB 19 12]          2     r            7646                                                                              
   $abc$2507$auto$rtlil.cc:2660:NotGate$2018                       Net          59             (fanout=1)          0                     -                                                                              
   RBB_12/SRin                                                     RBB_6L       12  [TILE 0 0, RBB 22 12]          -     r            7646                                                                              
   RBB_12/SRout                                                    RBB_6L       12  [TILE 0 0, RBB 22 12]          2     r            7648                                                                              
   $abc$2507$auto$rtlil.cc:2660:NotGate$2018                       Net          59             (fanout=1)          0                     -                                                                              
   RBB_13/SRin                                                     RBB_6L       13  [TILE 0 0, RBB 25 12]          -     r            7648                                                                              
   RBB_13/SRout                                                    RBB_6L       13  [TILE 0 0, RBB 25 12]          2     r            7650                                                                              
   $abc$2507$auto$rtlil.cc:2660:NotGate$2018                       Net          59             (fanout=1)          0                     -                                                                              
   RBB_14/SRin                                                     RBB_6L       14  [TILE 0 0, RBB 28 12]          -     r            7650     {<SR>inst52: $auto$ff.cc:266:slice$1826 (FDR,site=dff)}                  
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_14/CLK                                                      RBB_6L       14  [TILE 0 0, RBB 28 12]       1321     r            8971                                                                              
   clk                                                             Clock net     6           (fanout=225)       -927                     -                                                                              
   clk                                                             CLOCK-PORT    -                      -    capture     r            8044                                                                              
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 6:
   Slack (not met):                         -6168ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            951ps
   - Clock uncertainty:                       150ps
   = Required time:                          2801ps
   - Propagation time:                       8023ps (46.8% logic, 53.2% route, logic stage 5)
   - Delay of the launching clock:            946ps
   = Slack:                                 -6168ps

   Instance/Pin or Net Name                                        Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                        
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                             CLOCK-PORT    -                      -     launch     r               0                                                                              
   clk                                                             Clock net     6           (fanout=225)        946                     -                                                                              
   RBB_14/CLK                                                      RBB_6L       14  [TILE 0 0, RBB 28 12]          -     r             946                                                                              
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_14/DQ                                                       RBB_6L       14  [TILE 0 0, RBB 28 12]        800     r            1746     {inst52: $auto$ff.cc:266:slice$1826 (FDR,site=dff)}                      
   timer_inst.timer_counter[15]                                    Net          10             (fanout=2)       1848                     -                                                                              
   RBB_16/A1                                                       RBB_6L       16  [TILE 0 0, RBB 19 10]          -     r            3594                                                                              
   RBB_16/A                                                        RBB_6L       16  [TILE 0 0, RBB 19 10]        763     r            4357     {inst27: $abc$2507$lut$aiger2506$62 (LUT,site=alut)}                     
   $techmap2516$abc$2507$lut$auto$rtlil.cc:2660:NotGate$2018.A[1]  Net          60             (fanout=2)       1526                     -                                                                              
   RBB_11/D3                                                       RBB_6L       11  [TILE 0 0, RBB 19 12]          -     r            5883                                                                              
   RBB_11/DMUX                                                     RBB_6L       11  [TILE 0 0, RBB 19 12]        863     r            6746     {inst29: $abc$2507$lut$auto$rtlil.cc:2660:NotGate$2018 (LUT,site=dluto)} 
   $abc$2507$auto$rtlil.cc:2660:NotGate$2018                       Net          59             (fanout=1)        898                     -                                                                              
   RBB_11/A6                                                       RBB_6L       11  [TILE 0 0, RBB 19 12]          -     r            7644                                                                              
   RBB_11/SRout                                                    RBB_6L       11  [TILE 0 0, RBB 19 12]          2     r            7646                                                                              
   $abc$2507$auto$rtlil.cc:2660:NotGate$2018                       Net          59             (fanout=1)          0                     -                                                                              
   RBB_12/SRin                                                     RBB_6L       12  [TILE 0 0, RBB 22 12]          -     r            7646                                                                              
   RBB_12/SRout                                                    RBB_6L       12  [TILE 0 0, RBB 22 12]          2     r            7648                                                                              
   $abc$2507$auto$rtlil.cc:2660:NotGate$2018                       Net          59             (fanout=1)          0                     -                                                                              
   RBB_13/SRin                                                     RBB_6L       13  [TILE 0 0, RBB 25 12]          -     r            7648     {<SR>inst48: $auto$ff.cc:266:slice$1822 (FDR,site=dff)}                  
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_13/CLK                                                      RBB_6L       13  [TILE 0 0, RBB 25 12]       1321     r            8969                                                                              
   clk                                                             Clock net     6           (fanout=225)       -951                     -                                                                              
   clk                                                             CLOCK-PORT    -                      -    capture     r            8018                                                                              
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 7:
   Slack (not met):                         -6160ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            957ps
   - Clock uncertainty:                       150ps
   = Required time:                          2807ps
   - Propagation time:                       8021ps (46.7% logic, 53.3% route, logic stage 4)
   - Delay of the launching clock:            946ps
   = Slack:                                 -6160ps

   Instance/Pin or Net Name                                        Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                        
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                             CLOCK-PORT    -                      -     launch     r               0                                                                              
   clk                                                             Clock net     6           (fanout=225)        946                     -                                                                              
   RBB_14/CLK                                                      RBB_6L       14  [TILE 0 0, RBB 28 12]          -     r             946                                                                              
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_14/DQ                                                       RBB_6L       14  [TILE 0 0, RBB 28 12]        800     r            1746     {inst52: $auto$ff.cc:266:slice$1826 (FDR,site=dff)}                      
   timer_inst.timer_counter[15]                                    Net          10             (fanout=2)       1848                     -                                                                              
   RBB_16/A1                                                       RBB_6L       16  [TILE 0 0, RBB 19 10]          -     r            3594                                                                              
   RBB_16/A                                                        RBB_6L       16  [TILE 0 0, RBB 19 10]        763     r            4357     {inst27: $abc$2507$lut$aiger2506$62 (LUT,site=alut)}                     
   $techmap2516$abc$2507$lut$auto$rtlil.cc:2660:NotGate$2018.A[1]  Net          60             (fanout=2)       1526                     -                                                                              
   RBB_11/D3                                                       RBB_6L       11  [TILE 0 0, RBB 19 12]          -     r            5883                                                                              
   RBB_11/DMUX                                                     RBB_6L       11  [TILE 0 0, RBB 19 12]        863     r            6746     {inst29: $abc$2507$lut$auto$rtlil.cc:2660:NotGate$2018 (LUT,site=dluto)} 
   $abc$2507$auto$rtlil.cc:2660:NotGate$2018                       Net          59             (fanout=1)        898                     -                                                                              
   RBB_11/A6                                                       RBB_6L       11  [TILE 0 0, RBB 19 12]          -     r            7644                                                                              
   RBB_11/SRout                                                    RBB_6L       11  [TILE 0 0, RBB 19 12]          2     r            7646                                                                              
   $abc$2507$auto$rtlil.cc:2660:NotGate$2018                       Net          59             (fanout=1)          0                     -                                                                              
   RBB_12/SRin                                                     RBB_6L       12  [TILE 0 0, RBB 22 12]          -     r            7646     {<SR>inst44: $auto$ff.cc:266:slice$1818 (FDR,site=dff)}                  
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_12/CLK                                                      RBB_6L       12  [TILE 0 0, RBB 22 12]       1321     r            8967                                                                              
   clk                                                             Clock net     6           (fanout=225)       -957                     -                                                                              
   clk                                                             CLOCK-PORT    -                      -    capture     r            8010                                                                              
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 8:
   Slack (met):                              2592ps
     Path type:                                HOLD
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

   + Delay of the launching clock:            951ps
   + Propagation time:                       2768ps (65.3% logic, 34.7% route, logic stage 1)
   - Delay of the capturing clock:            977ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2592ps

   Instance/Pin or Net Name      Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                                            
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                           CLOCK-PORT    -                      -     launch     r               0                                                                                                                                                  
   clk                           Clock net     6           (fanout=225)        951                     -                                                                                                                                                  
   RBB_13/CLK                    RBB_6L       13  [TILE 0 0, RBB 25 12]          -     r             951                                                                                                                                                  
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_13/CQ                     RBB_6L       13  [TILE 0 0, RBB 25 12]        800     r            1751     {inst47: $auto$ff.cc:266:slice$1821 (FDR,site=cff)}                                                                                          
   timer_inst.timer_counter[10]  Net          13             (fanout=2)        960                     -                                                                                                                                                  
   RBB_13/C1                     RBB_6L       13  [TILE 0 0, RBB 25 12]          -     r            2711     {inst34: $auto$alumacc.cc:485:replace_alu$1391.genblk1.slice[2].genblk1.carry4 (CARRY4)} {inst47: $auto$ff.cc:266:slice$1821 (FDR,site=cff)} 
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_13/CLK                    RBB_6L       13  [TILE 0 0, RBB 25 12]       1008     r            3719                                                                                                                                                  
   clk                           Clock net     6           (fanout=225)       -977                     -                                                                                                                                                  
   clk                           CLOCK-PORT    -                      -    capture     r            2742                                                                                                                                                  
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 9:
   Slack (met):                              2604ps
     Path type:                                HOLD
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

   + Delay of the launching clock:            977ps
   + Propagation time:                       2783ps (65.0% logic, 35.0% route, logic stage 1)
   - Delay of the capturing clock:           1006ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2604ps

   Instance/Pin or Net Name     Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                                            
   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                          CLOCK-PORT    -                      -     launch     r               0                                                                                                                                                  
   clk                          Clock net     6           (fanout=225)        977                     -                                                                                                                                                  
   RBB_11/CLK                   RBB_6L       11  [TILE 0 0, RBB 19 12]          -     r             977                                                                                                                                                  
   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_11/CQ                    RBB_6L       11  [TILE 0 0, RBB 19 12]        800     r            1777     {inst39: $auto$ff.cc:266:slice$1813 (FDR,site=cff)}                                                                                          
   timer_inst.timer_counter[2]  Net          21             (fanout=2)        975                     -                                                                                                                                                  
   RBB_11/C1                    RBB_6L       11  [TILE 0 0, RBB 19 12]          -     r            2752     {inst32: $auto$alumacc.cc:485:replace_alu$1391.genblk1.slice[0].genblk1.carry4 (CARRY4)} {inst39: $auto$ff.cc:266:slice$1813 (FDR,site=cff)} 
   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_11/CLK                   RBB_6L       11  [TILE 0 0, RBB 19 12]       1008     r            3760                                                                                                                                                  
   clk                          Clock net     6           (fanout=225)      -1006                     -                                                                                                                                                  
   clk                          CLOCK-PORT    -                      -    capture     r            2754                                                                                                                                                  
   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 10:
   Slack (met):                              2734ps
     Path type:                                HOLD
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

   + Delay of the launching clock:            977ps
   + Propagation time:                       2913ps (62.6% logic, 37.4% route, logic stage 1)
   - Delay of the capturing clock:           1006ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2734ps

   Instance/Pin or Net Name     Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                                            
   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                          CLOCK-PORT    -                      -     launch     r               0                                                                                                                                                  
   clk                          Clock net     6           (fanout=225)        977                     -                                                                                                                                                  
   RBB_11/CLK                   RBB_6L       11  [TILE 0 0, RBB 19 12]          -     r             977                                                                                                                                                  
   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_11/DQ                    RBB_6L       11  [TILE 0 0, RBB 19 12]        800     r            1777     {inst40: $auto$ff.cc:266:slice$1814 (FDR,site=dff)}                                                                                          
   timer_inst.timer_counter[3]  Net          22             (fanout=2)       1090                     -                                                                                                                                                  
   RBB_11/D1                    RBB_6L       11  [TILE 0 0, RBB 19 12]          -     r            2867     {inst32: $auto$alumacc.cc:485:replace_alu$1391.genblk1.slice[0].genblk1.carry4 (CARRY4)} {inst40: $auto$ff.cc:266:slice$1814 (FDR,site=dff)} 
   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_11/CLK                   RBB_6L       11  [TILE 0 0, RBB 19 12]       1023     r            3890                                                                                                                                                  
   clk                          Clock net     6           (fanout=225)      -1006                     -                                                                                                                                                  
   clk                          CLOCK-PORT    -                      -    capture     r            2884                                                                                                                                                  
   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------






Timing Details for Clock Pair $auto$clkbufmap.cc:294:execute$2524 and $auto$clkbufmap.cc:294:execute$2524
=========================================================================================================

                            From Clock                             To Clock                                       Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints     WHS(ps)    THS(ps)  THS Endpoints
                        --------------                       --------------                          ------------------  -----------  ----------  ---------  -------------  ----------  ---------  -------------
   $auto$clkbufmap.cc:294:execute$2524  $auto$clkbufmap.cc:294:execute$2524  <UDEF_$auto$clkbufmap.cc:294:execute$2524>            2       -2205      -3265              2        2704          0              0

Path 3:
   Slack (not met):                         -2205ps
     Path type:                               SETUP
     Group:              <UDEF_$auto$clkbufmap.cc:294:execute$2524>
     Launching clock:    $auto$clkbufmap.cc:294:execute$2524 (rising edge)
     Capturing clock:    $auto$clkbufmap.cc:294:execute$2524 (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            970ps
   - Clock uncertainty:                       150ps
   = Required time:                          2820ps
   - Propagation time:                       4027ps (56.8% logic, 43.2% route, logic stage 2)
   - Delay of the launching clock:            998ps
   = Slack:                                 -2205ps

   Instance/Pin or Net Name             Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                             
   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   $auto$clkbufmap.cc:294:execute$2524  CLOCK-PORT    -                      -     launch     r               0                                                                                   
   $auto$clkbufmap.cc:294:execute$2524  Clock net    58            (fanout=37)        998                     -                                                                                   
   RBB_15/CLK                           RBB_6L       15  [TILE 0 0, RBB 28 26]          -     r             998                                                                                   
   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_15/DQ                            RBB_6L       15  [TILE 0 0, RBB 28 26]        800     r            1798     {inst54: $auto$ff.cc:266:slice$1874 (FD,site=dff)}                            
   mat_CLOCK                            Net           3             (fanout=1)       1157                     -                                                                                   
   RBB_15/D1                            RBB_6L       15  [TILE 0 0, RBB 28 26]          -     r            2955                                                                                   
   RBB_15/D                             RBB_6L       15  [TILE 0 0, RBB 28 26]        694     r            3649     {inst30: $abc$2507$lut$not$aiger2506$1 (LUT,site=dlut)}                       
   $0mat_CLOCK_reg[0:0]                 Net          39             (fanout=1)        584                     -                                                                                   
   RBB_9/O[0]                           IOB           9  [TILE 0 0, RBB 31 26]          -     r            4233     {inst79: mat_CLOCK_OUT (FD)} {(output_port) inst73: g_73_mat_CLOCK_obuf (IO)} 
   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_9/CLK                            IOB           9  [TILE 0 0, RBB 31 26]        792     r            5025                                                                                   
   $auto$clkbufmap.cc:294:execute$2524  Clock net    58            (fanout=37)       -970                     -                                                                                   
   $auto$clkbufmap.cc:294:execute$2524  CLOCK-PORT    -                      -    capture     r            4055                                                                                   
   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 4:
   Slack (not met):                         -1060ps
     Path type:                               SETUP
     Group:              <UDEF_$auto$clkbufmap.cc:294:execute$2524>
     Launching clock:    $auto$clkbufmap.cc:294:execute$2524 (rising edge)
     Capturing clock:    $auto$clkbufmap.cc:294:execute$2524 (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            970ps
   - Clock uncertainty:                       150ps
   = Required time:                          2820ps
   - Propagation time:                       2882ps (59.9% logic, 40.1% route, logic stage 1)
   - Delay of the launching clock:            998ps
   = Slack:                                 -1060ps

   Instance/Pin or Net Name             Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                          
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   $auto$clkbufmap.cc:294:execute$2524  CLOCK-PORT    -                      -     launch     r               0                                                                                                                
   $auto$clkbufmap.cc:294:execute$2524  Clock net    58            (fanout=37)        998                     -                                                                                                                
   RBB_15/CLK                           RBB_6L       15  [TILE 0 0, RBB 28 26]          -     r             998                                                                                                                
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_15/DQ                            RBB_6L       15  [TILE 0 0, RBB 28 26]        800     r            1798     {inst54: $auto$ff.cc:266:slice$1874 (FD,site=dff)}                                                         
   mat_CLOCK                            Net           3             (fanout=1)       1157                     -                                                                                                                
   RBB_15/D1                            RBB_6L       15  [TILE 0 0, RBB 28 26]          -     r            2955     {inst30: $abc$2507$lut$not$aiger2506$1 (LUT,site=dlut)} {inst54: $auto$ff.cc:266:slice$1874 (FD,site=dff)} 
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_15/CLK                           RBB_6L       15  [TILE 0 0, RBB 28 26]        925     r            3880                                                                                                                
   $auto$clkbufmap.cc:294:execute$2524  Clock net    58            (fanout=37)       -970                     -                                                                                                                
   $auto$clkbufmap.cc:294:execute$2524  CLOCK-PORT    -                      -    capture     r            2910                                                                                                                
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 11:
   Slack (met):                              2704ps
     Path type:                                HOLD
     Group:              <UDEF_$auto$clkbufmap.cc:294:execute$2524>
     Launching clock:    $auto$clkbufmap.cc:294:execute$2524 (rising edge)
     Capturing clock:    $auto$clkbufmap.cc:294:execute$2524 (rising edge)

   + Delay of the launching clock:            970ps
   + Propagation time:                       2882ps (59.9% logic, 40.1% route, logic stage 1)
   - Delay of the capturing clock:            998ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2704ps

   Instance/Pin or Net Name             Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                          
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   $auto$clkbufmap.cc:294:execute$2524  CLOCK-PORT    -                      -     launch     r               0                                                                                                                
   $auto$clkbufmap.cc:294:execute$2524  Clock net    58            (fanout=37)        970                     -                                                                                                                
   RBB_15/CLK                           RBB_6L       15  [TILE 0 0, RBB 28 26]          -     r             970                                                                                                                
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_15/DQ                            RBB_6L       15  [TILE 0 0, RBB 28 26]        800     r            1770     {inst54: $auto$ff.cc:266:slice$1874 (FD,site=dff)}                                                         
   mat_CLOCK                            Net           3             (fanout=1)       1157                     -                                                                                                                
   RBB_15/D1                            RBB_6L       15  [TILE 0 0, RBB 28 26]          -     r            2927     {inst30: $abc$2507$lut$not$aiger2506$1 (LUT,site=dlut)} {inst54: $auto$ff.cc:266:slice$1874 (FD,site=dff)} 
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_15/CLK                           RBB_6L       15  [TILE 0 0, RBB 28 26]        925     r            3852                                                                                                                
   $auto$clkbufmap.cc:294:execute$2524  Clock net    58            (fanout=37)       -998                     -                                                                                                                
   $auto$clkbufmap.cc:294:execute$2524  CLOCK-PORT    -                      -    capture     r            2854                                                                                                                
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 12:
   Slack (met):                              3747ps
     Path type:                                HOLD
     Group:              <UDEF_$auto$clkbufmap.cc:294:execute$2524>
     Launching clock:    $auto$clkbufmap.cc:294:execute$2524 (rising edge)
     Capturing clock:    $auto$clkbufmap.cc:294:execute$2524 (rising edge)

   + Delay of the launching clock:            970ps
   + Propagation time:                       3926ps (55.7% logic, 44.3% route, logic stage 2)
   - Delay of the capturing clock:            999ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  3747ps

   Instance/Pin or Net Name             Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                             
   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   $auto$clkbufmap.cc:294:execute$2524  CLOCK-PORT    -                      -     launch     r               0                                                                                   
   $auto$clkbufmap.cc:294:execute$2524  Clock net    58            (fanout=37)        970                     -                                                                                   
   RBB_15/CLK                           RBB_6L       15  [TILE 0 0, RBB 28 26]          -     r             970                                                                                   
   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_15/DQ                            RBB_6L       15  [TILE 0 0, RBB 28 26]        800     r            1770     {inst54: $auto$ff.cc:266:slice$1874 (FD,site=dff)}                            
   mat_CLOCK                            Net           3             (fanout=1)       1157                     -                                                                                   
   RBB_15/D1                            RBB_6L       15  [TILE 0 0, RBB 28 26]          -     r            2927                                                                                   
   RBB_15/D                             RBB_6L       15  [TILE 0 0, RBB 28 26]        599     r            3526     {inst30: $abc$2507$lut$not$aiger2506$1 (LUT,site=dlut)}                       
   $0mat_CLOCK_reg[0:0]                 Net          39             (fanout=1)        584                     -                                                                                   
   RBB_9/O[0]                           IOB           9  [TILE 0 0, RBB 31 26]          -     r            4110     {inst79: mat_CLOCK_OUT (FD)} {(output_port) inst73: g_73_mat_CLOCK_obuf (IO)} 
   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_9/CLK                            IOB           9  [TILE 0 0, RBB 31 26]        786     r            4896                                                                                   
   $auto$clkbufmap.cc:294:execute$2524  Clock net    58            (fanout=37)       -999                     -                                                                                   
   $auto$clkbufmap.cc:294:execute$2524  CLOCK-PORT    -                      -    capture     r            3897                                                                                   
   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------













