
*** Running vivado
    with args -log system_microblaze_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_microblaze_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_microblaze_0_0.tcl -notrace
Command: synth_design -top system_microblaze_0_0 -part xc7s50csga324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11128 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 391.652 ; gain = 109.066
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_0' [c:/Test/Digilent_Preset_Designs/Test2/Arty-S7-50-base-rt/src/bd/system/ip/system_microblaze_0_0/synth/system_microblaze_0_0.vhd:190]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: system_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 1 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 1 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 1 - type: integer 
	Parameter C_USE_BARREL bound to: 1 - type: integer 
	Parameter C_USE_DIV bound to: 1 - type: integer 
	Parameter C_USE_HW_MUL bound to: 1 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 1 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 1 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 1 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 1 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 2 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 1 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 2 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 1 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 2 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000010001111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 1 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 15 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000010001111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 1 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 15 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 1 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at 'c:/Test/Digilent_Preset_Designs/Test2/Arty-S7-50-base-rt/src/bd/system/ipshared/4f30/hdl/microblaze_v10_0_vh_rfs.vhd:157134' bound to instance 'U0' of component 'MicroBlaze' [c:/Test/Digilent_Preset_Designs/Test2/Arty-S7-50-base-rt/src/bd/system/ip/system_microblaze_0_0/synth/system_microblaze_0_0.vhd:954]
INFO: [Synth 8-256] done synthesizing module 'system_microblaze_0_0' (67#1) [c:/Test/Digilent_Preset_Designs/Test2/Arty-S7-50-base-rt/src/bd/system/ip/system_microblaze_0_0/synth/system_microblaze_0_0.vhd:190]
WARNING: [Synth 8-3331] design MB_SRLC16E has unconnected port Config_Reset
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port TDI[7]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port TDI[6]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port TDI[5]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port TDI[4]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port TDI[3]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port TDI[2]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port TDI[1]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port Single_Step_N
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port Trace_Sel
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[7]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[6]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[5]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[4]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[3]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[2]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[1]
WARNING: [Synth 8-3331] design address_hit has unconnected port Trace_Sel
WARNING: [Synth 8-3331] design mb_sync_bit has unconnected port Scan_Reset_Sel
WARNING: [Synth 8-3331] design mb_sync_bit has unconnected port Scan_Reset
WARNING: [Synth 8-3331] design mb_sync_bit__parameterized4 has unconnected port Scan_Reset_Sel
WARNING: [Synth 8-3331] design mb_sync_bit__parameterized4 has unconnected port Scan_Reset
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1023]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1022]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1021]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1020]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1019]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1018]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1017]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1016]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1015]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1014]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1013]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1012]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1011]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1010]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1009]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1008]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1007]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1006]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1005]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1004]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1003]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1002]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1001]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1000]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[999]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[998]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[997]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[996]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[995]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[994]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[993]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[992]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[991]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[990]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[989]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[988]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[987]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[986]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[985]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[984]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[983]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[982]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[981]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[980]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[979]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[978]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[977]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[976]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[975]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[974]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[973]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[972]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[971]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[970]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[969]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[968]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[967]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[966]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[965]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[964]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[963]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[962]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[961]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[960]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[959]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[958]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[957]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[956]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[955]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[954]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[953]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[952]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[951]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[950]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[949]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[948]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[947]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[946]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 767.723 ; gain = 485.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 767.723 ; gain = 485.137
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 785 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Test/Digilent_Preset_Designs/Test2/Arty-S7-50-base-rt/src/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0_ooc_debug.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Test/Digilent_Preset_Designs/Test2/Arty-S7-50-base-rt/src/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0_ooc_debug.xdc] for cell 'U0'
Parsing XDC File [c:/Test/Digilent_Preset_Designs/Test2/Arty-S7-50-base-rt/src/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Test/Digilent_Preset_Designs/Test2/Arty-S7-50-base-rt/src/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Test/Digilent_Preset_Designs/Test2/Arty-S7-50-base-rt/src/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Test/Digilent_Preset_Designs/Test2/Arty-S7-50-base-rt/src/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Test/Digilent_Preset_Designs/Test2/Arty-S7-50-base-rt/src/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_microblaze_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_microblaze_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Test/Digilent_Preset_Designs/Test2/Arty-S7-50-base-rt/proj/base-rt.runs/system_microblaze_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Test/Digilent_Preset_Designs/Test2/Arty-S7-50-base-rt/proj/base-rt.runs/system_microblaze_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 509 instances were transformed.
  FDE => FDRE: 32 instances
  FDR => FDRE: 127 instances
  FDS => FDSE: 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  MULT_AND => LUT2: 1 instances
  MUXCY_L => MUXCY: 252 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.153 . Memory (MB): peak = 989.355 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:55 ; elapsed = 00:01:02 . Memory (MB): peak = 989.355 ; gain = 706.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:55 ; elapsed = 00:01:02 . Memory (MB): peak = 989.355 ; gain = 706.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Test/Digilent_Preset_Designs/Test2/Arty-S7-50-base-rt/proj/base-rt.runs/system_microblaze_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:02 . Memory (MB): peak = 989.355 ; gain = 706.770
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "EX_Pattern_Cmp_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ex_move_to_MSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_move_to_FSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_potential_exception" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "EX_Pattern_Cmp_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ex_move_to_MSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_move_to_FSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_potential_exception" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "of_Sel_SPR_ESR" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "of_Sel_SPR_EAR" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "of_Sel_SPR_EDR" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "of_Sel_SPR_BTR" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "of_Sel_SPR_MSR" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "EX_Sext_Op" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_res[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_res[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_res[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_res[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_idle_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Read_Data_Idle" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cache_state_reg' in module 'Icache'
INFO: [Synth 8-5544] ROM "req_cmd_done_occurred" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_idle_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Read_Data_Idle" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "w_fifo_almost_empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_data_last_word" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "last_outstanding_write_cmb2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "aw_w_fifo_almost_empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_fifo_almost_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_fifo_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_w_fifo_almost_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_w_fifo_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dbg_hit" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                             0000
     stream_wait_on_idle |                              001 |                             0001
        read_from_stream |                              010 |                             0010
     victim_wait_on_idle |                              011 |                             0011
       handle_victim_hit |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cache_state_reg' using encoding 'sequential' in module 'Icache'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:02 ; elapsed = 00:01:10 . Memory (MB): peak = 989.355 ; gain = 706.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 89    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	             4096 Bit    Registers := 1     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 48    
	               30 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 4     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 24    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 44    
	                1 Bit    Registers := 414   
+---Muxes : 
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 24    
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 12    
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 10    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 11    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   9 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 34    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 329   
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PC_Module_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PreFetch_Buffer_gti 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module jump_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Decode_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 167   
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 65    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 5     
Module Operand_Select_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 3     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module MB_MUXF7__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module count_leading_zeros 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module Shift_Logic_Module_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module mul_unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Barrel_Shifter_gti 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
Module Byte_Doublet_Handle_gti 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
Module Data_Flow_Logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module msr_reg_gti 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module exception_registers_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	               13 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Div_unit_gti 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 46    
Module stack_protection 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
Module Data_Flow_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module DAXI_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module cache_valid_bit_detect 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module Cache_Interface__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module comparator__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
Module Icache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               15 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   5 Input      1 Bit        Muxes := 7     
Module comparator 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
Module cache_valid_bit_detect__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module cachehit_detect 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Cache_Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   3 Input      1 Bit        Muxes := 1     
Module DCache_wb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               21 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 66    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 5     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module mb_sync_bit__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Debug 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 67    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 54    
	   5 Input      1 Bit        Muxes := 2     
Module MicroBlaze_GTi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Performance_Debug_Control.ex_watchpoint_brk_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_FPU_Op_reg[22]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Arith_Shift_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[9]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[10]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Exclusive_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_bt_hit_hold_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/ex_bt_hit_hold_reg)
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_info][14]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_info][13]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_info][12]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_info][11]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_info][10]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_info][9]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_info][8]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_info][7]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_info][6]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_info][5]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_info][4]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_info][3]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_info][2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_info][1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_info][0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_addr][8]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_addr][7]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_addr][6]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_addr][5]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_addr][4]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_addr][3]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_addr][2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_addr][1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_addr][0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[word_in_line][1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[word_in_line][0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/ex_is_fpu_instr_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Data_Flow_I/\Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[31] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_DCache.Using_WriteBack.DCache_wb_I1 /\Cache_Interface_I1/Using_AXI.Use_AXI_Write.write_exclusive_fail_i_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_DBUS.DAXI_Interface_I1/mem_access_failed_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Performance_Debug_Control.watchpoint_brk_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/\Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/\Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_DCache.Using_WriteBack.DCache_wb_I1 /read_exclusive_fail_1_reg)
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_DCache.Using_WriteBack.DCache_wb_I1 /\Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_DCache.Using_WriteBack.DCache_wb_I1 /\Cache_Interface_I1/Using_AXI.M_AXI_ARID_I_reg[0] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARBAR_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARBAR_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_ICache.ICache_I1 /\Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_ICache.ICache_I1 /\Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_ICache.ICache_I1 /\Cache_Interface_I1/Using_AXI.M_AXI_ARBURST_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_ICache.ICache_I1 /\Cache_Interface_I1/Using_AXI.M_AXI_ARID_I_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_DCache.Using_WriteBack.DCache_wb_I1 /\Using_Perf_1.mem_DCache_WT_Access_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_ICache.ICache_I1 /stream_hit_hold_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_ICache.ICache_I1 /victim_hit_hold_reg)
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_lsb_1_sel_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_msb_doublet_sel_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Serial_Dbg_Intf.status_reg_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/ex_Sel_SPR_EA_I_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4091] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4090] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4089] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4088] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4087] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4086] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4085] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4084] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4083] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4082] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4081] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4080] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4079] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4078] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4077] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4076] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4075] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4074] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4073] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4072] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4071] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4070] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4069] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4068] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4067] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4066] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4065] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4064] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4063] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4062] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4061] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4060] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4059] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4058] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4057] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4056] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4055] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4054] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4053] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4052] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4051] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4050] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4049] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4048] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4047] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4046] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4045] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4044] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4043] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4042] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4041] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4040] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4039] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4038] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4037] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4036] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4035] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4034] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4033] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4032] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4031] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4030] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4029] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4026] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4017] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[3228]' (FDR) to 'U0/LOCKSTEP_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2844]' (FDR) to 'U0/LOCKSTEP_Out_reg[2766]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2838]' (FDR) to 'U0/LOCKSTEP_Out_reg[2837]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2154]' (FDR) to 'U0/LOCKSTEP_Out_reg[2153]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2045]' (FDR) to 'U0/LOCKSTEP_Out_reg[1967]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2039]' (FDR) to 'U0/LOCKSTEP_Out_reg[2038]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[663]' (FDR) to 'U0/LOCKSTEP_Out_reg[497]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[662]' (FDR) to 'U0/LOCKSTEP_Out_reg[496]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[661]' (FDR) to 'U0/LOCKSTEP_Out_reg[495]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[660]' (FDR) to 'U0/LOCKSTEP_Out_reg[494]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[659]' (FDR) to 'U0/LOCKSTEP_Out_reg[493]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[658]' (FDR) to 'U0/LOCKSTEP_Out_reg[492]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[657]' (FDR) to 'U0/LOCKSTEP_Out_reg[491]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[656]' (FDR) to 'U0/LOCKSTEP_Out_reg[490]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[655]' (FDR) to 'U0/LOCKSTEP_Out_reg[489]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[654]' (FDR) to 'U0/LOCKSTEP_Out_reg[488]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[653]' (FDR) to 'U0/LOCKSTEP_Out_reg[487]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[652]' (FDR) to 'U0/LOCKSTEP_Out_reg[486]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[651]' (FDR) to 'U0/LOCKSTEP_Out_reg[485]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[650]' (FDR) to 'U0/LOCKSTEP_Out_reg[484]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[649]' (FDR) to 'U0/LOCKSTEP_Out_reg[483]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[648]' (FDR) to 'U0/LOCKSTEP_Out_reg[482]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[647]' (FDR) to 'U0/LOCKSTEP_Out_reg[481]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[646]' (FDR) to 'U0/LOCKSTEP_Out_reg[480]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[645]' (FDR) to 'U0/LOCKSTEP_Out_reg[479]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[644]' (FDR) to 'U0/LOCKSTEP_Out_reg[478]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[643]' (FDR) to 'U0/LOCKSTEP_Out_reg[477]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[642]' (FDR) to 'U0/LOCKSTEP_Out_reg[476]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[641]' (FDR) to 'U0/LOCKSTEP_Out_reg[475]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[640]' (FDR) to 'U0/LOCKSTEP_Out_reg[474]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[639]' (FDR) to 'U0/LOCKSTEP_Out_reg[473]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[638]' (FDR) to 'U0/LOCKSTEP_Out_reg[472]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[637]' (FDR) to 'U0/LOCKSTEP_Out_reg[471]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[636]' (FDR) to 'U0/LOCKSTEP_Out_reg[470]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[635]' (FDR) to 'U0/LOCKSTEP_Out_reg[469]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[634]' (FDR) to 'U0/LOCKSTEP_Out_reg[468]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[633]' (FDR) to 'U0/LOCKSTEP_Out_reg[467]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[632]' (FDR) to 'U0/LOCKSTEP_Out_reg[466]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[9]' (FDR) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_disable_interrupt_i_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Perf_1.mem_DCache_WT_Access_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/mem_wt_exclusive_data_written_reg'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2861]' (FDR) to 'U0/LOCKSTEP_Out_reg[2860]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2860]' (FDR) to 'U0/LOCKSTEP_Out_reg[2859]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2859]' (FDR) to 'U0/LOCKSTEP_Out_reg[2858]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2858]' (FDR) to 'U0/LOCKSTEP_Out_reg[2857]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2857]' (FDR) to 'U0/LOCKSTEP_Out_reg[2848]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (wb_exception_kind_i_reg[27]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_Sel_SPR_EA_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_Sign_Extend_Sel_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_Logic_Sel_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_move_to_FSR_instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_FPU_Op_reg[23]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_FPU_Op_reg[24]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_FPU_Cond_reg[25]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_FPU_Cond_reg[26]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_FPU_Cond_reg[27]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_start_fpu_i_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_Not_FPU_Instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_Sel_SPR_FSR_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_potential_exception_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_potential_exception_i_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_is_fpu_instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (wb_is_fpu_instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (WB_Sel_SPR_ESR_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (WB_Sel_SPR_EAR_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_Sel_SPR_EDR_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (WB_Sel_SPR_EDR_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_Sel_SPR_PVR_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (WB_Sel_SPR_PVR_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (WB_Sel_SPR_BTR_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (WB_Sel_SPR_SLR_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (WB_Sel_SPR_SHR_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_is_load_instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (WB_Sel_DataBus_Read_Data_i_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (WB_Sel_MEM_Res_i_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_is_mul_instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (wb_is_mul_instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_PVR_Select_reg[0]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_PVR_Select_reg[1]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_PVR_Select_reg[2]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_PVR_Select_reg[3]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (MEM_PVR_Select_reg[0]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (MEM_PVR_Select_reg[1]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (MEM_PVR_Select_reg[2]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (MEM_PVR_Select_reg[3]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_Sel_SPR_EA_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_jump_hit_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (Trace_WB_Jump_Hit_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_is_bs_instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (WB_Sel_EX_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_bt_hit_hold_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[31]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[17].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[18].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[19].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[20].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[21].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[27].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[31].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[29].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/wb_MSR_i_reg[17]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/wb_MSR_i_reg[18]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/wb_MSR_i_reg[19]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/wb_MSR_i_reg[20]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/wb_MSR_i_reg[21]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/wb_MSR_i_reg[27]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/wb_MSR_i_reg[31]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/wb_EDR_i_reg[0]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/wb_EDR_i_reg[1]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/wb_EDR_i_reg[2]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/wb_EDR_i_reg[3]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/wb_EDR_i_reg[4]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/wb_EDR_i_reg[5]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/wb_EDR_i_reg[6]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/wb_EDR_i_reg[7]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/wb_EDR_i_reg[8]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/wb_EDR_i_reg[9]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/wb_EDR_i_reg[10]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/wb_EDR_i_reg[11]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/wb_EDR_i_reg[12]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/wb_EDR_i_reg[13]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/wb_EDR_i_reg[14]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/wb_EDR_i_reg[15]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/wb_EDR_i_reg[16]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/wb_EDR_i_reg[17]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/wb_EDR_i_reg[18]) is unused and will be removed from module Data_Flow_gti.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:01:38 . Memory (MB): peak = 989.355 ; gain = 706.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:48 ; elapsed = 00:01:56 . Memory (MB): peak = 989.355 ; gain = 706.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:51 ; elapsed = 00:02:00 . Memory (MB): peak = 989.355 ; gain = 706.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:57 ; elapsed = 00:02:05 . Memory (MB): peak = 1010.688 ; gain = 728.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:58 ; elapsed = 00:02:07 . Memory (MB): peak = 1010.688 ; gain = 728.102
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:58 ; elapsed = 00:02:07 . Memory (MB): peak = 1010.688 ; gain = 728.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:59 ; elapsed = 00:02:08 . Memory (MB): peak = 1010.688 ; gain = 728.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:00 ; elapsed = 00:02:08 . Memory (MB): peak = 1010.688 ; gain = 728.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:00 ; elapsed = 00:02:08 . Memory (MB): peak = 1010.688 ; gain = 728.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:00 ; elapsed = 00:02:08 . Memory (MB): peak = 1010.688 ; gain = 728.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|MicroBlaze  | MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[0] | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
+------------+--------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-----------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | PC_Buffer_reg[3]                              | 4      | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__1     | ibuffer_reg[3]                                | 4      | 44         | 44     | 0       | 0      | 0      | 0      | 
|dsrl__2     | Using_AXI.r_fifo_mem_reg[15]                  | 16     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__3     | Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15] | 16     | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__4     | Using_AXI.r_fifo_mem_reg[15]                  | 16     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__5     | Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15]   | 16     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__6     | Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15]    | 16     | 32         | 32     | 0       | 0      | 0      | 0      | 
+------------+-----------------------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |AND2B1L    |     2|
|2     |CARRY4     |    25|
|3     |DSP48E1    |     1|
|4     |DSP48E1_1  |     1|
|5     |DSP48E1_2  |     1|
|6     |LUT1       |    34|
|7     |LUT2       |   179|
|8     |LUT3       |   502|
|9     |LUT4       |   345|
|10    |LUT5       |   503|
|11    |LUT6       |   870|
|12    |LUT6_2     |    80|
|13    |MULT_AND   |     1|
|14    |MUXCY_L    |   248|
|15    |MUXF7      |   116|
|16    |RAM32M     |    16|
|17    |RAMB36E1   |     2|
|18    |RAMB36E1_1 |     4|
|19    |SRL16E     |   175|
|20    |SRLC16E    |    16|
|21    |SRLC32E    |     1|
|22    |XORCY      |   158|
|23    |FDCE       |   147|
|24    |FDE        |    32|
|25    |FDR        |   101|
|26    |FDRE       |  2428|
|27    |FDS        |     1|
|28    |FDSE       |   164|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------------------+---------------------------------------+------+
|      |Instance                                                                         |Module                                 |Cells |
+------+---------------------------------------------------------------------------------+---------------------------------------+------+
|1     |top                                                                              |                                       |  6153|
|2     |  U0                                                                             |MicroBlaze                             |  6153|
|3     |    MicroBlaze_Core_I                                                            |MicroBlaze_Core                        |  5628|
|4     |      \Performance.Core                                                          |MicroBlaze_GTi                         |  5615|
|5     |        Data_Flow_I                                                              |Data_Flow_gti                          |  2024|
|6     |          ALU_I                                                                  |ALU                                    |   110|
|7     |            \Use_Carry_Decoding.CarryIn_MUXCY                                    |MB_MUXCY_723                           |     1|
|8     |            \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                   |ALU_Bit__parameterized2                |     9|
|9     |              \Last_Bit.I_ALU_LUT_2                                              |MB_LUT4                                |     1|
|10    |              \Last_Bit.I_ALU_LUT_V5                                             |MB_LUT6__parameterized12               |     1|
|11    |              \Last_Bit.MULT_AND_I                                               |MB_MULT_AND                            |     1|
|12    |              \Last_Bit.MUXCY_XOR_I                                              |MB_MUXCY_XORCY_815                     |     5|
|13    |              \Last_Bit.Pre_MUXCY_I                                              |MB_MUXCY_816                           |     1|
|14    |            \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                  |ALU_Bit                                |     3|
|15    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_813                          |     1|
|16    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_814                     |     2|
|17    |            \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                  |ALU_Bit_724                            |     3|
|18    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_811                          |     1|
|19    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_812                     |     2|
|20    |            \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                  |ALU_Bit_725                            |     3|
|21    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_809                          |     1|
|22    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_810                     |     2|
|23    |            \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                  |ALU_Bit_726                            |     3|
|24    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_807                          |     1|
|25    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_808                     |     2|
|26    |            \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                  |ALU_Bit_727                            |     3|
|27    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_805                          |     1|
|28    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_806                     |     2|
|29    |            \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                  |ALU_Bit_728                            |     3|
|30    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_803                          |     1|
|31    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_804                     |     2|
|32    |            \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                  |ALU_Bit_729                            |     3|
|33    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_801                          |     1|
|34    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_802                     |     2|
|35    |            \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                  |ALU_Bit_730                            |     3|
|36    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_799                          |     1|
|37    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_800                     |     2|
|38    |            \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                  |ALU_Bit_731                            |     3|
|39    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_797                          |     1|
|40    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_798                     |     2|
|41    |            \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                  |ALU_Bit_732                            |     5|
|42    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_795                          |     1|
|43    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_796                     |     4|
|44    |            \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                   |ALU_Bit_733                            |     3|
|45    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_793                          |     1|
|46    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_794                     |     2|
|47    |            \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                  |ALU_Bit_734                            |     3|
|48    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_791                          |     1|
|49    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_792                     |     2|
|50    |            \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                  |ALU_Bit_735                            |     3|
|51    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_789                          |     1|
|52    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_790                     |     2|
|53    |            \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                  |ALU_Bit_736                            |     4|
|54    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_787                          |     1|
|55    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_788                     |     3|
|56    |            \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                  |ALU_Bit_737                            |     3|
|57    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_785                          |     1|
|58    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_786                     |     2|
|59    |            \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                  |ALU_Bit_738                            |     3|
|60    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_783                          |     1|
|61    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_784                     |     2|
|62    |            \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                  |ALU_Bit_739                            |     4|
|63    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_781                          |     1|
|64    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_782                     |     3|
|65    |            \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                  |ALU_Bit_740                            |     3|
|66    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_779                          |     1|
|67    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_780                     |     2|
|68    |            \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                  |ALU_Bit_741                            |     3|
|69    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_777                          |     1|
|70    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_778                     |     2|
|71    |            \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                  |ALU_Bit_742                            |     5|
|72    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_775                          |     1|
|73    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_776                     |     4|
|74    |            \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                  |ALU_Bit_743                            |     3|
|75    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_773                          |     1|
|76    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_774                     |     2|
|77    |            \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                   |ALU_Bit_744                            |     3|
|78    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_771                          |     1|
|79    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_772                     |     2|
|80    |            \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                  |ALU_Bit_745                            |     3|
|81    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_769                          |     1|
|82    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_770                     |     2|
|83    |            \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                  |ALU_Bit_746                            |     3|
|84    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_767                          |     1|
|85    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_768                     |     2|
|86    |            \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                   |ALU_Bit_747                            |     3|
|87    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_765                          |     1|
|88    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_766                     |     2|
|89    |            \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                   |ALU_Bit_748                            |     3|
|90    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_763                          |     1|
|91    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_764                     |     2|
|92    |            \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                   |ALU_Bit_749                            |     3|
|93    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_761                          |     1|
|94    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_762                     |     2|
|95    |            \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                   |ALU_Bit_750                            |     3|
|96    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_759                          |     1|
|97    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_760                     |     2|
|98    |            \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                   |ALU_Bit_751                            |     3|
|99    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_757                          |     1|
|100   |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_758                     |     2|
|101   |            \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                   |ALU_Bit_752                            |     3|
|102   |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_755                          |     1|
|103   |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_756                     |     2|
|104   |            \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                   |ALU_Bit_753                            |     3|
|105   |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2                              |     1|
|106   |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_754                     |     2|
|107   |          Barrel_Shifter_I                                                       |Barrel_Shifter_gti                     |   195|
|108   |            \Use_HW_BS.Using_BitField.Res_Bits[0].MEM_Res_LUT6                   |MB_LUT6__parameterized26               |     1|
|109   |            \Use_HW_BS.Using_BitField.Res_Bits[10].MEM_Res_LUT6                  |MB_LUT6__parameterized26_692           |     1|
|110   |            \Use_HW_BS.Using_BitField.Res_Bits[11].MEM_Res_LUT6                  |MB_LUT6__parameterized26_693           |     1|
|111   |            \Use_HW_BS.Using_BitField.Res_Bits[12].MEM_Res_LUT6                  |MB_LUT6__parameterized26_694           |     1|
|112   |            \Use_HW_BS.Using_BitField.Res_Bits[13].MEM_Res_LUT6                  |MB_LUT6__parameterized26_695           |     1|
|113   |            \Use_HW_BS.Using_BitField.Res_Bits[14].MEM_Res_LUT6                  |MB_LUT6__parameterized26_696           |     1|
|114   |            \Use_HW_BS.Using_BitField.Res_Bits[15].MEM_Res_LUT6                  |MB_LUT6__parameterized26_697           |     1|
|115   |            \Use_HW_BS.Using_BitField.Res_Bits[16].MEM_Res_LUT6                  |MB_LUT6__parameterized26_698           |     3|
|116   |            \Use_HW_BS.Using_BitField.Res_Bits[17].MEM_Res_LUT6                  |MB_LUT6__parameterized26_699           |     3|
|117   |            \Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6                  |MB_LUT6__parameterized26_700           |     3|
|118   |            \Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6                  |MB_LUT6__parameterized26_701           |     3|
|119   |            \Use_HW_BS.Using_BitField.Res_Bits[1].MEM_Res_LUT6                   |MB_LUT6__parameterized26_702           |     1|
|120   |            \Use_HW_BS.Using_BitField.Res_Bits[20].MEM_Res_LUT6                  |MB_LUT6__parameterized26_703           |     3|
|121   |            \Use_HW_BS.Using_BitField.Res_Bits[21].MEM_Res_LUT6                  |MB_LUT6__parameterized26_704           |     3|
|122   |            \Use_HW_BS.Using_BitField.Res_Bits[22].MEM_Res_LUT6                  |MB_LUT6__parameterized26_705           |     3|
|123   |            \Use_HW_BS.Using_BitField.Res_Bits[23].MEM_Res_LUT6                  |MB_LUT6__parameterized26_706           |     3|
|124   |            \Use_HW_BS.Using_BitField.Res_Bits[24].MEM_Res_LUT6                  |MB_LUT6__parameterized26_707           |     3|
|125   |            \Use_HW_BS.Using_BitField.Res_Bits[25].MEM_Res_LUT6                  |MB_LUT6__parameterized26_708           |     3|
|126   |            \Use_HW_BS.Using_BitField.Res_Bits[26].MEM_Res_LUT6                  |MB_LUT6__parameterized26_709           |     3|
|127   |            \Use_HW_BS.Using_BitField.Res_Bits[27].MEM_Res_LUT6                  |MB_LUT6__parameterized26_710           |     3|
|128   |            \Use_HW_BS.Using_BitField.Res_Bits[28].MEM_Res_LUT6                  |MB_LUT6__parameterized26_711           |     3|
|129   |            \Use_HW_BS.Using_BitField.Res_Bits[29].MEM_Res_LUT6                  |MB_LUT6__parameterized26_712           |     3|
|130   |            \Use_HW_BS.Using_BitField.Res_Bits[2].MEM_Res_LUT6                   |MB_LUT6__parameterized26_713           |     1|
|131   |            \Use_HW_BS.Using_BitField.Res_Bits[30].MEM_Res_LUT6                  |MB_LUT6__parameterized26_714           |     3|
|132   |            \Use_HW_BS.Using_BitField.Res_Bits[31].MEM_Res_LUT6                  |MB_LUT6__parameterized26_715           |     3|
|133   |            \Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6                   |MB_LUT6__parameterized26_716           |     1|
|134   |            \Use_HW_BS.Using_BitField.Res_Bits[4].MEM_Res_LUT6                   |MB_LUT6__parameterized26_717           |     1|
|135   |            \Use_HW_BS.Using_BitField.Res_Bits[5].MEM_Res_LUT6                   |MB_LUT6__parameterized26_718           |     1|
|136   |            \Use_HW_BS.Using_BitField.Res_Bits[6].MEM_Res_LUT6                   |MB_LUT6__parameterized26_719           |     1|
|137   |            \Use_HW_BS.Using_BitField.Res_Bits[7].MEM_Res_LUT6                   |MB_LUT6__parameterized26_720           |     1|
|138   |            \Use_HW_BS.Using_BitField.Res_Bits[8].MEM_Res_LUT6                   |MB_LUT6__parameterized26_721           |     1|
|139   |            \Use_HW_BS.Using_BitField.Res_Bits[9].MEM_Res_LUT6                   |MB_LUT6__parameterized26_722           |     1|
|140   |          Byte_Doublet_Handle_gti_I                                              |Byte_Doublet_Handle_gti                |    86|
|141   |          Data_Flow_Logic_I                                                      |Data_Flow_Logic                        |    88|
|142   |            \Gen_Bits[0].MEM_EX_Result_Inst                                      |MB_FDRE_660                            |     1|
|143   |            \Gen_Bits[10].MEM_EX_Result_Inst                                     |MB_FDRE_661                            |     2|
|144   |            \Gen_Bits[11].MEM_EX_Result_Inst                                     |MB_FDRE_662                            |     2|
|145   |            \Gen_Bits[12].MEM_EX_Result_Inst                                     |MB_FDRE_663                            |     2|
|146   |            \Gen_Bits[13].MEM_EX_Result_Inst                                     |MB_FDRE_664                            |     2|
|147   |            \Gen_Bits[14].MEM_EX_Result_Inst                                     |MB_FDRE_665                            |     2|
|148   |            \Gen_Bits[15].MEM_EX_Result_Inst                                     |MB_FDRE_666                            |     2|
|149   |            \Gen_Bits[16].MEM_EX_Result_Inst                                     |MB_FDRE_667                            |     2|
|150   |            \Gen_Bits[17].MEM_EX_Result_Inst                                     |MB_FDRE_668                            |     2|
|151   |            \Gen_Bits[18].MEM_EX_Result_Inst                                     |MB_FDRE_669                            |     2|
|152   |            \Gen_Bits[19].MEM_EX_Result_Inst                                     |MB_FDRE_670                            |     2|
|153   |            \Gen_Bits[1].MEM_EX_Result_Inst                                      |MB_FDRE_671                            |     2|
|154   |            \Gen_Bits[20].MEM_EX_Result_Inst                                     |MB_FDRE_672                            |     2|
|155   |            \Gen_Bits[21].MEM_EX_Result_Inst                                     |MB_FDRE_673                            |     2|
|156   |            \Gen_Bits[22].MEM_EX_Result_Inst                                     |MB_FDRE_674                            |     1|
|157   |            \Gen_Bits[23].MEM_EX_Result_Inst                                     |MB_FDRE_675                            |     1|
|158   |            \Gen_Bits[24].MEM_EX_Result_Inst                                     |MB_FDRE_676                            |     1|
|159   |            \Gen_Bits[25].MEM_EX_Result_Inst                                     |MB_FDRE_677                            |     1|
|160   |            \Gen_Bits[26].MEM_EX_Result_Inst                                     |MB_FDRE_678                            |     1|
|161   |            \Gen_Bits[27].MEM_EX_Result_Inst                                     |MB_FDRE_679                            |     2|
|162   |            \Gen_Bits[28].MEM_EX_Result_Inst                                     |MB_FDRE_680                            |     1|
|163   |            \Gen_Bits[29].MEM_EX_Result_Inst                                     |MB_FDRE_681                            |     1|
|164   |            \Gen_Bits[2].MEM_EX_Result_Inst                                      |MB_FDRE_682                            |     2|
|165   |            \Gen_Bits[30].MEM_EX_Result_Inst                                     |MB_FDRE_683                            |     1|
|166   |            \Gen_Bits[31].MEM_EX_Result_Inst                                     |MB_FDRE_684                            |     2|
|167   |            \Gen_Bits[3].MEM_EX_Result_Inst                                      |MB_FDRE_685                            |     2|
|168   |            \Gen_Bits[4].MEM_EX_Result_Inst                                      |MB_FDRE_686                            |     2|
|169   |            \Gen_Bits[5].MEM_EX_Result_Inst                                      |MB_FDRE_687                            |     2|
|170   |            \Gen_Bits[6].MEM_EX_Result_Inst                                      |MB_FDRE_688                            |     2|
|171   |            \Gen_Bits[7].MEM_EX_Result_Inst                                      |MB_FDRE_689                            |     2|
|172   |            \Gen_Bits[8].MEM_EX_Result_Inst                                      |MB_FDRE_690                            |     2|
|173   |            \Gen_Bits[9].MEM_EX_Result_Inst                                      |MB_FDRE_691                            |     2|
|174   |          MUL_Unit_I                                                             |mul_unit                               |    20|
|175   |            \Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2         |dsp_module__parameterized1             |     1|
|176   |              \Using_DSP48E1.DSP48E1_I1                                          |MB_DSP48E1__parameterized1             |     1|
|177   |            \Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3         |dsp_module__parameterized3             |     1|
|178   |              \Using_DSP48E1.DSP48E1_I1                                          |MB_DSP48E1__parameterized3             |     1|
|179   |            \Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                  |dsp_module                             |     1|
|180   |              \Using_DSP48E1.DSP48E1_I1                                          |MB_DSP48E1                             |     1|
|181   |          Operand_Select_I                                                       |Operand_Select_gti                     |   460|
|182   |            \Gen_Bit[0].MUXF7_I1                                                 |MB_MUXF7_628                           |     2|
|183   |            \Gen_Bit[10].MUXF7_I1                                                |MB_MUXF7_629                           |     5|
|184   |            \Gen_Bit[11].MUXF7_I1                                                |MB_MUXF7_630                           |     5|
|185   |            \Gen_Bit[12].MUXF7_I1                                                |MB_MUXF7_631                           |     5|
|186   |            \Gen_Bit[13].MUXF7_I1                                                |MB_MUXF7_632                           |     5|
|187   |            \Gen_Bit[14].MUXF7_I1                                                |MB_MUXF7_633                           |     5|
|188   |            \Gen_Bit[15].MUXF7_I1                                                |MB_MUXF7_634                           |     5|
|189   |            \Gen_Bit[16].MUXF7_I1                                                |MB_MUXF7_635                           |     5|
|190   |            \Gen_Bit[17].MUXF7_I1                                                |MB_MUXF7_636                           |     2|
|191   |            \Gen_Bit[18].MUXF7_I1                                                |MB_MUXF7_637                           |     2|
|192   |            \Gen_Bit[19].MUXF7_I1                                                |MB_MUXF7_638                           |     2|
|193   |            \Gen_Bit[1].MUXF7_I1                                                 |MB_MUXF7_639                           |     5|
|194   |            \Gen_Bit[20].MUXF7_I1                                                |MB_MUXF7_640                           |     2|
|195   |            \Gen_Bit[21].MUXF7_I1                                                |MB_MUXF7_641                           |     2|
|196   |            \Gen_Bit[22].MUXF7_I1                                                |MB_MUXF7_642                           |     2|
|197   |            \Gen_Bit[23].MUXF7_I1                                                |MB_MUXF7_643                           |     2|
|198   |            \Gen_Bit[24].MUXF7_I1                                                |MB_MUXF7_644                           |     2|
|199   |            \Gen_Bit[25].MUXF7_I1                                                |MB_MUXF7_645                           |     2|
|200   |            \Gen_Bit[26].MUXF7_I1                                                |MB_MUXF7_646                           |     3|
|201   |            \Gen_Bit[27].MUXF7_I1                                                |MB_MUXF7_647                           |     3|
|202   |            \Gen_Bit[28].MUXF7_I1                                                |MB_MUXF7_648                           |     2|
|203   |            \Gen_Bit[29].MUXF7_I1                                                |MB_MUXF7_649                           |    18|
|204   |            \Gen_Bit[2].MUXF7_I1                                                 |MB_MUXF7_650                           |     5|
|205   |            \Gen_Bit[30].MUXF7_I1                                                |MB_MUXF7_651                           |     9|
|206   |            \Gen_Bit[31].MUXF7_I1                                                |MB_MUXF7_652                           |     9|
|207   |            \Gen_Bit[3].MUXF7_I1                                                 |MB_MUXF7_653                           |     5|
|208   |            \Gen_Bit[4].MUXF7_I1                                                 |MB_MUXF7_654                           |     5|
|209   |            \Gen_Bit[5].MUXF7_I1                                                 |MB_MUXF7_655                           |     5|
|210   |            \Gen_Bit[6].MUXF7_I1                                                 |MB_MUXF7_656                           |     5|
|211   |            \Gen_Bit[7].MUXF7_I1                                                 |MB_MUXF7_657                           |     5|
|212   |            \Gen_Bit[8].MUXF7_I1                                                 |MB_MUXF7_658                           |     5|
|213   |            \Gen_Bit[9].MUXF7_I1                                                 |MB_MUXF7_659                           |     5|
|214   |          Register_File_I                                                        |Register_File_gti                      |    60|
|215   |            \Using_LUT6.All_RAM32M[0].ram32m_i                                   |MB_RAM32M                              |     3|
|216   |            \Using_LUT6.All_RAM32M[10].ram32m_i                                  |MB_RAM32M_613                          |     5|
|217   |            \Using_LUT6.All_RAM32M[11].ram32m_i                                  |MB_RAM32M_614                          |     1|
|218   |            \Using_LUT6.All_RAM32M[12].ram32m_i                                  |MB_RAM32M_615                          |     1|
|219   |            \Using_LUT6.All_RAM32M[13].ram32m_i                                  |MB_RAM32M_616                          |     3|
|220   |            \Using_LUT6.All_RAM32M[14].ram32m_i                                  |MB_RAM32M_617                          |     1|
|221   |            \Using_LUT6.All_RAM32M[15].ram32m_i                                  |MB_RAM32M_618                          |     1|
|222   |            \Using_LUT6.All_RAM32M[1].ram32m_i                                   |MB_RAM32M_619                          |     5|
|223   |            \Using_LUT6.All_RAM32M[2].ram32m_i                                   |MB_RAM32M_620                          |     5|
|224   |            \Using_LUT6.All_RAM32M[3].ram32m_i                                   |MB_RAM32M_621                          |     5|
|225   |            \Using_LUT6.All_RAM32M[4].ram32m_i                                   |MB_RAM32M_622                          |     5|
|226   |            \Using_LUT6.All_RAM32M[5].ram32m_i                                   |MB_RAM32M_623                          |     5|
|227   |            \Using_LUT6.All_RAM32M[6].ram32m_i                                   |MB_RAM32M_624                          |     5|
|228   |            \Using_LUT6.All_RAM32M[7].ram32m_i                                   |MB_RAM32M_625                          |     5|
|229   |            \Using_LUT6.All_RAM32M[8].ram32m_i                                   |MB_RAM32M_626                          |     5|
|230   |            \Using_LUT6.All_RAM32M[9].ram32m_i                                   |MB_RAM32M_627                          |     5|
|231   |          Shift_Logic_Module_I                                                   |Shift_Logic_Module_gti                 |     0|
|232   |          \Using_DAXI_ALU_Carry.Direct_MUXCY_I                                   |MB_MUXCY_380                           |     1|
|233   |          \Using_DAXI_ALU_Carry.Post_MUXCY_I                                     |MB_MUXCY_381                           |     1|
|234   |          \Using_DAXI_ALU_Carry.direct_lut_INST                                  |MB_LUT6_2__parameterized1              |     1|
|235   |          \Using_Div_Unit.Div_unit_I1                                            |Div_unit_gti                           |   329|
|236   |            \FPGA_Impl1.D_Handle[0].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_518                     |     1|
|237   |            \FPGA_Impl1.D_Handle[10].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_519                     |     2|
|238   |            \FPGA_Impl1.D_Handle[11].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_520                     |     2|
|239   |            \FPGA_Impl1.D_Handle[12].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_521                     |     2|
|240   |            \FPGA_Impl1.D_Handle[13].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_522                     |     2|
|241   |            \FPGA_Impl1.D_Handle[14].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_523                     |     2|
|242   |            \FPGA_Impl1.D_Handle[15].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_524                     |     2|
|243   |            \FPGA_Impl1.D_Handle[16].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_525                     |     2|
|244   |            \FPGA_Impl1.D_Handle[17].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_526                     |     2|
|245   |            \FPGA_Impl1.D_Handle[18].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_527                     |     2|
|246   |            \FPGA_Impl1.D_Handle[19].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_528                     |     2|
|247   |            \FPGA_Impl1.D_Handle[1].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_529                     |     2|
|248   |            \FPGA_Impl1.D_Handle[20].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_530                     |     2|
|249   |            \FPGA_Impl1.D_Handle[21].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_531                     |     2|
|250   |            \FPGA_Impl1.D_Handle[22].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_532                     |     2|
|251   |            \FPGA_Impl1.D_Handle[23].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_533                     |     2|
|252   |            \FPGA_Impl1.D_Handle[24].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_534                     |     2|
|253   |            \FPGA_Impl1.D_Handle[25].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_535                     |     2|
|254   |            \FPGA_Impl1.D_Handle[26].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_536                     |     2|
|255   |            \FPGA_Impl1.D_Handle[27].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_537                     |     2|
|256   |            \FPGA_Impl1.D_Handle[28].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_538                     |     2|
|257   |            \FPGA_Impl1.D_Handle[29].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_539                     |     2|
|258   |            \FPGA_Impl1.D_Handle[2].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_540                     |     2|
|259   |            \FPGA_Impl1.D_Handle[30].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_541                     |     2|
|260   |            \FPGA_Impl1.D_Handle[31].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_542                     |     2|
|261   |            \FPGA_Impl1.D_Handle[3].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_543                     |     2|
|262   |            \FPGA_Impl1.D_Handle[4].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_544                     |     2|
|263   |            \FPGA_Impl1.D_Handle[5].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_545                     |     2|
|264   |            \FPGA_Impl1.D_Handle[6].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_546                     |     2|
|265   |            \FPGA_Impl1.D_Handle[7].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_547                     |     2|
|266   |            \FPGA_Impl1.D_Handle[8].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_548                     |     2|
|267   |            \FPGA_Impl1.D_Handle[9].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_549                     |     2|
|268   |            \FPGA_Impl2.New_Q_Handle[0].MUXCY_XOR_I                              |MB_MUXCY_XORCY_550                     |     4|
|269   |            \FPGA_Impl2.New_Q_Handle[0].New_Q_LUT4                               |MB_LUT4__parameterized1                |     1|
|270   |            \FPGA_Impl2.New_Q_Handle[10].MUXCY_XOR_I                             |MB_MUXCY_XORCY_551                     |     2|
|271   |            \FPGA_Impl2.New_Q_Handle[10].New_Q_LUT4                              |MB_LUT4__parameterized1_552            |     1|
|272   |            \FPGA_Impl2.New_Q_Handle[11].MUXCY_XOR_I                             |MB_MUXCY_XORCY_553                     |     2|
|273   |            \FPGA_Impl2.New_Q_Handle[11].New_Q_LUT4                              |MB_LUT4__parameterized1_554            |     1|
|274   |            \FPGA_Impl2.New_Q_Handle[12].MUXCY_XOR_I                             |MB_MUXCY_XORCY_555                     |     2|
|275   |            \FPGA_Impl2.New_Q_Handle[12].New_Q_LUT4                              |MB_LUT4__parameterized1_556            |     1|
|276   |            \FPGA_Impl2.New_Q_Handle[13].MUXCY_XOR_I                             |MB_MUXCY_XORCY_557                     |     2|
|277   |            \FPGA_Impl2.New_Q_Handle[13].New_Q_LUT4                              |MB_LUT4__parameterized1_558            |     1|
|278   |            \FPGA_Impl2.New_Q_Handle[14].MUXCY_XOR_I                             |MB_MUXCY_XORCY_559                     |     2|
|279   |            \FPGA_Impl2.New_Q_Handle[14].New_Q_LUT4                              |MB_LUT4__parameterized1_560            |     1|
|280   |            \FPGA_Impl2.New_Q_Handle[15].MUXCY_XOR_I                             |MB_MUXCY_XORCY_561                     |     2|
|281   |            \FPGA_Impl2.New_Q_Handle[15].New_Q_LUT4                              |MB_LUT4__parameterized1_562            |     1|
|282   |            \FPGA_Impl2.New_Q_Handle[16].MUXCY_XOR_I                             |MB_MUXCY_XORCY_563                     |     2|
|283   |            \FPGA_Impl2.New_Q_Handle[16].New_Q_LUT4                              |MB_LUT4__parameterized1_564            |     1|
|284   |            \FPGA_Impl2.New_Q_Handle[17].MUXCY_XOR_I                             |MB_MUXCY_XORCY_565                     |     2|
|285   |            \FPGA_Impl2.New_Q_Handle[17].New_Q_LUT4                              |MB_LUT4__parameterized1_566            |     1|
|286   |            \FPGA_Impl2.New_Q_Handle[18].MUXCY_XOR_I                             |MB_MUXCY_XORCY_567                     |     2|
|287   |            \FPGA_Impl2.New_Q_Handle[18].New_Q_LUT4                              |MB_LUT4__parameterized1_568            |     1|
|288   |            \FPGA_Impl2.New_Q_Handle[19].MUXCY_XOR_I                             |MB_MUXCY_XORCY_569                     |     2|
|289   |            \FPGA_Impl2.New_Q_Handle[19].New_Q_LUT4                              |MB_LUT4__parameterized1_570            |     1|
|290   |            \FPGA_Impl2.New_Q_Handle[1].MUXCY_XOR_I                              |MB_MUXCY_XORCY_571                     |     2|
|291   |            \FPGA_Impl2.New_Q_Handle[1].New_Q_LUT4                               |MB_LUT4__parameterized1_572            |     1|
|292   |            \FPGA_Impl2.New_Q_Handle[20].MUXCY_XOR_I                             |MB_MUXCY_XORCY_573                     |     2|
|293   |            \FPGA_Impl2.New_Q_Handle[20].New_Q_LUT4                              |MB_LUT4__parameterized1_574            |     1|
|294   |            \FPGA_Impl2.New_Q_Handle[21].MUXCY_XOR_I                             |MB_MUXCY_XORCY_575                     |     2|
|295   |            \FPGA_Impl2.New_Q_Handle[21].New_Q_LUT4                              |MB_LUT4__parameterized1_576            |     1|
|296   |            \FPGA_Impl2.New_Q_Handle[22].MUXCY_XOR_I                             |MB_MUXCY_XORCY_577                     |     2|
|297   |            \FPGA_Impl2.New_Q_Handle[22].New_Q_LUT4                              |MB_LUT4__parameterized1_578            |     1|
|298   |            \FPGA_Impl2.New_Q_Handle[23].MUXCY_XOR_I                             |MB_MUXCY_XORCY_579                     |     2|
|299   |            \FPGA_Impl2.New_Q_Handle[23].New_Q_LUT4                              |MB_LUT4__parameterized1_580            |     1|
|300   |            \FPGA_Impl2.New_Q_Handle[24].MUXCY_XOR_I                             |MB_MUXCY_XORCY_581                     |     2|
|301   |            \FPGA_Impl2.New_Q_Handle[24].New_Q_LUT4                              |MB_LUT4__parameterized1_582            |     1|
|302   |            \FPGA_Impl2.New_Q_Handle[25].MUXCY_XOR_I                             |MB_MUXCY_XORCY_583                     |     2|
|303   |            \FPGA_Impl2.New_Q_Handle[25].New_Q_LUT4                              |MB_LUT4__parameterized1_584            |     1|
|304   |            \FPGA_Impl2.New_Q_Handle[26].MUXCY_XOR_I                             |MB_MUXCY_XORCY_585                     |     2|
|305   |            \FPGA_Impl2.New_Q_Handle[26].New_Q_LUT4                              |MB_LUT4__parameterized1_586            |     1|
|306   |            \FPGA_Impl2.New_Q_Handle[27].MUXCY_XOR_I                             |MB_MUXCY_XORCY_587                     |     2|
|307   |            \FPGA_Impl2.New_Q_Handle[27].New_Q_LUT4                              |MB_LUT4__parameterized1_588            |     1|
|308   |            \FPGA_Impl2.New_Q_Handle[28].MUXCY_XOR_I                             |MB_MUXCY_XORCY_589                     |     2|
|309   |            \FPGA_Impl2.New_Q_Handle[28].New_Q_LUT4                              |MB_LUT4__parameterized1_590            |     1|
|310   |            \FPGA_Impl2.New_Q_Handle[29].MUXCY_XOR_I                             |MB_MUXCY_XORCY_591                     |     2|
|311   |            \FPGA_Impl2.New_Q_Handle[29].New_Q_LUT4                              |MB_LUT4__parameterized1_592            |     1|
|312   |            \FPGA_Impl2.New_Q_Handle[2].MUXCY_XOR_I                              |MB_MUXCY_XORCY_593                     |     2|
|313   |            \FPGA_Impl2.New_Q_Handle[2].New_Q_LUT4                               |MB_LUT4__parameterized1_594            |     1|
|314   |            \FPGA_Impl2.New_Q_Handle[30].MUXCY_XOR_I                             |MB_MUXCY_XORCY_595                     |     2|
|315   |            \FPGA_Impl2.New_Q_Handle[30].New_Q_LUT4                              |MB_LUT4__parameterized1_596            |     1|
|316   |            \FPGA_Impl2.New_Q_Handle[31].MUXCY_XOR_I                             |MB_MUXCY_XORCY_597                     |     3|
|317   |            \FPGA_Impl2.New_Q_Handle[31].New_Q_LUT4                              |MB_LUT4__parameterized1_598            |     1|
|318   |            \FPGA_Impl2.New_Q_Handle[3].MUXCY_XOR_I                              |MB_MUXCY_XORCY_599                     |     2|
|319   |            \FPGA_Impl2.New_Q_Handle[3].New_Q_LUT4                               |MB_LUT4__parameterized1_600            |     1|
|320   |            \FPGA_Impl2.New_Q_Handle[4].MUXCY_XOR_I                              |MB_MUXCY_XORCY_601                     |     2|
|321   |            \FPGA_Impl2.New_Q_Handle[4].New_Q_LUT4                               |MB_LUT4__parameterized1_602            |     1|
|322   |            \FPGA_Impl2.New_Q_Handle[5].MUXCY_XOR_I                              |MB_MUXCY_XORCY_603                     |     2|
|323   |            \FPGA_Impl2.New_Q_Handle[5].New_Q_LUT4                               |MB_LUT4__parameterized1_604            |     1|
|324   |            \FPGA_Impl2.New_Q_Handle[6].MUXCY_XOR_I                              |MB_MUXCY_XORCY_605                     |     2|
|325   |            \FPGA_Impl2.New_Q_Handle[6].New_Q_LUT4                               |MB_LUT4__parameterized1_606            |     1|
|326   |            \FPGA_Impl2.New_Q_Handle[7].MUXCY_XOR_I                              |MB_MUXCY_XORCY_607                     |     2|
|327   |            \FPGA_Impl2.New_Q_Handle[7].New_Q_LUT4                               |MB_LUT4__parameterized1_608            |     1|
|328   |            \FPGA_Impl2.New_Q_Handle[8].MUXCY_XOR_I                              |MB_MUXCY_XORCY_609                     |     2|
|329   |            \FPGA_Impl2.New_Q_Handle[8].New_Q_LUT4                               |MB_LUT4__parameterized1_610            |     1|
|330   |            \FPGA_Impl2.New_Q_Handle[9].MUXCY_XOR_I                              |MB_MUXCY_XORCY_611                     |     2|
|331   |            \FPGA_Impl2.New_Q_Handle[9].New_Q_LUT4                               |MB_LUT4__parameterized1_612            |     1|
|332   |          \Using_Stack_Protection.stack_protection_I                             |stack_protection                       |   196|
|333   |          Zero_Detect_I                                                          |Zero_Detect_gti                        |    16|
|334   |            Part_Of_Zero_Carry_Start                                             |MB_MUXCY_511                           |     1|
|335   |            \Zero_Detecting[0].I_Part_Of_Zero_Detect                             |MB_MUXCY_512                           |     1|
|336   |            \Zero_Detecting[1].I_Part_Of_Zero_Detect                             |MB_MUXCY_513                           |     1|
|337   |            \Zero_Detecting[2].I_Part_Of_Zero_Detect                             |MB_MUXCY_514                           |     1|
|338   |            \Zero_Detecting[3].I_Part_Of_Zero_Detect                             |MB_MUXCY_515                           |     1|
|339   |            \Zero_Detecting[4].I_Part_Of_Zero_Detect                             |MB_MUXCY_516                           |     1|
|340   |            \Zero_Detecting[5].I_Part_Of_Zero_Detect                             |MB_MUXCY_517                           |     5|
|341   |          exception_registers_I1                                                 |exception_registers_gti                |   414|
|342   |            CarryIn_MUXCY                                                        |MB_MUXCY_401                           |     1|
|343   |            \Use_LUT6.Mux_Inxt                                                   |mux_bus                                |    16|
|344   |              \Mux_Loop[0].I_MUX_LUT6                                            |MB_LUT6_2__parameterized3              |     1|
|345   |              \Mux_Loop[10].I_MUX_LUT6                                           |MB_LUT6_2__parameterized3_496          |     1|
|346   |              \Mux_Loop[11].I_MUX_LUT6                                           |MB_LUT6_2__parameterized3_497          |     1|
|347   |              \Mux_Loop[12].I_MUX_LUT6                                           |MB_LUT6_2__parameterized3_498          |     1|
|348   |              \Mux_Loop[13].I_MUX_LUT6                                           |MB_LUT6_2__parameterized3_499          |     1|
|349   |              \Mux_Loop[14].I_MUX_LUT6                                           |MB_LUT6_2__parameterized3_500          |     1|
|350   |              \Mux_Loop[15].I_MUX_LUT6                                           |MB_LUT6_2__parameterized3_501          |     1|
|351   |              \Mux_Loop[1].I_MUX_LUT6                                            |MB_LUT6_2__parameterized3_502          |     1|
|352   |              \Mux_Loop[2].I_MUX_LUT6                                            |MB_LUT6_2__parameterized3_503          |     1|
|353   |              \Mux_Loop[3].I_MUX_LUT6                                            |MB_LUT6_2__parameterized3_504          |     1|
|354   |              \Mux_Loop[4].I_MUX_LUT6                                            |MB_LUT6_2__parameterized3_505          |     1|
|355   |              \Mux_Loop[5].I_MUX_LUT6                                            |MB_LUT6_2__parameterized3_506          |     1|
|356   |              \Mux_Loop[6].I_MUX_LUT6                                            |MB_LUT6_2__parameterized3_507          |     1|
|357   |              \Mux_Loop[7].I_MUX_LUT6                                            |MB_LUT6_2__parameterized3_508          |     1|
|358   |              \Mux_Loop[8].I_MUX_LUT6                                            |MB_LUT6_2__parameterized3_509          |     1|
|359   |              \Mux_Loop[9].I_MUX_LUT6                                            |MB_LUT6_2__parameterized3_510          |     1|
|360   |            \Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5              |     1|
|361   |            \Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                         |MB_MUXCY_XORCY_402                     |     4|
|362   |            \Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                           |MB_FDE                                 |     1|
|363   |            \Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_403          |     1|
|364   |            \Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                        |MB_MUXCY_XORCY_404                     |     4|
|365   |            \Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                          |MB_FDE_405                             |     1|
|366   |            \Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_406          |     1|
|367   |            \Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                        |MB_MUXCY_XORCY_407                     |     4|
|368   |            \Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                          |MB_FDE_408                             |     1|
|369   |            \Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_409          |     1|
|370   |            \Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                        |MB_MUXCY_XORCY_410                     |     4|
|371   |            \Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                          |MB_FDE_411                             |     1|
|372   |            \Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_412          |     1|
|373   |            \Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                        |MB_MUXCY_XORCY_413                     |     4|
|374   |            \Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                          |MB_FDE_414                             |     1|
|375   |            \Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_415          |     1|
|376   |            \Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                        |MB_MUXCY_XORCY_416                     |     4|
|377   |            \Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                          |MB_FDE_417                             |     1|
|378   |            \Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_418          |     1|
|379   |            \Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                        |MB_MUXCY_XORCY_419                     |     4|
|380   |            \Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                          |MB_FDE_420                             |     1|
|381   |            \Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_421          |     1|
|382   |            \Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                        |MB_MUXCY_XORCY_422                     |     4|
|383   |            \Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                          |MB_FDE_423                             |     1|
|384   |            \Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_424          |     1|
|385   |            \Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                        |MB_MUXCY_XORCY_425                     |     4|
|386   |            \Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                          |MB_FDE_426                             |     1|
|387   |            \Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_427          |     1|
|388   |            \Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                        |MB_MUXCY_XORCY_428                     |     4|
|389   |            \Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                          |MB_FDE_429                             |     1|
|390   |            \Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_430          |     1|
|391   |            \Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                        |MB_MUXCY_XORCY_431                     |     4|
|392   |            \Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                          |MB_FDE_432                             |     1|
|393   |            \Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_433          |     1|
|394   |            \Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                         |MB_MUXCY_XORCY_434                     |     4|
|395   |            \Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                           |MB_FDE_435                             |     1|
|396   |            \Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_436          |     1|
|397   |            \Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                        |MB_MUXCY_XORCY_437                     |     4|
|398   |            \Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                          |MB_FDE_438                             |     1|
|399   |            \Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_439          |     1|
|400   |            \Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                        |MB_MUXCY_XORCY_440                     |     4|
|401   |            \Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                          |MB_FDE_441                             |     1|
|402   |            \Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_442          |     1|
|403   |            \Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                        |MB_MUXCY_XORCY_443                     |     4|
|404   |            \Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                          |MB_FDE_444                             |     1|
|405   |            \Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_445          |     1|
|406   |            \Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                        |MB_MUXCY_XORCY_446                     |     4|
|407   |            \Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                          |MB_FDE_447                             |     1|
|408   |            \Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_448          |     1|
|409   |            \Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                        |MB_MUXCY_XORCY_449                     |     5|
|410   |            \Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                          |MB_FDE_450                             |     1|
|411   |            \Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_451          |     1|
|412   |            \Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                        |MB_MUXCY_XORCY_452                     |     4|
|413   |            \Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                          |MB_FDE_453                             |     1|
|414   |            \Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_454          |     1|
|415   |            \Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                        |MB_MUXCY_XORCY_455                     |     5|
|416   |            \Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                          |MB_FDE_456                             |     1|
|417   |            \Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_457          |     1|
|418   |            \Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                        |MB_MUXCY_XORCY_458                     |     4|
|419   |            \Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                          |MB_FDE_459                             |     1|
|420   |            \Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_460          |     1|
|421   |            \Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                        |MB_MUXCY_XORCY_461                     |     5|
|422   |            \Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                          |MB_FDE_462                             |     1|
|423   |            \Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_463          |     1|
|424   |            \Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                        |MB_MUXCY_XORCY_464                     |     5|
|425   |            \Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                          |MB_FDE_465                             |     1|
|426   |            \Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_466          |     1|
|427   |            \Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                         |MB_MUXCY_XORCY_467                     |     4|
|428   |            \Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                           |MB_FDE_468                             |     1|
|429   |            \Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_469          |     1|
|430   |            \Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                        |MB_MUXCY_XORCY_470                     |     5|
|431   |            \Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                          |MB_FDE_471                             |     1|
|432   |            \Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_472          |     1|
|433   |            \Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                        |MB_MUXCY_XORCY_473                     |     4|
|434   |            \Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                          |MB_FDE_474                             |     1|
|435   |            \Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_475          |     1|
|436   |            \Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                         |MB_MUXCY_XORCY_476                     |     4|
|437   |            \Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                           |MB_FDE_477                             |     1|
|438   |            \Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_478          |     1|
|439   |            \Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                         |MB_MUXCY_XORCY_479                     |     4|
|440   |            \Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                           |MB_FDE_480                             |     1|
|441   |            \Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_481          |     1|
|442   |            \Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                         |MB_MUXCY_XORCY_482                     |     4|
|443   |            \Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                           |MB_FDE_483                             |     1|
|444   |            \Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_484          |     1|
|445   |            \Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                         |MB_MUXCY_XORCY_485                     |     4|
|446   |            \Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                           |MB_FDE_486                             |     1|
|447   |            \Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_487          |     1|
|448   |            \Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                         |MB_MUXCY_XORCY_488                     |     4|
|449   |            \Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                           |MB_FDE_489                             |     1|
|450   |            \Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_490          |     1|
|451   |            \Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                         |MB_MUXCY_XORCY_491                     |     4|
|452   |            \Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                           |MB_FDE_492                             |     1|
|453   |            \Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_493          |     1|
|454   |            \Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                         |MB_MUXCY_XORCY_494                     |     4|
|455   |            \Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                           |MB_FDE_495                             |     1|
|456   |          msr_reg_i                                                              |msr_reg_gti                            |    47|
|457   |            \MEM_MSR_Bits[22].Using_FDR.MSR_I                                    |MB_FDR_382                             |     2|
|458   |            \MEM_MSR_Bits[23].Using_FDR.MSR_I                                    |MB_FDR_383                             |     2|
|459   |            \MEM_MSR_Bits[24].Using_FDR.MSR_I                                    |MB_FDR_384                             |     2|
|460   |            \MEM_MSR_Bits[25].Using_FDR.MSR_I                                    |MB_FDR_385                             |     2|
|461   |            \MEM_MSR_Bits[26].Using_FDR.MSR_I                                    |MB_FDR_386                             |     2|
|462   |            \MEM_MSR_Bits[28].Using_FDR.MSR_I                                    |MB_FDR_387                             |     2|
|463   |            \MEM_MSR_Bits[29].Using_FDR.MSR_I                                    |MB_FDR_388                             |     3|
|464   |            \MEM_MSR_Bits[30].Using_FDR.MSR_I                                    |MB_FDR_389                             |     3|
|465   |            \OF_EX_MSR_Bits[22].Using_FDR.MSR_ex_I                               |MB_FDR_390                             |     1|
|466   |            \OF_EX_MSR_Bits[22].Using_FDR.MSR_of_I                               |MB_FDR_391                             |     1|
|467   |            \OF_EX_MSR_Bits[23].Using_FDR.MSR_ex_I                               |MB_FDR_392                             |     1|
|468   |            \OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I                               |MB_FDR_393                             |     4|
|469   |            \OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I                               |MB_FDR_394                             |     3|
|470   |            \OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I                               |MB_FDR_395                             |     3|
|471   |            \OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                               |MB_FDR_396                             |     2|
|472   |            \OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                               |MB_FDR_397                             |     1|
|473   |            \OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                               |MB_FDR_398                             |     2|
|474   |            \OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                               |MB_FDR_399                             |     1|
|475   |            \OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                               |MB_FDR_400                             |     2|
|476   |        Decode_I                                                                 |Decode_gti                             |  1648|
|477   |          PC_Module_I                                                            |PC_Module_gti                          |   324|
|478   |            \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                           |MB_FDR_287                             |     3|
|479   |            \Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                            |MB_MUXF7_288                           |     2|
|480   |            \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                          |MB_FDR_289                             |     2|
|481   |            \Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                           |MB_MUXF7_290                           |     2|
|482   |            \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                          |MB_FDR_291                             |     2|
|483   |            \Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                           |MB_MUXF7_292                           |     2|
|484   |            \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                          |MB_FDR_293                             |     2|
|485   |            \Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                           |MB_MUXF7_294                           |     2|
|486   |            \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                          |MB_FDR_295                             |     2|
|487   |            \Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                           |MB_MUXF7_296                           |     2|
|488   |            \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                          |MB_FDR_297                             |     2|
|489   |            \Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                           |MB_MUXF7_298                           |     2|
|490   |            \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                          |MB_FDR_299                             |     2|
|491   |            \Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                           |MB_MUXF7_300                           |     2|
|492   |            \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                          |MB_FDR_301                             |     2|
|493   |            \Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                           |MB_MUXF7_302                           |     2|
|494   |            \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                          |MB_FDR_303                             |     2|
|495   |            \Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                           |MB_MUXF7_304                           |     2|
|496   |            \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                          |MB_FDR_305                             |     2|
|497   |            \Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                           |MB_MUXF7_306                           |     2|
|498   |            \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                          |MB_FDR_307                             |     2|
|499   |            \Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                           |MB_MUXF7_308                           |     2|
|500   |            \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                           |MB_FDR_309                             |     2|
|501   |            \Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                            |MB_MUXF7_310                           |     2|
|502   |            \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                          |MB_FDR_311                             |     2|
|503   |            \Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                           |MB_MUXF7_312                           |     2|
|504   |            \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                          |MB_FDR_313                             |     2|
|505   |            \Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                           |MB_MUXF7_314                           |     2|
|506   |            \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                          |MB_FDR_315                             |     3|
|507   |            \Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                           |MB_MUXF7_316                           |     2|
|508   |            \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                          |MB_FDR_317                             |     3|
|509   |            \Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                           |MB_MUXF7_318                           |     2|
|510   |            \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                          |MB_FDR_319                             |     3|
|511   |            \Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                           |MB_MUXF7_320                           |     2|
|512   |            \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                          |MB_FDR_321                             |     3|
|513   |            \Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                           |MB_MUXF7_322                           |     2|
|514   |            \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                          |MB_FDR_323                             |     3|
|515   |            \Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                           |MB_MUXF7_324                           |     2|
|516   |            \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                          |MB_FDR_325                             |     2|
|517   |            \Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                           |MB_MUXF7_326                           |     2|
|518   |            \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                          |MB_FDR_327                             |     3|
|519   |            \Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                           |MB_MUXF7_328                           |     2|
|520   |            \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                          |MB_FDR_329                             |     3|
|521   |            \Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                           |MB_MUXF7_330                           |     2|
|522   |            \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                           |MB_FDR_331                             |     2|
|523   |            \Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                            |MB_MUXF7_332                           |     2|
|524   |            \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                          |MB_FDR_333                             |     3|
|525   |            \Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                           |MB_MUXF7_334                           |     2|
|526   |            \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                          |MB_FDR_335                             |     2|
|527   |            \Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                           |MB_MUXF7_336                           |     2|
|528   |            \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                           |MB_FDR_337                             |     2|
|529   |            \Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                            |MB_MUXF7_338                           |     2|
|530   |            \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                           |MB_FDR_339                             |     2|
|531   |            \Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                            |MB_MUXF7_340                           |     2|
|532   |            \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                           |MB_FDR_341                             |     2|
|533   |            \Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                            |MB_MUXF7_342                           |     2|
|534   |            \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                           |MB_FDR_343                             |     2|
|535   |            \Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                            |MB_MUXF7_344                           |     2|
|536   |            \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                           |MB_FDR_345                             |     2|
|537   |            \Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                            |MB_MUXF7_346                           |     2|
|538   |            \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                           |MB_FDR_347                             |     2|
|539   |            \Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                            |MB_MUXF7_348                           |     2|
|540   |            \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                           |MB_FDR_349                             |     2|
|541   |            \Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                            |MB_MUXF7_350                           |     2|
|542   |            \Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                   |MB_MUXCY_XORCY                         |     1|
|543   |            \Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_351                     |     2|
|544   |            \Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_352                     |     2|
|545   |            \Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_353                     |     2|
|546   |            \Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_354                     |     2|
|547   |            \Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_355                     |     2|
|548   |            \Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_356                     |     2|
|549   |            \Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_357                     |     2|
|550   |            \Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_358                     |     2|
|551   |            \Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_359                     |     2|
|552   |            \Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_360                     |     2|
|553   |            \Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_361                     |     2|
|554   |            \Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_362                     |     2|
|555   |            \Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_363                     |     2|
|556   |            \Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_364                     |     2|
|557   |            \Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_365                     |     2|
|558   |            \Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_366                     |     2|
|559   |            \Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_367                     |     2|
|560   |            \Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_368                     |     2|
|561   |            \Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_369                     |     2|
|562   |            \Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_370                     |     2|
|563   |            \Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_371                     |     2|
|564   |            \Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_372                     |     2|
|565   |            \Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_373                     |     2|
|566   |            \Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_374                     |     2|
|567   |            \Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_375                     |     2|
|568   |            \Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_376                     |     2|
|569   |            \Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_377                     |     2|
|570   |            \Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_378                     |     2|
|571   |            \Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_379                     |     2|
|572   |          PreFetch_Buffer_I1                                                     |PreFetch_Buffer_gti                    |   504|
|573   |            \Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                  |MB_FDR_191                             |     2|
|574   |            \Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                              |MB_LUT6                                |     1|
|575   |            \Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                  |MB_FDR_192                             |     4|
|576   |            \Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                              |MB_LUT6_193                            |     1|
|577   |            \Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                  |MB_FDR_194                             |     1|
|578   |            \Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                              |MB_LUT6_195                            |     1|
|579   |            \Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                  |MB_FDR_196                             |     5|
|580   |            \Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                              |MB_LUT6_197                            |     1|
|581   |            \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6     |MB_LUT6__parameterized2                |     1|
|582   |            \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                 |MB_MUXF7                               |     2|
|583   |            \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                           |MB_FDR_198                             |     9|
|584   |            \Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                         |MB_MUXF7_199                           |     1|
|585   |            \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                          |MB_FDR_200                             |     7|
|586   |            \Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                        |MB_MUXF7_201                           |     1|
|587   |            \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                          |MB_FDR_202                             |     4|
|588   |            \Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                        |MB_MUXF7_203                           |     1|
|589   |            \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                          |MB_FDR_204                             |     1|
|590   |            \Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                        |MB_MUXF7_205                           |     1|
|591   |            \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                          |MB_FDR_206                             |     1|
|592   |            \Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                        |MB_MUXF7_207                           |     1|
|593   |            \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                          |MB_FDR_208                             |     2|
|594   |            \Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                        |MB_MUXF7_209                           |     1|
|595   |            \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                          |MB_FDR_210                             |     1|
|596   |            \Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                        |MB_MUXF7_211                           |     1|
|597   |            \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                          |MB_FDR_212                             |    20|
|598   |            \Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                        |MB_MUXF7_213                           |     1|
|599   |            \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                          |MB_FDR_214                             |     5|
|600   |            \Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                        |MB_MUXF7_215                           |     1|
|601   |            \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                          |MB_FDR_216                             |     1|
|602   |            \Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                        |MB_MUXF7_217                           |     1|
|603   |            \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                          |MB_FDR_218                             |     2|
|604   |            \Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                        |MB_MUXF7_219                           |     1|
|605   |            \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                           |MB_FDR_220                             |    14|
|606   |            \Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                         |MB_MUXF7_221                           |     1|
|607   |            \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                          |MB_FDR_222                             |     3|
|608   |            \Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                        |MB_MUXF7_223                           |     1|
|609   |            \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                          |MB_FDR_224                             |     3|
|610   |            \Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                        |MB_MUXF7_225                           |     1|
|611   |            \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                          |MB_FDR_226                             |     6|
|612   |            \Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                        |MB_MUXF7_227                           |     1|
|613   |            \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                          |MB_FDR_228                             |     3|
|614   |            \Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                        |MB_MUXF7_229                           |     1|
|615   |            \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                          |MB_FDR_230                             |     2|
|616   |            \Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                        |MB_MUXF7_231                           |     1|
|617   |            \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                          |MB_FDR_232                             |     1|
|618   |            \Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                        |MB_MUXF7_233                           |     1|
|619   |            \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                          |MB_FDR_234                             |     2|
|620   |            \Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                        |MB_MUXF7_235                           |     1|
|621   |            \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                          |MB_FDR_236                             |     1|
|622   |            \Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                        |MB_MUXF7_237                           |     1|
|623   |            \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                          |MB_FDR_238                             |     2|
|624   |            \Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                        |MB_MUXF7_239                           |     1|
|625   |            \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                          |MB_FDR_240                             |     6|
|626   |            \Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                        |MB_MUXF7_241                           |     1|
|627   |            \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                           |MB_FDR_242                             |     5|
|628   |            \Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                         |MB_MUXF7_243                           |     1|
|629   |            \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                          |MB_FDR_244                             |     7|
|630   |            \Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                        |MB_MUXF7_245                           |     1|
|631   |            \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                          |MB_FDR_246                             |     2|
|632   |            \Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                        |MB_MUXF7_247                           |     1|
|633   |            \Instruction_Prefetch_Mux[32].Gen_Instr_DFF                          |MB_FDR_248                             |     3|
|634   |            \Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                        |MB_MUXF7_249                           |     1|
|635   |            \Instruction_Prefetch_Mux[33].Gen_Instr_DFF                          |MB_FDR_250                             |    10|
|636   |            \Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                        |MB_MUXF7_251                           |     1|
|637   |            \Instruction_Prefetch_Mux[34].Gen_Instr_DFF                          |MB_FDR_252                             |    32|
|638   |            \Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                        |MB_MUXF7_253                           |     1|
|639   |            \Instruction_Prefetch_Mux[35].Gen_Instr_DFF                          |MB_FDR_254                             |     1|
|640   |            \Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                        |MB_MUXF7_255                           |     1|
|641   |            \Instruction_Prefetch_Mux[36].Gen_Instr_DFF                          |MB_FDR_256                             |     1|
|642   |            \Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                        |MB_MUXF7_257                           |     1|
|643   |            \Instruction_Prefetch_Mux[37].Gen_Instr_DFF                          |MB_FDR_258                             |     1|
|644   |            \Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                        |MB_MUXF7_259                           |     1|
|645   |            \Instruction_Prefetch_Mux[38].Gen_Instr_DFF                          |MB_FDR_260                             |     4|
|646   |            \Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                        |MB_MUXF7_261                           |     1|
|647   |            \Instruction_Prefetch_Mux[39].Gen_Instr_DFF                          |MB_FDR_262                             |    74|
|648   |            \Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                        |MB_MUXF7_263                           |     1|
|649   |            \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                           |MB_FDR_264                             |     8|
|650   |            \Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                         |MB_MUXF7_265                           |     1|
|651   |            \Instruction_Prefetch_Mux[40].Gen_Instr_DFF                          |MB_FDR_266                             |     1|
|652   |            \Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                        |MB_MUXF7_267                           |     1|
|653   |            \Instruction_Prefetch_Mux[41].Gen_Instr_DFF                          |MB_FDR_268                             |     1|
|654   |            \Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                        |MB_MUXF7_269                           |     1|
|655   |            \Instruction_Prefetch_Mux[42].Gen_Instr_DFF                          |MB_FDR_270                             |     1|
|656   |            \Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                        |MB_MUXF7_271                           |     1|
|657   |            \Instruction_Prefetch_Mux[43].Gen_Instr_DFF                          |MB_FDR_272                             |     4|
|658   |            \Instruction_Prefetch_Mux[43].Instr_Mux_MUXF7                        |MB_MUXF7_273                           |     1|
|659   |            \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                           |MB_FDR_274                             |    48|
|660   |            \Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                         |MB_MUXF7_275                           |     1|
|661   |            \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                           |MB_FDR_276                             |    19|
|662   |            \Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                         |MB_MUXF7_277                           |     1|
|663   |            \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                           |MB_FDR_278                             |     9|
|664   |            \Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                         |MB_MUXF7_279                           |     1|
|665   |            \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                           |MB_FDR_280                             |    15|
|666   |            \Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                         |MB_MUXF7_281                           |     1|
|667   |            \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                           |MB_FDR_282                             |     2|
|668   |            \Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                         |MB_MUXF7_283                           |     1|
|669   |            \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                           |MB_FDR_284                             |     3|
|670   |            \Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                         |MB_MUXF7_285                           |     1|
|671   |            Last_Sel_DFF                                                         |MB_FDS                                 |    44|
|672   |            Mux_Select_Empty_LUT6                                                |MB_LUT6__parameterized4                |     1|
|673   |            Mux_Select_OF_Valid_LUT6                                             |MB_LUT6__parameterized6                |     1|
|674   |            OF_Valid_DFF                                                         |MB_FDR_286                             |     3|
|675   |          \Use_MuxCy[10].OF_Piperun_Stage                                        |carry_and_123                          |     1|
|676   |            MUXCY_I                                                              |MB_MUXCY_190                           |     1|
|677   |          \Use_MuxCy[11].OF_Piperun_Stage                                        |carry_and_124                          |    10|
|678   |            MUXCY_I                                                              |MB_MUXCY_189                           |    10|
|679   |          \Use_MuxCy[1].OF_Piperun_Stage                                         |carry_and_125                          |     3|
|680   |            MUXCY_I                                                              |MB_MUXCY_188                           |     3|
|681   |          \Use_MuxCy[2].OF_Piperun_Stage                                         |carry_and_126                          |     2|
|682   |            MUXCY_I                                                              |MB_MUXCY_187                           |     2|
|683   |          \Use_MuxCy[3].OF_Piperun_Stage                                         |carry_and_127                          |    17|
|684   |            MUXCY_I                                                              |MB_MUXCY_186                           |    17|
|685   |          \Use_MuxCy[4].OF_Piperun_Stage                                         |carry_and_128                          |     1|
|686   |            MUXCY_I                                                              |MB_MUXCY_185                           |     1|
|687   |          \Use_MuxCy[5].OF_Piperun_Stage                                         |carry_and_129                          |     1|
|688   |            MUXCY_I                                                              |MB_MUXCY_184                           |     1|
|689   |          \Use_MuxCy[6].OF_Piperun_Stage                                         |carry_and_130                          |     1|
|690   |            MUXCY_I                                                              |MB_MUXCY_183                           |     1|
|691   |          \Use_MuxCy[7].OF_Piperun_Stage                                         |carry_and_131                          |     1|
|692   |            MUXCY_I                                                              |MB_MUXCY_182                           |     1|
|693   |          \Use_MuxCy[8].OF_Piperun_Stage                                         |carry_and_132                          |     1|
|694   |            MUXCY_I                                                              |MB_MUXCY_181                           |     1|
|695   |          \Use_MuxCy[9].OF_Piperun_Stage                                         |carry_and_133                          |     1|
|696   |            MUXCY_I                                                              |MB_MUXCY_180                           |     1|
|697   |          \Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                            |MB_FDRE_134                            |     2|
|698   |          \Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                            |MB_FDRE_135                            |     3|
|699   |          \Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                            |MB_FDRE_136                            |     3|
|700   |          \Using_FPGA_2.ex_byte_access_i_Inst                                    |MB_FDRE_137                            |    15|
|701   |          \Using_FPGA_2.ex_doublet_access_i_Inst                                 |MB_FDRE_138                            |     4|
|702   |          \Using_FPGA_2.ex_is_load_instr_Inst                                    |MB_FDRE_139                            |     5|
|703   |          \Using_FPGA_2.ex_is_lwx_instr_Inst                                     |MB_FDRE_140                            |     2|
|704   |          \Using_FPGA_2.ex_is_swx_instr_Inst                                     |MB_FDRE_141                            |     7|
|705   |          \Using_FPGA_2.ex_load_store_instr_Inst                                 |MB_FDRE_142                            |     7|
|706   |          \Using_FPGA_2.ex_reverse_mem_access_inst                               |MB_FDRE_143                            |     4|
|707   |          \Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                              |MB_FDRE_144                            |     6|
|708   |          \Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                               |MB_FDR                                 |     2|
|709   |          \Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                      |MB_LUT6__parameterized8                |     2|
|710   |          \Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                      |MB_LUT6__parameterized10               |     1|
|711   |          \Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                      |MB_LUT6__parameterized8_145            |     1|
|712   |          \Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                      |MB_LUT6__parameterized10_146           |     1|
|713   |          \Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                      |MB_LUT6__parameterized8_147            |     1|
|714   |          \Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                      |MB_LUT6__parameterized10_148           |     1|
|715   |          \Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                     |MB_LUT6__parameterized8_149            |     1|
|716   |          \Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                     |MB_LUT6__parameterized10_150           |     2|
|717   |          \Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                     |MB_LUT6__parameterized8_151            |     1|
|718   |          \Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                     |MB_LUT6__parameterized10_152           |     1|
|719   |          \Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                     |MB_LUT6__parameterized8_153            |     1|
|720   |          \Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                     |MB_LUT6__parameterized10_154           |     1|
|721   |          \Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1              |MB_AND2B1L_155                         |     1|
|722   |          \Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and                   |carry_and_156                          |     1|
|723   |            MUXCY_I                                                              |MB_MUXCY_179                           |     1|
|724   |          \Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or                    |carry_or_157                           |     1|
|725   |            MUXCY_I                                                              |MB_MUXCY_178                           |     1|
|726   |          \Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and                  |carry_and_158                          |     1|
|727   |            MUXCY_I                                                              |MB_MUXCY_177                           |     1|
|728   |          \Using_ICache_Carry_Chain.ib_ready_MMU_carry_or                        |carry_or_159                           |     3|
|729   |            MUXCY_I                                                              |MB_MUXCY_176                           |     3|
|730   |          \Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                      |carry_and_160                          |     1|
|731   |            MUXCY_I                                                              |MB_MUXCY_175                           |     1|
|732   |          if_pc_incr_carry_and_0                                                 |carry_and_161                          |     2|
|733   |            MUXCY_I                                                              |MB_MUXCY_174                           |     2|
|734   |          if_pc_incr_carry_and_3                                                 |carry_and_162                          |     1|
|735   |            MUXCY_I                                                              |MB_MUXCY_173                           |     1|
|736   |          jump_logic_I1                                                          |jump_logic                             |   103|
|737   |            MUXCY_JUMP_CARRY                                                     |MB_MUXCY_167                           |     3|
|738   |            MUXCY_JUMP_CARRY2                                                    |MB_MUXCY_168                           |     3|
|739   |            MUXCY_JUMP_CARRY3                                                    |MB_MUXCY_169                           |     3|
|740   |            MUXCY_JUMP_CARRY4                                                    |MB_MUXCY_170                           |     2|
|741   |            MUXCY_JUMP_CARRY5                                                    |MB_MUXCY_171                           |     1|
|742   |            MUXCY_JUMP_CARRY6                                                    |MB_MUXCY_172                           |    82|
|743   |          mem_PipeRun_carry_and                                                  |carry_and_163                          |     7|
|744   |            MUXCY_I                                                              |MB_MUXCY_166                           |     7|
|745   |          mem_wait_on_ready_N_carry_or                                           |carry_or_164                           |     2|
|746   |            MUXCY_I                                                              |MB_MUXCY_165                           |     2|
|747   |        \Use_DBUS.DAXI_Interface_I1                                              |DAXI_interface                         |    76|
|748   |        \Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                |MB_AND2B1L                             |     1|
|749   |        \Use_Debug_Logic.Master_Core.Debug_Perf                                  |Debug                                  |   486|
|750   |          \Serial_Dbg_Intf.SRL16E_1                                              |MB_SRL16E                              |     1|
|751   |          \Serial_Dbg_Intf.SRL16E_2                                              |MB_SRL16E__parameterized1              |     1|
|752   |          \Serial_Dbg_Intf.SRL16E_3                                              |MB_SRL16E__parameterized11             |     1|
|753   |          \Serial_Dbg_Intf.SRL16E_4                                              |MB_SRL16E__parameterized13             |     7|
|754   |          \Serial_Dbg_Intf.SRL16E_7                                              |MB_SRL16E__parameterized7              |     1|
|755   |          \Serial_Dbg_Intf.SRL16E_8                                              |MB_SRL16E__parameterized7_66           |     1|
|756   |          \Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                 |MB_SRL16E__parameterized3              |     1|
|757   |          \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                 |MB_SRL16E__parameterized5              |     2|
|758   |          \Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                 |MB_SRL16E__parameterized7_67           |     1|
|759   |          \Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                 |MB_SRL16E__parameterized9              |     1|
|760   |          \Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                 |MB_SRL16E__parameterized3_68           |     1|
|761   |          \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                 |MB_SRL16E__parameterized5_69           |     2|
|762   |          \Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                 |MB_SRL16E__parameterized7_70           |     1|
|763   |          \Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                 |MB_SRL16E__parameterized9_71           |     1|
|764   |          \Serial_Dbg_Intf.sync_dbg_brk_hit                                      |mb_sync_bit__parameterized2            |     1|
|765   |          \Serial_Dbg_Intf.sync_dbg_hit                                          |mb_sync_vec                            |     3|
|766   |            \sync_bits[0].sync_bit                                               |mb_sync_bit__parameterized2_121        |     1|
|767   |            \sync_bits[1].sync_bit                                               |mb_sync_bit__parameterized2_122        |     2|
|768   |          \Serial_Dbg_Intf.sync_dbg_wakeup                                       |mb_sync_bit__parameterized4            |     3|
|769   |          \Serial_Dbg_Intf.sync_pause                                            |mb_sync_bit__parameterized2_72         |     1|
|770   |          \Serial_Dbg_Intf.sync_running_clock                                    |mb_sync_bit__parameterized2_73         |     1|
|771   |          \Serial_Dbg_Intf.sync_sample                                           |mb_sync_vec__parameterized1            |    30|
|772   |            \sync_bits[0].sync_bit                                               |mb_sync_bit_111                        |     3|
|773   |            \sync_bits[1].sync_bit                                               |mb_sync_bit_112                        |     3|
|774   |            \sync_bits[2].sync_bit                                               |mb_sync_bit_113                        |     5|
|775   |            \sync_bits[3].sync_bit                                               |mb_sync_bit_114                        |     3|
|776   |            \sync_bits[4].sync_bit                                               |mb_sync_bit_115                        |     3|
|777   |            \sync_bits[5].sync_bit                                               |mb_sync_bit_116                        |     2|
|778   |            \sync_bits[6].sync_bit                                               |mb_sync_bit_117                        |     3|
|779   |            \sync_bits[7].sync_bit                                               |mb_sync_bit_118                        |     4|
|780   |            \sync_bits[8].sync_bit                                               |mb_sync_bit_119                        |     2|
|781   |            \sync_bits[9].sync_bit                                               |mb_sync_bit_120                        |     2|
|782   |          \Serial_Dbg_Intf.sync_sleep                                            |mb_sync_bit__parameterized2_74         |     2|
|783   |          \Serial_Dbg_Intf.sync_stack_violation_occurence                        |mb_sync_bit__parameterized2_75         |     1|
|784   |          \Serial_Dbg_Intf.sync_stop_CPU                                         |mb_sync_bit__parameterized2_76         |     1|
|785   |          \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I  |address_hit                            |    19|
|786   |            \Compare[0].MUXCY_I                                                  |MB_MUXCY_94                            |     1|
|787   |            \Compare[0].SRLC16E_I                                                |MB_SRLC16E_95                          |     3|
|788   |            \Compare[1].MUXCY_I                                                  |MB_MUXCY_96                            |     1|
|789   |            \Compare[1].SRLC16E_I                                                |MB_SRLC16E_97                          |     1|
|790   |            \Compare[2].MUXCY_I                                                  |MB_MUXCY_98                            |     1|
|791   |            \Compare[2].SRLC16E_I                                                |MB_SRLC16E_99                          |     1|
|792   |            \Compare[3].MUXCY_I                                                  |MB_MUXCY_100                           |     1|
|793   |            \Compare[3].SRLC16E_I                                                |MB_SRLC16E_101                         |     1|
|794   |            \Compare[4].MUXCY_I                                                  |MB_MUXCY_102                           |     1|
|795   |            \Compare[4].SRLC16E_I                                                |MB_SRLC16E_103                         |     1|
|796   |            \Compare[5].MUXCY_I                                                  |MB_MUXCY_104                           |     1|
|797   |            \Compare[5].SRLC16E_I                                                |MB_SRLC16E_105                         |     1|
|798   |            \Compare[6].MUXCY_I                                                  |MB_MUXCY_106                           |     1|
|799   |            \Compare[6].SRLC16E_I                                                |MB_SRLC16E_107                         |     1|
|800   |            \Compare[7].MUXCY_I                                                  |MB_MUXCY_108                           |     1|
|801   |            \Compare[7].SRLC16E_I                                                |MB_SRLC16E_109                         |     1|
|802   |            \The_First_BreakPoints.MUXCY_Post                                    |MB_MUXCY_110                           |     1|
|803   |          \Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I  |address_hit__parameterized1            |    22|
|804   |            \Compare[0].MUXCY_I                                                  |MB_MUXCY_79                            |     1|
|805   |            \Compare[0].SRLC16E_I                                                |MB_SRLC16E                             |     3|
|806   |            \Compare[1].MUXCY_I                                                  |MB_MUXCY_80                            |     1|
|807   |            \Compare[1].SRLC16E_I                                                |MB_SRLC16E_81                          |     1|
|808   |            \Compare[2].MUXCY_I                                                  |MB_MUXCY_82                            |     1|
|809   |            \Compare[2].SRLC16E_I                                                |MB_SRLC16E_83                          |     1|
|810   |            \Compare[3].MUXCY_I                                                  |MB_MUXCY_84                            |     1|
|811   |            \Compare[3].SRLC16E_I                                                |MB_SRLC16E_85                          |     1|
|812   |            \Compare[4].MUXCY_I                                                  |MB_MUXCY_86                            |     1|
|813   |            \Compare[4].SRLC16E_I                                                |MB_SRLC16E_87                          |     1|
|814   |            \Compare[5].MUXCY_I                                                  |MB_MUXCY_88                            |     1|
|815   |            \Compare[5].SRLC16E_I                                                |MB_SRLC16E_89                          |     1|
|816   |            \Compare[6].MUXCY_I                                                  |MB_MUXCY_90                            |     1|
|817   |            \Compare[6].SRLC16E_I                                                |MB_SRLC16E_91                          |     1|
|818   |            \Compare[7].MUXCY_I                                                  |MB_MUXCY_92                            |     5|
|819   |            \Compare[7].SRLC16E_I                                                |MB_SRLC16E_93                          |     1|
|820   |          sync_trig_ack_in_0                                                     |mb_sync_bit__parameterized4_77         |     2|
|821   |          sync_trig_out_0                                                        |mb_sync_bit__parameterized4_78         |     4|
|822   |        \Using_DCache.Using_WriteBack.DCache_wb_I1                               |DCache_wb                              |   812|
|823   |          Cache_Interface_I1                                                     |Cache_Interface                        |   379|
|824   |            \Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE                   |MB_FDSE                                |     4|
|825   |            \Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_LUT                    |MB_LUT6__parameterized30               |     1|
|826   |            \Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE                   |MB_FDSE_60                             |     4|
|827   |            \Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_LUT                    |MB_LUT6__parameterized30_61            |     1|
|828   |            \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE                   |MB_FDSE_62                             |     2|
|829   |            \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_LUT                    |MB_LUT6__parameterized30_63            |     1|
|830   |            \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE                   |MB_FDSE_64                             |     4|
|831   |            \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT                    |MB_LUT6__parameterized30_65            |     3|
|832   |            \Using_AXI.Use_AXI_Write.exist_bit_FDRE                              |MB_FDRE                                |    18|
|833   |            \Using_AXI.Use_AXI_Write.exist_bit_LUT                               |MB_LUT6__parameterized32               |     1|
|834   |          \Cache_Line_WE[0].New_Data_Write_Gen[0].New_Data_Write_LUT             |MB_LUT6__parameterized28               |     1|
|835   |          \Cache_Line_WE[0].New_Data_Write_Gen[1].New_Data_Write_LUT             |MB_LUT6__parameterized28_19            |     1|
|836   |          \Cache_Line_WE[0].New_Data_Write_Gen[2].New_Data_Write_LUT             |MB_LUT6__parameterized28_20            |     1|
|837   |          \Cache_Line_WE[0].New_Data_Write_Gen[3].New_Data_Write_LUT             |MB_LUT6__parameterized28_21            |     1|
|838   |          DATA_RAM_Module                                                        |RAM_Module__parameterized1             |    68|
|839   |            \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1                  |MB_RAMB36__parameterized1_58           |    35|
|840   |            \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1                  |MB_RAMB36__parameterized1_59           |    33|
|841   |          TAG_RAM_Module                                                         |RAM_Module                             |    58|
|842   |            \Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                  |MB_RAMB36_57                           |    58|
|843   |          cachehit_detect_I1                                                     |cachehit_detect                        |    52|
|844   |            \Using_Perf_1.valid_data_carry                                       |MB_MUXCY_22                            |     1|
|845   |            \Using_Perf_2.tag_hit_carry                                          |MB_MUXCY_23                            |     5|
|846   |            \Using_Perf_3.tag_hit_comparator2_mux                                |MB_MUXCY_24                            |     4|
|847   |            \Using_Perf_4.mem_cache_hit_mux                                      |MB_MUXCY_25                            |     5|
|848   |            \WriteThrough_Exists.write_through_gate                              |carry_and_26                           |     1|
|849   |              MUXCY_I                                                            |MB_MUXCY_56                            |     1|
|850   |            cache_valid_bit_detect_I1                                            |cache_valid_bit_detect_27              |     1|
|851   |              \Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and       |carry_and_54                           |     1|
|852   |                MUXCY_I                                                          |MB_MUXCY_55                            |     1|
|853   |            cache_valid_bit_detect_I2                                            |cache_valid_bit_detect__parameterized1 |     1|
|854   |              \Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and       |carry_and_52                           |     1|
|855   |                MUXCY_I                                                          |MB_MUXCY_53                            |     1|
|856   |            exclusive_gate                                                       |carry_and_28                           |     1|
|857   |              MUXCY_I                                                            |MB_MUXCY_51                            |     1|
|858   |            last_carry_chain                                                     |carry_or_29                            |     3|
|859   |              MUXCY_I                                                            |MB_MUXCY_50                            |     3|
|860   |            mem_cache_hit_block                                                  |carry_and_30                           |     2|
|861   |              MUXCY_I                                                            |MB_MUXCY_49                            |     2|
|862   |            tag_hit2_carry                                                       |MB_MUXCY_31                            |     1|
|863   |            tag_hit_comparator                                                   |comparator                             |     6|
|864   |              \Comp_Carry_Chain[0].MUXCY_I                                       |MB_MUXCY_43                            |     1|
|865   |              \Comp_Carry_Chain[1].MUXCY_I                                       |MB_MUXCY_44                            |     1|
|866   |              \Comp_Carry_Chain[2].MUXCY_I                                       |MB_MUXCY_45                            |     1|
|867   |              \Comp_Carry_Chain[3].MUXCY_I                                       |MB_MUXCY_46                            |     1|
|868   |              \Comp_Carry_Chain[4].MUXCY_I                                       |MB_MUXCY_47                            |     1|
|869   |              \Comp_Carry_Chain[5].MUXCY_I                                       |MB_MUXCY_48                            |     1|
|870   |            tag_hit_comparator2                                                  |comparator__parameterized1_32          |     7|
|871   |              \Comp_Carry_Chain[0].MUXCY_I                                       |MB_MUXCY_36                            |     1|
|872   |              \Comp_Carry_Chain[1].MUXCY_I                                       |MB_MUXCY_37                            |     1|
|873   |              \Comp_Carry_Chain[2].MUXCY_I                                       |MB_MUXCY_38                            |     1|
|874   |              \Comp_Carry_Chain[3].MUXCY_I                                       |MB_MUXCY_39                            |     1|
|875   |              \Comp_Carry_Chain[4].MUXCY_I                                       |MB_MUXCY_40                            |     1|
|876   |              \Comp_Carry_Chain[5].MUXCY_I                                       |MB_MUXCY_41                            |     1|
|877   |              \Using_Extra_Carry.MUXCY_EXTRA_I                                   |MB_MUXCY_42                            |     1|
|878   |            tag_hit_valid_access                                                 |carry_and_33                           |    10|
|879   |              MUXCY_I                                                            |MB_MUXCY_35                            |    10|
|880   |            word_write_valid_data_carry                                          |MB_MUXCY_34                            |     2|
|881   |        \Using_Debug.Using_ICache.combined_carry_and_I2                          |carry_and                              |     1|
|882   |          MUXCY_I                                                                |MB_MUXCY_18                            |     1|
|883   |        \Using_Debug.Using_ICache.combined_carry_or_I                            |carry_or                               |     1|
|884   |          MUXCY_I                                                                |MB_MUXCY_17                            |     1|
|885   |        \Using_Debug.Using_ICache.debug_combinded_carry_or_I                     |carry_or_2                             |     1|
|886   |          MUXCY_I                                                                |MB_MUXCY_16                            |     1|
|887   |        \Using_ICache.ICache_I1                                                  |Icache                                 |   331|
|888   |          Cache_Interface_I1                                                     |Cache_Interface__parameterized1        |   110|
|889   |          Data_RAM_Module                                                        |RAM_Module__parameterized5             |    34|
|890   |            \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1                  |MB_RAMB36__parameterized1              |    17|
|891   |            \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1                  |MB_RAMB36__parameterized1_15           |    17|
|892   |          Tag_RAM_Module                                                         |RAM_Module__parameterized3             |     4|
|893   |            \Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                  |MB_RAMB36                              |     4|
|894   |          \Using_FPGA_FSL_1.tag_hit_comparator                                   |comparator__parameterized1             |    15|
|895   |            \Comp_Carry_Chain[0].MUXCY_I                                         |MB_MUXCY_8                             |     1|
|896   |            \Comp_Carry_Chain[1].MUXCY_I                                         |MB_MUXCY_9                             |     1|
|897   |            \Comp_Carry_Chain[2].MUXCY_I                                         |MB_MUXCY_10                            |     1|
|898   |            \Comp_Carry_Chain[3].MUXCY_I                                         |MB_MUXCY_11                            |     1|
|899   |            \Comp_Carry_Chain[4].MUXCY_I                                         |MB_MUXCY_12                            |     1|
|900   |            \Comp_Carry_Chain[5].MUXCY_I                                         |MB_MUXCY_13                            |     5|
|901   |            \Using_Extra_Carry.MUXCY_EXTRA_I                                     |MB_MUXCY_14                            |     1|
|902   |          \Using_XX_Access_Part2.carry_or_I1                                     |carry_or_4                             |     2|
|903   |            MUXCY_I                                                              |MB_MUXCY_7                             |     2|
|904   |          cache_valid_bit_detect_I1                                              |cache_valid_bit_detect                 |     1|
|905   |            \Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and         |carry_and_5                            |     1|
|906   |              MUXCY_I                                                            |MB_MUXCY_6                             |     1|
|907   |        instr_mux_I                                                              |instr_mux                              |    64|
|908   |        mem_databus_ready_sel_carry_or                                           |carry_or_3                             |     1|
|909   |          MUXCY_I                                                                |MB_MUXCY                               |     1|
|910   |        read_data_mux_I                                                          |read_data_mux                          |    32|
|911   |      Reset_DFF                                                                  |mb_sync_bit                            |     2|
|912   |      \Using_Async_Wakeup_0.Wakeup_DFF                                           |mb_sync_bit_0                          |     2|
|913   |      \Using_Async_Wakeup_1.Wakeup_DFF                                           |mb_sync_bit_1                          |     3|
+------+---------------------------------------------------------------------------------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:00 ; elapsed = 00:02:08 . Memory (MB): peak = 1010.688 ; gain = 728.102
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30514 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:12 ; elapsed = 00:01:48 . Memory (MB): peak = 1010.688 ; gain = 506.469
Synthesis Optimization Complete : Time (s): cpu = 00:02:00 ; elapsed = 00:02:09 . Memory (MB): peak = 1010.688 ; gain = 728.102
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 787 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 297 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 66 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 101 instances
  FDS => FDSE: 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  MULT_AND => LUT2: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
294 Infos, 200 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:05 ; elapsed = 00:02:14 . Memory (MB): peak = 1010.688 ; gain = 728.102
INFO: [Common 17-1381] The checkpoint 'C:/Test/Digilent_Preset_Designs/Test2/Arty-S7-50-base-rt/proj/base-rt.runs/system_microblaze_0_0_synth_1/system_microblaze_0_0.dcp' has been generated.
