<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM8 Device Headers: TIM4_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM8 Device Headers
   </div>
   <div id="projectbrief">Open source device headers for the STM8 microcontroller family</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">TIM4_t Struct Reference<div class="ingroups"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html">STM8AF_STM8S</a> &#124; <a class="el" href="group___s_t_m8_l10_x.html">STM8L10X</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>struct for controlling 8-Bit Timer 4 (TIM4)  
 <a href="struct_t_i_m4__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a08a5c7ee4d054cf8501048d55e1ea15a"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa135eabba2d2ab06a3dfcd20e204582f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#aa135eabba2d2ab06a3dfcd20e204582f">CEN</a>: 1</td></tr>
<tr class="memdesc:aa135eabba2d2ab06a3dfcd20e204582f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter enable.  <a href="#aa135eabba2d2ab06a3dfcd20e204582f">More...</a><br /></td></tr>
<tr class="separator:aa135eabba2d2ab06a3dfcd20e204582f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f9173caa18e2a594401adb0492d6bc5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#a1f9173caa18e2a594401adb0492d6bc5">UDIS</a>: 1</td></tr>
<tr class="memdesc:a1f9173caa18e2a594401adb0492d6bc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update disable.  <a href="#a1f9173caa18e2a594401adb0492d6bc5">More...</a><br /></td></tr>
<tr class="separator:a1f9173caa18e2a594401adb0492d6bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa928c16362c796aad8b3c4de6a0c3601"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#aa928c16362c796aad8b3c4de6a0c3601">URS</a>: 1</td></tr>
<tr class="memdesc:aa928c16362c796aad8b3c4de6a0c3601"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update request source.  <a href="#aa928c16362c796aad8b3c4de6a0c3601">More...</a><br /></td></tr>
<tr class="separator:aa928c16362c796aad8b3c4de6a0c3601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf3d1e5d51741ac35dd05159e43d53f4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#acf3d1e5d51741ac35dd05159e43d53f4">OPM</a>: 1</td></tr>
<tr class="memdesc:acf3d1e5d51741ac35dd05159e43d53f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">One-pulse mode.  <a href="#acf3d1e5d51741ac35dd05159e43d53f4">More...</a><br /></td></tr>
<tr class="separator:acf3d1e5d51741ac35dd05159e43d53f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 3</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a25f10c8a00c3e95e06c5c03fe6f76a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#a1a25f10c8a00c3e95e06c5c03fe6f76a">ARPE</a>: 1</td></tr>
<tr class="memdesc:a1a25f10c8a00c3e95e06c5c03fe6f76a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-reload preload enable.  <a href="#a1a25f10c8a00c3e95e06c5c03fe6f76a">More...</a><br /></td></tr>
<tr class="separator:a1a25f10c8a00c3e95e06c5c03fe6f76a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08a5c7ee4d054cf8501048d55e1ea15a"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m4__t.html#a08a5c7ee4d054cf8501048d55e1ea15a">CR</a></td></tr>
<tr class="memdesc:a08a5c7ee4d054cf8501048d55e1ea15a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Control register (TIM4_CR)  <a href="#a08a5c7ee4d054cf8501048d55e1ea15a">More...</a><br /></td></tr>
<tr class="separator:a08a5c7ee4d054cf8501048d55e1ea15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab60886c74f11a9cdfe2e4e71ddd93abe"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a8dfc88e5d4e806c2f0d5252efab3b772"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#a8dfc88e5d4e806c2f0d5252efab3b772">UIE</a>: 1</td></tr>
<tr class="memdesc:a8dfc88e5d4e806c2f0d5252efab3b772"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update interrupt enable.  <a href="#a8dfc88e5d4e806c2f0d5252efab3b772">More...</a><br /></td></tr>
<tr class="separator:a8dfc88e5d4e806c2f0d5252efab3b772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 7</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab60886c74f11a9cdfe2e4e71ddd93abe"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m4__t.html#ab60886c74f11a9cdfe2e4e71ddd93abe">IER</a></td></tr>
<tr class="memdesc:ab60886c74f11a9cdfe2e4e71ddd93abe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved registers on selected devices (2B)  <a href="#ab60886c74f11a9cdfe2e4e71ddd93abe">More...</a><br /></td></tr>
<tr class="separator:ab60886c74f11a9cdfe2e4e71ddd93abe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a158ff7259c5cb62fe4b5758f18ec5417"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a85578cbe14a06c87e9f99ac131850646"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#a85578cbe14a06c87e9f99ac131850646">UIF</a>: 1</td></tr>
<tr class="memdesc:a85578cbe14a06c87e9f99ac131850646"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update interrupt flag.  <a href="#a85578cbe14a06c87e9f99ac131850646">More...</a><br /></td></tr>
<tr class="separator:a85578cbe14a06c87e9f99ac131850646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 7</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a158ff7259c5cb62fe4b5758f18ec5417"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m4__t.html#a158ff7259c5cb62fe4b5758f18ec5417">SR</a></td></tr>
<tr class="memdesc:a158ff7259c5cb62fe4b5758f18ec5417"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Status register (TIM4_SR)  <a href="#a158ff7259c5cb62fe4b5758f18ec5417">More...</a><br /></td></tr>
<tr class="separator:a158ff7259c5cb62fe4b5758f18ec5417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c2f930b5fddbbaebba9a32130b9df85"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ae8af8e3293040dc287ebb6b2d747a856"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#ae8af8e3293040dc287ebb6b2d747a856">UG</a>: 1</td></tr>
<tr class="memdesc:ae8af8e3293040dc287ebb6b2d747a856"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update generation.  <a href="#ae8af8e3293040dc287ebb6b2d747a856">More...</a><br /></td></tr>
<tr class="separator:ae8af8e3293040dc287ebb6b2d747a856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 7</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c2f930b5fddbbaebba9a32130b9df85"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m4__t.html#a7c2f930b5fddbbaebba9a32130b9df85">EGR</a></td></tr>
<tr class="memdesc:a7c2f930b5fddbbaebba9a32130b9df85"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Event Generation (TIM4_EGR)  <a href="#a7c2f930b5fddbbaebba9a32130b9df85">More...</a><br /></td></tr>
<tr class="separator:a7c2f930b5fddbbaebba9a32130b9df85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65b0e49bfe86d41c4164f85356904233"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a6a7b8966748a63ca3b15dc1143f1694c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#a6a7b8966748a63ca3b15dc1143f1694c">CNT</a>: 8</td></tr>
<tr class="memdesc:a6a7b8966748a63ca3b15dc1143f1694c"><td class="mdescLeft">&#160;</td><td class="mdescRight">8-bit counter  <a href="#a6a7b8966748a63ca3b15dc1143f1694c">More...</a><br /></td></tr>
<tr class="separator:a6a7b8966748a63ca3b15dc1143f1694c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65b0e49bfe86d41c4164f85356904233"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m4__t.html#a65b0e49bfe86d41c4164f85356904233">CNTR</a></td></tr>
<tr class="memdesc:a65b0e49bfe86d41c4164f85356904233"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 8-bit counter register (TIM4_CNTR)  <a href="#a65b0e49bfe86d41c4164f85356904233">More...</a><br /></td></tr>
<tr class="separator:a65b0e49bfe86d41c4164f85356904233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ed216b8b0ab1fbebe6acccf62ca31ef"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a44274c2a73e369853b32d7d10086fb8b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#a44274c2a73e369853b32d7d10086fb8b">PSC</a>: 3</td></tr>
<tr class="memdesc:a44274c2a73e369853b32d7d10086fb8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock prescaler  <a href="#a44274c2a73e369853b32d7d10086fb8b">More...</a><br /></td></tr>
<tr class="separator:a44274c2a73e369853b32d7d10086fb8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 5</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ed216b8b0ab1fbebe6acccf62ca31ef"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m4__t.html#a5ed216b8b0ab1fbebe6acccf62ca31ef">PSCR</a></td></tr>
<tr class="memdesc:a5ed216b8b0ab1fbebe6acccf62ca31ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler (TIM4_PSCR)  <a href="#a5ed216b8b0ab1fbebe6acccf62ca31ef">More...</a><br /></td></tr>
<tr class="separator:a5ed216b8b0ab1fbebe6acccf62ca31ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a211ade414afac0c3236583f62f814d21"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a508baa83f767ffdb3b09a80870fc6b62"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#a508baa83f767ffdb3b09a80870fc6b62">ARR</a>: 8</td></tr>
<tr class="memdesc:a508baa83f767ffdb3b09a80870fc6b62"><td class="mdescLeft">&#160;</td><td class="mdescRight">auto-reload value  <a href="#a508baa83f767ffdb3b09a80870fc6b62">More...</a><br /></td></tr>
<tr class="separator:a508baa83f767ffdb3b09a80870fc6b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a211ade414afac0c3236583f62f814d21"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m4__t.html#a211ade414afac0c3236583f62f814d21">ARR</a></td></tr>
<tr class="memdesc:a211ade414afac0c3236583f62f814d21"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 8-bit auto-reload register (TIM4_ARR)  <a href="#a211ade414afac0c3236583f62f814d21">More...</a><br /></td></tr>
<tr class="separator:a211ade414afac0c3236583f62f814d21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93a1d4f121d4cf0d1f157abb58e1ea77"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa135eabba2d2ab06a3dfcd20e204582f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#aa135eabba2d2ab06a3dfcd20e204582f">CEN</a>: 1</td></tr>
<tr class="memdesc:aa135eabba2d2ab06a3dfcd20e204582f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter enable.  <a href="#aa135eabba2d2ab06a3dfcd20e204582f">More...</a><br /></td></tr>
<tr class="separator:aa135eabba2d2ab06a3dfcd20e204582f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f9173caa18e2a594401adb0492d6bc5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#a1f9173caa18e2a594401adb0492d6bc5">UDIS</a>: 1</td></tr>
<tr class="memdesc:a1f9173caa18e2a594401adb0492d6bc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update disable.  <a href="#a1f9173caa18e2a594401adb0492d6bc5">More...</a><br /></td></tr>
<tr class="separator:a1f9173caa18e2a594401adb0492d6bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa928c16362c796aad8b3c4de6a0c3601"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#aa928c16362c796aad8b3c4de6a0c3601">URS</a>: 1</td></tr>
<tr class="memdesc:aa928c16362c796aad8b3c4de6a0c3601"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update request source.  <a href="#aa928c16362c796aad8b3c4de6a0c3601">More...</a><br /></td></tr>
<tr class="separator:aa928c16362c796aad8b3c4de6a0c3601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf3d1e5d51741ac35dd05159e43d53f4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#acf3d1e5d51741ac35dd05159e43d53f4">OPM</a>: 1</td></tr>
<tr class="memdesc:acf3d1e5d51741ac35dd05159e43d53f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">One-pulse mode.  <a href="#acf3d1e5d51741ac35dd05159e43d53f4">More...</a><br /></td></tr>
<tr class="separator:acf3d1e5d51741ac35dd05159e43d53f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 3</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a25f10c8a00c3e95e06c5c03fe6f76a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#a1a25f10c8a00c3e95e06c5c03fe6f76a">ARPE</a>: 1</td></tr>
<tr class="memdesc:a1a25f10c8a00c3e95e06c5c03fe6f76a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-reload preload enable.  <a href="#a1a25f10c8a00c3e95e06c5c03fe6f76a">More...</a><br /></td></tr>
<tr class="separator:a1a25f10c8a00c3e95e06c5c03fe6f76a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93a1d4f121d4cf0d1f157abb58e1ea77"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m4__t.html#a93a1d4f121d4cf0d1f157abb58e1ea77">CR1</a></td></tr>
<tr class="memdesc:a93a1d4f121d4cf0d1f157abb58e1ea77"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Control register 1 (TIM4_CR1)  <a href="#a93a1d4f121d4cf0d1f157abb58e1ea77">More...</a><br /></td></tr>
<tr class="separator:a93a1d4f121d4cf0d1f157abb58e1ea77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9213e6c8e6f3808d6aa5caef962f294"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 4</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e6f44e90aa84f0854fc74932ce16a95"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#a2e6f44e90aa84f0854fc74932ce16a95">MMS</a>: 3</td></tr>
<tr class="memdesc:a2e6f44e90aa84f0854fc74932ce16a95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master mode selection.  <a href="#a2e6f44e90aa84f0854fc74932ce16a95">More...</a><br /></td></tr>
<tr class="separator:a2e6f44e90aa84f0854fc74932ce16a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadd889df1eefe254a8a6288898cf36c5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#aadd889df1eefe254a8a6288898cf36c5">__pad1__</a>: 1</td></tr>
<tr class="separator:aadd889df1eefe254a8a6288898cf36c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9213e6c8e6f3808d6aa5caef962f294"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m4__t.html#ad9213e6c8e6f3808d6aa5caef962f294">CR2</a></td></tr>
<tr class="memdesc:ad9213e6c8e6f3808d6aa5caef962f294"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Control register 2 (TIM4_CR2)  <a href="#ad9213e6c8e6f3808d6aa5caef962f294">More...</a><br /></td></tr>
<tr class="separator:ad9213e6c8e6f3808d6aa5caef962f294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef9b0d36a507095288052df46b63d177"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a8aee8772fcc50120138ec95c28cbabc9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#a8aee8772fcc50120138ec95c28cbabc9">SMS</a>: 3</td></tr>
<tr class="memdesc:a8aee8772fcc50120138ec95c28cbabc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock/trigger/slave mode selection.  <a href="#a8aee8772fcc50120138ec95c28cbabc9">More...</a><br /></td></tr>
<tr class="separator:a8aee8772fcc50120138ec95c28cbabc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 1</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1e668c5ec02fb2ddf7a6d73286f28a4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#ad1e668c5ec02fb2ddf7a6d73286f28a4">TS</a>: 3</td></tr>
<tr class="memdesc:ad1e668c5ec02fb2ddf7a6d73286f28a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger selection.  <a href="#ad1e668c5ec02fb2ddf7a6d73286f28a4">More...</a><br /></td></tr>
<tr class="separator:ad1e668c5ec02fb2ddf7a6d73286f28a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1953b84f6a61619f4250b3fa829bbbe0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#a1953b84f6a61619f4250b3fa829bbbe0">MSM</a>: 1</td></tr>
<tr class="memdesc:a1953b84f6a61619f4250b3fa829bbbe0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master/slave mode.  <a href="#a1953b84f6a61619f4250b3fa829bbbe0">More...</a><br /></td></tr>
<tr class="separator:a1953b84f6a61619f4250b3fa829bbbe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef9b0d36a507095288052df46b63d177"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m4__t.html#aef9b0d36a507095288052df46b63d177">SMCR</a></td></tr>
<tr class="memdesc:aef9b0d36a507095288052df46b63d177"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Slave mode control register (TIM4_SMCR)  <a href="#aef9b0d36a507095288052df46b63d177">More...</a><br /></td></tr>
<tr class="separator:aef9b0d36a507095288052df46b63d177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96c403a1098b2224dca0378ce57b76c8"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a8dfc88e5d4e806c2f0d5252efab3b772"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#a8dfc88e5d4e806c2f0d5252efab3b772">UIE</a>: 1</td></tr>
<tr class="memdesc:a8dfc88e5d4e806c2f0d5252efab3b772"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update interrupt enable.  <a href="#a8dfc88e5d4e806c2f0d5252efab3b772">More...</a><br /></td></tr>
<tr class="separator:a8dfc88e5d4e806c2f0d5252efab3b772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 5</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac726fa713c51789cda4bb6921135fb62"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#ac726fa713c51789cda4bb6921135fb62">TIE</a>: 1</td></tr>
<tr class="memdesc:ac726fa713c51789cda4bb6921135fb62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger interrupt enable.  <a href="#ac726fa713c51789cda4bb6921135fb62">More...</a><br /></td></tr>
<tr class="separator:ac726fa713c51789cda4bb6921135fb62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadd889df1eefe254a8a6288898cf36c5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#aadd889df1eefe254a8a6288898cf36c5">__pad1__</a>: 1</td></tr>
<tr class="separator:aadd889df1eefe254a8a6288898cf36c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96c403a1098b2224dca0378ce57b76c8"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m4__t.html#a96c403a1098b2224dca0378ce57b76c8">IER</a></td></tr>
<tr class="memdesc:a96c403a1098b2224dca0378ce57b76c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Interrupt enable (TIM4_IER)  <a href="#a96c403a1098b2224dca0378ce57b76c8">More...</a><br /></td></tr>
<tr class="separator:a96c403a1098b2224dca0378ce57b76c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96544558d7ec623303d7d46c631f0001"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a85578cbe14a06c87e9f99ac131850646"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#a85578cbe14a06c87e9f99ac131850646">UIF</a>: 1</td></tr>
<tr class="memdesc:a85578cbe14a06c87e9f99ac131850646"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update interrupt flag.  <a href="#a85578cbe14a06c87e9f99ac131850646">More...</a><br /></td></tr>
<tr class="separator:a85578cbe14a06c87e9f99ac131850646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 5</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e1a257dde7650e00f3ab13c0fc30968"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#a9e1a257dde7650e00f3ab13c0fc30968">TIF</a>: 1</td></tr>
<tr class="memdesc:a9e1a257dde7650e00f3ab13c0fc30968"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger interrupt flag.  <a href="#a9e1a257dde7650e00f3ab13c0fc30968">More...</a><br /></td></tr>
<tr class="separator:a9e1a257dde7650e00f3ab13c0fc30968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadd889df1eefe254a8a6288898cf36c5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#aadd889df1eefe254a8a6288898cf36c5">__pad1__</a>: 1</td></tr>
<tr class="separator:aadd889df1eefe254a8a6288898cf36c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96544558d7ec623303d7d46c631f0001"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m4__t.html#a96544558d7ec623303d7d46c631f0001">SR1</a></td></tr>
<tr class="memdesc:a96544558d7ec623303d7d46c631f0001"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Status register (TIM4_SR1)  <a href="#a96544558d7ec623303d7d46c631f0001">More...</a><br /></td></tr>
<tr class="separator:a96544558d7ec623303d7d46c631f0001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a300e4fbfb7fa2abfc90a198e515728ee"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ae8af8e3293040dc287ebb6b2d747a856"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#ae8af8e3293040dc287ebb6b2d747a856">UG</a>: 1</td></tr>
<tr class="memdesc:ae8af8e3293040dc287ebb6b2d747a856"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update generation.  <a href="#ae8af8e3293040dc287ebb6b2d747a856">More...</a><br /></td></tr>
<tr class="separator:ae8af8e3293040dc287ebb6b2d747a856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 5</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dad1e81dd2c1ee680f1c6718042cf8f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#a4dad1e81dd2c1ee680f1c6718042cf8f">TG</a>: 1</td></tr>
<tr class="memdesc:a4dad1e81dd2c1ee680f1c6718042cf8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger generation.  <a href="#a4dad1e81dd2c1ee680f1c6718042cf8f">More...</a><br /></td></tr>
<tr class="separator:a4dad1e81dd2c1ee680f1c6718042cf8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadd889df1eefe254a8a6288898cf36c5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#aadd889df1eefe254a8a6288898cf36c5">__pad1__</a>: 1</td></tr>
<tr class="separator:aadd889df1eefe254a8a6288898cf36c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a300e4fbfb7fa2abfc90a198e515728ee"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m4__t.html#a300e4fbfb7fa2abfc90a198e515728ee">EGR</a></td></tr>
<tr class="memdesc:a300e4fbfb7fa2abfc90a198e515728ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Event Generation (TIM4_EGR)  <a href="#a300e4fbfb7fa2abfc90a198e515728ee">More...</a><br /></td></tr>
<tr class="separator:a300e4fbfb7fa2abfc90a198e515728ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57b98cf52495e504377c81fdcb7484d1"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a6a7b8966748a63ca3b15dc1143f1694c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#a6a7b8966748a63ca3b15dc1143f1694c">CNT</a>: 8</td></tr>
<tr class="memdesc:a6a7b8966748a63ca3b15dc1143f1694c"><td class="mdescLeft">&#160;</td><td class="mdescRight">8-bit counter  <a href="#a6a7b8966748a63ca3b15dc1143f1694c">More...</a><br /></td></tr>
<tr class="separator:a6a7b8966748a63ca3b15dc1143f1694c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57b98cf52495e504377c81fdcb7484d1"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m4__t.html#a57b98cf52495e504377c81fdcb7484d1">CNTR</a></td></tr>
<tr class="memdesc:a57b98cf52495e504377c81fdcb7484d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 8-bit counter register (TIM4_CNTR)  <a href="#a57b98cf52495e504377c81fdcb7484d1">More...</a><br /></td></tr>
<tr class="separator:a57b98cf52495e504377c81fdcb7484d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb834657b7965b508df555e6103f9d42"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a44274c2a73e369853b32d7d10086fb8b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#a44274c2a73e369853b32d7d10086fb8b">PSC</a>: 4</td></tr>
<tr class="memdesc:a44274c2a73e369853b32d7d10086fb8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock prescaler  <a href="#a44274c2a73e369853b32d7d10086fb8b">More...</a><br /></td></tr>
<tr class="separator:a44274c2a73e369853b32d7d10086fb8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 4</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb834657b7965b508df555e6103f9d42"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m4__t.html#aeb834657b7965b508df555e6103f9d42">PSCR</a></td></tr>
<tr class="memdesc:aeb834657b7965b508df555e6103f9d42"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler (TIM4_PSCR)  <a href="#aeb834657b7965b508df555e6103f9d42">More...</a><br /></td></tr>
<tr class="separator:aeb834657b7965b508df555e6103f9d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4829e4da6f05fd668d9ade97f068c12d"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a508baa83f767ffdb3b09a80870fc6b62"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m4__t.html#a508baa83f767ffdb3b09a80870fc6b62">ARR</a>: 8</td></tr>
<tr class="memdesc:a508baa83f767ffdb3b09a80870fc6b62"><td class="mdescLeft">&#160;</td><td class="mdescRight">auto-reload value  <a href="#a508baa83f767ffdb3b09a80870fc6b62">More...</a><br /></td></tr>
<tr class="separator:a508baa83f767ffdb3b09a80870fc6b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4829e4da6f05fd668d9ade97f068c12d"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m4__t.html#a4829e4da6f05fd668d9ade97f068c12d">ARR</a></td></tr>
<tr class="memdesc:a4829e4da6f05fd668d9ade97f068c12d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 8-bit auto-reload register (TIM4_ARR)  <a href="#a4829e4da6f05fd668d9ade97f068c12d">More...</a><br /></td></tr>
<tr class="separator:a4829e4da6f05fd668d9ade97f068c12d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>struct for controlling 8-Bit Timer 4 (TIM4) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03819">3819</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a6eee014176c0152c7a8c6bfd4920c77b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eee014176c0152c7a8c6bfd4920c77b">&#9670;&nbsp;</a></span>__pad0__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> __pad0__</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03827">3827</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="aadd889df1eefe254a8a6288898cf36c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadd889df1eefe254a8a6288898cf36c5">&#9670;&nbsp;</a></span>__pad1__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> __pad1__</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l02199">2199</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a1a25f10c8a00c3e95e06c5c03fe6f76a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a25f10c8a00c3e95e06c5c03fe6f76a">&#9670;&nbsp;</a></span>ARPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> ARPE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto-reload preload enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03828">3828</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a4829e4da6f05fd668d9ade97f068c12d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4829e4da6f05fd668d9ade97f068c12d">&#9670;&nbsp;</a></span>ARR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   ARR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 8-bit auto-reload register (TIM4_ARR) </p>

</div>
</div>
<a id="a508baa83f767ffdb3b09a80870fc6b62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a508baa83f767ffdb3b09a80870fc6b62">&#9670;&nbsp;</a></span>ARR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> ARR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>auto-reload value </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03873">3873</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a211ade414afac0c3236583f62f814d21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a211ade414afac0c3236583f62f814d21">&#9670;&nbsp;</a></span>ARR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   ARR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 8-bit auto-reload register (TIM4_ARR) </p>

</div>
</div>
<a id="aa135eabba2d2ab06a3dfcd20e204582f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa135eabba2d2ab06a3dfcd20e204582f">&#9670;&nbsp;</a></span>CEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Counter enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03823">3823</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a6a7b8966748a63ca3b15dc1143f1694c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a7b8966748a63ca3b15dc1143f1694c">&#9670;&nbsp;</a></span>CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>8-bit counter </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03861">3861</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a57b98cf52495e504377c81fdcb7484d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57b98cf52495e504377c81fdcb7484d1">&#9670;&nbsp;</a></span>CNTR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CNTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 8-bit counter register (TIM4_CNTR) </p>

</div>
</div>
<a id="a65b0e49bfe86d41c4164f85356904233"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65b0e49bfe86d41c4164f85356904233">&#9670;&nbsp;</a></span>CNTR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CNTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 8-bit counter register (TIM4_CNTR) </p>

</div>
</div>
<a id="a08a5c7ee4d054cf8501048d55e1ea15a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08a5c7ee4d054cf8501048d55e1ea15a">&#9670;&nbsp;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 Control register (TIM4_CR) </p>

</div>
</div>
<a id="a93a1d4f121d4cf0d1f157abb58e1ea77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93a1d4f121d4cf0d1f157abb58e1ea77">&#9670;&nbsp;</a></span>CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 Control register 1 (TIM4_CR1) </p>

</div>
</div>
<a id="ad9213e6c8e6f3808d6aa5caef962f294"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9213e6c8e6f3808d6aa5caef962f294">&#9670;&nbsp;</a></span>CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 Control register 2 (TIM4_CR2) </p>

</div>
</div>
<a id="a300e4fbfb7fa2abfc90a198e515728ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a300e4fbfb7fa2abfc90a198e515728ee">&#9670;&nbsp;</a></span>EGR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   EGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 Event Generation (TIM4_EGR) </p>

</div>
</div>
<a id="a7c2f930b5fddbbaebba9a32130b9df85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c2f930b5fddbbaebba9a32130b9df85">&#9670;&nbsp;</a></span>EGR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   EGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 Event Generation (TIM4_EGR) </p>

</div>
</div>
<a id="a96c403a1098b2224dca0378ce57b76c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96c403a1098b2224dca0378ce57b76c8">&#9670;&nbsp;</a></span>IER <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 Interrupt enable (TIM4_IER) </p>

</div>
</div>
<a id="ab60886c74f11a9cdfe2e4e71ddd93abe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab60886c74f11a9cdfe2e4e71ddd93abe">&#9670;&nbsp;</a></span>IER <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved registers on selected devices (2B) </p>
<p>TIM4 Interrupt enable (TIM4_IER) </p>

</div>
</div>
<a id="a2e6f44e90aa84f0854fc74932ce16a95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e6f44e90aa84f0854fc74932ce16a95">&#9670;&nbsp;</a></span>MMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> MMS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master mode selection. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l02198">2198</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a1953b84f6a61619f4250b3fa829bbbe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1953b84f6a61619f4250b3fa829bbbe0">&#9670;&nbsp;</a></span>MSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> MSM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master/slave mode. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l02208">2208</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="acf3d1e5d51741ac35dd05159e43d53f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf3d1e5d51741ac35dd05159e43d53f4">&#9670;&nbsp;</a></span>OPM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> OPM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>One-pulse mode. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03826">3826</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a44274c2a73e369853b32d7d10086fb8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44274c2a73e369853b32d7d10086fb8b">&#9670;&nbsp;</a></span>PSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PSC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clock prescaler </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03866">3866</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="aeb834657b7965b508df555e6103f9d42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb834657b7965b508df555e6103f9d42">&#9670;&nbsp;</a></span>PSCR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   PSCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 clock prescaler (TIM4_PSCR) </p>

</div>
</div>
<a id="a5ed216b8b0ab1fbebe6acccf62ca31ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ed216b8b0ab1fbebe6acccf62ca31ef">&#9670;&nbsp;</a></span>PSCR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   PSCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 clock prescaler (TIM4_PSCR) </p>

</div>
</div>
<a id="aef9b0d36a507095288052df46b63d177"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef9b0d36a507095288052df46b63d177">&#9670;&nbsp;</a></span>SMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SMCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 Slave mode control register (TIM4_SMCR) </p>

</div>
</div>
<a id="a8aee8772fcc50120138ec95c28cbabc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8aee8772fcc50120138ec95c28cbabc9">&#9670;&nbsp;</a></span>SMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> SMS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock/trigger/slave mode selection. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l02205">2205</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a158ff7259c5cb62fe4b5758f18ec5417"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a158ff7259c5cb62fe4b5758f18ec5417">&#9670;&nbsp;</a></span>SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 Status register (TIM4_SR) </p>

</div>
</div>
<a id="a96544558d7ec623303d7d46c631f0001"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96544558d7ec623303d7d46c631f0001">&#9670;&nbsp;</a></span>SR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 Status register (TIM4_SR1) </p>

</div>
</div>
<a id="a4dad1e81dd2c1ee680f1c6718042cf8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dad1e81dd2c1ee680f1c6718042cf8f">&#9670;&nbsp;</a></span>TG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trigger generation. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l02234">2234</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="ac726fa713c51789cda4bb6921135fb62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac726fa713c51789cda4bb6921135fb62">&#9670;&nbsp;</a></span>TIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TIE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trigger interrupt enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l02216">2216</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a9e1a257dde7650e00f3ab13c0fc30968"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e1a257dde7650e00f3ab13c0fc30968">&#9670;&nbsp;</a></span>TIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TIF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trigger interrupt flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l02225">2225</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="ad1e668c5ec02fb2ddf7a6d73286f28a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1e668c5ec02fb2ddf7a6d73286f28a4">&#9670;&nbsp;</a></span>TS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trigger selection. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l02207">2207</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a1f9173caa18e2a594401adb0492d6bc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f9173caa18e2a594401adb0492d6bc5">&#9670;&nbsp;</a></span>UDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> UDIS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Update disable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03824">3824</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ae8af8e3293040dc287ebb6b2d747a856"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8af8e3293040dc287ebb6b2d747a856">&#9670;&nbsp;</a></span>UG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> UG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Update generation. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03854">3854</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a8dfc88e5d4e806c2f0d5252efab3b772"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dfc88e5d4e806c2f0d5252efab3b772">&#9670;&nbsp;</a></span>UIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> UIE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Update interrupt enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03840">3840</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a85578cbe14a06c87e9f99ac131850646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85578cbe14a06c87e9f99ac131850646">&#9670;&nbsp;</a></span>UIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> UIF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Update interrupt flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03847">3847</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="aa928c16362c796aad8b3c4de6a0c3601"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa928c16362c796aad8b3c4de6a0c3601">&#9670;&nbsp;</a></span>URS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> URS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Update request source. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03825">3825</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8af_stm8s/<a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a></li>
<li>/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8l10x/<a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
