
*** Running vivado
    with args -log bram_random_walk.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bram_random_walk.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bram_random_walk.tcl -notrace
Command: synth_design -top bram_random_walk -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-86] Your Synthesis license expires in 10 day(s)
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6920
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1060.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bram_random_walk' [C:/Users/Lixiang/zcu102_bram4/zcu102_bram4.srcs/sources_1/new/bram_random_walk.v:2]
	Parameter period bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 8192 - type: integer 
	Parameter nei_addr_table_offset bound to: 10 - type: integer 
	Parameter nei_table_offset bound to: 100 - type: integer 
	Parameter score_table_offset bound to: 1000 - type: integer 
	Parameter alpha bound to: 1 - type: integer 
	Parameter seed_num bound to: 10 - type: integer 
	Parameter m_rw bound to: 100 - type: integer 
	Parameter max_steps bound to: 6 - type: integer 
	Parameter node_num bound to: 100 - type: integer 
	Parameter cycles bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/Lixiang/zcu102_bram4/zcu102_bram4.srcs/sources_1/new/clock_divider.v:1]
	Parameter period bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [C:/Users/Lixiang/zcu102_bram4/zcu102_bram4.srcs/sources_1/new/clock_divider.v:1]
INFO: [Synth 8-6157] synthesizing module 'lfsr' [C:/Users/Lixiang/Documents/bram_random_walk_move_between_oct_9/lfsr.v:1]
INFO: [Synth 8-6155] done synthesizing module 'lfsr' (2#1) [C:/Users/Lixiang/Documents/bram_random_walk_move_between_oct_9/lfsr.v:1]
WARNING: [Synth 8-6090] variable 'curr_m_rw' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Lixiang/zcu102_bram4/zcu102_bram4.srcs/sources_1/new/bram_random_walk.v:104]
INFO: [Synth 8-6155] done synthesizing module 'bram_random_walk' (3#1) [C:/Users/Lixiang/zcu102_bram4/zcu102_bram4.srcs/sources_1/new/bram_random_walk.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1060.078 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1060.078 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1060.078 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1060.078 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 6     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 2     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 10    
	               13 Bit    Registers := 6     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 21    
	   2 Input   13 Bit        Muxes := 5     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 6     
	   5 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP address_reg3, operation Mode is: A*(B:0x6).
DSP Report: operator address_reg3 is absorbed into DSP address_reg3.
DSP Report: Generating DSP address_reg0, operation Mode is: C+A2*(B:0x258).
DSP Report: register curr_node_reg is absorbed into DSP address_reg0.
DSP Report: operator address_reg0 is absorbed into DSP address_reg0.
DSP Report: operator address_reg2 is absorbed into DSP address_reg0.
DSP Report: Generating DSP address_reg0, operation Mode is: PCIN+(A:0x0):B+(C:0x64).
DSP Report: operator address_reg0 is absorbed into DSP address_reg0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 1699.301 ; gain = 639.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+-----------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bram_random_walk | A*(B:0x6)               | 13     | 3      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bram_random_walk | C+A2*(B:0x258)          | 13     | 10     | 13     | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|bram_random_walk | PCIN+(A:0x0):B+(C:0x64) | 30     | 13     | 7      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-----------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 1699.301 ; gain = 639.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 1699.301 ; gain = 639.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:59 . Memory (MB): peak = 1699.301 ; gain = 639.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:59 . Memory (MB): peak = 1699.301 ; gain = 639.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:59 . Memory (MB): peak = 1699.301 ; gain = 639.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:59 . Memory (MB): peak = 1699.301 ; gain = 639.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:59 . Memory (MB): peak = 1699.301 ; gain = 639.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:59 . Memory (MB): peak = 1699.301 ; gain = 639.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY8  |   204|
|3     |DSP48E2 |     3|
|4     |LUT1    |    75|
|5     |LUT2    |   193|
|6     |LUT3    |  1066|
|7     |LUT4    |   114|
|8     |LUT5    |    58|
|9     |LUT6    |    76|
|10    |FDRE    |   445|
|11    |FDSE    |     4|
|12    |IBUF    |    35|
|13    |OBUFT   |    46|
+------+--------+------+

Report Instance Areas: 
+------+--------------+----------------+------+
|      |Instance      |Module          |Cells |
+------+--------------+----------------+------+
|1     |top           |                |  2320|
|2     |  clk_divier1 |clock_divider   |    54|
|3     |  clk_divier2 |clock_divider_0 |    59|
|4     |  clk_divier3 |clock_divider_1 |   321|
|5     |  lfsr_ins1   |lfsr            |   275|
+------+--------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:59 . Memory (MB): peak = 1699.301 ; gain = 639.223
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:00:59 . Memory (MB): peak = 1699.301 ; gain = 639.223
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:59 . Memory (MB): peak = 1699.301 ; gain = 639.223
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1699.301 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 243 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1699.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 39 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  DSP48E2 => DSP48E2 (inverted pins: CLK) (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 35 instances

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:14 . Memory (MB): peak = 1699.301 ; gain = 639.223
INFO: [Common 17-1381] The checkpoint 'C:/Users/Lixiang/zcu102_bram4/zcu102_bram4.runs/synth_1/bram_random_walk.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bram_random_walk_utilization_synth.rpt -pb bram_random_walk_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 10 13:48:32 2020...
