# Single Cycle RV32I CPU

## rev00 : Your own CPU design code: Do not share with your friends
- CPU TESTBENCH PASS
- CPU & MEM I/F

## rev00_protected : Share with your friends
- Same rev00, but protected codes

## rev01 : ISA TESTBENCH PASS 
- CSRRW implementation

## rev01_protect : ISA TESTBENCH PASS 

## rev02 : Peripheral design - TBMAN
- TBMAN implementation

## rev02_protect : Peripheral design - TBMAN
- RV32I_System.vp 

### week10: Homework
- 10peripheral_tbman/Addr_Decoder.vp
- 10peripheral_tbman/data_mux.vp

- VCS code protect
```
    `protect128

    `endprotect128
```

