i<>.\src\Bit_half_adder.vhd
i<>.\src\bit_full_adder_cg.vhd
i<>.\src\cl_logic.vhd
i<>.\src\cla_64.vhd
i<>.\src\cla_4.vhd
i<>.\src\cla_16.vhd
i<>.\src\and_64.vhd
i<>.\src\or_64.vhd
i<>.\src\xor_64.vhd
i<>.\src\count_lead_zero.vhd
i<>.\src\count_ones.vhd
i<>.\src\shift_left.vhd
i<>.\src\alu_logic.vhd
i<>.\src\mux_2_1.cpp
i<>.\src\sat_logic.vhd
i<>.\src\mux_8_2_1.cpp
i<>.\src\mux_8_2_1.vhd
i<>.\src\multiply.vhd
i<>.\src\abs_diff.vhd
i<>.\src\alu.vhd
