// Seed: 3149940777
module module_0 ();
  id_1(
      1 + -1'b0
  );
  wire id_2;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always disable id_6;
  for (id_7 = id_1; -1; id_6 = -1) wire id_8;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output logic id_0,
    input uwire id_1,
    output wire id_2,
    input logic id_3,
    input wire id_4,
    input wor id_5,
    output tri id_6,
    input uwire id_7,
    output tri0 id_8,
    input supply0 id_9
);
  always id_0 <= id_3;
  module_0 modCall_1 ();
  wire id_11, id_12, id_13;
endmodule
