Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sys_array_tb_behav xil_defaultlib.sys_array_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'bram_result_0_din' [D:/Aca folders/Sem7/Advance Digital Systems/adding control/adding control.srcs/sim_1/imports/new/testbench.v:29]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 11 for port 'bram_result_0_addr' [D:/Aca folders/Sem7/Advance Digital Systems/adding control/adding control.srcs/sim_1/imports/new/testbench.v:30]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'matrix_width_in' [D:/Aca folders/Sem7/Advance Digital Systems/adding control/adding control.srcs/sources_1/new/data_feeder.v:97]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'matrix_width_in' [D:/Aca folders/Sem7/Advance Digital Systems/adding control/adding control.srcs/sources_1/new/data_feeder.v:131]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dinb' [D:/Aca folders/Sem7/Advance Digital Systems/adding control/adding control.srcs/sources_1/new/top.v:127]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
