INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/adder/adder.srcs/sources_1/new/four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adder
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/adder/adder.srcs/sim_1/new/tb_four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_four_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/adder/adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
