\BOOKMARK [0][]{chapter*.1}{Summary}{}% 1
\BOOKMARK [0][]{chapter*.2}{Acknowledgements}{}% 2
\BOOKMARK [0][]{chapter.1}{Introduction}{}% 3
\BOOKMARK [1][]{section.1.1}{Motivation}{chapter.1}% 4
\BOOKMARK [1][]{section.1.2}{Methodology}{chapter.1}% 5
\BOOKMARK [1][]{section.1.3}{Contribution}{chapter.1}% 6
\BOOKMARK [0][]{chapter.2}{Theory, Design and Simulation}{}% 7
\BOOKMARK [1][]{section.2.1}{OFDM System Architecture}{chapter.2}% 8
\BOOKMARK [1][]{section.2.2}{OFDM Specifications in IEEE 802.11a Standard}{chapter.2}% 9
\BOOKMARK [2][]{subsection.2.2.1}{Introduction of IEEE 802.11}{section.2.2}% 10
\BOOKMARK [2][]{subsection.2.2.2}{System Design}{section.2.2}% 11
\BOOKMARK [2][]{subsection.2.2.3}{IEEE 802.11a Standard in Time and Frequency}{section.2.2}% 12
\BOOKMARK [2][]{subsection.2.2.4}{Origin of CFO}{section.2.2}% 13
\BOOKMARK [2][]{subsection.2.2.5}{Impact of CFO}{section.2.2}% 14
\BOOKMARK [2][]{subsection.2.2.6}{Synchronization}{section.2.2}% 15
\BOOKMARK [2][]{subsection.2.2.7}{Channel Estimation and Distortion Reject}{section.2.2}% 16
\BOOKMARK [0][]{chapter.3}{FPGA Implementations}{}% 17
\BOOKMARK [1][]{section.3.1}{System Design in System Generator}{chapter.3}% 18
\BOOKMARK [1][]{section.3.2}{Hardware Introduction}{chapter.3}% 19
\BOOKMARK [2][]{subsection.3.2.1}{FPGA Board}{section.3.2}% 20
\BOOKMARK [2][]{subsection.3.2.2}{Radio Board}{section.3.2}% 21
\BOOKMARK [2][]{subsection.3.2.3}{Clock Chain on FMCOMMS1}{section.3.2}% 22
\BOOKMARK [1][]{section.3.3}{Expectations for CFO on FMCOMM1}{chapter.3}% 23
\BOOKMARK [1][]{section.3.4}{Time Domain CFO Correction}{chapter.3}% 24
\BOOKMARK [1][]{section.3.5}{Carrier Frequency Offsets}{chapter.3}% 25
\BOOKMARK [1][]{section.3.6}{FPGA Architecture}{chapter.3}% 26
\BOOKMARK [1][]{section.3.7}{Test Methodology}{chapter.3}% 27
\BOOKMARK [0][]{chapter.4}{Sample Analysis and Conclusion}{}% 28
\BOOKMARK [1][]{section.4.1}{Hardware Samples and Analysis}{chapter.4}% 29
\BOOKMARK [1][]{section.4.2}{Bit-Error Rate Calculation}{chapter.4}% 30
\BOOKMARK [1][]{section.4.3}{FPGA Resource Consumption}{chapter.4}% 31
\BOOKMARK [1][]{section.4.4}{Conclusion}{chapter.4}% 32
\BOOKMARK [2][]{subsection.4.4.1}{Future Work}{section.4.4}% 33
