Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Jan  7 23:05:00 2019
| Host         : DESKTOP-8KQDUU6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.116        0.000                      0                 6750        0.048        0.000                      0                 6750        3.750        0.000                       0                  1865  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.116        0.000                      0                 6687        0.048        0.000                      0                 6687        3.750        0.000                       0                  1865  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.688        0.000                      0                   63        0.593        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 cpu0/inst_reg[16]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/R_reg[11][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.956ns  (logic 3.283ns (32.974%)  route 6.673ns (67.026%))
  Logic Levels:           12  (CARRY4=5 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        1.542     5.063    cpu0/EXCLK_IBUF_BUFG
    SLICE_X46Y79         FDRE                                         r  cpu0/inst_reg[16]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDRE (Prop_fdre_C_Q)         0.518     5.581 r  cpu0/inst_reg[16]_rep__1/Q
                         net (fo=86, routed)          1.641     7.222    cpu0/inst_reg[16]_rep__1_n_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I2_O)        0.124     7.346 r  cpu0/R[2][0]_i_32/O
                         net (fo=1, routed)           0.000     7.346    cpu0/R[2][0]_i_32_n_0
    SLICE_X55Y83         MUXF7 (Prop_muxf7_I0_O)      0.212     7.558 r  cpu0/R_reg[2][0]_i_21/O
                         net (fo=1, routed)           0.755     8.313    cpu0/R_reg[2][0]_i_21_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.299     8.612 r  cpu0/R[2][0]_i_12/O
                         net (fo=36, routed)          1.085     9.697    cpu0/R[2][0]_i_12_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.247 r  cpu0/mem_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.247    cpu0/mem_addr_reg[3]_i_3_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.364 r  cpu0/mem_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.364    cpu0/mem_addr_reg[7]_i_3_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.481 r  cpu0/mem_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.481    cpu0/mem_addr_reg[11]_i_3_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.598 r  cpu0/mem_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.598    cpu0/mem_addr_reg[15]_i_3_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.921 r  cpu0/mem_addr_reg[17]_i_3/O[1]
                         net (fo=2, routed)           0.837    11.758    cpu0/mem_addr_reg[17]_i_3_n_6
    SLICE_X46Y88         LUT4 (Prop_lut4_I3_O)        0.330    12.088 r  cpu0/R[2][17]_i_30/O
                         net (fo=1, routed)           0.762    12.850    cpu0/R[2][17]_i_30_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I4_O)        0.328    13.178 f  cpu0/R[2][17]_i_17/O
                         net (fo=1, routed)           0.601    13.779    cpu0/R[2][17]_i_17_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I5_O)        0.124    13.903 r  cpu0/R[2][17]_i_6/O
                         net (fo=32, routed)          0.992    14.895    cpu0/R[2][17]_i_6_n_0
    SLICE_X28Y104        LUT6 (Prop_lut6_I4_O)        0.124    15.019 r  cpu0/R[11][17]_i_1/O
                         net (fo=1, routed)           0.000    15.019    cpu0/R[11][17]_i_1_n_0
    SLICE_X28Y104        FDRE                                         r  cpu0/R_reg[11][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        1.611    14.952    cpu0/EXCLK_IBUF_BUFG
    SLICE_X28Y104        FDRE                                         r  cpu0/R_reg[11][17]/C
                         clock pessimism              0.187    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X28Y104        FDRE (Setup_fdre_C_D)        0.031    15.135    cpu0/R_reg[11][17]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -15.019    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 cpu0/inst_reg[16]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/R_reg[13][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.945ns  (logic 3.283ns (33.011%)  route 6.662ns (66.989%))
  Logic Levels:           12  (CARRY4=5 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        1.542     5.063    cpu0/EXCLK_IBUF_BUFG
    SLICE_X46Y79         FDRE                                         r  cpu0/inst_reg[16]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDRE (Prop_fdre_C_Q)         0.518     5.581 r  cpu0/inst_reg[16]_rep__1/Q
                         net (fo=86, routed)          1.641     7.222    cpu0/inst_reg[16]_rep__1_n_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I2_O)        0.124     7.346 r  cpu0/R[2][0]_i_32/O
                         net (fo=1, routed)           0.000     7.346    cpu0/R[2][0]_i_32_n_0
    SLICE_X55Y83         MUXF7 (Prop_muxf7_I0_O)      0.212     7.558 r  cpu0/R_reg[2][0]_i_21/O
                         net (fo=1, routed)           0.755     8.313    cpu0/R_reg[2][0]_i_21_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.299     8.612 r  cpu0/R[2][0]_i_12/O
                         net (fo=36, routed)          1.085     9.697    cpu0/R[2][0]_i_12_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.247 r  cpu0/mem_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.247    cpu0/mem_addr_reg[3]_i_3_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.364 r  cpu0/mem_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.364    cpu0/mem_addr_reg[7]_i_3_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.481 r  cpu0/mem_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.481    cpu0/mem_addr_reg[11]_i_3_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.598 r  cpu0/mem_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.598    cpu0/mem_addr_reg[15]_i_3_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.921 r  cpu0/mem_addr_reg[17]_i_3/O[1]
                         net (fo=2, routed)           0.837    11.758    cpu0/mem_addr_reg[17]_i_3_n_6
    SLICE_X46Y88         LUT4 (Prop_lut4_I3_O)        0.330    12.088 r  cpu0/R[2][17]_i_30/O
                         net (fo=1, routed)           0.762    12.850    cpu0/R[2][17]_i_30_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I4_O)        0.328    13.178 f  cpu0/R[2][17]_i_17/O
                         net (fo=1, routed)           0.601    13.779    cpu0/R[2][17]_i_17_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I5_O)        0.124    13.903 r  cpu0/R[2][17]_i_6/O
                         net (fo=32, routed)          0.981    14.884    cpu0/R[2][17]_i_6_n_0
    SLICE_X27Y106        LUT6 (Prop_lut6_I4_O)        0.124    15.008 r  cpu0/R[13][17]_i_1/O
                         net (fo=1, routed)           0.000    15.008    cpu0/R[13][17]_i_1_n_0
    SLICE_X27Y106        FDRE                                         r  cpu0/R_reg[13][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        1.612    14.953    cpu0/EXCLK_IBUF_BUFG
    SLICE_X27Y106        FDRE                                         r  cpu0/R_reg[13][17]/C
                         clock pessimism              0.187    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X27Y106        FDRE (Setup_fdre_C_D)        0.029    15.134    cpu0/R_reg[13][17]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -15.008    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 cpu0/inst_reg[16]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/R_reg[15][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.974ns  (logic 3.283ns (32.916%)  route 6.691ns (67.084%))
  Logic Levels:           12  (CARRY4=5 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        1.542     5.063    cpu0/EXCLK_IBUF_BUFG
    SLICE_X46Y79         FDRE                                         r  cpu0/inst_reg[16]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDRE (Prop_fdre_C_Q)         0.518     5.581 r  cpu0/inst_reg[16]_rep__1/Q
                         net (fo=86, routed)          1.641     7.222    cpu0/inst_reg[16]_rep__1_n_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I2_O)        0.124     7.346 r  cpu0/R[2][0]_i_32/O
                         net (fo=1, routed)           0.000     7.346    cpu0/R[2][0]_i_32_n_0
    SLICE_X55Y83         MUXF7 (Prop_muxf7_I0_O)      0.212     7.558 r  cpu0/R_reg[2][0]_i_21/O
                         net (fo=1, routed)           0.755     8.313    cpu0/R_reg[2][0]_i_21_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.299     8.612 r  cpu0/R[2][0]_i_12/O
                         net (fo=36, routed)          1.085     9.697    cpu0/R[2][0]_i_12_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.247 r  cpu0/mem_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.247    cpu0/mem_addr_reg[3]_i_3_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.364 r  cpu0/mem_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.364    cpu0/mem_addr_reg[7]_i_3_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.481 r  cpu0/mem_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.481    cpu0/mem_addr_reg[11]_i_3_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.598 r  cpu0/mem_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.598    cpu0/mem_addr_reg[15]_i_3_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.921 r  cpu0/mem_addr_reg[17]_i_3/O[1]
                         net (fo=2, routed)           0.837    11.758    cpu0/mem_addr_reg[17]_i_3_n_6
    SLICE_X46Y88         LUT4 (Prop_lut4_I3_O)        0.330    12.088 r  cpu0/R[2][17]_i_30/O
                         net (fo=1, routed)           0.762    12.850    cpu0/R[2][17]_i_30_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I4_O)        0.328    13.178 f  cpu0/R[2][17]_i_17/O
                         net (fo=1, routed)           0.601    13.779    cpu0/R[2][17]_i_17_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I5_O)        0.124    13.903 r  cpu0/R[2][17]_i_6/O
                         net (fo=32, routed)          1.010    14.913    cpu0/R[2][17]_i_6_n_0
    SLICE_X34Y106        LUT6 (Prop_lut6_I4_O)        0.124    15.037 r  cpu0/R[15][17]_i_1/O
                         net (fo=1, routed)           0.000    15.037    cpu0/R[15][17]_i_1_n_0
    SLICE_X34Y106        FDRE                                         r  cpu0/R_reg[15][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        1.608    14.949    cpu0/EXCLK_IBUF_BUFG
    SLICE_X34Y106        FDRE                                         r  cpu0/R_reg[15][17]/C
                         clock pessimism              0.187    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X34Y106        FDRE (Setup_fdre_C_D)        0.081    15.182    cpu0/R_reg[15][17]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                         -15.037    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 cpu0/inst_reg[16]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/R_reg[29][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.926ns  (logic 3.283ns (33.076%)  route 6.643ns (66.925%))
  Logic Levels:           12  (CARRY4=5 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        1.542     5.063    cpu0/EXCLK_IBUF_BUFG
    SLICE_X46Y79         FDRE                                         r  cpu0/inst_reg[16]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDRE (Prop_fdre_C_Q)         0.518     5.581 r  cpu0/inst_reg[16]_rep__1/Q
                         net (fo=86, routed)          1.641     7.222    cpu0/inst_reg[16]_rep__1_n_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I2_O)        0.124     7.346 r  cpu0/R[2][0]_i_32/O
                         net (fo=1, routed)           0.000     7.346    cpu0/R[2][0]_i_32_n_0
    SLICE_X55Y83         MUXF7 (Prop_muxf7_I0_O)      0.212     7.558 r  cpu0/R_reg[2][0]_i_21/O
                         net (fo=1, routed)           0.755     8.313    cpu0/R_reg[2][0]_i_21_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.299     8.612 r  cpu0/R[2][0]_i_12/O
                         net (fo=36, routed)          1.085     9.697    cpu0/R[2][0]_i_12_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.247 r  cpu0/mem_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.247    cpu0/mem_addr_reg[3]_i_3_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.364 r  cpu0/mem_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.364    cpu0/mem_addr_reg[7]_i_3_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.481 r  cpu0/mem_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.481    cpu0/mem_addr_reg[11]_i_3_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.598 r  cpu0/mem_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.598    cpu0/mem_addr_reg[15]_i_3_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.921 r  cpu0/mem_addr_reg[17]_i_3/O[1]
                         net (fo=2, routed)           0.837    11.758    cpu0/mem_addr_reg[17]_i_3_n_6
    SLICE_X46Y88         LUT4 (Prop_lut4_I3_O)        0.330    12.088 r  cpu0/R[2][17]_i_30/O
                         net (fo=1, routed)           0.762    12.850    cpu0/R[2][17]_i_30_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I4_O)        0.328    13.178 f  cpu0/R[2][17]_i_17/O
                         net (fo=1, routed)           0.601    13.779    cpu0/R[2][17]_i_17_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I5_O)        0.124    13.903 r  cpu0/R[2][17]_i_6/O
                         net (fo=32, routed)          0.962    14.865    cpu0/R[2][17]_i_6_n_0
    SLICE_X25Y102        LUT6 (Prop_lut6_I4_O)        0.124    14.989 r  cpu0/R[29][17]_i_1/O
                         net (fo=1, routed)           0.000    14.989    cpu0/R[29][17]_i_1_n_0
    SLICE_X25Y102        FDRE                                         r  cpu0/R_reg[29][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        1.613    14.954    cpu0/EXCLK_IBUF_BUFG
    SLICE_X25Y102        FDRE                                         r  cpu0/R_reg[29][17]/C
                         clock pessimism              0.187    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X25Y102        FDRE (Setup_fdre_C_D)        0.029    15.135    cpu0/R_reg[29][17]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -14.989    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 cpu0/inst_reg[16]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/R_reg[1][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.924ns  (logic 3.283ns (33.081%)  route 6.641ns (66.919%))
  Logic Levels:           12  (CARRY4=5 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        1.542     5.063    cpu0/EXCLK_IBUF_BUFG
    SLICE_X46Y79         FDRE                                         r  cpu0/inst_reg[16]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDRE (Prop_fdre_C_Q)         0.518     5.581 r  cpu0/inst_reg[16]_rep__1/Q
                         net (fo=86, routed)          1.641     7.222    cpu0/inst_reg[16]_rep__1_n_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I2_O)        0.124     7.346 r  cpu0/R[2][0]_i_32/O
                         net (fo=1, routed)           0.000     7.346    cpu0/R[2][0]_i_32_n_0
    SLICE_X55Y83         MUXF7 (Prop_muxf7_I0_O)      0.212     7.558 r  cpu0/R_reg[2][0]_i_21/O
                         net (fo=1, routed)           0.755     8.313    cpu0/R_reg[2][0]_i_21_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.299     8.612 r  cpu0/R[2][0]_i_12/O
                         net (fo=36, routed)          1.085     9.697    cpu0/R[2][0]_i_12_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.247 r  cpu0/mem_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.247    cpu0/mem_addr_reg[3]_i_3_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.364 r  cpu0/mem_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.364    cpu0/mem_addr_reg[7]_i_3_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.481 r  cpu0/mem_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.481    cpu0/mem_addr_reg[11]_i_3_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.598 r  cpu0/mem_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.598    cpu0/mem_addr_reg[15]_i_3_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.921 r  cpu0/mem_addr_reg[17]_i_3/O[1]
                         net (fo=2, routed)           0.837    11.758    cpu0/mem_addr_reg[17]_i_3_n_6
    SLICE_X46Y88         LUT4 (Prop_lut4_I3_O)        0.330    12.088 r  cpu0/R[2][17]_i_30/O
                         net (fo=1, routed)           0.762    12.850    cpu0/R[2][17]_i_30_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I4_O)        0.328    13.178 f  cpu0/R[2][17]_i_17/O
                         net (fo=1, routed)           0.601    13.779    cpu0/R[2][17]_i_17_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I5_O)        0.124    13.903 r  cpu0/R[2][17]_i_6/O
                         net (fo=32, routed)          0.960    14.863    cpu0/R[2][17]_i_6_n_0
    SLICE_X26Y104        LUT6 (Prop_lut6_I4_O)        0.124    14.987 r  cpu0/R[1][17]_i_1/O
                         net (fo=1, routed)           0.000    14.987    cpu0/R[1][17]_i_1_n_0
    SLICE_X26Y104        FDRE                                         r  cpu0/R_reg[1][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        1.612    14.953    cpu0/EXCLK_IBUF_BUFG
    SLICE_X26Y104        FDRE                                         r  cpu0/R_reg[1][17]/C
                         clock pessimism              0.187    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X26Y104        FDRE (Setup_fdre_C_D)        0.031    15.136    cpu0/R_reg[1][17]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -14.987    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 cpu0/inst_reg[16]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/R_reg[21][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.920ns  (logic 3.283ns (33.096%)  route 6.637ns (66.905%))
  Logic Levels:           12  (CARRY4=5 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        1.542     5.063    cpu0/EXCLK_IBUF_BUFG
    SLICE_X46Y79         FDRE                                         r  cpu0/inst_reg[16]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDRE (Prop_fdre_C_Q)         0.518     5.581 r  cpu0/inst_reg[16]_rep__1/Q
                         net (fo=86, routed)          1.641     7.222    cpu0/inst_reg[16]_rep__1_n_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I2_O)        0.124     7.346 r  cpu0/R[2][0]_i_32/O
                         net (fo=1, routed)           0.000     7.346    cpu0/R[2][0]_i_32_n_0
    SLICE_X55Y83         MUXF7 (Prop_muxf7_I0_O)      0.212     7.558 r  cpu0/R_reg[2][0]_i_21/O
                         net (fo=1, routed)           0.755     8.313    cpu0/R_reg[2][0]_i_21_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.299     8.612 r  cpu0/R[2][0]_i_12/O
                         net (fo=36, routed)          1.085     9.697    cpu0/R[2][0]_i_12_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.247 r  cpu0/mem_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.247    cpu0/mem_addr_reg[3]_i_3_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.364 r  cpu0/mem_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.364    cpu0/mem_addr_reg[7]_i_3_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.481 r  cpu0/mem_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.481    cpu0/mem_addr_reg[11]_i_3_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.598 r  cpu0/mem_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.598    cpu0/mem_addr_reg[15]_i_3_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.921 r  cpu0/mem_addr_reg[17]_i_3/O[1]
                         net (fo=2, routed)           0.837    11.758    cpu0/mem_addr_reg[17]_i_3_n_6
    SLICE_X46Y88         LUT4 (Prop_lut4_I3_O)        0.330    12.088 r  cpu0/R[2][17]_i_30/O
                         net (fo=1, routed)           0.762    12.850    cpu0/R[2][17]_i_30_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I4_O)        0.328    13.178 f  cpu0/R[2][17]_i_17/O
                         net (fo=1, routed)           0.601    13.779    cpu0/R[2][17]_i_17_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I5_O)        0.124    13.903 r  cpu0/R[2][17]_i_6/O
                         net (fo=32, routed)          0.956    14.859    cpu0/R[2][17]_i_6_n_0
    SLICE_X27Y101        LUT6 (Prop_lut6_I4_O)        0.124    14.983 r  cpu0/R[21][17]_i_1/O
                         net (fo=1, routed)           0.000    14.983    cpu0/R[21][17]_i_1_n_0
    SLICE_X27Y101        FDRE                                         r  cpu0/R_reg[21][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        1.613    14.954    cpu0/EXCLK_IBUF_BUFG
    SLICE_X27Y101        FDRE                                         r  cpu0/R_reg[21][17]/C
                         clock pessimism              0.187    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X27Y101        FDRE (Setup_fdre_C_D)        0.029    15.135    cpu0/R_reg[21][17]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -14.983    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 cpu0/inst_reg[16]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/R_reg[10][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.916ns  (logic 3.283ns (33.110%)  route 6.633ns (66.890%))
  Logic Levels:           12  (CARRY4=5 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        1.542     5.063    cpu0/EXCLK_IBUF_BUFG
    SLICE_X46Y79         FDRE                                         r  cpu0/inst_reg[16]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDRE (Prop_fdre_C_Q)         0.518     5.581 r  cpu0/inst_reg[16]_rep__1/Q
                         net (fo=86, routed)          1.641     7.222    cpu0/inst_reg[16]_rep__1_n_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I2_O)        0.124     7.346 r  cpu0/R[2][0]_i_32/O
                         net (fo=1, routed)           0.000     7.346    cpu0/R[2][0]_i_32_n_0
    SLICE_X55Y83         MUXF7 (Prop_muxf7_I0_O)      0.212     7.558 r  cpu0/R_reg[2][0]_i_21/O
                         net (fo=1, routed)           0.755     8.313    cpu0/R_reg[2][0]_i_21_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.299     8.612 r  cpu0/R[2][0]_i_12/O
                         net (fo=36, routed)          1.085     9.697    cpu0/R[2][0]_i_12_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.247 r  cpu0/mem_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.247    cpu0/mem_addr_reg[3]_i_3_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.364 r  cpu0/mem_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.364    cpu0/mem_addr_reg[7]_i_3_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.481 r  cpu0/mem_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.481    cpu0/mem_addr_reg[11]_i_3_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.598 r  cpu0/mem_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.598    cpu0/mem_addr_reg[15]_i_3_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.921 r  cpu0/mem_addr_reg[17]_i_3/O[1]
                         net (fo=2, routed)           0.837    11.758    cpu0/mem_addr_reg[17]_i_3_n_6
    SLICE_X46Y88         LUT4 (Prop_lut4_I3_O)        0.330    12.088 r  cpu0/R[2][17]_i_30/O
                         net (fo=1, routed)           0.762    12.850    cpu0/R[2][17]_i_30_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I4_O)        0.328    13.178 f  cpu0/R[2][17]_i_17/O
                         net (fo=1, routed)           0.601    13.779    cpu0/R[2][17]_i_17_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I5_O)        0.124    13.903 r  cpu0/R[2][17]_i_6/O
                         net (fo=32, routed)          0.951    14.854    cpu0/R[2][17]_i_6_n_0
    SLICE_X26Y101        LUT6 (Prop_lut6_I4_O)        0.124    14.978 r  cpu0/R[10][17]_i_1/O
                         net (fo=1, routed)           0.000    14.978    cpu0/R[10][17]_i_1_n_0
    SLICE_X26Y101        FDRE                                         r  cpu0/R_reg[10][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        1.613    14.954    cpu0/EXCLK_IBUF_BUFG
    SLICE_X26Y101        FDRE                                         r  cpu0/R_reg[10][17]/C
                         clock pessimism              0.187    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X26Y101        FDRE (Setup_fdre_C_D)        0.029    15.135    cpu0/R_reg[10][17]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -14.978    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 cpu0/inst_reg[16]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/R_reg[7][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.878ns  (logic 3.283ns (33.237%)  route 6.595ns (66.763%))
  Logic Levels:           12  (CARRY4=5 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        1.542     5.063    cpu0/EXCLK_IBUF_BUFG
    SLICE_X46Y79         FDRE                                         r  cpu0/inst_reg[16]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDRE (Prop_fdre_C_Q)         0.518     5.581 r  cpu0/inst_reg[16]_rep__1/Q
                         net (fo=86, routed)          1.641     7.222    cpu0/inst_reg[16]_rep__1_n_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I2_O)        0.124     7.346 r  cpu0/R[2][0]_i_32/O
                         net (fo=1, routed)           0.000     7.346    cpu0/R[2][0]_i_32_n_0
    SLICE_X55Y83         MUXF7 (Prop_muxf7_I0_O)      0.212     7.558 r  cpu0/R_reg[2][0]_i_21/O
                         net (fo=1, routed)           0.755     8.313    cpu0/R_reg[2][0]_i_21_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.299     8.612 r  cpu0/R[2][0]_i_12/O
                         net (fo=36, routed)          1.085     9.697    cpu0/R[2][0]_i_12_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.247 r  cpu0/mem_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.247    cpu0/mem_addr_reg[3]_i_3_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.364 r  cpu0/mem_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.364    cpu0/mem_addr_reg[7]_i_3_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.481 r  cpu0/mem_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.481    cpu0/mem_addr_reg[11]_i_3_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.598 r  cpu0/mem_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.598    cpu0/mem_addr_reg[15]_i_3_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.921 r  cpu0/mem_addr_reg[17]_i_3/O[1]
                         net (fo=2, routed)           0.837    11.758    cpu0/mem_addr_reg[17]_i_3_n_6
    SLICE_X46Y88         LUT4 (Prop_lut4_I3_O)        0.330    12.088 r  cpu0/R[2][17]_i_30/O
                         net (fo=1, routed)           0.762    12.850    cpu0/R[2][17]_i_30_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I4_O)        0.328    13.178 f  cpu0/R[2][17]_i_17/O
                         net (fo=1, routed)           0.601    13.779    cpu0/R[2][17]_i_17_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I5_O)        0.124    13.903 r  cpu0/R[2][17]_i_6/O
                         net (fo=32, routed)          0.913    14.817    cpu0/R[2][17]_i_6_n_0
    SLICE_X28Y106        LUT6 (Prop_lut6_I4_O)        0.124    14.941 r  cpu0/R[7][17]_i_1/O
                         net (fo=1, routed)           0.000    14.941    cpu0/R[7][17]_i_1_n_0
    SLICE_X28Y106        FDRE                                         r  cpu0/R_reg[7][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        1.611    14.952    cpu0/EXCLK_IBUF_BUFG
    SLICE_X28Y106        FDRE                                         r  cpu0/R_reg[7][17]/C
                         clock pessimism              0.187    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X28Y106        FDRE (Setup_fdre_C_D)        0.029    15.133    cpu0/R_reg[7][17]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -14.941    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 cpu0/inst_reg[16]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/R_reg[3][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.873ns  (logic 3.283ns (33.251%)  route 6.590ns (66.749%))
  Logic Levels:           12  (CARRY4=5 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        1.542     5.063    cpu0/EXCLK_IBUF_BUFG
    SLICE_X46Y79         FDRE                                         r  cpu0/inst_reg[16]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDRE (Prop_fdre_C_Q)         0.518     5.581 r  cpu0/inst_reg[16]_rep__1/Q
                         net (fo=86, routed)          1.641     7.222    cpu0/inst_reg[16]_rep__1_n_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I2_O)        0.124     7.346 r  cpu0/R[2][0]_i_32/O
                         net (fo=1, routed)           0.000     7.346    cpu0/R[2][0]_i_32_n_0
    SLICE_X55Y83         MUXF7 (Prop_muxf7_I0_O)      0.212     7.558 r  cpu0/R_reg[2][0]_i_21/O
                         net (fo=1, routed)           0.755     8.313    cpu0/R_reg[2][0]_i_21_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.299     8.612 r  cpu0/R[2][0]_i_12/O
                         net (fo=36, routed)          1.085     9.697    cpu0/R[2][0]_i_12_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.247 r  cpu0/mem_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.247    cpu0/mem_addr_reg[3]_i_3_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.364 r  cpu0/mem_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.364    cpu0/mem_addr_reg[7]_i_3_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.481 r  cpu0/mem_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.481    cpu0/mem_addr_reg[11]_i_3_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.598 r  cpu0/mem_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.598    cpu0/mem_addr_reg[15]_i_3_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.921 r  cpu0/mem_addr_reg[17]_i_3/O[1]
                         net (fo=2, routed)           0.837    11.758    cpu0/mem_addr_reg[17]_i_3_n_6
    SLICE_X46Y88         LUT4 (Prop_lut4_I3_O)        0.330    12.088 r  cpu0/R[2][17]_i_30/O
                         net (fo=1, routed)           0.762    12.850    cpu0/R[2][17]_i_30_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I4_O)        0.328    13.178 f  cpu0/R[2][17]_i_17/O
                         net (fo=1, routed)           0.601    13.779    cpu0/R[2][17]_i_17_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I5_O)        0.124    13.903 r  cpu0/R[2][17]_i_6/O
                         net (fo=32, routed)          0.909    14.812    cpu0/R[2][17]_i_6_n_0
    SLICE_X29Y106        LUT6 (Prop_lut6_I4_O)        0.124    14.936 r  cpu0/R[3][17]_i_1/O
                         net (fo=1, routed)           0.000    14.936    cpu0/R[3][17]_i_1_n_0
    SLICE_X29Y106        FDRE                                         r  cpu0/R_reg[3][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        1.611    14.952    cpu0/EXCLK_IBUF_BUFG
    SLICE_X29Y106        FDRE                                         r  cpu0/R_reg[3][17]/C
                         clock pessimism              0.187    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X29Y106        FDRE (Setup_fdre_C_D)        0.029    15.133    cpu0/R_reg[3][17]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -14.936    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 cpu0/inst_reg[16]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/R_reg[8][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.858ns  (logic 3.283ns (33.301%)  route 6.575ns (66.699%))
  Logic Levels:           12  (CARRY4=5 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        1.542     5.063    cpu0/EXCLK_IBUF_BUFG
    SLICE_X46Y79         FDRE                                         r  cpu0/inst_reg[16]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDRE (Prop_fdre_C_Q)         0.518     5.581 r  cpu0/inst_reg[16]_rep__1/Q
                         net (fo=86, routed)          1.641     7.222    cpu0/inst_reg[16]_rep__1_n_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I2_O)        0.124     7.346 r  cpu0/R[2][0]_i_32/O
                         net (fo=1, routed)           0.000     7.346    cpu0/R[2][0]_i_32_n_0
    SLICE_X55Y83         MUXF7 (Prop_muxf7_I0_O)      0.212     7.558 r  cpu0/R_reg[2][0]_i_21/O
                         net (fo=1, routed)           0.755     8.313    cpu0/R_reg[2][0]_i_21_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.299     8.612 r  cpu0/R[2][0]_i_12/O
                         net (fo=36, routed)          1.085     9.697    cpu0/R[2][0]_i_12_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.247 r  cpu0/mem_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.247    cpu0/mem_addr_reg[3]_i_3_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.364 r  cpu0/mem_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.364    cpu0/mem_addr_reg[7]_i_3_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.481 r  cpu0/mem_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.481    cpu0/mem_addr_reg[11]_i_3_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.598 r  cpu0/mem_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.598    cpu0/mem_addr_reg[15]_i_3_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.921 r  cpu0/mem_addr_reg[17]_i_3/O[1]
                         net (fo=2, routed)           0.837    11.758    cpu0/mem_addr_reg[17]_i_3_n_6
    SLICE_X46Y88         LUT4 (Prop_lut4_I3_O)        0.330    12.088 r  cpu0/R[2][17]_i_30/O
                         net (fo=1, routed)           0.762    12.850    cpu0/R[2][17]_i_30_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I4_O)        0.328    13.178 f  cpu0/R[2][17]_i_17/O
                         net (fo=1, routed)           0.601    13.779    cpu0/R[2][17]_i_17_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I5_O)        0.124    13.903 r  cpu0/R[2][17]_i_6/O
                         net (fo=32, routed)          0.894    14.797    cpu0/R[2][17]_i_6_n_0
    SLICE_X32Y106        LUT6 (Prop_lut6_I4_O)        0.124    14.921 r  cpu0/R[8][17]_i_1/O
                         net (fo=1, routed)           0.000    14.921    cpu0/R[8][17]_i_1_n_0
    SLICE_X32Y106        FDRE                                         r  cpu0/R_reg[8][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        1.609    14.950    cpu0/EXCLK_IBUF_BUFG
    SLICE_X32Y106        FDRE                                         r  cpu0/R_reg[8][17]/C
                         clock pessimism              0.187    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X32Y106        FDRE (Setup_fdre_C_D)        0.031    15.133    cpu0/R_reg[8][17]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -14.921    
  -------------------------------------------------------------------
                         slack                                  0.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        0.560     1.443    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X43Y57         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/Q
                         net (fo=2, routed)           0.067     1.651    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/DIA0
    SLICE_X42Y57         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        0.830     1.957    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X42Y57         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.501     1.456    
    SLICE_X42Y57         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.603    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.279%)  route 0.129ns (47.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        0.562     1.445    hci0/io_in_fifo/clk
    SLICE_X39Y51         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  hci0/io_in_fifo/q_wr_ptr_reg[4]/Q
                         net (fo=262, routed)         0.129     1.715    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/ADDRD4
    SLICE_X38Y51         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        0.830     1.958    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/WCLK
    SLICE_X38Y51         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA/CLK
                         clock pessimism             -0.500     1.458    
    SLICE_X38Y51         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.658    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.279%)  route 0.129ns (47.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        0.562     1.445    hci0/io_in_fifo/clk
    SLICE_X39Y51         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  hci0/io_in_fifo/q_wr_ptr_reg[4]/Q
                         net (fo=262, routed)         0.129     1.715    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/ADDRD4
    SLICE_X38Y51         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        0.830     1.958    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/WCLK
    SLICE_X38Y51         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMB/CLK
                         clock pessimism             -0.500     1.458    
    SLICE_X38Y51         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.658    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.279%)  route 0.129ns (47.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        0.562     1.445    hci0/io_in_fifo/clk
    SLICE_X39Y51         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  hci0/io_in_fifo/q_wr_ptr_reg[4]/Q
                         net (fo=262, routed)         0.129     1.715    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/ADDRD4
    SLICE_X38Y51         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        0.830     1.958    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/WCLK
    SLICE_X38Y51         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMC/CLK
                         clock pessimism             -0.500     1.458    
    SLICE_X38Y51         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.658    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.279%)  route 0.129ns (47.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        0.562     1.445    hci0/io_in_fifo/clk
    SLICE_X39Y51         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  hci0/io_in_fifo/q_wr_ptr_reg[4]/Q
                         net (fo=262, routed)         0.129     1.715    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/ADDRD4
    SLICE_X38Y51         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        0.830     1.958    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/WCLK
    SLICE_X38Y51         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMD/CLK
                         clock pessimism             -0.500     1.458    
    SLICE_X38Y51         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.658    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.244%)  route 0.171ns (54.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        0.562     1.445    hci0/io_in_fifo/clk
    SLICE_X39Y51         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.171     1.757    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/ADDRD3
    SLICE_X38Y51         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        0.830     1.958    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/WCLK
    SLICE_X38Y51         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA/CLK
                         clock pessimism             -0.500     1.458    
    SLICE_X38Y51         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.698    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.244%)  route 0.171ns (54.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        0.562     1.445    hci0/io_in_fifo/clk
    SLICE_X39Y51         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.171     1.757    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/ADDRD3
    SLICE_X38Y51         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        0.830     1.958    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/WCLK
    SLICE_X38Y51         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMB/CLK
                         clock pessimism             -0.500     1.458    
    SLICE_X38Y51         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.698    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.244%)  route 0.171ns (54.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        0.562     1.445    hci0/io_in_fifo/clk
    SLICE_X39Y51         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.171     1.757    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/ADDRD3
    SLICE_X38Y51         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        0.830     1.958    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/WCLK
    SLICE_X38Y51         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMC/CLK
                         clock pessimism             -0.500     1.458    
    SLICE_X38Y51         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.698    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.244%)  route 0.171ns (54.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        0.562     1.445    hci0/io_in_fifo/clk
    SLICE_X39Y51         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.171     1.757    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/ADDRD3
    SLICE_X38Y51         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        0.830     1.958    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/WCLK
    SLICE_X38Y51         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMD/CLK
                         clock pessimism             -0.500     1.458    
    SLICE_X38Y51         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.698    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_704_767_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.735%)  route 0.243ns (63.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        0.562     1.445    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X43Y41         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.243     1.829    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_704_767_3_5/ADDRD0
    SLICE_X42Y41         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_704_767_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        0.832     1.959    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_704_767_3_5/WCLK
    SLICE_X42Y41         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_704_767_3_5/RAMA/CLK
                         clock pessimism             -0.501     1.458    
    SLICE_X42Y41         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.768    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_704_767_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6   ram0/ram_bram/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12  ram0/ram_bram/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   ram0/ram_bram/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y13  ram0/ram_bram/ram_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   ram0/ram_bram/ram_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y10  ram0/ram_bram/ram_reg_2_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9   ram0/ram_bram/ram_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11  ram0/ram_bram/ram_reg_3_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   ram0/ram_bram/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y11  ram0/ram_bram/ram_reg_1_0/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y46  hci0/io_in_fifo/q_data_array_reg_512_575_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y39  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y39  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y39  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y39  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y42  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y42  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y42  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y42  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y41  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_704_767_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y54  hci0/io_in_fifo/q_data_array_reg_576_639_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y54  hci0/io_in_fifo/q_data_array_reg_576_639_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y54  hci0/io_in_fifo/q_data_array_reg_576_639_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y54  hci0/io_in_fifo/q_data_array_reg_576_639_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y54  hci0/io_in_fifo/q_data_array_reg_576_639_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y38  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y54  hci0/io_in_fifo/q_data_array_reg_576_639_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y54  hci0/io_in_fifo/q_data_array_reg_576_639_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y54  hci0/io_in_fifo/q_data_array_reg_576_639_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y55  hci0/io_in_fifo/q_data_array_reg_576_639_6_6/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.593ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.688ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 0.518ns (18.920%)  route 2.220ns (81.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        1.567     5.088    EXCLK_IBUF_BUFG
    SLICE_X14Y40         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDPE (Prop_fdpe_C_Q)         0.518     5.606 f  rst_reg/Q
                         net (fo=285, routed)         2.220     7.826    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X36Y57         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        1.434    14.775    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X36Y57         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X36Y57         FDCE (Recov_fdce_C_CLR)     -0.405    14.514    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -7.826    
  -------------------------------------------------------------------
                         slack                                  6.688    

Slack (MET) :             6.688ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 0.518ns (18.920%)  route 2.220ns (81.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        1.567     5.088    EXCLK_IBUF_BUFG
    SLICE_X14Y40         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDPE (Prop_fdpe_C_Q)         0.518     5.606 f  rst_reg/Q
                         net (fo=285, routed)         2.220     7.826    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X36Y57         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        1.434    14.775    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X36Y57         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X36Y57         FDCE (Recov_fdce_C_CLR)     -0.405    14.514    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -7.826    
  -------------------------------------------------------------------
                         slack                                  6.688    

Slack (MET) :             6.693ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 0.518ns (18.950%)  route 2.215ns (81.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        1.567     5.088    EXCLK_IBUF_BUFG
    SLICE_X14Y40         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDPE (Prop_fdpe_C_Q)         0.518     5.606 f  rst_reg/Q
                         net (fo=285, routed)         2.215     7.822    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X37Y57         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        1.434    14.775    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X37Y57         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X37Y57         FDCE (Recov_fdce_C_CLR)     -0.405    14.514    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -7.822    
  -------------------------------------------------------------------
                         slack                                  6.693    

Slack (MET) :             6.693ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 0.518ns (18.950%)  route 2.215ns (81.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        1.567     5.088    EXCLK_IBUF_BUFG
    SLICE_X14Y40         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDPE (Prop_fdpe_C_Q)         0.518     5.606 f  rst_reg/Q
                         net (fo=285, routed)         2.215     7.822    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X37Y57         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        1.434    14.775    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X37Y57         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X37Y57         FDCE (Recov_fdce_C_CLR)     -0.405    14.514    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -7.822    
  -------------------------------------------------------------------
                         slack                                  6.693    

Slack (MET) :             6.695ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 0.518ns (18.955%)  route 2.215ns (81.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        1.567     5.088    EXCLK_IBUF_BUFG
    SLICE_X14Y40         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDPE (Prop_fdpe_C_Q)         0.518     5.606 f  rst_reg/Q
                         net (fo=285, routed)         2.215     7.821    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X43Y58         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        1.436    14.777    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X43Y58         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X43Y58         FDCE (Recov_fdce_C_CLR)     -0.405    14.516    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                          -7.821    
  -------------------------------------------------------------------
                         slack                                  6.695    

Slack (MET) :             6.777ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.735ns  (logic 0.518ns (18.941%)  route 2.217ns (81.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        1.567     5.088    EXCLK_IBUF_BUFG
    SLICE_X14Y40         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDPE (Prop_fdpe_C_Q)         0.518     5.606 f  rst_reg/Q
                         net (fo=285, routed)         2.217     7.823    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X38Y58         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        1.434    14.775    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X38Y58         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X38Y58         FDCE (Recov_fdce_C_CLR)     -0.319    14.600    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -7.823    
  -------------------------------------------------------------------
                         slack                                  6.777    

Slack (MET) :             6.844ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 0.518ns (20.043%)  route 2.066ns (79.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        1.567     5.088    EXCLK_IBUF_BUFG
    SLICE_X14Y40         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDPE (Prop_fdpe_C_Q)         0.518     5.606 f  rst_reg/Q
                         net (fo=285, routed)         2.066     7.673    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X43Y57         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        1.436    14.777    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X43Y57         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X43Y57         FDCE (Recov_fdce_C_CLR)     -0.405    14.516    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                          -7.673    
  -------------------------------------------------------------------
                         slack                                  6.844    

Slack (MET) :             6.844ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 0.518ns (20.043%)  route 2.066ns (79.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        1.567     5.088    EXCLK_IBUF_BUFG
    SLICE_X14Y40         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDPE (Prop_fdpe_C_Q)         0.518     5.606 f  rst_reg/Q
                         net (fo=285, routed)         2.066     7.673    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X43Y57         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        1.436    14.777    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X43Y57         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X43Y57         FDCE (Recov_fdce_C_CLR)     -0.405    14.516    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                          -7.673    
  -------------------------------------------------------------------
                         slack                                  6.844    

Slack (MET) :             6.844ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 0.518ns (20.043%)  route 2.066ns (79.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        1.567     5.088    EXCLK_IBUF_BUFG
    SLICE_X14Y40         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDPE (Prop_fdpe_C_Q)         0.518     5.606 f  rst_reg/Q
                         net (fo=285, routed)         2.066     7.673    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X43Y57         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        1.436    14.777    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X43Y57         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X43Y57         FDCE (Recov_fdce_C_CLR)     -0.405    14.516    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                          -7.673    
  -------------------------------------------------------------------
                         slack                                  6.844    

Slack (MET) :             6.844ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 0.518ns (20.043%)  route 2.066ns (79.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        1.567     5.088    EXCLK_IBUF_BUFG
    SLICE_X14Y40         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDPE (Prop_fdpe_C_Q)         0.518     5.606 f  rst_reg/Q
                         net (fo=285, routed)         2.066     7.673    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X43Y57         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        1.436    14.777    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X43Y57         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X43Y57         FDCE (Recov_fdce_C_CLR)     -0.405    14.516    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                          -7.673    
  -------------------------------------------------------------------
                         slack                                  6.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.164ns (30.756%)  route 0.369ns (69.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        0.565     1.448    EXCLK_IBUF_BUFG
    SLICE_X14Y40         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDPE (Prop_fdpe_C_Q)         0.164     1.612 f  rst_reg/Q
                         net (fo=285, routed)         0.369     1.981    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X31Y42         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        0.831     1.958    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X31Y42         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X31Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.388    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.164ns (30.756%)  route 0.369ns (69.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        0.565     1.448    EXCLK_IBUF_BUFG
    SLICE_X14Y40         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDPE (Prop_fdpe_C_Q)         0.164     1.612 f  rst_reg/Q
                         net (fo=285, routed)         0.369     1.981    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X31Y42         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        0.831     1.958    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X31Y42         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X31Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.388    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.164ns (30.756%)  route 0.369ns (69.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        0.565     1.448    EXCLK_IBUF_BUFG
    SLICE_X14Y40         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDPE (Prop_fdpe_C_Q)         0.164     1.612 f  rst_reg/Q
                         net (fo=285, routed)         0.369     1.981    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X31Y42         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        0.831     1.958    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X31Y42         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X31Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.388    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.164ns (30.756%)  route 0.369ns (69.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        0.565     1.448    EXCLK_IBUF_BUFG
    SLICE_X14Y40         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDPE (Prop_fdpe_C_Q)         0.164     1.612 f  rst_reg/Q
                         net (fo=285, routed)         0.369     1.981    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X31Y42         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        0.831     1.958    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X31Y42         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X31Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.388    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.164ns (27.431%)  route 0.434ns (72.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        0.565     1.448    EXCLK_IBUF_BUFG
    SLICE_X14Y40         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDPE (Prop_fdpe_C_Q)         0.164     1.612 f  rst_reg/Q
                         net (fo=285, routed)         0.434     2.046    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X31Y43         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        0.832     1.959    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X31Y43         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X31Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.389    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.164ns (27.431%)  route 0.434ns (72.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        0.565     1.448    EXCLK_IBUF_BUFG
    SLICE_X14Y40         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDPE (Prop_fdpe_C_Q)         0.164     1.612 f  rst_reg/Q
                         net (fo=285, routed)         0.434     2.046    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X31Y43         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        0.832     1.959    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X31Y43         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X31Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.389    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.164ns (27.431%)  route 0.434ns (72.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        0.565     1.448    EXCLK_IBUF_BUFG
    SLICE_X14Y40         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDPE (Prop_fdpe_C_Q)         0.164     1.612 f  rst_reg/Q
                         net (fo=285, routed)         0.434     2.046    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X31Y43         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        0.832     1.959    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X31Y43         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X31Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.389    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.164ns (27.431%)  route 0.434ns (72.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        0.565     1.448    EXCLK_IBUF_BUFG
    SLICE_X14Y40         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDPE (Prop_fdpe_C_Q)         0.164     1.612 f  rst_reg/Q
                         net (fo=285, routed)         0.434     2.046    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X31Y43         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        0.832     1.959    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X31Y43         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X31Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.389    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.164ns (27.431%)  route 0.434ns (72.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        0.565     1.448    EXCLK_IBUF_BUFG
    SLICE_X14Y40         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDPE (Prop_fdpe_C_Q)         0.164     1.612 f  rst_reg/Q
                         net (fo=285, routed)         0.434     2.046    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X31Y43         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        0.832     1.959    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X31Y43         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X31Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.389    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.164ns (27.431%)  route 0.434ns (72.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        0.565     1.448    EXCLK_IBUF_BUFG
    SLICE_X14Y40         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDPE (Prop_fdpe_C_Q)         0.164     1.612 f  rst_reg/Q
                         net (fo=285, routed)         0.434     2.046    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X31Y43         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1864, routed)        0.832     1.959    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X31Y43         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X31Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.389    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.657    





