#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Feb 15 10:14:45 2017
# Process ID: 18660
# Current directory: /home/asautaux/yarr/project_pcie_5/project_pcie_5.runs/impl_1
# Command line: vivado -log top_level.vdi -applog -messageDb vivado.pb -mode batch -source top_level.tcl -notrace
# Log file: /home/asautaux/yarr/project_pcie_5/project_pcie_5.runs/impl_1/top_level.vdi
# Journal file: /home/asautaux/yarr/project_pcie_5/project_pcie_5.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top_level.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.dcp' for cell 'pcie_0'
INFO: [Project 1-454] Reading design checkpoint '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/ila_axis/ila_axis.dcp' for cell 'app_0/dbg_0.axis_debug'
INFO: [Project 1-454] Reading design checkpoint '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/ila_dma_ctrl_reg/ila_dma_ctrl_reg.dcp' for cell 'app_0/dbg_1.dma_ctrl_debug'
INFO: [Project 1-454] Reading design checkpoint '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/ila_l2p_dma/ila_l2p_dma.dcp' for cell 'app_0/dbg_4.l2p_debug'
INFO: [Project 1-454] Reading design checkpoint '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64.dcp' for cell 'app_0/l2p_dma/cmp_addr_fifo/U0'
INFO: [Project 1-454] Reading design checkpoint '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/fifo_96x512_1/fifo_96x512.dcp' for cell 'app_0/p2l_dma/cmp_to_wb_fifo/gen_fifo_96bit.cmp_fifo_96x512'
INFO: [Netlist 29-17] Analyzing 1445 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7k160tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc] for cell 'pcie_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc:118]
INFO: [Timing 38-2] Deriving generated clocks [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc:118]
create_generated_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1947.371 ; gain = 486.500 ; free physical = 11172 ; free virtual = 20565
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc] for cell 'pcie_0/U0'
Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64/l2p_fifo64.xdc] for cell 'app_0/l2p_dma/cmp_addr_fifo/U0/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64/l2p_fifo64.xdc] for cell 'app_0/l2p_dma/cmp_addr_fifo/U0/U0'
Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64/l2p_fifo64.xdc] for cell 'app_0/l2p_dma/cmp_data_fifo/U0/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64/l2p_fifo64.xdc] for cell 'app_0/l2p_dma/cmp_data_fifo/U0/U0'
Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/ila_axis/ila_v6_1/constraints/ila.xdc] for cell 'app_0/dbg_0.axis_debug/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/ila_axis/ila_v6_1/constraints/ila.xdc] for cell 'app_0/dbg_0.axis_debug/U0'
Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/ila_dma_ctrl_reg/ila_v6_1/constraints/ila.xdc] for cell 'app_0/dbg_1.dma_ctrl_debug/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/ila_dma_ctrl_reg/ila_v6_1/constraints/ila.xdc] for cell 'app_0/dbg_1.dma_ctrl_debug/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_wsh_pipe'. The XDC file /home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/ila_wsh_pipe/ila_v6_1/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_pd_pdm'. The XDC file /home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/ila_pd_pdm/ila_v6_1/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/fifo_96x512_1/fifo_96x512/fifo_96x512.xdc] for cell 'app_0/p2l_dma/cmp_to_wb_fifo/gen_fifo_96bit.cmp_fifo_96x512/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/fifo_96x512_1/fifo_96x512/fifo_96x512.xdc] for cell 'app_0/p2l_dma/cmp_to_wb_fifo/gen_fifo_96bit.cmp_fifo_96x512/U0'
Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/ila_l2p_dma/ila_v6_1/constraints/ila.xdc] for cell 'app_0/dbg_4.l2p_debug/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/ila_l2p_dma/ila_v6_1/constraints/ila.xdc] for cell 'app_0/dbg_4.l2p_debug/U0'
Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/constrs_1/imports/new/project_2.xdc]
WARNING: [Constraints 18-633] Creating clock pcie_clk with 2 sources. [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/constrs_1/imports/new/project_2.xdc:2]
WARNING: [Constraints 18-633] Creating clock clk_200 with 2 sources. [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/constrs_1/imports/new/project_2.xdc:71]
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/constrs_1/imports/new/project_2.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/ila_axis/ila_axis.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/ila_dma_ctrl_reg/ila_dma_ctrl_reg.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/fifo_96x512_1/fifo_96x512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/ila_l2p_dma/ila_l2p_dma.dcp'
Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64/l2p_fifo64_clocks.xdc] for cell 'app_0/l2p_dma/cmp_addr_fifo/U0/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64/l2p_fifo64_clocks.xdc] for cell 'app_0/l2p_dma/cmp_addr_fifo/U0/U0'
Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64/l2p_fifo64_clocks.xdc] for cell 'app_0/l2p_dma/cmp_data_fifo/U0/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64/l2p_fifo64_clocks.xdc] for cell 'app_0/l2p_dma/cmp_data_fifo/U0/U0'
Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/fifo_96x512_1/fifo_96x512/fifo_96x512_clocks.xdc] for cell 'app_0/p2l_dma/cmp_to_wb_fifo/gen_fifo_96bit.cmp_fifo_96x512/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/ip/fifo_96x512_1/fifo_96x512/fifo_96x512_clocks.xdc] for cell 'app_0/p2l_dma/cmp_to_wb_fifo/gen_fifo_96bit.cmp_fifo_96x512/U0'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_0/U0/inst/pl_phy_lnk_up_cdc'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_0/U0/inst/pl_phy_lnk_up_cdc'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_0/U0/inst/pl_received_hot_rst_cdc'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_0/U0/inst/pl_received_hot_rst_cdc'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 928 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 928 instances

link_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 1949.371 ; gain = 895.672 ; free physical = 11241 ; free virtual = 20562
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1981.387 ; gain = 32.016 ; free physical = 11240 ; free virtual = 20561
WARNING: [Constraints 18-633] Creating clock pcie_clk with 2 sources. [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/constrs_1/imports/new/project_2.xdc:2]
WARNING: [Constraints 18-633] Creating clock clk_200 with 2 sources. [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/constrs_1/imports/new/project_2.xdc:71]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.1", from Vivado IP cache entry "9142fe81faa7cf72".
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1981.391 ; gain = 0.000 ; free physical = 11233 ; free virtual = 20557
Phase 1 Generate And Synthesize Debug Cores | Checksum: 24104653b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1981.391 ; gain = 0.004 ; free physical = 11233 ; free virtual = 20557
Implement Debug Cores | Checksum: 2a89433b9

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 88 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1e2c02615

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1981.391 ; gain = 0.004 ; free physical = 11232 ; free virtual = 20557

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 9 load pin(s).
INFO: [Opt 31-10] Eliminated 1648 cells.
Phase 3 Constant Propagation | Checksum: 19a724b50

Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1981.391 ; gain = 0.004 ; free physical = 11231 ; free virtual = 20557

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 2252 unconnected nets.
INFO: [Opt 31-11] Eliminated 971 unconnected cells.
Phase 4 Sweep | Checksum: 1e205f025

Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1981.391 ; gain = 0.004 ; free physical = 11231 ; free virtual = 20557

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1981.391 ; gain = 0.000 ; free physical = 11231 ; free virtual = 20557
Ending Logic Optimization Task | Checksum: 1e205f025

Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1981.391 ; gain = 0.004 ; free physical = 11231 ; free virtual = 20557

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
WARNING: [Constraints 18-633] Creating clock pcie_clk with 2 sources. [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/constrs_1/imports/new/project_2.xdc:2]
WARNING: [Constraints 18-633] Creating clock clk_200 with 2 sources. [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/constrs_1/imports/new/project_2.xdc:71]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 68 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 7 newly gated: 0 Total Ports: 136
Ending PowerOpt Patch Enables Task | Checksum: 1d88e744f

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10991 ; free virtual = 20321
Ending Power Optimization Task | Checksum: 1d88e744f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2332.113 ; gain = 350.723 ; free physical = 10990 ; free virtual = 20321
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 8 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:39 . Memory (MB): peak = 2332.113 ; gain = 382.742 ; free physical = 10990 ; free virtual = 20321
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10988 ; free virtual = 20321
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/asautaux/yarr/project_pcie_5/project_pcie_5.runs/impl_1/top_level_drc_opted.rpt.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[10] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[4]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[10] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[4]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[10] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[4]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[10] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[4]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[11] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[5]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[11] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[5]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[11] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[5]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[11] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[5]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[12] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[6]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[12] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[6]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[12] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[6]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[12] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[6]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[7]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[7]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[7]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[7]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[8]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[8]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[8]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[8]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[6] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[0]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[6] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[0]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[6] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[0]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[6] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[0]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[7] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[1]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[7] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[1]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[7] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[1]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[7] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[1]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[8] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[2]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[8] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[2]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[8] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[2]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[8] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[2]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[9] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[3]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[9] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[3]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[9] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[3]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[9] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[3]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[10] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[4]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[10] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[4]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[10] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[4]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[10] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[4]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[11] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[5]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[11] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[5]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[11] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[5]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[11] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[5]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[12] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[6]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[12] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[6]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[12] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[6]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[12] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[6]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[13] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[7]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[13] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[7]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[13] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[7]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[13] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[7]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[14] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[8]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[14] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[8]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[14] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[8]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[14] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[8]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[6] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[0]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[6] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[0]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[6] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[0]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[6] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[0]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[7] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[1]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[7] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[1]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[7] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[1]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[7] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[1]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[8] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[2]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[8] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[2]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[8] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[2]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[8] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[2]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[9] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[3]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[9] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[3]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[9] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[3]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[9] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[3]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[0] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_we_i) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[0] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_we_i) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[1] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_we_i) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[1] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_we_i) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[2] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_we_i) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[2] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_we_i) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[3] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_we_i) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[3] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_we_i) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2718 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10975 ; free virtual = 20318
WARNING: [Constraints 18-633] Creating clock pcie_clk with 2 sources. [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/constrs_1/imports/new/project_2.xdc:2]
WARNING: [Constraints 18-633] Creating clock clk_200 with 2 sources. [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/constrs_1/imports/new/project_2.xdc:71]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10975 ; free virtual = 20318

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: c4c26411

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10975 ; free virtual = 20318

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: c4c26411

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10975 ; free virtual = 20318
WARNING: [Constraints 18-633] Creating clock pcie_clk with 2 sources. [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/constrs_1/imports/new/project_2.xdc:2]
WARNING: [Constraints 18-633] Creating clock clk_200 with 2 sources. [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/constrs_1/imports/new/project_2.xdc:71]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: c4c26411

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10969 ; free virtual = 20317
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: c4c26411

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10969 ; free virtual = 20317

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: c4c26411

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10969 ; free virtual = 20317

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: 4a16972b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10969 ; free virtual = 20317
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 4a16972b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10969 ; free virtual = 20317
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 52a8de59

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10969 ; free virtual = 20317

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: d6174c63

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10967 ; free virtual = 20316

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: d6174c63

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10966 ; free virtual = 20315
Phase 1.2.1 Place Init Design | Checksum: 12f742373

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10961 ; free virtual = 20311
Phase 1.2 Build Placer Netlist Model | Checksum: 12f742373

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10961 ; free virtual = 20311

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 12f742373

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10961 ; free virtual = 20311
Phase 1 Placer Initialization | Checksum: 12f742373

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10961 ; free virtual = 20311

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: e9926e6b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10959 ; free virtual = 20310

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e9926e6b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10959 ; free virtual = 20310

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1035e2f1e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10959 ; free virtual = 20310

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 10bb2ed04

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10959 ; free virtual = 20310

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 10bb2ed04

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10959 ; free virtual = 20310

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 8a12ac9e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10958 ; free virtual = 20310

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 6671ca75

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10958 ; free virtual = 20310

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 96846004

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10955 ; free virtual = 20308

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 12dbf554

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10955 ; free virtual = 20308

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 12dbf554

Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10955 ; free virtual = 20308

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: f6b3f79e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10955 ; free virtual = 20308
Phase 3 Detail Placement | Checksum: f6b3f79e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10955 ; free virtual = 20308

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
WARNING: [Constraints 18-633] Creating clock pcie_clk with 2 sources. [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/constrs_1/imports/new/project_2.xdc:2]
WARNING: [Constraints 18-633] Creating clock clk_200 with 2 sources. [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/constrs_1/imports/new/project_2.xdc:71]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: c830c11b

Time (s): cpu = 00:00:55 ; elapsed = 00:00:35 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10950 ; free virtual = 20302

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.061. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 1fab21cb1

Time (s): cpu = 00:01:11 ; elapsed = 00:00:50 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10950 ; free virtual = 20302
Phase 4.1 Post Commit Optimization | Checksum: 1fab21cb1

Time (s): cpu = 00:01:11 ; elapsed = 00:00:51 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10950 ; free virtual = 20302

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1fab21cb1

Time (s): cpu = 00:01:11 ; elapsed = 00:00:51 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10949 ; free virtual = 20302

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 1fab21cb1

Time (s): cpu = 00:01:11 ; elapsed = 00:00:51 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10949 ; free virtual = 20302

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 1fab21cb1

Time (s): cpu = 00:01:11 ; elapsed = 00:00:51 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10949 ; free virtual = 20302

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 1fab21cb1

Time (s): cpu = 00:01:11 ; elapsed = 00:00:51 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10949 ; free virtual = 20302

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 17149e6cf

Time (s): cpu = 00:01:12 ; elapsed = 00:00:51 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10949 ; free virtual = 20302
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17149e6cf

Time (s): cpu = 00:01:12 ; elapsed = 00:00:52 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10949 ; free virtual = 20302
Ending Placer Task | Checksum: 10fc87415

Time (s): cpu = 00:01:12 ; elapsed = 00:00:52 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10949 ; free virtual = 20302
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 114 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:14 ; elapsed = 00:00:53 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10949 ; free virtual = 20302
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10915 ; free virtual = 20301
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10939 ; free virtual = 20302
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10939 ; free virtual = 20301
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10938 ; free virtual = 20301
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: f60c08df ConstDB: 0 ShapeSum: 19bc6b36 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15b5ce372

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10873 ; free virtual = 20237

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15b5ce372

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10873 ; free virtual = 20237

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 15b5ce372

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10865 ; free virtual = 20231

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 15b5ce372

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2332.113 ; gain = 0.000 ; free physical = 10865 ; free virtual = 20231
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 26daa0688

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 2352.926 ; gain = 20.812 ; free physical = 10823 ; free virtual = 20190
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.068  | TNS=0.000  | WHS=-0.506 | THS=-1061.974|

Phase 2 Router Initialization | Checksum: 1f611c5f2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 2352.926 ; gain = 20.812 ; free physical = 10823 ; free virtual = 20190

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 9a53d7bd

Time (s): cpu = 00:00:44 ; elapsed = 00:00:20 . Memory (MB): peak = 2352.926 ; gain = 20.812 ; free physical = 10823 ; free virtual = 20190

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2044
 Number of Nodes with overlaps = 163
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 25884aeff

Time (s): cpu = 00:01:00 ; elapsed = 00:00:27 . Memory (MB): peak = 2352.926 ; gain = 20.812 ; free physical = 10823 ; free virtual = 20190
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.038  | TNS=0.000  | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 275b46961

Time (s): cpu = 00:01:01 ; elapsed = 00:00:27 . Memory (MB): peak = 2352.926 ; gain = 20.812 ; free physical = 10823 ; free virtual = 20190

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1f322b2ce

Time (s): cpu = 00:01:02 ; elapsed = 00:00:28 . Memory (MB): peak = 2352.926 ; gain = 20.812 ; free physical = 10823 ; free virtual = 20190
Phase 4.1.2 GlobIterForTiming | Checksum: ccefce5a

Time (s): cpu = 00:01:02 ; elapsed = 00:00:29 . Memory (MB): peak = 2352.926 ; gain = 20.812 ; free physical = 10823 ; free virtual = 20190
Phase 4.1 Global Iteration 0 | Checksum: ccefce5a

Time (s): cpu = 00:01:02 ; elapsed = 00:00:29 . Memory (MB): peak = 2352.926 ; gain = 20.812 ; free physical = 10823 ; free virtual = 20190

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 77
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 162122b7b

Time (s): cpu = 00:01:06 ; elapsed = 00:00:31 . Memory (MB): peak = 2352.926 ; gain = 20.812 ; free physical = 10823 ; free virtual = 20190
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.086  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 11a9906ca

Time (s): cpu = 00:01:06 ; elapsed = 00:00:32 . Memory (MB): peak = 2352.926 ; gain = 20.812 ; free physical = 10823 ; free virtual = 20190
Phase 4 Rip-up And Reroute | Checksum: 11a9906ca

Time (s): cpu = 00:01:06 ; elapsed = 00:00:32 . Memory (MB): peak = 2352.926 ; gain = 20.812 ; free physical = 10823 ; free virtual = 20190

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17e893275

Time (s): cpu = 00:01:07 ; elapsed = 00:00:32 . Memory (MB): peak = 2352.926 ; gain = 20.812 ; free physical = 10823 ; free virtual = 20190
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.101  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 17e893275

Time (s): cpu = 00:01:07 ; elapsed = 00:00:32 . Memory (MB): peak = 2352.926 ; gain = 20.812 ; free physical = 10823 ; free virtual = 20190

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17e893275

Time (s): cpu = 00:01:07 ; elapsed = 00:00:32 . Memory (MB): peak = 2352.926 ; gain = 20.812 ; free physical = 10823 ; free virtual = 20190
Phase 5 Delay and Skew Optimization | Checksum: 17e893275

Time (s): cpu = 00:01:07 ; elapsed = 00:00:32 . Memory (MB): peak = 2352.926 ; gain = 20.812 ; free physical = 10823 ; free virtual = 20190

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: f81b1a1f

Time (s): cpu = 00:01:09 ; elapsed = 00:00:33 . Memory (MB): peak = 2352.926 ; gain = 20.812 ; free physical = 10823 ; free virtual = 20190
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.101  | TNS=0.000  | WHS=0.032  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: e1823df2

Time (s): cpu = 00:01:09 ; elapsed = 00:00:33 . Memory (MB): peak = 2352.926 ; gain = 20.812 ; free physical = 10823 ; free virtual = 20190
Phase 6 Post Hold Fix | Checksum: e1823df2

Time (s): cpu = 00:01:09 ; elapsed = 00:00:33 . Memory (MB): peak = 2352.926 ; gain = 20.812 ; free physical = 10823 ; free virtual = 20190

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.83559 %
  Global Horizontal Routing Utilization  = 3.77268 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: e9e13b99

Time (s): cpu = 00:01:09 ; elapsed = 00:00:33 . Memory (MB): peak = 2352.926 ; gain = 20.812 ; free physical = 10823 ; free virtual = 20190

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e9e13b99

Time (s): cpu = 00:01:09 ; elapsed = 00:00:33 . Memory (MB): peak = 2352.926 ; gain = 20.812 ; free physical = 10823 ; free virtual = 20190

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17c546dbc

Time (s): cpu = 00:01:10 ; elapsed = 00:00:34 . Memory (MB): peak = 2352.926 ; gain = 20.812 ; free physical = 10823 ; free virtual = 20190

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.101  | TNS=0.000  | WHS=0.032  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17c546dbc

Time (s): cpu = 00:01:10 ; elapsed = 00:00:34 . Memory (MB): peak = 2352.926 ; gain = 20.812 ; free physical = 10823 ; free virtual = 20190
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:11 ; elapsed = 00:00:34 . Memory (MB): peak = 2352.926 ; gain = 20.812 ; free physical = 10823 ; free virtual = 20190

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 114 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:12 ; elapsed = 00:00:35 . Memory (MB): peak = 2352.926 ; gain = 20.812 ; free physical = 10823 ; free virtual = 20190
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2352.926 ; gain = 0.000 ; free physical = 10780 ; free virtual = 20190
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/asautaux/yarr/project_pcie_5/project_pcie_5.runs/impl_1/top_level_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[10] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[4]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[10] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[4]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[10] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[4]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[10] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[4]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[11] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[5]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[11] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[5]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[11] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[5]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[11] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[5]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[12] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[6]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[12] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[6]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[12] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[6]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[12] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[6]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[7]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[7]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[7]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[7]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[8]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[8]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[8]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[8]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[6] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[0]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[6] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[0]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[6] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[0]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[6] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[0]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[7] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[1]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[7] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[1]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[7] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[1]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[7] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[1]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[8] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[2]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[8] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[2]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[8] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[2]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[8] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[2]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[9] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[3]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[9] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[3]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[9] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[3]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[9] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[3]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[10] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[4]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[10] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[4]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[10] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[4]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[10] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[4]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[11] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[5]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[11] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[5]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[11] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[5]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[11] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[5]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[12] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[6]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[12] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[6]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[12] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[6]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[12] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[6]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[13] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[7]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[13] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[7]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[13] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[7]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[13] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[7]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[14] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[8]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[14] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[8]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[14] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[8]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[14] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[8]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[6] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[0]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[6] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[0]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[6] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[0]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[6] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[0]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[7] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[1]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[7] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[1]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[7] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[1]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[7] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[1]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[8] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[2]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[8] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[2]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[8] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[2]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[8] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[2]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[9] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[3]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[9] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[3]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[9] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[3]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[9] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_adr_i[3]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[0] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_we_i) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[0] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_we_i) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[1] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_we_i) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[1] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_we_i) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[2] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_we_i) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[2] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_we_i) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[3] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/wb_we_i) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2720 Warnings, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_level.bit...
Writing bitstream ./top_level.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/asautaux/yarr/project_pcie_5/project_pcie_5.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Feb 15 10:18:18 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 2792.578 ; gain = 377.609 ; free physical = 10334 ; free virtual = 19748
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file top_level.hwdef
INFO: [Common 17-206] Exiting Vivado at Wed Feb 15 10:18:18 2017...
