parent	,	V_170
DW_IC_TAR_10BITADDR_MASTER	,	V_76
rx_fifo_depth	,	V_101
"0x%08x\n"	,	L_6
"Hardware too old to adjust SDA hold time.\n"	,	L_11
writel_relaxed	,	F_7
ic_con	,	V_77
fp_hcnt	,	V_39
DW_IC_CLR_STOP_DET	,	V_150
dev	,	V_2
len	,	V_96
DW_IC_CLR_RX_UNDER	,	V_135
pm_runtime_put_autosuspend	,	F_37
"timeout waiting for bus ready\n"	,	L_12
i2c_set_adapdata	,	F_47
tx_fifo_depth	,	V_61
i2c_get_adapdata	,	F_31
unlikely	,	F_42
adapter	,	V_164
STATUS_READ_IN_PROGRESS	,	V_110
DW_IC_COMP_TYPE	,	V_30
done_nolock	,	V_128
EIO	,	V_121
wait_for_completion_timeout	,	F_34
writew_relaxed	,	F_6
hcnt	,	V_24
DW_IC_CON_SPEED_HIGH	,	V_47
retries	,	V_167
i2c_adapter	,	V_122
rx_outstanding	,	V_105
"Unknown Synopsys component type: "	,	L_5
rx_valid	,	V_108
DW_IC_FS_SCL_LCNT	,	V_44
abort_source	,	V_113
i2c_dw_xfer	,	F_30
DW_IC_COMP_PARAM_1_SPEED_MODE_HIGH	,	V_49
"%s: invalid message length\n"	,	L_14
clk_freq	,	V_38
i2c_dw_read_clear_intrbits	,	F_39
IRQ_NONE	,	V_159
msgs_num	,	V_92
usleep_range	,	F_12
i2c_dw_algo	,	V_169
pm_runtime_mark_last_busy	,	F_36
DW_IC_SDA_HOLD_RX_MASK	,	V_59
DW_IC_COMP_VERSION	,	V_55
swab32	,	F_4
intr_mask	,	V_84
DW_IC_RXFLR	,	V_102
cmd_err	,	V_126
DW_IC_SS_SCL_LCNT	,	V_37
"Synopsys DesignWare I2C adapter"	,	L_21
b	,	V_9
"timeout in %sabling adapter\n"	,	L_1
stat	,	V_132
i2c_dw_read_comp_param	,	F_44
u8	,	T_2
i2c_dw_scl_lcnt	,	F_9
i	,	V_114
irq	,	V_171
pm_runtime_get_sync	,	F_32
DW_IC_INTR_RX_FULL	,	V_161
tf	,	V_13
get_clk_rate_khz	,	V_20
buf	,	V_89
r	,	V_165
tx_limit	,	V_85
tLOW	,	V_15
DW_IC_CLR_INTR	,	V_81
DW_IC_HS_SCL_LCNT	,	V_54
"dis"	,	L_3
"Fast-mode HCNT:LCNT = %d:%d\n"	,	L_8
DW_IC_CON	,	V_64
this_irq	,	V_155
DW_IC_INTR_RX_UNDER	,	V_134
DW_IC_CLR_START_DET	,	V_152
DW_IC_CLR_RX_OVER	,	V_137
i2c_dw_isr	,	F_40
algo	,	V_168
comp_param1	,	V_27
DW_IC_TX_ARB_LOST	,	V_118
tx_buf	,	V_90
DW_IC_RX_TL	,	V_63
"%s: enabled=%#x stat=%#x\n"	,	L_19
i2c_dw_read	,	F_27
dev_dbg	,	F_21
"Standard-mode HCNT:LCNT = %d:%d\n"	,	L_7
dynamic_tar_update_enabled	,	V_72
reinit_completion	,	F_33
reg	,	V_26
DW_IC_SDA_HOLD_MIN_VERS	,	V_56
ret	,	V_21
pm_runtime_get_noresume	,	F_50
I2C_M_TEN	,	V_75
DW_IC_SDA_HOLD_RX_SHIFT	,	V_60
DW_IC_INTR_ACTIVITY	,	V_147
DW_IC_INTR_RX_OVER	,	V_136
DW_IC_ENABLE	,	V_17
DW_IC_CON_RESTART_EN	,	V_99
ic_clk	,	V_11
ETIMEDOUT	,	V_68
readl_relaxed	,	F_3
readw_relaxed	,	F_2
release_lock	,	V_23
DW_IC_TX_ABRT_GCALL_READ	,	V_120
name	,	V_166
DW_IC_CON_10BITADDR_MASTER	,	V_78
DW_IC_TX_ABRT_SOURCE	,	V_143
DW_IC_CLR_GEN_CALL	,	V_154
i2c_dw_probe	,	F_45
DW_IC_SDA_HOLD	,	V_58
"%s: msgs: %d\n"	,	L_16
dw_writel	,	F_5
fs_lcnt	,	V_42
DW_IC_CLR_RD_REQ	,	V_141
DW_IC_CLR_TX_OVER	,	V_139
i2c_dw_disable	,	F_43
DW_IC_INTR_STOP_DET	,	V_149
timeout	,	V_18
dev_err	,	F_17
DW_IC_INTR_RD_REQ	,	V_140
DW_IC_SS_SCL_HCNT	,	V_36
DW_IC_CLR_RX_DONE	,	V_146
pm_runtime_put_noidle	,	F_52
"Dynamic TAR update enabled"	,	L_20
"%s: invalid target address\n"	,	L_13
ss_lcnt	,	V_35
BIT	,	F_26
acquire_lock	,	V_22
tx_buf_len	,	V_88
rx_limit	,	V_86
STATUS_IDLE	,	V_127
DW_IC_INTR_STAT	,	V_133
"couldn't acquire bus ownership\n"	,	L_4
DW_IC_HS_SCL_HCNT	,	V_53
DW_IC_INTR_TX_OVER	,	V_138
___constant_swab32	,	F_20
DW_IC_INTR_START_DET	,	V_151
accessor_flags	,	V_5
DW_IC_CON_SPEED_MASK	,	V_46
base	,	V_7
i2c_dw_init	,	F_19
ACCESS_SWAP	,	V_8
hs_lcnt	,	V_52
DW_IC_INTR_DEFAULT_MASK	,	V_82
cond	,	V_14
i2c_dw_xfer_init	,	F_23
msg_write_idx	,	V_73
"transfer terminated early - interrupt latency too high?\n"	,	L_18
enable	,	V_16
msgs	,	V_70
likely	,	F_35
ACCESS_16BIT	,	V_6
__i2c_dw_enable	,	F_10
"en"	,	L_2
dw_i2c_dev	,	V_1
IRQ_HANDLED	,	V_163
sda_hold_time	,	V_57
msg_read_idx	,	V_109
__func__	,	V_93
DW_IC_RAW_INTR_STAT	,	V_158
abort_sources	,	V_116
TIMEOUT	,	V_65
cmd	,	V_103
i2c_msg	,	V_69
status	,	V_97
ENODEV	,	V_32
flags	,	V_74
functionality	,	V_131
enabled	,	V_157
lcnt	,	V_25
i2c_dw_disable_int	,	F_24
init_completion	,	F_46
DW_IC_DATA_CMD	,	V_106
for_each_set_bit	,	F_29
fs_hcnt	,	V_41
need_restart	,	V_91
DW_IC_STATUS_ACTIVITY	,	V_67
u16	,	V_10
__i2c_dw_enable_and_wait	,	F_11
DW_IC_INTR_RX_DONE	,	V_145
dw_readl	,	F_1
DW_IC_STATUS	,	V_66
EAGAIN	,	V_119
DW_IC_CON_SPEED_FAST	,	V_50
DW_IC_INTR_TX_EMPTY	,	V_107
EINVAL	,	V_95
"High Speed not supported!\n"	,	L_9
STATUS_WRITE_IN_PROGRESS	,	V_98
DW_IC_TXFLR	,	V_100
DW_IC_COMP_PARAM_1	,	V_33
complete	,	F_41
master_cfg	,	V_45
DW_IC_ENABLE_STATUS	,	V_19
hs_hcnt	,	V_51
num	,	V_124
DW_IC_COMP_PARAM_1_SPEED_MODE_MASK	,	V_48
DW_IC_CLR_TX_ABRT	,	V_144
DW_IC_INTR_MASK	,	V_83
scl_falling_time	,	V_29
u32	,	T_1
ss_hcnt	,	V_34
fp_lcnt	,	V_40
sda_falling_time	,	V_28
i2c_dw_release_lock	,	F_18
DW_IC_TAR	,	V_80
tx_aborted	,	V_160
"HighSpeed-mode HCNT:LCNT = %d:%d\n"	,	L_10
offset	,	V_3
i2c_dw_wait_bus_not_busy	,	F_22
DW_IC_INTR_TX_ABRT	,	V_142
rx_buf	,	V_112
DW_IC_INTR_GEN_CALL	,	V_153
DW_IC_TX_TL	,	V_62
done	,	V_129
EREMOTEIO	,	V_117
DW_IC_COMP_TYPE_VALUE	,	V_31
msg_err	,	V_94
rx_buf_len	,	V_111
"controller timed out\n"	,	L_17
DW_IC_FS_SCL_HCNT	,	V_43
i2c_dw_xfer_msg	,	F_25
adap	,	V_123
i2c_dw_acquire_lock	,	F_16
DW_IC_ERR_TX_ABRT	,	V_130
i2c_add_numbered_adapter	,	F_51
DW_IC_CLR_ACTIVITY	,	V_148
I2C_M_RD	,	V_104
ic_tar	,	V_71
WARN_ON_ONCE	,	F_15
IRQF_COND_SUSPEND	,	V_173
IRQF_SHARED	,	V_172
buf_len	,	V_87
addr	,	V_79
"failure adding adapter: %d\n"	,	L_23
value	,	V_4
i2c_dw_func	,	F_38
"failure requesting irq %i: %d\n"	,	L_22
dev_name	,	F_49
"%s: %s\n"	,	L_15
ACCESS_INTR_MASK	,	V_162
i2c_dw_scl_hcnt	,	F_8
i2c_dw_clk_rate	,	F_14
irqreturn_t	,	T_3
dev_warn	,	F_13
DW_IC_TX_ABRT_NOACK	,	V_115
i2c_dw_handle_tx_abort	,	F_28
dev_id	,	V_156
tSYMBOL	,	V_12
cmd_complete	,	V_125
devm_request_irq	,	F_48
