{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1496209521134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1496209521140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 31 00:45:21 2017 " "Processing started: Wed May 31 00:45:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1496209521140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1496209521140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1496209521140 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1496209521382 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top.tdf 1 1 " "Using design file top.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 10 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496209531492 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1496209531492 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1496209531493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll:pll " "Elaborating entity \"altpll\" for hierarchy \"altpll:pll\"" {  } { { "top.tdf" "pll" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 23 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209531521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll:pll " "Elaborated megafunction instantiation \"altpll:pll\"" {  } { { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 23 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496209531525 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll:pll " "Instantiated megafunction \"altpll:pll\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209531525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 16 " "Parameter \"clk0_multiply_by\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209531525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209531525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209531525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type enhanced " "Parameter \"pll_type\" = \"enhanced\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209531525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 6 " "Parameter \"width_clock\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209531525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_phasecounterselect 4 " "Parameter \"width_phasecounterselect\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209531525 ""}  } { { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 23 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496209531525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_ejp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_ejp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_ejp " "Found entity 1: altpll_ejp" {  } { { "db/altpll_ejp.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/db/altpll_ejp.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496209531556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496209531556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_ejp altpll:pll\|altpll_ejp:auto_generated " "Elaborating entity \"altpll_ejp\" for hierarchy \"altpll:pll\|altpll_ejp:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/14.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209531556 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tim.tdf 1 1 " "Using design file tim.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tim " "Found entity 1: tim" {  } { { "tim.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/tim.tdf" 5 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496209531562 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1496209531562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tim tim:clkgen " "Elaborating entity \"tim\" for hierarchy \"tim:clkgen\"" {  } { { "top.tdf" "clkgen" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 30 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209531562 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dig.v 8 8 " "Using design file dig.v, which is not specified as a design file for the current project, but contains definitions for 8 design units and 8 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cog_ram " "Found entity 1: cog_ram" {  } { { "cog_ram.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_ram.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496209531572 ""} { "Info" "ISGN_ENTITY_NAME" "2 cog_alu " "Found entity 2: cog_alu" {  } { { "cog_alu.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_alu.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496209531572 ""} { "Info" "ISGN_ENTITY_NAME" "3 cog_ctr " "Found entity 3: cog_ctr" {  } { { "cog_ctr.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_ctr.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496209531572 ""} { "Info" "ISGN_ENTITY_NAME" "4 cog_vid " "Found entity 4: cog_vid" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496209531572 ""} { "Info" "ISGN_ENTITY_NAME" "5 cog " "Found entity 5: cog" {  } { { "cog.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496209531572 ""} { "Info" "ISGN_ENTITY_NAME" "6 hub_mem " "Found entity 6: hub_mem" {  } { { "hub_mem.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/hub_mem.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496209531572 ""} { "Info" "ISGN_ENTITY_NAME" "7 hub " "Found entity 7: hub" {  } { { "hub.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/hub.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496209531572 ""} { "Info" "ISGN_ENTITY_NAME" "8 dig " "Found entity 8: dig" {  } { { "dig.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/dig.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496209531572 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1496209531572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dig dig:core " "Elaborating entity \"dig\" for hierarchy \"dig:core\"" {  } { { "top.tdf" "core" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209531576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cog dig:core\|cog:coggen\[0\].cog_ " "Elaborating entity \"cog\" for hierarchy \"dig:core\|cog:coggen\[0\].cog_\"" {  } { { "dig.v" "coggen\[0\].cog_" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/dig.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209531579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cog_ram dig:core\|cog:coggen\[0\].cog_\|cog_ram:cog_ram_ " "Elaborating entity \"cog_ram\" for hierarchy \"dig:core\|cog:coggen\[0\].cog_\|cog_ram:cog_ram_\"" {  } { { "cog.v" "cog_ram_" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209531623 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "dig:core\|cog:coggen\[0\].cog_\|cog_ram:cog_ram_\|altsyncram:r\[0\]\[31\]__1 " "Inferred dual-clock RAM node \"dig:core\|cog:coggen\[0\].cog_\|cog_ram:cog_ram_\|altsyncram:r\[0\]\[31\]__1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1496209532930 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dig:core\|cog:coggen\[0\].cog_\|cog_ram:cog_ram_\|altsyncram:r\[0\]\[31\]__1 " "Inferred altsyncram megafunction from the following design logic: \"dig:core\|cog:coggen\[0\].cog_\|cog_ram:cog_ram_\|altsyncram:r\[0\]\[31\]__1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209532934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209532934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209532934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209532934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209532934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209532934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209532934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209532934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209532934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209532934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209532934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209532934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209532934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209532934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1496209532934 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1496209532934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dig:core\|cog:coggen\[0\].cog_\|cog_ram:cog_ram_\|altsyncram:r\[0\]\[31\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"dig:core\|cog:coggen\[0\].cog_\|cog_ram:cog_ram_\|altsyncram:r\[0\]\[31\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209533101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dig:core\|cog:coggen\[0\].cog_\|cog_ram:cog_ram_\|altsyncram:r\[0\]\[31\]__1 " "Elaborated megafunction instantiation \"dig:core\|cog:coggen\[0\].cog_\|cog_ram:cog_ram_\|altsyncram:r\[0\]\[31\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496209533103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dig:core\|cog:coggen\[0\].cog_\|cog_ram:cog_ram_\|altsyncram:r\[0\]\[31\]__1 " "Instantiated megafunction \"dig:core\|cog:coggen\[0\].cog_\|cog_ram:cog_ram_\|altsyncram:r\[0\]\[31\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209533104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209533104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209533104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209533104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209533104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209533104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209533104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209533104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209533104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209533104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209533104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209533104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209533104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209533104 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496209533104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_isd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_isd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_isd1 " "Found entity 1: altsyncram_isd1" {  } { { "db/altsyncram_isd1.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/db/altsyncram_isd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496209533139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496209533139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_isd1 dig:core\|cog:coggen\[0\].cog_\|cog_ram:cog_ram_\|altsyncram:r\[0\]\[31\]__1\|altsyncram_isd1:auto_generated " "Elaborating entity \"altsyncram_isd1\" for hierarchy \"dig:core\|cog:coggen\[0\].cog_\|cog_ram:cog_ram_\|altsyncram:r\[0\]\[31\]__1\|altsyncram_isd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209533139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cog_ctr dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra " "Elaborating entity \"cog_ctr\" for hierarchy \"dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\"" {  } { { "cog.v" "cog_ctra" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209533142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cog_vid dig:core\|cog:coggen\[0\].cog_\|cog_vid:cog_vid_ " "Elaborating entity \"cog_vid\" for hierarchy \"dig:core\|cog:coggen\[0\].cog_\|cog_vid:cog_vid_\"" {  } { { "cog.v" "cog_vid_" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209533212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cog_alu dig:core\|cog:coggen\[0\].cog_\|cog_alu:cog_alu_ " "Elaborating entity \"cog_alu\" for hierarchy \"dig:core\|cog:coggen\[0\].cog_\|cog_alu:cog_alu_\"" {  } { { "cog.v" "cog_alu_" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209533234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hub dig:core\|hub:hub_ " "Elaborating entity \"hub\" for hierarchy \"dig:core\|hub:hub_\"" {  } { { "dig.v" "hub_" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/dig.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209533577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hub_mem dig:core\|hub:hub_\|hub_mem:hub_mem_ " "Elaborating entity \"hub_mem\" for hierarchy \"dig:core\|hub:hub_\|hub_mem:hub_mem_\"" {  } { { "hub.v" "hub_mem_" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/hub.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209533599 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rom_low hub_mem.v(85) " "Verilog HDL warning at hub_mem.v(85): object rom_low used but never assigned" {  } { { "hub_mem.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/hub_mem.v" 85 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1496209533676 "|top|dig:core|hub:hub_|hub_mem:hub_mem_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rom_low_q hub_mem.v(87) " "Verilog HDL or VHDL warning at hub_mem.v(87): object \"rom_low_q\" assigned a value but never read" {  } { { "hub_mem.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/hub_mem.v" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496209533676 "|top|dig:core|hub:hub_|hub_mem:hub_mem_"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rom_high hub_mem.v(96) " "Verilog HDL warning at hub_mem.v(96): object rom_high used but never assigned" {  } { { "hub_mem.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/hub_mem.v" 96 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1496209533692 "|top|dig:core|hub:hub_|hub_mem:hub_mem_"}
{ "Warning" "WSGN_SEARCH_FILE" "ic_74hc165d.v 1 1 " "Using design file ic_74hc165d.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ic_74HC165D " "Found entity 1: ic_74HC165D" {  } { { "ic_74hc165d.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/ic_74hc165d.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496209534031 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1496209534031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ic_74HC165D ic_74HC165D:sreg " "Elaborating entity \"ic_74HC165D\" for hierarchy \"ic_74HC165D:sreg\"" {  } { { "top.tdf" "sreg" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209534031 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dig:core\|cog:coggen\[7\].cog_\|cog_ctr:cog_ctra\|Mux6 " "Found clock multiplexer dig:core\|cog:coggen\[7\].cog_\|cog_ctr:cog_ctra\|Mux6" {  } { { "cog_ctr.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_ctr.v" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1496209538509 "|top|dig:core|cog:coggen[7].cog_|cog_ctr:cog_ctra|Mux6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dig:core\|cog:coggen\[6\].cog_\|cog_ctr:cog_ctra\|Mux6 " "Found clock multiplexer dig:core\|cog:coggen\[6\].cog_\|cog_ctr:cog_ctra\|Mux6" {  } { { "cog_ctr.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_ctr.v" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1496209538509 "|top|dig:core|cog:coggen[6].cog_|cog_ctr:cog_ctra|Mux6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dig:core\|cog:coggen\[5\].cog_\|cog_ctr:cog_ctra\|Mux6 " "Found clock multiplexer dig:core\|cog:coggen\[5\].cog_\|cog_ctr:cog_ctra\|Mux6" {  } { { "cog_ctr.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_ctr.v" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1496209538509 "|top|dig:core|cog:coggen[5].cog_|cog_ctr:cog_ctra|Mux6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dig:core\|cog:coggen\[4\].cog_\|cog_ctr:cog_ctra\|Mux6 " "Found clock multiplexer dig:core\|cog:coggen\[4\].cog_\|cog_ctr:cog_ctra\|Mux6" {  } { { "cog_ctr.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_ctr.v" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1496209538509 "|top|dig:core|cog:coggen[4].cog_|cog_ctr:cog_ctra|Mux6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dig:core\|cog:coggen\[3\].cog_\|cog_ctr:cog_ctra\|Mux6 " "Found clock multiplexer dig:core\|cog:coggen\[3\].cog_\|cog_ctr:cog_ctra\|Mux6" {  } { { "cog_ctr.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_ctr.v" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1496209538509 "|top|dig:core|cog:coggen[3].cog_|cog_ctr:cog_ctra|Mux6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|Mux6 " "Found clock multiplexer dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|Mux6" {  } { { "cog_ctr.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_ctr.v" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1496209538509 "|top|dig:core|cog:coggen[2].cog_|cog_ctr:cog_ctra|Mux6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|Mux6 " "Found clock multiplexer dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|Mux6" {  } { { "cog_ctr.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_ctr.v" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1496209538509 "|top|dig:core|cog:coggen[1].cog_|cog_ctr:cog_ctra|Mux6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|Mux6 " "Found clock multiplexer dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|Mux6" {  } { { "cog_ctr.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_ctr.v" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1496209538509 "|top|dig:core|cog:coggen[0].cog_|cog_ctr:cog_ctra|Mux6"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1496209538509 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tim:clkgen\|clk_pll~2 " "Found clock multiplexer tim:clkgen\|clk_pll~2" {  } { { "tim.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/tim.tdf" 27 16 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1496209540230 "|top|tim:clkgen|clk_pll~2"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1496209540230 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram0_rtl_0 " "Inferred RAM node \"dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram0_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1496209540369 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram3_rtl_0 " "Inferred RAM node \"dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram3_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1496209540371 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram2_rtl_0 " "Inferred RAM node \"dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram2_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1496209540372 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram1_rtl_0 " "Inferred RAM node \"dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram1_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1496209540373 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dig:core\|hub:hub_\|hub_mem:hub_mem_\|rom_high_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dig:core\|hub:hub_\|hub_mem:hub_mem_\|rom_high_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE hub_rom_high.hex " "Parameter INIT_FILE set to hub_rom_high.hex" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496209545877 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1496209545877 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1496209545877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dig:core\|hub:hub_\|hub_mem:hub_mem_\|altsyncram:rom_high_rtl_0 " "Elaborated megafunction instantiation \"dig:core\|hub:hub_\|hub_mem:hub_mem_\|altsyncram:rom_high_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496209545902 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dig:core\|hub:hub_\|hub_mem:hub_mem_\|altsyncram:rom_high_rtl_0 " "Instantiated megafunction \"dig:core\|hub:hub_\|hub_mem:hub_mem_\|altsyncram:rom_high_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209545902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209545902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209545902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209545902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209545902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209545902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209545902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209545902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209545902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE hub_rom_high.hex " "Parameter \"INIT_FILE\" = \"hub_rom_high.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209545902 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496209545902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0u51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0u51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0u51 " "Found entity 1: altsyncram_0u51" {  } { { "db/altsyncram_0u51.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/db/altsyncram_0u51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496209545934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496209545934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dig:core\|hub:hub_\|hub_mem:hub_mem_\|altsyncram:ram0_rtl_0 " "Elaborated megafunction instantiation \"dig:core\|hub:hub_\|hub_mem:hub_mem_\|altsyncram:ram0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496209545940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dig:core\|hub:hub_\|hub_mem:hub_mem_\|altsyncram:ram0_rtl_0 " "Instantiated megafunction \"dig:core\|hub:hub_\|hub_mem:hub_mem_\|altsyncram:ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209545941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209545941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209545941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209545941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209545941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209545941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209545941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209545941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209545941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209545941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209545941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209545941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209545941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209545941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496209545941 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496209545941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nii1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nii1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nii1 " "Found entity 1: altsyncram_nii1" {  } { { "db/altsyncram_nii1.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/db/altsyncram_nii1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496209545971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496209545971 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "prop_io\[12\] " "Inserted always-enabled tri-state buffer between \"prop_io\[12\]\" and its non-tri-state driver." {  } { { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 2 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1496209547346 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "prop_io\[13\] " "Inserted always-enabled tri-state buffer between \"prop_io\[13\]\" and its non-tri-state driver." {  } { { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 2 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1496209547346 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1496209547346 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "prop_io\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"prop_io\[12\]\" is moved to its source" {  } { { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 2 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1496209547374 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "prop_io\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"prop_io\[13\]\" is moved to its source" {  } { { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 2 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1496209547374 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1496209547374 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "hub.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/hub.v" 214 -1 0 } } { "cog.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog.v" 213 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1496209547449 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1496209547450 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ic_74HC165D:sreg\|shift_reg\[7\] ic_74HC165D:sreg\|shift_reg\[7\]~_emulated ic_74HC165D:sreg\|shift_reg\[7\]~1 " "Register \"ic_74HC165D:sreg\|shift_reg\[7\]\" is converted into an equivalent circuit using register \"ic_74HC165D:sreg\|shift_reg\[7\]~_emulated\" and latch \"ic_74HC165D:sreg\|shift_reg\[7\]~1\"" {  } { { "ic_74hc165d.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/ic_74hc165d.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1496209547452 "|top|ic_74HC165D:sreg|shift_reg[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ic_74HC165D:sreg\|shift_reg\[6\] ic_74HC165D:sreg\|shift_reg\[6\]~_emulated ic_74HC165D:sreg\|shift_reg\[6\]~5 " "Register \"ic_74HC165D:sreg\|shift_reg\[6\]\" is converted into an equivalent circuit using register \"ic_74HC165D:sreg\|shift_reg\[6\]~_emulated\" and latch \"ic_74HC165D:sreg\|shift_reg\[6\]~5\"" {  } { { "ic_74hc165d.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/ic_74hc165d.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1496209547452 "|top|ic_74HC165D:sreg|shift_reg[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ic_74HC165D:sreg\|shift_reg\[5\] ic_74HC165D:sreg\|shift_reg\[5\]~_emulated ic_74HC165D:sreg\|shift_reg\[5\]~9 " "Register \"ic_74HC165D:sreg\|shift_reg\[5\]\" is converted into an equivalent circuit using register \"ic_74HC165D:sreg\|shift_reg\[5\]~_emulated\" and latch \"ic_74HC165D:sreg\|shift_reg\[5\]~9\"" {  } { { "ic_74hc165d.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/ic_74hc165d.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1496209547452 "|top|ic_74HC165D:sreg|shift_reg[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ic_74HC165D:sreg\|shift_reg\[4\] ic_74HC165D:sreg\|shift_reg\[4\]~_emulated ic_74HC165D:sreg\|shift_reg\[4\]~13 " "Register \"ic_74HC165D:sreg\|shift_reg\[4\]\" is converted into an equivalent circuit using register \"ic_74HC165D:sreg\|shift_reg\[4\]~_emulated\" and latch \"ic_74HC165D:sreg\|shift_reg\[4\]~13\"" {  } { { "ic_74hc165d.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/ic_74hc165d.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1496209547452 "|top|ic_74HC165D:sreg|shift_reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ic_74HC165D:sreg\|shift_reg\[3\] ic_74HC165D:sreg\|shift_reg\[3\]~_emulated ic_74HC165D:sreg\|shift_reg\[3\]~17 " "Register \"ic_74HC165D:sreg\|shift_reg\[3\]\" is converted into an equivalent circuit using register \"ic_74HC165D:sreg\|shift_reg\[3\]~_emulated\" and latch \"ic_74HC165D:sreg\|shift_reg\[3\]~17\"" {  } { { "ic_74hc165d.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/ic_74hc165d.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1496209547452 "|top|ic_74HC165D:sreg|shift_reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ic_74HC165D:sreg\|shift_reg\[2\] ic_74HC165D:sreg\|shift_reg\[2\]~_emulated ic_74HC165D:sreg\|shift_reg\[2\]~21 " "Register \"ic_74HC165D:sreg\|shift_reg\[2\]\" is converted into an equivalent circuit using register \"ic_74HC165D:sreg\|shift_reg\[2\]~_emulated\" and latch \"ic_74HC165D:sreg\|shift_reg\[2\]~21\"" {  } { { "ic_74hc165d.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/ic_74hc165d.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1496209547452 "|top|ic_74HC165D:sreg|shift_reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ic_74HC165D:sreg\|shift_reg\[1\] ic_74HC165D:sreg\|shift_reg\[1\]~_emulated ic_74HC165D:sreg\|shift_reg\[1\]~25 " "Register \"ic_74HC165D:sreg\|shift_reg\[1\]\" is converted into an equivalent circuit using register \"ic_74HC165D:sreg\|shift_reg\[1\]~_emulated\" and latch \"ic_74HC165D:sreg\|shift_reg\[1\]~25\"" {  } { { "ic_74hc165d.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/ic_74hc165d.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1496209547452 "|top|ic_74HC165D:sreg|shift_reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ic_74HC165D:sreg\|shift_reg\[0\] ic_74HC165D:sreg\|shift_reg\[0\]~_emulated ic_74HC165D:sreg\|shift_reg\[0\]~29 " "Register \"ic_74HC165D:sreg\|shift_reg\[0\]\" is converted into an equivalent circuit using register \"ic_74HC165D:sreg\|shift_reg\[0\]~_emulated\" and latch \"ic_74HC165D:sreg\|shift_reg\[0\]~29\"" {  } { { "ic_74hc165d.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/ic_74hc165d.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1496209547452 "|top|ic_74HC165D:sreg|shift_reg[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1496209547452 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "prop_io\[12\]~synth " "Node \"prop_io\[12\]~synth\"" {  } { { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 2 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496209556068 ""} { "Warning" "WMLS_MLS_NODE_NAME" "prop_io\[13\]~synth " "Node \"prop_io\[13\]~synth\"" {  } { { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 2 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496209556068 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1496209556068 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1496209556682 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.map.smsg " "Generated suppressed messages file G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1496209575971 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1496209576668 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496209576668 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16709 " "Implemented 16709 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1496209577440 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1496209577440 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1496209577440 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16346 " "Implemented 16346 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1496209577440 ""} { "Info" "ICUT_CUT_TM_RAMS" "320 " "Implemented 320 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1496209577440 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1496209577440 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1496209577440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "939 " "Peak virtual memory: 939 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1496209577501 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 31 00:46:17 2017 " "Processing ended: Wed May 31 00:46:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1496209577501 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1496209577501 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1496209577501 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1496209577501 ""}
