32 bit Pipelined MIPS CPU -- > 5 stage pipeline implementing R, I, and J type instructions with <br /> 
<br />
IF -- Instruction Fetch <br />
ID -- Instruction Decode <br />
EX -- Execute <br />
MEM -- Memory <br />
WB -- Write Back <br />

<br />

Designed and implemented in HDL Designer and simulated using Mentor Modelsim. 
