INFO-FLOW: Workspace F:/Ky2nam3/do_an_1/code/doan1/project2/solution2 opened at Fri Jun 07 16:43:25 +0700 2024
Execute     ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: F:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 0.849 sec.
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.284 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.415 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.105 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.204 sec.
Execute   create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 132.453 MB.
Execute       set_directive_top CNN -name=CNN 
Execute       source F:/Vivado/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source F:/Vivado/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source F:/Vivado/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'CNN.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling CNN.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang CNN.cpp -foptimization-record-file=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot F:/Vivado/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot -I F:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.pp.0.cpp {-hls-platform-db-name=F:/Vivado/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.cpp.clang.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.pp.0.cpp {-hls-platform-db-name=F:/Vivado/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/clang.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.pp.0.cpp std=gnu++14 -target fpga  -directive=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/.systemc_flag 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/.systemc_flag -fix-errors F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.546 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.pp.0.cpp std=gnu++14 -target fpga  -directive=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/all.directive.json 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/all.directive.json -fix-errors F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.926 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.pp.0.cpp.clang-tidy.loop-label.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source F:/Vivado/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.089 sec.
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot -I F:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.bc {-hls-platform-db-name=F:/Vivado/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.pp.0.cpp.clang.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'Conv.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Conv.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang Conv.cpp -foptimization-record-file=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Conv.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot F:/Vivado/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot -I F:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Conv.pp.0.cpp {-hls-platform-db-name=F:/Vivado/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Conv.cpp.clang.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Conv.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Conv.pp.0.cpp {-hls-platform-db-name=F:/Vivado/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/clang.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Conv.pp.0.cpp std=gnu++14 -target fpga  -directive=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/.systemc_flag 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/.systemc_flag -fix-errors F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.728 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Conv.pp.0.cpp std=gnu++14 -target fpga  -directive=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/all.directive.json 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/all.directive.json -fix-errors F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.734 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Conv.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Conv.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Conv.pp.0.cpp.clang-tidy.loop-label.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Conv.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.476 sec.
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Conv.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Conv.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Conv.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Conv.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Conv.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot -I F:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Conv.bc {-hls-platform-db-name=F:/Vivado/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Conv.pp.0.cpp.clang.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Conv.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'Dense.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Dense.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang Dense.cpp -foptimization-record-file=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Dense.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot F:/Vivado/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot -I F:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Dense.pp.0.cpp {-hls-platform-db-name=F:/Vivado/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Dense.cpp.clang.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Dense.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Dense.pp.0.cpp {-hls-platform-db-name=F:/Vivado/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/clang.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Dense.pp.0.cpp std=gnu++14 -target fpga  -directive=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/.systemc_flag 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/.systemc_flag -fix-errors F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Dense.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.592 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Dense.pp.0.cpp std=gnu++14 -target fpga  -directive=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/all.directive.json 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/all.directive.json -fix-errors F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Dense.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.606 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Dense.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Dense.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Dense.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Dense.pp.0.cpp.clang-tidy.loop-label.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Dense.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.018 sec.
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Dense.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Dense.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Dense.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Dense.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Dense.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Dense.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot -I F:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Dense.bc {-hls-platform-db-name=F:/Vivado/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Dense.pp.0.cpp.clang.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Dense.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'Pool.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Pool.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang Pool.cpp -foptimization-record-file=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Pool.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot F:/Vivado/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot -I F:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Pool.pp.0.cpp {-hls-platform-db-name=F:/Vivado/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Pool.cpp.clang.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Pool.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Pool.pp.0.cpp {-hls-platform-db-name=F:/Vivado/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/clang.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Pool.pp.0.cpp std=gnu++14 -target fpga  -directive=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/.systemc_flag 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/.systemc_flag -fix-errors F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Pool.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.538 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Pool.pp.0.cpp std=gnu++14 -target fpga  -directive=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/all.directive.json 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/all.directive.json -fix-errors F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Pool.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.522 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Pool.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Pool.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Pool.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Pool.pp.0.cpp.clang-tidy.loop-label.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Pool.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.993 sec.
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Pool.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Pool.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Pool.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Pool.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Pool.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Pool.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot -I F:/Vivado/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Pool.bc {-hls-platform-db-name=F:/Vivado/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Pool.pp.0.cpp.clang.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Pool.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 19.499 seconds; current allocated memory: 134.902 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.ld.0.bc -args  "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.g.bc" "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Conv.g.bc" "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Dense.g.bc" "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Pool.g.bc"  
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.g.bc F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Conv.g.bc F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Dense.g.bc F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/Pool.g.bc -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.ld.0.bc > F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.ld.1.lower.bc -args F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.ld.1.lower.bc > F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.ld.2.m1.bc -args F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.ld.1.lower.bc -only-needed F:/Vivado/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc F:/Vivado/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.ld.1.lower.bc -only-needed F:/Vivado/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc F:/Vivado/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.ld.2.m1.bc > F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.598 sec.
Execute       run_link_or_opt -opt -out F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.ld.3.fpc.bc -args F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=CNN -reflow-float-conversion 
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=CNN -reflow-float-conversion -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.ld.3.fpc.bc > F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.74 sec.
Execute       run_link_or_opt -out F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.ld.4.m2.bc -args F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.ld.3.fpc.bc -only-needed F:/Vivado/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.ld.3.fpc.bc -only-needed F:/Vivado/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.ld.4.m2.bc > F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.ld.5.gdce.bc -args F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=CNN 
INFO-FLOW: run_clang exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=CNN -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.ld.5.gdce.bc > F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=CNN -mllvm -hls-db-dir -mllvm F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.ld.5.gdce.bc -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=F:/Vivado/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c 2> F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 12,259 Compile/Link F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 12,259 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,257 Unroll/Inline (step 1) F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,257 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,179 Unroll/Inline (step 2) F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,179 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,048 Unroll/Inline (step 3) F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,048 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 993 Unroll/Inline (step 4) F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 993 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 993 Array/Struct (step 1) F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 993 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 993 Array/Struct (step 2) F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 993 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 993 Array/Struct (step 3) F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 993 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 993 Array/Struct (step 4) F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 993 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,052 Array/Struct (step 5) F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,052 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 993 Performance (step 1) F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 993 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,547 Performance (step 2) F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,547 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,977 Performance (step 3) F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,977 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,659 Performance (step 4) F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,659 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,627 HW Transforms (step 1) F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,627 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,796 HW Transforms (step 2) F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,796 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'Padding_Conv1D_0(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Conv1D_0(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Padding_Conv1D_1(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Conv1D_1(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Max_Pool1D_0(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Padding_Conv1D_2(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Conv1D_2(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Padding_Conv1D_3(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Conv1D_3(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Max_Pool1D_1(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Padding_Conv1D_4(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Conv1D_4(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Padding_Conv1D_5(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Conv1D_5(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Max_Pool1D_2(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Padding_Conv1D_6(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Conv1D_6(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Padding_Conv1D_7(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Conv1D_7(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Max_Pool1D_3(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'GlobalAveragePool1D(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Dense_0(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Dense_1(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (CNN.cpp:8:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_channel_pad_0> at Conv.cpp:7:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_ap_0> at Conv.cpp:17:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_channel_pad_1> at Conv.cpp:33:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_ap_1> at Conv.cpp:43:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_weight_pool_0> at Pool.cpp:11:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_channel_pad_2> at Conv.cpp:59:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_ap_2> at Conv.cpp:69:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_channel_pad_3> at Conv.cpp:85:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_ap_3> at Conv.cpp:95:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_weight_pool_1> at Pool.cpp:33:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_channel_pad_4> at Conv.cpp:111:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_ap_4> at Conv.cpp:121:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_channel_pad_5> at Conv.cpp:137:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_fa_5> at Conv.cpp:152:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_weight_pool_2> at Pool.cpp:55:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_channel_pad_6> at Conv.cpp:163:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_fa_6> at Conv.cpp:178:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_channel_pad_7> at Conv.cpp:189:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_fa_7> at Conv.cpp:204:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_weight_pool_3> at Pool.cpp:77:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_93_1> at Pool.cpp:93:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_a_Dense_0> at Dense.cpp:5:2 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_a_Dense_1> at Dense.cpp:17:2 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_detect> at Dense.cpp:28:2 
INFO: [HLS 214-291] Loop 'loop_for_b_Dense_1' is marked as complete unroll implied by the pipeline pragma (Dense.cpp:20:3)
INFO: [HLS 214-291] Loop 'loop_for_b_Dense_0' is marked as complete unroll implied by the pipeline pragma (Dense.cpp:8:3)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_95_2' is marked as complete unroll implied by the pipeline pragma (Pool.cpp:95:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_79_1' is marked as complete unroll implied by the pipeline pragma (Pool.cpp:79:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_57_1' is marked as complete unroll implied by the pipeline pragma (Pool.cpp:57:21)
INFO: [HLS 214-291] Loop 'loop_for_fc_4' is marked as complete unroll implied by the pipeline pragma (Conv.cpp:124:4)
INFO: [HLS 214-291] Loop 'loop_for_fa_4' is marked as complete unroll implied by the pipeline pragma (Conv.cpp:126:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_35_1' is marked as complete unroll implied by the pipeline pragma (Pool.cpp:35:21)
INFO: [HLS 214-291] Loop 'loop_for_fc_3' is marked as complete unroll implied by the pipeline pragma (Conv.cpp:98:4)
INFO: [HLS 214-291] Loop 'loop_for_fa_3' is marked as complete unroll implied by the pipeline pragma (Conv.cpp:100:5)
INFO: [HLS 214-291] Loop 'loop_for_fc_2' is marked as complete unroll implied by the pipeline pragma (Conv.cpp:72:4)
INFO: [HLS 214-291] Loop 'loop_for_fa_2' is marked as complete unroll implied by the pipeline pragma (Conv.cpp:74:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_13_1' is marked as complete unroll implied by the pipeline pragma (Pool.cpp:13:21)
INFO: [HLS 214-291] Loop 'loop_for_fc_1' is marked as complete unroll implied by the pipeline pragma (Conv.cpp:46:4)
INFO: [HLS 214-291] Loop 'loop_for_fa_1' is marked as complete unroll implied by the pipeline pragma (Conv.cpp:48:5)
INFO: [HLS 214-291] Loop 'loop_for_fa_0' is marked as complete unroll implied by the pipeline pragma (Conv.cpp:22:5)
INFO: [HLS 214-186] Unrolling loop 'loop_for_b_Dense_1' (Dense.cpp:20:3) in function 'CNN' completely with a factor of 20 (CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'loop_for_b_Dense_0' (Dense.cpp:8:3) in function 'CNN' completely with a factor of 32 (CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_2' (Pool.cpp:95:20) in function 'CNN' completely with a factor of 20 (CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_79_1' (Pool.cpp:79:21) in function 'CNN' completely with a factor of 2 (CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_1' (Pool.cpp:57:21) in function 'CNN' completely with a factor of 2 (CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'loop_for_fc_4' (Conv.cpp:124:4) in function 'CNN' completely with a factor of 8 (CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'loop_for_fa_4' (Conv.cpp:126:5) in function 'CNN' completely with a factor of 5 (CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_1' (Pool.cpp:35:21) in function 'CNN' completely with a factor of 2 (CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'loop_for_fc_3' (Conv.cpp:98:4) in function 'CNN' completely with a factor of 8 (CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'loop_for_fa_3' (Conv.cpp:100:5) in function 'CNN' completely with a factor of 5 (CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'loop_for_fc_2' (Conv.cpp:72:4) in function 'CNN' completely with a factor of 4 (CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'loop_for_fa_2' (Conv.cpp:74:5) in function 'CNN' completely with a factor of 5 (CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_13_1' (Pool.cpp:13:21) in function 'CNN' completely with a factor of 2 (CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'loop_for_fc_1' (Conv.cpp:46:4) in function 'CNN' completely with a factor of 4 (CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'loop_for_fa_1' (Conv.cpp:48:5) in function 'CNN' completely with a factor of 5 (CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'loop_for_fa_0' (Conv.cpp:22:5) in function 'CNN' completely with a factor of 5 (CNN.cpp:8:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=10 dim=1' for array 'OutPool3' due to pipeline pragma (CNN.cpp:28:6)
INFO: [HLS 214-248] Applying array_partition to 'OutPool3': Cyclic partitioning with factor 10 on dimension 1. (CNN.cpp:28:6)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.162 seconds; current allocated memory: 138.027 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 138.027 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top CNN -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.0.bc -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.263 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 152.289 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.1.bc -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.14 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.2.prechk.bc -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 154.438 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.g.1.bc to F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.o.1.bc -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.834 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.o.1.tmp.bc -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Conv.cpp:7:12) to (Conv.cpp:7:3) in function 'CNN'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Conv.cpp:33:12) to (Conv.cpp:33:3) in function 'CNN'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Conv.cpp:59:12) to (Conv.cpp:59:3) in function 'CNN'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Conv.cpp:85:12) to (Conv.cpp:85:3) in function 'CNN'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Conv.cpp:111:12) to (Conv.cpp:111:3) in function 'CNN'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Conv.cpp:137:12) to (Conv.cpp:137:3) in function 'CNN'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Conv.cpp:163:12) to (Conv.cpp:163:3) in function 'CNN'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Conv.cpp:189:12) to (Conv.cpp:189:3) in function 'CNN'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'CNN' (Dense.cpp:5:2)...54 expression(s) balanced.
Command         transform done; 0.38 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.216 seconds; current allocated memory: 188.023 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.o.2.bc -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_15_1'(Conv.cpp:15:19) and 'loop_for_ap_0'(Conv.cpp:17:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_3_channel_pad_1'(Conv.cpp:31:2) and 'loop_for_channel_pad_1'(Conv.cpp:33:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_41_1'(Conv.cpp:41:19) and 'loop_for_ap_1'(Conv.cpp:43:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_channel_pool_0'(Pool.cpp:8:2) and 'loop_for_weight_pool_0'(Pool.cpp:11:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_3_channel_pad_2'(Conv.cpp:57:2) and 'loop_for_channel_pad_2'(Conv.cpp:59:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_67_1'(Conv.cpp:67:19) and 'loop_for_ap_2'(Conv.cpp:69:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_3_channel_pad_3'(Conv.cpp:83:2) and 'loop_for_channel_pad_3'(Conv.cpp:85:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_93_1'(Conv.cpp:93:19) and 'loop_for_ap_3'(Conv.cpp:95:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_channel_pool_1'(Pool.cpp:30:2) and 'loop_for_weight_pool_1'(Pool.cpp:33:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_3_channel_pad_4'(Conv.cpp:109:2) and 'loop_for_channel_pad_4'(Conv.cpp:111:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_119_1'(Conv.cpp:119:20) and 'loop_for_ap_4'(Conv.cpp:121:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_3_channel_pad_5'(Conv.cpp:135:2) and 'loop_for_channel_pad_5'(Conv.cpp:137:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_fc_5'(Conv.cpp:150:4) and 'loop_for_fa_5'(Conv.cpp:152:5) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_ap_5'(Conv.cpp:147:3) and 'loop_for_fc_5'(Conv.cpp:150:4) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_145_1'(Conv.cpp:145:20) and 'loop_for_ap_5'(Conv.cpp:147:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_channel_pool_2'(Pool.cpp:52:2) and 'loop_for_weight_pool_2'(Pool.cpp:55:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_3_channel_pad_6'(Conv.cpp:161:2) and 'loop_for_channel_pad_6'(Conv.cpp:163:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_fc_6'(Conv.cpp:176:4) and 'loop_for_fa_6'(Conv.cpp:178:5) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_ap_6'(Conv.cpp:173:3) and 'loop_for_fc_6'(Conv.cpp:176:4) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_171_1'(Conv.cpp:171:20) and 'loop_for_ap_6'(Conv.cpp:173:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_3_channel_pad_7'(Conv.cpp:187:2) and 'loop_for_channel_pad_7'(Conv.cpp:189:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_fc_7'(Conv.cpp:202:4) and 'loop_for_fa_7'(Conv.cpp:204:5) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_ap_7'(Conv.cpp:199:3) and 'loop_for_fc_7'(Conv.cpp:202:4) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_197_1'(Conv.cpp:197:20) and 'loop_for_ap_7'(Conv.cpp:199:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_channel_pool_3'(Pool.cpp:74:2) and 'loop_for_weight_pool_3'(Pool.cpp:77:3) in function 'CNN' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_1' (Conv.cpp:15:19) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_3_channel_pad_1' (Conv.cpp:31:2) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_1' (Conv.cpp:41:19) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_channel_pool_0' (Pool.cpp:8:2) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_3_channel_pad_2' (Conv.cpp:57:2) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_67_1' (Conv.cpp:67:19) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_3_channel_pad_3' (Conv.cpp:83:2) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_93_1' (Conv.cpp:93:19) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_channel_pool_1' (Pool.cpp:30:2) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_3_channel_pad_4' (Conv.cpp:109:2) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_1' (Conv.cpp:119:20) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_3_channel_pad_5' (Conv.cpp:135:2) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_fc_5' (Conv.cpp:150:4) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_ap_5' (Conv.cpp:147:3) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_145_1' (Conv.cpp:145:20) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_channel_pool_2' (Pool.cpp:52:2) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_3_channel_pad_6' (Conv.cpp:161:2) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_fc_6' (Conv.cpp:176:4) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_ap_6' (Conv.cpp:173:3) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_171_1' (Conv.cpp:171:20) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_3_channel_pad_7' (Conv.cpp:187:2) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_fc_7' (Conv.cpp:202:4) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_ap_7' (Conv.cpp:199:3) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_197_1' (Conv.cpp:197:20) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_channel_pool_3' (Pool.cpp:74:2) in function 'CNN'.
Execute           auto_get_db
Command         transform done; 1.112 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.113 seconds; current allocated memory: 409.203 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.761 sec.
Command     elaborate done; 30.459 sec.
Execute     ap_eval exec zip -j F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.155 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'CNN' ...
Execute       ap_set_top_model CNN 
Execute       get_model_list CNN -filter all-wo-channel -topdown 
Execute       preproc_iomode -model CNN 
Execute       preproc_iomode -model CNN_Pipeline_loop_detect 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_a_Dense_1 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_a_Dense_0 
Execute       preproc_iomode -model CNN_Pipeline_VITIS_LOOP_93_1 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 
Execute       preproc_iomode -model CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 
Execute       preproc_iomode -model CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 
Execute       preproc_iomode -model CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 
Execute       preproc_iomode -model CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 
Execute       preproc_iomode -model CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 
Execute       preproc_iomode -model CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 
Execute       preproc_iomode -model CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 
Execute       preproc_iomode -model CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_channel_pad_0 
Execute       get_model_list CNN -filter all-wo-channel 
INFO-FLOW: Model list for configure: CNN_Pipeline_loop_for_channel_pad_0 CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0 CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 CNN_Pipeline_VITIS_LOOP_93_1 CNN_Pipeline_loop_for_a_Dense_0 CNN_Pipeline_loop_for_a_Dense_1 CNN_Pipeline_loop_detect CNN
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_channel_pad_0 ...
Execute       set_default_model CNN_Pipeline_loop_for_channel_pad_0 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_channel_pad_0 
INFO-FLOW: Configuring Module : CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0 
Execute       apply_spec_resource_limit CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 ...
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 
INFO-FLOW: Configuring Module : CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 
Execute       apply_spec_resource_limit CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 ...
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 ...
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 
INFO-FLOW: Configuring Module : CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 
Execute       apply_spec_resource_limit CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 ...
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 
INFO-FLOW: Configuring Module : CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 
Execute       apply_spec_resource_limit CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 ...
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 ...
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 
INFO-FLOW: Configuring Module : CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 
Execute       apply_spec_resource_limit CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 ...
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 
INFO-FLOW: Configuring Module : CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 
Execute       apply_spec_resource_limit CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 ...
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 ...
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 
INFO-FLOW: Configuring Module : CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 
Execute       apply_spec_resource_limit CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 ...
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 
INFO-FLOW: Configuring Module : CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 
Execute       apply_spec_resource_limit CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 ...
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 
INFO-FLOW: Configuring Module : CNN_Pipeline_VITIS_LOOP_93_1 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_93_1 
Execute       apply_spec_resource_limit CNN_Pipeline_VITIS_LOOP_93_1 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_a_Dense_0 ...
Execute       set_default_model CNN_Pipeline_loop_for_a_Dense_0 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_a_Dense_0 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_a_Dense_1 ...
Execute       set_default_model CNN_Pipeline_loop_for_a_Dense_1 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_a_Dense_1 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_detect ...
Execute       set_default_model CNN_Pipeline_loop_detect 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_detect 
INFO-FLOW: Configuring Module : CNN ...
Execute       set_default_model CNN 
Execute       apply_spec_resource_limit CNN 
INFO-FLOW: Model list for preprocess: CNN_Pipeline_loop_for_channel_pad_0 CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0 CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 CNN_Pipeline_VITIS_LOOP_93_1 CNN_Pipeline_loop_for_a_Dense_0 CNN_Pipeline_loop_for_a_Dense_1 CNN_Pipeline_loop_detect CNN
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_channel_pad_0 ...
Execute       set_default_model CNN_Pipeline_loop_for_channel_pad_0 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_channel_pad_0 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_channel_pad_0 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0 
Execute       cdfg_preprocess -model CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 ...
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 
Execute       cdfg_preprocess -model CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 ...
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 ...
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 
Execute       cdfg_preprocess -model CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 ...
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 
Execute       cdfg_preprocess -model CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 ...
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 ...
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 
Execute       cdfg_preprocess -model CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 ...
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 
Execute       cdfg_preprocess -model CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 ...
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 ...
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 
Execute       cdfg_preprocess -model CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 ...
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 
Execute       cdfg_preprocess -model CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 ...
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_VITIS_LOOP_93_1 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_93_1 
Execute       cdfg_preprocess -model CNN_Pipeline_VITIS_LOOP_93_1 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_93_1 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_a_Dense_0 ...
Execute       set_default_model CNN_Pipeline_loop_for_a_Dense_0 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_a_Dense_0 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_a_Dense_0 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_a_Dense_1 ...
Execute       set_default_model CNN_Pipeline_loop_for_a_Dense_1 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_a_Dense_1 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_a_Dense_1 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_detect ...
Execute       set_default_model CNN_Pipeline_loop_detect 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_detect 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_detect 
INFO-FLOW: Preprocessing Module: CNN ...
Execute       set_default_model CNN 
Execute       cdfg_preprocess -model CNN 
Execute       rtl_gen_preprocess CNN 
INFO-FLOW: Model list for synthesis: CNN_Pipeline_loop_for_channel_pad_0 CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0 CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 CNN_Pipeline_VITIS_LOOP_93_1 CNN_Pipeline_loop_for_a_Dense_0 CNN_Pipeline_loop_for_a_Dense_1 CNN_Pipeline_loop_detect CNN
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_channel_pad_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_channel_pad_0 
Execute       schedule -model CNN_Pipeline_loop_for_channel_pad_0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_channel_pad_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_for_channel_pad_0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 414.613 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pad_0.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pad_0.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_channel_pad_0.
Execute       set_default_model CNN_Pipeline_loop_for_channel_pad_0 
Execute       bind -model CNN_Pipeline_loop_for_channel_pad_0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 415.859 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pad_0.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pad_0.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_channel_pad_0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0 
Execute       schedule -model CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln23_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln23_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln23_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln23_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1_loop_for_ap_0'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0' (loop 'VITIS_LOOP_15_1_loop_for_ap_0'): Unable to schedule 'load' operation 16 bit ('Weights_load_1', Conv.cpp:23->CNN.cpp:32) on array 'Weights' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0' (loop 'VITIS_LOOP_15_1_loop_for_ap_0'): Unable to schedule 'load' operation 16 bit ('Weights_load_4', Conv.cpp:23->CNN.cpp:32) on array 'Weights' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Weights'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_15_1_loop_for_ap_0'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.174 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 417.043 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0.
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0 
Execute       bind -model CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 417.199 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 
Execute       schedule -model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_3_channel_pad_1_loop_for_channel_pad_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_for_3_channel_pad_1_loop_for_channel_pad_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 417.789 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 
Execute       bind -model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 418.039 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 
Execute       schedule -model CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1_loop_for_ap_1'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1' (loop 'VITIS_LOOP_41_1_loop_for_ap_1'): Unable to schedule 'load' operation 16 bit ('Weights_load_7', Conv.cpp:49->CNN.cpp:34) on array 'Weights' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1' (loop 'VITIS_LOOP_41_1_loop_for_ap_1'): Unable to schedule 'load' operation 16 bit ('Weights_load_10', Conv.cpp:49->CNN.cpp:34) on array 'Weights' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1' (loop 'VITIS_LOOP_41_1_loop_for_ap_1'): Unable to schedule 'load' operation 16 bit ('Weights_load_12', Conv.cpp:49->CNN.cpp:34) on array 'Weights' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1' (loop 'VITIS_LOOP_41_1_loop_for_ap_1'): Unable to schedule 'load' operation 16 bit ('Weights_load_14', Conv.cpp:49->CNN.cpp:34) on array 'Weights' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1' (loop 'VITIS_LOOP_41_1_loop_for_ap_1'): Unable to schedule 'load' operation 16 bit ('Weights_load_20', Conv.cpp:49->CNN.cpp:34) on array 'Weights' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1' (loop 'VITIS_LOOP_41_1_loop_for_ap_1'): Unable to schedule 'load' operation 16 bit ('Weights_load_24', Conv.cpp:49->CNN.cpp:34) on array 'Weights' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1' (loop 'VITIS_LOOP_41_1_loop_for_ap_1'): Unable to schedule 'load' operation 16 bit ('Weights_load_26', Conv.cpp:49->CNN.cpp:34) on array 'Weights' due to limited memory ports (II = 10). Please consider using a memory core with more ports or partitioning the array 'Weights'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 23, loop 'VITIS_LOOP_41_1_loop_for_ap_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.565 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.595 seconds; current allocated memory: 420.723 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1.
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 
Execute       bind -model CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 421.148 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.35 sec.
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 
Execute       schedule -model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_for_channel_pool_0_loop_for_weight_pool_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_for_channel_pool_0_loop_for_weight_pool_0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.471 seconds; current allocated memory: 421.773 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 
Execute       bind -model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 422.012 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 
Execute       schedule -model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv2'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_3_channel_pad_2_loop_for_channel_pad_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_for_3_channel_pad_2_loop_for_channel_pad_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 422.223 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 
Execute       bind -model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 422.270 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 
Execute       schedule -model CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv2'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_1_loop_for_ap_2'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2' (loop 'VITIS_LOOP_67_1_loop_for_ap_2'): Unable to schedule 'load' operation 16 bit ('Weights_load_28', Conv.cpp:75->CNN.cpp:37) on array 'Weights' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2' (loop 'VITIS_LOOP_67_1_loop_for_ap_2'): Unable to schedule 'load' operation 16 bit ('Weights_load_31', Conv.cpp:75->CNN.cpp:37) on array 'Weights' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2' (loop 'VITIS_LOOP_67_1_loop_for_ap_2'): Unable to schedule 'load' operation 16 bit ('Weights_load_33', Conv.cpp:75->CNN.cpp:37) on array 'Weights' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2' (loop 'VITIS_LOOP_67_1_loop_for_ap_2'): Unable to schedule 'load' operation 16 bit ('Weights_load_35', Conv.cpp:75->CNN.cpp:37) on array 'Weights' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2' (loop 'VITIS_LOOP_67_1_loop_for_ap_2'): Unable to schedule 'load' operation 16 bit ('Weights_load_41', Conv.cpp:75->CNN.cpp:37) on array 'Weights' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2' (loop 'VITIS_LOOP_67_1_loop_for_ap_2'): Unable to schedule 'load' operation 16 bit ('Weights_load_45', Conv.cpp:75->CNN.cpp:37) on array 'Weights' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2' (loop 'VITIS_LOOP_67_1_loop_for_ap_2'): Unable to schedule 'load' operation 16 bit ('Weights_load_47', Conv.cpp:75->CNN.cpp:37) on array 'Weights' due to limited memory ports (II = 10). Please consider using a memory core with more ports or partitioning the array 'Weights'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 24, loop 'VITIS_LOOP_67_1_loop_for_ap_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.593 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 424.809 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2.
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 
Execute       bind -model CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 425.434 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 
Execute       schedule -model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv3'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_3_channel_pad_3_loop_for_channel_pad_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'loop_for_3_channel_pad_3_loop_for_channel_pad_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 425.770 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 
Execute       bind -model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 425.816 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 
Execute       schedule -model CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv3'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_1_loop_for_ap_3'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3' (loop 'VITIS_LOOP_93_1_loop_for_ap_3'): Unable to schedule 'load' operation 16 bit ('Weights_load_49', Conv.cpp:101->CNN.cpp:39) on array 'Weights' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3' (loop 'VITIS_LOOP_93_1_loop_for_ap_3'): Unable to schedule 'load' operation 16 bit ('Weights_load_52', Conv.cpp:101->CNN.cpp:39) on array 'Weights' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3' (loop 'VITIS_LOOP_93_1_loop_for_ap_3'): Unable to schedule 'load' operation 16 bit ('Weights_load_53', Conv.cpp:101->CNN.cpp:39) on array 'Weights' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3' (loop 'VITIS_LOOP_93_1_loop_for_ap_3'): Unable to schedule 'load' operation 16 bit ('Weights_load_55', Conv.cpp:101->CNN.cpp:39) on array 'Weights' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3' (loop 'VITIS_LOOP_93_1_loop_for_ap_3'): Unable to schedule 'load' operation 16 bit ('Weights_load_85', Conv.cpp:101->CNN.cpp:39) on array 'Weights' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3' (loop 'VITIS_LOOP_93_1_loop_for_ap_3'): Unable to schedule 'load' operation 16 bit ('Weights_load_87', Conv.cpp:101->CNN.cpp:39) on array 'Weights' due to limited memory ports (II = 20). Please consider using a memory core with more ports or partitioning the array 'Weights'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 21, Depth = 44, loop 'VITIS_LOOP_93_1_loop_for_ap_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.098 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.138 seconds; current allocated memory: 431.297 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3.
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 
Execute       bind -model CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 431.398 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3.bind.adb -f 
Command       db_write done; 0.115 sec.
INFO-FLOW: Finish binding CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 
Execute       schedule -model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_for_channel_pool_1_loop_for_weight_pool_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'loop_for_channel_pool_1_loop_for_weight_pool_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 432.109 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 
Execute       bind -model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 432.121 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 
Execute       schedule -model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv4'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_3_channel_pad_4_loop_for_channel_pad_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'loop_for_3_channel_pad_4_loop_for_channel_pad_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 432.305 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 
Execute       bind -model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 432.312 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 
Execute       schedule -model CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv4'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_1_loop_for_ap_4'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4' (loop 'VITIS_LOOP_119_1_loop_for_ap_4'): Unable to schedule 'load' operation 16 bit ('Weights_load_90', Conv.cpp:127->CNN.cpp:42) on array 'Weights' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4' (loop 'VITIS_LOOP_119_1_loop_for_ap_4'): Unable to schedule 'load' operation 16 bit ('Weights_load_92', Conv.cpp:127->CNN.cpp:42) on array 'Weights' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4' (loop 'VITIS_LOOP_119_1_loop_for_ap_4'): Unable to schedule 'load' operation 16 bit ('Weights_load_94', Conv.cpp:127->CNN.cpp:42) on array 'Weights' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4' (loop 'VITIS_LOOP_119_1_loop_for_ap_4'): Unable to schedule 'load' operation 16 bit ('Weights_load_96', Conv.cpp:127->CNN.cpp:42) on array 'Weights' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4' (loop 'VITIS_LOOP_119_1_loop_for_ap_4'): Unable to schedule 'load' operation 16 bit ('Weights_load_126', Conv.cpp:127->CNN.cpp:42) on array 'Weights' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4' (loop 'VITIS_LOOP_119_1_loop_for_ap_4'): Unable to schedule 'load' operation 16 bit ('Weights_load_128', Conv.cpp:127->CNN.cpp:42) on array 'Weights' due to limited memory ports (II = 20). Please consider using a memory core with more ports or partitioning the array 'Weights'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 21, Depth = 44, loop 'VITIS_LOOP_119_1_loop_for_ap_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.175 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.216 seconds; current allocated memory: 436.980 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4.
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 
Execute       bind -model CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 437.883 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4.bind.adb -f 
Command       db_write done; 0.115 sec.
INFO-FLOW: Finish binding CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 
Execute       schedule -model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln138) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_3_channel_pad_5_loop_for_channel_pad_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'loop_for_3_channel_pad_5_loop_for_channel_pad_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 438.340 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 
Execute       bind -model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 438.609 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 
Execute       schedule -model CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln153_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln153_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.128 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 439.789 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 
Execute       bind -model CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 440.070 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 
Execute       schedule -model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_for_channel_pool_2_loop_for_weight_pool_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'loop_for_channel_pool_2_loop_for_weight_pool_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 440.398 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 
Execute       bind -model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 440.531 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 
Execute       schedule -model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln164) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_3_channel_pad_6_loop_for_channel_pad_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'loop_for_3_channel_pad_6_loop_for_channel_pad_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 440.723 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 
Execute       bind -model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 440.848 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 
Execute       schedule -model CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln179_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln179_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 441.789 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 
Execute       bind -model CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 441.895 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 
Execute       schedule -model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln190) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_3_channel_pad_7_loop_for_channel_pad_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'loop_for_3_channel_pad_7_loop_for_channel_pad_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 442.344 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 
Execute       bind -model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 442.543 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 
Execute       schedule -model CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln205_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln205_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.126 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 444.027 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 
Execute       bind -model CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 444.195 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 
Execute       schedule -model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_for_channel_pool_3_loop_for_weight_pool_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'loop_for_channel_pool_3_loop_for_weight_pool_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 444.570 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 
Execute       bind -model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 444.590 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_VITIS_LOOP_93_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_93_1 
Execute       schedule -model CNN_Pipeline_VITIS_LOOP_93_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_93_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.106 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 445.188 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_VITIS_LOOP_93_1.
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_93_1 
Execute       bind -model CNN_Pipeline_VITIS_LOOP_93_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 445.246 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_VITIS_LOOP_93_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_a_Dense_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_a_Dense_0 
Execute       schedule -model CNN_Pipeline_loop_for_a_Dense_0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_a_Dense_0'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_0' (loop 'loop_for_a_Dense_0'): Unable to schedule 'load' operation 16 bit ('Weights_load', Dense.cpp:9->CNN.cpp:52) on array 'Weights' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_0' (loop 'loop_for_a_Dense_0'): Unable to schedule 'load' operation 16 bit ('Weights_load_23', Dense.cpp:9->CNN.cpp:52) on array 'Weights' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_0' (loop 'loop_for_a_Dense_0'): Unable to schedule 'load' operation 16 bit ('Weights_load_25', Dense.cpp:9->CNN.cpp:52) on array 'Weights' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_0' (loop 'loop_for_a_Dense_0'): Unable to schedule 'load' operation 16 bit ('Weights_load_27', Dense.cpp:9->CNN.cpp:52) on array 'Weights' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_0' (loop 'loop_for_a_Dense_0'): Unable to schedule 'load' operation 16 bit ('Weights_load_41', Dense.cpp:9->CNN.cpp:52) on array 'Weights' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_0' (loop 'loop_for_a_Dense_0'): Unable to schedule 'load' operation 16 bit ('Weights_load_49', Dense.cpp:9->CNN.cpp:52) on array 'Weights' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_0' (loop 'loop_for_a_Dense_0'): Unable to schedule 'load' operation 16 bit ('Weights_load_51', Dense.cpp:9->CNN.cpp:52) on array 'Weights' due to limited memory ports (II = 16). Please consider using a memory core with more ports or partitioning the array 'Weights'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 17, Depth = 35, loop 'loop_for_a_Dense_0'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.018 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.073 seconds; current allocated memory: 447.633 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_0.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_0.sched.adb -f 
Command       db_write done; 0.186 sec.
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_a_Dense_0.
Execute       set_default_model CNN_Pipeline_loop_for_a_Dense_0 
Execute       bind -model CNN_Pipeline_loop_for_a_Dense_0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 448.355 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_0.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_0.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_a_Dense_0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_a_Dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_a_Dense_1 
Execute       schedule -model CNN_Pipeline_loop_for_a_Dense_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_a_Dense_1'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_1' (loop 'loop_for_a_Dense_1'): Unable to schedule 'load' operation 16 bit ('Weights_load', Dense.cpp:21->CNN.cpp:53) on array 'Weights' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_1' (loop 'loop_for_a_Dense_1'): Unable to schedule 'load' operation 16 bit ('Weights_load_3', Dense.cpp:21->CNN.cpp:53) on array 'Weights' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_1' (loop 'loop_for_a_Dense_1'): Unable to schedule 'load' operation 16 bit ('Weights_load_5', Dense.cpp:21->CNN.cpp:53) on array 'Weights' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_1' (loop 'loop_for_a_Dense_1'): Unable to schedule 'load' operation 16 bit ('Weights_load_7', Dense.cpp:21->CNN.cpp:53) on array 'Weights' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_1' (loop 'loop_for_a_Dense_1'): Unable to schedule 'load' operation 16 bit ('Weights_load_13', Dense.cpp:21->CNN.cpp:53) on array 'Weights' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_1' (loop 'loop_for_a_Dense_1'): Unable to schedule 'load' operation 16 bit ('Weights_load_17', Dense.cpp:21->CNN.cpp:53) on array 'Weights' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_1' (loop 'loop_for_a_Dense_1'): Unable to schedule 'load' operation 16 bit ('Weights_load_19', Dense.cpp:21->CNN.cpp:53) on array 'Weights' due to limited memory ports (II = 10). Please consider using a memory core with more ports or partitioning the array 'Weights'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 23, loop 'loop_for_a_Dense_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.602 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 450.293 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_1.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_1.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_a_Dense_1.
Execute       set_default_model CNN_Pipeline_loop_for_a_Dense_1 
Execute       bind -model CNN_Pipeline_loop_for_a_Dense_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 450.414 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_1.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_1.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_a_Dense_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_detect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_detect 
Execute       schedule -model CNN_Pipeline_loop_detect 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_detect'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_detect'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 451.012 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_detect.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_detect.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_detect.
Execute       set_default_model CNN_Pipeline_loop_detect 
Execute       bind -model CNN_Pipeline_loop_detect 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 451.023 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_detect.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_detect.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_detect.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN 
Execute       schedule -model CNN 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 451.848 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.sched.adb -f 
INFO-FLOW: Finish scheduling CNN.
Execute       set_default_model CNN 
Execute       bind -model CNN 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 452.621 MB.
Execute       syn_report -verbosereport -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.bind.adb -f 
INFO-FLOW: Finish binding CNN.
Execute       get_model_list CNN -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_channel_pad_0 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_93_1 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_a_Dense_0 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_a_Dense_1 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_detect 
Execute       rtl_gen_preprocess CNN 
INFO-FLOW: Model list for RTL generation: CNN_Pipeline_loop_for_channel_pad_0 CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0 CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 CNN_Pipeline_VITIS_LOOP_93_1 CNN_Pipeline_loop_for_a_Dense_0 CNN_Pipeline_loop_for_a_Dense_1 CNN_Pipeline_loop_detect CNN
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_channel_pad_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_channel_pad_0 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pad_0.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_channel_pad_0' pipeline 'loop_for_channel_pad_0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_channel_pad_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 454.605 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_channel_pad_0 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/vhdl/CNN_CNN_Pipeline_loop_for_channel_pad_0 
Execute       gen_rtl CNN_Pipeline_loop_for_channel_pad_0 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/verilog/CNN_CNN_Pipeline_loop_for_channel_pad_0 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_channel_pad_0 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_loop_for_channel_pad_0_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_channel_pad_0 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_loop_for_channel_pad_0_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_channel_pad_0 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pad_0.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_channel_pad_0 -f -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pad_0.adb 
Execute       db_write -model CNN_Pipeline_loop_for_channel_pad_0 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_channel_pad_0 -p F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pad_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0' pipeline 'VITIS_LOOP_15_1_loop_for_ap_0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24ns_24_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 457.598 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/vhdl/CNN_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/verilog/CNN_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0 
Execute       syn_report -csynth -model CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0 -f -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0.adb 
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0 -p F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1' pipeline 'loop_for_3_channel_pad_1_loop_for_channel_pad_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 459.691 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/vhdl/CNN_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 
Execute       gen_rtl CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 -f -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.adb 
Execute       db_write -model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 -p F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1' pipeline 'VITIS_LOOP_41_1_loop_for_ap_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24ns_24_4_1': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1'.
Command       create_rtl_model done; 0.136 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.329 seconds; current allocated memory: 463.184 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/vhdl/CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 
Command       gen_rtl done; 0.165 sec.
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/verilog/CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 
Execute       syn_report -csynth -model CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 -f -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1.adb 
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 -p F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0' pipeline 'loop_for_channel_pool_0_loop_for_weight_pool_0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.626 seconds; current allocated memory: 468.559 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/vhdl/CNN_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 
Execute       gen_rtl CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/verilog/CNN_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 -f -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.adb 
Execute       db_write -model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 -p F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2' pipeline 'loop_for_3_channel_pad_2_loop_for_channel_pad_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_9ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 469.648 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/vhdl/CNN_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 
Execute       gen_rtl CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 -f -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.adb 
Execute       db_write -model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 -p F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2' pipeline 'VITIS_LOOP_67_1_loop_for_ap_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24ns_24_4_1': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2'.
Command       create_rtl_model done; 0.177 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 474.035 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/vhdl/CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/verilog/CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 
Execute       syn_report -csynth -model CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 -f -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2.adb 
Command       db_write done; 0.125 sec.
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 -p F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3' pipeline 'loop_for_3_channel_pad_3_loop_for_channel_pad_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 479.215 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/vhdl/CNN_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 
Execute       gen_rtl CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 -f -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.adb 
Execute       db_write -model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 -p F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3' pipeline 'VITIS_LOOP_93_1_loop_for_ap_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24ns_24_4_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3'.
Command       create_rtl_model done; 0.241 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 485.266 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/vhdl/CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/verilog/CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 
Execute       syn_report -csynth -model CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 -f -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3.adb 
Command       db_write done; 0.124 sec.
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 -p F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1' pipeline 'loop_for_channel_pool_1_loop_for_weight_pool_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.671 seconds; current allocated memory: 495.613 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/vhdl/CNN_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 
Execute       gen_rtl CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/verilog/CNN_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 -f -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.adb 
Execute       db_write -model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 -p F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4' pipeline 'loop_for_3_channel_pad_4_loop_for_channel_pad_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_7ns_7ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 496.547 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/vhdl/CNN_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 
Execute       gen_rtl CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 -f -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.adb 
Execute       db_write -model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 -p F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4' pipeline 'VITIS_LOOP_119_1_loop_for_ap_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24ns_24_4_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4'.
Command       create_rtl_model done; 0.209 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 501.977 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/vhdl/CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/verilog/CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 
Execute       syn_report -csynth -model CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 -f -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4.adb 
Command       db_write done; 0.153 sec.
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 -p F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5' pipeline 'loop_for_3_channel_pad_5_loop_for_channel_pad_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_7ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.798 seconds; current allocated memory: 512.922 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/vhdl/CNN_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 
Execute       gen_rtl CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 -f -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.adb 
Execute       db_write -model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 -p F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5' pipeline 'VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_7ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5'.
Command       create_rtl_model done; 0.101 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.264 seconds; current allocated memory: 512.922 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/vhdl/CNN_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/verilog/CNN_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 
Execute       syn_report -csynth -model CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 -f -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.adb 
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 -p F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2' pipeline 'loop_for_channel_pool_2_loop_for_weight_pool_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 516.008 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/vhdl/CNN_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 
Execute       gen_rtl CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/verilog/CNN_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 -f -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.adb 
Execute       db_write -model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 -p F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6' pipeline 'loop_for_3_channel_pad_6_loop_for_channel_pad_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_6ns_6ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 518.215 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/vhdl/CNN_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 
Execute       gen_rtl CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 -f -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.adb 
Execute       db_write -model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 -p F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6' pipeline 'VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_6ns_6ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 519.816 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/vhdl/CNN_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/verilog/CNN_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 
Execute       syn_report -csynth -model CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 -f -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.adb 
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 -p F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7' pipeline 'loop_for_3_channel_pad_7_loop_for_channel_pad_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 522.039 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/vhdl/CNN_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 
Execute       gen_rtl CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 -f -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.adb 
Execute       db_write -model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 -p F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7' pipeline 'VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 524.949 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/vhdl/CNN_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/verilog/CNN_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 
Execute       syn_report -csynth -model CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 -f -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.adb 
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 -p F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3' pipeline 'loop_for_channel_pool_3_loop_for_weight_pool_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_5ns_4_9_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 527.125 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/vhdl/CNN_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 
Execute       gen_rtl CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/verilog/CNN_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 -f -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.adb 
Execute       db_write -model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 -p F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_VITIS_LOOP_93_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_VITIS_LOOP_93_1 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_VITIS_LOOP_93_1' pipeline 'VITIS_LOOP_93_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_16s_18ns_34_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_VITIS_LOOP_93_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 530.418 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_93_1 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/vhdl/CNN_CNN_Pipeline_VITIS_LOOP_93_1 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_93_1 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/verilog/CNN_CNN_Pipeline_VITIS_LOOP_93_1 
Execute       syn_report -csynth -model CNN_Pipeline_VITIS_LOOP_93_1 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_VITIS_LOOP_93_1_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_VITIS_LOOP_93_1 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_VITIS_LOOP_93_1_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_VITIS_LOOP_93_1 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_93_1 -f -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1.adb 
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_93_1 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_VITIS_LOOP_93_1 -p F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_a_Dense_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_a_Dense_0 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_0.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_a_Dense_0' pipeline 'loop_for_a_Dense_0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_12s_24ns_24_4_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_a_Dense_0'.
Command       create_rtl_model done; 0.128 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 533.938 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_a_Dense_0 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/vhdl/CNN_CNN_Pipeline_loop_for_a_Dense_0 
Execute       gen_rtl CNN_Pipeline_loop_for_a_Dense_0 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/verilog/CNN_CNN_Pipeline_loop_for_a_Dense_0 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_a_Dense_0 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_loop_for_a_Dense_0_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_a_Dense_0 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_loop_for_a_Dense_0_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_a_Dense_0 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_0.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_a_Dense_0 -f -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_0.adb 
Execute       db_write -model CNN_Pipeline_loop_for_a_Dense_0 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_a_Dense_0 -p F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_a_Dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_a_Dense_1 -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_a_Dense_1' pipeline 'loop_for_a_Dense_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24ns_24_4_1': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_a_Dense_1'.
Command       create_rtl_model done; 0.114 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 541.430 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_a_Dense_1 -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/vhdl/CNN_CNN_Pipeline_loop_for_a_Dense_1 
Execute       gen_rtl CNN_Pipeline_loop_for_a_Dense_1 -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/verilog/CNN_CNN_Pipeline_loop_for_a_Dense_1 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_a_Dense_1 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_loop_for_a_Dense_1_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_a_Dense_1 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_loop_for_a_Dense_1_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_a_Dense_1 -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_1.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_a_Dense_1 -f -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_1.adb 
Execute       db_write -model CNN_Pipeline_loop_for_a_Dense_1 -bindview -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_a_Dense_1 -p F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_detect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_detect -top_prefix CNN_ -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_detect.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_detect' pipeline 'loop_detect' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_detect'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 546.672 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_detect -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/vhdl/CNN_CNN_Pipeline_loop_detect 
Command       gen_rtl done; 0.346 sec.
Execute       gen_rtl CNN_Pipeline_loop_detect -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/verilog/CNN_CNN_Pipeline_loop_detect 
Execute       syn_report -csynth -model CNN_Pipeline_loop_detect -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_loop_detect_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_detect -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_Pipeline_loop_detect_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.157 sec.
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_detect -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_detect.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.145 sec.
Execute       db_write -model CNN_Pipeline_loop_detect -f -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_detect.adb 
Execute       db_write -model CNN_Pipeline_loop_detect -bindview -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_detect -p F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_detect 
Command       gen_tb_info done; 0.39 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN -top_prefix  -sub_prefix CNN_ -mg_file F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/InModel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/OutModel' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/Weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CNN' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN'.
INFO: [RTMG 210-278] Implementing memory 'CNN_out_Dense_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutConv0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutConv1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutPool0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutPadConv5_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutPadConv6_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutPadConv7_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutPool3_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutGlobalAverPool1D_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutDense0_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.395 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.645 seconds; current allocated memory: 551.492 MB.
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN -istop -style xilinx -f -lang vhdl -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/vhdl/CNN 
Execute       gen_rtl CNN -istop -style xilinx -f -lang vlog -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/verilog/CNN 
Execute       syn_report -csynth -model CNN -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/CNN_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN -f -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.adb 
Execute       db_write -model CNN -bindview -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN -p F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN 
Execute       export_constraint_db -f -tool general -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.constraint.tcl 
Execute       syn_report -designview -model CNN -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.design.xml 
Command       syn_report done; 0.109 sec.
Execute       syn_report -csynthDesign -model CNN -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/csynth.rpt -MHOut F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -wcfg -model CNN -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model CNN -o F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.protoinst 
Execute       sc_get_clocks CNN 
Execute       sc_get_portdomain CNN 
INFO-FLOW: Model list for RTL component generation: CNN_Pipeline_loop_for_channel_pad_0 CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0 CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 CNN_Pipeline_VITIS_LOOP_93_1 CNN_Pipeline_loop_for_a_Dense_0 CNN_Pipeline_loop_for_a_Dense_1 CNN_Pipeline_loop_detect CNN
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_channel_pad_0] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pad_0.compgen.tcl 
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0.compgen.tcl 
INFO-FLOW: Found component CNN_mul_16s_16s_24_1_1.
INFO-FLOW: Append model CNN_mul_16s_16s_24_1_1
INFO-FLOW: Found component CNN_mac_muladd_16s_16s_24ns_24_4_1.
INFO-FLOW: Append model CNN_mac_muladd_16s_16s_24ns_24_4_1
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.compgen.tcl 
INFO-FLOW: Found component CNN_mul_3ns_10ns_10_1_1.
INFO-FLOW: Append model CNN_mul_3ns_10ns_10_1_1
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1.compgen.tcl 
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.compgen.tcl 
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.compgen.tcl 
INFO-FLOW: Found component CNN_mul_3ns_9ns_9_1_1.
INFO-FLOW: Append model CNN_mul_3ns_9ns_9_1_1
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2.compgen.tcl 
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.compgen.tcl 
INFO-FLOW: Found component CNN_mac_muladd_4ns_8ns_8ns_11_4_1.
INFO-FLOW: Append model CNN_mac_muladd_4ns_8ns_8ns_11_4_1
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3.compgen.tcl 
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.compgen.tcl 
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.compgen.tcl 
INFO-FLOW: Found component CNN_mac_muladd_4ns_7ns_7ns_10_4_1.
INFO-FLOW: Append model CNN_mac_muladd_4ns_7ns_7ns_10_4_1
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4.compgen.tcl 
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.compgen.tcl 
INFO-FLOW: Found component CNN_mac_muladd_5ns_7ns_7ns_11_4_1.
INFO-FLOW: Append model CNN_mac_muladd_5ns_7ns_7ns_11_4_1
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.compgen.tcl 
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.compgen.tcl 
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.compgen.tcl 
INFO-FLOW: Found component CNN_mac_muladd_5ns_6ns_6ns_10_4_1.
INFO-FLOW: Append model CNN_mac_muladd_5ns_6ns_6ns_10_4_1
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.compgen.tcl 
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.compgen.tcl 
INFO-FLOW: Found component CNN_mac_muladd_6ns_6ns_6ns_11_4_1.
INFO-FLOW: Append model CNN_mac_muladd_6ns_6ns_6ns_11_4_1
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.compgen.tcl 
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.compgen.tcl 
INFO-FLOW: Found component CNN_urem_5ns_5ns_4_9_1.
INFO-FLOW: Append model CNN_urem_5ns_5ns_4_9_1
INFO-FLOW: Found component CNN_mul_5ns_7ns_11_1_1.
INFO-FLOW: Append model CNN_mul_5ns_7ns_11_1_1
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_VITIS_LOOP_93_1] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1.compgen.tcl 
INFO-FLOW: Found component CNN_mul_16s_18ns_34_1_1.
INFO-FLOW: Append model CNN_mul_16s_18ns_34_1_1
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_a_Dense_0] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_0.compgen.tcl 
INFO-FLOW: Found component CNN_mul_16s_12s_24_1_1.
INFO-FLOW: Append model CNN_mul_16s_12s_24_1_1
INFO-FLOW: Found component CNN_mac_muladd_16s_12s_24ns_24_4_1.
INFO-FLOW: Append model CNN_mac_muladd_16s_12s_24ns_24_4_1
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_a_Dense_1] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_1.compgen.tcl 
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_detect] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_detect.compgen.tcl 
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN] ... 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.compgen.tcl 
INFO-FLOW: Found component CNN_out_Dense_RAM_AUTO_1R1W.
INFO-FLOW: Append model CNN_out_Dense_RAM_AUTO_1R1W
INFO-FLOW: Found component CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component CNN_OutConv0_RAM_AUTO_1R1W.
INFO-FLOW: Append model CNN_OutConv0_RAM_AUTO_1R1W
INFO-FLOW: Found component CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component CNN_OutConv1_RAM_AUTO_1R1W.
INFO-FLOW: Append model CNN_OutConv1_RAM_AUTO_1R1W
INFO-FLOW: Found component CNN_OutPool0_RAM_AUTO_1R1W.
INFO-FLOW: Append model CNN_OutPool0_RAM_AUTO_1R1W
INFO-FLOW: Found component CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component CNN_OutPadConv5_RAM_AUTO_1R1W.
INFO-FLOW: Append model CNN_OutPadConv5_RAM_AUTO_1R1W
INFO-FLOW: Found component CNN_OutPadConv6_RAM_AUTO_1R1W.
INFO-FLOW: Append model CNN_OutPadConv6_RAM_AUTO_1R1W
INFO-FLOW: Found component CNN_OutPadConv7_RAM_AUTO_1R1W.
INFO-FLOW: Append model CNN_OutPadConv7_RAM_AUTO_1R1W
INFO-FLOW: Found component CNN_OutPool3_RAM_AUTO_1R1W.
INFO-FLOW: Append model CNN_OutPool3_RAM_AUTO_1R1W
INFO-FLOW: Found component CNN_OutGlobalAverPool1D_RAM_AUTO_1R1W.
INFO-FLOW: Append model CNN_OutGlobalAverPool1D_RAM_AUTO_1R1W
INFO-FLOW: Found component CNN_OutDense0_RAM_AUTO_1R1W.
INFO-FLOW: Append model CNN_OutDense0_RAM_AUTO_1R1W
INFO-FLOW: Append model CNN_Pipeline_loop_for_channel_pad_0
INFO-FLOW: Append model CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0
INFO-FLOW: Append model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1
INFO-FLOW: Append model CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1
INFO-FLOW: Append model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0
INFO-FLOW: Append model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2
INFO-FLOW: Append model CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2
INFO-FLOW: Append model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3
INFO-FLOW: Append model CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3
INFO-FLOW: Append model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1
INFO-FLOW: Append model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4
INFO-FLOW: Append model CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4
INFO-FLOW: Append model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5
INFO-FLOW: Append model CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5
INFO-FLOW: Append model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2
INFO-FLOW: Append model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6
INFO-FLOW: Append model CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6
INFO-FLOW: Append model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7
INFO-FLOW: Append model CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7
INFO-FLOW: Append model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3
INFO-FLOW: Append model CNN_Pipeline_VITIS_LOOP_93_1
INFO-FLOW: Append model CNN_Pipeline_loop_for_a_Dense_0
INFO-FLOW: Append model CNN_Pipeline_loop_for_a_Dense_1
INFO-FLOW: Append model CNN_Pipeline_loop_detect
INFO-FLOW: Append model CNN
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: CNN_flow_control_loop_pipe_sequential_init CNN_mul_16s_16s_24_1_1 CNN_mac_muladd_16s_16s_24ns_24_4_1 CNN_flow_control_loop_pipe_sequential_init CNN_mul_3ns_10ns_10_1_1 CNN_flow_control_loop_pipe_sequential_init CNN_flow_control_loop_pipe_sequential_init CNN_flow_control_loop_pipe_sequential_init CNN_mul_3ns_9ns_9_1_1 CNN_flow_control_loop_pipe_sequential_init CNN_flow_control_loop_pipe_sequential_init CNN_mac_muladd_4ns_8ns_8ns_11_4_1 CNN_flow_control_loop_pipe_sequential_init CNN_flow_control_loop_pipe_sequential_init CNN_flow_control_loop_pipe_sequential_init CNN_mac_muladd_4ns_7ns_7ns_10_4_1 CNN_flow_control_loop_pipe_sequential_init CNN_flow_control_loop_pipe_sequential_init CNN_mac_muladd_5ns_7ns_7ns_11_4_1 CNN_flow_control_loop_pipe_sequential_init CNN_flow_control_loop_pipe_sequential_init CNN_flow_control_loop_pipe_sequential_init CNN_mac_muladd_5ns_6ns_6ns_10_4_1 CNN_flow_control_loop_pipe_sequential_init CNN_flow_control_loop_pipe_sequential_init CNN_mac_muladd_6ns_6ns_6ns_11_4_1 CNN_flow_control_loop_pipe_sequential_init CNN_flow_control_loop_pipe_sequential_init CNN_urem_5ns_5ns_4_9_1 CNN_mul_5ns_7ns_11_1_1 CNN_flow_control_loop_pipe_sequential_init CNN_mul_16s_18ns_34_1_1 CNN_flow_control_loop_pipe_sequential_init CNN_mul_16s_12s_24_1_1 CNN_mac_muladd_16s_12s_24ns_24_4_1 CNN_flow_control_loop_pipe_sequential_init CNN_flow_control_loop_pipe_sequential_init CNN_flow_control_loop_pipe_sequential_init CNN_out_Dense_RAM_AUTO_1R1W CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W CNN_OutConv0_RAM_AUTO_1R1W CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W CNN_OutConv1_RAM_AUTO_1R1W CNN_OutPool0_RAM_AUTO_1R1W CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W CNN_OutPadConv5_RAM_AUTO_1R1W CNN_OutPadConv6_RAM_AUTO_1R1W CNN_OutPadConv7_RAM_AUTO_1R1W CNN_OutPool3_RAM_AUTO_1R1W CNN_OutGlobalAverPool1D_RAM_AUTO_1R1W CNN_OutDense0_RAM_AUTO_1R1W CNN_Pipeline_loop_for_channel_pad_0 CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0 CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 CNN_Pipeline_VITIS_LOOP_93_1 CNN_Pipeline_loop_for_a_Dense_0 CNN_Pipeline_loop_for_a_Dense_1 CNN_Pipeline_loop_detect CNN
INFO-FLOW: Generating F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_mul_16s_16s_24_1_1
INFO-FLOW: To file: write model CNN_mac_muladd_16s_16s_24ns_24_4_1
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_mul_3ns_10ns_10_1_1
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_mul_3ns_9ns_9_1_1
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_mac_muladd_4ns_8ns_8ns_11_4_1
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_mac_muladd_4ns_7ns_7ns_10_4_1
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_mac_muladd_5ns_7ns_7ns_11_4_1
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_mac_muladd_5ns_6ns_6ns_10_4_1
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_mac_muladd_6ns_6ns_6ns_11_4_1
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_urem_5ns_5ns_4_9_1
INFO-FLOW: To file: write model CNN_mul_5ns_7ns_11_1_1
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_mul_16s_18ns_34_1_1
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_mul_16s_12s_24_1_1
INFO-FLOW: To file: write model CNN_mac_muladd_16s_12s_24ns_24_4_1
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_out_Dense_RAM_AUTO_1R1W
INFO-FLOW: To file: write model CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model CNN_OutConv0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model CNN_OutConv1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model CNN_OutPool0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model CNN_OutPadConv5_RAM_AUTO_1R1W
INFO-FLOW: To file: write model CNN_OutPadConv6_RAM_AUTO_1R1W
INFO-FLOW: To file: write model CNN_OutPadConv7_RAM_AUTO_1R1W
INFO-FLOW: To file: write model CNN_OutPool3_RAM_AUTO_1R1W
INFO-FLOW: To file: write model CNN_OutGlobalAverPool1D_RAM_AUTO_1R1W
INFO-FLOW: To file: write model CNN_OutDense0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_channel_pad_0
INFO-FLOW: To file: write model CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1
INFO-FLOW: To file: write model CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2
INFO-FLOW: To file: write model CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3
INFO-FLOW: To file: write model CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4
INFO-FLOW: To file: write model CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5
INFO-FLOW: To file: write model CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6
INFO-FLOW: To file: write model CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7
INFO-FLOW: To file: write model CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3
INFO-FLOW: To file: write model CNN_Pipeline_VITIS_LOOP_93_1
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_a_Dense_0
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_a_Dense_1
INFO-FLOW: To file: write model CNN_Pipeline_loop_detect
INFO-FLOW: To file: write model CNN
INFO-FLOW: Generating F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.119 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/vhdl' dstVlogDir='F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/vlog' tclDir='F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db' modelList='CNN_flow_control_loop_pipe_sequential_init
CNN_mul_16s_16s_24_1_1
CNN_mac_muladd_16s_16s_24ns_24_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_3ns_10ns_10_1_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_3ns_9ns_9_1_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_4ns_8ns_8ns_11_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_4ns_7ns_7ns_10_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_5ns_7ns_7ns_11_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_5ns_6ns_6ns_10_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_6ns_6ns_6ns_11_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_urem_5ns_5ns_4_9_1
CNN_mul_5ns_7ns_11_1_1
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_16s_18ns_34_1_1
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_16s_12s_24_1_1
CNN_mac_muladd_16s_12s_24ns_24_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_out_Dense_RAM_AUTO_1R1W
CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W
CNN_OutConv0_RAM_AUTO_1R1W
CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W
CNN_OutConv1_RAM_AUTO_1R1W
CNN_OutPool0_RAM_AUTO_1R1W
CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W
CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W
CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W
CNN_OutPadConv5_RAM_AUTO_1R1W
CNN_OutPadConv6_RAM_AUTO_1R1W
CNN_OutPadConv7_RAM_AUTO_1R1W
CNN_OutPool3_RAM_AUTO_1R1W
CNN_OutGlobalAverPool1D_RAM_AUTO_1R1W
CNN_OutDense0_RAM_AUTO_1R1W
CNN_Pipeline_loop_for_channel_pad_0
CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0
CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1
CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1
CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0
CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2
CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2
CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3
CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3
CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1
CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4
CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4
CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5
CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5
CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2
CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6
CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6
CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7
CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7
CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3
CNN_Pipeline_VITIS_LOOP_93_1
CNN_Pipeline_loop_for_a_Dense_0
CNN_Pipeline_loop_for_a_Dense_1
CNN_Pipeline_loop_detect
CNN
' expOnly='0'
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pad_0.compgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.compgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1.compgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.compgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.compgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2.compgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3.compgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.compgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4.compgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.compgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.compgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.compgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.compgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.compgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1.compgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_0.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_1.compgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_detect.compgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.377 seconds; current allocated memory: 558.277 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='CNN_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='CNN_flow_control_loop_pipe_sequential_init
CNN_mul_16s_16s_24_1_1
CNN_mac_muladd_16s_16s_24ns_24_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_3ns_10ns_10_1_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_3ns_9ns_9_1_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_4ns_8ns_8ns_11_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_4ns_7ns_7ns_10_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_5ns_7ns_7ns_11_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_5ns_6ns_6ns_10_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_6ns_6ns_6ns_11_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_urem_5ns_5ns_4_9_1
CNN_mul_5ns_7ns_11_1_1
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_16s_18ns_34_1_1
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_16s_12s_24_1_1
CNN_mac_muladd_16s_12s_24ns_24_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_out_Dense_RAM_AUTO_1R1W
CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W
CNN_OutConv0_RAM_AUTO_1R1W
CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W
CNN_OutConv1_RAM_AUTO_1R1W
CNN_OutPool0_RAM_AUTO_1R1W
CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W
CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W
CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W
CNN_OutPadConv5_RAM_AUTO_1R1W
CNN_OutPadConv6_RAM_AUTO_1R1W
CNN_OutPadConv7_RAM_AUTO_1R1W
CNN_OutPool3_RAM_AUTO_1R1W
CNN_OutGlobalAverPool1D_RAM_AUTO_1R1W
CNN_OutDense0_RAM_AUTO_1R1W
CNN_Pipeline_loop_for_channel_pad_0
CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0
CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1
CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1
CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0
CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2
CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2
CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3
CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3
CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1
CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4
CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4
CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5
CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5
CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2
CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6
CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6
CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7
CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7
CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3
CNN_Pipeline_VITIS_LOOP_93_1
CNN_Pipeline_loop_for_a_Dense_0
CNN_Pipeline_loop_for_a_Dense_1
CNN_Pipeline_loop_detect
CNN
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/top-io-be.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.compgen.dataonly.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pad_0.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_0.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_1.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_detect.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.constraint.tcl 
Execute       sc_get_clocks CNN 
Execute       source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST CNN MODULE2INSTS {CNN CNN CNN_Pipeline_loop_for_channel_pad_0 grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724 CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0 grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732 CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740 CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746 CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754 CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760 CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766 CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774 CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780 CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788 CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794 CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800 CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808 CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814 CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822 CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828 CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834 CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842 CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848 CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856 CNN_Pipeline_VITIS_LOOP_93_1 grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871 CNN_Pipeline_loop_for_a_Dense_0 grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886 CNN_Pipeline_loop_for_a_Dense_1 grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927 CNN_Pipeline_loop_detect grp_CNN_Pipeline_loop_detect_fu_956} INST2MODULE {CNN CNN grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724 CNN_Pipeline_loop_for_channel_pad_0 grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732 CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0 grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740 CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746 CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754 CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760 CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766 CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774 CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780 CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788 CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794 CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800 CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808 CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814 CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822 CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828 CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834 CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842 CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848 CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856 CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871 CNN_Pipeline_VITIS_LOOP_93_1 grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886 CNN_Pipeline_loop_for_a_Dense_0 grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927 CNN_Pipeline_loop_for_a_Dense_1 grp_CNN_Pipeline_loop_detect_fu_956 CNN_Pipeline_loop_detect} INSTDATA {CNN {DEPTH 1 CHILDREN {grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724 grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732 grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740 grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746 grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754 grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760 grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766 grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774 grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780 grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788 grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794 grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800 grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808 grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814 grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822 grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828 grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834 grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842 grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848 grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856 grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871 grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886 grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927 grp_CNN_Pipeline_loop_detect_fu_956}} grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_detect_fu_956 {DEPTH 2 CHILDREN {}}} MODULEDATA {CNN_Pipeline_loop_for_channel_pad_0 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_fu_90_p2 SOURCE Conv.cpp:7 VARIABLE add_ln7 LOOP loop_for_channel_pad_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_fu_96_p2 SOURCE Conv.cpp:8 VARIABLE add_ln8 LOOP loop_for_channel_pad_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_253_p2 SOURCE Conv.cpp:15 VARIABLE add_ln15 LOOP VITIS_LOOP_15_1_loop_for_ap_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_2_fu_279_p2 SOURCE Conv.cpp:15 VARIABLE add_ln15_2 LOOP VITIS_LOOP_15_1_loop_for_ap_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_159_fu_309_p2 SOURCE Conv.cpp:15 VARIABLE empty_159 LOOP VITIS_LOOP_15_1_loop_for_ap_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx3_sum_fu_506_p2 SOURCE Conv.cpp:15 VARIABLE arrayidx3_sum LOOP VITIS_LOOP_15_1_loop_for_ap_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_24_1_1_U3 SOURCE Conv.cpp:23 VARIABLE mul_ln23 LOOP VITIS_LOOP_15_1_loop_for_ap_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_368_p2 SOURCE Conv.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_15_1_loop_for_ap_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_1_fu_325_p2 SOURCE Conv.cpp:23 VARIABLE add_ln23_1 LOOP VITIS_LOOP_15_1_loop_for_ap_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U4 SOURCE Conv.cpp:23 VARIABLE mul_ln23_1 LOOP VITIS_LOOP_15_1_loop_for_ap_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U4 SOURCE Conv.cpp:23 VARIABLE add_ln23_2 LOOP VITIS_LOOP_15_1_loop_for_ap_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_3_fu_389_p2 SOURCE Conv.cpp:23 VARIABLE add_ln23_3 LOOP VITIS_LOOP_15_1_loop_for_ap_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_4_fu_400_p2 SOURCE Conv.cpp:23 VARIABLE add_ln23_4 LOOP VITIS_LOOP_15_1_loop_for_ap_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U5 SOURCE Conv.cpp:23 VARIABLE mul_ln23_2 LOOP VITIS_LOOP_15_1_loop_for_ap_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U5 SOURCE Conv.cpp:23 VARIABLE add_ln23_5 LOOP VITIS_LOOP_15_1_loop_for_ap_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_6_fu_428_p2 SOURCE Conv.cpp:23 VARIABLE add_ln23_6 LOOP VITIS_LOOP_15_1_loop_for_ap_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_7_fu_410_p2 SOURCE Conv.cpp:23 VARIABLE add_ln23_7 LOOP VITIS_LOOP_15_1_loop_for_ap_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U6 SOURCE Conv.cpp:23 VARIABLE mul_ln23_3 LOOP VITIS_LOOP_15_1_loop_for_ap_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U6 SOURCE Conv.cpp:23 VARIABLE add_ln23_8 LOOP VITIS_LOOP_15_1_loop_for_ap_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_9_fu_438_p2 SOURCE Conv.cpp:23 VARIABLE add_ln23_9 LOOP VITIS_LOOP_15_1_loop_for_ap_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_10_fu_448_p2 SOURCE Conv.cpp:23 VARIABLE add_ln23_10 LOOP VITIS_LOOP_15_1_loop_for_ap_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U7 SOURCE Conv.cpp:23 VARIABLE mul_ln23_4 LOOP VITIS_LOOP_15_1_loop_for_ap_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U7 SOURCE Conv.cpp:23 VARIABLE add_ln23_11 LOOP VITIS_LOOP_15_1_loop_for_ap_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_590_p2 SOURCE Conv.cpp:25 VARIABLE add_ln25 LOOP VITIS_LOOP_15_1_loop_for_ap_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_3_fu_604_p2 SOURCE Conv.cpp:25 VARIABLE add_ln25_3 LOOP VITIS_LOOP_15_1_loop_for_ap_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_1_fu_613_p2 SOURCE Conv.cpp:25 VARIABLE add_ln25_1 LOOP VITIS_LOOP_15_1_loop_for_ap_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_2_fu_624_p2 SOURCE Conv.cpp:25 VARIABLE add_ln25_2 LOOP VITIS_LOOP_15_1_loop_for_ap_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 5 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_120_p2 SOURCE Conv.cpp:31 VARIABLE add_ln31 LOOP loop_for_3_channel_pad_1_loop_for_channel_pad_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_1_fu_178_p2 SOURCE Conv.cpp:31 VARIABLE add_ln31_1 LOOP loop_for_3_channel_pad_1_loop_for_channel_pad_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_10ns_10_1_1_U13 SOURCE Conv.cpp:33 VARIABLE mul_ln33 LOOP loop_for_3_channel_pad_1_loop_for_channel_pad_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_264_p2 SOURCE Conv.cpp:34 VARIABLE add_ln34 LOOP loop_for_3_channel_pad_1_loop_for_channel_pad_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_1_fu_222_p2 SOURCE Conv.cpp:34 VARIABLE add_ln34_1 LOOP loop_for_3_channel_pad_1_loop_for_channel_pad_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_2_fu_232_p2 SOURCE Conv.cpp:34 VARIABLE add_ln34_2 LOOP loop_for_3_channel_pad_1_loop_for_channel_pad_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_159_p2 SOURCE Conv.cpp:33 VARIABLE add_ln33 LOOP loop_for_3_channel_pad_1_loop_for_channel_pad_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_587_p2 SOURCE Conv.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_2_fu_613_p2 SOURCE Conv.cpp:41 VARIABLE add_ln41_2 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_650_p2 SOURCE Conv.cpp:49 VARIABLE add_ln49 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_24_1_1_U17 SOURCE Conv.cpp:49 VARIABLE mul_ln49 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_1_fu_661_p2 SOURCE Conv.cpp:49 VARIABLE add_ln49_1 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_2_fu_672_p2 SOURCE Conv.cpp:49 VARIABLE add_ln49_2 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U18 SOURCE Conv.cpp:49 VARIABLE mul_ln49_1 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U18 SOURCE Conv.cpp:49 VARIABLE add_ln49_3 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_4_fu_730_p2 SOURCE Conv.cpp:49 VARIABLE add_ln49_4 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_5_fu_740_p2 SOURCE Conv.cpp:49 VARIABLE add_ln49_5 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U19 SOURCE Conv.cpp:49 VARIABLE mul_ln49_2 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U19 SOURCE Conv.cpp:49 VARIABLE add_ln49_6 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_7_fu_750_p2 SOURCE Conv.cpp:49 VARIABLE add_ln49_7 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_8_fu_760_p2 SOURCE Conv.cpp:49 VARIABLE add_ln49_8 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U20 SOURCE Conv.cpp:49 VARIABLE mul_ln49_3 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U20 SOURCE Conv.cpp:49 VARIABLE add_ln49_9 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_10_fu_781_p2 SOURCE Conv.cpp:49 VARIABLE add_ln49_10 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_11_fu_791_p2 SOURCE Conv.cpp:49 VARIABLE add_ln49_11 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U21 SOURCE Conv.cpp:49 VARIABLE mul_ln49_4 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U21 SOURCE Conv.cpp:49 VARIABLE add_ln49_12 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_13_fu_801_p2 SOURCE Conv.cpp:49 VARIABLE add_ln49_13 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_14_fu_812_p2 SOURCE Conv.cpp:49 VARIABLE add_ln49_14 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U22 SOURCE Conv.cpp:49 VARIABLE mul_ln49_5 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U22 SOURCE Conv.cpp:49 VARIABLE add_ln49_15 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_16_fu_837_p2 SOURCE Conv.cpp:49 VARIABLE add_ln49_16 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_17_fu_847_p2 SOURCE Conv.cpp:49 VARIABLE add_ln49_17 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U23 SOURCE Conv.cpp:49 VARIABLE mul_ln49_6 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U23 SOURCE Conv.cpp:49 VARIABLE add_ln49_18 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_19_fu_857_p2 SOURCE Conv.cpp:49 VARIABLE add_ln49_19 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_20_fu_867_p2 SOURCE Conv.cpp:49 VARIABLE add_ln49_20 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U24 SOURCE Conv.cpp:49 VARIABLE mul_ln49_7 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U24 SOURCE Conv.cpp:49 VARIABLE add_ln49_21 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_22_fu_902_p2 SOURCE Conv.cpp:49 VARIABLE add_ln49_22 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_23_fu_912_p2 SOURCE Conv.cpp:49 VARIABLE add_ln49_23 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U25 SOURCE Conv.cpp:49 VARIABLE mul_ln49_8 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U25 SOURCE Conv.cpp:49 VARIABLE add_ln49_24 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_25_fu_922_p2 SOURCE Conv.cpp:49 VARIABLE add_ln49_25 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_26_fu_932_p2 SOURCE Conv.cpp:49 VARIABLE add_ln49_26 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U26 SOURCE Conv.cpp:49 VARIABLE mul_ln49_9 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U26 SOURCE Conv.cpp:49 VARIABLE add_ln49_27 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_28_fu_967_p2 SOURCE Conv.cpp:49 VARIABLE add_ln49_28 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_29_fu_977_p2 SOURCE Conv.cpp:49 VARIABLE add_ln49_29 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U27 SOURCE Conv.cpp:49 VARIABLE mul_ln49_10 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U27 SOURCE Conv.cpp:49 VARIABLE add_ln49_30 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_31_fu_987_p2 SOURCE Conv.cpp:49 VARIABLE add_ln49_31 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_32_fu_997_p2 SOURCE Conv.cpp:49 VARIABLE add_ln49_32 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U28 SOURCE Conv.cpp:49 VARIABLE mul_ln49_11 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U28 SOURCE Conv.cpp:49 VARIABLE add_ln49_33 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_34_fu_1032_p2 SOURCE Conv.cpp:49 VARIABLE add_ln49_34 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_35_fu_1042_p2 SOURCE Conv.cpp:49 VARIABLE add_ln49_35 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U29 SOURCE Conv.cpp:49 VARIABLE mul_ln49_12 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U29 SOURCE Conv.cpp:49 VARIABLE add_ln49_36 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_37_fu_1052_p2 SOURCE Conv.cpp:49 VARIABLE add_ln49_37 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_38_fu_1062_p2 SOURCE Conv.cpp:49 VARIABLE add_ln49_38 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U30 SOURCE Conv.cpp:49 VARIABLE mul_ln49_13 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U30 SOURCE Conv.cpp:49 VARIABLE add_ln49_39 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_40_fu_1100_p2 SOURCE Conv.cpp:49 VARIABLE add_ln49_40 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_41_fu_1110_p2 SOURCE Conv.cpp:49 VARIABLE add_ln49_41 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U31 SOURCE Conv.cpp:49 VARIABLE mul_ln49_14 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U31 SOURCE Conv.cpp:49 VARIABLE add_ln49_42 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_43_fu_1120_p2 SOURCE Conv.cpp:49 VARIABLE add_ln49_43 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_44_fu_1131_p2 SOURCE Conv.cpp:49 VARIABLE add_ln49_44 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U32 SOURCE Conv.cpp:49 VARIABLE mul_ln49_15 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U32 SOURCE Conv.cpp:49 VARIABLE add_ln49_45 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_46_fu_1166_p2 SOURCE Conv.cpp:49 VARIABLE add_ln49_46 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_47_fu_1176_p2 SOURCE Conv.cpp:49 VARIABLE add_ln49_47 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U33 SOURCE Conv.cpp:49 VARIABLE mul_ln49_16 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U33 SOURCE Conv.cpp:49 VARIABLE add_ln49_48 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_49_fu_1186_p2 SOURCE Conv.cpp:49 VARIABLE add_ln49_49 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_50_fu_1196_p2 SOURCE Conv.cpp:49 VARIABLE add_ln49_50 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U34 SOURCE Conv.cpp:49 VARIABLE mul_ln49_17 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U34 SOURCE Conv.cpp:49 VARIABLE add_ln49_51 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_52_fu_1231_p2 SOURCE Conv.cpp:49 VARIABLE add_ln49_52 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_53_fu_1241_p2 SOURCE Conv.cpp:49 VARIABLE add_ln49_53 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U35 SOURCE Conv.cpp:49 VARIABLE mul_ln49_18 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U35 SOURCE Conv.cpp:49 VARIABLE add_ln49_54 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_55_fu_1251_p2 SOURCE Conv.cpp:49 VARIABLE add_ln49_55 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_56_fu_1261_p2 SOURCE Conv.cpp:49 VARIABLE add_ln49_56 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U36 SOURCE Conv.cpp:49 VARIABLE mul_ln49_19 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U36 SOURCE Conv.cpp:49 VARIABLE add_ln49_57 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_1597_p2 SOURCE Conv.cpp:51 VARIABLE add_ln51 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_3_fu_1611_p2 SOURCE Conv.cpp:51 VARIABLE add_ln51_3 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_1_fu_1620_p2 SOURCE Conv.cpp:51 VARIABLE add_ln51_1 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_2_fu_1631_p2 SOURCE Conv.cpp:51 VARIABLE add_ln51_2 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 20 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_fu_132_p2 SOURCE Pool.cpp:8 VARIABLE add_ln8 LOOP loop_for_channel_pool_0_loop_for_weight_pool_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_1_fu_158_p2 SOURCE Pool.cpp:8 VARIABLE add_ln8_1 LOOP loop_for_channel_pool_0_loop_for_weight_pool_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_202_p2 SOURCE Pool.cpp:15 VARIABLE add_ln15 LOOP loop_for_channel_pool_0_loop_for_weight_pool_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_1_fu_223_p2 SOURCE Pool.cpp:15 VARIABLE add_ln15_1 LOOP loop_for_channel_pool_0_loop_for_weight_pool_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_1_fu_302_p2 SOURCE Pool.cpp:19 VARIABLE add_ln19_1 LOOP loop_for_channel_pool_0_loop_for_weight_pool_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_311_p2 SOURCE Pool.cpp:19 VARIABLE add_ln19 LOOP loop_for_channel_pool_0_loop_for_weight_pool_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_234_p2 SOURCE Pool.cpp:21 VARIABLE add_ln21 LOOP loop_for_channel_pool_0_loop_for_weight_pool_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_120_p2 SOURCE Conv.cpp:57 VARIABLE add_ln57 LOOP loop_for_3_channel_pad_2_loop_for_channel_pad_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_1_fu_178_p2 SOURCE Conv.cpp:57 VARIABLE add_ln57_1 LOOP loop_for_3_channel_pad_2_loop_for_channel_pad_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_9ns_9_1_1_U42 SOURCE Conv.cpp:59 VARIABLE mul_ln59 LOOP loop_for_3_channel_pad_2_loop_for_channel_pad_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_220_p2 SOURCE Conv.cpp:60 VARIABLE add_ln60 LOOP loop_for_3_channel_pad_2_loop_for_channel_pad_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_1_fu_240_p2 SOURCE Conv.cpp:60 VARIABLE add_ln60_1 LOOP loop_for_3_channel_pad_2_loop_for_channel_pad_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_2_fu_250_p2 SOURCE Conv.cpp:60 VARIABLE add_ln60_2 LOOP loop_for_3_channel_pad_2_loop_for_channel_pad_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_159_p2 SOURCE Conv.cpp:59 VARIABLE add_ln59 LOOP loop_for_3_channel_pad_2_loop_for_channel_pad_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_586_p2 SOURCE Conv.cpp:67 VARIABLE add_ln67 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_1_fu_612_p2 SOURCE Conv.cpp:67 VARIABLE add_ln67_1 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_156_fu_677_p2 SOURCE Conv.cpp:67 VARIABLE empty_156 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx17_sum_fu_1327_p2 SOURCE Conv.cpp:67 VARIABLE arrayidx17_sum LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_683_p2 SOURCE Conv.cpp:75 VARIABLE add_ln75 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_24_1_1_U46 SOURCE Conv.cpp:75 VARIABLE mul_ln75 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_1_fu_623_p2 SOURCE Conv.cpp:75 VARIABLE add_ln75_1 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_2_fu_694_p2 SOURCE Conv.cpp:75 VARIABLE add_ln75_2 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U47 SOURCE Conv.cpp:75 VARIABLE mul_ln75_1 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U47 SOURCE Conv.cpp:75 VARIABLE add_ln75_3 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_4_fu_705_p2 SOURCE Conv.cpp:75 VARIABLE add_ln75_4 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_5_fu_765_p2 SOURCE Conv.cpp:75 VARIABLE add_ln75_5 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U48 SOURCE Conv.cpp:75 VARIABLE mul_ln75_2 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U48 SOURCE Conv.cpp:75 VARIABLE add_ln75_6 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_7_fu_715_p2 SOURCE Conv.cpp:75 VARIABLE add_ln75_7 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_8_fu_775_p2 SOURCE Conv.cpp:75 VARIABLE add_ln75_8 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U49 SOURCE Conv.cpp:75 VARIABLE mul_ln75_3 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U49 SOURCE Conv.cpp:75 VARIABLE add_ln75_9 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_10_fu_785_p2 SOURCE Conv.cpp:75 VARIABLE add_ln75_10 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_11_fu_814_p2 SOURCE Conv.cpp:75 VARIABLE add_ln75_11 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U50 SOURCE Conv.cpp:75 VARIABLE mul_ln75_4 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U50 SOURCE Conv.cpp:75 VARIABLE add_ln75_12 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_13_fu_795_p2 SOURCE Conv.cpp:75 VARIABLE add_ln75_13 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_14_fu_824_p2 SOURCE Conv.cpp:75 VARIABLE add_ln75_14 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U51 SOURCE Conv.cpp:75 VARIABLE mul_ln75_5 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U51 SOURCE Conv.cpp:75 VARIABLE add_ln75_15 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_16_fu_834_p2 SOURCE Conv.cpp:75 VARIABLE add_ln75_16 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_17_fu_869_p2 SOURCE Conv.cpp:75 VARIABLE add_ln75_17 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U52 SOURCE Conv.cpp:75 VARIABLE mul_ln75_6 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U52 SOURCE Conv.cpp:75 VARIABLE add_ln75_18 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_19_fu_844_p2 SOURCE Conv.cpp:75 VARIABLE add_ln75_19 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_20_fu_879_p2 SOURCE Conv.cpp:75 VARIABLE add_ln75_20 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U53 SOURCE Conv.cpp:75 VARIABLE mul_ln75_7 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U53 SOURCE Conv.cpp:75 VARIABLE add_ln75_21 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_22_fu_889_p2 SOURCE Conv.cpp:75 VARIABLE add_ln75_22 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_23_fu_937_p2 SOURCE Conv.cpp:75 VARIABLE add_ln75_23 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U54 SOURCE Conv.cpp:75 VARIABLE mul_ln75_8 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U54 SOURCE Conv.cpp:75 VARIABLE add_ln75_24 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_25_fu_899_p2 SOURCE Conv.cpp:75 VARIABLE add_ln75_25 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_26_fu_948_p2 SOURCE Conv.cpp:75 VARIABLE add_ln75_26 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U55 SOURCE Conv.cpp:75 VARIABLE mul_ln75_9 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U55 SOURCE Conv.cpp:75 VARIABLE add_ln75_27 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_28_fu_959_p2 SOURCE Conv.cpp:75 VARIABLE add_ln75_28 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_29_fu_1004_p2 SOURCE Conv.cpp:75 VARIABLE add_ln75_29 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U56 SOURCE Conv.cpp:75 VARIABLE mul_ln75_10 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U56 SOURCE Conv.cpp:75 VARIABLE add_ln75_30 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_31_fu_969_p2 SOURCE Conv.cpp:75 VARIABLE add_ln75_31 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_32_fu_1014_p2 SOURCE Conv.cpp:75 VARIABLE add_ln75_32 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U57 SOURCE Conv.cpp:75 VARIABLE mul_ln75_11 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U57 SOURCE Conv.cpp:75 VARIABLE add_ln75_33 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_34_fu_1024_p2 SOURCE Conv.cpp:75 VARIABLE add_ln75_34 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_35_fu_1094_p2 SOURCE Conv.cpp:75 VARIABLE add_ln75_35 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U58 SOURCE Conv.cpp:75 VARIABLE mul_ln75_12 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U58 SOURCE Conv.cpp:75 VARIABLE add_ln75_36 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_37_fu_1034_p2 SOURCE Conv.cpp:75 VARIABLE add_ln75_37 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_38_fu_1104_p2 SOURCE Conv.cpp:75 VARIABLE add_ln75_38 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U59 SOURCE Conv.cpp:75 VARIABLE mul_ln75_13 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U59 SOURCE Conv.cpp:75 VARIABLE add_ln75_39 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_40_fu_1114_p2 SOURCE Conv.cpp:75 VARIABLE add_ln75_40 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_41_fu_1175_p2 SOURCE Conv.cpp:75 VARIABLE add_ln75_41 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U60 SOURCE Conv.cpp:75 VARIABLE mul_ln75_14 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U60 SOURCE Conv.cpp:75 VARIABLE add_ln75_42 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_43_fu_1124_p2 SOURCE Conv.cpp:75 VARIABLE add_ln75_43 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_44_fu_1185_p2 SOURCE Conv.cpp:75 VARIABLE add_ln75_44 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U61 SOURCE Conv.cpp:75 VARIABLE mul_ln75_15 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U61 SOURCE Conv.cpp:75 VARIABLE add_ln75_45 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_46_fu_1195_p2 SOURCE Conv.cpp:75 VARIABLE add_ln75_46 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_47_fu_1240_p2 SOURCE Conv.cpp:75 VARIABLE add_ln75_47 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U62 SOURCE Conv.cpp:75 VARIABLE mul_ln75_16 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U62 SOURCE Conv.cpp:75 VARIABLE add_ln75_48 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_49_fu_1205_p2 SOURCE Conv.cpp:75 VARIABLE add_ln75_49 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_50_fu_1250_p2 SOURCE Conv.cpp:75 VARIABLE add_ln75_50 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U63 SOURCE Conv.cpp:75 VARIABLE mul_ln75_17 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U63 SOURCE Conv.cpp:75 VARIABLE add_ln75_51 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_52_fu_1260_p2 SOURCE Conv.cpp:75 VARIABLE add_ln75_52 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_53_fu_1304_p2 SOURCE Conv.cpp:75 VARIABLE add_ln75_53 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U64 SOURCE Conv.cpp:75 VARIABLE mul_ln75_18 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U64 SOURCE Conv.cpp:75 VARIABLE add_ln75_54 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_55_fu_1270_p2 SOURCE Conv.cpp:75 VARIABLE add_ln75_55 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_56_fu_1314_p2 SOURCE Conv.cpp:75 VARIABLE add_ln75_56 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U65 SOURCE Conv.cpp:75 VARIABLE mul_ln75_19 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U65 SOURCE Conv.cpp:75 VARIABLE add_ln75_57 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_1624_p2 SOURCE Conv.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_3_fu_1135_p2 SOURCE Conv.cpp:77 VARIABLE add_ln77_3 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_1_fu_1144_p2 SOURCE Conv.cpp:77 VARIABLE add_ln77_1 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_2_fu_1642_p2 SOURCE Conv.cpp:77 VARIABLE add_ln77_2 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 20 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_fu_122_p2 SOURCE Conv.cpp:83 VARIABLE add_ln83 LOOP loop_for_3_channel_pad_3_loop_for_channel_pad_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_1_fu_148_p2 SOURCE Conv.cpp:83 VARIABLE add_ln83_1 LOOP loop_for_3_channel_pad_3_loop_for_channel_pad_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_8ns_8ns_11_4_1_U69 SOURCE Conv.cpp:85 VARIABLE mul_ln85 LOOP loop_for_3_channel_pad_3_loop_for_channel_pad_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_8ns_8ns_11_4_1_U69 SOURCE Conv.cpp:86 VARIABLE add_ln86 LOOP loop_for_3_channel_pad_3_loop_for_channel_pad_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_3_fu_241_p2 SOURCE Conv.cpp:86 VARIABLE add_ln86_3 LOOP loop_for_3_channel_pad_3_loop_for_channel_pad_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_186_p2 SOURCE Conv.cpp:85 VARIABLE add_ln85 LOOP loop_for_3_channel_pad_3_loop_for_channel_pad_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_1014_p2 SOURCE Conv.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_1_fu_1040_p2 SOURCE Conv.cpp:93 VARIABLE add_ln93_1 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_155_fu_1105_p2 SOURCE Conv.cpp:93 VARIABLE empty_155 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx23_sum_fu_2434_p2 SOURCE Conv.cpp:93 VARIABLE arrayidx23_sum LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_fu_1115_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_24_1_1_U73 SOURCE Conv.cpp:101 VARIABLE mul_ln101 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_1_fu_1051_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_1 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_2_fu_1126_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_2 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U74 SOURCE Conv.cpp:101 VARIABLE mul_ln101_1 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U74 SOURCE Conv.cpp:101 VARIABLE add_ln101_3 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_4_fu_1137_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_4 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_5_fu_1208_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_5 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U75 SOURCE Conv.cpp:101 VARIABLE mul_ln101_2 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U75 SOURCE Conv.cpp:101 VARIABLE add_ln101_6 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_7_fu_1147_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_7 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_8_fu_1218_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_8 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U76 SOURCE Conv.cpp:101 VARIABLE mul_ln101_3 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U76 SOURCE Conv.cpp:101 VARIABLE add_ln101_9 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_10_fu_1228_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_10 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_11_fu_1272_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_11 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U77 SOURCE Conv.cpp:101 VARIABLE mul_ln101_4 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U77 SOURCE Conv.cpp:101 VARIABLE add_ln101_12 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_13_fu_1238_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_13 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_14_fu_1282_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_14 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U78 SOURCE Conv.cpp:101 VARIABLE mul_ln101_5 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U78 SOURCE Conv.cpp:101 VARIABLE add_ln101_15 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_16_fu_1292_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_16 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_17_fu_1336_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_17 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U79 SOURCE Conv.cpp:101 VARIABLE mul_ln101_6 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U79 SOURCE Conv.cpp:101 VARIABLE add_ln101_18 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_19_fu_1302_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_19 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_20_fu_1356_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_20 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U80 SOURCE Conv.cpp:101 VARIABLE mul_ln101_7 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U80 SOURCE Conv.cpp:101 VARIABLE add_ln101_21 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_22_fu_1367_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_22 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_23_fu_1412_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_23 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U81 SOURCE Conv.cpp:101 VARIABLE mul_ln101_8 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U81 SOURCE Conv.cpp:101 VARIABLE add_ln101_24 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_25_fu_1377_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_25 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_26_fu_1422_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_26 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U82 SOURCE Conv.cpp:101 VARIABLE mul_ln101_9 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U82 SOURCE Conv.cpp:101 VARIABLE add_ln101_27 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_28_fu_1432_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_28 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_29_fu_1477_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_29 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U83 SOURCE Conv.cpp:101 VARIABLE mul_ln101_10 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U83 SOURCE Conv.cpp:101 VARIABLE add_ln101_30 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_31_fu_1442_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_31 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_32_fu_1487_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_32 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U84 SOURCE Conv.cpp:101 VARIABLE mul_ln101_11 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U84 SOURCE Conv.cpp:101 VARIABLE add_ln101_33 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_34_fu_1497_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_34 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_35_fu_1545_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_35 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U85 SOURCE Conv.cpp:101 VARIABLE mul_ln101_12 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U85 SOURCE Conv.cpp:101 VARIABLE add_ln101_36 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_37_fu_1507_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_37 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_38_fu_1555_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_38 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U86 SOURCE Conv.cpp:101 VARIABLE mul_ln101_13 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U86 SOURCE Conv.cpp:101 VARIABLE add_ln101_39 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_40_fu_1565_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_40 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_41_fu_1611_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_41 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U87 SOURCE Conv.cpp:101 VARIABLE mul_ln101_14 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U87 SOURCE Conv.cpp:101 VARIABLE add_ln101_42 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_43_fu_1575_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_43 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_44_fu_1621_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_44 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U88 SOURCE Conv.cpp:101 VARIABLE mul_ln101_15 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U88 SOURCE Conv.cpp:101 VARIABLE add_ln101_45 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_46_fu_1631_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_46 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_47_fu_1676_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_47 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U89 SOURCE Conv.cpp:101 VARIABLE mul_ln101_16 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U89 SOURCE Conv.cpp:101 VARIABLE add_ln101_48 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_49_fu_1641_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_49 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_50_fu_1686_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_50 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U90 SOURCE Conv.cpp:101 VARIABLE mul_ln101_17 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U90 SOURCE Conv.cpp:101 VARIABLE add_ln101_51 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_52_fu_1696_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_52 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_53_fu_1741_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_53 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U91 SOURCE Conv.cpp:101 VARIABLE mul_ln101_18 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U91 SOURCE Conv.cpp:101 VARIABLE add_ln101_54 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_55_fu_1706_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_55 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_56_fu_1751_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_56 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U92 SOURCE Conv.cpp:101 VARIABLE mul_ln101_19 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U92 SOURCE Conv.cpp:101 VARIABLE add_ln101_57 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_58_fu_1761_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_58 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_59_fu_1806_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_59 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U93 SOURCE Conv.cpp:101 VARIABLE mul_ln101_20 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U93 SOURCE Conv.cpp:101 VARIABLE add_ln101_60 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_61_fu_1771_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_61 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_62_fu_1816_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_62 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U94 SOURCE Conv.cpp:101 VARIABLE mul_ln101_21 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U94 SOURCE Conv.cpp:101 VARIABLE add_ln101_63 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_64_fu_1826_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_64 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_65_fu_1871_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_65 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U95 SOURCE Conv.cpp:101 VARIABLE mul_ln101_22 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U95 SOURCE Conv.cpp:101 VARIABLE add_ln101_66 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_67_fu_1836_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_67 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_68_fu_1881_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_68 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U96 SOURCE Conv.cpp:101 VARIABLE mul_ln101_23 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U96 SOURCE Conv.cpp:101 VARIABLE add_ln101_69 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_70_fu_1891_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_70 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_71_fu_1940_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_71 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U97 SOURCE Conv.cpp:101 VARIABLE mul_ln101_24 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U97 SOURCE Conv.cpp:101 VARIABLE add_ln101_72 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_73_fu_1901_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_73 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_74_fu_1950_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_74 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U98 SOURCE Conv.cpp:101 VARIABLE mul_ln101_25 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U98 SOURCE Conv.cpp:101 VARIABLE add_ln101_75 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_76_fu_1960_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_76 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_77_fu_2013_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_77 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U99 SOURCE Conv.cpp:101 VARIABLE mul_ln101_26 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U99 SOURCE Conv.cpp:101 VARIABLE add_ln101_78 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_79_fu_1974_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_79 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_80_fu_2023_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_80 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U100 SOURCE Conv.cpp:101 VARIABLE mul_ln101_27 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U100 SOURCE Conv.cpp:101 VARIABLE add_ln101_81 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_82_fu_2033_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_82 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_83_fu_2089_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_83 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U101 SOURCE Conv.cpp:101 VARIABLE mul_ln101_28 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U101 SOURCE Conv.cpp:101 VARIABLE add_ln101_84 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_85_fu_2047_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_85 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_86_fu_2099_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_86 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U102 SOURCE Conv.cpp:101 VARIABLE mul_ln101_29 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U102 SOURCE Conv.cpp:101 VARIABLE add_ln101_87 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_88_fu_2109_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_88 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_89_fu_2155_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_89 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U103 SOURCE Conv.cpp:101 VARIABLE mul_ln101_30 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U103 SOURCE Conv.cpp:101 VARIABLE add_ln101_90 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_91_fu_2120_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_91 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_92_fu_2165_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_92 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U104 SOURCE Conv.cpp:101 VARIABLE mul_ln101_31 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U104 SOURCE Conv.cpp:101 VARIABLE add_ln101_93 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_94_fu_2175_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_94 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_95_fu_2220_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_95 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U105 SOURCE Conv.cpp:101 VARIABLE mul_ln101_32 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U105 SOURCE Conv.cpp:101 VARIABLE add_ln101_96 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_97_fu_2185_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_97 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_98_fu_2230_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_98 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U106 SOURCE Conv.cpp:101 VARIABLE mul_ln101_33 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U106 SOURCE Conv.cpp:101 VARIABLE add_ln101_99 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_100_fu_2240_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_100 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_101_fu_2283_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_101 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U107 SOURCE Conv.cpp:101 VARIABLE mul_ln101_34 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U107 SOURCE Conv.cpp:101 VARIABLE add_ln101_102 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_103_fu_2250_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_103 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_104_fu_2293_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_104 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U108 SOURCE Conv.cpp:101 VARIABLE mul_ln101_35 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U108 SOURCE Conv.cpp:101 VARIABLE add_ln101_105 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_106_fu_2303_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_106 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_107_fu_2348_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_107 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U109 SOURCE Conv.cpp:101 VARIABLE mul_ln101_36 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U109 SOURCE Conv.cpp:101 VARIABLE add_ln101_108 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_109_fu_2313_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_109 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_110_fu_2358_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_110 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U110 SOURCE Conv.cpp:101 VARIABLE mul_ln101_37 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U110 SOURCE Conv.cpp:101 VARIABLE add_ln101_111 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_112_fu_2368_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_112 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_113_fu_2411_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_113 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U111 SOURCE Conv.cpp:101 VARIABLE mul_ln101_38 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U111 SOURCE Conv.cpp:101 VARIABLE add_ln101_114 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_115_fu_2378_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_115 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_116_fu_2421_p2 SOURCE Conv.cpp:101 VARIABLE add_ln101_116 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U112 SOURCE Conv.cpp:101 VARIABLE mul_ln101_39 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U112 SOURCE Conv.cpp:101 VARIABLE add_ln101_117 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_fu_2962_p2 SOURCE Conv.cpp:103 VARIABLE add_ln103 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_3_fu_1249_p2 SOURCE Conv.cpp:103 VARIABLE add_ln103_3 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_1_fu_1258_p2 SOURCE Conv.cpp:103 VARIABLE add_ln103_1 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_2_fu_2980_p2 SOURCE Conv.cpp:103 VARIABLE add_ln103_2 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 40 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_134_p2 SOURCE Pool.cpp:30 VARIABLE add_ln30 LOOP loop_for_channel_pool_1_loop_for_weight_pool_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_1_fu_160_p2 SOURCE Pool.cpp:30 VARIABLE add_ln30_1 LOOP loop_for_channel_pool_1_loop_for_weight_pool_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_154_fu_221_p2 SOURCE Pool.cpp:30 VARIABLE empty_154 LOOP loop_for_channel_pool_1_loop_for_weight_pool_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_238_p2 SOURCE Pool.cpp:37 VARIABLE add_ln37 LOOP loop_for_channel_pool_1_loop_for_weight_pool_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_1_fu_255_p2 SOURCE Pool.cpp:37 VARIABLE add_ln37_1 LOOP loop_for_channel_pool_1_loop_for_weight_pool_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_316_p2 SOURCE Pool.cpp:41 VARIABLE add_ln41 LOOP loop_for_channel_pool_1_loop_for_weight_pool_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_1_fu_326_p2 SOURCE Pool.cpp:41 VARIABLE add_ln41_1 LOOP loop_for_channel_pool_1_loop_for_weight_pool_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_178_p2 SOURCE Pool.cpp:43 VARIABLE add_ln43 LOOP loop_for_channel_pool_1_loop_for_weight_pool_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_120_p2 SOURCE Conv.cpp:109 VARIABLE add_ln109 LOOP loop_for_3_channel_pad_4_loop_for_channel_pad_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_1_fu_146_p2 SOURCE Conv.cpp:109 VARIABLE add_ln109_1 LOOP loop_for_3_channel_pad_4_loop_for_channel_pad_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_7ns_7ns_10_4_1_U118 SOURCE Conv.cpp:111 VARIABLE mul_ln111 LOOP loop_for_3_channel_pad_4_loop_for_channel_pad_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_7ns_7ns_10_4_1_U118 SOURCE Conv.cpp:112 VARIABLE add_ln112 LOOP loop_for_3_channel_pad_4_loop_for_channel_pad_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_3_fu_239_p2 SOURCE Conv.cpp:112 VARIABLE add_ln112_3 LOOP loop_for_3_channel_pad_4_loop_for_channel_pad_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_184_p2 SOURCE Conv.cpp:111 VARIABLE add_ln111 LOOP loop_for_3_channel_pad_4_loop_for_channel_pad_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_fu_1018_p2 SOURCE Conv.cpp:119 VARIABLE add_ln119 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_1_fu_1044_p2 SOURCE Conv.cpp:119 VARIABLE add_ln119_1 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_162_fu_1109_p2 SOURCE Conv.cpp:119 VARIABLE empty_162 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx31_sum_fu_2445_p2 SOURCE Conv.cpp:119 VARIABLE arrayidx31_sum LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_fu_1119_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_24_1_1_U122 SOURCE Conv.cpp:127 VARIABLE mul_ln127 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_1_fu_1055_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_1 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_2_fu_1130_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_2 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U123 SOURCE Conv.cpp:127 VARIABLE mul_ln127_1 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U123 SOURCE Conv.cpp:127 VARIABLE add_ln127_3 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_4_fu_1141_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_4 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_5_fu_1201_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_5 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U124 SOURCE Conv.cpp:127 VARIABLE mul_ln127_2 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U124 SOURCE Conv.cpp:127 VARIABLE add_ln127_6 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_7_fu_1151_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_7 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_8_fu_1211_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_8 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U125 SOURCE Conv.cpp:127 VARIABLE mul_ln127_3 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U125 SOURCE Conv.cpp:127 VARIABLE add_ln127_9 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_10_fu_1221_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_10 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_11_fu_1250_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_11 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U126 SOURCE Conv.cpp:127 VARIABLE mul_ln127_4 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U126 SOURCE Conv.cpp:127 VARIABLE add_ln127_12 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_13_fu_1231_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_13 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_14_fu_1260_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_14 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U127 SOURCE Conv.cpp:127 VARIABLE mul_ln127_5 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U127 SOURCE Conv.cpp:127 VARIABLE add_ln127_15 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_16_fu_1270_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_16 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_17_fu_1314_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_17 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U128 SOURCE Conv.cpp:127 VARIABLE mul_ln127_6 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U128 SOURCE Conv.cpp:127 VARIABLE add_ln127_18 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_19_fu_1280_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_19 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_20_fu_1334_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_20 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U129 SOURCE Conv.cpp:127 VARIABLE mul_ln127_7 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U129 SOURCE Conv.cpp:127 VARIABLE add_ln127_21 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_22_fu_1345_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_22 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_23_fu_1390_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_23 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U130 SOURCE Conv.cpp:127 VARIABLE mul_ln127_8 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U130 SOURCE Conv.cpp:127 VARIABLE add_ln127_24 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_25_fu_1355_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_25 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_26_fu_1400_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_26 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U131 SOURCE Conv.cpp:127 VARIABLE mul_ln127_9 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U131 SOURCE Conv.cpp:127 VARIABLE add_ln127_27 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_28_fu_1410_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_28 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_29_fu_1455_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_29 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U132 SOURCE Conv.cpp:127 VARIABLE mul_ln127_10 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U132 SOURCE Conv.cpp:127 VARIABLE add_ln127_30 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_31_fu_1420_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_31 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_32_fu_1465_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_32 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U133 SOURCE Conv.cpp:127 VARIABLE mul_ln127_11 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U133 SOURCE Conv.cpp:127 VARIABLE add_ln127_33 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_34_fu_1475_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_34 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_35_fu_1523_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_35 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U134 SOURCE Conv.cpp:127 VARIABLE mul_ln127_12 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U134 SOURCE Conv.cpp:127 VARIABLE add_ln127_36 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_37_fu_1485_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_37 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_38_fu_1533_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_38 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U135 SOURCE Conv.cpp:127 VARIABLE mul_ln127_13 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U135 SOURCE Conv.cpp:127 VARIABLE add_ln127_39 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_40_fu_1543_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_40 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_41_fu_1589_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_41 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U136 SOURCE Conv.cpp:127 VARIABLE mul_ln127_14 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U136 SOURCE Conv.cpp:127 VARIABLE add_ln127_42 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_43_fu_1553_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_43 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_44_fu_1599_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_44 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U137 SOURCE Conv.cpp:127 VARIABLE mul_ln127_15 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U137 SOURCE Conv.cpp:127 VARIABLE add_ln127_45 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_46_fu_1609_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_46 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_47_fu_1654_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_47 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U138 SOURCE Conv.cpp:127 VARIABLE mul_ln127_16 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U138 SOURCE Conv.cpp:127 VARIABLE add_ln127_48 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_49_fu_1619_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_49 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_50_fu_1664_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_50 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U139 SOURCE Conv.cpp:127 VARIABLE mul_ln127_17 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U139 SOURCE Conv.cpp:127 VARIABLE add_ln127_51 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_52_fu_1674_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_52 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_53_fu_1721_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_53 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U140 SOURCE Conv.cpp:127 VARIABLE mul_ln127_18 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U140 SOURCE Conv.cpp:127 VARIABLE add_ln127_54 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_55_fu_1731_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_55 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U141 SOURCE Conv.cpp:127 VARIABLE mul_ln127_19 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U141 SOURCE Conv.cpp:127 VARIABLE add_ln127_56 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_57_fu_1741_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_57 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_58_fu_1786_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_58 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U142 SOURCE Conv.cpp:127 VARIABLE mul_ln127_20 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U142 SOURCE Conv.cpp:127 VARIABLE add_ln127_59 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_60_fu_1751_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_60 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_61_fu_1796_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_61 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U143 SOURCE Conv.cpp:127 VARIABLE mul_ln127_21 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U143 SOURCE Conv.cpp:127 VARIABLE add_ln127_62 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_63_fu_1806_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_63 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_64_fu_1873_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_64 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U144 SOURCE Conv.cpp:127 VARIABLE mul_ln127_22 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U144 SOURCE Conv.cpp:127 VARIABLE add_ln127_65 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_66_fu_1816_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_66 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_67_fu_1883_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_67 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U145 SOURCE Conv.cpp:127 VARIABLE mul_ln127_23 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U145 SOURCE Conv.cpp:127 VARIABLE add_ln127_68 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_69_fu_1893_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_69 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_70_fu_1957_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_70 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U146 SOURCE Conv.cpp:127 VARIABLE mul_ln127_24 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U146 SOURCE Conv.cpp:127 VARIABLE add_ln127_71 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_72_fu_1903_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_72 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_73_fu_1967_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_73 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U147 SOURCE Conv.cpp:127 VARIABLE mul_ln127_25 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U147 SOURCE Conv.cpp:127 VARIABLE add_ln127_74 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_75_fu_1977_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_75 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_76_fu_2030_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_76 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U148 SOURCE Conv.cpp:127 VARIABLE mul_ln127_26 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U148 SOURCE Conv.cpp:127 VARIABLE add_ln127_77 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_78_fu_1991_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_78 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_79_fu_2040_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_79 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U149 SOURCE Conv.cpp:127 VARIABLE mul_ln127_27 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U149 SOURCE Conv.cpp:127 VARIABLE add_ln127_80 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_81_fu_2050_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_81 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_82_fu_2100_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_82 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U150 SOURCE Conv.cpp:127 VARIABLE mul_ln127_28 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U150 SOURCE Conv.cpp:127 VARIABLE add_ln127_83 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_84_fu_2110_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_84 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U151 SOURCE Conv.cpp:127 VARIABLE mul_ln127_29 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U151 SOURCE Conv.cpp:127 VARIABLE add_ln127_85 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_86_fu_2120_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_86 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_87_fu_2166_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_87 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U152 SOURCE Conv.cpp:127 VARIABLE mul_ln127_30 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U152 SOURCE Conv.cpp:127 VARIABLE add_ln127_88 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_89_fu_2131_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_89 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_90_fu_2176_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_90 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U153 SOURCE Conv.cpp:127 VARIABLE mul_ln127_31 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U153 SOURCE Conv.cpp:127 VARIABLE add_ln127_91 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_92_fu_2186_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_92 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_93_fu_2231_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_93 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U154 SOURCE Conv.cpp:127 VARIABLE mul_ln127_32 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U154 SOURCE Conv.cpp:127 VARIABLE add_ln127_94 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_95_fu_2196_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_95 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_96_fu_2241_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_96 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U155 SOURCE Conv.cpp:127 VARIABLE mul_ln127_33 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U155 SOURCE Conv.cpp:127 VARIABLE add_ln127_97 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_98_fu_2251_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_98 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_99_fu_2294_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_99 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U156 SOURCE Conv.cpp:127 VARIABLE mul_ln127_34 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U156 SOURCE Conv.cpp:127 VARIABLE add_ln127_100 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_101_fu_2261_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_101 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_102_fu_2304_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_102 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U157 SOURCE Conv.cpp:127 VARIABLE mul_ln127_35 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U157 SOURCE Conv.cpp:127 VARIABLE add_ln127_103 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_104_fu_2314_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_104 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_105_fu_2359_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_105 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U158 SOURCE Conv.cpp:127 VARIABLE mul_ln127_36 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U158 SOURCE Conv.cpp:127 VARIABLE add_ln127_106 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_107_fu_2324_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_107 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_108_fu_2369_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_108 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U159 SOURCE Conv.cpp:127 VARIABLE mul_ln127_37 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U159 SOURCE Conv.cpp:127 VARIABLE add_ln127_109 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_110_fu_2379_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_110 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_111_fu_2422_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_111 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U160 SOURCE Conv.cpp:127 VARIABLE mul_ln127_38 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U160 SOURCE Conv.cpp:127 VARIABLE add_ln127_112 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_113_fu_2389_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_113 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_114_fu_2432_p2 SOURCE Conv.cpp:127 VARIABLE add_ln127_114 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U161 SOURCE Conv.cpp:127 VARIABLE mul_ln127_39 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U161 SOURCE Conv.cpp:127 VARIABLE add_ln127_115 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_fu_2973_p2 SOURCE Conv.cpp:129 VARIABLE add_ln129 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_3_fu_1917_p2 SOURCE Conv.cpp:129 VARIABLE add_ln129_3 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_1_fu_1926_p2 SOURCE Conv.cpp:129 VARIABLE add_ln129_1 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_2_fu_2991_p2 SOURCE Conv.cpp:129 VARIABLE add_ln129_2 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 40 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln135_fu_122_p2 SOURCE Conv.cpp:135 VARIABLE add_ln135 LOOP loop_for_3_channel_pad_5_loop_for_channel_pad_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln135_1_fu_148_p2 SOURCE Conv.cpp:135 VARIABLE add_ln135_1 LOOP loop_for_3_channel_pad_5_loop_for_channel_pad_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_5ns_7ns_7ns_11_4_1_U165 SOURCE Conv.cpp:137 VARIABLE mul_ln137 LOOP loop_for_3_channel_pad_5_loop_for_channel_pad_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_5ns_7ns_7ns_11_4_1_U165 SOURCE Conv.cpp:138 VARIABLE add_ln138 LOOP loop_for_3_channel_pad_5_loop_for_channel_pad_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_3_fu_241_p2 SOURCE Conv.cpp:138 VARIABLE add_ln138_3 LOOP loop_for_3_channel_pad_5_loop_for_channel_pad_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_186_p2 SOURCE Conv.cpp:137 VARIABLE add_ln137 LOOP loop_for_3_channel_pad_5_loop_for_channel_pad_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_236_p2 SOURCE Conv.cpp:145 VARIABLE add_ln145 LOOP VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_1_fu_436_p2 SOURCE Conv.cpp:145 VARIABLE add_ln145_1 LOOP VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_fu_449_p2 SOURCE Conv.cpp:147 VARIABLE add_ln147 LOOP VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_fu_355_p2 SOURCE Conv.cpp:150 VARIABLE add_ln150 LOOP VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_160_fu_490_p2 SOURCE Conv.cpp:145 VARIABLE empty_160 LOOP VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx37_sum_fu_593_p2 SOURCE Conv.cpp:145 VARIABLE arrayidx37_sum LOOP VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_5ns_7ns_7ns_11_4_1_U169 SOURCE Conv.cpp:152 VARIABLE mul_ln152 LOOP VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_fu_517_p2 SOURCE Conv.cpp:153 VARIABLE add_ln153 LOOP VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_5ns_7ns_7ns_11_4_1_U169 SOURCE Conv.cpp:153 VARIABLE add_ln153_1 LOOP VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_2_fu_527_p2 SOURCE Conv.cpp:153 VARIABLE add_ln153_2 LOOP VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_3_fu_552_p2 SOURCE Conv.cpp:153 VARIABLE add_ln153_3 LOOP VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U170 SOURCE Conv.cpp:153 VARIABLE mul_ln153 LOOP VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U170 SOURCE Conv.cpp:153 VARIABLE add_ln153_4 LOOP VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_fu_395_p2 SOURCE Conv.cpp:152 VARIABLE add_ln152 LOOP VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_fu_638_p2 SOURCE Conv.cpp:155 VARIABLE add_ln155 LOOP VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_1_fu_558_p2 SOURCE Conv.cpp:155 VARIABLE add_ln155_1 LOOP VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_2_fu_656_p2 SOURCE Conv.cpp:155 VARIABLE add_ln155_2 LOOP VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_1_fu_272_p2 SOURCE Conv.cpp:150 VARIABLE add_ln150_1 LOOP VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_1_fu_286_p2 SOURCE Conv.cpp:147 VARIABLE add_ln147_1 LOOP VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_134_p2 SOURCE Pool.cpp:52 VARIABLE add_ln52 LOOP loop_for_channel_pool_2_loop_for_weight_pool_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_1_fu_160_p2 SOURCE Pool.cpp:52 VARIABLE add_ln52_1 LOOP loop_for_channel_pool_2_loop_for_weight_pool_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_153_fu_221_p2 SOURCE Pool.cpp:52 VARIABLE empty_153 LOOP loop_for_channel_pool_2_loop_for_weight_pool_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_238_p2 SOURCE Pool.cpp:59 VARIABLE add_ln59 LOOP loop_for_channel_pool_2_loop_for_weight_pool_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_1_fu_255_p2 SOURCE Pool.cpp:59 VARIABLE add_ln59_1 LOOP loop_for_channel_pool_2_loop_for_weight_pool_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_1_fu_316_p2 SOURCE Pool.cpp:63 VARIABLE add_ln63_1 LOOP loop_for_channel_pool_2_loop_for_weight_pool_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_326_p2 SOURCE Pool.cpp:63 VARIABLE add_ln63 LOOP loop_for_channel_pool_2_loop_for_weight_pool_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_178_p2 SOURCE Pool.cpp:65 VARIABLE add_ln65 LOOP loop_for_channel_pool_2_loop_for_weight_pool_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_fu_120_p2 SOURCE Conv.cpp:161 VARIABLE add_ln161 LOOP loop_for_3_channel_pad_6_loop_for_channel_pad_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_1_fu_146_p2 SOURCE Conv.cpp:161 VARIABLE add_ln161_1 LOOP loop_for_3_channel_pad_6_loop_for_channel_pad_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_5ns_6ns_6ns_10_4_1_U176 SOURCE Conv.cpp:163 VARIABLE mul_ln163 LOOP loop_for_3_channel_pad_6_loop_for_channel_pad_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_5ns_6ns_6ns_10_4_1_U176 SOURCE Conv.cpp:164 VARIABLE add_ln164 LOOP loop_for_3_channel_pad_6_loop_for_channel_pad_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_3_fu_239_p2 SOURCE Conv.cpp:164 VARIABLE add_ln164_3 LOOP loop_for_3_channel_pad_6_loop_for_channel_pad_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_fu_184_p2 SOURCE Conv.cpp:163 VARIABLE add_ln163 LOOP loop_for_3_channel_pad_6_loop_for_channel_pad_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_fu_238_p2 SOURCE Conv.cpp:171 VARIABLE add_ln171 LOOP VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_1_fu_438_p2 SOURCE Conv.cpp:171 VARIABLE add_ln171_1 LOOP VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_fu_451_p2 SOURCE Conv.cpp:173 VARIABLE add_ln173 LOOP VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln176_fu_357_p2 SOURCE Conv.cpp:176 VARIABLE add_ln176 LOOP VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx45_sum_fu_588_p2 SOURCE Conv.cpp:171 VARIABLE arrayidx45_sum LOOP VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_5ns_6ns_6ns_10_4_1_U180 SOURCE Conv.cpp:178 VARIABLE mul_ln178 LOOP VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln179_fu_471_p2 SOURCE Conv.cpp:179 VARIABLE add_ln179 LOOP VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_5ns_6ns_6ns_10_4_1_U180 SOURCE Conv.cpp:179 VARIABLE add_ln179_1 LOOP VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln179_2_fu_530_p2 SOURCE Conv.cpp:179 VARIABLE add_ln179_2 LOOP VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln179_5_fu_540_p2 SOURCE Conv.cpp:179 VARIABLE add_ln179_5 LOOP VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln179_3_fu_566_p2 SOURCE Conv.cpp:179 VARIABLE add_ln179_3 LOOP VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U181 SOURCE Conv.cpp:179 VARIABLE mul_ln179 LOOP VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U181 SOURCE Conv.cpp:179 VARIABLE add_ln179_4 LOOP VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln178_fu_397_p2 SOURCE Conv.cpp:178 VARIABLE add_ln178 LOOP VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_674_p2 SOURCE Conv.cpp:181 VARIABLE add_ln181 LOOP VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_3_fu_624_p2 SOURCE Conv.cpp:181 VARIABLE add_ln181_3 LOOP VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_1_fu_634_p2 SOURCE Conv.cpp:181 VARIABLE add_ln181_1 LOOP VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_2_fu_692_p2 SOURCE Conv.cpp:181 VARIABLE add_ln181_2 LOOP VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln176_1_fu_274_p2 SOURCE Conv.cpp:176 VARIABLE add_ln176_1 LOOP VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_1_fu_288_p2 SOURCE Conv.cpp:173 VARIABLE add_ln173_1 LOOP VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_fu_118_p2 SOURCE Conv.cpp:187 VARIABLE add_ln187 LOOP loop_for_3_channel_pad_7_loop_for_channel_pad_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_1_fu_144_p2 SOURCE Conv.cpp:187 VARIABLE add_ln187_1 LOOP loop_for_3_channel_pad_7_loop_for_channel_pad_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6ns_6ns_6ns_11_4_1_U185 SOURCE Conv.cpp:189 VARIABLE mul_ln189 LOOP loop_for_3_channel_pad_7_loop_for_channel_pad_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6ns_6ns_6ns_11_4_1_U185 SOURCE Conv.cpp:190 VARIABLE add_ln190 LOOP loop_for_3_channel_pad_7_loop_for_channel_pad_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_3_fu_237_p2 SOURCE Conv.cpp:190 VARIABLE add_ln190_3 LOOP loop_for_3_channel_pad_7_loop_for_channel_pad_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_fu_182_p2 SOURCE Conv.cpp:189 VARIABLE add_ln189 LOOP loop_for_3_channel_pad_7_loop_for_channel_pad_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln197_fu_236_p2 SOURCE Conv.cpp:197 VARIABLE add_ln197 LOOP VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln197_1_fu_436_p2 SOURCE Conv.cpp:197 VARIABLE add_ln197_1 LOOP VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln199_fu_449_p2 SOURCE Conv.cpp:199 VARIABLE add_ln199 LOOP VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_fu_355_p2 SOURCE Conv.cpp:202 VARIABLE add_ln202 LOOP VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx51_sum_fu_623_p2 SOURCE Conv.cpp:197 VARIABLE arrayidx51_sum LOOP VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6ns_6ns_6ns_11_4_1_U189 SOURCE Conv.cpp:204 VARIABLE mul_ln204 LOOP VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln205_fu_526_p2 SOURCE Conv.cpp:205 VARIABLE add_ln205 LOOP VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6ns_6ns_6ns_11_4_1_U189 SOURCE Conv.cpp:205 VARIABLE add_ln205_1 LOOP VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln205_2_fu_536_p2 SOURCE Conv.cpp:205 VARIABLE add_ln205_2 LOOP VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln205_5_fu_546_p2 SOURCE Conv.cpp:205 VARIABLE add_ln205_5 LOOP VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln205_3_fu_572_p2 SOURCE Conv.cpp:205 VARIABLE add_ln205_3 LOOP VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U190 SOURCE Conv.cpp:205 VARIABLE mul_ln205 LOOP VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U190 SOURCE Conv.cpp:205 VARIABLE add_ln205_4 LOOP VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln204_fu_395_p2 SOURCE Conv.cpp:204 VARIABLE add_ln204 LOOP VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln207_fu_668_p2 SOURCE Conv.cpp:207 VARIABLE add_ln207 LOOP VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln207_3_fu_578_p2 SOURCE Conv.cpp:207 VARIABLE add_ln207_3 LOOP VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln207_1_fu_588_p2 SOURCE Conv.cpp:207 VARIABLE add_ln207_1 LOOP VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln207_2_fu_686_p2 SOURCE Conv.cpp:207 VARIABLE add_ln207_2 LOOP VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_1_fu_272_p2 SOURCE Conv.cpp:202 VARIABLE add_ln202_1 LOOP VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln199_1_fu_286_p2 SOURCE Conv.cpp:199 VARIABLE add_ln199_1 LOOP VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_291_p2 SOURCE Pool.cpp:74 VARIABLE add_ln74 LOOP loop_for_channel_pool_3_loop_for_weight_pool_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_1_fu_339_p2 SOURCE Pool.cpp:74 VARIABLE add_ln74_1 LOOP loop_for_channel_pool_3_loop_for_weight_pool_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_152_fu_383_p2 SOURCE Pool.cpp:74 VARIABLE empty_152 LOOP loop_for_channel_pool_3_loop_for_weight_pool_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_400_p2 SOURCE Pool.cpp:81 VARIABLE add_ln81 LOOP loop_for_channel_pool_3_loop_for_weight_pool_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_1_fu_417_p2 SOURCE Pool.cpp:81 VARIABLE add_ln81_1 LOOP loop_for_channel_pool_3_loop_for_weight_pool_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U195 SOURCE Pool.cpp:86 VARIABLE mul_ln86 LOOP loop_for_channel_pool_3_loop_for_weight_pool_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_456_p2 SOURCE Pool.cpp:86 VARIABLE add_ln86 LOOP loop_for_channel_pool_3_loop_for_weight_pool_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_320_p2 SOURCE Pool.cpp:87 VARIABLE add_ln87 LOOP loop_for_channel_pool_3_loop_for_weight_pool_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} CNN_Pipeline_VITIS_LOOP_93_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_1_fu_347_p2 SOURCE Pool.cpp:93 VARIABLE add_ln93_1 LOOP VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_9_fu_446_p2 SOURCE Pool.cpp:96 VARIABLE add_ln96_9 LOOP VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18ns_34_1_1_U209 SOURCE Pool.cpp:98 VARIABLE mul_ln98 LOOP VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln98_fu_545_p2 SOURCE Pool.cpp:98 VARIABLE sub_ln98 LOOP VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln98_1_fu_566_p2 SOURCE Pool.cpp:98 VARIABLE sub_ln98_1 LOOP VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}}} AREA {DSP 1 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_a_Dense_0 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5_fu_838_p2 SOURCE Dense.cpp:5 VARIABLE add_ln5 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_fu_848_p2 SOURCE Dense.cpp:9 VARIABLE add_ln9 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_24_1_1_U222 SOURCE Dense.cpp:9 VARIABLE mul_ln9 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_1_fu_859_p2 SOURCE Dense.cpp:9 VARIABLE add_ln9_1 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U223 SOURCE Dense.cpp:9 VARIABLE mul_ln9_1 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U223 SOURCE Dense.cpp:9 VARIABLE add_ln9_2 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_3_fu_898_p2 SOURCE Dense.cpp:9 VARIABLE add_ln9_3 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U224 SOURCE Dense.cpp:9 VARIABLE mul_ln9_2 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U224 SOURCE Dense.cpp:9 VARIABLE add_ln9_4 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_5_fu_908_p2 SOURCE Dense.cpp:9 VARIABLE add_ln9_5 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U225 SOURCE Dense.cpp:9 VARIABLE mul_ln9_3 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U225 SOURCE Dense.cpp:9 VARIABLE add_ln9_6 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_7_fu_922_p2 SOURCE Dense.cpp:9 VARIABLE add_ln9_7 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U226 SOURCE Dense.cpp:9 VARIABLE mul_ln9_4 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U226 SOURCE Dense.cpp:9 VARIABLE add_ln9_8 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U227 SOURCE Dense.cpp:9 VARIABLE mul_ln9_5 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U227 SOURCE Dense.cpp:9 VARIABLE add_ln9_9 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_10_fu_955_p2 SOURCE Dense.cpp:9 VARIABLE add_ln9_10 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U228 SOURCE Dense.cpp:9 VARIABLE mul_ln9_6 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U228 SOURCE Dense.cpp:9 VARIABLE add_ln9_11 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_12_fu_965_p2 SOURCE Dense.cpp:9 VARIABLE add_ln9_12 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U229 SOURCE Dense.cpp:9 VARIABLE mul_ln9_7 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U229 SOURCE Dense.cpp:9 VARIABLE add_ln9_13 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_14_fu_996_p2 SOURCE Dense.cpp:9 VARIABLE add_ln9_14 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U230 SOURCE Dense.cpp:9 VARIABLE mul_ln9_8 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U230 SOURCE Dense.cpp:9 VARIABLE add_ln9_15 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_16_fu_1006_p2 SOURCE Dense.cpp:9 VARIABLE add_ln9_16 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U231 SOURCE Dense.cpp:9 VARIABLE mul_ln9_9 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U231 SOURCE Dense.cpp:9 VARIABLE add_ln9_17 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_18_fu_1037_p2 SOURCE Dense.cpp:9 VARIABLE add_ln9_18 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U232 SOURCE Dense.cpp:9 VARIABLE mul_ln9_10 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U232 SOURCE Dense.cpp:9 VARIABLE add_ln9_19 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_20_fu_1047_p2 SOURCE Dense.cpp:9 VARIABLE add_ln9_20 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U233 SOURCE Dense.cpp:9 VARIABLE mul_ln9_11 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U233 SOURCE Dense.cpp:9 VARIABLE add_ln9_21 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_22_fu_1078_p2 SOURCE Dense.cpp:9 VARIABLE add_ln9_22 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U234 SOURCE Dense.cpp:9 VARIABLE mul_ln9_12 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U234 SOURCE Dense.cpp:9 VARIABLE add_ln9_23 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U235 SOURCE Dense.cpp:9 VARIABLE mul_ln9_13 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U235 SOURCE Dense.cpp:9 VARIABLE add_ln9_24 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_25_fu_1121_p2 SOURCE Dense.cpp:9 VARIABLE add_ln9_25 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U236 SOURCE Dense.cpp:9 VARIABLE mul_ln9_14 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U236 SOURCE Dense.cpp:9 VARIABLE add_ln9_26 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_27_fu_1131_p2 SOURCE Dense.cpp:9 VARIABLE add_ln9_27 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U237 SOURCE Dense.cpp:9 VARIABLE mul_ln9_15 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U237 SOURCE Dense.cpp:9 VARIABLE add_ln9_28 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_29_fu_1162_p2 SOURCE Dense.cpp:9 VARIABLE add_ln9_29 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U238 SOURCE Dense.cpp:9 VARIABLE mul_ln9_16 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U238 SOURCE Dense.cpp:9 VARIABLE add_ln9_30 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_31_fu_1172_p2 SOURCE Dense.cpp:9 VARIABLE add_ln9_31 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U239 SOURCE Dense.cpp:9 VARIABLE mul_ln9_17 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U239 SOURCE Dense.cpp:9 VARIABLE add_ln9_32 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_33_fu_1203_p2 SOURCE Dense.cpp:9 VARIABLE add_ln9_33 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U240 SOURCE Dense.cpp:9 VARIABLE mul_ln9_18 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U240 SOURCE Dense.cpp:9 VARIABLE add_ln9_34 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_35_fu_1213_p2 SOURCE Dense.cpp:9 VARIABLE add_ln9_35 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U241 SOURCE Dense.cpp:9 VARIABLE mul_ln9_19 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U241 SOURCE Dense.cpp:9 VARIABLE add_ln9_36 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_37_fu_1244_p2 SOURCE Dense.cpp:9 VARIABLE add_ln9_37 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U242 SOURCE Dense.cpp:9 VARIABLE mul_ln9_20 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U242 SOURCE Dense.cpp:9 VARIABLE add_ln9_38 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U243 SOURCE Dense.cpp:9 VARIABLE mul_ln9_21 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U243 SOURCE Dense.cpp:9 VARIABLE add_ln9_39 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_40_fu_1287_p2 SOURCE Dense.cpp:9 VARIABLE add_ln9_40 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U244 SOURCE Dense.cpp:9 VARIABLE mul_ln9_22 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U244 SOURCE Dense.cpp:9 VARIABLE add_ln9_41 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_42_fu_1297_p2 SOURCE Dense.cpp:9 VARIABLE add_ln9_42 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U245 SOURCE Dense.cpp:9 VARIABLE mul_ln9_23 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U245 SOURCE Dense.cpp:9 VARIABLE add_ln9_43 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_44_fu_1328_p2 SOURCE Dense.cpp:9 VARIABLE add_ln9_44 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U246 SOURCE Dense.cpp:9 VARIABLE mul_ln9_24 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U246 SOURCE Dense.cpp:9 VARIABLE add_ln9_45 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_46_fu_1338_p2 SOURCE Dense.cpp:9 VARIABLE add_ln9_46 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U247 SOURCE Dense.cpp:9 VARIABLE mul_ln9_25 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U247 SOURCE Dense.cpp:9 VARIABLE add_ln9_47 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_48_fu_1369_p2 SOURCE Dense.cpp:9 VARIABLE add_ln9_48 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U248 SOURCE Dense.cpp:9 VARIABLE mul_ln9_26 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U248 SOURCE Dense.cpp:9 VARIABLE add_ln9_49 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_50_fu_1379_p2 SOURCE Dense.cpp:9 VARIABLE add_ln9_50 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U249 SOURCE Dense.cpp:9 VARIABLE mul_ln9_27 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U249 SOURCE Dense.cpp:9 VARIABLE add_ln9_51 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_52_fu_1410_p2 SOURCE Dense.cpp:9 VARIABLE add_ln9_52 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U250 SOURCE Dense.cpp:9 VARIABLE mul_ln9_28 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U250 SOURCE Dense.cpp:9 VARIABLE add_ln9_53 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U251 SOURCE Dense.cpp:9 VARIABLE mul_ln9_29 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U251 SOURCE Dense.cpp:9 VARIABLE add_ln9_54 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_55_fu_1452_p2 SOURCE Dense.cpp:9 VARIABLE add_ln9_55 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U252 SOURCE Dense.cpp:9 VARIABLE mul_ln9_30 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U252 SOURCE Dense.cpp:9 VARIABLE add_ln9_56 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_57_fu_1462_p2 SOURCE Dense.cpp:9 VARIABLE add_ln9_57 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U253 SOURCE Dense.cpp:9 VARIABLE mul_ln9_31 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U253 SOURCE Dense.cpp:9 VARIABLE add_ln9_58 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_fu_1830_p2 SOURCE Dense.cpp:11 VARIABLE add_ln11 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_2_fu_1861_p2 SOURCE Dense.cpp:11 VARIABLE add_ln11_2 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_1_fu_1867_p2 SOURCE Dense.cpp:11 VARIABLE add_ln11_1 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 32 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_a_Dense_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_558_p2 SOURCE Dense.cpp:17 VARIABLE add_ln17 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_24_1_1_U290 SOURCE Dense.cpp:21 VARIABLE mul_ln21 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_581_p2 SOURCE Dense.cpp:21 VARIABLE add_ln21 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U291 SOURCE Dense.cpp:21 VARIABLE mul_ln21_1 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U291 SOURCE Dense.cpp:21 VARIABLE add_ln21_1 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_2_fu_620_p2 SOURCE Dense.cpp:21 VARIABLE add_ln21_2 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U292 SOURCE Dense.cpp:21 VARIABLE mul_ln21_2 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U292 SOURCE Dense.cpp:21 VARIABLE add_ln21_3 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_4_fu_630_p2 SOURCE Dense.cpp:21 VARIABLE add_ln21_4 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U293 SOURCE Dense.cpp:21 VARIABLE mul_ln21_3 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U293 SOURCE Dense.cpp:21 VARIABLE add_ln21_5 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_6_fu_644_p2 SOURCE Dense.cpp:21 VARIABLE add_ln21_6 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U294 SOURCE Dense.cpp:21 VARIABLE mul_ln21_4 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U294 SOURCE Dense.cpp:21 VARIABLE add_ln21_7 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_8_fu_654_p2 SOURCE Dense.cpp:21 VARIABLE add_ln21_8 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U295 SOURCE Dense.cpp:21 VARIABLE mul_ln21_5 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U295 SOURCE Dense.cpp:21 VARIABLE add_ln21_9 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_10_fu_675_p2 SOURCE Dense.cpp:21 VARIABLE add_ln21_10 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U296 SOURCE Dense.cpp:21 VARIABLE mul_ln21_6 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U296 SOURCE Dense.cpp:21 VARIABLE add_ln21_11 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_12_fu_685_p2 SOURCE Dense.cpp:21 VARIABLE add_ln21_12 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U297 SOURCE Dense.cpp:21 VARIABLE mul_ln21_7 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U297 SOURCE Dense.cpp:21 VARIABLE add_ln21_13 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U298 SOURCE Dense.cpp:21 VARIABLE mul_ln21_8 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U298 SOURCE Dense.cpp:21 VARIABLE add_ln21_14 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_15_fu_728_p2 SOURCE Dense.cpp:21 VARIABLE add_ln21_15 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U299 SOURCE Dense.cpp:21 VARIABLE mul_ln21_9 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U299 SOURCE Dense.cpp:21 VARIABLE add_ln21_16 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_17_fu_759_p2 SOURCE Dense.cpp:21 VARIABLE add_ln21_17 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U300 SOURCE Dense.cpp:21 VARIABLE mul_ln21_10 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U300 SOURCE Dense.cpp:21 VARIABLE add_ln21_18 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_19_fu_769_p2 SOURCE Dense.cpp:21 VARIABLE add_ln21_19 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U301 SOURCE Dense.cpp:21 VARIABLE mul_ln21_11 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U301 SOURCE Dense.cpp:21 VARIABLE add_ln21_20 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_21_fu_800_p2 SOURCE Dense.cpp:21 VARIABLE add_ln21_21 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U302 SOURCE Dense.cpp:21 VARIABLE mul_ln21_12 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U302 SOURCE Dense.cpp:21 VARIABLE add_ln21_22 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_23_fu_810_p2 SOURCE Dense.cpp:21 VARIABLE add_ln21_23 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U303 SOURCE Dense.cpp:21 VARIABLE mul_ln21_13 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U303 SOURCE Dense.cpp:21 VARIABLE add_ln21_24 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_25_fu_841_p2 SOURCE Dense.cpp:21 VARIABLE add_ln21_25 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U304 SOURCE Dense.cpp:21 VARIABLE mul_ln21_14 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U304 SOURCE Dense.cpp:21 VARIABLE add_ln21_26 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_27_fu_851_p2 SOURCE Dense.cpp:21 VARIABLE add_ln21_27 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U305 SOURCE Dense.cpp:21 VARIABLE mul_ln21_15 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U305 SOURCE Dense.cpp:21 VARIABLE add_ln21_28 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U306 SOURCE Dense.cpp:21 VARIABLE mul_ln21_16 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U306 SOURCE Dense.cpp:21 VARIABLE add_ln21_29 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_30_fu_894_p2 SOURCE Dense.cpp:21 VARIABLE add_ln21_30 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U307 SOURCE Dense.cpp:21 VARIABLE mul_ln21_17 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U307 SOURCE Dense.cpp:21 VARIABLE add_ln21_31 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_32_fu_925_p2 SOURCE Dense.cpp:21 VARIABLE add_ln21_32 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U308 SOURCE Dense.cpp:21 VARIABLE mul_ln21_18 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U308 SOURCE Dense.cpp:21 VARIABLE add_ln21_33 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_34_fu_935_p2 SOURCE Dense.cpp:21 VARIABLE add_ln21_34 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U309 SOURCE Dense.cpp:21 VARIABLE mul_ln21_19 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U309 SOURCE Dense.cpp:21 VARIABLE add_ln21_35 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_1183_p2 SOURCE Dense.cpp:23 VARIABLE add_ln23 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_Dense_d0 SOURCE Dense.cpp:23 VARIABLE add_ln23_1 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 20 BRAM 0 URAM 0}} CNN_Pipeline_loop_detect {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_3_fu_107_p2 SOURCE Dense.cpp:28 VARIABLE i_3 LOOP loop_detect BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} CNN {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_Dense_U SOURCE Dense.cpp:15 VARIABLE out_Dense LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 5 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME OutPadConv0_U SOURCE CNN.cpp:9 VARIABLE OutPadConv0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 324 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME OutConv0_U SOURCE CNN.cpp:10 VARIABLE OutConv0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1280 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME OutPadConv1_U SOURCE CNN.cpp:11 VARIABLE OutPadConv1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1296 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME OutConv1_U SOURCE CNN.cpp:12 VARIABLE OutConv1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1280 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME OutPool0_U SOURCE CNN.cpp:13 VARIABLE OutPool0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 640 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME OutPadConv2_U SOURCE CNN.cpp:14 VARIABLE OutPadConv2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 656 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME OutConv2_U SOURCE CNN.cpp:15 VARIABLE OutConv2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1280 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME OutPadConv3_U SOURCE CNN.cpp:16 VARIABLE OutPadConv3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1312 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME OutConv3_U SOURCE CNN.cpp:17 VARIABLE OutConv3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1280 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME OutPool1_U SOURCE CNN.cpp:18 VARIABLE OutPool1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 640 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME OutPadConv4_U SOURCE CNN.cpp:19 VARIABLE OutPadConv4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 672 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME OutConv4_U SOURCE CNN.cpp:20 VARIABLE OutConv4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1280 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME OutPadConv5_U SOURCE CNN.cpp:21 VARIABLE OutPadConv5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1344 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME OutConv5_U SOURCE CNN.cpp:22 VARIABLE OutConv5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1280 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME OutPool2_U SOURCE CNN.cpp:23 VARIABLE OutPool2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 640 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME OutPadConv6_U SOURCE CNN.cpp:24 VARIABLE OutPadConv6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 704 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME OutConv6_U SOURCE CNN.cpp:25 VARIABLE OutConv6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1280 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME OutPadConv7_U SOURCE CNN.cpp:26 VARIABLE OutPadConv7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1408 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME OutConv7_U SOURCE CNN.cpp:27 VARIABLE OutConv7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1280 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME OutPool3_U SOURCE CNN.cpp:28 VARIABLE OutPool3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 64 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME OutPool3_1_U SOURCE CNN.cpp:28 VARIABLE OutPool3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 64 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME OutPool3_2_U SOURCE CNN.cpp:28 VARIABLE OutPool3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 64 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME OutPool3_3_U SOURCE CNN.cpp:28 VARIABLE OutPool3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 64 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME OutPool3_4_U SOURCE CNN.cpp:28 VARIABLE OutPool3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 64 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME OutPool3_5_U SOURCE CNN.cpp:28 VARIABLE OutPool3_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 64 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME OutPool3_6_U SOURCE CNN.cpp:28 VARIABLE OutPool3_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 64 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME OutPool3_7_U SOURCE CNN.cpp:28 VARIABLE OutPool3_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 64 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME OutPool3_8_U SOURCE CNN.cpp:28 VARIABLE OutPool3_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 64 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME OutPool3_9_U SOURCE CNN.cpp:28 VARIABLE OutPool3_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 64 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME OutGlobalAverPool1D_U SOURCE CNN.cpp:29 VARIABLE OutGlobalAverPool1D LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {12 32 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME OutDense0_U SOURCE CNN.cpp:30 VARIABLE OutDense0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 20 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}}} AREA {DSP 189 BRAM 41 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.447 seconds; current allocated memory: 579.188 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for CNN.
INFO: [VLOG 209-307] Generating Verilog RTL for CNN.
Execute       syn_report -model CNN -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 276.24 MHz
Command     autosyn done; 24.872 sec.
Command   csynth_design done; 55.586 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23 seconds. CPU system time: 4 seconds. Elapsed time: 55.586 seconds; current allocated memory: 448.918 MB.
Command ap_source done; 57.269 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/Ky2nam3/do_an_1/code/doan1/project2/solution2 opened at Fri Jun 07 16:44:51 +0700 2024
Execute     ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: F:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 0.838 sec.
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.108 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.957 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.07 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.106 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.198 sec.
Execute   create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
Execute     ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: F:/Ky2nam3/do_an_1/code/doan1/CNN_tb.cpp F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/./sim/autowrap/testbench/CNN_tb.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/./sim/autowrap/testbench/CNN_tb.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/./sim/autowrap/testbench/CNN_tb.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 2.14 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: F:/Ky2nam3/do_an_1/code/doan1/CNN.cpp F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/./sim/autowrap/testbench/CNN.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/./sim/autowrap/testbench/CNN.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/./sim/autowrap/testbench/CNN.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.475 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: F:/Ky2nam3/do_an_1/code/doan1/Conv.cpp F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/./sim/autowrap/testbench/Conv.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/./sim/autowrap/testbench/Conv.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/./sim/autowrap/testbench/Conv.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.314 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: F:/Ky2nam3/do_an_1/code/doan1/Dense.cpp F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/./sim/autowrap/testbench/Dense.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/./sim/autowrap/testbench/Dense.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/./sim/autowrap/testbench/Dense.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.185 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: F:/Ky2nam3/do_an_1/code/doan1/Pool.cpp F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/./sim/autowrap/testbench/Pool.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/./sim/autowrap/testbench/Pool.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/./sim/autowrap/testbench/Pool.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.939 sec.
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.589 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.DependenceCheck.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 85.54 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 116.666 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 116.666 seconds; current allocated memory: 13.766 MB.
Command ap_source done; 117.978 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/Ky2nam3/do_an_1/code/doan1/project2/solution2 opened at Fri Jun 07 20:20:33 +0700 2024
Execute     ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: F:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 0.863 sec.
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.111 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.989 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=port 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
Execute     config_cosim -trace_level=port 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Command   open_solution done; 1.151 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.112 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.222 sec.
Execute   create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
Execute     ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute   config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
Execute   cosim_design -wave_debug -trace_level port 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level port 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.112 sec.
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.142 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: F:/Ky2nam3/do_an_1/code/doan1/CNN_tb.cpp F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/./sim/autowrap/testbench/CNN_tb.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/./sim/autowrap/testbench/CNN_tb.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/./sim/autowrap/testbench/CNN_tb.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 2.284 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: F:/Ky2nam3/do_an_1/code/doan1/CNN.cpp F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/./sim/autowrap/testbench/CNN.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/./sim/autowrap/testbench/CNN.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/./sim/autowrap/testbench/CNN.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.821 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: F:/Ky2nam3/do_an_1/code/doan1/Conv.cpp F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/./sim/autowrap/testbench/Conv.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/./sim/autowrap/testbench/Conv.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/./sim/autowrap/testbench/Conv.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.366 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: F:/Ky2nam3/do_an_1/code/doan1/Dense.cpp F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/./sim/autowrap/testbench/Dense.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/./sim/autowrap/testbench/Dense.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/./sim/autowrap/testbench/Dense.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.355 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: F:/Ky2nam3/do_an_1/code/doan1/Pool.cpp F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/./sim/autowrap/testbench/Pool.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/./sim/autowrap/testbench/Pool.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec F:/Vivado/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/./sim/autowrap/testbench/Pool.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.029 sec.
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.42 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.DependenceCheck.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 382.643 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 416.225 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 416.225 seconds; current allocated memory: 13.379 MB.
Command ap_source done; 418.03 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/Ky2nam3/do_an_1/code/doan1/project2/solution2 opened at Mon Jun 10 17:58:16 +0700 2024
Execute     ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: F:/Vivado/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/Vivado/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 1.134 sec.
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.28 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.428 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=port 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
Execute     config_cosim -trace_level=port 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=F:/Ky2nam3/do_an_1/code/doan1 
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/Ky2nam3/do_an_1/code/doan1
Execute     config_export -output=F:/Ky2nam3/do_an_1/code/doan1 
Command   open_solution done; 1.647 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.192 sec.
Execute   create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
Execute   config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
Execute   config_export -output F:/Ky2nam3/do_an_1/code/doan1 
INFO: [HLS 200-1510] Running: config_export -output F:/Ky2nam3/do_an_1/code/doan1 
Execute   source ./project2/solution2/directives.tcl 
INFO: [HLS 200-1510] Running: source ./project2/solution2/directives.tcl
Execute     set_directive_top -name CNN CNN 
INFO: [HLS 200-1510] Running: set_directive_top -name CNN CNN 
Execute   export_design -rtl verilog -format ip_catalog -output F:/Ky2nam3/do_an_1/code/doan1 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output F:/Ky2nam3/do_an_1/code/doan1 
Execute     config_export -format=ip_catalog -output=F:/Ky2nam3/do_an_1/code/doan1 -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=CNN xml_exists=0
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to CNN
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=78 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='CNN_flow_control_loop_pipe_sequential_init
CNN_mul_16s_16s_24_1_1
CNN_mac_muladd_16s_16s_24ns_24_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_3ns_10ns_10_1_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_3ns_9ns_9_1_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_4ns_8ns_8ns_11_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_4ns_7ns_7ns_10_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_5ns_7ns_7ns_11_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_5ns_6ns_6ns_10_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_6ns_6ns_6ns_11_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_urem_5ns_5ns_4_9_1
CNN_mul_5ns_7ns_11_1_1
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_16s_18ns_34_1_1
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_16s_12s_24_1_1
CNN_mac_muladd_16s_12s_24ns_24_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_out_Dense_RAM_AUTO_1R1W
CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W
CNN_OutConv0_RAM_AUTO_1R1W
CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W
CNN_OutConv1_RAM_AUTO_1R1W
CNN_OutPool0_RAM_AUTO_1R1W
CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W
CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W
CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W
CNN_OutPadConv5_RAM_AUTO_1R1W
CNN_OutPadConv6_RAM_AUTO_1R1W
CNN_OutPadConv7_RAM_AUTO_1R1W
CNN_OutPool3_RAM_AUTO_1R1W
CNN_OutGlobalAverPool1D_RAM_AUTO_1R1W
CNN_OutDense0_RAM_AUTO_1R1W
CNN_Pipeline_loop_for_channel_pad_0
CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0
CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1
CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1
CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0
CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2
CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2
CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3
CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3
CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1
CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4
CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4
CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5
CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5
CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2
CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6
CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6
CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7
CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7
CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3
CNN_Pipeline_VITIS_LOOP_93_1
CNN_Pipeline_loop_for_a_Dense_0
CNN_Pipeline_loop_for_a_Dense_1
CNN_Pipeline_loop_detect
CNN
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source F:/Vivado/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source F:/Vivado/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source F:/Vivado/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/top-io-be.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.compgen.dataonly.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pad_0.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_0.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_1.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_detect.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.constraint.tcl 
Execute     sc_get_clocks CNN 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to CNN
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=CNN
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.constraint.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.104 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s export.zip 
INFO: [HLS 200-802] Generated output file export.zip
Command   export_design done; 61.008 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 61.008 seconds; current allocated memory: 11.355 MB.
Command ap_source done; 63.047 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/Ky2nam3/do_an_1/code/doan1/project2/solution2 opened at Fri Jun 14 21:58:16 +0700 2024
Execute     ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: F:/Vivado/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/Vivado/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 4.467 sec.
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.333 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.829 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=port 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
Execute     config_cosim -trace_level=port 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=F:/Ky2nam3/do_an_1/code/doan1/project2 
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/Ky2nam3/do_an_1/code/doan1/project2
Execute     config_export -output=F:/Ky2nam3/do_an_1/code/doan1/project2 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 5.095 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.107 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.18 sec.
Execute   create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
Execute   config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
Execute   config_export -format ip_catalog -output F:/Ky2nam3/do_an_1/code/doan1/project2 -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output F:/Ky2nam3/do_an_1/code/doan1/project2 -rtl verilog 
Execute   source ./project2/solution2/directives.tcl 
INFO: [HLS 200-1510] Running: source ./project2/solution2/directives.tcl
Execute     set_directive_top -name CNN CNN 
INFO: [HLS 200-1510] Running: set_directive_top -name CNN CNN 
Execute   export_design -rtl verilog -format ip_catalog -output F:/Ky2nam3/do_an_1/code/doan1/project2 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output F:/Ky2nam3/do_an_1/code/doan1/project2 
Execute     config_export -format=ip_catalog -output=F:/Ky2nam3/do_an_1/code/doan1/project2 -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=CNN xml_exists=1
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to CNN
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=78 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='CNN_flow_control_loop_pipe_sequential_init
CNN_mul_16s_16s_24_1_1
CNN_mac_muladd_16s_16s_24ns_24_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_3ns_10ns_10_1_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_3ns_9ns_9_1_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_4ns_8ns_8ns_11_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_4ns_7ns_7ns_10_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_5ns_7ns_7ns_11_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_5ns_6ns_6ns_10_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_6ns_6ns_6ns_11_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_urem_5ns_5ns_4_9_1
CNN_mul_5ns_7ns_11_1_1
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_16s_18ns_34_1_1
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_16s_12s_24_1_1
CNN_mac_muladd_16s_12s_24ns_24_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_out_Dense_RAM_AUTO_1R1W
CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W
CNN_OutConv0_RAM_AUTO_1R1W
CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W
CNN_OutConv1_RAM_AUTO_1R1W
CNN_OutPool0_RAM_AUTO_1R1W
CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W
CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W
CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W
CNN_OutPadConv5_RAM_AUTO_1R1W
CNN_OutPadConv6_RAM_AUTO_1R1W
CNN_OutPadConv7_RAM_AUTO_1R1W
CNN_OutPool3_RAM_AUTO_1R1W
CNN_OutGlobalAverPool1D_RAM_AUTO_1R1W
CNN_OutDense0_RAM_AUTO_1R1W
CNN_Pipeline_loop_for_channel_pad_0
CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0
CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1
CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1
CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0
CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2
CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2
CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3
CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3
CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1
CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4
CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4
CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5
CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5
CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2
CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6
CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6
CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7
CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7
CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3
CNN_Pipeline_VITIS_LOOP_93_1
CNN_Pipeline_loop_for_a_Dense_0
CNN_Pipeline_loop_for_a_Dense_1
CNN_Pipeline_loop_detect
CNN
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source F:/Vivado/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source F:/Vivado/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source F:/Vivado/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/top-io-be.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.compgen.dataonly.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pad_0.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_0.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_1.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_detect.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.constraint.tcl 
Execute     sc_get_clocks CNN 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to CNN
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=CNN
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.constraint.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.105 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s project2/export.zip 
INFO: [HLS 200-802] Generated output file project2/export.zip
Command   export_design done; 23.482 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 23.482 seconds; current allocated memory: 11.406 MB.
Command ap_source done; 28.94 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/Ky2nam3/do_an_1/code/doan1/project2/solution2 opened at Fri Jun 14 22:00:05 +0700 2024
Execute     ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: F:/Vivado/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/Vivado/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 3.987 sec.
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.107 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.132 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=port 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
Execute     config_cosim -trace_level=port 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=syn_dcp 
INFO: [HLS 200-1464] Running solution command: config_export -format=syn_dcp
Execute     config_export -format=syn_dcp 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=F:/Ky2nam3/do_an_1/code/doan1/project2 
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/Ky2nam3/do_an_1/code/doan1/project2
Execute     config_export -output=F:/Ky2nam3/do_an_1/code/doan1/project2 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=200MHz 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
Execute     config_export -vivado_clock=200MHz 
Command   open_solution done; 4.246 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.118 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.193 sec.
Execute   create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
Execute   config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
Execute   config_export -format syn_dcp -output F:/Ky2nam3/do_an_1/code/doan1/project2 -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: config_export -format syn_dcp -output F:/Ky2nam3/do_an_1/code/doan1/project2 -rtl verilog -vivado_clock 200MHz 
Execute   source ./project2/solution2/directives.tcl 
INFO: [HLS 200-1510] Running: source ./project2/solution2/directives.tcl
Execute     set_directive_top -name CNN CNN 
INFO: [HLS 200-1510] Running: set_directive_top -name CNN CNN 
Execute   export_design -flow syn -rtl verilog -format syn_dcp -output F:/Ky2nam3/do_an_1/code/doan1/project2 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog -format syn_dcp -output F:/Ky2nam3/do_an_1/code/doan1/project2 
Execute     config_export -flow=syn -format=syn_dcp -output=F:/Ky2nam3/do_an_1/code/doan1/project2 -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format syn_dcp -flow syn -rtl verilog
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -tool vivado -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -tool vivado -rtl verilog'
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.105 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=CNN xml_exists=1
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to CNN
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=78 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='CNN_flow_control_loop_pipe_sequential_init
CNN_mul_16s_16s_24_1_1
CNN_mac_muladd_16s_16s_24ns_24_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_3ns_10ns_10_1_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_3ns_9ns_9_1_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_4ns_8ns_8ns_11_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_4ns_7ns_7ns_10_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_5ns_7ns_7ns_11_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_5ns_6ns_6ns_10_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_6ns_6ns_6ns_11_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_urem_5ns_5ns_4_9_1
CNN_mul_5ns_7ns_11_1_1
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_16s_18ns_34_1_1
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_16s_12s_24_1_1
CNN_mac_muladd_16s_12s_24ns_24_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_out_Dense_RAM_AUTO_1R1W
CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W
CNN_OutConv0_RAM_AUTO_1R1W
CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W
CNN_OutConv1_RAM_AUTO_1R1W
CNN_OutPool0_RAM_AUTO_1R1W
CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W
CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W
CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W
CNN_OutPadConv5_RAM_AUTO_1R1W
CNN_OutPadConv6_RAM_AUTO_1R1W
CNN_OutPadConv7_RAM_AUTO_1R1W
CNN_OutPool3_RAM_AUTO_1R1W
CNN_OutGlobalAverPool1D_RAM_AUTO_1R1W
CNN_OutDense0_RAM_AUTO_1R1W
CNN_Pipeline_loop_for_channel_pad_0
CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0
CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1
CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1
CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0
CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2
CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2
CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3
CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3
CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1
CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4
CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4
CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5
CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5
CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2
CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6
CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6
CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7
CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7
CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3
CNN_Pipeline_VITIS_LOOP_93_1
CNN_Pipeline_loop_for_a_Dense_0
CNN_Pipeline_loop_for_a_Dense_1
CNN_Pipeline_loop_detect
CNN
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source F:/Vivado/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source F:/Vivado/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source F:/Vivado/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/top-io-be.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.compgen.dataonly.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pad_0.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_0.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_1.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_detect.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.constraint.tcl 
Execute     sc_get_clocks CNN 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to CNN
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=CNN
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.constraint.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -tool vivado -flow syn -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-tool vivado -flow syn -rtl verilog'
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.constraint.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/autopilot.rtl.models.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog syn exec F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/implsyn.bat
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix CNN_ TopModuleNoPrefix CNN TopModuleWithPrefix CNN' export_design_flow='syn' impl_dir='F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute     ap_part_info -quiet -data family -name xck26-sfvc784-2LV-c 
INFO-FLOW: DBG:PUTS:     writing export xml file: F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode00000107D301C664' export_design_flow='syn' export_rpt='F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute     send_msg_by_id INFO @200-802@%s project2/export.dcp 
INFO: [HLS 200-802] Generated output file project2/export.dcp
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Command     ap_source done; 0.245 sec.
Execute     send_msg_by_id INFO @200-802@%s project2/export.veo 
INFO: [HLS 200-802] Generated output file project2/export.veo
Command   export_design done; 621.15 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 621.165 seconds; current allocated memory: 20.770 MB.
Command ap_source done; 625.914 sec.
Execute cleanup_all 
Command cleanup_all done; 0.65 sec.
INFO-FLOW: Workspace F:/Ky2nam3/do_an_1/code/doan1/project2/solution2 opened at Thu Jun 27 10:51:13 +0700 2024
Execute     ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: F:/Vivado/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/Vivado/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 5.79 sec.
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.101 sec.
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.332 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 6.167 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=port 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
Execute     config_cosim -trace_level=port 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=syn_dcp 
INFO: [HLS 200-1464] Running solution command: config_export -format=syn_dcp
Execute     config_export -format=syn_dcp 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=F:/Ky2nam3/do_an_1/code/doan1/project2 
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/Ky2nam3/do_an_1/code/doan1/project2
Execute     config_export -output=F:/Ky2nam3/do_an_1/code/doan1/project2 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=200MHz 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
Execute     config_export -vivado_clock=200MHz 
Command   open_solution done; 6.438 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.101 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.184 sec.
Execute   create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
Execute   config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
Execute   config_export -flow syn -format syn_dcp -output F:/Ky2nam3/do_an_1/code/doan1/project2 -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: config_export -flow syn -format syn_dcp -output F:/Ky2nam3/do_an_1/code/doan1/project2 -rtl verilog -vivado_clock 200MHz 
Execute   source ./project2/solution2/directives.tcl 
INFO: [HLS 200-1510] Running: source ./project2/solution2/directives.tcl
Execute     set_directive_top -name CNN CNN 
INFO: [HLS 200-1510] Running: set_directive_top -name CNN CNN 
Execute   export_design -flow impl -rtl verilog -format syn_dcp -output F:/Ky2nam3/do_an_1/code/doan1/project2 
INFO: [HLS 200-1510] Running: export_design -flow impl -rtl verilog -format syn_dcp -output F:/Ky2nam3/do_an_1/code/doan1/project2 
Execute     config_export -flow=impl -format=syn_dcp -output=F:/Ky2nam3/do_an_1/code/doan1/project2 -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format syn_dcp -flow impl -rtl verilog
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -tool vivado -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -tool vivado -rtl verilog'
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.122 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=CNN xml_exists=1
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to CNN
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=78 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='CNN_flow_control_loop_pipe_sequential_init
CNN_mul_16s_16s_24_1_1
CNN_mac_muladd_16s_16s_24ns_24_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_3ns_10ns_10_1_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_3ns_9ns_9_1_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_4ns_8ns_8ns_11_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_4ns_7ns_7ns_10_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_5ns_7ns_7ns_11_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_5ns_6ns_6ns_10_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_6ns_6ns_6ns_11_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_urem_5ns_5ns_4_9_1
CNN_mul_5ns_7ns_11_1_1
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_16s_18ns_34_1_1
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_16s_12s_24_1_1
CNN_mac_muladd_16s_12s_24ns_24_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_out_Dense_RAM_AUTO_1R1W
CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W
CNN_OutConv0_RAM_AUTO_1R1W
CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W
CNN_OutConv1_RAM_AUTO_1R1W
CNN_OutPool0_RAM_AUTO_1R1W
CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W
CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W
CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W
CNN_OutPadConv5_RAM_AUTO_1R1W
CNN_OutPadConv6_RAM_AUTO_1R1W
CNN_OutPadConv7_RAM_AUTO_1R1W
CNN_OutPool3_RAM_AUTO_1R1W
CNN_OutGlobalAverPool1D_RAM_AUTO_1R1W
CNN_OutDense0_RAM_AUTO_1R1W
CNN_Pipeline_loop_for_channel_pad_0
CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0
CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1
CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1
CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0
CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2
CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2
CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3
CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3
CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1
CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4
CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4
CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5
CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5
CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2
CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6
CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6
CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7
CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7
CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3
CNN_Pipeline_VITIS_LOOP_93_1
CNN_Pipeline_loop_for_a_Dense_0
CNN_Pipeline_loop_for_a_Dense_1
CNN_Pipeline_loop_detect
CNN
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source F:/Vivado/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source F:/Vivado/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source F:/Vivado/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/top-io-be.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.compgen.dataonly.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pad_0.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_0.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_1.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN_Pipeline_loop_detect.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.constraint.tcl 
Execute     sc_get_clocks CNN 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to CNN
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=CNN
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.constraint.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.108 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -tool vivado -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-tool vivado -flow impl -rtl verilog'
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.constraint.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source F:/Vivado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/autopilot.rtl.models.tcl 
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/verilog/impl.bat
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix CNN_ TopModuleNoPrefix CNN TopModuleWithPrefix CNN' export_design_flow='impl' impl_dir='F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: impl processing xml
Execute     ap_part_info -quiet -data family -name xck26-sfvc784-2LV-c 
Command     ap_part_info done; 1.325 sec.
INFO-FLOW: DBG:PUTS:     writing export xml file: F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/report/verilog/export_impl.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode000001BF2AAB17F4' export_design_flow='impl' export_rpt='F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/report/verilog/export_impl.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_impl.rpt
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute     ap_part_info -quiet -data family -name xck26-sfvc784-2LV-c 
INFO-FLOW: DBG:PUTS:     writing export xml file: F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode000001BF2B006BEC' export_design_flow='syn' export_rpt='F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute     send_msg_by_id INFO @200-802@%s project2/export.dcp 
INFO: [HLS 200-802] Generated output file project2/export.dcp
Execute     source F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/.autopilot/db/CNN.tbgen.tcl 
Execute     send_msg_by_id INFO @200-802@%s project2/export.veo 
INFO: [HLS 200-802] Generated output file project2/export.veo
Command   export_design done; 1417.48 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 1417.5 seconds; current allocated memory: 12.387 MB.
Command ap_source done; 1424.36 sec.
Execute cleanup_all 
