# =======================================================================
# machine.py
# =======================================================================

from pydgin.debug import pad, pad_hex
from pydgin.machine import Machine
from pydgin.storage import RegisterFile
from pydgin.utils import r_uint


# -----------------------------------------------------------------------
# State
# -----------------------------------------------------------------------
class State(Machine):
    _virtualizable_ = ["pc", "num_insts", "N", "Z", "C", "V"]

    def __init__(self, memory, debug, reset_addr=0x400):
        Machine.__init__(
            self,
            memory,
            ArmRegisterFile(self, num_regs=16),
            debug,
            reset_addr=reset_addr,
        )
        self.rf[15] = self.pc

        # current program status register (CPSR)
        self.N = r_uint(0b0)  # Negative condition
        self.Z = r_uint(0b0)  # Zero condition
        self.C = r_uint(0b0)  # Carry condition
        self.V = r_uint(0b0)  # Overflow condition
        # self.J    = 0b0      # Jazelle state flag
        # self.I    = 0b0      # IRQ Interrupt Mask
        # self.F    = 0b0      # FIQ Interrupt Mask
        # self.T    = 0b0      # Thumb state flag
        # self.M    = 0b00000  # Processor Mode

        # processor modes:
        # 0b10000     usr
        # 0b10001     fiq
        # 0b10010     irq
        # 0b10011     svc (supervisor)
        # 0b10111     abt (abort)
        # 0b11011     und (undefined)
        # 0b11111     sys
        self.mode = r_uint(0b10000)

        # syscall stuff... TODO: should this be here?
        self.breakpoint = 0

    def fetch_pc(self):
        return self.pc

    def cpsr(self):
        return (
                (r_uint(self.N) << 31)
                | (r_uint(self.Z) << 30)
                | (r_uint(self.C) << 29)
                | (r_uint(self.V) << 28)
                | (r_uint(self.mode))
        )


# -----------------------------------------------------------------------
# ArmRegisterFile
# -----------------------------------------------------------------------
class ArmRegisterFile(RegisterFile):
    def __init__(self, state, num_regs=16):
        RegisterFile.__init__(self, constant_zero=False, num_regs=num_regs)
        self.state = state

    def __getitem__(self, idx):
        # special-case for idx = 15 which is the pc
        if self.debug.enabled("rf"):
            if idx == 15:
                rd_str = pad_hex(self.state.pc) + "+ 8"
            else:
                rd_str = pad_hex(self.regs[idx])

            print(":: RD.RF[%s] = %s" % (pad("%d" % idx, 2), rd_str))

        if idx == 15:
            return self.state.pc + 8
        else:
            return self.regs[idx]

    def __setitem__(self, idx, value):
        value = r_uint(value)
        if idx == 15:
            self.state.pc = value
            if self.debug.enabled("rf"):
                print(":: WR.RF[15] = %s" % (pad_hex(value)))
        else:
            self.regs[idx] = value
            if self.debug.enabled("rf"):
                print(":: WR.RF[%s] = %s" % (pad("%d" % idx, 2), pad_hex(value)))

    # we also print the status flags on print_regs
    def print_regs(self, per_row=6):
        RegisterFile.print_regs(self, per_row)
        print(
            "%s%s%s%s"
            % (
                "N" if self.state.N else "-",
                "Z" if self.state.Z else "-",
                "C" if self.state.C else "-",
                "V" if self.state.V else "-",
            )
        )
