###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        37536   # Number of WRITE/WRITEP commands
num_reads_done                 =       739384   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       575324   # Number of read row buffer hits
num_read_cmds                  =       739388   # Number of READ/READP commands
num_writes_done                =        37538   # Number of read requests issued
num_write_row_hits             =        20346   # Number of write row buffer hits
num_act_cmds                   =       181978   # Number of ACT commands
num_pre_cmds                   =       181951   # Number of PRE commands
num_ondemand_pres              =       158748   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9303917   # Cyles of rank active rank.0
rank_active_cycles.1           =      9021892   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       696083   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       978108   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       723901   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12153   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6153   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8706   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2346   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          963   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1103   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1694   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1317   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          441   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18165   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            6   # Write cmd latency (cycles)
write_latency[40-59]           =            8   # Write cmd latency (cycles)
write_latency[60-79]           =           40   # Write cmd latency (cycles)
write_latency[80-99]           =           62   # Write cmd latency (cycles)
write_latency[100-119]         =          112   # Write cmd latency (cycles)
write_latency[120-139]         =          160   # Write cmd latency (cycles)
write_latency[140-159]         =          243   # Write cmd latency (cycles)
write_latency[160-179]         =          342   # Write cmd latency (cycles)
write_latency[180-199]         =          570   # Write cmd latency (cycles)
write_latency[200-]            =        35993   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       262260   # Read request latency (cycles)
read_latency[40-59]            =        93144   # Read request latency (cycles)
read_latency[60-79]            =        94088   # Read request latency (cycles)
read_latency[80-99]            =        48550   # Read request latency (cycles)
read_latency[100-119]          =        37356   # Read request latency (cycles)
read_latency[120-139]          =        34515   # Read request latency (cycles)
read_latency[140-159]          =        24240   # Read request latency (cycles)
read_latency[160-179]          =        19163   # Read request latency (cycles)
read_latency[180-199]          =        16034   # Read request latency (cycles)
read_latency[200-]             =       110032   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   1.8738e+08   # Write energy
read_energy                    =  2.98121e+09   # Read energy
act_energy                     =  4.97892e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   3.3412e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.69492e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.80564e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.62966e+09   # Active standby energy rank.1
average_read_latency           =      116.687   # Average read request latency (cycles)
average_interarrival           =       12.871   # Average request interarrival latency (cycles)
total_energy                   =    1.661e+10   # Total energy (pJ)
average_power                  =         1661   # Average power (mW)
average_bandwidth              =      6.62973   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        41824   # Number of WRITE/WRITEP commands
num_reads_done                 =       810282   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       634650   # Number of read row buffer hits
num_read_cmds                  =       810280   # Number of READ/READP commands
num_writes_done                =        41829   # Number of read requests issued
num_write_row_hits             =        22603   # Number of write row buffer hits
num_act_cmds                   =       195716   # Number of ACT commands
num_pre_cmds                   =       195686   # Number of PRE commands
num_ondemand_pres              =       171791   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9146224   # Cyles of rank active rank.0
rank_active_cycles.1           =      9116330   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       853776   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       883670   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       800872   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11166   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5925   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8646   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2154   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          902   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1037   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1654   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1253   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          439   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18075   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            4   # Write cmd latency (cycles)
write_latency[40-59]           =            3   # Write cmd latency (cycles)
write_latency[60-79]           =           23   # Write cmd latency (cycles)
write_latency[80-99]           =           55   # Write cmd latency (cycles)
write_latency[100-119]         =           79   # Write cmd latency (cycles)
write_latency[120-139]         =          142   # Write cmd latency (cycles)
write_latency[140-159]         =          215   # Write cmd latency (cycles)
write_latency[160-179]         =          357   # Write cmd latency (cycles)
write_latency[180-199]         =          549   # Write cmd latency (cycles)
write_latency[200-]            =        40397   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       262063   # Read request latency (cycles)
read_latency[40-59]            =        98757   # Read request latency (cycles)
read_latency[60-79]            =       100111   # Read request latency (cycles)
read_latency[80-99]            =        53974   # Read request latency (cycles)
read_latency[100-119]          =        41918   # Read request latency (cycles)
read_latency[120-139]          =        37391   # Read request latency (cycles)
read_latency[140-159]          =        27347   # Read request latency (cycles)
read_latency[160-179]          =        22100   # Read request latency (cycles)
read_latency[180-199]          =        18528   # Read request latency (cycles)
read_latency[200-]             =       148087   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.08785e+08   # Write energy
read_energy                    =  3.26705e+09   # Read energy
act_energy                     =  5.35479e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.09812e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.24162e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.70724e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.68859e+09   # Active standby energy rank.1
average_read_latency           =      139.384   # Average read request latency (cycles)
average_interarrival           =      11.7354   # Average request interarrival latency (cycles)
total_energy                   =  1.69458e+10   # Total energy (pJ)
average_power                  =      1694.58   # Average power (mW)
average_bandwidth              =      7.27135   # Average bandwidth
