
*** Running vivado
    with args -log LMAC2_vc709_2015_4.vdi -applog -m64 -messageDb vivado.pb -mode batch -source LMAC2_vc709_2015_4.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source LMAC2_vc709_2015_4.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'C:/SUNNY2/LMAC2-vc709-2015-4/hardware/vivado/runs/LMAC2_vc709_2015_4.runs/br_sfifo_ip_4x32_synth_1/br_sfifo_ip_4x32.dcp' for cell 'network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/bfsof_sfifo/br_sfifo_ip_4x32'
INFO: [Project 1-454] Reading design checkpoint 'C:/SUNNY2/LMAC2-vc709-2015-4/hardware/vivado/runs/LMAC2_vc709_2015_4.runs/br_sfifo_ip_4x32_synth_1/br_sfifo_ip_4x32.dcp' for cell 'network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/rf_sfifo/br_sfifo_ip_4x32'
INFO: [Project 1-454] Reading design checkpoint 'C:/SUNNY2/LMAC2-vc709-2015-4/hardware/vivado/runs/LMAC2_vc709_2015_4.runs/pktctrl_fifo_ip_synth_1/pktctrl_fifo_ip.dcp' for cell 'network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/pktctrl_fifo/pktctrl_fifo_ip'
INFO: [Project 1-454] Reading design checkpoint 'C:/SUNNY2/LMAC2-vc709-2015-4/hardware/vivado/runs/LMAC2_vc709_2015_4.runs/rxfifo_ip_4Kx64_synth_1/rxfifo_ip_4Kx64.dcp' for cell 'network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64'
INFO: [Project 1-454] Reading design checkpoint 'C:/SUNNY2/LMAC2-vc709-2015-4/hardware/vivado/runs/LMAC2_vc709_2015_4.runs/ipcs_fifo_ip_synth_1/ipcs_fifo_ip.dcp' for cell 'network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip'
INFO: [Project 1-454] Reading design checkpoint 'C:/SUNNY2/LMAC2-vc709-2015-4/hardware/vivado/runs/LMAC2_vc709_2015_4.runs/gigerx_bcnt_fifo_ip_256x16_synth_1/gigerx_bcnt_fifo_ip_256x16.dcp' for cell 'network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_bcnt_fifo256x16/gigerx_bcnt_fifo_ip_256x16'
INFO: [Project 1-454] Reading design checkpoint 'C:/SUNNY2/LMAC2-vc709-2015-4/hardware/vivado/runs/LMAC2_vc709_2015_4.runs/gigerx_fifo_ip_256x8_synth_1/gigerx_fifo_ip_256x8.dcp' for cell 'network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_fifo256x8/gigerx_fifo_ip_256x8'
INFO: [Project 1-454] Reading design checkpoint 'C:/SUNNY2/LMAC2-vc709-2015-4/hardware/vivado/runs/LMAC2_vc709_2015_4.runs/gigerx_fifo_ip_256x64_synth_1/gigerx_fifo_ip_256x64.dcp' for cell 'network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_fifo256x64_2clk/gigerx_fifo_ip_256x64'
INFO: [Project 1-454] Reading design checkpoint 'C:/SUNNY2/LMAC2-vc709-2015-4/hardware/vivado/runs/LMAC2_vc709_2015_4.runs/txfifo_ip_1024x64_synth_1/txfifo_ip_1024x64.dcp' for cell 'network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/txfifo_ip_1024x64'
INFO: [Netlist 29-17] Analyzing 364 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7vx690tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/SUNNY2/LMAC2-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xdc] for cell 'network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/SUNNY2/LMAC2-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xdc:70]
all_fanout: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1403.445 ; gain = 699.813
Finished Parsing XDC File [c:/SUNNY2/LMAC2-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xdc] for cell 'network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [c:/SUNNY2/LMAC2-vc709-2015-4/hardware/vivado/runs/LMAC2_vc709_2015_4.srcs/sources_1/ip/br_sfifo_ip_4x32/br_sfifo_ip_4x32/br_sfifo_ip_4x32.xdc] for cell 'network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/bfsof_sfifo/br_sfifo_ip_4x32/U0'
Finished Parsing XDC File [c:/SUNNY2/LMAC2-vc709-2015-4/hardware/vivado/runs/LMAC2_vc709_2015_4.srcs/sources_1/ip/br_sfifo_ip_4x32/br_sfifo_ip_4x32/br_sfifo_ip_4x32.xdc] for cell 'network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/bfsof_sfifo/br_sfifo_ip_4x32/U0'
Parsing XDC File [c:/SUNNY2/LMAC2-vc709-2015-4/hardware/vivado/runs/LMAC2_vc709_2015_4.srcs/sources_1/ip/br_sfifo_ip_4x32/br_sfifo_ip_4x32/br_sfifo_ip_4x32.xdc] for cell 'network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/rf_sfifo/br_sfifo_ip_4x32/U0'
Finished Parsing XDC File [c:/SUNNY2/LMAC2-vc709-2015-4/hardware/vivado/runs/LMAC2_vc709_2015_4.srcs/sources_1/ip/br_sfifo_ip_4x32/br_sfifo_ip_4x32/br_sfifo_ip_4x32.xdc] for cell 'network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/rf_sfifo/br_sfifo_ip_4x32/U0'
Parsing XDC File [c:/SUNNY2/LMAC2-vc709-2015-4/hardware/vivado/runs/LMAC2_vc709_2015_4.srcs/sources_1/ip/pktctrl_fifo_ip/pktctrl_fifo_ip/pktctrl_fifo_ip.xdc] for cell 'network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/pktctrl_fifo/pktctrl_fifo_ip/U0'
Finished Parsing XDC File [c:/SUNNY2/LMAC2-vc709-2015-4/hardware/vivado/runs/LMAC2_vc709_2015_4.srcs/sources_1/ip/pktctrl_fifo_ip/pktctrl_fifo_ip/pktctrl_fifo_ip.xdc] for cell 'network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/pktctrl_fifo/pktctrl_fifo_ip/U0'
Parsing XDC File [c:/SUNNY2/LMAC2-vc709-2015-4/hardware/vivado/runs/LMAC2_vc709_2015_4.srcs/sources_1/ip/rxfifo_ip_4Kx64/rxfifo_ip_4Kx64/rxfifo_ip_4Kx64.xdc] for cell 'network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0'
Finished Parsing XDC File [c:/SUNNY2/LMAC2-vc709-2015-4/hardware/vivado/runs/LMAC2_vc709_2015_4.srcs/sources_1/ip/rxfifo_ip_4Kx64/rxfifo_ip_4Kx64/rxfifo_ip_4Kx64.xdc] for cell 'network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0'
Parsing XDC File [c:/SUNNY2/LMAC2-vc709-2015-4/hardware/vivado/runs/LMAC2_vc709_2015_4.srcs/sources_1/ip/ipcs_fifo_ip/ipcs_fifo_ip/ipcs_fifo_ip.xdc] for cell 'network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0'
Finished Parsing XDC File [c:/SUNNY2/LMAC2-vc709-2015-4/hardware/vivado/runs/LMAC2_vc709_2015_4.srcs/sources_1/ip/ipcs_fifo_ip/ipcs_fifo_ip/ipcs_fifo_ip.xdc] for cell 'network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0'
Parsing XDC File [c:/SUNNY2/LMAC2-vc709-2015-4/hardware/vivado/runs/LMAC2_vc709_2015_4.srcs/sources_1/ip/gigerx_bcnt_fifo_ip_256x16/gigerx_bcnt_fifo_ip_256x16/gigerx_bcnt_fifo_ip_256x16.xdc] for cell 'network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_bcnt_fifo256x16/gigerx_bcnt_fifo_ip_256x16/U0'
Finished Parsing XDC File [c:/SUNNY2/LMAC2-vc709-2015-4/hardware/vivado/runs/LMAC2_vc709_2015_4.srcs/sources_1/ip/gigerx_bcnt_fifo_ip_256x16/gigerx_bcnt_fifo_ip_256x16/gigerx_bcnt_fifo_ip_256x16.xdc] for cell 'network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_bcnt_fifo256x16/gigerx_bcnt_fifo_ip_256x16/U0'
Parsing XDC File [c:/SUNNY2/LMAC2-vc709-2015-4/hardware/vivado/runs/LMAC2_vc709_2015_4.srcs/sources_1/ip/gigerx_fifo_ip_256x8/gigerx_fifo_ip_256x8/gigerx_fifo_ip_256x8.xdc] for cell 'network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0'
Finished Parsing XDC File [c:/SUNNY2/LMAC2-vc709-2015-4/hardware/vivado/runs/LMAC2_vc709_2015_4.srcs/sources_1/ip/gigerx_fifo_ip_256x8/gigerx_fifo_ip_256x8/gigerx_fifo_ip_256x8.xdc] for cell 'network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0'
Parsing XDC File [c:/SUNNY2/LMAC2-vc709-2015-4/hardware/vivado/runs/LMAC2_vc709_2015_4.srcs/sources_1/ip/gigerx_fifo_ip_256x64/gigerx_fifo_ip_256x64/gigerx_fifo_ip_256x64.xdc] for cell 'network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_fifo256x64_2clk/gigerx_fifo_ip_256x64/U0'
Finished Parsing XDC File [c:/SUNNY2/LMAC2-vc709-2015-4/hardware/vivado/runs/LMAC2_vc709_2015_4.srcs/sources_1/ip/gigerx_fifo_ip_256x64/gigerx_fifo_ip_256x64/gigerx_fifo_ip_256x64.xdc] for cell 'network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/rx_5g/gigerx_fifo256x64_2clk/gigerx_fifo_ip_256x64/U0'
Parsing XDC File [c:/SUNNY2/LMAC2-vc709-2015-4/hardware/vivado/runs/LMAC2_vc709_2015_4.srcs/sources_1/ip/txfifo_ip_1024x64/txfifo_ip_1024x64/txfifo_ip_1024x64.xdc] for cell 'network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/txfifo_ip_1024x64/U0'
Finished Parsing XDC File [c:/SUNNY2/LMAC2-vc709-2015-4/hardware/vivado/runs/LMAC2_vc709_2015_4.srcs/sources_1/ip/txfifo_ip_1024x64/txfifo_ip_1024x64/txfifo_ip_1024x64.xdc] for cell 'network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/txfifo_ip_1024x64/U0'
Parsing XDC File [C:/SUNNY2/LMAC2-vc709-2015-4/hardware/sources/constraints/v7_LMAC2_xgemac_xphy.xdc]
Finished Parsing XDC File [C:/SUNNY2/LMAC2-vc709-2015-4/hardware/sources/constraints/v7_LMAC2_xgemac_xphy.xdc]
Parsing XDC File [C:/SUNNY2/LMAC2-vc709-2015-4/hardware/sources/constraints/v7_LMAC2_base.xdc]
Finished Parsing XDC File [C:/SUNNY2/LMAC2-vc709-2015-4/hardware/sources/constraints/v7_LMAC2_base.xdc]
Parsing XDC File [C:/SUNNY2/LMAC2-vc709-2015-4/hardware/sources/constraints/v7_LMAC2_bit_rev1_0.xdc]
Finished Parsing XDC File [C:/SUNNY2/LMAC2-vc709-2015-4/hardware/sources/constraints/v7_LMAC2_bit_rev1_0.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/SUNNY2/LMAC2-vc709-2015-4/hardware/vivado/runs/LMAC2_vc709_2015_4.runs/br_sfifo_ip_4x32_synth_1/br_sfifo_ip_4x32.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/SUNNY2/LMAC2-vc709-2015-4/hardware/vivado/runs/LMAC2_vc709_2015_4.runs/br_sfifo_ip_4x32_synth_1/br_sfifo_ip_4x32.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/SUNNY2/LMAC2-vc709-2015-4/hardware/vivado/runs/LMAC2_vc709_2015_4.runs/pktctrl_fifo_ip_synth_1/pktctrl_fifo_ip.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/SUNNY2/LMAC2-vc709-2015-4/hardware/vivado/runs/LMAC2_vc709_2015_4.runs/rxfifo_ip_4Kx64_synth_1/rxfifo_ip_4Kx64.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/SUNNY2/LMAC2-vc709-2015-4/hardware/vivado/runs/LMAC2_vc709_2015_4.runs/ipcs_fifo_ip_synth_1/ipcs_fifo_ip.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/SUNNY2/LMAC2-vc709-2015-4/hardware/vivado/runs/LMAC2_vc709_2015_4.runs/gigerx_bcnt_fifo_ip_256x16_synth_1/gigerx_bcnt_fifo_ip_256x16.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/SUNNY2/LMAC2-vc709-2015-4/hardware/vivado/runs/LMAC2_vc709_2015_4.runs/gigerx_fifo_ip_256x8_synth_1/gigerx_fifo_ip_256x8.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/SUNNY2/LMAC2-vc709-2015-4/hardware/vivado/runs/LMAC2_vc709_2015_4.runs/gigerx_fifo_ip_256x64_synth_1/gigerx_fifo_ip_256x64.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/SUNNY2/LMAC2-vc709-2015-4/hardware/vivado/runs/LMAC2_vc709_2015_4.runs/txfifo_ip_1024x64_synth_1/txfifo_ip_1024x64.dcp'
Parsing XDC File [c:/SUNNY2/LMAC2-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_clocks.xdc] for cell 'network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst'
Finished Parsing XDC File [c:/SUNNY2/LMAC2-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_clocks.xdc] for cell 'network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 79 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 47 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 28 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances

link_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1407.465 ; gain = 1192.918
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Implementation license expires in 16 day(s)
INFO: [Common 17-1223] The version limit for your license is '2016.12' and will expire in -19 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 1407.465 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: f9719389

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 6 inverter(s) to 55 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: dc1b8665

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.854 . Memory (MB): peak = 1407.465 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 39 cells.
Phase 2 Constant Propagation | Checksum: 71f477b4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1407.465 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1952 unconnected nets.
INFO: [Opt 31-11] Eliminated 760 unconnected cells.
Phase 3 Sweep | Checksum: 201ab1db9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1407.465 ; gain = 0.000

Phase 4 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 4 Constant Propagation | Checksum: 1aec6d5ef

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1407.465 ; gain = 0.000

Phase 5 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 5 Sweep | Checksum: 18049bd9a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1407.465 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1407.465 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 18049bd9a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1407.465 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 10 BRAM(s) out of a total of 15 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 10 newly gated: 0 Total Ports: 30
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: ee3d126b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1602.168 ; gain = 0.000
Ending Power Optimization Task | Checksum: ee3d126b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1602.168 ; gain = 194.703
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1602.168 ; gain = 194.703
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1602.168 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/SUNNY2/LMAC2-vc709-2015-4/hardware/vivado/runs/LMAC2_vc709_2015_4.runs/impl_1/LMAC2_vc709_2015_4_drc_opted.rpt.
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Implementation license expires in 16 day(s)
INFO: [Common 17-1223] The version limit for your license is '2016.12' and will expire in -19 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PORTPROP-2) selectio_diff_term - The port clk_ref_n has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL15 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC 23-20] Rule violation (PORTPROP-2) selectio_diff_term - The port clk_ref_p has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL15 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1602.168 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 39153bcd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1602.168 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 39153bcd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 39153bcd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: a322700e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1602.168 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14729885b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1fd650925

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1602.168 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: 1ca315deb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1602.168 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: 1ca315deb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1ca315deb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1602.168 ; gain = 0.000
Phase 1.3 Constrain Clocks/Macros | Checksum: 1ca315deb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1602.168 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1ca315deb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 183d479ef

Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 183d479ef

Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16f635635

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17870c358

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 17870c358

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1772e5016

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1772e5016

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 10517d2e3

Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 1602.168 ; gain = 0.000
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 10517d2e3

Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 10517d2e3

Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 10517d2e3

Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 1602.168 ; gain = 0.000
Phase 3.7 Small Shape Detail Placement | Checksum: 10517d2e3

Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 12c80df91

Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 1602.168 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 12c80df91

Time (s): cpu = 00:00:48 ; elapsed = 00:00:31 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 1d1efcde6

Time (s): cpu = 00:00:50 ; elapsed = 00:00:33 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 1d1efcde6

Time (s): cpu = 00:00:50 ; elapsed = 00:00:33 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 1d1efcde6

Time (s): cpu = 00:00:50 ; elapsed = 00:00:33 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 134a9df56

Time (s): cpu = 00:00:50 ; elapsed = 00:00:33 . Memory (MB): peak = 1602.168 ; gain = 0.000
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 134a9df56

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 1602.168 ; gain = 0.000
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 134a9df56

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 4.1.3.2 Post Placement Timing Optimization

Phase 4.1.3.2.1 Restore Best Placement
Phase 4.1.3.2.1 Restore Best Placement | Checksum: 121ab4173

Time (s): cpu = 00:01:01 ; elapsed = 00:00:44 . Memory (MB): peak = 1602.168 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.493. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 121ab4173

Time (s): cpu = 00:01:01 ; elapsed = 00:00:44 . Memory (MB): peak = 1602.168 ; gain = 0.000
Phase 4.1.3 Post Placement Optimization | Checksum: 121ab4173

Time (s): cpu = 00:01:01 ; elapsed = 00:00:44 . Memory (MB): peak = 1602.168 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 121ab4173

Time (s): cpu = 00:01:01 ; elapsed = 00:00:44 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 121ab4173

Time (s): cpu = 00:01:01 ; elapsed = 00:00:44 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 121ab4173

Time (s): cpu = 00:01:01 ; elapsed = 00:00:44 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 121ab4173

Time (s): cpu = 00:01:01 ; elapsed = 00:00:44 . Memory (MB): peak = 1602.168 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 121ab4173

Time (s): cpu = 00:01:01 ; elapsed = 00:00:44 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1ec07bcde

Time (s): cpu = 00:01:01 ; elapsed = 00:00:44 . Memory (MB): peak = 1602.168 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ec07bcde

Time (s): cpu = 00:01:02 ; elapsed = 00:00:44 . Memory (MB): peak = 1602.168 ; gain = 0.000
Ending Placer Task | Checksum: 1a8dc7e62

Time (s): cpu = 00:01:02 ; elapsed = 00:00:44 . Memory (MB): peak = 1602.168 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:04 ; elapsed = 00:00:46 . Memory (MB): peak = 1602.168 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1602.168 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.192 . Memory (MB): peak = 1602.168 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 1602.168 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1602.168 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Implementation license expires in 16 day(s)
INFO: [Common 17-1223] The version limit for your license is '2016.12' and will expire in -19 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 161d56d32

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1602.168 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1602.168 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.493 | TNS=0.000 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 2 Fanout Optimization | Checksum: 161d56d32

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 3 Placement Based Optimization | Checksum: 161d56d32

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 4 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 4 Rewire | Checksum: 161d56d32

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 5 Critical Cell Optimization | Checksum: 161d56d32

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 6 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 6 Fanout Optimization | Checksum: 161d56d32

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 7 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 7 Placement Based Optimization | Checksum: 161d56d32

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 8 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 8 Rewire | Checksum: 161d56d32

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 9 Critical Cell Optimization | Checksum: 161d56d32

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 10 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 10 Fanout Optimization | Checksum: 161d56d32

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 11 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 11 Placement Based Optimization | Checksum: 161d56d32

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 12 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 12 Rewire | Checksum: 161d56d32

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 13 Critical Cell Optimization | Checksum: 161d56d32

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 14 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 14 DSP Register Optimization | Checksum: 161d56d32

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 15 BRAM Register Optimization | Checksum: 161d56d32

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 16 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 16 Shift Register Optimization | Checksum: 161d56d32

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 17 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 17 DSP Register Optimization | Checksum: 161d56d32

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 18 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 18 BRAM Register Optimization | Checksum: 161d56d32

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 19 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 19 Shift Register Optimization | Checksum: 161d56d32

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 20 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 20 Critical Pin Optimization | Checksum: 161d56d32

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 21 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net network_path_inst_0/LMAC_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/tx_mac10g_crc32x64/SS[0]. Replicated 5 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 1 net. Created 5 new instances.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.493 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1602.168 ; gain = 0.000
Phase 21 Very High Fanout Optimization | Checksum: 1276bc78a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1602.168 ; gain = 0.000

Phase 22 BRAM Enable Optimization
Phase 22 BRAM Enable Optimization | Checksum: 1276bc78a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1602.168 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1602.168 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.493 | TNS=0.000 |
Ending Physical Synthesis Task | Checksum: 1ef6b043a
----- Checksum: : 1b7e7bf00 : 3783453a 

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1602.168 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1602.168 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1602.168 ; gain = 0.000
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Implementation license expires in 16 day(s)
INFO: [Common 17-1223] The version limit for your license is '2016.12' and will expire in -19 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PORTPROP-2) selectio_diff_term - The port clk_ref_n has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL15 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC 23-20] Rule violation (PORTPROP-2) selectio_diff_term - The port clk_ref_p has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL15 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: bc29a806 ConstDB: 0 ShapeSum: d035457a RouteDB: 3783453a

Phase 1 Build RT Design
Using Offlined NodeGraph Builder
Phase 1 Build RT Design | Checksum: b7c3dea1

Time (s): cpu = 00:01:15 ; elapsed = 00:00:46 . Memory (MB): peak = 1944.375 ; gain = 342.207

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b7c3dea1

Time (s): cpu = 00:01:15 ; elapsed = 00:00:46 . Memory (MB): peak = 1944.375 ; gain = 342.207

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: b7c3dea1

Time (s): cpu = 00:01:15 ; elapsed = 00:00:46 . Memory (MB): peak = 1950.844 ; gain = 348.676
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: f154d350

Time (s): cpu = 00:01:21 ; elapsed = 00:00:51 . Memory (MB): peak = 1993.566 ; gain = 391.398
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.559  | TNS=0.000  | WHS=-0.400 | THS=-524.796|

Phase 2 Router Initialization | Checksum: 1d8e06666

Time (s): cpu = 00:01:24 ; elapsed = 00:00:52 . Memory (MB): peak = 1993.566 ; gain = 391.398

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 262684558

Time (s): cpu = 00:01:28 ; elapsed = 00:00:54 . Memory (MB): peak = 1993.566 ; gain = 391.398

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1043
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 172d0a59f

Time (s): cpu = 00:01:34 ; elapsed = 00:00:58 . Memory (MB): peak = 1993.566 ; gain = 391.398
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.180  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 130e9782f

Time (s): cpu = 00:01:34 ; elapsed = 00:00:58 . Memory (MB): peak = 1993.566 ; gain = 391.398
Phase 4 Rip-up And Reroute | Checksum: 130e9782f

Time (s): cpu = 00:01:34 ; elapsed = 00:00:58 . Memory (MB): peak = 1993.566 ; gain = 391.398

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 15a51d8d5

Time (s): cpu = 00:01:35 ; elapsed = 00:00:59 . Memory (MB): peak = 1993.566 ; gain = 391.398
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.208  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 15a51d8d5

Time (s): cpu = 00:01:35 ; elapsed = 00:00:59 . Memory (MB): peak = 1993.566 ; gain = 391.398

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15a51d8d5

Time (s): cpu = 00:01:35 ; elapsed = 00:00:59 . Memory (MB): peak = 1993.566 ; gain = 391.398
Phase 5 Delay and Skew Optimization | Checksum: 15a51d8d5

Time (s): cpu = 00:01:35 ; elapsed = 00:00:59 . Memory (MB): peak = 1993.566 ; gain = 391.398

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 108e6583b

Time (s): cpu = 00:01:36 ; elapsed = 00:00:59 . Memory (MB): peak = 1993.566 ; gain = 391.398
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.208  | TNS=0.000  | WHS=0.049  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 101b60af6

Time (s): cpu = 00:01:36 ; elapsed = 00:01:00 . Memory (MB): peak = 1993.566 ; gain = 391.398

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: e90d8b68

Time (s): cpu = 00:01:38 ; elapsed = 00:01:00 . Memory (MB): peak = 1993.566 ; gain = 391.398
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.208  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: e90d8b68

Time (s): cpu = 00:01:38 ; elapsed = 00:01:01 . Memory (MB): peak = 1993.566 ; gain = 391.398

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.217571 %
  Global Horizontal Routing Utilization  = 0.281014 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: e90d8b68

Time (s): cpu = 00:01:38 ; elapsed = 00:01:01 . Memory (MB): peak = 1993.566 ; gain = 391.398

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: e90d8b68

Time (s): cpu = 00:01:38 ; elapsed = 00:01:01 . Memory (MB): peak = 1993.566 ; gain = 391.398

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: fedd803c

Time (s): cpu = 00:01:39 ; elapsed = 00:01:01 . Memory (MB): peak = 1993.566 ; gain = 391.398

Phase 11 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.214  | TNS=0.000  | WHS=0.051  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 11 Post Router Timing | Checksum: 108b471fc

Time (s): cpu = 00:01:43 ; elapsed = 00:01:04 . Memory (MB): peak = 1993.566 ; gain = 391.398
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:43 ; elapsed = 00:01:04 . Memory (MB): peak = 1993.566 ; gain = 391.398

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
121 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:45 ; elapsed = 00:01:05 . Memory (MB): peak = 1993.566 ; gain = 391.398
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1993.566 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/SUNNY2/LMAC2-vc709-2015-4/hardware/vivado/runs/LMAC2_vc709_2015_4.runs/impl_1/LMAC2_vc709_2015_4_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Implementation license expires in 16 day(s)
INFO: [Common 17-1223] The version limit for your license is '2016.12' and will expire in -19 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
WARNING: [Vivado 12-1790] Evaluation License Warning: This design contains one or more evaluation cores that will cease to function after a certain period of time. This design should NOT be used in production systems.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PORTPROP-2) selectio_diff_term - The port clk_ref_n has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL15 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC 23-20] Rule violation (PORTPROP-2) selectio_diff_term - The port clk_ref_p has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL15 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 201940864 bits.
Writing bitstream ./LMAC2_vc709_2015_4.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:01:48 ; elapsed = 00:01:48 . Memory (MB): peak = 2001.297 ; gain = 7.730
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file LMAC2_vc709_2015_4.hwdef
INFO: [Common 17-206] Exiting Vivado at Thu Jan 19 09:40:18 2017...
