
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000006  00800100  000018f4  00001988  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000018f4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000058e  00800106  00800106  0000198e  2**0
                  ALLOC
  3 .stab         00000a74  00000000  00000000  00001990  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000037  00000000  00000000  00002404  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000080  00000000  00000000  0000243b  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 0000082d  00000000  00000000  000024bb  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000199c  00000000  00000000  00002ce8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000505  00000000  00000000  00004684  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000012cd  00000000  00000000  00004b89  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000530  00000000  00000000  00005e58  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000970  00000000  00000000  00006388  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000006c0  00000000  00000000  00006cf8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000000c0  00000000  00000000  000073b8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 45 00 	jmp	0x8a	; 0x8a <__ctors_end>
       4:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
       8:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
       c:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      10:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      14:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      18:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      1c:	0c 94 d6 06 	jmp	0xdac	; 0xdac <__vector_7>
      20:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      24:	0c 94 c7 07 	jmp	0xf8e	; 0xf8e <__vector_9>
      28:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      2c:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      30:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      34:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      38:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      3c:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      40:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      44:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      48:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      4c:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      50:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      54:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      58:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      5c:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      60:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      64:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      68:	00 00       	nop
      6a:	00 00       	nop
      6c:	00 00       	nop
      6e:	00 00       	nop
      70:	00 00       	nop
      72:	00 00       	nop
      74:	27 c0       	rjmp	.+78     	; 0xc4 <__bad_interrupt>
      76:	9a c6       	rjmp	.+3380   	; 0xdac <__vector_7>
      78:	25 c0       	rjmp	.+74     	; 0xc4 <__bad_interrupt>
      7a:	89 c7       	rjmp	.+3858   	; 0xf8e <__vector_9>
      7c:	00 00       	nop
      7e:	00 00       	nop
      80:	00 00       	nop
      82:	00 00       	nop
      84:	00 00       	nop
      86:	00 00       	nop
      88:	1d c0       	rjmp	.+58     	; 0xc4 <__bad_interrupt>

0000008a <__ctors_end>:
      8a:	11 24       	eor	r1, r1
      8c:	1f be       	out	0x3f, r1	; 63
      8e:	cf ef       	ldi	r28, 0xFF	; 255
      90:	d8 e0       	ldi	r29, 0x08	; 8
      92:	de bf       	out	0x3e, r29	; 62
      94:	cd bf       	out	0x3d, r28	; 61

00000096 <__do_copy_data>:
      96:	11 e0       	ldi	r17, 0x01	; 1
      98:	a0 e0       	ldi	r26, 0x00	; 0
      9a:	b1 e0       	ldi	r27, 0x01	; 1
      9c:	e4 ef       	ldi	r30, 0xF4	; 244
      9e:	f8 e1       	ldi	r31, 0x18	; 24
      a0:	02 c0       	rjmp	.+4      	; 0xa6 <.do_copy_data_start>

000000a2 <.do_copy_data_loop>:
      a2:	05 90       	lpm	r0, Z+
      a4:	0d 92       	st	X+, r0

000000a6 <.do_copy_data_start>:
      a6:	a6 30       	cpi	r26, 0x06	; 6
      a8:	b1 07       	cpc	r27, r17
      aa:	d9 f7       	brne	.-10     	; 0xa2 <.do_copy_data_loop>

000000ac <__do_clear_bss>:
      ac:	16 e0       	ldi	r17, 0x06	; 6
      ae:	a6 e0       	ldi	r26, 0x06	; 6
      b0:	b1 e0       	ldi	r27, 0x01	; 1
      b2:	01 c0       	rjmp	.+2      	; 0xb6 <.do_clear_bss_start>

000000b4 <.do_clear_bss_loop>:
      b4:	1d 92       	st	X+, r1

000000b6 <.do_clear_bss_start>:
      b6:	a4 39       	cpi	r26, 0x94	; 148
      b8:	b1 07       	cpc	r27, r17
      ba:	e1 f7       	brne	.-8      	; 0xb4 <.do_clear_bss_loop>
      bc:	0e 94 64 00 	call	0xc8	; 0xc8 <main>
      c0:	0c 94 78 0c 	jmp	0x18f0	; 0x18f0 <_exit>

000000c4 <__bad_interrupt>:
      c4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000c8 <main>:


int main(void) 
{
    
	Kernel_Init();
      c8:	0e 94 42 0a 	call	0x1484	; 0x1484 <Kernel_Init>

	Kernel_Task_Create(Task_RGB_LED,  5);
      cc:	82 ea       	ldi	r24, 0xA2	; 162
      ce:	90 e0       	ldi	r25, 0x00	; 0
      d0:	65 e0       	ldi	r22, 0x05	; 5
      d2:	0e 94 00 09 	call	0x1200	; 0x1200 <Kernel_Task_Create>
	Kernel_Task_Create(Task_Vin_Sense,  1);
      d6:	8d eb       	ldi	r24, 0xBD	; 189
      d8:	90 e0       	ldi	r25, 0x00	; 0
      da:	61 e0       	ldi	r22, 0x01	; 1
      dc:	0e 94 00 09 	call	0x1200	; 0x1200 <Kernel_Task_Create>
	Kernel_Task_Create(Task_Radio,  2);
      e0:	86 eb       	ldi	r24, 0xB6	; 182
      e2:	90 e0       	ldi	r25, 0x00	; 0
      e4:	62 e0       	ldi	r22, 0x02	; 2
      e6:	0e 94 00 09 	call	0x1200	; 0x1200 <Kernel_Task_Create>
	Kernel_Task_Create(Task_Sensor,  3);
      ea:	8b e9       	ldi	r24, 0x9B	; 155
      ec:	90 e0       	ldi	r25, 0x00	; 0
      ee:	63 e0       	ldi	r22, 0x03	; 3
      f0:	0e 94 00 09 	call	0x1200	; 0x1200 <Kernel_Task_Create>
	//Kernel_Task_Create(Tasks_Task5,  0);
	//Kernel_Task_Create(Tasks_Task6,  6);
	//Kernel_Task_Create(Tasks_Task7,  4);
	//Kernel_Task_Create(Tasks_Task8,  8);
	//Kernel_Task_Create(Tasks_Task9,  7);
	Kernel_PreSleep_Hook(Tasks_Disable_Peripherals);
      f4:	81 e8       	ldi	r24, 0x81	; 129
      f6:	90 e0       	ldi	r25, 0x00	; 0
      f8:	0e 94 29 0c 	call	0x1852	; 0x1852 <Kernel_PreSleep_Hook>
	
	Kernel_Start_Tasks();
      fc:	0e 94 78 09 	call	0x12f0	; 0x12f0 <Kernel_Start_Tasks>
     100:	ff cf       	rjmp	.-2      	; 0x100 <main+0x38>

00000102 <Tasks_Disable_Peripherals>:
#include "tasks.h"

void Tasks_Disable_Peripherals(void)
{
    
}
     102:	08 95       	ret

00000104 <Tasks_Task9>:
void Tasks_Task9(void){
  
  
  while(1){
    
    Kernel_Task_Sleep(7000/KER_TICK_TIME);
     104:	86 e4       	ldi	r24, 0x46	; 70
     106:	90 e0       	ldi	r25, 0x00	; 0
     108:	0e 94 87 0a 	call	0x150e	; 0x150e <Kernel_Task_Sleep>
     10c:	fb cf       	rjmp	.-10     	; 0x104 <Tasks_Task9>

0000010e <Tasks_Task8>:
  
  
  while(1){
    
    
    Kernel_Task_Sleep(7000/KER_TICK_TIME);
     10e:	86 e4       	ldi	r24, 0x46	; 70
     110:	90 e0       	ldi	r25, 0x00	; 0
     112:	0e 94 87 0a 	call	0x150e	; 0x150e <Kernel_Task_Sleep>
     116:	fb cf       	rjmp	.-10     	; 0x10e <Tasks_Task8>

00000118 <Tasks_Task7>:
  
  
  while(1){

    
    Kernel_Task_Sleep(7000/KER_TICK_TIME);
     118:	86 e4       	ldi	r24, 0x46	; 70
     11a:	90 e0       	ldi	r25, 0x00	; 0
     11c:	0e 94 87 0a 	call	0x150e	; 0x150e <Kernel_Task_Sleep>
     120:	fb cf       	rjmp	.-10     	; 0x118 <Tasks_Task7>

00000122 <Tasks_Task6>:
  
  
  while(1){

    
    Kernel_Task_Sleep(7000/KER_TICK_TIME);
     122:	86 e4       	ldi	r24, 0x46	; 70
     124:	90 e0       	ldi	r25, 0x00	; 0
     126:	0e 94 87 0a 	call	0x150e	; 0x150e <Kernel_Task_Sleep>
     12a:	fb cf       	rjmp	.-10     	; 0x122 <Tasks_Task6>

0000012c <Tasks_Task5>:

void Tasks_Task5(void){
  
  while(1){
    
    Kernel_Task_Sleep(7000/KER_TICK_TIME);
     12c:	86 e4       	ldi	r24, 0x46	; 70
     12e:	90 e0       	ldi	r25, 0x00	; 0
     130:	0e 94 87 0a 	call	0x150e	; 0x150e <Kernel_Task_Sleep>
     134:	fb cf       	rjmp	.-10     	; 0x12c <Tasks_Task5>

00000136 <Task_Sensor>:
}

void Task_Sensor(void){
  
  //Init and Disable SenswEn
  DDRD  |= (1<<3);
     136:	53 9a       	sbi	0x0a, 3	; 10
  PORTD |= (1<<3);
     138:	5b 9a       	sbi	0x0b, 3	; 11
  
  while(1){

    
    Kernel_Task_Sleep(3000/KER_TICK_TIME);
     13a:	8e e1       	ldi	r24, 0x1E	; 30
     13c:	90 e0       	ldi	r25, 0x00	; 0
     13e:	0e 94 87 0a 	call	0x150e	; 0x150e <Kernel_Task_Sleep>
     142:	fb cf       	rjmp	.-10     	; 0x13a <Task_Sensor+0x4>

00000144 <Task_RGB_LED>:
{
    
}

void Task_RGB_LED(void)
{
     144:	cf 93       	push	r28
     146:	df 93       	push	r29
    //Red, Green, Blue
    DDRD |= (1<<5)|(1<<6)|(1<<7);
     148:	8a b1       	in	r24, 0x0a	; 10
     14a:	80 6e       	ori	r24, 0xE0	; 224
     14c:	8a b9       	out	0x0a, r24	; 10
    PORTD|= (1<<5)|(1<<6)|(1<<7);
     14e:	8b b1       	in	r24, 0x0b	; 11
     150:	80 6e       	ori	r24, 0xE0	; 224
     152:	8b b9       	out	0x0b, r24	; 11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     154:	c0 ea       	ldi	r28, 0xA0	; 160
     156:	df e0       	ldi	r29, 0x0F	; 15
  
    while(1)
    {
        PORTD &=~ (1<<6);
     158:	5e 98       	cbi	0x0b, 6	; 11
     15a:	ce 01       	movw	r24, r28
     15c:	01 97       	sbiw	r24, 0x01	; 1
     15e:	f1 f7       	brne	.-4      	; 0x15c <Task_RGB_LED+0x18>
        _delay_ms(2);
        PORTD |=  (1<<6);
     160:	5e 9a       	sbi	0x0b, 6	; 11
        Kernel_Task_Sleep(3000/KER_TICK_TIME);
     162:	8e e1       	ldi	r24, 0x1E	; 30
     164:	90 e0       	ldi	r25, 0x00	; 0
     166:	0e 94 87 0a 	call	0x150e	; 0x150e <Kernel_Task_Sleep>
     16a:	f6 cf       	rjmp	.-20     	; 0x158 <Task_RGB_LED+0x14>

0000016c <Task_Radio>:
  }
}

void Task_Radio(void){
  
  nRF24L01P_Init();
     16c:	0e 94 ec 05 	call	0xbd8	; 0xbd8 <nRF24L01P_Init>
  
  while(1){

    
    Kernel_Task_Sleep(3000/KER_TICK_TIME);
     170:	8e e1       	ldi	r24, 0x1E	; 30
     172:	90 e0       	ldi	r25, 0x00	; 0
     174:	0e 94 87 0a 	call	0x150e	; 0x150e <Kernel_Task_Sleep>
     178:	fb cf       	rjmp	.-10     	; 0x170 <Task_Radio+0x4>

0000017a <Task_Vin_Sense>:
}

void Task_Vin_Sense(void){
  
  //Init and Disable Vinsense
  DDRD  |= (1<<2);
     17a:	52 9a       	sbi	0x0a, 2	; 10
  PORTD &=~(1<<2);
     17c:	5a 98       	cbi	0x0b, 2	; 11

  while(1){
    
    Peripherals_ADC_Sample(6, 4);
     17e:	86 e0       	ldi	r24, 0x06	; 6
     180:	64 e0       	ldi	r22, 0x04	; 4
     182:	0e 94 88 06 	call	0xd10	; 0xd10 <Peripherals_ADC_Sample>
    Kernel_Task_Sleep(6000/KER_TICK_TIME);
     186:	8c e3       	ldi	r24, 0x3C	; 60
     188:	90 e0       	ldi	r25, 0x00	; 0
     18a:	0e 94 87 0a 	call	0x150e	; 0x150e <Kernel_Task_Sleep>
     18e:	f7 cf       	rjmp	.-18     	; 0x17e <Task_Vin_Sense+0x4>

00000190 <nRF24L01P_Struct_Init>:


/* initialize structure of the driver */

void nRF24L01P_Struct_Init(void){
  nRF24L01P.Mode = 0x00;
     190:	10 92 69 06 	sts	0x0669, r1
  nRF24L01P.Enable = 0x01;
     194:	91 e0       	ldi	r25, 0x01	; 1
     196:	90 93 6a 06 	sts	0x066A, r25
  nRF24L01P.TempBuf[0] = 0x00;
     19a:	10 92 6b 06 	sts	0x066B, r1
  nRF24L01P.TempBuf[1] = 0x00;
     19e:	10 92 6c 06 	sts	0x066C, r1
  nRF24L01P.Address.Own = 0x01;
     1a2:	90 93 6d 06 	sts	0x066D, r25
  nRF24L01P.Address.Dest = 0x02;
     1a6:	82 e0       	ldi	r24, 0x02	; 2
     1a8:	80 93 6e 06 	sts	0x066E, r24
  nRF24L01P.Config.RxTicks = 0;
     1ac:	10 92 72 06 	sts	0x0672, r1
     1b0:	10 92 71 06 	sts	0x0671, r1
  nRF24L01P.Config.RxTimeout = 10;
     1b4:	2a e0       	ldi	r18, 0x0A	; 10
     1b6:	30 e0       	ldi	r19, 0x00	; 0
     1b8:	30 93 70 06 	sts	0x0670, r19
     1bc:	20 93 6f 06 	sts	0x066F, r18
  nRF24L01P.Config.MaxDataLen = 20;
     1c0:	84 e1       	ldi	r24, 0x14	; 20
     1c2:	80 93 73 06 	sts	0x0673, r24
  nRF24L01P.Config.MaxRetry = 10;
     1c6:	30 93 75 06 	sts	0x0675, r19
     1ca:	20 93 74 06 	sts	0x0674, r18
  nRF24L01P.Config.RetryOccured = 0;
     1ce:	10 92 77 06 	sts	0x0677, r1
     1d2:	10 92 76 06 	sts	0x0676, r1
  nRF24L01P.Packet.TxPID = 0x01;
     1d6:	90 93 78 06 	sts	0x0678, r25
  nRF24L01P.Packet.RxPID = 0x00;
     1da:	10 92 79 06 	sts	0x0679, r1
  nRF24L01P.Packet.LastRxPID = 0x00;
     1de:	10 92 7a 06 	sts	0x067A, r1
  nRF24L01P.Packet.AckReq = 1;
     1e2:	90 93 7b 06 	sts	0x067B, r25
  nRF24L01P.Blocks.Remaining = 0;
     1e6:	10 92 7c 06 	sts	0x067C, r1
  nRF24L01P.Blocks.FailedPos = 0;
     1ea:	10 92 7d 06 	sts	0x067D, r1
  nRF24L01P.SpaceAlloc.CRCLSB = nRF24L01P_PACKET_LEN-1;
     1ee:	8f e1       	ldi	r24, 0x1F	; 31
     1f0:	80 93 7f 06 	sts	0x067F, r24
  nRF24L01P.SpaceAlloc.CRCMSB = nRF24L01P_PACKET_LEN-2;
     1f4:	8e e1       	ldi	r24, 0x1E	; 30
     1f6:	80 93 7e 06 	sts	0x067E, r24
  nRF24L01P.SpaceAlloc.CRCLen = nRF24L01P_PACKET_LEN-2;
     1fa:	80 93 85 06 	sts	0x0685, r24
  nRF24L01P.SpaceAlloc.Len = nRF24L01P_PACKET_LEN-3;
     1fe:	8d e1       	ldi	r24, 0x1D	; 29
     200:	80 93 80 06 	sts	0x0680, r24
  nRF24L01P.SpaceAlloc.Dest = nRF24L01P_PACKET_LEN-4;
     204:	8c e1       	ldi	r24, 0x1C	; 28
     206:	80 93 81 06 	sts	0x0681, r24
  nRF24L01P.SpaceAlloc.Own = nRF24L01P_PACKET_LEN-5;
     20a:	8b e1       	ldi	r24, 0x1B	; 27
     20c:	80 93 82 06 	sts	0x0682, r24
  nRF24L01P.SpaceAlloc.Ack = nRF24L01P_PACKET_LEN-6;
     210:	8a e1       	ldi	r24, 0x1A	; 26
     212:	80 93 83 06 	sts	0x0683, r24
  nRF24L01P.SpaceAlloc.PID = nRF24L01P_PACKET_LEN-7;
     216:	89 e1       	ldi	r24, 0x19	; 25
     218:	80 93 84 06 	sts	0x0684, r24
  nRF24L01P.SpaceAlloc.Blocks = nRF24L01P_PACKET_LEN-8;
     21c:	88 e1       	ldi	r24, 0x18	; 24
     21e:	80 93 86 06 	sts	0x0686, r24
  nRF24L01P.ErrorTicks = 0;
     222:	10 92 88 06 	sts	0x0688, r1
     226:	10 92 87 06 	sts	0x0687, r1
  nRF24L01P.Error = 0;
     22a:	10 92 89 06 	sts	0x0689, r1
     22e:	10 92 8a 06 	sts	0x068A, r1
  for(uint8_t i = 0; i < nRF24L01P_ERROR_FLAGS; i++){
    nRF24L01P.Errors[0] = 0;
  }
}
     232:	08 95       	ret

00000234 <nRF24L01P_Set_SCK_DD>:


/* set data direction of associated gpio */

void nRF24L01P_Set_SCK_DD(uint8_t state){
  if(state){
     234:	88 23       	and	r24, r24
     236:	11 f0       	breq	.+4      	; 0x23c <nRF24L01P_Set_SCK_DD+0x8>
    nRF24L01P_SCK_DDR |= (1<<nRF24L01P_SCK_bp);
     238:	25 9a       	sbi	0x04, 5	; 4
     23a:	08 95       	ret
  }else{
    nRF24L01P_SCK_DDR &=~(1<<nRF24L01P_SCK_bp);
     23c:	25 98       	cbi	0x04, 5	; 4
     23e:	08 95       	ret

00000240 <nRF24L01P_Set_MISO_DD>:
  }
}

void nRF24L01P_Set_MISO_DD(uint8_t state){
  if(state){
     240:	88 23       	and	r24, r24
     242:	11 f0       	breq	.+4      	; 0x248 <nRF24L01P_Set_MISO_DD+0x8>
    nRF24L01P_MISO_DDR |= (1<<nRF24L01P_MISO_bp);
     244:	24 9a       	sbi	0x04, 4	; 4
     246:	08 95       	ret
  }else{
    nRF24L01P_MISO_DDR &=~(1<<nRF24L01P_MISO_bp);
     248:	24 98       	cbi	0x04, 4	; 4
     24a:	08 95       	ret

0000024c <nRF24L01P_Set_MOSI_DD>:
  }
}

void nRF24L01P_Set_MOSI_DD(uint8_t state){
  if(state){
     24c:	88 23       	and	r24, r24
     24e:	11 f0       	breq	.+4      	; 0x254 <nRF24L01P_Set_MOSI_DD+0x8>
    nRF24L01P_MOSI_DDR |= (1<<nRF24L01P_MOSI_bp);
     250:	23 9a       	sbi	0x04, 3	; 4
     252:	08 95       	ret
  }else{
    nRF24L01P_MOSI_DDR &=~(1<<nRF24L01P_MOSI_bp);
     254:	23 98       	cbi	0x04, 3	; 4
     256:	08 95       	ret

00000258 <nRF24L01P_Set_CSN_DD>:
  }
}


void nRF24L01P_Set_CSN_DD(uint8_t state){
  if(state){
     258:	88 23       	and	r24, r24
     25a:	11 f0       	breq	.+4      	; 0x260 <nRF24L01P_Set_CSN_DD+0x8>
    nRF24L01P_CSN_DDR |= (1<<nRF24L01P_CSN_bp);
     25c:	22 9a       	sbi	0x04, 2	; 4
     25e:	08 95       	ret
  }else{
    nRF24L01P_CSN_DDR &=~(1<<nRF24L01P_CSN_bp);
     260:	22 98       	cbi	0x04, 2	; 4
     262:	08 95       	ret

00000264 <nRF24L01P_Set_CE_DD>:
  }
}

void nRF24L01P_Set_CE_DD(uint8_t state){
  if(state){
     264:	88 23       	and	r24, r24
     266:	11 f0       	breq	.+4      	; 0x26c <nRF24L01P_Set_CE_DD+0x8>
    nRF24L01P_CE_DDR |= (1<<nRF24L01P_CE_bp);
     268:	21 9a       	sbi	0x04, 1	; 4
     26a:	08 95       	ret
  }else{
    nRF24L01P_CE_DDR &=~(1<<nRF24L01P_CE_bp);
     26c:	21 98       	cbi	0x04, 1	; 4
     26e:	08 95       	ret

00000270 <nRF24L01P_Set_SCK>:


/* set output state of associated gpio */

void nRF24L01P_Set_SCK(uint8_t state){
  if(state){
     270:	88 23       	and	r24, r24
     272:	11 f0       	breq	.+4      	; 0x278 <nRF24L01P_Set_SCK+0x8>
    nRF24L01P_SCK_PORT |= (1<<nRF24L01P_SCK_bp);
     274:	2d 9a       	sbi	0x05, 5	; 5
     276:	08 95       	ret
  }else{
    nRF24L01P_SCK_PORT &=~(1<<nRF24L01P_SCK_bp);
     278:	2d 98       	cbi	0x05, 5	; 5
     27a:	08 95       	ret

0000027c <nRF24L01P_Set_MISO>:
  }
}

void nRF24L01P_Set_MISO(uint8_t state){
  if(state){
     27c:	88 23       	and	r24, r24
     27e:	11 f0       	breq	.+4      	; 0x284 <nRF24L01P_Set_MISO+0x8>
    nRF24L01P_MISO_PORT |= (1<<nRF24L01P_MISO_bp);
     280:	2c 9a       	sbi	0x05, 4	; 5
     282:	08 95       	ret
  }else{
    nRF24L01P_MISO_PORT &=~(1<<nRF24L01P_MISO_bp);
     284:	2c 98       	cbi	0x05, 4	; 5
     286:	08 95       	ret

00000288 <nRF24L01P_Set_MOSI>:
  }
}

void nRF24L01P_Set_MOSI(uint8_t state){
  if(state){
     288:	88 23       	and	r24, r24
     28a:	11 f0       	breq	.+4      	; 0x290 <nRF24L01P_Set_MOSI+0x8>
    nRF24L01P_MOSI_PORT |= (1<<nRF24L01P_MOSI_bp);
     28c:	2b 9a       	sbi	0x05, 3	; 5
     28e:	08 95       	ret
  }else{
    nRF24L01P_MOSI_PORT &=~(1<<nRF24L01P_MOSI_bp);
     290:	2b 98       	cbi	0x05, 3	; 5
     292:	08 95       	ret

00000294 <nRF24L01P_Set_CSN>:
  }
}

void nRF24L01P_Set_CSN(uint8_t state){
  if(state){
     294:	88 23       	and	r24, r24
     296:	11 f0       	breq	.+4      	; 0x29c <nRF24L01P_Set_CSN+0x8>
    nRF24L01P_CSN_PORT |= (1<<nRF24L01P_CSN_bp);
     298:	2a 9a       	sbi	0x05, 2	; 5
     29a:	08 95       	ret
  }else{
    nRF24L01P_CSN_PORT &=~(1<<nRF24L01P_CSN_bp);
     29c:	2a 98       	cbi	0x05, 2	; 5
     29e:	08 95       	ret

000002a0 <nRF24L01P_Set_CE>:
  }
}

void nRF24L01P_Set_CE(uint8_t state){
  if(state){
     2a0:	88 23       	and	r24, r24
     2a2:	11 f0       	breq	.+4      	; 0x2a8 <nRF24L01P_Set_CE+0x8>
    nRF24L01P_CE_PORT |= (1<<nRF24L01P_CE_bp);
     2a4:	29 9a       	sbi	0x05, 1	; 5
     2a6:	08 95       	ret
  }else{
    nRF24L01P_CE_PORT &=~(1<<nRF24L01P_CE_bp);
     2a8:	29 98       	cbi	0x05, 1	; 5
     2aa:	08 95       	ret

000002ac <nRF24L01P_GPIO_Enable>:

/* set data direction of associated gpio */

void nRF24L01P_Set_SCK_DD(uint8_t state){
  if(state){
    nRF24L01P_SCK_DDR |= (1<<nRF24L01P_SCK_bp);
     2ac:	25 9a       	sbi	0x04, 5	; 4

void nRF24L01P_Set_MISO_DD(uint8_t state){
  if(state){
    nRF24L01P_MISO_DDR |= (1<<nRF24L01P_MISO_bp);
  }else{
    nRF24L01P_MISO_DDR &=~(1<<nRF24L01P_MISO_bp);
     2ae:	24 98       	cbi	0x04, 4	; 4
  }
}

void nRF24L01P_Set_MOSI_DD(uint8_t state){
  if(state){
    nRF24L01P_MOSI_DDR |= (1<<nRF24L01P_MOSI_bp);
     2b0:	23 9a       	sbi	0x04, 3	; 4
}


void nRF24L01P_Set_CSN_DD(uint8_t state){
  if(state){
    nRF24L01P_CSN_DDR |= (1<<nRF24L01P_CSN_bp);
     2b2:	22 9a       	sbi	0x04, 2	; 4
  }
}

void nRF24L01P_Set_CE_DD(uint8_t state){
  if(state){
    nRF24L01P_CE_DDR |= (1<<nRF24L01P_CE_bp);
     2b4:	21 9a       	sbi	0x04, 1	; 4
  }
}

void nRF24L01P_Set_CSN(uint8_t state){
  if(state){
    nRF24L01P_CSN_PORT |= (1<<nRF24L01P_CSN_bp);
     2b6:	2a 9a       	sbi	0x05, 2	; 5

void nRF24L01P_Set_CE(uint8_t state){
  if(state){
    nRF24L01P_CE_PORT |= (1<<nRF24L01P_CE_bp);
  }else{
    nRF24L01P_CE_PORT &=~(1<<nRF24L01P_CE_bp);
     2b8:	29 98       	cbi	0x05, 1	; 5
  nRF24L01P_Set_CSN_DD(1);
  nRF24L01P_Set_CE_DD(1);
  nRF24L01P_Set_CSN(1);
  nRF24L01P_Set_CE(0);
  #ifdef nRF24L01P_USE_HW_SPI
  DDRB |= (1<<2);
     2ba:	22 9a       	sbi	0x04, 2	; 4
  #endif
}
     2bc:	08 95       	ret

000002be <nRF24L01P_GPIO_Disable>:

/* set data direction of associated gpio */

void nRF24L01P_Set_SCK_DD(uint8_t state){
  if(state){
    nRF24L01P_SCK_DDR |= (1<<nRF24L01P_SCK_bp);
     2be:	25 9a       	sbi	0x04, 5	; 4
  }
}

void nRF24L01P_Set_MISO_DD(uint8_t state){
  if(state){
    nRF24L01P_MISO_DDR |= (1<<nRF24L01P_MISO_bp);
     2c0:	24 9a       	sbi	0x04, 4	; 4
  }
}

void nRF24L01P_Set_MOSI_DD(uint8_t state){
  if(state){
    nRF24L01P_MOSI_DDR |= (1<<nRF24L01P_MOSI_bp);
     2c2:	23 9a       	sbi	0x04, 3	; 4
}


void nRF24L01P_Set_CSN_DD(uint8_t state){
  if(state){
    nRF24L01P_CSN_DDR |= (1<<nRF24L01P_CSN_bp);
     2c4:	22 9a       	sbi	0x04, 2	; 4
  }
}

void nRF24L01P_Set_CE_DD(uint8_t state){
  if(state){
    nRF24L01P_CE_DDR |= (1<<nRF24L01P_CE_bp);
     2c6:	21 9a       	sbi	0x04, 1	; 4

void nRF24L01P_Set_SCK(uint8_t state){
  if(state){
    nRF24L01P_SCK_PORT |= (1<<nRF24L01P_SCK_bp);
  }else{
    nRF24L01P_SCK_PORT &=~(1<<nRF24L01P_SCK_bp);
     2c8:	2d 98       	cbi	0x05, 5	; 5

void nRF24L01P_Set_MISO(uint8_t state){
  if(state){
    nRF24L01P_MISO_PORT |= (1<<nRF24L01P_MISO_bp);
  }else{
    nRF24L01P_MISO_PORT &=~(1<<nRF24L01P_MISO_bp);
     2ca:	2c 98       	cbi	0x05, 4	; 5

void nRF24L01P_Set_MOSI(uint8_t state){
  if(state){
    nRF24L01P_MOSI_PORT |= (1<<nRF24L01P_MOSI_bp);
  }else{
    nRF24L01P_MOSI_PORT &=~(1<<nRF24L01P_MOSI_bp);
     2cc:	2b 98       	cbi	0x05, 3	; 5
  }
}

void nRF24L01P_Set_CSN(uint8_t state){
  if(state){
    nRF24L01P_CSN_PORT |= (1<<nRF24L01P_CSN_bp);
     2ce:	2a 9a       	sbi	0x05, 2	; 5

void nRF24L01P_Set_CE(uint8_t state){
  if(state){
    nRF24L01P_CE_PORT |= (1<<nRF24L01P_CE_bp);
  }else{
    nRF24L01P_CE_PORT &=~(1<<nRF24L01P_CE_bp);
     2d0:	29 98       	cbi	0x05, 1	; 5
  nRF24L01P_Set_SCK(0);
  nRF24L01P_Set_MISO(0);
  nRF24L01P_Set_MOSI(0);
  nRF24L01P_Set_CSN(1);
  nRF24L01P_Set_CE(0);
}
     2d2:	08 95       	ret

000002d4 <nRF24L01P_SPI_Enable>:

/* configuration of spi for different states */

void nRF24L01P_SPI_Enable(void){
  #ifdef nRF24L01P_USE_HW_SPI
  SPCR = (1<<SPE)|(1<<MSTR);                     
     2d4:	80 e5       	ldi	r24, 0x50	; 80
     2d6:	8c bd       	out	0x2c, r24	; 44
  SPSR = (1<<SPI2X);
     2d8:	81 e0       	ldi	r24, 0x01	; 1
     2da:	8d bd       	out	0x2d, r24	; 45
  SPSR = 0;
     2dc:	1d bc       	out	0x2d, r1	; 45
  #endif
}
     2de:	08 95       	ret

000002e0 <nRF24L01P_SPI_Disable>:

void nRF24L01P_SPI_Disable(void){
  #ifdef nRF24L01P_USE_HW_SPI
  SPCR = 0x00;                     
     2e0:	1c bc       	out	0x2c, r1	; 44
  SPSR = 0x00;
     2e2:	1d bc       	out	0x2d, r1	; 45
  #endif
}
     2e4:	08 95       	ret

000002e6 <nRF24L01P_Enable>:


/* configuration of gpio & spi for different states */

void nRF24L01P_Enable(void){
  nRF24L01P_GPIO_Enable();
     2e6:	0e 94 56 01 	call	0x2ac	; 0x2ac <nRF24L01P_GPIO_Enable>

/* configuration of spi for different states */

void nRF24L01P_SPI_Enable(void){
  #ifdef nRF24L01P_USE_HW_SPI
  SPCR = (1<<SPE)|(1<<MSTR);                     
     2ea:	80 e5       	ldi	r24, 0x50	; 80
     2ec:	8c bd       	out	0x2c, r24	; 44
  SPSR = (1<<SPI2X);
     2ee:	81 e0       	ldi	r24, 0x01	; 1
     2f0:	8d bd       	out	0x2d, r24	; 45
  SPSR = 0;
     2f2:	1d bc       	out	0x2d, r1	; 45
/* configuration of gpio & spi for different states */

void nRF24L01P_Enable(void){
  nRF24L01P_GPIO_Enable();
  nRF24L01P_SPI_Enable();
  nRF24L01P.Enable = 1;
     2f4:	80 93 6a 06 	sts	0x066A, r24
}
     2f8:	08 95       	ret

000002fa <nRF24L01P_Disable>:
  #endif
}

void nRF24L01P_SPI_Disable(void){
  #ifdef nRF24L01P_USE_HW_SPI
  SPCR = 0x00;                     
     2fa:	1c bc       	out	0x2c, r1	; 44
  SPSR = 0x00;
     2fc:	1d bc       	out	0x2d, r1	; 45
  nRF24L01P.Enable = 1;
}

void nRF24L01P_Disable(void){
  nRF24L01P_SPI_Disable();
  nRF24L01P_GPIO_Disable();
     2fe:	0e 94 5f 01 	call	0x2be	; 0x2be <nRF24L01P_GPIO_Disable>
  nRF24L01P.Enable = 0;
     302:	10 92 6a 06 	sts	0x066A, r1
}
     306:	08 95       	ret

00000308 <nRF24L01P_Error_Clear>:


/* error handling */

void nRF24L01P_Error_Clear(void){
  nRF24L01P.Error = 0;
     308:	10 92 89 06 	sts	0x0689, r1
}
     30c:	08 95       	ret

0000030e <nRF24L01P_Error_Clear_Ticks>:

void nRF24L01P_Error_Clear_Ticks(void){
  nRF24L01P.ErrorTicks = 0;
     30e:	10 92 88 06 	sts	0x0688, r1
     312:	10 92 87 06 	sts	0x0687, r1
}
     316:	08 95       	ret

00000318 <nRF24L01P_Error_Clear_Buf>:

void nRF24L01P_Error_Clear_Buf(void){
     318:	ea e8       	ldi	r30, 0x8A	; 138
     31a:	f6 e0       	ldi	r31, 0x06	; 6
  for(uint8_t i = 0; i < nRF24L01P_ERROR_FLAGS; i++){
    nRF24L01P.Errors[i] = 0;
     31c:	11 92       	st	Z+, r1
void nRF24L01P_Error_Clear_Ticks(void){
  nRF24L01P.ErrorTicks = 0;
}

void nRF24L01P_Error_Clear_Buf(void){
  for(uint8_t i = 0; i < nRF24L01P_ERROR_FLAGS; i++){
     31e:	86 e0       	ldi	r24, 0x06	; 6
     320:	e4 39       	cpi	r30, 0x94	; 148
     322:	f8 07       	cpc	r31, r24
     324:	d9 f7       	brne	.-10     	; 0x31c <nRF24L01P_Error_Clear_Buf+0x4>
    nRF24L01P.Errors[i] = 0;
  }
}
     326:	08 95       	ret

00000328 <nRF24L01P_Error_Clear_All>:


/* error handling */

void nRF24L01P_Error_Clear(void){
  nRF24L01P.Error = 0;
     328:	10 92 89 06 	sts	0x0689, r1
}

void nRF24L01P_Error_Clear_Ticks(void){
  nRF24L01P.ErrorTicks = 0;
     32c:	10 92 88 06 	sts	0x0688, r1
     330:	10 92 87 06 	sts	0x0687, r1
     334:	ea e8       	ldi	r30, 0x8A	; 138
     336:	f6 e0       	ldi	r31, 0x06	; 6
}

void nRF24L01P_Error_Clear_Buf(void){
  for(uint8_t i = 0; i < nRF24L01P_ERROR_FLAGS; i++){
    nRF24L01P.Errors[i] = 0;
     338:	11 92       	st	Z+, r1
void nRF24L01P_Error_Clear_Ticks(void){
  nRF24L01P.ErrorTicks = 0;
}

void nRF24L01P_Error_Clear_Buf(void){
  for(uint8_t i = 0; i < nRF24L01P_ERROR_FLAGS; i++){
     33a:	86 e0       	ldi	r24, 0x06	; 6
     33c:	e4 39       	cpi	r30, 0x94	; 148
     33e:	f8 07       	cpc	r31, r24
     340:	d9 f7       	brne	.-10     	; 0x338 <nRF24L01P_Error_Clear_All+0x10>

void nRF24L01P_Error_Clear_All(void){
  nRF24L01P_Error_Clear();
  nRF24L01P_Error_Clear_Ticks();
  nRF24L01P_Error_Clear_Buf();
}
     342:	08 95       	ret

00000344 <nRF24L01P_Error_Set>:

void nRF24L01P_Error_Set(uint8_t val){
  nRF24L01P.Error = val;
     344:	80 93 89 06 	sts	0x0689, r24
}
     348:	08 95       	ret

0000034a <nRF24L01P_Error_Get>:

uint8_t nRF24L01P_Error_Get(void){
  return nRF24L01P.Error;
}
     34a:	80 91 89 06 	lds	r24, 0x0689
     34e:	08 95       	ret

00000350 <nRF24L01P_Error_Get_Index>:

uint8_t nRF24L01P_Error_Get_Index(uint8_t index){
     350:	e9 e6       	ldi	r30, 0x69	; 105
     352:	f6 e0       	ldi	r31, 0x06	; 6
     354:	e8 0f       	add	r30, r24
     356:	f1 1d       	adc	r31, r1
  return nRF24L01P.Errors[index];
}
     358:	81 a1       	ldd	r24, Z+33	; 0x21
     35a:	08 95       	ret

0000035c <nRF24L01P_Error_Timeout>:
     35c:	e8 ec       	ldi	r30, 0xC8	; 200
     35e:	f0 e0       	ldi	r31, 0x00	; 0
     360:	31 97       	sbiw	r30, 0x01	; 1
     362:	f1 f7       	brne	.-4      	; 0x360 <nRF24L01P_Error_Timeout+0x4>

uint8_t nRF24L01P_Error_Timeout(uint16_t ticks){
  _delay_us(100);
  nRF24L01P.ErrorTicks++;
     364:	20 91 87 06 	lds	r18, 0x0687
     368:	30 91 88 06 	lds	r19, 0x0688
     36c:	2f 5f       	subi	r18, 0xFF	; 255
     36e:	3f 4f       	sbci	r19, 0xFF	; 255
     370:	30 93 88 06 	sts	0x0688, r19
     374:	20 93 87 06 	sts	0x0687, r18
     378:	40 e0       	ldi	r20, 0x00	; 0
     37a:	82 17       	cp	r24, r18
     37c:	93 07       	cpc	r25, r19
     37e:	08 f4       	brcc	.+2      	; 0x382 <nRF24L01P_Error_Timeout+0x26>
     380:	41 e0       	ldi	r20, 0x01	; 1
	return 1;
  }
  else{
    return 0;
  }
}
     382:	84 2f       	mov	r24, r20
     384:	08 95       	ret

00000386 <nRF24L01P_Error_Free>:

uint8_t nRF24L01P_Error_Free(void){
     386:	90 e0       	ldi	r25, 0x00	; 0
     388:	80 91 89 06 	lds	r24, 0x0689
     38c:	88 23       	and	r24, r24
     38e:	09 f4       	brne	.+2      	; 0x392 <nRF24L01P_Error_Free+0xc>
     390:	91 e0       	ldi	r25, 0x01	; 1
    return 1;
  }
  else{
    return 0;
  }
}
     392:	89 2f       	mov	r24, r25
     394:	08 95       	ret

00000396 <nRF24L01P_CRC>:


/* crc calcultions and validation */

uint16_t nRF24L01P_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
     396:	36 2f       	mov	r19, r22
     398:	20 e0       	ldi	r18, 0x00	; 0
     39a:	28 27       	eor	r18, r24
     39c:	39 27       	eor	r19, r25
     39e:	40 e0       	ldi	r20, 0x00	; 0
  for(uint8_t i = 0; i < 8; i++){
    if(crc & 0x8000){
	  crc = (crc<<1)^0x1021;
     3a0:	61 e2       	ldi	r22, 0x21	; 33
     3a2:	70 e1       	ldi	r23, 0x10	; 16
     3a4:	c9 01       	movw	r24, r18
     3a6:	88 0f       	add	r24, r24
     3a8:	99 1f       	adc	r25, r25
/* crc calcultions and validation */

uint16_t nRF24L01P_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
  for(uint8_t i = 0; i < 8; i++){
    if(crc & 0x8000){
     3aa:	37 ff       	sbrs	r19, 7
     3ac:	04 c0       	rjmp	.+8      	; 0x3b6 <nRF24L01P_CRC+0x20>
	  crc = (crc<<1)^0x1021;
     3ae:	9c 01       	movw	r18, r24
     3b0:	26 27       	eor	r18, r22
     3b2:	37 27       	eor	r19, r23
     3b4:	01 c0       	rjmp	.+2      	; 0x3b8 <nRF24L01P_CRC+0x22>
	}
    else{
	  crc <<= 1;
     3b6:	9c 01       	movw	r18, r24

/* crc calcultions and validation */

uint16_t nRF24L01P_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
  for(uint8_t i = 0; i < 8; i++){
     3b8:	4f 5f       	subi	r20, 0xFF	; 255
     3ba:	48 30       	cpi	r20, 0x08	; 8
     3bc:	99 f7       	brne	.-26     	; 0x3a4 <nRF24L01P_CRC+0xe>
    else{
	  crc <<= 1;
	}
  }
  return crc;
}
     3be:	c9 01       	movw	r24, r18
     3c0:	08 95       	ret

000003c2 <nRF24L01P_CRC_Block>:

uint16_t nRF24L01P_CRC_Block(uint8_t *buf, uint8_t len){
     3c2:	0f 93       	push	r16
     3c4:	1f 93       	push	r17
     3c6:	cf 93       	push	r28
     3c8:	df 93       	push	r29
     3ca:	06 2f       	mov	r16, r22
     3cc:	ec 01       	movw	r28, r24
     3ce:	20 e0       	ldi	r18, 0x00	; 0
     3d0:	30 e0       	ldi	r19, 0x00	; 0
     3d2:	10 e0       	ldi	r17, 0x00	; 0
     3d4:	06 c0       	rjmp	.+12     	; 0x3e2 <nRF24L01P_CRC_Block+0x20>
  uint16_t crc = 0;
  for(uint8_t i = 0; i < len; i++){
    crc = nRF24L01P_CRC(crc,buf[i]);
     3d6:	c9 01       	movw	r24, r18
     3d8:	69 91       	ld	r22, Y+
     3da:	0e 94 cb 01 	call	0x396	; 0x396 <nRF24L01P_CRC>
     3de:	9c 01       	movw	r18, r24
  return crc;
}

uint16_t nRF24L01P_CRC_Block(uint8_t *buf, uint8_t len){
  uint16_t crc = 0;
  for(uint8_t i = 0; i < len; i++){
     3e0:	1f 5f       	subi	r17, 0xFF	; 255
     3e2:	10 17       	cp	r17, r16
     3e4:	c0 f3       	brcs	.-16     	; 0x3d6 <nRF24L01P_CRC_Block+0x14>
    crc = nRF24L01P_CRC(crc,buf[i]);
  }
  return crc;
}
     3e6:	c9 01       	movw	r24, r18
     3e8:	df 91       	pop	r29
     3ea:	cf 91       	pop	r28
     3ec:	1f 91       	pop	r17
     3ee:	0f 91       	pop	r16
     3f0:	08 95       	ret

000003f2 <nRF24L01P_SPI_Transfer>:



/* spi transfer */

uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
     3f2:	98 2f       	mov	r25, r24
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     3f4:	80 91 89 06 	lds	r24, 0x0689
     3f8:	88 23       	and	r24, r24
     3fa:	69 f4       	brne	.+26     	; 0x416 <nRF24L01P_SPI_Transfer+0x24>

/* spi transfer */

uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
  if(nRF24L01P_Error_Free()){
    SPDR = data;
     3fc:	9e bd       	out	0x2e, r25	; 46
     3fe:	90 e0       	ldi	r25, 0x00	; 0
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     400:	2a e1       	ldi	r18, 0x1A	; 26
     402:	0b c0       	rjmp	.+22     	; 0x41a <nRF24L01P_SPI_Transfer+0x28>
     404:	82 2f       	mov	r24, r18
     406:	8a 95       	dec	r24
     408:	f1 f7       	brne	.-4      	; 0x406 <nRF24L01P_SPI_Transfer+0x14>
    uint8_t i = 0;
    while(!(SPSR & (1 << SPIF))){
	  _delay_us(10);
	  i++;
     40a:	9f 5f       	subi	r25, 0xFF	; 255
	  if(i > 200){
     40c:	99 3c       	cpi	r25, 0xC9	; 201
     40e:	29 f4       	brne	.+10     	; 0x41a <nRF24L01P_SPI_Transfer+0x28>
  nRF24L01P_Error_Clear_Ticks();
  nRF24L01P_Error_Clear_Buf();
}

void nRF24L01P_Error_Set(uint8_t val){
  nRF24L01P.Error = val;
     410:	81 e0       	ldi	r24, 0x01	; 1
     412:	80 93 89 06 	sts	0x0689, r24
     416:	80 e0       	ldi	r24, 0x00	; 0
     418:	08 95       	ret

uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
  if(nRF24L01P_Error_Free()){
    SPDR = data;
    uint8_t i = 0;
    while(!(SPSR & (1 << SPIF))){
     41a:	0d b4       	in	r0, 0x2d	; 45
     41c:	07 fe       	sbrs	r0, 7
     41e:	f2 cf       	rjmp	.-28     	; 0x404 <nRF24L01P_SPI_Transfer+0x12>
	  if(i > 200){
	    nRF24L01P_Error_Set(0x01);
	    return 0;
	  }
    }
	return SPDR;
     420:	8e b5       	in	r24, 0x2e	; 46
  }else{
    return 0;
  }
}
     422:	08 95       	ret

00000424 <nRF24L01P_ReadWrite_Register>:


/* register read write */

void nRF24L01P_ReadWrite_Register(uint8_t reg, uint8_t rw, uint8_t *data, uint8_t len){
     424:	df 92       	push	r13
     426:	ef 92       	push	r14
     428:	ff 92       	push	r15
     42a:	0f 93       	push	r16
     42c:	1f 93       	push	r17
     42e:	cf 93       	push	r28
     430:	df 93       	push	r29
     432:	18 2f       	mov	r17, r24
     434:	06 2f       	mov	r16, r22
     436:	f4 2e       	mov	r15, r20
     438:	e5 2e       	mov	r14, r21
     43a:	d2 2e       	mov	r13, r18
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     43c:	80 91 89 06 	lds	r24, 0x0689
     440:	88 23       	and	r24, r24
     442:	59 f5       	brne	.+86     	; 0x49a <nRF24L01P_ReadWrite_Register+0x76>

/* register read write */

void nRF24L01P_ReadWrite_Register(uint8_t reg, uint8_t rw, uint8_t *data, uint8_t len){
  if(nRF24L01P_Error_Free()){
    if(nRF24L01P.Enable == 0){
     444:	80 91 6a 06 	lds	r24, 0x066A
     448:	88 23       	and	r24, r24
     44a:	11 f4       	brne	.+4      	; 0x450 <nRF24L01P_ReadWrite_Register+0x2c>
      nRF24L01P_Enable();
     44c:	0e 94 73 01 	call	0x2e6	; 0x2e6 <nRF24L01P_Enable>

void nRF24L01P_Set_CSN(uint8_t state){
  if(state){
    nRF24L01P_CSN_PORT |= (1<<nRF24L01P_CSN_bp);
  }else{
    nRF24L01P_CSN_PORT &=~(1<<nRF24L01P_CSN_bp);
     450:	2a 98       	cbi	0x05, 2	; 5
  if(nRF24L01P_Error_Free()){
    if(nRF24L01P.Enable == 0){
      nRF24L01P_Enable();
    }
    nRF24L01P_Set_CSN(0);
    if(rw == 0){
     452:	00 23       	and	r16, r16
     454:	89 f4       	brne	.+34     	; 0x478 <nRF24L01P_ReadWrite_Register+0x54>
      reg |= 0x20;
	  nRF24L01P_SPI_Transfer(reg);
     456:	81 2f       	mov	r24, r17
     458:	80 62       	ori	r24, 0x20	; 32
     45a:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <nRF24L01P_SPI_Transfer>
     45e:	8f 2d       	mov	r24, r15
     460:	9e 2d       	mov	r25, r14
     462:	9c 01       	movw	r18, r24
     464:	e9 01       	movw	r28, r18
     466:	10 e0       	ldi	r17, 0x00	; 0
     468:	04 c0       	rjmp	.+8      	; 0x472 <nRF24L01P_ReadWrite_Register+0x4e>
	  for(uint8_t i = 0; i < len; i++){
	    nRF24L01P_SPI_Transfer(data[i]);
     46a:	89 91       	ld	r24, Y+
     46c:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <nRF24L01P_SPI_Transfer>
    }
    nRF24L01P_Set_CSN(0);
    if(rw == 0){
      reg |= 0x20;
	  nRF24L01P_SPI_Transfer(reg);
	  for(uint8_t i = 0; i < len; i++){
     470:	1f 5f       	subi	r17, 0xFF	; 255
     472:	1d 15       	cp	r17, r13
     474:	d0 f3       	brcs	.-12     	; 0x46a <nRF24L01P_ReadWrite_Register+0x46>
     476:	10 c0       	rjmp	.+32     	; 0x498 <nRF24L01P_ReadWrite_Register+0x74>
	    nRF24L01P_SPI_Transfer(data[i]);
	  }
    }else{
      nRF24L01P_SPI_Transfer(reg);
     478:	81 2f       	mov	r24, r17
     47a:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <nRF24L01P_SPI_Transfer>
     47e:	8f 2d       	mov	r24, r15
     480:	9e 2d       	mov	r25, r14
     482:	9c 01       	movw	r18, r24
     484:	e9 01       	movw	r28, r18
     486:	10 e0       	ldi	r17, 0x00	; 0
     488:	05 c0       	rjmp	.+10     	; 0x494 <nRF24L01P_ReadWrite_Register+0x70>
      for(uint8_t i = 0; i < len; i++){
        data[i] = nRF24L01P_SPI_Transfer(0xFF);
     48a:	8f ef       	ldi	r24, 0xFF	; 255
     48c:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <nRF24L01P_SPI_Transfer>
     490:	89 93       	st	Y+, r24
	  for(uint8_t i = 0; i < len; i++){
	    nRF24L01P_SPI_Transfer(data[i]);
	  }
    }else{
      nRF24L01P_SPI_Transfer(reg);
      for(uint8_t i = 0; i < len; i++){
     492:	1f 5f       	subi	r17, 0xFF	; 255
     494:	1d 15       	cp	r17, r13
     496:	c8 f3       	brcs	.-14     	; 0x48a <nRF24L01P_ReadWrite_Register+0x66>
  }
}

void nRF24L01P_Set_CSN(uint8_t state){
  if(state){
    nRF24L01P_CSN_PORT |= (1<<nRF24L01P_CSN_bp);
     498:	2a 9a       	sbi	0x05, 2	; 5
        data[i] = nRF24L01P_SPI_Transfer(0xFF);
      }
    }
    nRF24L01P_Set_CSN(1);
  }
}
     49a:	df 91       	pop	r29
     49c:	cf 91       	pop	r28
     49e:	1f 91       	pop	r17
     4a0:	0f 91       	pop	r16
     4a2:	ff 90       	pop	r15
     4a4:	ef 90       	pop	r14
     4a6:	df 90       	pop	r13
     4a8:	08 95       	ret

000004aa <nRF24L01P_ReadModifyWrite_Register>:

void nRF24L01P_ReadModifyWrite_Register( uint8_t reg, uint8_t bit_pos, uint8_t bit_val ){
     4aa:	ff 92       	push	r15
     4ac:	0f 93       	push	r16
     4ae:	1f 93       	push	r17
     4b0:	f8 2e       	mov	r15, r24
     4b2:	06 2f       	mov	r16, r22
     4b4:	14 2f       	mov	r17, r20
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     4b6:	80 91 89 06 	lds	r24, 0x0689
     4ba:	88 23       	and	r24, r24
     4bc:	41 f5       	brne	.+80     	; 0x50e <nRF24L01P_ReadModifyWrite_Register+0x64>
  }
}

void nRF24L01P_ReadModifyWrite_Register( uint8_t reg, uint8_t bit_pos, uint8_t bit_val ){
  if(nRF24L01P_Error_Free()){
    nRF24L01P_ReadWrite_Register( reg, 1, nRF24L01P.TempBuf, 1);
     4be:	8f 2d       	mov	r24, r15
     4c0:	61 e0       	ldi	r22, 0x01	; 1
     4c2:	4b e6       	ldi	r20, 0x6B	; 107
     4c4:	56 e0       	ldi	r21, 0x06	; 6
     4c6:	21 e0       	ldi	r18, 0x01	; 1
     4c8:	0e 94 12 02 	call	0x424	; 0x424 <nRF24L01P_ReadWrite_Register>
     4cc:	20 91 6b 06 	lds	r18, 0x066B
    if(bit_val){
     4d0:	11 23       	and	r17, r17
     4d2:	59 f0       	breq	.+22     	; 0x4ea <nRF24L01P_ReadModifyWrite_Register+0x40>
      nRF24L01P.TempBuf[0]|=(1<<bit_pos);
     4d4:	81 e0       	ldi	r24, 0x01	; 1
     4d6:	90 e0       	ldi	r25, 0x00	; 0
     4d8:	02 c0       	rjmp	.+4      	; 0x4de <nRF24L01P_ReadModifyWrite_Register+0x34>
     4da:	88 0f       	add	r24, r24
     4dc:	99 1f       	adc	r25, r25
     4de:	0a 95       	dec	r16
     4e0:	e2 f7       	brpl	.-8      	; 0x4da <nRF24L01P_ReadModifyWrite_Register+0x30>
     4e2:	28 2b       	or	r18, r24
     4e4:	20 93 6b 06 	sts	0x066B, r18
     4e8:	0b c0       	rjmp	.+22     	; 0x500 <nRF24L01P_ReadModifyWrite_Register+0x56>
    }else{
      nRF24L01P.TempBuf[0]&=~(1<<bit_pos);
     4ea:	81 e0       	ldi	r24, 0x01	; 1
     4ec:	90 e0       	ldi	r25, 0x00	; 0
     4ee:	02 c0       	rjmp	.+4      	; 0x4f4 <nRF24L01P_ReadModifyWrite_Register+0x4a>
     4f0:	88 0f       	add	r24, r24
     4f2:	99 1f       	adc	r25, r25
     4f4:	0a 95       	dec	r16
     4f6:	e2 f7       	brpl	.-8      	; 0x4f0 <nRF24L01P_ReadModifyWrite_Register+0x46>
     4f8:	80 95       	com	r24
     4fa:	82 23       	and	r24, r18
     4fc:	80 93 6b 06 	sts	0x066B, r24
    }
    nRF24L01P_ReadWrite_Register( reg, 0, nRF24L01P.TempBuf, 1 );
     500:	8f 2d       	mov	r24, r15
     502:	60 e0       	ldi	r22, 0x00	; 0
     504:	4b e6       	ldi	r20, 0x6B	; 107
     506:	56 e0       	ldi	r21, 0x06	; 6
     508:	21 e0       	ldi	r18, 0x01	; 1
     50a:	0e 94 12 02 	call	0x424	; 0x424 <nRF24L01P_ReadWrite_Register>
  }
}
     50e:	1f 91       	pop	r17
     510:	0f 91       	pop	r16
     512:	ff 90       	pop	r15
     514:	08 95       	ret

00000516 <nRF24L01P_Flush_Tx_Buf>:


/* tx and rx buffer flush */

void nRF24L01P_Flush_Tx_Buf(void){
  nRF24L01P_ReadWrite_Register( 0xE1, 0, nRF24L01P.TempBuf, 0 );
     516:	81 ee       	ldi	r24, 0xE1	; 225
     518:	60 e0       	ldi	r22, 0x00	; 0
     51a:	4b e6       	ldi	r20, 0x6B	; 107
     51c:	56 e0       	ldi	r21, 0x06	; 6
     51e:	20 e0       	ldi	r18, 0x00	; 0
     520:	0e 94 12 02 	call	0x424	; 0x424 <nRF24L01P_ReadWrite_Register>
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     524:	80 91 89 06 	lds	r24, 0x0689
     528:	88 23       	and	r24, r24
     52a:	19 f0       	breq	.+6      	; 0x532 <nRF24L01P_Flush_Tx_Buf+0x1c>
  nRF24L01P_Error_Clear_Ticks();
  nRF24L01P_Error_Clear_Buf();
}

void nRF24L01P_Error_Set(uint8_t val){
  nRF24L01P.Error = val;
     52c:	82 e0       	ldi	r24, 0x02	; 2
     52e:	80 93 89 06 	sts	0x0689, r24
     532:	08 95       	ret

00000534 <nRF24L01P_Flush_Rx_Buf>:
    nRF24L01P_Error_Set(0x02);
  }
}

void nRF24L01P_Flush_Rx_Buf(void){
  nRF24L01P_ReadWrite_Register( 0xE2, 0, nRF24L01P.TempBuf, 0 );
     534:	82 ee       	ldi	r24, 0xE2	; 226
     536:	60 e0       	ldi	r22, 0x00	; 0
     538:	4b e6       	ldi	r20, 0x6B	; 107
     53a:	56 e0       	ldi	r21, 0x06	; 6
     53c:	20 e0       	ldi	r18, 0x00	; 0
     53e:	0e 94 12 02 	call	0x424	; 0x424 <nRF24L01P_ReadWrite_Register>
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     542:	80 91 89 06 	lds	r24, 0x0689
     546:	88 23       	and	r24, r24
     548:	19 f0       	breq	.+6      	; 0x550 <nRF24L01P_Flush_Rx_Buf+0x1c>
  nRF24L01P_Error_Clear_Ticks();
  nRF24L01P_Error_Clear_Buf();
}

void nRF24L01P_Error_Set(uint8_t val){
  nRF24L01P.Error = val;
     54a:	83 e0       	ldi	r24, 0x03	; 3
     54c:	80 93 89 06 	sts	0x0689, r24
     550:	08 95       	ret

00000552 <nRF24L01P_Write_Data_Tx_Buf>:



/* read and write in tx and rx fifo */

void nRF24L01P_Write_Data_Tx_Buf(uint8_t *data){
     552:	ac 01       	movw	r20, r24
  nRF24L01P_ReadWrite_Register( 0xA0, 0, data, nRF24L01P_PACKET_LEN );
     554:	80 ea       	ldi	r24, 0xA0	; 160
     556:	60 e0       	ldi	r22, 0x00	; 0
     558:	20 e2       	ldi	r18, 0x20	; 32
     55a:	0e 94 12 02 	call	0x424	; 0x424 <nRF24L01P_ReadWrite_Register>
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     55e:	80 91 89 06 	lds	r24, 0x0689
     562:	88 23       	and	r24, r24
     564:	19 f0       	breq	.+6      	; 0x56c <nRF24L01P_Write_Data_Tx_Buf+0x1a>
  nRF24L01P_Error_Clear_Ticks();
  nRF24L01P_Error_Clear_Buf();
}

void nRF24L01P_Error_Set(uint8_t val){
  nRF24L01P.Error = val;
     566:	84 e0       	ldi	r24, 0x04	; 4
     568:	80 93 89 06 	sts	0x0689, r24
     56c:	08 95       	ret

0000056e <nRF24L01P_Read_Data_Rx_Buf>:
  if( !nRF24L01P_Error_Free() ){
    nRF24L01P_Error_Set(0x04);
  }
}

void nRF24L01P_Read_Data_Rx_Buf(uint8_t *data){
     56e:	ac 01       	movw	r20, r24
  nRF24L01P_ReadWrite_Register( 0x61, 1, data, nRF24L01P_PACKET_LEN );
     570:	81 e6       	ldi	r24, 0x61	; 97
     572:	61 e0       	ldi	r22, 0x01	; 1
     574:	20 e2       	ldi	r18, 0x20	; 32
     576:	0e 94 12 02 	call	0x424	; 0x424 <nRF24L01P_ReadWrite_Register>
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     57a:	80 91 89 06 	lds	r24, 0x0689
     57e:	88 23       	and	r24, r24
     580:	19 f0       	breq	.+6      	; 0x588 <nRF24L01P_Read_Data_Rx_Buf+0x1a>
  nRF24L01P_Error_Clear_Ticks();
  nRF24L01P_Error_Clear_Buf();
}

void nRF24L01P_Error_Set(uint8_t val){
  nRF24L01P.Error = val;
     582:	85 e0       	ldi	r24, 0x05	; 5
     584:	80 93 89 06 	sts	0x0689, r24
     588:	08 95       	ret

0000058a <nRF24L01P_Tx_Buf_Empty>:
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     58a:	80 91 89 06 	lds	r24, 0x0689
     58e:	88 23       	and	r24, r24
     590:	11 f0       	breq	.+4      	; 0x596 <nRF24L01P_Tx_Buf_Empty+0xc>
     592:	80 e0       	ldi	r24, 0x00	; 0
     594:	08 95       	ret

/* read tx and rx fifo status */

uint8_t nRF24L01P_Tx_Buf_Empty(void){
  if(nRF24L01P_Error_Free()){
    nRF24L01P.TempBuf[0] = 0;
     596:	10 92 6b 06 	sts	0x066B, r1
    nRF24L01P_ReadWrite_Register( 0x17, 1, nRF24L01P.TempBuf, 1);
     59a:	87 e1       	ldi	r24, 0x17	; 23
     59c:	61 e0       	ldi	r22, 0x01	; 1
     59e:	4b e6       	ldi	r20, 0x6B	; 107
     5a0:	56 e0       	ldi	r21, 0x06	; 6
     5a2:	21 e0       	ldi	r18, 0x01	; 1
     5a4:	0e 94 12 02 	call	0x424	; 0x424 <nRF24L01P_ReadWrite_Register>
     5a8:	80 91 6b 06 	lds	r24, 0x066B
     5ac:	90 e0       	ldi	r25, 0x00	; 0
     5ae:	64 e0       	ldi	r22, 0x04	; 4
     5b0:	96 95       	lsr	r25
     5b2:	87 95       	ror	r24
     5b4:	6a 95       	dec	r22
     5b6:	e1 f7       	brne	.-8      	; 0x5b0 <nRF24L01P_Tx_Buf_Empty+0x26>
     5b8:	81 70       	andi	r24, 0x01	; 1
      return 0;
    }
  }else{
    return 0;
  }
}
     5ba:	08 95       	ret

000005bc <nRF24L01P_Rx_Buf_Not_Empty>:
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     5bc:	80 91 89 06 	lds	r24, 0x0689
     5c0:	88 23       	and	r24, r24
     5c2:	11 f0       	breq	.+4      	; 0x5c8 <nRF24L01P_Rx_Buf_Not_Empty+0xc>
     5c4:	80 e0       	ldi	r24, 0x00	; 0
     5c6:	08 95       	ret
}


uint8_t nRF24L01P_Rx_Buf_Not_Empty(void){
  if(nRF24L01P_Error_Free()){
    nRF24L01P.TempBuf[0] = 0;
     5c8:	10 92 6b 06 	sts	0x066B, r1
    nRF24L01P_ReadWrite_Register( 0x17, 1, nRF24L01P.TempBuf, 1);
     5cc:	87 e1       	ldi	r24, 0x17	; 23
     5ce:	61 e0       	ldi	r22, 0x01	; 1
     5d0:	4b e6       	ldi	r20, 0x6B	; 107
     5d2:	56 e0       	ldi	r21, 0x06	; 6
     5d4:	21 e0       	ldi	r18, 0x01	; 1
     5d6:	0e 94 12 02 	call	0x424	; 0x424 <nRF24L01P_ReadWrite_Register>
     5da:	80 91 6b 06 	lds	r24, 0x066B
     5de:	80 95       	com	r24
     5e0:	81 70       	andi	r24, 0x01	; 1
      return 0;
    }
  }else{
    return 0;
  }
}
     5e2:	08 95       	ret

000005e4 <nRF24L01P_Wait_Tx_Complete>:


uint8_t nRF24L01P_Wait_Tx_Complete(void){
     5e4:	cf 93       	push	r28
     5e6:	df 93       	push	r29
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     5e8:	80 91 89 06 	lds	r24, 0x0689
     5ec:	88 23       	and	r24, r24
     5ee:	c9 f4       	brne	.+50     	; 0x622 <nRF24L01P_Wait_Tx_Complete+0x3e>
void nRF24L01P_Error_Clear(void){
  nRF24L01P.Error = 0;
}

void nRF24L01P_Error_Clear_Ticks(void){
  nRF24L01P.ErrorTicks = 0;
     5f0:	10 92 88 06 	sts	0x0688, r1
     5f4:	10 92 87 06 	sts	0x0687, r1
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     5f8:	c8 ec       	ldi	r28, 0xC8	; 200
     5fa:	d0 e0       	ldi	r29, 0x00	; 0
     5fc:	14 c0       	rjmp	.+40     	; 0x626 <nRF24L01P_Wait_Tx_Complete+0x42>
     5fe:	ce 01       	movw	r24, r28
     600:	01 97       	sbiw	r24, 0x01	; 1
     602:	f1 f7       	brne	.-4      	; 0x600 <nRF24L01P_Wait_Tx_Complete+0x1c>
  return nRF24L01P.Errors[index];
}

uint8_t nRF24L01P_Error_Timeout(uint16_t ticks){
  _delay_us(100);
  nRF24L01P.ErrorTicks++;
     604:	80 91 87 06 	lds	r24, 0x0687
     608:	90 91 88 06 	lds	r25, 0x0688
     60c:	01 96       	adiw	r24, 0x01	; 1
     60e:	90 93 88 06 	sts	0x0688, r25
     612:	80 93 87 06 	sts	0x0687, r24
  if(nRF24L01P.ErrorTicks>ticks){
     616:	85 36       	cpi	r24, 0x65	; 101
     618:	91 05       	cpc	r25, r1
     61a:	28 f0       	brcs	.+10     	; 0x626 <nRF24L01P_Wait_Tx_Complete+0x42>
  nRF24L01P_Error_Clear_Ticks();
  nRF24L01P_Error_Clear_Buf();
}

void nRF24L01P_Error_Set(uint8_t val){
  nRF24L01P.Error = val;
     61c:	86 e0       	ldi	r24, 0x06	; 6
     61e:	80 93 89 06 	sts	0x0689, r24
     622:	80 e0       	ldi	r24, 0x00	; 0
     624:	05 c0       	rjmp	.+10     	; 0x630 <nRF24L01P_Wait_Tx_Complete+0x4c>


uint8_t nRF24L01P_Wait_Tx_Complete(void){
  if(nRF24L01P_Error_Free()){
    nRF24L01P_Error_Clear_Ticks();
    while( !nRF24L01P_Tx_Buf_Empty() ){
     626:	0e 94 c5 02 	call	0x58a	; 0x58a <nRF24L01P_Tx_Buf_Empty>
     62a:	88 23       	and	r24, r24
     62c:	41 f3       	breq	.-48     	; 0x5fe <nRF24L01P_Wait_Tx_Complete+0x1a>
     62e:	81 e0       	ldi	r24, 0x01	; 1
    }
	return 1;
  }else{
    return 0;
  }
}
     630:	df 91       	pop	r29
     632:	cf 91       	pop	r28
     634:	08 95       	ret

00000636 <nRF24L01P_Mode_Set_DeepSleep>:
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     636:	80 91 89 06 	lds	r24, 0x0689
     63a:	88 23       	and	r24, r24
     63c:	51 f4       	brne	.+20     	; 0x652 <nRF24L01P_Mode_Set_DeepSleep+0x1c>

/* set Modes */

void nRF24L01P_Mode_Set_DeepSleep(void){
  if(nRF24L01P_Error_Free()){
    nRF24L01P.TempBuf[0] = 0x00;
     63e:	10 92 6b 06 	sts	0x066B, r1
    nRF24L01P_ReadWrite_Register( 0x00, 0, nRF24L01P.TempBuf, 1 );
     642:	60 e0       	ldi	r22, 0x00	; 0
     644:	4b e6       	ldi	r20, 0x6B	; 107
     646:	56 e0       	ldi	r21, 0x06	; 6
     648:	21 e0       	ldi	r18, 0x01	; 1
     64a:	0e 94 12 02 	call	0x424	; 0x424 <nRF24L01P_ReadWrite_Register>
    nRF24L01P.Mode = 0x00;
     64e:	10 92 69 06 	sts	0x0669, r1
  }
  nRF24L01P_Disable();
     652:	0e 94 7d 01 	call	0x2fa	; 0x2fa <nRF24L01P_Disable>
}
     656:	08 95       	ret

00000658 <nRF24L01P_Mode_Set_Sleep>:

void nRF24L01P_Mode_Set_Sleep(void){
  if(nRF24L01P.Enable == 0){
     658:	80 91 6a 06 	lds	r24, 0x066A
     65c:	88 23       	and	r24, r24
     65e:	11 f4       	brne	.+4      	; 0x664 <nRF24L01P_Mode_Set_Sleep+0xc>
    nRF24L01P_Enable();
     660:	0e 94 73 01 	call	0x2e6	; 0x2e6 <nRF24L01P_Enable>
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     664:	80 91 89 06 	lds	r24, 0x0689
     668:	88 23       	and	r24, r24
     66a:	61 f4       	brne	.+24     	; 0x684 <nRF24L01P_Mode_Set_Sleep+0x2c>
void nRF24L01P_Mode_Set_Sleep(void){
  if(nRF24L01P.Enable == 0){
    nRF24L01P_Enable();
  }
  if(nRF24L01P_Error_Free()){
    nRF24L01P.TempBuf[0] = 0x00;
     66c:	10 92 6b 06 	sts	0x066B, r1

void nRF24L01P_Set_CE(uint8_t state){
  if(state){
    nRF24L01P_CE_PORT |= (1<<nRF24L01P_CE_bp);
  }else{
    nRF24L01P_CE_PORT &=~(1<<nRF24L01P_CE_bp);
     670:	29 98       	cbi	0x05, 1	; 5
    nRF24L01P_Enable();
  }
  if(nRF24L01P_Error_Free()){
    nRF24L01P.TempBuf[0] = 0x00;
	nRF24L01P_Set_CE(0);
    nRF24L01P_ReadWrite_Register( 0x00, 0, nRF24L01P.TempBuf, 1 );
     672:	60 e0       	ldi	r22, 0x00	; 0
     674:	4b e6       	ldi	r20, 0x6B	; 107
     676:	56 e0       	ldi	r21, 0x06	; 6
     678:	21 e0       	ldi	r18, 0x01	; 1
     67a:	0e 94 12 02 	call	0x424	; 0x424 <nRF24L01P_ReadWrite_Register>
    nRF24L01P.Mode = 0x01;
     67e:	81 e0       	ldi	r24, 0x01	; 1
     680:	80 93 69 06 	sts	0x0669, r24
     684:	08 95       	ret

00000686 <nRF24L01P_Mode_Set_Rx>:
  }
}

void nRF24L01P_Mode_Set_Rx(void){
  if(nRF24L01P.Enable == 0){
     686:	80 91 6a 06 	lds	r24, 0x066A
     68a:	88 23       	and	r24, r24
     68c:	11 f4       	brne	.+4      	; 0x692 <nRF24L01P_Mode_Set_Rx+0xc>
    nRF24L01P_Enable();
     68e:	0e 94 73 01 	call	0x2e6	; 0x2e6 <nRF24L01P_Enable>
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     692:	80 91 89 06 	lds	r24, 0x0689
     696:	88 23       	and	r24, r24
     698:	71 f4       	brne	.+28     	; 0x6b6 <nRF24L01P_Mode_Set_Rx+0x30>
void nRF24L01P_Mode_Set_Rx(void){
  if(nRF24L01P.Enable == 0){
    nRF24L01P_Enable();
  }
  if(nRF24L01P_Error_Free()){
    nRF24L01P.TempBuf[0] = 0x73;
     69a:	83 e7       	ldi	r24, 0x73	; 115
     69c:	80 93 6b 06 	sts	0x066B, r24
  }
}

void nRF24L01P_Set_CE(uint8_t state){
  if(state){
    nRF24L01P_CE_PORT |= (1<<nRF24L01P_CE_bp);
     6a0:	29 9a       	sbi	0x05, 1	; 5
    nRF24L01P_Enable();
  }
  if(nRF24L01P_Error_Free()){
    nRF24L01P.TempBuf[0] = 0x73;
    nRF24L01P_Set_CE(1);
    nRF24L01P_ReadWrite_Register( 0x00, 0, nRF24L01P.TempBuf, 1 );
     6a2:	80 e0       	ldi	r24, 0x00	; 0
     6a4:	60 e0       	ldi	r22, 0x00	; 0
     6a6:	4b e6       	ldi	r20, 0x6B	; 107
     6a8:	56 e0       	ldi	r21, 0x06	; 6
     6aa:	21 e0       	ldi	r18, 0x01	; 1
     6ac:	0e 94 12 02 	call	0x424	; 0x424 <nRF24L01P_ReadWrite_Register>
	nRF24L01P.Mode = 0x02;
     6b0:	82 e0       	ldi	r24, 0x02	; 2
     6b2:	80 93 69 06 	sts	0x0669, r24
     6b6:	08 95       	ret

000006b8 <nRF24L01P_Mode_Set_Tx>:
  }
}

void nRF24L01P_Mode_Set_Tx(void){
  if(nRF24L01P.Enable == 0){
     6b8:	80 91 6a 06 	lds	r24, 0x066A
     6bc:	88 23       	and	r24, r24
     6be:	11 f4       	brne	.+4      	; 0x6c4 <nRF24L01P_Mode_Set_Tx+0xc>
    nRF24L01P_Enable();
     6c0:	0e 94 73 01 	call	0x2e6	; 0x2e6 <nRF24L01P_Enable>
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     6c4:	80 91 89 06 	lds	r24, 0x0689
     6c8:	88 23       	and	r24, r24
     6ca:	79 f4       	brne	.+30     	; 0x6ea <nRF24L01P_Mode_Set_Tx+0x32>
void nRF24L01P_Mode_Set_Tx(void){
  if(nRF24L01P.Enable == 0){
    nRF24L01P_Enable();
  }
  if(nRF24L01P_Error_Free()){
    nRF24L01P.TempBuf[0] = 0x72;
     6cc:	82 e7       	ldi	r24, 0x72	; 114
     6ce:	80 93 6b 06 	sts	0x066B, r24

void nRF24L01P_Set_CE(uint8_t state){
  if(state){
    nRF24L01P_CE_PORT |= (1<<nRF24L01P_CE_bp);
  }else{
    nRF24L01P_CE_PORT &=~(1<<nRF24L01P_CE_bp);
     6d2:	29 98       	cbi	0x05, 1	; 5
    nRF24L01P_Enable();
  }
  if(nRF24L01P_Error_Free()){
    nRF24L01P.TempBuf[0] = 0x72;
    nRF24L01P_Set_CE(0);
    nRF24L01P_ReadWrite_Register( 0x00, 0, nRF24L01P.TempBuf, 1 );
     6d4:	80 e0       	ldi	r24, 0x00	; 0
     6d6:	60 e0       	ldi	r22, 0x00	; 0
     6d8:	4b e6       	ldi	r20, 0x6B	; 107
     6da:	56 e0       	ldi	r21, 0x06	; 6
     6dc:	21 e0       	ldi	r18, 0x01	; 1
     6de:	0e 94 12 02 	call	0x424	; 0x424 <nRF24L01P_ReadWrite_Register>
  }
}

void nRF24L01P_Set_CE(uint8_t state){
  if(state){
    nRF24L01P_CE_PORT |= (1<<nRF24L01P_CE_bp);
     6e2:	29 9a       	sbi	0x05, 1	; 5
  if(nRF24L01P_Error_Free()){
    nRF24L01P.TempBuf[0] = 0x72;
    nRF24L01P_Set_CE(0);
    nRF24L01P_ReadWrite_Register( 0x00, 0, nRF24L01P.TempBuf, 1 );
	nRF24L01P_Set_CE(1);
	nRF24L01P.Mode = 0x03;
     6e4:	83 e0       	ldi	r24, 0x03	; 3
     6e6:	80 93 69 06 	sts	0x0669, r24
     6ea:	08 95       	ret

000006ec <nRF24L01P_Mode_Set>:
  }
}

void nRF24L01P_Mode_Set(uint8_t Mode){
     6ec:	98 2f       	mov	r25, r24
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     6ee:	80 91 89 06 	lds	r24, 0x0689
     6f2:	88 23       	and	r24, r24
     6f4:	b1 f4       	brne	.+44     	; 0x722 <nRF24L01P_Mode_Set+0x36>
  }
}

void nRF24L01P_Mode_Set(uint8_t Mode){
  if(nRF24L01P_Error_Free()){
    if(Mode == 0){
     6f6:	99 23       	and	r25, r25
     6f8:	19 f4       	brne	.+6      	; 0x700 <nRF24L01P_Mode_Set+0x14>
	  nRF24L01P_Mode_Set_DeepSleep();
     6fa:	0e 94 1b 03 	call	0x636	; 0x636 <nRF24L01P_Mode_Set_DeepSleep>
     6fe:	08 95       	ret
	}else if(Mode == 1){
     700:	91 30       	cpi	r25, 0x01	; 1
     702:	19 f4       	brne	.+6      	; 0x70a <nRF24L01P_Mode_Set+0x1e>
	  nRF24L01P_Mode_Set_Sleep();
     704:	0e 94 2c 03 	call	0x658	; 0x658 <nRF24L01P_Mode_Set_Sleep>
     708:	08 95       	ret
	}else if(Mode == 2){
     70a:	92 30       	cpi	r25, 0x02	; 2
     70c:	19 f4       	brne	.+6      	; 0x714 <nRF24L01P_Mode_Set+0x28>
	  nRF24L01P_Mode_Set_Rx();
     70e:	0e 94 43 03 	call	0x686	; 0x686 <nRF24L01P_Mode_Set_Rx>
     712:	08 95       	ret
	}else if(Mode == 3){
     714:	93 30       	cpi	r25, 0x03	; 3
     716:	19 f4       	brne	.+6      	; 0x71e <nRF24L01P_Mode_Set+0x32>
	  nRF24L01P_Mode_Set_Tx();
     718:	0e 94 5c 03 	call	0x6b8	; 0x6b8 <nRF24L01P_Mode_Set_Tx>
     71c:	08 95       	ret
	}else{
	  nRF24L01P_Mode_Set_Rx();
     71e:	0e 94 43 03 	call	0x686	; 0x686 <nRF24L01P_Mode_Set_Rx>
     722:	08 95       	ret

00000724 <nRF24L01P_Mode_Get>:
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     724:	80 91 89 06 	lds	r24, 0x0689
     728:	88 23       	and	r24, r24
     72a:	11 f0       	breq	.+4      	; 0x730 <nRF24L01P_Mode_Get+0xc>
     72c:	80 e0       	ldi	r24, 0x00	; 0
     72e:	08 95       	ret
  }
}

uint8_t nRF24L01P_Mode_Get(void){
  if(nRF24L01P_Error_Free()){
    nRF24L01P_ReadWrite_Register( 0x00, 1, nRF24L01P.TempBuf, 1 );
     730:	80 e0       	ldi	r24, 0x00	; 0
     732:	61 e0       	ldi	r22, 0x01	; 1
     734:	4b e6       	ldi	r20, 0x6B	; 107
     736:	56 e0       	ldi	r21, 0x06	; 6
     738:	21 e0       	ldi	r18, 0x01	; 1
     73a:	0e 94 12 02 	call	0x424	; 0x424 <nRF24L01P_ReadWrite_Register>
    if(nRF24L01P.TempBuf[0] & (1<<1)){
     73e:	80 91 6b 06 	lds	r24, 0x066B
     742:	81 ff       	sbrs	r24, 1
     744:	08 c0       	rjmp	.+16     	; 0x756 <nRF24L01P_Mode_Get+0x32>
      if(nRF24L01P.TempBuf[0] & (1<<0)){
     746:	80 ff       	sbrs	r24, 0
     748:	02 c0       	rjmp	.+4      	; 0x74e <nRF24L01P_Mode_Get+0x2a>
	    nRF24L01P.Mode = 0x02;
     74a:	82 e0       	ldi	r24, 0x02	; 2
     74c:	01 c0       	rjmp	.+2      	; 0x750 <nRF24L01P_Mode_Get+0x2c>
	    return 2; //rx Mode
	  }else{
	    nRF24L01P.Mode = 0x03;
     74e:	83 e0       	ldi	r24, 0x03	; 3
     750:	80 93 69 06 	sts	0x0669, r24
     754:	08 95       	ret
	    return 3; //tx Mode
	  }
    }else{
      nRF24L01P.Mode = 0x01;
     756:	81 e0       	ldi	r24, 0x01	; 1
     758:	80 93 69 06 	sts	0x0669, r24
      return 1;   //pwr down
    }
  }else{
    return 0;
  }
}
     75c:	08 95       	ret

0000075e <nRF24L01P_Channel_Set>:



void nRF24L01P_Channel_Set(uint8_t channel){
     75e:	98 2f       	mov	r25, r24
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     760:	80 91 89 06 	lds	r24, 0x0689
     764:	88 23       	and	r24, r24
     766:	69 f4       	brne	.+26     	; 0x782 <nRF24L01P_Channel_Set+0x24>
void nRF24L01P_Channel_Set(uint8_t channel){
  if(nRF24L01P_Error_Free()){
    if(channel > 120){
      channel = 120;
    }
    nRF24L01P.TempBuf[0] = channel;
     768:	89 2f       	mov	r24, r25
     76a:	99 37       	cpi	r25, 0x79	; 121
     76c:	08 f0       	brcs	.+2      	; 0x770 <nRF24L01P_Channel_Set+0x12>
     76e:	88 e7       	ldi	r24, 0x78	; 120
     770:	80 93 6b 06 	sts	0x066B, r24
    nRF24L01P_ReadWrite_Register( 0x05, 0, nRF24L01P.TempBuf, 1 );
     774:	85 e0       	ldi	r24, 0x05	; 5
     776:	60 e0       	ldi	r22, 0x00	; 0
     778:	4b e6       	ldi	r20, 0x6B	; 107
     77a:	56 e0       	ldi	r21, 0x06	; 6
     77c:	21 e0       	ldi	r18, 0x01	; 1
     77e:	0e 94 12 02 	call	0x424	; 0x424 <nRF24L01P_ReadWrite_Register>
     782:	08 95       	ret

00000784 <nRF24L01P_Channel_Get>:
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     784:	80 91 89 06 	lds	r24, 0x0689
     788:	88 23       	and	r24, r24
     78a:	11 f0       	breq	.+4      	; 0x790 <nRF24L01P_Channel_Get+0xc>
     78c:	80 e0       	ldi	r24, 0x00	; 0
     78e:	08 95       	ret
  }
}

uint8_t nRF24L01P_Channel_Get(void){
  if(nRF24L01P_Error_Free()){
    nRF24L01P_ReadWrite_Register( 0x05, 1, nRF24L01P.TempBuf, 1 );
     790:	85 e0       	ldi	r24, 0x05	; 5
     792:	61 e0       	ldi	r22, 0x01	; 1
     794:	4b e6       	ldi	r20, 0x6B	; 107
     796:	56 e0       	ldi	r21, 0x06	; 6
     798:	21 e0       	ldi	r18, 0x01	; 1
     79a:	0e 94 12 02 	call	0x424	; 0x424 <nRF24L01P_ReadWrite_Register>
    return nRF24L01P.TempBuf[0];
     79e:	80 91 6b 06 	lds	r24, 0x066B
  }else{
    return 0;
  }
}
     7a2:	08 95       	ret

000007a4 <nRF24L01P_Speed_Set>:



void nRF24L01P_Speed_Set(uint8_t index){
  if(index == 0){       //250kbps
     7a4:	88 23       	and	r24, r24
     7a6:	21 f4       	brne	.+8      	; 0x7b0 <nRF24L01P_Speed_Set+0xc>
    nRF24L01P_ReadModifyWrite_Register( 0x06, 5, 1 );
     7a8:	86 e0       	ldi	r24, 0x06	; 6
     7aa:	65 e0       	ldi	r22, 0x05	; 5
     7ac:	41 e0       	ldi	r20, 0x01	; 1
     7ae:	05 c0       	rjmp	.+10     	; 0x7ba <nRF24L01P_Speed_Set+0x16>
    nRF24L01P_ReadModifyWrite_Register( 0x06, 3, 0 );
  }
  else if(index == 1){  //1Mbps
     7b0:	81 30       	cpi	r24, 0x01	; 1
     7b2:	49 f4       	brne	.+18     	; 0x7c6 <nRF24L01P_Speed_Set+0x22>
    nRF24L01P_ReadModifyWrite_Register( 0x06, 5, 0 );
     7b4:	86 e0       	ldi	r24, 0x06	; 6
     7b6:	65 e0       	ldi	r22, 0x05	; 5
     7b8:	40 e0       	ldi	r20, 0x00	; 0
     7ba:	0e 94 55 02 	call	0x4aa	; 0x4aa <nRF24L01P_ReadModifyWrite_Register>
    nRF24L01P_ReadModifyWrite_Register( 0x06, 3, 0 );
     7be:	86 e0       	ldi	r24, 0x06	; 6
     7c0:	63 e0       	ldi	r22, 0x03	; 3
     7c2:	40 e0       	ldi	r20, 0x00	; 0
     7c4:	08 c0       	rjmp	.+16     	; 0x7d6 <nRF24L01P_Speed_Set+0x32>
  }
  else if(index == 2){  //2Mbps
    nRF24L01P_ReadModifyWrite_Register( 0x06, 5, 0 );
    nRF24L01P_ReadModifyWrite_Register( 0x06, 3, 1 );
  }else{                //2Mbps
    nRF24L01P_ReadModifyWrite_Register( 0x06, 5, 0 );
     7c6:	86 e0       	ldi	r24, 0x06	; 6
     7c8:	65 e0       	ldi	r22, 0x05	; 5
     7ca:	40 e0       	ldi	r20, 0x00	; 0
     7cc:	0e 94 55 02 	call	0x4aa	; 0x4aa <nRF24L01P_ReadModifyWrite_Register>
    nRF24L01P_ReadModifyWrite_Register( 0x06, 3, 1 );
     7d0:	86 e0       	ldi	r24, 0x06	; 6
     7d2:	63 e0       	ldi	r22, 0x03	; 3
     7d4:	41 e0       	ldi	r20, 0x01	; 1
     7d6:	0e 94 55 02 	call	0x4aa	; 0x4aa <nRF24L01P_ReadModifyWrite_Register>
     7da:	08 95       	ret

000007dc <nRF24L01P_Speed_Get>:
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     7dc:	80 91 89 06 	lds	r24, 0x0689
     7e0:	88 23       	and	r24, r24
     7e2:	11 f0       	breq	.+4      	; 0x7e8 <nRF24L01P_Speed_Get+0xc>
     7e4:	80 e0       	ldi	r24, 0x00	; 0
     7e6:	08 95       	ret
  }
}

uint8_t nRF24L01P_Speed_Get(void){
  if(nRF24L01P_Error_Free()){
    nRF24L01P_ReadWrite_Register( 0x06, 1, nRF24L01P.TempBuf, 1 );
     7e8:	86 e0       	ldi	r24, 0x06	; 6
     7ea:	61 e0       	ldi	r22, 0x01	; 1
     7ec:	4b e6       	ldi	r20, 0x6B	; 107
     7ee:	56 e0       	ldi	r21, 0x06	; 6
     7f0:	21 e0       	ldi	r18, 0x01	; 1
     7f2:	0e 94 12 02 	call	0x424	; 0x424 <nRF24L01P_ReadWrite_Register>
    nRF24L01P.TempBuf[1] = (nRF24L01P.TempBuf[0] >> 3) & 0x01;
     7f6:	90 91 6b 06 	lds	r25, 0x066B
    nRF24L01P.TempBuf[0] >>= 4;
    nRF24L01P.TempBuf[0] &= 0x02;
     7fa:	89 2f       	mov	r24, r25
     7fc:	82 95       	swap	r24
     7fe:	82 70       	andi	r24, 0x02	; 2
     800:	80 93 6b 06 	sts	0x066B, r24
    nRF24L01P.TempBuf[1] |= nRF24L01P.TempBuf[0];
     804:	96 95       	lsr	r25
     806:	96 95       	lsr	r25
     808:	96 95       	lsr	r25
     80a:	91 70       	andi	r25, 0x01	; 1
     80c:	98 2b       	or	r25, r24
     80e:	90 93 6c 06 	sts	0x066C, r25
    if      (nRF24L01P.TempBuf[1] == 0x02){
     812:	92 30       	cpi	r25, 0x02	; 2
     814:	19 f4       	brne	.+6      	; 0x81c <nRF24L01P_Speed_Get+0x40>
      nRF24L01P.TempBuf[0] = 0;
     816:	10 92 6b 06 	sts	0x066B, r1
     81a:	0a c0       	rjmp	.+20     	; 0x830 <nRF24L01P_Speed_Get+0x54>
    }else if(nRF24L01P.TempBuf[1] == 0x01){
     81c:	91 30       	cpi	r25, 0x01	; 1
     81e:	19 f4       	brne	.+6      	; 0x826 <nRF24L01P_Speed_Get+0x4a>
      nRF24L01P.TempBuf[0] = 1;
     820:	90 93 6b 06 	sts	0x066B, r25
     824:	05 c0       	rjmp	.+10     	; 0x830 <nRF24L01P_Speed_Get+0x54>
    }else if(nRF24L01P.TempBuf[1] == 0x00){
     826:	99 23       	and	r25, r25
     828:	19 f4       	brne	.+6      	; 0x830 <nRF24L01P_Speed_Get+0x54>
      nRF24L01P.TempBuf[0] = 2;
     82a:	82 e0       	ldi	r24, 0x02	; 2
     82c:	80 93 6b 06 	sts	0x066B, r24
    }
    return nRF24L01P.TempBuf[0];
     830:	80 91 6b 06 	lds	r24, 0x066B
  }else{
    return 0;
  }
}
     834:	08 95       	ret

00000836 <nRF24L01P_Tx_Power_Set>:



void nRF24L01P_Tx_Power_Set(uint8_t index){
     836:	98 2f       	mov	r25, r24
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     838:	80 91 89 06 	lds	r24, 0x0689
     83c:	88 23       	and	r24, r24
     83e:	71 f5       	brne	.+92     	; 0x89c <nRF24L01P_Tx_Power_Set+0x66>



void nRF24L01P_Tx_Power_Set(uint8_t index){
  if(nRF24L01P_Error_Free()){
    if(index == 0){
     840:	99 23       	and	r25, r25
     842:	21 f4       	brne	.+8      	; 0x84c <nRF24L01P_Tx_Power_Set+0x16>
      nRF24L01P_ReadModifyWrite_Register( 0x06, 2, 0 );
     844:	86 e0       	ldi	r24, 0x06	; 6
     846:	62 e0       	ldi	r22, 0x02	; 2
     848:	40 e0       	ldi	r20, 0x00	; 0
     84a:	0b c0       	rjmp	.+22     	; 0x862 <nRF24L01P_Tx_Power_Set+0x2c>
      nRF24L01P_ReadModifyWrite_Register( 0x06, 1, 0 );
    }
    else if(index == 1){
     84c:	91 30       	cpi	r25, 0x01	; 1
     84e:	21 f4       	brne	.+8      	; 0x858 <nRF24L01P_Tx_Power_Set+0x22>
      nRF24L01P_ReadModifyWrite_Register( 0x06, 2, 0 );
     850:	86 e0       	ldi	r24, 0x06	; 6
     852:	62 e0       	ldi	r22, 0x02	; 2
     854:	40 e0       	ldi	r20, 0x00	; 0
     856:	10 c0       	rjmp	.+32     	; 0x878 <nRF24L01P_Tx_Power_Set+0x42>
      nRF24L01P_ReadModifyWrite_Register( 0x06, 1, 1 );
    }
    else if(index == 2){
     858:	92 30       	cpi	r25, 0x02	; 2
     85a:	49 f4       	brne	.+18     	; 0x86e <nRF24L01P_Tx_Power_Set+0x38>
      nRF24L01P_ReadModifyWrite_Register( 0x06, 2, 1 );
     85c:	86 e0       	ldi	r24, 0x06	; 6
     85e:	62 e0       	ldi	r22, 0x02	; 2
     860:	41 e0       	ldi	r20, 0x01	; 1
     862:	0e 94 55 02 	call	0x4aa	; 0x4aa <nRF24L01P_ReadModifyWrite_Register>
      nRF24L01P_ReadModifyWrite_Register( 0x06, 1, 0 );
     866:	86 e0       	ldi	r24, 0x06	; 6
     868:	61 e0       	ldi	r22, 0x01	; 1
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	0a c0       	rjmp	.+20     	; 0x882 <nRF24L01P_Tx_Power_Set+0x4c>
    }
    else if(index == 3){
     86e:	93 30       	cpi	r25, 0x03	; 3
     870:	59 f4       	brne	.+22     	; 0x888 <nRF24L01P_Tx_Power_Set+0x52>
      nRF24L01P_ReadModifyWrite_Register( 0x06, 2, 1 );
     872:	86 e0       	ldi	r24, 0x06	; 6
     874:	62 e0       	ldi	r22, 0x02	; 2
     876:	41 e0       	ldi	r20, 0x01	; 1
     878:	0e 94 55 02 	call	0x4aa	; 0x4aa <nRF24L01P_ReadModifyWrite_Register>
      nRF24L01P_ReadModifyWrite_Register( 0x06, 1, 1 );
     87c:	86 e0       	ldi	r24, 0x06	; 6
     87e:	61 e0       	ldi	r22, 0x01	; 1
     880:	41 e0       	ldi	r20, 0x01	; 1
     882:	0e 94 55 02 	call	0x4aa	; 0x4aa <nRF24L01P_ReadModifyWrite_Register>
     886:	08 95       	ret
    }else{
      nRF24L01P_ReadModifyWrite_Register( 0x06, 2, 1 );
     888:	86 e0       	ldi	r24, 0x06	; 6
     88a:	62 e0       	ldi	r22, 0x02	; 2
     88c:	41 e0       	ldi	r20, 0x01	; 1
     88e:	0e 94 55 02 	call	0x4aa	; 0x4aa <nRF24L01P_ReadModifyWrite_Register>
      nRF24L01P_ReadModifyWrite_Register( 0x06, 1, 1 );
     892:	86 e0       	ldi	r24, 0x06	; 6
     894:	61 e0       	ldi	r22, 0x01	; 1
     896:	41 e0       	ldi	r20, 0x01	; 1
     898:	0e 94 55 02 	call	0x4aa	; 0x4aa <nRF24L01P_ReadModifyWrite_Register>
     89c:	08 95       	ret

0000089e <nRF24L01P_Tx_Power_Get>:
    return 0;
  }
}

uint8_t nRF24L01P_Error_Free(void){
  if(nRF24L01P_Error_Get() == 0){
     89e:	80 91 89 06 	lds	r24, 0x0689
     8a2:	88 23       	and	r24, r24
     8a4:	11 f0       	breq	.+4      	; 0x8aa <nRF24L01P_Tx_Power_Get+0xc>
     8a6:	80 e0       	ldi	r24, 0x00	; 0
     8a8:	08 95       	ret
  }
}

uint8_t nRF24L01P_Tx_Power_Get(void){
  if(nRF24L01P_Error_Free()){
    nRF24L01P_ReadWrite_Register( 0x06, 1, nRF24L01P.TempBuf, 1 );
     8aa:	86 e0       	ldi	r24, 0x06	; 6
     8ac:	61 e0       	ldi	r22, 0x01	; 1
     8ae:	4b e6       	ldi	r20, 0x6B	; 107
     8b0:	56 e0       	ldi	r21, 0x06	; 6
     8b2:	21 e0       	ldi	r18, 0x01	; 1
     8b4:	0e 94 12 02 	call	0x424	; 0x424 <nRF24L01P_ReadWrite_Register>
    nRF24L01P.TempBuf[0] >>= 1;
    nRF24L01P.TempBuf[0] &= 0x03;
     8b8:	80 91 6b 06 	lds	r24, 0x066B
     8bc:	86 95       	lsr	r24
     8be:	83 70       	andi	r24, 0x03	; 3
     8c0:	80 93 6b 06 	sts	0x066B, r24
    return nRF24L01P.TempBuf[0];
  }else{
    return 0;
  }
}  
     8c4:	08 95       	ret

000008c6 <nRF24L01P_Own_Addr_Set>:

void nRF24L01P_Own_Addr_Set(uint8_t addr){
  nRF24L01P.Address.Own=addr;
     8c6:	80 93 6d 06 	sts	0x066D, r24
}
     8ca:	08 95       	ret

000008cc <nRF24L01P_Own_Addr_Get>:

uint8_t nRF24L01P_Own_Addr_Get(void){
  return nRF24L01P.Address.Own;
}
     8cc:	80 91 6d 06 	lds	r24, 0x066D
     8d0:	08 95       	ret

000008d2 <nRF24L01P_Dest_Addr_Set>:

void nRF24L01P_Dest_Addr_Set(uint8_t addr){
  nRF24L01P.Address.Dest=addr;
     8d2:	80 93 6e 06 	sts	0x066E, r24
}
     8d6:	08 95       	ret

000008d8 <nRF24L01P_Dest_Addr_Get>:

uint8_t nRF24L01P_Dest_Addr_Get(void){
  return nRF24L01P.Address.Dest;
}
     8d8:	80 91 6e 06 	lds	r24, 0x066E
     8dc:	08 95       	ret

000008de <nRF24L01P_RxTicks_Set>:

void nRF24L01P_RxTicks_Set(uint16_t val){
  nRF24L01P.Config.RxTicks=val;
     8de:	90 93 72 06 	sts	0x0672, r25
     8e2:	80 93 71 06 	sts	0x0671, r24
}
     8e6:	08 95       	ret

000008e8 <nRF24L01P_RxTicks_Get>:

uint16_t nRF24L01P_RxTicks_Get(void){
  return nRF24L01P.Config.RxTicks;
}
     8e8:	80 91 71 06 	lds	r24, 0x0671
     8ec:	90 91 72 06 	lds	r25, 0x0672
     8f0:	08 95       	ret

000008f2 <nRF24L01P_RxTimeout_Set>:

void nRF24L01P_RxTimeout_Set(uint16_t val){
  nRF24L01P.Config.RxTimeout=val;
     8f2:	90 93 70 06 	sts	0x0670, r25
     8f6:	80 93 6f 06 	sts	0x066F, r24
}
     8fa:	08 95       	ret

000008fc <nRF24L01P_RxTimeout_Get>:

uint16_t nRF24L01P_RxTimeout_Get(void){
  return nRF24L01P.Config.RxTimeout;
}
     8fc:	80 91 6f 06 	lds	r24, 0x066F
     900:	90 91 70 06 	lds	r25, 0x0670
     904:	08 95       	ret

00000906 <nRF24L01P_MaxRetransmission_Set>:

void nRF24L01P_MaxRetransmission_Set(uint16_t val){
  nRF24L01P.Config.MaxRetry=val;
     906:	90 93 75 06 	sts	0x0675, r25
     90a:	80 93 74 06 	sts	0x0674, r24
}
     90e:	08 95       	ret

00000910 <nRF24L01P_MaxRetransmission_Get>:

uint16_t nRF24L01P_MaxRetransmission_Get(void){
  return nRF24L01P.Config.MaxRetry;
}
     910:	80 91 74 06 	lds	r24, 0x0674
     914:	90 91 75 06 	lds	r25, 0x0675
     918:	08 95       	ret

0000091a <nRF24L01P_Tx_Basic>:

void nRF24L01P_Tx_Basic(uint8_t *buf, uint8_t len){
     91a:	ff 92       	push	r15
     91c:	0f 93       	push	r16
     91e:	1f 93       	push	r17
     920:	8c 01       	movw	r16, r24
     922:	f6 2e       	mov	r15, r22


/* error handling */

void nRF24L01P_Error_Clear(void){
  nRF24L01P.Error = 0;
     924:	10 92 89 06 	sts	0x0689, r1
  return nRF24L01P.Config.MaxRetry;
}

void nRF24L01P_Tx_Basic(uint8_t *buf, uint8_t len){
  nRF24L01P_Error_Clear();
  nRF24L01P_Flush_Tx_Buf();
     928:	0e 94 8b 02 	call	0x516	; 0x516 <nRF24L01P_Flush_Tx_Buf>
  buf[nRF24L01P.SpaceAlloc.Blocks] = nRF24L01P.Blocks.Remaining;      //24
     92c:	80 91 86 06 	lds	r24, 0x0686
     930:	f8 01       	movw	r30, r16
     932:	e8 0f       	add	r30, r24
     934:	f1 1d       	adc	r31, r1
     936:	80 91 7c 06 	lds	r24, 0x067C
     93a:	80 83       	st	Z, r24
  buf[nRF24L01P.SpaceAlloc.PID   ] = nRF24L01P.Packet.TxPID;          //25
     93c:	80 91 84 06 	lds	r24, 0x0684
     940:	f8 01       	movw	r30, r16
     942:	e8 0f       	add	r30, r24
     944:	f1 1d       	adc	r31, r1
     946:	80 91 78 06 	lds	r24, 0x0678
     94a:	80 83       	st	Z, r24
  buf[nRF24L01P.SpaceAlloc.Ack   ] = nRF24L01P.Packet.AckReq;         //26
     94c:	80 91 83 06 	lds	r24, 0x0683
     950:	f8 01       	movw	r30, r16
     952:	e8 0f       	add	r30, r24
     954:	f1 1d       	adc	r31, r1
     956:	80 91 7b 06 	lds	r24, 0x067B
     95a:	80 83       	st	Z, r24
  buf[nRF24L01P.SpaceAlloc.Own   ] = nRF24L01P.Address.Own;           //27
     95c:	80 91 82 06 	lds	r24, 0x0682
     960:	f8 01       	movw	r30, r16
     962:	e8 0f       	add	r30, r24
     964:	f1 1d       	adc	r31, r1
     966:	80 91 6d 06 	lds	r24, 0x066D
     96a:	80 83       	st	Z, r24
  buf[nRF24L01P.SpaceAlloc.Dest  ] = nRF24L01P.Address.Dest;          //28
     96c:	80 91 81 06 	lds	r24, 0x0681
     970:	f8 01       	movw	r30, r16
     972:	e8 0f       	add	r30, r24
     974:	f1 1d       	adc	r31, r1
     976:	80 91 6e 06 	lds	r24, 0x066E
     97a:	80 83       	st	Z, r24
  buf[nRF24L01P.SpaceAlloc.Len   ] = len;                             //29
     97c:	80 91 80 06 	lds	r24, 0x0680
     980:	f8 01       	movw	r30, r16
     982:	e8 0f       	add	r30, r24
     984:	f1 1d       	adc	r31, r1
     986:	f0 82       	st	Z, r15
  uint16_t temp = nRF24L01P_CRC_Block( buf, nRF24L01P.SpaceAlloc.CRCLen );
     988:	c8 01       	movw	r24, r16
     98a:	60 91 85 06 	lds	r22, 0x0685
     98e:	0e 94 e1 01 	call	0x3c2	; 0x3c2 <nRF24L01P_CRC_Block>
  buf[nRF24L01P.SpaceAlloc.CRCMSB] = (temp & 0xFF00)>>8;              //30
     992:	20 91 7e 06 	lds	r18, 0x067E
     996:	f8 01       	movw	r30, r16
     998:	e2 0f       	add	r30, r18
     99a:	f1 1d       	adc	r31, r1
     99c:	90 83       	st	Z, r25
  buf[nRF24L01P.SpaceAlloc.CRCLSB] = (temp & 0x00FF);                 //31
     99e:	90 91 7f 06 	lds	r25, 0x067F
     9a2:	f8 01       	movw	r30, r16
     9a4:	e9 0f       	add	r30, r25
     9a6:	f1 1d       	adc	r31, r1
     9a8:	80 83       	st	Z, r24
  nRF24L01P_Write_Data_Tx_Buf(buf);
     9aa:	c8 01       	movw	r24, r16
     9ac:	0e 94 a9 02 	call	0x552	; 0x552 <nRF24L01P_Write_Data_Tx_Buf>
  nRF24L01P_Mode_Set(3);                                              //tx
     9b0:	83 e0       	ldi	r24, 0x03	; 3
     9b2:	0e 94 76 03 	call	0x6ec	; 0x6ec <nRF24L01P_Mode_Set>
  nRF24L01P_Wait_Tx_Complete(); 
     9b6:	0e 94 f2 02 	call	0x5e4	; 0x5e4 <nRF24L01P_Wait_Tx_Complete>
  //nRF24L01P_Mode_Set(2);                                            //rx
}
     9ba:	1f 91       	pop	r17
     9bc:	0f 91       	pop	r16
     9be:	ff 90       	pop	r15
     9c0:	08 95       	ret

000009c2 <nRF24L01P_Rx_Basic>:


uint8_t nRF24L01P_Rx_Basic(uint8_t *buf){
     9c2:	cf 92       	push	r12
     9c4:	df 92       	push	r13
     9c6:	ef 92       	push	r14
     9c8:	ff 92       	push	r15
     9ca:	0f 93       	push	r16
     9cc:	1f 93       	push	r17
     9ce:	cf 93       	push	r28
     9d0:	df 93       	push	r29
     9d2:	ec 01       	movw	r28, r24


/* error handling */

void nRF24L01P_Error_Clear(void){
  nRF24L01P.Error = 0;
     9d4:	10 92 89 06 	sts	0x0689, r1
uint8_t nRF24L01P_Dest_Addr_Get(void){
  return nRF24L01P.Address.Dest;
}

void nRF24L01P_RxTicks_Set(uint16_t val){
  nRF24L01P.Config.RxTicks=val;
     9d8:	10 92 72 06 	sts	0x0672, r1
     9dc:	10 92 71 06 	sts	0x0671, r1
     9e0:	78 ec       	ldi	r23, 0xC8	; 200
     9e2:	c7 2e       	mov	r12, r23
     9e4:	d1 2c       	mov	r13, r1
     9e6:	3c c0       	rjmp	.+120    	; 0xa60 <nRF24L01P_Rx_Basic+0x9e>
uint8_t nRF24L01P_Rx_Basic(uint8_t *buf){
  uint8_t sts=0;
  nRF24L01P_Error_Clear();
  nRF24L01P_RxTicks_Set(0);
  while(nRF24L01P_RxTicks_Get() < nRF24L01P_RxTimeout_Get()){
    if(nRF24L01P_Rx_Buf_Not_Empty()){
     9e8:	0e 94 de 02 	call	0x5bc	; 0x5bc <nRF24L01P_Rx_Buf_Not_Empty>
     9ec:	88 23       	and	r24, r24
     9ee:	61 f1       	breq	.+88     	; 0xa48 <nRF24L01P_Rx_Basic+0x86>
      nRF24L01P_Read_Data_Rx_Buf(buf);
     9f0:	ce 01       	movw	r24, r28
     9f2:	0e 94 b7 02 	call	0x56e	; 0x56e <nRF24L01P_Read_Data_Rx_Buf>
	  uint16_t rec_crc=buf[nRF24L01P.SpaceAlloc.CRCMSB];               //30
     9f6:	80 91 7e 06 	lds	r24, 0x067E
     9fa:	fe 01       	movw	r30, r28
     9fc:	e8 0f       	add	r30, r24
     9fe:	f1 1d       	adc	r31, r1
	  rec_crc<<=8;
     a00:	f0 80       	ld	r15, Z
     a02:	ee 24       	eor	r14, r14
	  rec_crc|=buf[nRF24L01P.SpaceAlloc.CRCLSB];                       //31
     a04:	80 91 7f 06 	lds	r24, 0x067F
     a08:	fe 01       	movw	r30, r28
     a0a:	e8 0f       	add	r30, r24
     a0c:	f1 1d       	adc	r31, r1
     a0e:	00 81       	ld	r16, Z
     a10:	10 e0       	ldi	r17, 0x00	; 0
     a12:	0e 29       	or	r16, r14
     a14:	1f 29       	or	r17, r15
      uint16_t calc_crc=nRF24L01P_CRC_Block(buf, nRF24L01P.SpaceAlloc.CRCLen);
     a16:	ce 01       	movw	r24, r28
     a18:	60 91 85 06 	lds	r22, 0x0685
     a1c:	0e 94 e1 01 	call	0x3c2	; 0x3c2 <nRF24L01P_CRC_Block>
      if(rec_crc == calc_crc){
     a20:	08 17       	cp	r16, r24
     a22:	19 07       	cpc	r17, r25
     a24:	e9 f4       	brne	.+58     	; 0xa60 <nRF24L01P_Rx_Basic+0x9e>
	    nRF24L01P.Packet.RxPID = buf[nRF24L01P.SpaceAlloc.PID];        //25
     a26:	80 91 84 06 	lds	r24, 0x0684
     a2a:	fe 01       	movw	r30, r28
     a2c:	e8 0f       	add	r30, r24
     a2e:	f1 1d       	adc	r31, r1
     a30:	80 81       	ld	r24, Z
     a32:	80 93 79 06 	sts	0x0679, r24
	    nRF24L01P.Blocks.Remaining = buf[nRF24L01P.SpaceAlloc.Blocks]; //24
     a36:	80 91 86 06 	lds	r24, 0x0686
     a3a:	c8 0f       	add	r28, r24
     a3c:	d1 1d       	adc	r29, r1
     a3e:	88 81       	ld	r24, Y
     a40:	80 93 7c 06 	sts	0x067C, r24
     a44:	81 e0       	ldi	r24, 0x01	; 1
     a46:	19 c0       	rjmp	.+50     	; 0xa7a <nRF24L01P_Rx_Basic+0xb8>
     a48:	c6 01       	movw	r24, r12
     a4a:	01 97       	sbiw	r24, 0x01	; 1
     a4c:	f1 f7       	brne	.-4      	; 0xa4a <nRF24L01P_Rx_Basic+0x88>
		sts=1;
		break;
	  }
    }else{
      _delay_us(100);
      nRF24L01P.Config.RxTicks++;
     a4e:	80 91 71 06 	lds	r24, 0x0671
     a52:	90 91 72 06 	lds	r25, 0x0672
     a56:	01 96       	adiw	r24, 0x01	; 1
     a58:	90 93 72 06 	sts	0x0672, r25
     a5c:	80 93 71 06 	sts	0x0671, r24

uint8_t nRF24L01P_Rx_Basic(uint8_t *buf){
  uint8_t sts=0;
  nRF24L01P_Error_Clear();
  nRF24L01P_RxTicks_Set(0);
  while(nRF24L01P_RxTicks_Get() < nRF24L01P_RxTimeout_Get()){
     a60:	20 91 71 06 	lds	r18, 0x0671
     a64:	30 91 72 06 	lds	r19, 0x0672
     a68:	80 91 6f 06 	lds	r24, 0x066F
     a6c:	90 91 70 06 	lds	r25, 0x0670
     a70:	28 17       	cp	r18, r24
     a72:	39 07       	cpc	r19, r25
     a74:	08 f4       	brcc	.+2      	; 0xa78 <nRF24L01P_Rx_Basic+0xb6>
     a76:	b8 cf       	rjmp	.-144    	; 0x9e8 <nRF24L01P_Rx_Basic+0x26>
     a78:	80 e0       	ldi	r24, 0x00	; 0
      _delay_us(100);
      nRF24L01P.Config.RxTicks++;
	}
  }
  return sts;
}
     a7a:	df 91       	pop	r29
     a7c:	cf 91       	pop	r28
     a7e:	1f 91       	pop	r17
     a80:	0f 91       	pop	r16
     a82:	ff 90       	pop	r15
     a84:	ef 90       	pop	r14
     a86:	df 90       	pop	r13
     a88:	cf 90       	pop	r12
     a8a:	08 95       	ret

00000a8c <nRF24L01P_Tx_With_Ack>:


uint8_t nRF24L01P_Tx_With_Ack(uint8_t *buf, uint8_t len){
     a8c:	ef 92       	push	r14
     a8e:	ff 92       	push	r15
     a90:	0f 93       	push	r16
     a92:	1f 93       	push	r17
     a94:	df 93       	push	r29
     a96:	cf 93       	push	r28
     a98:	cd b7       	in	r28, 0x3d	; 61
     a9a:	de b7       	in	r29, 0x3e	; 62
     a9c:	a0 97       	sbiw	r28, 0x20	; 32
     a9e:	0f b6       	in	r0, 0x3f	; 63
     aa0:	f8 94       	cli
     aa2:	de bf       	out	0x3e, r29	; 62
     aa4:	0f be       	out	0x3f, r0	; 63
     aa6:	cd bf       	out	0x3d, r28	; 61
void nRF24L01P_RxTimeout_Set(uint16_t val){
  nRF24L01P.Config.RxTimeout=val;
}

uint16_t nRF24L01P_RxTimeout_Get(void){
  return nRF24L01P.Config.RxTimeout;
     aa8:	e0 90 6f 06 	lds	r14, 0x066F
     aac:	f0 90 70 06 	lds	r15, 0x0670
uint16_t nRF24L01P_RxTicks_Get(void){
  return nRF24L01P.Config.RxTicks;
}

void nRF24L01P_RxTimeout_Set(uint16_t val){
  nRF24L01P.Config.RxTimeout=val;
     ab0:	25 e0       	ldi	r18, 0x05	; 5
     ab2:	30 e0       	ldi	r19, 0x00	; 0
     ab4:	30 93 70 06 	sts	0x0670, r19
     ab8:	20 93 6f 06 	sts	0x066F, r18

uint8_t nRF24L01P_Tx_With_Ack(uint8_t *buf, uint8_t len){
  uint8_t  sts = 0, ack_buf[32];
  uint16_t timeout_mem = nRF24L01P_RxTimeout_Get();
  nRF24L01P_RxTimeout_Set(nRF24L01P_TX_ACK_RCV_TIMEOUT);
  nRF24L01P_Tx_Basic(buf, len);
     abc:	0e 94 8d 04 	call	0x91a	; 0x91a <nRF24L01P_Tx_Basic>
  if( nRF24L01P.Packet.AckReq ){                    //need to improve ack type
     ac0:	80 91 7b 06 	lds	r24, 0x067B
     ac4:	88 23       	and	r24, r24
     ac6:	a1 f0       	breq	.+40     	; 0xaf0 <nRF24L01P_Tx_With_Ack+0x64>
    if( nRF24L01P_Rx_Basic(ack_buf) ){
     ac8:	8e 01       	movw	r16, r28
     aca:	0f 5f       	subi	r16, 0xFF	; 255
     acc:	1f 4f       	sbci	r17, 0xFF	; 255
     ace:	c8 01       	movw	r24, r16
     ad0:	0e 94 e1 04 	call	0x9c2	; 0x9c2 <nRF24L01P_Rx_Basic>
     ad4:	88 23       	and	r24, r24
     ad6:	61 f0       	breq	.+24     	; 0xaf0 <nRF24L01P_Tx_With_Ack+0x64>
      if( nRF24L01P_Own_Addr_Get() == ack_buf[nRF24L01P.SpaceAlloc.Dest] ){
     ad8:	80 91 81 06 	lds	r24, 0x0681
     adc:	08 0f       	add	r16, r24
     ade:	11 1d       	adc	r17, r1
     ae0:	90 91 6d 06 	lds	r25, 0x066D
     ae4:	f8 01       	movw	r30, r16
     ae6:	80 81       	ld	r24, Z
     ae8:	98 17       	cp	r25, r24
     aea:	11 f4       	brne	.+4      	; 0xaf0 <nRF24L01P_Tx_With_Ack+0x64>
     aec:	81 e0       	ldi	r24, 0x01	; 1
     aee:	01 c0       	rjmp	.+2      	; 0xaf2 <nRF24L01P_Tx_With_Ack+0x66>
     af0:	80 e0       	ldi	r24, 0x00	; 0
uint16_t nRF24L01P_RxTicks_Get(void){
  return nRF24L01P.Config.RxTicks;
}

void nRF24L01P_RxTimeout_Set(uint16_t val){
  nRF24L01P.Config.RxTimeout=val;
     af2:	f0 92 70 06 	sts	0x0670, r15
     af6:	e0 92 6f 06 	sts	0x066F, r14
      }
    }
  }
  nRF24L01P_RxTimeout_Set(timeout_mem);
  return sts;
}
     afa:	a0 96       	adiw	r28, 0x20	; 32
     afc:	0f b6       	in	r0, 0x3f	; 63
     afe:	f8 94       	cli
     b00:	de bf       	out	0x3e, r29	; 62
     b02:	0f be       	out	0x3f, r0	; 63
     b04:	cd bf       	out	0x3d, r28	; 61
     b06:	cf 91       	pop	r28
     b08:	df 91       	pop	r29
     b0a:	1f 91       	pop	r17
     b0c:	0f 91       	pop	r16
     b0e:	ff 90       	pop	r15
     b10:	ef 90       	pop	r14
     b12:	08 95       	ret

00000b14 <nRF24L01P_Rx_With_Ack>:

uint8_t nRF24L01P_Rx_With_Ack(uint8_t *buf){
     b14:	0f 93       	push	r16
     b16:	1f 93       	push	r17
     b18:	df 93       	push	r29
     b1a:	cf 93       	push	r28
     b1c:	cd b7       	in	r28, 0x3d	; 61
     b1e:	de b7       	in	r29, 0x3e	; 62
     b20:	a0 97       	sbiw	r28, 0x20	; 32
     b22:	0f b6       	in	r0, 0x3f	; 63
     b24:	f8 94       	cli
     b26:	de bf       	out	0x3e, r29	; 62
     b28:	0f be       	out	0x3f, r0	; 63
     b2a:	cd bf       	out	0x3d, r28	; 61
     b2c:	8c 01       	movw	r16, r24
  uint8_t sts=0, ack_buf[32]="~^~";
     b2e:	8e e7       	ldi	r24, 0x7E	; 126
     b30:	9e e5       	ldi	r25, 0x5E	; 94
     b32:	ae e7       	ldi	r26, 0x7E	; 126
     b34:	b0 e0       	ldi	r27, 0x00	; 0
     b36:	89 83       	std	Y+1, r24	; 0x01
     b38:	9a 83       	std	Y+2, r25	; 0x02
     b3a:	ab 83       	std	Y+3, r26	; 0x03
     b3c:	bc 83       	std	Y+4, r27	; 0x04
     b3e:	fe 01       	movw	r30, r28
     b40:	35 96       	adiw	r30, 0x05	; 5
     b42:	8c e1       	ldi	r24, 0x1C	; 28
     b44:	df 01       	movw	r26, r30
     b46:	1d 92       	st	X+, r1
     b48:	8a 95       	dec	r24
     b4a:	e9 f7       	brne	.-6      	; 0xb46 <nRF24L01P_Rx_With_Ack+0x32>
  if( nRF24L01P_Rx_Basic(buf) ){
     b4c:	c8 01       	movw	r24, r16
     b4e:	0e 94 e1 04 	call	0x9c2	; 0x9c2 <nRF24L01P_Rx_Basic>
     b52:	88 23       	and	r24, r24
     b54:	a9 f1       	breq	.+106    	; 0xbc0 <nRF24L01P_Rx_With_Ack+0xac>
    if( ((buf[nRF24L01P.SpaceAlloc.Ack] & 1)==1) && ( nRF24L01P_Own_Addr_Get() == buf[nRF24L01P.SpaceAlloc.Dest]) ){ //check ack type
     b56:	80 91 83 06 	lds	r24, 0x0683
     b5a:	f8 01       	movw	r30, r16
     b5c:	e8 0f       	add	r30, r24
     b5e:	f1 1d       	adc	r31, r1
     b60:	80 81       	ld	r24, Z
     b62:	80 ff       	sbrs	r24, 0
     b64:	2d c0       	rjmp	.+90     	; 0xbc0 <nRF24L01P_Rx_With_Ack+0xac>
     b66:	80 91 81 06 	lds	r24, 0x0681
     b6a:	f8 01       	movw	r30, r16
     b6c:	e8 0f       	add	r30, r24
     b6e:	f1 1d       	adc	r31, r1
     b70:	90 91 6d 06 	lds	r25, 0x066D
     b74:	80 81       	ld	r24, Z
     b76:	98 17       	cp	r25, r24
     b78:	19 f5       	brne	.+70     	; 0xbc0 <nRF24L01P_Rx_With_Ack+0xac>
     b7a:	88 ee       	ldi	r24, 0xE8	; 232
     b7c:	93 e0       	ldi	r25, 0x03	; 3
     b7e:	01 97       	sbiw	r24, 0x01	; 1
     b80:	f1 f7       	brne	.-4      	; 0xb7e <nRF24L01P_Rx_With_Ack+0x6a>
uint8_t nRF24L01P_Own_Addr_Get(void){
  return nRF24L01P.Address.Own;
}

void nRF24L01P_Dest_Addr_Set(uint8_t addr){
  nRF24L01P.Address.Dest=addr;
     b82:	80 91 82 06 	lds	r24, 0x0682
     b86:	f8 01       	movw	r30, r16
     b88:	e8 0f       	add	r30, r24
     b8a:	f1 1d       	adc	r31, r1
     b8c:	80 81       	ld	r24, Z
     b8e:	80 93 6e 06 	sts	0x066E, r24
  uint8_t sts=0, ack_buf[32]="~^~";
  if( nRF24L01P_Rx_Basic(buf) ){
    if( ((buf[nRF24L01P.SpaceAlloc.Ack] & 1)==1) && ( nRF24L01P_Own_Addr_Get() == buf[nRF24L01P.SpaceAlloc.Dest]) ){ //check ack type
      _delay_us(nRF24L01P_RX_ACK_SEND_DELAY);                                                                                               //check delay
	  nRF24L01P_Dest_Addr_Set(buf[nRF24L01P.SpaceAlloc.Own]);
	  nRF24L01P.Packet.TxPID = buf[nRF24L01P.SpaceAlloc.PID];
     b92:	80 91 84 06 	lds	r24, 0x0684
     b96:	f8 01       	movw	r30, r16
     b98:	e8 0f       	add	r30, r24
     b9a:	f1 1d       	adc	r31, r1
     b9c:	80 81       	ld	r24, Z
     b9e:	80 93 78 06 	sts	0x0678, r24
	  nRF24L01P.Blocks.Remaining = buf[nRF24L01P.SpaceAlloc.Blocks];
     ba2:	80 91 86 06 	lds	r24, 0x0686
     ba6:	08 0f       	add	r16, r24
     ba8:	11 1d       	adc	r17, r1
     baa:	f8 01       	movw	r30, r16
     bac:	80 81       	ld	r24, Z
     bae:	80 93 7c 06 	sts	0x067C, r24
      nRF24L01P_Tx_Basic(ack_buf, 3);
     bb2:	ce 01       	movw	r24, r28
     bb4:	01 96       	adiw	r24, 0x01	; 1
     bb6:	63 e0       	ldi	r22, 0x03	; 3
     bb8:	0e 94 8d 04 	call	0x91a	; 0x91a <nRF24L01P_Tx_Basic>
     bbc:	81 e0       	ldi	r24, 0x01	; 1
     bbe:	01 c0       	rjmp	.+2      	; 0xbc2 <nRF24L01P_Rx_With_Ack+0xae>
     bc0:	80 e0       	ldi	r24, 0x00	; 0
      sts=1;
    }
  }
  return sts;
}
     bc2:	a0 96       	adiw	r28, 0x20	; 32
     bc4:	0f b6       	in	r0, 0x3f	; 63
     bc6:	f8 94       	cli
     bc8:	de bf       	out	0x3e, r29	; 62
     bca:	0f be       	out	0x3f, r0	; 63
     bcc:	cd bf       	out	0x3d, r28	; 61
     bce:	cf 91       	pop	r28
     bd0:	df 91       	pop	r29
     bd2:	1f 91       	pop	r17
     bd4:	0f 91       	pop	r16
     bd6:	08 95       	ret

00000bd8 <nRF24L01P_Init>:

void nRF24L01P_Init(void){
     bd8:	ff 92       	push	r15
     bda:	0f 93       	push	r16
     bdc:	1f 93       	push	r17
  nRF24L01P_Struct_Init();
     bde:	0e 94 c8 00 	call	0x190	; 0x190 <nRF24L01P_Struct_Init>
  nRF24L01P_Enable();
     be2:	0e 94 73 01 	call	0x2e6	; 0x2e6 <nRF24L01P_Enable>
  nRF24L01P.TempBuf[0] = 0x00;  nRF24L01P_ReadWrite_Register( 0x00, 0, nRF24L01P.TempBuf, 1 );
     be6:	0b e6       	ldi	r16, 0x6B	; 107
     be8:	16 e0       	ldi	r17, 0x06	; 6
     bea:	10 92 6b 06 	sts	0x066B, r1
     bee:	80 e0       	ldi	r24, 0x00	; 0
     bf0:	60 e0       	ldi	r22, 0x00	; 0
     bf2:	a8 01       	movw	r20, r16
     bf4:	21 e0       	ldi	r18, 0x01	; 1
     bf6:	0e 94 12 02 	call	0x424	; 0x424 <nRF24L01P_ReadWrite_Register>
  nRF24L01P.TempBuf[0] = 0x00;  nRF24L01P_ReadWrite_Register( 0x01, 0, nRF24L01P.TempBuf, 1 );
     bfa:	10 92 6b 06 	sts	0x066B, r1
     bfe:	81 e0       	ldi	r24, 0x01	; 1
     c00:	60 e0       	ldi	r22, 0x00	; 0
     c02:	a8 01       	movw	r20, r16
     c04:	21 e0       	ldi	r18, 0x01	; 1
     c06:	0e 94 12 02 	call	0x424	; 0x424 <nRF24L01P_ReadWrite_Register>
  nRF24L01P.TempBuf[0] = 0x03;  nRF24L01P_ReadWrite_Register( 0x02, 0, nRF24L01P.TempBuf, 1 );
     c0a:	83 e0       	ldi	r24, 0x03	; 3
     c0c:	80 93 6b 06 	sts	0x066B, r24
     c10:	82 e0       	ldi	r24, 0x02	; 2
     c12:	60 e0       	ldi	r22, 0x00	; 0
     c14:	a8 01       	movw	r20, r16
     c16:	21 e0       	ldi	r18, 0x01	; 1
     c18:	0e 94 12 02 	call	0x424	; 0x424 <nRF24L01P_ReadWrite_Register>
  nRF24L01P.TempBuf[0] = 0x01;  nRF24L01P_ReadWrite_Register( 0x03, 0, nRF24L01P.TempBuf, 1 );
     c1c:	81 e0       	ldi	r24, 0x01	; 1
     c1e:	80 93 6b 06 	sts	0x066B, r24
     c22:	83 e0       	ldi	r24, 0x03	; 3
     c24:	60 e0       	ldi	r22, 0x00	; 0
     c26:	a8 01       	movw	r20, r16
     c28:	21 e0       	ldi	r18, 0x01	; 1
     c2a:	0e 94 12 02 	call	0x424	; 0x424 <nRF24L01P_ReadWrite_Register>
  nRF24L01P.TempBuf[0] = 0x00;  nRF24L01P_ReadWrite_Register( 0x04, 0, nRF24L01P.TempBuf, 1 );
     c2e:	10 92 6b 06 	sts	0x066B, r1
     c32:	84 e0       	ldi	r24, 0x04	; 4
     c34:	60 e0       	ldi	r22, 0x00	; 0
     c36:	a8 01       	movw	r20, r16
     c38:	21 e0       	ldi	r18, 0x01	; 1
     c3a:	0e 94 12 02 	call	0x424	; 0x424 <nRF24L01P_ReadWrite_Register>
  nRF24L01P.TempBuf[0] = 0x02;  nRF24L01P_ReadWrite_Register( 0x05, 0, nRF24L01P.TempBuf, 1 );
     c3e:	82 e0       	ldi	r24, 0x02	; 2
     c40:	80 93 6b 06 	sts	0x066B, r24
     c44:	85 e0       	ldi	r24, 0x05	; 5
     c46:	60 e0       	ldi	r22, 0x00	; 0
     c48:	a8 01       	movw	r20, r16
     c4a:	21 e0       	ldi	r18, 0x01	; 1
     c4c:	0e 94 12 02 	call	0x424	; 0x424 <nRF24L01P_ReadWrite_Register>
  nRF24L01P.TempBuf[0] = 0x26;  nRF24L01P_ReadWrite_Register( 0x06, 0, nRF24L01P.TempBuf, 1 ); 
     c50:	86 e2       	ldi	r24, 0x26	; 38
     c52:	80 93 6b 06 	sts	0x066B, r24
     c56:	86 e0       	ldi	r24, 0x06	; 6
     c58:	60 e0       	ldi	r22, 0x00	; 0
     c5a:	a8 01       	movw	r20, r16
     c5c:	21 e0       	ldi	r18, 0x01	; 1
     c5e:	0e 94 12 02 	call	0x424	; 0x424 <nRF24L01P_ReadWrite_Register>
  nRF24L01P.TempBuf[0] = 0x70;  nRF24L01P_ReadWrite_Register( 0x07, 0, nRF24L01P.TempBuf, 1 );
     c62:	80 e7       	ldi	r24, 0x70	; 112
     c64:	80 93 6b 06 	sts	0x066B, r24
     c68:	87 e0       	ldi	r24, 0x07	; 7
     c6a:	60 e0       	ldi	r22, 0x00	; 0
     c6c:	a8 01       	movw	r20, r16
     c6e:	21 e0       	ldi	r18, 0x01	; 1
     c70:	0e 94 12 02 	call	0x424	; 0x424 <nRF24L01P_ReadWrite_Register>
  nRF24L01P.TempBuf[0] = nRF24L01P_PACKET_LEN;  
     c74:	e0 e2       	ldi	r30, 0x20	; 32
     c76:	fe 2e       	mov	r15, r30
     c78:	f0 92 6b 06 	sts	0x066B, r15
  nRF24L01P_ReadWrite_Register( 0x11, 0, nRF24L01P.TempBuf, 1 );
     c7c:	81 e1       	ldi	r24, 0x11	; 17
     c7e:	60 e0       	ldi	r22, 0x00	; 0
     c80:	a8 01       	movw	r20, r16
     c82:	21 e0       	ldi	r18, 0x01	; 1
     c84:	0e 94 12 02 	call	0x424	; 0x424 <nRF24L01P_ReadWrite_Register>
  nRF24L01P.TempBuf[0] = nRF24L01P_PACKET_LEN;  
     c88:	f0 92 6b 06 	sts	0x066B, r15
  nRF24L01P_ReadWrite_Register( 0x12, 0, nRF24L01P.TempBuf, 1 );
     c8c:	82 e1       	ldi	r24, 0x12	; 18
     c8e:	60 e0       	ldi	r22, 0x00	; 0
     c90:	a8 01       	movw	r20, r16
     c92:	21 e0       	ldi	r18, 0x01	; 1
     c94:	0e 94 12 02 	call	0x424	; 0x424 <nRF24L01P_ReadWrite_Register>
  nRF24L01P.TempBuf[0] = 0x00;  nRF24L01P_ReadWrite_Register( 0x1C, 0, nRF24L01P.TempBuf, 1 );
     c98:	10 92 6b 06 	sts	0x066B, r1
     c9c:	8c e1       	ldi	r24, 0x1C	; 28
     c9e:	60 e0       	ldi	r22, 0x00	; 0
     ca0:	a8 01       	movw	r20, r16
     ca2:	21 e0       	ldi	r18, 0x01	; 1
     ca4:	0e 94 12 02 	call	0x424	; 0x424 <nRF24L01P_ReadWrite_Register>
  nRF24L01P.TempBuf[0] = 0x00;  nRF24L01P_ReadWrite_Register( 0x1D, 0, nRF24L01P.TempBuf, 1 );
     ca8:	10 92 6b 06 	sts	0x066B, r1
     cac:	8d e1       	ldi	r24, 0x1D	; 29
     cae:	60 e0       	ldi	r22, 0x00	; 0
     cb0:	a8 01       	movw	r20, r16
     cb2:	21 e0       	ldi	r18, 0x01	; 1
     cb4:	0e 94 12 02 	call	0x424	; 0x424 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register( 0x10, 0, (uint8_t*)"ACK00", 5 );
     cb8:	00 e0       	ldi	r16, 0x00	; 0
     cba:	11 e0       	ldi	r17, 0x01	; 1
     cbc:	80 e1       	ldi	r24, 0x10	; 16
     cbe:	60 e0       	ldi	r22, 0x00	; 0
     cc0:	a8 01       	movw	r20, r16
     cc2:	25 e0       	ldi	r18, 0x05	; 5
     cc4:	0e 94 12 02 	call	0x424	; 0x424 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register( 0x0A, 0, (uint8_t*)"ACK00", 5 );
     cc8:	8a e0       	ldi	r24, 0x0A	; 10
     cca:	60 e0       	ldi	r22, 0x00	; 0
     ccc:	a8 01       	movw	r20, r16
     cce:	25 e0       	ldi	r18, 0x05	; 5
     cd0:	0e 94 12 02 	call	0x424	; 0x424 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_Speed_Set(4);
     cd4:	84 e0       	ldi	r24, 0x04	; 4
     cd6:	0e 94 d2 03 	call	0x7a4	; 0x7a4 <nRF24L01P_Speed_Set>
  nRF24L01P_Mode_Set(0);
     cda:	80 e0       	ldi	r24, 0x00	; 0
     cdc:	0e 94 76 03 	call	0x6ec	; 0x6ec <nRF24L01P_Mode_Set>
}
     ce0:	1f 91       	pop	r17
     ce2:	0f 91       	pop	r16
     ce4:	ff 90       	pop	r15
     ce6:	08 95       	ret

00000ce8 <Peripherals_ADC_Init>:
};


void Peripherals_ADC_Init(void)
{
    if( !(ADCSRA & (1<<ADEN)) )
     ce8:	80 91 7a 00 	lds	r24, 0x007A
     cec:	87 fd       	sbrc	r24, 7
     cee:	0f c0       	rjmp	.+30     	; 0xd0e <Peripherals_ADC_Init+0x26>
    {
        ADMUX   = (1<<REFS1)|(1<<REFS0)|0x0F;
     cf0:	8f ec       	ldi	r24, 0xCF	; 207
     cf2:	80 93 7c 00 	sts	0x007C, r24
        ADCSRA  = (1<<ADPS1)|(1<<ADPS2);
     cf6:	86 e0       	ldi	r24, 0x06	; 6
     cf8:	80 93 7a 00 	sts	0x007A, r24
        ADCSRA |= (1<<ADEN) |(1<<ADSC);
     cfc:	80 91 7a 00 	lds	r24, 0x007A
     d00:	80 6c       	ori	r24, 0xC0	; 192
     d02:	80 93 7a 00 	sts	0x007A, r24
        while (!(ADCSRA & (1<<ADIF))) 
     d06:	80 91 7a 00 	lds	r24, 0x007A
     d0a:	84 ff       	sbrs	r24, 4
     d0c:	fc cf       	rjmp	.-8      	; 0xd06 <Peripherals_ADC_Init+0x1e>
     d0e:	08 95       	ret

00000d10 <Peripherals_ADC_Sample>:
        }
    }
}

uint16_t Peripherals_ADC_Sample(uint8_t channel, uint8_t nsamples)
{
     d10:	df 92       	push	r13
     d12:	ef 92       	push	r14
     d14:	ff 92       	push	r15
     d16:	0f 93       	push	r16
     d18:	1f 93       	push	r17
     d1a:	18 2f       	mov	r17, r24
     d1c:	d6 2e       	mov	r13, r22
    uint8_t  temp;
    uint32_t val = 0;
    Peripherals_ADC_Init();
     d1e:	0e 94 74 06 	call	0xce8	; 0xce8 <Peripherals_ADC_Init>
    temp  = ADMUX;
     d22:	80 91 7c 00 	lds	r24, 0x007C
    temp &= 0xF0;
     d26:	80 7f       	andi	r24, 0xF0	; 240
    temp |= channel;
     d28:	81 2b       	or	r24, r17
    ADMUX = temp;
     d2a:	80 93 7c 00 	sts	0x007C, r24
     d2e:	ee 24       	eor	r14, r14
     d30:	ff 24       	eor	r15, r15
     d32:	87 01       	movw	r16, r14
     d34:	20 e0       	ldi	r18, 0x00	; 0
     d36:	14 c0       	rjmp	.+40     	; 0xd60 <Peripherals_ADC_Sample+0x50>
    for(uint8_t i=0; i<nsamples; i++)
    {
        ADCSRA |= (1<<ADSC);
     d38:	80 91 7a 00 	lds	r24, 0x007A
     d3c:	80 64       	ori	r24, 0x40	; 64
     d3e:	80 93 7a 00 	sts	0x007A, r24
        while (!(ADCSRA & (1<<ADIF))) 
     d42:	80 91 7a 00 	lds	r24, 0x007A
     d46:	84 ff       	sbrs	r24, 4
     d48:	fc cf       	rjmp	.-8      	; 0xd42 <Peripherals_ADC_Sample+0x32>
        {
            //add timeout management
        }
        val += ADCW;
     d4a:	80 91 78 00 	lds	r24, 0x0078
     d4e:	90 91 79 00 	lds	r25, 0x0079
     d52:	a0 e0       	ldi	r26, 0x00	; 0
     d54:	b0 e0       	ldi	r27, 0x00	; 0
     d56:	e8 0e       	add	r14, r24
     d58:	f9 1e       	adc	r15, r25
     d5a:	0a 1f       	adc	r16, r26
     d5c:	1b 1f       	adc	r17, r27
    Peripherals_ADC_Init();
    temp  = ADMUX;
    temp &= 0xF0;
    temp |= channel;
    ADMUX = temp;
    for(uint8_t i=0; i<nsamples; i++)
     d5e:	2f 5f       	subi	r18, 0xFF	; 255
     d60:	2d 15       	cp	r18, r13
     d62:	50 f3       	brcs	.-44     	; 0xd38 <Peripherals_ADC_Sample+0x28>
     d64:	2d 2d       	mov	r18, r13
     d66:	30 e0       	ldi	r19, 0x00	; 0
     d68:	40 e0       	ldi	r20, 0x00	; 0
     d6a:	50 e0       	ldi	r21, 0x00	; 0
     d6c:	c8 01       	movw	r24, r16
     d6e:	b7 01       	movw	r22, r14
     d70:	0e 94 56 0c 	call	0x18ac	; 0x18ac <__udivmodsi4>
     d74:	c9 01       	movw	r24, r18
        }
        val += ADCW;
    }
    val /= nsamples;
    return (uint16_t)val;
}
     d76:	1f 91       	pop	r17
     d78:	0f 91       	pop	r16
     d7a:	ff 90       	pop	r15
     d7c:	ef 90       	pop	r14
     d7e:	df 90       	pop	r13
     d80:	08 95       	ret

00000d82 <Peripherals_Vin_Sense>:

void Peripherals_Vin_Sense(void)
{
    //Status bit 0 indicates Vinsense is active
    Peripherals.Status |= (1<<0);
     d82:	80 91 06 01 	lds	r24, 0x0106
     d86:	81 60       	ori	r24, 0x01	; 1
     d88:	80 93 06 01 	sts	0x0106, r24
    PORTD |= (1<<2);
     d8c:	5a 9a       	sbi	0x0b, 2	; 11
    Peripherals.VinRawADC = Peripherals_ADC_Sample(6, 4);
     d8e:	86 e0       	ldi	r24, 0x06	; 6
     d90:	64 e0       	ldi	r22, 0x04	; 4
     d92:	0e 94 88 06 	call	0xd10	; 0xd10 <Peripherals_ADC_Sample>
     d96:	90 93 08 01 	sts	0x0108, r25
     d9a:	80 93 07 01 	sts	0x0107, r24
    PORTD |= (1<<2);
     d9e:	5a 9a       	sbi	0x0b, 2	; 11
    Peripherals.Status &=~(1<<0);
     da0:	80 91 06 01 	lds	r24, 0x0106
     da4:	8e 7f       	andi	r24, 0xFE	; 254
     da6:	80 93 06 01 	sts	0x0106, r24
     daa:	08 95       	ret

00000dac <__vector_7>:

#ifdef  KER_TOSC_AS_TICK_SRC                                                                   
.global  __vector_7                                                                            
    __vector_7:                                           ;total 40.00uS @8MHz    (344 clocks) 
	    KER_DEBUG_PIN_SET                                 ;debug pin set          (  2 clocks) 
		KER_EXIT_SLEEP                                    ;exit sleep if enabled  (  5 clocks) 
     dac:	20 91 53 00 	lds	r18, 0x0053
     db0:	2e 7f       	andi	r18, 0xFE	; 254
     db2:	20 93 53 00 	sts	0x0053, r18
        KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
     db6:	0f 92       	push	r0
     db8:	0f b6       	in	r0, 0x3f	; 63
     dba:	0f 92       	push	r0
     dbc:	1f 92       	push	r1
     dbe:	11 24       	eor	r1, r1
     dc0:	2f 92       	push	r2
     dc2:	3f 92       	push	r3
     dc4:	4f 92       	push	r4
     dc6:	5f 92       	push	r5
     dc8:	6f 92       	push	r6
     dca:	7f 92       	push	r7
     dcc:	8f 92       	push	r8
     dce:	9f 92       	push	r9
     dd0:	af 92       	push	r10
     dd2:	bf 92       	push	r11
     dd4:	cf 92       	push	r12
     dd6:	df 92       	push	r13
     dd8:	ef 92       	push	r14
     dda:	ff 92       	push	r15
     ddc:	0f 93       	push	r16
     dde:	1f 93       	push	r17
     de0:	2f 93       	push	r18
     de2:	3f 93       	push	r19
     de4:	4f 93       	push	r20
     de6:	5f 93       	push	r21
     de8:	6f 93       	push	r22
     dea:	7f 93       	push	r23
     dec:	8f 93       	push	r24
     dee:	9f 93       	push	r25
     df0:	af 93       	push	r26
     df2:	bf 93       	push	r27
     df4:	cf 93       	push	r28
     df6:	df 93       	push	r29
     df8:	ef 93       	push	r30
     dfa:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
     dfc:	ef e1       	ldi	r30, 0x1F	; 31
     dfe:	f1 e0       	ldi	r31, 0x01	; 1
     e00:	20 91 16 01 	lds	r18, 0x0116
     e04:	22 0f       	add	r18, r18
     e06:	e2 0f       	add	r30, r18
     e08:	20 e0       	ldi	r18, 0x00	; 0
     e0a:	f2 1f       	adc	r31, r18
     e0c:	2d b7       	in	r18, 0x3d	; 61
     e0e:	3e b7       	in	r19, 0x3e	; 62
     e10:	20 83       	st	Z, r18
     e12:	31 83       	std	Z+1, r19	; 0x01
		KER_COUNTER_RELOAD                                ;counter reload         (  4 clocks) 
     e14:	20 91 15 01 	lds	r18, 0x0115
     e18:	20 93 46 00 	sts	0x0046, r18
		KER_TICK_INCREMENT                                ;increment tick counter ( 26 clocks) 
     e1c:	20 91 0f 01 	lds	r18, 0x010F
     e20:	23 95       	inc	r18
     e22:	20 93 0f 01 	sts	0x010F, r18
     e26:	30 e0       	ldi	r19, 0x00	; 0
     e28:	20 91 10 01 	lds	r18, 0x0110
     e2c:	23 1f       	adc	r18, r19
     e2e:	20 93 10 01 	sts	0x0110, r18
     e32:	20 91 11 01 	lds	r18, 0x0111
     e36:	23 1f       	adc	r18, r19
     e38:	20 93 11 01 	sts	0x0111, r18
     e3c:	20 91 12 01 	lds	r18, 0x0112
     e40:	23 1f       	adc	r18, r19
     e42:	20 93 12 01 	sts	0x0112, r18
     e46:	20 91 13 01 	lds	r18, 0x0113
     e4a:	23 1f       	adc	r18, r19
     e4c:	20 93 13 01 	sts	0x0113, r18
		LDI    R24               , SCH_MODE_HANDLER       ;set sch mode           (  1 clock ) 
     e50:	80 e0       	ldi	r24, 0x00	; 0
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
     e52:	2f ef       	ldi	r18, 0xFF	; 255
     e54:	20 93 18 01 	sts	0x0118, r18
     e58:	20 e0       	ldi	r18, 0x00	; 0
     e5a:	20 93 19 01 	sts	0x0119, r18
     e5e:	58 2f       	mov	r21, r24

00000e60 <_KER_SCH_LOOP9>:
     e60:	20 93 16 01 	sts	0x0116, r18
     e64:	85 2f       	mov	r24, r21
     e66:	e5 e5       	ldi	r30, 0x55	; 85
     e68:	f1 e0       	ldi	r31, 0x01	; 1
     e6a:	20 91 16 01 	lds	r18, 0x0116
     e6e:	22 0f       	add	r18, r18
     e70:	e2 0f       	add	r30, r18
     e72:	20 e0       	ldi	r18, 0x00	; 0
     e74:	f2 1f       	adc	r31, r18
     e76:	20 81       	ld	r18, Z
     e78:	31 81       	ldd	r19, Z+1	; 0x01
     e7a:	42 2f       	mov	r20, r18
     e7c:	43 2b       	or	r20, r19
     e7e:	59 f0       	breq	.+22     	; 0xe96 <_VAL_NULL10>
     e80:	81 30       	cpi	r24, 0x01	; 1
     e82:	99 f0       	breq	.+38     	; 0xeaa <_VAL_NOT_NULL10>
     e84:	41 e0       	ldi	r20, 0x01	; 1
     e86:	24 1b       	sub	r18, r20
     e88:	40 e0       	ldi	r20, 0x00	; 0
     e8a:	34 0b       	sbc	r19, r20
     e8c:	20 83       	st	Z, r18
     e8e:	31 83       	std	Z+1, r19	; 0x01
     e90:	42 2f       	mov	r20, r18
     e92:	43 2b       	or	r20, r19
     e94:	51 f4       	brne	.+20     	; 0xeaa <_VAL_NOT_NULL10>

00000e96 <_VAL_NULL10>:
     e96:	e1 e4       	ldi	r30, 0x41	; 65
     e98:	f1 e0       	ldi	r31, 0x01	; 1
     e9a:	20 91 16 01 	lds	r18, 0x0116
     e9e:	e2 0f       	add	r30, r18
     ea0:	20 e0       	ldi	r18, 0x00	; 0
     ea2:	f2 1f       	adc	r31, r18
     ea4:	81 e0       	ldi	r24, 0x01	; 1
     ea6:	80 83       	st	Z, r24
     ea8:	08 c0       	rjmp	.+16     	; 0xeba <_EXIT_SLP_TIME10>

00000eaa <_VAL_NOT_NULL10>:
     eaa:	e1 e4       	ldi	r30, 0x41	; 65
     eac:	f1 e0       	ldi	r31, 0x01	; 1
     eae:	20 91 16 01 	lds	r18, 0x0116
     eb2:	e2 0f       	add	r30, r18
     eb4:	20 e0       	ldi	r18, 0x00	; 0
     eb6:	f2 1f       	adc	r31, r18
     eb8:	80 81       	ld	r24, Z

00000eba <_EXIT_SLP_TIME10>:
     eba:	81 30       	cpi	r24, 0x01	; 1
     ebc:	19 f0       	breq	.+6      	; 0xec4 <_KER_CALC_PRIO9>
     ebe:	84 30       	cpi	r24, 0x04	; 4
     ec0:	09 f0       	breq	.+2      	; 0xec4 <_KER_CALC_PRIO9>
     ec2:	12 c0       	rjmp	.+36     	; 0xee8 <_KER_SCH_NEXT9>

00000ec4 <_KER_CALC_PRIO9>:
     ec4:	eb e4       	ldi	r30, 0x4B	; 75
     ec6:	f1 e0       	ldi	r31, 0x01	; 1
     ec8:	20 e0       	ldi	r18, 0x00	; 0
     eca:	80 91 16 01 	lds	r24, 0x0116
     ece:	e8 0f       	add	r30, r24
     ed0:	f2 1f       	adc	r31, r18
     ed2:	80 81       	ld	r24, Z
     ed4:	20 91 18 01 	lds	r18, 0x0118
     ed8:	82 17       	cp	r24, r18
     eda:	30 f4       	brcc	.+12     	; 0xee8 <_KER_SCH_NEXT9>
     edc:	80 93 18 01 	sts	0x0118, r24
     ee0:	20 91 16 01 	lds	r18, 0x0116
     ee4:	20 93 19 01 	sts	0x0119, r18

00000ee8 <_KER_SCH_NEXT9>:
     ee8:	20 91 16 01 	lds	r18, 0x0116
     eec:	23 95       	inc	r18
     eee:	30 91 17 01 	lds	r19, 0x0117
     ef2:	23 17       	cp	r18, r19
     ef4:	08 f4       	brcc	.+2      	; 0xef8 <_KER_SCH_EXIT9>
     ef6:	b4 cf       	rjmp	.-152    	; 0xe60 <_KER_SCH_LOOP9>

00000ef8 <_KER_SCH_EXIT9>:
     ef8:	20 91 19 01 	lds	r18, 0x0119
     efc:	20 93 16 01 	sts	0x0116, r18
		KER_CPU_USAGE                                     ;calc cpu usage         ( 26 clocks) 
     f00:	20 91 16 01 	lds	r18, 0x0116
     f04:	22 23       	and	r18, r18
     f06:	29 f0       	breq	.+10     	; 0xf12 <_KER_USG_TICK15>
     f08:	20 91 1b 01 	lds	r18, 0x011B
     f0c:	23 95       	inc	r18
     f0e:	20 93 1b 01 	sts	0x011B, r18

00000f12 <_KER_USG_TICK15>:
     f12:	20 91 1a 01 	lds	r18, 0x011A
     f16:	23 95       	inc	r18
     f18:	24 36       	cpi	r18, 0x64	; 100
     f1a:	40 f0       	brcs	.+16     	; 0xf2c <_KER_USG_UTC_SV15>
     f1c:	20 e0       	ldi	r18, 0x00	; 0
     f1e:	30 91 1b 01 	lds	r19, 0x011B
     f22:	30 93 1c 01 	sts	0x011C, r19
     f26:	30 e0       	ldi	r19, 0x00	; 0
     f28:	30 93 1b 01 	sts	0x011B, r19

00000f2c <_KER_USG_UTC_SV15>:
     f2c:	20 93 1a 01 	sts	0x011A, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
     f30:	ef e1       	ldi	r30, 0x1F	; 31
     f32:	f1 e0       	ldi	r31, 0x01	; 1
     f34:	20 91 16 01 	lds	r18, 0x0116
     f38:	22 0f       	add	r18, r18
     f3a:	e2 0f       	add	r30, r18
     f3c:	20 e0       	ldi	r18, 0x00	; 0
     f3e:	f2 1f       	adc	r31, r18
     f40:	20 81       	ld	r18, Z
     f42:	31 81       	ldd	r19, Z+1	; 0x01
     f44:	2d bf       	out	0x3d, r18	; 61
     f46:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_HANDLER                       ;restore context        ( 67 clocks) 
     f48:	ff 91       	pop	r31
     f4a:	ef 91       	pop	r30
     f4c:	df 91       	pop	r29
     f4e:	cf 91       	pop	r28
     f50:	bf 91       	pop	r27
     f52:	af 91       	pop	r26
     f54:	9f 91       	pop	r25
     f56:	8f 91       	pop	r24
     f58:	7f 91       	pop	r23
     f5a:	6f 91       	pop	r22
     f5c:	5f 91       	pop	r21
     f5e:	4f 91       	pop	r20
     f60:	3f 91       	pop	r19
     f62:	2f 91       	pop	r18
     f64:	1f 91       	pop	r17
     f66:	0f 91       	pop	r16
     f68:	ff 90       	pop	r15
     f6a:	ef 90       	pop	r14
     f6c:	df 90       	pop	r13
     f6e:	cf 90       	pop	r12
     f70:	bf 90       	pop	r11
     f72:	af 90       	pop	r10
     f74:	9f 90       	pop	r9
     f76:	8f 90       	pop	r8
     f78:	7f 90       	pop	r7
     f7a:	6f 90       	pop	r6
     f7c:	5f 90       	pop	r5
     f7e:	4f 90       	pop	r4
     f80:	3f 90       	pop	r3
     f82:	2f 90       	pop	r2
     f84:	1f 90       	pop	r1
     f86:	0f 90       	pop	r0
     f88:	0f be       	out	0x3f, r0	; 63
     f8a:	0f 90       	pop	r0
	    KER_DEBUG_PIN_CLEAR                               ;debug pin clear        (  2 clocks) 
		RETI                                              ;return from interrupt  (  4 clocks) 
     f8c:	18 95       	reti

00000f8e <__vector_9>:
.global  __vector_9                                                                            
    __vector_9:                                           ;total 40.00uS @8MHz    (344 clocks) 
	    KER_DEBUG_PIN_SET                                 ;debug pin set          (  2 clocks) 
		KER_EXIT_SLEEP                                    ;exit sleep if enabled  (  5 clocks) 
     f8e:	20 91 53 00 	lds	r18, 0x0053
     f92:	2e 7f       	andi	r18, 0xFE	; 254
     f94:	20 93 53 00 	sts	0x0053, r18
        KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
     f98:	0f 92       	push	r0
     f9a:	0f b6       	in	r0, 0x3f	; 63
     f9c:	0f 92       	push	r0
     f9e:	1f 92       	push	r1
     fa0:	11 24       	eor	r1, r1
     fa2:	2f 92       	push	r2
     fa4:	3f 92       	push	r3
     fa6:	4f 92       	push	r4
     fa8:	5f 92       	push	r5
     faa:	6f 92       	push	r6
     fac:	7f 92       	push	r7
     fae:	8f 92       	push	r8
     fb0:	9f 92       	push	r9
     fb2:	af 92       	push	r10
     fb4:	bf 92       	push	r11
     fb6:	cf 92       	push	r12
     fb8:	df 92       	push	r13
     fba:	ef 92       	push	r14
     fbc:	ff 92       	push	r15
     fbe:	0f 93       	push	r16
     fc0:	1f 93       	push	r17
     fc2:	2f 93       	push	r18
     fc4:	3f 93       	push	r19
     fc6:	4f 93       	push	r20
     fc8:	5f 93       	push	r21
     fca:	6f 93       	push	r22
     fcc:	7f 93       	push	r23
     fce:	8f 93       	push	r24
     fd0:	9f 93       	push	r25
     fd2:	af 93       	push	r26
     fd4:	bf 93       	push	r27
     fd6:	cf 93       	push	r28
     fd8:	df 93       	push	r29
     fda:	ef 93       	push	r30
     fdc:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
     fde:	ef e1       	ldi	r30, 0x1F	; 31
     fe0:	f1 e0       	ldi	r31, 0x01	; 1
     fe2:	20 91 16 01 	lds	r18, 0x0116
     fe6:	22 0f       	add	r18, r18
     fe8:	e2 0f       	add	r30, r18
     fea:	20 e0       	ldi	r18, 0x00	; 0
     fec:	f2 1f       	adc	r31, r18
     fee:	2d b7       	in	r18, 0x3d	; 61
     ff0:	3e b7       	in	r19, 0x3e	; 62
     ff2:	20 83       	st	Z, r18
     ff4:	31 83       	std	Z+1, r19	; 0x01
		KER_COUNTER_RELOAD                                ;counter reload         (  4 clocks) 
     ff6:	20 91 15 01 	lds	r18, 0x0115
     ffa:	20 93 46 00 	sts	0x0046, r18
		KER_TICK_INCREMENT                                ;increment tick counter ( 26 clocks) 
     ffe:	20 91 0f 01 	lds	r18, 0x010F
    1002:	23 95       	inc	r18
    1004:	20 93 0f 01 	sts	0x010F, r18
    1008:	30 e0       	ldi	r19, 0x00	; 0
    100a:	20 91 10 01 	lds	r18, 0x0110
    100e:	23 1f       	adc	r18, r19
    1010:	20 93 10 01 	sts	0x0110, r18
    1014:	20 91 11 01 	lds	r18, 0x0111
    1018:	23 1f       	adc	r18, r19
    101a:	20 93 11 01 	sts	0x0111, r18
    101e:	20 91 12 01 	lds	r18, 0x0112
    1022:	23 1f       	adc	r18, r19
    1024:	20 93 12 01 	sts	0x0112, r18
    1028:	20 91 13 01 	lds	r18, 0x0113
    102c:	23 1f       	adc	r18, r19
    102e:	20 93 13 01 	sts	0x0113, r18
		LDI    R24               , SCH_MODE_HANDLER       ;set sch mode           (  1 clock ) 
    1032:	80 e0       	ldi	r24, 0x00	; 0
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    1034:	2f ef       	ldi	r18, 0xFF	; 255
    1036:	20 93 18 01 	sts	0x0118, r18
    103a:	20 e0       	ldi	r18, 0x00	; 0
    103c:	20 93 19 01 	sts	0x0119, r18
    1040:	58 2f       	mov	r21, r24

00001042 <_KER_SCH_LOOP31>:
    1042:	20 93 16 01 	sts	0x0116, r18
    1046:	85 2f       	mov	r24, r21
    1048:	e5 e5       	ldi	r30, 0x55	; 85
    104a:	f1 e0       	ldi	r31, 0x01	; 1
    104c:	20 91 16 01 	lds	r18, 0x0116
    1050:	22 0f       	add	r18, r18
    1052:	e2 0f       	add	r30, r18
    1054:	20 e0       	ldi	r18, 0x00	; 0
    1056:	f2 1f       	adc	r31, r18
    1058:	20 81       	ld	r18, Z
    105a:	31 81       	ldd	r19, Z+1	; 0x01
    105c:	42 2f       	mov	r20, r18
    105e:	43 2b       	or	r20, r19
    1060:	59 f0       	breq	.+22     	; 0x1078 <_VAL_NULL32>
    1062:	81 30       	cpi	r24, 0x01	; 1
    1064:	99 f0       	breq	.+38     	; 0x108c <_VAL_NOT_NULL32>
    1066:	41 e0       	ldi	r20, 0x01	; 1
    1068:	24 1b       	sub	r18, r20
    106a:	40 e0       	ldi	r20, 0x00	; 0
    106c:	34 0b       	sbc	r19, r20
    106e:	20 83       	st	Z, r18
    1070:	31 83       	std	Z+1, r19	; 0x01
    1072:	42 2f       	mov	r20, r18
    1074:	43 2b       	or	r20, r19
    1076:	51 f4       	brne	.+20     	; 0x108c <_VAL_NOT_NULL32>

00001078 <_VAL_NULL32>:
    1078:	e1 e4       	ldi	r30, 0x41	; 65
    107a:	f1 e0       	ldi	r31, 0x01	; 1
    107c:	20 91 16 01 	lds	r18, 0x0116
    1080:	e2 0f       	add	r30, r18
    1082:	20 e0       	ldi	r18, 0x00	; 0
    1084:	f2 1f       	adc	r31, r18
    1086:	81 e0       	ldi	r24, 0x01	; 1
    1088:	80 83       	st	Z, r24
    108a:	08 c0       	rjmp	.+16     	; 0x109c <_EXIT_SLP_TIME32>

0000108c <_VAL_NOT_NULL32>:
    108c:	e1 e4       	ldi	r30, 0x41	; 65
    108e:	f1 e0       	ldi	r31, 0x01	; 1
    1090:	20 91 16 01 	lds	r18, 0x0116
    1094:	e2 0f       	add	r30, r18
    1096:	20 e0       	ldi	r18, 0x00	; 0
    1098:	f2 1f       	adc	r31, r18
    109a:	80 81       	ld	r24, Z

0000109c <_EXIT_SLP_TIME32>:
    109c:	81 30       	cpi	r24, 0x01	; 1
    109e:	19 f0       	breq	.+6      	; 0x10a6 <_KER_CALC_PRIO31>
    10a0:	84 30       	cpi	r24, 0x04	; 4
    10a2:	09 f0       	breq	.+2      	; 0x10a6 <_KER_CALC_PRIO31>
    10a4:	12 c0       	rjmp	.+36     	; 0x10ca <_KER_SCH_NEXT31>

000010a6 <_KER_CALC_PRIO31>:
    10a6:	eb e4       	ldi	r30, 0x4B	; 75
    10a8:	f1 e0       	ldi	r31, 0x01	; 1
    10aa:	20 e0       	ldi	r18, 0x00	; 0
    10ac:	80 91 16 01 	lds	r24, 0x0116
    10b0:	e8 0f       	add	r30, r24
    10b2:	f2 1f       	adc	r31, r18
    10b4:	80 81       	ld	r24, Z
    10b6:	20 91 18 01 	lds	r18, 0x0118
    10ba:	82 17       	cp	r24, r18
    10bc:	30 f4       	brcc	.+12     	; 0x10ca <_KER_SCH_NEXT31>
    10be:	80 93 18 01 	sts	0x0118, r24
    10c2:	20 91 16 01 	lds	r18, 0x0116
    10c6:	20 93 19 01 	sts	0x0119, r18

000010ca <_KER_SCH_NEXT31>:
    10ca:	20 91 16 01 	lds	r18, 0x0116
    10ce:	23 95       	inc	r18
    10d0:	30 91 17 01 	lds	r19, 0x0117
    10d4:	23 17       	cp	r18, r19
    10d6:	08 f4       	brcc	.+2      	; 0x10da <_KER_SCH_EXIT31>
    10d8:	b4 cf       	rjmp	.-152    	; 0x1042 <_KER_SCH_LOOP31>

000010da <_KER_SCH_EXIT31>:
    10da:	20 91 19 01 	lds	r18, 0x0119
    10de:	20 93 16 01 	sts	0x0116, r18
		KER_CPU_USAGE                                     ;calc cpu usage         ( 26 clocks) 
    10e2:	20 91 16 01 	lds	r18, 0x0116
    10e6:	22 23       	and	r18, r18
    10e8:	29 f0       	breq	.+10     	; 0x10f4 <_KER_USG_TICK37>
    10ea:	20 91 1b 01 	lds	r18, 0x011B
    10ee:	23 95       	inc	r18
    10f0:	20 93 1b 01 	sts	0x011B, r18

000010f4 <_KER_USG_TICK37>:
    10f4:	20 91 1a 01 	lds	r18, 0x011A
    10f8:	23 95       	inc	r18
    10fa:	24 36       	cpi	r18, 0x64	; 100
    10fc:	40 f0       	brcs	.+16     	; 0x110e <_KER_USG_UTC_SV37>
    10fe:	20 e0       	ldi	r18, 0x00	; 0
    1100:	30 91 1b 01 	lds	r19, 0x011B
    1104:	30 93 1c 01 	sts	0x011C, r19
    1108:	30 e0       	ldi	r19, 0x00	; 0
    110a:	30 93 1b 01 	sts	0x011B, r19

0000110e <_KER_USG_UTC_SV37>:
    110e:	20 93 1a 01 	sts	0x011A, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    1112:	ef e1       	ldi	r30, 0x1F	; 31
    1114:	f1 e0       	ldi	r31, 0x01	; 1
    1116:	20 91 16 01 	lds	r18, 0x0116
    111a:	22 0f       	add	r18, r18
    111c:	e2 0f       	add	r30, r18
    111e:	20 e0       	ldi	r18, 0x00	; 0
    1120:	f2 1f       	adc	r31, r18
    1122:	20 81       	ld	r18, Z
    1124:	31 81       	ldd	r19, Z+1	; 0x01
    1126:	2d bf       	out	0x3d, r18	; 61
    1128:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_HANDLER                       ;restore context        ( 67 clocks) 
    112a:	ff 91       	pop	r31
    112c:	ef 91       	pop	r30
    112e:	df 91       	pop	r29
    1130:	cf 91       	pop	r28
    1132:	bf 91       	pop	r27
    1134:	af 91       	pop	r26
    1136:	9f 91       	pop	r25
    1138:	8f 91       	pop	r24
    113a:	7f 91       	pop	r23
    113c:	6f 91       	pop	r22
    113e:	5f 91       	pop	r21
    1140:	4f 91       	pop	r20
    1142:	3f 91       	pop	r19
    1144:	2f 91       	pop	r18
    1146:	1f 91       	pop	r17
    1148:	0f 91       	pop	r16
    114a:	ff 90       	pop	r15
    114c:	ef 90       	pop	r14
    114e:	df 90       	pop	r13
    1150:	cf 90       	pop	r12
    1152:	bf 90       	pop	r11
    1154:	af 90       	pop	r10
    1156:	9f 90       	pop	r9
    1158:	8f 90       	pop	r8
    115a:	7f 90       	pop	r7
    115c:	6f 90       	pop	r6
    115e:	5f 90       	pop	r5
    1160:	4f 90       	pop	r4
    1162:	3f 90       	pop	r3
    1164:	2f 90       	pop	r2
    1166:	1f 90       	pop	r1
    1168:	0f 90       	pop	r0
    116a:	0f be       	out	0x3f, r0	; 63
    116c:	0f 90       	pop	r0
	    KER_DEBUG_PIN_CLEAR                               ;debug pin clear        (  2 clocks) 
		RETI                                              ;return from interrupt  (  4 clocks) 
    116e:	18 95       	reti

00001170 <Kernel_SysTick_Reg_Init>:
;used registers          : R18, R19, R22, R24, R26(XL), R27(XH), R30(ZL), R31(ZH)              
;arg registers           : R24(Prescaler), R22(ReloadVal)                                      
;return registers        : None                                                                
;unsafe access registers : R18, R19, R22, R24, R26(XL), R27(XH), R30(ZL), R31(ZH)              
Kernel_SysTick_Reg_Init:                                  ;total 11.50uS @8MHz    ( 92 clocks) 
        CLI                                               ;disable global int     (  1 clock ) 
    1170:	f8 94       	cli
		KER_DEBUG_PIN_INIT                                ;debug pin init         (  4 clocks) 
        KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
    1172:	a0 91 33 01 	lds	r26, 0x0133
    1176:	b0 91 34 01 	lds	r27, 0x0134
    117a:	2d b7       	in	r18, 0x3d	; 61
    117c:	3e b7       	in	r19, 0x3e	; 62
    117e:	2d 93       	st	X+, r18
    1180:	3d 93       	st	X+, r19
    1182:	ed 93       	st	X+, r30
    1184:	fd 93       	st	X+, r31
    1186:	a0 93 33 01 	sts	0x0133, r26
    118a:	b0 93 34 01 	sts	0x0134, r27
		;clear reg                                                                             
		LDI   R18                , 0x00                   ;set 0x00 to R18        (  1 clock ) 
    118e:	20 e0       	ldi	r18, 0x00	; 0
		;clear tick counter                                                                    
		STS   KerBase+OFB_TICK0  , R18                    ;clear  KerBase[0]      (  2 clocks) 
    1190:	20 93 0f 01 	sts	0x010F, r18
		STS   KerBase+OFB_TICK1  , R18                    ;clear  KerBase[1]      (  2 clocks) 
    1194:	20 93 10 01 	sts	0x0110, r18
		STS   KerBase+OFB_TICK2  , R18                    ;clear  KerBase[2]      (  2 clocks) 
    1198:	20 93 11 01 	sts	0x0111, r18
		STS   KerBase+OFB_TICK3  , R18                    ;clear  KerBase[3]      (  2 clocks) 
    119c:	20 93 12 01 	sts	0x0112, r18
		STS   KerBase+OFB_TICK4  , R18                    ;clear  KerBase[4]      (  2 clocks) 
    11a0:	20 93 13 01 	sts	0x0113, r18
		;clear system registers                                                                
		STS   KerBase+OFB_PRS    , R18                    ;clear  KerBase[5]      (  2 clocks) 
    11a4:	20 93 14 01 	sts	0x0114, r18
		STS   KerBase+OFB_RLD    , R18                    ;clear  KerBase[6]      (  2 clocks) 
    11a8:	20 93 15 01 	sts	0x0115, r18
		STS   KerBase+OFB_TID    , R18                    ;clear  KerBase[7]      (  2 clocks) 
    11ac:	20 93 16 01 	sts	0x0116, r18
		STS   KerBase+OFB_NTSK   , R18                    ;clear  KerBase[8]      (  2 clocks) 
    11b0:	20 93 17 01 	sts	0x0117, r18
		STS   KerBase+OFB_LPR    , R18                    ;clear  KerBase[9]      (  2 clocks) 
    11b4:	20 93 18 01 	sts	0x0118, r18
        STS   KerBase+OFB_PTID   , R18                    ;clear  KerBase[10]     (  2 clocks) 
    11b8:	20 93 19 01 	sts	0x0119, r18
		STS   KerBase+OFB_UTC    , R18                    ;clear  KerBase[11]     (  2 clocks) 
    11bc:	20 93 1a 01 	sts	0x011A, r18
		STS   KerBase+OFB_UATC   , R18                    ;clear  KerBase[12]     (  2 clocks) 
    11c0:	20 93 1b 01 	sts	0x011B, r18
		STS   KerBase+OFB_USAGE  , R18                    ;clear  KerBase[13]     (  2 clocks) 
    11c4:	20 93 1c 01 	sts	0x011C, r18
		STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
		LDI   R18                , 0x00                   ;clear WDE              (  1 clock ) 
		STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
		#endif                                                                                 
		#ifdef KER_TOSC_AS_TICK_SRC                                                            
        LDI   R18                , 0x00                   ;clear interrupt enbits (  1 clock ) 
    11c8:	20 e0       	ldi	r18, 0x00	; 0
		STS   SRTIMSK2           , R18                    ;set val to TIMSK2      (  2 clocks) 
    11ca:	20 93 70 00 	sts	0x0070, r18
		LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
    11ce:	20 e0       	ldi	r18, 0x00	; 0
		STS   SRTCCR2B           , R18                    ;set val to TCCR2B      (  2 clocks) 
    11d0:	20 93 b1 00 	sts	0x00B1, r18
		LDI   R18                , 0x00                   ;clear AS2 bit          (  1 clock ) 
    11d4:	20 e0       	ldi	r18, 0x00	; 0
		STS   SRASSR             , R18                    ;set val to ASSR        (  2 clocks) 
    11d6:	20 93 b6 00 	sts	0x00B6, r18
		#endif                                                                                 
		;save values for future use                                                            
		STS   KerBase+OFB_PRS    , R24                    ;KerBase[5] prescaler   (  2 clocks) 
    11da:	80 93 14 01 	sts	0x0114, r24
		STS   KerBase+OFB_RLD    , R22                    ;KerBase[6] reload val  (  2 clocks) 
    11de:	60 93 15 01 	sts	0x0115, r22
        KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
    11e2:	a0 91 33 01 	lds	r26, 0x0133
    11e6:	b0 91 34 01 	lds	r27, 0x0134
    11ea:	fe 91       	ld	r31, -X
    11ec:	ee 91       	ld	r30, -X
    11ee:	3e 91       	ld	r19, -X
    11f0:	2e 91       	ld	r18, -X
    11f2:	2d bf       	out	0x3d, r18	; 61
    11f4:	3e bf       	out	0x3e, r19	; 62
    11f6:	a0 93 33 01 	sts	0x0133, r26
    11fa:	b0 93 34 01 	sts	0x0134, r27
		RET                                               ;return from subroutine (  4 clocks) 
    11fe:	08 95       	ret

00001200 <Kernel_Task_Create>:
;used registers          : R18, R19, R20, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)    
;arg registers           : R25:R24(FuncPtr), R22(TaskPriority)                                 
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)    
Kernel_Task_Create:                                       ;total 21.50uS @8MHz    (172 clocks) 
        KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
    1200:	a0 91 33 01 	lds	r26, 0x0133
    1204:	b0 91 34 01 	lds	r27, 0x0134
    1208:	2d b7       	in	r18, 0x3d	; 61
    120a:	3e b7       	in	r19, 0x3e	; 62
    120c:	2d 93       	st	X+, r18
    120e:	3d 93       	st	X+, r19
    1210:	ed 93       	st	X+, r30
    1212:	fd 93       	st	X+, r31
    1214:	a0 93 33 01 	sts	0x0133, r26
    1218:	b0 93 34 01 	sts	0x0134, r27
		;set priority to KerSchPr+task_id                                                      
		LDI   ZL                 , lo8(KerSchPr)          ;load low byte          (  1 clock ) 
    121c:	eb e4       	ldi	r30, 0x4B	; 75
		LDI   ZH                 , hi8(KerSchPr)          ;load high byte         (  1 clock ) 
    121e:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
    1220:	20 91 16 01 	lds	r18, 0x0116
    1224:	e2 0f       	add	r30, r18
    1226:	20 e0       	ldi	r18, 0x00	; 0
    1228:	f2 1f       	adc	r31, r18
		ST    Z                  , R22                    ;save priority          (  2 clocks) 
    122a:	60 83       	st	Z, r22
		;set task status to KerSchSts+task_id                                                  
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    122c:	e1 e4       	ldi	r30, 0x41	; 65
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    122e:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
    1230:	20 91 16 01 	lds	r18, 0x0116
    1234:	e2 0f       	add	r30, r18
    1236:	20 e0       	ldi	r18, 0x00	; 0
    1238:	f2 1f       	adc	r31, r18
		LDI   R18                , TASK_READY             ;set status as ready    (  1 clock ) 
    123a:	21 e0       	ldi	r18, 0x01	; 1
		ST    Z                  , R18                    ;save status            (  2 clocks) 
    123c:	20 83       	st	Z, r18
		;stack pointer for current task (KerStack + KER_STK_SZ*(task_id+1) - 1) ->stack top    
		LDS   R18                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
    123e:	20 91 16 01 	lds	r18, 0x0116
		INC   R18                                         ;increment task_id      (  1 clock ) 
    1242:	23 95       	inc	r18
		LDI   R19                , KER_STK_SZ             ;load stack size        (  1 clock ) 
    1244:	30 e8       	ldi	r19, 0x80	; 128
		MUL   R18                , R19                    ;multiply to get offset (  2 clocks) 
    1246:	23 9f       	mul	r18, r19
		MOV   ZL                 , R0                     ;load multiplied low    (  1 clocks) 
    1248:	e0 2d       	mov	r30, r0
		MOV   ZH                 , R1                     ;load multiplied high   (  1 clocks) 
    124a:	f1 2d       	mov	r31, r1
		SBIW  ZL                 , 0x01                   ;dec multiplied val-1   (  2 clocks) 
    124c:	31 97       	sbiw	r30, 0x01	; 1
		CLR   R1                                          ;gcc expects cleared    (  1 clock ) 
    124e:	11 24       	eor	r1, r1
		LDI   R18                , lo8(KerStack)          ;load base addr low     (  1 clock ) 
    1250:	29 e6       	ldi	r18, 0x69	; 105
		LDI   R19                , hi8(KerStack)          ;load base addr high    (  1 clock ) 
    1252:	31 e0       	ldi	r19, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    1254:	e2 0f       	add	r30, r18
		ADC   ZH                 , R19                    ;add high bytes+carry   (  1 clock ) 
    1256:	f3 1f       	adc	r31, r19
		OUT   IOSPL              , ZL                     ;load SPL               (  1 clock ) 
    1258:	ed bf       	out	0x3d, r30	; 61
        OUT   IOSPH              , ZH                     ;load SPH               (  1 clock ) 
    125a:	fe bf       	out	0x3e, r31	; 62
		;function argument directly returns word address                                       
	    PUSH  R24                                         ;push word addr low     (  2 clocks) 
    125c:	8f 93       	push	r24
		PUSH  R25                                         ;push word addr high    (  2 clocks) 
    125e:	9f 93       	push	r25
		;push context to stack of this task                                                    
		KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
    1260:	0f 92       	push	r0
    1262:	0f b6       	in	r0, 0x3f	; 63
    1264:	0f 92       	push	r0
    1266:	1f 92       	push	r1
    1268:	11 24       	eor	r1, r1
    126a:	2f 92       	push	r2
    126c:	3f 92       	push	r3
    126e:	4f 92       	push	r4
    1270:	5f 92       	push	r5
    1272:	6f 92       	push	r6
    1274:	7f 92       	push	r7
    1276:	8f 92       	push	r8
    1278:	9f 92       	push	r9
    127a:	af 92       	push	r10
    127c:	bf 92       	push	r11
    127e:	cf 92       	push	r12
    1280:	df 92       	push	r13
    1282:	ef 92       	push	r14
    1284:	ff 92       	push	r15
    1286:	0f 93       	push	r16
    1288:	1f 93       	push	r17
    128a:	2f 93       	push	r18
    128c:	3f 93       	push	r19
    128e:	4f 93       	push	r20
    1290:	5f 93       	push	r21
    1292:	6f 93       	push	r22
    1294:	7f 93       	push	r23
    1296:	8f 93       	push	r24
    1298:	9f 93       	push	r25
    129a:	af 93       	push	r26
    129c:	bf 93       	push	r27
    129e:	cf 93       	push	r28
    12a0:	df 93       	push	r29
    12a2:	ef 93       	push	r30
    12a4:	ff 93       	push	r31
		;read stack pointer of current task (necessary when restore)                           
		IN    R18                , IOSPL                  ;read SPL               (  1 clock ) 
    12a6:	2d b7       	in	r18, 0x3d	; 61
        IN    R19                , IOSPH                  ;read SPH               (  1 clock ) 
    12a8:	3e b7       	in	r19, 0x3e	; 62
		;calculate the address where current task's SP will be stored and store SP             
		LDS   R20                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
    12aa:	40 91 16 01 	lds	r20, 0x0116
		LSL   R20                                         ;left shift to multiply (  1 clock ) 
    12ae:	44 0f       	add	r20, r20
		LDI   ZL                 , lo8(KerPSP)            ;fetch base pos low     (  1 clock ) 
    12b0:	ef e1       	ldi	r30, 0x1F	; 31
		LDI   ZH                 , hi8(KerPSP)            ;fetch base pos high    (  1 clock ) 
    12b2:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R20                    ;add offset to array    (  1 clock ) 
    12b4:	e4 0f       	add	r30, r20
		LDI   R20                , 0x00                   ;clear reg              (  1 clock ) 
    12b6:	40 e0       	ldi	r20, 0x00	; 0
		ADC   ZH                 , R20                    ;add carry if any       (  1 clock ) 
    12b8:	f4 1f       	adc	r31, r20
		ST    Z+                 , R18                    ;SPL at KerPSp+offset   (  2 clocks) 
    12ba:	21 93       	st	Z+, r18
		ST    Z                  , R19                    ;SPH at KerPSp+offset   (  2 clocks) 
    12bc:	30 83       	st	Z, r19
		;increment task_id                                                                     
		LDS   R18                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
    12be:	20 91 16 01 	lds	r18, 0x0116
		INC   R18                                         ;increment task_id      (  1 clock ) 
    12c2:	23 95       	inc	r18
		STS   KerBase+OFB_TID    , R18                    ;store task_id          (  2 clocks) 
    12c4:	20 93 16 01 	sts	0x0116, r18
		;increment ntask                                                                       
		LDS   R18                , KerBase+OFB_NTSK       ;load ntask             (  2 clocks) 
    12c8:	20 91 17 01 	lds	r18, 0x0117
		INC   R18                                         ;increment ntask        (  1 clock ) 
    12cc:	23 95       	inc	r18
		STS   KerBase+OFB_NTSK   , R18                    ;store ntask            (  2 clocks) 
    12ce:	20 93 17 01 	sts	0x0117, r18
		KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
    12d2:	a0 91 33 01 	lds	r26, 0x0133
    12d6:	b0 91 34 01 	lds	r27, 0x0134
    12da:	fe 91       	ld	r31, -X
    12dc:	ee 91       	ld	r30, -X
    12de:	3e 91       	ld	r19, -X
    12e0:	2e 91       	ld	r18, -X
    12e2:	2d bf       	out	0x3d, r18	; 61
    12e4:	3e bf       	out	0x3e, r19	; 62
    12e6:	a0 93 33 01 	sts	0x0133, r26
    12ea:	b0 93 34 01 	sts	0x0134, r27
		RET                                               ;return from subroutine (  4 clocks) 
    12ee:	08 95       	ret

000012f0 <Kernel_Start_Tasks>:
;used registers          : R0~R31                                                              
;arg registers           : None                                                                
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Start_Tasks:                                       ;total 25.63uS @8MHz    (205 clocks) 
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    12f0:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    12f2:	2f ef       	ldi	r18, 0xFF	; 255
    12f4:	20 93 18 01 	sts	0x0118, r18
    12f8:	20 e0       	ldi	r18, 0x00	; 0
    12fa:	20 93 19 01 	sts	0x0119, r18
    12fe:	58 2f       	mov	r21, r24

00001300 <_KER_SCH_LOOP54>:
    1300:	20 93 16 01 	sts	0x0116, r18
    1304:	85 2f       	mov	r24, r21
    1306:	e5 e5       	ldi	r30, 0x55	; 85
    1308:	f1 e0       	ldi	r31, 0x01	; 1
    130a:	20 91 16 01 	lds	r18, 0x0116
    130e:	22 0f       	add	r18, r18
    1310:	e2 0f       	add	r30, r18
    1312:	20 e0       	ldi	r18, 0x00	; 0
    1314:	f2 1f       	adc	r31, r18
    1316:	20 81       	ld	r18, Z
    1318:	31 81       	ldd	r19, Z+1	; 0x01
    131a:	42 2f       	mov	r20, r18
    131c:	43 2b       	or	r20, r19
    131e:	59 f0       	breq	.+22     	; 0x1336 <_VAL_NULL55>
    1320:	81 30       	cpi	r24, 0x01	; 1
    1322:	99 f0       	breq	.+38     	; 0x134a <_VAL_NOT_NULL55>
    1324:	41 e0       	ldi	r20, 0x01	; 1
    1326:	24 1b       	sub	r18, r20
    1328:	40 e0       	ldi	r20, 0x00	; 0
    132a:	34 0b       	sbc	r19, r20
    132c:	20 83       	st	Z, r18
    132e:	31 83       	std	Z+1, r19	; 0x01
    1330:	42 2f       	mov	r20, r18
    1332:	43 2b       	or	r20, r19
    1334:	51 f4       	brne	.+20     	; 0x134a <_VAL_NOT_NULL55>

00001336 <_VAL_NULL55>:
    1336:	e1 e4       	ldi	r30, 0x41	; 65
    1338:	f1 e0       	ldi	r31, 0x01	; 1
    133a:	20 91 16 01 	lds	r18, 0x0116
    133e:	e2 0f       	add	r30, r18
    1340:	20 e0       	ldi	r18, 0x00	; 0
    1342:	f2 1f       	adc	r31, r18
    1344:	81 e0       	ldi	r24, 0x01	; 1
    1346:	80 83       	st	Z, r24
    1348:	08 c0       	rjmp	.+16     	; 0x135a <_EXIT_SLP_TIME55>

0000134a <_VAL_NOT_NULL55>:
    134a:	e1 e4       	ldi	r30, 0x41	; 65
    134c:	f1 e0       	ldi	r31, 0x01	; 1
    134e:	20 91 16 01 	lds	r18, 0x0116
    1352:	e2 0f       	add	r30, r18
    1354:	20 e0       	ldi	r18, 0x00	; 0
    1356:	f2 1f       	adc	r31, r18
    1358:	80 81       	ld	r24, Z

0000135a <_EXIT_SLP_TIME55>:
    135a:	81 30       	cpi	r24, 0x01	; 1
    135c:	19 f0       	breq	.+6      	; 0x1364 <_KER_CALC_PRIO54>
    135e:	84 30       	cpi	r24, 0x04	; 4
    1360:	09 f0       	breq	.+2      	; 0x1364 <_KER_CALC_PRIO54>
    1362:	12 c0       	rjmp	.+36     	; 0x1388 <_KER_SCH_NEXT54>

00001364 <_KER_CALC_PRIO54>:
    1364:	eb e4       	ldi	r30, 0x4B	; 75
    1366:	f1 e0       	ldi	r31, 0x01	; 1
    1368:	20 e0       	ldi	r18, 0x00	; 0
    136a:	80 91 16 01 	lds	r24, 0x0116
    136e:	e8 0f       	add	r30, r24
    1370:	f2 1f       	adc	r31, r18
    1372:	80 81       	ld	r24, Z
    1374:	20 91 18 01 	lds	r18, 0x0118
    1378:	82 17       	cp	r24, r18
    137a:	30 f4       	brcc	.+12     	; 0x1388 <_KER_SCH_NEXT54>
    137c:	80 93 18 01 	sts	0x0118, r24
    1380:	20 91 16 01 	lds	r18, 0x0116
    1384:	20 93 19 01 	sts	0x0119, r18

00001388 <_KER_SCH_NEXT54>:
    1388:	20 91 16 01 	lds	r18, 0x0116
    138c:	23 95       	inc	r18
    138e:	30 91 17 01 	lds	r19, 0x0117
    1392:	23 17       	cp	r18, r19
    1394:	08 f4       	brcc	.+2      	; 0x1398 <_KER_SCH_EXIT54>
    1396:	b4 cf       	rjmp	.-152    	; 0x1300 <_KER_SCH_LOOP54>

00001398 <_KER_SCH_EXIT54>:
    1398:	20 91 19 01 	lds	r18, 0x0119
    139c:	20 93 16 01 	sts	0x0116, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    13a0:	ef e1       	ldi	r30, 0x1F	; 31
    13a2:	f1 e0       	ldi	r31, 0x01	; 1
    13a4:	20 91 16 01 	lds	r18, 0x0116
    13a8:	22 0f       	add	r18, r18
    13aa:	e2 0f       	add	r30, r18
    13ac:	20 e0       	ldi	r18, 0x00	; 0
    13ae:	f2 1f       	adc	r31, r18
    13b0:	20 81       	ld	r18, Z
    13b2:	31 81       	ldd	r19, Z+1	; 0x01
    13b4:	2d bf       	out	0x3d, r18	; 61
    13b6:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    13b8:	ff 91       	pop	r31
    13ba:	ef 91       	pop	r30
    13bc:	df 91       	pop	r29
    13be:	cf 91       	pop	r28
    13c0:	bf 91       	pop	r27
    13c2:	af 91       	pop	r26
    13c4:	9f 91       	pop	r25
    13c6:	8f 91       	pop	r24
    13c8:	7f 91       	pop	r23
    13ca:	6f 91       	pop	r22
    13cc:	5f 91       	pop	r21
    13ce:	4f 91       	pop	r20
    13d0:	3f 91       	pop	r19
    13d2:	2f 91       	pop	r18
    13d4:	1f 91       	pop	r17
    13d6:	0f 91       	pop	r16
    13d8:	ff 90       	pop	r15
    13da:	ef 90       	pop	r14
    13dc:	df 90       	pop	r13
    13de:	cf 90       	pop	r12
    13e0:	bf 90       	pop	r11
    13e2:	af 90       	pop	r10
    13e4:	9f 90       	pop	r9
    13e6:	8f 90       	pop	r8
    13e8:	7f 90       	pop	r7
    13ea:	6f 90       	pop	r6
    13ec:	5f 90       	pop	r5
    13ee:	4f 90       	pop	r4
    13f0:	3f 90       	pop	r3
    13f2:	2f 90       	pop	r2
    13f4:	1f 90       	pop	r1
    13f6:	0f 90       	pop	r0
    13f8:	0f be       	out	0x3f, r0	; 63
    13fa:	0f 90       	pop	r0
    13fc:	78 94       	sei
		                                                                                       
		STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
		SEI                                               ;force enable interrupt (  1 clock ) 
		#endif                                                                                 
                                                                                               
		#ifdef KER_TOSC_AS_TICK_SRC                                                            
    13fe:	20 e0       	ldi	r18, 0x00	; 0
    1400:	20 93 70 00 	sts	0x0070, r18
    1404:	20 e2       	ldi	r18, 0x20	; 32
    1406:	20 93 b6 00 	sts	0x00B6, r18
		LDI   R18                , 0x29                   ;100Hz->clk/8/41        (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_50MS                                                              
		LDI   R18                , 0xCC                   ;20Hz->clk/8/204        (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_100MS                                                             
    140a:	26 e6       	ldi	r18, 0x66	; 102
		#ifdef KER_TOSC_TICK_500MS                                                             
		LDI   R18                , 0x80                   ;2Hz->clk/128/128       (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_1000MS                                                            
		LDI   R18                , 0x80                   ;1Hz->clk/256/128       (  1 clock ) 
		#endif                                                                                 
    140c:	20 93 b3 00 	sts	0x00B3, r18
    1410:	20 e0       	ldi	r18, 0x00	; 0
    1412:	20 93 b4 00 	sts	0x00B4, r18
    1416:	22 e0       	ldi	r18, 0x02	; 2
    1418:	20 93 b0 00 	sts	0x00B0, r18
		LDI   R18                , 0x02                   ;100Hz->clk/8/41        (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_50MS                                                              
		LDI   R18                , 0x02                   ;20Hz->clk/8/204        (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_100MS                                                             
    141c:	23 e0       	ldi	r18, 0x03	; 3
		#ifdef KER_TOSC_TICK_500MS                                                             
		LDI   R18                , 0x05                   ;2Hz->clk/128/128       (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_1000MS                                                            
		LDI   R18                , 0x06                   ;1Hz->clk/256/128       (  1 clock ) 
		#endif                                                                                 
    141e:	20 93 b1 00 	sts	0x00B1, r18
    1422:	20 e0       	ldi	r18, 0x00	; 0
    1424:	20 93 b2 00 	sts	0x00B2, r18

00001428 <_KER_TC2_AUB65>:
    1428:	20 91 b6 00 	lds	r18, 0x00B6
    142c:	22 70       	andi	r18, 0x02	; 2
    142e:	e1 f7       	brne	.-8      	; 0x1428 <_KER_TC2_AUB65>

00001430 <_KER_TC2_BUB65>:
    1430:	20 91 b6 00 	lds	r18, 0x00B6
    1434:	21 70       	andi	r18, 0x01	; 1
    1436:	e1 f7       	brne	.-8      	; 0x1430 <_KER_TC2_BUB65>

00001438 <_KER_OC2_AUB65>:
    1438:	20 91 b6 00 	lds	r18, 0x00B6
    143c:	28 70       	andi	r18, 0x08	; 8
    143e:	e1 f7       	brne	.-8      	; 0x1438 <_KER_OC2_AUB65>

00001440 <_KER_OC2_BUB65>:
    1440:	20 91 b6 00 	lds	r18, 0x00B6
    1444:	24 70       	andi	r18, 0x04	; 4
    1446:	e1 f7       	brne	.-8      	; 0x1440 <_KER_OC2_BUB65>

00001448 <_KER_TC2_UB65>:
    1448:	20 91 b6 00 	lds	r18, 0x00B6
    144c:	20 71       	andi	r18, 0x10	; 16
    144e:	e1 f7       	brne	.-8      	; 0x1448 <_KER_TC2_UB65>

00001450 <_KER_TC2_TOV265>:
    1450:	20 91 37 00 	lds	r18, 0x0037
    1454:	21 70       	andi	r18, 0x01	; 1
    1456:	19 f0       	breq	.+6      	; 0x145e <_KER_TC2_OCF2A65>
    1458:	21 e0       	ldi	r18, 0x01	; 1
    145a:	20 93 37 00 	sts	0x0037, r18

0000145e <_KER_TC2_OCF2A65>:
    145e:	20 91 37 00 	lds	r18, 0x0037
    1462:	22 70       	andi	r18, 0x02	; 2
    1464:	19 f0       	breq	.+6      	; 0x146c <_KER_TC2_OCF2B65>
    1466:	22 e0       	ldi	r18, 0x02	; 2
    1468:	20 93 37 00 	sts	0x0037, r18

0000146c <_KER_TC2_OCF2B65>:
    146c:	20 91 37 00 	lds	r18, 0x0037
    1470:	24 70       	andi	r18, 0x04	; 4
    1472:	19 f0       	breq	.+6      	; 0x147a <_KER_TC2_INTEN65>
    1474:	24 e0       	ldi	r18, 0x04	; 4
    1476:	20 93 37 00 	sts	0x0037, r18

0000147a <_KER_TC2_INTEN65>:
    147a:	22 e0       	ldi	r18, 0x02	; 2
    147c:	20 93 70 00 	sts	0x0070, r18
    1480:	78 94       	sei
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
		;config timer for system tick                                                          
		KER_TIMER_INIT                                    ;init timer, int enable ( 12 clocks) 
		;execute return to jump to highest priority task                                       
		RET                                               ;return from subroutine (  4 clocks) 
    1482:	08 95       	ret

00001484 <Kernel_Init>:
;used registers          : R1, R18, R19, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)     
;arg registers           : None                                                                
;return registers        : None                                                                
;unsafe access registers : R1, R18, R19, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)     
Kernel_Init:                                              ;total 39.75uS @8MHz    (318 clocks) 
		CLR   R1                                          ;gcc expects            (  1 clock ) 
    1484:	11 24       	eor	r1, r1
        ;store stack top (for MSP) addr to KerSSZ+OFM_MSPI0:1                                  
		LDI   R18                , lo8(KerSSZ+OFM_MSPS)   ;load low address       (  1 clock ) 
    1486:	25 e3       	ldi	r18, 0x35	; 53
		LDI   R19                , hi8(KerSSZ+OFM_MSPS)   ;load high address      (  1 clock ) 
    1488:	31 e0       	ldi	r19, 0x01	; 1
        STS   KerSSZ+OFM_MSPI+0  , R18                    ;set mspi to stack top  (  2 clocks) 
    148a:	20 93 33 01 	sts	0x0133, r18
		STS   KerSSZ+OFM_MSPI+1  , R19                    ;set mspi to stack top  (  2 clocks) 
    148e:	30 93 34 01 	sts	0x0134, r19
		KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
    1492:	a0 91 33 01 	lds	r26, 0x0133
    1496:	b0 91 34 01 	lds	r27, 0x0134
    149a:	2d b7       	in	r18, 0x3d	; 61
    149c:	3e b7       	in	r19, 0x3e	; 62
    149e:	2d 93       	st	X+, r18
    14a0:	3d 93       	st	X+, r19
    14a2:	ed 93       	st	X+, r30
    14a4:	fd 93       	st	X+, r31
    14a6:	a0 93 33 01 	sts	0x0133, r26
    14aa:	b0 93 34 01 	sts	0x0134, r27
		;init timer for kernel                                                                 
		LDI   R24                , 0x03                   ;set prescaler          (  1 clock ) 
    14ae:	83 e0       	ldi	r24, 0x03	; 3
		LDI   R22                , 0x82                   ;set reload val         (  1 clock ) 
    14b0:	62 e8       	ldi	r22, 0x82	; 130
		CALL  Kernel_SysTick_Reg_Init                     ;init timer             ( 92 clocks) 
    14b2:	0e 94 b8 08 	call	0x1170	; 0x1170 <Kernel_SysTick_Reg_Init>
		;create idle task at task_id 0, priority 0xFF (lowest)                                 
		LDI   R24                , lo8(Kernel_Task_Idle)  ;load func addr low     (  1 clock ) 
    14b6:	82 ee       	ldi	r24, 0xE2	; 226
		LDI   R25                , hi8(Kernel_Task_Idle)  ;load func addr high    (  1 clock ) 
    14b8:	94 e1       	ldi	r25, 0x14	; 20
		LSR   R25                                         ;right shift to divide  (  1 clock ) 
    14ba:	96 95       	lsr	r25
		ROR   R24                                         ;rotate right th carry  (  1 clock ) 
    14bc:	87 95       	ror	r24
		LDI   R22                , 0xFF                   ;set max val            (  1 clock ) 
    14be:	6f ef       	ldi	r22, 0xFF	; 255
		CALL  Kernel_Task_Create                          ;init idle task         (172 clocks) 
    14c0:	0e 94 00 09 	call	0x1200	; 0x1200 <Kernel_Task_Create>
		KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
    14c4:	a0 91 33 01 	lds	r26, 0x0133
    14c8:	b0 91 34 01 	lds	r27, 0x0134
    14cc:	fe 91       	ld	r31, -X
    14ce:	ee 91       	ld	r30, -X
    14d0:	3e 91       	ld	r19, -X
    14d2:	2e 91       	ld	r18, -X
    14d4:	2d bf       	out	0x3d, r18	; 61
    14d6:	3e bf       	out	0x3e, r19	; 62
    14d8:	a0 93 33 01 	sts	0x0133, r26
    14dc:	b0 93 34 01 	sts	0x0134, r27
		;execute return to jump to task0, pushed while task init                               
		RET                                               ;return from subroutine (  4 clocks) 
    14e0:	08 95       	ret

000014e2 <Kernel_Task_Idle>:
                                                                                               
		#ifdef KER_SLEEP_MODE_POWER_DOWN                                                       
		LDI   R18                , 0x04                   ;set SM[2:0] val        (  1 clock ) 
        #endif                                                                                 
		                                                                                       
		#ifdef KER_SLEEP_MODE_POWER_SAVE                                                       
    14e2:	26 e0       	ldi	r18, 0x06	; 6
    14e4:	20 93 53 00 	sts	0x0053, r18
    14e8:	20 93 1d 01 	sts	0x011D, r18

000014ec <_IDLE_LOOP>:
;return registers        : None                                                                
;unsafe access registers : None                                                                
Kernel_Task_Idle:                                                                              
	    KER_SLEEP_INIT                                    ;sleep init             (  5 clocks) 
    _IDLE_LOOP:                                           ;forever loop                        
	    KER_DISABLE_ANALOG_DOMAIN                         ;disable adc, ac        ( 10 clocks) 
    14ec:	20 91 7a 00 	lds	r18, 0x007A
    14f0:	2f 7e       	andi	r18, 0xEF	; 239
    14f2:	20 93 7a 00 	sts	0x007A, r18
    14f6:	20 91 50 00 	lds	r18, 0x0050
    14fa:	20 68       	ori	r18, 0x80	; 128
    14fc:	20 93 50 00 	sts	0x0050, r18
		#ifdef KER_CALL_FUNC_BEFORE_SLEEP                                                      
		CALL  Kernel_PreSleep_Hook                        ;call func before sleep (  8 clocks) 
		#endif                                                                                 
	    KER_ENTER_SLEEP                                   ;enter sleep mode       (  6 clocks) 
    1500:	20 91 53 00 	lds	r18, 0x0053
    1504:	21 60       	ori	r18, 0x01	; 1
    1506:	20 93 53 00 	sts	0x0053, r18
    150a:	88 95       	sleep
		RJMP  _IDLE_LOOP                                  ;jump to loop start     (  2 clocks) 
    150c:	ef cf       	rjmp	.-34     	; 0x14ec <_IDLE_LOOP>

0000150e <Kernel_Task_Sleep>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Task_Sleep:                                        ;total 37.25uS @8MHz    (298 clocks) 
        ;save current context                                                                  
        KER_CONTEXT_SAVE_THREAD                           ;save context           ( 69 clocks) 
    150e:	0f 92       	push	r0
    1510:	0f b6       	in	r0, 0x3f	; 63
    1512:	f8 94       	cli
    1514:	0f 92       	push	r0
    1516:	1f 92       	push	r1
    1518:	11 24       	eor	r1, r1
    151a:	2f 92       	push	r2
    151c:	3f 92       	push	r3
    151e:	4f 92       	push	r4
    1520:	5f 92       	push	r5
    1522:	6f 92       	push	r6
    1524:	7f 92       	push	r7
    1526:	8f 92       	push	r8
    1528:	9f 92       	push	r9
    152a:	af 92       	push	r10
    152c:	bf 92       	push	r11
    152e:	cf 92       	push	r12
    1530:	df 92       	push	r13
    1532:	ef 92       	push	r14
    1534:	ff 92       	push	r15
    1536:	0f 93       	push	r16
    1538:	1f 93       	push	r17
    153a:	2f 93       	push	r18
    153c:	3f 93       	push	r19
    153e:	4f 93       	push	r20
    1540:	5f 93       	push	r21
    1542:	6f 93       	push	r22
    1544:	7f 93       	push	r23
    1546:	8f 93       	push	r24
    1548:	9f 93       	push	r25
    154a:	af 93       	push	r26
    154c:	bf 93       	push	r27
    154e:	cf 93       	push	r28
    1550:	df 93       	push	r29
    1552:	ef 93       	push	r30
    1554:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    1556:	ef e1       	ldi	r30, 0x1F	; 31
    1558:	f1 e0       	ldi	r31, 0x01	; 1
    155a:	20 91 16 01 	lds	r18, 0x0116
    155e:	22 0f       	add	r18, r18
    1560:	e2 0f       	add	r30, r18
    1562:	20 e0       	ldi	r18, 0x00	; 0
    1564:	f2 1f       	adc	r31, r18
    1566:	2d b7       	in	r18, 0x3d	; 61
    1568:	3e b7       	in	r19, 0x3e	; 62
    156a:	20 83       	st	Z, r18
    156c:	31 83       	std	Z+1, r19	; 0x01
		;create next task wakeup time (args R25:R24)                                           
		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    156e:	e5 e5       	ldi	r30, 0x55	; 85
		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    1570:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_WORD                            ;offset calc            (  6 clocks) 
    1572:	20 91 16 01 	lds	r18, 0x0116
    1576:	22 0f       	add	r18, r18
    1578:	e2 0f       	add	r30, r18
    157a:	20 e0       	ldi	r18, 0x00	; 0
    157c:	f2 1f       	adc	r31, r18
		STD   Z+0                , R24                    ;save sleep time low    (  2 clocks) 
    157e:	80 83       	st	Z, r24
		STD   Z+1                , R25                    ;save sleep time high   (  2 clocks) 
    1580:	91 83       	std	Z+1, r25	; 0x01
		;update task scheduler status as blocked                                               
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1582:	e1 e4       	ldi	r30, 0x41	; 65
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1584:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    1586:	20 91 16 01 	lds	r18, 0x0116
    158a:	e2 0f       	add	r30, r18
    158c:	20 e0       	ldi	r18, 0x00	; 0
    158e:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_BLOCKED           ;block task until cnt=0 (  1 clock ) 
    1590:	20 e0       	ldi	r18, 0x00	; 0
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    1592:	20 83       	st	Z, r18
		;run scheduler, load next task sp, restore context                                     
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    1594:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    1596:	2f ef       	ldi	r18, 0xFF	; 255
    1598:	20 93 18 01 	sts	0x0118, r18
    159c:	20 e0       	ldi	r18, 0x00	; 0
    159e:	20 93 19 01 	sts	0x0119, r18
    15a2:	58 2f       	mov	r21, r24

000015a4 <_KER_SCH_LOOP78>:
    15a4:	20 93 16 01 	sts	0x0116, r18
    15a8:	85 2f       	mov	r24, r21
    15aa:	e5 e5       	ldi	r30, 0x55	; 85
    15ac:	f1 e0       	ldi	r31, 0x01	; 1
    15ae:	20 91 16 01 	lds	r18, 0x0116
    15b2:	22 0f       	add	r18, r18
    15b4:	e2 0f       	add	r30, r18
    15b6:	20 e0       	ldi	r18, 0x00	; 0
    15b8:	f2 1f       	adc	r31, r18
    15ba:	20 81       	ld	r18, Z
    15bc:	31 81       	ldd	r19, Z+1	; 0x01
    15be:	42 2f       	mov	r20, r18
    15c0:	43 2b       	or	r20, r19
    15c2:	59 f0       	breq	.+22     	; 0x15da <_VAL_NULL79>
    15c4:	81 30       	cpi	r24, 0x01	; 1
    15c6:	99 f0       	breq	.+38     	; 0x15ee <_VAL_NOT_NULL79>
    15c8:	41 e0       	ldi	r20, 0x01	; 1
    15ca:	24 1b       	sub	r18, r20
    15cc:	40 e0       	ldi	r20, 0x00	; 0
    15ce:	34 0b       	sbc	r19, r20
    15d0:	20 83       	st	Z, r18
    15d2:	31 83       	std	Z+1, r19	; 0x01
    15d4:	42 2f       	mov	r20, r18
    15d6:	43 2b       	or	r20, r19
    15d8:	51 f4       	brne	.+20     	; 0x15ee <_VAL_NOT_NULL79>

000015da <_VAL_NULL79>:
    15da:	e1 e4       	ldi	r30, 0x41	; 65
    15dc:	f1 e0       	ldi	r31, 0x01	; 1
    15de:	20 91 16 01 	lds	r18, 0x0116
    15e2:	e2 0f       	add	r30, r18
    15e4:	20 e0       	ldi	r18, 0x00	; 0
    15e6:	f2 1f       	adc	r31, r18
    15e8:	81 e0       	ldi	r24, 0x01	; 1
    15ea:	80 83       	st	Z, r24
    15ec:	08 c0       	rjmp	.+16     	; 0x15fe <_EXIT_SLP_TIME79>

000015ee <_VAL_NOT_NULL79>:
    15ee:	e1 e4       	ldi	r30, 0x41	; 65
    15f0:	f1 e0       	ldi	r31, 0x01	; 1
    15f2:	20 91 16 01 	lds	r18, 0x0116
    15f6:	e2 0f       	add	r30, r18
    15f8:	20 e0       	ldi	r18, 0x00	; 0
    15fa:	f2 1f       	adc	r31, r18
    15fc:	80 81       	ld	r24, Z

000015fe <_EXIT_SLP_TIME79>:
    15fe:	81 30       	cpi	r24, 0x01	; 1
    1600:	19 f0       	breq	.+6      	; 0x1608 <_KER_CALC_PRIO78>
    1602:	84 30       	cpi	r24, 0x04	; 4
    1604:	09 f0       	breq	.+2      	; 0x1608 <_KER_CALC_PRIO78>
    1606:	12 c0       	rjmp	.+36     	; 0x162c <_KER_SCH_NEXT78>

00001608 <_KER_CALC_PRIO78>:
    1608:	eb e4       	ldi	r30, 0x4B	; 75
    160a:	f1 e0       	ldi	r31, 0x01	; 1
    160c:	20 e0       	ldi	r18, 0x00	; 0
    160e:	80 91 16 01 	lds	r24, 0x0116
    1612:	e8 0f       	add	r30, r24
    1614:	f2 1f       	adc	r31, r18
    1616:	80 81       	ld	r24, Z
    1618:	20 91 18 01 	lds	r18, 0x0118
    161c:	82 17       	cp	r24, r18
    161e:	30 f4       	brcc	.+12     	; 0x162c <_KER_SCH_NEXT78>
    1620:	80 93 18 01 	sts	0x0118, r24
    1624:	20 91 16 01 	lds	r18, 0x0116
    1628:	20 93 19 01 	sts	0x0119, r18

0000162c <_KER_SCH_NEXT78>:
    162c:	20 91 16 01 	lds	r18, 0x0116
    1630:	23 95       	inc	r18
    1632:	30 91 17 01 	lds	r19, 0x0117
    1636:	23 17       	cp	r18, r19
    1638:	08 f4       	brcc	.+2      	; 0x163c <_KER_SCH_EXIT78>
    163a:	b4 cf       	rjmp	.-152    	; 0x15a4 <_KER_SCH_LOOP78>

0000163c <_KER_SCH_EXIT78>:
    163c:	20 91 19 01 	lds	r18, 0x0119
    1640:	20 93 16 01 	sts	0x0116, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    1644:	ef e1       	ldi	r30, 0x1F	; 31
    1646:	f1 e0       	ldi	r31, 0x01	; 1
    1648:	20 91 16 01 	lds	r18, 0x0116
    164c:	22 0f       	add	r18, r18
    164e:	e2 0f       	add	r30, r18
    1650:	20 e0       	ldi	r18, 0x00	; 0
    1652:	f2 1f       	adc	r31, r18
    1654:	20 81       	ld	r18, Z
    1656:	31 81       	ldd	r19, Z+1	; 0x01
    1658:	2d bf       	out	0x3d, r18	; 61
    165a:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    165c:	ff 91       	pop	r31
    165e:	ef 91       	pop	r30
    1660:	df 91       	pop	r29
    1662:	cf 91       	pop	r28
    1664:	bf 91       	pop	r27
    1666:	af 91       	pop	r26
    1668:	9f 91       	pop	r25
    166a:	8f 91       	pop	r24
    166c:	7f 91       	pop	r23
    166e:	6f 91       	pop	r22
    1670:	5f 91       	pop	r21
    1672:	4f 91       	pop	r20
    1674:	3f 91       	pop	r19
    1676:	2f 91       	pop	r18
    1678:	1f 91       	pop	r17
    167a:	0f 91       	pop	r16
    167c:	ff 90       	pop	r15
    167e:	ef 90       	pop	r14
    1680:	df 90       	pop	r13
    1682:	cf 90       	pop	r12
    1684:	bf 90       	pop	r11
    1686:	af 90       	pop	r10
    1688:	9f 90       	pop	r9
    168a:	8f 90       	pop	r8
    168c:	7f 90       	pop	r7
    168e:	6f 90       	pop	r6
    1690:	5f 90       	pop	r5
    1692:	4f 90       	pop	r4
    1694:	3f 90       	pop	r3
    1696:	2f 90       	pop	r2
    1698:	1f 90       	pop	r1
    169a:	0f 90       	pop	r0
    169c:	0f be       	out	0x3f, r0	; 63
    169e:	0f 90       	pop	r0
    16a0:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    16a2:	08 95       	ret

000016a4 <Kernel_Task_Constant_Latency>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R24, R25, R30(ZL), R31(ZH)                                     
Kernel_Task_Constant_Latency:                             ;total 3.50uS @8MHz     ( 28 clocks) 
		;create next task wakeup time (args R25:R24)                                           
		CLI                                               ;disable interrupt      (  1 clock ) 
    16a4:	f8 94       	cli
		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    16a6:	e5 e5       	ldi	r30, 0x55	; 85
		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    16a8:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_WORD                            ;offset calc            (  6 clocks) 
    16aa:	20 91 16 01 	lds	r18, 0x0116
    16ae:	22 0f       	add	r18, r18
    16b0:	e2 0f       	add	r30, r18
    16b2:	20 e0       	ldi	r18, 0x00	; 0
    16b4:	f2 1f       	adc	r31, r18
		STD   Z+0                , R24                    ;save sleep time low    (  2 clocks) 
    16b6:	80 83       	st	Z, r24
		STD   Z+1                , R25                    ;save sleep time high   (  2 clocks) 
    16b8:	91 83       	std	Z+1, r25	; 0x01
		;update task scheduler status as constant latency                                      
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    16ba:	e1 e4       	ldi	r30, 0x41	; 65
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    16bc:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    16be:	20 91 16 01 	lds	r18, 0x0116
    16c2:	e2 0f       	add	r30, r18
    16c4:	20 e0       	ldi	r18, 0x00	; 0
    16c6:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_CONS_LAT          ;save as cons_lat       (  1 clock ) 
    16c8:	24 e0       	ldi	r18, 0x04	; 4
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    16ca:	20 83       	st	Z, r18
		SEI                                               ;enable interrupt       (  1 clock ) 
    16cc:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    16ce:	08 95       	ret

000016d0 <Kernel_Task_Constant_Latency_Sleep>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Task_Constant_Latency_Sleep:                       ;total 35.75uS @8MHz    (286 clocks) 
		;save current context                                                                  
        KER_CONTEXT_SAVE_THREAD                           ;save context           ( 69 clocks) 
    16d0:	0f 92       	push	r0
    16d2:	0f b6       	in	r0, 0x3f	; 63
    16d4:	f8 94       	cli
    16d6:	0f 92       	push	r0
    16d8:	1f 92       	push	r1
    16da:	11 24       	eor	r1, r1
    16dc:	2f 92       	push	r2
    16de:	3f 92       	push	r3
    16e0:	4f 92       	push	r4
    16e2:	5f 92       	push	r5
    16e4:	6f 92       	push	r6
    16e6:	7f 92       	push	r7
    16e8:	8f 92       	push	r8
    16ea:	9f 92       	push	r9
    16ec:	af 92       	push	r10
    16ee:	bf 92       	push	r11
    16f0:	cf 92       	push	r12
    16f2:	df 92       	push	r13
    16f4:	ef 92       	push	r14
    16f6:	ff 92       	push	r15
    16f8:	0f 93       	push	r16
    16fa:	1f 93       	push	r17
    16fc:	2f 93       	push	r18
    16fe:	3f 93       	push	r19
    1700:	4f 93       	push	r20
    1702:	5f 93       	push	r21
    1704:	6f 93       	push	r22
    1706:	7f 93       	push	r23
    1708:	8f 93       	push	r24
    170a:	9f 93       	push	r25
    170c:	af 93       	push	r26
    170e:	bf 93       	push	r27
    1710:	cf 93       	push	r28
    1712:	df 93       	push	r29
    1714:	ef 93       	push	r30
    1716:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    1718:	ef e1       	ldi	r30, 0x1F	; 31
    171a:	f1 e0       	ldi	r31, 0x01	; 1
    171c:	20 91 16 01 	lds	r18, 0x0116
    1720:	22 0f       	add	r18, r18
    1722:	e2 0f       	add	r30, r18
    1724:	20 e0       	ldi	r18, 0x00	; 0
    1726:	f2 1f       	adc	r31, r18
    1728:	2d b7       	in	r18, 0x3d	; 61
    172a:	3e b7       	in	r19, 0x3e	; 62
    172c:	20 83       	st	Z, r18
    172e:	31 83       	std	Z+1, r19	; 0x01
		;update task scheduler status as blocked                                               
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1730:	e1 e4       	ldi	r30, 0x41	; 65
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1732:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    1734:	20 91 16 01 	lds	r18, 0x0116
    1738:	e2 0f       	add	r30, r18
    173a:	20 e0       	ldi	r18, 0x00	; 0
    173c:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_BLOCKED           ;blocked until cnt=0    (  1 clock ) 
    173e:	20 e0       	ldi	r18, 0x00	; 0
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    1740:	20 83       	st	Z, r18
		;run scheduler, load next task sp, restore context                                     
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    1742:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    1744:	2f ef       	ldi	r18, 0xFF	; 255
    1746:	20 93 18 01 	sts	0x0118, r18
    174a:	20 e0       	ldi	r18, 0x00	; 0
    174c:	20 93 19 01 	sts	0x0119, r18
    1750:	58 2f       	mov	r21, r24

00001752 <_KER_SCH_LOOP97>:
    1752:	20 93 16 01 	sts	0x0116, r18
    1756:	85 2f       	mov	r24, r21
    1758:	e5 e5       	ldi	r30, 0x55	; 85
    175a:	f1 e0       	ldi	r31, 0x01	; 1
    175c:	20 91 16 01 	lds	r18, 0x0116
    1760:	22 0f       	add	r18, r18
    1762:	e2 0f       	add	r30, r18
    1764:	20 e0       	ldi	r18, 0x00	; 0
    1766:	f2 1f       	adc	r31, r18
    1768:	20 81       	ld	r18, Z
    176a:	31 81       	ldd	r19, Z+1	; 0x01
    176c:	42 2f       	mov	r20, r18
    176e:	43 2b       	or	r20, r19
    1770:	59 f0       	breq	.+22     	; 0x1788 <_VAL_NULL98>
    1772:	81 30       	cpi	r24, 0x01	; 1
    1774:	99 f0       	breq	.+38     	; 0x179c <_VAL_NOT_NULL98>
    1776:	41 e0       	ldi	r20, 0x01	; 1
    1778:	24 1b       	sub	r18, r20
    177a:	40 e0       	ldi	r20, 0x00	; 0
    177c:	34 0b       	sbc	r19, r20
    177e:	20 83       	st	Z, r18
    1780:	31 83       	std	Z+1, r19	; 0x01
    1782:	42 2f       	mov	r20, r18
    1784:	43 2b       	or	r20, r19
    1786:	51 f4       	brne	.+20     	; 0x179c <_VAL_NOT_NULL98>

00001788 <_VAL_NULL98>:
    1788:	e1 e4       	ldi	r30, 0x41	; 65
    178a:	f1 e0       	ldi	r31, 0x01	; 1
    178c:	20 91 16 01 	lds	r18, 0x0116
    1790:	e2 0f       	add	r30, r18
    1792:	20 e0       	ldi	r18, 0x00	; 0
    1794:	f2 1f       	adc	r31, r18
    1796:	81 e0       	ldi	r24, 0x01	; 1
    1798:	80 83       	st	Z, r24
    179a:	08 c0       	rjmp	.+16     	; 0x17ac <_EXIT_SLP_TIME98>

0000179c <_VAL_NOT_NULL98>:
    179c:	e1 e4       	ldi	r30, 0x41	; 65
    179e:	f1 e0       	ldi	r31, 0x01	; 1
    17a0:	20 91 16 01 	lds	r18, 0x0116
    17a4:	e2 0f       	add	r30, r18
    17a6:	20 e0       	ldi	r18, 0x00	; 0
    17a8:	f2 1f       	adc	r31, r18
    17aa:	80 81       	ld	r24, Z

000017ac <_EXIT_SLP_TIME98>:
    17ac:	81 30       	cpi	r24, 0x01	; 1
    17ae:	19 f0       	breq	.+6      	; 0x17b6 <_KER_CALC_PRIO97>
    17b0:	84 30       	cpi	r24, 0x04	; 4
    17b2:	09 f0       	breq	.+2      	; 0x17b6 <_KER_CALC_PRIO97>
    17b4:	12 c0       	rjmp	.+36     	; 0x17da <_KER_SCH_NEXT97>

000017b6 <_KER_CALC_PRIO97>:
    17b6:	eb e4       	ldi	r30, 0x4B	; 75
    17b8:	f1 e0       	ldi	r31, 0x01	; 1
    17ba:	20 e0       	ldi	r18, 0x00	; 0
    17bc:	80 91 16 01 	lds	r24, 0x0116
    17c0:	e8 0f       	add	r30, r24
    17c2:	f2 1f       	adc	r31, r18
    17c4:	80 81       	ld	r24, Z
    17c6:	20 91 18 01 	lds	r18, 0x0118
    17ca:	82 17       	cp	r24, r18
    17cc:	30 f4       	brcc	.+12     	; 0x17da <_KER_SCH_NEXT97>
    17ce:	80 93 18 01 	sts	0x0118, r24
    17d2:	20 91 16 01 	lds	r18, 0x0116
    17d6:	20 93 19 01 	sts	0x0119, r18

000017da <_KER_SCH_NEXT97>:
    17da:	20 91 16 01 	lds	r18, 0x0116
    17de:	23 95       	inc	r18
    17e0:	30 91 17 01 	lds	r19, 0x0117
    17e4:	23 17       	cp	r18, r19
    17e6:	08 f4       	brcc	.+2      	; 0x17ea <_KER_SCH_EXIT97>
    17e8:	b4 cf       	rjmp	.-152    	; 0x1752 <_KER_SCH_LOOP97>

000017ea <_KER_SCH_EXIT97>:
    17ea:	20 91 19 01 	lds	r18, 0x0119
    17ee:	20 93 16 01 	sts	0x0116, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    17f2:	ef e1       	ldi	r30, 0x1F	; 31
    17f4:	f1 e0       	ldi	r31, 0x01	; 1
    17f6:	20 91 16 01 	lds	r18, 0x0116
    17fa:	22 0f       	add	r18, r18
    17fc:	e2 0f       	add	r30, r18
    17fe:	20 e0       	ldi	r18, 0x00	; 0
    1800:	f2 1f       	adc	r31, r18
    1802:	20 81       	ld	r18, Z
    1804:	31 81       	ldd	r19, Z+1	; 0x01
    1806:	2d bf       	out	0x3d, r18	; 61
    1808:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    180a:	ff 91       	pop	r31
    180c:	ef 91       	pop	r30
    180e:	df 91       	pop	r29
    1810:	cf 91       	pop	r28
    1812:	bf 91       	pop	r27
    1814:	af 91       	pop	r26
    1816:	9f 91       	pop	r25
    1818:	8f 91       	pop	r24
    181a:	7f 91       	pop	r23
    181c:	6f 91       	pop	r22
    181e:	5f 91       	pop	r21
    1820:	4f 91       	pop	r20
    1822:	3f 91       	pop	r19
    1824:	2f 91       	pop	r18
    1826:	1f 91       	pop	r17
    1828:	0f 91       	pop	r16
    182a:	ff 90       	pop	r15
    182c:	ef 90       	pop	r14
    182e:	df 90       	pop	r13
    1830:	cf 90       	pop	r12
    1832:	bf 90       	pop	r11
    1834:	af 90       	pop	r10
    1836:	9f 90       	pop	r9
    1838:	8f 90       	pop	r8
    183a:	7f 90       	pop	r7
    183c:	6f 90       	pop	r6
    183e:	5f 90       	pop	r5
    1840:	4f 90       	pop	r4
    1842:	3f 90       	pop	r3
    1844:	2f 90       	pop	r2
    1846:	1f 90       	pop	r1
    1848:	0f 90       	pop	r0
    184a:	0f be       	out	0x3f, r0	; 63
    184c:	0f 90       	pop	r0
    184e:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    1850:	08 95       	ret

00001852 <Kernel_PreSleep_Hook>:
;used registers          : R24, R25, R30(ZL), R31(ZH)                                          
;arg registers           : R25:R24(FunctionPtr)                                                
;return registers        : None                                                                
;unsafe access registers : R24, R25, R30(ZL), R31(ZH)                                          
Kernel_PreSleep_Hook:                                     ;total 1.00uS @8MHz     (  8 clocks) 
        MOVW  R30                , R24                    ;move pointer to Z      (  1 clock ) 
    1852:	fc 01       	movw	r30, r24
		ICALL                                             ;indirect call          (  3 clocks) 
    1854:	09 95       	icall
		RET                                               ;return from subroutine (  4 clocks) 
    1856:	08 95       	ret

00001858 <Kernel_Task_Sleep_Time_Get>:
;used registers          : R18, R24, R25, R30(ZL), R31(ZH)                                     
;arg registers           : R24(TaskID)                                                         
;return registers        : R25:R24(SleepTime)                                                  
;unsafe access registers : R18, R24, R25, R30(ZL), R31(ZH)                                     
Kernel_Task_Sleep_Time_Get:                               ;total 1.88uS @8MHz     ( 15 clocks) 
		MOV   R18                , R24                    ;copy                   (  1 clock ) 
    1858:	28 2f       	mov	r18, r24
		LSL   R18                                         ;x2                     (  1 clock ) 
    185a:	22 0f       	add	r18, r18
		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    185c:	e5 e5       	ldi	r30, 0x55	; 85
		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    185e:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    1860:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;load 0                 (  1 clock ) 
    1862:	20 e0       	ldi	r18, 0x00	; 0
		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
    1864:	f2 1f       	adc	r31, r18
		LDD   R24                , Z+0                    ;load sleep time        (  2 clocks) 
    1866:	80 81       	ld	r24, Z
		LDD   R25                , Z+1                    ;load sleep time        (  2 clocks) 
    1868:	91 81       	ldd	r25, Z+1	; 0x01
		RET                                               ;return from subroutine (  4 clocks) 
    186a:	08 95       	ret

0000186c <Kernel_Task_Status_Get>:
;used registers          : R18, R24, R30(ZL), R31(ZH)                                          
;arg registers           : R24(TaskID)                                                         
;return registers        : R24(TaskSts)                                                        
;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
Kernel_Task_Status_Get:                                   ;total 1.50uS @8MHz     ( 12 clocks) 
		MOV   R18                , R24                    ;copy                   (  1 clock ) 
    186c:	28 2f       	mov	r18, r24
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    186e:	e1 e4       	ldi	r30, 0x41	; 65
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1870:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    1872:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;load 0                 (  1 clock ) 
    1874:	20 e0       	ldi	r18, 0x00	; 0
		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
    1876:	f2 1f       	adc	r31, r18
		LD    R24                , Z                      ;load task status       (  2 clocks) 
    1878:	80 81       	ld	r24, Z
		RET                                               ;return from subroutine (  4 clocks) 
    187a:	08 95       	ret

0000187c <Kernel_NTask_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(NTask)                                                          
;unsafe access registers : R24                                                                 
Kernel_NTask_Get:                                         ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                 , KerBase+OFB_NTSK      ;load ntask             (  2 clock ) 
    187c:	80 91 17 01 	lds	r24, 0x0117
		RET                                               ;return from subroutine (  4 clocks) 
    1880:	08 95       	ret

00001882 <Kernel_Task_Prio_Get>:
;arg registers           : R24(TaskID)                                                         
;return registers        : R24(TaskPriority)                                                   
;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
Kernel_Task_Prio_Get:                                     ;total 1.50uS @8MHz     ( 12 clocks) 
		;get priority of the task id, arg (task_id->R24), return R24                           
		MOV   R18                , R24                    ;copy task_id           (  1 clock ) 
    1882:	28 2f       	mov	r18, r24
		LDI   ZL                 , lo8(KerSchPr)          ;load low byte          (  1 clock ) 
    1884:	eb e4       	ldi	r30, 0x4B	; 75
		LDI   ZH                 , hi8(KerSchPr)          ;load high byte         (  1 clock ) 
    1886:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    1888:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
    188a:	20 e0       	ldi	r18, 0x00	; 0
		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
    188c:	f2 1f       	adc	r31, r18
		LD    R24                , Z                      ;load priority          (  2 clocks) 
    188e:	80 81       	ld	r24, Z
		RET                                               ;return from subroutine (  4 clocks) 
    1890:	08 95       	ret

00001892 <Kernel_Lowest_Prio_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(LowestPriorityVal)                                              
;unsafe access registers : R24                                                                 
Kernel_Lowest_Prio_Get:                                   ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                , KerBase+OFB_LPR        ;load lowest priority   (  2 clocks) 
    1892:	80 91 18 01 	lds	r24, 0x0118
		RET                                               ;return from subroutine (  4 clocks) 
    1896:	08 95       	ret

00001898 <Kernel_High_Prio_Task_ID_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(HighstPriorityTaskID)->UserTaskID (Excluding Idle Task)         
;unsafe access registers : R24                                                                 
Kernel_High_Prio_Task_ID_Get:                             ;total 0.88uS @8MHz     (  7 clocks) 
		LDS   R24                , KerBase+OFB_PTID       ;load priority tak_id   (  2 clocks) 
    1898:	80 91 19 01 	lds	r24, 0x0119
		DEC   R24                                         ;decrement by 1         (  1 clock ) 
    189c:	8a 95       	dec	r24
		RET                                               ;return from subroutine (  4 clocks) 
    189e:	08 95       	ret

000018a0 <Kernel_Abs_High_Prio_Task_ID_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(HighstPriorityTaskID)->AbsoluteTaskID (Including Idle Task)     
;unsafe access registers : R24                                                                 
Kernel_Abs_High_Prio_Task_ID_Get:                         ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                , KerBase+OFB_PTID       ;load priority tak_id   (  2 clocks) 
    18a0:	80 91 19 01 	lds	r24, 0x0119
		RET                                               ;return from subroutine (  4 clocks) 
    18a4:	08 95       	ret

000018a6 <Kernel_CPU_Usage_Get>:
;arg registers           : None                                                                
;return registers        : R24(CurrentCpuUsage)->In percentage                                 
;unsafe access registers : R24                                                                 
Kernel_CPU_Usage_Get:                                     ;total 0.75uS @8MHz     (  6 clocks) 
		;get cpu usage, return R24                                                             
		LDS   R24                , KerBase+OFB_USAGE      ;load cpu usage         (  2 clocks) 
    18a6:	80 91 1c 01 	lds	r24, 0x011C
		RET                                               ;return from subroutine (  4 clocks) 
    18aa:	08 95       	ret

000018ac <__udivmodsi4>:
    18ac:	a1 e2       	ldi	r26, 0x21	; 33
    18ae:	1a 2e       	mov	r1, r26
    18b0:	aa 1b       	sub	r26, r26
    18b2:	bb 1b       	sub	r27, r27
    18b4:	fd 01       	movw	r30, r26
    18b6:	0d c0       	rjmp	.+26     	; 0x18d2 <__udivmodsi4_ep>

000018b8 <__udivmodsi4_loop>:
    18b8:	aa 1f       	adc	r26, r26
    18ba:	bb 1f       	adc	r27, r27
    18bc:	ee 1f       	adc	r30, r30
    18be:	ff 1f       	adc	r31, r31
    18c0:	a2 17       	cp	r26, r18
    18c2:	b3 07       	cpc	r27, r19
    18c4:	e4 07       	cpc	r30, r20
    18c6:	f5 07       	cpc	r31, r21
    18c8:	20 f0       	brcs	.+8      	; 0x18d2 <__udivmodsi4_ep>
    18ca:	a2 1b       	sub	r26, r18
    18cc:	b3 0b       	sbc	r27, r19
    18ce:	e4 0b       	sbc	r30, r20
    18d0:	f5 0b       	sbc	r31, r21

000018d2 <__udivmodsi4_ep>:
    18d2:	66 1f       	adc	r22, r22
    18d4:	77 1f       	adc	r23, r23
    18d6:	88 1f       	adc	r24, r24
    18d8:	99 1f       	adc	r25, r25
    18da:	1a 94       	dec	r1
    18dc:	69 f7       	brne	.-38     	; 0x18b8 <__udivmodsi4_loop>
    18de:	60 95       	com	r22
    18e0:	70 95       	com	r23
    18e2:	80 95       	com	r24
    18e4:	90 95       	com	r25
    18e6:	9b 01       	movw	r18, r22
    18e8:	ac 01       	movw	r20, r24
    18ea:	bd 01       	movw	r22, r26
    18ec:	cf 01       	movw	r24, r30
    18ee:	08 95       	ret

000018f0 <_exit>:
    18f0:	f8 94       	cli

000018f2 <__stop_program>:
    18f2:	ff cf       	rjmp	.-2      	; 0x18f2 <__stop_program>
