INFO: [VRFC 10-2263] Analyzing Verilog file "/home/comeillfoo/rtl_math_acc/rtl_math_acc.srcs/sources_1/new/subfn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module sqrt
INFO: [VRFC 10-311] analyzing module word2dec
INFO: [VRFC 10-311] analyzing module bcd_dc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/comeillfoo/rtl_math_acc/rtl_math_acc.srcs/sim_1/new/word2dec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word2dec_tb
