(S (NP (JJ Post-silicon) (NN clock) (NN tuning) (NNS elements)) (VP (VBP are) (VP (ADVP (RB widely)) (VBN used) (PP (IN in) (NP (NN high-performance) (NNS designs))) (S (VP (TO to) (VP (VB mitigate) (NP (NP (DT the) (NNS effects)) (PP (IN of) (NP (NP (NN process) (NNS variations)) (CC and) (NP (VBG aging)))))))))) (. .))
(S (S (VP (VBN Located) (PP (IN on) (NP (NP (NN clock) (NNS paths)) (PP (TO to) (NP (NNS flip-flops))))))) (, ,) (NP (DT these) (VBG tuning) (NNS elements)) (VP (MD can) (VP (VB be) (VP (VBN configured) (PP (IN through) (NP (DT the) (JJ scan) (NN chain))) (SBAR (IN so) (DT that) (S (NP (NP (NN clock) (VBZ skews)) (PP (TO to) (NP (DT these) (NNS flip-flops)))) (VP (MD can) (VP (VB be) (VP (VBN adjusted) (PP (IN after) (NP (JJ man-) (NN ufacturing))))))))))) (. .))
(S (PP (VBG Owing) (PP (TO to) (NP (NP (DT the) (NN delay) (NN compensation)) (PP (IN across) (NP (JJ consecutive) (NN register) (NNS stages))) (VP (VBN enabled) (PP (IN by) (NP (DT the) (NN clock) (VBG tuning) (NNS elements))))))) (, ,) (NP (NP (JJR higher) (NN yield)) (CC and) (NP (VBD enhanced) (NN robustness))) (VP (MD can) (VP (VB be) (VP (VBN achieved)))) (. .))
(S (NP (DT These) (NNS benefits)) (VP (VBP are) (, ,) (ADVP (RB nonetheless)) (, ,) (VP (VBN attained) (PP (IN by) (S (VP (VBG increasing) (NP (NP (JJ die) (NN area)) (ADJP (JJ due) (PP (TO to) (NP (DT the) (JJ inserted) (NN clock) (VBG tuning) (NNS elements)))))))))) (. .))
(S (PP (IN For) (S (VP (VBG balancing) (NP (NP (NN performance) (NN improvement)) (CC and) (NP (NN area) (NN cost)))))) (, ,) (NP (DT an) (JJ efficient) (NN timing) (NN analysis) (NN algorithm)) (VP (VBZ is) (VP (VBN needed) (S (VP (TO to) (VP (VB evaluate) (NP (NP (DT the) (NN performance)) (PP (IN of) (NP (JJ such) (DT a) (NN circuit))))))))) (. .))
(S (ADVP (RB So) (RB far)) (NP (DT this) (NN evaluation)) (VP (VBZ is) (ADJP (RB only) (JJ possible)) (PP (IN by) (NP (NP (NNP Monte) (NNP Carlo) (NN simulation)) (SBAR (WHNP (WDT which)) (S (VP (VBZ is) (ADJP (RB very) (JJ timing-) (NN consuming)))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (PRP we)) (VP (VBP propose) (NP (NP (DT an) (JJ alternative) (NN method)) (VP (VBG using) (NP (NP (JJ graph) (NN transformation)) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VP (VBZ computes) (NP (DT a) (JJ parametric) (JJ minimum) (NN clock) (NN period))) (CC and) (VP (VBZ is) (ADJP (ADJP (QP (JJR more) (IN than) (CD 10) (CD 4) (NNS times)) (RBR faster)) (PP (IN than) (NP (NNP Monte) (NNP Carlo) (NN simulation)))) (SBAR (IN while) (S (VP (VBG maintaining) (NP (DT a) (JJ good) (NN accuracy))))))))))))) (. .))
(S (NP (DT This) (NN method)) (ADVP (RB also)) (VP (VBZ identifies) (NP (NP (DT the) (NNS gates)) (SBAR (WHNP (WDT that)) (S (VP (VBP are) (ADJP (JJ critical) (PP (TO to) (NP (VB circuit) (NN performance)))))))) (, ,) (SBAR (IN so) (IN that) (S (NP (DT a) (JJ fast) (NN analysis-optimization) (NN flow)) (VP (VBZ becomes) (ADJP (JJ possible)))))) (. .))
