WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2723278 heartbeat IPC: 3.67205 cumulative IPC: 3.67205 (Simulation time: 0 hr 0 min 20 sec) 
Warmup finished CPU 0 instructions: 10000000 cycles: 2723279 cumulative IPC: 3.67205 (Simulation time: 0 hr 0 min 20 sec) 

Warmup complete CPU 0 instructions: 10000000 cycles: 2723279 (Simulation time: 0 hr 0 min 20 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 46384058 heartbeat IPC: 0.229039 cumulative IPC: 0.229039 (Simulation time: 0 hr 2 min 55 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 88894321 heartbeat IPC: 0.235238 cumulative IPC: 0.232097 (Simulation time: 0 hr 5 min 27 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 129414450 heartbeat IPC: 0.246791 cumulative IPC: 0.236797 (Simulation time: 0 hr 7 min 50 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 168066290 heartbeat IPC: 0.25872 cumulative IPC: 0.241922 (Simulation time: 0 hr 10 min 7 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 205314847 heartbeat IPC: 0.268467 cumulative IPC: 0.246802 (Simulation time: 0 hr 12 min 19 sec) 
Simulation finished CPU 0 instructions: 50000004 cycles: 202591569 cumulative IPC: 0.246802 (Simulation time: 0 hr 12 min 19 sec) 

Simulation complete CPU 0 instructions: 50000004 cycles: 202591569 (Simulation time: 0 hr 12 min 19 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/619.lbm_s-2676B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.246802 instructions: 50000004 cycles: 202591569
CPU 0 Branch Prediction Accuracy: 96.0225% MPKI: 0.63708 Average ROB Occupancy at Mispredict: 294.269
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.63708
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:    5985024  HIT:    3910563  MISS:    2074461
LLC LOAD         ACCESS:     507933  HIT:         10  MISS:     507923
LLC RFO          ACCESS:    2731937  HIT:    1218581  MISS:    1513356
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:    2731248  HIT:    2678351  MISS:      52897
LLC TRANSLATION  ACCESS:      13906  HIT:      13621  MISS:        285
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1244.17 cycles
cpu0_DTLB TOTAL       ACCESS:   12319109  HIT:   12141494  MISS:     177615
cpu0_DTLB LOAD         ACCESS:   12319109  HIT:   12141494  MISS:     177615
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 197.492 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:  124792212  HIT:    8146275  MISS:  116645937
cpu0_L1D LOAD         ACCESS:   21230826  HIT:    2397276  MISS:   18833550
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:  102677372  HIT:    5748963  MISS:   96928409
cpu0_L1D TRANSLATION  ACCESS:     884014  HIT:         36  MISS:     883978
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 23.0466 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:    6268317  HIT:     881858  MISS:    5386459
cpu0_L2C LOAD         ACCESS:     507939  HIT:          3  MISS:     507936
cpu0_L2C RFO          ACCESS:    2864309  HIT:     132373  MISS:    2731936
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:    2864320  HIT:     731639  MISS:    2132681
cpu0_L2C TRANSLATION  ACCESS:      31749  HIT:      17843  MISS:      13906
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 491.776 cycles
cpu0_STLB TOTAL       ACCESS:      58518  HIT:      26765  MISS:      31753
cpu0_STLB LOAD         ACCESS:      58518  HIT:      26765  MISS:      31753
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1088.94 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      96095
  ROW_BUFFER_MISS:    1925465
 AVG DBUS CONGESTED CYCLE:    3.99779
 WQ ROW_BUFFER_HIT:      59301
  ROW_BUFFER_MISS:    1458073  FULL:          0
