$date
	Fri May 24 13:24:21 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sub_1_bit_tb $end
$var wire 1 ! s0 $end
$var wire 1 " bo $end
$var parameter 32 # DURATION $end
$var reg 1 $ a0 $end
$var reg 1 % b0 $end
$var reg 1 & bi $end
$var reg 1 ' clk $end
$var reg 3 ( i_b [2:0] $end
$var integer 32 ) i [31:0] $end
$scope module UUT $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 & Bin $end
$var wire 1 ! D $end
$var wire 1 " Bout $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 #
$end
#0
$dumpvars
b0 )
b0 (
0'
0&
0%
0$
0"
0!
$end
#50000
1'
#100000
0'
1!
1"
1&
b1 (
b1 )
#150000
1'
#200000
0'
0&
1!
1"
1%
b10 (
b10 )
#250000
1'
#300000
0'
0!
1"
1&
b11 (
b11 )
#350000
1'
#400000
0'
0&
0%
1!
0"
1$
b100 (
b100 )
#450000
1'
#500000
0'
0!
1&
b101 (
b101 )
#550000
1'
#600000
0'
0&
0!
0"
1%
b110 (
b110 )
#650000
1'
#700000
0'
1!
1"
1&
b111 (
b111 )
#750000
1'
#800000
0'
b1000 )
#850000
1'
#900000
0'
#950000
1'
#1000000
0'
#1050000
1'
#1100000
0'
#1150000
1'
#1200000
0'
#1250000
1'
#1300000
0'
#1350000
1'
#1400000
0'
#1450000
1'
#1500000
0'
#1550000
1'
#1600000
0'
#1650000
1'
#1700000
0'
#1750000
1'
#1800000
0'
