// Seed: 512800238
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input id_3,
    output logic id_4,
    input logic id_5
);
  assign #1 id_4 = 1;
  logic id_6;
endmodule
