m255
K3
13
cModel Technology
Z0 dD:\Users\Hendren\My Documents\School\EE480\Project\Modules\Cache\memory_test
T_opt
VQZAGUAz?2BAB3BWfDb`l=3
Z1 04 12 4 work mem_test_vtf fast 0
Z2 04 4 4 work glbl fast 0
=1-b8975a0ddffd-5164b817-c6-e40
Z3 o-quiet -auto_acc_if_foreign -work work -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -L secureip +acc
n@_opt
Z4 OE;O;10.1b;51
Z5 dD:\Users\Hendren\My Documents\School\EE480\Project\Modules\Cache\memory_test
T_opt1
VLcb@8fc3Jm[V54h0n`J652
R1
R2
=1-b8975a0ddffd-5164df3a-153-1da0
R3
n@_opt1
R4
R5
T_opt2
VRSToajM2c4olYBFQnbgmL3
04 5 4 work cache fast 0
R2
=1-b8975a0ddffd-5164e6b0-36-5d0
R3
n@_opt2
R4
vcache
I;8PiUQLDbi`iS0N8_dfZJ2
V1Pd:bT=j1FNBcC2ANBz:52
R5
w1365567026
8cache.v
Fcache.v
L0 33
Z6 OE;L;10.1b;51
r1
31
!s90 -reportprogress|300|cache.v|
Z7 o-L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
!s100 bh7=QAfgkIH=Sej[9Plmf2
!s108 1365567151.694000
!s107 cache.v|
!i10b 1
!s85 0
vglbl
!s100 US6of7W;COLU=>D@U>:[Y0
IlN77838lTSOK8o;l=MSIc0
VM[9mS]S:KA1i4VeCMX35[3
R5
w1325912016
8D:/Xilinx/13.4/ISE_DS/ISE//verilog/src/glbl.v
FD:/Xilinx/13.4/ISE_DS/ISE//verilog/src/glbl.v
L0 5
R6
r1
31
!s90 -reportprogress|300|D:/Xilinx/13.4/ISE_DS/ISE//verilog/src/glbl.v|
R7
!i10b 1
!s85 0
!s108 1365567151.836000
!s107 D:/Xilinx/13.4/ISE_DS/ISE//verilog/src/glbl.v|
vmem_test
IQUF_d:b;1Qm<gZ=Z3KBYH0
V92n254O>hGPT@5Z`CBQ9A2
R5
w1365565055
8mem_test.v
Fmem_test.v
L0 11
R6
r1
31
R7
!s100 Qhh1ck[IT0Z28oZV9_0h^2
!s90 -reportprogress|300|mem_test.v|
!s108 1365565241.889000
!s107 mem_test.v|
!i10b 1
!s85 0
vmem_test_vtf
IegUQXbE:7FifgVYZ7dZoZ0
V2YNa4E_8n03nMOZ7XoJo?1
R5
w1365565232
8mem_test_vtf.v
Fmem_test_vtf.v
L0 25
R6
r1
31
R7
!s90 -reportprogress|300|mem_test_vtf.v|
!s100 3b0BM4ffRP8A3F6KQ<eRJ0
!s108 1365565242.005000
!s107 mem_test_vtf.v|
!i10b 1
!s85 0
vram
!s100 aD6c[i5bNL7=NDjaa`?[e0
I_I?zAHjIm7KM^had:QBVc1
VXj2;MW^3ESl9fKET8o2H^3
R5
w1365558388
8Ram.v
FRam.v
L0 30
R6
r1
31
!s90 -reportprogress|300|Ram.v|
R7
!s108 1365567151.585000
!s107 Ram.v|
!i10b 1
!s85 0
