============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 15 2023  01:55:28 pm
  Module:                 simple_adder
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (62 ps) Late External Delay Assertion at pin cout
          Group: CLK
     Startpoint: (R) dff_cout_q_reg/CLK
          Clock: (R) CLK
       Endpoint: (R) cout
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
      Output Delay:-     250                  
     Required Time:=     250                  
      Launch Clock:-       0                  
         Data Path:-     188                  
             Slack:=      62                  

Exceptions/Constraints:
  output_delay             250             ou_del_3_1 

#-------------------------------------------------------
# Delay Arrival    Cell      Flags     Timing Point     
#  (ps)   (ps)                                          
#-------------------------------------------------------
      -       0  (arrival)   -       dff_cout_q_reg/CLK 
    188     188  DFFARX1_RVT -       dff_cout_q_reg/Q   
      0     188  (port)      -       cout               
#-------------------------------------------------------



Path 2: MET (62 ps) Late External Delay Assertion at pin sum
          Group: CLK
     Startpoint: (R) dff_sum_q_reg/CLK
          Clock: (R) CLK
       Endpoint: (R) sum
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
      Output Delay:-     250                  
     Required Time:=     250                  
      Launch Clock:-       0                  
         Data Path:-     188                  
             Slack:=      62                  

Exceptions/Constraints:
  output_delay             250             ou_del 

#------------------------------------------------------
# Delay Arrival    Cell      Flags     Timing Point    
#  (ps)   (ps)                                         
#------------------------------------------------------
      -       0  (arrival)   -       dff_sum_q_reg/CLK 
    188     188  DFFARX1_RVT -       dff_sum_q_reg/Q   
      0     188  (port)      -       sum               
#------------------------------------------------------



Path 3: MET (106 ps) Setup Check with Pin dff_sum_q_reg/CLK->D
          Group: CLK
     Startpoint: (R) dff_a_q_reg/CLK
          Clock: (R) CLK
       Endpoint: (R) dff_sum_q_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-      53                  
     Required Time:=     447                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=     106                  

#----------------------------------------------------
# Delay Arrival    Cell      Flags    Timing Point   
#  (ps)   (ps)                                       
#----------------------------------------------------
      -       0  (arrival)   -       dff_a_q_reg/CLK 
    197     197  DFFARX1_RVT -       dff_a_q_reg/Q   
    144     341  FADDX1_RVT  -       g83__2398/S     
      0     341  DFFARX1_RVT -       dff_sum_q_reg/D 
#----------------------------------------------------



Path 4: MET (146 ps) Setup Check with Pin dff_cout_q_reg/CLK->D
          Group: CLK
     Startpoint: (R) dff_a_q_reg/CLK
          Clock: (R) CLK
       Endpoint: (R) dff_cout_q_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-      54                  
     Required Time:=     446                  
      Launch Clock:-       0                  
         Data Path:-     300                  
             Slack:=     146                  

#-----------------------------------------------------
# Delay Arrival    Cell      Flags    Timing Point    
#  (ps)   (ps)                                        
#-----------------------------------------------------
      -       0  (arrival)   -       dff_a_q_reg/CLK  
    205     205  DFFARX1_RVT -       dff_a_q_reg/Q    
     95     300  FADDX1_RVT  -       g83__2398/CO     
      0     300  DFFARX1_RVT -       dff_cout_q_reg/D 
#-----------------------------------------------------



Path 5: MET (205 ps) Setup Check with Pin dff_a_q_reg/CLK->D
          Group: CLK
     Startpoint: (R) a
          Clock: (R) CLK
       Endpoint: (R) dff_a_q_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-      45                  
     Required Time:=     455                  
      Launch Clock:-       0                  
       Input Delay:-     250                  
         Data Path:-       0                  
             Slack:=     205                  

Exceptions/Constraints:
  input_delay             250             in_del 

#---------------------------------------------------
# Delay Arrival    Cell      Flags   Timing Point   
#  (ps)   (ps)                                      
#---------------------------------------------------
      0     250  (arrival)   -       a              
      0     250  DFFARX1_RVT -       dff_a_q_reg/D  
#---------------------------------------------------



Path 6: MET (205 ps) Setup Check with Pin dff_cin_q_reg/CLK->D
          Group: CLK
     Startpoint: (R) cin
          Clock: (R) CLK
       Endpoint: (R) dff_cin_q_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-      45                  
     Required Time:=     455                  
      Launch Clock:-       0                  
       Input Delay:-     250                  
         Data Path:-       0                  
             Slack:=     205                  

Exceptions/Constraints:
  input_delay             250             in_del_2_1 

#----------------------------------------------------
# Delay Arrival    Cell      Flags    Timing Point   
#  (ps)   (ps)                                       
#----------------------------------------------------
      0     250  (arrival)   -       cin             
      0     250  DFFARX1_RVT -       dff_cin_q_reg/D 
#----------------------------------------------------



Path 7: MET (205 ps) Setup Check with Pin dff_b_q_reg/CLK->D
          Group: CLK
     Startpoint: (R) b
          Clock: (R) CLK
       Endpoint: (R) dff_b_q_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-      45                  
     Required Time:=     455                  
      Launch Clock:-       0                  
       Input Delay:-     250                  
         Data Path:-       0                  
             Slack:=     205                  

Exceptions/Constraints:
  input_delay             250             in_del_1_1 

#---------------------------------------------------
# Delay Arrival    Cell      Flags   Timing Point   
#  (ps)   (ps)                                      
#---------------------------------------------------
      0     250  (arrival)   -       b              
      0     250  DFFARX1_RVT -       dff_b_q_reg/D  
#---------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

