<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2023.04.04.21:14:33"
 outputDirectory="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Arria 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10AX115U1F45I1SG"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clock" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clock" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="clock" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="resetn" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="call" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="start" direction="input" role="valid" width="1" />
   <port name="busy" direction="output" role="stall" width="1" />
  </interface>
  <interface name="return" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="done" direction="output" role="valid" width="1" />
   <port name="stall" direction="input" role="stall" width="1" />
  </interface>
  <interface name="returndata" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="prSafe" value="false" />
   <port name="returndata" direction="output" role="data" width="32" />
  </interface>
 </perimeter>
 <entity kind="example" version="1.0" name="example">
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLOCK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="10AX115U1F45I1SG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="1" />
  <generatedFiles>
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/synth/example.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example_internal_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="example">"Generating: example"</message>
   <message level="Info" culprit="example">"Generating: example_internal"</message>
  </messages>
 </entity>
 <entity kind="example_internal" version="1.0" name="example_internal">
  <generatedFiles>
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/dspba_library_ver.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_ecc_pkg.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_data_fifo.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_fifo.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_altera_syncram_wrapped.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_scfifo_wrapped.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_ecc_decoder.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_ecc_encoder.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_ll_fifo.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_ll_ram_fifo.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_valid_fifo_counter.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_dspba_valid_fifo_counter.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_staging_reg.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_mid_speed_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_latency_one_ram_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_latency_zero_ram_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_fifo_zero_width.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_high_speed_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_low_latency_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_zero_latency_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_fanout_pipeline.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_tessellated_incr_decr_threshold.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_tessellated_incr_lookahead.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_reset_handler.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_lfsr.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_mlab_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_parameter_assert.svh"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_pop.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_push.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_token_fifo_counter.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_pipeline.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_dspba_buffer.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_enable_sink.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_memory_depth_quantization_pkg.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_iord.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_iord_stall_latency.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_iord_stall_valid.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_shift_register_no_reset.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_ffwdsrc.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_full_detector.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_tessellated_incr_decr_decr.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_ffwddst.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_iowr.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_iowr_stall_latency.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_iowr_stall_valid.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_loop_profiler.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_sim_latency_tracker.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_loop_limiter.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_reset_wire.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_function_wrapper.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_function.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_bb_B0_runOnce.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_bb_B0_runOnce_stall_region.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_B0_runOnce_merge_reg.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_B0_runOnce_branch.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_B0_runOnce_merge.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_bb_B1_start.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_bb_B1_start_stall_region.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_B1_start_merge_reg.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_iord_bl_call_unnamed_example2_example0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_sfc_s_c0_in_wt_entry_s_c0_enter1_example0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_wt0000y_s_c0_exit_example0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_example0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going7_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_notexitcond8_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_B1_start_branch.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_B1_start_merge.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_bb_B2.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_bb_B2_stall_region.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_B2_merge_reg.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_sfc_s_c0_in_for_body_s_c0_enter102_example1.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_fo0000s_c0_exit12_example0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_fo0000ample1_full_detector.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_fo00002_example1_data_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_for_body_s_c0_enter102_example0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c0_in_for_body00003a0054c2a6344c246w65.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c0_in_for_body00006uq0cp0ju20cp0jo0ouz.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c0_in_for_body00016uq0cp0ju20cp0jo0ouz.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_f32_unnamed_3_example0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_f32_s_017_pop8_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i32_i_018_pop7_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i4_initerations_pop9_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_f32_s_017_push8_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_lastiniteration_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_notexitcond_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i32_i_018_push7_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i4_cleanups_push10_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i4_initerations_push9_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i8_fpga_indvars_iv_push6_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c0_in_for_body00002463a0054c2a6342iyc5.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_B2_branch.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_B2_merge.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_bb_B3.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_bb_B3_stall_region.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_iowr_bl_return_unnamed_example5_example0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_f32_unnamed_4_example0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_throttle_push_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_throttle_push_2_reg.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_B3_branch.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_B3_merge.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going7_1_sr.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going7_1_valid_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_6_sr.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_loop_limiter_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_bb_B2_sr_1.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_bb_B3_sr_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_internal.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/dspba_library_ver.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_ecc_pkg.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_data_fifo.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_fifo.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_altera_syncram_wrapped.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_scfifo_wrapped.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_ecc_decoder.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_ecc_encoder.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_ll_fifo.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_ll_ram_fifo.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_valid_fifo_counter.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_dspba_valid_fifo_counter.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_staging_reg.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_mid_speed_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_latency_one_ram_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_latency_zero_ram_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_fifo_zero_width.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_high_speed_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_low_latency_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_zero_latency_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_fanout_pipeline.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_tessellated_incr_decr_threshold.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_tessellated_incr_lookahead.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_reset_handler.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_lfsr.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_mlab_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_parameter_assert.svh"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_pop.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_push.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_token_fifo_counter.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_pipeline.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_dspba_buffer.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_enable_sink.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_memory_depth_quantization_pkg.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_iord.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_iord_stall_latency.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_iord_stall_valid.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_shift_register_no_reset.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_ffwdsrc.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_full_detector.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_tessellated_incr_decr_decr.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_ffwddst.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_iowr.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_iowr_stall_latency.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_iowr_stall_valid.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_loop_profiler.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/hld_sim_latency_tracker.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_loop_limiter.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/acl_reset_wire.v"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_function_wrapper.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_function.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_bb_B0_runOnce.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_bb_B0_runOnce_stall_region.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_B0_runOnce_merge_reg.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_B0_runOnce_branch.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_B0_runOnce_merge.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_bb_B1_start.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_bb_B1_start_stall_region.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_B1_start_merge_reg.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_iord_bl_call_unnamed_example2_example0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_sfc_s_c0_in_wt_entry_s_c0_enter1_example0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_wt0000y_s_c0_exit_example0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_example0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going7_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_notexitcond8_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_B1_start_branch.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_B1_start_merge.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_bb_B2.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_bb_B2_stall_region.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_B2_merge_reg.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_sfc_s_c0_in_for_body_s_c0_enter102_example1.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_fo0000s_c0_exit12_example0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_fo0000ample1_full_detector.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_sfc_exit_s_c0_out_fo00002_example1_data_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_sfc_logic_s_c0_in_for_body_s_c0_enter102_example0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c0_in_for_body00003a0054c2a6344c246w65.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c0_in_for_body00006uq0cp0ju20cp0jo0ouz.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c0_in_for_body00016uq0cp0ju20cp0jo0ouz.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_source_f32_unnamed_3_example0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_f32_s_017_pop8_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i32_i_018_pop7_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i4_initerations_pop9_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_f32_s_017_push8_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_lastiniteration_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i1_notexitcond_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i32_i_018_push7_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i4_cleanups_push10_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i4_initerations_push9_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_i8_fpga_indvars_iv_push6_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_flt_i_sfc_logic_s_c0_in_for_body00002463a0054c2a6342iyc5.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_B2_branch.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_B2_merge.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_bb_B3.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_bb_B3_stall_region.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_iowr_bl_return_unnamed_example5_example0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_ffwd_dest_f32_unnamed_4_example0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_throttle_push_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_push_token_i1_throttle_push_2_reg.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_B3_branch.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_B3_merge.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going7_1_sr.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going7_1_valid_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_6_sr.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_loop_limiter_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_bb_B2_sr_1.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_bb_B3_sr_0.sv"
       attributes="" />
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example/example_internal_10/synth/example_internal.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/dirren/IntelHLS/example/test-fpga.prj/components/example/example_internal_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="example" as="example_internal_inst" />
  <messages>
   <message level="Info" culprit="example">"Generating: example_internal"</message>
  </messages>
 </entity>
</deploy>
