// Seed: 2723926496
module module_0 (
    output wire id_0,
    output wire id_1,
    input supply1 id_2,
    output wor id_3,
    input supply1 id_4,
    output tri id_5,
    output wand id_6,
    output wire id_7,
    input wire id_8,
    input tri0 id_9,
    input tri1 id_10
);
  assign module_1.id_5 = 0;
  wire id_12, id_13;
  logic id_14;
endmodule
module module_1 #(
    parameter id_6 = 32'd38
) (
    output tri1 id_0,
    input supply0 id_1,
    output logic id_2,
    input wand id_3,
    output wand id_4,
    input supply1 id_5,
    input wire _id_6,
    output wor id_7,
    output wire id_8
);
  tri0 id_10;
  ;
  wire id_11;
  ;
  assign id_10 = "" - -1 & id_1;
  parameter id_12 = 1;
  logic id_13;
  ;
  always id_2 <= 1'd0;
  wire id_14[-1 : id_6], id_15;
  logic id_16;
  assign id_14 = id_10;
  module_0 modCall_1 (
      id_7,
      id_4,
      id_5,
      id_4,
      id_1,
      id_0,
      id_0,
      id_7,
      id_1,
      id_3,
      id_1
  );
endmodule
