{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670250521418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670250521419 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 22:28:41 2022 " "Processing started: Mon Dec 05 22:28:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670250521419 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670250521419 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PCO_comolex -c PCO_comolex --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off PCO_comolex -c PCO_comolex --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670250521419 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1670250521924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/r0.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 r0 " "Found entity 1: r0" {  } { { "rtl/r0.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/r0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670250522047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670250522047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/r1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/r1.v" { { "Info" "ISGN_ENTITY_NAME" "1 r1 " "Found entity 1: r1" {  } { { "rtl/r1.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/r1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670250522050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670250522050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "rtl/ram.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ram.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670250522053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670250522053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/z.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/z.v" { { "Info" "ISGN_ENTITY_NAME" "1 z " "Found entity 1: z" {  } { { "rtl/z.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/z.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670250522057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670250522057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tr.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tr.v" { { "Info" "ISGN_ENTITY_NAME" "1 tr " "Found entity 1: tr" {  } { { "rtl/tr.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/tr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670250522059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670250522059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "rtl/top.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670250522063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670250522063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "rtl/pc.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/pc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670250522065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670250522065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ir.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "rtl/ir.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ir.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670250522068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670250522068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dr.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dr.v" { { "Info" "ISGN_ENTITY_NAME" "1 dr " "Found entity 1: dr" {  } { { "rtl/dr.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/dr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670250522070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670250522070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "rtl/cpu.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670250522072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670250522072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/control.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "rtl/control.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/control.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670250522075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670250522075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ar.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ar.v" { { "Info" "ISGN_ENTITY_NAME" "1 ar " "Found entity 1: ar" {  } { { "rtl/ar.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ar.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670250522078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670250522078 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(20) " "Verilog HDL warning at alu.v(20): extended using \"x\" or \"z\"" {  } { { "rtl/alu.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/alu.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1670250522081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "rtl/alu.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/alu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670250522082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670250522082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/light_show.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/light_show.v" { { "Info" "ISGN_ENTITY_NAME" "1 light_show " "Found entity 1: light_show" {  } { { "rtl/light_show.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/light_show.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670250522086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670250522086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "rtl/clk_div.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/clk_div.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670250522088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670250522088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cpu_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cpu_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_Controller " "Found entity 1: CPU_Controller" {  } { { "rtl/CPU_Controller.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/CPU_Controller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670250522090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670250522090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/qtsj.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/qtsj.v" { { "Info" "ISGN_ENTITY_NAME" "1 qtsj " "Found entity 1: qtsj" {  } { { "rtl/qtsj.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/qtsj.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670250522092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670250522092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/x.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/x.v" { { "Info" "ISGN_ENTITY_NAME" "1 x " "Found entity 1: x" {  } { { "rtl/x.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/x.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670250522095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670250522095 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1670250522257 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "read_led top.v(24) " "Output port \"read_led\" at top.v(24) has no driver" {  } { { "rtl/top.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/top.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1670250522274 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "write_led top.v(24) " "Output port \"write_led\" at top.v(24) has no driver" {  } { { "rtl/top.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/top.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1670250522274 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:quick " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:quick\"" {  } { { "rtl/top.v" "quick" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670250522276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_Controller CPU_Controller:controller " "Elaborating entity \"CPU_Controller\" for hierarchy \"CPU_Controller:controller\"" {  } { { "rtl/top.v" "controller" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/top.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670250522302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:mcpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:mcpu\"" {  } { { "rtl/top.v" "mcpu" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670250522318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qtsj cpu:mcpu\|qtsj:qtdl " "Elaborating entity \"qtsj\" for hierarchy \"cpu:mcpu\|qtsj:qtdl\"" {  } { { "rtl/cpu.v" "qtdl" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670250522334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ar cpu:mcpu\|ar:mar " "Elaborating entity \"ar\" for hierarchy \"cpu:mcpu\|ar:mar\"" {  } { { "rtl/cpu.v" "mar" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670250522348 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ar.v(13) " "Verilog HDL assignment warning at ar.v(13): truncated value with size 32 to match size of target (16)" {  } { { "rtl/ar.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ar.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670250522366 "|top|cpu:mcpu|ar:mar"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc cpu:mcpu\|pc:mpc " "Elaborating entity \"pc\" for hierarchy \"cpu:mcpu\|pc:mpc\"" {  } { { "rtl/cpu.v" "mpc" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670250522367 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pc.v(14) " "Verilog HDL assignment warning at pc.v(14): truncated value with size 32 to match size of target (16)" {  } { { "rtl/pc.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/pc.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670250522380 "|top|cpu:mcpu|pc:mpc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dr cpu:mcpu\|dr:mdr " "Elaborating entity \"dr\" for hierarchy \"cpu:mcpu\|dr:mdr\"" {  } { { "rtl/cpu.v" "mdr" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670250522381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tr cpu:mcpu\|tr:mtr " "Elaborating entity \"tr\" for hierarchy \"cpu:mcpu\|tr:mtr\"" {  } { { "rtl/cpu.v" "mtr" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670250522398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir cpu:mcpu\|ir:mir " "Elaborating entity \"ir\" for hierarchy \"cpu:mcpu\|ir:mir\"" {  } { { "rtl/cpu.v" "mir" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670250522418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r0 cpu:mcpu\|r0:mr0 " "Elaborating entity \"r0\" for hierarchy \"cpu:mcpu\|r0:mr0\"" {  } { { "rtl/cpu.v" "mr0" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670250522436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r1 cpu:mcpu\|r1:mr1 " "Elaborating entity \"r1\" for hierarchy \"cpu:mcpu\|r1:mr1\"" {  } { { "rtl/cpu.v" "mr1" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670250522453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x cpu:mcpu\|x:mx " "Elaborating entity \"x\" for hierarchy \"cpu:mcpu\|x:mx\"" {  } { { "rtl/cpu.v" "mx" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670250522471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:mcpu\|alu:malu " "Elaborating entity \"alu\" for hierarchy \"cpu:mcpu\|alu:malu\"" {  } { { "rtl/cpu.v" "malu" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670250522488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "z cpu:mcpu\|z:mz " "Elaborating entity \"z\" for hierarchy \"cpu:mcpu\|z:mz\"" {  } { { "rtl/cpu.v" "mz" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670250522516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control cpu:mcpu\|control:mcontrol " "Elaborating entity \"control\" for hierarchy \"cpu:mcpu\|control:mcontrol\"" {  } { { "rtl/cpu.v" "mcontrol" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670250522529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:mm " "Elaborating entity \"ram\" for hierarchy \"ram:mm\"" {  } { { "rtl/top.v" "mm" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/top.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670250522543 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr2 ram.v(47) " "Verilog HDL Always Construct warning at ram.v(47): variable \"addr2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/ram.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ram.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1670250522566 "|top|ram:mm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_rom ram.v(49) " "Verilog HDL Always Construct warning at ram.v(49): inferring latch(es) for variable \"data_rom\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/ram.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ram.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1670250522566 "|top|ram:mm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rom\[0\] ram.v(51) " "Inferred latch for \"data_rom\[0\]\" at ram.v(51)" {  } { { "rtl/ram.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ram.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670250522566 "|top|ram:mm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rom\[1\] ram.v(51) " "Inferred latch for \"data_rom\[1\]\" at ram.v(51)" {  } { { "rtl/ram.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ram.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670250522566 "|top|ram:mm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rom\[2\] ram.v(51) " "Inferred latch for \"data_rom\[2\]\" at ram.v(51)" {  } { { "rtl/ram.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ram.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670250522566 "|top|ram:mm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rom\[3\] ram.v(51) " "Inferred latch for \"data_rom\[3\]\" at ram.v(51)" {  } { { "rtl/ram.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ram.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670250522566 "|top|ram:mm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rom\[4\] ram.v(51) " "Inferred latch for \"data_rom\[4\]\" at ram.v(51)" {  } { { "rtl/ram.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ram.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670250522566 "|top|ram:mm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rom\[5\] ram.v(51) " "Inferred latch for \"data_rom\[5\]\" at ram.v(51)" {  } { { "rtl/ram.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ram.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670250522566 "|top|ram:mm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rom\[6\] ram.v(51) " "Inferred latch for \"data_rom\[6\]\" at ram.v(51)" {  } { { "rtl/ram.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ram.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670250522566 "|top|ram:mm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rom\[7\] ram.v(51) " "Inferred latch for \"data_rom\[7\]\" at ram.v(51)" {  } { { "rtl/ram.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ram.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670250522566 "|top|ram:mm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "light_show light_show:show " "Elaborating entity \"light_show\" for hierarchy \"light_show:show\"" {  } { { "rtl/top.v" "show" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/top.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670250522567 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1670250522751 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/webcourse/PCO_complex_stu_2022/output_files/PCO_comolex.map.smsg " "Generated suppressed messages file D:/webcourse/PCO_complex_stu_2022/output_files/PCO_comolex.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1670250522811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670250522829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 22:28:42 2022 " "Processing ended: Mon Dec 05 22:28:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670250522829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670250522829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670250522829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670250522829 ""}
