{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573487902738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573487902746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 12:58:22 2019 " "Processing started: Mon Nov 11 12:58:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573487902746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487902746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487902747 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573487903999 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573487904000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback.sv 1 1 " "Found 1 design units, including 1 entities, in source file writeback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 writeback " "Found entity 1: writeback" {  } { { "writeback.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/writeback.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573487924711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487924711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sl2.sv 1 1 " "Found 1 design units, including 1 entities, in source file sl2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sl2 " "Found entity 1: sl2" {  } { { "sl2.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/sl2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573487924723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487924723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sillyfunction_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sillyfunction_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sillyfunction_tb " "Found entity 1: sillyfunction_tb" {  } { { "sillyfunction_tb.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/sillyfunction_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573487924737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487924737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sillyfunction.sv 1 1 " "Found 1 design units, including 1 entities, in source file sillyfunction.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sillyfunction " "Found entity 1: sillyfunction" {  } { { "sillyfunction.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/sillyfunction.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573487924750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487924750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file signext_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signext_tb " "Found entity 1: signext_tb" {  } { { "signext_tb.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/signext_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573487924763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487924763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext.sv 1 1 " "Found 1 design units, including 1 entities, in source file signext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "signext.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/signext.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573487924775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487924775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "regfile_tb.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/regfile_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573487924786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487924786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573487924800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487924800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "processor_tb.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/processor_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573487924809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487924809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor_arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_arm " "Found entity 1: processor_arm" {  } { { "processor_arm.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/processor_arm.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573487924821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487924821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64 " "Found entity 1: mux64" {  } { { "mux64.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/mux64.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573487924837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487924837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32 " "Found entity 1: mux32" {  } { { "mux32.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/mux32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573487924851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487924851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux16 " "Found entity 1: mux16" {  } { { "mux16.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/mux16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573487924862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487924862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/mux8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573487924875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487924875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573487924892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487924892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/mux2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573487924909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487924909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/memory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573487924922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487924922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindec_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file maindec_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maindec_tb " "Found entity 1: maindec_tb" {  } { { "maindec_tb.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/maindec_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573487924936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487924936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindec.sv 1 1 " "Found 1 design units, including 1 entities, in source file maindec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "maindec.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/maindec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573487924950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487924950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem_tb " "Found entity 1: imem_tb" {  } { { "imem_tb.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/imem_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573487924963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487924963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573487924982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487924982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr_tb " "Found entity 1: flopr_tb" {  } { { "flopr_tb.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopr_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573487924997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487924997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573487925016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487925016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573487925034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487925034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_tb " "Found entity 1: fetch_tb" {  } { { "fetch_tb.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/fetch_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573487925066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487925066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573487925103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487925103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "execute.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573487925130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487925130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem-behave " "Found design unit 1: dmem-behave" {  } { { "dmem.vhd" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/dmem.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573487926067 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.vhd" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/dmem.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573487926067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487926067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/decode.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573487926079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487926079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573487926091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487926091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573487926104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487926104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludec.sv 1 1 " "Found 1 design units, including 1 entities, in source file aludec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "aludec.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/aludec.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573487926117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487926117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/alu_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573487926133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487926133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573487926148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487926148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopre.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopre.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopre " "Found entity 1: flopre" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573487926163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487926163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopre_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopre_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopre_tb " "Found entity 1: flopre_tb" {  } { { "flopre_tb.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573487926179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487926179 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BranchNotZero datapath.sv(58) " "Verilog HDL Implicit Net warning at datapath.sv(58): created implicit net for \"BranchNotZero\"" {  } { { "datapath.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573487926181 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_arm " "Elaborating entity \"processor_arm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573487926772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:c " "Elaborating entity \"controller\" for hierarchy \"controller:c\"" {  } { { "processor_arm.sv" "c" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/processor_arm.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573487927114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec controller:c\|maindec:decPpal " "Elaborating entity \"maindec\" for hierarchy \"controller:c\|maindec:decPpal\"" {  } { { "controller.sv" "decPpal" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/controller.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573487927120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec controller:c\|aludec:decAlu " "Elaborating entity \"aludec\" for hierarchy \"controller:c\|aludec:decAlu\"" {  } { { "controller.sv" "decAlu" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/controller.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573487927128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "processor_arm.sv" "dp" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/processor_arm.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573487927136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch datapath:dp\|fetch:FETCH " "Elaborating entity \"fetch\" for hierarchy \"datapath:dp\|fetch:FETCH\"" {  } { { "datapath.sv" "FETCH" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573487927353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|fetch:FETCH\|mux2:_mux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|fetch:FETCH\|mux2:_mux\"" {  } { { "fetch.sv" "_mux" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/fetch.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573487927397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|fetch:FETCH\|flopr:flop " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|fetch:FETCH\|flopr:flop\"" {  } { { "fetch.sv" "flop" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/fetch.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573487927405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopre datapath:dp\|fetch:FETCH\|flopre:f " "Elaborating entity \"flopre\" for hierarchy \"datapath:dp\|fetch:FETCH\|flopre:f\"" {  } { { "fetch.sv" "f" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/fetch.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573487927538 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q flopre.sv(7) " "Verilog HDL Always Construct warning at flopre.sv(7): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573487927540 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] flopre.sv(7) " "Inferred latch for \"q\[0\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927543 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] flopre.sv(7) " "Inferred latch for \"q\[1\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927543 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] flopre.sv(7) " "Inferred latch for \"q\[2\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927543 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] flopre.sv(7) " "Inferred latch for \"q\[3\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927544 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] flopre.sv(7) " "Inferred latch for \"q\[4\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927544 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] flopre.sv(7) " "Inferred latch for \"q\[5\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927544 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] flopre.sv(7) " "Inferred latch for \"q\[6\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927544 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] flopre.sv(7) " "Inferred latch for \"q\[7\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927545 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] flopre.sv(7) " "Inferred latch for \"q\[8\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927545 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] flopre.sv(7) " "Inferred latch for \"q\[9\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927545 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] flopre.sv(7) " "Inferred latch for \"q\[10\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927545 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] flopre.sv(7) " "Inferred latch for \"q\[11\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927546 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] flopre.sv(7) " "Inferred latch for \"q\[12\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927546 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] flopre.sv(7) " "Inferred latch for \"q\[13\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927547 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] flopre.sv(7) " "Inferred latch for \"q\[14\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927547 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] flopre.sv(7) " "Inferred latch for \"q\[15\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927552 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] flopre.sv(7) " "Inferred latch for \"q\[16\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927552 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] flopre.sv(7) " "Inferred latch for \"q\[17\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927553 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] flopre.sv(7) " "Inferred latch for \"q\[18\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927553 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] flopre.sv(7) " "Inferred latch for \"q\[19\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927553 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] flopre.sv(7) " "Inferred latch for \"q\[20\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927553 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] flopre.sv(7) " "Inferred latch for \"q\[21\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927554 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] flopre.sv(7) " "Inferred latch for \"q\[22\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927554 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] flopre.sv(7) " "Inferred latch for \"q\[23\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927554 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] flopre.sv(7) " "Inferred latch for \"q\[24\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927555 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] flopre.sv(7) " "Inferred latch for \"q\[25\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927555 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] flopre.sv(7) " "Inferred latch for \"q\[26\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927555 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] flopre.sv(7) " "Inferred latch for \"q\[27\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927555 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] flopre.sv(7) " "Inferred latch for \"q\[28\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927556 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] flopre.sv(7) " "Inferred latch for \"q\[29\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927556 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] flopre.sv(7) " "Inferred latch for \"q\[30\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927556 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] flopre.sv(7) " "Inferred latch for \"q\[31\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927556 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[32\] flopre.sv(7) " "Inferred latch for \"q\[32\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927557 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[33\] flopre.sv(7) " "Inferred latch for \"q\[33\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927557 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[34\] flopre.sv(7) " "Inferred latch for \"q\[34\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927557 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[35\] flopre.sv(7) " "Inferred latch for \"q\[35\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927557 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[36\] flopre.sv(7) " "Inferred latch for \"q\[36\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927557 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[37\] flopre.sv(7) " "Inferred latch for \"q\[37\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927557 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[38\] flopre.sv(7) " "Inferred latch for \"q\[38\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927557 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[39\] flopre.sv(7) " "Inferred latch for \"q\[39\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927558 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[40\] flopre.sv(7) " "Inferred latch for \"q\[40\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927558 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[41\] flopre.sv(7) " "Inferred latch for \"q\[41\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927558 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[42\] flopre.sv(7) " "Inferred latch for \"q\[42\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927558 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[43\] flopre.sv(7) " "Inferred latch for \"q\[43\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927558 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[44\] flopre.sv(7) " "Inferred latch for \"q\[44\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927558 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[45\] flopre.sv(7) " "Inferred latch for \"q\[45\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927558 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[46\] flopre.sv(7) " "Inferred latch for \"q\[46\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927559 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[47\] flopre.sv(7) " "Inferred latch for \"q\[47\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927559 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[48\] flopre.sv(7) " "Inferred latch for \"q\[48\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927559 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[49\] flopre.sv(7) " "Inferred latch for \"q\[49\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927559 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[50\] flopre.sv(7) " "Inferred latch for \"q\[50\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927559 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[51\] flopre.sv(7) " "Inferred latch for \"q\[51\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927560 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[52\] flopre.sv(7) " "Inferred latch for \"q\[52\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927560 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[53\] flopre.sv(7) " "Inferred latch for \"q\[53\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927560 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[54\] flopre.sv(7) " "Inferred latch for \"q\[54\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927560 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[55\] flopre.sv(7) " "Inferred latch for \"q\[55\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927561 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[56\] flopre.sv(7) " "Inferred latch for \"q\[56\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927561 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[57\] flopre.sv(7) " "Inferred latch for \"q\[57\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927561 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[58\] flopre.sv(7) " "Inferred latch for \"q\[58\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927561 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[59\] flopre.sv(7) " "Inferred latch for \"q\[59\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927561 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[60\] flopre.sv(7) " "Inferred latch for \"q\[60\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927561 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[61\] flopre.sv(7) " "Inferred latch for \"q\[61\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927562 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[62\] flopre.sv(7) " "Inferred latch for \"q\[62\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927562 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[63\] flopre.sv(7) " "Inferred latch for \"q\[63\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927562 "|processor_arm|datapath:dp|fetch:FETCH|flopre:f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopre datapath:dp\|flopre:IF_ID " "Elaborating entity \"flopre\" for hierarchy \"datapath:dp\|flopre:IF_ID\"" {  } { { "datapath.sv" "IF_ID" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573487927608 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q flopre.sv(7) " "Verilog HDL Always Construct warning at flopre.sv(7): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573487927611 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] flopre.sv(7) " "Inferred latch for \"q\[0\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927614 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] flopre.sv(7) " "Inferred latch for \"q\[1\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927614 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] flopre.sv(7) " "Inferred latch for \"q\[2\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927614 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] flopre.sv(7) " "Inferred latch for \"q\[3\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927614 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] flopre.sv(7) " "Inferred latch for \"q\[4\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927615 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] flopre.sv(7) " "Inferred latch for \"q\[5\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927615 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] flopre.sv(7) " "Inferred latch for \"q\[6\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927615 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] flopre.sv(7) " "Inferred latch for \"q\[7\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927615 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] flopre.sv(7) " "Inferred latch for \"q\[8\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927615 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] flopre.sv(7) " "Inferred latch for \"q\[9\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927616 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] flopre.sv(7) " "Inferred latch for \"q\[10\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927616 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] flopre.sv(7) " "Inferred latch for \"q\[11\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927616 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] flopre.sv(7) " "Inferred latch for \"q\[12\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927616 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] flopre.sv(7) " "Inferred latch for \"q\[13\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927616 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] flopre.sv(7) " "Inferred latch for \"q\[14\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927618 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] flopre.sv(7) " "Inferred latch for \"q\[15\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927618 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] flopre.sv(7) " "Inferred latch for \"q\[16\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927619 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] flopre.sv(7) " "Inferred latch for \"q\[17\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927620 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] flopre.sv(7) " "Inferred latch for \"q\[18\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927620 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] flopre.sv(7) " "Inferred latch for \"q\[19\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927620 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] flopre.sv(7) " "Inferred latch for \"q\[20\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927620 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] flopre.sv(7) " "Inferred latch for \"q\[21\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927620 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] flopre.sv(7) " "Inferred latch for \"q\[22\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927620 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] flopre.sv(7) " "Inferred latch for \"q\[23\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927620 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] flopre.sv(7) " "Inferred latch for \"q\[24\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927621 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] flopre.sv(7) " "Inferred latch for \"q\[25\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927621 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] flopre.sv(7) " "Inferred latch for \"q\[26\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927621 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] flopre.sv(7) " "Inferred latch for \"q\[27\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927621 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] flopre.sv(7) " "Inferred latch for \"q\[28\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927621 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] flopre.sv(7) " "Inferred latch for \"q\[29\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927621 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] flopre.sv(7) " "Inferred latch for \"q\[30\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927622 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] flopre.sv(7) " "Inferred latch for \"q\[31\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927622 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[32\] flopre.sv(7) " "Inferred latch for \"q\[32\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927622 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[33\] flopre.sv(7) " "Inferred latch for \"q\[33\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927623 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[34\] flopre.sv(7) " "Inferred latch for \"q\[34\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927623 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[35\] flopre.sv(7) " "Inferred latch for \"q\[35\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927623 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[36\] flopre.sv(7) " "Inferred latch for \"q\[36\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927624 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[37\] flopre.sv(7) " "Inferred latch for \"q\[37\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927624 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[38\] flopre.sv(7) " "Inferred latch for \"q\[38\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927625 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[39\] flopre.sv(7) " "Inferred latch for \"q\[39\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927625 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[40\] flopre.sv(7) " "Inferred latch for \"q\[40\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927625 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[41\] flopre.sv(7) " "Inferred latch for \"q\[41\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927625 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[42\] flopre.sv(7) " "Inferred latch for \"q\[42\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927625 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[43\] flopre.sv(7) " "Inferred latch for \"q\[43\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927625 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[44\] flopre.sv(7) " "Inferred latch for \"q\[44\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927626 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[45\] flopre.sv(7) " "Inferred latch for \"q\[45\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927626 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[46\] flopre.sv(7) " "Inferred latch for \"q\[46\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927626 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[47\] flopre.sv(7) " "Inferred latch for \"q\[47\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927626 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[48\] flopre.sv(7) " "Inferred latch for \"q\[48\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927626 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[49\] flopre.sv(7) " "Inferred latch for \"q\[49\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927626 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[50\] flopre.sv(7) " "Inferred latch for \"q\[50\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927626 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[51\] flopre.sv(7) " "Inferred latch for \"q\[51\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927627 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[52\] flopre.sv(7) " "Inferred latch for \"q\[52\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927627 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[53\] flopre.sv(7) " "Inferred latch for \"q\[53\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927627 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[54\] flopre.sv(7) " "Inferred latch for \"q\[54\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927627 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[55\] flopre.sv(7) " "Inferred latch for \"q\[55\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927627 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[56\] flopre.sv(7) " "Inferred latch for \"q\[56\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927627 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[57\] flopre.sv(7) " "Inferred latch for \"q\[57\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927628 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[58\] flopre.sv(7) " "Inferred latch for \"q\[58\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927628 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[59\] flopre.sv(7) " "Inferred latch for \"q\[59\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927628 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[60\] flopre.sv(7) " "Inferred latch for \"q\[60\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927628 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[61\] flopre.sv(7) " "Inferred latch for \"q\[61\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927628 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[62\] flopre.sv(7) " "Inferred latch for \"q\[62\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927629 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[63\] flopre.sv(7) " "Inferred latch for \"q\[63\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927629 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[64\] flopre.sv(7) " "Inferred latch for \"q\[64\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927629 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[65\] flopre.sv(7) " "Inferred latch for \"q\[65\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927629 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[66\] flopre.sv(7) " "Inferred latch for \"q\[66\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927629 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[67\] flopre.sv(7) " "Inferred latch for \"q\[67\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927630 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[68\] flopre.sv(7) " "Inferred latch for \"q\[68\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927630 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[69\] flopre.sv(7) " "Inferred latch for \"q\[69\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927630 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[70\] flopre.sv(7) " "Inferred latch for \"q\[70\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927630 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[71\] flopre.sv(7) " "Inferred latch for \"q\[71\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927630 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[72\] flopre.sv(7) " "Inferred latch for \"q\[72\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927631 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[73\] flopre.sv(7) " "Inferred latch for \"q\[73\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927631 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[74\] flopre.sv(7) " "Inferred latch for \"q\[74\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927631 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[75\] flopre.sv(7) " "Inferred latch for \"q\[75\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927631 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[76\] flopre.sv(7) " "Inferred latch for \"q\[76\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927631 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[77\] flopre.sv(7) " "Inferred latch for \"q\[77\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927632 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[78\] flopre.sv(7) " "Inferred latch for \"q\[78\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927632 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[79\] flopre.sv(7) " "Inferred latch for \"q\[79\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927632 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[80\] flopre.sv(7) " "Inferred latch for \"q\[80\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927632 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[81\] flopre.sv(7) " "Inferred latch for \"q\[81\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927632 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[82\] flopre.sv(7) " "Inferred latch for \"q\[82\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927633 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[83\] flopre.sv(7) " "Inferred latch for \"q\[83\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927633 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[84\] flopre.sv(7) " "Inferred latch for \"q\[84\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927633 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[85\] flopre.sv(7) " "Inferred latch for \"q\[85\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927634 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[86\] flopre.sv(7) " "Inferred latch for \"q\[86\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927634 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[87\] flopre.sv(7) " "Inferred latch for \"q\[87\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927634 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[88\] flopre.sv(7) " "Inferred latch for \"q\[88\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927635 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[89\] flopre.sv(7) " "Inferred latch for \"q\[89\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927635 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[90\] flopre.sv(7) " "Inferred latch for \"q\[90\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927636 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[91\] flopre.sv(7) " "Inferred latch for \"q\[91\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927636 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[92\] flopre.sv(7) " "Inferred latch for \"q\[92\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927636 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[93\] flopre.sv(7) " "Inferred latch for \"q\[93\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927637 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[94\] flopre.sv(7) " "Inferred latch for \"q\[94\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927637 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[95\] flopre.sv(7) " "Inferred latch for \"q\[95\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487927638 "|processor_arm|datapath:dp|flopre:IF_ID"}
{ "Warning" "WSGN_SEARCH_FILE" "hd_unit.sv 1 1 " "Using design file hd_unit.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 hd_unit " "Found entity 1: hd_unit" {  } { { "hd_unit.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/hd_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573487927818 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1573487927818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hd_unit datapath:dp\|hd_unit:hdu " "Elaborating entity \"hd_unit\" for hierarchy \"datapath:dp\|hd_unit:hdu\"" {  } { { "datapath.sv" "hdu" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573487927823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|mux2:m_hdu " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|mux2:m_hdu\"" {  } { { "datapath.sv" "m_hdu" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573487927848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode datapath:dp\|decode:DECODE " "Elaborating entity \"decode\" for hierarchy \"datapath:dp\|decode:DECODE\"" {  } { { "datapath.sv" "DECODE" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573487927874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|decode:DECODE\|mux2:ra2mux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|decode:DECODE\|mux2:ra2mux\"" {  } { { "decode.sv" "ra2mux" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/decode.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573487927881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:dp\|decode:DECODE\|regfile:registers " "Elaborating entity \"regfile\" for hierarchy \"datapath:dp\|decode:DECODE\|regfile:registers\"" {  } { { "decode.sv" "registers" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/decode.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573487927885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext datapath:dp\|decode:DECODE\|signext:ext " "Elaborating entity \"signext\" for hierarchy \"datapath:dp\|decode:DECODE\|signext:ext\"" {  } { { "decode.sv" "ext" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/decode.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573487927891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|flopr:ID_EX " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|flopr:ID_EX\"" {  } { { "datapath.sv" "ID_EX" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573487927897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute datapath:dp\|execute:EXECUTE " "Elaborating entity \"execute\" for hierarchy \"datapath:dp\|execute:EXECUTE\"" {  } { { "datapath.sv" "EXECUTE" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573487927948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|execute:EXECUTE\|mux2:_mux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|execute:EXECUTE\|mux2:_mux\"" {  } { { "execute.sv" "_mux" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/execute.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573487927957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:dp\|execute:EXECUTE\|alu:_alu " "Elaborating entity \"alu\" for hierarchy \"datapath:dp\|execute:EXECUTE\|alu:_alu\"" {  } { { "execute.sv" "_alu" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/execute.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573487927964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory datapath:dp\|memory:MEMORY " "Elaborating entity \"memory\" for hierarchy \"datapath:dp\|memory:MEMORY\"" {  } { { "datapath.sv" "MEMORY" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573487927974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|flopr:EX_MEM " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|flopr:EX_MEM\"" {  } { { "datapath.sv" "EX_MEM" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573487927981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|flopr:MEM_WB " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|flopr:MEM_WB\"" {  } { { "datapath.sv" "MEM_WB" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573487928034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback datapath:dp\|writeback:WRITEBACK " "Elaborating entity \"writeback\" for hierarchy \"datapath:dp\|writeback:WRITEBACK\"" {  } { { "datapath.sv" "WRITEBACK" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573487928090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:instrMem " "Elaborating entity \"imem\" for hierarchy \"imem:instrMem\"" {  } { { "processor_arm.sv" "instrMem" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/processor_arm.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573487928099 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 imem.sv(24) " "Net \"rom.data_a\" at imem.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/imem.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1573487928117 "|processor_arm|imem:instrMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 imem.sv(24) " "Net \"rom.waddr_a\" at imem.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/imem.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1573487928117 "|processor_arm|imem:instrMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 imem.sv(24) " "Net \"rom.we_a\" at imem.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/imem.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1573487928118 "|processor_arm|imem:instrMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dataMem " "Elaborating entity \"dmem\" for hierarchy \"dmem:dataMem\"" {  } { { "processor_arm.sv" "dataMem" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/processor_arm.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573487928122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopre flopre:IF_ID_TOP " "Elaborating entity \"flopre\" for hierarchy \"flopre:IF_ID_TOP\"" {  } { { "processor_arm.sv" "IF_ID_TOP" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/processor_arm.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573487928163 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q flopre.sv(7) " "Verilog HDL Always Construct warning at flopre.sv(7): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573487928163 "|processor_arm|flopre:IF_ID_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] flopre.sv(7) " "Inferred latch for \"q\[0\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487928164 "|processor_arm|flopre:IF_ID_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] flopre.sv(7) " "Inferred latch for \"q\[1\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487928164 "|processor_arm|flopre:IF_ID_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] flopre.sv(7) " "Inferred latch for \"q\[2\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487928164 "|processor_arm|flopre:IF_ID_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] flopre.sv(7) " "Inferred latch for \"q\[3\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487928164 "|processor_arm|flopre:IF_ID_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] flopre.sv(7) " "Inferred latch for \"q\[4\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487928164 "|processor_arm|flopre:IF_ID_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] flopre.sv(7) " "Inferred latch for \"q\[5\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487928164 "|processor_arm|flopre:IF_ID_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] flopre.sv(7) " "Inferred latch for \"q\[6\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487928164 "|processor_arm|flopre:IF_ID_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] flopre.sv(7) " "Inferred latch for \"q\[7\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487928164 "|processor_arm|flopre:IF_ID_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] flopre.sv(7) " "Inferred latch for \"q\[8\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487928164 "|processor_arm|flopre:IF_ID_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] flopre.sv(7) " "Inferred latch for \"q\[9\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487928165 "|processor_arm|flopre:IF_ID_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] flopre.sv(7) " "Inferred latch for \"q\[10\]\" at flopre.sv(7)" {  } { { "flopre.sv" "" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487928165 "|processor_arm|flopre:IF_ID_TOP"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "DM_addr EXECUTE " "Port \"DM_addr\" does not exist in macrofunction \"EXECUTE\"" {  } { { "datapath.sv" "EXECUTE" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv" 96 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573487928559 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "ForwardA EXECUTE " "Port \"ForwardA\" does not exist in macrofunction \"EXECUTE\"" {  } { { "datapath.sv" "EXECUTE" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv" 96 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573487928559 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "ForwardB EXECUTE " "Port \"ForwardB\" does not exist in macrofunction \"EXECUTE\"" {  } { { "datapath.sv" "EXECUTE" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv" 96 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573487928560 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "writeData3_W EXECUTE " "Port \"writeData3_W\" does not exist in macrofunction \"EXECUTE\"" {  } { { "datapath.sv" "EXECUTE" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv" 96 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573487928561 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "F_instruction DECODE " "Port \"F_instruction\" does not exist in macrofunction \"DECODE\"" {  } { { "datapath.sv" "DECODE" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv" 73 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573487928568 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "S_instruction DECODE " "Port \"S_instruction\" does not exist in macrofunction \"DECODE\"" {  } { { "datapath.sv" "DECODE" { Text "C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv" 73 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573487928568 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1573487928590 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573487929070 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 11 12:58:49 2019 " "Processing ended: Mon Nov 11 12:58:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573487929070 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573487929070 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573487929070 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573487929070 ""}
