Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Nov 20 15:46:39 2024
| Host         : P1-03 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file stepper_timing_summary_routed.rpt -pb stepper_timing_summary_routed.pb -rpx stepper_timing_summary_routed.rpx -warn_on_violation
| Design       : stepper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.255        0.000                      0                  249        0.065        0.000                      0                  249        3.750        0.000                       0                   120  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.255        0.000                      0                  249        0.065        0.000                      0                  249        3.750        0.000                       0                   120  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.255ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.255ns  (required time - arrival time)
  Source:                 current_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 1.788ns (41.771%)  route 2.492ns (58.229%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.723     5.326    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  current_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  current_reg[2]/Q
                         net (fo=3, routed)           0.605     6.387    LED_OBUF[2]
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.061 r  current_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.061    current_reg[4]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     7.296 r  current_reg[7]_i_3/O[0]
                         net (fo=2, routed)           0.858     8.154    current2[5]
    SLICE_X1Y91          LUT5 (Prop_lut5_I0_O)        0.299     8.453 r  current[7]_i_4/O
                         net (fo=2, routed)           0.414     8.867    current[7]_i_4_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I4_O)        0.124     8.991 r  current[7]_i_1/O
                         net (fo=7, routed)           0.615     9.606    current[7]_i_1_n_0
    SLICE_X0Y90          FDRE                                         r  current_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.603    15.026    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  current_reg[1]/C
                         clock pessimism              0.300    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X0Y90          FDRE (Setup_fdre_C_R)       -0.429    14.861    current_reg[1]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                  5.255    

Slack (MET) :             5.255ns  (required time - arrival time)
  Source:                 current_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 1.788ns (41.771%)  route 2.492ns (58.229%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.723     5.326    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  current_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  current_reg[2]/Q
                         net (fo=3, routed)           0.605     6.387    LED_OBUF[2]
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.061 r  current_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.061    current_reg[4]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     7.296 r  current_reg[7]_i_3/O[0]
                         net (fo=2, routed)           0.858     8.154    current2[5]
    SLICE_X1Y91          LUT5 (Prop_lut5_I0_O)        0.299     8.453 r  current[7]_i_4/O
                         net (fo=2, routed)           0.414     8.867    current[7]_i_4_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I4_O)        0.124     8.991 r  current[7]_i_1/O
                         net (fo=7, routed)           0.615     9.606    current[7]_i_1_n_0
    SLICE_X0Y90          FDRE                                         r  current_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.603    15.026    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  current_reg[2]/C
                         clock pessimism              0.300    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X0Y90          FDRE (Setup_fdre_C_R)       -0.429    14.861    current_reg[2]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                  5.255    

Slack (MET) :             5.255ns  (required time - arrival time)
  Source:                 current_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 1.788ns (41.771%)  route 2.492ns (58.229%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.723     5.326    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  current_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  current_reg[2]/Q
                         net (fo=3, routed)           0.605     6.387    LED_OBUF[2]
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.061 r  current_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.061    current_reg[4]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     7.296 r  current_reg[7]_i_3/O[0]
                         net (fo=2, routed)           0.858     8.154    current2[5]
    SLICE_X1Y91          LUT5 (Prop_lut5_I0_O)        0.299     8.453 r  current[7]_i_4/O
                         net (fo=2, routed)           0.414     8.867    current[7]_i_4_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I4_O)        0.124     8.991 r  current[7]_i_1/O
                         net (fo=7, routed)           0.615     9.606    current[7]_i_1_n_0
    SLICE_X0Y90          FDRE                                         r  current_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.603    15.026    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  current_reg[3]/C
                         clock pessimism              0.300    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X0Y90          FDRE (Setup_fdre_C_R)       -0.429    14.861    current_reg[3]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                  5.255    

Slack (MET) :             5.255ns  (required time - arrival time)
  Source:                 current_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 1.788ns (41.771%)  route 2.492ns (58.229%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.723     5.326    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  current_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  current_reg[2]/Q
                         net (fo=3, routed)           0.605     6.387    LED_OBUF[2]
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.061 r  current_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.061    current_reg[4]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     7.296 r  current_reg[7]_i_3/O[0]
                         net (fo=2, routed)           0.858     8.154    current2[5]
    SLICE_X1Y91          LUT5 (Prop_lut5_I0_O)        0.299     8.453 r  current[7]_i_4/O
                         net (fo=2, routed)           0.414     8.867    current[7]_i_4_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I4_O)        0.124     8.991 r  current[7]_i_1/O
                         net (fo=7, routed)           0.615     9.606    current[7]_i_1_n_0
    SLICE_X0Y90          FDRE                                         r  current_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.603    15.026    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  current_reg[4]/C
                         clock pessimism              0.300    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X0Y90          FDRE (Setup_fdre_C_R)       -0.429    14.861    current_reg[4]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                  5.255    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 current_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 1.788ns (43.134%)  route 2.357ns (56.866%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.723     5.326    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  current_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  current_reg[2]/Q
                         net (fo=3, routed)           0.605     6.387    LED_OBUF[2]
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.061 r  current_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.061    current_reg[4]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     7.296 r  current_reg[7]_i_3/O[0]
                         net (fo=2, routed)           0.858     8.154    current2[5]
    SLICE_X1Y91          LUT5 (Prop_lut5_I0_O)        0.299     8.453 r  current[7]_i_4/O
                         net (fo=2, routed)           0.414     8.867    current[7]_i_4_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I4_O)        0.124     8.991 r  current[7]_i_1/O
                         net (fo=7, routed)           0.480     9.471    current[7]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  current_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.604    15.027    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  current_reg[5]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y91          FDRE (Setup_fdre_C_R)       -0.429    14.837    current_reg[5]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 current_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 1.788ns (43.134%)  route 2.357ns (56.866%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.723     5.326    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  current_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  current_reg[2]/Q
                         net (fo=3, routed)           0.605     6.387    LED_OBUF[2]
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.061 r  current_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.061    current_reg[4]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     7.296 r  current_reg[7]_i_3/O[0]
                         net (fo=2, routed)           0.858     8.154    current2[5]
    SLICE_X1Y91          LUT5 (Prop_lut5_I0_O)        0.299     8.453 r  current[7]_i_4/O
                         net (fo=2, routed)           0.414     8.867    current[7]_i_4_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I4_O)        0.124     8.991 r  current[7]_i_1/O
                         net (fo=7, routed)           0.480     9.471    current[7]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  current_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.604    15.027    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  current_reg[6]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y91          FDRE (Setup_fdre_C_R)       -0.429    14.837    current_reg[6]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 current_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 1.788ns (43.134%)  route 2.357ns (56.866%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.723     5.326    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  current_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  current_reg[2]/Q
                         net (fo=3, routed)           0.605     6.387    LED_OBUF[2]
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.061 r  current_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.061    current_reg[4]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     7.296 r  current_reg[7]_i_3/O[0]
                         net (fo=2, routed)           0.858     8.154    current2[5]
    SLICE_X1Y91          LUT5 (Prop_lut5_I0_O)        0.299     8.453 r  current[7]_i_4/O
                         net (fo=2, routed)           0.414     8.867    current[7]_i_4_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I4_O)        0.124     8.991 r  current[7]_i_1/O
                         net (fo=7, routed)           0.480     9.471    current[7]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  current_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.604    15.027    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  current_reg[7]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y91          FDRE (Setup_fdre_C_R)       -0.429    14.837    current_reg[7]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 ps2/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScanCode/dataOut_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.707ns (17.798%)  route 3.265ns (82.202%))
  Logic Levels:           2  (LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.721     5.324    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  ps2/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  ps2/rx_data_reg[1]/Q
                         net (fo=21, routed)          1.461     7.241    ScanCode/MemoryArray_reg_0_15_0_0__9/A1
    SLICE_X6Y85          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.127     7.368 r  ScanCode/MemoryArray_reg_0_15_0_0__9/SP/O
                         net (fo=1, routed)           0.825     8.192    ScanCode/MemoryArray_reg_0_15_0_0__9_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.316 r  ScanCode/dataOut[5]_i_1/O
                         net (fo=2, routed)           0.979     9.295    ScanCode/dataOut0[5]
    SLICE_X0Y80          FDRE                                         r  ScanCode/dataOut_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.594    15.017    ScanCode/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  ScanCode/dataOut_reg[5]_lopt_replica/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)       -0.061    15.179    ScanCode/dataOut_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             5.999ns  (required time - arrival time)
  Source:                 ps2/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScanCode/dataOut_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.704ns (18.284%)  route 3.146ns (81.716%))
  Logic Levels:           2  (LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.721     5.324    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  ps2/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  ps2/rx_data_reg[1]/Q
                         net (fo=21, routed)          1.495     7.274    ScanCode/MemoryArray_reg_0_15_0_0__4/A1
    SLICE_X2Y84          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124     7.398 r  ScanCode/MemoryArray_reg_0_15_0_0__4/SP/O
                         net (fo=1, routed)           0.951     8.350    ScanCode/MemoryArray_reg_0_15_0_0__4_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I2_O)        0.124     8.474 r  ScanCode/dataOut[2]_i_1/O
                         net (fo=2, routed)           0.700     9.174    ScanCode/dataOut0[2]
    SLICE_X0Y80          FDRE                                         r  ScanCode/dataOut_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.594    15.017    ScanCode/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  ScanCode/dataOut_reg[2]_lopt_replica/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)       -0.067    15.173    ScanCode/dataOut_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                  5.999    

Slack (MET) :             6.056ns  (required time - arrival time)
  Source:                 target_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 1.429ns (38.843%)  route 2.250ns (61.157%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.723     5.326    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  target_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  target_reg[2]/Q
                         net (fo=1, routed)           1.116     6.898    target_reg_n_0_[2]
    SLICE_X1Y89          LUT6 (Prop_lut6_I2_O)        0.124     7.022 r  current[7]_i_10/O
                         net (fo=1, routed)           0.000     7.022    current[7]_i_10_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.558 r  current_reg[7]_i_6/CO[2]
                         net (fo=2, routed)           0.592     8.150    current_reg[7]_i_6_n_1
    SLICE_X0Y88          LUT6 (Prop_lut6_I2_O)        0.313     8.463 r  current[7]_i_2/O
                         net (fo=9, routed)           0.542     9.005    current[7]_i_2_n_0
    SLICE_X1Y90          FDRE                                         r  current_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.603    15.026    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  current_reg[0]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y90          FDRE (Setup_fdre_C_CE)      -0.205    15.060    current_reg[0]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  6.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ps2/ps2_data_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2/frame_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (40.006%)  route 0.246ns (59.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.598     1.517    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  ps2/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  ps2/ps2_data_s_reg/Q
                         net (fo=1, routed)           0.246     1.927    ps2/ps2_data_s
    SLICE_X5Y92          FDRE                                         r  ps2/frame_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.873     2.038    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  ps2/frame_reg[10]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.070     1.862    ps2/frame_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ps2/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScanCode/MemoryArray_reg_0_15_0_0__11/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.534%)  route 0.216ns (60.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.601     1.520    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  ps2/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  ps2/rx_data_reg[3]/Q
                         net (fo=21, routed)          0.216     1.877    ScanCode/MemoryArray_reg_0_15_0_0__11/A3
    SLICE_X2Y88          RAMS32                                       r  ScanCode/MemoryArray_reg_0_15_0_0__11/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.875     2.040    ScanCode/MemoryArray_reg_0_15_0_0__11/WCLK
    SLICE_X2Y88          RAMS32                                       r  ScanCode/MemoryArray_reg_0_15_0_0__11/SP/CLK
                         clock pessimism             -0.479     1.560    
    SLICE_X2Y88          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.800    ScanCode/MemoryArray_reg_0_15_0_0__11/SP
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ps2/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScanCode/MemoryArray_reg_0_15_0_0__12/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.534%)  route 0.216ns (60.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.601     1.520    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  ps2/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  ps2/rx_data_reg[3]/Q
                         net (fo=21, routed)          0.216     1.877    ScanCode/MemoryArray_reg_0_15_0_0__12/A3
    SLICE_X2Y88          RAMS32                                       r  ScanCode/MemoryArray_reg_0_15_0_0__12/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.875     2.040    ScanCode/MemoryArray_reg_0_15_0_0__12/WCLK
    SLICE_X2Y88          RAMS32                                       r  ScanCode/MemoryArray_reg_0_15_0_0__12/SP/CLK
                         clock pessimism             -0.479     1.560    
    SLICE_X2Y88          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.800    ScanCode/MemoryArray_reg_0_15_0_0__12/SP
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ps2/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScanCode/MemoryArray_reg_0_15_0_0__2/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.534%)  route 0.216ns (60.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.601     1.520    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  ps2/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  ps2/rx_data_reg[3]/Q
                         net (fo=21, routed)          0.216     1.877    ScanCode/MemoryArray_reg_0_15_0_0__2/A3
    SLICE_X2Y88          RAMS32                                       r  ScanCode/MemoryArray_reg_0_15_0_0__2/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.875     2.040    ScanCode/MemoryArray_reg_0_15_0_0__2/WCLK
    SLICE_X2Y88          RAMS32                                       r  ScanCode/MemoryArray_reg_0_15_0_0__2/SP/CLK
                         clock pessimism             -0.479     1.560    
    SLICE_X2Y88          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.800    ScanCode/MemoryArray_reg_0_15_0_0__2/SP
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ps2/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScanCode/MemoryArray_reg_0_15_0_0__3/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.534%)  route 0.216ns (60.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.601     1.520    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  ps2/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  ps2/rx_data_reg[3]/Q
                         net (fo=21, routed)          0.216     1.877    ScanCode/MemoryArray_reg_0_15_0_0__3/A3
    SLICE_X2Y88          RAMS32                                       r  ScanCode/MemoryArray_reg_0_15_0_0__3/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.875     2.040    ScanCode/MemoryArray_reg_0_15_0_0__3/WCLK
    SLICE_X2Y88          RAMS32                                       r  ScanCode/MemoryArray_reg_0_15_0_0__3/SP/CLK
                         clock pessimism             -0.479     1.560    
    SLICE_X2Y88          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.800    ScanCode/MemoryArray_reg_0_15_0_0__3/SP
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ps2/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScanCode/MemoryArray_reg_0_15_0_0__11/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.656%)  route 0.233ns (62.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.601     1.520    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  ps2/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  ps2/rx_data_reg[2]/Q
                         net (fo=21, routed)          0.233     1.895    ScanCode/MemoryArray_reg_0_15_0_0__11/A2
    SLICE_X2Y88          RAMS32                                       r  ScanCode/MemoryArray_reg_0_15_0_0__11/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.875     2.040    ScanCode/MemoryArray_reg_0_15_0_0__11/WCLK
    SLICE_X2Y88          RAMS32                                       r  ScanCode/MemoryArray_reg_0_15_0_0__11/SP/CLK
                         clock pessimism             -0.479     1.560    
    SLICE_X2Y88          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.814    ScanCode/MemoryArray_reg_0_15_0_0__11/SP
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ps2/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScanCode/MemoryArray_reg_0_15_0_0__12/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.656%)  route 0.233ns (62.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.601     1.520    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  ps2/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  ps2/rx_data_reg[2]/Q
                         net (fo=21, routed)          0.233     1.895    ScanCode/MemoryArray_reg_0_15_0_0__12/A2
    SLICE_X2Y88          RAMS32                                       r  ScanCode/MemoryArray_reg_0_15_0_0__12/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.875     2.040    ScanCode/MemoryArray_reg_0_15_0_0__12/WCLK
    SLICE_X2Y88          RAMS32                                       r  ScanCode/MemoryArray_reg_0_15_0_0__12/SP/CLK
                         clock pessimism             -0.479     1.560    
    SLICE_X2Y88          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.814    ScanCode/MemoryArray_reg_0_15_0_0__12/SP
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ps2/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScanCode/MemoryArray_reg_0_15_0_0__2/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.656%)  route 0.233ns (62.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.601     1.520    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  ps2/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  ps2/rx_data_reg[2]/Q
                         net (fo=21, routed)          0.233     1.895    ScanCode/MemoryArray_reg_0_15_0_0__2/A2
    SLICE_X2Y88          RAMS32                                       r  ScanCode/MemoryArray_reg_0_15_0_0__2/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.875     2.040    ScanCode/MemoryArray_reg_0_15_0_0__2/WCLK
    SLICE_X2Y88          RAMS32                                       r  ScanCode/MemoryArray_reg_0_15_0_0__2/SP/CLK
                         clock pessimism             -0.479     1.560    
    SLICE_X2Y88          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.814    ScanCode/MemoryArray_reg_0_15_0_0__2/SP
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ps2/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScanCode/MemoryArray_reg_0_15_0_0__3/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.656%)  route 0.233ns (62.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.601     1.520    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  ps2/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  ps2/rx_data_reg[2]/Q
                         net (fo=21, routed)          0.233     1.895    ScanCode/MemoryArray_reg_0_15_0_0__3/A2
    SLICE_X2Y88          RAMS32                                       r  ScanCode/MemoryArray_reg_0_15_0_0__3/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.875     2.040    ScanCode/MemoryArray_reg_0_15_0_0__3/WCLK
    SLICE_X2Y88          RAMS32                                       r  ScanCode/MemoryArray_reg_0_15_0_0__3/SP/CLK
                         clock pessimism             -0.479     1.560    
    SLICE_X2Y88          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.814    ScanCode/MemoryArray_reg_0_15_0_0__3/SP
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ps2/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScanCode/MemoryArray_reg_0_63_0_0/SP/ADR5
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.860%)  route 0.166ns (54.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.600     1.519    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  ps2/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  ps2/rx_data_reg[5]/Q
                         net (fo=14, routed)          0.166     1.827    ScanCode/MemoryArray_reg_0_63_0_0/A5
    SLICE_X2Y87          RAMS64E                                      r  ScanCode/MemoryArray_reg_0_63_0_0/SP/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.873     2.038    ScanCode/MemoryArray_reg_0_63_0_0/WCLK
    SLICE_X2Y87          RAMS64E                                      r  ScanCode/MemoryArray_reg_0_63_0_0/SP/CLK
                         clock pessimism             -0.479     1.558    
    SLICE_X2Y87          RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170     1.728    ScanCode/MemoryArray_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y101    FSM_sequential_control_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y101    FSM_sequential_control_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y89     accept_new_key_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y83     count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y85     count_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y85     count_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y86     count_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y86     count_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y86     count_reg[14]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y85     ScanCode/MemoryArray_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y85     ScanCode/MemoryArray_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y85     ScanCode/MemoryArray_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y85     ScanCode/MemoryArray_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y85     ScanCode/MemoryArray_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y85     ScanCode/MemoryArray_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y85     ScanCode/MemoryArray_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y85     ScanCode/MemoryArray_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y88     ScanCode/MemoryArray_reg_0_15_0_0__11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y88     ScanCode/MemoryArray_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y85     ScanCode/MemoryArray_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y85     ScanCode/MemoryArray_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y85     ScanCode/MemoryArray_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y85     ScanCode/MemoryArray_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y85     ScanCode/MemoryArray_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y85     ScanCode/MemoryArray_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y85     ScanCode/MemoryArray_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y85     ScanCode/MemoryArray_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y88     ScanCode/MemoryArray_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y88     ScanCode/MemoryArray_reg_0_15_0_0__11/SP/CLK



