// Seed: 4139400774
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  assign id_2 = id_3;
endmodule
module module_1 (
    output uwire id_0,
    output supply1 id_1,
    input wire id_2,
    output uwire id_3
);
  assign id_0 = id_2;
  assign id_3 = id_2;
  supply0 id_5;
  wire id_6;
  assign id_1 = ~id_5;
  wor  id_7 = id_5;
  wire id_8;
  wire id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_6
  );
  wire id_10 = id_8;
  always @(posedge 1 or negedge 1) id_0 = id_7;
endmodule
