Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sun Feb 13 11:13:30 2022
| Host         : yoshi-desktop running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab3_top_timing_summary_routed.rpt -pb lab3_top_timing_summary_routed.pb -rpx lab3_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab3_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  49          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.330        0.000                      0                  212        0.197        0.000                      0                  212        4.500        0.000                       0                   108  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.330        0.000                      0                  154        0.197        0.000                      0                  154        4.500        0.000                       0                   108  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.207        0.000                      0                   58        0.399        0.000                      0                   58  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 seg7/pulse/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 2.282ns (48.897%)  route 2.385ns (51.103%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.704     5.306    seg7/pulse/CLK
    SLICE_X3Y114         FDCE                                         r  seg7/pulse/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDCE (Prop_fdce_C_Q)         0.456     5.762 r  seg7/pulse/count_reg[11]/Q
                         net (fo=2, routed)           0.945     6.708    seg7/pulse/count_reg[11]
    SLICE_X2Y114         LUT6 (Prop_lut6_I3_O)        0.124     6.832 f  seg7/pulse/counter[3]_i_3/O
                         net (fo=1, routed)           0.803     7.635    seg7/pulse/counter[3]_i_3_n_0
    SLICE_X2Y115         LUT6 (Prop_lut6_I0_O)        0.124     7.759 f  seg7/pulse/counter[3]_i_1/O
                         net (fo=32, routed)          0.637     8.395    seg7/pulse/load
    SLICE_X3Y112         LUT2 (Prop_lut2_I1_O)        0.124     8.519 r  seg7/pulse/count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.519    seg7/pulse/count[0]_i_5_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.069 r  seg7/pulse/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.069    seg7/pulse/count_reg[0]_i_1_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.183 r  seg7/pulse/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.183    seg7/pulse/count_reg[4]_i_1_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.297 r  seg7/pulse/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.297    seg7/pulse/count_reg[8]_i_1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  seg7/pulse/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.411    seg7/pulse/count_reg[12]_i_1_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.525 r  seg7/pulse/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.525    seg7/pulse/count_reg[16]_i_1_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.639 r  seg7/pulse/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.639    seg7/pulse/count_reg[20]_i_1_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.973 r  seg7/pulse/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.973    seg7/pulse/count_reg[24]_i_1_n_6
    SLICE_X3Y118         FDCE                                         r  seg7/pulse/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.579    15.001    seg7/pulse/CLK
    SLICE_X3Y118         FDCE                                         r  seg7/pulse/count_reg[25]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X3Y118         FDCE (Setup_fdce_C_D)        0.062    15.303    seg7/pulse/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                          -9.973    
  -------------------------------------------------------------------
                         slack                                  5.330    

Slack (MET) :             5.425ns  (required time - arrival time)
  Source:                 seg7/pulse/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 2.187ns (47.835%)  route 2.385ns (52.165%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.704     5.306    seg7/pulse/CLK
    SLICE_X3Y114         FDCE                                         r  seg7/pulse/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDCE (Prop_fdce_C_Q)         0.456     5.762 r  seg7/pulse/count_reg[11]/Q
                         net (fo=2, routed)           0.945     6.708    seg7/pulse/count_reg[11]
    SLICE_X2Y114         LUT6 (Prop_lut6_I3_O)        0.124     6.832 f  seg7/pulse/counter[3]_i_3/O
                         net (fo=1, routed)           0.803     7.635    seg7/pulse/counter[3]_i_3_n_0
    SLICE_X2Y115         LUT6 (Prop_lut6_I0_O)        0.124     7.759 f  seg7/pulse/counter[3]_i_1/O
                         net (fo=32, routed)          0.637     8.395    seg7/pulse/load
    SLICE_X3Y112         LUT2 (Prop_lut2_I1_O)        0.124     8.519 r  seg7/pulse/count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.519    seg7/pulse/count[0]_i_5_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.069 r  seg7/pulse/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.069    seg7/pulse/count_reg[0]_i_1_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.183 r  seg7/pulse/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.183    seg7/pulse/count_reg[4]_i_1_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.297 r  seg7/pulse/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.297    seg7/pulse/count_reg[8]_i_1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  seg7/pulse/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.411    seg7/pulse/count_reg[12]_i_1_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.525 r  seg7/pulse/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.525    seg7/pulse/count_reg[16]_i_1_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.639 r  seg7/pulse/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.639    seg7/pulse/count_reg[20]_i_1_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.878 r  seg7/pulse/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.878    seg7/pulse/count_reg[24]_i_1_n_5
    SLICE_X3Y118         FDCE                                         r  seg7/pulse/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.579    15.001    seg7/pulse/CLK
    SLICE_X3Y118         FDCE                                         r  seg7/pulse/count_reg[26]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X3Y118         FDCE (Setup_fdce_C_D)        0.062    15.303    seg7/pulse/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                  5.425    

Slack (MET) :             5.441ns  (required time - arrival time)
  Source:                 seg7/pulse/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 2.171ns (47.652%)  route 2.385ns (52.348%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.704     5.306    seg7/pulse/CLK
    SLICE_X3Y114         FDCE                                         r  seg7/pulse/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDCE (Prop_fdce_C_Q)         0.456     5.762 r  seg7/pulse/count_reg[11]/Q
                         net (fo=2, routed)           0.945     6.708    seg7/pulse/count_reg[11]
    SLICE_X2Y114         LUT6 (Prop_lut6_I3_O)        0.124     6.832 f  seg7/pulse/counter[3]_i_3/O
                         net (fo=1, routed)           0.803     7.635    seg7/pulse/counter[3]_i_3_n_0
    SLICE_X2Y115         LUT6 (Prop_lut6_I0_O)        0.124     7.759 f  seg7/pulse/counter[3]_i_1/O
                         net (fo=32, routed)          0.637     8.395    seg7/pulse/load
    SLICE_X3Y112         LUT2 (Prop_lut2_I1_O)        0.124     8.519 r  seg7/pulse/count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.519    seg7/pulse/count[0]_i_5_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.069 r  seg7/pulse/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.069    seg7/pulse/count_reg[0]_i_1_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.183 r  seg7/pulse/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.183    seg7/pulse/count_reg[4]_i_1_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.297 r  seg7/pulse/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.297    seg7/pulse/count_reg[8]_i_1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  seg7/pulse/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.411    seg7/pulse/count_reg[12]_i_1_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.525 r  seg7/pulse/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.525    seg7/pulse/count_reg[16]_i_1_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.639 r  seg7/pulse/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.639    seg7/pulse/count_reg[20]_i_1_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.862 r  seg7/pulse/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.862    seg7/pulse/count_reg[24]_i_1_n_7
    SLICE_X3Y118         FDCE                                         r  seg7/pulse/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.579    15.001    seg7/pulse/CLK
    SLICE_X3Y118         FDCE                                         r  seg7/pulse/count_reg[24]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X3Y118         FDCE (Setup_fdce_C_D)        0.062    15.303    seg7/pulse/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                          -9.862    
  -------------------------------------------------------------------
                         slack                                  5.441    

Slack (MET) :             5.445ns  (required time - arrival time)
  Source:                 pps/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pps/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 2.282ns (50.140%)  route 2.269ns (49.860%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.705     5.307    pps/CLK
    SLICE_X5Y111         FDCE                                         r  pps/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDCE (Prop_fdce_C_Q)         0.456     5.763 r  pps/count_reg[2]/Q
                         net (fo=2, routed)           0.816     6.579    pps/count_reg[2]
    SLICE_X4Y112         LUT3 (Prop_lut3_I2_O)        0.124     6.703 f  pps/c1[3]_i_6/O
                         net (fo=1, routed)           0.799     7.502    pps/c1[3]_i_6_n_0
    SLICE_X4Y113         LUT6 (Prop_lut6_I4_O)        0.124     7.626 f  pps/c1[3]_i_1/O
                         net (fo=76, routed)          0.654     8.281    pps/sel
    SLICE_X5Y111         LUT2 (Prop_lut2_I1_O)        0.124     8.405 r  pps/count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     8.405    pps/count[0]_i_5__0_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.955 r  pps/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.955    pps/count_reg[0]_i_1__0_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.069 r  pps/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.069    pps/count_reg[4]_i_1__0_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.183 r  pps/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.183    pps/count_reg[8]_i_1__0_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.297 r  pps/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.297    pps/count_reg[12]_i_1__0_n_0
    SLICE_X5Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  pps/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.411    pps/count_reg[16]_i_1__0_n_0
    SLICE_X5Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.525 r  pps/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.525    pps/count_reg[20]_i_1__0_n_0
    SLICE_X5Y117         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.859 r  pps/count_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.859    pps/count_reg[24]_i_1__0_n_6
    SLICE_X5Y117         FDCE                                         r  pps/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.579    15.001    pps/CLK
    SLICE_X5Y117         FDCE                                         r  pps/count_reg[25]/C
                         clock pessimism              0.276    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X5Y117         FDCE (Setup_fdce_C_D)        0.062    15.304    pps/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                  5.445    

Slack (MET) :             5.446ns  (required time - arrival time)
  Source:                 seg7/pulse/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.553ns  (logic 2.168ns (47.617%)  route 2.385ns (52.383%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.704     5.306    seg7/pulse/CLK
    SLICE_X3Y114         FDCE                                         r  seg7/pulse/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDCE (Prop_fdce_C_Q)         0.456     5.762 r  seg7/pulse/count_reg[11]/Q
                         net (fo=2, routed)           0.945     6.708    seg7/pulse/count_reg[11]
    SLICE_X2Y114         LUT6 (Prop_lut6_I3_O)        0.124     6.832 f  seg7/pulse/counter[3]_i_3/O
                         net (fo=1, routed)           0.803     7.635    seg7/pulse/counter[3]_i_3_n_0
    SLICE_X2Y115         LUT6 (Prop_lut6_I0_O)        0.124     7.759 f  seg7/pulse/counter[3]_i_1/O
                         net (fo=32, routed)          0.637     8.395    seg7/pulse/load
    SLICE_X3Y112         LUT2 (Prop_lut2_I1_O)        0.124     8.519 r  seg7/pulse/count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.519    seg7/pulse/count[0]_i_5_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.069 r  seg7/pulse/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.069    seg7/pulse/count_reg[0]_i_1_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.183 r  seg7/pulse/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.183    seg7/pulse/count_reg[4]_i_1_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.297 r  seg7/pulse/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.297    seg7/pulse/count_reg[8]_i_1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  seg7/pulse/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.411    seg7/pulse/count_reg[12]_i_1_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.525 r  seg7/pulse/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.525    seg7/pulse/count_reg[16]_i_1_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.859 r  seg7/pulse/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.859    seg7/pulse/count_reg[20]_i_1_n_6
    SLICE_X3Y117         FDCE                                         r  seg7/pulse/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.581    15.003    seg7/pulse/CLK
    SLICE_X3Y117         FDCE                                         r  seg7/pulse/count_reg[21]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X3Y117         FDCE (Setup_fdce_C_D)        0.062    15.305    seg7/pulse/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                  5.446    

Slack (MET) :             5.467ns  (required time - arrival time)
  Source:                 seg7/pulse/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 2.147ns (47.374%)  route 2.385ns (52.625%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.704     5.306    seg7/pulse/CLK
    SLICE_X3Y114         FDCE                                         r  seg7/pulse/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDCE (Prop_fdce_C_Q)         0.456     5.762 r  seg7/pulse/count_reg[11]/Q
                         net (fo=2, routed)           0.945     6.708    seg7/pulse/count_reg[11]
    SLICE_X2Y114         LUT6 (Prop_lut6_I3_O)        0.124     6.832 f  seg7/pulse/counter[3]_i_3/O
                         net (fo=1, routed)           0.803     7.635    seg7/pulse/counter[3]_i_3_n_0
    SLICE_X2Y115         LUT6 (Prop_lut6_I0_O)        0.124     7.759 f  seg7/pulse/counter[3]_i_1/O
                         net (fo=32, routed)          0.637     8.395    seg7/pulse/load
    SLICE_X3Y112         LUT2 (Prop_lut2_I1_O)        0.124     8.519 r  seg7/pulse/count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.519    seg7/pulse/count[0]_i_5_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.069 r  seg7/pulse/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.069    seg7/pulse/count_reg[0]_i_1_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.183 r  seg7/pulse/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.183    seg7/pulse/count_reg[4]_i_1_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.297 r  seg7/pulse/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.297    seg7/pulse/count_reg[8]_i_1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  seg7/pulse/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.411    seg7/pulse/count_reg[12]_i_1_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.525 r  seg7/pulse/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.525    seg7/pulse/count_reg[16]_i_1_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.838 r  seg7/pulse/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.838    seg7/pulse/count_reg[20]_i_1_n_4
    SLICE_X3Y117         FDCE                                         r  seg7/pulse/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.581    15.003    seg7/pulse/CLK
    SLICE_X3Y117         FDCE                                         r  seg7/pulse/count_reg[23]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X3Y117         FDCE (Setup_fdce_C_D)        0.062    15.305    seg7/pulse/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                          -9.838    
  -------------------------------------------------------------------
                         slack                                  5.467    

Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 pps/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pps/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 2.187ns (49.077%)  route 2.269ns (50.923%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.705     5.307    pps/CLK
    SLICE_X5Y111         FDCE                                         r  pps/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDCE (Prop_fdce_C_Q)         0.456     5.763 r  pps/count_reg[2]/Q
                         net (fo=2, routed)           0.816     6.579    pps/count_reg[2]
    SLICE_X4Y112         LUT3 (Prop_lut3_I2_O)        0.124     6.703 f  pps/c1[3]_i_6/O
                         net (fo=1, routed)           0.799     7.502    pps/c1[3]_i_6_n_0
    SLICE_X4Y113         LUT6 (Prop_lut6_I4_O)        0.124     7.626 f  pps/c1[3]_i_1/O
                         net (fo=76, routed)          0.654     8.281    pps/sel
    SLICE_X5Y111         LUT2 (Prop_lut2_I1_O)        0.124     8.405 r  pps/count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     8.405    pps/count[0]_i_5__0_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.955 r  pps/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.955    pps/count_reg[0]_i_1__0_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.069 r  pps/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.069    pps/count_reg[4]_i_1__0_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.183 r  pps/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.183    pps/count_reg[8]_i_1__0_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.297 r  pps/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.297    pps/count_reg[12]_i_1__0_n_0
    SLICE_X5Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  pps/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.411    pps/count_reg[16]_i_1__0_n_0
    SLICE_X5Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.525 r  pps/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.525    pps/count_reg[20]_i_1__0_n_0
    SLICE_X5Y117         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.764 r  pps/count_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.764    pps/count_reg[24]_i_1__0_n_5
    SLICE_X5Y117         FDCE                                         r  pps/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.579    15.001    pps/CLK
    SLICE_X5Y117         FDCE                                         r  pps/count_reg[26]/C
                         clock pessimism              0.276    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X5Y117         FDCE (Setup_fdce_C_D)        0.062    15.304    pps/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                  5.540    

Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 seg7/pulse/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 2.073ns (46.501%)  route 2.385ns (53.499%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.704     5.306    seg7/pulse/CLK
    SLICE_X3Y114         FDCE                                         r  seg7/pulse/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDCE (Prop_fdce_C_Q)         0.456     5.762 r  seg7/pulse/count_reg[11]/Q
                         net (fo=2, routed)           0.945     6.708    seg7/pulse/count_reg[11]
    SLICE_X2Y114         LUT6 (Prop_lut6_I3_O)        0.124     6.832 f  seg7/pulse/counter[3]_i_3/O
                         net (fo=1, routed)           0.803     7.635    seg7/pulse/counter[3]_i_3_n_0
    SLICE_X2Y115         LUT6 (Prop_lut6_I0_O)        0.124     7.759 f  seg7/pulse/counter[3]_i_1/O
                         net (fo=32, routed)          0.637     8.395    seg7/pulse/load
    SLICE_X3Y112         LUT2 (Prop_lut2_I1_O)        0.124     8.519 r  seg7/pulse/count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.519    seg7/pulse/count[0]_i_5_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.069 r  seg7/pulse/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.069    seg7/pulse/count_reg[0]_i_1_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.183 r  seg7/pulse/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.183    seg7/pulse/count_reg[4]_i_1_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.297 r  seg7/pulse/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.297    seg7/pulse/count_reg[8]_i_1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  seg7/pulse/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.411    seg7/pulse/count_reg[12]_i_1_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.525 r  seg7/pulse/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.525    seg7/pulse/count_reg[16]_i_1_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.764 r  seg7/pulse/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.764    seg7/pulse/count_reg[20]_i_1_n_5
    SLICE_X3Y117         FDCE                                         r  seg7/pulse/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.581    15.003    seg7/pulse/CLK
    SLICE_X3Y117         FDCE                                         r  seg7/pulse/count_reg[22]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X3Y117         FDCE (Setup_fdce_C_D)        0.062    15.305    seg7/pulse/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                  5.541    

Slack (MET) :             5.556ns  (required time - arrival time)
  Source:                 pps/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pps/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 2.171ns (48.894%)  route 2.269ns (51.106%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.705     5.307    pps/CLK
    SLICE_X5Y111         FDCE                                         r  pps/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDCE (Prop_fdce_C_Q)         0.456     5.763 r  pps/count_reg[2]/Q
                         net (fo=2, routed)           0.816     6.579    pps/count_reg[2]
    SLICE_X4Y112         LUT3 (Prop_lut3_I2_O)        0.124     6.703 f  pps/c1[3]_i_6/O
                         net (fo=1, routed)           0.799     7.502    pps/c1[3]_i_6_n_0
    SLICE_X4Y113         LUT6 (Prop_lut6_I4_O)        0.124     7.626 f  pps/c1[3]_i_1/O
                         net (fo=76, routed)          0.654     8.281    pps/sel
    SLICE_X5Y111         LUT2 (Prop_lut2_I1_O)        0.124     8.405 r  pps/count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     8.405    pps/count[0]_i_5__0_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.955 r  pps/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.955    pps/count_reg[0]_i_1__0_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.069 r  pps/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.069    pps/count_reg[4]_i_1__0_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.183 r  pps/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.183    pps/count_reg[8]_i_1__0_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.297 r  pps/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.297    pps/count_reg[12]_i_1__0_n_0
    SLICE_X5Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  pps/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.411    pps/count_reg[16]_i_1__0_n_0
    SLICE_X5Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.525 r  pps/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.525    pps/count_reg[20]_i_1__0_n_0
    SLICE_X5Y117         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.748 r  pps/count_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.748    pps/count_reg[24]_i_1__0_n_7
    SLICE_X5Y117         FDCE                                         r  pps/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.579    15.001    pps/CLK
    SLICE_X5Y117         FDCE                                         r  pps/count_reg[24]/C
                         clock pessimism              0.276    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X5Y117         FDCE (Setup_fdce_C_D)        0.062    15.304    pps/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                          -9.748    
  -------------------------------------------------------------------
                         slack                                  5.556    

Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 seg7/pulse/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 2.057ns (46.308%)  route 2.385ns (53.692%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.704     5.306    seg7/pulse/CLK
    SLICE_X3Y114         FDCE                                         r  seg7/pulse/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDCE (Prop_fdce_C_Q)         0.456     5.762 r  seg7/pulse/count_reg[11]/Q
                         net (fo=2, routed)           0.945     6.708    seg7/pulse/count_reg[11]
    SLICE_X2Y114         LUT6 (Prop_lut6_I3_O)        0.124     6.832 f  seg7/pulse/counter[3]_i_3/O
                         net (fo=1, routed)           0.803     7.635    seg7/pulse/counter[3]_i_3_n_0
    SLICE_X2Y115         LUT6 (Prop_lut6_I0_O)        0.124     7.759 f  seg7/pulse/counter[3]_i_1/O
                         net (fo=32, routed)          0.637     8.395    seg7/pulse/load
    SLICE_X3Y112         LUT2 (Prop_lut2_I1_O)        0.124     8.519 r  seg7/pulse/count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.519    seg7/pulse/count[0]_i_5_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.069 r  seg7/pulse/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.069    seg7/pulse/count_reg[0]_i_1_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.183 r  seg7/pulse/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.183    seg7/pulse/count_reg[4]_i_1_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.297 r  seg7/pulse/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.297    seg7/pulse/count_reg[8]_i_1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.411 r  seg7/pulse/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.411    seg7/pulse/count_reg[12]_i_1_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.525 r  seg7/pulse/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.525    seg7/pulse/count_reg[16]_i_1_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.748 r  seg7/pulse/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.748    seg7/pulse/count_reg[20]_i_1_n_7
    SLICE_X3Y117         FDCE                                         r  seg7/pulse/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.581    15.003    seg7/pulse/CLK
    SLICE_X3Y117         FDCE                                         r  seg7/pulse/count_reg[20]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X3Y117         FDCE (Setup_fdce_C_D)        0.062    15.305    seg7/pulse/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                          -9.748    
  -------------------------------------------------------------------
                         slack                                  5.557    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 c3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c4_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.129%)  route 0.123ns (42.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.594     1.513    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y113         FDCE                                         r  c3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDCE (Prop_fdce_C_Q)         0.164     1.677 r  c3_reg[1]/Q
                         net (fo=2, routed)           0.123     1.800    c3[1]
    SLICE_X2Y114         FDCE                                         r  c4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.866     2.031    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y114         FDCE                                         r  c4_reg[1]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X2Y114         FDCE (Hold_fdce_C_D)         0.075     1.603    c4_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 c5_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c6_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.493%)  route 0.133ns (48.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.594     1.513    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y112         FDCE                                         r  c5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  c5_reg[2]/Q
                         net (fo=2, routed)           0.133     1.787    c5[2]
    SLICE_X4Y112         FDCE                                         r  c6_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.863     2.029    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y112         FDCE                                         r  c6_reg[2]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X4Y112         FDCE (Hold_fdce_C_D)         0.075     1.588    c6_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 c7_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c8_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.594     1.513    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y114         FDCE                                         r  c7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDCE (Prop_fdce_C_Q)         0.164     1.677 r  c7_reg[1]/Q
                         net (fo=2, routed)           0.124     1.802    c7[1]
    SLICE_X2Y114         FDCE                                         r  c8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.866     2.031    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y114         FDCE                                         r  c8_reg[1]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X2Y114         FDCE (Hold_fdce_C_D)         0.060     1.573    c8_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 c2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.788%)  route 0.174ns (55.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.594     1.513    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y112         FDCE                                         r  c2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  c2_reg[2]/Q
                         net (fo=2, routed)           0.174     1.828    c2[2]
    SLICE_X4Y112         FDCE                                         r  c3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.863     2.029    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y112         FDCE                                         r  c3_reg[2]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X4Y112         FDCE (Hold_fdce_C_D)         0.061     1.574    c3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 c3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c4_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.818%)  route 0.167ns (54.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.594     1.513    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y112         FDCE                                         r  c3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  c3_reg[2]/Q
                         net (fo=2, routed)           0.167     1.821    c3[2]
    SLICE_X4Y112         FDCE                                         r  c4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.863     2.029    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y112         FDCE                                         r  c4_reg[2]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X4Y112         FDCE (Hold_fdce_C_D)         0.051     1.564    c4_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 c5_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c6_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.766%)  route 0.197ns (58.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.593     1.512    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y113         FDCE                                         r  c5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  c5_reg[3]/Q
                         net (fo=2, routed)           0.197     1.850    c5[3]
    SLICE_X4Y113         FDCE                                         r  c6_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.862     2.028    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y113         FDCE                                         r  c6_reg[3]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X4Y113         FDCE (Hold_fdce_C_D)         0.075     1.587    c6_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 c7_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c8_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.148ns (53.732%)  route 0.127ns (46.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.594     1.513    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y113         FDCE                                         r  c7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDCE (Prop_fdce_C_Q)         0.148     1.661 r  c7_reg[0]/Q
                         net (fo=2, routed)           0.127     1.789    c7[0]
    SLICE_X2Y113         FDCE                                         r  c8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.866     2.031    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y113         FDCE                                         r  c8_reg[0]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X2Y113         FDCE (Hold_fdce_C_D)         0.011     1.524    c8_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 c2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.731%)  route 0.180ns (52.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.595     1.514    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y112         FDCE                                         r  c2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDCE (Prop_fdce_C_Q)         0.164     1.678 r  c2_reg[0]/Q
                         net (fo=2, routed)           0.180     1.858    c2[0]
    SLICE_X2Y112         FDCE                                         r  c3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.867     2.032    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y112         FDCE                                         r  c3_reg[0]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X2Y112         FDCE (Hold_fdce_C_D)         0.076     1.590    c3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 seg7/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.718%)  route 0.193ns (51.282%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.594     1.513    seg7/CLK
    SLICE_X1Y113         FDCE                                         r  seg7/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  seg7/counter_reg[0]/Q
                         net (fo=20, routed)          0.193     1.847    seg7/counter_reg_n_0_[0]
    SLICE_X1Y113         LUT4 (Prop_lut4_I1_O)        0.042     1.889 r  seg7/counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.889    seg7/counter[3]_i_2_n_0
    SLICE_X1Y113         FDCE                                         r  seg7/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.866     2.031    seg7/CLK
    SLICE_X1Y113         FDCE                                         r  seg7/counter_reg[3]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X1Y113         FDCE (Hold_fdce_C_D)         0.107     1.620    seg7/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 c2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.912%)  route 0.188ns (57.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.593     1.512    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y113         FDCE                                         r  c2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  c2_reg[3]/Q
                         net (fo=2, routed)           0.188     1.841    c2[3]
    SLICE_X4Y113         FDCE                                         r  c3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.862     2.028    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y113         FDCE                                         r  c3_reg[3]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X4Y113         FDCE (Hold_fdce_C_D)         0.047     1.559    c3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y109    c1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y111    c1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y111    c1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y111    c1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y112    c2_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y113    c2_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y112    c2_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y113    c2_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y112    c3_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y109    c1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y109    c1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    c1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    c1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    c1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    c1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    c1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    c1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    c2_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    c2_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y109    c1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y109    c1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    c1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    c1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    c1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    c1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    c1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    c1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    c2_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    c2_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.399ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.207ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.456ns (19.634%)  route 1.866ns (80.366%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.706     5.308    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y111         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDPE (Prop_fdpe_C_Q)         0.456     5.764 f  reset_reg/Q
                         net (fo=58, routed)          1.866     7.631    seg7/pulse/reset
    SLICE_X3Y117         FDCE                                         f  seg7/pulse/count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.581    15.003    seg7/pulse/CLK
    SLICE_X3Y117         FDCE                                         r  seg7/pulse/count_reg[20]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X3Y117         FDCE (Recov_fdce_C_CLR)     -0.405    14.838    seg7/pulse/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -7.631    
  -------------------------------------------------------------------
                         slack                                  7.207    

Slack (MET) :             7.207ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.456ns (19.634%)  route 1.866ns (80.366%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.706     5.308    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y111         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDPE (Prop_fdpe_C_Q)         0.456     5.764 f  reset_reg/Q
                         net (fo=58, routed)          1.866     7.631    seg7/pulse/reset
    SLICE_X3Y117         FDCE                                         f  seg7/pulse/count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.581    15.003    seg7/pulse/CLK
    SLICE_X3Y117         FDCE                                         r  seg7/pulse/count_reg[21]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X3Y117         FDCE (Recov_fdce_C_CLR)     -0.405    14.838    seg7/pulse/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -7.631    
  -------------------------------------------------------------------
                         slack                                  7.207    

Slack (MET) :             7.207ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.456ns (19.634%)  route 1.866ns (80.366%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.706     5.308    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y111         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDPE (Prop_fdpe_C_Q)         0.456     5.764 f  reset_reg/Q
                         net (fo=58, routed)          1.866     7.631    seg7/pulse/reset
    SLICE_X3Y117         FDCE                                         f  seg7/pulse/count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.581    15.003    seg7/pulse/CLK
    SLICE_X3Y117         FDCE                                         r  seg7/pulse/count_reg[22]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X3Y117         FDCE (Recov_fdce_C_CLR)     -0.405    14.838    seg7/pulse/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -7.631    
  -------------------------------------------------------------------
                         slack                                  7.207    

Slack (MET) :             7.207ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.456ns (19.634%)  route 1.866ns (80.366%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.706     5.308    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y111         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDPE (Prop_fdpe_C_Q)         0.456     5.764 f  reset_reg/Q
                         net (fo=58, routed)          1.866     7.631    seg7/pulse/reset
    SLICE_X3Y117         FDCE                                         f  seg7/pulse/count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.581    15.003    seg7/pulse/CLK
    SLICE_X3Y117         FDCE                                         r  seg7/pulse/count_reg[23]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X3Y117         FDCE (Recov_fdce_C_CLR)     -0.405    14.838    seg7/pulse/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -7.631    
  -------------------------------------------------------------------
                         slack                                  7.207    

Slack (MET) :             7.353ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.456ns (20.965%)  route 1.719ns (79.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.706     5.308    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y111         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDPE (Prop_fdpe_C_Q)         0.456     5.764 f  reset_reg/Q
                         net (fo=58, routed)          1.719     7.483    seg7/pulse/reset
    SLICE_X3Y118         FDCE                                         f  seg7/pulse/count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.579    15.001    seg7/pulse/CLK
    SLICE_X3Y118         FDCE                                         r  seg7/pulse/count_reg[24]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X3Y118         FDCE (Recov_fdce_C_CLR)     -0.405    14.836    seg7/pulse/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  7.353    

Slack (MET) :             7.353ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.456ns (20.965%)  route 1.719ns (79.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.706     5.308    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y111         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDPE (Prop_fdpe_C_Q)         0.456     5.764 f  reset_reg/Q
                         net (fo=58, routed)          1.719     7.483    seg7/pulse/reset
    SLICE_X3Y118         FDCE                                         f  seg7/pulse/count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.579    15.001    seg7/pulse/CLK
    SLICE_X3Y118         FDCE                                         r  seg7/pulse/count_reg[25]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X3Y118         FDCE (Recov_fdce_C_CLR)     -0.405    14.836    seg7/pulse/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  7.353    

Slack (MET) :             7.353ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.456ns (20.965%)  route 1.719ns (79.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.706     5.308    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y111         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDPE (Prop_fdpe_C_Q)         0.456     5.764 f  reset_reg/Q
                         net (fo=58, routed)          1.719     7.483    seg7/pulse/reset
    SLICE_X3Y118         FDCE                                         f  seg7/pulse/count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.579    15.001    seg7/pulse/CLK
    SLICE_X3Y118         FDCE                                         r  seg7/pulse/count_reg[26]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X3Y118         FDCE (Recov_fdce_C_CLR)     -0.405    14.836    seg7/pulse/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  7.353    

Slack (MET) :             7.633ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pps/count_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.456ns (24.273%)  route 1.423ns (75.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.706     5.308    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y111         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDPE (Prop_fdpe_C_Q)         0.456     5.764 f  reset_reg/Q
                         net (fo=58, routed)          1.423     7.187    pps/reset
    SLICE_X5Y117         FDCE                                         f  pps/count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.579    15.001    pps/CLK
    SLICE_X5Y117         FDCE                                         r  pps/count_reg[24]/C
                         clock pessimism              0.259    15.260    
                         clock uncertainty           -0.035    15.225    
    SLICE_X5Y117         FDCE (Recov_fdce_C_CLR)     -0.405    14.820    pps/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                          -7.187    
  -------------------------------------------------------------------
                         slack                                  7.633    

Slack (MET) :             7.633ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pps/count_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.456ns (24.273%)  route 1.423ns (75.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.706     5.308    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y111         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDPE (Prop_fdpe_C_Q)         0.456     5.764 f  reset_reg/Q
                         net (fo=58, routed)          1.423     7.187    pps/reset
    SLICE_X5Y117         FDCE                                         f  pps/count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.579    15.001    pps/CLK
    SLICE_X5Y117         FDCE                                         r  pps/count_reg[25]/C
                         clock pessimism              0.259    15.260    
                         clock uncertainty           -0.035    15.225    
    SLICE_X5Y117         FDCE (Recov_fdce_C_CLR)     -0.405    14.820    pps/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                          -7.187    
  -------------------------------------------------------------------
                         slack                                  7.633    

Slack (MET) :             7.633ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pps/count_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.456ns (24.273%)  route 1.423ns (75.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.706     5.308    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y111         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDPE (Prop_fdpe_C_Q)         0.456     5.764 f  reset_reg/Q
                         net (fo=58, routed)          1.423     7.187    pps/reset
    SLICE_X5Y117         FDCE                                         f  pps/count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.579    15.001    pps/CLK
    SLICE_X5Y117         FDCE                                         r  pps/count_reg[26]/C
                         clock pessimism              0.259    15.260    
                         clock uncertainty           -0.035    15.225    
    SLICE_X5Y117         FDCE (Recov_fdce_C_CLR)     -0.405    14.820    pps/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                          -7.187    
  -------------------------------------------------------------------
                         slack                                  7.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pps/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.114%)  route 0.202ns (58.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.596     1.515    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y111         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDPE (Prop_fdpe_C_Q)         0.141     1.656 f  reset_reg/Q
                         net (fo=58, routed)          0.202     1.858    pps/reset
    SLICE_X5Y111         FDCE                                         f  pps/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.866     2.031    pps/CLK
    SLICE_X5Y111         FDCE                                         r  pps/count_reg[0]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X5Y111         FDCE (Remov_fdce_C_CLR)     -0.092     1.459    pps/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pps/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.114%)  route 0.202ns (58.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.596     1.515    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y111         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDPE (Prop_fdpe_C_Q)         0.141     1.656 f  reset_reg/Q
                         net (fo=58, routed)          0.202     1.858    pps/reset
    SLICE_X5Y111         FDCE                                         f  pps/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.866     2.031    pps/CLK
    SLICE_X5Y111         FDCE                                         r  pps/count_reg[1]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X5Y111         FDCE (Remov_fdce_C_CLR)     -0.092     1.459    pps/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pps/count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.114%)  route 0.202ns (58.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.596     1.515    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y111         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDPE (Prop_fdpe_C_Q)         0.141     1.656 f  reset_reg/Q
                         net (fo=58, routed)          0.202     1.858    pps/reset
    SLICE_X5Y111         FDCE                                         f  pps/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.866     2.031    pps/CLK
    SLICE_X5Y111         FDCE                                         r  pps/count_reg[2]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X5Y111         FDCE (Remov_fdce_C_CLR)     -0.092     1.459    pps/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pps/count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.114%)  route 0.202ns (58.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.596     1.515    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y111         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDPE (Prop_fdpe_C_Q)         0.141     1.656 f  reset_reg/Q
                         net (fo=58, routed)          0.202     1.858    pps/reset
    SLICE_X5Y111         FDCE                                         f  pps/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.866     2.031    pps/CLK
    SLICE_X5Y111         FDCE                                         r  pps/count_reg[3]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X5Y111         FDCE (Remov_fdce_C_CLR)     -0.092     1.459    pps/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pps/count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.157%)  route 0.249ns (63.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.596     1.515    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y111         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDPE (Prop_fdpe_C_Q)         0.141     1.656 f  reset_reg/Q
                         net (fo=58, routed)          0.249     1.905    pps/reset
    SLICE_X5Y112         FDCE                                         f  pps/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.863     2.029    pps/CLK
    SLICE_X5Y112         FDCE                                         r  pps/count_reg[4]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X5Y112         FDCE (Remov_fdce_C_CLR)     -0.092     1.457    pps/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pps/count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.157%)  route 0.249ns (63.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.596     1.515    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y111         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDPE (Prop_fdpe_C_Q)         0.141     1.656 f  reset_reg/Q
                         net (fo=58, routed)          0.249     1.905    pps/reset
    SLICE_X5Y112         FDCE                                         f  pps/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.863     2.029    pps/CLK
    SLICE_X5Y112         FDCE                                         r  pps/count_reg[5]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X5Y112         FDCE (Remov_fdce_C_CLR)     -0.092     1.457    pps/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pps/count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.157%)  route 0.249ns (63.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.596     1.515    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y111         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDPE (Prop_fdpe_C_Q)         0.141     1.656 f  reset_reg/Q
                         net (fo=58, routed)          0.249     1.905    pps/reset
    SLICE_X5Y112         FDCE                                         f  pps/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.863     2.029    pps/CLK
    SLICE_X5Y112         FDCE                                         r  pps/count_reg[6]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X5Y112         FDCE (Remov_fdce_C_CLR)     -0.092     1.457    pps/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pps/count_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.157%)  route 0.249ns (63.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.596     1.515    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y111         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDPE (Prop_fdpe_C_Q)         0.141     1.656 f  reset_reg/Q
                         net (fo=58, routed)          0.249     1.905    pps/reset
    SLICE_X5Y112         FDCE                                         f  pps/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.863     2.029    pps/CLK
    SLICE_X5Y112         FDCE                                         r  pps/count_reg[7]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X5Y112         FDCE (Remov_fdce_C_CLR)     -0.092     1.457    pps/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.479%)  route 0.268ns (65.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.596     1.515    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y111         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDPE (Prop_fdpe_C_Q)         0.141     1.656 f  reset_reg/Q
                         net (fo=58, routed)          0.268     1.924    seg7/pulse/reset
    SLICE_X3Y112         FDCE                                         f  seg7/pulse/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.867     2.032    seg7/pulse/CLK
    SLICE_X3Y112         FDCE                                         r  seg7/pulse/count_reg[0]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X3Y112         FDCE (Remov_fdce_C_CLR)     -0.092     1.437    seg7/pulse/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.479%)  route 0.268ns (65.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.596     1.515    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y111         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDPE (Prop_fdpe_C_Q)         0.141     1.656 f  reset_reg/Q
                         net (fo=58, routed)          0.268     1.924    seg7/pulse/reset
    SLICE_X3Y112         FDCE                                         f  seg7/pulse/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.867     2.032    seg7/pulse/CLK
    SLICE_X3Y112         FDCE                                         r  seg7/pulse/count_reg[1]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X3Y112         FDCE (Remov_fdce_C_CLR)     -0.092     1.437    seg7/pulse/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.487    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.071ns  (logic 4.703ns (42.486%)  route 6.367ns (57.514%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.706     5.308    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y111         FDCE                                         r  c1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDCE (Prop_fdce_C_Q)         0.518     5.826 r  c1_reg[3]/Q
                         net (fo=2, routed)           1.433     7.259    seg7/SEG7_CATH_OBUF[6]_inst_i_2_2[3]
    SLICE_X6Y113         LUT6 (Prop_lut6_I5_O)        0.124     7.383 r  seg7/SEG7_CATH_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000     7.383    seg7/SEG7_CATH_OBUF[6]_inst_i_6_n_0
    SLICE_X6Y113         MUXF7 (Prop_muxf7_I0_O)      0.209     7.592 r  seg7/SEG7_CATH_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.177     8.769    seg7/sel0[3]
    SLICE_X2Y111         LUT4 (Prop_lut4_I0_O)        0.297     9.066 r  seg7/SEG7_CATH_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.757    12.823    SEG7_CATH_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    16.379 r  SEG7_CATH_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.379    SEG7_CATH[1]
    R10                                                               r  SEG7_CATH[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.646ns  (logic 4.961ns (46.601%)  route 5.685ns (53.399%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.706     5.308    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y111         FDCE                                         r  c1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDCE (Prop_fdce_C_Q)         0.518     5.826 r  c1_reg[3]/Q
                         net (fo=2, routed)           1.433     7.259    seg7/SEG7_CATH_OBUF[6]_inst_i_2_2[3]
    SLICE_X6Y113         LUT6 (Prop_lut6_I5_O)        0.124     7.383 r  seg7/SEG7_CATH_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000     7.383    seg7/SEG7_CATH_OBUF[6]_inst_i_6_n_0
    SLICE_X6Y113         MUXF7 (Prop_muxf7_I0_O)      0.209     7.592 r  seg7/SEG7_CATH_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.832     8.424    seg7/sel0[3]
    SLICE_X2Y111         LUT4 (Prop_lut4_I0_O)        0.326     8.750 r  seg7/SEG7_CATH_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.420    12.170    SEG7_CATH_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.784    15.954 r  SEG7_CATH_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.954    SEG7_CATH[0]
    T10                                                               r  SEG7_CATH[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.441ns  (logic 4.709ns (45.099%)  route 5.732ns (54.901%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.706     5.308    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y111         FDCE                                         r  c1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDCE (Prop_fdce_C_Q)         0.518     5.826 r  c1_reg[3]/Q
                         net (fo=2, routed)           1.433     7.259    seg7/SEG7_CATH_OBUF[6]_inst_i_2_2[3]
    SLICE_X6Y113         LUT6 (Prop_lut6_I5_O)        0.124     7.383 r  seg7/SEG7_CATH_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000     7.383    seg7/SEG7_CATH_OBUF[6]_inst_i_6_n_0
    SLICE_X6Y113         MUXF7 (Prop_muxf7_I0_O)      0.209     7.592 r  seg7/SEG7_CATH_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.832     8.424    seg7/sel0[3]
    SLICE_X2Y111         LUT4 (Prop_lut4_I0_O)        0.297     8.721 r  seg7/SEG7_CATH_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.467    12.188    SEG7_CATH_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    15.749 r  SEG7_CATH_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.749    SEG7_CATH[5]
    T11                                                               r  SEG7_CATH[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.299ns  (logic 4.393ns (42.651%)  route 5.906ns (57.349%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.703     5.305    seg7/CLK
    SLICE_X6Y113         FDCE                                         r  seg7/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDCE (Prop_fdce_C_Q)         0.518     5.823 f  seg7/counter_reg[2]/Q
                         net (fo=15, routed)          1.537     7.360    seg7/counter_reg_n_0_[2]
    SLICE_X0Y111         LUT3 (Prop_lut3_I1_O)        0.154     7.514 r  seg7/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.369    11.883    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.721    15.604 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.604    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.100ns  (logic 4.682ns (46.354%)  route 5.418ns (53.646%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.706     5.308    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y111         FDCE                                         r  c1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDCE (Prop_fdce_C_Q)         0.518     5.826 f  c1_reg[3]/Q
                         net (fo=2, routed)           1.433     7.259    seg7/SEG7_CATH_OBUF[6]_inst_i_2_2[3]
    SLICE_X6Y113         LUT6 (Prop_lut6_I5_O)        0.124     7.383 f  seg7/SEG7_CATH_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000     7.383    seg7/SEG7_CATH_OBUF[6]_inst_i_6_n_0
    SLICE_X6Y113         MUXF7 (Prop_muxf7_I0_O)      0.209     7.592 f  seg7/SEG7_CATH_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.841     8.433    seg7/sel0[3]
    SLICE_X2Y111         LUT4 (Prop_lut4_I0_O)        0.297     8.730 r  seg7/SEG7_CATH_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.144    11.874    SEG7_CATH_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    15.408 r  SEG7_CATH_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.408    SEG7_CATH[4]
    P15                                                               r  SEG7_CATH[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.960ns  (logic 4.937ns (49.570%)  route 5.023ns (50.430%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.706     5.308    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y111         FDCE                                         r  c1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDCE (Prop_fdce_C_Q)         0.518     5.826 r  c1_reg[3]/Q
                         net (fo=2, routed)           1.433     7.259    seg7/SEG7_CATH_OBUF[6]_inst_i_2_2[3]
    SLICE_X6Y113         LUT6 (Prop_lut6_I5_O)        0.124     7.383 r  seg7/SEG7_CATH_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000     7.383    seg7/SEG7_CATH_OBUF[6]_inst_i_6_n_0
    SLICE_X6Y113         MUXF7 (Prop_muxf7_I0_O)      0.209     7.592 r  seg7/SEG7_CATH_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.169     8.761    seg7/sel0[3]
    SLICE_X2Y111         LUT4 (Prop_lut4_I0_O)        0.325     9.086 r  seg7/SEG7_CATH_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.421    11.507    SEG7_CATH_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.761    15.269 r  SEG7_CATH_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.269    SEG7_CATH[6]
    L18                                                               r  SEG7_CATH[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.398ns  (logic 4.924ns (52.399%)  route 4.473ns (47.601%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.706     5.308    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y111         FDCE                                         r  c1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDCE (Prop_fdce_C_Q)         0.518     5.826 r  c1_reg[3]/Q
                         net (fo=2, routed)           1.433     7.259    seg7/SEG7_CATH_OBUF[6]_inst_i_2_2[3]
    SLICE_X6Y113         LUT6 (Prop_lut6_I5_O)        0.124     7.383 r  seg7/SEG7_CATH_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000     7.383    seg7/SEG7_CATH_OBUF[6]_inst_i_6_n_0
    SLICE_X6Y113         MUXF7 (Prop_muxf7_I0_O)      0.209     7.592 r  seg7/SEG7_CATH_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.177     8.769    seg7/sel0[3]
    SLICE_X2Y111         LUT4 (Prop_lut4_I0_O)        0.319     9.088 r  seg7/SEG7_CATH_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.863    10.952    SEG7_CATH_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.754    14.706 r  SEG7_CATH_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.706    SEG7_CATH[3]
    K13                                                               r  SEG7_CATH[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.278ns  (logic 4.431ns (47.762%)  route 4.847ns (52.238%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.703     5.305    seg7/CLK
    SLICE_X6Y113         FDCE                                         r  seg7/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDCE (Prop_fdce_C_Q)         0.518     5.823 f  seg7/counter_reg[1]/Q
                         net (fo=20, routed)          0.918     6.741    seg7/counter_reg_n_0_[1]
    SLICE_X6Y113         LUT3 (Prop_lut3_I0_O)        0.153     6.894 r  seg7/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.929    10.823    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.760    14.583 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.583    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.163ns  (logic 4.641ns (50.653%)  route 4.521ns (49.347%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.706     5.308    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y111         FDCE                                         r  c1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDCE (Prop_fdce_C_Q)         0.518     5.826 r  c1_reg[3]/Q
                         net (fo=2, routed)           1.433     7.259    seg7/SEG7_CATH_OBUF[6]_inst_i_2_2[3]
    SLICE_X6Y113         LUT6 (Prop_lut6_I5_O)        0.124     7.383 r  seg7/SEG7_CATH_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000     7.383    seg7/SEG7_CATH_OBUF[6]_inst_i_6_n_0
    SLICE_X6Y113         MUXF7 (Prop_muxf7_I0_O)      0.209     7.592 r  seg7/SEG7_CATH_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.169     8.761    seg7/sel0[3]
    SLICE_X2Y111         LUT4 (Prop_lut4_I0_O)        0.297     9.058 r  seg7/SEG7_CATH_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.920    10.978    SEG7_CATH_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.471 r  SEG7_CATH_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.471    SEG7_CATH[2]
    K16                                                               r  SEG7_CATH[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.147ns  (logic 4.216ns (46.095%)  route 4.931ns (53.905%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.703     5.305    seg7/CLK
    SLICE_X6Y113         FDCE                                         r  seg7/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDCE (Prop_fdce_C_Q)         0.518     5.823 r  seg7/counter_reg[2]/Q
                         net (fo=15, routed)          1.343     7.166    seg7/counter_reg_n_0_[2]
    SLICE_X0Y111         LUT3 (Prop_lut3_I2_O)        0.124     7.290 r  seg7/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.588    10.878    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    14.452 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.452    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.707ns  (logic 1.377ns (80.652%)  route 0.330ns (19.348%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.330     1.989    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.225 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.225    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.812ns  (logic 1.362ns (75.179%)  route 0.450ns (24.821%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  counter_reg[0]/Q
                         net (fo=2, routed)           0.450     2.108    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.330 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.330    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.851ns  (logic 1.394ns (75.342%)  route 0.456ns (24.658%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.456     2.115    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.368 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.368    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.006ns  (logic 1.393ns (69.457%)  route 0.613ns (30.543%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y105         FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.613     2.271    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.524 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.524    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.113ns  (logic 1.504ns (71.164%)  route 0.609ns (28.836%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.594     1.513    seg7/CLK
    SLICE_X1Y113         FDCE                                         r  seg7/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDCE (Prop_fdce_C_Q)         0.141     1.654 f  seg7/counter_reg[0]/Q
                         net (fo=20, routed)          0.272     1.927    seg7/counter_reg_n_0_[0]
    SLICE_X0Y111         LUT3 (Prop_lut3_I1_O)        0.043     1.970 r  seg7/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.337     2.307    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.320     3.626 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.626    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.114ns  (logic 1.392ns (65.856%)  route 0.722ns (34.144%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.722     2.380    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.631 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.631    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.133ns  (logic 1.422ns (66.694%)  route 0.710ns (33.306%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.594     1.513    seg7/CLK
    SLICE_X1Y113         FDCE                                         r  seg7/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDCE (Prop_fdce_C_Q)         0.141     1.654 f  seg7/counter_reg[0]/Q
                         net (fo=20, routed)          0.283     1.938    seg7/counter_reg_n_0_[0]
    SLICE_X0Y111         LUT3 (Prop_lut3_I0_O)        0.045     1.983 r  seg7/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.427     2.410    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.646 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.646    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.188ns  (logic 1.520ns (69.489%)  route 0.668ns (30.511%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.593     1.512    seg7/CLK
    SLICE_X6Y113         FDCE                                         r  seg7/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDCE (Prop_fdce_C_Q)         0.164     1.676 r  seg7/counter_reg[2]/Q
                         net (fo=15, routed)          0.236     1.913    seg7/counter_reg_n_0_[2]
    SLICE_X6Y113         LUT3 (Prop_lut3_I2_O)        0.046     1.959 r  seg7/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.431     2.390    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.310     3.700 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.700    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.234ns  (logic 1.396ns (62.475%)  route 0.838ns (37.525%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y106         FDCE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  counter_reg[9]/Q
                         net (fo=2, routed)           0.838     2.497    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.752 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.752    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.304ns  (logic 1.389ns (60.310%)  route 0.914ns (39.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y106         FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  counter_reg[8]/Q
                         net (fo=2, routed)           0.914     2.573    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.821 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.821    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            c4_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.978ns  (logic 1.477ns (29.662%)  route 3.501ns (70.338%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=49, routed)          3.501     4.978    BTNC_IBUF
    SLICE_X2Y114         FDCE                                         f  c4_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.584     5.006    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y114         FDCE                                         r  c4_reg[1]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            c5_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.978ns  (logic 1.477ns (29.662%)  route 3.501ns (70.338%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=49, routed)          3.501     4.978    BTNC_IBUF
    SLICE_X2Y114         FDCE                                         f  c5_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.584     5.006    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y114         FDCE                                         r  c5_reg[1]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            c6_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.978ns  (logic 1.477ns (29.662%)  route 3.501ns (70.338%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=49, routed)          3.501     4.978    BTNC_IBUF
    SLICE_X2Y114         FDCE                                         f  c6_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.584     5.006    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y114         FDCE                                         r  c6_reg[1]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            c7_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.978ns  (logic 1.477ns (29.662%)  route 3.501ns (70.338%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=49, routed)          3.501     4.978    BTNC_IBUF
    SLICE_X2Y114         FDCE                                         f  c7_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.584     5.006    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y114         FDCE                                         r  c7_reg[1]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            c8_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.978ns  (logic 1.477ns (29.662%)  route 3.501ns (70.338%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=49, routed)          3.501     4.978    BTNC_IBUF
    SLICE_X2Y114         FDCE                                         f  c8_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.584     5.006    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y114         FDCE                                         r  c8_reg[1]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            c2_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.680ns  (logic 1.477ns (31.554%)  route 3.203ns (68.446%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=49, routed)          3.203     4.680    BTNC_IBUF
    SLICE_X4Y113         FDCE                                         f  c2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.582     5.004    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y113         FDCE                                         r  c2_reg[3]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            c3_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.680ns  (logic 1.477ns (31.554%)  route 3.203ns (68.446%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=49, routed)          3.203     4.680    BTNC_IBUF
    SLICE_X4Y113         FDCE                                         f  c3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.582     5.004    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y113         FDCE                                         r  c3_reg[3]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            c4_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.680ns  (logic 1.477ns (31.554%)  route 3.203ns (68.446%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=49, routed)          3.203     4.680    BTNC_IBUF
    SLICE_X4Y113         FDCE                                         f  c4_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.582     5.004    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y113         FDCE                                         r  c4_reg[3]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            c5_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.680ns  (logic 1.477ns (31.554%)  route 3.203ns (68.446%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=49, routed)          3.203     4.680    BTNC_IBUF
    SLICE_X4Y113         FDCE                                         f  c5_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.582     5.004    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y113         FDCE                                         r  c5_reg[3]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            c6_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.680ns  (logic 1.477ns (31.554%)  route 3.203ns (68.446%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=49, routed)          3.203     4.680    BTNC_IBUF
    SLICE_X4Y113         FDCE                                         f  c6_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.582     5.004    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y113         FDCE                                         r  c6_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            c1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.245ns (35.952%)  route 0.437ns (64.048%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.437     0.683    SW_IBUF[0]
    SLICE_X1Y109         FDCE                                         r  c1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y109         FDCE                                         r  c1_reg[0]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            c1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.828ns  (logic 0.247ns (29.874%)  route 0.581ns (70.126%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           0.581     0.828    SW_IBUF[1]
    SLICE_X2Y111         FDCE                                         r  c1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.869     2.034    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y111         FDCE                                         r  c1_reg[1]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            c1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.253ns (28.534%)  route 0.633ns (71.466%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           0.633     0.886    SW_IBUF[2]
    SLICE_X2Y111         FDCE                                         r  c1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.869     2.034    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y111         FDCE                                         r  c1_reg[2]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.244ns (25.681%)  route 0.707ns (74.319%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=49, routed)          0.707     0.952    BTNC_IBUF
    SLICE_X0Y104         FDCE                                         f  counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.871     2.036    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  counter_reg[0]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.244ns (25.681%)  route 0.707ns (74.319%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=49, routed)          0.707     0.952    BTNC_IBUF
    SLICE_X0Y104         FDCE                                         f  counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.871     2.036    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  counter_reg[1]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.244ns (25.681%)  route 0.707ns (74.319%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=49, routed)          0.707     0.952    BTNC_IBUF
    SLICE_X0Y104         FDCE                                         f  counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.871     2.036    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  counter_reg[2]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.244ns (25.681%)  route 0.707ns (74.319%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=49, routed)          0.707     0.952    BTNC_IBUF
    SLICE_X0Y104         FDCE                                         f  counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.871     2.036    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  counter_reg[3]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.007ns  (logic 0.244ns (24.281%)  route 0.762ns (75.719%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=49, routed)          0.762     1.007    BTNC_IBUF
    SLICE_X0Y105         FDCE                                         f  counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.871     2.036    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y105         FDCE                                         r  counter_reg[4]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.007ns  (logic 0.244ns (24.281%)  route 0.762ns (75.719%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=49, routed)          0.762     1.007    BTNC_IBUF
    SLICE_X0Y105         FDCE                                         f  counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.871     2.036    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y105         FDCE                                         r  counter_reg[5]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.007ns  (logic 0.244ns (24.281%)  route 0.762ns (75.719%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=49, routed)          0.762     1.007    BTNC_IBUF
    SLICE_X0Y105         FDCE                                         f  counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.871     2.036    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y105         FDCE                                         r  counter_reg[6]/C





