\doxysubsubsubsection{AHB1 Peripheral Clock Enable Disable Status }
\hypertarget{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status}{}\label{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status}\index{AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}}


Get the enable or disable status of the AHB1 peripheral clock.  


\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_gad1edbd9407c814110f04c1a609a214e4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_ga2fc8f9dc5f5b64c14c325c45ee301b4f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_ga528029c120a0154dfd7cfd6159e8debe}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_ga8e182ed43301e2586bc198a729b50436}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_gaab05e603c9cadd72e4b6397837b46cef}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_gad0ccdaf669ea327e80c455db4dc36177}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_ga2d73b007700fe1576c7965ce677148bd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_ga9b9353035473ac5f144f6e5385c4bebb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_ga5e939d98ecca025c028bd1d837b84c81}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_ga9c405e3a8e5219c98d0262e18bd0eed9}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_gae89d94d6252c79e450623f69eb939ed6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_ga725d2a38d8519867922438d48a5885cf}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
Get the enable or disable status of the AHB1 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\label{doc-define-members}
\Hypertarget{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_doc-define-members}
\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_gae89d94d6252c79e450623f69eb939ed6}\index{AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_DMA1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_DISABLED}!AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_gae89d94d6252c79e450623f69eb939ed6} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{((RCC-\/>AHB1ENR\ \&(RCC\_AHB1ENR\_DMA1EN))\ ==\ RESET)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_gaab05e603c9cadd72e4b6397837b46cef}\index{AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED}!AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_gaab05e603c9cadd72e4b6397837b46cef} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{((RCC-\/>AHB1ENR\ \&(RCC\_AHB1ENR\_DMA1EN))\ !=\ RESET)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_ga725d2a38d8519867922438d48a5885cf}\index{AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_DMA2\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_DISABLED}!AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_ga725d2a38d8519867922438d48a5885cf} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{((RCC-\/>AHB1ENR\ \&(RCC\_AHB1ENR\_DMA2EN))\ ==\ RESET)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_gad0ccdaf669ea327e80c455db4dc36177}\index{AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_DMA2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_ENABLED}!AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_gad0ccdaf669ea327e80c455db4dc36177} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{((RCC-\/>AHB1ENR\ \&(RCC\_AHB1ENR\_DMA2EN))\ !=\ RESET)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_ga2d73b007700fe1576c7965ce677148bd}\index{AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED}!AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_ga2d73b007700fe1576c7965ce677148bd} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{((RCC-\/>AHB1ENR\ \&(RCC\_AHB1ENR\_GPIOAEN))\ ==\ RESET)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_gad1edbd9407c814110f04c1a609a214e4}\index{AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED}!AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_gad1edbd9407c814110f04c1a609a214e4} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{((RCC-\/>AHB1ENR\ \&(RCC\_AHB1ENR\_GPIOAEN))\ !=\ RESET)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_ga9b9353035473ac5f144f6e5385c4bebb}\index{AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED}!AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_ga9b9353035473ac5f144f6e5385c4bebb} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{((RCC-\/>AHB1ENR\ \&(RCC\_AHB1ENR\_GPIOBEN))\ ==\ RESET)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_ga2fc8f9dc5f5b64c14c325c45ee301b4f}\index{AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED}!AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_ga2fc8f9dc5f5b64c14c325c45ee301b4f} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{((RCC-\/>AHB1ENR\ \&(RCC\_AHB1ENR\_GPIOBEN))\ !=\ RESET)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_ga5e939d98ecca025c028bd1d837b84c81}\index{AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED}!AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_ga5e939d98ecca025c028bd1d837b84c81} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{((RCC-\/>AHB1ENR\ \&(RCC\_AHB1ENR\_GPIOCEN))\ ==\ RESET)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_ga528029c120a0154dfd7cfd6159e8debe}\index{AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED}!AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_ga528029c120a0154dfd7cfd6159e8debe} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{((RCC-\/>AHB1ENR\ \&(RCC\_AHB1ENR\_GPIOCEN))\ !=\ RESET)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_ga9c405e3a8e5219c98d0262e18bd0eed9}\index{AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_DISABLED}!AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_ga9c405e3a8e5219c98d0262e18bd0eed9} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{((RCC-\/>AHB1ENR\ \&(RCC\_AHB1ENR\_GPIOHEN))\ ==\ RESET)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_ga8e182ed43301e2586bc198a729b50436}\index{AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_ENABLED}!AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_ga8e182ed43301e2586bc198a729b50436} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{((RCC-\/>AHB1ENR\ \&(RCC\_AHB1ENR\_GPIOHEN))\ !=\ RESET)}

\end{DoxyCode}
