####################################################################
# NEVER CHANGE THIS FILE
#
# Definitions of register values and partial register values.
#
# If Firmware changes generate a new definition file specifying
# the firmware version in the name.
#
# Setting AccesMode can take 3 values 0 = Read/Write, 1 = Read Only ,2 = Write Only (no response), 3 = Read/Non sticky write;
####################################################################
HEADER
TM_TYPE TCT5TEA_EVAL
TM_FIRMWARE_VERSION 0xFEDA0014
DESCRIPTION see https://forge.in2p3.fr/projects/target/wiki/TARGET_C_Eval_Board
RESPONSIBLE_AUTHOR Adrian Zink and Luigi Tibaldo
NUM_REGISTERS 0x83
##############################################################################################
# Setting layout: All fields must be filled, use 0 for default value.
#
# Field: Name           RegAddr nBits   startBit value    AccessMode    lowerBound upperBound multiplier offset description
# Type:  string         uint8_t uint8_t uint8_t  uint32_t enum(0,1,2,3) uint32_t   uint32_t   float      float  strings
##############################################################################################

SETTINGS
FirmwareVersion         0x00    32      0       0xFEDA0014      1    0x0        0x0        0.         0.     Assigned value of 0xFEDA0006, assigned in Firmware to highlight and track incremental changes in firmware. Incremented with every firmware revision
CTAID                   0x01    8       0       0x0       0          0x0        0xFF       0.         0.     CTA ID, fill CTA ID field of reported event
DetectorID              0x01    8       8       0x0       0          0x0        0xFF       0.         0.     Detector ID, fill Detector ID field of reported event
AnyValue                0x01    16      16      0x0       0          0x0        0xFFFF     0.         0.     Any value for control software, does not have effect on any FPGA logic
SerialNumLSW            0x02    32      0       0x0       1          0x0        0x0        0.         0.     Serial number the least significant word
SerialNumMSW            0x03    32      0       0x0       1          0x0        0x0        0.         0.     Serial number the most significant word
# Status registe
VCCAUX_ALRM				0x04	1		0		0x0		  1	         0x0		0x0		   0.		  0.	 VCCAUX_ALARM_OUT from FPGA monitoring, see FPGA monitoring section (temperature)
VCCINT_ALRM				0x04	1		1		0x0		  1	         0x0		0x0		   0.		  0.	 VCCINT_ALARM_OUT from FPGA monitoring, see FPGA monitoring section (Vccint)
USR_VCCAUX_ALRM			0x04	1		2		0x0		  1	         0x0		0x0		   0.		  0.	 USER_TEMP_ALARM_OUT from FPGA monitoring, see FPGA monitoring section (Vccaux)
USR_VCCBRAM__ALRM		0x04	1		3		0x0		  1	         0x0		0x0		   0.		  0.	 USER_TEMP_ALARM_OUT from FPGA monitoring, see FPGA monitoring section (Vccbram)
BUSY_FPGA_MON			0x04	1		4		0x1		  1	         0x0		0x0		   0.		  0.	 BUSY from FPGA monitoring, ADC busy signal. This signal transitions High during an ADC conversion. This signal also transitions High for an extended period during an ADC or sensor calibration, see FPGA monitoring section
DRDY_FPGA_MON			0x04	1		5	 	0x0		  1	         0x0		0x0		   0.		  0.	 DRDY from FPGA monitoring, see FPGA monitoring section
EOC_FPGA_MON			0x04	1		6		0x0		  1	         0x0		0x0		   0.		  0.	 EOC from FPGA monitoring. This signals transitions to an active High at the end of an ADC conversion when the measurement is written to the status register, see FPGA monitoring section
EOS_FPGA_MON			0x04	1		7		0x0		  1	         0x0		0x0		   0.		  0.	 EOS from FPGA monitoring. This signal transitions to active High when the measurement data from the last channel in an automatic channel sequence is written to the status registers, see FPGA monitoring section
OVER_TMP_FPG_MON		0x04	1		8		0x0		  1	         0x0		0x0		   0.		  0.	 OT (Over-Temperature alarm) from FPGA monitoring, see FPGA monitoring section
+5.2V_OK				0x04	1		9		0x1		  1	         0x0		0x0		   0.		  0.	 Not used for TargetC Eval Board
+1.8V_OK				0x04	1		10		0x1		  1	         0x0		0x0		   0.		  0.	 +1_8V is OK, 1 - OK, 0 - is not
mgt_AVCC_OK				0x04	1		11		0x1		  1	         0x0		0x0		   0.		  0.	 mgt_AVCC_OK is OK, 1 - OK, 0 - is not
mgt_AVTT_OK				0x04	1		12		0x0		  1	         0x0		0x0		   0.		  0.	 mgt_AVTT_OK is OK, 1 - OK, 0 - is not
Unused_0x04_0			0x04	2		13		0x0		  1			 0x0		0x0		   0.		  0.	 Unused
EventDone_ASIC0			0x04	1		15		0x0		  1	         0x0		0x0		   0.		  0.	 State of event Done bit of TARGET C
EventDone_ASIC1			0x04	1		16		0x0		  1	         0x0		0x0		   0.		  0.	 Not used for TargetC Eval Board
EventDone_ASIC2			0x04	1		17		0x0		  1	         0x0		0x0		   0.		  0.	 Not used for TargetC Eval Board
EventDone_ASIC3			0x04	1		18		0x0		  1	         0x0		0x0		   0.		  0.	 Not used for TargetC Eval Board
FIFO_Overflow			0x04	1		19		0x0		  1	         0x0		0x0		   0.		  0.	 Overflow on summary FIFO of event data
FIFO_Underflow			0x04	1		20		0x0		  1	         0x0		0x0		   0.		  0.	 Underflow on summary FIFO of event data
Unused_0x04_1			0x04	6		21		0x0		  1	         0x0		0x0		   0.		  0.	 Unused, always 0
BackPlaneStatus			0x04	5		27		0x13	  1	         0x0		0x0		   0.		  0.	 Status of backplane lines from bp4 to bp7 (also bp5 is reset and will not be available due to board reset)
# Latched status register
LatchedVCCAUX_ALRM		0x05	1		0		0x0		  1	         0x0		0x0		   0.		  0.	 VCCAUX_ALARM_OUT from FPGA monitoring, see FPGA monitoring section (temperature) 
LatchedVCCINT_ALRM		0x05	1		1		0x0		  1	         0x0		0x0		   0.		  0.	 VCCINT_ALARM_OUT from FPGA monitoring, see FPGA monitoring section (Vccint) 
LatchedUSR_VCCAUX_ALRM	0x05	1		2		0x0		  1	         0x0		0x0		   0.		  0.	 USER_TEMP_ALARM_OUT from FPGA monitoring, see FPGA monitoring section (Vccaux) 
LatchedUSR_VCCBRAM_ALRM	0x05	1		3		0x0		  1	         0x0		0x0		   0.		  0.	 USER_TEMP_ALARM_OUT from FPGA monitoring, see FPGA monitoring section (Vccbram)	 
LatchedBUSY_FPGA_MON	0x05	1		4		0x1		  1	         0x0		0x0		   0.		  0.	 BUSY from FPGA monitoring, ADC busy signal. This signal transitions High during an ADC conversion. This signal also transitions High for an extended period during an ADC or sensor calibration, see FPGA monitoring section 
LatchedDRDY_FPGA_MON	0x05	1		5		0x0		  1	         0x0		0x0		   0.		  0.	 DRDY from FPGA monitoring, see FPGA monitoring section 
LatchedEOC_FPGA_MON		0x05	1		6		0x1		  1	         0x0		0x0		   0.		  0.	 EOC from FPGA monitoring. This signals transitions to an active High at the end of an ADC conversion when the measurement is written to the status register, see FPGA monitoring section 
LatchedEOS_FPGA_MON		0x05	1		7		0x1		  1	         0x0		0x0		   0.		  0.	 EOS from FPGA monitoring. This signal transitions to active High when the measurement data from the last channel in an automatic channel sequence is written to the status registers, see FPGA monitoring section 
LatchedOVER_TMP_FPG_MON	0x05	1		8		0x0		  1	         0x0		0x0		   0.		  0.	 OT (Over-Temperature alarm) from FPGA monitoring, see FPGA monitoring section 
Latched+5.2V_OK			0x05	1		9		0x1		  1	         0x0		0x0		   0.		  0.	 Not used for TargetC Eval Board 
Latched+1.8V_OK			0x05	1		10		0x1	  	  1	         0x0		0x0		   0.		  0.	 +1_8V is OK, 1 - OK, 0 - is not
Latchedmgt_AVCC_OK		0x05	1		11		0x1		  1	         0x0		0x0		   0.		  0.	 mgt_AVCC_OK is OK, 1 - OK, 0 - is not
Latchedmgt_AVTT_OK		0x05	1		12		0x1		  1	         0x0		0x0		   0.		  0.	 mgt_AVTT_OK is OK, 1 - OK, 0 - is not
Unused_0x05_0		0x05	2		13		0x0		  1	         0x0		0x0		   0.		  0.	 Unused
LatchedEventDone_ASIC0	0x05	1		15		0x0		  1	         0x0		0x0		   0.		  0.	 State of event Done bit of TARGET C
LatchedEventDone_ASIC1	0x05	1		16		0x0		  1	         0x0		0x0		   0.		  0.	 Not used for TargetC Eval Board
LatchedEventDone_ASIC2	0x05	1		17		0x0		  1	         0x0		0x0		   0.		  0.	 Not used for TargetC Eval Board
LatchedEventDone_ASIC3	0x05	1		18		0x0		  1	         0x0		0x0		   0.		  0.	 Not used for TargetC Eval Board
LatchedFIFOOverflow	0x05	1		19		0x0		  1	         0x0		0x0		   0.		  0.	 Overflow on summary FIFO of event data
LatchedFIFOUnderflow	0x05	1		20		0x0		  1	         0x0		0x0		   0.		  0.	 Underflow on summary FIFO of event data
Unused_0x05_1		0x05	6		21		0x0		  1	         0x0		0x0		   0.		  0.	 Unused, always 0
LatchedBackPlaneStatus	0x05	5		27		0x13	  1	         0x0		0x0		   0.		  0.	 Status of backplane lines from bp4 to bp7 (also bp5 is reset and will not be available due to board reset)
FIFOStatus_0			0x06	32		0		0x0		  1	         0x0		0x0		   0.		  0.	 Data Storage FIFO underflow(bits 1,3,5,7,..) and overflow (0,2,4,..) errors. Two bits per acquisition channel. Channel 0 errors reported in bits 0(underflow) and 1(overflow), channel 1 in bits 2 and 3,….
LatchedFIFOStatus_0		0x07	32		0		0x0		  0	         0x0		0x1		   0.		  0.	 Data Storage FIFO underflow(bits 1,3,5,7,..) and overflow (0,2,4,..) errors. Two bits per acquisition channel. Channel 0 errors reported in bits 0(underflow)  and 1(overflow),  channel  1  in  bits  2  and  3,….  
FIFOStatus_1			0x08	32		0		0x0		  1	         0x0		0x0		   0.		  0.	 Data Storage FIFO underflow(bits 1,3,5,7,..) and overflow (0,2,4,..) errors. Two bits per acquisition channel. Channel 0 errors reported in bits 0(underflow)  and 1(overflow),  channel  1  in  bits  2  and  3,….  
LatchedFIFOStatus_1		0x09	32		0		0x0		  0	         0x0		0x1		   0.		  0.	 Data Storage FIFO underflow(bits 1,3,5,7,..) and overflow (0,2,4,..) errors. Two bits per acquisition channel. Channel 0 errors reported in bits 0(underflow)  and 1(overflow),  channel  1  in  bits  2  and  3,….  
FIFOStatus_2			0x0a	32		0		0x0		  1	         0x0		0x0		   0.		  0.	 Data Storage FIFO underflow(bits 1,3,5,7,..) and overflow (0,2,4,..) errors. Two bits per acquisition channel. Channel 0 errors reported in bits 0(underflow)  and 1(overflow),  channel  1  in  bits  2  and  3,….  
LatchedFIFOStatus_2		0x0b	32		0		0x0		  0	         0x0		0x1		   0.		  0.	 Data Storage FIFO underflow(bits 1,3,5,7,..) and overflow (0,2,4,..) errors. Two bits per acquisition channel. Channel 0 errors reported in bits 0(underflow)  and 1(overflow),  channel  1  in  bits  2  and  3,….  
FIFOStatus_3			0x0c	32		0		0x0		  1	         0x0		0x0		   0.		  0.	Data Storage FIFO underflow(bits 1,3,5,7,..) and overflow (0,2,4,..) errors. Two bits per acquisition channel. Channel 0 errors reported in bits 0(underflow)  and 1(overflow),  channel  1  in  bits  2  and  3,….   
LatchedFIFOStatus_3		0x0d	32		0		0x0		  0	         0x0		0x1		   0.		  0.	Data Storage FIFO underflow(bits 1,3,5,7,..) and overflow (0,2,4,..) errors. Two bits per acquisition channel. Channel 0 errors reported in bits 0(underflow)  and 1(overflow),  channel  1  in  bits  2  and  3,….   
TriggerFIFOStatus		0x0e	32		0		0x0		  1	         0x0		0x0		   0.		  0.	 
# Trigger Statistics
CountTACKsReceived		0x0f	16		0		0x0		  3	         0x0		0x0	   	   0.		  0.	 Count number of TACKs received
CountGoodSyncTACKs		0x0f	16		16		0x0		  3	         0x0		0x0		   0.		  0.	 Count number of good Sync verification TACKs.
# TACK statistics
CountTACKParityErrors	0x10	8		0		0x0		  1	         0x0		0x0	   	   0.		  0.	 Count Tack Parity errors. Counter is reset by writing any value into register 0xF
CountTACKParityErrors2	0x10	8		8		0x0		  1		     0x0		0x0		   0.		  0.	 Same as count in bits 7-0.   Count Tack Parity errors
CountTACKRangeErrors	0x10	8		16		0x0		  1	         0x0		0x0		   0.		  0.	 Count of range error over Tack. Counter is reset by writing any value into register 0xF
CountSyncErrors 		0x10	8		24		0x0		  1	         0x0		0x0		   0.		  0.	 Count of range error over Tack. Counter is reset by writing any value into register 0xF  
# FIFO statistics
CountDataPackets 		0x11	16		0		0x0		  1	         0x0		0x0	  	   0.		  0.	 Count all built packets on all incoming channels. Counter is reset by writing any value into register 0xF
CountDataPackets2		0x11	16		16		0x0		  1	         0x0		0x0		   0.		  0.	 Count all enabled for counting (bits 0 of register 0x30) built packets on all incoming channels. Counter is reset by writing any value into register 0xF 
# Packet statistics	
CountTransmittedPacks	0x12	16		0		0x0		  1	         0x0		0x0		   0.		  0.	 MAC Counter, count all transmitted packet by MAC. Counter is reset by writing any value into register 0xF
CountTransmittedPacks2	0x12	16		16		0x0		  1	         0x0		0x0		   0.		  0.	 Copy of bits 15-0,  Counter is reset by writing any value into register 0xF 
# Ramp count statistics
CountProcessedEvents	0x13	16		0		0x0		  1	         0x0		0x0		   0.		  0.	 Count number of event processed. Counter is reset by writing value of 1 into bit 30 of register 0x1a
CountCommandPackets		0x13	16		16		0x0		  1	         0x0		0x0	       0.		  0.	 Count command issued to Camera module. Counter is reset by writing any value into register 0xF
# Time Adjust Register
Time_Offset				0x14	8		0		0x60	  0			 0x0		0xFF	   8.		  0.	 Time offset register, specify amount of clock cycles to adjust timebase between tester and camera module to start simultaneously (8 ns steps)
Unused_0x14			0x14	8		8		0x0		  0	         0x0		0x0		   0.		  0.	 Unused 
Correct_TACK			0x14	15		16		0x0		  0	         0x0		0x7FFF	   1.		  0.	 To correct TACK for proper time by taking in to account propagation and decision making (1 ns steps) 
Start_TimeBase			0x14	1		31		0x0		  0			 0x0		0x1		   0.		  0.	 Start time base writing 1 to this bit will start and restart time base. Time base always start from 0 
# ADC configuration Registers, not used for TargetC Eval Board
ADC0SelectScanMode		0x15	1		0		0x0		  1			 0x0		0x0		   0.		  0.	 Not used for TargetC Eval Board
ADC0ChannelSelect		0x15	4		1		0xF		  1			 0x0		0x0		   0.		  0.	 Not used for TargetC Eval Board 
ADC0Averaging			0x15	3		5		0x0		  1			 0x0		0x0		   0.		  0.	 Not used for TargetC Eval Board
ADCEnableSelect			0x15	4		8		0xF		  1			 0x0		0x0		   0.		  0.	 Not used for TargetC Eval Board 
Unused_0x15			0x15	18		12		0x0		  1			 0x0		0x0		   0.		  0.	 Unused 
ADCStop					0x15	1		30		0x0		  1			 0x0		0x0		   0.		  0.	 Not used for TargetC Eval Board 
ADCStart				0x15	1		31		0x0		  1			 0x0		0x0		   0.		  0.	 Not used for TargetC Eval Board 
TimeCounter			0x16	32		0		0x0		  1			 0x0		0x0		   0.		  0.	 Free running time counter value set by sync over TACK pass 32 LSB
# Control register 0
EnableBit				0x17	1		0		0x1		  1			 0x0		0x1		   0.		  0.	 Enable bit, 1- enable analog sampling, after proper Sync command issued
TPGSelect				0x17	1		1		0x0		  0			 0x0		0x0		   0.		  0.	 1 - Enables Readout of test pattern, 0 - Normal Readout
OffsetUsageEnable		0x17	1		2		0x0		  0			 0x0		0x1		   0.		  0.	 Offset usage enable (1).  In order to optimize 48 samples readout relatively to trigger position, logic implement option to sync readout to 8 sample bins (4 bins per buffer). Setting bit to one will enable this feature. Otherwise buffer readout always start from beginning. Should be noted that that setting number of readout buffer to more then 2( Bits 23-20) will disable offset usage. And for software buffer this feature disabled as well (bit 9 of 0x1b)  
RampStartDelay			0x17	5		3		0x0		  0			 0x0		0x1F	   8.		  0.	 Ramp start delay after trigger, in system clocks (8 ns)  
RampSignalDuration		0x17	13		8		0x30C	  0			 0x0		0x1FFF	   0.		  0.	 Specify ramp signal duration to Target 
SR_SEL_Mode				0x17	1		21		0x0		  0			 0x0		0x1		   0.		  0.	 Select if SR_SEL pulse signal asserted all time (1)  or only actual event readout process   
SR_CLK_Mode				0x17	1		22		0x1		  0			 0x0		0x1		   0.		  0.	 Special mode for sr_clk. 0  sr_clk run continuously, 1  sr_clk run when only needed   
Options_BufferNotIncr	0x17	1		23		0x0		  0			 0x0		0x1		   0.		  0.	 Select options when buffer never incremented, stay same as start one 
MaxChannelsInPacket		0x17	7		24		0x0		  0			 0x0		0x7F	   0.		  0.	 Maximum Ethernet packet size parameter. Indicate how many channels out of available 64 can be shipped in one packet. Value of 0 and 1 indicate one channel per network packet, 2  channels  per  packet,  and  … Careful attention need to be taken to set this parameter. First of all user need to know type of network card host system will have and if it support Jumbo packets. In any case maximum size of acceptable network packet need to be compared with expected event size and properly divided into packets. Default value of 0 (or 1) always process just one channel per packet and works in all cases but will generate maximum number of packets (64). This parameter help to reduce number of packets and related overhead for packet header and trailer to optimize system performance.
EnablePacketCount		0x17	1		31		0x0		  0			 0x0		0x1		   0.		  0.	 Enable packet count in register 0x10, bits 31-16
# Control register 1
PowerUpASIC0  			0x18	1		0		0x0		  0			 0x0		0x1		   0.		  0.	 Not used for TargetC Eval Board, ASICs are always on
CLR_REG_TARGETC  		0x18	1		1		0x0		  0			 0x0		0x1		   0.		  0.	 Directly control clr_reg input to Target C
Unused_0x18_0  0x18	2		2		0x0		  0			 0x0		0x0	       0.		  0.	 Unused, Spare control bits to Target ASIC 0
PowerUpASIC1  			0x18	1		4		0x0		  0			 0x0		0x1		   0.		  0.	 Not used for TargetC Eval Board, ASICs are always on
CLR_REG_CCTV  			0x18	1		5		0x0		  0			 0x0		0x1		   0.		  0.	 Directly control clr_reg input to CCTV
Unused_0x18_1  0x18	2		6		0x0		  0			 0x0		0x0	       0.		  0.	 Unused, Spare control bits to Target ASIC 1
PowerUpASIC2  			0x18	1		8		0x0		  0			 0x0		0x1		   0.		  0.	 Not used for TargetC Eval Board
CLR_REG2  				0x18	1		9		0x0		  0			 0x0		0x0		   0.		  0.	 Not used for TargetC Eval Board
Unused_0x18_2  0x18	2		10		0x0		  0			 0x0		0x0		   0.		  0.	 Unused, Spare control bits to Target ASIC 2
PowerUpASIC3  			0x18	1		12		0x0		  0			 0x0		0x1		   0.		  0.	 Not used for TargetC Eval Board
CLR_REG3  				0x18	1		13		0x0		  0			 0x0		0x0		   0.		  0.	 Not used for TargetC Eval Board
Unused_0x18_3  0x18	2		14		0x0		  0			 0x0		0x0		   0.		  0.	 Unused, Spare control bits to Target ASIC 3
HV_Enable				0x18	1		16		0x0		  1			 0x0		0x0		   0.		  0.	 Not used for TargetC Eval Board 
5.2V_Enable				0x18	1		17		0x1		  0			 0x0		0x0		   0.		  0.	 Not used for TargetC Eval Board
2.7V_Enable				0x18	1		18		0x1		  0			 0x0		0x0		   0.		  0.	 Not used for TargetC Eval Board
Unused_0x18_4	0x18	1		19		0x0		  0			 0x0		0x0		   0.		  0.	 Unused
DoneSignalSpeedUp		0x18	1		20		0x0		  0			 0x0		0x1		   0.		  0.	 Select if done signal is used to speed up conversion (1  done is enabled)
BufferEnableLogic		0x18	1		21		0x1	  	  0			 0x0		0x1		   0.		  0.	 Select buffer enable logic. With current sampling timing this bit need to be set to 1. All odd buffers will get incremented earlier and as result special counting as increment by 3 and decrement by 1 need to be used (Set to 1) 
WilkinsonClockFreq		0x18	2		22		0x1		  0			 0x0		0x3		   0.		  0.	 Select Wilkinson clock frequency (counting speed for digitizer is twice Wilkinson clock speed): 00 - 104.167MHz, 01 - 250MHz, 10 - 468.75MHz, 11 - 500MHz 	 
SelectSampleClockPhase	0x18	4		24		0x1		  0			 0x0		0xF		   0.		  0.	 Select phase of clock to sample event data from ASICs, 1 per ASIC (0  rising edge, 1 - falling edge) ASIC0  bit 24, ASIC1  bit  25,  …,  ASIC3   bit 27) 	 
Unused_0x18_5	0x18	4		28		0x0		  0			 0x0		0x0		   0.		  0.	 Unused, Spare control bits  
# Trigger control register 0
TriggerDelayAlternative	0x19	14		0		0x0		  0			 0x0		0xF		   1.		  0.	 Trigger delay alternative, to compensate for time between trigger arrival and trigger decision making, need to be found experimentally. Count in 1ns steps 	
Unused_0x19	0x19	4		14		0x0		  0			 0x0		0x0		   0.		  0.	 Unused	
TriggerDelay			0x19	14		18		0x70	  0			 0x0		0x3FFFF	   1.		  0.	 Trigger delay, to compensate for time between trigger arrival and trigger decision making, need to be found experimentally. Count in 1ns steps
# Trigger control register 1
PhaseOfTACKClock		0x1a	1		0		0x0		  0			 0x0		0x1		   0.		  0.	 Select phase of clock to sample TACK from BP (0  rising edge, 1 - falling edge) 	 
Unused_0x1a_0	0x1a	7		1		0x0		  0			 0x0		0x0		   0.		  0.	 Unused	 	
EnableTriggerInput		0x1a	18		8		0x0		  0			 0x0		0x3FFF	   0.		  0.	 Enable trigger input contribution to trigger counter(register 0xF bits 31-16). Bits assigned as followed: 3-0 : Target ASIC 0 trigger bits, 7-4 : Target ASIC 1 trigger bits, 11-8 : Target ASIC 3 trigger bits, 15-12 : Target ASIC 3 trigger bits,16 : external hardware trigger, 17 : software trigger 
Unused_0x1a_1	0x1a	4		26		0x0		  0			 0x0		0x0		   0.		  0.	 Unused
TriggerCounterReset		0x1a	1		30		0x0		  0			 0x0		0x1		   0.		  0.	 Trigger counter reset 
InitiateSoftwareTrig	0x1a	1		31		0x0		  0			 0x0		0x1		   0.		  0.	 Unused -Software trigger, non sticky bit, need to be set to one to initiate software trigger, does not require to set to 0 to generate next trigger    
# Row/column control/status
Row						0x1b	3		0		0x0		  0			 0x0		0x7		   0.		  0.	 Specify row for readout when trigger received and activated by TACK Mode = "10" OR  "11"	 
Column					0x1b	6		3		0x0		  0			 0x0		0x3F	   0.		  0.	 Specify column for readout when trigger received and activated by TACK Mode = "10" OR  "11"  	 	 
Unused_0x1b			0x1b	1		9		0x0		  0			 0x0		0x0		   0.		  0. 	 Unused	 
CurrentColumn			0x1b	6		10		0x0		  1			 0x0		0x0		   0.		  0.	 Free running current column value to simulate sampling buffer write column pointer    	 
CurrentRow				0x1b	3		16		0x0		  1			 0x0		0x0		   0.		  0.	 Free running current row value to simulate sampling buffer write row pointer	 
LatestSample			0x1b	4		19		0x0		  1			 0x0		0x0		   0.		  0.	 Latched by latest trigger value of sample value  (only 4 MSB)  	 
LatestColumn			0x1b	6		23		0x0		  1			 0x0		0x0		   0.		  0.	 Latched by latest trigger value of column counter   
LatestRow				0x1b	3		29		0x0		  1			 0x0		0x0		   0.		  0.	 Latched by latest trigger value of row counter   
# Number of samples to read
NumberOfBlocks			0x1c	4		0		0x1		  0			 0x0		0xF		   0.		  0.	 Specify number of buffer for readout, with 0 corresponding to 1 buffers 
NumSampOnPartBlock			0x1c	5		4		0x0		  0			 0x0		0x1F	   0.		  0.	 Number of samples on partial buffer, from 0 to 31, to enable flexible readout of any number of desirable samples. At the moment value of 1 -> 16 samples, 0  0 samples. Optimized for 48 sample event  	 
UnusedNumberOfSamples0	0x1c	7		9		0x0		  1			 0x0		0x0		   0.		  0.	 Unused	 
AltNumberOfBlocks		0x1c	4		16		0x0		  0			 0x0		0xF		   0.		  0.	 Specify number of alternative buffer for readout, with 0 corresponding to 1 buffers 
Unused_0x1c_0		0x1c	12		20		0x0		  1			 0x0		0x0		   0.		  0.	 Unused	 
# Monitor control register
InputFPGAMonitoring		0x1d	16		0		0x0		  0			 0x0		0xFFFF	   0.		  0.	 Input data for FPGA monitoring  interface, DI on page 14 of http://www.xilinx.com/support/documentation/user_guides/ug480_7Series_XADC.pdf 
AddressFPGAMonitoring	0x1d	7		16		0x0		  0			 0x0		0x7F	   0.		  0.	 Data address for FPGA monitoring  interface, DADDR on page 14 of http://www.xilinx.com/support/documentation/user_guides/ug480_7Series_XADC.pdf 
Unused_0x1d	0x1d	8		23		0x0		  0			 0x0		0x0		   0.		  0.	 Unused	 
WriteFPGAMonitoring		0x1d	1		31		0x0		  0			 0x0		0x1		   0.		  0.	 Data write for FPGA monitoring  interface, DWE on page 14 of http://www.xilinx.com/support/documentation/user_guides/ug480_7Series_XADC.pdf	 
# Configuration waveform register
PCLK_SINlow 			0x1e	8		0		0x12	  0			 0x0		0xFF	   0.		  0. 	 PCLK width plus 1 when SIN low, need to be set to 0x7 	 
SIN_beforePCLK			0x1e	8		8		0x5		  0			 0x0		0xFF	   0.		  0.	 SIN settling time before PCLK plus 1, need to set to 1	 
SIN_afterPCLK			0x1e	8		16		0x5		  0			 0x0		0xFF	   0.		  0.	 SIN settling time after PCLK plus 1, need to set to 1 
PCLK_SINhigh			0x1e	8		24		0x12	  0			 0x0		0xFF	   0.		  0.	 PCLK width plus 1 when SIN high, need to be set to 0x3 
# ADC11616 control register
MAX11616_Config			0x1f	8		0		0x0		  0			 0x0		0xFF	   0.		  0.	 Configuration byte for MAX11616, see configuration/setup bytes definitions, default 0x17 http://datasheets.maximintegrated.com/en/ds/MAX11612-MAX11617.pdf (Table 2)  
MAX11616_Setup			0x1f	8		8		0x0		  0			 0x0		0xFF	   0.		  0.	 Setup byte for MAX11616, see configuration/setup bytes definitions, default 0xd2 http://datasheets.maximintegrated.com/en/ds/MAX11612-MAX11617.pdf (Table 1) 	 				
MAX11616_Stop			0x1f	1		16		0x0		  0			 0x0		0x1		   0.		  0.	 Stop bit, to change configuration operation needs to be stopped and restarted again 
Unused_0x1f	0x1f	14		17		0x0		  1			 0x0		0x0		   0.		  0.	 Unused
MAX11616_Start			0x1f	1		31		0x0		  0			 0x0		0x1		   0.		  0.	 Setting to 1 will start ADC readout, non-sticky bit	 
# HV control
HVDACControl			0x20	4		0		0x0		  1			 0x0		0x0		   0.		  0.	 Not used for TargetC Eval Board 	 
Unused_0x20	0x20	7		4		0x0		  0			 0x0		0x0		   0.		  0.	 Unused	 
SelectLowSideVoltage	0x20	1		11		0x0		  1			 0x0		0x0		   0.		  0.	 Not used for TargetC Eval Board	 
LowSideVoltage			0x20	20		12		0x0		  1			 0x0		0x0		   0.		  0.	 Not used for TargetC Eval Board	 
# Peltier uC control, Not used for TargetC Eval Board
Unused_0x21 			0x21 	32		0 		0x0		  0	0x0 		 0x0 		0	0				unused (no peltier element in TC Eval board) 
Unused_0x22 			0x22 	32		0 		0x0		  0	0x0 		 0x0 		0	0				unused (no peltier element in TC Eval board) 
Unused_0x23 			0x23 	32		0 		0x0		  0	0x0 		 0x0 		0	0				unused (no peltier element in TC Eval board) 
# Flash memory write, Not used for TargetC Eval Board
Flash_ValueToWrite		0x24	16		0		0x0		  1			 0x0		0x0		   0.		  0.	 Not used for TargetC Eval Board
Flash_WriteAddress		0x24	10		16		0x0		  1			 0x0		0x0  	   0.		  0.	 Not used for TargetC Eval Board
Flash_WriteMSBAddress	0x24	1		26		0x0		  1			 0x0		0x0		   0.		  0.	 Not used for TargetC Eval Board
Unused_0x24			0x24	4		27		0x0		  1			 0x0		0x0		   0.		  0.	 Unused
Flash_StartWrite		0x24	1		31		0x0		  1			 0x0		0x0		   0.		  0.	 Not used for TargetC Eval Board
# Flash memory control, Not used for TargetC Eval Board
Flash_CommandSize		0x25	9		0		0x0		  1			 0x0		0x0 	   0.		  0.	 Not used for TargetC Eval Board
Flash_NotAsserted		0x25	1		9		0x0		  1			 0x0		0x0		   0.		  0.	 Not used for TargetC Eval Board
Unused_0x25_0			0x25	6		10		0x0		  1			 0x0		0x0		   0.		  0.	 Unused
Flash_ReadSize			0x25	9		16		0x0		  1			 0x0		0x0 	   0.		  0.	 Not used for TargetC Eval Board
Unused_0x25_1			0x25	5		25		0x0		  1			 0x0		0x0		   0.		  0.	 Unused
Flash_Start0			0x25	1		30		0x0		  1			 0x0		0x0		   0.		  0.	 Not used for TargetC Eval Board
Flash_Start1			0x25	1		31		0x0		  1			 0x0		0x0		   0.		  0.	 Not used for TargetC Eval Board
# Flash memory read, Not used for TargetC Eval Board
Flash_ReadValue			0x26	16		0		0x0		  1			 0x0		0x0		   0.		  0.	 Not used for TargetC Eval Board
Flash_ReadAddress		0x26	10		16		0x0		  1			 0x0		0x0		   0.		  0.	 Not used for TargetC Eval Board
Flash_ReadMSBAddress		0x26	1		26		0x0		  1			 0x0		0x0		   0.		  0.	 Not used for TargetC Eval Board
Unused_0x26			0x26	3		27		0x0		  1			 0x0		0x0		   0.		  0.	 Unused
Flash_DoneBit			0x26	1		30		0x1		  1			 0x0		0x0		   0.		  0.	 Not used for TargetC Eval Board
Flash_Start			0x26	1		31		0x0		  1			 0x0		0x0		   0.		  0.	 Not used for TargetC Eval Board
# Zero-suppression control register
Zero_Threshold			0x27	12		0		0x0		  0			 0x0		0xFF	   0.		  0.	 Set threshold value to compare. Discard if all values under threshold.
Zero_OverflowValue		0x27	12		12		0x0		  0			 0x0		0xFF	   0.		  0.	 Set overflow value to properly handle overflow
Unused_0x27			0x27	6		24		0x0		  0			 0x0		0x3F	   0.		  0.	 Unused
Zero_Test			0x27	1		30		0x0		  0			 0x0		0x1		   0.		  0.	 Test zero-suppression reporting. Configure system return only enabled channels regarding zero-suppression logic  
Zero_Enable			0x27	1		31		0x0		  0			 0x0		0x1		   0.		  0.	 Enable zero suppression algorithm. This algorithm discard all suppressed channels  
# Monitor results register
Monitor_OutputData		0x28	16		0		0x0		  1			 0x0		0x0		   0.		  0.	 Output data for FPGA monitoring  interface, DO on page 14 of http://www.xilinx.com/support/documentation/user_guides/ug480_7Series_XADC.pdf 
Monitor_Address			0x28	7		16		0x0		  1			 0x0		0x0		   0.		  0.	 Data address for FPGA monitoring  interface, DADDR on page 14 of http://www.xilinx.com/support/documentation/user_guides/ug480_7Series_XADC.pdf 
Unused_0x28			0x28	8		23		0x0		  1			 0x0		0x0		   0.		  0.	 Unused	
Monitor_Always1			0x28	1		31		0x0		  1			 0x0		0x0		   0.		  0.	 Always 1
Unused_0x29			0x29	32		0		0x0		  1			 0x0		0x0		   0		  0.	Spare register
#Next registers were the MAX11616 ADC's, not in eval board 
Unused_0x2a 			0x2a 	32		0		0x0 		  0			 0x0 		0x0 		0.	0.	Unused (ADC)
Unused_0x2b 			0x2b 	32		0		0x0 		  0			 0x0 		0x0 		0.	0.	Unused (ADC)
Unused_0x2c 			0x2c 	32		0		0x0 		  0			 0x0 		0x0 		0.	0.	Unused (ADC)
Unused_0x2d 			0x2d 	32		0		0x0 		  0			 0x0 		0x0 		0.	0.	Unused (ADC)
Unused_0x2e 			0x2e 	32		0		0x0 		  0			 0x0 		0x0 		0.	0.	Unused (ADC)
Unused_0x2f 			0x2f 	32		0		0x0 		  0			 0x0 		0x0 		0.	0.	Unused (ADC)
# Vped DAC control
Vped_value			0x30	12		0		0x0		  0			 0x0		0xFFF	   2500/4096. 0.	 VPED value from 0 to 2.5V (Max value enforced in hardware is 0xB6C ~2.5V) 
Unused_0x30			0x30	20		12		0x0		  0			 0x0		0x0		   0.		  0.	 Unused
# TACK simulator LSW
TACK_Command0			0x31	32		0		0x0		  0			 0x0		0xFFFFFFFF 0.		  0.	 Bits 0 to 31 of TACK command (see section 8), Write to register 0x33 initiate this command application 
# TACK simulator MSW	
TACK_Command1			0x32	32		0		0x0		  0			 0x0		0xFFFFFFFF 0.		  0.	 Bits 32 to 63 of TACK command (see section 8), Write to register 0x33 initiate this command application 
# TACK simulator Special word
TACK_EnableTrigger		0x33	18		0		0x0		  0			 0x0		0xFFFFFFFF 0.		  0.	 Enable trigger input. Bits assigned as followed: 0 –trigger bit 0, 1 –trigger bit 1,  ...,  15  – trigger bit 15 ,16 – external hardware trigger, 17 – software trigger	 
TACK_TriggerType		0x33	2		18		0x0		  0			 0x0		0x3 	   0.		  0.	 Trigger type: for trigger mode 00: 00 – TACK with number of buffers and trigger delay for set 0,01 - TACK with number of buffers and trigger delay for set 1, 10 – software trigger, 11 - unused	; for trigger mode 01: 00 – Initial sync command, can be done only once for proper, operation, can be reassured after stop sync command (trigger type 10), 01 – Re-sync command, passive command, checked on cameramodule do detect if any difference between time base on camera module and tester board, 10 – stop sync command, after stop sync command, to operate triggering on camera module sync command need to be reissued, 11 - unused
TACK_TriggerMode		0x33	2		20		0x0		  0			 0x0		0x3 	   0.     	  0.	 Trigger mode: 00 – regular trigger, 01 – sync related operation, 10 - unused, 11 - unused
TACK_TriggerDead		0x33	7		22		0x0		  0			 0x0		0x7F 	   256*8.	  0.	 Trigger dead time, after trigger detected and processed module will ignore the next trigger for number of ns specified in these bits. Asserted deadtime = Value * 256*8ns.
TACK_Resync				0x33	1		29		0x0		  0			 0x0		0x1 	   0.		  0.	 RE-sync trigger, take current time on tester board and send to camera module. Correct Trigger mode need to be used 
TACK_Parity				0x33	1		30		0x0		  0			 0x0		0x1 	   0.		  0.	 Parity of TACK, 0- even parity, 1 – odd parity, TBD 
TACK_Set				0x33	1		31		0x0		  0			 0x0		0x1 	   0.		  0.	 Software trigger, if software trigger enable, it is treated as random trigger, otherwise, it sent command specified in TACK register and TACK mode registers
# Following registers are for MAX1230 ADC's Not used for TargetC Eval Board
Unused_0x34 			0x34 	32		0		0x0 		  0			 0x0 		0x0 		0.	0.	Unused (ADC)
Unused_0x35 			0x35 	32		0		0x0 		  0			 0x0 		0x0 		0.	0.	Unused (ADC)
Unused_0x36 			0x36 	32		0		0x0 		  0			 0x0 		0x0 		0.	0.	Unused (ADC)
Unused_0x37 			0x37 	32		0		0x0 		  0			 0x0 		0x0 		0.	0.	Unused (ADC)
Unused_0x38 			0x38 	32		0		0x0 		  0			 0x0 		0x0 		0.	0.	Unused (ADC)
Unused_0x39 			0x39 	32		0		0x0 		  0			 0x0 		0x0 		0.	0.	Unused (ADC)
Unused_0x3a 			0x3a 	32		0		0x0 		  0			 0x0 		0x0 		0.	0.	Unused (ADC)
Unused_0x3b 			0x3b 	32		0		0x0 		  0			 0x0 		0x0 		0.	0.	Unused (ADC)
Unused_0x3c 			0x3c 	32		0		0x0 		  0			 0x0 		0x0 		0.	0.	Unused (ADC)
Unused_0x3d 			0x3d 	32		0		0x0 		  0			 0x0 		0x0 		0.	0.	Unused (ADC)
Unused_0x3e 			0x3e 	32		0		0x0 		  0			 0x0 		0x0 		0.	0.	Unused (ADC)
Unused_0x3f 			0x3f 	32		0		0x0 		  0			 0x0 		0x0 		0.	0.	Unused (ADC)
Unused_0x40 			0x40 	32		0		0x0 		  0			 0x0 		0x0 		0.	0.	Unused (ADC)
Unused_0x41 			0x41 	32		0		0x0 		  0			 0x0 		0x0 		0.	0.	Unused (ADC)
Unused_0x42 			0x42 	32		0		0x0 		  0			 0x0 		0x0 		0.	0.	Unused (ADC)
Unused_0x43 			0x43 	32		0		0x0 		  0			 0x0 		0x0 		0.	0.	Unused (ADC)
Unused_0x44 			0x44 	32		0		0x0 		  0			 0x0 		0x0 		0.	0.	Unused (ADC)
Unused_0x45 			0x45 	32		0		0x0 		  0			 0x0 		0x0 		0.	0.	Unused (ADC)
Unused_0x46 			0x46 	32		0		0x0 		  0			 0x0 		0x0 		0.	0.	Unused (ADC)
Unused_0x47 			0x47 	32		0		0x0 		  0			 0x0 		0x0 		0.	0.	Unused (ADC)
Unused_0x48 			0x48 	32		0		0x0 		  0			 0x0 		0x0 		0.	0.	Unused (ADC)
Unused_0x49 			0x49 	32		0		0x0 		  0			 0x0 		0x0 		0.	0.	Unused (ADC)
Unused_0x4a 			0x4a 	32		0		0x0 		  0			 0x0 		0x0 		0.	0.	Unused (ADC)
Unused_0x4b 			0x4b 	32		0		0x0 		  0			 0x0 		0x0 		0.	0.	Unused (ADC)
Unused_0x4c 			0x4c 	32		0		0x0 		  0			 0x0 		0x0 		0.	0.	Unused (ADC)
Unused_0x4d 			0x4d 	32		0		0x0 		  0			 0x0 		0x0 		0.	0.	Unused (ADC)
Unused_0x4e 			0x4e 	32		0		0x0 		  0			 0x0 		0x0 		0.	0.	Unused (ADC)
Unused_0x4f 			0x4f 	32		0		0x0 		  0			 0x0 		0x0 		0.	0.	Unused (ADC)
Unused_0x50 			0x50 	32		0		0x0 		  0			 0x0 		0x0 		0.	0.	Unused (ADC)
Unused_0x51 			0x51 	32		0		0x0 		  0			 0x0 		0x0 		0.	0.	Unused (ADC)
Unused_0x52 			0x52 	32		0		0x0 		  0			 0x0 		0x0 		0.	0.	Unused (ADC)
Unused_0x53 			0x53 	32		0		0x0 		  0			 0x0 		0x0 		0.	0.	Unused (ADC)
Unused_0x54 			0x54 	32		0		0x0 		  0			 0x0 		0x0 		0.	0.	Unused (ADC)
Unused_0x55 			0x55 	32		0		0x0 		  0			 0x0 		0x0 		0.	0.	Unused (ADC)
# Trigger efficiency control 0 
TriggerEff_Duration		0x56	31		0		0x0		  0			 0x0		0x7FFFFFFF 8.		  0.	 Specify duration of trigger statistic collection in 8ns. So, full value is ~8.5 seconds 
TriggerEff_DoneBit		0x56	1		31		0x1		  0			 0x0		0x1 	   0.		  0.	 Indicate completion of counting 
# Trigger efficiency control 1
TriggerEff_Enable		0x57	16		0		0x0		  0			 0x0		0xFFFF	   0.		  0.     Enable for trigger inputs into efficiency counters in register 0x4b. One bit per trigger input	 
Unused_0x57			0x57	16		16		0x0		  1			 0x0		0x0		   0.		  0.     Unused 
# Trigger input counter
TriggInputCounter		0x58	31		0		0x0		  0			 0x0		0x7FFFFFFF 8.		  0.	 Number of trigger low to high transitions counted  
TriggInputCounterDone		0x58	1		31		0x1		  0			 0x0		0x1		   8.		  0.	 Indicate completion of counting
# Trigger efficiency counter
TriggEffCounter			0x59	31		0		0x0		  0			 0x0		0x7FFFFFFF 8.		  0.	 Number of trigger low to high transitions counted 
TriggEffCounterDone		0x59	1		31		0x1		  0			 0x0		0x1		   8.		  0.	 Indicate completion of counting
# Software reset
SoftwareReset			0x5a	32		0		0x0		  2			 0x0		0xFFFFFFFF 0.		  0.	 Writing value of 0xBECEDACE will start reset of FPGA logic, but keep values programmed into register. Also, write to this register does not generate command response due to transmitter logic reset as well
# Channel enable 0		
EnableChannelsASIC0		0x5b	16		0		0x0 		  0			0x0		0xFFFF	   0.		0.	Enable channels for readout on ASIC 0, bit-mask	
#Eval board only has one ASIC, therefore cannot enable channels on ASIC != 0
Unused_0x5b			0x5b	16		16		0x00 		0			0x0 		0x00 	    0		0 	unused (in eval board only)
# Channel enable 1, Not used for TargetC Eval Board
Unused_0x5c			0x5c	32		0		0x0		  0			 0x0		0x1		   0.		  0. unused: Not used for TargetC Eval Board
# Trigger statistic 1
TriggStatCount_All		0x5d	16		0		0x0		  0			 0x0		0xFFFF	   0.		  0.     Count trigger low to high transitions on all incoming triggers (16 from fourTarget ASICs, 1 software trigger(bit 31 of register 0x1a), and 1 external hardware trigger). Trigger transition observed on same clock transition counted as one trigger. Counter is reset by writing value of 1 into bit 30 of register 0x1a  
TriggStatCount_Enabled		0x5d	16		16		0x0		  0			 0x0		0xFFFF	   0.		  0. 	 Count trigger low to high transitions on all enabled for counting (bits 17-0 of register 0x1a) incoming triggers (16 from four Target ASICs, 1 software trigger(bit 31 of register 0x1a), and 1 external hardware trigger). Trigger transition observed on same clock transition counted as one trigger. Counter is reset by writing value of 1 into bit 30 of register 0x1a    
# Special feature (expert usage only) 
Unused_0x5e_0			0x5e	6		0		0x0		  0			 0x0		0x0	   	   0.		  0.	 Unused , TBD  
ExtTriggerDirection		0x5e	1		6		0x0		  0			 0x0		0x1	       0.		  0. 	 To control direction of External Trigger IO, 0 – input, 1 - output     
SpecialTriggerMode		0x5e	1		7		0x0		  0			 0x0		0x1	       0.		  0.	 Special trigger mode. When set to 1 enable J5 output generate pulse on every sampling buffer turn for 10 event and stop. To reactivate need to bring it back to 0, if 0 - trigger sync command generated ~ at 1kHz     
SerialDataDelay			0x5e	7		8		0x0		  0			 0x0		0x7F       0.		  0.	 Adjust event serial data input delay to make sure all channels properly clock input data      
ReadSamplesDirection		0x5e	1		15		0x0		  0			 0x0		0x1	       0.		  0.	 To study drooping effect of sample 31(32nd) we can read samples in increasing (0) or decreasing (1) order.      
Unused_0x5e_1			0x5e	16		16		0x0		  0			 0x0		0x0	       0.		  0.  	 Unused , TBD    
# Dead-time control
DurationofDeadtime		0x5f	16		0		0x0		  0			0x0	        0xFFFF         8.e-3              0.     Duration of deadtime in microseconds
Unused_0x5f			0x5f	16		16		0x0		  0			0x0		0x0	       0.		  0. Unused 
# Write Sampling Target ASICs
WriteTargetValue		0x60	12		0		0x0		  1			 0x0		0xFFF      0.		  0.	 Target register value to write. See Target 7 documentation for specific registers and bit allocation. Set to read only so it is skipped in initialisation, interface is through WriteASICSetting
WriteTargetAddress		0x60	7		12		0x0		  1			 0x0		0x7F       0.		  0.	 Target register address to write. See Target 7 documentation for specific register address map. Set to read only so it is skipped in initialisation, interface is through WriteASICSetting
EnableLatching			0x60	1		19		0x0		  1			 0x0		0x1        0.		  0.	 Define if data latching on Target is required. 0 – latching is required, 1 – no latching. Set to read only so it is skipped in initialisation, interface is through WriteASICSetting
ReadBackImmediately		0x60	1		20		0x0		  1			 0x0		0x1        0.		  0.	 If bit 19 is set (1) read back followed immediately after write. Otherwise, read of previously written register. Set to read only so it is skipped in initialisation, interface is through WriteASICSetting
EnableWriteASIC0		0x60	1		21		0x0		  1			 0x0		0x1        0.		  0.	 Enable (1) write/read operation to ASIC 0. Set to read only so it is skipped in initialisation, interface is through WriteASICSetting
EnableWriteASIC1			0x60	1		22		0x1		 1			 0x0		0x1        0.		  0.	 Enable (1) write/read operation to ASIC 1. Set to read only so it is skipped in initialisation, interface is through WriteASICSetting
EnableWriteASIC2		0x60	1		23		0x1		  1			 0x0		0x0        0.		  0. 	 Not used for TargetC Eval Board. Set to read only so it is skipped in initialisation, interface is through WriteASICSetting
EnableWriteASIC3		0x60	1		24		0x1		  1			 0x0		0x0        0.		  0.	 Not used for TargetC Eval Board. Set to read only so it is skipped in initialisation, interface is through WriteASICSetting
Unused_0x60			0x60	7		25		0x1		  1			 0x0		0x0        0.		  0.     Unused
# Read Target 0,1
ReadTargetASIC0			0x61	12		0		0x0		  1			 0x0		0x0        0.		  0.	 Read back value from TARGET C. Updated after Target ASIC operation enabled in register 0x40(bit 20). If bit 19 is set (1) read back followed immediately after write. Otherwise, read of previously written register
Unused_0x61			0x61	20		12		0x0		  0			 0x0		0x0        0.		  0. 	 Unused
# Read Target 2,3
Unused_0x62			0x62	32		0		0x0		  0			 0x0		0x0        0.		  0.. 	 Unused 
# Write Trigger Target
WriteTriggerTargetValue		0x63	12		0		0x0		  1			 0x0		0xFFF      0.		  0.	 Target register value to write. See Target 7 documentation for specific registers and bit allocation. Set to read only so it is skipped in initialisation, interface is through WriteASICSetting
WriteTriggerTargetAddress	0x63	7		12		0x0		  1			 0x0		0x7F       0.		  0.	 Target register address to write. See Target 7 documentation for specific register address map. Set to read only so it is skipped in initialisation, interface is through WriteASICSetting
EnableLatchingTrigger		0x63	1		19		0x0		  1			 0x0		0x1        0.		  0.	 Define if data latching on Target is required. 0 – latching is required, 1 – no latching. Set to read only so it is skipped in initialisation, interface is through WriteASICSetting
ReadBackImmediatelyTriggerTarget		0x63	1		20		0x0		  0			 0x0		0x1        0.		  0.	 If bit 19 is set (1) read back followed immediately after write. Otherwise, read of previously written register. Set to read only so it is skipped in initialisation, interface is through WriteASICSetting
EnableWriteTriggerTargetASIC0	0x63	1		21		0x0		  1			 0x0		0x1        0.		  0.	 Enable (1) write/read operation to ASIC 0. Set to read only so it is skipped in initialisation, interface is through WriteASICSetting
Unused_0x63			0x63	10		22		0x1		  1			 0x0		0x1        0.		  0.	 Enable (1) write/read operation to ASIC 1. Set to read only so it is skipped in initialisation, interface is through WriteASICSetting
# Read Trigger Target 0,1
ReadTriggerTargetASIC0		0x64	12		0		0x0		  1			 0x0		0x0        0.		  0.	 Read back value from TARGET C. Updated after Target ASIC operation enabled in register 0x40(bit 20). If bit 19 is set (1) read back followed immediately after write. Otherwise, read of previously written register
Unused_0x64			0x64	20		12		0x0		  0			 0x0		0x0        0.		  0. 	 Unused
# Read  Trigger Target 2,3
Unused_0x65			0x65	32		0		0x0		  0			 0x0		0x0        0.		  0.. 	 Unused 
# Spare Registers
Unused_0x66				0x66	32		0		0x0		  1			 0x0		0x0		   0.		  0.	 Spare Register
Unused_0x67				0x67	32		0		0x0		  1			 0x0		0x0		   0.		  0.	 Spare Register
Unused_0x68				0x68	32		0		0x0		  1			 0x0		0x0		   0.		  0.	 Spare Register
Unused_0x69				0x69	32		0		0x0		  1			 0x0		0x0		   0.		  0.	 Spare Register
Unused_0x6a				0x6a	32		0		0x0		  1			 0x0		0x0		   0.		  0.	 Spare Register
Unused_0x6b				0x6b	32		0		0x0		  1			 0x0		0x0		   0.		  0.	 Spare Register
Unused_0x6c				0x6c	32		0		0x0		  1			 0x0		0x0		   0.		  0.	 Spare Register
Unused_0x6d				0x6d	32		0		0x0		  1			 0x0		0x0		   0.		  0.	 Spare Register
Unused_0x6e				0x6e	32		0		0x0		  1			 0x0		0x0		   0.		  0.	 Spare Register
Unused_0x6f				0x6f	32		0		0x0		  1			 0x0		0x0		   0.		  0.	 Spare Register
Unused_0x70				0x70	32		0		0x0		  1			 0x0		0x0		   0.		  0.	 Spare Register
Unused_0x71				0x71	32		0		0x0		  1			 0x0		0x0		   0.		  0.	 Spare Register
Unused_0x72				0x72	32		0		0x0		  1			 0x0		0x0		   0.		  0.	 Spare Register
Unused_0x73				0x73	32		0		0x0		  1			 0x0		0x0		   0.		  0.	 Spare Register
Unused_0x74				0x74	32		0		0x0		  1			 0x0		0x0		   0.		  0.	 Spare Register
Unused_0x75				0x75	32		0		0x0		  1			 0x0		0x0		   0.		  0.	 Spare Register
Unused_0x76				0x76	32		0		0x0		  1			 0x0		0x0		   0.		  0.	 Spare Register
Unused_0x77				0x77	32		0		0x0		  1			 0x0		0x0		   0.		  0.	 Spare Register
Unused_0x78				0x78	32		0		0x0		  1			 0x0		0x0		   0.		  0.	 Spare Register
Unused_0x79				0x79	32		0		0x0		  1			 0x0		0x0		   0.		  0.	 Spare Register
Unused_0x7a				0x7a	32		0		0x0		  1			 0x0		0x0		   0.		  0.	 Spare Register
Unused_0x7b				0x7b	32		0		0x0		  1			 0x0		0x0		   0.		  0.	 Spare Register
Unused_0x7c				0x7c	32		0		0x0		  1			 0x0		0x0		   0.		  0.	 Spare Register
Unused_0x7d				0x7d	32		0		0x0		  1			 0x0		0x0		   0.		  0.	 Spare Register
Unused_0x7e				0x7e	32		0		0x0		  1			 0x0		0x0		   0.		  0.	 Spare Register
Unused_0x7f				0x7f	32		0		0x0		  1			 0x0		0x0		   0.		  0.	 Spare Register
# Set Data and SlowControl Ports
SetDataPort				0x80	16 		0		0x1FAB		  0			 0x0		0xFFFF	   0.		  0.	Specify Data Port, set to default value in TargetDriver (8107), if 0 --> behaviour like for firmware version 0xFEDA0001 (broken???)
SetSlowControlPort			0x80	16 		16		0x0		  0			 0x0		0xFFFF	   0.		  0. 	Specify Slow Control Port, if 0 --> behaviour like for firmware version 0xFEDA0001
# Set IP
SetIP					0x81	16 		0		0x0		  0			 0x0		0xFF	   0.		  0. 	Specify IP Adress, 192.168.0.X if 0--> default ip 123
Unused_0x81				0x81	16		16		0x0		  0			 0x0		0x0		   0.		  0. 	Unused
SR_DisableTrigger			0x82	1		0		0x0		  0			 0x0		0x1		   0.		  0.	If 1 disable trigger during serial read-out of TC, total dead time is then 128 ns * 32 * (NumberOfBlocks+1)
Unused_0x82				0x82	31		1		0x0		  0			 0x0		0x0		   0.		  0.	Unused
