Starting Vivado...

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /home/iommu/Desktop/FPGA/binary_counter/work/project.tcl
# set projDir "/home/iommu/Desktop/FPGA/binary_counter/work/vivado"
# set projName "binary_counter"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "/home/iommu/Desktop/FPGA/binary_counter/work/verilog/au_top_0.v" "/home/iommu/Desktop/FPGA/binary_counter/work/verilog/reset_conditioner_1.v" "/home/iommu/Desktop/FPGA/binary_counter/work/verilog/binary_counter_2.v" "/home/iommu/Desktop/FPGA/binary_counter/work/verilog/counter_3.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "/home/iommu/Desktop/FPGA/binary_counter/work/constraint/alchitry.xdc" "/usr/share/alchitry-labs/library/components/au.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 16
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sat Dec  3 02:07:06 2022] Launched synth_1...
Run output will be captured here: /home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.runs/synth_1/runme.log
# wait_on_run synth_1
[Sat Dec  3 02:07:06 2022] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 327788
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/iommu/Documents/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1930.148 ; gain = 373.738 ; free physical = 7518 ; free virtual = 18184
Synthesis current peak Physical Memory [PSS] (MB): peak = 1361.467; parent = 1155.604; children = 205.863
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2883.719; parent = 1930.152; children = 953.566
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.srcs/sources_1/imports/verilog/au_top_0.v:1]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (0#1) [/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'binary_counter_2' [/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.srcs/sources_1/imports/verilog/binary_counter_2.v:1]
INFO: [Synth 8-6157] synthesizing module 'counter_3' [/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.srcs/sources_1/imports/verilog/counter_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter_3' (0#1) [/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.srcs/sources_1/imports/verilog/counter_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'binary_counter_2' (0#1) [/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.srcs/sources_1/imports/verilog/binary_counter_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (0#1) [/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.srcs/sources_1/imports/verilog/au_top_0.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1996.117 ; gain = 439.707 ; free physical = 7595 ; free virtual = 18261
Synthesis current peak Physical Memory [PSS] (MB): peak = 1361.467; parent = 1155.604; children = 205.863
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2949.688; parent = 1996.121; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2010.961 ; gain = 454.551 ; free physical = 7593 ; free virtual = 18259
Synthesis current peak Physical Memory [PSS] (MB): peak = 1361.467; parent = 1155.604; children = 205.863
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2964.531; parent = 2010.965; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2010.961 ; gain = 454.551 ; free physical = 7593 ; free virtual = 18259
Synthesis current peak Physical Memory [PSS] (MB): peak = 1361.467; parent = 1155.604; children = 205.863
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2964.531; parent = 2010.965; children = 953.566
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2010.961 ; gain = 0.000 ; free physical = 7586 ; free virtual = 18252
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/iommu/Desktop/FPGA/binary_counter/work/constraint/alchitry.xdc]
Finished Parsing XDC File [/home/iommu/Desktop/FPGA/binary_counter/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/iommu/Desktop/FPGA/binary_counter/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/usr/share/alchitry-labs/library/components/au.xdc]
Finished Parsing XDC File [/usr/share/alchitry-labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2145.742 ; gain = 0.000 ; free physical = 7451 ; free virtual = 18117
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2145.742 ; gain = 0.000 ; free physical = 7451 ; free virtual = 18117
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/iommu/Documents/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2145.742 ; gain = 589.332 ; free physical = 7620 ; free virtual = 18255
Synthesis current peak Physical Memory [PSS] (MB): peak = 1399.342; parent = 1193.510; children = 205.863
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3067.297; parent = 2113.730; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2145.742 ; gain = 589.332 ; free physical = 7620 ; free virtual = 18255
Synthesis current peak Physical Memory [PSS] (MB): peak = 1399.342; parent = 1193.510; children = 205.863
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3067.297; parent = 2113.730; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2145.742 ; gain = 589.332 ; free physical = 7617 ; free virtual = 18252
Synthesis current peak Physical Memory [PSS] (MB): peak = 1399.342; parent = 1193.510; children = 205.863
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3067.297; parent = 2113.730; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2145.742 ; gain = 589.332 ; free physical = 7606 ; free virtual = 18242
Synthesis current peak Physical Memory [PSS] (MB): peak = 1399.342; parent = 1193.510; children = 205.863
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3067.297; parent = 2113.730; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2145.742 ; gain = 589.332 ; free physical = 7583 ; free virtual = 18223
Synthesis current peak Physical Memory [PSS] (MB): peak = 1399.342; parent = 1193.510; children = 205.863
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3067.297; parent = 2113.730; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2145.742 ; gain = 589.332 ; free physical = 7443 ; free virtual = 18068
Synthesis current peak Physical Memory [PSS] (MB): peak = 1464.244; parent = 1258.443; children = 205.863
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3067.297; parent = 2113.730; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2145.742 ; gain = 589.332 ; free physical = 7440 ; free virtual = 18065
Synthesis current peak Physical Memory [PSS] (MB): peak = 1464.783; parent = 1258.982; children = 205.863
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3067.297; parent = 2113.730; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2145.742 ; gain = 589.332 ; free physical = 7445 ; free virtual = 18070
Synthesis current peak Physical Memory [PSS] (MB): peak = 1464.994; parent = 1259.193; children = 205.863
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3067.297; parent = 2113.730; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2145.742 ; gain = 589.332 ; free physical = 7441 ; free virtual = 18066
Synthesis current peak Physical Memory [PSS] (MB): peak = 1465.143; parent = 1259.342; children = 205.863
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3067.297; parent = 2113.730; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2145.742 ; gain = 589.332 ; free physical = 7439 ; free virtual = 18065
Synthesis current peak Physical Memory [PSS] (MB): peak = 1465.158; parent = 1259.357; children = 205.863
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3067.297; parent = 2113.730; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2145.742 ; gain = 589.332 ; free physical = 7438 ; free virtual = 18063
Synthesis current peak Physical Memory [PSS] (MB): peak = 1465.174; parent = 1259.373; children = 205.863
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3067.297; parent = 2113.730; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2145.742 ; gain = 589.332 ; free physical = 7438 ; free virtual = 18063
Synthesis current peak Physical Memory [PSS] (MB): peak = 1465.236; parent = 1259.436; children = 205.863
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3067.297; parent = 2113.730; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2145.742 ; gain = 589.332 ; free physical = 7437 ; free virtual = 18063
Synthesis current peak Physical Memory [PSS] (MB): peak = 1465.236; parent = 1259.436; children = 205.863
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3067.297; parent = 2113.730; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2145.742 ; gain = 589.332 ; free physical = 7438 ; free virtual = 18063
Synthesis current peak Physical Memory [PSS] (MB): peak = 1465.268; parent = 1259.467; children = 205.863
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3067.297; parent = 2113.730; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     2|
|5     |LUT4 |     2|
|6     |LUT5 |     2|
|7     |LUT6 |     3|
|8     |FDRE |     9|
|9     |IBUF |     3|
|10    |OBUF |     9|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2145.742 ; gain = 589.332 ; free physical = 7437 ; free virtual = 18062
Synthesis current peak Physical Memory [PSS] (MB): peak = 1465.283; parent = 1259.482; children = 205.863
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3067.297; parent = 2113.730; children = 953.566
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2145.742 ; gain = 454.551 ; free physical = 7488 ; free virtual = 18114
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2145.742 ; gain = 589.332 ; free physical = 7488 ; free virtual = 18114
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2145.742 ; gain = 0.000 ; free physical = 7480 ; free virtual = 18105
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2145.742 ; gain = 0.000 ; free physical = 7548 ; free virtual = 18174
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a1926611
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2145.742 ; gain = 826.777 ; free physical = 7761 ; free virtual = 18387
INFO: [Common 17-1381] The checkpoint '/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec  3 02:07:40 2022...
[Sat Dec  3 02:07:50 2022] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 1255.449 ; gain = 0.000 ; free physical = 8770 ; free virtual = 19394
# launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Dec  3 02:07:50 2022] Launched impl_1...
Run output will be captured here: /home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.runs/impl_1/runme.log
# wait_on_run impl_1
[Sat Dec  3 02:07:50 2022] Waiting for impl_1 to finish...

*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1561.285 ; gain = 0.000 ; free physical = 8076 ; free virtual = 18699
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/iommu/Desktop/FPGA/binary_counter/work/constraint/alchitry.xdc]
Finished Parsing XDC File [/home/iommu/Desktop/FPGA/binary_counter/work/constraint/alchitry.xdc]
Parsing XDC File [/usr/share/alchitry-labs/library/components/au.xdc]
Finished Parsing XDC File [/usr/share/alchitry-labs/library/components/au.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1718.812 ; gain = 0.000 ; free physical = 7963 ; free virtual = 18587
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.6 . Memory (MB): peak = 1809.594 ; gain = 86.812 ; free physical = 7949 ; free virtual = 18573

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 22c493b64

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2235.445 ; gain = 425.852 ; free physical = 7529 ; free virtual = 18153

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 22c493b64

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2514.336 ; gain = 0.000 ; free physical = 7333 ; free virtual = 17957
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 22c493b64

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2514.336 ; gain = 0.000 ; free physical = 7333 ; free virtual = 17957
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 22c493b64

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2514.336 ; gain = 0.000 ; free physical = 7333 ; free virtual = 17957
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 22c493b64

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2546.352 ; gain = 32.016 ; free physical = 7331 ; free virtual = 17955
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 22c493b64

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2546.352 ; gain = 32.016 ; free physical = 7331 ; free virtual = 17955
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 22c493b64

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2546.352 ; gain = 32.016 ; free physical = 7331 ; free virtual = 17955
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2546.352 ; gain = 0.000 ; free physical = 7331 ; free virtual = 17955
Ending Logic Optimization Task | Checksum: 22c493b64

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2546.352 ; gain = 32.016 ; free physical = 7331 ; free virtual = 17955

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 22c493b64

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2546.352 ; gain = 0.000 ; free physical = 7331 ; free virtual = 17955

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 22c493b64

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2546.352 ; gain = 0.000 ; free physical = 7331 ; free virtual = 17955

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2546.352 ; gain = 0.000 ; free physical = 7331 ; free virtual = 17955
Ending Netlist Obfuscation Task | Checksum: 22c493b64

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2546.352 ; gain = 0.000 ; free physical = 7331 ; free virtual = 17955
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2546.352 ; gain = 823.570 ; free physical = 7331 ; free virtual = 17954
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2570.363 ; gain = 16.008 ; free physical = 7325 ; free virtual = 17949
INFO: [Common 17-1381] The checkpoint '/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/iommu/Documents/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2642.398 ; gain = 0.000 ; free physical = 7298 ; free virtual = 17922
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18ab6d553

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2642.398 ; gain = 0.000 ; free physical = 7298 ; free virtual = 17922
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2642.398 ; gain = 0.000 ; free physical = 7298 ; free virtual = 17922

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12b573dfc

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2642.398 ; gain = 0.000 ; free physical = 7280 ; free virtual = 17905

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 161bc8a97

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2642.398 ; gain = 0.000 ; free physical = 7297 ; free virtual = 17921

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 161bc8a97

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2642.398 ; gain = 0.000 ; free physical = 7297 ; free virtual = 17921
Phase 1 Placer Initialization | Checksum: 161bc8a97

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2642.398 ; gain = 0.000 ; free physical = 7297 ; free virtual = 17921

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 217b7b6bb

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2642.398 ; gain = 0.000 ; free physical = 7292 ; free virtual = 17916

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 183693b01

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2642.398 ; gain = 0.000 ; free physical = 7293 ; free virtual = 17917

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 183693b01

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2642.398 ; gain = 0.000 ; free physical = 7293 ; free virtual = 17917

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1da81cb22

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2642.398 ; gain = 0.000 ; free physical = 7283 ; free virtual = 17907

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2642.398 ; gain = 0.000 ; free physical = 7294 ; free virtual = 17918

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1da81cb22

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2642.398 ; gain = 0.000 ; free physical = 7294 ; free virtual = 17918
Phase 2.4 Global Placement Core | Checksum: 19f34e1c2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2642.398 ; gain = 0.000 ; free physical = 7294 ; free virtual = 17918
Phase 2 Global Placement | Checksum: 19f34e1c2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2642.398 ; gain = 0.000 ; free physical = 7294 ; free virtual = 17918

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f14c2caf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2642.398 ; gain = 0.000 ; free physical = 7294 ; free virtual = 17919

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20ff60881

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2642.398 ; gain = 0.000 ; free physical = 7294 ; free virtual = 17918

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16b4872f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2642.398 ; gain = 0.000 ; free physical = 7294 ; free virtual = 17918

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16b4872f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2642.398 ; gain = 0.000 ; free physical = 7294 ; free virtual = 17918

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e586704f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2642.398 ; gain = 0.000 ; free physical = 7290 ; free virtual = 17914

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 214ee5454

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2642.398 ; gain = 0.000 ; free physical = 7290 ; free virtual = 17914

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 214ee5454

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2642.398 ; gain = 0.000 ; free physical = 7290 ; free virtual = 17914
Phase 3 Detail Placement | Checksum: 214ee5454

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2642.398 ; gain = 0.000 ; free physical = 7290 ; free virtual = 17914

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f4d0d101

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.645 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 109fb311a

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00 . Memory (MB): peak = 2642.398 ; gain = 0.000 ; free physical = 7295 ; free virtual = 17920
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1429d99da

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00 . Memory (MB): peak = 2642.398 ; gain = 0.000 ; free physical = 7295 ; free virtual = 17920
Phase 4.1.1.1 BUFG Insertion | Checksum: f4d0d101

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2642.398 ; gain = 0.000 ; free physical = 7295 ; free virtual = 17920

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.645. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 16e27c122

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2642.398 ; gain = 0.000 ; free physical = 7295 ; free virtual = 17919

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2642.398 ; gain = 0.000 ; free physical = 7295 ; free virtual = 17919
Phase 4.1 Post Commit Optimization | Checksum: 16e27c122

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2642.398 ; gain = 0.000 ; free physical = 7295 ; free virtual = 17919

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16e27c122

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2642.398 ; gain = 0.000 ; free physical = 7295 ; free virtual = 17919

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 16e27c122

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2642.398 ; gain = 0.000 ; free physical = 7295 ; free virtual = 17919
Phase 4.3 Placer Reporting | Checksum: 16e27c122

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2642.398 ; gain = 0.000 ; free physical = 7295 ; free virtual = 17919

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 2642.398 ; gain = 0.000 ; free physical = 7295 ; free virtual = 17919

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2642.398 ; gain = 0.000 ; free physical = 7295 ; free virtual = 17919
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1858df332

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2642.398 ; gain = 0.000 ; free physical = 7295 ; free virtual = 17919
Ending Placer Task | Checksum: b87165d9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2642.398 ; gain = 0.000 ; free physical = 7295 ; free virtual = 17919
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2642.398 ; gain = 0.000 ; free physical = 7308 ; free virtual = 17933
INFO: [Common 17-1381] The checkpoint '/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2642.398 ; gain = 0.000 ; free physical = 7306 ; free virtual = 17930
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2642.398 ; gain = 0.000 ; free physical = 7313 ; free virtual = 17938
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2642.398 ; gain = 0.000 ; free physical = 7291 ; free virtual = 17915
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2642.398 ; gain = 0.000 ; free physical = 7286 ; free virtual = 17910
INFO: [Common 17-1381] The checkpoint '/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.runs/impl_1/au_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8c6805f8 ConstDB: 0 ShapeSum: 2c095fe1 RouteDB: 0
Post Restoration Checksum: NetGraph: 338e0f5a NumContArr: b330de22 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: e6beed7c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2651.949 ; gain = 9.551 ; free physical = 7176 ; free virtual = 17799

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: e6beed7c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2682.949 ; gain = 40.551 ; free physical = 7140 ; free virtual = 17763

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: e6beed7c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2682.949 ; gain = 40.551 ; free physical = 7140 ; free virtual = 17763
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19ffb455f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2691.949 ; gain = 49.551 ; free physical = 7133 ; free virtual = 17756
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.586  | TNS=0.000  | WHS=-0.088 | THS=-0.336 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 14
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 14
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 17bca39cb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2696.949 ; gain = 54.551 ; free physical = 7129 ; free virtual = 17752

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 17bca39cb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2696.949 ; gain = 54.551 ; free physical = 7129 ; free virtual = 17752
Phase 3 Initial Routing | Checksum: 23eca6051

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2696.949 ; gain = 54.551 ; free physical = 7129 ; free virtual = 17752

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.292  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: eed9ed4e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2696.949 ; gain = 54.551 ; free physical = 7128 ; free virtual = 17752

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.292  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 128233cb6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2696.949 ; gain = 54.551 ; free physical = 7128 ; free virtual = 17752
Phase 4 Rip-up And Reroute | Checksum: 128233cb6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2696.949 ; gain = 54.551 ; free physical = 7128 ; free virtual = 17752

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 128233cb6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2696.949 ; gain = 54.551 ; free physical = 7128 ; free virtual = 17752

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 128233cb6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2696.949 ; gain = 54.551 ; free physical = 7128 ; free virtual = 17752
Phase 5 Delay and Skew Optimization | Checksum: 128233cb6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2696.949 ; gain = 54.551 ; free physical = 7128 ; free virtual = 17752

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1995f86be

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2696.949 ; gain = 54.551 ; free physical = 7128 ; free virtual = 17752
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.385  | TNS=0.000  | WHS=0.194  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13d236f90

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2696.949 ; gain = 54.551 ; free physical = 7128 ; free virtual = 17752
Phase 6 Post Hold Fix | Checksum: 13d236f90

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2696.949 ; gain = 54.551 ; free physical = 7128 ; free virtual = 17752

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00797257 %
  Global Horizontal Routing Utilization  = 0.00442478 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13d236f90

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2696.949 ; gain = 54.551 ; free physical = 7128 ; free virtual = 17752

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13d236f90

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2696.949 ; gain = 54.551 ; free physical = 7128 ; free virtual = 17752

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1570d56c4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2712.957 ; gain = 70.559 ; free physical = 7128 ; free virtual = 17752

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.385  | TNS=0.000  | WHS=0.194  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1570d56c4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2712.957 ; gain = 70.559 ; free physical = 7128 ; free virtual = 17752
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2712.957 ; gain = 70.559 ; free physical = 7163 ; free virtual = 17787

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2712.957 ; gain = 70.559 ; free physical = 7163 ; free virtual = 17787
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2715.926 ; gain = 2.969 ; free physical = 7161 ; free virtual = 17784
INFO: [Common 17-1381] The checkpoint '/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.runs/impl_1/au_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
94 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 15745344 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 3047.984 ; gain = 225.293 ; free physical = 7077 ; free virtual = 17701
INFO: [Common 17-206] Exiting Vivado at Sat Dec  3 02:08:46 2022...
[Sat Dec  3 02:08:47 2022] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1255.449 ; gain = 0.000 ; free physical = 8832 ; free virtual = 19457
INFO: [Common 17-206] Exiting Vivado at Sat Dec  3 02:08:47 2022...
Vivado exited.

Finished building project.
