INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DMH/Desktop/summerysyx/mul_div/wallance_all/design/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ysyx_alu_mul_booth_r4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DMH/Desktop/summerysyx/mul_div/wallance_all/design/wallence_3_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ysyx_alu_mul_wallace_csa
INFO: [VRFC 10-311] analyzing module ysyx_regTemplate
INFO: [VRFC 10-311] analyzing module ysyx_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DMH/Desktop/summerysyx/mul_div/wallance_all/design/tb_booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_booth
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/DMH/Desktop/summerysyx/mul_div/wallance_all/design/tb_booth.v:66]
