<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/alpha/utility.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_a4feaad68b70f9faac265221bd8821b4.html">alpha</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">utility.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="alpha_2utility_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2003-2005 The Regents of The University of Michigan</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Authors: Nathan Binkert</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *          Ali Saidi</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="alpha_2utility_8hh.html">arch/alpha/utility.hh</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="alpha_2vtophys_8hh.html">arch/alpha/vtophys.hh</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="fs__translating__port__proxy_8hh.html">mem/fs_translating_port_proxy.hh</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="full__system_8hh.html">sim/full_system.hh</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceAlphaISA.html">AlphaISA</a> {</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;uint64_t</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a987c52c68a58330cf13bb0142bf8bd97">   41</a></span>&#160;<a class="code" href="namespaceAlphaISA.html#a987c52c68a58330cf13bb0142bf8bd97">getArgument</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keywordtype">int</span> &amp;number, uint16_t size, <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#a34f1e0260a3bfa397bda36736e2caa41">fp</a>)</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;{</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>) {</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;getArgument() is Full system only\n&quot;</span>);</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        M5_DUMMY_RETURN;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    }</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a2be5f0fc62327c298d9b7b646772cd7b">NumArgumentRegs</a> = 6;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <span class="keywordflow">if</span> (number &lt; NumArgumentRegs) {</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        <span class="keywordflow">if</span> (fp)</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;            <span class="keywordflow">return</span> tc-&gt;<a class="code" href="classThreadContext.html#a585fb09e81d5aa91955cc6c84948af97">readFloatReg</a>(16 + number);</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;            <span class="keywordflow">return</span> tc-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(16 + number);</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceArmISA.html#a374fc69ddc2f21b9b13d2dcdcad3531f">sp</a> = tc-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceAlphaISA.html#ab95f1cbe7234a4f6726f4b82e42fe30e">StackPointerReg</a>);</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        <a class="code" href="classPortProxy.html">PortProxy</a> &amp;vp = tc-&gt;<a class="code" href="classThreadContext.html#a492b606f90dbfda70bd8de5650ac7088">getVirtProxy</a>();</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        uint64_t arg = vp.<a class="code" href="classPortProxy.html#a77ddabedf90196adc78a51fc794d224a">read</a>&lt;uint64_t&gt;(sp +</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                                         (number-<a class="code" href="namespaceArmISA.html#a2be5f0fc62327c298d9b7b646772cd7b">NumArgumentRegs</a>) *</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                                         <span class="keyword">sizeof</span>(uint64_t));</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        <span class="keywordflow">return</span> arg;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    }</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;}</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#aebb071b21eccebc7bccfcc645c4cb165">   65</a></span>&#160;<a class="code" href="namespaceAlphaISA.html#aebb071b21eccebc7bccfcc645c4cb165">copyRegs</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *src, <a class="code" href="classThreadContext.html">ThreadContext</a> *dest)</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;{</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <span class="comment">// First loop through the integer registers.</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="namespaceAlphaISA.html#ac3bdf5556028b6834f1ac52fec27c888">NumIntRegs</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        dest-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, src-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="comment">// Then loop through the floating point registers.</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="namespaceAlphaISA.html#ac9cefba32ac336e881cfff4410b5e289">NumFloatRegs</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        dest-&gt;<a class="code" href="classThreadContext.html#a347b871ff912f57fb64af0cde4a54ebe">setFloatReg</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, src-&gt;<a class="code" href="classThreadContext.html#a585fb09e81d5aa91955cc6c84948af97">readFloatReg</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <span class="comment">// Would need to add condition-code regs if implemented</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    assert(<a class="code" href="namespaceAlphaISA.html#ad0836be0071794ac156dfd876e3bc5a4">NumCCRegs</a> == 0);</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <span class="comment">// Copy misc. registers</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a0ccd89b4d19742738076f05993116ec5">copyMiscRegs</a>(src, dest);</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="comment">// Lastly copy PC/NPC</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>(src-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>());</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;}</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a0ccd89b4d19742738076f05993116ec5">   86</a></span>&#160;<a class="code" href="namespaceAlphaISA.html#a0ccd89b4d19742738076f05993116ec5">copyMiscRegs</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *src, <a class="code" href="classThreadContext.html">ThreadContext</a> *dest)</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;{</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a5a65f564d02ab04f88a6ace6cee20a6c">MISCREG_FPCR</a>,</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a5a65f564d02ab04f88a6ace6cee20a6c">MISCREG_FPCR</a>));</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12ab373435f9f79fd1fde5f5800309b7ae5">MISCREG_UNIQ</a>,</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12ab373435f9f79fd1fde5f5800309b7ae5">MISCREG_UNIQ</a>));</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a940bae0a50c859bc5c9d21c3ed7f5b93">MISCREG_LOCKFLAG</a>,</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a940bae0a50c859bc5c9d21c3ed7f5b93">MISCREG_LOCKFLAG</a>));</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a7d6d2a08266b96bbc1030599727687a0">MISCREG_LOCKADDR</a>,</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a7d6d2a08266b96bbc1030599727687a0">MISCREG_LOCKADDR</a>));</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <a class="code" href="namespaceAlphaISA.html#af1f068ab16590c4aa8a0ca1d587a4cac">copyIprs</a>(src, dest);</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;}</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a5332f270f0e4bfa4ae479c48c4c31a56">  101</a></span>&#160;<a class="code" href="namespaceAlphaISA.html#a5332f270f0e4bfa4ae479c48c4c31a56">skipFunction</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;{</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <a class="code" href="classGenericISA_1_1SimplePCState.html">PCState</a> newPC = tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>();</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    newPC.<a class="code" href="classGenericISA_1_1SimplePCState.html#a4acae36a85d6760953aea4264be5fb94">set</a>(tc-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceAlphaISA.html#ab824a95cd5bb12d08b73a52bde8c1dfc">ReturnAddressReg</a>));</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>(newPC);</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;}</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;} <span class="comment">// namespace AlphaISA</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_af1f068ab16590c4aa8a0ca1d587a4cac"><div class="ttname"><a href="namespaceAlphaISA.html#af1f068ab16590c4aa8a0ca1d587a4cac">AlphaISA::copyIprs</a></div><div class="ttdeci">void copyIprs(ThreadContext *src, ThreadContext *dest)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8cc_source.html#l00478">ev5.cc:478</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a07402644ed55c19e1a116116c548c2ac"><div class="ttname"><a href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">ArmISA::i</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; i</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00066">miscregs_types.hh:66</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ad058b0990dcb8ed4d0b373396689fa12a5a65f564d02ab04f88a6ace6cee20a6c"><div class="ttname"><a href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a5a65f564d02ab04f88a6ace6cee20a6c">AlphaISA::MISCREG_FPCR</a></div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00066">registers.hh:66</a></div></div>
<div class="ttc" id="classThreadContext_html_ae23e31fe8b229b8fa7c246539a530a4b"><div class="ttname"><a href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">ThreadContext::pcState</a></div><div class="ttdeci">virtual TheISA::PCState pcState() const =0</div></div>
<div class="ttc" id="classThreadContext_html_aaa39c3080c92b37f7f740e264338c4a4"><div class="ttname"><a href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">ThreadContext::readIntReg</a></div><div class="ttdeci">virtual RegVal readIntReg(RegIndex reg_idx) const =0</div></div>
<div class="ttc" id="classThreadContext_html_acc2c70b9ee300b1b8c65d7dff1d3d7f0"><div class="ttname"><a href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">ThreadContext::setMiscRegNoEffect</a></div><div class="ttdeci">virtual void setMiscRegNoEffect(RegIndex misc_reg, RegVal val)=0</div></div>
<div class="ttc" id="namespaceAlphaISA_html_ac9cefba32ac336e881cfff4410b5e289"><div class="ttname"><a href="namespaceAlphaISA.html#ac9cefba32ac336e881cfff4410b5e289">AlphaISA::NumFloatRegs</a></div><div class="ttdeci">const int NumFloatRegs</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00094">registers.hh:94</a></div></div>
<div class="ttc" id="classThreadContext_html_a492b606f90dbfda70bd8de5650ac7088"><div class="ttname"><a href="classThreadContext.html#a492b606f90dbfda70bd8de5650ac7088">ThreadContext::getVirtProxy</a></div><div class="ttdeci">virtual PortProxy &amp; getVirtProxy()=0</div></div>
<div class="ttc" id="namespaceArmISA_html_a374fc69ddc2f21b9b13d2dcdcad3531f"><div class="ttname"><a href="namespaceArmISA.html#a374fc69ddc2f21b9b13d2dcdcad3531f">ArmISA::sp</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; sp</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00074">miscregs_types.hh:74</a></div></div>
<div class="ttc" id="classPortProxy_html_a77ddabedf90196adc78a51fc794d224a"><div class="ttname"><a href="classPortProxy.html#a77ddabedf90196adc78a51fc794d224a">PortProxy::read</a></div><div class="ttdeci">T read(Addr address) const</div><div class="ttdoc">Read sizeof(T) bytes from address and return as object T. </div><div class="ttdef"><b>Definition:</b> <a href="port__proxy_8hh_source.html#l00284">port_proxy.hh:284</a></div></div>
<div class="ttc" id="full__system_8hh_html_af929576af6f85c8849704b66d04b8370"><div class="ttname"><a href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a></div><div class="ttdeci">bool FullSystem</div><div class="ttdoc">The FullSystem variable can be used to determine the current mode of simulation. </div><div class="ttdef"><b>Definition:</b> <a href="root_8cc_source.html#l00136">root.cc:136</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a987c52c68a58330cf13bb0142bf8bd97"><div class="ttname"><a href="namespaceAlphaISA.html#a987c52c68a58330cf13bb0142bf8bd97">AlphaISA::getArgument</a></div><div class="ttdeci">uint64_t getArgument(ThreadContext *tc, int &amp;number, uint16_t size, bool fp)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2utility_8cc_source.html#l00041">utility.cc:41</a></div></div>
<div class="ttc" id="classThreadContext_html_a347b871ff912f57fb64af0cde4a54ebe"><div class="ttname"><a href="classThreadContext.html#a347b871ff912f57fb64af0cde4a54ebe">ThreadContext::setFloatReg</a></div><div class="ttdeci">virtual void setFloatReg(RegIndex reg_idx, RegVal val)=0</div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="classGenericISA_1_1SimplePCState_html_a4acae36a85d6760953aea4264be5fb94"><div class="ttname"><a href="classGenericISA_1_1SimplePCState.html#a4acae36a85d6760953aea4264be5fb94">GenericISA::SimplePCState::set</a></div><div class="ttdeci">void set(Addr val)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00155">types.hh:155</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ab824a95cd5bb12d08b73a52bde8c1dfc"><div class="ttname"><a href="namespaceAlphaISA.html#ab824a95cd5bb12d08b73a52bde8c1dfc">AlphaISA::ReturnAddressReg</a></div><div class="ttdeci">const RegIndex ReturnAddressReg</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00080">registers.hh:80</a></div></div>
<div class="ttc" id="alpha_2vtophys_8hh_html"><div class="ttname"><a href="alpha_2vtophys_8hh.html">vtophys.hh</a></div></div>
<div class="ttc" id="classThreadContext_html_a585fb09e81d5aa91955cc6c84948af97"><div class="ttname"><a href="classThreadContext.html#a585fb09e81d5aa91955cc6c84948af97">ThreadContext::readFloatReg</a></div><div class="ttdeci">virtual RegVal readFloatReg(RegIndex reg_idx) const =0</div></div>
<div class="ttc" id="namespaceAlphaISA_html_ad0836be0071794ac156dfd876e3bc5a4"><div class="ttname"><a href="namespaceAlphaISA.html#ad0836be0071794ac156dfd876e3bc5a4">AlphaISA::NumCCRegs</a></div><div class="ttdeci">const int NumCCRegs</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00099">registers.hh:99</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a5332f270f0e4bfa4ae479c48c4c31a56"><div class="ttname"><a href="namespaceAlphaISA.html#a5332f270f0e4bfa4ae479c48c4c31a56">AlphaISA::skipFunction</a></div><div class="ttdeci">void skipFunction(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2utility_8cc_source.html#l00101">utility.cc:101</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ad058b0990dcb8ed4d0b373396689fa12a940bae0a50c859bc5c9d21c3ed7f5b93"><div class="ttname"><a href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a940bae0a50c859bc5c9d21c3ed7f5b93">AlphaISA::MISCREG_LOCKFLAG</a></div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00068">registers.hh:68</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a0ccd89b4d19742738076f05993116ec5"><div class="ttname"><a href="namespaceAlphaISA.html#a0ccd89b4d19742738076f05993116ec5">AlphaISA::copyMiscRegs</a></div><div class="ttdeci">void copyMiscRegs(ThreadContext *src, ThreadContext *dest)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2utility_8cc_source.html#l00086">utility.cc:86</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ab95f1cbe7234a4f6726f4b82e42fe30e"><div class="ttname"><a href="namespaceAlphaISA.html#ab95f1cbe7234a4f6726f4b82e42fe30e">AlphaISA::StackPointerReg</a></div><div class="ttdeci">const RegIndex StackPointerReg</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00077">registers.hh:77</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a2be5f0fc62327c298d9b7b646772cd7b"><div class="ttname"><a href="namespaceArmISA.html#a2be5f0fc62327c298d9b7b646772cd7b">ArmISA::NumArgumentRegs</a></div><div class="ttdeci">const int NumArgumentRegs</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00114">registers.hh:114</a></div></div>
<div class="ttc" id="classThreadContext_html_a49c3ce8c24de55ea52f307a9f7929ab4"><div class="ttname"><a href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">ThreadContext::setIntReg</a></div><div class="ttdeci">virtual void setIntReg(RegIndex reg_idx, RegVal val)=0</div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classGenericISA_1_1SimplePCState_html"><div class="ttname"><a href="classGenericISA_1_1SimplePCState.html">GenericISA::SimplePCState</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00141">types.hh:141</a></div></div>
<div class="ttc" id="classPortProxy_html"><div class="ttname"><a href="classPortProxy.html">PortProxy</a></div><div class="ttdoc">This object is a proxy for a port or other object which implements the functional response protocol...</div><div class="ttdef"><b>Definition:</b> <a href="port__proxy_8hh_source.html#l00082">port_proxy.hh:82</a></div></div>
<div class="ttc" id="classThreadContext_html_aca903e46048a5e7a9cce0f8be315660d"><div class="ttname"><a href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect</a></div><div class="ttdeci">virtual RegVal readMiscRegNoEffect(RegIndex misc_reg) const =0</div></div>
<div class="ttc" id="namespaceAlphaISA_html_ad058b0990dcb8ed4d0b373396689fa12ab373435f9f79fd1fde5f5800309b7ae5"><div class="ttname"><a href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12ab373435f9f79fd1fde5f5800309b7ae5">AlphaISA::MISCREG_UNIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00067">registers.hh:67</a></div></div>
<div class="ttc" id="fs__translating__port__proxy_8hh_html"><div class="ttname"><a href="fs__translating__port__proxy_8hh.html">fs_translating_port_proxy.hh</a></div><div class="ttdoc">TranslatingPortProxy Object Declaration for FS. </div></div>
<div class="ttc" id="namespaceAlphaISA_html_aebb071b21eccebc7bccfcc645c4cb165"><div class="ttname"><a href="namespaceAlphaISA.html#aebb071b21eccebc7bccfcc645c4cb165">AlphaISA::copyRegs</a></div><div class="ttdeci">void copyRegs(ThreadContext *src, ThreadContext *dest)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2utility_8cc_source.html#l00065">utility.cc:65</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ad058b0990dcb8ed4d0b373396689fa12a7d6d2a08266b96bbc1030599727687a0"><div class="ttname"><a href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a7d6d2a08266b96bbc1030599727687a0">AlphaISA::MISCREG_LOCKADDR</a></div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00069">registers.hh:69</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html"><div class="ttname"><a href="namespaceAlphaISA.html">AlphaISA</a></div><div class="ttdef"><b>Definition:</b> <a href="alpha_2decoder_8cc_source.html#l00033">decoder.cc:33</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a34f1e0260a3bfa397bda36736e2caa41"><div class="ttname"><a href="namespaceArmISA.html#a34f1e0260a3bfa397bda36736e2caa41">ArmISA::fp</a></div><div class="ttdeci">Bitfield&lt; 19, 16 &gt; fp</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00175">miscregs_types.hh:175</a></div></div>
<div class="ttc" id="alpha_2utility_8hh_html"><div class="ttname"><a href="alpha_2utility_8hh.html">utility.hh</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ac3bdf5556028b6834f1ac52fec27c888"><div class="ttname"><a href="namespaceAlphaISA.html#ac3bdf5556028b6834f1ac52fec27c888">AlphaISA::NumIntRegs</a></div><div class="ttdeci">const int NumIntRegs</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00093">registers.hh:93</a></div></div>
<div class="ttc" id="full__system_8hh_html"><div class="ttname"><a href="full__system_8hh.html">full_system.hh</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
