$date
	Mon Sep 19 11:05:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q2_tb $end
$var wire 4 ! b [3:0] $end
$var reg 4 " g [3:0] $end
$scope module ques2 $end
$var wire 4 # g [3:0] $end
$var reg 4 $ b [3:0] $end
$var integer 32 % i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111111111111111111111111111111 %
b1 $
b1 #
b1 "
b1 !
$end
#20
b110 !
b110 $
b11111111111111111111111111111111 %
b101 "
b101 #
#40
b11 !
b11 $
b11111111111111111111111111111111 %
b10 "
b10 #
#60
