
TESTDEMO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b504  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  0800b694  0800b694  0000c694  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b73c  0800b73c  0000d150  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b73c  0800b73c  0000c73c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b744  0800b744  0000d150  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b744  0800b744  0000c744  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b748  0800b748  0000c748  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000150  20000000  0800b74c  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d150  2**0
                  CONTENTS
 10 .bss          0000686c  20000150  20000150  0000d150  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200069bc  200069bc  0000d150  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d150  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002495d  00000000  00000000  0000d180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000544b  00000000  00000000  00031add  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001f68  00000000  00000000  00036f28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000183f  00000000  00000000  00038e90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00006d74  00000000  00000000  0003a6cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00026ca7  00000000  00000000  00041443  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ddc95  00000000  00000000  000680ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00145d7f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000881c  00000000  00000000  00145dc4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000064  00000000  00000000  0014e5e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000150 	.word	0x20000150
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b67c 	.word	0x0800b67c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000154 	.word	0x20000154
 80001cc:	0800b67c 	.word	0x0800b67c

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b988 	b.w	80004f8 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	468e      	mov	lr, r1
 8000208:	4604      	mov	r4, r0
 800020a:	4688      	mov	r8, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14a      	bne.n	80002a6 <__udivmoddi4+0xa6>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d962      	bls.n	80002dc <__udivmoddi4+0xdc>
 8000216:	fab2 f682 	clz	r6, r2
 800021a:	b14e      	cbz	r6, 8000230 <__udivmoddi4+0x30>
 800021c:	f1c6 0320 	rsb	r3, r6, #32
 8000220:	fa01 f806 	lsl.w	r8, r1, r6
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	40b7      	lsls	r7, r6
 800022a:	ea43 0808 	orr.w	r8, r3, r8
 800022e:	40b4      	lsls	r4, r6
 8000230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000234:	fa1f fc87 	uxth.w	ip, r7
 8000238:	fbb8 f1fe 	udiv	r1, r8, lr
 800023c:	0c23      	lsrs	r3, r4, #16
 800023e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000242:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000246:	fb01 f20c 	mul.w	r2, r1, ip
 800024a:	429a      	cmp	r2, r3
 800024c:	d909      	bls.n	8000262 <__udivmoddi4+0x62>
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	f101 30ff 	add.w	r0, r1, #4294967295
 8000254:	f080 80ea 	bcs.w	800042c <__udivmoddi4+0x22c>
 8000258:	429a      	cmp	r2, r3
 800025a:	f240 80e7 	bls.w	800042c <__udivmoddi4+0x22c>
 800025e:	3902      	subs	r1, #2
 8000260:	443b      	add	r3, r7
 8000262:	1a9a      	subs	r2, r3, r2
 8000264:	b2a3      	uxth	r3, r4
 8000266:	fbb2 f0fe 	udiv	r0, r2, lr
 800026a:	fb0e 2210 	mls	r2, lr, r0, r2
 800026e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000272:	fb00 fc0c 	mul.w	ip, r0, ip
 8000276:	459c      	cmp	ip, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x8e>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000280:	f080 80d6 	bcs.w	8000430 <__udivmoddi4+0x230>
 8000284:	459c      	cmp	ip, r3
 8000286:	f240 80d3 	bls.w	8000430 <__udivmoddi4+0x230>
 800028a:	443b      	add	r3, r7
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000292:	eba3 030c 	sub.w	r3, r3, ip
 8000296:	2100      	movs	r1, #0
 8000298:	b11d      	cbz	r5, 80002a2 <__udivmoddi4+0xa2>
 800029a:	40f3      	lsrs	r3, r6
 800029c:	2200      	movs	r2, #0
 800029e:	e9c5 3200 	strd	r3, r2, [r5]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d905      	bls.n	80002b6 <__udivmoddi4+0xb6>
 80002aa:	b10d      	cbz	r5, 80002b0 <__udivmoddi4+0xb0>
 80002ac:	e9c5 0100 	strd	r0, r1, [r5]
 80002b0:	2100      	movs	r1, #0
 80002b2:	4608      	mov	r0, r1
 80002b4:	e7f5      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002b6:	fab3 f183 	clz	r1, r3
 80002ba:	2900      	cmp	r1, #0
 80002bc:	d146      	bne.n	800034c <__udivmoddi4+0x14c>
 80002be:	4573      	cmp	r3, lr
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xc8>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 8105 	bhi.w	80004d2 <__udivmoddi4+0x2d2>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4690      	mov	r8, r2
 80002d2:	2d00      	cmp	r5, #0
 80002d4:	d0e5      	beq.n	80002a2 <__udivmoddi4+0xa2>
 80002d6:	e9c5 4800 	strd	r4, r8, [r5]
 80002da:	e7e2      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002dc:	2a00      	cmp	r2, #0
 80002de:	f000 8090 	beq.w	8000402 <__udivmoddi4+0x202>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	f040 80a4 	bne.w	8000434 <__udivmoddi4+0x234>
 80002ec:	1a8a      	subs	r2, r1, r2
 80002ee:	0c03      	lsrs	r3, r0, #16
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	b280      	uxth	r0, r0
 80002f6:	b2bc      	uxth	r4, r7
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb04 f20c 	mul.w	r2, r4, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d907      	bls.n	800031e <__udivmoddi4+0x11e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000314:	d202      	bcs.n	800031c <__udivmoddi4+0x11c>
 8000316:	429a      	cmp	r2, r3
 8000318:	f200 80e0 	bhi.w	80004dc <__udivmoddi4+0x2dc>
 800031c:	46c4      	mov	ip, r8
 800031e:	1a9b      	subs	r3, r3, r2
 8000320:	fbb3 f2fe 	udiv	r2, r3, lr
 8000324:	fb0e 3312 	mls	r3, lr, r2, r3
 8000328:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800032c:	fb02 f404 	mul.w	r4, r2, r4
 8000330:	429c      	cmp	r4, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x144>
 8000334:	18fb      	adds	r3, r7, r3
 8000336:	f102 30ff 	add.w	r0, r2, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x142>
 800033c:	429c      	cmp	r4, r3
 800033e:	f200 80ca 	bhi.w	80004d6 <__udivmoddi4+0x2d6>
 8000342:	4602      	mov	r2, r0
 8000344:	1b1b      	subs	r3, r3, r4
 8000346:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0x98>
 800034c:	f1c1 0620 	rsb	r6, r1, #32
 8000350:	408b      	lsls	r3, r1
 8000352:	fa22 f706 	lsr.w	r7, r2, r6
 8000356:	431f      	orrs	r7, r3
 8000358:	fa0e f401 	lsl.w	r4, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fa2e fe06 	lsr.w	lr, lr, r6
 8000364:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000368:	4323      	orrs	r3, r4
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	fa1f fc87 	uxth.w	ip, r7
 8000372:	fbbe f0f9 	udiv	r0, lr, r9
 8000376:	0c1c      	lsrs	r4, r3, #16
 8000378:	fb09 ee10 	mls	lr, r9, r0, lr
 800037c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000380:	fb00 fe0c 	mul.w	lr, r0, ip
 8000384:	45a6      	cmp	lr, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x1a0>
 800038c:	193c      	adds	r4, r7, r4
 800038e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000392:	f080 809c 	bcs.w	80004ce <__udivmoddi4+0x2ce>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f240 8099 	bls.w	80004ce <__udivmoddi4+0x2ce>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	fa1f fe83 	uxth.w	lr, r3
 80003a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ac:	fb09 4413 	mls	r4, r9, r3, r4
 80003b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b8:	45a4      	cmp	ip, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x1ce>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f103 3eff 	add.w	lr, r3, #4294967295
 80003c2:	f080 8082 	bcs.w	80004ca <__udivmoddi4+0x2ca>
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d97f      	bls.n	80004ca <__udivmoddi4+0x2ca>
 80003ca:	3b02      	subs	r3, #2
 80003cc:	443c      	add	r4, r7
 80003ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003da:	4564      	cmp	r4, ip
 80003dc:	4673      	mov	r3, lr
 80003de:	46e1      	mov	r9, ip
 80003e0:	d362      	bcc.n	80004a8 <__udivmoddi4+0x2a8>
 80003e2:	d05f      	beq.n	80004a4 <__udivmoddi4+0x2a4>
 80003e4:	b15d      	cbz	r5, 80003fe <__udivmoddi4+0x1fe>
 80003e6:	ebb8 0203 	subs.w	r2, r8, r3
 80003ea:	eb64 0409 	sbc.w	r4, r4, r9
 80003ee:	fa04 f606 	lsl.w	r6, r4, r6
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431e      	orrs	r6, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c5 6400 	strd	r6, r4, [r5]
 80003fe:	2100      	movs	r1, #0
 8000400:	e74f      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000402:	fbb1 fcf2 	udiv	ip, r1, r2
 8000406:	0c01      	lsrs	r1, r0, #16
 8000408:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000412:	463b      	mov	r3, r7
 8000414:	4638      	mov	r0, r7
 8000416:	463c      	mov	r4, r7
 8000418:	46b8      	mov	r8, r7
 800041a:	46be      	mov	lr, r7
 800041c:	2620      	movs	r6, #32
 800041e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000422:	eba2 0208 	sub.w	r2, r2, r8
 8000426:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042a:	e766      	b.n	80002fa <__udivmoddi4+0xfa>
 800042c:	4601      	mov	r1, r0
 800042e:	e718      	b.n	8000262 <__udivmoddi4+0x62>
 8000430:	4610      	mov	r0, r2
 8000432:	e72c      	b.n	800028e <__udivmoddi4+0x8e>
 8000434:	f1c6 0220 	rsb	r2, r6, #32
 8000438:	fa2e f302 	lsr.w	r3, lr, r2
 800043c:	40b7      	lsls	r7, r6
 800043e:	40b1      	lsls	r1, r6
 8000440:	fa20 f202 	lsr.w	r2, r0, r2
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	430a      	orrs	r2, r1
 800044a:	fbb3 f8fe 	udiv	r8, r3, lr
 800044e:	b2bc      	uxth	r4, r7
 8000450:	fb0e 3318 	mls	r3, lr, r8, r3
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb08 f904 	mul.w	r9, r8, r4
 800045e:	40b0      	lsls	r0, r6
 8000460:	4589      	cmp	r9, r1
 8000462:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000466:	b280      	uxth	r0, r0
 8000468:	d93e      	bls.n	80004e8 <__udivmoddi4+0x2e8>
 800046a:	1879      	adds	r1, r7, r1
 800046c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000470:	d201      	bcs.n	8000476 <__udivmoddi4+0x276>
 8000472:	4589      	cmp	r9, r1
 8000474:	d81f      	bhi.n	80004b6 <__udivmoddi4+0x2b6>
 8000476:	eba1 0109 	sub.w	r1, r1, r9
 800047a:	fbb1 f9fe 	udiv	r9, r1, lr
 800047e:	fb09 f804 	mul.w	r8, r9, r4
 8000482:	fb0e 1119 	mls	r1, lr, r9, r1
 8000486:	b292      	uxth	r2, r2
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	4542      	cmp	r2, r8
 800048e:	d229      	bcs.n	80004e4 <__udivmoddi4+0x2e4>
 8000490:	18ba      	adds	r2, r7, r2
 8000492:	f109 31ff 	add.w	r1, r9, #4294967295
 8000496:	d2c4      	bcs.n	8000422 <__udivmoddi4+0x222>
 8000498:	4542      	cmp	r2, r8
 800049a:	d2c2      	bcs.n	8000422 <__udivmoddi4+0x222>
 800049c:	f1a9 0102 	sub.w	r1, r9, #2
 80004a0:	443a      	add	r2, r7
 80004a2:	e7be      	b.n	8000422 <__udivmoddi4+0x222>
 80004a4:	45f0      	cmp	r8, lr
 80004a6:	d29d      	bcs.n	80003e4 <__udivmoddi4+0x1e4>
 80004a8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b0:	3801      	subs	r0, #1
 80004b2:	46e1      	mov	r9, ip
 80004b4:	e796      	b.n	80003e4 <__udivmoddi4+0x1e4>
 80004b6:	eba7 0909 	sub.w	r9, r7, r9
 80004ba:	4449      	add	r1, r9
 80004bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c4:	fb09 f804 	mul.w	r8, r9, r4
 80004c8:	e7db      	b.n	8000482 <__udivmoddi4+0x282>
 80004ca:	4673      	mov	r3, lr
 80004cc:	e77f      	b.n	80003ce <__udivmoddi4+0x1ce>
 80004ce:	4650      	mov	r0, sl
 80004d0:	e766      	b.n	80003a0 <__udivmoddi4+0x1a0>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e6fd      	b.n	80002d2 <__udivmoddi4+0xd2>
 80004d6:	443b      	add	r3, r7
 80004d8:	3a02      	subs	r2, #2
 80004da:	e733      	b.n	8000344 <__udivmoddi4+0x144>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	443b      	add	r3, r7
 80004e2:	e71c      	b.n	800031e <__udivmoddi4+0x11e>
 80004e4:	4649      	mov	r1, r9
 80004e6:	e79c      	b.n	8000422 <__udivmoddi4+0x222>
 80004e8:	eba1 0109 	sub.w	r1, r1, r9
 80004ec:	46c4      	mov	ip, r8
 80004ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f2:	fb09 f804 	mul.w	r8, r9, r4
 80004f6:	e7c4      	b.n	8000482 <__udivmoddi4+0x282>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000500:	f000 fc68 	bl	8000dd4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000504:	f000 f81c 	bl	8000540 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000508:	f000 f918 	bl	800073c <MX_GPIO_Init>
  MX_I2C1_Init();
 800050c:	f000 f882 	bl	8000614 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000510:	f000 f8ae 	bl	8000670 <MX_I2S3_Init>
  MX_SPI1_Init();
 8000514:	f000 f8dc 	bl	80006d0 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000518:	f007 fbee 	bl	8007cf8 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800051c:	4a05      	ldr	r2, [pc, #20]	@ (8000534 <main+0x38>)
 800051e:	2100      	movs	r1, #0
 8000520:	4805      	ldr	r0, [pc, #20]	@ (8000538 <main+0x3c>)
 8000522:	f007 fc33 	bl	8007d8c <osThreadNew>
 8000526:	4603      	mov	r3, r0
 8000528:	4a04      	ldr	r2, [pc, #16]	@ (800053c <main+0x40>)
 800052a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800052c:	f007 fc08 	bl	8007d40 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000530:	bf00      	nop
 8000532:	e7fd      	b.n	8000530 <main+0x34>
 8000534:	0800b700 	.word	0x0800b700
 8000538:	08000939 	.word	0x08000939
 800053c:	20000260 	.word	0x20000260

08000540 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b094      	sub	sp, #80	@ 0x50
 8000544:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000546:	f107 0320 	add.w	r3, r7, #32
 800054a:	2230      	movs	r2, #48	@ 0x30
 800054c:	2100      	movs	r1, #0
 800054e:	4618      	mov	r0, r3
 8000550:	f00a ffa4 	bl	800b49c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000554:	f107 030c 	add.w	r3, r7, #12
 8000558:	2200      	movs	r2, #0
 800055a:	601a      	str	r2, [r3, #0]
 800055c:	605a      	str	r2, [r3, #4]
 800055e:	609a      	str	r2, [r3, #8]
 8000560:	60da      	str	r2, [r3, #12]
 8000562:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000564:	2300      	movs	r3, #0
 8000566:	60bb      	str	r3, [r7, #8]
 8000568:	4b28      	ldr	r3, [pc, #160]	@ (800060c <SystemClock_Config+0xcc>)
 800056a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800056c:	4a27      	ldr	r2, [pc, #156]	@ (800060c <SystemClock_Config+0xcc>)
 800056e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000572:	6413      	str	r3, [r2, #64]	@ 0x40
 8000574:	4b25      	ldr	r3, [pc, #148]	@ (800060c <SystemClock_Config+0xcc>)
 8000576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000578:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800057c:	60bb      	str	r3, [r7, #8]
 800057e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000580:	2300      	movs	r3, #0
 8000582:	607b      	str	r3, [r7, #4]
 8000584:	4b22      	ldr	r3, [pc, #136]	@ (8000610 <SystemClock_Config+0xd0>)
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	4a21      	ldr	r2, [pc, #132]	@ (8000610 <SystemClock_Config+0xd0>)
 800058a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800058e:	6013      	str	r3, [r2, #0]
 8000590:	4b1f      	ldr	r3, [pc, #124]	@ (8000610 <SystemClock_Config+0xd0>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000598:	607b      	str	r3, [r7, #4]
 800059a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800059c:	2301      	movs	r3, #1
 800059e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005a0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80005a4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005a6:	2302      	movs	r3, #2
 80005a8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005aa:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80005ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80005b0:	2308      	movs	r3, #8
 80005b2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80005b4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80005b8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005ba:	2302      	movs	r3, #2
 80005bc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80005be:	2307      	movs	r3, #7
 80005c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005c2:	f107 0320 	add.w	r3, r7, #32
 80005c6:	4618      	mov	r0, r3
 80005c8:	f002 ff38 	bl	800343c <HAL_RCC_OscConfig>
 80005cc:	4603      	mov	r3, r0
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d001      	beq.n	80005d6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80005d2:	f000 f9d5 	bl	8000980 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005d6:	230f      	movs	r3, #15
 80005d8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005da:	2302      	movs	r3, #2
 80005dc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005de:	2300      	movs	r3, #0
 80005e0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80005e2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80005e6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80005e8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80005ec:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80005ee:	f107 030c 	add.w	r3, r7, #12
 80005f2:	2105      	movs	r1, #5
 80005f4:	4618      	mov	r0, r3
 80005f6:	f003 f999 	bl	800392c <HAL_RCC_ClockConfig>
 80005fa:	4603      	mov	r3, r0
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d001      	beq.n	8000604 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000600:	f000 f9be 	bl	8000980 <Error_Handler>
  }
}
 8000604:	bf00      	nop
 8000606:	3750      	adds	r7, #80	@ 0x50
 8000608:	46bd      	mov	sp, r7
 800060a:	bd80      	pop	{r7, pc}
 800060c:	40023800 	.word	0x40023800
 8000610:	40007000 	.word	0x40007000

08000614 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000618:	4b12      	ldr	r3, [pc, #72]	@ (8000664 <MX_I2C1_Init+0x50>)
 800061a:	4a13      	ldr	r2, [pc, #76]	@ (8000668 <MX_I2C1_Init+0x54>)
 800061c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800061e:	4b11      	ldr	r3, [pc, #68]	@ (8000664 <MX_I2C1_Init+0x50>)
 8000620:	4a12      	ldr	r2, [pc, #72]	@ (800066c <MX_I2C1_Init+0x58>)
 8000622:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000624:	4b0f      	ldr	r3, [pc, #60]	@ (8000664 <MX_I2C1_Init+0x50>)
 8000626:	2200      	movs	r2, #0
 8000628:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800062a:	4b0e      	ldr	r3, [pc, #56]	@ (8000664 <MX_I2C1_Init+0x50>)
 800062c:	2200      	movs	r2, #0
 800062e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000630:	4b0c      	ldr	r3, [pc, #48]	@ (8000664 <MX_I2C1_Init+0x50>)
 8000632:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000636:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000638:	4b0a      	ldr	r3, [pc, #40]	@ (8000664 <MX_I2C1_Init+0x50>)
 800063a:	2200      	movs	r2, #0
 800063c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800063e:	4b09      	ldr	r3, [pc, #36]	@ (8000664 <MX_I2C1_Init+0x50>)
 8000640:	2200      	movs	r2, #0
 8000642:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000644:	4b07      	ldr	r3, [pc, #28]	@ (8000664 <MX_I2C1_Init+0x50>)
 8000646:	2200      	movs	r2, #0
 8000648:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800064a:	4b06      	ldr	r3, [pc, #24]	@ (8000664 <MX_I2C1_Init+0x50>)
 800064c:	2200      	movs	r2, #0
 800064e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000650:	4804      	ldr	r0, [pc, #16]	@ (8000664 <MX_I2C1_Init+0x50>)
 8000652:	f000 febd 	bl	80013d0 <HAL_I2C_Init>
 8000656:	4603      	mov	r3, r0
 8000658:	2b00      	cmp	r3, #0
 800065a:	d001      	beq.n	8000660 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800065c:	f000 f990 	bl	8000980 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000660:	bf00      	nop
 8000662:	bd80      	pop	{r7, pc}
 8000664:	2000016c 	.word	0x2000016c
 8000668:	40005400 	.word	0x40005400
 800066c:	000186a0 	.word	0x000186a0

08000670 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000674:	4b13      	ldr	r3, [pc, #76]	@ (80006c4 <MX_I2S3_Init+0x54>)
 8000676:	4a14      	ldr	r2, [pc, #80]	@ (80006c8 <MX_I2S3_Init+0x58>)
 8000678:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800067a:	4b12      	ldr	r3, [pc, #72]	@ (80006c4 <MX_I2S3_Init+0x54>)
 800067c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000680:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000682:	4b10      	ldr	r3, [pc, #64]	@ (80006c4 <MX_I2S3_Init+0x54>)
 8000684:	2200      	movs	r2, #0
 8000686:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000688:	4b0e      	ldr	r3, [pc, #56]	@ (80006c4 <MX_I2S3_Init+0x54>)
 800068a:	2200      	movs	r2, #0
 800068c:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800068e:	4b0d      	ldr	r3, [pc, #52]	@ (80006c4 <MX_I2S3_Init+0x54>)
 8000690:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000694:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000696:	4b0b      	ldr	r3, [pc, #44]	@ (80006c4 <MX_I2S3_Init+0x54>)
 8000698:	4a0c      	ldr	r2, [pc, #48]	@ (80006cc <MX_I2S3_Init+0x5c>)
 800069a:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 800069c:	4b09      	ldr	r3, [pc, #36]	@ (80006c4 <MX_I2S3_Init+0x54>)
 800069e:	2200      	movs	r2, #0
 80006a0:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80006a2:	4b08      	ldr	r3, [pc, #32]	@ (80006c4 <MX_I2S3_Init+0x54>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80006a8:	4b06      	ldr	r3, [pc, #24]	@ (80006c4 <MX_I2S3_Init+0x54>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80006ae:	4805      	ldr	r0, [pc, #20]	@ (80006c4 <MX_I2S3_Init+0x54>)
 80006b0:	f000 ffd2 	bl	8001658 <HAL_I2S_Init>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80006ba:	f000 f961 	bl	8000980 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80006be:	bf00      	nop
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	200001c0 	.word	0x200001c0
 80006c8:	40003c00 	.word	0x40003c00
 80006cc:	00017700 	.word	0x00017700

080006d0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80006d4:	4b17      	ldr	r3, [pc, #92]	@ (8000734 <MX_SPI1_Init+0x64>)
 80006d6:	4a18      	ldr	r2, [pc, #96]	@ (8000738 <MX_SPI1_Init+0x68>)
 80006d8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80006da:	4b16      	ldr	r3, [pc, #88]	@ (8000734 <MX_SPI1_Init+0x64>)
 80006dc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80006e0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80006e2:	4b14      	ldr	r3, [pc, #80]	@ (8000734 <MX_SPI1_Init+0x64>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80006e8:	4b12      	ldr	r3, [pc, #72]	@ (8000734 <MX_SPI1_Init+0x64>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006ee:	4b11      	ldr	r3, [pc, #68]	@ (8000734 <MX_SPI1_Init+0x64>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006f4:	4b0f      	ldr	r3, [pc, #60]	@ (8000734 <MX_SPI1_Init+0x64>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80006fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000734 <MX_SPI1_Init+0x64>)
 80006fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000700:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000702:	4b0c      	ldr	r3, [pc, #48]	@ (8000734 <MX_SPI1_Init+0x64>)
 8000704:	2200      	movs	r2, #0
 8000706:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000708:	4b0a      	ldr	r3, [pc, #40]	@ (8000734 <MX_SPI1_Init+0x64>)
 800070a:	2200      	movs	r2, #0
 800070c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800070e:	4b09      	ldr	r3, [pc, #36]	@ (8000734 <MX_SPI1_Init+0x64>)
 8000710:	2200      	movs	r2, #0
 8000712:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000714:	4b07      	ldr	r3, [pc, #28]	@ (8000734 <MX_SPI1_Init+0x64>)
 8000716:	2200      	movs	r2, #0
 8000718:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800071a:	4b06      	ldr	r3, [pc, #24]	@ (8000734 <MX_SPI1_Init+0x64>)
 800071c:	220a      	movs	r2, #10
 800071e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000720:	4804      	ldr	r0, [pc, #16]	@ (8000734 <MX_SPI1_Init+0x64>)
 8000722:	f003 fc83 	bl	800402c <HAL_SPI_Init>
 8000726:	4603      	mov	r3, r0
 8000728:	2b00      	cmp	r3, #0
 800072a:	d001      	beq.n	8000730 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800072c:	f000 f928 	bl	8000980 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000730:	bf00      	nop
 8000732:	bd80      	pop	{r7, pc}
 8000734:	20000208 	.word	0x20000208
 8000738:	40013000 	.word	0x40013000

0800073c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b08c      	sub	sp, #48	@ 0x30
 8000740:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000742:	f107 031c 	add.w	r3, r7, #28
 8000746:	2200      	movs	r2, #0
 8000748:	601a      	str	r2, [r3, #0]
 800074a:	605a      	str	r2, [r3, #4]
 800074c:	609a      	str	r2, [r3, #8]
 800074e:	60da      	str	r2, [r3, #12]
 8000750:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000752:	2300      	movs	r3, #0
 8000754:	61bb      	str	r3, [r7, #24]
 8000756:	4b72      	ldr	r3, [pc, #456]	@ (8000920 <MX_GPIO_Init+0x1e4>)
 8000758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800075a:	4a71      	ldr	r2, [pc, #452]	@ (8000920 <MX_GPIO_Init+0x1e4>)
 800075c:	f043 0310 	orr.w	r3, r3, #16
 8000760:	6313      	str	r3, [r2, #48]	@ 0x30
 8000762:	4b6f      	ldr	r3, [pc, #444]	@ (8000920 <MX_GPIO_Init+0x1e4>)
 8000764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000766:	f003 0310 	and.w	r3, r3, #16
 800076a:	61bb      	str	r3, [r7, #24]
 800076c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800076e:	2300      	movs	r3, #0
 8000770:	617b      	str	r3, [r7, #20]
 8000772:	4b6b      	ldr	r3, [pc, #428]	@ (8000920 <MX_GPIO_Init+0x1e4>)
 8000774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000776:	4a6a      	ldr	r2, [pc, #424]	@ (8000920 <MX_GPIO_Init+0x1e4>)
 8000778:	f043 0304 	orr.w	r3, r3, #4
 800077c:	6313      	str	r3, [r2, #48]	@ 0x30
 800077e:	4b68      	ldr	r3, [pc, #416]	@ (8000920 <MX_GPIO_Init+0x1e4>)
 8000780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000782:	f003 0304 	and.w	r3, r3, #4
 8000786:	617b      	str	r3, [r7, #20]
 8000788:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800078a:	2300      	movs	r3, #0
 800078c:	613b      	str	r3, [r7, #16]
 800078e:	4b64      	ldr	r3, [pc, #400]	@ (8000920 <MX_GPIO_Init+0x1e4>)
 8000790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000792:	4a63      	ldr	r2, [pc, #396]	@ (8000920 <MX_GPIO_Init+0x1e4>)
 8000794:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000798:	6313      	str	r3, [r2, #48]	@ 0x30
 800079a:	4b61      	ldr	r3, [pc, #388]	@ (8000920 <MX_GPIO_Init+0x1e4>)
 800079c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800079e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007a2:	613b      	str	r3, [r7, #16]
 80007a4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007a6:	2300      	movs	r3, #0
 80007a8:	60fb      	str	r3, [r7, #12]
 80007aa:	4b5d      	ldr	r3, [pc, #372]	@ (8000920 <MX_GPIO_Init+0x1e4>)
 80007ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ae:	4a5c      	ldr	r2, [pc, #368]	@ (8000920 <MX_GPIO_Init+0x1e4>)
 80007b0:	f043 0301 	orr.w	r3, r3, #1
 80007b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80007b6:	4b5a      	ldr	r3, [pc, #360]	@ (8000920 <MX_GPIO_Init+0x1e4>)
 80007b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ba:	f003 0301 	and.w	r3, r3, #1
 80007be:	60fb      	str	r3, [r7, #12]
 80007c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007c2:	2300      	movs	r3, #0
 80007c4:	60bb      	str	r3, [r7, #8]
 80007c6:	4b56      	ldr	r3, [pc, #344]	@ (8000920 <MX_GPIO_Init+0x1e4>)
 80007c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ca:	4a55      	ldr	r2, [pc, #340]	@ (8000920 <MX_GPIO_Init+0x1e4>)
 80007cc:	f043 0302 	orr.w	r3, r3, #2
 80007d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007d2:	4b53      	ldr	r3, [pc, #332]	@ (8000920 <MX_GPIO_Init+0x1e4>)
 80007d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007d6:	f003 0302 	and.w	r3, r3, #2
 80007da:	60bb      	str	r3, [r7, #8]
 80007dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007de:	2300      	movs	r3, #0
 80007e0:	607b      	str	r3, [r7, #4]
 80007e2:	4b4f      	ldr	r3, [pc, #316]	@ (8000920 <MX_GPIO_Init+0x1e4>)
 80007e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007e6:	4a4e      	ldr	r2, [pc, #312]	@ (8000920 <MX_GPIO_Init+0x1e4>)
 80007e8:	f043 0308 	orr.w	r3, r3, #8
 80007ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ee:	4b4c      	ldr	r3, [pc, #304]	@ (8000920 <MX_GPIO_Init+0x1e4>)
 80007f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007f2:	f003 0308 	and.w	r3, r3, #8
 80007f6:	607b      	str	r3, [r7, #4]
 80007f8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80007fa:	2200      	movs	r2, #0
 80007fc:	2108      	movs	r1, #8
 80007fe:	4849      	ldr	r0, [pc, #292]	@ (8000924 <MX_GPIO_Init+0x1e8>)
 8000800:	f000 fdcc 	bl	800139c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000804:	2201      	movs	r2, #1
 8000806:	2101      	movs	r1, #1
 8000808:	4847      	ldr	r0, [pc, #284]	@ (8000928 <MX_GPIO_Init+0x1ec>)
 800080a:	f000 fdc7 	bl	800139c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800080e:	2200      	movs	r2, #0
 8000810:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8000814:	4845      	ldr	r0, [pc, #276]	@ (800092c <MX_GPIO_Init+0x1f0>)
 8000816:	f000 fdc1 	bl	800139c <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800081a:	2308      	movs	r3, #8
 800081c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800081e:	2301      	movs	r3, #1
 8000820:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000822:	2300      	movs	r3, #0
 8000824:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000826:	2300      	movs	r3, #0
 8000828:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800082a:	f107 031c 	add.w	r3, r7, #28
 800082e:	4619      	mov	r1, r3
 8000830:	483c      	ldr	r0, [pc, #240]	@ (8000924 <MX_GPIO_Init+0x1e8>)
 8000832:	f000 fc17 	bl	8001064 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000836:	2301      	movs	r3, #1
 8000838:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800083a:	2301      	movs	r3, #1
 800083c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083e:	2300      	movs	r3, #0
 8000840:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000842:	2300      	movs	r3, #0
 8000844:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000846:	f107 031c 	add.w	r3, r7, #28
 800084a:	4619      	mov	r1, r3
 800084c:	4836      	ldr	r0, [pc, #216]	@ (8000928 <MX_GPIO_Init+0x1ec>)
 800084e:	f000 fc09 	bl	8001064 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000852:	2308      	movs	r3, #8
 8000854:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000856:	2302      	movs	r3, #2
 8000858:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085a:	2300      	movs	r3, #0
 800085c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800085e:	2300      	movs	r3, #0
 8000860:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000862:	2305      	movs	r3, #5
 8000864:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000866:	f107 031c 	add.w	r3, r7, #28
 800086a:	4619      	mov	r1, r3
 800086c:	482e      	ldr	r0, [pc, #184]	@ (8000928 <MX_GPIO_Init+0x1ec>)
 800086e:	f000 fbf9 	bl	8001064 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000872:	2301      	movs	r3, #1
 8000874:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000876:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800087a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087c:	2300      	movs	r3, #0
 800087e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000880:	f107 031c 	add.w	r3, r7, #28
 8000884:	4619      	mov	r1, r3
 8000886:	482a      	ldr	r0, [pc, #168]	@ (8000930 <MX_GPIO_Init+0x1f4>)
 8000888:	f000 fbec 	bl	8001064 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800088c:	2304      	movs	r3, #4
 800088e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000890:	2300      	movs	r3, #0
 8000892:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000894:	2300      	movs	r3, #0
 8000896:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000898:	f107 031c 	add.w	r3, r7, #28
 800089c:	4619      	mov	r1, r3
 800089e:	4825      	ldr	r0, [pc, #148]	@ (8000934 <MX_GPIO_Init+0x1f8>)
 80008a0:	f000 fbe0 	bl	8001064 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80008a4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80008a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008aa:	2302      	movs	r3, #2
 80008ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ae:	2300      	movs	r3, #0
 80008b0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008b2:	2300      	movs	r3, #0
 80008b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008b6:	2305      	movs	r3, #5
 80008b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80008ba:	f107 031c 	add.w	r3, r7, #28
 80008be:	4619      	mov	r1, r3
 80008c0:	481c      	ldr	r0, [pc, #112]	@ (8000934 <MX_GPIO_Init+0x1f8>)
 80008c2:	f000 fbcf 	bl	8001064 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80008c6:	f24f 0310 	movw	r3, #61456	@ 0xf010
 80008ca:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008cc:	2301      	movs	r3, #1
 80008ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d0:	2300      	movs	r3, #0
 80008d2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d4:	2300      	movs	r3, #0
 80008d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008d8:	f107 031c 	add.w	r3, r7, #28
 80008dc:	4619      	mov	r1, r3
 80008de:	4813      	ldr	r0, [pc, #76]	@ (800092c <MX_GPIO_Init+0x1f0>)
 80008e0:	f000 fbc0 	bl	8001064 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80008e4:	2320      	movs	r3, #32
 80008e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008e8:	2300      	movs	r3, #0
 80008ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ec:	2300      	movs	r3, #0
 80008ee:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80008f0:	f107 031c 	add.w	r3, r7, #28
 80008f4:	4619      	mov	r1, r3
 80008f6:	480d      	ldr	r0, [pc, #52]	@ (800092c <MX_GPIO_Init+0x1f0>)
 80008f8:	f000 fbb4 	bl	8001064 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80008fc:	2302      	movs	r3, #2
 80008fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000900:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000904:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000906:	2300      	movs	r3, #0
 8000908:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 800090a:	f107 031c 	add.w	r3, r7, #28
 800090e:	4619      	mov	r1, r3
 8000910:	4804      	ldr	r0, [pc, #16]	@ (8000924 <MX_GPIO_Init+0x1e8>)
 8000912:	f000 fba7 	bl	8001064 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000916:	bf00      	nop
 8000918:	3730      	adds	r7, #48	@ 0x30
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	40023800 	.word	0x40023800
 8000924:	40021000 	.word	0x40021000
 8000928:	40020800 	.word	0x40020800
 800092c:	40020c00 	.word	0x40020c00
 8000930:	40020000 	.word	0x40020000
 8000934:	40020400 	.word	0x40020400

08000938 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b082      	sub	sp, #8
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000940:	f00a f8aa 	bl	800aa98 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000944:	2001      	movs	r0, #1
 8000946:	f007 faeb 	bl	8007f20 <osDelay>
    osThreadTerminate(osThreadGetId());
 800094a:	f007 fab1 	bl	8007eb0 <osThreadGetId>
 800094e:	4603      	mov	r3, r0
 8000950:	4618      	mov	r0, r3
 8000952:	f007 fab8 	bl	8007ec6 <osThreadTerminate>
    osDelay(1);
 8000956:	bf00      	nop
 8000958:	e7f4      	b.n	8000944 <StartDefaultTask+0xc>
	...

0800095c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b082      	sub	sp, #8
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3)
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	4a04      	ldr	r2, [pc, #16]	@ (800097c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800096a:	4293      	cmp	r3, r2
 800096c:	d101      	bne.n	8000972 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800096e:	f000 fa53 	bl	8000e18 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000972:	bf00      	nop
 8000974:	3708      	adds	r7, #8
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	40000400 	.word	0x40000400

08000980 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000980:	b480      	push	{r7}
 8000982:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000984:	b672      	cpsid	i
}
 8000986:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000988:	bf00      	nop
 800098a:	e7fd      	b.n	8000988 <Error_Handler+0x8>

0800098c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b082      	sub	sp, #8
 8000990:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000992:	2300      	movs	r3, #0
 8000994:	607b      	str	r3, [r7, #4]
 8000996:	4b12      	ldr	r3, [pc, #72]	@ (80009e0 <HAL_MspInit+0x54>)
 8000998:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800099a:	4a11      	ldr	r2, [pc, #68]	@ (80009e0 <HAL_MspInit+0x54>)
 800099c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80009a2:	4b0f      	ldr	r3, [pc, #60]	@ (80009e0 <HAL_MspInit+0x54>)
 80009a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80009aa:	607b      	str	r3, [r7, #4]
 80009ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009ae:	2300      	movs	r3, #0
 80009b0:	603b      	str	r3, [r7, #0]
 80009b2:	4b0b      	ldr	r3, [pc, #44]	@ (80009e0 <HAL_MspInit+0x54>)
 80009b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009b6:	4a0a      	ldr	r2, [pc, #40]	@ (80009e0 <HAL_MspInit+0x54>)
 80009b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80009be:	4b08      	ldr	r3, [pc, #32]	@ (80009e0 <HAL_MspInit+0x54>)
 80009c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009c6:	603b      	str	r3, [r7, #0]
 80009c8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80009ca:	2200      	movs	r2, #0
 80009cc:	210f      	movs	r1, #15
 80009ce:	f06f 0001 	mvn.w	r0, #1
 80009d2:	f000 fb1d 	bl	8001010 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009d6:	bf00      	nop
 80009d8:	3708      	adds	r7, #8
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	40023800 	.word	0x40023800

080009e4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b08a      	sub	sp, #40	@ 0x28
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009ec:	f107 0314 	add.w	r3, r7, #20
 80009f0:	2200      	movs	r2, #0
 80009f2:	601a      	str	r2, [r3, #0]
 80009f4:	605a      	str	r2, [r3, #4]
 80009f6:	609a      	str	r2, [r3, #8]
 80009f8:	60da      	str	r2, [r3, #12]
 80009fa:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	4a19      	ldr	r2, [pc, #100]	@ (8000a68 <HAL_I2C_MspInit+0x84>)
 8000a02:	4293      	cmp	r3, r2
 8000a04:	d12c      	bne.n	8000a60 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a06:	2300      	movs	r3, #0
 8000a08:	613b      	str	r3, [r7, #16]
 8000a0a:	4b18      	ldr	r3, [pc, #96]	@ (8000a6c <HAL_I2C_MspInit+0x88>)
 8000a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a0e:	4a17      	ldr	r2, [pc, #92]	@ (8000a6c <HAL_I2C_MspInit+0x88>)
 8000a10:	f043 0302 	orr.w	r3, r3, #2
 8000a14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a16:	4b15      	ldr	r3, [pc, #84]	@ (8000a6c <HAL_I2C_MspInit+0x88>)
 8000a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a1a:	f003 0302 	and.w	r3, r3, #2
 8000a1e:	613b      	str	r3, [r7, #16]
 8000a20:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000a22:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000a26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a28:	2312      	movs	r3, #18
 8000a2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a2c:	2301      	movs	r3, #1
 8000a2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a30:	2300      	movs	r3, #0
 8000a32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a34:	2304      	movs	r3, #4
 8000a36:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a38:	f107 0314 	add.w	r3, r7, #20
 8000a3c:	4619      	mov	r1, r3
 8000a3e:	480c      	ldr	r0, [pc, #48]	@ (8000a70 <HAL_I2C_MspInit+0x8c>)
 8000a40:	f000 fb10 	bl	8001064 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000a44:	2300      	movs	r3, #0
 8000a46:	60fb      	str	r3, [r7, #12]
 8000a48:	4b08      	ldr	r3, [pc, #32]	@ (8000a6c <HAL_I2C_MspInit+0x88>)
 8000a4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a4c:	4a07      	ldr	r2, [pc, #28]	@ (8000a6c <HAL_I2C_MspInit+0x88>)
 8000a4e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000a52:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a54:	4b05      	ldr	r3, [pc, #20]	@ (8000a6c <HAL_I2C_MspInit+0x88>)
 8000a56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a58:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000a5c:	60fb      	str	r3, [r7, #12]
 8000a5e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000a60:	bf00      	nop
 8000a62:	3728      	adds	r7, #40	@ 0x28
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}
 8000a68:	40005400 	.word	0x40005400
 8000a6c:	40023800 	.word	0x40023800
 8000a70:	40020400 	.word	0x40020400

08000a74 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b08e      	sub	sp, #56	@ 0x38
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a7c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a80:	2200      	movs	r2, #0
 8000a82:	601a      	str	r2, [r3, #0]
 8000a84:	605a      	str	r2, [r3, #4]
 8000a86:	609a      	str	r2, [r3, #8]
 8000a88:	60da      	str	r2, [r3, #12]
 8000a8a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a8c:	f107 0314 	add.w	r3, r7, #20
 8000a90:	2200      	movs	r2, #0
 8000a92:	601a      	str	r2, [r3, #0]
 8000a94:	605a      	str	r2, [r3, #4]
 8000a96:	609a      	str	r2, [r3, #8]
 8000a98:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	4a31      	ldr	r2, [pc, #196]	@ (8000b64 <HAL_I2S_MspInit+0xf0>)
 8000aa0:	4293      	cmp	r3, r2
 8000aa2:	d15a      	bne.n	8000b5a <HAL_I2S_MspInit+0xe6>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000aa4:	2301      	movs	r3, #1
 8000aa6:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000aa8:	23c0      	movs	r3, #192	@ 0xc0
 8000aaa:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000aac:	2302      	movs	r3, #2
 8000aae:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ab0:	f107 0314 	add.w	r3, r7, #20
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	f003 f977 	bl	8003da8 <HAL_RCCEx_PeriphCLKConfig>
 8000aba:	4603      	mov	r3, r0
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d001      	beq.n	8000ac4 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000ac0:	f7ff ff5e 	bl	8000980 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	613b      	str	r3, [r7, #16]
 8000ac8:	4b27      	ldr	r3, [pc, #156]	@ (8000b68 <HAL_I2S_MspInit+0xf4>)
 8000aca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000acc:	4a26      	ldr	r2, [pc, #152]	@ (8000b68 <HAL_I2S_MspInit+0xf4>)
 8000ace:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000ad2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ad4:	4b24      	ldr	r3, [pc, #144]	@ (8000b68 <HAL_I2S_MspInit+0xf4>)
 8000ad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ad8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000adc:	613b      	str	r3, [r7, #16]
 8000ade:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	60fb      	str	r3, [r7, #12]
 8000ae4:	4b20      	ldr	r3, [pc, #128]	@ (8000b68 <HAL_I2S_MspInit+0xf4>)
 8000ae6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ae8:	4a1f      	ldr	r2, [pc, #124]	@ (8000b68 <HAL_I2S_MspInit+0xf4>)
 8000aea:	f043 0301 	orr.w	r3, r3, #1
 8000aee:	6313      	str	r3, [r2, #48]	@ 0x30
 8000af0:	4b1d      	ldr	r3, [pc, #116]	@ (8000b68 <HAL_I2S_MspInit+0xf4>)
 8000af2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000af4:	f003 0301 	and.w	r3, r3, #1
 8000af8:	60fb      	str	r3, [r7, #12]
 8000afa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000afc:	2300      	movs	r3, #0
 8000afe:	60bb      	str	r3, [r7, #8]
 8000b00:	4b19      	ldr	r3, [pc, #100]	@ (8000b68 <HAL_I2S_MspInit+0xf4>)
 8000b02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b04:	4a18      	ldr	r2, [pc, #96]	@ (8000b68 <HAL_I2S_MspInit+0xf4>)
 8000b06:	f043 0304 	orr.w	r3, r3, #4
 8000b0a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b0c:	4b16      	ldr	r3, [pc, #88]	@ (8000b68 <HAL_I2S_MspInit+0xf4>)
 8000b0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b10:	f003 0304 	and.w	r3, r3, #4
 8000b14:	60bb      	str	r3, [r7, #8]
 8000b16:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000b18:	2310      	movs	r3, #16
 8000b1a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b1c:	2302      	movs	r3, #2
 8000b1e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b20:	2300      	movs	r3, #0
 8000b22:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b24:	2300      	movs	r3, #0
 8000b26:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000b28:	2306      	movs	r3, #6
 8000b2a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000b2c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b30:	4619      	mov	r1, r3
 8000b32:	480e      	ldr	r0, [pc, #56]	@ (8000b6c <HAL_I2S_MspInit+0xf8>)
 8000b34:	f000 fa96 	bl	8001064 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000b38:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000b3c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b3e:	2302      	movs	r3, #2
 8000b40:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b42:	2300      	movs	r3, #0
 8000b44:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b46:	2300      	movs	r3, #0
 8000b48:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000b4a:	2306      	movs	r3, #6
 8000b4c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b4e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b52:	4619      	mov	r1, r3
 8000b54:	4806      	ldr	r0, [pc, #24]	@ (8000b70 <HAL_I2S_MspInit+0xfc>)
 8000b56:	f000 fa85 	bl	8001064 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8000b5a:	bf00      	nop
 8000b5c:	3738      	adds	r7, #56	@ 0x38
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	bf00      	nop
 8000b64:	40003c00 	.word	0x40003c00
 8000b68:	40023800 	.word	0x40023800
 8000b6c:	40020000 	.word	0x40020000
 8000b70:	40020800 	.word	0x40020800

08000b74 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b08a      	sub	sp, #40	@ 0x28
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b7c:	f107 0314 	add.w	r3, r7, #20
 8000b80:	2200      	movs	r2, #0
 8000b82:	601a      	str	r2, [r3, #0]
 8000b84:	605a      	str	r2, [r3, #4]
 8000b86:	609a      	str	r2, [r3, #8]
 8000b88:	60da      	str	r2, [r3, #12]
 8000b8a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	4a19      	ldr	r2, [pc, #100]	@ (8000bf8 <HAL_SPI_MspInit+0x84>)
 8000b92:	4293      	cmp	r3, r2
 8000b94:	d12b      	bne.n	8000bee <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000b96:	2300      	movs	r3, #0
 8000b98:	613b      	str	r3, [r7, #16]
 8000b9a:	4b18      	ldr	r3, [pc, #96]	@ (8000bfc <HAL_SPI_MspInit+0x88>)
 8000b9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b9e:	4a17      	ldr	r2, [pc, #92]	@ (8000bfc <HAL_SPI_MspInit+0x88>)
 8000ba0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000ba4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ba6:	4b15      	ldr	r3, [pc, #84]	@ (8000bfc <HAL_SPI_MspInit+0x88>)
 8000ba8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000baa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000bae:	613b      	str	r3, [r7, #16]
 8000bb0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	60fb      	str	r3, [r7, #12]
 8000bb6:	4b11      	ldr	r3, [pc, #68]	@ (8000bfc <HAL_SPI_MspInit+0x88>)
 8000bb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bba:	4a10      	ldr	r2, [pc, #64]	@ (8000bfc <HAL_SPI_MspInit+0x88>)
 8000bbc:	f043 0301 	orr.w	r3, r3, #1
 8000bc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bc2:	4b0e      	ldr	r3, [pc, #56]	@ (8000bfc <HAL_SPI_MspInit+0x88>)
 8000bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bc6:	f003 0301 	and.w	r3, r3, #1
 8000bca:	60fb      	str	r3, [r7, #12]
 8000bcc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000bce:	23e0      	movs	r3, #224	@ 0xe0
 8000bd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bd2:	2302      	movs	r3, #2
 8000bd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000bde:	2305      	movs	r3, #5
 8000be0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000be2:	f107 0314 	add.w	r3, r7, #20
 8000be6:	4619      	mov	r1, r3
 8000be8:	4805      	ldr	r0, [pc, #20]	@ (8000c00 <HAL_SPI_MspInit+0x8c>)
 8000bea:	f000 fa3b 	bl	8001064 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000bee:	bf00      	nop
 8000bf0:	3728      	adds	r7, #40	@ 0x28
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	40013000 	.word	0x40013000
 8000bfc:	40023800 	.word	0x40023800
 8000c00:	40020000 	.word	0x40020000

08000c04 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b08e      	sub	sp, #56	@ 0x38
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000c10:	2300      	movs	r3, #0
 8000c12:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8000c14:	2300      	movs	r3, #0
 8000c16:	60fb      	str	r3, [r7, #12]
 8000c18:	4b33      	ldr	r3, [pc, #204]	@ (8000ce8 <HAL_InitTick+0xe4>)
 8000c1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c1c:	4a32      	ldr	r2, [pc, #200]	@ (8000ce8 <HAL_InitTick+0xe4>)
 8000c1e:	f043 0302 	orr.w	r3, r3, #2
 8000c22:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c24:	4b30      	ldr	r3, [pc, #192]	@ (8000ce8 <HAL_InitTick+0xe4>)
 8000c26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c28:	f003 0302 	and.w	r3, r3, #2
 8000c2c:	60fb      	str	r3, [r7, #12]
 8000c2e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000c30:	f107 0210 	add.w	r2, r7, #16
 8000c34:	f107 0314 	add.w	r3, r7, #20
 8000c38:	4611      	mov	r1, r2
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f003 f882 	bl	8003d44 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000c40:	6a3b      	ldr	r3, [r7, #32]
 8000c42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000c44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d103      	bne.n	8000c52 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000c4a:	f003 f867 	bl	8003d1c <HAL_RCC_GetPCLK1Freq>
 8000c4e:	6378      	str	r0, [r7, #52]	@ 0x34
 8000c50:	e004      	b.n	8000c5c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000c52:	f003 f863 	bl	8003d1c <HAL_RCC_GetPCLK1Freq>
 8000c56:	4603      	mov	r3, r0
 8000c58:	005b      	lsls	r3, r3, #1
 8000c5a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000c5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c5e:	4a23      	ldr	r2, [pc, #140]	@ (8000cec <HAL_InitTick+0xe8>)
 8000c60:	fba2 2303 	umull	r2, r3, r2, r3
 8000c64:	0c9b      	lsrs	r3, r3, #18
 8000c66:	3b01      	subs	r3, #1
 8000c68:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8000c6a:	4b21      	ldr	r3, [pc, #132]	@ (8000cf0 <HAL_InitTick+0xec>)
 8000c6c:	4a21      	ldr	r2, [pc, #132]	@ (8000cf4 <HAL_InitTick+0xf0>)
 8000c6e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 8000c70:	4b1f      	ldr	r3, [pc, #124]	@ (8000cf0 <HAL_InitTick+0xec>)
 8000c72:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000c76:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 8000c78:	4a1d      	ldr	r2, [pc, #116]	@ (8000cf0 <HAL_InitTick+0xec>)
 8000c7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c7c:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 8000c7e:	4b1c      	ldr	r3, [pc, #112]	@ (8000cf0 <HAL_InitTick+0xec>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c84:	4b1a      	ldr	r3, [pc, #104]	@ (8000cf0 <HAL_InitTick+0xec>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	609a      	str	r2, [r3, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c8a:	4b19      	ldr	r3, [pc, #100]	@ (8000cf0 <HAL_InitTick+0xec>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim3);
 8000c90:	4817      	ldr	r0, [pc, #92]	@ (8000cf0 <HAL_InitTick+0xec>)
 8000c92:	f003 fa54 	bl	800413e <HAL_TIM_Base_Init>
 8000c96:	4603      	mov	r3, r0
 8000c98:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000c9c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d11b      	bne.n	8000cdc <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 8000ca4:	4812      	ldr	r0, [pc, #72]	@ (8000cf0 <HAL_InitTick+0xec>)
 8000ca6:	f003 faa3 	bl	80041f0 <HAL_TIM_Base_Start_IT>
 8000caa:	4603      	mov	r3, r0
 8000cac:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000cb0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d111      	bne.n	8000cdc <HAL_InitTick+0xd8>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000cb8:	201d      	movs	r0, #29
 8000cba:	f000 f9c5 	bl	8001048 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	2b0f      	cmp	r3, #15
 8000cc2:	d808      	bhi.n	8000cd6 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	6879      	ldr	r1, [r7, #4]
 8000cc8:	201d      	movs	r0, #29
 8000cca:	f000 f9a1 	bl	8001010 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000cce:	4a0a      	ldr	r2, [pc, #40]	@ (8000cf8 <HAL_InitTick+0xf4>)
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	6013      	str	r3, [r2, #0]
 8000cd4:	e002      	b.n	8000cdc <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000cdc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	3738      	adds	r7, #56	@ 0x38
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd80      	pop	{r7, pc}
 8000ce8:	40023800 	.word	0x40023800
 8000cec:	431bde83 	.word	0x431bde83
 8000cf0:	20000264 	.word	0x20000264
 8000cf4:	40000400 	.word	0x40000400
 8000cf8:	20000004 	.word	0x20000004

08000cfc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d00:	bf00      	nop
 8000d02:	e7fd      	b.n	8000d00 <NMI_Handler+0x4>

08000d04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d08:	bf00      	nop
 8000d0a:	e7fd      	b.n	8000d08 <HardFault_Handler+0x4>

08000d0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d10:	bf00      	nop
 8000d12:	e7fd      	b.n	8000d10 <MemManage_Handler+0x4>

08000d14 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d14:	b480      	push	{r7}
 8000d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d18:	bf00      	nop
 8000d1a:	e7fd      	b.n	8000d18 <BusFault_Handler+0x4>

08000d1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d20:	bf00      	nop
 8000d22:	e7fd      	b.n	8000d20 <UsageFault_Handler+0x4>

08000d24 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d28:	bf00      	nop
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d30:	4770      	bx	lr
	...

08000d34 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000d38:	4802      	ldr	r0, [pc, #8]	@ (8000d44 <TIM3_IRQHandler+0x10>)
 8000d3a:	f003 fac9 	bl	80042d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000d3e:	bf00      	nop
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	20000264 	.word	0x20000264

08000d48 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000d4c:	4802      	ldr	r0, [pc, #8]	@ (8000d58 <OTG_FS_IRQHandler+0x10>)
 8000d4e:	f001 fa67 	bl	8002220 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000d52:	bf00      	nop
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	20006178 	.word	0x20006178

08000d5c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d60:	4b06      	ldr	r3, [pc, #24]	@ (8000d7c <SystemInit+0x20>)
 8000d62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d66:	4a05      	ldr	r2, [pc, #20]	@ (8000d7c <SystemInit+0x20>)
 8000d68:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d6c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d70:	bf00      	nop
 8000d72:	46bd      	mov	sp, r7
 8000d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d78:	4770      	bx	lr
 8000d7a:	bf00      	nop
 8000d7c:	e000ed00 	.word	0xe000ed00

08000d80 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000d80:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000db8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000d84:	f7ff ffea 	bl	8000d5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d88:	480c      	ldr	r0, [pc, #48]	@ (8000dbc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d8a:	490d      	ldr	r1, [pc, #52]	@ (8000dc0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d8c:	4a0d      	ldr	r2, [pc, #52]	@ (8000dc4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d90:	e002      	b.n	8000d98 <LoopCopyDataInit>

08000d92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d96:	3304      	adds	r3, #4

08000d98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d9c:	d3f9      	bcc.n	8000d92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d9e:	4a0a      	ldr	r2, [pc, #40]	@ (8000dc8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000da0:	4c0a      	ldr	r4, [pc, #40]	@ (8000dcc <LoopFillZerobss+0x22>)
  movs r3, #0
 8000da2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000da4:	e001      	b.n	8000daa <LoopFillZerobss>

08000da6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000da6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000da8:	3204      	adds	r2, #4

08000daa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000daa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dac:	d3fb      	bcc.n	8000da6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000dae:	f00a fbdb 	bl	800b568 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000db2:	f7ff fba3 	bl	80004fc <main>
  bx  lr    
 8000db6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000db8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000dbc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000dc0:	20000150 	.word	0x20000150
  ldr r2, =_sidata
 8000dc4:	0800b74c 	.word	0x0800b74c
  ldr r2, =_sbss
 8000dc8:	20000150 	.word	0x20000150
  ldr r4, =_ebss
 8000dcc:	200069bc 	.word	0x200069bc

08000dd0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000dd0:	e7fe      	b.n	8000dd0 <ADC_IRQHandler>
	...

08000dd4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000dd8:	4b0e      	ldr	r3, [pc, #56]	@ (8000e14 <HAL_Init+0x40>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	4a0d      	ldr	r2, [pc, #52]	@ (8000e14 <HAL_Init+0x40>)
 8000dde:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000de2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000de4:	4b0b      	ldr	r3, [pc, #44]	@ (8000e14 <HAL_Init+0x40>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	4a0a      	ldr	r2, [pc, #40]	@ (8000e14 <HAL_Init+0x40>)
 8000dea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000dee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000df0:	4b08      	ldr	r3, [pc, #32]	@ (8000e14 <HAL_Init+0x40>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4a07      	ldr	r2, [pc, #28]	@ (8000e14 <HAL_Init+0x40>)
 8000df6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000dfa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dfc:	2003      	movs	r0, #3
 8000dfe:	f000 f8fc 	bl	8000ffa <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e02:	200f      	movs	r0, #15
 8000e04:	f7ff fefe 	bl	8000c04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e08:	f7ff fdc0 	bl	800098c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e0c:	2300      	movs	r3, #0
}
 8000e0e:	4618      	mov	r0, r3
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	40023c00 	.word	0x40023c00

08000e18 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e1c:	4b06      	ldr	r3, [pc, #24]	@ (8000e38 <HAL_IncTick+0x20>)
 8000e1e:	781b      	ldrb	r3, [r3, #0]
 8000e20:	461a      	mov	r2, r3
 8000e22:	4b06      	ldr	r3, [pc, #24]	@ (8000e3c <HAL_IncTick+0x24>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	4413      	add	r3, r2
 8000e28:	4a04      	ldr	r2, [pc, #16]	@ (8000e3c <HAL_IncTick+0x24>)
 8000e2a:	6013      	str	r3, [r2, #0]
}
 8000e2c:	bf00      	nop
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e34:	4770      	bx	lr
 8000e36:	bf00      	nop
 8000e38:	20000008 	.word	0x20000008
 8000e3c:	200002ac 	.word	0x200002ac

08000e40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
  return uwTick;
 8000e44:	4b03      	ldr	r3, [pc, #12]	@ (8000e54 <HAL_GetTick+0x14>)
 8000e46:	681b      	ldr	r3, [r3, #0]
}
 8000e48:	4618      	mov	r0, r3
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop
 8000e54:	200002ac 	.word	0x200002ac

08000e58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b084      	sub	sp, #16
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e60:	f7ff ffee 	bl	8000e40 <HAL_GetTick>
 8000e64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e70:	d005      	beq.n	8000e7e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e72:	4b0a      	ldr	r3, [pc, #40]	@ (8000e9c <HAL_Delay+0x44>)
 8000e74:	781b      	ldrb	r3, [r3, #0]
 8000e76:	461a      	mov	r2, r3
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	4413      	add	r3, r2
 8000e7c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000e7e:	bf00      	nop
 8000e80:	f7ff ffde 	bl	8000e40 <HAL_GetTick>
 8000e84:	4602      	mov	r2, r0
 8000e86:	68bb      	ldr	r3, [r7, #8]
 8000e88:	1ad3      	subs	r3, r2, r3
 8000e8a:	68fa      	ldr	r2, [r7, #12]
 8000e8c:	429a      	cmp	r2, r3
 8000e8e:	d8f7      	bhi.n	8000e80 <HAL_Delay+0x28>
  {
  }
}
 8000e90:	bf00      	nop
 8000e92:	bf00      	nop
 8000e94:	3710      	adds	r7, #16
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	20000008 	.word	0x20000008

08000ea0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b085      	sub	sp, #20
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	f003 0307 	and.w	r3, r3, #7
 8000eae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000eb0:	4b0c      	ldr	r3, [pc, #48]	@ (8000ee4 <__NVIC_SetPriorityGrouping+0x44>)
 8000eb2:	68db      	ldr	r3, [r3, #12]
 8000eb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000eb6:	68ba      	ldr	r2, [r7, #8]
 8000eb8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ebc:	4013      	ands	r3, r2
 8000ebe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ec4:	68bb      	ldr	r3, [r7, #8]
 8000ec6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ec8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ecc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ed0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ed2:	4a04      	ldr	r2, [pc, #16]	@ (8000ee4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ed4:	68bb      	ldr	r3, [r7, #8]
 8000ed6:	60d3      	str	r3, [r2, #12]
}
 8000ed8:	bf00      	nop
 8000eda:	3714      	adds	r7, #20
 8000edc:	46bd      	mov	sp, r7
 8000ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee2:	4770      	bx	lr
 8000ee4:	e000ed00 	.word	0xe000ed00

08000ee8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000eec:	4b04      	ldr	r3, [pc, #16]	@ (8000f00 <__NVIC_GetPriorityGrouping+0x18>)
 8000eee:	68db      	ldr	r3, [r3, #12]
 8000ef0:	0a1b      	lsrs	r3, r3, #8
 8000ef2:	f003 0307 	and.w	r3, r3, #7
}
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efe:	4770      	bx	lr
 8000f00:	e000ed00 	.word	0xe000ed00

08000f04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b083      	sub	sp, #12
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	db0b      	blt.n	8000f2e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f16:	79fb      	ldrb	r3, [r7, #7]
 8000f18:	f003 021f 	and.w	r2, r3, #31
 8000f1c:	4907      	ldr	r1, [pc, #28]	@ (8000f3c <__NVIC_EnableIRQ+0x38>)
 8000f1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f22:	095b      	lsrs	r3, r3, #5
 8000f24:	2001      	movs	r0, #1
 8000f26:	fa00 f202 	lsl.w	r2, r0, r2
 8000f2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000f2e:	bf00      	nop
 8000f30:	370c      	adds	r7, #12
 8000f32:	46bd      	mov	sp, r7
 8000f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f38:	4770      	bx	lr
 8000f3a:	bf00      	nop
 8000f3c:	e000e100 	.word	0xe000e100

08000f40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b083      	sub	sp, #12
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	4603      	mov	r3, r0
 8000f48:	6039      	str	r1, [r7, #0]
 8000f4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	db0a      	blt.n	8000f6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	b2da      	uxtb	r2, r3
 8000f58:	490c      	ldr	r1, [pc, #48]	@ (8000f8c <__NVIC_SetPriority+0x4c>)
 8000f5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f5e:	0112      	lsls	r2, r2, #4
 8000f60:	b2d2      	uxtb	r2, r2
 8000f62:	440b      	add	r3, r1
 8000f64:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f68:	e00a      	b.n	8000f80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f6a:	683b      	ldr	r3, [r7, #0]
 8000f6c:	b2da      	uxtb	r2, r3
 8000f6e:	4908      	ldr	r1, [pc, #32]	@ (8000f90 <__NVIC_SetPriority+0x50>)
 8000f70:	79fb      	ldrb	r3, [r7, #7]
 8000f72:	f003 030f 	and.w	r3, r3, #15
 8000f76:	3b04      	subs	r3, #4
 8000f78:	0112      	lsls	r2, r2, #4
 8000f7a:	b2d2      	uxtb	r2, r2
 8000f7c:	440b      	add	r3, r1
 8000f7e:	761a      	strb	r2, [r3, #24]
}
 8000f80:	bf00      	nop
 8000f82:	370c      	adds	r7, #12
 8000f84:	46bd      	mov	sp, r7
 8000f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8a:	4770      	bx	lr
 8000f8c:	e000e100 	.word	0xe000e100
 8000f90:	e000ed00 	.word	0xe000ed00

08000f94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b089      	sub	sp, #36	@ 0x24
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	60f8      	str	r0, [r7, #12]
 8000f9c:	60b9      	str	r1, [r7, #8]
 8000f9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	f003 0307 	and.w	r3, r3, #7
 8000fa6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fa8:	69fb      	ldr	r3, [r7, #28]
 8000faa:	f1c3 0307 	rsb	r3, r3, #7
 8000fae:	2b04      	cmp	r3, #4
 8000fb0:	bf28      	it	cs
 8000fb2:	2304      	movcs	r3, #4
 8000fb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fb6:	69fb      	ldr	r3, [r7, #28]
 8000fb8:	3304      	adds	r3, #4
 8000fba:	2b06      	cmp	r3, #6
 8000fbc:	d902      	bls.n	8000fc4 <NVIC_EncodePriority+0x30>
 8000fbe:	69fb      	ldr	r3, [r7, #28]
 8000fc0:	3b03      	subs	r3, #3
 8000fc2:	e000      	b.n	8000fc6 <NVIC_EncodePriority+0x32>
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fc8:	f04f 32ff 	mov.w	r2, #4294967295
 8000fcc:	69bb      	ldr	r3, [r7, #24]
 8000fce:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd2:	43da      	mvns	r2, r3
 8000fd4:	68bb      	ldr	r3, [r7, #8]
 8000fd6:	401a      	ands	r2, r3
 8000fd8:	697b      	ldr	r3, [r7, #20]
 8000fda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fdc:	f04f 31ff 	mov.w	r1, #4294967295
 8000fe0:	697b      	ldr	r3, [r7, #20]
 8000fe2:	fa01 f303 	lsl.w	r3, r1, r3
 8000fe6:	43d9      	mvns	r1, r3
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fec:	4313      	orrs	r3, r2
         );
}
 8000fee:	4618      	mov	r0, r3
 8000ff0:	3724      	adds	r7, #36	@ 0x24
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff8:	4770      	bx	lr

08000ffa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ffa:	b580      	push	{r7, lr}
 8000ffc:	b082      	sub	sp, #8
 8000ffe:	af00      	add	r7, sp, #0
 8001000:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001002:	6878      	ldr	r0, [r7, #4]
 8001004:	f7ff ff4c 	bl	8000ea0 <__NVIC_SetPriorityGrouping>
}
 8001008:	bf00      	nop
 800100a:	3708      	adds	r7, #8
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}

08001010 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001010:	b580      	push	{r7, lr}
 8001012:	b086      	sub	sp, #24
 8001014:	af00      	add	r7, sp, #0
 8001016:	4603      	mov	r3, r0
 8001018:	60b9      	str	r1, [r7, #8]
 800101a:	607a      	str	r2, [r7, #4]
 800101c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800101e:	2300      	movs	r3, #0
 8001020:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001022:	f7ff ff61 	bl	8000ee8 <__NVIC_GetPriorityGrouping>
 8001026:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001028:	687a      	ldr	r2, [r7, #4]
 800102a:	68b9      	ldr	r1, [r7, #8]
 800102c:	6978      	ldr	r0, [r7, #20]
 800102e:	f7ff ffb1 	bl	8000f94 <NVIC_EncodePriority>
 8001032:	4602      	mov	r2, r0
 8001034:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001038:	4611      	mov	r1, r2
 800103a:	4618      	mov	r0, r3
 800103c:	f7ff ff80 	bl	8000f40 <__NVIC_SetPriority>
}
 8001040:	bf00      	nop
 8001042:	3718      	adds	r7, #24
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}

08001048 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
 800104e:	4603      	mov	r3, r0
 8001050:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001052:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001056:	4618      	mov	r0, r3
 8001058:	f7ff ff54 	bl	8000f04 <__NVIC_EnableIRQ>
}
 800105c:	bf00      	nop
 800105e:	3708      	adds	r7, #8
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}

08001064 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001064:	b480      	push	{r7}
 8001066:	b089      	sub	sp, #36	@ 0x24
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
 800106c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800106e:	2300      	movs	r3, #0
 8001070:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001072:	2300      	movs	r3, #0
 8001074:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001076:	2300      	movs	r3, #0
 8001078:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800107a:	2300      	movs	r3, #0
 800107c:	61fb      	str	r3, [r7, #28]
 800107e:	e16b      	b.n	8001358 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001080:	2201      	movs	r2, #1
 8001082:	69fb      	ldr	r3, [r7, #28]
 8001084:	fa02 f303 	lsl.w	r3, r2, r3
 8001088:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	697a      	ldr	r2, [r7, #20]
 8001090:	4013      	ands	r3, r2
 8001092:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001094:	693a      	ldr	r2, [r7, #16]
 8001096:	697b      	ldr	r3, [r7, #20]
 8001098:	429a      	cmp	r2, r3
 800109a:	f040 815a 	bne.w	8001352 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	f003 0303 	and.w	r3, r3, #3
 80010a6:	2b01      	cmp	r3, #1
 80010a8:	d005      	beq.n	80010b6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	685b      	ldr	r3, [r3, #4]
 80010ae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80010b2:	2b02      	cmp	r3, #2
 80010b4:	d130      	bne.n	8001118 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	689b      	ldr	r3, [r3, #8]
 80010ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80010bc:	69fb      	ldr	r3, [r7, #28]
 80010be:	005b      	lsls	r3, r3, #1
 80010c0:	2203      	movs	r2, #3
 80010c2:	fa02 f303 	lsl.w	r3, r2, r3
 80010c6:	43db      	mvns	r3, r3
 80010c8:	69ba      	ldr	r2, [r7, #24]
 80010ca:	4013      	ands	r3, r2
 80010cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	68da      	ldr	r2, [r3, #12]
 80010d2:	69fb      	ldr	r3, [r7, #28]
 80010d4:	005b      	lsls	r3, r3, #1
 80010d6:	fa02 f303 	lsl.w	r3, r2, r3
 80010da:	69ba      	ldr	r2, [r7, #24]
 80010dc:	4313      	orrs	r3, r2
 80010de:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	69ba      	ldr	r2, [r7, #24]
 80010e4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	685b      	ldr	r3, [r3, #4]
 80010ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80010ec:	2201      	movs	r2, #1
 80010ee:	69fb      	ldr	r3, [r7, #28]
 80010f0:	fa02 f303 	lsl.w	r3, r2, r3
 80010f4:	43db      	mvns	r3, r3
 80010f6:	69ba      	ldr	r2, [r7, #24]
 80010f8:	4013      	ands	r3, r2
 80010fa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	685b      	ldr	r3, [r3, #4]
 8001100:	091b      	lsrs	r3, r3, #4
 8001102:	f003 0201 	and.w	r2, r3, #1
 8001106:	69fb      	ldr	r3, [r7, #28]
 8001108:	fa02 f303 	lsl.w	r3, r2, r3
 800110c:	69ba      	ldr	r2, [r7, #24]
 800110e:	4313      	orrs	r3, r2
 8001110:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	69ba      	ldr	r2, [r7, #24]
 8001116:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	f003 0303 	and.w	r3, r3, #3
 8001120:	2b03      	cmp	r3, #3
 8001122:	d017      	beq.n	8001154 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	68db      	ldr	r3, [r3, #12]
 8001128:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800112a:	69fb      	ldr	r3, [r7, #28]
 800112c:	005b      	lsls	r3, r3, #1
 800112e:	2203      	movs	r2, #3
 8001130:	fa02 f303 	lsl.w	r3, r2, r3
 8001134:	43db      	mvns	r3, r3
 8001136:	69ba      	ldr	r2, [r7, #24]
 8001138:	4013      	ands	r3, r2
 800113a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	689a      	ldr	r2, [r3, #8]
 8001140:	69fb      	ldr	r3, [r7, #28]
 8001142:	005b      	lsls	r3, r3, #1
 8001144:	fa02 f303 	lsl.w	r3, r2, r3
 8001148:	69ba      	ldr	r2, [r7, #24]
 800114a:	4313      	orrs	r3, r2
 800114c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	69ba      	ldr	r2, [r7, #24]
 8001152:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	f003 0303 	and.w	r3, r3, #3
 800115c:	2b02      	cmp	r3, #2
 800115e:	d123      	bne.n	80011a8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001160:	69fb      	ldr	r3, [r7, #28]
 8001162:	08da      	lsrs	r2, r3, #3
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	3208      	adds	r2, #8
 8001168:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800116c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800116e:	69fb      	ldr	r3, [r7, #28]
 8001170:	f003 0307 	and.w	r3, r3, #7
 8001174:	009b      	lsls	r3, r3, #2
 8001176:	220f      	movs	r2, #15
 8001178:	fa02 f303 	lsl.w	r3, r2, r3
 800117c:	43db      	mvns	r3, r3
 800117e:	69ba      	ldr	r2, [r7, #24]
 8001180:	4013      	ands	r3, r2
 8001182:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	691a      	ldr	r2, [r3, #16]
 8001188:	69fb      	ldr	r3, [r7, #28]
 800118a:	f003 0307 	and.w	r3, r3, #7
 800118e:	009b      	lsls	r3, r3, #2
 8001190:	fa02 f303 	lsl.w	r3, r2, r3
 8001194:	69ba      	ldr	r2, [r7, #24]
 8001196:	4313      	orrs	r3, r2
 8001198:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800119a:	69fb      	ldr	r3, [r7, #28]
 800119c:	08da      	lsrs	r2, r3, #3
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	3208      	adds	r2, #8
 80011a2:	69b9      	ldr	r1, [r7, #24]
 80011a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80011ae:	69fb      	ldr	r3, [r7, #28]
 80011b0:	005b      	lsls	r3, r3, #1
 80011b2:	2203      	movs	r2, #3
 80011b4:	fa02 f303 	lsl.w	r3, r2, r3
 80011b8:	43db      	mvns	r3, r3
 80011ba:	69ba      	ldr	r2, [r7, #24]
 80011bc:	4013      	ands	r3, r2
 80011be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	f003 0203 	and.w	r2, r3, #3
 80011c8:	69fb      	ldr	r3, [r7, #28]
 80011ca:	005b      	lsls	r3, r3, #1
 80011cc:	fa02 f303 	lsl.w	r3, r2, r3
 80011d0:	69ba      	ldr	r2, [r7, #24]
 80011d2:	4313      	orrs	r3, r2
 80011d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	69ba      	ldr	r2, [r7, #24]
 80011da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	685b      	ldr	r3, [r3, #4]
 80011e0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	f000 80b4 	beq.w	8001352 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011ea:	2300      	movs	r3, #0
 80011ec:	60fb      	str	r3, [r7, #12]
 80011ee:	4b60      	ldr	r3, [pc, #384]	@ (8001370 <HAL_GPIO_Init+0x30c>)
 80011f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011f2:	4a5f      	ldr	r2, [pc, #380]	@ (8001370 <HAL_GPIO_Init+0x30c>)
 80011f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80011fa:	4b5d      	ldr	r3, [pc, #372]	@ (8001370 <HAL_GPIO_Init+0x30c>)
 80011fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001202:	60fb      	str	r3, [r7, #12]
 8001204:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001206:	4a5b      	ldr	r2, [pc, #364]	@ (8001374 <HAL_GPIO_Init+0x310>)
 8001208:	69fb      	ldr	r3, [r7, #28]
 800120a:	089b      	lsrs	r3, r3, #2
 800120c:	3302      	adds	r3, #2
 800120e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001212:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001214:	69fb      	ldr	r3, [r7, #28]
 8001216:	f003 0303 	and.w	r3, r3, #3
 800121a:	009b      	lsls	r3, r3, #2
 800121c:	220f      	movs	r2, #15
 800121e:	fa02 f303 	lsl.w	r3, r2, r3
 8001222:	43db      	mvns	r3, r3
 8001224:	69ba      	ldr	r2, [r7, #24]
 8001226:	4013      	ands	r3, r2
 8001228:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	4a52      	ldr	r2, [pc, #328]	@ (8001378 <HAL_GPIO_Init+0x314>)
 800122e:	4293      	cmp	r3, r2
 8001230:	d02b      	beq.n	800128a <HAL_GPIO_Init+0x226>
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	4a51      	ldr	r2, [pc, #324]	@ (800137c <HAL_GPIO_Init+0x318>)
 8001236:	4293      	cmp	r3, r2
 8001238:	d025      	beq.n	8001286 <HAL_GPIO_Init+0x222>
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	4a50      	ldr	r2, [pc, #320]	@ (8001380 <HAL_GPIO_Init+0x31c>)
 800123e:	4293      	cmp	r3, r2
 8001240:	d01f      	beq.n	8001282 <HAL_GPIO_Init+0x21e>
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	4a4f      	ldr	r2, [pc, #316]	@ (8001384 <HAL_GPIO_Init+0x320>)
 8001246:	4293      	cmp	r3, r2
 8001248:	d019      	beq.n	800127e <HAL_GPIO_Init+0x21a>
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	4a4e      	ldr	r2, [pc, #312]	@ (8001388 <HAL_GPIO_Init+0x324>)
 800124e:	4293      	cmp	r3, r2
 8001250:	d013      	beq.n	800127a <HAL_GPIO_Init+0x216>
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	4a4d      	ldr	r2, [pc, #308]	@ (800138c <HAL_GPIO_Init+0x328>)
 8001256:	4293      	cmp	r3, r2
 8001258:	d00d      	beq.n	8001276 <HAL_GPIO_Init+0x212>
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	4a4c      	ldr	r2, [pc, #304]	@ (8001390 <HAL_GPIO_Init+0x32c>)
 800125e:	4293      	cmp	r3, r2
 8001260:	d007      	beq.n	8001272 <HAL_GPIO_Init+0x20e>
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	4a4b      	ldr	r2, [pc, #300]	@ (8001394 <HAL_GPIO_Init+0x330>)
 8001266:	4293      	cmp	r3, r2
 8001268:	d101      	bne.n	800126e <HAL_GPIO_Init+0x20a>
 800126a:	2307      	movs	r3, #7
 800126c:	e00e      	b.n	800128c <HAL_GPIO_Init+0x228>
 800126e:	2308      	movs	r3, #8
 8001270:	e00c      	b.n	800128c <HAL_GPIO_Init+0x228>
 8001272:	2306      	movs	r3, #6
 8001274:	e00a      	b.n	800128c <HAL_GPIO_Init+0x228>
 8001276:	2305      	movs	r3, #5
 8001278:	e008      	b.n	800128c <HAL_GPIO_Init+0x228>
 800127a:	2304      	movs	r3, #4
 800127c:	e006      	b.n	800128c <HAL_GPIO_Init+0x228>
 800127e:	2303      	movs	r3, #3
 8001280:	e004      	b.n	800128c <HAL_GPIO_Init+0x228>
 8001282:	2302      	movs	r3, #2
 8001284:	e002      	b.n	800128c <HAL_GPIO_Init+0x228>
 8001286:	2301      	movs	r3, #1
 8001288:	e000      	b.n	800128c <HAL_GPIO_Init+0x228>
 800128a:	2300      	movs	r3, #0
 800128c:	69fa      	ldr	r2, [r7, #28]
 800128e:	f002 0203 	and.w	r2, r2, #3
 8001292:	0092      	lsls	r2, r2, #2
 8001294:	4093      	lsls	r3, r2
 8001296:	69ba      	ldr	r2, [r7, #24]
 8001298:	4313      	orrs	r3, r2
 800129a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800129c:	4935      	ldr	r1, [pc, #212]	@ (8001374 <HAL_GPIO_Init+0x310>)
 800129e:	69fb      	ldr	r3, [r7, #28]
 80012a0:	089b      	lsrs	r3, r3, #2
 80012a2:	3302      	adds	r3, #2
 80012a4:	69ba      	ldr	r2, [r7, #24]
 80012a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012aa:	4b3b      	ldr	r3, [pc, #236]	@ (8001398 <HAL_GPIO_Init+0x334>)
 80012ac:	689b      	ldr	r3, [r3, #8]
 80012ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012b0:	693b      	ldr	r3, [r7, #16]
 80012b2:	43db      	mvns	r3, r3
 80012b4:	69ba      	ldr	r2, [r7, #24]
 80012b6:	4013      	ands	r3, r2
 80012b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80012ba:	683b      	ldr	r3, [r7, #0]
 80012bc:	685b      	ldr	r3, [r3, #4]
 80012be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d003      	beq.n	80012ce <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80012c6:	69ba      	ldr	r2, [r7, #24]
 80012c8:	693b      	ldr	r3, [r7, #16]
 80012ca:	4313      	orrs	r3, r2
 80012cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80012ce:	4a32      	ldr	r2, [pc, #200]	@ (8001398 <HAL_GPIO_Init+0x334>)
 80012d0:	69bb      	ldr	r3, [r7, #24]
 80012d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80012d4:	4b30      	ldr	r3, [pc, #192]	@ (8001398 <HAL_GPIO_Init+0x334>)
 80012d6:	68db      	ldr	r3, [r3, #12]
 80012d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012da:	693b      	ldr	r3, [r7, #16]
 80012dc:	43db      	mvns	r3, r3
 80012de:	69ba      	ldr	r2, [r7, #24]
 80012e0:	4013      	ands	r3, r2
 80012e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d003      	beq.n	80012f8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80012f0:	69ba      	ldr	r2, [r7, #24]
 80012f2:	693b      	ldr	r3, [r7, #16]
 80012f4:	4313      	orrs	r3, r2
 80012f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80012f8:	4a27      	ldr	r2, [pc, #156]	@ (8001398 <HAL_GPIO_Init+0x334>)
 80012fa:	69bb      	ldr	r3, [r7, #24]
 80012fc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80012fe:	4b26      	ldr	r3, [pc, #152]	@ (8001398 <HAL_GPIO_Init+0x334>)
 8001300:	685b      	ldr	r3, [r3, #4]
 8001302:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001304:	693b      	ldr	r3, [r7, #16]
 8001306:	43db      	mvns	r3, r3
 8001308:	69ba      	ldr	r2, [r7, #24]
 800130a:	4013      	ands	r3, r2
 800130c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001316:	2b00      	cmp	r3, #0
 8001318:	d003      	beq.n	8001322 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800131a:	69ba      	ldr	r2, [r7, #24]
 800131c:	693b      	ldr	r3, [r7, #16]
 800131e:	4313      	orrs	r3, r2
 8001320:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001322:	4a1d      	ldr	r2, [pc, #116]	@ (8001398 <HAL_GPIO_Init+0x334>)
 8001324:	69bb      	ldr	r3, [r7, #24]
 8001326:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001328:	4b1b      	ldr	r3, [pc, #108]	@ (8001398 <HAL_GPIO_Init+0x334>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800132e:	693b      	ldr	r3, [r7, #16]
 8001330:	43db      	mvns	r3, r3
 8001332:	69ba      	ldr	r2, [r7, #24]
 8001334:	4013      	ands	r3, r2
 8001336:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001340:	2b00      	cmp	r3, #0
 8001342:	d003      	beq.n	800134c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001344:	69ba      	ldr	r2, [r7, #24]
 8001346:	693b      	ldr	r3, [r7, #16]
 8001348:	4313      	orrs	r3, r2
 800134a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800134c:	4a12      	ldr	r2, [pc, #72]	@ (8001398 <HAL_GPIO_Init+0x334>)
 800134e:	69bb      	ldr	r3, [r7, #24]
 8001350:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001352:	69fb      	ldr	r3, [r7, #28]
 8001354:	3301      	adds	r3, #1
 8001356:	61fb      	str	r3, [r7, #28]
 8001358:	69fb      	ldr	r3, [r7, #28]
 800135a:	2b0f      	cmp	r3, #15
 800135c:	f67f ae90 	bls.w	8001080 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001360:	bf00      	nop
 8001362:	bf00      	nop
 8001364:	3724      	adds	r7, #36	@ 0x24
 8001366:	46bd      	mov	sp, r7
 8001368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136c:	4770      	bx	lr
 800136e:	bf00      	nop
 8001370:	40023800 	.word	0x40023800
 8001374:	40013800 	.word	0x40013800
 8001378:	40020000 	.word	0x40020000
 800137c:	40020400 	.word	0x40020400
 8001380:	40020800 	.word	0x40020800
 8001384:	40020c00 	.word	0x40020c00
 8001388:	40021000 	.word	0x40021000
 800138c:	40021400 	.word	0x40021400
 8001390:	40021800 	.word	0x40021800
 8001394:	40021c00 	.word	0x40021c00
 8001398:	40013c00 	.word	0x40013c00

0800139c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800139c:	b480      	push	{r7}
 800139e:	b083      	sub	sp, #12
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
 80013a4:	460b      	mov	r3, r1
 80013a6:	807b      	strh	r3, [r7, #2]
 80013a8:	4613      	mov	r3, r2
 80013aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80013ac:	787b      	ldrb	r3, [r7, #1]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d003      	beq.n	80013ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80013b2:	887a      	ldrh	r2, [r7, #2]
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80013b8:	e003      	b.n	80013c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80013ba:	887b      	ldrh	r3, [r7, #2]
 80013bc:	041a      	lsls	r2, r3, #16
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	619a      	str	r2, [r3, #24]
}
 80013c2:	bf00      	nop
 80013c4:	370c      	adds	r7, #12
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr
	...

080013d0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b084      	sub	sp, #16
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d101      	bne.n	80013e2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80013de:	2301      	movs	r3, #1
 80013e0:	e12b      	b.n	800163a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80013e8:	b2db      	uxtb	r3, r3
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d106      	bne.n	80013fc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	2200      	movs	r2, #0
 80013f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80013f6:	6878      	ldr	r0, [r7, #4]
 80013f8:	f7ff faf4 	bl	80009e4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	2224      	movs	r2, #36	@ 0x24
 8001400:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	681a      	ldr	r2, [r3, #0]
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f022 0201 	bic.w	r2, r2, #1
 8001412:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	681a      	ldr	r2, [r3, #0]
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001422:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	681a      	ldr	r2, [r3, #0]
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001432:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001434:	f002 fc72 	bl	8003d1c <HAL_RCC_GetPCLK1Freq>
 8001438:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	685b      	ldr	r3, [r3, #4]
 800143e:	4a81      	ldr	r2, [pc, #516]	@ (8001644 <HAL_I2C_Init+0x274>)
 8001440:	4293      	cmp	r3, r2
 8001442:	d807      	bhi.n	8001454 <HAL_I2C_Init+0x84>
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	4a80      	ldr	r2, [pc, #512]	@ (8001648 <HAL_I2C_Init+0x278>)
 8001448:	4293      	cmp	r3, r2
 800144a:	bf94      	ite	ls
 800144c:	2301      	movls	r3, #1
 800144e:	2300      	movhi	r3, #0
 8001450:	b2db      	uxtb	r3, r3
 8001452:	e006      	b.n	8001462 <HAL_I2C_Init+0x92>
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	4a7d      	ldr	r2, [pc, #500]	@ (800164c <HAL_I2C_Init+0x27c>)
 8001458:	4293      	cmp	r3, r2
 800145a:	bf94      	ite	ls
 800145c:	2301      	movls	r3, #1
 800145e:	2300      	movhi	r3, #0
 8001460:	b2db      	uxtb	r3, r3
 8001462:	2b00      	cmp	r3, #0
 8001464:	d001      	beq.n	800146a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001466:	2301      	movs	r3, #1
 8001468:	e0e7      	b.n	800163a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	4a78      	ldr	r2, [pc, #480]	@ (8001650 <HAL_I2C_Init+0x280>)
 800146e:	fba2 2303 	umull	r2, r3, r2, r3
 8001472:	0c9b      	lsrs	r3, r3, #18
 8001474:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	685b      	ldr	r3, [r3, #4]
 800147c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	68ba      	ldr	r2, [r7, #8]
 8001486:	430a      	orrs	r2, r1
 8001488:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	6a1b      	ldr	r3, [r3, #32]
 8001490:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	4a6a      	ldr	r2, [pc, #424]	@ (8001644 <HAL_I2C_Init+0x274>)
 800149a:	4293      	cmp	r3, r2
 800149c:	d802      	bhi.n	80014a4 <HAL_I2C_Init+0xd4>
 800149e:	68bb      	ldr	r3, [r7, #8]
 80014a0:	3301      	adds	r3, #1
 80014a2:	e009      	b.n	80014b8 <HAL_I2C_Init+0xe8>
 80014a4:	68bb      	ldr	r3, [r7, #8]
 80014a6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80014aa:	fb02 f303 	mul.w	r3, r2, r3
 80014ae:	4a69      	ldr	r2, [pc, #420]	@ (8001654 <HAL_I2C_Init+0x284>)
 80014b0:	fba2 2303 	umull	r2, r3, r2, r3
 80014b4:	099b      	lsrs	r3, r3, #6
 80014b6:	3301      	adds	r3, #1
 80014b8:	687a      	ldr	r2, [r7, #4]
 80014ba:	6812      	ldr	r2, [r2, #0]
 80014bc:	430b      	orrs	r3, r1
 80014be:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	69db      	ldr	r3, [r3, #28]
 80014c6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80014ca:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	495c      	ldr	r1, [pc, #368]	@ (8001644 <HAL_I2C_Init+0x274>)
 80014d4:	428b      	cmp	r3, r1
 80014d6:	d819      	bhi.n	800150c <HAL_I2C_Init+0x13c>
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	1e59      	subs	r1, r3, #1
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	685b      	ldr	r3, [r3, #4]
 80014e0:	005b      	lsls	r3, r3, #1
 80014e2:	fbb1 f3f3 	udiv	r3, r1, r3
 80014e6:	1c59      	adds	r1, r3, #1
 80014e8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80014ec:	400b      	ands	r3, r1
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d00a      	beq.n	8001508 <HAL_I2C_Init+0x138>
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	1e59      	subs	r1, r3, #1
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	685b      	ldr	r3, [r3, #4]
 80014fa:	005b      	lsls	r3, r3, #1
 80014fc:	fbb1 f3f3 	udiv	r3, r1, r3
 8001500:	3301      	adds	r3, #1
 8001502:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001506:	e051      	b.n	80015ac <HAL_I2C_Init+0x1dc>
 8001508:	2304      	movs	r3, #4
 800150a:	e04f      	b.n	80015ac <HAL_I2C_Init+0x1dc>
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	689b      	ldr	r3, [r3, #8]
 8001510:	2b00      	cmp	r3, #0
 8001512:	d111      	bne.n	8001538 <HAL_I2C_Init+0x168>
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	1e58      	subs	r0, r3, #1
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	6859      	ldr	r1, [r3, #4]
 800151c:	460b      	mov	r3, r1
 800151e:	005b      	lsls	r3, r3, #1
 8001520:	440b      	add	r3, r1
 8001522:	fbb0 f3f3 	udiv	r3, r0, r3
 8001526:	3301      	adds	r3, #1
 8001528:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800152c:	2b00      	cmp	r3, #0
 800152e:	bf0c      	ite	eq
 8001530:	2301      	moveq	r3, #1
 8001532:	2300      	movne	r3, #0
 8001534:	b2db      	uxtb	r3, r3
 8001536:	e012      	b.n	800155e <HAL_I2C_Init+0x18e>
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	1e58      	subs	r0, r3, #1
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	6859      	ldr	r1, [r3, #4]
 8001540:	460b      	mov	r3, r1
 8001542:	009b      	lsls	r3, r3, #2
 8001544:	440b      	add	r3, r1
 8001546:	0099      	lsls	r1, r3, #2
 8001548:	440b      	add	r3, r1
 800154a:	fbb0 f3f3 	udiv	r3, r0, r3
 800154e:	3301      	adds	r3, #1
 8001550:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001554:	2b00      	cmp	r3, #0
 8001556:	bf0c      	ite	eq
 8001558:	2301      	moveq	r3, #1
 800155a:	2300      	movne	r3, #0
 800155c:	b2db      	uxtb	r3, r3
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <HAL_I2C_Init+0x196>
 8001562:	2301      	movs	r3, #1
 8001564:	e022      	b.n	80015ac <HAL_I2C_Init+0x1dc>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	689b      	ldr	r3, [r3, #8]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d10e      	bne.n	800158c <HAL_I2C_Init+0x1bc>
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	1e58      	subs	r0, r3, #1
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	6859      	ldr	r1, [r3, #4]
 8001576:	460b      	mov	r3, r1
 8001578:	005b      	lsls	r3, r3, #1
 800157a:	440b      	add	r3, r1
 800157c:	fbb0 f3f3 	udiv	r3, r0, r3
 8001580:	3301      	adds	r3, #1
 8001582:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001586:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800158a:	e00f      	b.n	80015ac <HAL_I2C_Init+0x1dc>
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	1e58      	subs	r0, r3, #1
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	6859      	ldr	r1, [r3, #4]
 8001594:	460b      	mov	r3, r1
 8001596:	009b      	lsls	r3, r3, #2
 8001598:	440b      	add	r3, r1
 800159a:	0099      	lsls	r1, r3, #2
 800159c:	440b      	add	r3, r1
 800159e:	fbb0 f3f3 	udiv	r3, r0, r3
 80015a2:	3301      	adds	r3, #1
 80015a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80015a8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80015ac:	6879      	ldr	r1, [r7, #4]
 80015ae:	6809      	ldr	r1, [r1, #0]
 80015b0:	4313      	orrs	r3, r2
 80015b2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	69da      	ldr	r2, [r3, #28]
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	6a1b      	ldr	r3, [r3, #32]
 80015c6:	431a      	orrs	r2, r3
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	430a      	orrs	r2, r1
 80015ce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	689b      	ldr	r3, [r3, #8]
 80015d6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80015da:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80015de:	687a      	ldr	r2, [r7, #4]
 80015e0:	6911      	ldr	r1, [r2, #16]
 80015e2:	687a      	ldr	r2, [r7, #4]
 80015e4:	68d2      	ldr	r2, [r2, #12]
 80015e6:	4311      	orrs	r1, r2
 80015e8:	687a      	ldr	r2, [r7, #4]
 80015ea:	6812      	ldr	r2, [r2, #0]
 80015ec:	430b      	orrs	r3, r1
 80015ee:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	68db      	ldr	r3, [r3, #12]
 80015f6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	695a      	ldr	r2, [r3, #20]
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	699b      	ldr	r3, [r3, #24]
 8001602:	431a      	orrs	r2, r3
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	430a      	orrs	r2, r1
 800160a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	681a      	ldr	r2, [r3, #0]
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f042 0201 	orr.w	r2, r2, #1
 800161a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2200      	movs	r2, #0
 8001620:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	2220      	movs	r2, #32
 8001626:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2200      	movs	r2, #0
 800162e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2200      	movs	r2, #0
 8001634:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001638:	2300      	movs	r3, #0
}
 800163a:	4618      	mov	r0, r3
 800163c:	3710      	adds	r7, #16
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	000186a0 	.word	0x000186a0
 8001648:	001e847f 	.word	0x001e847f
 800164c:	003d08ff 	.word	0x003d08ff
 8001650:	431bde83 	.word	0x431bde83
 8001654:	10624dd3 	.word	0x10624dd3

08001658 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b088      	sub	sp, #32
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d101      	bne.n	800166a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8001666:	2301      	movs	r3, #1
 8001668:	e128      	b.n	80018bc <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001670:	b2db      	uxtb	r3, r3
 8001672:	2b00      	cmp	r3, #0
 8001674:	d109      	bne.n	800168a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	2200      	movs	r2, #0
 800167a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	4a90      	ldr	r2, [pc, #576]	@ (80018c4 <HAL_I2S_Init+0x26c>)
 8001682:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8001684:	6878      	ldr	r0, [r7, #4]
 8001686:	f7ff f9f5 	bl	8000a74 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	2202      	movs	r2, #2
 800168e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	69db      	ldr	r3, [r3, #28]
 8001698:	687a      	ldr	r2, [r7, #4]
 800169a:	6812      	ldr	r2, [r2, #0]
 800169c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80016a0:	f023 030f 	bic.w	r3, r3, #15
 80016a4:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	2202      	movs	r2, #2
 80016ac:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	695b      	ldr	r3, [r3, #20]
 80016b2:	2b02      	cmp	r3, #2
 80016b4:	d060      	beq.n	8001778 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	68db      	ldr	r3, [r3, #12]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d102      	bne.n	80016c4 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80016be:	2310      	movs	r3, #16
 80016c0:	617b      	str	r3, [r7, #20]
 80016c2:	e001      	b.n	80016c8 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80016c4:	2320      	movs	r3, #32
 80016c6:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	689b      	ldr	r3, [r3, #8]
 80016cc:	2b20      	cmp	r3, #32
 80016ce:	d802      	bhi.n	80016d6 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80016d0:	697b      	ldr	r3, [r7, #20]
 80016d2:	005b      	lsls	r3, r3, #1
 80016d4:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80016d6:	2001      	movs	r0, #1
 80016d8:	f002 fc48 	bl	8003f6c <HAL_RCCEx_GetPeriphCLKFreq>
 80016dc:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	691b      	ldr	r3, [r3, #16]
 80016e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80016e6:	d125      	bne.n	8001734 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	68db      	ldr	r3, [r3, #12]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d010      	beq.n	8001712 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80016f0:	697b      	ldr	r3, [r7, #20]
 80016f2:	009b      	lsls	r3, r3, #2
 80016f4:	68fa      	ldr	r2, [r7, #12]
 80016f6:	fbb2 f2f3 	udiv	r2, r2, r3
 80016fa:	4613      	mov	r3, r2
 80016fc:	009b      	lsls	r3, r3, #2
 80016fe:	4413      	add	r3, r2
 8001700:	005b      	lsls	r3, r3, #1
 8001702:	461a      	mov	r2, r3
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	695b      	ldr	r3, [r3, #20]
 8001708:	fbb2 f3f3 	udiv	r3, r2, r3
 800170c:	3305      	adds	r3, #5
 800170e:	613b      	str	r3, [r7, #16]
 8001710:	e01f      	b.n	8001752 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001712:	697b      	ldr	r3, [r7, #20]
 8001714:	00db      	lsls	r3, r3, #3
 8001716:	68fa      	ldr	r2, [r7, #12]
 8001718:	fbb2 f2f3 	udiv	r2, r2, r3
 800171c:	4613      	mov	r3, r2
 800171e:	009b      	lsls	r3, r3, #2
 8001720:	4413      	add	r3, r2
 8001722:	005b      	lsls	r3, r3, #1
 8001724:	461a      	mov	r2, r3
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	695b      	ldr	r3, [r3, #20]
 800172a:	fbb2 f3f3 	udiv	r3, r2, r3
 800172e:	3305      	adds	r3, #5
 8001730:	613b      	str	r3, [r7, #16]
 8001732:	e00e      	b.n	8001752 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001734:	68fa      	ldr	r2, [r7, #12]
 8001736:	697b      	ldr	r3, [r7, #20]
 8001738:	fbb2 f2f3 	udiv	r2, r2, r3
 800173c:	4613      	mov	r3, r2
 800173e:	009b      	lsls	r3, r3, #2
 8001740:	4413      	add	r3, r2
 8001742:	005b      	lsls	r3, r3, #1
 8001744:	461a      	mov	r2, r3
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	695b      	ldr	r3, [r3, #20]
 800174a:	fbb2 f3f3 	udiv	r3, r2, r3
 800174e:	3305      	adds	r3, #5
 8001750:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8001752:	693b      	ldr	r3, [r7, #16]
 8001754:	4a5c      	ldr	r2, [pc, #368]	@ (80018c8 <HAL_I2S_Init+0x270>)
 8001756:	fba2 2303 	umull	r2, r3, r2, r3
 800175a:	08db      	lsrs	r3, r3, #3
 800175c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800175e:	693b      	ldr	r3, [r7, #16]
 8001760:	f003 0301 	and.w	r3, r3, #1
 8001764:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8001766:	693a      	ldr	r2, [r7, #16]
 8001768:	69bb      	ldr	r3, [r7, #24]
 800176a:	1ad3      	subs	r3, r2, r3
 800176c:	085b      	lsrs	r3, r3, #1
 800176e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8001770:	69bb      	ldr	r3, [r7, #24]
 8001772:	021b      	lsls	r3, r3, #8
 8001774:	61bb      	str	r3, [r7, #24]
 8001776:	e003      	b.n	8001780 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8001778:	2302      	movs	r3, #2
 800177a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 800177c:	2300      	movs	r3, #0
 800177e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8001780:	69fb      	ldr	r3, [r7, #28]
 8001782:	2b01      	cmp	r3, #1
 8001784:	d902      	bls.n	800178c <HAL_I2S_Init+0x134>
 8001786:	69fb      	ldr	r3, [r7, #28]
 8001788:	2bff      	cmp	r3, #255	@ 0xff
 800178a:	d907      	bls.n	800179c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001790:	f043 0210 	orr.w	r2, r3, #16
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8001798:	2301      	movs	r3, #1
 800179a:	e08f      	b.n	80018bc <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	691a      	ldr	r2, [r3, #16]
 80017a0:	69bb      	ldr	r3, [r7, #24]
 80017a2:	ea42 0103 	orr.w	r1, r2, r3
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	69fa      	ldr	r2, [r7, #28]
 80017ac:	430a      	orrs	r2, r1
 80017ae:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	69db      	ldr	r3, [r3, #28]
 80017b6:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80017ba:	f023 030f 	bic.w	r3, r3, #15
 80017be:	687a      	ldr	r2, [r7, #4]
 80017c0:	6851      	ldr	r1, [r2, #4]
 80017c2:	687a      	ldr	r2, [r7, #4]
 80017c4:	6892      	ldr	r2, [r2, #8]
 80017c6:	4311      	orrs	r1, r2
 80017c8:	687a      	ldr	r2, [r7, #4]
 80017ca:	68d2      	ldr	r2, [r2, #12]
 80017cc:	4311      	orrs	r1, r2
 80017ce:	687a      	ldr	r2, [r7, #4]
 80017d0:	6992      	ldr	r2, [r2, #24]
 80017d2:	430a      	orrs	r2, r1
 80017d4:	431a      	orrs	r2, r3
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80017de:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6a1b      	ldr	r3, [r3, #32]
 80017e4:	2b01      	cmp	r3, #1
 80017e6:	d161      	bne.n	80018ac <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	4a38      	ldr	r2, [pc, #224]	@ (80018cc <HAL_I2S_Init+0x274>)
 80017ec:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	4a37      	ldr	r2, [pc, #220]	@ (80018d0 <HAL_I2S_Init+0x278>)
 80017f4:	4293      	cmp	r3, r2
 80017f6:	d101      	bne.n	80017fc <HAL_I2S_Init+0x1a4>
 80017f8:	4b36      	ldr	r3, [pc, #216]	@ (80018d4 <HAL_I2S_Init+0x27c>)
 80017fa:	e001      	b.n	8001800 <HAL_I2S_Init+0x1a8>
 80017fc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001800:	69db      	ldr	r3, [r3, #28]
 8001802:	687a      	ldr	r2, [r7, #4]
 8001804:	6812      	ldr	r2, [r2, #0]
 8001806:	4932      	ldr	r1, [pc, #200]	@ (80018d0 <HAL_I2S_Init+0x278>)
 8001808:	428a      	cmp	r2, r1
 800180a:	d101      	bne.n	8001810 <HAL_I2S_Init+0x1b8>
 800180c:	4a31      	ldr	r2, [pc, #196]	@ (80018d4 <HAL_I2S_Init+0x27c>)
 800180e:	e001      	b.n	8001814 <HAL_I2S_Init+0x1bc>
 8001810:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8001814:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8001818:	f023 030f 	bic.w	r3, r3, #15
 800181c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4a2b      	ldr	r2, [pc, #172]	@ (80018d0 <HAL_I2S_Init+0x278>)
 8001824:	4293      	cmp	r3, r2
 8001826:	d101      	bne.n	800182c <HAL_I2S_Init+0x1d4>
 8001828:	4b2a      	ldr	r3, [pc, #168]	@ (80018d4 <HAL_I2S_Init+0x27c>)
 800182a:	e001      	b.n	8001830 <HAL_I2S_Init+0x1d8>
 800182c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001830:	2202      	movs	r2, #2
 8001832:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a25      	ldr	r2, [pc, #148]	@ (80018d0 <HAL_I2S_Init+0x278>)
 800183a:	4293      	cmp	r3, r2
 800183c:	d101      	bne.n	8001842 <HAL_I2S_Init+0x1ea>
 800183e:	4b25      	ldr	r3, [pc, #148]	@ (80018d4 <HAL_I2S_Init+0x27c>)
 8001840:	e001      	b.n	8001846 <HAL_I2S_Init+0x1ee>
 8001842:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001846:	69db      	ldr	r3, [r3, #28]
 8001848:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001852:	d003      	beq.n	800185c <HAL_I2S_Init+0x204>
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d103      	bne.n	8001864 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 800185c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001860:	613b      	str	r3, [r7, #16]
 8001862:	e001      	b.n	8001868 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8001864:	2300      	movs	r3, #0
 8001866:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8001868:	693b      	ldr	r3, [r7, #16]
 800186a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	689b      	ldr	r3, [r3, #8]
 8001870:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8001872:	4313      	orrs	r3, r2
 8001874:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	68db      	ldr	r3, [r3, #12]
 800187a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800187c:	4313      	orrs	r3, r2
 800187e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	699b      	ldr	r3, [r3, #24]
 8001884:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8001886:	4313      	orrs	r3, r2
 8001888:	b29a      	uxth	r2, r3
 800188a:	897b      	ldrh	r3, [r7, #10]
 800188c:	4313      	orrs	r3, r2
 800188e:	b29b      	uxth	r3, r3
 8001890:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001894:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4a0d      	ldr	r2, [pc, #52]	@ (80018d0 <HAL_I2S_Init+0x278>)
 800189c:	4293      	cmp	r3, r2
 800189e:	d101      	bne.n	80018a4 <HAL_I2S_Init+0x24c>
 80018a0:	4b0c      	ldr	r3, [pc, #48]	@ (80018d4 <HAL_I2S_Init+0x27c>)
 80018a2:	e001      	b.n	80018a8 <HAL_I2S_Init+0x250>
 80018a4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80018a8:	897a      	ldrh	r2, [r7, #10]
 80018aa:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2200      	movs	r2, #0
 80018b0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	2201      	movs	r2, #1
 80018b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 80018ba:	2300      	movs	r3, #0
}
 80018bc:	4618      	mov	r0, r3
 80018be:	3720      	adds	r7, #32
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	080019cf 	.word	0x080019cf
 80018c8:	cccccccd 	.word	0xcccccccd
 80018cc:	08001ae5 	.word	0x08001ae5
 80018d0:	40003800 	.word	0x40003800
 80018d4:	40003400 	.word	0x40003400

080018d8 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80018d8:	b480      	push	{r7}
 80018da:	b083      	sub	sp, #12
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80018e0:	bf00      	nop
 80018e2:	370c      	adds	r7, #12
 80018e4:	46bd      	mov	sp, r7
 80018e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ea:	4770      	bx	lr

080018ec <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80018ec:	b480      	push	{r7}
 80018ee:	b083      	sub	sp, #12
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80018f4:	bf00      	nop
 80018f6:	370c      	adds	r7, #12
 80018f8:	46bd      	mov	sp, r7
 80018fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fe:	4770      	bx	lr

08001900 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8001900:	b480      	push	{r7}
 8001902:	b083      	sub	sp, #12
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8001908:	bf00      	nop
 800190a:	370c      	adds	r7, #12
 800190c:	46bd      	mov	sp, r7
 800190e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001912:	4770      	bx	lr

08001914 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b082      	sub	sp, #8
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001920:	881a      	ldrh	r2, [r3, #0]
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800192c:	1c9a      	adds	r2, r3, #2
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001936:	b29b      	uxth	r3, r3
 8001938:	3b01      	subs	r3, #1
 800193a:	b29a      	uxth	r2, r3
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001944:	b29b      	uxth	r3, r3
 8001946:	2b00      	cmp	r3, #0
 8001948:	d10e      	bne.n	8001968 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	685a      	ldr	r2, [r3, #4]
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001958:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	2201      	movs	r2, #1
 800195e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8001962:	6878      	ldr	r0, [r7, #4]
 8001964:	f7ff ffb8 	bl	80018d8 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8001968:	bf00      	nop
 800196a:	3708      	adds	r7, #8
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}

08001970 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	68da      	ldr	r2, [r3, #12]
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001982:	b292      	uxth	r2, r2
 8001984:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800198a:	1c9a      	adds	r2, r3, #2
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8001994:	b29b      	uxth	r3, r3
 8001996:	3b01      	subs	r3, #1
 8001998:	b29a      	uxth	r2, r3
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80019a2:	b29b      	uxth	r3, r3
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d10e      	bne.n	80019c6 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	685a      	ldr	r2, [r3, #4]
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80019b6:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2201      	movs	r2, #1
 80019bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80019c0:	6878      	ldr	r0, [r7, #4]
 80019c2:	f7ff ff93 	bl	80018ec <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80019c6:	bf00      	nop
 80019c8:	3708      	adds	r7, #8
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}

080019ce <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80019ce:	b580      	push	{r7, lr}
 80019d0:	b086      	sub	sp, #24
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	689b      	ldr	r3, [r3, #8]
 80019dc:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80019e4:	b2db      	uxtb	r3, r3
 80019e6:	2b04      	cmp	r3, #4
 80019e8:	d13a      	bne.n	8001a60 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80019ea:	697b      	ldr	r3, [r7, #20]
 80019ec:	f003 0301 	and.w	r3, r3, #1
 80019f0:	2b01      	cmp	r3, #1
 80019f2:	d109      	bne.n	8001a08 <I2S_IRQHandler+0x3a>
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80019fe:	2b40      	cmp	r3, #64	@ 0x40
 8001a00:	d102      	bne.n	8001a08 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8001a02:	6878      	ldr	r0, [r7, #4]
 8001a04:	f7ff ffb4 	bl	8001970 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8001a08:	697b      	ldr	r3, [r7, #20]
 8001a0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a0e:	2b40      	cmp	r3, #64	@ 0x40
 8001a10:	d126      	bne.n	8001a60 <I2S_IRQHandler+0x92>
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	f003 0320 	and.w	r3, r3, #32
 8001a1c:	2b20      	cmp	r3, #32
 8001a1e:	d11f      	bne.n	8001a60 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	685a      	ldr	r2, [r3, #4]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001a2e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8001a30:	2300      	movs	r3, #0
 8001a32:	613b      	str	r3, [r7, #16]
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	68db      	ldr	r3, [r3, #12]
 8001a3a:	613b      	str	r3, [r7, #16]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	689b      	ldr	r3, [r3, #8]
 8001a42:	613b      	str	r3, [r7, #16]
 8001a44:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2201      	movs	r2, #1
 8001a4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a52:	f043 0202 	orr.w	r2, r3, #2
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8001a5a:	6878      	ldr	r0, [r7, #4]
 8001a5c:	f7ff ff50 	bl	8001900 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001a66:	b2db      	uxtb	r3, r3
 8001a68:	2b03      	cmp	r3, #3
 8001a6a:	d136      	bne.n	8001ada <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	f003 0302 	and.w	r3, r3, #2
 8001a72:	2b02      	cmp	r3, #2
 8001a74:	d109      	bne.n	8001a8a <I2S_IRQHandler+0xbc>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a80:	2b80      	cmp	r3, #128	@ 0x80
 8001a82:	d102      	bne.n	8001a8a <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8001a84:	6878      	ldr	r0, [r7, #4]
 8001a86:	f7ff ff45 	bl	8001914 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8001a8a:	697b      	ldr	r3, [r7, #20]
 8001a8c:	f003 0308 	and.w	r3, r3, #8
 8001a90:	2b08      	cmp	r3, #8
 8001a92:	d122      	bne.n	8001ada <I2S_IRQHandler+0x10c>
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	f003 0320 	and.w	r3, r3, #32
 8001a9e:	2b20      	cmp	r3, #32
 8001aa0:	d11b      	bne.n	8001ada <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	685a      	ldr	r2, [r3, #4]
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001ab0:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	60fb      	str	r3, [r7, #12]
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	689b      	ldr	r3, [r3, #8]
 8001abc:	60fb      	str	r3, [r7, #12]
 8001abe:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	2201      	movs	r2, #1
 8001ac4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001acc:	f043 0204 	orr.w	r2, r3, #4
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8001ad4:	6878      	ldr	r0, [r7, #4]
 8001ad6:	f7ff ff13 	bl	8001900 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8001ada:	bf00      	nop
 8001adc:	3718      	adds	r7, #24
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
	...

08001ae4 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b088      	sub	sp, #32
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	689b      	ldr	r3, [r3, #8]
 8001af2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a92      	ldr	r2, [pc, #584]	@ (8001d44 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d101      	bne.n	8001b02 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8001afe:	4b92      	ldr	r3, [pc, #584]	@ (8001d48 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001b00:	e001      	b.n	8001b06 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8001b02:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001b06:	689b      	ldr	r3, [r3, #8]
 8001b08:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	685b      	ldr	r3, [r3, #4]
 8001b10:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4a8b      	ldr	r2, [pc, #556]	@ (8001d44 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d101      	bne.n	8001b20 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8001b1c:	4b8a      	ldr	r3, [pc, #552]	@ (8001d48 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001b1e:	e001      	b.n	8001b24 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8001b20:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001b24:	685b      	ldr	r3, [r3, #4]
 8001b26:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001b30:	d004      	beq.n	8001b3c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	f040 8099 	bne.w	8001c6e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8001b3c:	69fb      	ldr	r3, [r7, #28]
 8001b3e:	f003 0302 	and.w	r3, r3, #2
 8001b42:	2b02      	cmp	r3, #2
 8001b44:	d107      	bne.n	8001b56 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8001b46:	697b      	ldr	r3, [r7, #20]
 8001b48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d002      	beq.n	8001b56 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8001b50:	6878      	ldr	r0, [r7, #4]
 8001b52:	f000 f925 	bl	8001da0 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8001b56:	69bb      	ldr	r3, [r7, #24]
 8001b58:	f003 0301 	and.w	r3, r3, #1
 8001b5c:	2b01      	cmp	r3, #1
 8001b5e:	d107      	bne.n	8001b70 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8001b60:	693b      	ldr	r3, [r7, #16]
 8001b62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d002      	beq.n	8001b70 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8001b6a:	6878      	ldr	r0, [r7, #4]
 8001b6c:	f000 f9c8 	bl	8001f00 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8001b70:	69bb      	ldr	r3, [r7, #24]
 8001b72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b76:	2b40      	cmp	r3, #64	@ 0x40
 8001b78:	d13a      	bne.n	8001bf0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8001b7a:	693b      	ldr	r3, [r7, #16]
 8001b7c:	f003 0320 	and.w	r3, r3, #32
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d035      	beq.n	8001bf0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4a6e      	ldr	r2, [pc, #440]	@ (8001d44 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d101      	bne.n	8001b92 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8001b8e:	4b6e      	ldr	r3, [pc, #440]	@ (8001d48 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001b90:	e001      	b.n	8001b96 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8001b92:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001b96:	685a      	ldr	r2, [r3, #4]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4969      	ldr	r1, [pc, #420]	@ (8001d44 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001b9e:	428b      	cmp	r3, r1
 8001ba0:	d101      	bne.n	8001ba6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8001ba2:	4b69      	ldr	r3, [pc, #420]	@ (8001d48 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001ba4:	e001      	b.n	8001baa <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8001ba6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001baa:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001bae:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	685a      	ldr	r2, [r3, #4]
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001bbe:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	60fb      	str	r3, [r7, #12]
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	68db      	ldr	r3, [r3, #12]
 8001bca:	60fb      	str	r3, [r7, #12]
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	689b      	ldr	r3, [r3, #8]
 8001bd2:	60fb      	str	r3, [r7, #12]
 8001bd4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2201      	movs	r2, #1
 8001bda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001be2:	f043 0202 	orr.w	r2, r3, #2
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8001bea:	6878      	ldr	r0, [r7, #4]
 8001bec:	f7ff fe88 	bl	8001900 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8001bf0:	69fb      	ldr	r3, [r7, #28]
 8001bf2:	f003 0308 	and.w	r3, r3, #8
 8001bf6:	2b08      	cmp	r3, #8
 8001bf8:	f040 80c3 	bne.w	8001d82 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	f003 0320 	and.w	r3, r3, #32
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	f000 80bd 	beq.w	8001d82 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	685a      	ldr	r2, [r3, #4]
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001c16:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4a49      	ldr	r2, [pc, #292]	@ (8001d44 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d101      	bne.n	8001c26 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8001c22:	4b49      	ldr	r3, [pc, #292]	@ (8001d48 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001c24:	e001      	b.n	8001c2a <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8001c26:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001c2a:	685a      	ldr	r2, [r3, #4]
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4944      	ldr	r1, [pc, #272]	@ (8001d44 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001c32:	428b      	cmp	r3, r1
 8001c34:	d101      	bne.n	8001c3a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8001c36:	4b44      	ldr	r3, [pc, #272]	@ (8001d48 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001c38:	e001      	b.n	8001c3e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8001c3a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001c3e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001c42:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8001c44:	2300      	movs	r3, #0
 8001c46:	60bb      	str	r3, [r7, #8]
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	689b      	ldr	r3, [r3, #8]
 8001c4e:	60bb      	str	r3, [r7, #8]
 8001c50:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	2201      	movs	r2, #1
 8001c56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c5e:	f043 0204 	orr.w	r2, r3, #4
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8001c66:	6878      	ldr	r0, [r7, #4]
 8001c68:	f7ff fe4a 	bl	8001900 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8001c6c:	e089      	b.n	8001d82 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8001c6e:	69bb      	ldr	r3, [r7, #24]
 8001c70:	f003 0302 	and.w	r3, r3, #2
 8001c74:	2b02      	cmp	r3, #2
 8001c76:	d107      	bne.n	8001c88 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8001c78:	693b      	ldr	r3, [r7, #16]
 8001c7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d002      	beq.n	8001c88 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8001c82:	6878      	ldr	r0, [r7, #4]
 8001c84:	f000 f8be 	bl	8001e04 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8001c88:	69fb      	ldr	r3, [r7, #28]
 8001c8a:	f003 0301 	and.w	r3, r3, #1
 8001c8e:	2b01      	cmp	r3, #1
 8001c90:	d107      	bne.n	8001ca2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d002      	beq.n	8001ca2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8001c9c:	6878      	ldr	r0, [r7, #4]
 8001c9e:	f000 f8fd 	bl	8001e9c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8001ca2:	69fb      	ldr	r3, [r7, #28]
 8001ca4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ca8:	2b40      	cmp	r3, #64	@ 0x40
 8001caa:	d12f      	bne.n	8001d0c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8001cac:	697b      	ldr	r3, [r7, #20]
 8001cae:	f003 0320 	and.w	r3, r3, #32
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d02a      	beq.n	8001d0c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	685a      	ldr	r2, [r3, #4]
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001cc4:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4a1e      	ldr	r2, [pc, #120]	@ (8001d44 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	d101      	bne.n	8001cd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8001cd0:	4b1d      	ldr	r3, [pc, #116]	@ (8001d48 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001cd2:	e001      	b.n	8001cd8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8001cd4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001cd8:	685a      	ldr	r2, [r3, #4]
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4919      	ldr	r1, [pc, #100]	@ (8001d44 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001ce0:	428b      	cmp	r3, r1
 8001ce2:	d101      	bne.n	8001ce8 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8001ce4:	4b18      	ldr	r3, [pc, #96]	@ (8001d48 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001ce6:	e001      	b.n	8001cec <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8001ce8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001cec:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001cf0:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	2201      	movs	r2, #1
 8001cf6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cfe:	f043 0202 	orr.w	r2, r3, #2
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8001d06:	6878      	ldr	r0, [r7, #4]
 8001d08:	f7ff fdfa 	bl	8001900 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8001d0c:	69bb      	ldr	r3, [r7, #24]
 8001d0e:	f003 0308 	and.w	r3, r3, #8
 8001d12:	2b08      	cmp	r3, #8
 8001d14:	d136      	bne.n	8001d84 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8001d16:	693b      	ldr	r3, [r7, #16]
 8001d18:	f003 0320 	and.w	r3, r3, #32
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d031      	beq.n	8001d84 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a07      	ldr	r2, [pc, #28]	@ (8001d44 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d101      	bne.n	8001d2e <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8001d2a:	4b07      	ldr	r3, [pc, #28]	@ (8001d48 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001d2c:	e001      	b.n	8001d32 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8001d2e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001d32:	685a      	ldr	r2, [r3, #4]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4902      	ldr	r1, [pc, #8]	@ (8001d44 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001d3a:	428b      	cmp	r3, r1
 8001d3c:	d106      	bne.n	8001d4c <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8001d3e:	4b02      	ldr	r3, [pc, #8]	@ (8001d48 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001d40:	e006      	b.n	8001d50 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8001d42:	bf00      	nop
 8001d44:	40003800 	.word	0x40003800
 8001d48:	40003400 	.word	0x40003400
 8001d4c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001d50:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001d54:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	685a      	ldr	r2, [r3, #4]
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001d64:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	2201      	movs	r2, #1
 8001d6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d72:	f043 0204 	orr.w	r2, r3, #4
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8001d7a:	6878      	ldr	r0, [r7, #4]
 8001d7c:	f7ff fdc0 	bl	8001900 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8001d80:	e000      	b.n	8001d84 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8001d82:	bf00      	nop
}
 8001d84:	bf00      	nop
 8001d86:	3720      	adds	r7, #32
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}

08001d8c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b083      	sub	sp, #12
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8001d94:	bf00      	nop
 8001d96:	370c      	adds	r7, #12
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9e:	4770      	bx	lr

08001da0 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b082      	sub	sp, #8
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dac:	1c99      	adds	r1, r3, #2
 8001dae:	687a      	ldr	r2, [r7, #4]
 8001db0:	6251      	str	r1, [r2, #36]	@ 0x24
 8001db2:	881a      	ldrh	r2, [r3, #0]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001dbe:	b29b      	uxth	r3, r3
 8001dc0:	3b01      	subs	r3, #1
 8001dc2:	b29a      	uxth	r2, r3
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001dcc:	b29b      	uxth	r3, r3
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d113      	bne.n	8001dfa <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	685a      	ldr	r2, [r3, #4]
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001de0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8001de6:	b29b      	uxth	r3, r3
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d106      	bne.n	8001dfa <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2201      	movs	r2, #1
 8001df0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8001df4:	6878      	ldr	r0, [r7, #4]
 8001df6:	f7ff ffc9 	bl	8001d8c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8001dfa:	bf00      	nop
 8001dfc:	3708      	adds	r7, #8
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}
	...

08001e04 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b082      	sub	sp, #8
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e10:	1c99      	adds	r1, r3, #2
 8001e12:	687a      	ldr	r2, [r7, #4]
 8001e14:	6251      	str	r1, [r2, #36]	@ 0x24
 8001e16:	8819      	ldrh	r1, [r3, #0]
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a1d      	ldr	r2, [pc, #116]	@ (8001e94 <I2SEx_TxISR_I2SExt+0x90>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d101      	bne.n	8001e26 <I2SEx_TxISR_I2SExt+0x22>
 8001e22:	4b1d      	ldr	r3, [pc, #116]	@ (8001e98 <I2SEx_TxISR_I2SExt+0x94>)
 8001e24:	e001      	b.n	8001e2a <I2SEx_TxISR_I2SExt+0x26>
 8001e26:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001e2a:	460a      	mov	r2, r1
 8001e2c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e32:	b29b      	uxth	r3, r3
 8001e34:	3b01      	subs	r3, #1
 8001e36:	b29a      	uxth	r2, r3
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e40:	b29b      	uxth	r3, r3
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d121      	bne.n	8001e8a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	4a12      	ldr	r2, [pc, #72]	@ (8001e94 <I2SEx_TxISR_I2SExt+0x90>)
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d101      	bne.n	8001e54 <I2SEx_TxISR_I2SExt+0x50>
 8001e50:	4b11      	ldr	r3, [pc, #68]	@ (8001e98 <I2SEx_TxISR_I2SExt+0x94>)
 8001e52:	e001      	b.n	8001e58 <I2SEx_TxISR_I2SExt+0x54>
 8001e54:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001e58:	685a      	ldr	r2, [r3, #4]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	490d      	ldr	r1, [pc, #52]	@ (8001e94 <I2SEx_TxISR_I2SExt+0x90>)
 8001e60:	428b      	cmp	r3, r1
 8001e62:	d101      	bne.n	8001e68 <I2SEx_TxISR_I2SExt+0x64>
 8001e64:	4b0c      	ldr	r3, [pc, #48]	@ (8001e98 <I2SEx_TxISR_I2SExt+0x94>)
 8001e66:	e001      	b.n	8001e6c <I2SEx_TxISR_I2SExt+0x68>
 8001e68:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001e6c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001e70:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8001e76:	b29b      	uxth	r3, r3
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d106      	bne.n	8001e8a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2201      	movs	r2, #1
 8001e80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8001e84:	6878      	ldr	r0, [r7, #4]
 8001e86:	f7ff ff81 	bl	8001d8c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8001e8a:	bf00      	nop
 8001e8c:	3708      	adds	r7, #8
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	40003800 	.word	0x40003800
 8001e98:	40003400 	.word	0x40003400

08001e9c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b082      	sub	sp, #8
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	68d8      	ldr	r0, [r3, #12]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001eae:	1c99      	adds	r1, r3, #2
 8001eb0:	687a      	ldr	r2, [r7, #4]
 8001eb2:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8001eb4:	b282      	uxth	r2, r0
 8001eb6:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8001ebc:	b29b      	uxth	r3, r3
 8001ebe:	3b01      	subs	r3, #1
 8001ec0:	b29a      	uxth	r2, r3
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8001eca:	b29b      	uxth	r3, r3
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d113      	bne.n	8001ef8 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	685a      	ldr	r2, [r3, #4]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001ede:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ee4:	b29b      	uxth	r3, r3
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d106      	bne.n	8001ef8 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2201      	movs	r2, #1
 8001eee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8001ef2:	6878      	ldr	r0, [r7, #4]
 8001ef4:	f7ff ff4a 	bl	8001d8c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8001ef8:	bf00      	nop
 8001efa:	3708      	adds	r7, #8
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}

08001f00 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b082      	sub	sp, #8
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a20      	ldr	r2, [pc, #128]	@ (8001f90 <I2SEx_RxISR_I2SExt+0x90>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d101      	bne.n	8001f16 <I2SEx_RxISR_I2SExt+0x16>
 8001f12:	4b20      	ldr	r3, [pc, #128]	@ (8001f94 <I2SEx_RxISR_I2SExt+0x94>)
 8001f14:	e001      	b.n	8001f1a <I2SEx_RxISR_I2SExt+0x1a>
 8001f16:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001f1a:	68d8      	ldr	r0, [r3, #12]
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f20:	1c99      	adds	r1, r3, #2
 8001f22:	687a      	ldr	r2, [r7, #4]
 8001f24:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8001f26:	b282      	uxth	r2, r0
 8001f28:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8001f2e:	b29b      	uxth	r3, r3
 8001f30:	3b01      	subs	r3, #1
 8001f32:	b29a      	uxth	r2, r3
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8001f3c:	b29b      	uxth	r3, r3
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d121      	bne.n	8001f86 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4a12      	ldr	r2, [pc, #72]	@ (8001f90 <I2SEx_RxISR_I2SExt+0x90>)
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	d101      	bne.n	8001f50 <I2SEx_RxISR_I2SExt+0x50>
 8001f4c:	4b11      	ldr	r3, [pc, #68]	@ (8001f94 <I2SEx_RxISR_I2SExt+0x94>)
 8001f4e:	e001      	b.n	8001f54 <I2SEx_RxISR_I2SExt+0x54>
 8001f50:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001f54:	685a      	ldr	r2, [r3, #4]
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	490d      	ldr	r1, [pc, #52]	@ (8001f90 <I2SEx_RxISR_I2SExt+0x90>)
 8001f5c:	428b      	cmp	r3, r1
 8001f5e:	d101      	bne.n	8001f64 <I2SEx_RxISR_I2SExt+0x64>
 8001f60:	4b0c      	ldr	r3, [pc, #48]	@ (8001f94 <I2SEx_RxISR_I2SExt+0x94>)
 8001f62:	e001      	b.n	8001f68 <I2SEx_RxISR_I2SExt+0x68>
 8001f64:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001f68:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001f6c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f72:	b29b      	uxth	r3, r3
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d106      	bne.n	8001f86 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8001f80:	6878      	ldr	r0, [r7, #4]
 8001f82:	f7ff ff03 	bl	8001d8c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8001f86:	bf00      	nop
 8001f88:	3708      	adds	r7, #8
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	40003800 	.word	0x40003800
 8001f94:	40003400 	.word	0x40003400

08001f98 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b086      	sub	sp, #24
 8001f9c:	af02      	add	r7, sp, #8
 8001f9e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d101      	bne.n	8001faa <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	e101      	b.n	80021ae <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001fb6:	b2db      	uxtb	r3, r3
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d106      	bne.n	8001fca <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001fc4:	6878      	ldr	r0, [r7, #4]
 8001fc6:	f008 ff47 	bl	800ae58 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2203      	movs	r2, #3
 8001fce:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001fd2:	68bb      	ldr	r3, [r7, #8]
 8001fd4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001fd8:	d102      	bne.n	8001fe0 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2200      	movs	r2, #0
 8001fde:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f002 fc5c 	bl	80048a2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6818      	ldr	r0, [r3, #0]
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	7c1a      	ldrb	r2, [r3, #16]
 8001ff2:	f88d 2000 	strb.w	r2, [sp]
 8001ff6:	3304      	adds	r3, #4
 8001ff8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ffa:	f002 fb3b 	bl	8004674 <USB_CoreInit>
 8001ffe:	4603      	mov	r3, r0
 8002000:	2b00      	cmp	r3, #0
 8002002:	d005      	beq.n	8002010 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2202      	movs	r2, #2
 8002008:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800200c:	2301      	movs	r3, #1
 800200e:	e0ce      	b.n	80021ae <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	2100      	movs	r1, #0
 8002016:	4618      	mov	r0, r3
 8002018:	f002 fc54 	bl	80048c4 <USB_SetCurrentMode>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	d005      	beq.n	800202e <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2202      	movs	r2, #2
 8002026:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800202a:	2301      	movs	r3, #1
 800202c:	e0bf      	b.n	80021ae <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800202e:	2300      	movs	r3, #0
 8002030:	73fb      	strb	r3, [r7, #15]
 8002032:	e04a      	b.n	80020ca <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002034:	7bfa      	ldrb	r2, [r7, #15]
 8002036:	6879      	ldr	r1, [r7, #4]
 8002038:	4613      	mov	r3, r2
 800203a:	00db      	lsls	r3, r3, #3
 800203c:	4413      	add	r3, r2
 800203e:	009b      	lsls	r3, r3, #2
 8002040:	440b      	add	r3, r1
 8002042:	3315      	adds	r3, #21
 8002044:	2201      	movs	r2, #1
 8002046:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002048:	7bfa      	ldrb	r2, [r7, #15]
 800204a:	6879      	ldr	r1, [r7, #4]
 800204c:	4613      	mov	r3, r2
 800204e:	00db      	lsls	r3, r3, #3
 8002050:	4413      	add	r3, r2
 8002052:	009b      	lsls	r3, r3, #2
 8002054:	440b      	add	r3, r1
 8002056:	3314      	adds	r3, #20
 8002058:	7bfa      	ldrb	r2, [r7, #15]
 800205a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800205c:	7bfa      	ldrb	r2, [r7, #15]
 800205e:	7bfb      	ldrb	r3, [r7, #15]
 8002060:	b298      	uxth	r0, r3
 8002062:	6879      	ldr	r1, [r7, #4]
 8002064:	4613      	mov	r3, r2
 8002066:	00db      	lsls	r3, r3, #3
 8002068:	4413      	add	r3, r2
 800206a:	009b      	lsls	r3, r3, #2
 800206c:	440b      	add	r3, r1
 800206e:	332e      	adds	r3, #46	@ 0x2e
 8002070:	4602      	mov	r2, r0
 8002072:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002074:	7bfa      	ldrb	r2, [r7, #15]
 8002076:	6879      	ldr	r1, [r7, #4]
 8002078:	4613      	mov	r3, r2
 800207a:	00db      	lsls	r3, r3, #3
 800207c:	4413      	add	r3, r2
 800207e:	009b      	lsls	r3, r3, #2
 8002080:	440b      	add	r3, r1
 8002082:	3318      	adds	r3, #24
 8002084:	2200      	movs	r2, #0
 8002086:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002088:	7bfa      	ldrb	r2, [r7, #15]
 800208a:	6879      	ldr	r1, [r7, #4]
 800208c:	4613      	mov	r3, r2
 800208e:	00db      	lsls	r3, r3, #3
 8002090:	4413      	add	r3, r2
 8002092:	009b      	lsls	r3, r3, #2
 8002094:	440b      	add	r3, r1
 8002096:	331c      	adds	r3, #28
 8002098:	2200      	movs	r2, #0
 800209a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800209c:	7bfa      	ldrb	r2, [r7, #15]
 800209e:	6879      	ldr	r1, [r7, #4]
 80020a0:	4613      	mov	r3, r2
 80020a2:	00db      	lsls	r3, r3, #3
 80020a4:	4413      	add	r3, r2
 80020a6:	009b      	lsls	r3, r3, #2
 80020a8:	440b      	add	r3, r1
 80020aa:	3320      	adds	r3, #32
 80020ac:	2200      	movs	r2, #0
 80020ae:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80020b0:	7bfa      	ldrb	r2, [r7, #15]
 80020b2:	6879      	ldr	r1, [r7, #4]
 80020b4:	4613      	mov	r3, r2
 80020b6:	00db      	lsls	r3, r3, #3
 80020b8:	4413      	add	r3, r2
 80020ba:	009b      	lsls	r3, r3, #2
 80020bc:	440b      	add	r3, r1
 80020be:	3324      	adds	r3, #36	@ 0x24
 80020c0:	2200      	movs	r2, #0
 80020c2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80020c4:	7bfb      	ldrb	r3, [r7, #15]
 80020c6:	3301      	adds	r3, #1
 80020c8:	73fb      	strb	r3, [r7, #15]
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	791b      	ldrb	r3, [r3, #4]
 80020ce:	7bfa      	ldrb	r2, [r7, #15]
 80020d0:	429a      	cmp	r2, r3
 80020d2:	d3af      	bcc.n	8002034 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80020d4:	2300      	movs	r3, #0
 80020d6:	73fb      	strb	r3, [r7, #15]
 80020d8:	e044      	b.n	8002164 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80020da:	7bfa      	ldrb	r2, [r7, #15]
 80020dc:	6879      	ldr	r1, [r7, #4]
 80020de:	4613      	mov	r3, r2
 80020e0:	00db      	lsls	r3, r3, #3
 80020e2:	4413      	add	r3, r2
 80020e4:	009b      	lsls	r3, r3, #2
 80020e6:	440b      	add	r3, r1
 80020e8:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80020ec:	2200      	movs	r2, #0
 80020ee:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80020f0:	7bfa      	ldrb	r2, [r7, #15]
 80020f2:	6879      	ldr	r1, [r7, #4]
 80020f4:	4613      	mov	r3, r2
 80020f6:	00db      	lsls	r3, r3, #3
 80020f8:	4413      	add	r3, r2
 80020fa:	009b      	lsls	r3, r3, #2
 80020fc:	440b      	add	r3, r1
 80020fe:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002102:	7bfa      	ldrb	r2, [r7, #15]
 8002104:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002106:	7bfa      	ldrb	r2, [r7, #15]
 8002108:	6879      	ldr	r1, [r7, #4]
 800210a:	4613      	mov	r3, r2
 800210c:	00db      	lsls	r3, r3, #3
 800210e:	4413      	add	r3, r2
 8002110:	009b      	lsls	r3, r3, #2
 8002112:	440b      	add	r3, r1
 8002114:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002118:	2200      	movs	r2, #0
 800211a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800211c:	7bfa      	ldrb	r2, [r7, #15]
 800211e:	6879      	ldr	r1, [r7, #4]
 8002120:	4613      	mov	r3, r2
 8002122:	00db      	lsls	r3, r3, #3
 8002124:	4413      	add	r3, r2
 8002126:	009b      	lsls	r3, r3, #2
 8002128:	440b      	add	r3, r1
 800212a:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800212e:	2200      	movs	r2, #0
 8002130:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002132:	7bfa      	ldrb	r2, [r7, #15]
 8002134:	6879      	ldr	r1, [r7, #4]
 8002136:	4613      	mov	r3, r2
 8002138:	00db      	lsls	r3, r3, #3
 800213a:	4413      	add	r3, r2
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	440b      	add	r3, r1
 8002140:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002144:	2200      	movs	r2, #0
 8002146:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002148:	7bfa      	ldrb	r2, [r7, #15]
 800214a:	6879      	ldr	r1, [r7, #4]
 800214c:	4613      	mov	r3, r2
 800214e:	00db      	lsls	r3, r3, #3
 8002150:	4413      	add	r3, r2
 8002152:	009b      	lsls	r3, r3, #2
 8002154:	440b      	add	r3, r1
 8002156:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800215a:	2200      	movs	r2, #0
 800215c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800215e:	7bfb      	ldrb	r3, [r7, #15]
 8002160:	3301      	adds	r3, #1
 8002162:	73fb      	strb	r3, [r7, #15]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	791b      	ldrb	r3, [r3, #4]
 8002168:	7bfa      	ldrb	r2, [r7, #15]
 800216a:	429a      	cmp	r2, r3
 800216c:	d3b5      	bcc.n	80020da <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6818      	ldr	r0, [r3, #0]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	7c1a      	ldrb	r2, [r3, #16]
 8002176:	f88d 2000 	strb.w	r2, [sp]
 800217a:	3304      	adds	r3, #4
 800217c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800217e:	f002 fbed 	bl	800495c <USB_DevInit>
 8002182:	4603      	mov	r3, r0
 8002184:	2b00      	cmp	r3, #0
 8002186:	d005      	beq.n	8002194 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2202      	movs	r2, #2
 800218c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002190:	2301      	movs	r3, #1
 8002192:	e00c      	b.n	80021ae <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2200      	movs	r2, #0
 8002198:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2201      	movs	r2, #1
 800219e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4618      	mov	r0, r3
 80021a8:	f003 fc37 	bl	8005a1a <USB_DevDisconnect>

  return HAL_OK;
 80021ac:	2300      	movs	r3, #0
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3710      	adds	r7, #16
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}

080021b6 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80021b6:	b580      	push	{r7, lr}
 80021b8:	b084      	sub	sp, #16
 80021ba:	af00      	add	r7, sp, #0
 80021bc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80021ca:	2b01      	cmp	r3, #1
 80021cc:	d101      	bne.n	80021d2 <HAL_PCD_Start+0x1c>
 80021ce:	2302      	movs	r3, #2
 80021d0:	e022      	b.n	8002218 <HAL_PCD_Start+0x62>
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2201      	movs	r2, #1
 80021d6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	68db      	ldr	r3, [r3, #12]
 80021de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d009      	beq.n	80021fa <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80021ea:	2b01      	cmp	r3, #1
 80021ec:	d105      	bne.n	80021fa <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021f2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4618      	mov	r0, r3
 8002200:	f002 fb3e 	bl	8004880 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4618      	mov	r0, r3
 800220a:	f003 fbe5 	bl	80059d8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2200      	movs	r2, #0
 8002212:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002216:	2300      	movs	r3, #0
}
 8002218:	4618      	mov	r0, r3
 800221a:	3710      	adds	r7, #16
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}

08002220 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002220:	b590      	push	{r4, r7, lr}
 8002222:	b08d      	sub	sp, #52	@ 0x34
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800222e:	6a3b      	ldr	r3, [r7, #32]
 8002230:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4618      	mov	r0, r3
 8002238:	f003 fca3 	bl	8005b82 <USB_GetMode>
 800223c:	4603      	mov	r3, r0
 800223e:	2b00      	cmp	r3, #0
 8002240:	f040 848c 	bne.w	8002b5c <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4618      	mov	r0, r3
 800224a:	f003 fc07 	bl	8005a5c <USB_ReadInterrupts>
 800224e:	4603      	mov	r3, r0
 8002250:	2b00      	cmp	r3, #0
 8002252:	f000 8482 	beq.w	8002b5a <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002256:	69fb      	ldr	r3, [r7, #28]
 8002258:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800225c:	689b      	ldr	r3, [r3, #8]
 800225e:	0a1b      	lsrs	r3, r3, #8
 8002260:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4618      	mov	r0, r3
 8002270:	f003 fbf4 	bl	8005a5c <USB_ReadInterrupts>
 8002274:	4603      	mov	r3, r0
 8002276:	f003 0302 	and.w	r3, r3, #2
 800227a:	2b02      	cmp	r3, #2
 800227c:	d107      	bne.n	800228e <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	695a      	ldr	r2, [r3, #20]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f002 0202 	and.w	r2, r2, #2
 800228c:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4618      	mov	r0, r3
 8002294:	f003 fbe2 	bl	8005a5c <USB_ReadInterrupts>
 8002298:	4603      	mov	r3, r0
 800229a:	f003 0310 	and.w	r3, r3, #16
 800229e:	2b10      	cmp	r3, #16
 80022a0:	d161      	bne.n	8002366 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	699a      	ldr	r2, [r3, #24]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f022 0210 	bic.w	r2, r2, #16
 80022b0:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80022b2:	6a3b      	ldr	r3, [r7, #32]
 80022b4:	6a1b      	ldr	r3, [r3, #32]
 80022b6:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80022b8:	69bb      	ldr	r3, [r7, #24]
 80022ba:	f003 020f 	and.w	r2, r3, #15
 80022be:	4613      	mov	r3, r2
 80022c0:	00db      	lsls	r3, r3, #3
 80022c2:	4413      	add	r3, r2
 80022c4:	009b      	lsls	r3, r3, #2
 80022c6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80022ca:	687a      	ldr	r2, [r7, #4]
 80022cc:	4413      	add	r3, r2
 80022ce:	3304      	adds	r3, #4
 80022d0:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80022d2:	69bb      	ldr	r3, [r7, #24]
 80022d4:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80022d8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80022dc:	d124      	bne.n	8002328 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80022de:	69ba      	ldr	r2, [r7, #24]
 80022e0:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80022e4:	4013      	ands	r3, r2
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d035      	beq.n	8002356 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80022ea:	697b      	ldr	r3, [r7, #20]
 80022ec:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80022ee:	69bb      	ldr	r3, [r7, #24]
 80022f0:	091b      	lsrs	r3, r3, #4
 80022f2:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80022f4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80022f8:	b29b      	uxth	r3, r3
 80022fa:	461a      	mov	r2, r3
 80022fc:	6a38      	ldr	r0, [r7, #32]
 80022fe:	f003 fa19 	bl	8005734 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002302:	697b      	ldr	r3, [r7, #20]
 8002304:	68da      	ldr	r2, [r3, #12]
 8002306:	69bb      	ldr	r3, [r7, #24]
 8002308:	091b      	lsrs	r3, r3, #4
 800230a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800230e:	441a      	add	r2, r3
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002314:	697b      	ldr	r3, [r7, #20]
 8002316:	695a      	ldr	r2, [r3, #20]
 8002318:	69bb      	ldr	r3, [r7, #24]
 800231a:	091b      	lsrs	r3, r3, #4
 800231c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002320:	441a      	add	r2, r3
 8002322:	697b      	ldr	r3, [r7, #20]
 8002324:	615a      	str	r2, [r3, #20]
 8002326:	e016      	b.n	8002356 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002328:	69bb      	ldr	r3, [r7, #24]
 800232a:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800232e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002332:	d110      	bne.n	8002356 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800233a:	2208      	movs	r2, #8
 800233c:	4619      	mov	r1, r3
 800233e:	6a38      	ldr	r0, [r7, #32]
 8002340:	f003 f9f8 	bl	8005734 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002344:	697b      	ldr	r3, [r7, #20]
 8002346:	695a      	ldr	r2, [r3, #20]
 8002348:	69bb      	ldr	r3, [r7, #24]
 800234a:	091b      	lsrs	r3, r3, #4
 800234c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002350:	441a      	add	r2, r3
 8002352:	697b      	ldr	r3, [r7, #20]
 8002354:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	699a      	ldr	r2, [r3, #24]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f042 0210 	orr.w	r2, r2, #16
 8002364:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4618      	mov	r0, r3
 800236c:	f003 fb76 	bl	8005a5c <USB_ReadInterrupts>
 8002370:	4603      	mov	r3, r0
 8002372:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002376:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800237a:	f040 80a7 	bne.w	80024cc <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800237e:	2300      	movs	r3, #0
 8002380:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4618      	mov	r0, r3
 8002388:	f003 fb7b 	bl	8005a82 <USB_ReadDevAllOutEpInterrupt>
 800238c:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800238e:	e099      	b.n	80024c4 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002390:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002392:	f003 0301 	and.w	r3, r3, #1
 8002396:	2b00      	cmp	r3, #0
 8002398:	f000 808e 	beq.w	80024b8 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023a2:	b2d2      	uxtb	r2, r2
 80023a4:	4611      	mov	r1, r2
 80023a6:	4618      	mov	r0, r3
 80023a8:	f003 fb9f 	bl	8005aea <USB_ReadDevOutEPInterrupt>
 80023ac:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80023ae:	693b      	ldr	r3, [r7, #16]
 80023b0:	f003 0301 	and.w	r3, r3, #1
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d00c      	beq.n	80023d2 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80023b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023ba:	015a      	lsls	r2, r3, #5
 80023bc:	69fb      	ldr	r3, [r7, #28]
 80023be:	4413      	add	r3, r2
 80023c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80023c4:	461a      	mov	r2, r3
 80023c6:	2301      	movs	r3, #1
 80023c8:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80023ca:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80023cc:	6878      	ldr	r0, [r7, #4]
 80023ce:	f000 fea3 	bl	8003118 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	f003 0308 	and.w	r3, r3, #8
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d00c      	beq.n	80023f6 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80023dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023de:	015a      	lsls	r2, r3, #5
 80023e0:	69fb      	ldr	r3, [r7, #28]
 80023e2:	4413      	add	r3, r2
 80023e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80023e8:	461a      	mov	r2, r3
 80023ea:	2308      	movs	r3, #8
 80023ec:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80023ee:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80023f0:	6878      	ldr	r0, [r7, #4]
 80023f2:	f000 ff79 	bl	80032e8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80023f6:	693b      	ldr	r3, [r7, #16]
 80023f8:	f003 0310 	and.w	r3, r3, #16
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d008      	beq.n	8002412 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002402:	015a      	lsls	r2, r3, #5
 8002404:	69fb      	ldr	r3, [r7, #28]
 8002406:	4413      	add	r3, r2
 8002408:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800240c:	461a      	mov	r2, r3
 800240e:	2310      	movs	r3, #16
 8002410:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002412:	693b      	ldr	r3, [r7, #16]
 8002414:	f003 0302 	and.w	r3, r3, #2
 8002418:	2b00      	cmp	r3, #0
 800241a:	d030      	beq.n	800247e <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800241c:	6a3b      	ldr	r3, [r7, #32]
 800241e:	695b      	ldr	r3, [r3, #20]
 8002420:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002424:	2b80      	cmp	r3, #128	@ 0x80
 8002426:	d109      	bne.n	800243c <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002428:	69fb      	ldr	r3, [r7, #28]
 800242a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	69fa      	ldr	r2, [r7, #28]
 8002432:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002436:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800243a:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800243c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800243e:	4613      	mov	r3, r2
 8002440:	00db      	lsls	r3, r3, #3
 8002442:	4413      	add	r3, r2
 8002444:	009b      	lsls	r3, r3, #2
 8002446:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800244a:	687a      	ldr	r2, [r7, #4]
 800244c:	4413      	add	r3, r2
 800244e:	3304      	adds	r3, #4
 8002450:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002452:	697b      	ldr	r3, [r7, #20]
 8002454:	78db      	ldrb	r3, [r3, #3]
 8002456:	2b01      	cmp	r3, #1
 8002458:	d108      	bne.n	800246c <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800245a:	697b      	ldr	r3, [r7, #20]
 800245c:	2200      	movs	r2, #0
 800245e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002462:	b2db      	uxtb	r3, r3
 8002464:	4619      	mov	r1, r3
 8002466:	6878      	ldr	r0, [r7, #4]
 8002468:	f008 fe0a 	bl	800b080 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800246c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800246e:	015a      	lsls	r2, r3, #5
 8002470:	69fb      	ldr	r3, [r7, #28]
 8002472:	4413      	add	r3, r2
 8002474:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002478:	461a      	mov	r2, r3
 800247a:	2302      	movs	r3, #2
 800247c:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800247e:	693b      	ldr	r3, [r7, #16]
 8002480:	f003 0320 	and.w	r3, r3, #32
 8002484:	2b00      	cmp	r3, #0
 8002486:	d008      	beq.n	800249a <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800248a:	015a      	lsls	r2, r3, #5
 800248c:	69fb      	ldr	r3, [r7, #28]
 800248e:	4413      	add	r3, r2
 8002490:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002494:	461a      	mov	r2, r3
 8002496:	2320      	movs	r3, #32
 8002498:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800249a:	693b      	ldr	r3, [r7, #16]
 800249c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d009      	beq.n	80024b8 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80024a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024a6:	015a      	lsls	r2, r3, #5
 80024a8:	69fb      	ldr	r3, [r7, #28]
 80024aa:	4413      	add	r3, r2
 80024ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80024b0:	461a      	mov	r2, r3
 80024b2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80024b6:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80024b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ba:	3301      	adds	r3, #1
 80024bc:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80024be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024c0:	085b      	lsrs	r3, r3, #1
 80024c2:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80024c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	f47f af62 	bne.w	8002390 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4618      	mov	r0, r3
 80024d2:	f003 fac3 	bl	8005a5c <USB_ReadInterrupts>
 80024d6:	4603      	mov	r3, r0
 80024d8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80024dc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80024e0:	f040 80db 	bne.w	800269a <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4618      	mov	r0, r3
 80024ea:	f003 fae4 	bl	8005ab6 <USB_ReadDevAllInEpInterrupt>
 80024ee:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80024f0:	2300      	movs	r3, #0
 80024f2:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80024f4:	e0cd      	b.n	8002692 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80024f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024f8:	f003 0301 	and.w	r3, r3, #1
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	f000 80c2 	beq.w	8002686 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002508:	b2d2      	uxtb	r2, r2
 800250a:	4611      	mov	r1, r2
 800250c:	4618      	mov	r0, r3
 800250e:	f003 fb0a 	bl	8005b26 <USB_ReadDevInEPInterrupt>
 8002512:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002514:	693b      	ldr	r3, [r7, #16]
 8002516:	f003 0301 	and.w	r3, r3, #1
 800251a:	2b00      	cmp	r3, #0
 800251c:	d057      	beq.n	80025ce <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800251e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002520:	f003 030f 	and.w	r3, r3, #15
 8002524:	2201      	movs	r2, #1
 8002526:	fa02 f303 	lsl.w	r3, r2, r3
 800252a:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800252c:	69fb      	ldr	r3, [r7, #28]
 800252e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002532:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	43db      	mvns	r3, r3
 8002538:	69f9      	ldr	r1, [r7, #28]
 800253a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800253e:	4013      	ands	r3, r2
 8002540:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002544:	015a      	lsls	r2, r3, #5
 8002546:	69fb      	ldr	r3, [r7, #28]
 8002548:	4413      	add	r3, r2
 800254a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800254e:	461a      	mov	r2, r3
 8002550:	2301      	movs	r3, #1
 8002552:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	799b      	ldrb	r3, [r3, #6]
 8002558:	2b01      	cmp	r3, #1
 800255a:	d132      	bne.n	80025c2 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800255c:	6879      	ldr	r1, [r7, #4]
 800255e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002560:	4613      	mov	r3, r2
 8002562:	00db      	lsls	r3, r3, #3
 8002564:	4413      	add	r3, r2
 8002566:	009b      	lsls	r3, r3, #2
 8002568:	440b      	add	r3, r1
 800256a:	3320      	adds	r3, #32
 800256c:	6819      	ldr	r1, [r3, #0]
 800256e:	6878      	ldr	r0, [r7, #4]
 8002570:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002572:	4613      	mov	r3, r2
 8002574:	00db      	lsls	r3, r3, #3
 8002576:	4413      	add	r3, r2
 8002578:	009b      	lsls	r3, r3, #2
 800257a:	4403      	add	r3, r0
 800257c:	331c      	adds	r3, #28
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4419      	add	r1, r3
 8002582:	6878      	ldr	r0, [r7, #4]
 8002584:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002586:	4613      	mov	r3, r2
 8002588:	00db      	lsls	r3, r3, #3
 800258a:	4413      	add	r3, r2
 800258c:	009b      	lsls	r3, r3, #2
 800258e:	4403      	add	r3, r0
 8002590:	3320      	adds	r3, #32
 8002592:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002596:	2b00      	cmp	r3, #0
 8002598:	d113      	bne.n	80025c2 <HAL_PCD_IRQHandler+0x3a2>
 800259a:	6879      	ldr	r1, [r7, #4]
 800259c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800259e:	4613      	mov	r3, r2
 80025a0:	00db      	lsls	r3, r3, #3
 80025a2:	4413      	add	r3, r2
 80025a4:	009b      	lsls	r3, r3, #2
 80025a6:	440b      	add	r3, r1
 80025a8:	3324      	adds	r3, #36	@ 0x24
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d108      	bne.n	80025c2 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6818      	ldr	r0, [r3, #0]
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80025ba:	461a      	mov	r2, r3
 80025bc:	2101      	movs	r1, #1
 80025be:	f003 fb11 	bl	8005be4 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80025c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025c4:	b2db      	uxtb	r3, r3
 80025c6:	4619      	mov	r1, r3
 80025c8:	6878      	ldr	r0, [r7, #4]
 80025ca:	f008 fcd4 	bl	800af76 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80025ce:	693b      	ldr	r3, [r7, #16]
 80025d0:	f003 0308 	and.w	r3, r3, #8
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d008      	beq.n	80025ea <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80025d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025da:	015a      	lsls	r2, r3, #5
 80025dc:	69fb      	ldr	r3, [r7, #28]
 80025de:	4413      	add	r3, r2
 80025e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80025e4:	461a      	mov	r2, r3
 80025e6:	2308      	movs	r3, #8
 80025e8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80025ea:	693b      	ldr	r3, [r7, #16]
 80025ec:	f003 0310 	and.w	r3, r3, #16
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d008      	beq.n	8002606 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80025f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025f6:	015a      	lsls	r2, r3, #5
 80025f8:	69fb      	ldr	r3, [r7, #28]
 80025fa:	4413      	add	r3, r2
 80025fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002600:	461a      	mov	r2, r3
 8002602:	2310      	movs	r3, #16
 8002604:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002606:	693b      	ldr	r3, [r7, #16]
 8002608:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800260c:	2b00      	cmp	r3, #0
 800260e:	d008      	beq.n	8002622 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002612:	015a      	lsls	r2, r3, #5
 8002614:	69fb      	ldr	r3, [r7, #28]
 8002616:	4413      	add	r3, r2
 8002618:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800261c:	461a      	mov	r2, r3
 800261e:	2340      	movs	r3, #64	@ 0x40
 8002620:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	f003 0302 	and.w	r3, r3, #2
 8002628:	2b00      	cmp	r3, #0
 800262a:	d023      	beq.n	8002674 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800262c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800262e:	6a38      	ldr	r0, [r7, #32]
 8002630:	f002 faf8 	bl	8004c24 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002634:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002636:	4613      	mov	r3, r2
 8002638:	00db      	lsls	r3, r3, #3
 800263a:	4413      	add	r3, r2
 800263c:	009b      	lsls	r3, r3, #2
 800263e:	3310      	adds	r3, #16
 8002640:	687a      	ldr	r2, [r7, #4]
 8002642:	4413      	add	r3, r2
 8002644:	3304      	adds	r3, #4
 8002646:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002648:	697b      	ldr	r3, [r7, #20]
 800264a:	78db      	ldrb	r3, [r3, #3]
 800264c:	2b01      	cmp	r3, #1
 800264e:	d108      	bne.n	8002662 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8002650:	697b      	ldr	r3, [r7, #20]
 8002652:	2200      	movs	r2, #0
 8002654:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002658:	b2db      	uxtb	r3, r3
 800265a:	4619      	mov	r1, r3
 800265c:	6878      	ldr	r0, [r7, #4]
 800265e:	f008 fd21 	bl	800b0a4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002664:	015a      	lsls	r2, r3, #5
 8002666:	69fb      	ldr	r3, [r7, #28]
 8002668:	4413      	add	r3, r2
 800266a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800266e:	461a      	mov	r2, r3
 8002670:	2302      	movs	r3, #2
 8002672:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002674:	693b      	ldr	r3, [r7, #16]
 8002676:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800267a:	2b00      	cmp	r3, #0
 800267c:	d003      	beq.n	8002686 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800267e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002680:	6878      	ldr	r0, [r7, #4]
 8002682:	f000 fcbd 	bl	8003000 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002688:	3301      	adds	r3, #1
 800268a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800268c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800268e:	085b      	lsrs	r3, r3, #1
 8002690:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002692:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002694:	2b00      	cmp	r3, #0
 8002696:	f47f af2e 	bne.w	80024f6 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4618      	mov	r0, r3
 80026a0:	f003 f9dc 	bl	8005a5c <USB_ReadInterrupts>
 80026a4:	4603      	mov	r3, r0
 80026a6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80026aa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80026ae:	d122      	bne.n	80026f6 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80026b0:	69fb      	ldr	r3, [r7, #28]
 80026b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	69fa      	ldr	r2, [r7, #28]
 80026ba:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80026be:	f023 0301 	bic.w	r3, r3, #1
 80026c2:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80026ca:	2b01      	cmp	r3, #1
 80026cc:	d108      	bne.n	80026e0 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2200      	movs	r2, #0
 80026d2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80026d6:	2100      	movs	r1, #0
 80026d8:	6878      	ldr	r0, [r7, #4]
 80026da:	f000 fea3 	bl	8003424 <HAL_PCDEx_LPM_Callback>
 80026de:	e002      	b.n	80026e6 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80026e0:	6878      	ldr	r0, [r7, #4]
 80026e2:	f008 fcbf 	bl	800b064 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	695a      	ldr	r2, [r3, #20]
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80026f4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4618      	mov	r0, r3
 80026fc:	f003 f9ae 	bl	8005a5c <USB_ReadInterrupts>
 8002700:	4603      	mov	r3, r0
 8002702:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002706:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800270a:	d112      	bne.n	8002732 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800270c:	69fb      	ldr	r3, [r7, #28]
 800270e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002712:	689b      	ldr	r3, [r3, #8]
 8002714:	f003 0301 	and.w	r3, r3, #1
 8002718:	2b01      	cmp	r3, #1
 800271a:	d102      	bne.n	8002722 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800271c:	6878      	ldr	r0, [r7, #4]
 800271e:	f008 fc7b 	bl	800b018 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	695a      	ldr	r2, [r3, #20]
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8002730:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4618      	mov	r0, r3
 8002738:	f003 f990 	bl	8005a5c <USB_ReadInterrupts>
 800273c:	4603      	mov	r3, r0
 800273e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002742:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002746:	f040 80b7 	bne.w	80028b8 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800274a:	69fb      	ldr	r3, [r7, #28]
 800274c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	69fa      	ldr	r2, [r7, #28]
 8002754:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002758:	f023 0301 	bic.w	r3, r3, #1
 800275c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	2110      	movs	r1, #16
 8002764:	4618      	mov	r0, r3
 8002766:	f002 fa5d 	bl	8004c24 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800276a:	2300      	movs	r3, #0
 800276c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800276e:	e046      	b.n	80027fe <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002770:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002772:	015a      	lsls	r2, r3, #5
 8002774:	69fb      	ldr	r3, [r7, #28]
 8002776:	4413      	add	r3, r2
 8002778:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800277c:	461a      	mov	r2, r3
 800277e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002782:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002784:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002786:	015a      	lsls	r2, r3, #5
 8002788:	69fb      	ldr	r3, [r7, #28]
 800278a:	4413      	add	r3, r2
 800278c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002794:	0151      	lsls	r1, r2, #5
 8002796:	69fa      	ldr	r2, [r7, #28]
 8002798:	440a      	add	r2, r1
 800279a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800279e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80027a2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80027a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027a6:	015a      	lsls	r2, r3, #5
 80027a8:	69fb      	ldr	r3, [r7, #28]
 80027aa:	4413      	add	r3, r2
 80027ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80027b0:	461a      	mov	r2, r3
 80027b2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80027b6:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80027b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027ba:	015a      	lsls	r2, r3, #5
 80027bc:	69fb      	ldr	r3, [r7, #28]
 80027be:	4413      	add	r3, r2
 80027c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80027c8:	0151      	lsls	r1, r2, #5
 80027ca:	69fa      	ldr	r2, [r7, #28]
 80027cc:	440a      	add	r2, r1
 80027ce:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80027d2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80027d6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80027d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027da:	015a      	lsls	r2, r3, #5
 80027dc:	69fb      	ldr	r3, [r7, #28]
 80027de:	4413      	add	r3, r2
 80027e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80027e8:	0151      	lsls	r1, r2, #5
 80027ea:	69fa      	ldr	r2, [r7, #28]
 80027ec:	440a      	add	r2, r1
 80027ee:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80027f2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80027f6:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80027f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027fa:	3301      	adds	r3, #1
 80027fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	791b      	ldrb	r3, [r3, #4]
 8002802:	461a      	mov	r2, r3
 8002804:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002806:	4293      	cmp	r3, r2
 8002808:	d3b2      	bcc.n	8002770 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800280a:	69fb      	ldr	r3, [r7, #28]
 800280c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002810:	69db      	ldr	r3, [r3, #28]
 8002812:	69fa      	ldr	r2, [r7, #28]
 8002814:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002818:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800281c:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	7bdb      	ldrb	r3, [r3, #15]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d016      	beq.n	8002854 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002826:	69fb      	ldr	r3, [r7, #28]
 8002828:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800282c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002830:	69fa      	ldr	r2, [r7, #28]
 8002832:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002836:	f043 030b 	orr.w	r3, r3, #11
 800283a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800283e:	69fb      	ldr	r3, [r7, #28]
 8002840:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002844:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002846:	69fa      	ldr	r2, [r7, #28]
 8002848:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800284c:	f043 030b 	orr.w	r3, r3, #11
 8002850:	6453      	str	r3, [r2, #68]	@ 0x44
 8002852:	e015      	b.n	8002880 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002854:	69fb      	ldr	r3, [r7, #28]
 8002856:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800285a:	695b      	ldr	r3, [r3, #20]
 800285c:	69fa      	ldr	r2, [r7, #28]
 800285e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002862:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002866:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800286a:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800286c:	69fb      	ldr	r3, [r7, #28]
 800286e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002872:	691b      	ldr	r3, [r3, #16]
 8002874:	69fa      	ldr	r2, [r7, #28]
 8002876:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800287a:	f043 030b 	orr.w	r3, r3, #11
 800287e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002880:	69fb      	ldr	r3, [r7, #28]
 8002882:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	69fa      	ldr	r2, [r7, #28]
 800288a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800288e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002892:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6818      	ldr	r0, [r3, #0]
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80028a2:	461a      	mov	r2, r3
 80028a4:	f003 f99e 	bl	8005be4 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	695a      	ldr	r2, [r3, #20]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80028b6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4618      	mov	r0, r3
 80028be:	f003 f8cd 	bl	8005a5c <USB_ReadInterrupts>
 80028c2:	4603      	mov	r3, r0
 80028c4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80028c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80028cc:	d123      	bne.n	8002916 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4618      	mov	r0, r3
 80028d4:	f003 f963 	bl	8005b9e <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4618      	mov	r0, r3
 80028de:	f002 fa1a 	bl	8004d16 <USB_GetDevSpeed>
 80028e2:	4603      	mov	r3, r0
 80028e4:	461a      	mov	r2, r3
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681c      	ldr	r4, [r3, #0]
 80028ee:	f001 fa09 	bl	8003d04 <HAL_RCC_GetHCLKFreq>
 80028f2:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80028f8:	461a      	mov	r2, r3
 80028fa:	4620      	mov	r0, r4
 80028fc:	f001 ff1e 	bl	800473c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002900:	6878      	ldr	r0, [r7, #4]
 8002902:	f008 fb60 	bl	800afc6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	695a      	ldr	r2, [r3, #20]
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8002914:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	4618      	mov	r0, r3
 800291c:	f003 f89e 	bl	8005a5c <USB_ReadInterrupts>
 8002920:	4603      	mov	r3, r0
 8002922:	f003 0308 	and.w	r3, r3, #8
 8002926:	2b08      	cmp	r3, #8
 8002928:	d10a      	bne.n	8002940 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800292a:	6878      	ldr	r0, [r7, #4]
 800292c:	f008 fb3d 	bl	800afaa <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	695a      	ldr	r2, [r3, #20]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f002 0208 	and.w	r2, r2, #8
 800293e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4618      	mov	r0, r3
 8002946:	f003 f889 	bl	8005a5c <USB_ReadInterrupts>
 800294a:	4603      	mov	r3, r0
 800294c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002950:	2b80      	cmp	r3, #128	@ 0x80
 8002952:	d123      	bne.n	800299c <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002954:	6a3b      	ldr	r3, [r7, #32]
 8002956:	699b      	ldr	r3, [r3, #24]
 8002958:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800295c:	6a3b      	ldr	r3, [r7, #32]
 800295e:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002960:	2301      	movs	r3, #1
 8002962:	627b      	str	r3, [r7, #36]	@ 0x24
 8002964:	e014      	b.n	8002990 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002966:	6879      	ldr	r1, [r7, #4]
 8002968:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800296a:	4613      	mov	r3, r2
 800296c:	00db      	lsls	r3, r3, #3
 800296e:	4413      	add	r3, r2
 8002970:	009b      	lsls	r3, r3, #2
 8002972:	440b      	add	r3, r1
 8002974:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002978:	781b      	ldrb	r3, [r3, #0]
 800297a:	2b01      	cmp	r3, #1
 800297c:	d105      	bne.n	800298a <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800297e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002980:	b2db      	uxtb	r3, r3
 8002982:	4619      	mov	r1, r3
 8002984:	6878      	ldr	r0, [r7, #4]
 8002986:	f000 fb0a 	bl	8002f9e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800298a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800298c:	3301      	adds	r3, #1
 800298e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	791b      	ldrb	r3, [r3, #4]
 8002994:	461a      	mov	r2, r3
 8002996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002998:	4293      	cmp	r3, r2
 800299a:	d3e4      	bcc.n	8002966 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4618      	mov	r0, r3
 80029a2:	f003 f85b 	bl	8005a5c <USB_ReadInterrupts>
 80029a6:	4603      	mov	r3, r0
 80029a8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80029ac:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80029b0:	d13c      	bne.n	8002a2c <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80029b2:	2301      	movs	r3, #1
 80029b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80029b6:	e02b      	b.n	8002a10 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80029b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ba:	015a      	lsls	r2, r3, #5
 80029bc:	69fb      	ldr	r3, [r7, #28]
 80029be:	4413      	add	r3, r2
 80029c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80029c8:	6879      	ldr	r1, [r7, #4]
 80029ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029cc:	4613      	mov	r3, r2
 80029ce:	00db      	lsls	r3, r3, #3
 80029d0:	4413      	add	r3, r2
 80029d2:	009b      	lsls	r3, r3, #2
 80029d4:	440b      	add	r3, r1
 80029d6:	3318      	adds	r3, #24
 80029d8:	781b      	ldrb	r3, [r3, #0]
 80029da:	2b01      	cmp	r3, #1
 80029dc:	d115      	bne.n	8002a0a <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80029de:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	da12      	bge.n	8002a0a <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80029e4:	6879      	ldr	r1, [r7, #4]
 80029e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029e8:	4613      	mov	r3, r2
 80029ea:	00db      	lsls	r3, r3, #3
 80029ec:	4413      	add	r3, r2
 80029ee:	009b      	lsls	r3, r3, #2
 80029f0:	440b      	add	r3, r1
 80029f2:	3317      	adds	r3, #23
 80029f4:	2201      	movs	r2, #1
 80029f6:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80029f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029fa:	b2db      	uxtb	r3, r3
 80029fc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002a00:	b2db      	uxtb	r3, r3
 8002a02:	4619      	mov	r1, r3
 8002a04:	6878      	ldr	r0, [r7, #4]
 8002a06:	f000 faca 	bl	8002f9e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a0c:	3301      	adds	r3, #1
 8002a0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	791b      	ldrb	r3, [r3, #4]
 8002a14:	461a      	mov	r2, r3
 8002a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d3cd      	bcc.n	80029b8 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	695a      	ldr	r2, [r3, #20]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8002a2a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4618      	mov	r0, r3
 8002a32:	f003 f813 	bl	8005a5c <USB_ReadInterrupts>
 8002a36:	4603      	mov	r3, r0
 8002a38:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a3c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002a40:	d156      	bne.n	8002af0 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002a42:	2301      	movs	r3, #1
 8002a44:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a46:	e045      	b.n	8002ad4 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a4a:	015a      	lsls	r2, r3, #5
 8002a4c:	69fb      	ldr	r3, [r7, #28]
 8002a4e:	4413      	add	r3, r2
 8002a50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002a58:	6879      	ldr	r1, [r7, #4]
 8002a5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a5c:	4613      	mov	r3, r2
 8002a5e:	00db      	lsls	r3, r3, #3
 8002a60:	4413      	add	r3, r2
 8002a62:	009b      	lsls	r3, r3, #2
 8002a64:	440b      	add	r3, r1
 8002a66:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002a6a:	781b      	ldrb	r3, [r3, #0]
 8002a6c:	2b01      	cmp	r3, #1
 8002a6e:	d12e      	bne.n	8002ace <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002a70:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	da2b      	bge.n	8002ace <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8002a76:	69bb      	ldr	r3, [r7, #24]
 8002a78:	0c1a      	lsrs	r2, r3, #16
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8002a80:	4053      	eors	r3, r2
 8002a82:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d121      	bne.n	8002ace <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002a8a:	6879      	ldr	r1, [r7, #4]
 8002a8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a8e:	4613      	mov	r3, r2
 8002a90:	00db      	lsls	r3, r3, #3
 8002a92:	4413      	add	r3, r2
 8002a94:	009b      	lsls	r3, r3, #2
 8002a96:	440b      	add	r3, r1
 8002a98:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002a9c:	2201      	movs	r2, #1
 8002a9e:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002aa0:	6a3b      	ldr	r3, [r7, #32]
 8002aa2:	699b      	ldr	r3, [r3, #24]
 8002aa4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002aa8:	6a3b      	ldr	r3, [r7, #32]
 8002aaa:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002aac:	6a3b      	ldr	r3, [r7, #32]
 8002aae:	695b      	ldr	r3, [r3, #20]
 8002ab0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d10a      	bne.n	8002ace <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002ab8:	69fb      	ldr	r3, [r7, #28]
 8002aba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	69fa      	ldr	r2, [r7, #28]
 8002ac2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002ac6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002aca:	6053      	str	r3, [r2, #4]
            break;
 8002acc:	e008      	b.n	8002ae0 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002ace:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ad0:	3301      	adds	r3, #1
 8002ad2:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	791b      	ldrb	r3, [r3, #4]
 8002ad8:	461a      	mov	r2, r3
 8002ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d3b3      	bcc.n	8002a48 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	695a      	ldr	r2, [r3, #20]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8002aee:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	4618      	mov	r0, r3
 8002af6:	f002 ffb1 	bl	8005a5c <USB_ReadInterrupts>
 8002afa:	4603      	mov	r3, r0
 8002afc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002b00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b04:	d10a      	bne.n	8002b1c <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002b06:	6878      	ldr	r0, [r7, #4]
 8002b08:	f008 fade 	bl	800b0c8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	695a      	ldr	r2, [r3, #20]
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002b1a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4618      	mov	r0, r3
 8002b22:	f002 ff9b 	bl	8005a5c <USB_ReadInterrupts>
 8002b26:	4603      	mov	r3, r0
 8002b28:	f003 0304 	and.w	r3, r3, #4
 8002b2c:	2b04      	cmp	r3, #4
 8002b2e:	d115      	bne.n	8002b5c <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002b38:	69bb      	ldr	r3, [r7, #24]
 8002b3a:	f003 0304 	and.w	r3, r3, #4
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d002      	beq.n	8002b48 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002b42:	6878      	ldr	r0, [r7, #4]
 8002b44:	f008 face 	bl	800b0e4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	6859      	ldr	r1, [r3, #4]
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	69ba      	ldr	r2, [r7, #24]
 8002b54:	430a      	orrs	r2, r1
 8002b56:	605a      	str	r2, [r3, #4]
 8002b58:	e000      	b.n	8002b5c <HAL_PCD_IRQHandler+0x93c>
      return;
 8002b5a:	bf00      	nop
    }
  }
}
 8002b5c:	3734      	adds	r7, #52	@ 0x34
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd90      	pop	{r4, r7, pc}

08002b62 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002b62:	b580      	push	{r7, lr}
 8002b64:	b082      	sub	sp, #8
 8002b66:	af00      	add	r7, sp, #0
 8002b68:	6078      	str	r0, [r7, #4]
 8002b6a:	460b      	mov	r3, r1
 8002b6c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002b74:	2b01      	cmp	r3, #1
 8002b76:	d101      	bne.n	8002b7c <HAL_PCD_SetAddress+0x1a>
 8002b78:	2302      	movs	r3, #2
 8002b7a:	e012      	b.n	8002ba2 <HAL_PCD_SetAddress+0x40>
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2201      	movs	r2, #1
 8002b80:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	78fa      	ldrb	r2, [r7, #3]
 8002b88:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	78fa      	ldrb	r2, [r7, #3]
 8002b90:	4611      	mov	r1, r2
 8002b92:	4618      	mov	r0, r3
 8002b94:	f002 fefa 	bl	800598c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002ba0:	2300      	movs	r3, #0
}
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	3708      	adds	r7, #8
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}

08002baa <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002baa:	b580      	push	{r7, lr}
 8002bac:	b084      	sub	sp, #16
 8002bae:	af00      	add	r7, sp, #0
 8002bb0:	6078      	str	r0, [r7, #4]
 8002bb2:	4608      	mov	r0, r1
 8002bb4:	4611      	mov	r1, r2
 8002bb6:	461a      	mov	r2, r3
 8002bb8:	4603      	mov	r3, r0
 8002bba:	70fb      	strb	r3, [r7, #3]
 8002bbc:	460b      	mov	r3, r1
 8002bbe:	803b      	strh	r3, [r7, #0]
 8002bc0:	4613      	mov	r3, r2
 8002bc2:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002bc8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	da0f      	bge.n	8002bf0 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002bd0:	78fb      	ldrb	r3, [r7, #3]
 8002bd2:	f003 020f 	and.w	r2, r3, #15
 8002bd6:	4613      	mov	r3, r2
 8002bd8:	00db      	lsls	r3, r3, #3
 8002bda:	4413      	add	r3, r2
 8002bdc:	009b      	lsls	r3, r3, #2
 8002bde:	3310      	adds	r3, #16
 8002be0:	687a      	ldr	r2, [r7, #4]
 8002be2:	4413      	add	r3, r2
 8002be4:	3304      	adds	r3, #4
 8002be6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	2201      	movs	r2, #1
 8002bec:	705a      	strb	r2, [r3, #1]
 8002bee:	e00f      	b.n	8002c10 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002bf0:	78fb      	ldrb	r3, [r7, #3]
 8002bf2:	f003 020f 	and.w	r2, r3, #15
 8002bf6:	4613      	mov	r3, r2
 8002bf8:	00db      	lsls	r3, r3, #3
 8002bfa:	4413      	add	r3, r2
 8002bfc:	009b      	lsls	r3, r3, #2
 8002bfe:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002c02:	687a      	ldr	r2, [r7, #4]
 8002c04:	4413      	add	r3, r2
 8002c06:	3304      	adds	r3, #4
 8002c08:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002c10:	78fb      	ldrb	r3, [r7, #3]
 8002c12:	f003 030f 	and.w	r3, r3, #15
 8002c16:	b2da      	uxtb	r2, r3
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002c1c:	883b      	ldrh	r3, [r7, #0]
 8002c1e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	78ba      	ldrb	r2, [r7, #2]
 8002c2a:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	785b      	ldrb	r3, [r3, #1]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d004      	beq.n	8002c3e <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	781b      	ldrb	r3, [r3, #0]
 8002c38:	461a      	mov	r2, r3
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002c3e:	78bb      	ldrb	r3, [r7, #2]
 8002c40:	2b02      	cmp	r3, #2
 8002c42:	d102      	bne.n	8002c4a <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	2200      	movs	r2, #0
 8002c48:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002c50:	2b01      	cmp	r3, #1
 8002c52:	d101      	bne.n	8002c58 <HAL_PCD_EP_Open+0xae>
 8002c54:	2302      	movs	r3, #2
 8002c56:	e00e      	b.n	8002c76 <HAL_PCD_EP_Open+0xcc>
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	68f9      	ldr	r1, [r7, #12]
 8002c66:	4618      	mov	r0, r3
 8002c68:	f002 f87a 	bl	8004d60 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2200      	movs	r2, #0
 8002c70:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8002c74:	7afb      	ldrb	r3, [r7, #11]
}
 8002c76:	4618      	mov	r0, r3
 8002c78:	3710      	adds	r7, #16
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}

08002c7e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002c7e:	b580      	push	{r7, lr}
 8002c80:	b084      	sub	sp, #16
 8002c82:	af00      	add	r7, sp, #0
 8002c84:	6078      	str	r0, [r7, #4]
 8002c86:	460b      	mov	r3, r1
 8002c88:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002c8a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	da0f      	bge.n	8002cb2 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002c92:	78fb      	ldrb	r3, [r7, #3]
 8002c94:	f003 020f 	and.w	r2, r3, #15
 8002c98:	4613      	mov	r3, r2
 8002c9a:	00db      	lsls	r3, r3, #3
 8002c9c:	4413      	add	r3, r2
 8002c9e:	009b      	lsls	r3, r3, #2
 8002ca0:	3310      	adds	r3, #16
 8002ca2:	687a      	ldr	r2, [r7, #4]
 8002ca4:	4413      	add	r3, r2
 8002ca6:	3304      	adds	r3, #4
 8002ca8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	2201      	movs	r2, #1
 8002cae:	705a      	strb	r2, [r3, #1]
 8002cb0:	e00f      	b.n	8002cd2 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002cb2:	78fb      	ldrb	r3, [r7, #3]
 8002cb4:	f003 020f 	and.w	r2, r3, #15
 8002cb8:	4613      	mov	r3, r2
 8002cba:	00db      	lsls	r3, r3, #3
 8002cbc:	4413      	add	r3, r2
 8002cbe:	009b      	lsls	r3, r3, #2
 8002cc0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002cc4:	687a      	ldr	r2, [r7, #4]
 8002cc6:	4413      	add	r3, r2
 8002cc8:	3304      	adds	r3, #4
 8002cca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	2200      	movs	r2, #0
 8002cd0:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002cd2:	78fb      	ldrb	r3, [r7, #3]
 8002cd4:	f003 030f 	and.w	r3, r3, #15
 8002cd8:	b2da      	uxtb	r2, r3
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002ce4:	2b01      	cmp	r3, #1
 8002ce6:	d101      	bne.n	8002cec <HAL_PCD_EP_Close+0x6e>
 8002ce8:	2302      	movs	r3, #2
 8002cea:	e00e      	b.n	8002d0a <HAL_PCD_EP_Close+0x8c>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2201      	movs	r2, #1
 8002cf0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	68f9      	ldr	r1, [r7, #12]
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f002 f8b8 	bl	8004e70 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2200      	movs	r2, #0
 8002d04:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8002d08:	2300      	movs	r3, #0
}
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	3710      	adds	r7, #16
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}

08002d12 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002d12:	b580      	push	{r7, lr}
 8002d14:	b086      	sub	sp, #24
 8002d16:	af00      	add	r7, sp, #0
 8002d18:	60f8      	str	r0, [r7, #12]
 8002d1a:	607a      	str	r2, [r7, #4]
 8002d1c:	603b      	str	r3, [r7, #0]
 8002d1e:	460b      	mov	r3, r1
 8002d20:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002d22:	7afb      	ldrb	r3, [r7, #11]
 8002d24:	f003 020f 	and.w	r2, r3, #15
 8002d28:	4613      	mov	r3, r2
 8002d2a:	00db      	lsls	r3, r3, #3
 8002d2c:	4413      	add	r3, r2
 8002d2e:	009b      	lsls	r3, r3, #2
 8002d30:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002d34:	68fa      	ldr	r2, [r7, #12]
 8002d36:	4413      	add	r3, r2
 8002d38:	3304      	adds	r3, #4
 8002d3a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002d3c:	697b      	ldr	r3, [r7, #20]
 8002d3e:	687a      	ldr	r2, [r7, #4]
 8002d40:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002d42:	697b      	ldr	r3, [r7, #20]
 8002d44:	683a      	ldr	r2, [r7, #0]
 8002d46:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002d48:	697b      	ldr	r3, [r7, #20]
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8002d4e:	697b      	ldr	r3, [r7, #20]
 8002d50:	2200      	movs	r2, #0
 8002d52:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002d54:	7afb      	ldrb	r3, [r7, #11]
 8002d56:	f003 030f 	and.w	r3, r3, #15
 8002d5a:	b2da      	uxtb	r2, r3
 8002d5c:	697b      	ldr	r3, [r7, #20]
 8002d5e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	799b      	ldrb	r3, [r3, #6]
 8002d64:	2b01      	cmp	r3, #1
 8002d66:	d102      	bne.n	8002d6e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002d68:	687a      	ldr	r2, [r7, #4]
 8002d6a:	697b      	ldr	r3, [r7, #20]
 8002d6c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	6818      	ldr	r0, [r3, #0]
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	799b      	ldrb	r3, [r3, #6]
 8002d76:	461a      	mov	r2, r3
 8002d78:	6979      	ldr	r1, [r7, #20]
 8002d7a:	f002 f955 	bl	8005028 <USB_EPStartXfer>

  return HAL_OK;
 8002d7e:	2300      	movs	r3, #0
}
 8002d80:	4618      	mov	r0, r3
 8002d82:	3718      	adds	r7, #24
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}

08002d88 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b083      	sub	sp, #12
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
 8002d90:	460b      	mov	r3, r1
 8002d92:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002d94:	78fb      	ldrb	r3, [r7, #3]
 8002d96:	f003 020f 	and.w	r2, r3, #15
 8002d9a:	6879      	ldr	r1, [r7, #4]
 8002d9c:	4613      	mov	r3, r2
 8002d9e:	00db      	lsls	r3, r3, #3
 8002da0:	4413      	add	r3, r2
 8002da2:	009b      	lsls	r3, r3, #2
 8002da4:	440b      	add	r3, r1
 8002da6:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8002daa:	681b      	ldr	r3, [r3, #0]
}
 8002dac:	4618      	mov	r0, r3
 8002dae:	370c      	adds	r7, #12
 8002db0:	46bd      	mov	sp, r7
 8002db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db6:	4770      	bx	lr

08002db8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b086      	sub	sp, #24
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	60f8      	str	r0, [r7, #12]
 8002dc0:	607a      	str	r2, [r7, #4]
 8002dc2:	603b      	str	r3, [r7, #0]
 8002dc4:	460b      	mov	r3, r1
 8002dc6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002dc8:	7afb      	ldrb	r3, [r7, #11]
 8002dca:	f003 020f 	and.w	r2, r3, #15
 8002dce:	4613      	mov	r3, r2
 8002dd0:	00db      	lsls	r3, r3, #3
 8002dd2:	4413      	add	r3, r2
 8002dd4:	009b      	lsls	r3, r3, #2
 8002dd6:	3310      	adds	r3, #16
 8002dd8:	68fa      	ldr	r2, [r7, #12]
 8002dda:	4413      	add	r3, r2
 8002ddc:	3304      	adds	r3, #4
 8002dde:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002de0:	697b      	ldr	r3, [r7, #20]
 8002de2:	687a      	ldr	r2, [r7, #4]
 8002de4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002de6:	697b      	ldr	r3, [r7, #20]
 8002de8:	683a      	ldr	r2, [r7, #0]
 8002dea:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002dec:	697b      	ldr	r3, [r7, #20]
 8002dee:	2200      	movs	r2, #0
 8002df0:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	2201      	movs	r2, #1
 8002df6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002df8:	7afb      	ldrb	r3, [r7, #11]
 8002dfa:	f003 030f 	and.w	r3, r3, #15
 8002dfe:	b2da      	uxtb	r2, r3
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	799b      	ldrb	r3, [r3, #6]
 8002e08:	2b01      	cmp	r3, #1
 8002e0a:	d102      	bne.n	8002e12 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002e0c:	687a      	ldr	r2, [r7, #4]
 8002e0e:	697b      	ldr	r3, [r7, #20]
 8002e10:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	6818      	ldr	r0, [r3, #0]
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	799b      	ldrb	r3, [r3, #6]
 8002e1a:	461a      	mov	r2, r3
 8002e1c:	6979      	ldr	r1, [r7, #20]
 8002e1e:	f002 f903 	bl	8005028 <USB_EPStartXfer>

  return HAL_OK;
 8002e22:	2300      	movs	r3, #0
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	3718      	adds	r7, #24
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}

08002e2c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b084      	sub	sp, #16
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
 8002e34:	460b      	mov	r3, r1
 8002e36:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002e38:	78fb      	ldrb	r3, [r7, #3]
 8002e3a:	f003 030f 	and.w	r3, r3, #15
 8002e3e:	687a      	ldr	r2, [r7, #4]
 8002e40:	7912      	ldrb	r2, [r2, #4]
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d901      	bls.n	8002e4a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e04f      	b.n	8002eea <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002e4a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	da0f      	bge.n	8002e72 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002e52:	78fb      	ldrb	r3, [r7, #3]
 8002e54:	f003 020f 	and.w	r2, r3, #15
 8002e58:	4613      	mov	r3, r2
 8002e5a:	00db      	lsls	r3, r3, #3
 8002e5c:	4413      	add	r3, r2
 8002e5e:	009b      	lsls	r3, r3, #2
 8002e60:	3310      	adds	r3, #16
 8002e62:	687a      	ldr	r2, [r7, #4]
 8002e64:	4413      	add	r3, r2
 8002e66:	3304      	adds	r3, #4
 8002e68:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	2201      	movs	r2, #1
 8002e6e:	705a      	strb	r2, [r3, #1]
 8002e70:	e00d      	b.n	8002e8e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002e72:	78fa      	ldrb	r2, [r7, #3]
 8002e74:	4613      	mov	r3, r2
 8002e76:	00db      	lsls	r3, r3, #3
 8002e78:	4413      	add	r3, r2
 8002e7a:	009b      	lsls	r3, r3, #2
 8002e7c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002e80:	687a      	ldr	r2, [r7, #4]
 8002e82:	4413      	add	r3, r2
 8002e84:	3304      	adds	r3, #4
 8002e86:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	2201      	movs	r2, #1
 8002e92:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002e94:	78fb      	ldrb	r3, [r7, #3]
 8002e96:	f003 030f 	and.w	r3, r3, #15
 8002e9a:	b2da      	uxtb	r2, r3
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002ea6:	2b01      	cmp	r3, #1
 8002ea8:	d101      	bne.n	8002eae <HAL_PCD_EP_SetStall+0x82>
 8002eaa:	2302      	movs	r3, #2
 8002eac:	e01d      	b.n	8002eea <HAL_PCD_EP_SetStall+0xbe>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	68f9      	ldr	r1, [r7, #12]
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f002 fc91 	bl	80057e4 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002ec2:	78fb      	ldrb	r3, [r7, #3]
 8002ec4:	f003 030f 	and.w	r3, r3, #15
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d109      	bne.n	8002ee0 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6818      	ldr	r0, [r3, #0]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	7999      	ldrb	r1, [r3, #6]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002eda:	461a      	mov	r2, r3
 8002edc:	f002 fe82 	bl	8005be4 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002ee8:	2300      	movs	r3, #0
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	3710      	adds	r7, #16
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}

08002ef2 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002ef2:	b580      	push	{r7, lr}
 8002ef4:	b084      	sub	sp, #16
 8002ef6:	af00      	add	r7, sp, #0
 8002ef8:	6078      	str	r0, [r7, #4]
 8002efa:	460b      	mov	r3, r1
 8002efc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002efe:	78fb      	ldrb	r3, [r7, #3]
 8002f00:	f003 030f 	and.w	r3, r3, #15
 8002f04:	687a      	ldr	r2, [r7, #4]
 8002f06:	7912      	ldrb	r2, [r2, #4]
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d901      	bls.n	8002f10 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	e042      	b.n	8002f96 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002f10:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	da0f      	bge.n	8002f38 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002f18:	78fb      	ldrb	r3, [r7, #3]
 8002f1a:	f003 020f 	and.w	r2, r3, #15
 8002f1e:	4613      	mov	r3, r2
 8002f20:	00db      	lsls	r3, r3, #3
 8002f22:	4413      	add	r3, r2
 8002f24:	009b      	lsls	r3, r3, #2
 8002f26:	3310      	adds	r3, #16
 8002f28:	687a      	ldr	r2, [r7, #4]
 8002f2a:	4413      	add	r3, r2
 8002f2c:	3304      	adds	r3, #4
 8002f2e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	2201      	movs	r2, #1
 8002f34:	705a      	strb	r2, [r3, #1]
 8002f36:	e00f      	b.n	8002f58 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002f38:	78fb      	ldrb	r3, [r7, #3]
 8002f3a:	f003 020f 	and.w	r2, r3, #15
 8002f3e:	4613      	mov	r3, r2
 8002f40:	00db      	lsls	r3, r3, #3
 8002f42:	4413      	add	r3, r2
 8002f44:	009b      	lsls	r3, r3, #2
 8002f46:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002f4a:	687a      	ldr	r2, [r7, #4]
 8002f4c:	4413      	add	r3, r2
 8002f4e:	3304      	adds	r3, #4
 8002f50:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	2200      	movs	r2, #0
 8002f56:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002f5e:	78fb      	ldrb	r3, [r7, #3]
 8002f60:	f003 030f 	and.w	r3, r3, #15
 8002f64:	b2da      	uxtb	r2, r3
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002f70:	2b01      	cmp	r3, #1
 8002f72:	d101      	bne.n	8002f78 <HAL_PCD_EP_ClrStall+0x86>
 8002f74:	2302      	movs	r3, #2
 8002f76:	e00e      	b.n	8002f96 <HAL_PCD_EP_ClrStall+0xa4>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	68f9      	ldr	r1, [r7, #12]
 8002f86:	4618      	mov	r0, r3
 8002f88:	f002 fc9a 	bl	80058c0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002f94:	2300      	movs	r3, #0
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	3710      	adds	r7, #16
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}

08002f9e <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002f9e:	b580      	push	{r7, lr}
 8002fa0:	b084      	sub	sp, #16
 8002fa2:	af00      	add	r7, sp, #0
 8002fa4:	6078      	str	r0, [r7, #4]
 8002fa6:	460b      	mov	r3, r1
 8002fa8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8002faa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	da0c      	bge.n	8002fcc <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002fb2:	78fb      	ldrb	r3, [r7, #3]
 8002fb4:	f003 020f 	and.w	r2, r3, #15
 8002fb8:	4613      	mov	r3, r2
 8002fba:	00db      	lsls	r3, r3, #3
 8002fbc:	4413      	add	r3, r2
 8002fbe:	009b      	lsls	r3, r3, #2
 8002fc0:	3310      	adds	r3, #16
 8002fc2:	687a      	ldr	r2, [r7, #4]
 8002fc4:	4413      	add	r3, r2
 8002fc6:	3304      	adds	r3, #4
 8002fc8:	60fb      	str	r3, [r7, #12]
 8002fca:	e00c      	b.n	8002fe6 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002fcc:	78fb      	ldrb	r3, [r7, #3]
 8002fce:	f003 020f 	and.w	r2, r3, #15
 8002fd2:	4613      	mov	r3, r2
 8002fd4:	00db      	lsls	r3, r3, #3
 8002fd6:	4413      	add	r3, r2
 8002fd8:	009b      	lsls	r3, r3, #2
 8002fda:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002fde:	687a      	ldr	r2, [r7, #4]
 8002fe0:	4413      	add	r3, r2
 8002fe2:	3304      	adds	r3, #4
 8002fe4:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	68f9      	ldr	r1, [r7, #12]
 8002fec:	4618      	mov	r0, r3
 8002fee:	f002 fab9 	bl	8005564 <USB_EPStopXfer>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002ff6:	7afb      	ldrb	r3, [r7, #11]
}
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	3710      	adds	r7, #16
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bd80      	pop	{r7, pc}

08003000 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b08a      	sub	sp, #40	@ 0x28
 8003004:	af02      	add	r7, sp, #8
 8003006:	6078      	str	r0, [r7, #4]
 8003008:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003014:	683a      	ldr	r2, [r7, #0]
 8003016:	4613      	mov	r3, r2
 8003018:	00db      	lsls	r3, r3, #3
 800301a:	4413      	add	r3, r2
 800301c:	009b      	lsls	r3, r3, #2
 800301e:	3310      	adds	r3, #16
 8003020:	687a      	ldr	r2, [r7, #4]
 8003022:	4413      	add	r3, r2
 8003024:	3304      	adds	r3, #4
 8003026:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	695a      	ldr	r2, [r3, #20]
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	691b      	ldr	r3, [r3, #16]
 8003030:	429a      	cmp	r2, r3
 8003032:	d901      	bls.n	8003038 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003034:	2301      	movs	r3, #1
 8003036:	e06b      	b.n	8003110 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	691a      	ldr	r2, [r3, #16]
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	695b      	ldr	r3, [r3, #20]
 8003040:	1ad3      	subs	r3, r2, r3
 8003042:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	689b      	ldr	r3, [r3, #8]
 8003048:	69fa      	ldr	r2, [r7, #28]
 800304a:	429a      	cmp	r2, r3
 800304c:	d902      	bls.n	8003054 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	689b      	ldr	r3, [r3, #8]
 8003052:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003054:	69fb      	ldr	r3, [r7, #28]
 8003056:	3303      	adds	r3, #3
 8003058:	089b      	lsrs	r3, r3, #2
 800305a:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800305c:	e02a      	b.n	80030b4 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	691a      	ldr	r2, [r3, #16]
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	695b      	ldr	r3, [r3, #20]
 8003066:	1ad3      	subs	r3, r2, r3
 8003068:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	689b      	ldr	r3, [r3, #8]
 800306e:	69fa      	ldr	r2, [r7, #28]
 8003070:	429a      	cmp	r2, r3
 8003072:	d902      	bls.n	800307a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800307a:	69fb      	ldr	r3, [r7, #28]
 800307c:	3303      	adds	r3, #3
 800307e:	089b      	lsrs	r3, r3, #2
 8003080:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	68d9      	ldr	r1, [r3, #12]
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	b2da      	uxtb	r2, r3
 800308a:	69fb      	ldr	r3, [r7, #28]
 800308c:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003092:	9300      	str	r3, [sp, #0]
 8003094:	4603      	mov	r3, r0
 8003096:	6978      	ldr	r0, [r7, #20]
 8003098:	f002 fb0e 	bl	80056b8 <USB_WritePacket>

    ep->xfer_buff  += len;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	68da      	ldr	r2, [r3, #12]
 80030a0:	69fb      	ldr	r3, [r7, #28]
 80030a2:	441a      	add	r2, r3
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	695a      	ldr	r2, [r3, #20]
 80030ac:	69fb      	ldr	r3, [r7, #28]
 80030ae:	441a      	add	r2, r3
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	015a      	lsls	r2, r3, #5
 80030b8:	693b      	ldr	r3, [r7, #16]
 80030ba:	4413      	add	r3, r2
 80030bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80030c0:	699b      	ldr	r3, [r3, #24]
 80030c2:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80030c4:	69ba      	ldr	r2, [r7, #24]
 80030c6:	429a      	cmp	r2, r3
 80030c8:	d809      	bhi.n	80030de <PCD_WriteEmptyTxFifo+0xde>
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	695a      	ldr	r2, [r3, #20]
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80030d2:	429a      	cmp	r2, r3
 80030d4:	d203      	bcs.n	80030de <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	691b      	ldr	r3, [r3, #16]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d1bf      	bne.n	800305e <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	691a      	ldr	r2, [r3, #16]
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	695b      	ldr	r3, [r3, #20]
 80030e6:	429a      	cmp	r2, r3
 80030e8:	d811      	bhi.n	800310e <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	f003 030f 	and.w	r3, r3, #15
 80030f0:	2201      	movs	r2, #1
 80030f2:	fa02 f303 	lsl.w	r3, r2, r3
 80030f6:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80030f8:	693b      	ldr	r3, [r7, #16]
 80030fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80030fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003100:	68bb      	ldr	r3, [r7, #8]
 8003102:	43db      	mvns	r3, r3
 8003104:	6939      	ldr	r1, [r7, #16]
 8003106:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800310a:	4013      	ands	r3, r2
 800310c:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800310e:	2300      	movs	r3, #0
}
 8003110:	4618      	mov	r0, r3
 8003112:	3720      	adds	r7, #32
 8003114:	46bd      	mov	sp, r7
 8003116:	bd80      	pop	{r7, pc}

08003118 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b088      	sub	sp, #32
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
 8003120:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003128:	69fb      	ldr	r3, [r7, #28]
 800312a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800312c:	69fb      	ldr	r3, [r7, #28]
 800312e:	333c      	adds	r3, #60	@ 0x3c
 8003130:	3304      	adds	r3, #4
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	015a      	lsls	r2, r3, #5
 800313a:	69bb      	ldr	r3, [r7, #24]
 800313c:	4413      	add	r3, r2
 800313e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003142:	689b      	ldr	r3, [r3, #8]
 8003144:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	799b      	ldrb	r3, [r3, #6]
 800314a:	2b01      	cmp	r3, #1
 800314c:	d17b      	bne.n	8003246 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	f003 0308 	and.w	r3, r3, #8
 8003154:	2b00      	cmp	r3, #0
 8003156:	d015      	beq.n	8003184 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	4a61      	ldr	r2, [pc, #388]	@ (80032e0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800315c:	4293      	cmp	r3, r2
 800315e:	f240 80b9 	bls.w	80032d4 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003162:	693b      	ldr	r3, [r7, #16]
 8003164:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003168:	2b00      	cmp	r3, #0
 800316a:	f000 80b3 	beq.w	80032d4 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	015a      	lsls	r2, r3, #5
 8003172:	69bb      	ldr	r3, [r7, #24]
 8003174:	4413      	add	r3, r2
 8003176:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800317a:	461a      	mov	r2, r3
 800317c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003180:	6093      	str	r3, [r2, #8]
 8003182:	e0a7      	b.n	80032d4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003184:	693b      	ldr	r3, [r7, #16]
 8003186:	f003 0320 	and.w	r3, r3, #32
 800318a:	2b00      	cmp	r3, #0
 800318c:	d009      	beq.n	80031a2 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	015a      	lsls	r2, r3, #5
 8003192:	69bb      	ldr	r3, [r7, #24]
 8003194:	4413      	add	r3, r2
 8003196:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800319a:	461a      	mov	r2, r3
 800319c:	2320      	movs	r3, #32
 800319e:	6093      	str	r3, [r2, #8]
 80031a0:	e098      	b.n	80032d4 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80031a2:	693b      	ldr	r3, [r7, #16]
 80031a4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	f040 8093 	bne.w	80032d4 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80031ae:	697b      	ldr	r3, [r7, #20]
 80031b0:	4a4b      	ldr	r2, [pc, #300]	@ (80032e0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d90f      	bls.n	80031d6 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80031b6:	693b      	ldr	r3, [r7, #16]
 80031b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d00a      	beq.n	80031d6 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	015a      	lsls	r2, r3, #5
 80031c4:	69bb      	ldr	r3, [r7, #24]
 80031c6:	4413      	add	r3, r2
 80031c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80031cc:	461a      	mov	r2, r3
 80031ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80031d2:	6093      	str	r3, [r2, #8]
 80031d4:	e07e      	b.n	80032d4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80031d6:	683a      	ldr	r2, [r7, #0]
 80031d8:	4613      	mov	r3, r2
 80031da:	00db      	lsls	r3, r3, #3
 80031dc:	4413      	add	r3, r2
 80031de:	009b      	lsls	r3, r3, #2
 80031e0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80031e4:	687a      	ldr	r2, [r7, #4]
 80031e6:	4413      	add	r3, r2
 80031e8:	3304      	adds	r3, #4
 80031ea:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	6a1a      	ldr	r2, [r3, #32]
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	0159      	lsls	r1, r3, #5
 80031f4:	69bb      	ldr	r3, [r7, #24]
 80031f6:	440b      	add	r3, r1
 80031f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80031fc:	691b      	ldr	r3, [r3, #16]
 80031fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003202:	1ad2      	subs	r2, r2, r3
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d114      	bne.n	8003238 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	691b      	ldr	r3, [r3, #16]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d109      	bne.n	800322a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6818      	ldr	r0, [r3, #0]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003220:	461a      	mov	r2, r3
 8003222:	2101      	movs	r1, #1
 8003224:	f002 fcde 	bl	8005be4 <USB_EP0_OutStart>
 8003228:	e006      	b.n	8003238 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	68da      	ldr	r2, [r3, #12]
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	695b      	ldr	r3, [r3, #20]
 8003232:	441a      	add	r2, r3
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	b2db      	uxtb	r3, r3
 800323c:	4619      	mov	r1, r3
 800323e:	6878      	ldr	r0, [r7, #4]
 8003240:	f007 fe7e 	bl	800af40 <HAL_PCD_DataOutStageCallback>
 8003244:	e046      	b.n	80032d4 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003246:	697b      	ldr	r3, [r7, #20]
 8003248:	4a26      	ldr	r2, [pc, #152]	@ (80032e4 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d124      	bne.n	8003298 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003254:	2b00      	cmp	r3, #0
 8003256:	d00a      	beq.n	800326e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	015a      	lsls	r2, r3, #5
 800325c:	69bb      	ldr	r3, [r7, #24]
 800325e:	4413      	add	r3, r2
 8003260:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003264:	461a      	mov	r2, r3
 8003266:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800326a:	6093      	str	r3, [r2, #8]
 800326c:	e032      	b.n	80032d4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	f003 0320 	and.w	r3, r3, #32
 8003274:	2b00      	cmp	r3, #0
 8003276:	d008      	beq.n	800328a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	015a      	lsls	r2, r3, #5
 800327c:	69bb      	ldr	r3, [r7, #24]
 800327e:	4413      	add	r3, r2
 8003280:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003284:	461a      	mov	r2, r3
 8003286:	2320      	movs	r3, #32
 8003288:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	b2db      	uxtb	r3, r3
 800328e:	4619      	mov	r1, r3
 8003290:	6878      	ldr	r0, [r7, #4]
 8003292:	f007 fe55 	bl	800af40 <HAL_PCD_DataOutStageCallback>
 8003296:	e01d      	b.n	80032d4 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d114      	bne.n	80032c8 <PCD_EP_OutXfrComplete_int+0x1b0>
 800329e:	6879      	ldr	r1, [r7, #4]
 80032a0:	683a      	ldr	r2, [r7, #0]
 80032a2:	4613      	mov	r3, r2
 80032a4:	00db      	lsls	r3, r3, #3
 80032a6:	4413      	add	r3, r2
 80032a8:	009b      	lsls	r3, r3, #2
 80032aa:	440b      	add	r3, r1
 80032ac:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d108      	bne.n	80032c8 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6818      	ldr	r0, [r3, #0]
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80032c0:	461a      	mov	r2, r3
 80032c2:	2100      	movs	r1, #0
 80032c4:	f002 fc8e 	bl	8005be4 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	b2db      	uxtb	r3, r3
 80032cc:	4619      	mov	r1, r3
 80032ce:	6878      	ldr	r0, [r7, #4]
 80032d0:	f007 fe36 	bl	800af40 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80032d4:	2300      	movs	r3, #0
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	3720      	adds	r7, #32
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}
 80032de:	bf00      	nop
 80032e0:	4f54300a 	.word	0x4f54300a
 80032e4:	4f54310a 	.word	0x4f54310a

080032e8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b086      	sub	sp, #24
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
 80032f0:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	333c      	adds	r3, #60	@ 0x3c
 8003300:	3304      	adds	r3, #4
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	015a      	lsls	r2, r3, #5
 800330a:	693b      	ldr	r3, [r7, #16]
 800330c:	4413      	add	r3, r2
 800330e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003312:	689b      	ldr	r3, [r3, #8]
 8003314:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	4a15      	ldr	r2, [pc, #84]	@ (8003370 <PCD_EP_OutSetupPacket_int+0x88>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d90e      	bls.n	800333c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800331e:	68bb      	ldr	r3, [r7, #8]
 8003320:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003324:	2b00      	cmp	r3, #0
 8003326:	d009      	beq.n	800333c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	015a      	lsls	r2, r3, #5
 800332c:	693b      	ldr	r3, [r7, #16]
 800332e:	4413      	add	r3, r2
 8003330:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003334:	461a      	mov	r2, r3
 8003336:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800333a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800333c:	6878      	ldr	r0, [r7, #4]
 800333e:	f007 fded 	bl	800af1c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	4a0a      	ldr	r2, [pc, #40]	@ (8003370 <PCD_EP_OutSetupPacket_int+0x88>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d90c      	bls.n	8003364 <PCD_EP_OutSetupPacket_int+0x7c>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	799b      	ldrb	r3, [r3, #6]
 800334e:	2b01      	cmp	r3, #1
 8003350:	d108      	bne.n	8003364 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6818      	ldr	r0, [r3, #0]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800335c:	461a      	mov	r2, r3
 800335e:	2101      	movs	r1, #1
 8003360:	f002 fc40 	bl	8005be4 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003364:	2300      	movs	r3, #0
}
 8003366:	4618      	mov	r0, r3
 8003368:	3718      	adds	r7, #24
 800336a:	46bd      	mov	sp, r7
 800336c:	bd80      	pop	{r7, pc}
 800336e:	bf00      	nop
 8003370:	4f54300a 	.word	0x4f54300a

08003374 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003374:	b480      	push	{r7}
 8003376:	b085      	sub	sp, #20
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
 800337c:	460b      	mov	r3, r1
 800337e:	70fb      	strb	r3, [r7, #3]
 8003380:	4613      	mov	r3, r2
 8003382:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800338a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800338c:	78fb      	ldrb	r3, [r7, #3]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d107      	bne.n	80033a2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003392:	883b      	ldrh	r3, [r7, #0]
 8003394:	0419      	lsls	r1, r3, #16
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	68ba      	ldr	r2, [r7, #8]
 800339c:	430a      	orrs	r2, r1
 800339e:	629a      	str	r2, [r3, #40]	@ 0x28
 80033a0:	e028      	b.n	80033f4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033a8:	0c1b      	lsrs	r3, r3, #16
 80033aa:	68ba      	ldr	r2, [r7, #8]
 80033ac:	4413      	add	r3, r2
 80033ae:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80033b0:	2300      	movs	r3, #0
 80033b2:	73fb      	strb	r3, [r7, #15]
 80033b4:	e00d      	b.n	80033d2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681a      	ldr	r2, [r3, #0]
 80033ba:	7bfb      	ldrb	r3, [r7, #15]
 80033bc:	3340      	adds	r3, #64	@ 0x40
 80033be:	009b      	lsls	r3, r3, #2
 80033c0:	4413      	add	r3, r2
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	0c1b      	lsrs	r3, r3, #16
 80033c6:	68ba      	ldr	r2, [r7, #8]
 80033c8:	4413      	add	r3, r2
 80033ca:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80033cc:	7bfb      	ldrb	r3, [r7, #15]
 80033ce:	3301      	adds	r3, #1
 80033d0:	73fb      	strb	r3, [r7, #15]
 80033d2:	7bfa      	ldrb	r2, [r7, #15]
 80033d4:	78fb      	ldrb	r3, [r7, #3]
 80033d6:	3b01      	subs	r3, #1
 80033d8:	429a      	cmp	r2, r3
 80033da:	d3ec      	bcc.n	80033b6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80033dc:	883b      	ldrh	r3, [r7, #0]
 80033de:	0418      	lsls	r0, r3, #16
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6819      	ldr	r1, [r3, #0]
 80033e4:	78fb      	ldrb	r3, [r7, #3]
 80033e6:	3b01      	subs	r3, #1
 80033e8:	68ba      	ldr	r2, [r7, #8]
 80033ea:	4302      	orrs	r2, r0
 80033ec:	3340      	adds	r3, #64	@ 0x40
 80033ee:	009b      	lsls	r3, r3, #2
 80033f0:	440b      	add	r3, r1
 80033f2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80033f4:	2300      	movs	r3, #0
}
 80033f6:	4618      	mov	r0, r3
 80033f8:	3714      	adds	r7, #20
 80033fa:	46bd      	mov	sp, r7
 80033fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003400:	4770      	bx	lr

08003402 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8003402:	b480      	push	{r7}
 8003404:	b083      	sub	sp, #12
 8003406:	af00      	add	r7, sp, #0
 8003408:	6078      	str	r0, [r7, #4]
 800340a:	460b      	mov	r3, r1
 800340c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	887a      	ldrh	r2, [r7, #2]
 8003414:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003416:	2300      	movs	r3, #0
}
 8003418:	4618      	mov	r0, r3
 800341a:	370c      	adds	r7, #12
 800341c:	46bd      	mov	sp, r7
 800341e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003422:	4770      	bx	lr

08003424 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003424:	b480      	push	{r7}
 8003426:	b083      	sub	sp, #12
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
 800342c:	460b      	mov	r3, r1
 800342e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8003430:	bf00      	nop
 8003432:	370c      	adds	r7, #12
 8003434:	46bd      	mov	sp, r7
 8003436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343a:	4770      	bx	lr

0800343c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b086      	sub	sp, #24
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d101      	bne.n	800344e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800344a:	2301      	movs	r3, #1
 800344c:	e267      	b.n	800391e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f003 0301 	and.w	r3, r3, #1
 8003456:	2b00      	cmp	r3, #0
 8003458:	d075      	beq.n	8003546 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800345a:	4b88      	ldr	r3, [pc, #544]	@ (800367c <HAL_RCC_OscConfig+0x240>)
 800345c:	689b      	ldr	r3, [r3, #8]
 800345e:	f003 030c 	and.w	r3, r3, #12
 8003462:	2b04      	cmp	r3, #4
 8003464:	d00c      	beq.n	8003480 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003466:	4b85      	ldr	r3, [pc, #532]	@ (800367c <HAL_RCC_OscConfig+0x240>)
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800346e:	2b08      	cmp	r3, #8
 8003470:	d112      	bne.n	8003498 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003472:	4b82      	ldr	r3, [pc, #520]	@ (800367c <HAL_RCC_OscConfig+0x240>)
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800347a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800347e:	d10b      	bne.n	8003498 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003480:	4b7e      	ldr	r3, [pc, #504]	@ (800367c <HAL_RCC_OscConfig+0x240>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003488:	2b00      	cmp	r3, #0
 800348a:	d05b      	beq.n	8003544 <HAL_RCC_OscConfig+0x108>
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d157      	bne.n	8003544 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003494:	2301      	movs	r3, #1
 8003496:	e242      	b.n	800391e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034a0:	d106      	bne.n	80034b0 <HAL_RCC_OscConfig+0x74>
 80034a2:	4b76      	ldr	r3, [pc, #472]	@ (800367c <HAL_RCC_OscConfig+0x240>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a75      	ldr	r2, [pc, #468]	@ (800367c <HAL_RCC_OscConfig+0x240>)
 80034a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034ac:	6013      	str	r3, [r2, #0]
 80034ae:	e01d      	b.n	80034ec <HAL_RCC_OscConfig+0xb0>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80034b8:	d10c      	bne.n	80034d4 <HAL_RCC_OscConfig+0x98>
 80034ba:	4b70      	ldr	r3, [pc, #448]	@ (800367c <HAL_RCC_OscConfig+0x240>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4a6f      	ldr	r2, [pc, #444]	@ (800367c <HAL_RCC_OscConfig+0x240>)
 80034c0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80034c4:	6013      	str	r3, [r2, #0]
 80034c6:	4b6d      	ldr	r3, [pc, #436]	@ (800367c <HAL_RCC_OscConfig+0x240>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4a6c      	ldr	r2, [pc, #432]	@ (800367c <HAL_RCC_OscConfig+0x240>)
 80034cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034d0:	6013      	str	r3, [r2, #0]
 80034d2:	e00b      	b.n	80034ec <HAL_RCC_OscConfig+0xb0>
 80034d4:	4b69      	ldr	r3, [pc, #420]	@ (800367c <HAL_RCC_OscConfig+0x240>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a68      	ldr	r2, [pc, #416]	@ (800367c <HAL_RCC_OscConfig+0x240>)
 80034da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034de:	6013      	str	r3, [r2, #0]
 80034e0:	4b66      	ldr	r3, [pc, #408]	@ (800367c <HAL_RCC_OscConfig+0x240>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a65      	ldr	r2, [pc, #404]	@ (800367c <HAL_RCC_OscConfig+0x240>)
 80034e6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80034ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d013      	beq.n	800351c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034f4:	f7fd fca4 	bl	8000e40 <HAL_GetTick>
 80034f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034fa:	e008      	b.n	800350e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034fc:	f7fd fca0 	bl	8000e40 <HAL_GetTick>
 8003500:	4602      	mov	r2, r0
 8003502:	693b      	ldr	r3, [r7, #16]
 8003504:	1ad3      	subs	r3, r2, r3
 8003506:	2b64      	cmp	r3, #100	@ 0x64
 8003508:	d901      	bls.n	800350e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800350a:	2303      	movs	r3, #3
 800350c:	e207      	b.n	800391e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800350e:	4b5b      	ldr	r3, [pc, #364]	@ (800367c <HAL_RCC_OscConfig+0x240>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003516:	2b00      	cmp	r3, #0
 8003518:	d0f0      	beq.n	80034fc <HAL_RCC_OscConfig+0xc0>
 800351a:	e014      	b.n	8003546 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800351c:	f7fd fc90 	bl	8000e40 <HAL_GetTick>
 8003520:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003522:	e008      	b.n	8003536 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003524:	f7fd fc8c 	bl	8000e40 <HAL_GetTick>
 8003528:	4602      	mov	r2, r0
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	1ad3      	subs	r3, r2, r3
 800352e:	2b64      	cmp	r3, #100	@ 0x64
 8003530:	d901      	bls.n	8003536 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003532:	2303      	movs	r3, #3
 8003534:	e1f3      	b.n	800391e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003536:	4b51      	ldr	r3, [pc, #324]	@ (800367c <HAL_RCC_OscConfig+0x240>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800353e:	2b00      	cmp	r3, #0
 8003540:	d1f0      	bne.n	8003524 <HAL_RCC_OscConfig+0xe8>
 8003542:	e000      	b.n	8003546 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003544:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f003 0302 	and.w	r3, r3, #2
 800354e:	2b00      	cmp	r3, #0
 8003550:	d063      	beq.n	800361a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003552:	4b4a      	ldr	r3, [pc, #296]	@ (800367c <HAL_RCC_OscConfig+0x240>)
 8003554:	689b      	ldr	r3, [r3, #8]
 8003556:	f003 030c 	and.w	r3, r3, #12
 800355a:	2b00      	cmp	r3, #0
 800355c:	d00b      	beq.n	8003576 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800355e:	4b47      	ldr	r3, [pc, #284]	@ (800367c <HAL_RCC_OscConfig+0x240>)
 8003560:	689b      	ldr	r3, [r3, #8]
 8003562:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003566:	2b08      	cmp	r3, #8
 8003568:	d11c      	bne.n	80035a4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800356a:	4b44      	ldr	r3, [pc, #272]	@ (800367c <HAL_RCC_OscConfig+0x240>)
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003572:	2b00      	cmp	r3, #0
 8003574:	d116      	bne.n	80035a4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003576:	4b41      	ldr	r3, [pc, #260]	@ (800367c <HAL_RCC_OscConfig+0x240>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f003 0302 	and.w	r3, r3, #2
 800357e:	2b00      	cmp	r3, #0
 8003580:	d005      	beq.n	800358e <HAL_RCC_OscConfig+0x152>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	68db      	ldr	r3, [r3, #12]
 8003586:	2b01      	cmp	r3, #1
 8003588:	d001      	beq.n	800358e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800358a:	2301      	movs	r3, #1
 800358c:	e1c7      	b.n	800391e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800358e:	4b3b      	ldr	r3, [pc, #236]	@ (800367c <HAL_RCC_OscConfig+0x240>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	691b      	ldr	r3, [r3, #16]
 800359a:	00db      	lsls	r3, r3, #3
 800359c:	4937      	ldr	r1, [pc, #220]	@ (800367c <HAL_RCC_OscConfig+0x240>)
 800359e:	4313      	orrs	r3, r2
 80035a0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035a2:	e03a      	b.n	800361a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	68db      	ldr	r3, [r3, #12]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d020      	beq.n	80035ee <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035ac:	4b34      	ldr	r3, [pc, #208]	@ (8003680 <HAL_RCC_OscConfig+0x244>)
 80035ae:	2201      	movs	r2, #1
 80035b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035b2:	f7fd fc45 	bl	8000e40 <HAL_GetTick>
 80035b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035b8:	e008      	b.n	80035cc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035ba:	f7fd fc41 	bl	8000e40 <HAL_GetTick>
 80035be:	4602      	mov	r2, r0
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	1ad3      	subs	r3, r2, r3
 80035c4:	2b02      	cmp	r3, #2
 80035c6:	d901      	bls.n	80035cc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80035c8:	2303      	movs	r3, #3
 80035ca:	e1a8      	b.n	800391e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035cc:	4b2b      	ldr	r3, [pc, #172]	@ (800367c <HAL_RCC_OscConfig+0x240>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f003 0302 	and.w	r3, r3, #2
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d0f0      	beq.n	80035ba <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035d8:	4b28      	ldr	r3, [pc, #160]	@ (800367c <HAL_RCC_OscConfig+0x240>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	691b      	ldr	r3, [r3, #16]
 80035e4:	00db      	lsls	r3, r3, #3
 80035e6:	4925      	ldr	r1, [pc, #148]	@ (800367c <HAL_RCC_OscConfig+0x240>)
 80035e8:	4313      	orrs	r3, r2
 80035ea:	600b      	str	r3, [r1, #0]
 80035ec:	e015      	b.n	800361a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035ee:	4b24      	ldr	r3, [pc, #144]	@ (8003680 <HAL_RCC_OscConfig+0x244>)
 80035f0:	2200      	movs	r2, #0
 80035f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035f4:	f7fd fc24 	bl	8000e40 <HAL_GetTick>
 80035f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035fa:	e008      	b.n	800360e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035fc:	f7fd fc20 	bl	8000e40 <HAL_GetTick>
 8003600:	4602      	mov	r2, r0
 8003602:	693b      	ldr	r3, [r7, #16]
 8003604:	1ad3      	subs	r3, r2, r3
 8003606:	2b02      	cmp	r3, #2
 8003608:	d901      	bls.n	800360e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800360a:	2303      	movs	r3, #3
 800360c:	e187      	b.n	800391e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800360e:	4b1b      	ldr	r3, [pc, #108]	@ (800367c <HAL_RCC_OscConfig+0x240>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f003 0302 	and.w	r3, r3, #2
 8003616:	2b00      	cmp	r3, #0
 8003618:	d1f0      	bne.n	80035fc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f003 0308 	and.w	r3, r3, #8
 8003622:	2b00      	cmp	r3, #0
 8003624:	d036      	beq.n	8003694 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	695b      	ldr	r3, [r3, #20]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d016      	beq.n	800365c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800362e:	4b15      	ldr	r3, [pc, #84]	@ (8003684 <HAL_RCC_OscConfig+0x248>)
 8003630:	2201      	movs	r2, #1
 8003632:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003634:	f7fd fc04 	bl	8000e40 <HAL_GetTick>
 8003638:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800363a:	e008      	b.n	800364e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800363c:	f7fd fc00 	bl	8000e40 <HAL_GetTick>
 8003640:	4602      	mov	r2, r0
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	1ad3      	subs	r3, r2, r3
 8003646:	2b02      	cmp	r3, #2
 8003648:	d901      	bls.n	800364e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800364a:	2303      	movs	r3, #3
 800364c:	e167      	b.n	800391e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800364e:	4b0b      	ldr	r3, [pc, #44]	@ (800367c <HAL_RCC_OscConfig+0x240>)
 8003650:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003652:	f003 0302 	and.w	r3, r3, #2
 8003656:	2b00      	cmp	r3, #0
 8003658:	d0f0      	beq.n	800363c <HAL_RCC_OscConfig+0x200>
 800365a:	e01b      	b.n	8003694 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800365c:	4b09      	ldr	r3, [pc, #36]	@ (8003684 <HAL_RCC_OscConfig+0x248>)
 800365e:	2200      	movs	r2, #0
 8003660:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003662:	f7fd fbed 	bl	8000e40 <HAL_GetTick>
 8003666:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003668:	e00e      	b.n	8003688 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800366a:	f7fd fbe9 	bl	8000e40 <HAL_GetTick>
 800366e:	4602      	mov	r2, r0
 8003670:	693b      	ldr	r3, [r7, #16]
 8003672:	1ad3      	subs	r3, r2, r3
 8003674:	2b02      	cmp	r3, #2
 8003676:	d907      	bls.n	8003688 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003678:	2303      	movs	r3, #3
 800367a:	e150      	b.n	800391e <HAL_RCC_OscConfig+0x4e2>
 800367c:	40023800 	.word	0x40023800
 8003680:	42470000 	.word	0x42470000
 8003684:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003688:	4b88      	ldr	r3, [pc, #544]	@ (80038ac <HAL_RCC_OscConfig+0x470>)
 800368a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800368c:	f003 0302 	and.w	r3, r3, #2
 8003690:	2b00      	cmp	r3, #0
 8003692:	d1ea      	bne.n	800366a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f003 0304 	and.w	r3, r3, #4
 800369c:	2b00      	cmp	r3, #0
 800369e:	f000 8097 	beq.w	80037d0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036a2:	2300      	movs	r3, #0
 80036a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036a6:	4b81      	ldr	r3, [pc, #516]	@ (80038ac <HAL_RCC_OscConfig+0x470>)
 80036a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d10f      	bne.n	80036d2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036b2:	2300      	movs	r3, #0
 80036b4:	60bb      	str	r3, [r7, #8]
 80036b6:	4b7d      	ldr	r3, [pc, #500]	@ (80038ac <HAL_RCC_OscConfig+0x470>)
 80036b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ba:	4a7c      	ldr	r2, [pc, #496]	@ (80038ac <HAL_RCC_OscConfig+0x470>)
 80036bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80036c2:	4b7a      	ldr	r3, [pc, #488]	@ (80038ac <HAL_RCC_OscConfig+0x470>)
 80036c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036ca:	60bb      	str	r3, [r7, #8]
 80036cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036ce:	2301      	movs	r3, #1
 80036d0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036d2:	4b77      	ldr	r3, [pc, #476]	@ (80038b0 <HAL_RCC_OscConfig+0x474>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d118      	bne.n	8003710 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80036de:	4b74      	ldr	r3, [pc, #464]	@ (80038b0 <HAL_RCC_OscConfig+0x474>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4a73      	ldr	r2, [pc, #460]	@ (80038b0 <HAL_RCC_OscConfig+0x474>)
 80036e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036ea:	f7fd fba9 	bl	8000e40 <HAL_GetTick>
 80036ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036f0:	e008      	b.n	8003704 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036f2:	f7fd fba5 	bl	8000e40 <HAL_GetTick>
 80036f6:	4602      	mov	r2, r0
 80036f8:	693b      	ldr	r3, [r7, #16]
 80036fa:	1ad3      	subs	r3, r2, r3
 80036fc:	2b02      	cmp	r3, #2
 80036fe:	d901      	bls.n	8003704 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003700:	2303      	movs	r3, #3
 8003702:	e10c      	b.n	800391e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003704:	4b6a      	ldr	r3, [pc, #424]	@ (80038b0 <HAL_RCC_OscConfig+0x474>)
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800370c:	2b00      	cmp	r3, #0
 800370e:	d0f0      	beq.n	80036f2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	689b      	ldr	r3, [r3, #8]
 8003714:	2b01      	cmp	r3, #1
 8003716:	d106      	bne.n	8003726 <HAL_RCC_OscConfig+0x2ea>
 8003718:	4b64      	ldr	r3, [pc, #400]	@ (80038ac <HAL_RCC_OscConfig+0x470>)
 800371a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800371c:	4a63      	ldr	r2, [pc, #396]	@ (80038ac <HAL_RCC_OscConfig+0x470>)
 800371e:	f043 0301 	orr.w	r3, r3, #1
 8003722:	6713      	str	r3, [r2, #112]	@ 0x70
 8003724:	e01c      	b.n	8003760 <HAL_RCC_OscConfig+0x324>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	2b05      	cmp	r3, #5
 800372c:	d10c      	bne.n	8003748 <HAL_RCC_OscConfig+0x30c>
 800372e:	4b5f      	ldr	r3, [pc, #380]	@ (80038ac <HAL_RCC_OscConfig+0x470>)
 8003730:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003732:	4a5e      	ldr	r2, [pc, #376]	@ (80038ac <HAL_RCC_OscConfig+0x470>)
 8003734:	f043 0304 	orr.w	r3, r3, #4
 8003738:	6713      	str	r3, [r2, #112]	@ 0x70
 800373a:	4b5c      	ldr	r3, [pc, #368]	@ (80038ac <HAL_RCC_OscConfig+0x470>)
 800373c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800373e:	4a5b      	ldr	r2, [pc, #364]	@ (80038ac <HAL_RCC_OscConfig+0x470>)
 8003740:	f043 0301 	orr.w	r3, r3, #1
 8003744:	6713      	str	r3, [r2, #112]	@ 0x70
 8003746:	e00b      	b.n	8003760 <HAL_RCC_OscConfig+0x324>
 8003748:	4b58      	ldr	r3, [pc, #352]	@ (80038ac <HAL_RCC_OscConfig+0x470>)
 800374a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800374c:	4a57      	ldr	r2, [pc, #348]	@ (80038ac <HAL_RCC_OscConfig+0x470>)
 800374e:	f023 0301 	bic.w	r3, r3, #1
 8003752:	6713      	str	r3, [r2, #112]	@ 0x70
 8003754:	4b55      	ldr	r3, [pc, #340]	@ (80038ac <HAL_RCC_OscConfig+0x470>)
 8003756:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003758:	4a54      	ldr	r2, [pc, #336]	@ (80038ac <HAL_RCC_OscConfig+0x470>)
 800375a:	f023 0304 	bic.w	r3, r3, #4
 800375e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	689b      	ldr	r3, [r3, #8]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d015      	beq.n	8003794 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003768:	f7fd fb6a 	bl	8000e40 <HAL_GetTick>
 800376c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800376e:	e00a      	b.n	8003786 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003770:	f7fd fb66 	bl	8000e40 <HAL_GetTick>
 8003774:	4602      	mov	r2, r0
 8003776:	693b      	ldr	r3, [r7, #16]
 8003778:	1ad3      	subs	r3, r2, r3
 800377a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800377e:	4293      	cmp	r3, r2
 8003780:	d901      	bls.n	8003786 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003782:	2303      	movs	r3, #3
 8003784:	e0cb      	b.n	800391e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003786:	4b49      	ldr	r3, [pc, #292]	@ (80038ac <HAL_RCC_OscConfig+0x470>)
 8003788:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800378a:	f003 0302 	and.w	r3, r3, #2
 800378e:	2b00      	cmp	r3, #0
 8003790:	d0ee      	beq.n	8003770 <HAL_RCC_OscConfig+0x334>
 8003792:	e014      	b.n	80037be <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003794:	f7fd fb54 	bl	8000e40 <HAL_GetTick>
 8003798:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800379a:	e00a      	b.n	80037b2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800379c:	f7fd fb50 	bl	8000e40 <HAL_GetTick>
 80037a0:	4602      	mov	r2, r0
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	1ad3      	subs	r3, r2, r3
 80037a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d901      	bls.n	80037b2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80037ae:	2303      	movs	r3, #3
 80037b0:	e0b5      	b.n	800391e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037b2:	4b3e      	ldr	r3, [pc, #248]	@ (80038ac <HAL_RCC_OscConfig+0x470>)
 80037b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037b6:	f003 0302 	and.w	r3, r3, #2
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d1ee      	bne.n	800379c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80037be:	7dfb      	ldrb	r3, [r7, #23]
 80037c0:	2b01      	cmp	r3, #1
 80037c2:	d105      	bne.n	80037d0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037c4:	4b39      	ldr	r3, [pc, #228]	@ (80038ac <HAL_RCC_OscConfig+0x470>)
 80037c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037c8:	4a38      	ldr	r2, [pc, #224]	@ (80038ac <HAL_RCC_OscConfig+0x470>)
 80037ca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80037ce:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	699b      	ldr	r3, [r3, #24]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	f000 80a1 	beq.w	800391c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80037da:	4b34      	ldr	r3, [pc, #208]	@ (80038ac <HAL_RCC_OscConfig+0x470>)
 80037dc:	689b      	ldr	r3, [r3, #8]
 80037de:	f003 030c 	and.w	r3, r3, #12
 80037e2:	2b08      	cmp	r3, #8
 80037e4:	d05c      	beq.n	80038a0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	699b      	ldr	r3, [r3, #24]
 80037ea:	2b02      	cmp	r3, #2
 80037ec:	d141      	bne.n	8003872 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037ee:	4b31      	ldr	r3, [pc, #196]	@ (80038b4 <HAL_RCC_OscConfig+0x478>)
 80037f0:	2200      	movs	r2, #0
 80037f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037f4:	f7fd fb24 	bl	8000e40 <HAL_GetTick>
 80037f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037fa:	e008      	b.n	800380e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037fc:	f7fd fb20 	bl	8000e40 <HAL_GetTick>
 8003800:	4602      	mov	r2, r0
 8003802:	693b      	ldr	r3, [r7, #16]
 8003804:	1ad3      	subs	r3, r2, r3
 8003806:	2b02      	cmp	r3, #2
 8003808:	d901      	bls.n	800380e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800380a:	2303      	movs	r3, #3
 800380c:	e087      	b.n	800391e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800380e:	4b27      	ldr	r3, [pc, #156]	@ (80038ac <HAL_RCC_OscConfig+0x470>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003816:	2b00      	cmp	r3, #0
 8003818:	d1f0      	bne.n	80037fc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	69da      	ldr	r2, [r3, #28]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6a1b      	ldr	r3, [r3, #32]
 8003822:	431a      	orrs	r2, r3
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003828:	019b      	lsls	r3, r3, #6
 800382a:	431a      	orrs	r2, r3
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003830:	085b      	lsrs	r3, r3, #1
 8003832:	3b01      	subs	r3, #1
 8003834:	041b      	lsls	r3, r3, #16
 8003836:	431a      	orrs	r2, r3
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800383c:	061b      	lsls	r3, r3, #24
 800383e:	491b      	ldr	r1, [pc, #108]	@ (80038ac <HAL_RCC_OscConfig+0x470>)
 8003840:	4313      	orrs	r3, r2
 8003842:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003844:	4b1b      	ldr	r3, [pc, #108]	@ (80038b4 <HAL_RCC_OscConfig+0x478>)
 8003846:	2201      	movs	r2, #1
 8003848:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800384a:	f7fd faf9 	bl	8000e40 <HAL_GetTick>
 800384e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003850:	e008      	b.n	8003864 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003852:	f7fd faf5 	bl	8000e40 <HAL_GetTick>
 8003856:	4602      	mov	r2, r0
 8003858:	693b      	ldr	r3, [r7, #16]
 800385a:	1ad3      	subs	r3, r2, r3
 800385c:	2b02      	cmp	r3, #2
 800385e:	d901      	bls.n	8003864 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003860:	2303      	movs	r3, #3
 8003862:	e05c      	b.n	800391e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003864:	4b11      	ldr	r3, [pc, #68]	@ (80038ac <HAL_RCC_OscConfig+0x470>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800386c:	2b00      	cmp	r3, #0
 800386e:	d0f0      	beq.n	8003852 <HAL_RCC_OscConfig+0x416>
 8003870:	e054      	b.n	800391c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003872:	4b10      	ldr	r3, [pc, #64]	@ (80038b4 <HAL_RCC_OscConfig+0x478>)
 8003874:	2200      	movs	r2, #0
 8003876:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003878:	f7fd fae2 	bl	8000e40 <HAL_GetTick>
 800387c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800387e:	e008      	b.n	8003892 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003880:	f7fd fade 	bl	8000e40 <HAL_GetTick>
 8003884:	4602      	mov	r2, r0
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	1ad3      	subs	r3, r2, r3
 800388a:	2b02      	cmp	r3, #2
 800388c:	d901      	bls.n	8003892 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800388e:	2303      	movs	r3, #3
 8003890:	e045      	b.n	800391e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003892:	4b06      	ldr	r3, [pc, #24]	@ (80038ac <HAL_RCC_OscConfig+0x470>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800389a:	2b00      	cmp	r3, #0
 800389c:	d1f0      	bne.n	8003880 <HAL_RCC_OscConfig+0x444>
 800389e:	e03d      	b.n	800391c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	699b      	ldr	r3, [r3, #24]
 80038a4:	2b01      	cmp	r3, #1
 80038a6:	d107      	bne.n	80038b8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80038a8:	2301      	movs	r3, #1
 80038aa:	e038      	b.n	800391e <HAL_RCC_OscConfig+0x4e2>
 80038ac:	40023800 	.word	0x40023800
 80038b0:	40007000 	.word	0x40007000
 80038b4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80038b8:	4b1b      	ldr	r3, [pc, #108]	@ (8003928 <HAL_RCC_OscConfig+0x4ec>)
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	699b      	ldr	r3, [r3, #24]
 80038c2:	2b01      	cmp	r3, #1
 80038c4:	d028      	beq.n	8003918 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80038d0:	429a      	cmp	r2, r3
 80038d2:	d121      	bne.n	8003918 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038de:	429a      	cmp	r2, r3
 80038e0:	d11a      	bne.n	8003918 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80038e2:	68fa      	ldr	r2, [r7, #12]
 80038e4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80038e8:	4013      	ands	r3, r2
 80038ea:	687a      	ldr	r2, [r7, #4]
 80038ec:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80038ee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d111      	bne.n	8003918 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038fe:	085b      	lsrs	r3, r3, #1
 8003900:	3b01      	subs	r3, #1
 8003902:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003904:	429a      	cmp	r2, r3
 8003906:	d107      	bne.n	8003918 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003912:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003914:	429a      	cmp	r2, r3
 8003916:	d001      	beq.n	800391c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003918:	2301      	movs	r3, #1
 800391a:	e000      	b.n	800391e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800391c:	2300      	movs	r3, #0
}
 800391e:	4618      	mov	r0, r3
 8003920:	3718      	adds	r7, #24
 8003922:	46bd      	mov	sp, r7
 8003924:	bd80      	pop	{r7, pc}
 8003926:	bf00      	nop
 8003928:	40023800 	.word	0x40023800

0800392c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b084      	sub	sp, #16
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
 8003934:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d101      	bne.n	8003940 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800393c:	2301      	movs	r3, #1
 800393e:	e0cc      	b.n	8003ada <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003940:	4b68      	ldr	r3, [pc, #416]	@ (8003ae4 <HAL_RCC_ClockConfig+0x1b8>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f003 0307 	and.w	r3, r3, #7
 8003948:	683a      	ldr	r2, [r7, #0]
 800394a:	429a      	cmp	r2, r3
 800394c:	d90c      	bls.n	8003968 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800394e:	4b65      	ldr	r3, [pc, #404]	@ (8003ae4 <HAL_RCC_ClockConfig+0x1b8>)
 8003950:	683a      	ldr	r2, [r7, #0]
 8003952:	b2d2      	uxtb	r2, r2
 8003954:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003956:	4b63      	ldr	r3, [pc, #396]	@ (8003ae4 <HAL_RCC_ClockConfig+0x1b8>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f003 0307 	and.w	r3, r3, #7
 800395e:	683a      	ldr	r2, [r7, #0]
 8003960:	429a      	cmp	r2, r3
 8003962:	d001      	beq.n	8003968 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003964:	2301      	movs	r3, #1
 8003966:	e0b8      	b.n	8003ada <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f003 0302 	and.w	r3, r3, #2
 8003970:	2b00      	cmp	r3, #0
 8003972:	d020      	beq.n	80039b6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f003 0304 	and.w	r3, r3, #4
 800397c:	2b00      	cmp	r3, #0
 800397e:	d005      	beq.n	800398c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003980:	4b59      	ldr	r3, [pc, #356]	@ (8003ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8003982:	689b      	ldr	r3, [r3, #8]
 8003984:	4a58      	ldr	r2, [pc, #352]	@ (8003ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8003986:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800398a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f003 0308 	and.w	r3, r3, #8
 8003994:	2b00      	cmp	r3, #0
 8003996:	d005      	beq.n	80039a4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003998:	4b53      	ldr	r3, [pc, #332]	@ (8003ae8 <HAL_RCC_ClockConfig+0x1bc>)
 800399a:	689b      	ldr	r3, [r3, #8]
 800399c:	4a52      	ldr	r2, [pc, #328]	@ (8003ae8 <HAL_RCC_ClockConfig+0x1bc>)
 800399e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80039a2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039a4:	4b50      	ldr	r3, [pc, #320]	@ (8003ae8 <HAL_RCC_ClockConfig+0x1bc>)
 80039a6:	689b      	ldr	r3, [r3, #8]
 80039a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	689b      	ldr	r3, [r3, #8]
 80039b0:	494d      	ldr	r1, [pc, #308]	@ (8003ae8 <HAL_RCC_ClockConfig+0x1bc>)
 80039b2:	4313      	orrs	r3, r2
 80039b4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f003 0301 	and.w	r3, r3, #1
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d044      	beq.n	8003a4c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	2b01      	cmp	r3, #1
 80039c8:	d107      	bne.n	80039da <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039ca:	4b47      	ldr	r3, [pc, #284]	@ (8003ae8 <HAL_RCC_ClockConfig+0x1bc>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d119      	bne.n	8003a0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	e07f      	b.n	8003ada <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	2b02      	cmp	r3, #2
 80039e0:	d003      	beq.n	80039ea <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80039e6:	2b03      	cmp	r3, #3
 80039e8:	d107      	bne.n	80039fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039ea:	4b3f      	ldr	r3, [pc, #252]	@ (8003ae8 <HAL_RCC_ClockConfig+0x1bc>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d109      	bne.n	8003a0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039f6:	2301      	movs	r3, #1
 80039f8:	e06f      	b.n	8003ada <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039fa:	4b3b      	ldr	r3, [pc, #236]	@ (8003ae8 <HAL_RCC_ClockConfig+0x1bc>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f003 0302 	and.w	r3, r3, #2
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d101      	bne.n	8003a0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	e067      	b.n	8003ada <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a0a:	4b37      	ldr	r3, [pc, #220]	@ (8003ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8003a0c:	689b      	ldr	r3, [r3, #8]
 8003a0e:	f023 0203 	bic.w	r2, r3, #3
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	4934      	ldr	r1, [pc, #208]	@ (8003ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a1c:	f7fd fa10 	bl	8000e40 <HAL_GetTick>
 8003a20:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a22:	e00a      	b.n	8003a3a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a24:	f7fd fa0c 	bl	8000e40 <HAL_GetTick>
 8003a28:	4602      	mov	r2, r0
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	1ad3      	subs	r3, r2, r3
 8003a2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d901      	bls.n	8003a3a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003a36:	2303      	movs	r3, #3
 8003a38:	e04f      	b.n	8003ada <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a3a:	4b2b      	ldr	r3, [pc, #172]	@ (8003ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8003a3c:	689b      	ldr	r3, [r3, #8]
 8003a3e:	f003 020c 	and.w	r2, r3, #12
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	009b      	lsls	r3, r3, #2
 8003a48:	429a      	cmp	r2, r3
 8003a4a:	d1eb      	bne.n	8003a24 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003a4c:	4b25      	ldr	r3, [pc, #148]	@ (8003ae4 <HAL_RCC_ClockConfig+0x1b8>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f003 0307 	and.w	r3, r3, #7
 8003a54:	683a      	ldr	r2, [r7, #0]
 8003a56:	429a      	cmp	r2, r3
 8003a58:	d20c      	bcs.n	8003a74 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a5a:	4b22      	ldr	r3, [pc, #136]	@ (8003ae4 <HAL_RCC_ClockConfig+0x1b8>)
 8003a5c:	683a      	ldr	r2, [r7, #0]
 8003a5e:	b2d2      	uxtb	r2, r2
 8003a60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a62:	4b20      	ldr	r3, [pc, #128]	@ (8003ae4 <HAL_RCC_ClockConfig+0x1b8>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f003 0307 	and.w	r3, r3, #7
 8003a6a:	683a      	ldr	r2, [r7, #0]
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	d001      	beq.n	8003a74 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003a70:	2301      	movs	r3, #1
 8003a72:	e032      	b.n	8003ada <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f003 0304 	and.w	r3, r3, #4
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d008      	beq.n	8003a92 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a80:	4b19      	ldr	r3, [pc, #100]	@ (8003ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8003a82:	689b      	ldr	r3, [r3, #8]
 8003a84:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	68db      	ldr	r3, [r3, #12]
 8003a8c:	4916      	ldr	r1, [pc, #88]	@ (8003ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 0308 	and.w	r3, r3, #8
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d009      	beq.n	8003ab2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a9e:	4b12      	ldr	r3, [pc, #72]	@ (8003ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	691b      	ldr	r3, [r3, #16]
 8003aaa:	00db      	lsls	r3, r3, #3
 8003aac:	490e      	ldr	r1, [pc, #56]	@ (8003ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003ab2:	f000 f821 	bl	8003af8 <HAL_RCC_GetSysClockFreq>
 8003ab6:	4602      	mov	r2, r0
 8003ab8:	4b0b      	ldr	r3, [pc, #44]	@ (8003ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8003aba:	689b      	ldr	r3, [r3, #8]
 8003abc:	091b      	lsrs	r3, r3, #4
 8003abe:	f003 030f 	and.w	r3, r3, #15
 8003ac2:	490a      	ldr	r1, [pc, #40]	@ (8003aec <HAL_RCC_ClockConfig+0x1c0>)
 8003ac4:	5ccb      	ldrb	r3, [r1, r3]
 8003ac6:	fa22 f303 	lsr.w	r3, r2, r3
 8003aca:	4a09      	ldr	r2, [pc, #36]	@ (8003af0 <HAL_RCC_ClockConfig+0x1c4>)
 8003acc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003ace:	4b09      	ldr	r3, [pc, #36]	@ (8003af4 <HAL_RCC_ClockConfig+0x1c8>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	f7fd f896 	bl	8000c04 <HAL_InitTick>

  return HAL_OK;
 8003ad8:	2300      	movs	r3, #0
}
 8003ada:	4618      	mov	r0, r3
 8003adc:	3710      	adds	r7, #16
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd80      	pop	{r7, pc}
 8003ae2:	bf00      	nop
 8003ae4:	40023c00 	.word	0x40023c00
 8003ae8:	40023800 	.word	0x40023800
 8003aec:	0800b724 	.word	0x0800b724
 8003af0:	20000000 	.word	0x20000000
 8003af4:	20000004 	.word	0x20000004

08003af8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003af8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003afc:	b094      	sub	sp, #80	@ 0x50
 8003afe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003b00:	2300      	movs	r3, #0
 8003b02:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003b04:	2300      	movs	r3, #0
 8003b06:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003b08:	2300      	movs	r3, #0
 8003b0a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b10:	4b79      	ldr	r3, [pc, #484]	@ (8003cf8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	f003 030c 	and.w	r3, r3, #12
 8003b18:	2b08      	cmp	r3, #8
 8003b1a:	d00d      	beq.n	8003b38 <HAL_RCC_GetSysClockFreq+0x40>
 8003b1c:	2b08      	cmp	r3, #8
 8003b1e:	f200 80e1 	bhi.w	8003ce4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d002      	beq.n	8003b2c <HAL_RCC_GetSysClockFreq+0x34>
 8003b26:	2b04      	cmp	r3, #4
 8003b28:	d003      	beq.n	8003b32 <HAL_RCC_GetSysClockFreq+0x3a>
 8003b2a:	e0db      	b.n	8003ce4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003b2c:	4b73      	ldr	r3, [pc, #460]	@ (8003cfc <HAL_RCC_GetSysClockFreq+0x204>)
 8003b2e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003b30:	e0db      	b.n	8003cea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003b32:	4b73      	ldr	r3, [pc, #460]	@ (8003d00 <HAL_RCC_GetSysClockFreq+0x208>)
 8003b34:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003b36:	e0d8      	b.n	8003cea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b38:	4b6f      	ldr	r3, [pc, #444]	@ (8003cf8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003b40:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003b42:	4b6d      	ldr	r3, [pc, #436]	@ (8003cf8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003b44:	685b      	ldr	r3, [r3, #4]
 8003b46:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d063      	beq.n	8003c16 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b4e:	4b6a      	ldr	r3, [pc, #424]	@ (8003cf8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	099b      	lsrs	r3, r3, #6
 8003b54:	2200      	movs	r2, #0
 8003b56:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003b58:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003b5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b60:	633b      	str	r3, [r7, #48]	@ 0x30
 8003b62:	2300      	movs	r3, #0
 8003b64:	637b      	str	r3, [r7, #52]	@ 0x34
 8003b66:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003b6a:	4622      	mov	r2, r4
 8003b6c:	462b      	mov	r3, r5
 8003b6e:	f04f 0000 	mov.w	r0, #0
 8003b72:	f04f 0100 	mov.w	r1, #0
 8003b76:	0159      	lsls	r1, r3, #5
 8003b78:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b7c:	0150      	lsls	r0, r2, #5
 8003b7e:	4602      	mov	r2, r0
 8003b80:	460b      	mov	r3, r1
 8003b82:	4621      	mov	r1, r4
 8003b84:	1a51      	subs	r1, r2, r1
 8003b86:	6139      	str	r1, [r7, #16]
 8003b88:	4629      	mov	r1, r5
 8003b8a:	eb63 0301 	sbc.w	r3, r3, r1
 8003b8e:	617b      	str	r3, [r7, #20]
 8003b90:	f04f 0200 	mov.w	r2, #0
 8003b94:	f04f 0300 	mov.w	r3, #0
 8003b98:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003b9c:	4659      	mov	r1, fp
 8003b9e:	018b      	lsls	r3, r1, #6
 8003ba0:	4651      	mov	r1, sl
 8003ba2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003ba6:	4651      	mov	r1, sl
 8003ba8:	018a      	lsls	r2, r1, #6
 8003baa:	4651      	mov	r1, sl
 8003bac:	ebb2 0801 	subs.w	r8, r2, r1
 8003bb0:	4659      	mov	r1, fp
 8003bb2:	eb63 0901 	sbc.w	r9, r3, r1
 8003bb6:	f04f 0200 	mov.w	r2, #0
 8003bba:	f04f 0300 	mov.w	r3, #0
 8003bbe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003bc2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003bc6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003bca:	4690      	mov	r8, r2
 8003bcc:	4699      	mov	r9, r3
 8003bce:	4623      	mov	r3, r4
 8003bd0:	eb18 0303 	adds.w	r3, r8, r3
 8003bd4:	60bb      	str	r3, [r7, #8]
 8003bd6:	462b      	mov	r3, r5
 8003bd8:	eb49 0303 	adc.w	r3, r9, r3
 8003bdc:	60fb      	str	r3, [r7, #12]
 8003bde:	f04f 0200 	mov.w	r2, #0
 8003be2:	f04f 0300 	mov.w	r3, #0
 8003be6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003bea:	4629      	mov	r1, r5
 8003bec:	024b      	lsls	r3, r1, #9
 8003bee:	4621      	mov	r1, r4
 8003bf0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003bf4:	4621      	mov	r1, r4
 8003bf6:	024a      	lsls	r2, r1, #9
 8003bf8:	4610      	mov	r0, r2
 8003bfa:	4619      	mov	r1, r3
 8003bfc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003bfe:	2200      	movs	r2, #0
 8003c00:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003c02:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003c04:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003c08:	f7fc fae2 	bl	80001d0 <__aeabi_uldivmod>
 8003c0c:	4602      	mov	r2, r0
 8003c0e:	460b      	mov	r3, r1
 8003c10:	4613      	mov	r3, r2
 8003c12:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c14:	e058      	b.n	8003cc8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c16:	4b38      	ldr	r3, [pc, #224]	@ (8003cf8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	099b      	lsrs	r3, r3, #6
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	4618      	mov	r0, r3
 8003c20:	4611      	mov	r1, r2
 8003c22:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003c26:	623b      	str	r3, [r7, #32]
 8003c28:	2300      	movs	r3, #0
 8003c2a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c2c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003c30:	4642      	mov	r2, r8
 8003c32:	464b      	mov	r3, r9
 8003c34:	f04f 0000 	mov.w	r0, #0
 8003c38:	f04f 0100 	mov.w	r1, #0
 8003c3c:	0159      	lsls	r1, r3, #5
 8003c3e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c42:	0150      	lsls	r0, r2, #5
 8003c44:	4602      	mov	r2, r0
 8003c46:	460b      	mov	r3, r1
 8003c48:	4641      	mov	r1, r8
 8003c4a:	ebb2 0a01 	subs.w	sl, r2, r1
 8003c4e:	4649      	mov	r1, r9
 8003c50:	eb63 0b01 	sbc.w	fp, r3, r1
 8003c54:	f04f 0200 	mov.w	r2, #0
 8003c58:	f04f 0300 	mov.w	r3, #0
 8003c5c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003c60:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003c64:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003c68:	ebb2 040a 	subs.w	r4, r2, sl
 8003c6c:	eb63 050b 	sbc.w	r5, r3, fp
 8003c70:	f04f 0200 	mov.w	r2, #0
 8003c74:	f04f 0300 	mov.w	r3, #0
 8003c78:	00eb      	lsls	r3, r5, #3
 8003c7a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003c7e:	00e2      	lsls	r2, r4, #3
 8003c80:	4614      	mov	r4, r2
 8003c82:	461d      	mov	r5, r3
 8003c84:	4643      	mov	r3, r8
 8003c86:	18e3      	adds	r3, r4, r3
 8003c88:	603b      	str	r3, [r7, #0]
 8003c8a:	464b      	mov	r3, r9
 8003c8c:	eb45 0303 	adc.w	r3, r5, r3
 8003c90:	607b      	str	r3, [r7, #4]
 8003c92:	f04f 0200 	mov.w	r2, #0
 8003c96:	f04f 0300 	mov.w	r3, #0
 8003c9a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003c9e:	4629      	mov	r1, r5
 8003ca0:	028b      	lsls	r3, r1, #10
 8003ca2:	4621      	mov	r1, r4
 8003ca4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003ca8:	4621      	mov	r1, r4
 8003caa:	028a      	lsls	r2, r1, #10
 8003cac:	4610      	mov	r0, r2
 8003cae:	4619      	mov	r1, r3
 8003cb0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	61bb      	str	r3, [r7, #24]
 8003cb6:	61fa      	str	r2, [r7, #28]
 8003cb8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003cbc:	f7fc fa88 	bl	80001d0 <__aeabi_uldivmod>
 8003cc0:	4602      	mov	r2, r0
 8003cc2:	460b      	mov	r3, r1
 8003cc4:	4613      	mov	r3, r2
 8003cc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003cc8:	4b0b      	ldr	r3, [pc, #44]	@ (8003cf8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	0c1b      	lsrs	r3, r3, #16
 8003cce:	f003 0303 	and.w	r3, r3, #3
 8003cd2:	3301      	adds	r3, #1
 8003cd4:	005b      	lsls	r3, r3, #1
 8003cd6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003cd8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003cda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003cdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ce0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003ce2:	e002      	b.n	8003cea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003ce4:	4b05      	ldr	r3, [pc, #20]	@ (8003cfc <HAL_RCC_GetSysClockFreq+0x204>)
 8003ce6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003ce8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003cea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003cec:	4618      	mov	r0, r3
 8003cee:	3750      	adds	r7, #80	@ 0x50
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003cf6:	bf00      	nop
 8003cf8:	40023800 	.word	0x40023800
 8003cfc:	00f42400 	.word	0x00f42400
 8003d00:	007a1200 	.word	0x007a1200

08003d04 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d04:	b480      	push	{r7}
 8003d06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d08:	4b03      	ldr	r3, [pc, #12]	@ (8003d18 <HAL_RCC_GetHCLKFreq+0x14>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d14:	4770      	bx	lr
 8003d16:	bf00      	nop
 8003d18:	20000000 	.word	0x20000000

08003d1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003d20:	f7ff fff0 	bl	8003d04 <HAL_RCC_GetHCLKFreq>
 8003d24:	4602      	mov	r2, r0
 8003d26:	4b05      	ldr	r3, [pc, #20]	@ (8003d3c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003d28:	689b      	ldr	r3, [r3, #8]
 8003d2a:	0a9b      	lsrs	r3, r3, #10
 8003d2c:	f003 0307 	and.w	r3, r3, #7
 8003d30:	4903      	ldr	r1, [pc, #12]	@ (8003d40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d32:	5ccb      	ldrb	r3, [r1, r3]
 8003d34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d38:	4618      	mov	r0, r3
 8003d3a:	bd80      	pop	{r7, pc}
 8003d3c:	40023800 	.word	0x40023800
 8003d40:	0800b734 	.word	0x0800b734

08003d44 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003d44:	b480      	push	{r7}
 8003d46:	b083      	sub	sp, #12
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
 8003d4c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	220f      	movs	r2, #15
 8003d52:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003d54:	4b12      	ldr	r3, [pc, #72]	@ (8003da0 <HAL_RCC_GetClockConfig+0x5c>)
 8003d56:	689b      	ldr	r3, [r3, #8]
 8003d58:	f003 0203 	and.w	r2, r3, #3
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003d60:	4b0f      	ldr	r3, [pc, #60]	@ (8003da0 <HAL_RCC_GetClockConfig+0x5c>)
 8003d62:	689b      	ldr	r3, [r3, #8]
 8003d64:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003d6c:	4b0c      	ldr	r3, [pc, #48]	@ (8003da0 <HAL_RCC_GetClockConfig+0x5c>)
 8003d6e:	689b      	ldr	r3, [r3, #8]
 8003d70:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003d78:	4b09      	ldr	r3, [pc, #36]	@ (8003da0 <HAL_RCC_GetClockConfig+0x5c>)
 8003d7a:	689b      	ldr	r3, [r3, #8]
 8003d7c:	08db      	lsrs	r3, r3, #3
 8003d7e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003d86:	4b07      	ldr	r3, [pc, #28]	@ (8003da4 <HAL_RCC_GetClockConfig+0x60>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f003 0207 	and.w	r2, r3, #7
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	601a      	str	r2, [r3, #0]
}
 8003d92:	bf00      	nop
 8003d94:	370c      	adds	r7, #12
 8003d96:	46bd      	mov	sp, r7
 8003d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9c:	4770      	bx	lr
 8003d9e:	bf00      	nop
 8003da0:	40023800 	.word	0x40023800
 8003da4:	40023c00 	.word	0x40023c00

08003da8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b086      	sub	sp, #24
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003db0:	2300      	movs	r3, #0
 8003db2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8003db4:	2300      	movs	r3, #0
 8003db6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f003 0301 	and.w	r3, r3, #1
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d105      	bne.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d035      	beq.n	8003e3c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003dd0:	4b62      	ldr	r3, [pc, #392]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003dd6:	f7fd f833 	bl	8000e40 <HAL_GetTick>
 8003dda:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003ddc:	e008      	b.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003dde:	f7fd f82f 	bl	8000e40 <HAL_GetTick>
 8003de2:	4602      	mov	r2, r0
 8003de4:	697b      	ldr	r3, [r7, #20]
 8003de6:	1ad3      	subs	r3, r2, r3
 8003de8:	2b02      	cmp	r3, #2
 8003dea:	d901      	bls.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003dec:	2303      	movs	r3, #3
 8003dee:	e0b0      	b.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003df0:	4b5b      	ldr	r3, [pc, #364]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d1f0      	bne.n	8003dde <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	019a      	lsls	r2, r3, #6
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	689b      	ldr	r3, [r3, #8]
 8003e06:	071b      	lsls	r3, r3, #28
 8003e08:	4955      	ldr	r1, [pc, #340]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003e0a:	4313      	orrs	r3, r2
 8003e0c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003e10:	4b52      	ldr	r3, [pc, #328]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8003e12:	2201      	movs	r2, #1
 8003e14:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003e16:	f7fd f813 	bl	8000e40 <HAL_GetTick>
 8003e1a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003e1c:	e008      	b.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003e1e:	f7fd f80f 	bl	8000e40 <HAL_GetTick>
 8003e22:	4602      	mov	r2, r0
 8003e24:	697b      	ldr	r3, [r7, #20]
 8003e26:	1ad3      	subs	r3, r2, r3
 8003e28:	2b02      	cmp	r3, #2
 8003e2a:	d901      	bls.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003e2c:	2303      	movs	r3, #3
 8003e2e:	e090      	b.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003e30:	4b4b      	ldr	r3, [pc, #300]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d0f0      	beq.n	8003e1e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f003 0302 	and.w	r3, r3, #2
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	f000 8083 	beq.w	8003f50 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	60fb      	str	r3, [r7, #12]
 8003e4e:	4b44      	ldr	r3, [pc, #272]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e52:	4a43      	ldr	r2, [pc, #268]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003e54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e58:	6413      	str	r3, [r2, #64]	@ 0x40
 8003e5a:	4b41      	ldr	r3, [pc, #260]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003e5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e62:	60fb      	str	r3, [r7, #12]
 8003e64:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003e66:	4b3f      	ldr	r3, [pc, #252]	@ (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4a3e      	ldr	r2, [pc, #248]	@ (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003e6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e70:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003e72:	f7fc ffe5 	bl	8000e40 <HAL_GetTick>
 8003e76:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003e78:	e008      	b.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e7a:	f7fc ffe1 	bl	8000e40 <HAL_GetTick>
 8003e7e:	4602      	mov	r2, r0
 8003e80:	697b      	ldr	r3, [r7, #20]
 8003e82:	1ad3      	subs	r3, r2, r3
 8003e84:	2b02      	cmp	r3, #2
 8003e86:	d901      	bls.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8003e88:	2303      	movs	r3, #3
 8003e8a:	e062      	b.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003e8c:	4b35      	ldr	r3, [pc, #212]	@ (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d0f0      	beq.n	8003e7a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003e98:	4b31      	ldr	r3, [pc, #196]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003e9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e9c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ea0:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003ea2:	693b      	ldr	r3, [r7, #16]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d02f      	beq.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	68db      	ldr	r3, [r3, #12]
 8003eac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003eb0:	693a      	ldr	r2, [r7, #16]
 8003eb2:	429a      	cmp	r2, r3
 8003eb4:	d028      	beq.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003eb6:	4b2a      	ldr	r3, [pc, #168]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003eb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003eba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ebe:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003ec0:	4b29      	ldr	r3, [pc, #164]	@ (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003ec2:	2201      	movs	r2, #1
 8003ec4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003ec6:	4b28      	ldr	r3, [pc, #160]	@ (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003ec8:	2200      	movs	r2, #0
 8003eca:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003ecc:	4a24      	ldr	r2, [pc, #144]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003ece:	693b      	ldr	r3, [r7, #16]
 8003ed0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003ed2:	4b23      	ldr	r3, [pc, #140]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003ed4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ed6:	f003 0301 	and.w	r3, r3, #1
 8003eda:	2b01      	cmp	r3, #1
 8003edc:	d114      	bne.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003ede:	f7fc ffaf 	bl	8000e40 <HAL_GetTick>
 8003ee2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ee4:	e00a      	b.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ee6:	f7fc ffab 	bl	8000e40 <HAL_GetTick>
 8003eea:	4602      	mov	r2, r0
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	1ad3      	subs	r3, r2, r3
 8003ef0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d901      	bls.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8003ef8:	2303      	movs	r3, #3
 8003efa:	e02a      	b.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003efc:	4b18      	ldr	r3, [pc, #96]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003efe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f00:	f003 0302 	and.w	r3, r3, #2
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d0ee      	beq.n	8003ee6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	68db      	ldr	r3, [r3, #12]
 8003f0c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f10:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003f14:	d10d      	bne.n	8003f32 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8003f16:	4b12      	ldr	r3, [pc, #72]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	68db      	ldr	r3, [r3, #12]
 8003f22:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8003f26:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f2a:	490d      	ldr	r1, [pc, #52]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	608b      	str	r3, [r1, #8]
 8003f30:	e005      	b.n	8003f3e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8003f32:	4b0b      	ldr	r3, [pc, #44]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003f34:	689b      	ldr	r3, [r3, #8]
 8003f36:	4a0a      	ldr	r2, [pc, #40]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003f38:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003f3c:	6093      	str	r3, [r2, #8]
 8003f3e:	4b08      	ldr	r3, [pc, #32]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003f40:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	68db      	ldr	r3, [r3, #12]
 8003f46:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f4a:	4905      	ldr	r1, [pc, #20]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003f4c:	4313      	orrs	r3, r2
 8003f4e:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8003f50:	2300      	movs	r3, #0
}
 8003f52:	4618      	mov	r0, r3
 8003f54:	3718      	adds	r7, #24
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bd80      	pop	{r7, pc}
 8003f5a:	bf00      	nop
 8003f5c:	42470068 	.word	0x42470068
 8003f60:	40023800 	.word	0x40023800
 8003f64:	40007000 	.word	0x40007000
 8003f68:	42470e40 	.word	0x42470e40

08003f6c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b087      	sub	sp, #28
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8003f74:	2300      	movs	r3, #0
 8003f76:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8003f80:	2300      	movs	r3, #0
 8003f82:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2b01      	cmp	r3, #1
 8003f88:	d13f      	bne.n	800400a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8003f8a:	4b24      	ldr	r3, [pc, #144]	@ (800401c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003f8c:	689b      	ldr	r3, [r3, #8]
 8003f8e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003f92:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d006      	beq.n	8003fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003fa0:	d12f      	bne.n	8004002 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8003fa2:	4b1f      	ldr	r3, [pc, #124]	@ (8004020 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8003fa4:	617b      	str	r3, [r7, #20]
          break;
 8003fa6:	e02f      	b.n	8004008 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003fa8:	4b1c      	ldr	r3, [pc, #112]	@ (800401c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003fb0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003fb4:	d108      	bne.n	8003fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003fb6:	4b19      	ldr	r3, [pc, #100]	@ (800401c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003fbe:	4a19      	ldr	r2, [pc, #100]	@ (8004024 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8003fc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fc4:	613b      	str	r3, [r7, #16]
 8003fc6:	e007      	b.n	8003fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003fc8:	4b14      	ldr	r3, [pc, #80]	@ (800401c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003fd0:	4a15      	ldr	r2, [pc, #84]	@ (8004028 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8003fd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fd6:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8003fd8:	4b10      	ldr	r3, [pc, #64]	@ (800401c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003fda:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003fde:	099b      	lsrs	r3, r3, #6
 8003fe0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003fe4:	693b      	ldr	r3, [r7, #16]
 8003fe6:	fb02 f303 	mul.w	r3, r2, r3
 8003fea:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8003fec:	4b0b      	ldr	r3, [pc, #44]	@ (800401c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003fee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003ff2:	0f1b      	lsrs	r3, r3, #28
 8003ff4:	f003 0307 	and.w	r3, r3, #7
 8003ff8:	68ba      	ldr	r2, [r7, #8]
 8003ffa:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ffe:	617b      	str	r3, [r7, #20]
          break;
 8004000:	e002      	b.n	8004008 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8004002:	2300      	movs	r3, #0
 8004004:	617b      	str	r3, [r7, #20]
          break;
 8004006:	bf00      	nop
        }
      }
      break;
 8004008:	e000      	b.n	800400c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 800400a:	bf00      	nop
    }
  }
  return frequency;
 800400c:	697b      	ldr	r3, [r7, #20]
}
 800400e:	4618      	mov	r0, r3
 8004010:	371c      	adds	r7, #28
 8004012:	46bd      	mov	sp, r7
 8004014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004018:	4770      	bx	lr
 800401a:	bf00      	nop
 800401c:	40023800 	.word	0x40023800
 8004020:	00bb8000 	.word	0x00bb8000
 8004024:	007a1200 	.word	0x007a1200
 8004028:	00f42400 	.word	0x00f42400

0800402c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b082      	sub	sp, #8
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d101      	bne.n	800403e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800403a:	2301      	movs	r3, #1
 800403c:	e07b      	b.n	8004136 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004042:	2b00      	cmp	r3, #0
 8004044:	d108      	bne.n	8004058 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	685b      	ldr	r3, [r3, #4]
 800404a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800404e:	d009      	beq.n	8004064 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2200      	movs	r2, #0
 8004054:	61da      	str	r2, [r3, #28]
 8004056:	e005      	b.n	8004064 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2200      	movs	r2, #0
 800405c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2200      	movs	r2, #0
 8004062:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2200      	movs	r2, #0
 8004068:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004070:	b2db      	uxtb	r3, r3
 8004072:	2b00      	cmp	r3, #0
 8004074:	d106      	bne.n	8004084 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2200      	movs	r2, #0
 800407a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800407e:	6878      	ldr	r0, [r7, #4]
 8004080:	f7fc fd78 	bl	8000b74 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2202      	movs	r2, #2
 8004088:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	681a      	ldr	r2, [r3, #0]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800409a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	689b      	ldr	r3, [r3, #8]
 80040a8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80040ac:	431a      	orrs	r2, r3
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	68db      	ldr	r3, [r3, #12]
 80040b2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80040b6:	431a      	orrs	r2, r3
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	691b      	ldr	r3, [r3, #16]
 80040bc:	f003 0302 	and.w	r3, r3, #2
 80040c0:	431a      	orrs	r2, r3
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	695b      	ldr	r3, [r3, #20]
 80040c6:	f003 0301 	and.w	r3, r3, #1
 80040ca:	431a      	orrs	r2, r3
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	699b      	ldr	r3, [r3, #24]
 80040d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80040d4:	431a      	orrs	r2, r3
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	69db      	ldr	r3, [r3, #28]
 80040da:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80040de:	431a      	orrs	r2, r3
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6a1b      	ldr	r3, [r3, #32]
 80040e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040e8:	ea42 0103 	orr.w	r1, r2, r3
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040f0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	430a      	orrs	r2, r1
 80040fa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	699b      	ldr	r3, [r3, #24]
 8004100:	0c1b      	lsrs	r3, r3, #16
 8004102:	f003 0104 	and.w	r1, r3, #4
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800410a:	f003 0210 	and.w	r2, r3, #16
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	430a      	orrs	r2, r1
 8004114:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	69da      	ldr	r2, [r3, #28]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004124:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2200      	movs	r2, #0
 800412a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2201      	movs	r2, #1
 8004130:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004134:	2300      	movs	r3, #0
}
 8004136:	4618      	mov	r0, r3
 8004138:	3708      	adds	r7, #8
 800413a:	46bd      	mov	sp, r7
 800413c:	bd80      	pop	{r7, pc}

0800413e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800413e:	b580      	push	{r7, lr}
 8004140:	b082      	sub	sp, #8
 8004142:	af00      	add	r7, sp, #0
 8004144:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d101      	bne.n	8004150 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800414c:	2301      	movs	r3, #1
 800414e:	e041      	b.n	80041d4 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004156:	b2db      	uxtb	r3, r3
 8004158:	2b00      	cmp	r3, #0
 800415a:	d106      	bne.n	800416a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2200      	movs	r2, #0
 8004160:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004164:	6878      	ldr	r0, [r7, #4]
 8004166:	f000 f839 	bl	80041dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2202      	movs	r2, #2
 800416e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	3304      	adds	r3, #4
 800417a:	4619      	mov	r1, r3
 800417c:	4610      	mov	r0, r2
 800417e:	f000 f9bf 	bl	8004500 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2201      	movs	r2, #1
 8004186:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2201      	movs	r2, #1
 800418e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2201      	movs	r2, #1
 8004196:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2201      	movs	r2, #1
 800419e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2201      	movs	r2, #1
 80041a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2201      	movs	r2, #1
 80041ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2201      	movs	r2, #1
 80041b6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2201      	movs	r2, #1
 80041be:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2201      	movs	r2, #1
 80041c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2201      	movs	r2, #1
 80041ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80041d2:	2300      	movs	r3, #0
}
 80041d4:	4618      	mov	r0, r3
 80041d6:	3708      	adds	r7, #8
 80041d8:	46bd      	mov	sp, r7
 80041da:	bd80      	pop	{r7, pc}

080041dc <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80041dc:	b480      	push	{r7}
 80041de:	b083      	sub	sp, #12
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80041e4:	bf00      	nop
 80041e6:	370c      	adds	r7, #12
 80041e8:	46bd      	mov	sp, r7
 80041ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ee:	4770      	bx	lr

080041f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80041f0:	b480      	push	{r7}
 80041f2:	b085      	sub	sp, #20
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041fe:	b2db      	uxtb	r3, r3
 8004200:	2b01      	cmp	r3, #1
 8004202:	d001      	beq.n	8004208 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004204:	2301      	movs	r3, #1
 8004206:	e04e      	b.n	80042a6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2202      	movs	r2, #2
 800420c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	68da      	ldr	r2, [r3, #12]
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f042 0201 	orr.w	r2, r2, #1
 800421e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a23      	ldr	r2, [pc, #140]	@ (80042b4 <HAL_TIM_Base_Start_IT+0xc4>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d022      	beq.n	8004270 <HAL_TIM_Base_Start_IT+0x80>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004232:	d01d      	beq.n	8004270 <HAL_TIM_Base_Start_IT+0x80>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4a1f      	ldr	r2, [pc, #124]	@ (80042b8 <HAL_TIM_Base_Start_IT+0xc8>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d018      	beq.n	8004270 <HAL_TIM_Base_Start_IT+0x80>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4a1e      	ldr	r2, [pc, #120]	@ (80042bc <HAL_TIM_Base_Start_IT+0xcc>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d013      	beq.n	8004270 <HAL_TIM_Base_Start_IT+0x80>
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4a1c      	ldr	r2, [pc, #112]	@ (80042c0 <HAL_TIM_Base_Start_IT+0xd0>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d00e      	beq.n	8004270 <HAL_TIM_Base_Start_IT+0x80>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4a1b      	ldr	r2, [pc, #108]	@ (80042c4 <HAL_TIM_Base_Start_IT+0xd4>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d009      	beq.n	8004270 <HAL_TIM_Base_Start_IT+0x80>
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	4a19      	ldr	r2, [pc, #100]	@ (80042c8 <HAL_TIM_Base_Start_IT+0xd8>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d004      	beq.n	8004270 <HAL_TIM_Base_Start_IT+0x80>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4a18      	ldr	r2, [pc, #96]	@ (80042cc <HAL_TIM_Base_Start_IT+0xdc>)
 800426c:	4293      	cmp	r3, r2
 800426e:	d111      	bne.n	8004294 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	689b      	ldr	r3, [r3, #8]
 8004276:	f003 0307 	and.w	r3, r3, #7
 800427a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	2b06      	cmp	r3, #6
 8004280:	d010      	beq.n	80042a4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	681a      	ldr	r2, [r3, #0]
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f042 0201 	orr.w	r2, r2, #1
 8004290:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004292:	e007      	b.n	80042a4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	681a      	ldr	r2, [r3, #0]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f042 0201 	orr.w	r2, r2, #1
 80042a2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80042a4:	2300      	movs	r3, #0
}
 80042a6:	4618      	mov	r0, r3
 80042a8:	3714      	adds	r7, #20
 80042aa:	46bd      	mov	sp, r7
 80042ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b0:	4770      	bx	lr
 80042b2:	bf00      	nop
 80042b4:	40010000 	.word	0x40010000
 80042b8:	40000400 	.word	0x40000400
 80042bc:	40000800 	.word	0x40000800
 80042c0:	40000c00 	.word	0x40000c00
 80042c4:	40010400 	.word	0x40010400
 80042c8:	40014000 	.word	0x40014000
 80042cc:	40001800 	.word	0x40001800

080042d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b084      	sub	sp, #16
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	68db      	ldr	r3, [r3, #12]
 80042de:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	691b      	ldr	r3, [r3, #16]
 80042e6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80042e8:	68bb      	ldr	r3, [r7, #8]
 80042ea:	f003 0302 	and.w	r3, r3, #2
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d020      	beq.n	8004334 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	f003 0302 	and.w	r3, r3, #2
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d01b      	beq.n	8004334 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f06f 0202 	mvn.w	r2, #2
 8004304:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2201      	movs	r2, #1
 800430a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	699b      	ldr	r3, [r3, #24]
 8004312:	f003 0303 	and.w	r3, r3, #3
 8004316:	2b00      	cmp	r3, #0
 8004318:	d003      	beq.n	8004322 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800431a:	6878      	ldr	r0, [r7, #4]
 800431c:	f000 f8d2 	bl	80044c4 <HAL_TIM_IC_CaptureCallback>
 8004320:	e005      	b.n	800432e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004322:	6878      	ldr	r0, [r7, #4]
 8004324:	f000 f8c4 	bl	80044b0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004328:	6878      	ldr	r0, [r7, #4]
 800432a:	f000 f8d5 	bl	80044d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2200      	movs	r2, #0
 8004332:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004334:	68bb      	ldr	r3, [r7, #8]
 8004336:	f003 0304 	and.w	r3, r3, #4
 800433a:	2b00      	cmp	r3, #0
 800433c:	d020      	beq.n	8004380 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	f003 0304 	and.w	r3, r3, #4
 8004344:	2b00      	cmp	r3, #0
 8004346:	d01b      	beq.n	8004380 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f06f 0204 	mvn.w	r2, #4
 8004350:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2202      	movs	r2, #2
 8004356:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	699b      	ldr	r3, [r3, #24]
 800435e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004362:	2b00      	cmp	r3, #0
 8004364:	d003      	beq.n	800436e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004366:	6878      	ldr	r0, [r7, #4]
 8004368:	f000 f8ac 	bl	80044c4 <HAL_TIM_IC_CaptureCallback>
 800436c:	e005      	b.n	800437a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800436e:	6878      	ldr	r0, [r7, #4]
 8004370:	f000 f89e 	bl	80044b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004374:	6878      	ldr	r0, [r7, #4]
 8004376:	f000 f8af 	bl	80044d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2200      	movs	r2, #0
 800437e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	f003 0308 	and.w	r3, r3, #8
 8004386:	2b00      	cmp	r3, #0
 8004388:	d020      	beq.n	80043cc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	f003 0308 	and.w	r3, r3, #8
 8004390:	2b00      	cmp	r3, #0
 8004392:	d01b      	beq.n	80043cc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f06f 0208 	mvn.w	r2, #8
 800439c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2204      	movs	r2, #4
 80043a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	69db      	ldr	r3, [r3, #28]
 80043aa:	f003 0303 	and.w	r3, r3, #3
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d003      	beq.n	80043ba <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043b2:	6878      	ldr	r0, [r7, #4]
 80043b4:	f000 f886 	bl	80044c4 <HAL_TIM_IC_CaptureCallback>
 80043b8:	e005      	b.n	80043c6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043ba:	6878      	ldr	r0, [r7, #4]
 80043bc:	f000 f878 	bl	80044b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043c0:	6878      	ldr	r0, [r7, #4]
 80043c2:	f000 f889 	bl	80044d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2200      	movs	r2, #0
 80043ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80043cc:	68bb      	ldr	r3, [r7, #8]
 80043ce:	f003 0310 	and.w	r3, r3, #16
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d020      	beq.n	8004418 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	f003 0310 	and.w	r3, r3, #16
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d01b      	beq.n	8004418 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f06f 0210 	mvn.w	r2, #16
 80043e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2208      	movs	r2, #8
 80043ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	69db      	ldr	r3, [r3, #28]
 80043f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d003      	beq.n	8004406 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043fe:	6878      	ldr	r0, [r7, #4]
 8004400:	f000 f860 	bl	80044c4 <HAL_TIM_IC_CaptureCallback>
 8004404:	e005      	b.n	8004412 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004406:	6878      	ldr	r0, [r7, #4]
 8004408:	f000 f852 	bl	80044b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800440c:	6878      	ldr	r0, [r7, #4]
 800440e:	f000 f863 	bl	80044d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2200      	movs	r2, #0
 8004416:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004418:	68bb      	ldr	r3, [r7, #8]
 800441a:	f003 0301 	and.w	r3, r3, #1
 800441e:	2b00      	cmp	r3, #0
 8004420:	d00c      	beq.n	800443c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	f003 0301 	and.w	r3, r3, #1
 8004428:	2b00      	cmp	r3, #0
 800442a:	d007      	beq.n	800443c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f06f 0201 	mvn.w	r2, #1
 8004434:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004436:	6878      	ldr	r0, [r7, #4]
 8004438:	f7fc fa90 	bl	800095c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800443c:	68bb      	ldr	r3, [r7, #8]
 800443e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004442:	2b00      	cmp	r3, #0
 8004444:	d00c      	beq.n	8004460 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800444c:	2b00      	cmp	r3, #0
 800444e:	d007      	beq.n	8004460 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004458:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800445a:	6878      	ldr	r0, [r7, #4]
 800445c:	f000 f900 	bl	8004660 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004460:	68bb      	ldr	r3, [r7, #8]
 8004462:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004466:	2b00      	cmp	r3, #0
 8004468:	d00c      	beq.n	8004484 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004470:	2b00      	cmp	r3, #0
 8004472:	d007      	beq.n	8004484 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800447c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	f000 f834 	bl	80044ec <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	f003 0320 	and.w	r3, r3, #32
 800448a:	2b00      	cmp	r3, #0
 800448c:	d00c      	beq.n	80044a8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	f003 0320 	and.w	r3, r3, #32
 8004494:	2b00      	cmp	r3, #0
 8004496:	d007      	beq.n	80044a8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f06f 0220 	mvn.w	r2, #32
 80044a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80044a2:	6878      	ldr	r0, [r7, #4]
 80044a4:	f000 f8d2 	bl	800464c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80044a8:	bf00      	nop
 80044aa:	3710      	adds	r7, #16
 80044ac:	46bd      	mov	sp, r7
 80044ae:	bd80      	pop	{r7, pc}

080044b0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b083      	sub	sp, #12
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80044b8:	bf00      	nop
 80044ba:	370c      	adds	r7, #12
 80044bc:	46bd      	mov	sp, r7
 80044be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c2:	4770      	bx	lr

080044c4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80044c4:	b480      	push	{r7}
 80044c6:	b083      	sub	sp, #12
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80044cc:	bf00      	nop
 80044ce:	370c      	adds	r7, #12
 80044d0:	46bd      	mov	sp, r7
 80044d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d6:	4770      	bx	lr

080044d8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80044d8:	b480      	push	{r7}
 80044da:	b083      	sub	sp, #12
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80044e0:	bf00      	nop
 80044e2:	370c      	adds	r7, #12
 80044e4:	46bd      	mov	sp, r7
 80044e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ea:	4770      	bx	lr

080044ec <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80044ec:	b480      	push	{r7}
 80044ee:	b083      	sub	sp, #12
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80044f4:	bf00      	nop
 80044f6:	370c      	adds	r7, #12
 80044f8:	46bd      	mov	sp, r7
 80044fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fe:	4770      	bx	lr

08004500 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004500:	b480      	push	{r7}
 8004502:	b085      	sub	sp, #20
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
 8004508:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	4a43      	ldr	r2, [pc, #268]	@ (8004620 <TIM_Base_SetConfig+0x120>)
 8004514:	4293      	cmp	r3, r2
 8004516:	d013      	beq.n	8004540 <TIM_Base_SetConfig+0x40>
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800451e:	d00f      	beq.n	8004540 <TIM_Base_SetConfig+0x40>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	4a40      	ldr	r2, [pc, #256]	@ (8004624 <TIM_Base_SetConfig+0x124>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d00b      	beq.n	8004540 <TIM_Base_SetConfig+0x40>
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	4a3f      	ldr	r2, [pc, #252]	@ (8004628 <TIM_Base_SetConfig+0x128>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d007      	beq.n	8004540 <TIM_Base_SetConfig+0x40>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	4a3e      	ldr	r2, [pc, #248]	@ (800462c <TIM_Base_SetConfig+0x12c>)
 8004534:	4293      	cmp	r3, r2
 8004536:	d003      	beq.n	8004540 <TIM_Base_SetConfig+0x40>
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	4a3d      	ldr	r2, [pc, #244]	@ (8004630 <TIM_Base_SetConfig+0x130>)
 800453c:	4293      	cmp	r3, r2
 800453e:	d108      	bne.n	8004552 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004546:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	685b      	ldr	r3, [r3, #4]
 800454c:	68fa      	ldr	r2, [r7, #12]
 800454e:	4313      	orrs	r3, r2
 8004550:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	4a32      	ldr	r2, [pc, #200]	@ (8004620 <TIM_Base_SetConfig+0x120>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d02b      	beq.n	80045b2 <TIM_Base_SetConfig+0xb2>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004560:	d027      	beq.n	80045b2 <TIM_Base_SetConfig+0xb2>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	4a2f      	ldr	r2, [pc, #188]	@ (8004624 <TIM_Base_SetConfig+0x124>)
 8004566:	4293      	cmp	r3, r2
 8004568:	d023      	beq.n	80045b2 <TIM_Base_SetConfig+0xb2>
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	4a2e      	ldr	r2, [pc, #184]	@ (8004628 <TIM_Base_SetConfig+0x128>)
 800456e:	4293      	cmp	r3, r2
 8004570:	d01f      	beq.n	80045b2 <TIM_Base_SetConfig+0xb2>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	4a2d      	ldr	r2, [pc, #180]	@ (800462c <TIM_Base_SetConfig+0x12c>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d01b      	beq.n	80045b2 <TIM_Base_SetConfig+0xb2>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	4a2c      	ldr	r2, [pc, #176]	@ (8004630 <TIM_Base_SetConfig+0x130>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d017      	beq.n	80045b2 <TIM_Base_SetConfig+0xb2>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	4a2b      	ldr	r2, [pc, #172]	@ (8004634 <TIM_Base_SetConfig+0x134>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d013      	beq.n	80045b2 <TIM_Base_SetConfig+0xb2>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	4a2a      	ldr	r2, [pc, #168]	@ (8004638 <TIM_Base_SetConfig+0x138>)
 800458e:	4293      	cmp	r3, r2
 8004590:	d00f      	beq.n	80045b2 <TIM_Base_SetConfig+0xb2>
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	4a29      	ldr	r2, [pc, #164]	@ (800463c <TIM_Base_SetConfig+0x13c>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d00b      	beq.n	80045b2 <TIM_Base_SetConfig+0xb2>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	4a28      	ldr	r2, [pc, #160]	@ (8004640 <TIM_Base_SetConfig+0x140>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d007      	beq.n	80045b2 <TIM_Base_SetConfig+0xb2>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	4a27      	ldr	r2, [pc, #156]	@ (8004644 <TIM_Base_SetConfig+0x144>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d003      	beq.n	80045b2 <TIM_Base_SetConfig+0xb2>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	4a26      	ldr	r2, [pc, #152]	@ (8004648 <TIM_Base_SetConfig+0x148>)
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d108      	bne.n	80045c4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80045b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	68db      	ldr	r3, [r3, #12]
 80045be:	68fa      	ldr	r2, [r7, #12]
 80045c0:	4313      	orrs	r3, r2
 80045c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	695b      	ldr	r3, [r3, #20]
 80045ce:	4313      	orrs	r3, r2
 80045d0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	689a      	ldr	r2, [r3, #8]
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	681a      	ldr	r2, [r3, #0]
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	4a0e      	ldr	r2, [pc, #56]	@ (8004620 <TIM_Base_SetConfig+0x120>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d003      	beq.n	80045f2 <TIM_Base_SetConfig+0xf2>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	4a10      	ldr	r2, [pc, #64]	@ (8004630 <TIM_Base_SetConfig+0x130>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d103      	bne.n	80045fa <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	691a      	ldr	r2, [r3, #16]
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f043 0204 	orr.w	r2, r3, #4
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2201      	movs	r2, #1
 800460a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	68fa      	ldr	r2, [r7, #12]
 8004610:	601a      	str	r2, [r3, #0]
}
 8004612:	bf00      	nop
 8004614:	3714      	adds	r7, #20
 8004616:	46bd      	mov	sp, r7
 8004618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461c:	4770      	bx	lr
 800461e:	bf00      	nop
 8004620:	40010000 	.word	0x40010000
 8004624:	40000400 	.word	0x40000400
 8004628:	40000800 	.word	0x40000800
 800462c:	40000c00 	.word	0x40000c00
 8004630:	40010400 	.word	0x40010400
 8004634:	40014000 	.word	0x40014000
 8004638:	40014400 	.word	0x40014400
 800463c:	40014800 	.word	0x40014800
 8004640:	40001800 	.word	0x40001800
 8004644:	40001c00 	.word	0x40001c00
 8004648:	40002000 	.word	0x40002000

0800464c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800464c:	b480      	push	{r7}
 800464e:	b083      	sub	sp, #12
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004654:	bf00      	nop
 8004656:	370c      	adds	r7, #12
 8004658:	46bd      	mov	sp, r7
 800465a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465e:	4770      	bx	lr

08004660 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004660:	b480      	push	{r7}
 8004662:	b083      	sub	sp, #12
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004668:	bf00      	nop
 800466a:	370c      	adds	r7, #12
 800466c:	46bd      	mov	sp, r7
 800466e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004672:	4770      	bx	lr

08004674 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004674:	b084      	sub	sp, #16
 8004676:	b580      	push	{r7, lr}
 8004678:	b084      	sub	sp, #16
 800467a:	af00      	add	r7, sp, #0
 800467c:	6078      	str	r0, [r7, #4]
 800467e:	f107 001c 	add.w	r0, r7, #28
 8004682:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004686:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800468a:	2b01      	cmp	r3, #1
 800468c:	d123      	bne.n	80046d6 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004692:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	68db      	ldr	r3, [r3, #12]
 800469e:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80046a2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80046a6:	687a      	ldr	r2, [r7, #4]
 80046a8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	68db      	ldr	r3, [r3, #12]
 80046ae:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80046b6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80046ba:	2b01      	cmp	r3, #1
 80046bc:	d105      	bne.n	80046ca <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	68db      	ldr	r3, [r3, #12]
 80046c2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80046ca:	6878      	ldr	r0, [r7, #4]
 80046cc:	f001 fae8 	bl	8005ca0 <USB_CoreReset>
 80046d0:	4603      	mov	r3, r0
 80046d2:	73fb      	strb	r3, [r7, #15]
 80046d4:	e01b      	b.n	800470e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	68db      	ldr	r3, [r3, #12]
 80046da:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80046e2:	6878      	ldr	r0, [r7, #4]
 80046e4:	f001 fadc 	bl	8005ca0 <USB_CoreReset>
 80046e8:	4603      	mov	r3, r0
 80046ea:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80046ec:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d106      	bne.n	8004702 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046f8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	639a      	str	r2, [r3, #56]	@ 0x38
 8004700:	e005      	b.n	800470e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004706:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800470e:	7fbb      	ldrb	r3, [r7, #30]
 8004710:	2b01      	cmp	r3, #1
 8004712:	d10b      	bne.n	800472c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	689b      	ldr	r3, [r3, #8]
 8004718:	f043 0206 	orr.w	r2, r3, #6
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	689b      	ldr	r3, [r3, #8]
 8004724:	f043 0220 	orr.w	r2, r3, #32
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800472c:	7bfb      	ldrb	r3, [r7, #15]
}
 800472e:	4618      	mov	r0, r3
 8004730:	3710      	adds	r7, #16
 8004732:	46bd      	mov	sp, r7
 8004734:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004738:	b004      	add	sp, #16
 800473a:	4770      	bx	lr

0800473c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800473c:	b480      	push	{r7}
 800473e:	b087      	sub	sp, #28
 8004740:	af00      	add	r7, sp, #0
 8004742:	60f8      	str	r0, [r7, #12]
 8004744:	60b9      	str	r1, [r7, #8]
 8004746:	4613      	mov	r3, r2
 8004748:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800474a:	79fb      	ldrb	r3, [r7, #7]
 800474c:	2b02      	cmp	r3, #2
 800474e:	d165      	bne.n	800481c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	4a41      	ldr	r2, [pc, #260]	@ (8004858 <USB_SetTurnaroundTime+0x11c>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d906      	bls.n	8004766 <USB_SetTurnaroundTime+0x2a>
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	4a40      	ldr	r2, [pc, #256]	@ (800485c <USB_SetTurnaroundTime+0x120>)
 800475c:	4293      	cmp	r3, r2
 800475e:	d202      	bcs.n	8004766 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8004760:	230f      	movs	r3, #15
 8004762:	617b      	str	r3, [r7, #20]
 8004764:	e062      	b.n	800482c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	4a3c      	ldr	r2, [pc, #240]	@ (800485c <USB_SetTurnaroundTime+0x120>)
 800476a:	4293      	cmp	r3, r2
 800476c:	d306      	bcc.n	800477c <USB_SetTurnaroundTime+0x40>
 800476e:	68bb      	ldr	r3, [r7, #8]
 8004770:	4a3b      	ldr	r2, [pc, #236]	@ (8004860 <USB_SetTurnaroundTime+0x124>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d202      	bcs.n	800477c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8004776:	230e      	movs	r3, #14
 8004778:	617b      	str	r3, [r7, #20]
 800477a:	e057      	b.n	800482c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800477c:	68bb      	ldr	r3, [r7, #8]
 800477e:	4a38      	ldr	r2, [pc, #224]	@ (8004860 <USB_SetTurnaroundTime+0x124>)
 8004780:	4293      	cmp	r3, r2
 8004782:	d306      	bcc.n	8004792 <USB_SetTurnaroundTime+0x56>
 8004784:	68bb      	ldr	r3, [r7, #8]
 8004786:	4a37      	ldr	r2, [pc, #220]	@ (8004864 <USB_SetTurnaroundTime+0x128>)
 8004788:	4293      	cmp	r3, r2
 800478a:	d202      	bcs.n	8004792 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800478c:	230d      	movs	r3, #13
 800478e:	617b      	str	r3, [r7, #20]
 8004790:	e04c      	b.n	800482c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8004792:	68bb      	ldr	r3, [r7, #8]
 8004794:	4a33      	ldr	r2, [pc, #204]	@ (8004864 <USB_SetTurnaroundTime+0x128>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d306      	bcc.n	80047a8 <USB_SetTurnaroundTime+0x6c>
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	4a32      	ldr	r2, [pc, #200]	@ (8004868 <USB_SetTurnaroundTime+0x12c>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d802      	bhi.n	80047a8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80047a2:	230c      	movs	r3, #12
 80047a4:	617b      	str	r3, [r7, #20]
 80047a6:	e041      	b.n	800482c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80047a8:	68bb      	ldr	r3, [r7, #8]
 80047aa:	4a2f      	ldr	r2, [pc, #188]	@ (8004868 <USB_SetTurnaroundTime+0x12c>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d906      	bls.n	80047be <USB_SetTurnaroundTime+0x82>
 80047b0:	68bb      	ldr	r3, [r7, #8]
 80047b2:	4a2e      	ldr	r2, [pc, #184]	@ (800486c <USB_SetTurnaroundTime+0x130>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d802      	bhi.n	80047be <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80047b8:	230b      	movs	r3, #11
 80047ba:	617b      	str	r3, [r7, #20]
 80047bc:	e036      	b.n	800482c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80047be:	68bb      	ldr	r3, [r7, #8]
 80047c0:	4a2a      	ldr	r2, [pc, #168]	@ (800486c <USB_SetTurnaroundTime+0x130>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d906      	bls.n	80047d4 <USB_SetTurnaroundTime+0x98>
 80047c6:	68bb      	ldr	r3, [r7, #8]
 80047c8:	4a29      	ldr	r2, [pc, #164]	@ (8004870 <USB_SetTurnaroundTime+0x134>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d802      	bhi.n	80047d4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80047ce:	230a      	movs	r3, #10
 80047d0:	617b      	str	r3, [r7, #20]
 80047d2:	e02b      	b.n	800482c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	4a26      	ldr	r2, [pc, #152]	@ (8004870 <USB_SetTurnaroundTime+0x134>)
 80047d8:	4293      	cmp	r3, r2
 80047da:	d906      	bls.n	80047ea <USB_SetTurnaroundTime+0xae>
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	4a25      	ldr	r2, [pc, #148]	@ (8004874 <USB_SetTurnaroundTime+0x138>)
 80047e0:	4293      	cmp	r3, r2
 80047e2:	d202      	bcs.n	80047ea <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80047e4:	2309      	movs	r3, #9
 80047e6:	617b      	str	r3, [r7, #20]
 80047e8:	e020      	b.n	800482c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80047ea:	68bb      	ldr	r3, [r7, #8]
 80047ec:	4a21      	ldr	r2, [pc, #132]	@ (8004874 <USB_SetTurnaroundTime+0x138>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d306      	bcc.n	8004800 <USB_SetTurnaroundTime+0xc4>
 80047f2:	68bb      	ldr	r3, [r7, #8]
 80047f4:	4a20      	ldr	r2, [pc, #128]	@ (8004878 <USB_SetTurnaroundTime+0x13c>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d802      	bhi.n	8004800 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80047fa:	2308      	movs	r3, #8
 80047fc:	617b      	str	r3, [r7, #20]
 80047fe:	e015      	b.n	800482c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8004800:	68bb      	ldr	r3, [r7, #8]
 8004802:	4a1d      	ldr	r2, [pc, #116]	@ (8004878 <USB_SetTurnaroundTime+0x13c>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d906      	bls.n	8004816 <USB_SetTurnaroundTime+0xda>
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	4a1c      	ldr	r2, [pc, #112]	@ (800487c <USB_SetTurnaroundTime+0x140>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d202      	bcs.n	8004816 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8004810:	2307      	movs	r3, #7
 8004812:	617b      	str	r3, [r7, #20]
 8004814:	e00a      	b.n	800482c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8004816:	2306      	movs	r3, #6
 8004818:	617b      	str	r3, [r7, #20]
 800481a:	e007      	b.n	800482c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800481c:	79fb      	ldrb	r3, [r7, #7]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d102      	bne.n	8004828 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8004822:	2309      	movs	r3, #9
 8004824:	617b      	str	r3, [r7, #20]
 8004826:	e001      	b.n	800482c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8004828:	2309      	movs	r3, #9
 800482a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	68db      	ldr	r3, [r3, #12]
 8004830:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	68da      	ldr	r2, [r3, #12]
 800483c:	697b      	ldr	r3, [r7, #20]
 800483e:	029b      	lsls	r3, r3, #10
 8004840:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8004844:	431a      	orrs	r2, r3
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800484a:	2300      	movs	r3, #0
}
 800484c:	4618      	mov	r0, r3
 800484e:	371c      	adds	r7, #28
 8004850:	46bd      	mov	sp, r7
 8004852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004856:	4770      	bx	lr
 8004858:	00d8acbf 	.word	0x00d8acbf
 800485c:	00e4e1c0 	.word	0x00e4e1c0
 8004860:	00f42400 	.word	0x00f42400
 8004864:	01067380 	.word	0x01067380
 8004868:	011a499f 	.word	0x011a499f
 800486c:	01312cff 	.word	0x01312cff
 8004870:	014ca43f 	.word	0x014ca43f
 8004874:	016e3600 	.word	0x016e3600
 8004878:	01a6ab1f 	.word	0x01a6ab1f
 800487c:	01e84800 	.word	0x01e84800

08004880 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004880:	b480      	push	{r7}
 8004882:	b083      	sub	sp, #12
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	689b      	ldr	r3, [r3, #8]
 800488c:	f043 0201 	orr.w	r2, r3, #1
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004894:	2300      	movs	r3, #0
}
 8004896:	4618      	mov	r0, r3
 8004898:	370c      	adds	r7, #12
 800489a:	46bd      	mov	sp, r7
 800489c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a0:	4770      	bx	lr

080048a2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80048a2:	b480      	push	{r7}
 80048a4:	b083      	sub	sp, #12
 80048a6:	af00      	add	r7, sp, #0
 80048a8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	689b      	ldr	r3, [r3, #8]
 80048ae:	f023 0201 	bic.w	r2, r3, #1
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80048b6:	2300      	movs	r3, #0
}
 80048b8:	4618      	mov	r0, r3
 80048ba:	370c      	adds	r7, #12
 80048bc:	46bd      	mov	sp, r7
 80048be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c2:	4770      	bx	lr

080048c4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b084      	sub	sp, #16
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
 80048cc:	460b      	mov	r3, r1
 80048ce:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80048d0:	2300      	movs	r3, #0
 80048d2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	68db      	ldr	r3, [r3, #12]
 80048d8:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80048e0:	78fb      	ldrb	r3, [r7, #3]
 80048e2:	2b01      	cmp	r3, #1
 80048e4:	d115      	bne.n	8004912 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	68db      	ldr	r3, [r3, #12]
 80048ea:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80048f2:	200a      	movs	r0, #10
 80048f4:	f7fc fab0 	bl	8000e58 <HAL_Delay>
      ms += 10U;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	330a      	adds	r3, #10
 80048fc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80048fe:	6878      	ldr	r0, [r7, #4]
 8004900:	f001 f93f 	bl	8005b82 <USB_GetMode>
 8004904:	4603      	mov	r3, r0
 8004906:	2b01      	cmp	r3, #1
 8004908:	d01e      	beq.n	8004948 <USB_SetCurrentMode+0x84>
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	2bc7      	cmp	r3, #199	@ 0xc7
 800490e:	d9f0      	bls.n	80048f2 <USB_SetCurrentMode+0x2e>
 8004910:	e01a      	b.n	8004948 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004912:	78fb      	ldrb	r3, [r7, #3]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d115      	bne.n	8004944 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	68db      	ldr	r3, [r3, #12]
 800491c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004924:	200a      	movs	r0, #10
 8004926:	f7fc fa97 	bl	8000e58 <HAL_Delay>
      ms += 10U;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	330a      	adds	r3, #10
 800492e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004930:	6878      	ldr	r0, [r7, #4]
 8004932:	f001 f926 	bl	8005b82 <USB_GetMode>
 8004936:	4603      	mov	r3, r0
 8004938:	2b00      	cmp	r3, #0
 800493a:	d005      	beq.n	8004948 <USB_SetCurrentMode+0x84>
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2bc7      	cmp	r3, #199	@ 0xc7
 8004940:	d9f0      	bls.n	8004924 <USB_SetCurrentMode+0x60>
 8004942:	e001      	b.n	8004948 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004944:	2301      	movs	r3, #1
 8004946:	e005      	b.n	8004954 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	2bc8      	cmp	r3, #200	@ 0xc8
 800494c:	d101      	bne.n	8004952 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800494e:	2301      	movs	r3, #1
 8004950:	e000      	b.n	8004954 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004952:	2300      	movs	r3, #0
}
 8004954:	4618      	mov	r0, r3
 8004956:	3710      	adds	r7, #16
 8004958:	46bd      	mov	sp, r7
 800495a:	bd80      	pop	{r7, pc}

0800495c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800495c:	b084      	sub	sp, #16
 800495e:	b580      	push	{r7, lr}
 8004960:	b086      	sub	sp, #24
 8004962:	af00      	add	r7, sp, #0
 8004964:	6078      	str	r0, [r7, #4]
 8004966:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800496a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800496e:	2300      	movs	r3, #0
 8004970:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004976:	2300      	movs	r3, #0
 8004978:	613b      	str	r3, [r7, #16]
 800497a:	e009      	b.n	8004990 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800497c:	687a      	ldr	r2, [r7, #4]
 800497e:	693b      	ldr	r3, [r7, #16]
 8004980:	3340      	adds	r3, #64	@ 0x40
 8004982:	009b      	lsls	r3, r3, #2
 8004984:	4413      	add	r3, r2
 8004986:	2200      	movs	r2, #0
 8004988:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800498a:	693b      	ldr	r3, [r7, #16]
 800498c:	3301      	adds	r3, #1
 800498e:	613b      	str	r3, [r7, #16]
 8004990:	693b      	ldr	r3, [r7, #16]
 8004992:	2b0e      	cmp	r3, #14
 8004994:	d9f2      	bls.n	800497c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004996:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800499a:	2b00      	cmp	r3, #0
 800499c:	d11c      	bne.n	80049d8 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	68fa      	ldr	r2, [r7, #12]
 80049a8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80049ac:	f043 0302 	orr.w	r3, r3, #2
 80049b0:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049b6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049c2:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049ce:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	639a      	str	r2, [r3, #56]	@ 0x38
 80049d6:	e00b      	b.n	80049f0 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049dc:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049e8:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80049f6:	461a      	mov	r2, r3
 80049f8:	2300      	movs	r3, #0
 80049fa:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80049fc:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8004a00:	2b01      	cmp	r3, #1
 8004a02:	d10d      	bne.n	8004a20 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004a04:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d104      	bne.n	8004a16 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004a0c:	2100      	movs	r1, #0
 8004a0e:	6878      	ldr	r0, [r7, #4]
 8004a10:	f000 f968 	bl	8004ce4 <USB_SetDevSpeed>
 8004a14:	e008      	b.n	8004a28 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004a16:	2101      	movs	r1, #1
 8004a18:	6878      	ldr	r0, [r7, #4]
 8004a1a:	f000 f963 	bl	8004ce4 <USB_SetDevSpeed>
 8004a1e:	e003      	b.n	8004a28 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004a20:	2103      	movs	r1, #3
 8004a22:	6878      	ldr	r0, [r7, #4]
 8004a24:	f000 f95e 	bl	8004ce4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004a28:	2110      	movs	r1, #16
 8004a2a:	6878      	ldr	r0, [r7, #4]
 8004a2c:	f000 f8fa 	bl	8004c24 <USB_FlushTxFifo>
 8004a30:	4603      	mov	r3, r0
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d001      	beq.n	8004a3a <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8004a36:	2301      	movs	r3, #1
 8004a38:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004a3a:	6878      	ldr	r0, [r7, #4]
 8004a3c:	f000 f924 	bl	8004c88 <USB_FlushRxFifo>
 8004a40:	4603      	mov	r3, r0
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d001      	beq.n	8004a4a <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8004a46:	2301      	movs	r3, #1
 8004a48:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a50:	461a      	mov	r2, r3
 8004a52:	2300      	movs	r3, #0
 8004a54:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a5c:	461a      	mov	r2, r3
 8004a5e:	2300      	movs	r3, #0
 8004a60:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a68:	461a      	mov	r2, r3
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004a6e:	2300      	movs	r3, #0
 8004a70:	613b      	str	r3, [r7, #16]
 8004a72:	e043      	b.n	8004afc <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004a74:	693b      	ldr	r3, [r7, #16]
 8004a76:	015a      	lsls	r2, r3, #5
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	4413      	add	r3, r2
 8004a7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004a86:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004a8a:	d118      	bne.n	8004abe <USB_DevInit+0x162>
    {
      if (i == 0U)
 8004a8c:	693b      	ldr	r3, [r7, #16]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d10a      	bne.n	8004aa8 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004a92:	693b      	ldr	r3, [r7, #16]
 8004a94:	015a      	lsls	r2, r3, #5
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	4413      	add	r3, r2
 8004a9a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a9e:	461a      	mov	r2, r3
 8004aa0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004aa4:	6013      	str	r3, [r2, #0]
 8004aa6:	e013      	b.n	8004ad0 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004aa8:	693b      	ldr	r3, [r7, #16]
 8004aaa:	015a      	lsls	r2, r3, #5
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	4413      	add	r3, r2
 8004ab0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ab4:	461a      	mov	r2, r3
 8004ab6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004aba:	6013      	str	r3, [r2, #0]
 8004abc:	e008      	b.n	8004ad0 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004abe:	693b      	ldr	r3, [r7, #16]
 8004ac0:	015a      	lsls	r2, r3, #5
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	4413      	add	r3, r2
 8004ac6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004aca:	461a      	mov	r2, r3
 8004acc:	2300      	movs	r3, #0
 8004ace:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004ad0:	693b      	ldr	r3, [r7, #16]
 8004ad2:	015a      	lsls	r2, r3, #5
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	4413      	add	r3, r2
 8004ad8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004adc:	461a      	mov	r2, r3
 8004ade:	2300      	movs	r3, #0
 8004ae0:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	015a      	lsls	r2, r3, #5
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	4413      	add	r3, r2
 8004aea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004aee:	461a      	mov	r2, r3
 8004af0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004af4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004af6:	693b      	ldr	r3, [r7, #16]
 8004af8:	3301      	adds	r3, #1
 8004afa:	613b      	str	r3, [r7, #16]
 8004afc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004b00:	461a      	mov	r2, r3
 8004b02:	693b      	ldr	r3, [r7, #16]
 8004b04:	4293      	cmp	r3, r2
 8004b06:	d3b5      	bcc.n	8004a74 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004b08:	2300      	movs	r3, #0
 8004b0a:	613b      	str	r3, [r7, #16]
 8004b0c:	e043      	b.n	8004b96 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004b0e:	693b      	ldr	r3, [r7, #16]
 8004b10:	015a      	lsls	r2, r3, #5
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	4413      	add	r3, r2
 8004b16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004b20:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004b24:	d118      	bne.n	8004b58 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8004b26:	693b      	ldr	r3, [r7, #16]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d10a      	bne.n	8004b42 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004b2c:	693b      	ldr	r3, [r7, #16]
 8004b2e:	015a      	lsls	r2, r3, #5
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	4413      	add	r3, r2
 8004b34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b38:	461a      	mov	r2, r3
 8004b3a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004b3e:	6013      	str	r3, [r2, #0]
 8004b40:	e013      	b.n	8004b6a <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004b42:	693b      	ldr	r3, [r7, #16]
 8004b44:	015a      	lsls	r2, r3, #5
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	4413      	add	r3, r2
 8004b4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b4e:	461a      	mov	r2, r3
 8004b50:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004b54:	6013      	str	r3, [r2, #0]
 8004b56:	e008      	b.n	8004b6a <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004b58:	693b      	ldr	r3, [r7, #16]
 8004b5a:	015a      	lsls	r2, r3, #5
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	4413      	add	r3, r2
 8004b60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b64:	461a      	mov	r2, r3
 8004b66:	2300      	movs	r3, #0
 8004b68:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004b6a:	693b      	ldr	r3, [r7, #16]
 8004b6c:	015a      	lsls	r2, r3, #5
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	4413      	add	r3, r2
 8004b72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b76:	461a      	mov	r2, r3
 8004b78:	2300      	movs	r3, #0
 8004b7a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004b7c:	693b      	ldr	r3, [r7, #16]
 8004b7e:	015a      	lsls	r2, r3, #5
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	4413      	add	r3, r2
 8004b84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b88:	461a      	mov	r2, r3
 8004b8a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004b8e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004b90:	693b      	ldr	r3, [r7, #16]
 8004b92:	3301      	adds	r3, #1
 8004b94:	613b      	str	r3, [r7, #16]
 8004b96:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004b9a:	461a      	mov	r2, r3
 8004b9c:	693b      	ldr	r3, [r7, #16]
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d3b5      	bcc.n	8004b0e <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ba8:	691b      	ldr	r3, [r3, #16]
 8004baa:	68fa      	ldr	r2, [r7, #12]
 8004bac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004bb0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004bb4:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8004bc2:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004bc4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d105      	bne.n	8004bd8 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	699b      	ldr	r3, [r3, #24]
 8004bd0:	f043 0210 	orr.w	r2, r3, #16
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	699a      	ldr	r2, [r3, #24]
 8004bdc:	4b10      	ldr	r3, [pc, #64]	@ (8004c20 <USB_DevInit+0x2c4>)
 8004bde:	4313      	orrs	r3, r2
 8004be0:	687a      	ldr	r2, [r7, #4]
 8004be2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004be4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d005      	beq.n	8004bf8 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	699b      	ldr	r3, [r3, #24]
 8004bf0:	f043 0208 	orr.w	r2, r3, #8
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004bf8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004bfc:	2b01      	cmp	r3, #1
 8004bfe:	d107      	bne.n	8004c10 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	699b      	ldr	r3, [r3, #24]
 8004c04:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004c08:	f043 0304 	orr.w	r3, r3, #4
 8004c0c:	687a      	ldr	r2, [r7, #4]
 8004c0e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004c10:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c12:	4618      	mov	r0, r3
 8004c14:	3718      	adds	r7, #24
 8004c16:	46bd      	mov	sp, r7
 8004c18:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004c1c:	b004      	add	sp, #16
 8004c1e:	4770      	bx	lr
 8004c20:	803c3800 	.word	0x803c3800

08004c24 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004c24:	b480      	push	{r7}
 8004c26:	b085      	sub	sp, #20
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
 8004c2c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004c2e:	2300      	movs	r3, #0
 8004c30:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	3301      	adds	r3, #1
 8004c36:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004c3e:	d901      	bls.n	8004c44 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004c40:	2303      	movs	r3, #3
 8004c42:	e01b      	b.n	8004c7c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	691b      	ldr	r3, [r3, #16]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	daf2      	bge.n	8004c32 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	019b      	lsls	r3, r3, #6
 8004c54:	f043 0220 	orr.w	r2, r3, #32
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	3301      	adds	r3, #1
 8004c60:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004c68:	d901      	bls.n	8004c6e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004c6a:	2303      	movs	r3, #3
 8004c6c:	e006      	b.n	8004c7c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	691b      	ldr	r3, [r3, #16]
 8004c72:	f003 0320 	and.w	r3, r3, #32
 8004c76:	2b20      	cmp	r3, #32
 8004c78:	d0f0      	beq.n	8004c5c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004c7a:	2300      	movs	r3, #0
}
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	3714      	adds	r7, #20
 8004c80:	46bd      	mov	sp, r7
 8004c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c86:	4770      	bx	lr

08004c88 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004c88:	b480      	push	{r7}
 8004c8a:	b085      	sub	sp, #20
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004c90:	2300      	movs	r3, #0
 8004c92:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	3301      	adds	r3, #1
 8004c98:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004ca0:	d901      	bls.n	8004ca6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004ca2:	2303      	movs	r3, #3
 8004ca4:	e018      	b.n	8004cd8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	691b      	ldr	r3, [r3, #16]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	daf2      	bge.n	8004c94 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004cae:	2300      	movs	r3, #0
 8004cb0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2210      	movs	r2, #16
 8004cb6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	3301      	adds	r3, #1
 8004cbc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004cc4:	d901      	bls.n	8004cca <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004cc6:	2303      	movs	r3, #3
 8004cc8:	e006      	b.n	8004cd8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	691b      	ldr	r3, [r3, #16]
 8004cce:	f003 0310 	and.w	r3, r3, #16
 8004cd2:	2b10      	cmp	r3, #16
 8004cd4:	d0f0      	beq.n	8004cb8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004cd6:	2300      	movs	r3, #0
}
 8004cd8:	4618      	mov	r0, r3
 8004cda:	3714      	adds	r7, #20
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce2:	4770      	bx	lr

08004ce4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	b085      	sub	sp, #20
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
 8004cec:	460b      	mov	r3, r1
 8004cee:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004cfa:	681a      	ldr	r2, [r3, #0]
 8004cfc:	78fb      	ldrb	r3, [r7, #3]
 8004cfe:	68f9      	ldr	r1, [r7, #12]
 8004d00:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004d04:	4313      	orrs	r3, r2
 8004d06:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004d08:	2300      	movs	r3, #0
}
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	3714      	adds	r7, #20
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d14:	4770      	bx	lr

08004d16 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8004d16:	b480      	push	{r7}
 8004d18:	b087      	sub	sp, #28
 8004d1a:	af00      	add	r7, sp, #0
 8004d1c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8004d22:	693b      	ldr	r3, [r7, #16]
 8004d24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d28:	689b      	ldr	r3, [r3, #8]
 8004d2a:	f003 0306 	and.w	r3, r3, #6
 8004d2e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d102      	bne.n	8004d3c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8004d36:	2300      	movs	r3, #0
 8004d38:	75fb      	strb	r3, [r7, #23]
 8004d3a:	e00a      	b.n	8004d52 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	2b02      	cmp	r3, #2
 8004d40:	d002      	beq.n	8004d48 <USB_GetDevSpeed+0x32>
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	2b06      	cmp	r3, #6
 8004d46:	d102      	bne.n	8004d4e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8004d48:	2302      	movs	r3, #2
 8004d4a:	75fb      	strb	r3, [r7, #23]
 8004d4c:	e001      	b.n	8004d52 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8004d4e:	230f      	movs	r3, #15
 8004d50:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8004d52:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d54:	4618      	mov	r0, r3
 8004d56:	371c      	adds	r7, #28
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5e:	4770      	bx	lr

08004d60 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8004d60:	b480      	push	{r7}
 8004d62:	b085      	sub	sp, #20
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
 8004d68:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	781b      	ldrb	r3, [r3, #0]
 8004d72:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	785b      	ldrb	r3, [r3, #1]
 8004d78:	2b01      	cmp	r3, #1
 8004d7a:	d13a      	bne.n	8004df2 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d82:	69da      	ldr	r2, [r3, #28]
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	781b      	ldrb	r3, [r3, #0]
 8004d88:	f003 030f 	and.w	r3, r3, #15
 8004d8c:	2101      	movs	r1, #1
 8004d8e:	fa01 f303 	lsl.w	r3, r1, r3
 8004d92:	b29b      	uxth	r3, r3
 8004d94:	68f9      	ldr	r1, [r7, #12]
 8004d96:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8004d9e:	68bb      	ldr	r3, [r7, #8]
 8004da0:	015a      	lsls	r2, r3, #5
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	4413      	add	r3, r2
 8004da6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d155      	bne.n	8004e60 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	015a      	lsls	r2, r3, #5
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	4413      	add	r3, r2
 8004dbc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004dc0:	681a      	ldr	r2, [r3, #0]
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	689b      	ldr	r3, [r3, #8]
 8004dc6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	791b      	ldrb	r3, [r3, #4]
 8004dce:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004dd0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004dd2:	68bb      	ldr	r3, [r7, #8]
 8004dd4:	059b      	lsls	r3, r3, #22
 8004dd6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	68ba      	ldr	r2, [r7, #8]
 8004ddc:	0151      	lsls	r1, r2, #5
 8004dde:	68fa      	ldr	r2, [r7, #12]
 8004de0:	440a      	add	r2, r1
 8004de2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004de6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004dea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004dee:	6013      	str	r3, [r2, #0]
 8004df0:	e036      	b.n	8004e60 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004df8:	69da      	ldr	r2, [r3, #28]
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	781b      	ldrb	r3, [r3, #0]
 8004dfe:	f003 030f 	and.w	r3, r3, #15
 8004e02:	2101      	movs	r1, #1
 8004e04:	fa01 f303 	lsl.w	r3, r1, r3
 8004e08:	041b      	lsls	r3, r3, #16
 8004e0a:	68f9      	ldr	r1, [r7, #12]
 8004e0c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004e10:	4313      	orrs	r3, r2
 8004e12:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	015a      	lsls	r2, r3, #5
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	4413      	add	r3, r2
 8004e1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d11a      	bne.n	8004e60 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004e2a:	68bb      	ldr	r3, [r7, #8]
 8004e2c:	015a      	lsls	r2, r3, #5
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	4413      	add	r3, r2
 8004e32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e36:	681a      	ldr	r2, [r3, #0]
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	689b      	ldr	r3, [r3, #8]
 8004e3c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	791b      	ldrb	r3, [r3, #4]
 8004e44:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004e46:	430b      	orrs	r3, r1
 8004e48:	4313      	orrs	r3, r2
 8004e4a:	68ba      	ldr	r2, [r7, #8]
 8004e4c:	0151      	lsls	r1, r2, #5
 8004e4e:	68fa      	ldr	r2, [r7, #12]
 8004e50:	440a      	add	r2, r1
 8004e52:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004e56:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e5a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004e5e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8004e60:	2300      	movs	r3, #0
}
 8004e62:	4618      	mov	r0, r3
 8004e64:	3714      	adds	r7, #20
 8004e66:	46bd      	mov	sp, r7
 8004e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6c:	4770      	bx	lr
	...

08004e70 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8004e70:	b480      	push	{r7}
 8004e72:	b085      	sub	sp, #20
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
 8004e78:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	781b      	ldrb	r3, [r3, #0]
 8004e82:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	785b      	ldrb	r3, [r3, #1]
 8004e88:	2b01      	cmp	r3, #1
 8004e8a:	d161      	bne.n	8004f50 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004e8c:	68bb      	ldr	r3, [r7, #8]
 8004e8e:	015a      	lsls	r2, r3, #5
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	4413      	add	r3, r2
 8004e94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004e9e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004ea2:	d11f      	bne.n	8004ee4 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8004ea4:	68bb      	ldr	r3, [r7, #8]
 8004ea6:	015a      	lsls	r2, r3, #5
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	4413      	add	r3, r2
 8004eac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	68ba      	ldr	r2, [r7, #8]
 8004eb4:	0151      	lsls	r1, r2, #5
 8004eb6:	68fa      	ldr	r2, [r7, #12]
 8004eb8:	440a      	add	r2, r1
 8004eba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004ebe:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004ec2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8004ec4:	68bb      	ldr	r3, [r7, #8]
 8004ec6:	015a      	lsls	r2, r3, #5
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	4413      	add	r3, r2
 8004ecc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	68ba      	ldr	r2, [r7, #8]
 8004ed4:	0151      	lsls	r1, r2, #5
 8004ed6:	68fa      	ldr	r2, [r7, #12]
 8004ed8:	440a      	add	r2, r1
 8004eda:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004ede:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004ee2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004eea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	781b      	ldrb	r3, [r3, #0]
 8004ef0:	f003 030f 	and.w	r3, r3, #15
 8004ef4:	2101      	movs	r1, #1
 8004ef6:	fa01 f303 	lsl.w	r3, r1, r3
 8004efa:	b29b      	uxth	r3, r3
 8004efc:	43db      	mvns	r3, r3
 8004efe:	68f9      	ldr	r1, [r7, #12]
 8004f00:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004f04:	4013      	ands	r3, r2
 8004f06:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f0e:	69da      	ldr	r2, [r3, #28]
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	781b      	ldrb	r3, [r3, #0]
 8004f14:	f003 030f 	and.w	r3, r3, #15
 8004f18:	2101      	movs	r1, #1
 8004f1a:	fa01 f303 	lsl.w	r3, r1, r3
 8004f1e:	b29b      	uxth	r3, r3
 8004f20:	43db      	mvns	r3, r3
 8004f22:	68f9      	ldr	r1, [r7, #12]
 8004f24:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004f28:	4013      	ands	r3, r2
 8004f2a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	015a      	lsls	r2, r3, #5
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	4413      	add	r3, r2
 8004f34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f38:	681a      	ldr	r2, [r3, #0]
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	0159      	lsls	r1, r3, #5
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	440b      	add	r3, r1
 8004f42:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f46:	4619      	mov	r1, r3
 8004f48:	4b35      	ldr	r3, [pc, #212]	@ (8005020 <USB_DeactivateEndpoint+0x1b0>)
 8004f4a:	4013      	ands	r3, r2
 8004f4c:	600b      	str	r3, [r1, #0]
 8004f4e:	e060      	b.n	8005012 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	015a      	lsls	r2, r3, #5
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	4413      	add	r3, r2
 8004f58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004f62:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004f66:	d11f      	bne.n	8004fa8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004f68:	68bb      	ldr	r3, [r7, #8]
 8004f6a:	015a      	lsls	r2, r3, #5
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	4413      	add	r3, r2
 8004f70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	68ba      	ldr	r2, [r7, #8]
 8004f78:	0151      	lsls	r1, r2, #5
 8004f7a:	68fa      	ldr	r2, [r7, #12]
 8004f7c:	440a      	add	r2, r1
 8004f7e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004f82:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004f86:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8004f88:	68bb      	ldr	r3, [r7, #8]
 8004f8a:	015a      	lsls	r2, r3, #5
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	4413      	add	r3, r2
 8004f90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	68ba      	ldr	r2, [r7, #8]
 8004f98:	0151      	lsls	r1, r2, #5
 8004f9a:	68fa      	ldr	r2, [r7, #12]
 8004f9c:	440a      	add	r2, r1
 8004f9e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004fa2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004fa6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004fae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	781b      	ldrb	r3, [r3, #0]
 8004fb4:	f003 030f 	and.w	r3, r3, #15
 8004fb8:	2101      	movs	r1, #1
 8004fba:	fa01 f303 	lsl.w	r3, r1, r3
 8004fbe:	041b      	lsls	r3, r3, #16
 8004fc0:	43db      	mvns	r3, r3
 8004fc2:	68f9      	ldr	r1, [r7, #12]
 8004fc4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004fc8:	4013      	ands	r3, r2
 8004fca:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004fd2:	69da      	ldr	r2, [r3, #28]
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	781b      	ldrb	r3, [r3, #0]
 8004fd8:	f003 030f 	and.w	r3, r3, #15
 8004fdc:	2101      	movs	r1, #1
 8004fde:	fa01 f303 	lsl.w	r3, r1, r3
 8004fe2:	041b      	lsls	r3, r3, #16
 8004fe4:	43db      	mvns	r3, r3
 8004fe6:	68f9      	ldr	r1, [r7, #12]
 8004fe8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004fec:	4013      	ands	r3, r2
 8004fee:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8004ff0:	68bb      	ldr	r3, [r7, #8]
 8004ff2:	015a      	lsls	r2, r3, #5
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	4413      	add	r3, r2
 8004ff8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ffc:	681a      	ldr	r2, [r3, #0]
 8004ffe:	68bb      	ldr	r3, [r7, #8]
 8005000:	0159      	lsls	r1, r3, #5
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	440b      	add	r3, r1
 8005006:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800500a:	4619      	mov	r1, r3
 800500c:	4b05      	ldr	r3, [pc, #20]	@ (8005024 <USB_DeactivateEndpoint+0x1b4>)
 800500e:	4013      	ands	r3, r2
 8005010:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8005012:	2300      	movs	r3, #0
}
 8005014:	4618      	mov	r0, r3
 8005016:	3714      	adds	r7, #20
 8005018:	46bd      	mov	sp, r7
 800501a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501e:	4770      	bx	lr
 8005020:	ec337800 	.word	0xec337800
 8005024:	eff37800 	.word	0xeff37800

08005028 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	b08a      	sub	sp, #40	@ 0x28
 800502c:	af02      	add	r7, sp, #8
 800502e:	60f8      	str	r0, [r7, #12]
 8005030:	60b9      	str	r1, [r7, #8]
 8005032:	4613      	mov	r3, r2
 8005034:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800503a:	68bb      	ldr	r3, [r7, #8]
 800503c:	781b      	ldrb	r3, [r3, #0]
 800503e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005040:	68bb      	ldr	r3, [r7, #8]
 8005042:	785b      	ldrb	r3, [r3, #1]
 8005044:	2b01      	cmp	r3, #1
 8005046:	f040 817f 	bne.w	8005348 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800504a:	68bb      	ldr	r3, [r7, #8]
 800504c:	691b      	ldr	r3, [r3, #16]
 800504e:	2b00      	cmp	r3, #0
 8005050:	d132      	bne.n	80050b8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005052:	69bb      	ldr	r3, [r7, #24]
 8005054:	015a      	lsls	r2, r3, #5
 8005056:	69fb      	ldr	r3, [r7, #28]
 8005058:	4413      	add	r3, r2
 800505a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800505e:	691b      	ldr	r3, [r3, #16]
 8005060:	69ba      	ldr	r2, [r7, #24]
 8005062:	0151      	lsls	r1, r2, #5
 8005064:	69fa      	ldr	r2, [r7, #28]
 8005066:	440a      	add	r2, r1
 8005068:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800506c:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005070:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005074:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005076:	69bb      	ldr	r3, [r7, #24]
 8005078:	015a      	lsls	r2, r3, #5
 800507a:	69fb      	ldr	r3, [r7, #28]
 800507c:	4413      	add	r3, r2
 800507e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005082:	691b      	ldr	r3, [r3, #16]
 8005084:	69ba      	ldr	r2, [r7, #24]
 8005086:	0151      	lsls	r1, r2, #5
 8005088:	69fa      	ldr	r2, [r7, #28]
 800508a:	440a      	add	r2, r1
 800508c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005090:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005094:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005096:	69bb      	ldr	r3, [r7, #24]
 8005098:	015a      	lsls	r2, r3, #5
 800509a:	69fb      	ldr	r3, [r7, #28]
 800509c:	4413      	add	r3, r2
 800509e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80050a2:	691b      	ldr	r3, [r3, #16]
 80050a4:	69ba      	ldr	r2, [r7, #24]
 80050a6:	0151      	lsls	r1, r2, #5
 80050a8:	69fa      	ldr	r2, [r7, #28]
 80050aa:	440a      	add	r2, r1
 80050ac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80050b0:	0cdb      	lsrs	r3, r3, #19
 80050b2:	04db      	lsls	r3, r3, #19
 80050b4:	6113      	str	r3, [r2, #16]
 80050b6:	e097      	b.n	80051e8 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80050b8:	69bb      	ldr	r3, [r7, #24]
 80050ba:	015a      	lsls	r2, r3, #5
 80050bc:	69fb      	ldr	r3, [r7, #28]
 80050be:	4413      	add	r3, r2
 80050c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80050c4:	691b      	ldr	r3, [r3, #16]
 80050c6:	69ba      	ldr	r2, [r7, #24]
 80050c8:	0151      	lsls	r1, r2, #5
 80050ca:	69fa      	ldr	r2, [r7, #28]
 80050cc:	440a      	add	r2, r1
 80050ce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80050d2:	0cdb      	lsrs	r3, r3, #19
 80050d4:	04db      	lsls	r3, r3, #19
 80050d6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80050d8:	69bb      	ldr	r3, [r7, #24]
 80050da:	015a      	lsls	r2, r3, #5
 80050dc:	69fb      	ldr	r3, [r7, #28]
 80050de:	4413      	add	r3, r2
 80050e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80050e4:	691b      	ldr	r3, [r3, #16]
 80050e6:	69ba      	ldr	r2, [r7, #24]
 80050e8:	0151      	lsls	r1, r2, #5
 80050ea:	69fa      	ldr	r2, [r7, #28]
 80050ec:	440a      	add	r2, r1
 80050ee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80050f2:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80050f6:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80050fa:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 80050fc:	69bb      	ldr	r3, [r7, #24]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d11a      	bne.n	8005138 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8005102:	68bb      	ldr	r3, [r7, #8]
 8005104:	691a      	ldr	r2, [r3, #16]
 8005106:	68bb      	ldr	r3, [r7, #8]
 8005108:	689b      	ldr	r3, [r3, #8]
 800510a:	429a      	cmp	r2, r3
 800510c:	d903      	bls.n	8005116 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800510e:	68bb      	ldr	r3, [r7, #8]
 8005110:	689a      	ldr	r2, [r3, #8]
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005116:	69bb      	ldr	r3, [r7, #24]
 8005118:	015a      	lsls	r2, r3, #5
 800511a:	69fb      	ldr	r3, [r7, #28]
 800511c:	4413      	add	r3, r2
 800511e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005122:	691b      	ldr	r3, [r3, #16]
 8005124:	69ba      	ldr	r2, [r7, #24]
 8005126:	0151      	lsls	r1, r2, #5
 8005128:	69fa      	ldr	r2, [r7, #28]
 800512a:	440a      	add	r2, r1
 800512c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005130:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005134:	6113      	str	r3, [r2, #16]
 8005136:	e044      	b.n	80051c2 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005138:	68bb      	ldr	r3, [r7, #8]
 800513a:	691a      	ldr	r2, [r3, #16]
 800513c:	68bb      	ldr	r3, [r7, #8]
 800513e:	689b      	ldr	r3, [r3, #8]
 8005140:	4413      	add	r3, r2
 8005142:	1e5a      	subs	r2, r3, #1
 8005144:	68bb      	ldr	r3, [r7, #8]
 8005146:	689b      	ldr	r3, [r3, #8]
 8005148:	fbb2 f3f3 	udiv	r3, r2, r3
 800514c:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800514e:	69bb      	ldr	r3, [r7, #24]
 8005150:	015a      	lsls	r2, r3, #5
 8005152:	69fb      	ldr	r3, [r7, #28]
 8005154:	4413      	add	r3, r2
 8005156:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800515a:	691a      	ldr	r2, [r3, #16]
 800515c:	8afb      	ldrh	r3, [r7, #22]
 800515e:	04d9      	lsls	r1, r3, #19
 8005160:	4ba4      	ldr	r3, [pc, #656]	@ (80053f4 <USB_EPStartXfer+0x3cc>)
 8005162:	400b      	ands	r3, r1
 8005164:	69b9      	ldr	r1, [r7, #24]
 8005166:	0148      	lsls	r0, r1, #5
 8005168:	69f9      	ldr	r1, [r7, #28]
 800516a:	4401      	add	r1, r0
 800516c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005170:	4313      	orrs	r3, r2
 8005172:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8005174:	68bb      	ldr	r3, [r7, #8]
 8005176:	791b      	ldrb	r3, [r3, #4]
 8005178:	2b01      	cmp	r3, #1
 800517a:	d122      	bne.n	80051c2 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800517c:	69bb      	ldr	r3, [r7, #24]
 800517e:	015a      	lsls	r2, r3, #5
 8005180:	69fb      	ldr	r3, [r7, #28]
 8005182:	4413      	add	r3, r2
 8005184:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005188:	691b      	ldr	r3, [r3, #16]
 800518a:	69ba      	ldr	r2, [r7, #24]
 800518c:	0151      	lsls	r1, r2, #5
 800518e:	69fa      	ldr	r2, [r7, #28]
 8005190:	440a      	add	r2, r1
 8005192:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005196:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800519a:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800519c:	69bb      	ldr	r3, [r7, #24]
 800519e:	015a      	lsls	r2, r3, #5
 80051a0:	69fb      	ldr	r3, [r7, #28]
 80051a2:	4413      	add	r3, r2
 80051a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80051a8:	691a      	ldr	r2, [r3, #16]
 80051aa:	8afb      	ldrh	r3, [r7, #22]
 80051ac:	075b      	lsls	r3, r3, #29
 80051ae:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80051b2:	69b9      	ldr	r1, [r7, #24]
 80051b4:	0148      	lsls	r0, r1, #5
 80051b6:	69f9      	ldr	r1, [r7, #28]
 80051b8:	4401      	add	r1, r0
 80051ba:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80051be:	4313      	orrs	r3, r2
 80051c0:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80051c2:	69bb      	ldr	r3, [r7, #24]
 80051c4:	015a      	lsls	r2, r3, #5
 80051c6:	69fb      	ldr	r3, [r7, #28]
 80051c8:	4413      	add	r3, r2
 80051ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80051ce:	691a      	ldr	r2, [r3, #16]
 80051d0:	68bb      	ldr	r3, [r7, #8]
 80051d2:	691b      	ldr	r3, [r3, #16]
 80051d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80051d8:	69b9      	ldr	r1, [r7, #24]
 80051da:	0148      	lsls	r0, r1, #5
 80051dc:	69f9      	ldr	r1, [r7, #28]
 80051de:	4401      	add	r1, r0
 80051e0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80051e4:	4313      	orrs	r3, r2
 80051e6:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80051e8:	79fb      	ldrb	r3, [r7, #7]
 80051ea:	2b01      	cmp	r3, #1
 80051ec:	d14b      	bne.n	8005286 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80051ee:	68bb      	ldr	r3, [r7, #8]
 80051f0:	69db      	ldr	r3, [r3, #28]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d009      	beq.n	800520a <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80051f6:	69bb      	ldr	r3, [r7, #24]
 80051f8:	015a      	lsls	r2, r3, #5
 80051fa:	69fb      	ldr	r3, [r7, #28]
 80051fc:	4413      	add	r3, r2
 80051fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005202:	461a      	mov	r2, r3
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	69db      	ldr	r3, [r3, #28]
 8005208:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800520a:	68bb      	ldr	r3, [r7, #8]
 800520c:	791b      	ldrb	r3, [r3, #4]
 800520e:	2b01      	cmp	r3, #1
 8005210:	d128      	bne.n	8005264 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005212:	69fb      	ldr	r3, [r7, #28]
 8005214:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005218:	689b      	ldr	r3, [r3, #8]
 800521a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800521e:	2b00      	cmp	r3, #0
 8005220:	d110      	bne.n	8005244 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005222:	69bb      	ldr	r3, [r7, #24]
 8005224:	015a      	lsls	r2, r3, #5
 8005226:	69fb      	ldr	r3, [r7, #28]
 8005228:	4413      	add	r3, r2
 800522a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	69ba      	ldr	r2, [r7, #24]
 8005232:	0151      	lsls	r1, r2, #5
 8005234:	69fa      	ldr	r2, [r7, #28]
 8005236:	440a      	add	r2, r1
 8005238:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800523c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005240:	6013      	str	r3, [r2, #0]
 8005242:	e00f      	b.n	8005264 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005244:	69bb      	ldr	r3, [r7, #24]
 8005246:	015a      	lsls	r2, r3, #5
 8005248:	69fb      	ldr	r3, [r7, #28]
 800524a:	4413      	add	r3, r2
 800524c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	69ba      	ldr	r2, [r7, #24]
 8005254:	0151      	lsls	r1, r2, #5
 8005256:	69fa      	ldr	r2, [r7, #28]
 8005258:	440a      	add	r2, r1
 800525a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800525e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005262:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005264:	69bb      	ldr	r3, [r7, #24]
 8005266:	015a      	lsls	r2, r3, #5
 8005268:	69fb      	ldr	r3, [r7, #28]
 800526a:	4413      	add	r3, r2
 800526c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	69ba      	ldr	r2, [r7, #24]
 8005274:	0151      	lsls	r1, r2, #5
 8005276:	69fa      	ldr	r2, [r7, #28]
 8005278:	440a      	add	r2, r1
 800527a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800527e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005282:	6013      	str	r3, [r2, #0]
 8005284:	e166      	b.n	8005554 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005286:	69bb      	ldr	r3, [r7, #24]
 8005288:	015a      	lsls	r2, r3, #5
 800528a:	69fb      	ldr	r3, [r7, #28]
 800528c:	4413      	add	r3, r2
 800528e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	69ba      	ldr	r2, [r7, #24]
 8005296:	0151      	lsls	r1, r2, #5
 8005298:	69fa      	ldr	r2, [r7, #28]
 800529a:	440a      	add	r2, r1
 800529c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80052a0:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80052a4:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80052a6:	68bb      	ldr	r3, [r7, #8]
 80052a8:	791b      	ldrb	r3, [r3, #4]
 80052aa:	2b01      	cmp	r3, #1
 80052ac:	d015      	beq.n	80052da <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80052ae:	68bb      	ldr	r3, [r7, #8]
 80052b0:	691b      	ldr	r3, [r3, #16]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	f000 814e 	beq.w	8005554 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80052b8:	69fb      	ldr	r3, [r7, #28]
 80052ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052be:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80052c0:	68bb      	ldr	r3, [r7, #8]
 80052c2:	781b      	ldrb	r3, [r3, #0]
 80052c4:	f003 030f 	and.w	r3, r3, #15
 80052c8:	2101      	movs	r1, #1
 80052ca:	fa01 f303 	lsl.w	r3, r1, r3
 80052ce:	69f9      	ldr	r1, [r7, #28]
 80052d0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80052d4:	4313      	orrs	r3, r2
 80052d6:	634b      	str	r3, [r1, #52]	@ 0x34
 80052d8:	e13c      	b.n	8005554 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80052da:	69fb      	ldr	r3, [r7, #28]
 80052dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052e0:	689b      	ldr	r3, [r3, #8]
 80052e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d110      	bne.n	800530c <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80052ea:	69bb      	ldr	r3, [r7, #24]
 80052ec:	015a      	lsls	r2, r3, #5
 80052ee:	69fb      	ldr	r3, [r7, #28]
 80052f0:	4413      	add	r3, r2
 80052f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	69ba      	ldr	r2, [r7, #24]
 80052fa:	0151      	lsls	r1, r2, #5
 80052fc:	69fa      	ldr	r2, [r7, #28]
 80052fe:	440a      	add	r2, r1
 8005300:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005304:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005308:	6013      	str	r3, [r2, #0]
 800530a:	e00f      	b.n	800532c <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800530c:	69bb      	ldr	r3, [r7, #24]
 800530e:	015a      	lsls	r2, r3, #5
 8005310:	69fb      	ldr	r3, [r7, #28]
 8005312:	4413      	add	r3, r2
 8005314:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	69ba      	ldr	r2, [r7, #24]
 800531c:	0151      	lsls	r1, r2, #5
 800531e:	69fa      	ldr	r2, [r7, #28]
 8005320:	440a      	add	r2, r1
 8005322:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005326:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800532a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800532c:	68bb      	ldr	r3, [r7, #8]
 800532e:	68d9      	ldr	r1, [r3, #12]
 8005330:	68bb      	ldr	r3, [r7, #8]
 8005332:	781a      	ldrb	r2, [r3, #0]
 8005334:	68bb      	ldr	r3, [r7, #8]
 8005336:	691b      	ldr	r3, [r3, #16]
 8005338:	b298      	uxth	r0, r3
 800533a:	79fb      	ldrb	r3, [r7, #7]
 800533c:	9300      	str	r3, [sp, #0]
 800533e:	4603      	mov	r3, r0
 8005340:	68f8      	ldr	r0, [r7, #12]
 8005342:	f000 f9b9 	bl	80056b8 <USB_WritePacket>
 8005346:	e105      	b.n	8005554 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005348:	69bb      	ldr	r3, [r7, #24]
 800534a:	015a      	lsls	r2, r3, #5
 800534c:	69fb      	ldr	r3, [r7, #28]
 800534e:	4413      	add	r3, r2
 8005350:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005354:	691b      	ldr	r3, [r3, #16]
 8005356:	69ba      	ldr	r2, [r7, #24]
 8005358:	0151      	lsls	r1, r2, #5
 800535a:	69fa      	ldr	r2, [r7, #28]
 800535c:	440a      	add	r2, r1
 800535e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005362:	0cdb      	lsrs	r3, r3, #19
 8005364:	04db      	lsls	r3, r3, #19
 8005366:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005368:	69bb      	ldr	r3, [r7, #24]
 800536a:	015a      	lsls	r2, r3, #5
 800536c:	69fb      	ldr	r3, [r7, #28]
 800536e:	4413      	add	r3, r2
 8005370:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005374:	691b      	ldr	r3, [r3, #16]
 8005376:	69ba      	ldr	r2, [r7, #24]
 8005378:	0151      	lsls	r1, r2, #5
 800537a:	69fa      	ldr	r2, [r7, #28]
 800537c:	440a      	add	r2, r1
 800537e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005382:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005386:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800538a:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800538c:	69bb      	ldr	r3, [r7, #24]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d132      	bne.n	80053f8 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	691b      	ldr	r3, [r3, #16]
 8005396:	2b00      	cmp	r3, #0
 8005398:	d003      	beq.n	80053a2 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800539a:	68bb      	ldr	r3, [r7, #8]
 800539c:	689a      	ldr	r2, [r3, #8]
 800539e:	68bb      	ldr	r3, [r7, #8]
 80053a0:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80053a2:	68bb      	ldr	r3, [r7, #8]
 80053a4:	689a      	ldr	r2, [r3, #8]
 80053a6:	68bb      	ldr	r3, [r7, #8]
 80053a8:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80053aa:	69bb      	ldr	r3, [r7, #24]
 80053ac:	015a      	lsls	r2, r3, #5
 80053ae:	69fb      	ldr	r3, [r7, #28]
 80053b0:	4413      	add	r3, r2
 80053b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053b6:	691a      	ldr	r2, [r3, #16]
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	6a1b      	ldr	r3, [r3, #32]
 80053bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80053c0:	69b9      	ldr	r1, [r7, #24]
 80053c2:	0148      	lsls	r0, r1, #5
 80053c4:	69f9      	ldr	r1, [r7, #28]
 80053c6:	4401      	add	r1, r0
 80053c8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80053cc:	4313      	orrs	r3, r2
 80053ce:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80053d0:	69bb      	ldr	r3, [r7, #24]
 80053d2:	015a      	lsls	r2, r3, #5
 80053d4:	69fb      	ldr	r3, [r7, #28]
 80053d6:	4413      	add	r3, r2
 80053d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053dc:	691b      	ldr	r3, [r3, #16]
 80053de:	69ba      	ldr	r2, [r7, #24]
 80053e0:	0151      	lsls	r1, r2, #5
 80053e2:	69fa      	ldr	r2, [r7, #28]
 80053e4:	440a      	add	r2, r1
 80053e6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80053ea:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80053ee:	6113      	str	r3, [r2, #16]
 80053f0:	e062      	b.n	80054b8 <USB_EPStartXfer+0x490>
 80053f2:	bf00      	nop
 80053f4:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 80053f8:	68bb      	ldr	r3, [r7, #8]
 80053fa:	691b      	ldr	r3, [r3, #16]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d123      	bne.n	8005448 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8005400:	69bb      	ldr	r3, [r7, #24]
 8005402:	015a      	lsls	r2, r3, #5
 8005404:	69fb      	ldr	r3, [r7, #28]
 8005406:	4413      	add	r3, r2
 8005408:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800540c:	691a      	ldr	r2, [r3, #16]
 800540e:	68bb      	ldr	r3, [r7, #8]
 8005410:	689b      	ldr	r3, [r3, #8]
 8005412:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005416:	69b9      	ldr	r1, [r7, #24]
 8005418:	0148      	lsls	r0, r1, #5
 800541a:	69f9      	ldr	r1, [r7, #28]
 800541c:	4401      	add	r1, r0
 800541e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005422:	4313      	orrs	r3, r2
 8005424:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005426:	69bb      	ldr	r3, [r7, #24]
 8005428:	015a      	lsls	r2, r3, #5
 800542a:	69fb      	ldr	r3, [r7, #28]
 800542c:	4413      	add	r3, r2
 800542e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005432:	691b      	ldr	r3, [r3, #16]
 8005434:	69ba      	ldr	r2, [r7, #24]
 8005436:	0151      	lsls	r1, r2, #5
 8005438:	69fa      	ldr	r2, [r7, #28]
 800543a:	440a      	add	r2, r1
 800543c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005440:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005444:	6113      	str	r3, [r2, #16]
 8005446:	e037      	b.n	80054b8 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	691a      	ldr	r2, [r3, #16]
 800544c:	68bb      	ldr	r3, [r7, #8]
 800544e:	689b      	ldr	r3, [r3, #8]
 8005450:	4413      	add	r3, r2
 8005452:	1e5a      	subs	r2, r3, #1
 8005454:	68bb      	ldr	r3, [r7, #8]
 8005456:	689b      	ldr	r3, [r3, #8]
 8005458:	fbb2 f3f3 	udiv	r3, r2, r3
 800545c:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	689b      	ldr	r3, [r3, #8]
 8005462:	8afa      	ldrh	r2, [r7, #22]
 8005464:	fb03 f202 	mul.w	r2, r3, r2
 8005468:	68bb      	ldr	r3, [r7, #8]
 800546a:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800546c:	69bb      	ldr	r3, [r7, #24]
 800546e:	015a      	lsls	r2, r3, #5
 8005470:	69fb      	ldr	r3, [r7, #28]
 8005472:	4413      	add	r3, r2
 8005474:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005478:	691a      	ldr	r2, [r3, #16]
 800547a:	8afb      	ldrh	r3, [r7, #22]
 800547c:	04d9      	lsls	r1, r3, #19
 800547e:	4b38      	ldr	r3, [pc, #224]	@ (8005560 <USB_EPStartXfer+0x538>)
 8005480:	400b      	ands	r3, r1
 8005482:	69b9      	ldr	r1, [r7, #24]
 8005484:	0148      	lsls	r0, r1, #5
 8005486:	69f9      	ldr	r1, [r7, #28]
 8005488:	4401      	add	r1, r0
 800548a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800548e:	4313      	orrs	r3, r2
 8005490:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8005492:	69bb      	ldr	r3, [r7, #24]
 8005494:	015a      	lsls	r2, r3, #5
 8005496:	69fb      	ldr	r3, [r7, #28]
 8005498:	4413      	add	r3, r2
 800549a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800549e:	691a      	ldr	r2, [r3, #16]
 80054a0:	68bb      	ldr	r3, [r7, #8]
 80054a2:	6a1b      	ldr	r3, [r3, #32]
 80054a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80054a8:	69b9      	ldr	r1, [r7, #24]
 80054aa:	0148      	lsls	r0, r1, #5
 80054ac:	69f9      	ldr	r1, [r7, #28]
 80054ae:	4401      	add	r1, r0
 80054b0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80054b4:	4313      	orrs	r3, r2
 80054b6:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80054b8:	79fb      	ldrb	r3, [r7, #7]
 80054ba:	2b01      	cmp	r3, #1
 80054bc:	d10d      	bne.n	80054da <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80054be:	68bb      	ldr	r3, [r7, #8]
 80054c0:	68db      	ldr	r3, [r3, #12]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d009      	beq.n	80054da <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80054c6:	68bb      	ldr	r3, [r7, #8]
 80054c8:	68d9      	ldr	r1, [r3, #12]
 80054ca:	69bb      	ldr	r3, [r7, #24]
 80054cc:	015a      	lsls	r2, r3, #5
 80054ce:	69fb      	ldr	r3, [r7, #28]
 80054d0:	4413      	add	r3, r2
 80054d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054d6:	460a      	mov	r2, r1
 80054d8:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	791b      	ldrb	r3, [r3, #4]
 80054de:	2b01      	cmp	r3, #1
 80054e0:	d128      	bne.n	8005534 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80054e2:	69fb      	ldr	r3, [r7, #28]
 80054e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054e8:	689b      	ldr	r3, [r3, #8]
 80054ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d110      	bne.n	8005514 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80054f2:	69bb      	ldr	r3, [r7, #24]
 80054f4:	015a      	lsls	r2, r3, #5
 80054f6:	69fb      	ldr	r3, [r7, #28]
 80054f8:	4413      	add	r3, r2
 80054fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	69ba      	ldr	r2, [r7, #24]
 8005502:	0151      	lsls	r1, r2, #5
 8005504:	69fa      	ldr	r2, [r7, #28]
 8005506:	440a      	add	r2, r1
 8005508:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800550c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005510:	6013      	str	r3, [r2, #0]
 8005512:	e00f      	b.n	8005534 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8005514:	69bb      	ldr	r3, [r7, #24]
 8005516:	015a      	lsls	r2, r3, #5
 8005518:	69fb      	ldr	r3, [r7, #28]
 800551a:	4413      	add	r3, r2
 800551c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	69ba      	ldr	r2, [r7, #24]
 8005524:	0151      	lsls	r1, r2, #5
 8005526:	69fa      	ldr	r2, [r7, #28]
 8005528:	440a      	add	r2, r1
 800552a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800552e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005532:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005534:	69bb      	ldr	r3, [r7, #24]
 8005536:	015a      	lsls	r2, r3, #5
 8005538:	69fb      	ldr	r3, [r7, #28]
 800553a:	4413      	add	r3, r2
 800553c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	69ba      	ldr	r2, [r7, #24]
 8005544:	0151      	lsls	r1, r2, #5
 8005546:	69fa      	ldr	r2, [r7, #28]
 8005548:	440a      	add	r2, r1
 800554a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800554e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005552:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005554:	2300      	movs	r3, #0
}
 8005556:	4618      	mov	r0, r3
 8005558:	3720      	adds	r7, #32
 800555a:	46bd      	mov	sp, r7
 800555c:	bd80      	pop	{r7, pc}
 800555e:	bf00      	nop
 8005560:	1ff80000 	.word	0x1ff80000

08005564 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005564:	b480      	push	{r7}
 8005566:	b087      	sub	sp, #28
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
 800556c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800556e:	2300      	movs	r3, #0
 8005570:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8005572:	2300      	movs	r3, #0
 8005574:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	785b      	ldrb	r3, [r3, #1]
 800557e:	2b01      	cmp	r3, #1
 8005580:	d14a      	bne.n	8005618 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	781b      	ldrb	r3, [r3, #0]
 8005586:	015a      	lsls	r2, r3, #5
 8005588:	693b      	ldr	r3, [r7, #16]
 800558a:	4413      	add	r3, r2
 800558c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005596:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800559a:	f040 8086 	bne.w	80056aa <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	781b      	ldrb	r3, [r3, #0]
 80055a2:	015a      	lsls	r2, r3, #5
 80055a4:	693b      	ldr	r3, [r7, #16]
 80055a6:	4413      	add	r3, r2
 80055a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	683a      	ldr	r2, [r7, #0]
 80055b0:	7812      	ldrb	r2, [r2, #0]
 80055b2:	0151      	lsls	r1, r2, #5
 80055b4:	693a      	ldr	r2, [r7, #16]
 80055b6:	440a      	add	r2, r1
 80055b8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80055bc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80055c0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	781b      	ldrb	r3, [r3, #0]
 80055c6:	015a      	lsls	r2, r3, #5
 80055c8:	693b      	ldr	r3, [r7, #16]
 80055ca:	4413      	add	r3, r2
 80055cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	683a      	ldr	r2, [r7, #0]
 80055d4:	7812      	ldrb	r2, [r2, #0]
 80055d6:	0151      	lsls	r1, r2, #5
 80055d8:	693a      	ldr	r2, [r7, #16]
 80055da:	440a      	add	r2, r1
 80055dc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80055e0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80055e4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	3301      	adds	r3, #1
 80055ea:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	f242 7210 	movw	r2, #10000	@ 0x2710
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d902      	bls.n	80055fc <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80055f6:	2301      	movs	r3, #1
 80055f8:	75fb      	strb	r3, [r7, #23]
          break;
 80055fa:	e056      	b.n	80056aa <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	781b      	ldrb	r3, [r3, #0]
 8005600:	015a      	lsls	r2, r3, #5
 8005602:	693b      	ldr	r3, [r7, #16]
 8005604:	4413      	add	r3, r2
 8005606:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005610:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005614:	d0e7      	beq.n	80055e6 <USB_EPStopXfer+0x82>
 8005616:	e048      	b.n	80056aa <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	781b      	ldrb	r3, [r3, #0]
 800561c:	015a      	lsls	r2, r3, #5
 800561e:	693b      	ldr	r3, [r7, #16]
 8005620:	4413      	add	r3, r2
 8005622:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800562c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005630:	d13b      	bne.n	80056aa <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8005632:	683b      	ldr	r3, [r7, #0]
 8005634:	781b      	ldrb	r3, [r3, #0]
 8005636:	015a      	lsls	r2, r3, #5
 8005638:	693b      	ldr	r3, [r7, #16]
 800563a:	4413      	add	r3, r2
 800563c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	683a      	ldr	r2, [r7, #0]
 8005644:	7812      	ldrb	r2, [r2, #0]
 8005646:	0151      	lsls	r1, r2, #5
 8005648:	693a      	ldr	r2, [r7, #16]
 800564a:	440a      	add	r2, r1
 800564c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005650:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005654:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	781b      	ldrb	r3, [r3, #0]
 800565a:	015a      	lsls	r2, r3, #5
 800565c:	693b      	ldr	r3, [r7, #16]
 800565e:	4413      	add	r3, r2
 8005660:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	683a      	ldr	r2, [r7, #0]
 8005668:	7812      	ldrb	r2, [r2, #0]
 800566a:	0151      	lsls	r1, r2, #5
 800566c:	693a      	ldr	r2, [r7, #16]
 800566e:	440a      	add	r2, r1
 8005670:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005674:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005678:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	3301      	adds	r3, #1
 800567e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	f242 7210 	movw	r2, #10000	@ 0x2710
 8005686:	4293      	cmp	r3, r2
 8005688:	d902      	bls.n	8005690 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800568a:	2301      	movs	r3, #1
 800568c:	75fb      	strb	r3, [r7, #23]
          break;
 800568e:	e00c      	b.n	80056aa <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	781b      	ldrb	r3, [r3, #0]
 8005694:	015a      	lsls	r2, r3, #5
 8005696:	693b      	ldr	r3, [r7, #16]
 8005698:	4413      	add	r3, r2
 800569a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80056a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80056a8:	d0e7      	beq.n	800567a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80056aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80056ac:	4618      	mov	r0, r3
 80056ae:	371c      	adds	r7, #28
 80056b0:	46bd      	mov	sp, r7
 80056b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b6:	4770      	bx	lr

080056b8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80056b8:	b480      	push	{r7}
 80056ba:	b089      	sub	sp, #36	@ 0x24
 80056bc:	af00      	add	r7, sp, #0
 80056be:	60f8      	str	r0, [r7, #12]
 80056c0:	60b9      	str	r1, [r7, #8]
 80056c2:	4611      	mov	r1, r2
 80056c4:	461a      	mov	r2, r3
 80056c6:	460b      	mov	r3, r1
 80056c8:	71fb      	strb	r3, [r7, #7]
 80056ca:	4613      	mov	r3, r2
 80056cc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80056d2:	68bb      	ldr	r3, [r7, #8]
 80056d4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80056d6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d123      	bne.n	8005726 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80056de:	88bb      	ldrh	r3, [r7, #4]
 80056e0:	3303      	adds	r3, #3
 80056e2:	089b      	lsrs	r3, r3, #2
 80056e4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80056e6:	2300      	movs	r3, #0
 80056e8:	61bb      	str	r3, [r7, #24]
 80056ea:	e018      	b.n	800571e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80056ec:	79fb      	ldrb	r3, [r7, #7]
 80056ee:	031a      	lsls	r2, r3, #12
 80056f0:	697b      	ldr	r3, [r7, #20]
 80056f2:	4413      	add	r3, r2
 80056f4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80056f8:	461a      	mov	r2, r3
 80056fa:	69fb      	ldr	r3, [r7, #28]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005700:	69fb      	ldr	r3, [r7, #28]
 8005702:	3301      	adds	r3, #1
 8005704:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005706:	69fb      	ldr	r3, [r7, #28]
 8005708:	3301      	adds	r3, #1
 800570a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800570c:	69fb      	ldr	r3, [r7, #28]
 800570e:	3301      	adds	r3, #1
 8005710:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005712:	69fb      	ldr	r3, [r7, #28]
 8005714:	3301      	adds	r3, #1
 8005716:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005718:	69bb      	ldr	r3, [r7, #24]
 800571a:	3301      	adds	r3, #1
 800571c:	61bb      	str	r3, [r7, #24]
 800571e:	69ba      	ldr	r2, [r7, #24]
 8005720:	693b      	ldr	r3, [r7, #16]
 8005722:	429a      	cmp	r2, r3
 8005724:	d3e2      	bcc.n	80056ec <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005726:	2300      	movs	r3, #0
}
 8005728:	4618      	mov	r0, r3
 800572a:	3724      	adds	r7, #36	@ 0x24
 800572c:	46bd      	mov	sp, r7
 800572e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005732:	4770      	bx	lr

08005734 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005734:	b480      	push	{r7}
 8005736:	b08b      	sub	sp, #44	@ 0x2c
 8005738:	af00      	add	r7, sp, #0
 800573a:	60f8      	str	r0, [r7, #12]
 800573c:	60b9      	str	r1, [r7, #8]
 800573e:	4613      	mov	r3, r2
 8005740:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800574a:	88fb      	ldrh	r3, [r7, #6]
 800574c:	089b      	lsrs	r3, r3, #2
 800574e:	b29b      	uxth	r3, r3
 8005750:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005752:	88fb      	ldrh	r3, [r7, #6]
 8005754:	f003 0303 	and.w	r3, r3, #3
 8005758:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800575a:	2300      	movs	r3, #0
 800575c:	623b      	str	r3, [r7, #32]
 800575e:	e014      	b.n	800578a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005760:	69bb      	ldr	r3, [r7, #24]
 8005762:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005766:	681a      	ldr	r2, [r3, #0]
 8005768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800576a:	601a      	str	r2, [r3, #0]
    pDest++;
 800576c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800576e:	3301      	adds	r3, #1
 8005770:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005774:	3301      	adds	r3, #1
 8005776:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800577a:	3301      	adds	r3, #1
 800577c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800577e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005780:	3301      	adds	r3, #1
 8005782:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8005784:	6a3b      	ldr	r3, [r7, #32]
 8005786:	3301      	adds	r3, #1
 8005788:	623b      	str	r3, [r7, #32]
 800578a:	6a3a      	ldr	r2, [r7, #32]
 800578c:	697b      	ldr	r3, [r7, #20]
 800578e:	429a      	cmp	r2, r3
 8005790:	d3e6      	bcc.n	8005760 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8005792:	8bfb      	ldrh	r3, [r7, #30]
 8005794:	2b00      	cmp	r3, #0
 8005796:	d01e      	beq.n	80057d6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8005798:	2300      	movs	r3, #0
 800579a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800579c:	69bb      	ldr	r3, [r7, #24]
 800579e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80057a2:	461a      	mov	r2, r3
 80057a4:	f107 0310 	add.w	r3, r7, #16
 80057a8:	6812      	ldr	r2, [r2, #0]
 80057aa:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80057ac:	693a      	ldr	r2, [r7, #16]
 80057ae:	6a3b      	ldr	r3, [r7, #32]
 80057b0:	b2db      	uxtb	r3, r3
 80057b2:	00db      	lsls	r3, r3, #3
 80057b4:	fa22 f303 	lsr.w	r3, r2, r3
 80057b8:	b2da      	uxtb	r2, r3
 80057ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057bc:	701a      	strb	r2, [r3, #0]
      i++;
 80057be:	6a3b      	ldr	r3, [r7, #32]
 80057c0:	3301      	adds	r3, #1
 80057c2:	623b      	str	r3, [r7, #32]
      pDest++;
 80057c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057c6:	3301      	adds	r3, #1
 80057c8:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80057ca:	8bfb      	ldrh	r3, [r7, #30]
 80057cc:	3b01      	subs	r3, #1
 80057ce:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80057d0:	8bfb      	ldrh	r3, [r7, #30]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d1ea      	bne.n	80057ac <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80057d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80057d8:	4618      	mov	r0, r3
 80057da:	372c      	adds	r7, #44	@ 0x2c
 80057dc:	46bd      	mov	sp, r7
 80057de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e2:	4770      	bx	lr

080057e4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80057e4:	b480      	push	{r7}
 80057e6:	b085      	sub	sp, #20
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
 80057ec:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	781b      	ldrb	r3, [r3, #0]
 80057f6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	785b      	ldrb	r3, [r3, #1]
 80057fc:	2b01      	cmp	r3, #1
 80057fe:	d12c      	bne.n	800585a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005800:	68bb      	ldr	r3, [r7, #8]
 8005802:	015a      	lsls	r2, r3, #5
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	4413      	add	r3, r2
 8005808:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	2b00      	cmp	r3, #0
 8005810:	db12      	blt.n	8005838 <USB_EPSetStall+0x54>
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d00f      	beq.n	8005838 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8005818:	68bb      	ldr	r3, [r7, #8]
 800581a:	015a      	lsls	r2, r3, #5
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	4413      	add	r3, r2
 8005820:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	68ba      	ldr	r2, [r7, #8]
 8005828:	0151      	lsls	r1, r2, #5
 800582a:	68fa      	ldr	r2, [r7, #12]
 800582c:	440a      	add	r2, r1
 800582e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005832:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005836:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8005838:	68bb      	ldr	r3, [r7, #8]
 800583a:	015a      	lsls	r2, r3, #5
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	4413      	add	r3, r2
 8005840:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	68ba      	ldr	r2, [r7, #8]
 8005848:	0151      	lsls	r1, r2, #5
 800584a:	68fa      	ldr	r2, [r7, #12]
 800584c:	440a      	add	r2, r1
 800584e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005852:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005856:	6013      	str	r3, [r2, #0]
 8005858:	e02b      	b.n	80058b2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800585a:	68bb      	ldr	r3, [r7, #8]
 800585c:	015a      	lsls	r2, r3, #5
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	4413      	add	r3, r2
 8005862:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	2b00      	cmp	r3, #0
 800586a:	db12      	blt.n	8005892 <USB_EPSetStall+0xae>
 800586c:	68bb      	ldr	r3, [r7, #8]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d00f      	beq.n	8005892 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	015a      	lsls	r2, r3, #5
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	4413      	add	r3, r2
 800587a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	68ba      	ldr	r2, [r7, #8]
 8005882:	0151      	lsls	r1, r2, #5
 8005884:	68fa      	ldr	r2, [r7, #12]
 8005886:	440a      	add	r2, r1
 8005888:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800588c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005890:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8005892:	68bb      	ldr	r3, [r7, #8]
 8005894:	015a      	lsls	r2, r3, #5
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	4413      	add	r3, r2
 800589a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	68ba      	ldr	r2, [r7, #8]
 80058a2:	0151      	lsls	r1, r2, #5
 80058a4:	68fa      	ldr	r2, [r7, #12]
 80058a6:	440a      	add	r2, r1
 80058a8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80058ac:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80058b0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80058b2:	2300      	movs	r3, #0
}
 80058b4:	4618      	mov	r0, r3
 80058b6:	3714      	adds	r7, #20
 80058b8:	46bd      	mov	sp, r7
 80058ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058be:	4770      	bx	lr

080058c0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80058c0:	b480      	push	{r7}
 80058c2:	b085      	sub	sp, #20
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
 80058c8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	781b      	ldrb	r3, [r3, #0]
 80058d2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	785b      	ldrb	r3, [r3, #1]
 80058d8:	2b01      	cmp	r3, #1
 80058da:	d128      	bne.n	800592e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80058dc:	68bb      	ldr	r3, [r7, #8]
 80058de:	015a      	lsls	r2, r3, #5
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	4413      	add	r3, r2
 80058e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	68ba      	ldr	r2, [r7, #8]
 80058ec:	0151      	lsls	r1, r2, #5
 80058ee:	68fa      	ldr	r2, [r7, #12]
 80058f0:	440a      	add	r2, r1
 80058f2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80058f6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80058fa:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	791b      	ldrb	r3, [r3, #4]
 8005900:	2b03      	cmp	r3, #3
 8005902:	d003      	beq.n	800590c <USB_EPClearStall+0x4c>
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	791b      	ldrb	r3, [r3, #4]
 8005908:	2b02      	cmp	r3, #2
 800590a:	d138      	bne.n	800597e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	015a      	lsls	r2, r3, #5
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	4413      	add	r3, r2
 8005914:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	68ba      	ldr	r2, [r7, #8]
 800591c:	0151      	lsls	r1, r2, #5
 800591e:	68fa      	ldr	r2, [r7, #12]
 8005920:	440a      	add	r2, r1
 8005922:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005926:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800592a:	6013      	str	r3, [r2, #0]
 800592c:	e027      	b.n	800597e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800592e:	68bb      	ldr	r3, [r7, #8]
 8005930:	015a      	lsls	r2, r3, #5
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	4413      	add	r3, r2
 8005936:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	68ba      	ldr	r2, [r7, #8]
 800593e:	0151      	lsls	r1, r2, #5
 8005940:	68fa      	ldr	r2, [r7, #12]
 8005942:	440a      	add	r2, r1
 8005944:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005948:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800594c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	791b      	ldrb	r3, [r3, #4]
 8005952:	2b03      	cmp	r3, #3
 8005954:	d003      	beq.n	800595e <USB_EPClearStall+0x9e>
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	791b      	ldrb	r3, [r3, #4]
 800595a:	2b02      	cmp	r3, #2
 800595c:	d10f      	bne.n	800597e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800595e:	68bb      	ldr	r3, [r7, #8]
 8005960:	015a      	lsls	r2, r3, #5
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	4413      	add	r3, r2
 8005966:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	68ba      	ldr	r2, [r7, #8]
 800596e:	0151      	lsls	r1, r2, #5
 8005970:	68fa      	ldr	r2, [r7, #12]
 8005972:	440a      	add	r2, r1
 8005974:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005978:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800597c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800597e:	2300      	movs	r3, #0
}
 8005980:	4618      	mov	r0, r3
 8005982:	3714      	adds	r7, #20
 8005984:	46bd      	mov	sp, r7
 8005986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598a:	4770      	bx	lr

0800598c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800598c:	b480      	push	{r7}
 800598e:	b085      	sub	sp, #20
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
 8005994:	460b      	mov	r3, r1
 8005996:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	68fa      	ldr	r2, [r7, #12]
 80059a6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80059aa:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80059ae:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059b6:	681a      	ldr	r2, [r3, #0]
 80059b8:	78fb      	ldrb	r3, [r7, #3]
 80059ba:	011b      	lsls	r3, r3, #4
 80059bc:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80059c0:	68f9      	ldr	r1, [r7, #12]
 80059c2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80059c6:	4313      	orrs	r3, r2
 80059c8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80059ca:	2300      	movs	r3, #0
}
 80059cc:	4618      	mov	r0, r3
 80059ce:	3714      	adds	r7, #20
 80059d0:	46bd      	mov	sp, r7
 80059d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d6:	4770      	bx	lr

080059d8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80059d8:	b480      	push	{r7}
 80059da:	b085      	sub	sp, #20
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	68fa      	ldr	r2, [r7, #12]
 80059ee:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80059f2:	f023 0303 	bic.w	r3, r3, #3
 80059f6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059fe:	685b      	ldr	r3, [r3, #4]
 8005a00:	68fa      	ldr	r2, [r7, #12]
 8005a02:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005a06:	f023 0302 	bic.w	r3, r3, #2
 8005a0a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005a0c:	2300      	movs	r3, #0
}
 8005a0e:	4618      	mov	r0, r3
 8005a10:	3714      	adds	r7, #20
 8005a12:	46bd      	mov	sp, r7
 8005a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a18:	4770      	bx	lr

08005a1a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8005a1a:	b480      	push	{r7}
 8005a1c:	b085      	sub	sp, #20
 8005a1e:	af00      	add	r7, sp, #0
 8005a20:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	68fa      	ldr	r2, [r7, #12]
 8005a30:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005a34:	f023 0303 	bic.w	r3, r3, #3
 8005a38:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a40:	685b      	ldr	r3, [r3, #4]
 8005a42:	68fa      	ldr	r2, [r7, #12]
 8005a44:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005a48:	f043 0302 	orr.w	r3, r3, #2
 8005a4c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005a4e:	2300      	movs	r3, #0
}
 8005a50:	4618      	mov	r0, r3
 8005a52:	3714      	adds	r7, #20
 8005a54:	46bd      	mov	sp, r7
 8005a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5a:	4770      	bx	lr

08005a5c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8005a5c:	b480      	push	{r7}
 8005a5e:	b085      	sub	sp, #20
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	695b      	ldr	r3, [r3, #20]
 8005a68:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	699b      	ldr	r3, [r3, #24]
 8005a6e:	68fa      	ldr	r2, [r7, #12]
 8005a70:	4013      	ands	r3, r2
 8005a72:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005a74:	68fb      	ldr	r3, [r7, #12]
}
 8005a76:	4618      	mov	r0, r3
 8005a78:	3714      	adds	r7, #20
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a80:	4770      	bx	lr

08005a82 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8005a82:	b480      	push	{r7}
 8005a84:	b085      	sub	sp, #20
 8005a86:	af00      	add	r7, sp, #0
 8005a88:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a94:	699b      	ldr	r3, [r3, #24]
 8005a96:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a9e:	69db      	ldr	r3, [r3, #28]
 8005aa0:	68ba      	ldr	r2, [r7, #8]
 8005aa2:	4013      	ands	r3, r2
 8005aa4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8005aa6:	68bb      	ldr	r3, [r7, #8]
 8005aa8:	0c1b      	lsrs	r3, r3, #16
}
 8005aaa:	4618      	mov	r0, r3
 8005aac:	3714      	adds	r7, #20
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab4:	4770      	bx	lr

08005ab6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8005ab6:	b480      	push	{r7}
 8005ab8:	b085      	sub	sp, #20
 8005aba:	af00      	add	r7, sp, #0
 8005abc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ac8:	699b      	ldr	r3, [r3, #24]
 8005aca:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ad2:	69db      	ldr	r3, [r3, #28]
 8005ad4:	68ba      	ldr	r2, [r7, #8]
 8005ad6:	4013      	ands	r3, r2
 8005ad8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8005ada:	68bb      	ldr	r3, [r7, #8]
 8005adc:	b29b      	uxth	r3, r3
}
 8005ade:	4618      	mov	r0, r3
 8005ae0:	3714      	adds	r7, #20
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae8:	4770      	bx	lr

08005aea <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005aea:	b480      	push	{r7}
 8005aec:	b085      	sub	sp, #20
 8005aee:	af00      	add	r7, sp, #0
 8005af0:	6078      	str	r0, [r7, #4]
 8005af2:	460b      	mov	r3, r1
 8005af4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8005afa:	78fb      	ldrb	r3, [r7, #3]
 8005afc:	015a      	lsls	r2, r3, #5
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	4413      	add	r3, r2
 8005b02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b06:	689b      	ldr	r3, [r3, #8]
 8005b08:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b10:	695b      	ldr	r3, [r3, #20]
 8005b12:	68ba      	ldr	r2, [r7, #8]
 8005b14:	4013      	ands	r3, r2
 8005b16:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005b18:	68bb      	ldr	r3, [r7, #8]
}
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	3714      	adds	r7, #20
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b24:	4770      	bx	lr

08005b26 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005b26:	b480      	push	{r7}
 8005b28:	b087      	sub	sp, #28
 8005b2a:	af00      	add	r7, sp, #0
 8005b2c:	6078      	str	r0, [r7, #4]
 8005b2e:	460b      	mov	r3, r1
 8005b30:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8005b36:	697b      	ldr	r3, [r7, #20]
 8005b38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b3c:	691b      	ldr	r3, [r3, #16]
 8005b3e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8005b40:	697b      	ldr	r3, [r7, #20]
 8005b42:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b48:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8005b4a:	78fb      	ldrb	r3, [r7, #3]
 8005b4c:	f003 030f 	and.w	r3, r3, #15
 8005b50:	68fa      	ldr	r2, [r7, #12]
 8005b52:	fa22 f303 	lsr.w	r3, r2, r3
 8005b56:	01db      	lsls	r3, r3, #7
 8005b58:	b2db      	uxtb	r3, r3
 8005b5a:	693a      	ldr	r2, [r7, #16]
 8005b5c:	4313      	orrs	r3, r2
 8005b5e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8005b60:	78fb      	ldrb	r3, [r7, #3]
 8005b62:	015a      	lsls	r2, r3, #5
 8005b64:	697b      	ldr	r3, [r7, #20]
 8005b66:	4413      	add	r3, r2
 8005b68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b6c:	689b      	ldr	r3, [r3, #8]
 8005b6e:	693a      	ldr	r2, [r7, #16]
 8005b70:	4013      	ands	r3, r2
 8005b72:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005b74:	68bb      	ldr	r3, [r7, #8]
}
 8005b76:	4618      	mov	r0, r3
 8005b78:	371c      	adds	r7, #28
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b80:	4770      	bx	lr

08005b82 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005b82:	b480      	push	{r7}
 8005b84:	b083      	sub	sp, #12
 8005b86:	af00      	add	r7, sp, #0
 8005b88:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	695b      	ldr	r3, [r3, #20]
 8005b8e:	f003 0301 	and.w	r3, r3, #1
}
 8005b92:	4618      	mov	r0, r3
 8005b94:	370c      	adds	r7, #12
 8005b96:	46bd      	mov	sp, r7
 8005b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9c:	4770      	bx	lr

08005b9e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8005b9e:	b480      	push	{r7}
 8005ba0:	b085      	sub	sp, #20
 8005ba2:	af00      	add	r7, sp, #0
 8005ba4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	68fa      	ldr	r2, [r7, #12]
 8005bb4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005bb8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005bbc:	f023 0307 	bic.w	r3, r3, #7
 8005bc0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005bc8:	685b      	ldr	r3, [r3, #4]
 8005bca:	68fa      	ldr	r2, [r7, #12]
 8005bcc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005bd0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005bd4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005bd6:	2300      	movs	r3, #0
}
 8005bd8:	4618      	mov	r0, r3
 8005bda:	3714      	adds	r7, #20
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be2:	4770      	bx	lr

08005be4 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8005be4:	b480      	push	{r7}
 8005be6:	b087      	sub	sp, #28
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	60f8      	str	r0, [r7, #12]
 8005bec:	460b      	mov	r3, r1
 8005bee:	607a      	str	r2, [r7, #4]
 8005bf0:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	333c      	adds	r3, #60	@ 0x3c
 8005bfa:	3304      	adds	r3, #4
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8005c00:	693b      	ldr	r3, [r7, #16]
 8005c02:	4a26      	ldr	r2, [pc, #152]	@ (8005c9c <USB_EP0_OutStart+0xb8>)
 8005c04:	4293      	cmp	r3, r2
 8005c06:	d90a      	bls.n	8005c1e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005c08:	697b      	ldr	r3, [r7, #20]
 8005c0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005c14:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005c18:	d101      	bne.n	8005c1e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	e037      	b.n	8005c8e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8005c1e:	697b      	ldr	r3, [r7, #20]
 8005c20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c24:	461a      	mov	r2, r3
 8005c26:	2300      	movs	r3, #0
 8005c28:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005c2a:	697b      	ldr	r3, [r7, #20]
 8005c2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c30:	691b      	ldr	r3, [r3, #16]
 8005c32:	697a      	ldr	r2, [r7, #20]
 8005c34:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005c38:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005c3c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8005c3e:	697b      	ldr	r3, [r7, #20]
 8005c40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c44:	691b      	ldr	r3, [r3, #16]
 8005c46:	697a      	ldr	r2, [r7, #20]
 8005c48:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005c4c:	f043 0318 	orr.w	r3, r3, #24
 8005c50:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8005c52:	697b      	ldr	r3, [r7, #20]
 8005c54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c58:	691b      	ldr	r3, [r3, #16]
 8005c5a:	697a      	ldr	r2, [r7, #20]
 8005c5c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005c60:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8005c64:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8005c66:	7afb      	ldrb	r3, [r7, #11]
 8005c68:	2b01      	cmp	r3, #1
 8005c6a:	d10f      	bne.n	8005c8c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8005c6c:	697b      	ldr	r3, [r7, #20]
 8005c6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c72:	461a      	mov	r2, r3
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8005c78:	697b      	ldr	r3, [r7, #20]
 8005c7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	697a      	ldr	r2, [r7, #20]
 8005c82:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005c86:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8005c8a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005c8c:	2300      	movs	r3, #0
}
 8005c8e:	4618      	mov	r0, r3
 8005c90:	371c      	adds	r7, #28
 8005c92:	46bd      	mov	sp, r7
 8005c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c98:	4770      	bx	lr
 8005c9a:	bf00      	nop
 8005c9c:	4f54300a 	.word	0x4f54300a

08005ca0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005ca0:	b480      	push	{r7}
 8005ca2:	b085      	sub	sp, #20
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005ca8:	2300      	movs	r3, #0
 8005caa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	3301      	adds	r3, #1
 8005cb0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005cb8:	d901      	bls.n	8005cbe <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005cba:	2303      	movs	r3, #3
 8005cbc:	e022      	b.n	8005d04 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	691b      	ldr	r3, [r3, #16]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	daf2      	bge.n	8005cac <USB_CoreReset+0xc>

  count = 10U;
 8005cc6:	230a      	movs	r3, #10
 8005cc8:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8005cca:	e002      	b.n	8005cd2 <USB_CoreReset+0x32>
  {
    count--;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	3b01      	subs	r3, #1
 8005cd0:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d1f9      	bne.n	8005ccc <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	691b      	ldr	r3, [r3, #16]
 8005cdc:	f043 0201 	orr.w	r2, r3, #1
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	3301      	adds	r3, #1
 8005ce8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005cf0:	d901      	bls.n	8005cf6 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8005cf2:	2303      	movs	r3, #3
 8005cf4:	e006      	b.n	8005d04 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	691b      	ldr	r3, [r3, #16]
 8005cfa:	f003 0301 	and.w	r3, r3, #1
 8005cfe:	2b01      	cmp	r3, #1
 8005d00:	d0f0      	beq.n	8005ce4 <USB_CoreReset+0x44>

  return HAL_OK;
 8005d02:	2300      	movs	r3, #0
}
 8005d04:	4618      	mov	r0, r3
 8005d06:	3714      	adds	r7, #20
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0e:	4770      	bx	lr

08005d10 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b084      	sub	sp, #16
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
 8005d18:	460b      	mov	r3, r1
 8005d1a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8005d1c:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8005d20:	f005 fb78 	bl	800b414 <USBD_static_malloc>
 8005d24:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d109      	bne.n	8005d40 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	32b0      	adds	r2, #176	@ 0xb0
 8005d36:	2100      	movs	r1, #0
 8005d38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8005d3c:	2302      	movs	r3, #2
 8005d3e:	e0d4      	b.n	8005eea <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8005d40:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8005d44:	2100      	movs	r1, #0
 8005d46:	68f8      	ldr	r0, [r7, #12]
 8005d48:	f005 fba8 	bl	800b49c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	32b0      	adds	r2, #176	@ 0xb0
 8005d56:	68f9      	ldr	r1, [r7, #12]
 8005d58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	32b0      	adds	r2, #176	@ 0xb0
 8005d66:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	7c1b      	ldrb	r3, [r3, #16]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d138      	bne.n	8005dea <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8005d78:	4b5e      	ldr	r3, [pc, #376]	@ (8005ef4 <USBD_CDC_Init+0x1e4>)
 8005d7a:	7819      	ldrb	r1, [r3, #0]
 8005d7c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005d80:	2202      	movs	r2, #2
 8005d82:	6878      	ldr	r0, [r7, #4]
 8005d84:	f005 fa23 	bl	800b1ce <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8005d88:	4b5a      	ldr	r3, [pc, #360]	@ (8005ef4 <USBD_CDC_Init+0x1e4>)
 8005d8a:	781b      	ldrb	r3, [r3, #0]
 8005d8c:	f003 020f 	and.w	r2, r3, #15
 8005d90:	6879      	ldr	r1, [r7, #4]
 8005d92:	4613      	mov	r3, r2
 8005d94:	009b      	lsls	r3, r3, #2
 8005d96:	4413      	add	r3, r2
 8005d98:	009b      	lsls	r3, r3, #2
 8005d9a:	440b      	add	r3, r1
 8005d9c:	3323      	adds	r3, #35	@ 0x23
 8005d9e:	2201      	movs	r2, #1
 8005da0:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8005da2:	4b55      	ldr	r3, [pc, #340]	@ (8005ef8 <USBD_CDC_Init+0x1e8>)
 8005da4:	7819      	ldrb	r1, [r3, #0]
 8005da6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005daa:	2202      	movs	r2, #2
 8005dac:	6878      	ldr	r0, [r7, #4]
 8005dae:	f005 fa0e 	bl	800b1ce <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8005db2:	4b51      	ldr	r3, [pc, #324]	@ (8005ef8 <USBD_CDC_Init+0x1e8>)
 8005db4:	781b      	ldrb	r3, [r3, #0]
 8005db6:	f003 020f 	and.w	r2, r3, #15
 8005dba:	6879      	ldr	r1, [r7, #4]
 8005dbc:	4613      	mov	r3, r2
 8005dbe:	009b      	lsls	r3, r3, #2
 8005dc0:	4413      	add	r3, r2
 8005dc2:	009b      	lsls	r3, r3, #2
 8005dc4:	440b      	add	r3, r1
 8005dc6:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8005dca:	2201      	movs	r2, #1
 8005dcc:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8005dce:	4b4b      	ldr	r3, [pc, #300]	@ (8005efc <USBD_CDC_Init+0x1ec>)
 8005dd0:	781b      	ldrb	r3, [r3, #0]
 8005dd2:	f003 020f 	and.w	r2, r3, #15
 8005dd6:	6879      	ldr	r1, [r7, #4]
 8005dd8:	4613      	mov	r3, r2
 8005dda:	009b      	lsls	r3, r3, #2
 8005ddc:	4413      	add	r3, r2
 8005dde:	009b      	lsls	r3, r3, #2
 8005de0:	440b      	add	r3, r1
 8005de2:	331c      	adds	r3, #28
 8005de4:	2210      	movs	r2, #16
 8005de6:	601a      	str	r2, [r3, #0]
 8005de8:	e035      	b.n	8005e56 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8005dea:	4b42      	ldr	r3, [pc, #264]	@ (8005ef4 <USBD_CDC_Init+0x1e4>)
 8005dec:	7819      	ldrb	r1, [r3, #0]
 8005dee:	2340      	movs	r3, #64	@ 0x40
 8005df0:	2202      	movs	r2, #2
 8005df2:	6878      	ldr	r0, [r7, #4]
 8005df4:	f005 f9eb 	bl	800b1ce <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8005df8:	4b3e      	ldr	r3, [pc, #248]	@ (8005ef4 <USBD_CDC_Init+0x1e4>)
 8005dfa:	781b      	ldrb	r3, [r3, #0]
 8005dfc:	f003 020f 	and.w	r2, r3, #15
 8005e00:	6879      	ldr	r1, [r7, #4]
 8005e02:	4613      	mov	r3, r2
 8005e04:	009b      	lsls	r3, r3, #2
 8005e06:	4413      	add	r3, r2
 8005e08:	009b      	lsls	r3, r3, #2
 8005e0a:	440b      	add	r3, r1
 8005e0c:	3323      	adds	r3, #35	@ 0x23
 8005e0e:	2201      	movs	r2, #1
 8005e10:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8005e12:	4b39      	ldr	r3, [pc, #228]	@ (8005ef8 <USBD_CDC_Init+0x1e8>)
 8005e14:	7819      	ldrb	r1, [r3, #0]
 8005e16:	2340      	movs	r3, #64	@ 0x40
 8005e18:	2202      	movs	r2, #2
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f005 f9d7 	bl	800b1ce <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8005e20:	4b35      	ldr	r3, [pc, #212]	@ (8005ef8 <USBD_CDC_Init+0x1e8>)
 8005e22:	781b      	ldrb	r3, [r3, #0]
 8005e24:	f003 020f 	and.w	r2, r3, #15
 8005e28:	6879      	ldr	r1, [r7, #4]
 8005e2a:	4613      	mov	r3, r2
 8005e2c:	009b      	lsls	r3, r3, #2
 8005e2e:	4413      	add	r3, r2
 8005e30:	009b      	lsls	r3, r3, #2
 8005e32:	440b      	add	r3, r1
 8005e34:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8005e38:	2201      	movs	r2, #1
 8005e3a:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8005e3c:	4b2f      	ldr	r3, [pc, #188]	@ (8005efc <USBD_CDC_Init+0x1ec>)
 8005e3e:	781b      	ldrb	r3, [r3, #0]
 8005e40:	f003 020f 	and.w	r2, r3, #15
 8005e44:	6879      	ldr	r1, [r7, #4]
 8005e46:	4613      	mov	r3, r2
 8005e48:	009b      	lsls	r3, r3, #2
 8005e4a:	4413      	add	r3, r2
 8005e4c:	009b      	lsls	r3, r3, #2
 8005e4e:	440b      	add	r3, r1
 8005e50:	331c      	adds	r3, #28
 8005e52:	2210      	movs	r2, #16
 8005e54:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8005e56:	4b29      	ldr	r3, [pc, #164]	@ (8005efc <USBD_CDC_Init+0x1ec>)
 8005e58:	7819      	ldrb	r1, [r3, #0]
 8005e5a:	2308      	movs	r3, #8
 8005e5c:	2203      	movs	r2, #3
 8005e5e:	6878      	ldr	r0, [r7, #4]
 8005e60:	f005 f9b5 	bl	800b1ce <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8005e64:	4b25      	ldr	r3, [pc, #148]	@ (8005efc <USBD_CDC_Init+0x1ec>)
 8005e66:	781b      	ldrb	r3, [r3, #0]
 8005e68:	f003 020f 	and.w	r2, r3, #15
 8005e6c:	6879      	ldr	r1, [r7, #4]
 8005e6e:	4613      	mov	r3, r2
 8005e70:	009b      	lsls	r3, r3, #2
 8005e72:	4413      	add	r3, r2
 8005e74:	009b      	lsls	r3, r3, #2
 8005e76:	440b      	add	r3, r1
 8005e78:	3323      	adds	r3, #35	@ 0x23
 8005e7a:	2201      	movs	r2, #1
 8005e7c:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	2200      	movs	r2, #0
 8005e82:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005e8c:	687a      	ldr	r2, [r7, #4]
 8005e8e:	33b0      	adds	r3, #176	@ 0xb0
 8005e90:	009b      	lsls	r3, r3, #2
 8005e92:	4413      	add	r3, r2
 8005e94:	685b      	ldr	r3, [r3, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d101      	bne.n	8005eb8 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8005eb4:	2302      	movs	r3, #2
 8005eb6:	e018      	b.n	8005eea <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	7c1b      	ldrb	r3, [r3, #16]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d10a      	bne.n	8005ed6 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005ec0:	4b0d      	ldr	r3, [pc, #52]	@ (8005ef8 <USBD_CDC_Init+0x1e8>)
 8005ec2:	7819      	ldrb	r1, [r3, #0]
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005eca:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005ece:	6878      	ldr	r0, [r7, #4]
 8005ed0:	f005 fa6c 	bl	800b3ac <USBD_LL_PrepareReceive>
 8005ed4:	e008      	b.n	8005ee8 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005ed6:	4b08      	ldr	r3, [pc, #32]	@ (8005ef8 <USBD_CDC_Init+0x1e8>)
 8005ed8:	7819      	ldrb	r1, [r3, #0]
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005ee0:	2340      	movs	r3, #64	@ 0x40
 8005ee2:	6878      	ldr	r0, [r7, #4]
 8005ee4:	f005 fa62 	bl	800b3ac <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8005ee8:	2300      	movs	r3, #0
}
 8005eea:	4618      	mov	r0, r3
 8005eec:	3710      	adds	r7, #16
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	bd80      	pop	{r7, pc}
 8005ef2:	bf00      	nop
 8005ef4:	20000093 	.word	0x20000093
 8005ef8:	20000094 	.word	0x20000094
 8005efc:	20000095 	.word	0x20000095

08005f00 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b082      	sub	sp, #8
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
 8005f08:	460b      	mov	r3, r1
 8005f0a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8005f0c:	4b3a      	ldr	r3, [pc, #232]	@ (8005ff8 <USBD_CDC_DeInit+0xf8>)
 8005f0e:	781b      	ldrb	r3, [r3, #0]
 8005f10:	4619      	mov	r1, r3
 8005f12:	6878      	ldr	r0, [r7, #4]
 8005f14:	f005 f981 	bl	800b21a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8005f18:	4b37      	ldr	r3, [pc, #220]	@ (8005ff8 <USBD_CDC_DeInit+0xf8>)
 8005f1a:	781b      	ldrb	r3, [r3, #0]
 8005f1c:	f003 020f 	and.w	r2, r3, #15
 8005f20:	6879      	ldr	r1, [r7, #4]
 8005f22:	4613      	mov	r3, r2
 8005f24:	009b      	lsls	r3, r3, #2
 8005f26:	4413      	add	r3, r2
 8005f28:	009b      	lsls	r3, r3, #2
 8005f2a:	440b      	add	r3, r1
 8005f2c:	3323      	adds	r3, #35	@ 0x23
 8005f2e:	2200      	movs	r2, #0
 8005f30:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8005f32:	4b32      	ldr	r3, [pc, #200]	@ (8005ffc <USBD_CDC_DeInit+0xfc>)
 8005f34:	781b      	ldrb	r3, [r3, #0]
 8005f36:	4619      	mov	r1, r3
 8005f38:	6878      	ldr	r0, [r7, #4]
 8005f3a:	f005 f96e 	bl	800b21a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8005f3e:	4b2f      	ldr	r3, [pc, #188]	@ (8005ffc <USBD_CDC_DeInit+0xfc>)
 8005f40:	781b      	ldrb	r3, [r3, #0]
 8005f42:	f003 020f 	and.w	r2, r3, #15
 8005f46:	6879      	ldr	r1, [r7, #4]
 8005f48:	4613      	mov	r3, r2
 8005f4a:	009b      	lsls	r3, r3, #2
 8005f4c:	4413      	add	r3, r2
 8005f4e:	009b      	lsls	r3, r3, #2
 8005f50:	440b      	add	r3, r1
 8005f52:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8005f56:	2200      	movs	r2, #0
 8005f58:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8005f5a:	4b29      	ldr	r3, [pc, #164]	@ (8006000 <USBD_CDC_DeInit+0x100>)
 8005f5c:	781b      	ldrb	r3, [r3, #0]
 8005f5e:	4619      	mov	r1, r3
 8005f60:	6878      	ldr	r0, [r7, #4]
 8005f62:	f005 f95a 	bl	800b21a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8005f66:	4b26      	ldr	r3, [pc, #152]	@ (8006000 <USBD_CDC_DeInit+0x100>)
 8005f68:	781b      	ldrb	r3, [r3, #0]
 8005f6a:	f003 020f 	and.w	r2, r3, #15
 8005f6e:	6879      	ldr	r1, [r7, #4]
 8005f70:	4613      	mov	r3, r2
 8005f72:	009b      	lsls	r3, r3, #2
 8005f74:	4413      	add	r3, r2
 8005f76:	009b      	lsls	r3, r3, #2
 8005f78:	440b      	add	r3, r1
 8005f7a:	3323      	adds	r3, #35	@ 0x23
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8005f80:	4b1f      	ldr	r3, [pc, #124]	@ (8006000 <USBD_CDC_DeInit+0x100>)
 8005f82:	781b      	ldrb	r3, [r3, #0]
 8005f84:	f003 020f 	and.w	r2, r3, #15
 8005f88:	6879      	ldr	r1, [r7, #4]
 8005f8a:	4613      	mov	r3, r2
 8005f8c:	009b      	lsls	r3, r3, #2
 8005f8e:	4413      	add	r3, r2
 8005f90:	009b      	lsls	r3, r3, #2
 8005f92:	440b      	add	r3, r1
 8005f94:	331c      	adds	r3, #28
 8005f96:	2200      	movs	r2, #0
 8005f98:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	32b0      	adds	r2, #176	@ 0xb0
 8005fa4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d01f      	beq.n	8005fec <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005fb2:	687a      	ldr	r2, [r7, #4]
 8005fb4:	33b0      	adds	r3, #176	@ 0xb0
 8005fb6:	009b      	lsls	r3, r3, #2
 8005fb8:	4413      	add	r3, r2
 8005fba:	685b      	ldr	r3, [r3, #4]
 8005fbc:	685b      	ldr	r3, [r3, #4]
 8005fbe:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	32b0      	adds	r2, #176	@ 0xb0
 8005fca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005fce:	4618      	mov	r0, r3
 8005fd0:	f005 fa2e 	bl	800b430 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	32b0      	adds	r2, #176	@ 0xb0
 8005fde:	2100      	movs	r1, #0
 8005fe0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8005fec:	2300      	movs	r3, #0
}
 8005fee:	4618      	mov	r0, r3
 8005ff0:	3708      	adds	r7, #8
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	bd80      	pop	{r7, pc}
 8005ff6:	bf00      	nop
 8005ff8:	20000093 	.word	0x20000093
 8005ffc:	20000094 	.word	0x20000094
 8006000:	20000095 	.word	0x20000095

08006004 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8006004:	b580      	push	{r7, lr}
 8006006:	b086      	sub	sp, #24
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]
 800600c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	32b0      	adds	r2, #176	@ 0xb0
 8006018:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800601c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800601e:	2300      	movs	r3, #0
 8006020:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8006022:	2300      	movs	r3, #0
 8006024:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8006026:	2300      	movs	r3, #0
 8006028:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800602a:	693b      	ldr	r3, [r7, #16]
 800602c:	2b00      	cmp	r3, #0
 800602e:	d101      	bne.n	8006034 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8006030:	2303      	movs	r3, #3
 8006032:	e0bf      	b.n	80061b4 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	781b      	ldrb	r3, [r3, #0]
 8006038:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800603c:	2b00      	cmp	r3, #0
 800603e:	d050      	beq.n	80060e2 <USBD_CDC_Setup+0xde>
 8006040:	2b20      	cmp	r3, #32
 8006042:	f040 80af 	bne.w	80061a4 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	88db      	ldrh	r3, [r3, #6]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d03a      	beq.n	80060c4 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800604e:	683b      	ldr	r3, [r7, #0]
 8006050:	781b      	ldrb	r3, [r3, #0]
 8006052:	b25b      	sxtb	r3, r3
 8006054:	2b00      	cmp	r3, #0
 8006056:	da1b      	bge.n	8006090 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800605e:	687a      	ldr	r2, [r7, #4]
 8006060:	33b0      	adds	r3, #176	@ 0xb0
 8006062:	009b      	lsls	r3, r3, #2
 8006064:	4413      	add	r3, r2
 8006066:	685b      	ldr	r3, [r3, #4]
 8006068:	689b      	ldr	r3, [r3, #8]
 800606a:	683a      	ldr	r2, [r7, #0]
 800606c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800606e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006070:	683a      	ldr	r2, [r7, #0]
 8006072:	88d2      	ldrh	r2, [r2, #6]
 8006074:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	88db      	ldrh	r3, [r3, #6]
 800607a:	2b07      	cmp	r3, #7
 800607c:	bf28      	it	cs
 800607e:	2307      	movcs	r3, #7
 8006080:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8006082:	693b      	ldr	r3, [r7, #16]
 8006084:	89fa      	ldrh	r2, [r7, #14]
 8006086:	4619      	mov	r1, r3
 8006088:	6878      	ldr	r0, [r7, #4]
 800608a:	f001 fd69 	bl	8007b60 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800608e:	e090      	b.n	80061b2 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	785a      	ldrb	r2, [r3, #1]
 8006094:	693b      	ldr	r3, [r7, #16]
 8006096:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	88db      	ldrh	r3, [r3, #6]
 800609e:	2b3f      	cmp	r3, #63	@ 0x3f
 80060a0:	d803      	bhi.n	80060aa <USBD_CDC_Setup+0xa6>
 80060a2:	683b      	ldr	r3, [r7, #0]
 80060a4:	88db      	ldrh	r3, [r3, #6]
 80060a6:	b2da      	uxtb	r2, r3
 80060a8:	e000      	b.n	80060ac <USBD_CDC_Setup+0xa8>
 80060aa:	2240      	movs	r2, #64	@ 0x40
 80060ac:	693b      	ldr	r3, [r7, #16]
 80060ae:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80060b2:	6939      	ldr	r1, [r7, #16]
 80060b4:	693b      	ldr	r3, [r7, #16]
 80060b6:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80060ba:	461a      	mov	r2, r3
 80060bc:	6878      	ldr	r0, [r7, #4]
 80060be:	f001 fd7e 	bl	8007bbe <USBD_CtlPrepareRx>
      break;
 80060c2:	e076      	b.n	80061b2 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80060ca:	687a      	ldr	r2, [r7, #4]
 80060cc:	33b0      	adds	r3, #176	@ 0xb0
 80060ce:	009b      	lsls	r3, r3, #2
 80060d0:	4413      	add	r3, r2
 80060d2:	685b      	ldr	r3, [r3, #4]
 80060d4:	689b      	ldr	r3, [r3, #8]
 80060d6:	683a      	ldr	r2, [r7, #0]
 80060d8:	7850      	ldrb	r0, [r2, #1]
 80060da:	2200      	movs	r2, #0
 80060dc:	6839      	ldr	r1, [r7, #0]
 80060de:	4798      	blx	r3
      break;
 80060e0:	e067      	b.n	80061b2 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80060e2:	683b      	ldr	r3, [r7, #0]
 80060e4:	785b      	ldrb	r3, [r3, #1]
 80060e6:	2b0b      	cmp	r3, #11
 80060e8:	d851      	bhi.n	800618e <USBD_CDC_Setup+0x18a>
 80060ea:	a201      	add	r2, pc, #4	@ (adr r2, 80060f0 <USBD_CDC_Setup+0xec>)
 80060ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060f0:	08006121 	.word	0x08006121
 80060f4:	0800619d 	.word	0x0800619d
 80060f8:	0800618f 	.word	0x0800618f
 80060fc:	0800618f 	.word	0x0800618f
 8006100:	0800618f 	.word	0x0800618f
 8006104:	0800618f 	.word	0x0800618f
 8006108:	0800618f 	.word	0x0800618f
 800610c:	0800618f 	.word	0x0800618f
 8006110:	0800618f 	.word	0x0800618f
 8006114:	0800618f 	.word	0x0800618f
 8006118:	0800614b 	.word	0x0800614b
 800611c:	08006175 	.word	0x08006175
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006126:	b2db      	uxtb	r3, r3
 8006128:	2b03      	cmp	r3, #3
 800612a:	d107      	bne.n	800613c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800612c:	f107 030a 	add.w	r3, r7, #10
 8006130:	2202      	movs	r2, #2
 8006132:	4619      	mov	r1, r3
 8006134:	6878      	ldr	r0, [r7, #4]
 8006136:	f001 fd13 	bl	8007b60 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800613a:	e032      	b.n	80061a2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800613c:	6839      	ldr	r1, [r7, #0]
 800613e:	6878      	ldr	r0, [r7, #4]
 8006140:	f001 fc91 	bl	8007a66 <USBD_CtlError>
            ret = USBD_FAIL;
 8006144:	2303      	movs	r3, #3
 8006146:	75fb      	strb	r3, [r7, #23]
          break;
 8006148:	e02b      	b.n	80061a2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006150:	b2db      	uxtb	r3, r3
 8006152:	2b03      	cmp	r3, #3
 8006154:	d107      	bne.n	8006166 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8006156:	f107 030d 	add.w	r3, r7, #13
 800615a:	2201      	movs	r2, #1
 800615c:	4619      	mov	r1, r3
 800615e:	6878      	ldr	r0, [r7, #4]
 8006160:	f001 fcfe 	bl	8007b60 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006164:	e01d      	b.n	80061a2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006166:	6839      	ldr	r1, [r7, #0]
 8006168:	6878      	ldr	r0, [r7, #4]
 800616a:	f001 fc7c 	bl	8007a66 <USBD_CtlError>
            ret = USBD_FAIL;
 800616e:	2303      	movs	r3, #3
 8006170:	75fb      	strb	r3, [r7, #23]
          break;
 8006172:	e016      	b.n	80061a2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800617a:	b2db      	uxtb	r3, r3
 800617c:	2b03      	cmp	r3, #3
 800617e:	d00f      	beq.n	80061a0 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8006180:	6839      	ldr	r1, [r7, #0]
 8006182:	6878      	ldr	r0, [r7, #4]
 8006184:	f001 fc6f 	bl	8007a66 <USBD_CtlError>
            ret = USBD_FAIL;
 8006188:	2303      	movs	r3, #3
 800618a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800618c:	e008      	b.n	80061a0 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800618e:	6839      	ldr	r1, [r7, #0]
 8006190:	6878      	ldr	r0, [r7, #4]
 8006192:	f001 fc68 	bl	8007a66 <USBD_CtlError>
          ret = USBD_FAIL;
 8006196:	2303      	movs	r3, #3
 8006198:	75fb      	strb	r3, [r7, #23]
          break;
 800619a:	e002      	b.n	80061a2 <USBD_CDC_Setup+0x19e>
          break;
 800619c:	bf00      	nop
 800619e:	e008      	b.n	80061b2 <USBD_CDC_Setup+0x1ae>
          break;
 80061a0:	bf00      	nop
      }
      break;
 80061a2:	e006      	b.n	80061b2 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80061a4:	6839      	ldr	r1, [r7, #0]
 80061a6:	6878      	ldr	r0, [r7, #4]
 80061a8:	f001 fc5d 	bl	8007a66 <USBD_CtlError>
      ret = USBD_FAIL;
 80061ac:	2303      	movs	r3, #3
 80061ae:	75fb      	strb	r3, [r7, #23]
      break;
 80061b0:	bf00      	nop
  }

  return (uint8_t)ret;
 80061b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80061b4:	4618      	mov	r0, r3
 80061b6:	3718      	adds	r7, #24
 80061b8:	46bd      	mov	sp, r7
 80061ba:	bd80      	pop	{r7, pc}

080061bc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	b084      	sub	sp, #16
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
 80061c4:	460b      	mov	r3, r1
 80061c6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80061ce:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	32b0      	adds	r2, #176	@ 0xb0
 80061da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d101      	bne.n	80061e6 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80061e2:	2303      	movs	r3, #3
 80061e4:	e065      	b.n	80062b2 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	32b0      	adds	r2, #176	@ 0xb0
 80061f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80061f4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80061f6:	78fb      	ldrb	r3, [r7, #3]
 80061f8:	f003 020f 	and.w	r2, r3, #15
 80061fc:	6879      	ldr	r1, [r7, #4]
 80061fe:	4613      	mov	r3, r2
 8006200:	009b      	lsls	r3, r3, #2
 8006202:	4413      	add	r3, r2
 8006204:	009b      	lsls	r3, r3, #2
 8006206:	440b      	add	r3, r1
 8006208:	3314      	adds	r3, #20
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d02f      	beq.n	8006270 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8006210:	78fb      	ldrb	r3, [r7, #3]
 8006212:	f003 020f 	and.w	r2, r3, #15
 8006216:	6879      	ldr	r1, [r7, #4]
 8006218:	4613      	mov	r3, r2
 800621a:	009b      	lsls	r3, r3, #2
 800621c:	4413      	add	r3, r2
 800621e:	009b      	lsls	r3, r3, #2
 8006220:	440b      	add	r3, r1
 8006222:	3314      	adds	r3, #20
 8006224:	681a      	ldr	r2, [r3, #0]
 8006226:	78fb      	ldrb	r3, [r7, #3]
 8006228:	f003 010f 	and.w	r1, r3, #15
 800622c:	68f8      	ldr	r0, [r7, #12]
 800622e:	460b      	mov	r3, r1
 8006230:	00db      	lsls	r3, r3, #3
 8006232:	440b      	add	r3, r1
 8006234:	009b      	lsls	r3, r3, #2
 8006236:	4403      	add	r3, r0
 8006238:	331c      	adds	r3, #28
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	fbb2 f1f3 	udiv	r1, r2, r3
 8006240:	fb01 f303 	mul.w	r3, r1, r3
 8006244:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006246:	2b00      	cmp	r3, #0
 8006248:	d112      	bne.n	8006270 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800624a:	78fb      	ldrb	r3, [r7, #3]
 800624c:	f003 020f 	and.w	r2, r3, #15
 8006250:	6879      	ldr	r1, [r7, #4]
 8006252:	4613      	mov	r3, r2
 8006254:	009b      	lsls	r3, r3, #2
 8006256:	4413      	add	r3, r2
 8006258:	009b      	lsls	r3, r3, #2
 800625a:	440b      	add	r3, r1
 800625c:	3314      	adds	r3, #20
 800625e:	2200      	movs	r2, #0
 8006260:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006262:	78f9      	ldrb	r1, [r7, #3]
 8006264:	2300      	movs	r3, #0
 8006266:	2200      	movs	r2, #0
 8006268:	6878      	ldr	r0, [r7, #4]
 800626a:	f005 f87e 	bl	800b36a <USBD_LL_Transmit>
 800626e:	e01f      	b.n	80062b0 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8006270:	68bb      	ldr	r3, [r7, #8]
 8006272:	2200      	movs	r2, #0
 8006274:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800627e:	687a      	ldr	r2, [r7, #4]
 8006280:	33b0      	adds	r3, #176	@ 0xb0
 8006282:	009b      	lsls	r3, r3, #2
 8006284:	4413      	add	r3, r2
 8006286:	685b      	ldr	r3, [r3, #4]
 8006288:	691b      	ldr	r3, [r3, #16]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d010      	beq.n	80062b0 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006294:	687a      	ldr	r2, [r7, #4]
 8006296:	33b0      	adds	r3, #176	@ 0xb0
 8006298:	009b      	lsls	r3, r3, #2
 800629a:	4413      	add	r3, r2
 800629c:	685b      	ldr	r3, [r3, #4]
 800629e:	691b      	ldr	r3, [r3, #16]
 80062a0:	68ba      	ldr	r2, [r7, #8]
 80062a2:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80062a6:	68ba      	ldr	r2, [r7, #8]
 80062a8:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80062ac:	78fa      	ldrb	r2, [r7, #3]
 80062ae:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80062b0:	2300      	movs	r3, #0
}
 80062b2:	4618      	mov	r0, r3
 80062b4:	3710      	adds	r7, #16
 80062b6:	46bd      	mov	sp, r7
 80062b8:	bd80      	pop	{r7, pc}

080062ba <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80062ba:	b580      	push	{r7, lr}
 80062bc:	b084      	sub	sp, #16
 80062be:	af00      	add	r7, sp, #0
 80062c0:	6078      	str	r0, [r7, #4]
 80062c2:	460b      	mov	r3, r1
 80062c4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	32b0      	adds	r2, #176	@ 0xb0
 80062d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80062d4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	32b0      	adds	r2, #176	@ 0xb0
 80062e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d101      	bne.n	80062ec <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80062e8:	2303      	movs	r3, #3
 80062ea:	e01a      	b.n	8006322 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80062ec:	78fb      	ldrb	r3, [r7, #3]
 80062ee:	4619      	mov	r1, r3
 80062f0:	6878      	ldr	r0, [r7, #4]
 80062f2:	f005 f87c 	bl	800b3ee <USBD_LL_GetRxDataSize>
 80062f6:	4602      	mov	r2, r0
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006304:	687a      	ldr	r2, [r7, #4]
 8006306:	33b0      	adds	r3, #176	@ 0xb0
 8006308:	009b      	lsls	r3, r3, #2
 800630a:	4413      	add	r3, r2
 800630c:	685b      	ldr	r3, [r3, #4]
 800630e:	68db      	ldr	r3, [r3, #12]
 8006310:	68fa      	ldr	r2, [r7, #12]
 8006312:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8006316:	68fa      	ldr	r2, [r7, #12]
 8006318:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800631c:	4611      	mov	r1, r2
 800631e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8006320:	2300      	movs	r3, #0
}
 8006322:	4618      	mov	r0, r3
 8006324:	3710      	adds	r7, #16
 8006326:	46bd      	mov	sp, r7
 8006328:	bd80      	pop	{r7, pc}

0800632a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800632a:	b580      	push	{r7, lr}
 800632c:	b084      	sub	sp, #16
 800632e:	af00      	add	r7, sp, #0
 8006330:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	32b0      	adds	r2, #176	@ 0xb0
 800633c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006340:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	2b00      	cmp	r3, #0
 8006346:	d101      	bne.n	800634c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006348:	2303      	movs	r3, #3
 800634a:	e024      	b.n	8006396 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006352:	687a      	ldr	r2, [r7, #4]
 8006354:	33b0      	adds	r3, #176	@ 0xb0
 8006356:	009b      	lsls	r3, r3, #2
 8006358:	4413      	add	r3, r2
 800635a:	685b      	ldr	r3, [r3, #4]
 800635c:	2b00      	cmp	r3, #0
 800635e:	d019      	beq.n	8006394 <USBD_CDC_EP0_RxReady+0x6a>
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8006366:	2bff      	cmp	r3, #255	@ 0xff
 8006368:	d014      	beq.n	8006394 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006370:	687a      	ldr	r2, [r7, #4]
 8006372:	33b0      	adds	r3, #176	@ 0xb0
 8006374:	009b      	lsls	r3, r3, #2
 8006376:	4413      	add	r3, r2
 8006378:	685b      	ldr	r3, [r3, #4]
 800637a:	689b      	ldr	r3, [r3, #8]
 800637c:	68fa      	ldr	r2, [r7, #12]
 800637e:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8006382:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8006384:	68fa      	ldr	r2, [r7, #12]
 8006386:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800638a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	22ff      	movs	r2, #255	@ 0xff
 8006390:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8006394:	2300      	movs	r3, #0
}
 8006396:	4618      	mov	r0, r3
 8006398:	3710      	adds	r7, #16
 800639a:	46bd      	mov	sp, r7
 800639c:	bd80      	pop	{r7, pc}
	...

080063a0 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b086      	sub	sp, #24
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80063a8:	2182      	movs	r1, #130	@ 0x82
 80063aa:	4818      	ldr	r0, [pc, #96]	@ (800640c <USBD_CDC_GetFSCfgDesc+0x6c>)
 80063ac:	f000 fd22 	bl	8006df4 <USBD_GetEpDesc>
 80063b0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80063b2:	2101      	movs	r1, #1
 80063b4:	4815      	ldr	r0, [pc, #84]	@ (800640c <USBD_CDC_GetFSCfgDesc+0x6c>)
 80063b6:	f000 fd1d 	bl	8006df4 <USBD_GetEpDesc>
 80063ba:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80063bc:	2181      	movs	r1, #129	@ 0x81
 80063be:	4813      	ldr	r0, [pc, #76]	@ (800640c <USBD_CDC_GetFSCfgDesc+0x6c>)
 80063c0:	f000 fd18 	bl	8006df4 <USBD_GetEpDesc>
 80063c4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80063c6:	697b      	ldr	r3, [r7, #20]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d002      	beq.n	80063d2 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80063cc:	697b      	ldr	r3, [r7, #20]
 80063ce:	2210      	movs	r2, #16
 80063d0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80063d2:	693b      	ldr	r3, [r7, #16]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d006      	beq.n	80063e6 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80063d8:	693b      	ldr	r3, [r7, #16]
 80063da:	2200      	movs	r2, #0
 80063dc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80063e0:	711a      	strb	r2, [r3, #4]
 80063e2:	2200      	movs	r2, #0
 80063e4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d006      	beq.n	80063fa <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	2200      	movs	r2, #0
 80063f0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80063f4:	711a      	strb	r2, [r3, #4]
 80063f6:	2200      	movs	r2, #0
 80063f8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2243      	movs	r2, #67	@ 0x43
 80063fe:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006400:	4b02      	ldr	r3, [pc, #8]	@ (800640c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8006402:	4618      	mov	r0, r3
 8006404:	3718      	adds	r7, #24
 8006406:	46bd      	mov	sp, r7
 8006408:	bd80      	pop	{r7, pc}
 800640a:	bf00      	nop
 800640c:	20000050 	.word	0x20000050

08006410 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006410:	b580      	push	{r7, lr}
 8006412:	b086      	sub	sp, #24
 8006414:	af00      	add	r7, sp, #0
 8006416:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006418:	2182      	movs	r1, #130	@ 0x82
 800641a:	4818      	ldr	r0, [pc, #96]	@ (800647c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800641c:	f000 fcea 	bl	8006df4 <USBD_GetEpDesc>
 8006420:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006422:	2101      	movs	r1, #1
 8006424:	4815      	ldr	r0, [pc, #84]	@ (800647c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006426:	f000 fce5 	bl	8006df4 <USBD_GetEpDesc>
 800642a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800642c:	2181      	movs	r1, #129	@ 0x81
 800642e:	4813      	ldr	r0, [pc, #76]	@ (800647c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006430:	f000 fce0 	bl	8006df4 <USBD_GetEpDesc>
 8006434:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006436:	697b      	ldr	r3, [r7, #20]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d002      	beq.n	8006442 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800643c:	697b      	ldr	r3, [r7, #20]
 800643e:	2210      	movs	r2, #16
 8006440:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006442:	693b      	ldr	r3, [r7, #16]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d006      	beq.n	8006456 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006448:	693b      	ldr	r3, [r7, #16]
 800644a:	2200      	movs	r2, #0
 800644c:	711a      	strb	r2, [r3, #4]
 800644e:	2200      	movs	r2, #0
 8006450:	f042 0202 	orr.w	r2, r2, #2
 8006454:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d006      	beq.n	800646a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	2200      	movs	r2, #0
 8006460:	711a      	strb	r2, [r3, #4]
 8006462:	2200      	movs	r2, #0
 8006464:	f042 0202 	orr.w	r2, r2, #2
 8006468:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2243      	movs	r2, #67	@ 0x43
 800646e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006470:	4b02      	ldr	r3, [pc, #8]	@ (800647c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8006472:	4618      	mov	r0, r3
 8006474:	3718      	adds	r7, #24
 8006476:	46bd      	mov	sp, r7
 8006478:	bd80      	pop	{r7, pc}
 800647a:	bf00      	nop
 800647c:	20000050 	.word	0x20000050

08006480 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006480:	b580      	push	{r7, lr}
 8006482:	b086      	sub	sp, #24
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006488:	2182      	movs	r1, #130	@ 0x82
 800648a:	4818      	ldr	r0, [pc, #96]	@ (80064ec <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800648c:	f000 fcb2 	bl	8006df4 <USBD_GetEpDesc>
 8006490:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006492:	2101      	movs	r1, #1
 8006494:	4815      	ldr	r0, [pc, #84]	@ (80064ec <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006496:	f000 fcad 	bl	8006df4 <USBD_GetEpDesc>
 800649a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800649c:	2181      	movs	r1, #129	@ 0x81
 800649e:	4813      	ldr	r0, [pc, #76]	@ (80064ec <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80064a0:	f000 fca8 	bl	8006df4 <USBD_GetEpDesc>
 80064a4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80064a6:	697b      	ldr	r3, [r7, #20]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d002      	beq.n	80064b2 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80064ac:	697b      	ldr	r3, [r7, #20]
 80064ae:	2210      	movs	r2, #16
 80064b0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80064b2:	693b      	ldr	r3, [r7, #16]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d006      	beq.n	80064c6 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80064b8:	693b      	ldr	r3, [r7, #16]
 80064ba:	2200      	movs	r2, #0
 80064bc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80064c0:	711a      	strb	r2, [r3, #4]
 80064c2:	2200      	movs	r2, #0
 80064c4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d006      	beq.n	80064da <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	2200      	movs	r2, #0
 80064d0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80064d4:	711a      	strb	r2, [r3, #4]
 80064d6:	2200      	movs	r2, #0
 80064d8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	2243      	movs	r2, #67	@ 0x43
 80064de:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80064e0:	4b02      	ldr	r3, [pc, #8]	@ (80064ec <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80064e2:	4618      	mov	r0, r3
 80064e4:	3718      	adds	r7, #24
 80064e6:	46bd      	mov	sp, r7
 80064e8:	bd80      	pop	{r7, pc}
 80064ea:	bf00      	nop
 80064ec:	20000050 	.word	0x20000050

080064f0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80064f0:	b480      	push	{r7}
 80064f2:	b083      	sub	sp, #12
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	220a      	movs	r2, #10
 80064fc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80064fe:	4b03      	ldr	r3, [pc, #12]	@ (800650c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8006500:	4618      	mov	r0, r3
 8006502:	370c      	adds	r7, #12
 8006504:	46bd      	mov	sp, r7
 8006506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650a:	4770      	bx	lr
 800650c:	2000000c 	.word	0x2000000c

08006510 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8006510:	b480      	push	{r7}
 8006512:	b083      	sub	sp, #12
 8006514:	af00      	add	r7, sp, #0
 8006516:	6078      	str	r0, [r7, #4]
 8006518:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d101      	bne.n	8006524 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8006520:	2303      	movs	r3, #3
 8006522:	e009      	b.n	8006538 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800652a:	687a      	ldr	r2, [r7, #4]
 800652c:	33b0      	adds	r3, #176	@ 0xb0
 800652e:	009b      	lsls	r3, r3, #2
 8006530:	4413      	add	r3, r2
 8006532:	683a      	ldr	r2, [r7, #0]
 8006534:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8006536:	2300      	movs	r3, #0
}
 8006538:	4618      	mov	r0, r3
 800653a:	370c      	adds	r7, #12
 800653c:	46bd      	mov	sp, r7
 800653e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006542:	4770      	bx	lr

08006544 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8006544:	b480      	push	{r7}
 8006546:	b087      	sub	sp, #28
 8006548:	af00      	add	r7, sp, #0
 800654a:	60f8      	str	r0, [r7, #12]
 800654c:	60b9      	str	r1, [r7, #8]
 800654e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	32b0      	adds	r2, #176	@ 0xb0
 800655a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800655e:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8006560:	697b      	ldr	r3, [r7, #20]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d101      	bne.n	800656a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8006566:	2303      	movs	r3, #3
 8006568:	e008      	b.n	800657c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800656a:	697b      	ldr	r3, [r7, #20]
 800656c:	68ba      	ldr	r2, [r7, #8]
 800656e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8006572:	697b      	ldr	r3, [r7, #20]
 8006574:	687a      	ldr	r2, [r7, #4]
 8006576:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800657a:	2300      	movs	r3, #0
}
 800657c:	4618      	mov	r0, r3
 800657e:	371c      	adds	r7, #28
 8006580:	46bd      	mov	sp, r7
 8006582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006586:	4770      	bx	lr

08006588 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8006588:	b480      	push	{r7}
 800658a:	b085      	sub	sp, #20
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
 8006590:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	32b0      	adds	r2, #176	@ 0xb0
 800659c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065a0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d101      	bne.n	80065ac <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80065a8:	2303      	movs	r3, #3
 80065aa:	e004      	b.n	80065b6 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	683a      	ldr	r2, [r7, #0]
 80065b0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80065b4:	2300      	movs	r3, #0
}
 80065b6:	4618      	mov	r0, r3
 80065b8:	3714      	adds	r7, #20
 80065ba:	46bd      	mov	sp, r7
 80065bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c0:	4770      	bx	lr
	...

080065c4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b084      	sub	sp, #16
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	32b0      	adds	r2, #176	@ 0xb0
 80065d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065da:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	32b0      	adds	r2, #176	@ 0xb0
 80065e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d101      	bne.n	80065f2 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80065ee:	2303      	movs	r3, #3
 80065f0:	e018      	b.n	8006624 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	7c1b      	ldrb	r3, [r3, #16]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d10a      	bne.n	8006610 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80065fa:	4b0c      	ldr	r3, [pc, #48]	@ (800662c <USBD_CDC_ReceivePacket+0x68>)
 80065fc:	7819      	ldrb	r1, [r3, #0]
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006604:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006608:	6878      	ldr	r0, [r7, #4]
 800660a:	f004 fecf 	bl	800b3ac <USBD_LL_PrepareReceive>
 800660e:	e008      	b.n	8006622 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006610:	4b06      	ldr	r3, [pc, #24]	@ (800662c <USBD_CDC_ReceivePacket+0x68>)
 8006612:	7819      	ldrb	r1, [r3, #0]
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800661a:	2340      	movs	r3, #64	@ 0x40
 800661c:	6878      	ldr	r0, [r7, #4]
 800661e:	f004 fec5 	bl	800b3ac <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006622:	2300      	movs	r3, #0
}
 8006624:	4618      	mov	r0, r3
 8006626:	3710      	adds	r7, #16
 8006628:	46bd      	mov	sp, r7
 800662a:	bd80      	pop	{r7, pc}
 800662c:	20000094 	.word	0x20000094

08006630 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006630:	b580      	push	{r7, lr}
 8006632:	b086      	sub	sp, #24
 8006634:	af00      	add	r7, sp, #0
 8006636:	60f8      	str	r0, [r7, #12]
 8006638:	60b9      	str	r1, [r7, #8]
 800663a:	4613      	mov	r3, r2
 800663c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	2b00      	cmp	r3, #0
 8006642:	d101      	bne.n	8006648 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006644:	2303      	movs	r3, #3
 8006646:	e01f      	b.n	8006688 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	2200      	movs	r2, #0
 800664c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	2200      	movs	r2, #0
 8006654:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	2200      	movs	r2, #0
 800665c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006660:	68bb      	ldr	r3, [r7, #8]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d003      	beq.n	800666e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	68ba      	ldr	r2, [r7, #8]
 800666a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	2201      	movs	r2, #1
 8006672:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	79fa      	ldrb	r2, [r7, #7]
 800667a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800667c:	68f8      	ldr	r0, [r7, #12]
 800667e:	f004 fd3f 	bl	800b100 <USBD_LL_Init>
 8006682:	4603      	mov	r3, r0
 8006684:	75fb      	strb	r3, [r7, #23]

  return ret;
 8006686:	7dfb      	ldrb	r3, [r7, #23]
}
 8006688:	4618      	mov	r0, r3
 800668a:	3718      	adds	r7, #24
 800668c:	46bd      	mov	sp, r7
 800668e:	bd80      	pop	{r7, pc}

08006690 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006690:	b580      	push	{r7, lr}
 8006692:	b084      	sub	sp, #16
 8006694:	af00      	add	r7, sp, #0
 8006696:	6078      	str	r0, [r7, #4]
 8006698:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800669a:	2300      	movs	r3, #0
 800669c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d101      	bne.n	80066a8 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80066a4:	2303      	movs	r3, #3
 80066a6:	e025      	b.n	80066f4 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	683a      	ldr	r2, [r7, #0]
 80066ac:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	32ae      	adds	r2, #174	@ 0xae
 80066ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80066be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d00f      	beq.n	80066e4 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	32ae      	adds	r2, #174	@ 0xae
 80066ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80066d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066d4:	f107 020e 	add.w	r2, r7, #14
 80066d8:	4610      	mov	r0, r2
 80066da:	4798      	blx	r3
 80066dc:	4602      	mov	r2, r0
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80066ea:	1c5a      	adds	r2, r3, #1
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80066f2:	2300      	movs	r3, #0
}
 80066f4:	4618      	mov	r0, r3
 80066f6:	3710      	adds	r7, #16
 80066f8:	46bd      	mov	sp, r7
 80066fa:	bd80      	pop	{r7, pc}

080066fc <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80066fc:	b580      	push	{r7, lr}
 80066fe:	b082      	sub	sp, #8
 8006700:	af00      	add	r7, sp, #0
 8006702:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8006704:	6878      	ldr	r0, [r7, #4]
 8006706:	f004 fd47 	bl	800b198 <USBD_LL_Start>
 800670a:	4603      	mov	r3, r0
}
 800670c:	4618      	mov	r0, r3
 800670e:	3708      	adds	r7, #8
 8006710:	46bd      	mov	sp, r7
 8006712:	bd80      	pop	{r7, pc}

08006714 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8006714:	b480      	push	{r7}
 8006716:	b083      	sub	sp, #12
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800671c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800671e:	4618      	mov	r0, r3
 8006720:	370c      	adds	r7, #12
 8006722:	46bd      	mov	sp, r7
 8006724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006728:	4770      	bx	lr

0800672a <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800672a:	b580      	push	{r7, lr}
 800672c:	b084      	sub	sp, #16
 800672e:	af00      	add	r7, sp, #0
 8006730:	6078      	str	r0, [r7, #4]
 8006732:	460b      	mov	r3, r1
 8006734:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8006736:	2300      	movs	r3, #0
 8006738:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006740:	2b00      	cmp	r3, #0
 8006742:	d009      	beq.n	8006758 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	78fa      	ldrb	r2, [r7, #3]
 800674e:	4611      	mov	r1, r2
 8006750:	6878      	ldr	r0, [r7, #4]
 8006752:	4798      	blx	r3
 8006754:	4603      	mov	r3, r0
 8006756:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006758:	7bfb      	ldrb	r3, [r7, #15]
}
 800675a:	4618      	mov	r0, r3
 800675c:	3710      	adds	r7, #16
 800675e:	46bd      	mov	sp, r7
 8006760:	bd80      	pop	{r7, pc}

08006762 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006762:	b580      	push	{r7, lr}
 8006764:	b084      	sub	sp, #16
 8006766:	af00      	add	r7, sp, #0
 8006768:	6078      	str	r0, [r7, #4]
 800676a:	460b      	mov	r3, r1
 800676c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800676e:	2300      	movs	r3, #0
 8006770:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006778:	685b      	ldr	r3, [r3, #4]
 800677a:	78fa      	ldrb	r2, [r7, #3]
 800677c:	4611      	mov	r1, r2
 800677e:	6878      	ldr	r0, [r7, #4]
 8006780:	4798      	blx	r3
 8006782:	4603      	mov	r3, r0
 8006784:	2b00      	cmp	r3, #0
 8006786:	d001      	beq.n	800678c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8006788:	2303      	movs	r3, #3
 800678a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800678c:	7bfb      	ldrb	r3, [r7, #15]
}
 800678e:	4618      	mov	r0, r3
 8006790:	3710      	adds	r7, #16
 8006792:	46bd      	mov	sp, r7
 8006794:	bd80      	pop	{r7, pc}

08006796 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8006796:	b580      	push	{r7, lr}
 8006798:	b084      	sub	sp, #16
 800679a:	af00      	add	r7, sp, #0
 800679c:	6078      	str	r0, [r7, #4]
 800679e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80067a6:	6839      	ldr	r1, [r7, #0]
 80067a8:	4618      	mov	r0, r3
 80067aa:	f001 f922 	bl	80079f2 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	2201      	movs	r2, #1
 80067b2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80067bc:	461a      	mov	r2, r3
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80067ca:	f003 031f 	and.w	r3, r3, #31
 80067ce:	2b02      	cmp	r3, #2
 80067d0:	d01a      	beq.n	8006808 <USBD_LL_SetupStage+0x72>
 80067d2:	2b02      	cmp	r3, #2
 80067d4:	d822      	bhi.n	800681c <USBD_LL_SetupStage+0x86>
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d002      	beq.n	80067e0 <USBD_LL_SetupStage+0x4a>
 80067da:	2b01      	cmp	r3, #1
 80067dc:	d00a      	beq.n	80067f4 <USBD_LL_SetupStage+0x5e>
 80067de:	e01d      	b.n	800681c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80067e6:	4619      	mov	r1, r3
 80067e8:	6878      	ldr	r0, [r7, #4]
 80067ea:	f000 fb77 	bl	8006edc <USBD_StdDevReq>
 80067ee:	4603      	mov	r3, r0
 80067f0:	73fb      	strb	r3, [r7, #15]
      break;
 80067f2:	e020      	b.n	8006836 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80067fa:	4619      	mov	r1, r3
 80067fc:	6878      	ldr	r0, [r7, #4]
 80067fe:	f000 fbdf 	bl	8006fc0 <USBD_StdItfReq>
 8006802:	4603      	mov	r3, r0
 8006804:	73fb      	strb	r3, [r7, #15]
      break;
 8006806:	e016      	b.n	8006836 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800680e:	4619      	mov	r1, r3
 8006810:	6878      	ldr	r0, [r7, #4]
 8006812:	f000 fc41 	bl	8007098 <USBD_StdEPReq>
 8006816:	4603      	mov	r3, r0
 8006818:	73fb      	strb	r3, [r7, #15]
      break;
 800681a:	e00c      	b.n	8006836 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006822:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8006826:	b2db      	uxtb	r3, r3
 8006828:	4619      	mov	r1, r3
 800682a:	6878      	ldr	r0, [r7, #4]
 800682c:	f004 fd14 	bl	800b258 <USBD_LL_StallEP>
 8006830:	4603      	mov	r3, r0
 8006832:	73fb      	strb	r3, [r7, #15]
      break;
 8006834:	bf00      	nop
  }

  return ret;
 8006836:	7bfb      	ldrb	r3, [r7, #15]
}
 8006838:	4618      	mov	r0, r3
 800683a:	3710      	adds	r7, #16
 800683c:	46bd      	mov	sp, r7
 800683e:	bd80      	pop	{r7, pc}

08006840 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8006840:	b580      	push	{r7, lr}
 8006842:	b086      	sub	sp, #24
 8006844:	af00      	add	r7, sp, #0
 8006846:	60f8      	str	r0, [r7, #12]
 8006848:	460b      	mov	r3, r1
 800684a:	607a      	str	r2, [r7, #4]
 800684c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800684e:	2300      	movs	r3, #0
 8006850:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8006852:	7afb      	ldrb	r3, [r7, #11]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d177      	bne.n	8006948 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800685e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006866:	2b03      	cmp	r3, #3
 8006868:	f040 80a1 	bne.w	80069ae <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800686c:	693b      	ldr	r3, [r7, #16]
 800686e:	685b      	ldr	r3, [r3, #4]
 8006870:	693a      	ldr	r2, [r7, #16]
 8006872:	8992      	ldrh	r2, [r2, #12]
 8006874:	4293      	cmp	r3, r2
 8006876:	d91c      	bls.n	80068b2 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8006878:	693b      	ldr	r3, [r7, #16]
 800687a:	685b      	ldr	r3, [r3, #4]
 800687c:	693a      	ldr	r2, [r7, #16]
 800687e:	8992      	ldrh	r2, [r2, #12]
 8006880:	1a9a      	subs	r2, r3, r2
 8006882:	693b      	ldr	r3, [r7, #16]
 8006884:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8006886:	693b      	ldr	r3, [r7, #16]
 8006888:	691b      	ldr	r3, [r3, #16]
 800688a:	693a      	ldr	r2, [r7, #16]
 800688c:	8992      	ldrh	r2, [r2, #12]
 800688e:	441a      	add	r2, r3
 8006890:	693b      	ldr	r3, [r7, #16]
 8006892:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8006894:	693b      	ldr	r3, [r7, #16]
 8006896:	6919      	ldr	r1, [r3, #16]
 8006898:	693b      	ldr	r3, [r7, #16]
 800689a:	899b      	ldrh	r3, [r3, #12]
 800689c:	461a      	mov	r2, r3
 800689e:	693b      	ldr	r3, [r7, #16]
 80068a0:	685b      	ldr	r3, [r3, #4]
 80068a2:	4293      	cmp	r3, r2
 80068a4:	bf38      	it	cc
 80068a6:	4613      	movcc	r3, r2
 80068a8:	461a      	mov	r2, r3
 80068aa:	68f8      	ldr	r0, [r7, #12]
 80068ac:	f001 f9a8 	bl	8007c00 <USBD_CtlContinueRx>
 80068b0:	e07d      	b.n	80069ae <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80068b8:	f003 031f 	and.w	r3, r3, #31
 80068bc:	2b02      	cmp	r3, #2
 80068be:	d014      	beq.n	80068ea <USBD_LL_DataOutStage+0xaa>
 80068c0:	2b02      	cmp	r3, #2
 80068c2:	d81d      	bhi.n	8006900 <USBD_LL_DataOutStage+0xc0>
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d002      	beq.n	80068ce <USBD_LL_DataOutStage+0x8e>
 80068c8:	2b01      	cmp	r3, #1
 80068ca:	d003      	beq.n	80068d4 <USBD_LL_DataOutStage+0x94>
 80068cc:	e018      	b.n	8006900 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80068ce:	2300      	movs	r3, #0
 80068d0:	75bb      	strb	r3, [r7, #22]
            break;
 80068d2:	e018      	b.n	8006906 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80068da:	b2db      	uxtb	r3, r3
 80068dc:	4619      	mov	r1, r3
 80068de:	68f8      	ldr	r0, [r7, #12]
 80068e0:	f000 fa6e 	bl	8006dc0 <USBD_CoreFindIF>
 80068e4:	4603      	mov	r3, r0
 80068e6:	75bb      	strb	r3, [r7, #22]
            break;
 80068e8:	e00d      	b.n	8006906 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80068f0:	b2db      	uxtb	r3, r3
 80068f2:	4619      	mov	r1, r3
 80068f4:	68f8      	ldr	r0, [r7, #12]
 80068f6:	f000 fa70 	bl	8006dda <USBD_CoreFindEP>
 80068fa:	4603      	mov	r3, r0
 80068fc:	75bb      	strb	r3, [r7, #22]
            break;
 80068fe:	e002      	b.n	8006906 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8006900:	2300      	movs	r3, #0
 8006902:	75bb      	strb	r3, [r7, #22]
            break;
 8006904:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8006906:	7dbb      	ldrb	r3, [r7, #22]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d119      	bne.n	8006940 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006912:	b2db      	uxtb	r3, r3
 8006914:	2b03      	cmp	r3, #3
 8006916:	d113      	bne.n	8006940 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8006918:	7dba      	ldrb	r2, [r7, #22]
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	32ae      	adds	r2, #174	@ 0xae
 800691e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006922:	691b      	ldr	r3, [r3, #16]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d00b      	beq.n	8006940 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8006928:	7dba      	ldrb	r2, [r7, #22]
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8006930:	7dba      	ldrb	r2, [r7, #22]
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	32ae      	adds	r2, #174	@ 0xae
 8006936:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800693a:	691b      	ldr	r3, [r3, #16]
 800693c:	68f8      	ldr	r0, [r7, #12]
 800693e:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8006940:	68f8      	ldr	r0, [r7, #12]
 8006942:	f001 f96e 	bl	8007c22 <USBD_CtlSendStatus>
 8006946:	e032      	b.n	80069ae <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8006948:	7afb      	ldrb	r3, [r7, #11]
 800694a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800694e:	b2db      	uxtb	r3, r3
 8006950:	4619      	mov	r1, r3
 8006952:	68f8      	ldr	r0, [r7, #12]
 8006954:	f000 fa41 	bl	8006dda <USBD_CoreFindEP>
 8006958:	4603      	mov	r3, r0
 800695a:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800695c:	7dbb      	ldrb	r3, [r7, #22]
 800695e:	2bff      	cmp	r3, #255	@ 0xff
 8006960:	d025      	beq.n	80069ae <USBD_LL_DataOutStage+0x16e>
 8006962:	7dbb      	ldrb	r3, [r7, #22]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d122      	bne.n	80069ae <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800696e:	b2db      	uxtb	r3, r3
 8006970:	2b03      	cmp	r3, #3
 8006972:	d117      	bne.n	80069a4 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8006974:	7dba      	ldrb	r2, [r7, #22]
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	32ae      	adds	r2, #174	@ 0xae
 800697a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800697e:	699b      	ldr	r3, [r3, #24]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d00f      	beq.n	80069a4 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8006984:	7dba      	ldrb	r2, [r7, #22]
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800698c:	7dba      	ldrb	r2, [r7, #22]
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	32ae      	adds	r2, #174	@ 0xae
 8006992:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006996:	699b      	ldr	r3, [r3, #24]
 8006998:	7afa      	ldrb	r2, [r7, #11]
 800699a:	4611      	mov	r1, r2
 800699c:	68f8      	ldr	r0, [r7, #12]
 800699e:	4798      	blx	r3
 80069a0:	4603      	mov	r3, r0
 80069a2:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80069a4:	7dfb      	ldrb	r3, [r7, #23]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d001      	beq.n	80069ae <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 80069aa:	7dfb      	ldrb	r3, [r7, #23]
 80069ac:	e000      	b.n	80069b0 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 80069ae:	2300      	movs	r3, #0
}
 80069b0:	4618      	mov	r0, r3
 80069b2:	3718      	adds	r7, #24
 80069b4:	46bd      	mov	sp, r7
 80069b6:	bd80      	pop	{r7, pc}

080069b8 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b086      	sub	sp, #24
 80069bc:	af00      	add	r7, sp, #0
 80069be:	60f8      	str	r0, [r7, #12]
 80069c0:	460b      	mov	r3, r1
 80069c2:	607a      	str	r2, [r7, #4]
 80069c4:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80069c6:	7afb      	ldrb	r3, [r7, #11]
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d178      	bne.n	8006abe <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	3314      	adds	r3, #20
 80069d0:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80069d8:	2b02      	cmp	r3, #2
 80069da:	d163      	bne.n	8006aa4 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 80069dc:	693b      	ldr	r3, [r7, #16]
 80069de:	685b      	ldr	r3, [r3, #4]
 80069e0:	693a      	ldr	r2, [r7, #16]
 80069e2:	8992      	ldrh	r2, [r2, #12]
 80069e4:	4293      	cmp	r3, r2
 80069e6:	d91c      	bls.n	8006a22 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 80069e8:	693b      	ldr	r3, [r7, #16]
 80069ea:	685b      	ldr	r3, [r3, #4]
 80069ec:	693a      	ldr	r2, [r7, #16]
 80069ee:	8992      	ldrh	r2, [r2, #12]
 80069f0:	1a9a      	subs	r2, r3, r2
 80069f2:	693b      	ldr	r3, [r7, #16]
 80069f4:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 80069f6:	693b      	ldr	r3, [r7, #16]
 80069f8:	691b      	ldr	r3, [r3, #16]
 80069fa:	693a      	ldr	r2, [r7, #16]
 80069fc:	8992      	ldrh	r2, [r2, #12]
 80069fe:	441a      	add	r2, r3
 8006a00:	693b      	ldr	r3, [r7, #16]
 8006a02:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8006a04:	693b      	ldr	r3, [r7, #16]
 8006a06:	6919      	ldr	r1, [r3, #16]
 8006a08:	693b      	ldr	r3, [r7, #16]
 8006a0a:	685b      	ldr	r3, [r3, #4]
 8006a0c:	461a      	mov	r2, r3
 8006a0e:	68f8      	ldr	r0, [r7, #12]
 8006a10:	f001 f8c4 	bl	8007b9c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006a14:	2300      	movs	r3, #0
 8006a16:	2200      	movs	r2, #0
 8006a18:	2100      	movs	r1, #0
 8006a1a:	68f8      	ldr	r0, [r7, #12]
 8006a1c:	f004 fcc6 	bl	800b3ac <USBD_LL_PrepareReceive>
 8006a20:	e040      	b.n	8006aa4 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8006a22:	693b      	ldr	r3, [r7, #16]
 8006a24:	899b      	ldrh	r3, [r3, #12]
 8006a26:	461a      	mov	r2, r3
 8006a28:	693b      	ldr	r3, [r7, #16]
 8006a2a:	685b      	ldr	r3, [r3, #4]
 8006a2c:	429a      	cmp	r2, r3
 8006a2e:	d11c      	bne.n	8006a6a <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8006a30:	693b      	ldr	r3, [r7, #16]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	693a      	ldr	r2, [r7, #16]
 8006a36:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d316      	bcc.n	8006a6a <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8006a3c:	693b      	ldr	r3, [r7, #16]
 8006a3e:	681a      	ldr	r2, [r3, #0]
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8006a46:	429a      	cmp	r2, r3
 8006a48:	d20f      	bcs.n	8006a6a <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	2100      	movs	r1, #0
 8006a4e:	68f8      	ldr	r0, [r7, #12]
 8006a50:	f001 f8a4 	bl	8007b9c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	2200      	movs	r2, #0
 8006a58:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	2200      	movs	r2, #0
 8006a60:	2100      	movs	r1, #0
 8006a62:	68f8      	ldr	r0, [r7, #12]
 8006a64:	f004 fca2 	bl	800b3ac <USBD_LL_PrepareReceive>
 8006a68:	e01c      	b.n	8006aa4 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006a70:	b2db      	uxtb	r3, r3
 8006a72:	2b03      	cmp	r3, #3
 8006a74:	d10f      	bne.n	8006a96 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006a7c:	68db      	ldr	r3, [r3, #12]
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d009      	beq.n	8006a96 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	2200      	movs	r2, #0
 8006a86:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006a90:	68db      	ldr	r3, [r3, #12]
 8006a92:	68f8      	ldr	r0, [r7, #12]
 8006a94:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8006a96:	2180      	movs	r1, #128	@ 0x80
 8006a98:	68f8      	ldr	r0, [r7, #12]
 8006a9a:	f004 fbdd 	bl	800b258 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8006a9e:	68f8      	ldr	r0, [r7, #12]
 8006aa0:	f001 f8d2 	bl	8007c48 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d03a      	beq.n	8006b24 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8006aae:	68f8      	ldr	r0, [r7, #12]
 8006ab0:	f7ff fe30 	bl	8006714 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8006abc:	e032      	b.n	8006b24 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8006abe:	7afb      	ldrb	r3, [r7, #11]
 8006ac0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006ac4:	b2db      	uxtb	r3, r3
 8006ac6:	4619      	mov	r1, r3
 8006ac8:	68f8      	ldr	r0, [r7, #12]
 8006aca:	f000 f986 	bl	8006dda <USBD_CoreFindEP>
 8006ace:	4603      	mov	r3, r0
 8006ad0:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006ad2:	7dfb      	ldrb	r3, [r7, #23]
 8006ad4:	2bff      	cmp	r3, #255	@ 0xff
 8006ad6:	d025      	beq.n	8006b24 <USBD_LL_DataInStage+0x16c>
 8006ad8:	7dfb      	ldrb	r3, [r7, #23]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d122      	bne.n	8006b24 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006ae4:	b2db      	uxtb	r3, r3
 8006ae6:	2b03      	cmp	r3, #3
 8006ae8:	d11c      	bne.n	8006b24 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8006aea:	7dfa      	ldrb	r2, [r7, #23]
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	32ae      	adds	r2, #174	@ 0xae
 8006af0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006af4:	695b      	ldr	r3, [r3, #20]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d014      	beq.n	8006b24 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8006afa:	7dfa      	ldrb	r2, [r7, #23]
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8006b02:	7dfa      	ldrb	r2, [r7, #23]
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	32ae      	adds	r2, #174	@ 0xae
 8006b08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b0c:	695b      	ldr	r3, [r3, #20]
 8006b0e:	7afa      	ldrb	r2, [r7, #11]
 8006b10:	4611      	mov	r1, r2
 8006b12:	68f8      	ldr	r0, [r7, #12]
 8006b14:	4798      	blx	r3
 8006b16:	4603      	mov	r3, r0
 8006b18:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8006b1a:	7dbb      	ldrb	r3, [r7, #22]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d001      	beq.n	8006b24 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8006b20:	7dbb      	ldrb	r3, [r7, #22]
 8006b22:	e000      	b.n	8006b26 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8006b24:	2300      	movs	r3, #0
}
 8006b26:	4618      	mov	r0, r3
 8006b28:	3718      	adds	r7, #24
 8006b2a:	46bd      	mov	sp, r7
 8006b2c:	bd80      	pop	{r7, pc}

08006b2e <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8006b2e:	b580      	push	{r7, lr}
 8006b30:	b084      	sub	sp, #16
 8006b32:	af00      	add	r7, sp, #0
 8006b34:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8006b36:	2300      	movs	r3, #0
 8006b38:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2201      	movs	r2, #1
 8006b3e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	2200      	movs	r2, #0
 8006b46:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2200      	movs	r2, #0
 8006b54:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d014      	beq.n	8006b94 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006b70:	685b      	ldr	r3, [r3, #4]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d00e      	beq.n	8006b94 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006b7c:	685b      	ldr	r3, [r3, #4]
 8006b7e:	687a      	ldr	r2, [r7, #4]
 8006b80:	6852      	ldr	r2, [r2, #4]
 8006b82:	b2d2      	uxtb	r2, r2
 8006b84:	4611      	mov	r1, r2
 8006b86:	6878      	ldr	r0, [r7, #4]
 8006b88:	4798      	blx	r3
 8006b8a:	4603      	mov	r3, r0
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d001      	beq.n	8006b94 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8006b90:	2303      	movs	r3, #3
 8006b92:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006b94:	2340      	movs	r3, #64	@ 0x40
 8006b96:	2200      	movs	r2, #0
 8006b98:	2100      	movs	r1, #0
 8006b9a:	6878      	ldr	r0, [r7, #4]
 8006b9c:	f004 fb17 	bl	800b1ce <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2201      	movs	r2, #1
 8006ba4:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2240      	movs	r2, #64	@ 0x40
 8006bac:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006bb0:	2340      	movs	r3, #64	@ 0x40
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	2180      	movs	r1, #128	@ 0x80
 8006bb6:	6878      	ldr	r0, [r7, #4]
 8006bb8:	f004 fb09 	bl	800b1ce <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2201      	movs	r2, #1
 8006bc0:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2240      	movs	r2, #64	@ 0x40
 8006bc8:	841a      	strh	r2, [r3, #32]

  return ret;
 8006bca:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bcc:	4618      	mov	r0, r3
 8006bce:	3710      	adds	r7, #16
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	bd80      	pop	{r7, pc}

08006bd4 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8006bd4:	b480      	push	{r7}
 8006bd6:	b083      	sub	sp, #12
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	6078      	str	r0, [r7, #4]
 8006bdc:	460b      	mov	r3, r1
 8006bde:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	78fa      	ldrb	r2, [r7, #3]
 8006be4:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8006be6:	2300      	movs	r3, #0
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	370c      	adds	r7, #12
 8006bec:	46bd      	mov	sp, r7
 8006bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf2:	4770      	bx	lr

08006bf4 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8006bf4:	b480      	push	{r7}
 8006bf6:	b083      	sub	sp, #12
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006c02:	b2db      	uxtb	r3, r3
 8006c04:	2b04      	cmp	r3, #4
 8006c06:	d006      	beq.n	8006c16 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006c0e:	b2da      	uxtb	r2, r3
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	2204      	movs	r2, #4
 8006c1a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8006c1e:	2300      	movs	r3, #0
}
 8006c20:	4618      	mov	r0, r3
 8006c22:	370c      	adds	r7, #12
 8006c24:	46bd      	mov	sp, r7
 8006c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2a:	4770      	bx	lr

08006c2c <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8006c2c:	b480      	push	{r7}
 8006c2e:	b083      	sub	sp, #12
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006c3a:	b2db      	uxtb	r3, r3
 8006c3c:	2b04      	cmp	r3, #4
 8006c3e:	d106      	bne.n	8006c4e <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8006c46:	b2da      	uxtb	r2, r3
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8006c4e:	2300      	movs	r3, #0
}
 8006c50:	4618      	mov	r0, r3
 8006c52:	370c      	adds	r7, #12
 8006c54:	46bd      	mov	sp, r7
 8006c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5a:	4770      	bx	lr

08006c5c <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	b082      	sub	sp, #8
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006c6a:	b2db      	uxtb	r3, r3
 8006c6c:	2b03      	cmp	r3, #3
 8006c6e:	d110      	bne.n	8006c92 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d00b      	beq.n	8006c92 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006c80:	69db      	ldr	r3, [r3, #28]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d005      	beq.n	8006c92 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006c8c:	69db      	ldr	r3, [r3, #28]
 8006c8e:	6878      	ldr	r0, [r7, #4]
 8006c90:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8006c92:	2300      	movs	r3, #0
}
 8006c94:	4618      	mov	r0, r3
 8006c96:	3708      	adds	r7, #8
 8006c98:	46bd      	mov	sp, r7
 8006c9a:	bd80      	pop	{r7, pc}

08006c9c <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8006c9c:	b580      	push	{r7, lr}
 8006c9e:	b082      	sub	sp, #8
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]
 8006ca4:	460b      	mov	r3, r1
 8006ca6:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	32ae      	adds	r2, #174	@ 0xae
 8006cb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d101      	bne.n	8006cbe <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8006cba:	2303      	movs	r3, #3
 8006cbc:	e01c      	b.n	8006cf8 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006cc4:	b2db      	uxtb	r3, r3
 8006cc6:	2b03      	cmp	r3, #3
 8006cc8:	d115      	bne.n	8006cf6 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	32ae      	adds	r2, #174	@ 0xae
 8006cd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006cd8:	6a1b      	ldr	r3, [r3, #32]
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d00b      	beq.n	8006cf6 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	32ae      	adds	r2, #174	@ 0xae
 8006ce8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006cec:	6a1b      	ldr	r3, [r3, #32]
 8006cee:	78fa      	ldrb	r2, [r7, #3]
 8006cf0:	4611      	mov	r1, r2
 8006cf2:	6878      	ldr	r0, [r7, #4]
 8006cf4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006cf6:	2300      	movs	r3, #0
}
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	3708      	adds	r7, #8
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	bd80      	pop	{r7, pc}

08006d00 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b082      	sub	sp, #8
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
 8006d08:	460b      	mov	r3, r1
 8006d0a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	32ae      	adds	r2, #174	@ 0xae
 8006d16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d101      	bne.n	8006d22 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8006d1e:	2303      	movs	r3, #3
 8006d20:	e01c      	b.n	8006d5c <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006d28:	b2db      	uxtb	r3, r3
 8006d2a:	2b03      	cmp	r3, #3
 8006d2c:	d115      	bne.n	8006d5a <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	32ae      	adds	r2, #174	@ 0xae
 8006d38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d00b      	beq.n	8006d5a <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	32ae      	adds	r2, #174	@ 0xae
 8006d4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d52:	78fa      	ldrb	r2, [r7, #3]
 8006d54:	4611      	mov	r1, r2
 8006d56:	6878      	ldr	r0, [r7, #4]
 8006d58:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006d5a:	2300      	movs	r3, #0
}
 8006d5c:	4618      	mov	r0, r3
 8006d5e:	3708      	adds	r7, #8
 8006d60:	46bd      	mov	sp, r7
 8006d62:	bd80      	pop	{r7, pc}

08006d64 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8006d64:	b480      	push	{r7}
 8006d66:	b083      	sub	sp, #12
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006d6c:	2300      	movs	r3, #0
}
 8006d6e:	4618      	mov	r0, r3
 8006d70:	370c      	adds	r7, #12
 8006d72:	46bd      	mov	sp, r7
 8006d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d78:	4770      	bx	lr

08006d7a <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8006d7a:	b580      	push	{r7, lr}
 8006d7c:	b084      	sub	sp, #16
 8006d7e:	af00      	add	r7, sp, #0
 8006d80:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8006d82:	2300      	movs	r3, #0
 8006d84:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	2201      	movs	r2, #1
 8006d8a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d00e      	beq.n	8006db6 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006d9e:	685b      	ldr	r3, [r3, #4]
 8006da0:	687a      	ldr	r2, [r7, #4]
 8006da2:	6852      	ldr	r2, [r2, #4]
 8006da4:	b2d2      	uxtb	r2, r2
 8006da6:	4611      	mov	r1, r2
 8006da8:	6878      	ldr	r0, [r7, #4]
 8006daa:	4798      	blx	r3
 8006dac:	4603      	mov	r3, r0
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d001      	beq.n	8006db6 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8006db2:	2303      	movs	r3, #3
 8006db4:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006db6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006db8:	4618      	mov	r0, r3
 8006dba:	3710      	adds	r7, #16
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	bd80      	pop	{r7, pc}

08006dc0 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8006dc0:	b480      	push	{r7}
 8006dc2:	b083      	sub	sp, #12
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
 8006dc8:	460b      	mov	r3, r1
 8006dca:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006dcc:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006dce:	4618      	mov	r0, r3
 8006dd0:	370c      	adds	r7, #12
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd8:	4770      	bx	lr

08006dda <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8006dda:	b480      	push	{r7}
 8006ddc:	b083      	sub	sp, #12
 8006dde:	af00      	add	r7, sp, #0
 8006de0:	6078      	str	r0, [r7, #4]
 8006de2:	460b      	mov	r3, r1
 8006de4:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006de6:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006de8:	4618      	mov	r0, r3
 8006dea:	370c      	adds	r7, #12
 8006dec:	46bd      	mov	sp, r7
 8006dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df2:	4770      	bx	lr

08006df4 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8006df4:	b580      	push	{r7, lr}
 8006df6:	b086      	sub	sp, #24
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
 8006dfc:	460b      	mov	r3, r1
 8006dfe:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8006e08:	2300      	movs	r3, #0
 8006e0a:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	885b      	ldrh	r3, [r3, #2]
 8006e10:	b29b      	uxth	r3, r3
 8006e12:	68fa      	ldr	r2, [r7, #12]
 8006e14:	7812      	ldrb	r2, [r2, #0]
 8006e16:	4293      	cmp	r3, r2
 8006e18:	d91f      	bls.n	8006e5a <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	781b      	ldrb	r3, [r3, #0]
 8006e1e:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8006e20:	e013      	b.n	8006e4a <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8006e22:	f107 030a 	add.w	r3, r7, #10
 8006e26:	4619      	mov	r1, r3
 8006e28:	6978      	ldr	r0, [r7, #20]
 8006e2a:	f000 f81b 	bl	8006e64 <USBD_GetNextDesc>
 8006e2e:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8006e30:	697b      	ldr	r3, [r7, #20]
 8006e32:	785b      	ldrb	r3, [r3, #1]
 8006e34:	2b05      	cmp	r3, #5
 8006e36:	d108      	bne.n	8006e4a <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8006e38:	697b      	ldr	r3, [r7, #20]
 8006e3a:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8006e3c:	693b      	ldr	r3, [r7, #16]
 8006e3e:	789b      	ldrb	r3, [r3, #2]
 8006e40:	78fa      	ldrb	r2, [r7, #3]
 8006e42:	429a      	cmp	r2, r3
 8006e44:	d008      	beq.n	8006e58 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8006e46:	2300      	movs	r3, #0
 8006e48:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	885b      	ldrh	r3, [r3, #2]
 8006e4e:	b29a      	uxth	r2, r3
 8006e50:	897b      	ldrh	r3, [r7, #10]
 8006e52:	429a      	cmp	r2, r3
 8006e54:	d8e5      	bhi.n	8006e22 <USBD_GetEpDesc+0x2e>
 8006e56:	e000      	b.n	8006e5a <USBD_GetEpDesc+0x66>
          break;
 8006e58:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8006e5a:	693b      	ldr	r3, [r7, #16]
}
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	3718      	adds	r7, #24
 8006e60:	46bd      	mov	sp, r7
 8006e62:	bd80      	pop	{r7, pc}

08006e64 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8006e64:	b480      	push	{r7}
 8006e66:	b085      	sub	sp, #20
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
 8006e6c:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8006e72:	683b      	ldr	r3, [r7, #0]
 8006e74:	881b      	ldrh	r3, [r3, #0]
 8006e76:	68fa      	ldr	r2, [r7, #12]
 8006e78:	7812      	ldrb	r2, [r2, #0]
 8006e7a:	4413      	add	r3, r2
 8006e7c:	b29a      	uxth	r2, r3
 8006e7e:	683b      	ldr	r3, [r7, #0]
 8006e80:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	781b      	ldrb	r3, [r3, #0]
 8006e86:	461a      	mov	r2, r3
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	4413      	add	r3, r2
 8006e8c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8006e8e:	68fb      	ldr	r3, [r7, #12]
}
 8006e90:	4618      	mov	r0, r3
 8006e92:	3714      	adds	r7, #20
 8006e94:	46bd      	mov	sp, r7
 8006e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9a:	4770      	bx	lr

08006e9c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8006e9c:	b480      	push	{r7}
 8006e9e:	b087      	sub	sp, #28
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8006ea8:	697b      	ldr	r3, [r7, #20]
 8006eaa:	781b      	ldrb	r3, [r3, #0]
 8006eac:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8006eae:	697b      	ldr	r3, [r7, #20]
 8006eb0:	3301      	adds	r3, #1
 8006eb2:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8006eb4:	697b      	ldr	r3, [r7, #20]
 8006eb6:	781b      	ldrb	r3, [r3, #0]
 8006eb8:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8006eba:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8006ebe:	021b      	lsls	r3, r3, #8
 8006ec0:	b21a      	sxth	r2, r3
 8006ec2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006ec6:	4313      	orrs	r3, r2
 8006ec8:	b21b      	sxth	r3, r3
 8006eca:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8006ecc:	89fb      	ldrh	r3, [r7, #14]
}
 8006ece:	4618      	mov	r0, r3
 8006ed0:	371c      	adds	r7, #28
 8006ed2:	46bd      	mov	sp, r7
 8006ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed8:	4770      	bx	lr
	...

08006edc <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006edc:	b580      	push	{r7, lr}
 8006ede:	b084      	sub	sp, #16
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]
 8006ee4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006eea:	683b      	ldr	r3, [r7, #0]
 8006eec:	781b      	ldrb	r3, [r3, #0]
 8006eee:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006ef2:	2b40      	cmp	r3, #64	@ 0x40
 8006ef4:	d005      	beq.n	8006f02 <USBD_StdDevReq+0x26>
 8006ef6:	2b40      	cmp	r3, #64	@ 0x40
 8006ef8:	d857      	bhi.n	8006faa <USBD_StdDevReq+0xce>
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d00f      	beq.n	8006f1e <USBD_StdDevReq+0x42>
 8006efe:	2b20      	cmp	r3, #32
 8006f00:	d153      	bne.n	8006faa <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	32ae      	adds	r2, #174	@ 0xae
 8006f0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f10:	689b      	ldr	r3, [r3, #8]
 8006f12:	6839      	ldr	r1, [r7, #0]
 8006f14:	6878      	ldr	r0, [r7, #4]
 8006f16:	4798      	blx	r3
 8006f18:	4603      	mov	r3, r0
 8006f1a:	73fb      	strb	r3, [r7, #15]
      break;
 8006f1c:	e04a      	b.n	8006fb4 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006f1e:	683b      	ldr	r3, [r7, #0]
 8006f20:	785b      	ldrb	r3, [r3, #1]
 8006f22:	2b09      	cmp	r3, #9
 8006f24:	d83b      	bhi.n	8006f9e <USBD_StdDevReq+0xc2>
 8006f26:	a201      	add	r2, pc, #4	@ (adr r2, 8006f2c <USBD_StdDevReq+0x50>)
 8006f28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f2c:	08006f81 	.word	0x08006f81
 8006f30:	08006f95 	.word	0x08006f95
 8006f34:	08006f9f 	.word	0x08006f9f
 8006f38:	08006f8b 	.word	0x08006f8b
 8006f3c:	08006f9f 	.word	0x08006f9f
 8006f40:	08006f5f 	.word	0x08006f5f
 8006f44:	08006f55 	.word	0x08006f55
 8006f48:	08006f9f 	.word	0x08006f9f
 8006f4c:	08006f77 	.word	0x08006f77
 8006f50:	08006f69 	.word	0x08006f69
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8006f54:	6839      	ldr	r1, [r7, #0]
 8006f56:	6878      	ldr	r0, [r7, #4]
 8006f58:	f000 fa3e 	bl	80073d8 <USBD_GetDescriptor>
          break;
 8006f5c:	e024      	b.n	8006fa8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8006f5e:	6839      	ldr	r1, [r7, #0]
 8006f60:	6878      	ldr	r0, [r7, #4]
 8006f62:	f000 fba3 	bl	80076ac <USBD_SetAddress>
          break;
 8006f66:	e01f      	b.n	8006fa8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8006f68:	6839      	ldr	r1, [r7, #0]
 8006f6a:	6878      	ldr	r0, [r7, #4]
 8006f6c:	f000 fbe2 	bl	8007734 <USBD_SetConfig>
 8006f70:	4603      	mov	r3, r0
 8006f72:	73fb      	strb	r3, [r7, #15]
          break;
 8006f74:	e018      	b.n	8006fa8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8006f76:	6839      	ldr	r1, [r7, #0]
 8006f78:	6878      	ldr	r0, [r7, #4]
 8006f7a:	f000 fc85 	bl	8007888 <USBD_GetConfig>
          break;
 8006f7e:	e013      	b.n	8006fa8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8006f80:	6839      	ldr	r1, [r7, #0]
 8006f82:	6878      	ldr	r0, [r7, #4]
 8006f84:	f000 fcb6 	bl	80078f4 <USBD_GetStatus>
          break;
 8006f88:	e00e      	b.n	8006fa8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8006f8a:	6839      	ldr	r1, [r7, #0]
 8006f8c:	6878      	ldr	r0, [r7, #4]
 8006f8e:	f000 fce5 	bl	800795c <USBD_SetFeature>
          break;
 8006f92:	e009      	b.n	8006fa8 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8006f94:	6839      	ldr	r1, [r7, #0]
 8006f96:	6878      	ldr	r0, [r7, #4]
 8006f98:	f000 fd09 	bl	80079ae <USBD_ClrFeature>
          break;
 8006f9c:	e004      	b.n	8006fa8 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8006f9e:	6839      	ldr	r1, [r7, #0]
 8006fa0:	6878      	ldr	r0, [r7, #4]
 8006fa2:	f000 fd60 	bl	8007a66 <USBD_CtlError>
          break;
 8006fa6:	bf00      	nop
      }
      break;
 8006fa8:	e004      	b.n	8006fb4 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8006faa:	6839      	ldr	r1, [r7, #0]
 8006fac:	6878      	ldr	r0, [r7, #4]
 8006fae:	f000 fd5a 	bl	8007a66 <USBD_CtlError>
      break;
 8006fb2:	bf00      	nop
  }

  return ret;
 8006fb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	3710      	adds	r7, #16
 8006fba:	46bd      	mov	sp, r7
 8006fbc:	bd80      	pop	{r7, pc}
 8006fbe:	bf00      	nop

08006fc0 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006fc0:	b580      	push	{r7, lr}
 8006fc2:	b084      	sub	sp, #16
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	6078      	str	r0, [r7, #4]
 8006fc8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006fca:	2300      	movs	r3, #0
 8006fcc:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006fce:	683b      	ldr	r3, [r7, #0]
 8006fd0:	781b      	ldrb	r3, [r3, #0]
 8006fd2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006fd6:	2b40      	cmp	r3, #64	@ 0x40
 8006fd8:	d005      	beq.n	8006fe6 <USBD_StdItfReq+0x26>
 8006fda:	2b40      	cmp	r3, #64	@ 0x40
 8006fdc:	d852      	bhi.n	8007084 <USBD_StdItfReq+0xc4>
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d001      	beq.n	8006fe6 <USBD_StdItfReq+0x26>
 8006fe2:	2b20      	cmp	r3, #32
 8006fe4:	d14e      	bne.n	8007084 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006fec:	b2db      	uxtb	r3, r3
 8006fee:	3b01      	subs	r3, #1
 8006ff0:	2b02      	cmp	r3, #2
 8006ff2:	d840      	bhi.n	8007076 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006ff4:	683b      	ldr	r3, [r7, #0]
 8006ff6:	889b      	ldrh	r3, [r3, #4]
 8006ff8:	b2db      	uxtb	r3, r3
 8006ffa:	2b01      	cmp	r3, #1
 8006ffc:	d836      	bhi.n	800706c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	889b      	ldrh	r3, [r3, #4]
 8007002:	b2db      	uxtb	r3, r3
 8007004:	4619      	mov	r1, r3
 8007006:	6878      	ldr	r0, [r7, #4]
 8007008:	f7ff feda 	bl	8006dc0 <USBD_CoreFindIF>
 800700c:	4603      	mov	r3, r0
 800700e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007010:	7bbb      	ldrb	r3, [r7, #14]
 8007012:	2bff      	cmp	r3, #255	@ 0xff
 8007014:	d01d      	beq.n	8007052 <USBD_StdItfReq+0x92>
 8007016:	7bbb      	ldrb	r3, [r7, #14]
 8007018:	2b00      	cmp	r3, #0
 800701a:	d11a      	bne.n	8007052 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800701c:	7bba      	ldrb	r2, [r7, #14]
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	32ae      	adds	r2, #174	@ 0xae
 8007022:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007026:	689b      	ldr	r3, [r3, #8]
 8007028:	2b00      	cmp	r3, #0
 800702a:	d00f      	beq.n	800704c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800702c:	7bba      	ldrb	r2, [r7, #14]
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007034:	7bba      	ldrb	r2, [r7, #14]
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	32ae      	adds	r2, #174	@ 0xae
 800703a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800703e:	689b      	ldr	r3, [r3, #8]
 8007040:	6839      	ldr	r1, [r7, #0]
 8007042:	6878      	ldr	r0, [r7, #4]
 8007044:	4798      	blx	r3
 8007046:	4603      	mov	r3, r0
 8007048:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800704a:	e004      	b.n	8007056 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800704c:	2303      	movs	r3, #3
 800704e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007050:	e001      	b.n	8007056 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8007052:	2303      	movs	r3, #3
 8007054:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007056:	683b      	ldr	r3, [r7, #0]
 8007058:	88db      	ldrh	r3, [r3, #6]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d110      	bne.n	8007080 <USBD_StdItfReq+0xc0>
 800705e:	7bfb      	ldrb	r3, [r7, #15]
 8007060:	2b00      	cmp	r3, #0
 8007062:	d10d      	bne.n	8007080 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8007064:	6878      	ldr	r0, [r7, #4]
 8007066:	f000 fddc 	bl	8007c22 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800706a:	e009      	b.n	8007080 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800706c:	6839      	ldr	r1, [r7, #0]
 800706e:	6878      	ldr	r0, [r7, #4]
 8007070:	f000 fcf9 	bl	8007a66 <USBD_CtlError>
          break;
 8007074:	e004      	b.n	8007080 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8007076:	6839      	ldr	r1, [r7, #0]
 8007078:	6878      	ldr	r0, [r7, #4]
 800707a:	f000 fcf4 	bl	8007a66 <USBD_CtlError>
          break;
 800707e:	e000      	b.n	8007082 <USBD_StdItfReq+0xc2>
          break;
 8007080:	bf00      	nop
      }
      break;
 8007082:	e004      	b.n	800708e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8007084:	6839      	ldr	r1, [r7, #0]
 8007086:	6878      	ldr	r0, [r7, #4]
 8007088:	f000 fced 	bl	8007a66 <USBD_CtlError>
      break;
 800708c:	bf00      	nop
  }

  return ret;
 800708e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007090:	4618      	mov	r0, r3
 8007092:	3710      	adds	r7, #16
 8007094:	46bd      	mov	sp, r7
 8007096:	bd80      	pop	{r7, pc}

08007098 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007098:	b580      	push	{r7, lr}
 800709a:	b084      	sub	sp, #16
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
 80070a0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80070a2:	2300      	movs	r3, #0
 80070a4:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80070a6:	683b      	ldr	r3, [r7, #0]
 80070a8:	889b      	ldrh	r3, [r3, #4]
 80070aa:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	781b      	ldrb	r3, [r3, #0]
 80070b0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80070b4:	2b40      	cmp	r3, #64	@ 0x40
 80070b6:	d007      	beq.n	80070c8 <USBD_StdEPReq+0x30>
 80070b8:	2b40      	cmp	r3, #64	@ 0x40
 80070ba:	f200 8181 	bhi.w	80073c0 <USBD_StdEPReq+0x328>
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d02a      	beq.n	8007118 <USBD_StdEPReq+0x80>
 80070c2:	2b20      	cmp	r3, #32
 80070c4:	f040 817c 	bne.w	80073c0 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80070c8:	7bbb      	ldrb	r3, [r7, #14]
 80070ca:	4619      	mov	r1, r3
 80070cc:	6878      	ldr	r0, [r7, #4]
 80070ce:	f7ff fe84 	bl	8006dda <USBD_CoreFindEP>
 80070d2:	4603      	mov	r3, r0
 80070d4:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80070d6:	7b7b      	ldrb	r3, [r7, #13]
 80070d8:	2bff      	cmp	r3, #255	@ 0xff
 80070da:	f000 8176 	beq.w	80073ca <USBD_StdEPReq+0x332>
 80070de:	7b7b      	ldrb	r3, [r7, #13]
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	f040 8172 	bne.w	80073ca <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 80070e6:	7b7a      	ldrb	r2, [r7, #13]
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80070ee:	7b7a      	ldrb	r2, [r7, #13]
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	32ae      	adds	r2, #174	@ 0xae
 80070f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070f8:	689b      	ldr	r3, [r3, #8]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	f000 8165 	beq.w	80073ca <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8007100:	7b7a      	ldrb	r2, [r7, #13]
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	32ae      	adds	r2, #174	@ 0xae
 8007106:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800710a:	689b      	ldr	r3, [r3, #8]
 800710c:	6839      	ldr	r1, [r7, #0]
 800710e:	6878      	ldr	r0, [r7, #4]
 8007110:	4798      	blx	r3
 8007112:	4603      	mov	r3, r0
 8007114:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007116:	e158      	b.n	80073ca <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	785b      	ldrb	r3, [r3, #1]
 800711c:	2b03      	cmp	r3, #3
 800711e:	d008      	beq.n	8007132 <USBD_StdEPReq+0x9a>
 8007120:	2b03      	cmp	r3, #3
 8007122:	f300 8147 	bgt.w	80073b4 <USBD_StdEPReq+0x31c>
 8007126:	2b00      	cmp	r3, #0
 8007128:	f000 809b 	beq.w	8007262 <USBD_StdEPReq+0x1ca>
 800712c:	2b01      	cmp	r3, #1
 800712e:	d03c      	beq.n	80071aa <USBD_StdEPReq+0x112>
 8007130:	e140      	b.n	80073b4 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007138:	b2db      	uxtb	r3, r3
 800713a:	2b02      	cmp	r3, #2
 800713c:	d002      	beq.n	8007144 <USBD_StdEPReq+0xac>
 800713e:	2b03      	cmp	r3, #3
 8007140:	d016      	beq.n	8007170 <USBD_StdEPReq+0xd8>
 8007142:	e02c      	b.n	800719e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007144:	7bbb      	ldrb	r3, [r7, #14]
 8007146:	2b00      	cmp	r3, #0
 8007148:	d00d      	beq.n	8007166 <USBD_StdEPReq+0xce>
 800714a:	7bbb      	ldrb	r3, [r7, #14]
 800714c:	2b80      	cmp	r3, #128	@ 0x80
 800714e:	d00a      	beq.n	8007166 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007150:	7bbb      	ldrb	r3, [r7, #14]
 8007152:	4619      	mov	r1, r3
 8007154:	6878      	ldr	r0, [r7, #4]
 8007156:	f004 f87f 	bl	800b258 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800715a:	2180      	movs	r1, #128	@ 0x80
 800715c:	6878      	ldr	r0, [r7, #4]
 800715e:	f004 f87b 	bl	800b258 <USBD_LL_StallEP>
 8007162:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007164:	e020      	b.n	80071a8 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8007166:	6839      	ldr	r1, [r7, #0]
 8007168:	6878      	ldr	r0, [r7, #4]
 800716a:	f000 fc7c 	bl	8007a66 <USBD_CtlError>
              break;
 800716e:	e01b      	b.n	80071a8 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007170:	683b      	ldr	r3, [r7, #0]
 8007172:	885b      	ldrh	r3, [r3, #2]
 8007174:	2b00      	cmp	r3, #0
 8007176:	d10e      	bne.n	8007196 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007178:	7bbb      	ldrb	r3, [r7, #14]
 800717a:	2b00      	cmp	r3, #0
 800717c:	d00b      	beq.n	8007196 <USBD_StdEPReq+0xfe>
 800717e:	7bbb      	ldrb	r3, [r7, #14]
 8007180:	2b80      	cmp	r3, #128	@ 0x80
 8007182:	d008      	beq.n	8007196 <USBD_StdEPReq+0xfe>
 8007184:	683b      	ldr	r3, [r7, #0]
 8007186:	88db      	ldrh	r3, [r3, #6]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d104      	bne.n	8007196 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800718c:	7bbb      	ldrb	r3, [r7, #14]
 800718e:	4619      	mov	r1, r3
 8007190:	6878      	ldr	r0, [r7, #4]
 8007192:	f004 f861 	bl	800b258 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8007196:	6878      	ldr	r0, [r7, #4]
 8007198:	f000 fd43 	bl	8007c22 <USBD_CtlSendStatus>

              break;
 800719c:	e004      	b.n	80071a8 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800719e:	6839      	ldr	r1, [r7, #0]
 80071a0:	6878      	ldr	r0, [r7, #4]
 80071a2:	f000 fc60 	bl	8007a66 <USBD_CtlError>
              break;
 80071a6:	bf00      	nop
          }
          break;
 80071a8:	e109      	b.n	80073be <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80071b0:	b2db      	uxtb	r3, r3
 80071b2:	2b02      	cmp	r3, #2
 80071b4:	d002      	beq.n	80071bc <USBD_StdEPReq+0x124>
 80071b6:	2b03      	cmp	r3, #3
 80071b8:	d016      	beq.n	80071e8 <USBD_StdEPReq+0x150>
 80071ba:	e04b      	b.n	8007254 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80071bc:	7bbb      	ldrb	r3, [r7, #14]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d00d      	beq.n	80071de <USBD_StdEPReq+0x146>
 80071c2:	7bbb      	ldrb	r3, [r7, #14]
 80071c4:	2b80      	cmp	r3, #128	@ 0x80
 80071c6:	d00a      	beq.n	80071de <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80071c8:	7bbb      	ldrb	r3, [r7, #14]
 80071ca:	4619      	mov	r1, r3
 80071cc:	6878      	ldr	r0, [r7, #4]
 80071ce:	f004 f843 	bl	800b258 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80071d2:	2180      	movs	r1, #128	@ 0x80
 80071d4:	6878      	ldr	r0, [r7, #4]
 80071d6:	f004 f83f 	bl	800b258 <USBD_LL_StallEP>
 80071da:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80071dc:	e040      	b.n	8007260 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80071de:	6839      	ldr	r1, [r7, #0]
 80071e0:	6878      	ldr	r0, [r7, #4]
 80071e2:	f000 fc40 	bl	8007a66 <USBD_CtlError>
              break;
 80071e6:	e03b      	b.n	8007260 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	885b      	ldrh	r3, [r3, #2]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d136      	bne.n	800725e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80071f0:	7bbb      	ldrb	r3, [r7, #14]
 80071f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d004      	beq.n	8007204 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80071fa:	7bbb      	ldrb	r3, [r7, #14]
 80071fc:	4619      	mov	r1, r3
 80071fe:	6878      	ldr	r0, [r7, #4]
 8007200:	f004 f849 	bl	800b296 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8007204:	6878      	ldr	r0, [r7, #4]
 8007206:	f000 fd0c 	bl	8007c22 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800720a:	7bbb      	ldrb	r3, [r7, #14]
 800720c:	4619      	mov	r1, r3
 800720e:	6878      	ldr	r0, [r7, #4]
 8007210:	f7ff fde3 	bl	8006dda <USBD_CoreFindEP>
 8007214:	4603      	mov	r3, r0
 8007216:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007218:	7b7b      	ldrb	r3, [r7, #13]
 800721a:	2bff      	cmp	r3, #255	@ 0xff
 800721c:	d01f      	beq.n	800725e <USBD_StdEPReq+0x1c6>
 800721e:	7b7b      	ldrb	r3, [r7, #13]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d11c      	bne.n	800725e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8007224:	7b7a      	ldrb	r2, [r7, #13]
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800722c:	7b7a      	ldrb	r2, [r7, #13]
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	32ae      	adds	r2, #174	@ 0xae
 8007232:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007236:	689b      	ldr	r3, [r3, #8]
 8007238:	2b00      	cmp	r3, #0
 800723a:	d010      	beq.n	800725e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800723c:	7b7a      	ldrb	r2, [r7, #13]
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	32ae      	adds	r2, #174	@ 0xae
 8007242:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007246:	689b      	ldr	r3, [r3, #8]
 8007248:	6839      	ldr	r1, [r7, #0]
 800724a:	6878      	ldr	r0, [r7, #4]
 800724c:	4798      	blx	r3
 800724e:	4603      	mov	r3, r0
 8007250:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8007252:	e004      	b.n	800725e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8007254:	6839      	ldr	r1, [r7, #0]
 8007256:	6878      	ldr	r0, [r7, #4]
 8007258:	f000 fc05 	bl	8007a66 <USBD_CtlError>
              break;
 800725c:	e000      	b.n	8007260 <USBD_StdEPReq+0x1c8>
              break;
 800725e:	bf00      	nop
          }
          break;
 8007260:	e0ad      	b.n	80073be <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007268:	b2db      	uxtb	r3, r3
 800726a:	2b02      	cmp	r3, #2
 800726c:	d002      	beq.n	8007274 <USBD_StdEPReq+0x1dc>
 800726e:	2b03      	cmp	r3, #3
 8007270:	d033      	beq.n	80072da <USBD_StdEPReq+0x242>
 8007272:	e099      	b.n	80073a8 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007274:	7bbb      	ldrb	r3, [r7, #14]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d007      	beq.n	800728a <USBD_StdEPReq+0x1f2>
 800727a:	7bbb      	ldrb	r3, [r7, #14]
 800727c:	2b80      	cmp	r3, #128	@ 0x80
 800727e:	d004      	beq.n	800728a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8007280:	6839      	ldr	r1, [r7, #0]
 8007282:	6878      	ldr	r0, [r7, #4]
 8007284:	f000 fbef 	bl	8007a66 <USBD_CtlError>
                break;
 8007288:	e093      	b.n	80073b2 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800728a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800728e:	2b00      	cmp	r3, #0
 8007290:	da0b      	bge.n	80072aa <USBD_StdEPReq+0x212>
 8007292:	7bbb      	ldrb	r3, [r7, #14]
 8007294:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007298:	4613      	mov	r3, r2
 800729a:	009b      	lsls	r3, r3, #2
 800729c:	4413      	add	r3, r2
 800729e:	009b      	lsls	r3, r3, #2
 80072a0:	3310      	adds	r3, #16
 80072a2:	687a      	ldr	r2, [r7, #4]
 80072a4:	4413      	add	r3, r2
 80072a6:	3304      	adds	r3, #4
 80072a8:	e00b      	b.n	80072c2 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80072aa:	7bbb      	ldrb	r3, [r7, #14]
 80072ac:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80072b0:	4613      	mov	r3, r2
 80072b2:	009b      	lsls	r3, r3, #2
 80072b4:	4413      	add	r3, r2
 80072b6:	009b      	lsls	r3, r3, #2
 80072b8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80072bc:	687a      	ldr	r2, [r7, #4]
 80072be:	4413      	add	r3, r2
 80072c0:	3304      	adds	r3, #4
 80072c2:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80072c4:	68bb      	ldr	r3, [r7, #8]
 80072c6:	2200      	movs	r2, #0
 80072c8:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80072ca:	68bb      	ldr	r3, [r7, #8]
 80072cc:	330e      	adds	r3, #14
 80072ce:	2202      	movs	r2, #2
 80072d0:	4619      	mov	r1, r3
 80072d2:	6878      	ldr	r0, [r7, #4]
 80072d4:	f000 fc44 	bl	8007b60 <USBD_CtlSendData>
              break;
 80072d8:	e06b      	b.n	80073b2 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80072da:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	da11      	bge.n	8007306 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80072e2:	7bbb      	ldrb	r3, [r7, #14]
 80072e4:	f003 020f 	and.w	r2, r3, #15
 80072e8:	6879      	ldr	r1, [r7, #4]
 80072ea:	4613      	mov	r3, r2
 80072ec:	009b      	lsls	r3, r3, #2
 80072ee:	4413      	add	r3, r2
 80072f0:	009b      	lsls	r3, r3, #2
 80072f2:	440b      	add	r3, r1
 80072f4:	3323      	adds	r3, #35	@ 0x23
 80072f6:	781b      	ldrb	r3, [r3, #0]
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d117      	bne.n	800732c <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 80072fc:	6839      	ldr	r1, [r7, #0]
 80072fe:	6878      	ldr	r0, [r7, #4]
 8007300:	f000 fbb1 	bl	8007a66 <USBD_CtlError>
                  break;
 8007304:	e055      	b.n	80073b2 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007306:	7bbb      	ldrb	r3, [r7, #14]
 8007308:	f003 020f 	and.w	r2, r3, #15
 800730c:	6879      	ldr	r1, [r7, #4]
 800730e:	4613      	mov	r3, r2
 8007310:	009b      	lsls	r3, r3, #2
 8007312:	4413      	add	r3, r2
 8007314:	009b      	lsls	r3, r3, #2
 8007316:	440b      	add	r3, r1
 8007318:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800731c:	781b      	ldrb	r3, [r3, #0]
 800731e:	2b00      	cmp	r3, #0
 8007320:	d104      	bne.n	800732c <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8007322:	6839      	ldr	r1, [r7, #0]
 8007324:	6878      	ldr	r0, [r7, #4]
 8007326:	f000 fb9e 	bl	8007a66 <USBD_CtlError>
                  break;
 800732a:	e042      	b.n	80073b2 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800732c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007330:	2b00      	cmp	r3, #0
 8007332:	da0b      	bge.n	800734c <USBD_StdEPReq+0x2b4>
 8007334:	7bbb      	ldrb	r3, [r7, #14]
 8007336:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800733a:	4613      	mov	r3, r2
 800733c:	009b      	lsls	r3, r3, #2
 800733e:	4413      	add	r3, r2
 8007340:	009b      	lsls	r3, r3, #2
 8007342:	3310      	adds	r3, #16
 8007344:	687a      	ldr	r2, [r7, #4]
 8007346:	4413      	add	r3, r2
 8007348:	3304      	adds	r3, #4
 800734a:	e00b      	b.n	8007364 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800734c:	7bbb      	ldrb	r3, [r7, #14]
 800734e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007352:	4613      	mov	r3, r2
 8007354:	009b      	lsls	r3, r3, #2
 8007356:	4413      	add	r3, r2
 8007358:	009b      	lsls	r3, r3, #2
 800735a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800735e:	687a      	ldr	r2, [r7, #4]
 8007360:	4413      	add	r3, r2
 8007362:	3304      	adds	r3, #4
 8007364:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007366:	7bbb      	ldrb	r3, [r7, #14]
 8007368:	2b00      	cmp	r3, #0
 800736a:	d002      	beq.n	8007372 <USBD_StdEPReq+0x2da>
 800736c:	7bbb      	ldrb	r3, [r7, #14]
 800736e:	2b80      	cmp	r3, #128	@ 0x80
 8007370:	d103      	bne.n	800737a <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8007372:	68bb      	ldr	r3, [r7, #8]
 8007374:	2200      	movs	r2, #0
 8007376:	739a      	strb	r2, [r3, #14]
 8007378:	e00e      	b.n	8007398 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800737a:	7bbb      	ldrb	r3, [r7, #14]
 800737c:	4619      	mov	r1, r3
 800737e:	6878      	ldr	r0, [r7, #4]
 8007380:	f003 ffa8 	bl	800b2d4 <USBD_LL_IsStallEP>
 8007384:	4603      	mov	r3, r0
 8007386:	2b00      	cmp	r3, #0
 8007388:	d003      	beq.n	8007392 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800738a:	68bb      	ldr	r3, [r7, #8]
 800738c:	2201      	movs	r2, #1
 800738e:	739a      	strb	r2, [r3, #14]
 8007390:	e002      	b.n	8007398 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8007392:	68bb      	ldr	r3, [r7, #8]
 8007394:	2200      	movs	r2, #0
 8007396:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007398:	68bb      	ldr	r3, [r7, #8]
 800739a:	330e      	adds	r3, #14
 800739c:	2202      	movs	r2, #2
 800739e:	4619      	mov	r1, r3
 80073a0:	6878      	ldr	r0, [r7, #4]
 80073a2:	f000 fbdd 	bl	8007b60 <USBD_CtlSendData>
              break;
 80073a6:	e004      	b.n	80073b2 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 80073a8:	6839      	ldr	r1, [r7, #0]
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f000 fb5b 	bl	8007a66 <USBD_CtlError>
              break;
 80073b0:	bf00      	nop
          }
          break;
 80073b2:	e004      	b.n	80073be <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 80073b4:	6839      	ldr	r1, [r7, #0]
 80073b6:	6878      	ldr	r0, [r7, #4]
 80073b8:	f000 fb55 	bl	8007a66 <USBD_CtlError>
          break;
 80073bc:	bf00      	nop
      }
      break;
 80073be:	e005      	b.n	80073cc <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 80073c0:	6839      	ldr	r1, [r7, #0]
 80073c2:	6878      	ldr	r0, [r7, #4]
 80073c4:	f000 fb4f 	bl	8007a66 <USBD_CtlError>
      break;
 80073c8:	e000      	b.n	80073cc <USBD_StdEPReq+0x334>
      break;
 80073ca:	bf00      	nop
  }

  return ret;
 80073cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80073ce:	4618      	mov	r0, r3
 80073d0:	3710      	adds	r7, #16
 80073d2:	46bd      	mov	sp, r7
 80073d4:	bd80      	pop	{r7, pc}
	...

080073d8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80073d8:	b580      	push	{r7, lr}
 80073da:	b084      	sub	sp, #16
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]
 80073e0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80073e2:	2300      	movs	r3, #0
 80073e4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80073e6:	2300      	movs	r3, #0
 80073e8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80073ea:	2300      	movs	r3, #0
 80073ec:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80073ee:	683b      	ldr	r3, [r7, #0]
 80073f0:	885b      	ldrh	r3, [r3, #2]
 80073f2:	0a1b      	lsrs	r3, r3, #8
 80073f4:	b29b      	uxth	r3, r3
 80073f6:	3b01      	subs	r3, #1
 80073f8:	2b06      	cmp	r3, #6
 80073fa:	f200 8128 	bhi.w	800764e <USBD_GetDescriptor+0x276>
 80073fe:	a201      	add	r2, pc, #4	@ (adr r2, 8007404 <USBD_GetDescriptor+0x2c>)
 8007400:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007404:	08007421 	.word	0x08007421
 8007408:	08007439 	.word	0x08007439
 800740c:	08007479 	.word	0x08007479
 8007410:	0800764f 	.word	0x0800764f
 8007414:	0800764f 	.word	0x0800764f
 8007418:	080075ef 	.word	0x080075ef
 800741c:	0800761b 	.word	0x0800761b
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	687a      	ldr	r2, [r7, #4]
 800742a:	7c12      	ldrb	r2, [r2, #16]
 800742c:	f107 0108 	add.w	r1, r7, #8
 8007430:	4610      	mov	r0, r2
 8007432:	4798      	blx	r3
 8007434:	60f8      	str	r0, [r7, #12]
      break;
 8007436:	e112      	b.n	800765e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	7c1b      	ldrb	r3, [r3, #16]
 800743c:	2b00      	cmp	r3, #0
 800743e:	d10d      	bne.n	800745c <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007446:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007448:	f107 0208 	add.w	r2, r7, #8
 800744c:	4610      	mov	r0, r2
 800744e:	4798      	blx	r3
 8007450:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	3301      	adds	r3, #1
 8007456:	2202      	movs	r2, #2
 8007458:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800745a:	e100      	b.n	800765e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007462:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007464:	f107 0208 	add.w	r2, r7, #8
 8007468:	4610      	mov	r0, r2
 800746a:	4798      	blx	r3
 800746c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	3301      	adds	r3, #1
 8007472:	2202      	movs	r2, #2
 8007474:	701a      	strb	r2, [r3, #0]
      break;
 8007476:	e0f2      	b.n	800765e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	885b      	ldrh	r3, [r3, #2]
 800747c:	b2db      	uxtb	r3, r3
 800747e:	2b05      	cmp	r3, #5
 8007480:	f200 80ac 	bhi.w	80075dc <USBD_GetDescriptor+0x204>
 8007484:	a201      	add	r2, pc, #4	@ (adr r2, 800748c <USBD_GetDescriptor+0xb4>)
 8007486:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800748a:	bf00      	nop
 800748c:	080074a5 	.word	0x080074a5
 8007490:	080074d9 	.word	0x080074d9
 8007494:	0800750d 	.word	0x0800750d
 8007498:	08007541 	.word	0x08007541
 800749c:	08007575 	.word	0x08007575
 80074a0:	080075a9 	.word	0x080075a9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80074aa:	685b      	ldr	r3, [r3, #4]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d00b      	beq.n	80074c8 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80074b6:	685b      	ldr	r3, [r3, #4]
 80074b8:	687a      	ldr	r2, [r7, #4]
 80074ba:	7c12      	ldrb	r2, [r2, #16]
 80074bc:	f107 0108 	add.w	r1, r7, #8
 80074c0:	4610      	mov	r0, r2
 80074c2:	4798      	blx	r3
 80074c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80074c6:	e091      	b.n	80075ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80074c8:	6839      	ldr	r1, [r7, #0]
 80074ca:	6878      	ldr	r0, [r7, #4]
 80074cc:	f000 facb 	bl	8007a66 <USBD_CtlError>
            err++;
 80074d0:	7afb      	ldrb	r3, [r7, #11]
 80074d2:	3301      	adds	r3, #1
 80074d4:	72fb      	strb	r3, [r7, #11]
          break;
 80074d6:	e089      	b.n	80075ec <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80074de:	689b      	ldr	r3, [r3, #8]
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d00b      	beq.n	80074fc <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80074ea:	689b      	ldr	r3, [r3, #8]
 80074ec:	687a      	ldr	r2, [r7, #4]
 80074ee:	7c12      	ldrb	r2, [r2, #16]
 80074f0:	f107 0108 	add.w	r1, r7, #8
 80074f4:	4610      	mov	r0, r2
 80074f6:	4798      	blx	r3
 80074f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80074fa:	e077      	b.n	80075ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80074fc:	6839      	ldr	r1, [r7, #0]
 80074fe:	6878      	ldr	r0, [r7, #4]
 8007500:	f000 fab1 	bl	8007a66 <USBD_CtlError>
            err++;
 8007504:	7afb      	ldrb	r3, [r7, #11]
 8007506:	3301      	adds	r3, #1
 8007508:	72fb      	strb	r3, [r7, #11]
          break;
 800750a:	e06f      	b.n	80075ec <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007512:	68db      	ldr	r3, [r3, #12]
 8007514:	2b00      	cmp	r3, #0
 8007516:	d00b      	beq.n	8007530 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800751e:	68db      	ldr	r3, [r3, #12]
 8007520:	687a      	ldr	r2, [r7, #4]
 8007522:	7c12      	ldrb	r2, [r2, #16]
 8007524:	f107 0108 	add.w	r1, r7, #8
 8007528:	4610      	mov	r0, r2
 800752a:	4798      	blx	r3
 800752c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800752e:	e05d      	b.n	80075ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007530:	6839      	ldr	r1, [r7, #0]
 8007532:	6878      	ldr	r0, [r7, #4]
 8007534:	f000 fa97 	bl	8007a66 <USBD_CtlError>
            err++;
 8007538:	7afb      	ldrb	r3, [r7, #11]
 800753a:	3301      	adds	r3, #1
 800753c:	72fb      	strb	r3, [r7, #11]
          break;
 800753e:	e055      	b.n	80075ec <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007546:	691b      	ldr	r3, [r3, #16]
 8007548:	2b00      	cmp	r3, #0
 800754a:	d00b      	beq.n	8007564 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007552:	691b      	ldr	r3, [r3, #16]
 8007554:	687a      	ldr	r2, [r7, #4]
 8007556:	7c12      	ldrb	r2, [r2, #16]
 8007558:	f107 0108 	add.w	r1, r7, #8
 800755c:	4610      	mov	r0, r2
 800755e:	4798      	blx	r3
 8007560:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007562:	e043      	b.n	80075ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007564:	6839      	ldr	r1, [r7, #0]
 8007566:	6878      	ldr	r0, [r7, #4]
 8007568:	f000 fa7d 	bl	8007a66 <USBD_CtlError>
            err++;
 800756c:	7afb      	ldrb	r3, [r7, #11]
 800756e:	3301      	adds	r3, #1
 8007570:	72fb      	strb	r3, [r7, #11]
          break;
 8007572:	e03b      	b.n	80075ec <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800757a:	695b      	ldr	r3, [r3, #20]
 800757c:	2b00      	cmp	r3, #0
 800757e:	d00b      	beq.n	8007598 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007586:	695b      	ldr	r3, [r3, #20]
 8007588:	687a      	ldr	r2, [r7, #4]
 800758a:	7c12      	ldrb	r2, [r2, #16]
 800758c:	f107 0108 	add.w	r1, r7, #8
 8007590:	4610      	mov	r0, r2
 8007592:	4798      	blx	r3
 8007594:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007596:	e029      	b.n	80075ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007598:	6839      	ldr	r1, [r7, #0]
 800759a:	6878      	ldr	r0, [r7, #4]
 800759c:	f000 fa63 	bl	8007a66 <USBD_CtlError>
            err++;
 80075a0:	7afb      	ldrb	r3, [r7, #11]
 80075a2:	3301      	adds	r3, #1
 80075a4:	72fb      	strb	r3, [r7, #11]
          break;
 80075a6:	e021      	b.n	80075ec <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80075ae:	699b      	ldr	r3, [r3, #24]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d00b      	beq.n	80075cc <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80075ba:	699b      	ldr	r3, [r3, #24]
 80075bc:	687a      	ldr	r2, [r7, #4]
 80075be:	7c12      	ldrb	r2, [r2, #16]
 80075c0:	f107 0108 	add.w	r1, r7, #8
 80075c4:	4610      	mov	r0, r2
 80075c6:	4798      	blx	r3
 80075c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80075ca:	e00f      	b.n	80075ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80075cc:	6839      	ldr	r1, [r7, #0]
 80075ce:	6878      	ldr	r0, [r7, #4]
 80075d0:	f000 fa49 	bl	8007a66 <USBD_CtlError>
            err++;
 80075d4:	7afb      	ldrb	r3, [r7, #11]
 80075d6:	3301      	adds	r3, #1
 80075d8:	72fb      	strb	r3, [r7, #11]
          break;
 80075da:	e007      	b.n	80075ec <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80075dc:	6839      	ldr	r1, [r7, #0]
 80075de:	6878      	ldr	r0, [r7, #4]
 80075e0:	f000 fa41 	bl	8007a66 <USBD_CtlError>
          err++;
 80075e4:	7afb      	ldrb	r3, [r7, #11]
 80075e6:	3301      	adds	r3, #1
 80075e8:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80075ea:	bf00      	nop
      }
      break;
 80075ec:	e037      	b.n	800765e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	7c1b      	ldrb	r3, [r3, #16]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d109      	bne.n	800760a <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80075fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80075fe:	f107 0208 	add.w	r2, r7, #8
 8007602:	4610      	mov	r0, r2
 8007604:	4798      	blx	r3
 8007606:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007608:	e029      	b.n	800765e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800760a:	6839      	ldr	r1, [r7, #0]
 800760c:	6878      	ldr	r0, [r7, #4]
 800760e:	f000 fa2a 	bl	8007a66 <USBD_CtlError>
        err++;
 8007612:	7afb      	ldrb	r3, [r7, #11]
 8007614:	3301      	adds	r3, #1
 8007616:	72fb      	strb	r3, [r7, #11]
      break;
 8007618:	e021      	b.n	800765e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	7c1b      	ldrb	r3, [r3, #16]
 800761e:	2b00      	cmp	r3, #0
 8007620:	d10d      	bne.n	800763e <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800762a:	f107 0208 	add.w	r2, r7, #8
 800762e:	4610      	mov	r0, r2
 8007630:	4798      	blx	r3
 8007632:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	3301      	adds	r3, #1
 8007638:	2207      	movs	r2, #7
 800763a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800763c:	e00f      	b.n	800765e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800763e:	6839      	ldr	r1, [r7, #0]
 8007640:	6878      	ldr	r0, [r7, #4]
 8007642:	f000 fa10 	bl	8007a66 <USBD_CtlError>
        err++;
 8007646:	7afb      	ldrb	r3, [r7, #11]
 8007648:	3301      	adds	r3, #1
 800764a:	72fb      	strb	r3, [r7, #11]
      break;
 800764c:	e007      	b.n	800765e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800764e:	6839      	ldr	r1, [r7, #0]
 8007650:	6878      	ldr	r0, [r7, #4]
 8007652:	f000 fa08 	bl	8007a66 <USBD_CtlError>
      err++;
 8007656:	7afb      	ldrb	r3, [r7, #11]
 8007658:	3301      	adds	r3, #1
 800765a:	72fb      	strb	r3, [r7, #11]
      break;
 800765c:	bf00      	nop
  }

  if (err != 0U)
 800765e:	7afb      	ldrb	r3, [r7, #11]
 8007660:	2b00      	cmp	r3, #0
 8007662:	d11e      	bne.n	80076a2 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	88db      	ldrh	r3, [r3, #6]
 8007668:	2b00      	cmp	r3, #0
 800766a:	d016      	beq.n	800769a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800766c:	893b      	ldrh	r3, [r7, #8]
 800766e:	2b00      	cmp	r3, #0
 8007670:	d00e      	beq.n	8007690 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8007672:	683b      	ldr	r3, [r7, #0]
 8007674:	88da      	ldrh	r2, [r3, #6]
 8007676:	893b      	ldrh	r3, [r7, #8]
 8007678:	4293      	cmp	r3, r2
 800767a:	bf28      	it	cs
 800767c:	4613      	movcs	r3, r2
 800767e:	b29b      	uxth	r3, r3
 8007680:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8007682:	893b      	ldrh	r3, [r7, #8]
 8007684:	461a      	mov	r2, r3
 8007686:	68f9      	ldr	r1, [r7, #12]
 8007688:	6878      	ldr	r0, [r7, #4]
 800768a:	f000 fa69 	bl	8007b60 <USBD_CtlSendData>
 800768e:	e009      	b.n	80076a4 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8007690:	6839      	ldr	r1, [r7, #0]
 8007692:	6878      	ldr	r0, [r7, #4]
 8007694:	f000 f9e7 	bl	8007a66 <USBD_CtlError>
 8007698:	e004      	b.n	80076a4 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800769a:	6878      	ldr	r0, [r7, #4]
 800769c:	f000 fac1 	bl	8007c22 <USBD_CtlSendStatus>
 80076a0:	e000      	b.n	80076a4 <USBD_GetDescriptor+0x2cc>
    return;
 80076a2:	bf00      	nop
  }
}
 80076a4:	3710      	adds	r7, #16
 80076a6:	46bd      	mov	sp, r7
 80076a8:	bd80      	pop	{r7, pc}
 80076aa:	bf00      	nop

080076ac <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b084      	sub	sp, #16
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
 80076b4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80076b6:	683b      	ldr	r3, [r7, #0]
 80076b8:	889b      	ldrh	r3, [r3, #4]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d131      	bne.n	8007722 <USBD_SetAddress+0x76>
 80076be:	683b      	ldr	r3, [r7, #0]
 80076c0:	88db      	ldrh	r3, [r3, #6]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d12d      	bne.n	8007722 <USBD_SetAddress+0x76>
 80076c6:	683b      	ldr	r3, [r7, #0]
 80076c8:	885b      	ldrh	r3, [r3, #2]
 80076ca:	2b7f      	cmp	r3, #127	@ 0x7f
 80076cc:	d829      	bhi.n	8007722 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80076ce:	683b      	ldr	r3, [r7, #0]
 80076d0:	885b      	ldrh	r3, [r3, #2]
 80076d2:	b2db      	uxtb	r3, r3
 80076d4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80076d8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80076e0:	b2db      	uxtb	r3, r3
 80076e2:	2b03      	cmp	r3, #3
 80076e4:	d104      	bne.n	80076f0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80076e6:	6839      	ldr	r1, [r7, #0]
 80076e8:	6878      	ldr	r0, [r7, #4]
 80076ea:	f000 f9bc 	bl	8007a66 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80076ee:	e01d      	b.n	800772c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	7bfa      	ldrb	r2, [r7, #15]
 80076f4:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80076f8:	7bfb      	ldrb	r3, [r7, #15]
 80076fa:	4619      	mov	r1, r3
 80076fc:	6878      	ldr	r0, [r7, #4]
 80076fe:	f003 fe15 	bl	800b32c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8007702:	6878      	ldr	r0, [r7, #4]
 8007704:	f000 fa8d 	bl	8007c22 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007708:	7bfb      	ldrb	r3, [r7, #15]
 800770a:	2b00      	cmp	r3, #0
 800770c:	d004      	beq.n	8007718 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	2202      	movs	r2, #2
 8007712:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007716:	e009      	b.n	800772c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	2201      	movs	r2, #1
 800771c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007720:	e004      	b.n	800772c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8007722:	6839      	ldr	r1, [r7, #0]
 8007724:	6878      	ldr	r0, [r7, #4]
 8007726:	f000 f99e 	bl	8007a66 <USBD_CtlError>
  }
}
 800772a:	bf00      	nop
 800772c:	bf00      	nop
 800772e:	3710      	adds	r7, #16
 8007730:	46bd      	mov	sp, r7
 8007732:	bd80      	pop	{r7, pc}

08007734 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007734:	b580      	push	{r7, lr}
 8007736:	b084      	sub	sp, #16
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]
 800773c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800773e:	2300      	movs	r3, #0
 8007740:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	885b      	ldrh	r3, [r3, #2]
 8007746:	b2da      	uxtb	r2, r3
 8007748:	4b4e      	ldr	r3, [pc, #312]	@ (8007884 <USBD_SetConfig+0x150>)
 800774a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800774c:	4b4d      	ldr	r3, [pc, #308]	@ (8007884 <USBD_SetConfig+0x150>)
 800774e:	781b      	ldrb	r3, [r3, #0]
 8007750:	2b01      	cmp	r3, #1
 8007752:	d905      	bls.n	8007760 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8007754:	6839      	ldr	r1, [r7, #0]
 8007756:	6878      	ldr	r0, [r7, #4]
 8007758:	f000 f985 	bl	8007a66 <USBD_CtlError>
    return USBD_FAIL;
 800775c:	2303      	movs	r3, #3
 800775e:	e08c      	b.n	800787a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007766:	b2db      	uxtb	r3, r3
 8007768:	2b02      	cmp	r3, #2
 800776a:	d002      	beq.n	8007772 <USBD_SetConfig+0x3e>
 800776c:	2b03      	cmp	r3, #3
 800776e:	d029      	beq.n	80077c4 <USBD_SetConfig+0x90>
 8007770:	e075      	b.n	800785e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8007772:	4b44      	ldr	r3, [pc, #272]	@ (8007884 <USBD_SetConfig+0x150>)
 8007774:	781b      	ldrb	r3, [r3, #0]
 8007776:	2b00      	cmp	r3, #0
 8007778:	d020      	beq.n	80077bc <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800777a:	4b42      	ldr	r3, [pc, #264]	@ (8007884 <USBD_SetConfig+0x150>)
 800777c:	781b      	ldrb	r3, [r3, #0]
 800777e:	461a      	mov	r2, r3
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007784:	4b3f      	ldr	r3, [pc, #252]	@ (8007884 <USBD_SetConfig+0x150>)
 8007786:	781b      	ldrb	r3, [r3, #0]
 8007788:	4619      	mov	r1, r3
 800778a:	6878      	ldr	r0, [r7, #4]
 800778c:	f7fe ffcd 	bl	800672a <USBD_SetClassConfig>
 8007790:	4603      	mov	r3, r0
 8007792:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8007794:	7bfb      	ldrb	r3, [r7, #15]
 8007796:	2b00      	cmp	r3, #0
 8007798:	d008      	beq.n	80077ac <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800779a:	6839      	ldr	r1, [r7, #0]
 800779c:	6878      	ldr	r0, [r7, #4]
 800779e:	f000 f962 	bl	8007a66 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	2202      	movs	r2, #2
 80077a6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80077aa:	e065      	b.n	8007878 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80077ac:	6878      	ldr	r0, [r7, #4]
 80077ae:	f000 fa38 	bl	8007c22 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	2203      	movs	r2, #3
 80077b6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80077ba:	e05d      	b.n	8007878 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80077bc:	6878      	ldr	r0, [r7, #4]
 80077be:	f000 fa30 	bl	8007c22 <USBD_CtlSendStatus>
      break;
 80077c2:	e059      	b.n	8007878 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80077c4:	4b2f      	ldr	r3, [pc, #188]	@ (8007884 <USBD_SetConfig+0x150>)
 80077c6:	781b      	ldrb	r3, [r3, #0]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d112      	bne.n	80077f2 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	2202      	movs	r2, #2
 80077d0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80077d4:	4b2b      	ldr	r3, [pc, #172]	@ (8007884 <USBD_SetConfig+0x150>)
 80077d6:	781b      	ldrb	r3, [r3, #0]
 80077d8:	461a      	mov	r2, r3
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80077de:	4b29      	ldr	r3, [pc, #164]	@ (8007884 <USBD_SetConfig+0x150>)
 80077e0:	781b      	ldrb	r3, [r3, #0]
 80077e2:	4619      	mov	r1, r3
 80077e4:	6878      	ldr	r0, [r7, #4]
 80077e6:	f7fe ffbc 	bl	8006762 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80077ea:	6878      	ldr	r0, [r7, #4]
 80077ec:	f000 fa19 	bl	8007c22 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80077f0:	e042      	b.n	8007878 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80077f2:	4b24      	ldr	r3, [pc, #144]	@ (8007884 <USBD_SetConfig+0x150>)
 80077f4:	781b      	ldrb	r3, [r3, #0]
 80077f6:	461a      	mov	r2, r3
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	685b      	ldr	r3, [r3, #4]
 80077fc:	429a      	cmp	r2, r3
 80077fe:	d02a      	beq.n	8007856 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	685b      	ldr	r3, [r3, #4]
 8007804:	b2db      	uxtb	r3, r3
 8007806:	4619      	mov	r1, r3
 8007808:	6878      	ldr	r0, [r7, #4]
 800780a:	f7fe ffaa 	bl	8006762 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800780e:	4b1d      	ldr	r3, [pc, #116]	@ (8007884 <USBD_SetConfig+0x150>)
 8007810:	781b      	ldrb	r3, [r3, #0]
 8007812:	461a      	mov	r2, r3
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007818:	4b1a      	ldr	r3, [pc, #104]	@ (8007884 <USBD_SetConfig+0x150>)
 800781a:	781b      	ldrb	r3, [r3, #0]
 800781c:	4619      	mov	r1, r3
 800781e:	6878      	ldr	r0, [r7, #4]
 8007820:	f7fe ff83 	bl	800672a <USBD_SetClassConfig>
 8007824:	4603      	mov	r3, r0
 8007826:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8007828:	7bfb      	ldrb	r3, [r7, #15]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d00f      	beq.n	800784e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800782e:	6839      	ldr	r1, [r7, #0]
 8007830:	6878      	ldr	r0, [r7, #4]
 8007832:	f000 f918 	bl	8007a66 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	685b      	ldr	r3, [r3, #4]
 800783a:	b2db      	uxtb	r3, r3
 800783c:	4619      	mov	r1, r3
 800783e:	6878      	ldr	r0, [r7, #4]
 8007840:	f7fe ff8f 	bl	8006762 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	2202      	movs	r2, #2
 8007848:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800784c:	e014      	b.n	8007878 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800784e:	6878      	ldr	r0, [r7, #4]
 8007850:	f000 f9e7 	bl	8007c22 <USBD_CtlSendStatus>
      break;
 8007854:	e010      	b.n	8007878 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8007856:	6878      	ldr	r0, [r7, #4]
 8007858:	f000 f9e3 	bl	8007c22 <USBD_CtlSendStatus>
      break;
 800785c:	e00c      	b.n	8007878 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800785e:	6839      	ldr	r1, [r7, #0]
 8007860:	6878      	ldr	r0, [r7, #4]
 8007862:	f000 f900 	bl	8007a66 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007866:	4b07      	ldr	r3, [pc, #28]	@ (8007884 <USBD_SetConfig+0x150>)
 8007868:	781b      	ldrb	r3, [r3, #0]
 800786a:	4619      	mov	r1, r3
 800786c:	6878      	ldr	r0, [r7, #4]
 800786e:	f7fe ff78 	bl	8006762 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8007872:	2303      	movs	r3, #3
 8007874:	73fb      	strb	r3, [r7, #15]
      break;
 8007876:	bf00      	nop
  }

  return ret;
 8007878:	7bfb      	ldrb	r3, [r7, #15]
}
 800787a:	4618      	mov	r0, r3
 800787c:	3710      	adds	r7, #16
 800787e:	46bd      	mov	sp, r7
 8007880:	bd80      	pop	{r7, pc}
 8007882:	bf00      	nop
 8007884:	200002b0 	.word	0x200002b0

08007888 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007888:	b580      	push	{r7, lr}
 800788a:	b082      	sub	sp, #8
 800788c:	af00      	add	r7, sp, #0
 800788e:	6078      	str	r0, [r7, #4]
 8007890:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8007892:	683b      	ldr	r3, [r7, #0]
 8007894:	88db      	ldrh	r3, [r3, #6]
 8007896:	2b01      	cmp	r3, #1
 8007898:	d004      	beq.n	80078a4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800789a:	6839      	ldr	r1, [r7, #0]
 800789c:	6878      	ldr	r0, [r7, #4]
 800789e:	f000 f8e2 	bl	8007a66 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80078a2:	e023      	b.n	80078ec <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80078aa:	b2db      	uxtb	r3, r3
 80078ac:	2b02      	cmp	r3, #2
 80078ae:	dc02      	bgt.n	80078b6 <USBD_GetConfig+0x2e>
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	dc03      	bgt.n	80078bc <USBD_GetConfig+0x34>
 80078b4:	e015      	b.n	80078e2 <USBD_GetConfig+0x5a>
 80078b6:	2b03      	cmp	r3, #3
 80078b8:	d00b      	beq.n	80078d2 <USBD_GetConfig+0x4a>
 80078ba:	e012      	b.n	80078e2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	2200      	movs	r2, #0
 80078c0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	3308      	adds	r3, #8
 80078c6:	2201      	movs	r2, #1
 80078c8:	4619      	mov	r1, r3
 80078ca:	6878      	ldr	r0, [r7, #4]
 80078cc:	f000 f948 	bl	8007b60 <USBD_CtlSendData>
        break;
 80078d0:	e00c      	b.n	80078ec <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	3304      	adds	r3, #4
 80078d6:	2201      	movs	r2, #1
 80078d8:	4619      	mov	r1, r3
 80078da:	6878      	ldr	r0, [r7, #4]
 80078dc:	f000 f940 	bl	8007b60 <USBD_CtlSendData>
        break;
 80078e0:	e004      	b.n	80078ec <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80078e2:	6839      	ldr	r1, [r7, #0]
 80078e4:	6878      	ldr	r0, [r7, #4]
 80078e6:	f000 f8be 	bl	8007a66 <USBD_CtlError>
        break;
 80078ea:	bf00      	nop
}
 80078ec:	bf00      	nop
 80078ee:	3708      	adds	r7, #8
 80078f0:	46bd      	mov	sp, r7
 80078f2:	bd80      	pop	{r7, pc}

080078f4 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80078f4:	b580      	push	{r7, lr}
 80078f6:	b082      	sub	sp, #8
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	6078      	str	r0, [r7, #4]
 80078fc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007904:	b2db      	uxtb	r3, r3
 8007906:	3b01      	subs	r3, #1
 8007908:	2b02      	cmp	r3, #2
 800790a:	d81e      	bhi.n	800794a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800790c:	683b      	ldr	r3, [r7, #0]
 800790e:	88db      	ldrh	r3, [r3, #6]
 8007910:	2b02      	cmp	r3, #2
 8007912:	d004      	beq.n	800791e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8007914:	6839      	ldr	r1, [r7, #0]
 8007916:	6878      	ldr	r0, [r7, #4]
 8007918:	f000 f8a5 	bl	8007a66 <USBD_CtlError>
        break;
 800791c:	e01a      	b.n	8007954 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	2201      	movs	r2, #1
 8007922:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800792a:	2b00      	cmp	r3, #0
 800792c:	d005      	beq.n	800793a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	68db      	ldr	r3, [r3, #12]
 8007932:	f043 0202 	orr.w	r2, r3, #2
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	330c      	adds	r3, #12
 800793e:	2202      	movs	r2, #2
 8007940:	4619      	mov	r1, r3
 8007942:	6878      	ldr	r0, [r7, #4]
 8007944:	f000 f90c 	bl	8007b60 <USBD_CtlSendData>
      break;
 8007948:	e004      	b.n	8007954 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800794a:	6839      	ldr	r1, [r7, #0]
 800794c:	6878      	ldr	r0, [r7, #4]
 800794e:	f000 f88a 	bl	8007a66 <USBD_CtlError>
      break;
 8007952:	bf00      	nop
  }
}
 8007954:	bf00      	nop
 8007956:	3708      	adds	r7, #8
 8007958:	46bd      	mov	sp, r7
 800795a:	bd80      	pop	{r7, pc}

0800795c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800795c:	b580      	push	{r7, lr}
 800795e:	b082      	sub	sp, #8
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
 8007964:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007966:	683b      	ldr	r3, [r7, #0]
 8007968:	885b      	ldrh	r3, [r3, #2]
 800796a:	2b01      	cmp	r3, #1
 800796c:	d107      	bne.n	800797e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2201      	movs	r2, #1
 8007972:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8007976:	6878      	ldr	r0, [r7, #4]
 8007978:	f000 f953 	bl	8007c22 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800797c:	e013      	b.n	80079a6 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	885b      	ldrh	r3, [r3, #2]
 8007982:	2b02      	cmp	r3, #2
 8007984:	d10b      	bne.n	800799e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8007986:	683b      	ldr	r3, [r7, #0]
 8007988:	889b      	ldrh	r3, [r3, #4]
 800798a:	0a1b      	lsrs	r3, r3, #8
 800798c:	b29b      	uxth	r3, r3
 800798e:	b2da      	uxtb	r2, r3
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	f000 f943 	bl	8007c22 <USBD_CtlSendStatus>
}
 800799c:	e003      	b.n	80079a6 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800799e:	6839      	ldr	r1, [r7, #0]
 80079a0:	6878      	ldr	r0, [r7, #4]
 80079a2:	f000 f860 	bl	8007a66 <USBD_CtlError>
}
 80079a6:	bf00      	nop
 80079a8:	3708      	adds	r7, #8
 80079aa:	46bd      	mov	sp, r7
 80079ac:	bd80      	pop	{r7, pc}

080079ae <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80079ae:	b580      	push	{r7, lr}
 80079b0:	b082      	sub	sp, #8
 80079b2:	af00      	add	r7, sp, #0
 80079b4:	6078      	str	r0, [r7, #4]
 80079b6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80079be:	b2db      	uxtb	r3, r3
 80079c0:	3b01      	subs	r3, #1
 80079c2:	2b02      	cmp	r3, #2
 80079c4:	d80b      	bhi.n	80079de <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80079c6:	683b      	ldr	r3, [r7, #0]
 80079c8:	885b      	ldrh	r3, [r3, #2]
 80079ca:	2b01      	cmp	r3, #1
 80079cc:	d10c      	bne.n	80079e8 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	2200      	movs	r2, #0
 80079d2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80079d6:	6878      	ldr	r0, [r7, #4]
 80079d8:	f000 f923 	bl	8007c22 <USBD_CtlSendStatus>
      }
      break;
 80079dc:	e004      	b.n	80079e8 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80079de:	6839      	ldr	r1, [r7, #0]
 80079e0:	6878      	ldr	r0, [r7, #4]
 80079e2:	f000 f840 	bl	8007a66 <USBD_CtlError>
      break;
 80079e6:	e000      	b.n	80079ea <USBD_ClrFeature+0x3c>
      break;
 80079e8:	bf00      	nop
  }
}
 80079ea:	bf00      	nop
 80079ec:	3708      	adds	r7, #8
 80079ee:	46bd      	mov	sp, r7
 80079f0:	bd80      	pop	{r7, pc}

080079f2 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80079f2:	b580      	push	{r7, lr}
 80079f4:	b084      	sub	sp, #16
 80079f6:	af00      	add	r7, sp, #0
 80079f8:	6078      	str	r0, [r7, #4]
 80079fa:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80079fc:	683b      	ldr	r3, [r7, #0]
 80079fe:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	781a      	ldrb	r2, [r3, #0]
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	3301      	adds	r3, #1
 8007a0c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	781a      	ldrb	r2, [r3, #0]
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	3301      	adds	r3, #1
 8007a1a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8007a1c:	68f8      	ldr	r0, [r7, #12]
 8007a1e:	f7ff fa3d 	bl	8006e9c <SWAPBYTE>
 8007a22:	4603      	mov	r3, r0
 8007a24:	461a      	mov	r2, r3
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	3301      	adds	r3, #1
 8007a2e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	3301      	adds	r3, #1
 8007a34:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8007a36:	68f8      	ldr	r0, [r7, #12]
 8007a38:	f7ff fa30 	bl	8006e9c <SWAPBYTE>
 8007a3c:	4603      	mov	r3, r0
 8007a3e:	461a      	mov	r2, r3
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	3301      	adds	r3, #1
 8007a48:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	3301      	adds	r3, #1
 8007a4e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8007a50:	68f8      	ldr	r0, [r7, #12]
 8007a52:	f7ff fa23 	bl	8006e9c <SWAPBYTE>
 8007a56:	4603      	mov	r3, r0
 8007a58:	461a      	mov	r2, r3
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	80da      	strh	r2, [r3, #6]
}
 8007a5e:	bf00      	nop
 8007a60:	3710      	adds	r7, #16
 8007a62:	46bd      	mov	sp, r7
 8007a64:	bd80      	pop	{r7, pc}

08007a66 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007a66:	b580      	push	{r7, lr}
 8007a68:	b082      	sub	sp, #8
 8007a6a:	af00      	add	r7, sp, #0
 8007a6c:	6078      	str	r0, [r7, #4]
 8007a6e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8007a70:	2180      	movs	r1, #128	@ 0x80
 8007a72:	6878      	ldr	r0, [r7, #4]
 8007a74:	f003 fbf0 	bl	800b258 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8007a78:	2100      	movs	r1, #0
 8007a7a:	6878      	ldr	r0, [r7, #4]
 8007a7c:	f003 fbec 	bl	800b258 <USBD_LL_StallEP>
}
 8007a80:	bf00      	nop
 8007a82:	3708      	adds	r7, #8
 8007a84:	46bd      	mov	sp, r7
 8007a86:	bd80      	pop	{r7, pc}

08007a88 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b086      	sub	sp, #24
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	60f8      	str	r0, [r7, #12]
 8007a90:	60b9      	str	r1, [r7, #8]
 8007a92:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8007a94:	2300      	movs	r3, #0
 8007a96:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d042      	beq.n	8007b24 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8007aa2:	6938      	ldr	r0, [r7, #16]
 8007aa4:	f000 f842 	bl	8007b2c <USBD_GetLen>
 8007aa8:	4603      	mov	r3, r0
 8007aaa:	3301      	adds	r3, #1
 8007aac:	005b      	lsls	r3, r3, #1
 8007aae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ab2:	d808      	bhi.n	8007ac6 <USBD_GetString+0x3e>
 8007ab4:	6938      	ldr	r0, [r7, #16]
 8007ab6:	f000 f839 	bl	8007b2c <USBD_GetLen>
 8007aba:	4603      	mov	r3, r0
 8007abc:	3301      	adds	r3, #1
 8007abe:	b29b      	uxth	r3, r3
 8007ac0:	005b      	lsls	r3, r3, #1
 8007ac2:	b29a      	uxth	r2, r3
 8007ac4:	e001      	b.n	8007aca <USBD_GetString+0x42>
 8007ac6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8007ace:	7dfb      	ldrb	r3, [r7, #23]
 8007ad0:	68ba      	ldr	r2, [r7, #8]
 8007ad2:	4413      	add	r3, r2
 8007ad4:	687a      	ldr	r2, [r7, #4]
 8007ad6:	7812      	ldrb	r2, [r2, #0]
 8007ad8:	701a      	strb	r2, [r3, #0]
  idx++;
 8007ada:	7dfb      	ldrb	r3, [r7, #23]
 8007adc:	3301      	adds	r3, #1
 8007ade:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8007ae0:	7dfb      	ldrb	r3, [r7, #23]
 8007ae2:	68ba      	ldr	r2, [r7, #8]
 8007ae4:	4413      	add	r3, r2
 8007ae6:	2203      	movs	r2, #3
 8007ae8:	701a      	strb	r2, [r3, #0]
  idx++;
 8007aea:	7dfb      	ldrb	r3, [r7, #23]
 8007aec:	3301      	adds	r3, #1
 8007aee:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8007af0:	e013      	b.n	8007b1a <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8007af2:	7dfb      	ldrb	r3, [r7, #23]
 8007af4:	68ba      	ldr	r2, [r7, #8]
 8007af6:	4413      	add	r3, r2
 8007af8:	693a      	ldr	r2, [r7, #16]
 8007afa:	7812      	ldrb	r2, [r2, #0]
 8007afc:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8007afe:	693b      	ldr	r3, [r7, #16]
 8007b00:	3301      	adds	r3, #1
 8007b02:	613b      	str	r3, [r7, #16]
    idx++;
 8007b04:	7dfb      	ldrb	r3, [r7, #23]
 8007b06:	3301      	adds	r3, #1
 8007b08:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8007b0a:	7dfb      	ldrb	r3, [r7, #23]
 8007b0c:	68ba      	ldr	r2, [r7, #8]
 8007b0e:	4413      	add	r3, r2
 8007b10:	2200      	movs	r2, #0
 8007b12:	701a      	strb	r2, [r3, #0]
    idx++;
 8007b14:	7dfb      	ldrb	r3, [r7, #23]
 8007b16:	3301      	adds	r3, #1
 8007b18:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8007b1a:	693b      	ldr	r3, [r7, #16]
 8007b1c:	781b      	ldrb	r3, [r3, #0]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d1e7      	bne.n	8007af2 <USBD_GetString+0x6a>
 8007b22:	e000      	b.n	8007b26 <USBD_GetString+0x9e>
    return;
 8007b24:	bf00      	nop
  }
}
 8007b26:	3718      	adds	r7, #24
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	bd80      	pop	{r7, pc}

08007b2c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8007b2c:	b480      	push	{r7}
 8007b2e:	b085      	sub	sp, #20
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8007b34:	2300      	movs	r3, #0
 8007b36:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8007b3c:	e005      	b.n	8007b4a <USBD_GetLen+0x1e>
  {
    len++;
 8007b3e:	7bfb      	ldrb	r3, [r7, #15]
 8007b40:	3301      	adds	r3, #1
 8007b42:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8007b44:	68bb      	ldr	r3, [r7, #8]
 8007b46:	3301      	adds	r3, #1
 8007b48:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8007b4a:	68bb      	ldr	r3, [r7, #8]
 8007b4c:	781b      	ldrb	r3, [r3, #0]
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d1f5      	bne.n	8007b3e <USBD_GetLen+0x12>
  }

  return len;
 8007b52:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b54:	4618      	mov	r0, r3
 8007b56:	3714      	adds	r7, #20
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5e:	4770      	bx	lr

08007b60 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8007b60:	b580      	push	{r7, lr}
 8007b62:	b084      	sub	sp, #16
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	60f8      	str	r0, [r7, #12]
 8007b68:	60b9      	str	r1, [r7, #8]
 8007b6a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	2202      	movs	r2, #2
 8007b70:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	687a      	ldr	r2, [r7, #4]
 8007b78:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	68ba      	ldr	r2, [r7, #8]
 8007b7e:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	687a      	ldr	r2, [r7, #4]
 8007b84:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	68ba      	ldr	r2, [r7, #8]
 8007b8a:	2100      	movs	r1, #0
 8007b8c:	68f8      	ldr	r0, [r7, #12]
 8007b8e:	f003 fbec 	bl	800b36a <USBD_LL_Transmit>

  return USBD_OK;
 8007b92:	2300      	movs	r3, #0
}
 8007b94:	4618      	mov	r0, r3
 8007b96:	3710      	adds	r7, #16
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	bd80      	pop	{r7, pc}

08007b9c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8007b9c:	b580      	push	{r7, lr}
 8007b9e:	b084      	sub	sp, #16
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	60f8      	str	r0, [r7, #12]
 8007ba4:	60b9      	str	r1, [r7, #8]
 8007ba6:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	68ba      	ldr	r2, [r7, #8]
 8007bac:	2100      	movs	r1, #0
 8007bae:	68f8      	ldr	r0, [r7, #12]
 8007bb0:	f003 fbdb 	bl	800b36a <USBD_LL_Transmit>

  return USBD_OK;
 8007bb4:	2300      	movs	r3, #0
}
 8007bb6:	4618      	mov	r0, r3
 8007bb8:	3710      	adds	r7, #16
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	bd80      	pop	{r7, pc}

08007bbe <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8007bbe:	b580      	push	{r7, lr}
 8007bc0:	b084      	sub	sp, #16
 8007bc2:	af00      	add	r7, sp, #0
 8007bc4:	60f8      	str	r0, [r7, #12]
 8007bc6:	60b9      	str	r1, [r7, #8]
 8007bc8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	2203      	movs	r2, #3
 8007bce:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	687a      	ldr	r2, [r7, #4]
 8007bd6:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	68ba      	ldr	r2, [r7, #8]
 8007bde:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	687a      	ldr	r2, [r7, #4]
 8007be6:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	68ba      	ldr	r2, [r7, #8]
 8007bee:	2100      	movs	r1, #0
 8007bf0:	68f8      	ldr	r0, [r7, #12]
 8007bf2:	f003 fbdb 	bl	800b3ac <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007bf6:	2300      	movs	r3, #0
}
 8007bf8:	4618      	mov	r0, r3
 8007bfa:	3710      	adds	r7, #16
 8007bfc:	46bd      	mov	sp, r7
 8007bfe:	bd80      	pop	{r7, pc}

08007c00 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8007c00:	b580      	push	{r7, lr}
 8007c02:	b084      	sub	sp, #16
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	60f8      	str	r0, [r7, #12]
 8007c08:	60b9      	str	r1, [r7, #8]
 8007c0a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	68ba      	ldr	r2, [r7, #8]
 8007c10:	2100      	movs	r1, #0
 8007c12:	68f8      	ldr	r0, [r7, #12]
 8007c14:	f003 fbca 	bl	800b3ac <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007c18:	2300      	movs	r3, #0
}
 8007c1a:	4618      	mov	r0, r3
 8007c1c:	3710      	adds	r7, #16
 8007c1e:	46bd      	mov	sp, r7
 8007c20:	bd80      	pop	{r7, pc}

08007c22 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007c22:	b580      	push	{r7, lr}
 8007c24:	b082      	sub	sp, #8
 8007c26:	af00      	add	r7, sp, #0
 8007c28:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2204      	movs	r2, #4
 8007c2e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007c32:	2300      	movs	r3, #0
 8007c34:	2200      	movs	r2, #0
 8007c36:	2100      	movs	r1, #0
 8007c38:	6878      	ldr	r0, [r7, #4]
 8007c3a:	f003 fb96 	bl	800b36a <USBD_LL_Transmit>

  return USBD_OK;
 8007c3e:	2300      	movs	r3, #0
}
 8007c40:	4618      	mov	r0, r3
 8007c42:	3708      	adds	r7, #8
 8007c44:	46bd      	mov	sp, r7
 8007c46:	bd80      	pop	{r7, pc}

08007c48 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b082      	sub	sp, #8
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2205      	movs	r2, #5
 8007c54:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007c58:	2300      	movs	r3, #0
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	2100      	movs	r1, #0
 8007c5e:	6878      	ldr	r0, [r7, #4]
 8007c60:	f003 fba4 	bl	800b3ac <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007c64:	2300      	movs	r3, #0
}
 8007c66:	4618      	mov	r0, r3
 8007c68:	3708      	adds	r7, #8
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	bd80      	pop	{r7, pc}
	...

08007c70 <__NVIC_SetPriority>:
{
 8007c70:	b480      	push	{r7}
 8007c72:	b083      	sub	sp, #12
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	4603      	mov	r3, r0
 8007c78:	6039      	str	r1, [r7, #0]
 8007c7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007c7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	db0a      	blt.n	8007c9a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007c84:	683b      	ldr	r3, [r7, #0]
 8007c86:	b2da      	uxtb	r2, r3
 8007c88:	490c      	ldr	r1, [pc, #48]	@ (8007cbc <__NVIC_SetPriority+0x4c>)
 8007c8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c8e:	0112      	lsls	r2, r2, #4
 8007c90:	b2d2      	uxtb	r2, r2
 8007c92:	440b      	add	r3, r1
 8007c94:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8007c98:	e00a      	b.n	8007cb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007c9a:	683b      	ldr	r3, [r7, #0]
 8007c9c:	b2da      	uxtb	r2, r3
 8007c9e:	4908      	ldr	r1, [pc, #32]	@ (8007cc0 <__NVIC_SetPriority+0x50>)
 8007ca0:	79fb      	ldrb	r3, [r7, #7]
 8007ca2:	f003 030f 	and.w	r3, r3, #15
 8007ca6:	3b04      	subs	r3, #4
 8007ca8:	0112      	lsls	r2, r2, #4
 8007caa:	b2d2      	uxtb	r2, r2
 8007cac:	440b      	add	r3, r1
 8007cae:	761a      	strb	r2, [r3, #24]
}
 8007cb0:	bf00      	nop
 8007cb2:	370c      	adds	r7, #12
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cba:	4770      	bx	lr
 8007cbc:	e000e100 	.word	0xe000e100
 8007cc0:	e000ed00 	.word	0xe000ed00

08007cc4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8007cc8:	4b05      	ldr	r3, [pc, #20]	@ (8007ce0 <SysTick_Handler+0x1c>)
 8007cca:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8007ccc:	f001 fe6a 	bl	80099a4 <xTaskGetSchedulerState>
 8007cd0:	4603      	mov	r3, r0
 8007cd2:	2b01      	cmp	r3, #1
 8007cd4:	d001      	beq.n	8007cda <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8007cd6:	f002 fc5f 	bl	800a598 <xPortSysTickHandler>
  }
}
 8007cda:	bf00      	nop
 8007cdc:	bd80      	pop	{r7, pc}
 8007cde:	bf00      	nop
 8007ce0:	e000e010 	.word	0xe000e010

08007ce4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007ce4:	b580      	push	{r7, lr}
 8007ce6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007ce8:	2100      	movs	r1, #0
 8007cea:	f06f 0004 	mvn.w	r0, #4
 8007cee:	f7ff ffbf 	bl	8007c70 <__NVIC_SetPriority>
#endif
}
 8007cf2:	bf00      	nop
 8007cf4:	bd80      	pop	{r7, pc}
	...

08007cf8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007cf8:	b480      	push	{r7}
 8007cfa:	b083      	sub	sp, #12
 8007cfc:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007cfe:	f3ef 8305 	mrs	r3, IPSR
 8007d02:	603b      	str	r3, [r7, #0]
  return(result);
 8007d04:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d003      	beq.n	8007d12 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8007d0a:	f06f 0305 	mvn.w	r3, #5
 8007d0e:	607b      	str	r3, [r7, #4]
 8007d10:	e00c      	b.n	8007d2c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007d12:	4b0a      	ldr	r3, [pc, #40]	@ (8007d3c <osKernelInitialize+0x44>)
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d105      	bne.n	8007d26 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007d1a:	4b08      	ldr	r3, [pc, #32]	@ (8007d3c <osKernelInitialize+0x44>)
 8007d1c:	2201      	movs	r2, #1
 8007d1e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007d20:	2300      	movs	r3, #0
 8007d22:	607b      	str	r3, [r7, #4]
 8007d24:	e002      	b.n	8007d2c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8007d26:	f04f 33ff 	mov.w	r3, #4294967295
 8007d2a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007d2c:	687b      	ldr	r3, [r7, #4]
}
 8007d2e:	4618      	mov	r0, r3
 8007d30:	370c      	adds	r7, #12
 8007d32:	46bd      	mov	sp, r7
 8007d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d38:	4770      	bx	lr
 8007d3a:	bf00      	nop
 8007d3c:	200002b4 	.word	0x200002b4

08007d40 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007d40:	b580      	push	{r7, lr}
 8007d42:	b082      	sub	sp, #8
 8007d44:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007d46:	f3ef 8305 	mrs	r3, IPSR
 8007d4a:	603b      	str	r3, [r7, #0]
  return(result);
 8007d4c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d003      	beq.n	8007d5a <osKernelStart+0x1a>
    stat = osErrorISR;
 8007d52:	f06f 0305 	mvn.w	r3, #5
 8007d56:	607b      	str	r3, [r7, #4]
 8007d58:	e010      	b.n	8007d7c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8007d5a:	4b0b      	ldr	r3, [pc, #44]	@ (8007d88 <osKernelStart+0x48>)
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	2b01      	cmp	r3, #1
 8007d60:	d109      	bne.n	8007d76 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007d62:	f7ff ffbf 	bl	8007ce4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007d66:	4b08      	ldr	r3, [pc, #32]	@ (8007d88 <osKernelStart+0x48>)
 8007d68:	2202      	movs	r2, #2
 8007d6a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007d6c:	f001 f9a6 	bl	80090bc <vTaskStartScheduler>
      stat = osOK;
 8007d70:	2300      	movs	r3, #0
 8007d72:	607b      	str	r3, [r7, #4]
 8007d74:	e002      	b.n	8007d7c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8007d76:	f04f 33ff 	mov.w	r3, #4294967295
 8007d7a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007d7c:	687b      	ldr	r3, [r7, #4]
}
 8007d7e:	4618      	mov	r0, r3
 8007d80:	3708      	adds	r7, #8
 8007d82:	46bd      	mov	sp, r7
 8007d84:	bd80      	pop	{r7, pc}
 8007d86:	bf00      	nop
 8007d88:	200002b4 	.word	0x200002b4

08007d8c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007d8c:	b580      	push	{r7, lr}
 8007d8e:	b08e      	sub	sp, #56	@ 0x38
 8007d90:	af04      	add	r7, sp, #16
 8007d92:	60f8      	str	r0, [r7, #12]
 8007d94:	60b9      	str	r1, [r7, #8]
 8007d96:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007d98:	2300      	movs	r3, #0
 8007d9a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007d9c:	f3ef 8305 	mrs	r3, IPSR
 8007da0:	617b      	str	r3, [r7, #20]
  return(result);
 8007da2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d17e      	bne.n	8007ea6 <osThreadNew+0x11a>
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d07b      	beq.n	8007ea6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8007dae:	2380      	movs	r3, #128	@ 0x80
 8007db0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8007db2:	2318      	movs	r3, #24
 8007db4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8007db6:	2300      	movs	r3, #0
 8007db8:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8007dba:	f04f 33ff 	mov.w	r3, #4294967295
 8007dbe:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d045      	beq.n	8007e52 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d002      	beq.n	8007dd4 <osThreadNew+0x48>
        name = attr->name;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	699b      	ldr	r3, [r3, #24]
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d002      	beq.n	8007de2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	699b      	ldr	r3, [r3, #24]
 8007de0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007de2:	69fb      	ldr	r3, [r7, #28]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d008      	beq.n	8007dfa <osThreadNew+0x6e>
 8007de8:	69fb      	ldr	r3, [r7, #28]
 8007dea:	2b38      	cmp	r3, #56	@ 0x38
 8007dec:	d805      	bhi.n	8007dfa <osThreadNew+0x6e>
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	685b      	ldr	r3, [r3, #4]
 8007df2:	f003 0301 	and.w	r3, r3, #1
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d001      	beq.n	8007dfe <osThreadNew+0x72>
        return (NULL);
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	e054      	b.n	8007ea8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	695b      	ldr	r3, [r3, #20]
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d003      	beq.n	8007e0e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	695b      	ldr	r3, [r3, #20]
 8007e0a:	089b      	lsrs	r3, r3, #2
 8007e0c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	689b      	ldr	r3, [r3, #8]
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d00e      	beq.n	8007e34 <osThreadNew+0xa8>
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	68db      	ldr	r3, [r3, #12]
 8007e1a:	2ba7      	cmp	r3, #167	@ 0xa7
 8007e1c:	d90a      	bls.n	8007e34 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d006      	beq.n	8007e34 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	695b      	ldr	r3, [r3, #20]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d002      	beq.n	8007e34 <osThreadNew+0xa8>
        mem = 1;
 8007e2e:	2301      	movs	r3, #1
 8007e30:	61bb      	str	r3, [r7, #24]
 8007e32:	e010      	b.n	8007e56 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	689b      	ldr	r3, [r3, #8]
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d10c      	bne.n	8007e56 <osThreadNew+0xca>
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	68db      	ldr	r3, [r3, #12]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d108      	bne.n	8007e56 <osThreadNew+0xca>
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	691b      	ldr	r3, [r3, #16]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d104      	bne.n	8007e56 <osThreadNew+0xca>
          mem = 0;
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	61bb      	str	r3, [r7, #24]
 8007e50:	e001      	b.n	8007e56 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8007e52:	2300      	movs	r3, #0
 8007e54:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007e56:	69bb      	ldr	r3, [r7, #24]
 8007e58:	2b01      	cmp	r3, #1
 8007e5a:	d110      	bne.n	8007e7e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007e60:	687a      	ldr	r2, [r7, #4]
 8007e62:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007e64:	9202      	str	r2, [sp, #8]
 8007e66:	9301      	str	r3, [sp, #4]
 8007e68:	69fb      	ldr	r3, [r7, #28]
 8007e6a:	9300      	str	r3, [sp, #0]
 8007e6c:	68bb      	ldr	r3, [r7, #8]
 8007e6e:	6a3a      	ldr	r2, [r7, #32]
 8007e70:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007e72:	68f8      	ldr	r0, [r7, #12]
 8007e74:	f000 fe52 	bl	8008b1c <xTaskCreateStatic>
 8007e78:	4603      	mov	r3, r0
 8007e7a:	613b      	str	r3, [r7, #16]
 8007e7c:	e013      	b.n	8007ea6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8007e7e:	69bb      	ldr	r3, [r7, #24]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d110      	bne.n	8007ea6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007e84:	6a3b      	ldr	r3, [r7, #32]
 8007e86:	b29a      	uxth	r2, r3
 8007e88:	f107 0310 	add.w	r3, r7, #16
 8007e8c:	9301      	str	r3, [sp, #4]
 8007e8e:	69fb      	ldr	r3, [r7, #28]
 8007e90:	9300      	str	r3, [sp, #0]
 8007e92:	68bb      	ldr	r3, [r7, #8]
 8007e94:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007e96:	68f8      	ldr	r0, [r7, #12]
 8007e98:	f000 fea0 	bl	8008bdc <xTaskCreate>
 8007e9c:	4603      	mov	r3, r0
 8007e9e:	2b01      	cmp	r3, #1
 8007ea0:	d001      	beq.n	8007ea6 <osThreadNew+0x11a>
            hTask = NULL;
 8007ea2:	2300      	movs	r3, #0
 8007ea4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007ea6:	693b      	ldr	r3, [r7, #16]
}
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	3728      	adds	r7, #40	@ 0x28
 8007eac:	46bd      	mov	sp, r7
 8007eae:	bd80      	pop	{r7, pc}

08007eb0 <osThreadGetId>:
  }

  return (name);
}

osThreadId_t osThreadGetId (void) {
 8007eb0:	b580      	push	{r7, lr}
 8007eb2:	b082      	sub	sp, #8
 8007eb4:	af00      	add	r7, sp, #0
  osThreadId_t id;

  id = (osThreadId_t)xTaskGetCurrentTaskHandle();
 8007eb6:	f001 fd65 	bl	8009984 <xTaskGetCurrentTaskHandle>
 8007eba:	6078      	str	r0, [r7, #4]

  return (id);
 8007ebc:	687b      	ldr	r3, [r7, #4]
}
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	3708      	adds	r7, #8
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	bd80      	pop	{r7, pc}

08007ec6 <osThreadTerminate>:
  vTaskDelete (NULL);
#endif
  for (;;);
}

osStatus_t osThreadTerminate (osThreadId_t thread_id) {
 8007ec6:	b580      	push	{r7, lr}
 8007ec8:	b086      	sub	sp, #24
 8007eca:	af00      	add	r7, sp, #0
 8007ecc:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007ed2:	f3ef 8305 	mrs	r3, IPSR
 8007ed6:	60bb      	str	r3, [r7, #8]
  return(result);
 8007ed8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;
#ifndef USE_FreeRTOS_HEAP_1
  eTaskState tstate;

  if (IS_IRQ()) {
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d003      	beq.n	8007ee6 <osThreadTerminate+0x20>
    stat = osErrorISR;
 8007ede:	f06f 0305 	mvn.w	r3, #5
 8007ee2:	617b      	str	r3, [r7, #20]
 8007ee4:	e017      	b.n	8007f16 <osThreadTerminate+0x50>
  }
  else if (hTask == NULL) {
 8007ee6:	693b      	ldr	r3, [r7, #16]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d103      	bne.n	8007ef4 <osThreadTerminate+0x2e>
    stat = osErrorParameter;
 8007eec:	f06f 0303 	mvn.w	r3, #3
 8007ef0:	617b      	str	r3, [r7, #20]
 8007ef2:	e010      	b.n	8007f16 <osThreadTerminate+0x50>
  }
  else {
    tstate = eTaskGetState (hTask);
 8007ef4:	6938      	ldr	r0, [r7, #16]
 8007ef6:	f001 f879 	bl	8008fec <eTaskGetState>
 8007efa:	4603      	mov	r3, r0
 8007efc:	73fb      	strb	r3, [r7, #15]

    if (tstate != eDeleted) {
 8007efe:	7bfb      	ldrb	r3, [r7, #15]
 8007f00:	2b04      	cmp	r3, #4
 8007f02:	d005      	beq.n	8007f10 <osThreadTerminate+0x4a>
      stat = osOK;
 8007f04:	2300      	movs	r3, #0
 8007f06:	617b      	str	r3, [r7, #20]
      vTaskDelete (hTask);
 8007f08:	6938      	ldr	r0, [r7, #16]
 8007f0a:	f000 ffc5 	bl	8008e98 <vTaskDelete>
 8007f0e:	e002      	b.n	8007f16 <osThreadTerminate+0x50>
    } else {
      stat = osErrorResource;
 8007f10:	f06f 0302 	mvn.w	r3, #2
 8007f14:	617b      	str	r3, [r7, #20]
  }
#else
  stat = osError;
#endif

  return (stat);
 8007f16:	697b      	ldr	r3, [r7, #20]
}
 8007f18:	4618      	mov	r0, r3
 8007f1a:	3718      	adds	r7, #24
 8007f1c:	46bd      	mov	sp, r7
 8007f1e:	bd80      	pop	{r7, pc}

08007f20 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007f20:	b580      	push	{r7, lr}
 8007f22:	b084      	sub	sp, #16
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007f28:	f3ef 8305 	mrs	r3, IPSR
 8007f2c:	60bb      	str	r3, [r7, #8]
  return(result);
 8007f2e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d003      	beq.n	8007f3c <osDelay+0x1c>
    stat = osErrorISR;
 8007f34:	f06f 0305 	mvn.w	r3, #5
 8007f38:	60fb      	str	r3, [r7, #12]
 8007f3a:	e007      	b.n	8007f4c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8007f3c:	2300      	movs	r3, #0
 8007f3e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d002      	beq.n	8007f4c <osDelay+0x2c>
      vTaskDelay(ticks);
 8007f46:	6878      	ldr	r0, [r7, #4]
 8007f48:	f001 f81a 	bl	8008f80 <vTaskDelay>
    }
  }

  return (stat);
 8007f4c:	68fb      	ldr	r3, [r7, #12]
}
 8007f4e:	4618      	mov	r0, r3
 8007f50:	3710      	adds	r7, #16
 8007f52:	46bd      	mov	sp, r7
 8007f54:	bd80      	pop	{r7, pc}
	...

08007f58 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007f58:	b480      	push	{r7}
 8007f5a:	b085      	sub	sp, #20
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	60f8      	str	r0, [r7, #12]
 8007f60:	60b9      	str	r1, [r7, #8]
 8007f62:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	4a07      	ldr	r2, [pc, #28]	@ (8007f84 <vApplicationGetIdleTaskMemory+0x2c>)
 8007f68:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007f6a:	68bb      	ldr	r3, [r7, #8]
 8007f6c:	4a06      	ldr	r2, [pc, #24]	@ (8007f88 <vApplicationGetIdleTaskMemory+0x30>)
 8007f6e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	2280      	movs	r2, #128	@ 0x80
 8007f74:	601a      	str	r2, [r3, #0]
}
 8007f76:	bf00      	nop
 8007f78:	3714      	adds	r7, #20
 8007f7a:	46bd      	mov	sp, r7
 8007f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f80:	4770      	bx	lr
 8007f82:	bf00      	nop
 8007f84:	200002b8 	.word	0x200002b8
 8007f88:	20000360 	.word	0x20000360

08007f8c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007f8c:	b480      	push	{r7}
 8007f8e:	b085      	sub	sp, #20
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	60f8      	str	r0, [r7, #12]
 8007f94:	60b9      	str	r1, [r7, #8]
 8007f96:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	4a07      	ldr	r2, [pc, #28]	@ (8007fb8 <vApplicationGetTimerTaskMemory+0x2c>)
 8007f9c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007f9e:	68bb      	ldr	r3, [r7, #8]
 8007fa0:	4a06      	ldr	r2, [pc, #24]	@ (8007fbc <vApplicationGetTimerTaskMemory+0x30>)
 8007fa2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007faa:	601a      	str	r2, [r3, #0]
}
 8007fac:	bf00      	nop
 8007fae:	3714      	adds	r7, #20
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb6:	4770      	bx	lr
 8007fb8:	20000560 	.word	0x20000560
 8007fbc:	20000608 	.word	0x20000608

08007fc0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007fc0:	b480      	push	{r7}
 8007fc2:	b083      	sub	sp, #12
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	f103 0208 	add.w	r2, r3, #8
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	f04f 32ff 	mov.w	r2, #4294967295
 8007fd8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	f103 0208 	add.w	r2, r3, #8
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	f103 0208 	add.w	r2, r3, #8
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007ff4:	bf00      	nop
 8007ff6:	370c      	adds	r7, #12
 8007ff8:	46bd      	mov	sp, r7
 8007ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffe:	4770      	bx	lr

08008000 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008000:	b480      	push	{r7}
 8008002:	b083      	sub	sp, #12
 8008004:	af00      	add	r7, sp, #0
 8008006:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	2200      	movs	r2, #0
 800800c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800800e:	bf00      	nop
 8008010:	370c      	adds	r7, #12
 8008012:	46bd      	mov	sp, r7
 8008014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008018:	4770      	bx	lr

0800801a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800801a:	b480      	push	{r7}
 800801c:	b085      	sub	sp, #20
 800801e:	af00      	add	r7, sp, #0
 8008020:	6078      	str	r0, [r7, #4]
 8008022:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	685b      	ldr	r3, [r3, #4]
 8008028:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800802a:	683b      	ldr	r3, [r7, #0]
 800802c:	68fa      	ldr	r2, [r7, #12]
 800802e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	689a      	ldr	r2, [r3, #8]
 8008034:	683b      	ldr	r3, [r7, #0]
 8008036:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	689b      	ldr	r3, [r3, #8]
 800803c:	683a      	ldr	r2, [r7, #0]
 800803e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	683a      	ldr	r2, [r7, #0]
 8008044:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008046:	683b      	ldr	r3, [r7, #0]
 8008048:	687a      	ldr	r2, [r7, #4]
 800804a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	1c5a      	adds	r2, r3, #1
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	601a      	str	r2, [r3, #0]
}
 8008056:	bf00      	nop
 8008058:	3714      	adds	r7, #20
 800805a:	46bd      	mov	sp, r7
 800805c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008060:	4770      	bx	lr

08008062 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008062:	b480      	push	{r7}
 8008064:	b085      	sub	sp, #20
 8008066:	af00      	add	r7, sp, #0
 8008068:	6078      	str	r0, [r7, #4]
 800806a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800806c:	683b      	ldr	r3, [r7, #0]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008072:	68bb      	ldr	r3, [r7, #8]
 8008074:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008078:	d103      	bne.n	8008082 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	691b      	ldr	r3, [r3, #16]
 800807e:	60fb      	str	r3, [r7, #12]
 8008080:	e00c      	b.n	800809c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	3308      	adds	r3, #8
 8008086:	60fb      	str	r3, [r7, #12]
 8008088:	e002      	b.n	8008090 <vListInsert+0x2e>
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	685b      	ldr	r3, [r3, #4]
 800808e:	60fb      	str	r3, [r7, #12]
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	685b      	ldr	r3, [r3, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	68ba      	ldr	r2, [r7, #8]
 8008098:	429a      	cmp	r2, r3
 800809a:	d2f6      	bcs.n	800808a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	685a      	ldr	r2, [r3, #4]
 80080a0:	683b      	ldr	r3, [r7, #0]
 80080a2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80080a4:	683b      	ldr	r3, [r7, #0]
 80080a6:	685b      	ldr	r3, [r3, #4]
 80080a8:	683a      	ldr	r2, [r7, #0]
 80080aa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	68fa      	ldr	r2, [r7, #12]
 80080b0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	683a      	ldr	r2, [r7, #0]
 80080b6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80080b8:	683b      	ldr	r3, [r7, #0]
 80080ba:	687a      	ldr	r2, [r7, #4]
 80080bc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	1c5a      	adds	r2, r3, #1
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	601a      	str	r2, [r3, #0]
}
 80080c8:	bf00      	nop
 80080ca:	3714      	adds	r7, #20
 80080cc:	46bd      	mov	sp, r7
 80080ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d2:	4770      	bx	lr

080080d4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80080d4:	b480      	push	{r7}
 80080d6:	b085      	sub	sp, #20
 80080d8:	af00      	add	r7, sp, #0
 80080da:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	691b      	ldr	r3, [r3, #16]
 80080e0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	685b      	ldr	r3, [r3, #4]
 80080e6:	687a      	ldr	r2, [r7, #4]
 80080e8:	6892      	ldr	r2, [r2, #8]
 80080ea:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	689b      	ldr	r3, [r3, #8]
 80080f0:	687a      	ldr	r2, [r7, #4]
 80080f2:	6852      	ldr	r2, [r2, #4]
 80080f4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	685b      	ldr	r3, [r3, #4]
 80080fa:	687a      	ldr	r2, [r7, #4]
 80080fc:	429a      	cmp	r2, r3
 80080fe:	d103      	bne.n	8008108 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	689a      	ldr	r2, [r3, #8]
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	2200      	movs	r2, #0
 800810c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	1e5a      	subs	r2, r3, #1
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	681b      	ldr	r3, [r3, #0]
}
 800811c:	4618      	mov	r0, r3
 800811e:	3714      	adds	r7, #20
 8008120:	46bd      	mov	sp, r7
 8008122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008126:	4770      	bx	lr

08008128 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008128:	b580      	push	{r7, lr}
 800812a:	b084      	sub	sp, #16
 800812c:	af00      	add	r7, sp, #0
 800812e:	6078      	str	r0, [r7, #4]
 8008130:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	2b00      	cmp	r3, #0
 800813a:	d10b      	bne.n	8008154 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800813c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008140:	f383 8811 	msr	BASEPRI, r3
 8008144:	f3bf 8f6f 	isb	sy
 8008148:	f3bf 8f4f 	dsb	sy
 800814c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800814e:	bf00      	nop
 8008150:	bf00      	nop
 8008152:	e7fd      	b.n	8008150 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008154:	f002 f990 	bl	800a478 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	681a      	ldr	r2, [r3, #0]
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008160:	68f9      	ldr	r1, [r7, #12]
 8008162:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008164:	fb01 f303 	mul.w	r3, r1, r3
 8008168:	441a      	add	r2, r3
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	2200      	movs	r2, #0
 8008172:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	681a      	ldr	r2, [r3, #0]
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	681a      	ldr	r2, [r3, #0]
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008184:	3b01      	subs	r3, #1
 8008186:	68f9      	ldr	r1, [r7, #12]
 8008188:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800818a:	fb01 f303 	mul.w	r3, r1, r3
 800818e:	441a      	add	r2, r3
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	22ff      	movs	r2, #255	@ 0xff
 8008198:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	22ff      	movs	r2, #255	@ 0xff
 80081a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80081a4:	683b      	ldr	r3, [r7, #0]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d114      	bne.n	80081d4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	691b      	ldr	r3, [r3, #16]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d01a      	beq.n	80081e8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	3310      	adds	r3, #16
 80081b6:	4618      	mov	r0, r3
 80081b8:	f001 fa1e 	bl	80095f8 <xTaskRemoveFromEventList>
 80081bc:	4603      	mov	r3, r0
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d012      	beq.n	80081e8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80081c2:	4b0d      	ldr	r3, [pc, #52]	@ (80081f8 <xQueueGenericReset+0xd0>)
 80081c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80081c8:	601a      	str	r2, [r3, #0]
 80081ca:	f3bf 8f4f 	dsb	sy
 80081ce:	f3bf 8f6f 	isb	sy
 80081d2:	e009      	b.n	80081e8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	3310      	adds	r3, #16
 80081d8:	4618      	mov	r0, r3
 80081da:	f7ff fef1 	bl	8007fc0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	3324      	adds	r3, #36	@ 0x24
 80081e2:	4618      	mov	r0, r3
 80081e4:	f7ff feec 	bl	8007fc0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80081e8:	f002 f978 	bl	800a4dc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80081ec:	2301      	movs	r3, #1
}
 80081ee:	4618      	mov	r0, r3
 80081f0:	3710      	adds	r7, #16
 80081f2:	46bd      	mov	sp, r7
 80081f4:	bd80      	pop	{r7, pc}
 80081f6:	bf00      	nop
 80081f8:	e000ed04 	.word	0xe000ed04

080081fc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80081fc:	b580      	push	{r7, lr}
 80081fe:	b08e      	sub	sp, #56	@ 0x38
 8008200:	af02      	add	r7, sp, #8
 8008202:	60f8      	str	r0, [r7, #12]
 8008204:	60b9      	str	r1, [r7, #8]
 8008206:	607a      	str	r2, [r7, #4]
 8008208:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	2b00      	cmp	r3, #0
 800820e:	d10b      	bne.n	8008228 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8008210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008214:	f383 8811 	msr	BASEPRI, r3
 8008218:	f3bf 8f6f 	isb	sy
 800821c:	f3bf 8f4f 	dsb	sy
 8008220:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008222:	bf00      	nop
 8008224:	bf00      	nop
 8008226:	e7fd      	b.n	8008224 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008228:	683b      	ldr	r3, [r7, #0]
 800822a:	2b00      	cmp	r3, #0
 800822c:	d10b      	bne.n	8008246 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800822e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008232:	f383 8811 	msr	BASEPRI, r3
 8008236:	f3bf 8f6f 	isb	sy
 800823a:	f3bf 8f4f 	dsb	sy
 800823e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008240:	bf00      	nop
 8008242:	bf00      	nop
 8008244:	e7fd      	b.n	8008242 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d002      	beq.n	8008252 <xQueueGenericCreateStatic+0x56>
 800824c:	68bb      	ldr	r3, [r7, #8]
 800824e:	2b00      	cmp	r3, #0
 8008250:	d001      	beq.n	8008256 <xQueueGenericCreateStatic+0x5a>
 8008252:	2301      	movs	r3, #1
 8008254:	e000      	b.n	8008258 <xQueueGenericCreateStatic+0x5c>
 8008256:	2300      	movs	r3, #0
 8008258:	2b00      	cmp	r3, #0
 800825a:	d10b      	bne.n	8008274 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800825c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008260:	f383 8811 	msr	BASEPRI, r3
 8008264:	f3bf 8f6f 	isb	sy
 8008268:	f3bf 8f4f 	dsb	sy
 800826c:	623b      	str	r3, [r7, #32]
}
 800826e:	bf00      	nop
 8008270:	bf00      	nop
 8008272:	e7fd      	b.n	8008270 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d102      	bne.n	8008280 <xQueueGenericCreateStatic+0x84>
 800827a:	68bb      	ldr	r3, [r7, #8]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d101      	bne.n	8008284 <xQueueGenericCreateStatic+0x88>
 8008280:	2301      	movs	r3, #1
 8008282:	e000      	b.n	8008286 <xQueueGenericCreateStatic+0x8a>
 8008284:	2300      	movs	r3, #0
 8008286:	2b00      	cmp	r3, #0
 8008288:	d10b      	bne.n	80082a2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800828a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800828e:	f383 8811 	msr	BASEPRI, r3
 8008292:	f3bf 8f6f 	isb	sy
 8008296:	f3bf 8f4f 	dsb	sy
 800829a:	61fb      	str	r3, [r7, #28]
}
 800829c:	bf00      	nop
 800829e:	bf00      	nop
 80082a0:	e7fd      	b.n	800829e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80082a2:	2350      	movs	r3, #80	@ 0x50
 80082a4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80082a6:	697b      	ldr	r3, [r7, #20]
 80082a8:	2b50      	cmp	r3, #80	@ 0x50
 80082aa:	d00b      	beq.n	80082c4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80082ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082b0:	f383 8811 	msr	BASEPRI, r3
 80082b4:	f3bf 8f6f 	isb	sy
 80082b8:	f3bf 8f4f 	dsb	sy
 80082bc:	61bb      	str	r3, [r7, #24]
}
 80082be:	bf00      	nop
 80082c0:	bf00      	nop
 80082c2:	e7fd      	b.n	80082c0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80082c4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80082c6:	683b      	ldr	r3, [r7, #0]
 80082c8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80082ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d00d      	beq.n	80082ec <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80082d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082d2:	2201      	movs	r2, #1
 80082d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80082d8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80082dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082de:	9300      	str	r3, [sp, #0]
 80082e0:	4613      	mov	r3, r2
 80082e2:	687a      	ldr	r2, [r7, #4]
 80082e4:	68b9      	ldr	r1, [r7, #8]
 80082e6:	68f8      	ldr	r0, [r7, #12]
 80082e8:	f000 f805 	bl	80082f6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80082ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80082ee:	4618      	mov	r0, r3
 80082f0:	3730      	adds	r7, #48	@ 0x30
 80082f2:	46bd      	mov	sp, r7
 80082f4:	bd80      	pop	{r7, pc}

080082f6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80082f6:	b580      	push	{r7, lr}
 80082f8:	b084      	sub	sp, #16
 80082fa:	af00      	add	r7, sp, #0
 80082fc:	60f8      	str	r0, [r7, #12]
 80082fe:	60b9      	str	r1, [r7, #8]
 8008300:	607a      	str	r2, [r7, #4]
 8008302:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008304:	68bb      	ldr	r3, [r7, #8]
 8008306:	2b00      	cmp	r3, #0
 8008308:	d103      	bne.n	8008312 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800830a:	69bb      	ldr	r3, [r7, #24]
 800830c:	69ba      	ldr	r2, [r7, #24]
 800830e:	601a      	str	r2, [r3, #0]
 8008310:	e002      	b.n	8008318 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008312:	69bb      	ldr	r3, [r7, #24]
 8008314:	687a      	ldr	r2, [r7, #4]
 8008316:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008318:	69bb      	ldr	r3, [r7, #24]
 800831a:	68fa      	ldr	r2, [r7, #12]
 800831c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800831e:	69bb      	ldr	r3, [r7, #24]
 8008320:	68ba      	ldr	r2, [r7, #8]
 8008322:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008324:	2101      	movs	r1, #1
 8008326:	69b8      	ldr	r0, [r7, #24]
 8008328:	f7ff fefe 	bl	8008128 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800832c:	69bb      	ldr	r3, [r7, #24]
 800832e:	78fa      	ldrb	r2, [r7, #3]
 8008330:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008334:	bf00      	nop
 8008336:	3710      	adds	r7, #16
 8008338:	46bd      	mov	sp, r7
 800833a:	bd80      	pop	{r7, pc}

0800833c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800833c:	b580      	push	{r7, lr}
 800833e:	b08e      	sub	sp, #56	@ 0x38
 8008340:	af00      	add	r7, sp, #0
 8008342:	60f8      	str	r0, [r7, #12]
 8008344:	60b9      	str	r1, [r7, #8]
 8008346:	607a      	str	r2, [r7, #4]
 8008348:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800834a:	2300      	movs	r3, #0
 800834c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008352:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008354:	2b00      	cmp	r3, #0
 8008356:	d10b      	bne.n	8008370 <xQueueGenericSend+0x34>
	__asm volatile
 8008358:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800835c:	f383 8811 	msr	BASEPRI, r3
 8008360:	f3bf 8f6f 	isb	sy
 8008364:	f3bf 8f4f 	dsb	sy
 8008368:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800836a:	bf00      	nop
 800836c:	bf00      	nop
 800836e:	e7fd      	b.n	800836c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008370:	68bb      	ldr	r3, [r7, #8]
 8008372:	2b00      	cmp	r3, #0
 8008374:	d103      	bne.n	800837e <xQueueGenericSend+0x42>
 8008376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008378:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800837a:	2b00      	cmp	r3, #0
 800837c:	d101      	bne.n	8008382 <xQueueGenericSend+0x46>
 800837e:	2301      	movs	r3, #1
 8008380:	e000      	b.n	8008384 <xQueueGenericSend+0x48>
 8008382:	2300      	movs	r3, #0
 8008384:	2b00      	cmp	r3, #0
 8008386:	d10b      	bne.n	80083a0 <xQueueGenericSend+0x64>
	__asm volatile
 8008388:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800838c:	f383 8811 	msr	BASEPRI, r3
 8008390:	f3bf 8f6f 	isb	sy
 8008394:	f3bf 8f4f 	dsb	sy
 8008398:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800839a:	bf00      	nop
 800839c:	bf00      	nop
 800839e:	e7fd      	b.n	800839c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80083a0:	683b      	ldr	r3, [r7, #0]
 80083a2:	2b02      	cmp	r3, #2
 80083a4:	d103      	bne.n	80083ae <xQueueGenericSend+0x72>
 80083a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083aa:	2b01      	cmp	r3, #1
 80083ac:	d101      	bne.n	80083b2 <xQueueGenericSend+0x76>
 80083ae:	2301      	movs	r3, #1
 80083b0:	e000      	b.n	80083b4 <xQueueGenericSend+0x78>
 80083b2:	2300      	movs	r3, #0
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d10b      	bne.n	80083d0 <xQueueGenericSend+0x94>
	__asm volatile
 80083b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083bc:	f383 8811 	msr	BASEPRI, r3
 80083c0:	f3bf 8f6f 	isb	sy
 80083c4:	f3bf 8f4f 	dsb	sy
 80083c8:	623b      	str	r3, [r7, #32]
}
 80083ca:	bf00      	nop
 80083cc:	bf00      	nop
 80083ce:	e7fd      	b.n	80083cc <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80083d0:	f001 fae8 	bl	80099a4 <xTaskGetSchedulerState>
 80083d4:	4603      	mov	r3, r0
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d102      	bne.n	80083e0 <xQueueGenericSend+0xa4>
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d101      	bne.n	80083e4 <xQueueGenericSend+0xa8>
 80083e0:	2301      	movs	r3, #1
 80083e2:	e000      	b.n	80083e6 <xQueueGenericSend+0xaa>
 80083e4:	2300      	movs	r3, #0
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d10b      	bne.n	8008402 <xQueueGenericSend+0xc6>
	__asm volatile
 80083ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083ee:	f383 8811 	msr	BASEPRI, r3
 80083f2:	f3bf 8f6f 	isb	sy
 80083f6:	f3bf 8f4f 	dsb	sy
 80083fa:	61fb      	str	r3, [r7, #28]
}
 80083fc:	bf00      	nop
 80083fe:	bf00      	nop
 8008400:	e7fd      	b.n	80083fe <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008402:	f002 f839 	bl	800a478 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008408:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800840a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800840c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800840e:	429a      	cmp	r2, r3
 8008410:	d302      	bcc.n	8008418 <xQueueGenericSend+0xdc>
 8008412:	683b      	ldr	r3, [r7, #0]
 8008414:	2b02      	cmp	r3, #2
 8008416:	d129      	bne.n	800846c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008418:	683a      	ldr	r2, [r7, #0]
 800841a:	68b9      	ldr	r1, [r7, #8]
 800841c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800841e:	f000 fa0f 	bl	8008840 <prvCopyDataToQueue>
 8008422:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008424:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008428:	2b00      	cmp	r3, #0
 800842a:	d010      	beq.n	800844e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800842c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800842e:	3324      	adds	r3, #36	@ 0x24
 8008430:	4618      	mov	r0, r3
 8008432:	f001 f8e1 	bl	80095f8 <xTaskRemoveFromEventList>
 8008436:	4603      	mov	r3, r0
 8008438:	2b00      	cmp	r3, #0
 800843a:	d013      	beq.n	8008464 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800843c:	4b3f      	ldr	r3, [pc, #252]	@ (800853c <xQueueGenericSend+0x200>)
 800843e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008442:	601a      	str	r2, [r3, #0]
 8008444:	f3bf 8f4f 	dsb	sy
 8008448:	f3bf 8f6f 	isb	sy
 800844c:	e00a      	b.n	8008464 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800844e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008450:	2b00      	cmp	r3, #0
 8008452:	d007      	beq.n	8008464 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008454:	4b39      	ldr	r3, [pc, #228]	@ (800853c <xQueueGenericSend+0x200>)
 8008456:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800845a:	601a      	str	r2, [r3, #0]
 800845c:	f3bf 8f4f 	dsb	sy
 8008460:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008464:	f002 f83a 	bl	800a4dc <vPortExitCritical>
				return pdPASS;
 8008468:	2301      	movs	r3, #1
 800846a:	e063      	b.n	8008534 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	2b00      	cmp	r3, #0
 8008470:	d103      	bne.n	800847a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008472:	f002 f833 	bl	800a4dc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008476:	2300      	movs	r3, #0
 8008478:	e05c      	b.n	8008534 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800847a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800847c:	2b00      	cmp	r3, #0
 800847e:	d106      	bne.n	800848e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008480:	f107 0314 	add.w	r3, r7, #20
 8008484:	4618      	mov	r0, r3
 8008486:	f001 f91b 	bl	80096c0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800848a:	2301      	movs	r3, #1
 800848c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800848e:	f002 f825 	bl	800a4dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008492:	f000 fe83 	bl	800919c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008496:	f001 ffef 	bl	800a478 <vPortEnterCritical>
 800849a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800849c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80084a0:	b25b      	sxtb	r3, r3
 80084a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084a6:	d103      	bne.n	80084b0 <xQueueGenericSend+0x174>
 80084a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084aa:	2200      	movs	r2, #0
 80084ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80084b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084b2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80084b6:	b25b      	sxtb	r3, r3
 80084b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084bc:	d103      	bne.n	80084c6 <xQueueGenericSend+0x18a>
 80084be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084c0:	2200      	movs	r2, #0
 80084c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80084c6:	f002 f809 	bl	800a4dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80084ca:	1d3a      	adds	r2, r7, #4
 80084cc:	f107 0314 	add.w	r3, r7, #20
 80084d0:	4611      	mov	r1, r2
 80084d2:	4618      	mov	r0, r3
 80084d4:	f001 f90a 	bl	80096ec <xTaskCheckForTimeOut>
 80084d8:	4603      	mov	r3, r0
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d124      	bne.n	8008528 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80084de:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80084e0:	f000 faa6 	bl	8008a30 <prvIsQueueFull>
 80084e4:	4603      	mov	r3, r0
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d018      	beq.n	800851c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80084ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084ec:	3310      	adds	r3, #16
 80084ee:	687a      	ldr	r2, [r7, #4]
 80084f0:	4611      	mov	r1, r2
 80084f2:	4618      	mov	r0, r3
 80084f4:	f001 f82e 	bl	8009554 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80084f8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80084fa:	f000 fa31 	bl	8008960 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80084fe:	f000 fe5b 	bl	80091b8 <xTaskResumeAll>
 8008502:	4603      	mov	r3, r0
 8008504:	2b00      	cmp	r3, #0
 8008506:	f47f af7c 	bne.w	8008402 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800850a:	4b0c      	ldr	r3, [pc, #48]	@ (800853c <xQueueGenericSend+0x200>)
 800850c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008510:	601a      	str	r2, [r3, #0]
 8008512:	f3bf 8f4f 	dsb	sy
 8008516:	f3bf 8f6f 	isb	sy
 800851a:	e772      	b.n	8008402 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800851c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800851e:	f000 fa1f 	bl	8008960 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008522:	f000 fe49 	bl	80091b8 <xTaskResumeAll>
 8008526:	e76c      	b.n	8008402 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008528:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800852a:	f000 fa19 	bl	8008960 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800852e:	f000 fe43 	bl	80091b8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008532:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008534:	4618      	mov	r0, r3
 8008536:	3738      	adds	r7, #56	@ 0x38
 8008538:	46bd      	mov	sp, r7
 800853a:	bd80      	pop	{r7, pc}
 800853c:	e000ed04 	.word	0xe000ed04

08008540 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008540:	b580      	push	{r7, lr}
 8008542:	b090      	sub	sp, #64	@ 0x40
 8008544:	af00      	add	r7, sp, #0
 8008546:	60f8      	str	r0, [r7, #12]
 8008548:	60b9      	str	r1, [r7, #8]
 800854a:	607a      	str	r2, [r7, #4]
 800854c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8008552:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008554:	2b00      	cmp	r3, #0
 8008556:	d10b      	bne.n	8008570 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8008558:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800855c:	f383 8811 	msr	BASEPRI, r3
 8008560:	f3bf 8f6f 	isb	sy
 8008564:	f3bf 8f4f 	dsb	sy
 8008568:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800856a:	bf00      	nop
 800856c:	bf00      	nop
 800856e:	e7fd      	b.n	800856c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008570:	68bb      	ldr	r3, [r7, #8]
 8008572:	2b00      	cmp	r3, #0
 8008574:	d103      	bne.n	800857e <xQueueGenericSendFromISR+0x3e>
 8008576:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800857a:	2b00      	cmp	r3, #0
 800857c:	d101      	bne.n	8008582 <xQueueGenericSendFromISR+0x42>
 800857e:	2301      	movs	r3, #1
 8008580:	e000      	b.n	8008584 <xQueueGenericSendFromISR+0x44>
 8008582:	2300      	movs	r3, #0
 8008584:	2b00      	cmp	r3, #0
 8008586:	d10b      	bne.n	80085a0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8008588:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800858c:	f383 8811 	msr	BASEPRI, r3
 8008590:	f3bf 8f6f 	isb	sy
 8008594:	f3bf 8f4f 	dsb	sy
 8008598:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800859a:	bf00      	nop
 800859c:	bf00      	nop
 800859e:	e7fd      	b.n	800859c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80085a0:	683b      	ldr	r3, [r7, #0]
 80085a2:	2b02      	cmp	r3, #2
 80085a4:	d103      	bne.n	80085ae <xQueueGenericSendFromISR+0x6e>
 80085a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085aa:	2b01      	cmp	r3, #1
 80085ac:	d101      	bne.n	80085b2 <xQueueGenericSendFromISR+0x72>
 80085ae:	2301      	movs	r3, #1
 80085b0:	e000      	b.n	80085b4 <xQueueGenericSendFromISR+0x74>
 80085b2:	2300      	movs	r3, #0
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d10b      	bne.n	80085d0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80085b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085bc:	f383 8811 	msr	BASEPRI, r3
 80085c0:	f3bf 8f6f 	isb	sy
 80085c4:	f3bf 8f4f 	dsb	sy
 80085c8:	623b      	str	r3, [r7, #32]
}
 80085ca:	bf00      	nop
 80085cc:	bf00      	nop
 80085ce:	e7fd      	b.n	80085cc <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80085d0:	f002 f832 	bl	800a638 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80085d4:	f3ef 8211 	mrs	r2, BASEPRI
 80085d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085dc:	f383 8811 	msr	BASEPRI, r3
 80085e0:	f3bf 8f6f 	isb	sy
 80085e4:	f3bf 8f4f 	dsb	sy
 80085e8:	61fa      	str	r2, [r7, #28]
 80085ea:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80085ec:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80085ee:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80085f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085f2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80085f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085f8:	429a      	cmp	r2, r3
 80085fa:	d302      	bcc.n	8008602 <xQueueGenericSendFromISR+0xc2>
 80085fc:	683b      	ldr	r3, [r7, #0]
 80085fe:	2b02      	cmp	r3, #2
 8008600:	d12f      	bne.n	8008662 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008602:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008604:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008608:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800860c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800860e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008610:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008612:	683a      	ldr	r2, [r7, #0]
 8008614:	68b9      	ldr	r1, [r7, #8]
 8008616:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008618:	f000 f912 	bl	8008840 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800861c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8008620:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008624:	d112      	bne.n	800864c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008626:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008628:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800862a:	2b00      	cmp	r3, #0
 800862c:	d016      	beq.n	800865c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800862e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008630:	3324      	adds	r3, #36	@ 0x24
 8008632:	4618      	mov	r0, r3
 8008634:	f000 ffe0 	bl	80095f8 <xTaskRemoveFromEventList>
 8008638:	4603      	mov	r3, r0
 800863a:	2b00      	cmp	r3, #0
 800863c:	d00e      	beq.n	800865c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	2b00      	cmp	r3, #0
 8008642:	d00b      	beq.n	800865c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	2201      	movs	r2, #1
 8008648:	601a      	str	r2, [r3, #0]
 800864a:	e007      	b.n	800865c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800864c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008650:	3301      	adds	r3, #1
 8008652:	b2db      	uxtb	r3, r3
 8008654:	b25a      	sxtb	r2, r3
 8008656:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008658:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800865c:	2301      	movs	r3, #1
 800865e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8008660:	e001      	b.n	8008666 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008662:	2300      	movs	r3, #0
 8008664:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008666:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008668:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800866a:	697b      	ldr	r3, [r7, #20]
 800866c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008670:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008672:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008674:	4618      	mov	r0, r3
 8008676:	3740      	adds	r7, #64	@ 0x40
 8008678:	46bd      	mov	sp, r7
 800867a:	bd80      	pop	{r7, pc}

0800867c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800867c:	b580      	push	{r7, lr}
 800867e:	b08c      	sub	sp, #48	@ 0x30
 8008680:	af00      	add	r7, sp, #0
 8008682:	60f8      	str	r0, [r7, #12]
 8008684:	60b9      	str	r1, [r7, #8]
 8008686:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008688:	2300      	movs	r3, #0
 800868a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008690:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008692:	2b00      	cmp	r3, #0
 8008694:	d10b      	bne.n	80086ae <xQueueReceive+0x32>
	__asm volatile
 8008696:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800869a:	f383 8811 	msr	BASEPRI, r3
 800869e:	f3bf 8f6f 	isb	sy
 80086a2:	f3bf 8f4f 	dsb	sy
 80086a6:	623b      	str	r3, [r7, #32]
}
 80086a8:	bf00      	nop
 80086aa:	bf00      	nop
 80086ac:	e7fd      	b.n	80086aa <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80086ae:	68bb      	ldr	r3, [r7, #8]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d103      	bne.n	80086bc <xQueueReceive+0x40>
 80086b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d101      	bne.n	80086c0 <xQueueReceive+0x44>
 80086bc:	2301      	movs	r3, #1
 80086be:	e000      	b.n	80086c2 <xQueueReceive+0x46>
 80086c0:	2300      	movs	r3, #0
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d10b      	bne.n	80086de <xQueueReceive+0x62>
	__asm volatile
 80086c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086ca:	f383 8811 	msr	BASEPRI, r3
 80086ce:	f3bf 8f6f 	isb	sy
 80086d2:	f3bf 8f4f 	dsb	sy
 80086d6:	61fb      	str	r3, [r7, #28]
}
 80086d8:	bf00      	nop
 80086da:	bf00      	nop
 80086dc:	e7fd      	b.n	80086da <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80086de:	f001 f961 	bl	80099a4 <xTaskGetSchedulerState>
 80086e2:	4603      	mov	r3, r0
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d102      	bne.n	80086ee <xQueueReceive+0x72>
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d101      	bne.n	80086f2 <xQueueReceive+0x76>
 80086ee:	2301      	movs	r3, #1
 80086f0:	e000      	b.n	80086f4 <xQueueReceive+0x78>
 80086f2:	2300      	movs	r3, #0
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d10b      	bne.n	8008710 <xQueueReceive+0x94>
	__asm volatile
 80086f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086fc:	f383 8811 	msr	BASEPRI, r3
 8008700:	f3bf 8f6f 	isb	sy
 8008704:	f3bf 8f4f 	dsb	sy
 8008708:	61bb      	str	r3, [r7, #24]
}
 800870a:	bf00      	nop
 800870c:	bf00      	nop
 800870e:	e7fd      	b.n	800870c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008710:	f001 feb2 	bl	800a478 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008714:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008716:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008718:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800871a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800871c:	2b00      	cmp	r3, #0
 800871e:	d01f      	beq.n	8008760 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008720:	68b9      	ldr	r1, [r7, #8]
 8008722:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008724:	f000 f8f6 	bl	8008914 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800872a:	1e5a      	subs	r2, r3, #1
 800872c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800872e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008732:	691b      	ldr	r3, [r3, #16]
 8008734:	2b00      	cmp	r3, #0
 8008736:	d00f      	beq.n	8008758 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008738:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800873a:	3310      	adds	r3, #16
 800873c:	4618      	mov	r0, r3
 800873e:	f000 ff5b 	bl	80095f8 <xTaskRemoveFromEventList>
 8008742:	4603      	mov	r3, r0
 8008744:	2b00      	cmp	r3, #0
 8008746:	d007      	beq.n	8008758 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008748:	4b3c      	ldr	r3, [pc, #240]	@ (800883c <xQueueReceive+0x1c0>)
 800874a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800874e:	601a      	str	r2, [r3, #0]
 8008750:	f3bf 8f4f 	dsb	sy
 8008754:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008758:	f001 fec0 	bl	800a4dc <vPortExitCritical>
				return pdPASS;
 800875c:	2301      	movs	r3, #1
 800875e:	e069      	b.n	8008834 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	2b00      	cmp	r3, #0
 8008764:	d103      	bne.n	800876e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008766:	f001 feb9 	bl	800a4dc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800876a:	2300      	movs	r3, #0
 800876c:	e062      	b.n	8008834 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800876e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008770:	2b00      	cmp	r3, #0
 8008772:	d106      	bne.n	8008782 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008774:	f107 0310 	add.w	r3, r7, #16
 8008778:	4618      	mov	r0, r3
 800877a:	f000 ffa1 	bl	80096c0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800877e:	2301      	movs	r3, #1
 8008780:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008782:	f001 feab 	bl	800a4dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008786:	f000 fd09 	bl	800919c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800878a:	f001 fe75 	bl	800a478 <vPortEnterCritical>
 800878e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008790:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008794:	b25b      	sxtb	r3, r3
 8008796:	f1b3 3fff 	cmp.w	r3, #4294967295
 800879a:	d103      	bne.n	80087a4 <xQueueReceive+0x128>
 800879c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800879e:	2200      	movs	r2, #0
 80087a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80087a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087a6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80087aa:	b25b      	sxtb	r3, r3
 80087ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087b0:	d103      	bne.n	80087ba <xQueueReceive+0x13e>
 80087b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087b4:	2200      	movs	r2, #0
 80087b6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80087ba:	f001 fe8f 	bl	800a4dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80087be:	1d3a      	adds	r2, r7, #4
 80087c0:	f107 0310 	add.w	r3, r7, #16
 80087c4:	4611      	mov	r1, r2
 80087c6:	4618      	mov	r0, r3
 80087c8:	f000 ff90 	bl	80096ec <xTaskCheckForTimeOut>
 80087cc:	4603      	mov	r3, r0
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d123      	bne.n	800881a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80087d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80087d4:	f000 f916 	bl	8008a04 <prvIsQueueEmpty>
 80087d8:	4603      	mov	r3, r0
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d017      	beq.n	800880e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80087de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087e0:	3324      	adds	r3, #36	@ 0x24
 80087e2:	687a      	ldr	r2, [r7, #4]
 80087e4:	4611      	mov	r1, r2
 80087e6:	4618      	mov	r0, r3
 80087e8:	f000 feb4 	bl	8009554 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80087ec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80087ee:	f000 f8b7 	bl	8008960 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80087f2:	f000 fce1 	bl	80091b8 <xTaskResumeAll>
 80087f6:	4603      	mov	r3, r0
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d189      	bne.n	8008710 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80087fc:	4b0f      	ldr	r3, [pc, #60]	@ (800883c <xQueueReceive+0x1c0>)
 80087fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008802:	601a      	str	r2, [r3, #0]
 8008804:	f3bf 8f4f 	dsb	sy
 8008808:	f3bf 8f6f 	isb	sy
 800880c:	e780      	b.n	8008710 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800880e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008810:	f000 f8a6 	bl	8008960 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008814:	f000 fcd0 	bl	80091b8 <xTaskResumeAll>
 8008818:	e77a      	b.n	8008710 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800881a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800881c:	f000 f8a0 	bl	8008960 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008820:	f000 fcca 	bl	80091b8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008824:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008826:	f000 f8ed 	bl	8008a04 <prvIsQueueEmpty>
 800882a:	4603      	mov	r3, r0
 800882c:	2b00      	cmp	r3, #0
 800882e:	f43f af6f 	beq.w	8008710 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008832:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008834:	4618      	mov	r0, r3
 8008836:	3730      	adds	r7, #48	@ 0x30
 8008838:	46bd      	mov	sp, r7
 800883a:	bd80      	pop	{r7, pc}
 800883c:	e000ed04 	.word	0xe000ed04

08008840 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008840:	b580      	push	{r7, lr}
 8008842:	b086      	sub	sp, #24
 8008844:	af00      	add	r7, sp, #0
 8008846:	60f8      	str	r0, [r7, #12]
 8008848:	60b9      	str	r1, [r7, #8]
 800884a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800884c:	2300      	movs	r3, #0
 800884e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008854:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800885a:	2b00      	cmp	r3, #0
 800885c:	d10d      	bne.n	800887a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	2b00      	cmp	r3, #0
 8008864:	d14d      	bne.n	8008902 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	689b      	ldr	r3, [r3, #8]
 800886a:	4618      	mov	r0, r3
 800886c:	f001 f8b8 	bl	80099e0 <xTaskPriorityDisinherit>
 8008870:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	2200      	movs	r2, #0
 8008876:	609a      	str	r2, [r3, #8]
 8008878:	e043      	b.n	8008902 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	2b00      	cmp	r3, #0
 800887e:	d119      	bne.n	80088b4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	6858      	ldr	r0, [r3, #4]
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008888:	461a      	mov	r2, r3
 800888a:	68b9      	ldr	r1, [r7, #8]
 800888c:	f002 fe92 	bl	800b5b4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	685a      	ldr	r2, [r3, #4]
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008898:	441a      	add	r2, r3
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	685a      	ldr	r2, [r3, #4]
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	689b      	ldr	r3, [r3, #8]
 80088a6:	429a      	cmp	r2, r3
 80088a8:	d32b      	bcc.n	8008902 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	681a      	ldr	r2, [r3, #0]
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	605a      	str	r2, [r3, #4]
 80088b2:	e026      	b.n	8008902 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	68d8      	ldr	r0, [r3, #12]
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088bc:	461a      	mov	r2, r3
 80088be:	68b9      	ldr	r1, [r7, #8]
 80088c0:	f002 fe78 	bl	800b5b4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	68da      	ldr	r2, [r3, #12]
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088cc:	425b      	negs	r3, r3
 80088ce:	441a      	add	r2, r3
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	68da      	ldr	r2, [r3, #12]
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	429a      	cmp	r2, r3
 80088de:	d207      	bcs.n	80088f0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	689a      	ldr	r2, [r3, #8]
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088e8:	425b      	negs	r3, r3
 80088ea:	441a      	add	r2, r3
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	2b02      	cmp	r3, #2
 80088f4:	d105      	bne.n	8008902 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80088f6:	693b      	ldr	r3, [r7, #16]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d002      	beq.n	8008902 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80088fc:	693b      	ldr	r3, [r7, #16]
 80088fe:	3b01      	subs	r3, #1
 8008900:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008902:	693b      	ldr	r3, [r7, #16]
 8008904:	1c5a      	adds	r2, r3, #1
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800890a:	697b      	ldr	r3, [r7, #20]
}
 800890c:	4618      	mov	r0, r3
 800890e:	3718      	adds	r7, #24
 8008910:	46bd      	mov	sp, r7
 8008912:	bd80      	pop	{r7, pc}

08008914 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008914:	b580      	push	{r7, lr}
 8008916:	b082      	sub	sp, #8
 8008918:	af00      	add	r7, sp, #0
 800891a:	6078      	str	r0, [r7, #4]
 800891c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008922:	2b00      	cmp	r3, #0
 8008924:	d018      	beq.n	8008958 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	68da      	ldr	r2, [r3, #12]
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800892e:	441a      	add	r2, r3
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	68da      	ldr	r2, [r3, #12]
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	689b      	ldr	r3, [r3, #8]
 800893c:	429a      	cmp	r2, r3
 800893e:	d303      	bcc.n	8008948 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681a      	ldr	r2, [r3, #0]
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	68d9      	ldr	r1, [r3, #12]
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008950:	461a      	mov	r2, r3
 8008952:	6838      	ldr	r0, [r7, #0]
 8008954:	f002 fe2e 	bl	800b5b4 <memcpy>
	}
}
 8008958:	bf00      	nop
 800895a:	3708      	adds	r7, #8
 800895c:	46bd      	mov	sp, r7
 800895e:	bd80      	pop	{r7, pc}

08008960 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008960:	b580      	push	{r7, lr}
 8008962:	b084      	sub	sp, #16
 8008964:	af00      	add	r7, sp, #0
 8008966:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008968:	f001 fd86 	bl	800a478 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008972:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008974:	e011      	b.n	800899a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800897a:	2b00      	cmp	r3, #0
 800897c:	d012      	beq.n	80089a4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	3324      	adds	r3, #36	@ 0x24
 8008982:	4618      	mov	r0, r3
 8008984:	f000 fe38 	bl	80095f8 <xTaskRemoveFromEventList>
 8008988:	4603      	mov	r3, r0
 800898a:	2b00      	cmp	r3, #0
 800898c:	d001      	beq.n	8008992 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800898e:	f000 ff11 	bl	80097b4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008992:	7bfb      	ldrb	r3, [r7, #15]
 8008994:	3b01      	subs	r3, #1
 8008996:	b2db      	uxtb	r3, r3
 8008998:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800899a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	dce9      	bgt.n	8008976 <prvUnlockQueue+0x16>
 80089a2:	e000      	b.n	80089a6 <prvUnlockQueue+0x46>
					break;
 80089a4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	22ff      	movs	r2, #255	@ 0xff
 80089aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80089ae:	f001 fd95 	bl	800a4dc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80089b2:	f001 fd61 	bl	800a478 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80089bc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80089be:	e011      	b.n	80089e4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	691b      	ldr	r3, [r3, #16]
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d012      	beq.n	80089ee <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	3310      	adds	r3, #16
 80089cc:	4618      	mov	r0, r3
 80089ce:	f000 fe13 	bl	80095f8 <xTaskRemoveFromEventList>
 80089d2:	4603      	mov	r3, r0
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d001      	beq.n	80089dc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80089d8:	f000 feec 	bl	80097b4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80089dc:	7bbb      	ldrb	r3, [r7, #14]
 80089de:	3b01      	subs	r3, #1
 80089e0:	b2db      	uxtb	r3, r3
 80089e2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80089e4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	dce9      	bgt.n	80089c0 <prvUnlockQueue+0x60>
 80089ec:	e000      	b.n	80089f0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80089ee:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	22ff      	movs	r2, #255	@ 0xff
 80089f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80089f8:	f001 fd70 	bl	800a4dc <vPortExitCritical>
}
 80089fc:	bf00      	nop
 80089fe:	3710      	adds	r7, #16
 8008a00:	46bd      	mov	sp, r7
 8008a02:	bd80      	pop	{r7, pc}

08008a04 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008a04:	b580      	push	{r7, lr}
 8008a06:	b084      	sub	sp, #16
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008a0c:	f001 fd34 	bl	800a478 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d102      	bne.n	8008a1e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008a18:	2301      	movs	r3, #1
 8008a1a:	60fb      	str	r3, [r7, #12]
 8008a1c:	e001      	b.n	8008a22 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008a1e:	2300      	movs	r3, #0
 8008a20:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008a22:	f001 fd5b 	bl	800a4dc <vPortExitCritical>

	return xReturn;
 8008a26:	68fb      	ldr	r3, [r7, #12]
}
 8008a28:	4618      	mov	r0, r3
 8008a2a:	3710      	adds	r7, #16
 8008a2c:	46bd      	mov	sp, r7
 8008a2e:	bd80      	pop	{r7, pc}

08008a30 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008a30:	b580      	push	{r7, lr}
 8008a32:	b084      	sub	sp, #16
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008a38:	f001 fd1e 	bl	800a478 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a44:	429a      	cmp	r2, r3
 8008a46:	d102      	bne.n	8008a4e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008a48:	2301      	movs	r3, #1
 8008a4a:	60fb      	str	r3, [r7, #12]
 8008a4c:	e001      	b.n	8008a52 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008a4e:	2300      	movs	r3, #0
 8008a50:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008a52:	f001 fd43 	bl	800a4dc <vPortExitCritical>

	return xReturn;
 8008a56:	68fb      	ldr	r3, [r7, #12]
}
 8008a58:	4618      	mov	r0, r3
 8008a5a:	3710      	adds	r7, #16
 8008a5c:	46bd      	mov	sp, r7
 8008a5e:	bd80      	pop	{r7, pc}

08008a60 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008a60:	b480      	push	{r7}
 8008a62:	b085      	sub	sp, #20
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	6078      	str	r0, [r7, #4]
 8008a68:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	60fb      	str	r3, [r7, #12]
 8008a6e:	e014      	b.n	8008a9a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008a70:	4a0f      	ldr	r2, [pc, #60]	@ (8008ab0 <vQueueAddToRegistry+0x50>)
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d10b      	bne.n	8008a94 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008a7c:	490c      	ldr	r1, [pc, #48]	@ (8008ab0 <vQueueAddToRegistry+0x50>)
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	683a      	ldr	r2, [r7, #0]
 8008a82:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008a86:	4a0a      	ldr	r2, [pc, #40]	@ (8008ab0 <vQueueAddToRegistry+0x50>)
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	00db      	lsls	r3, r3, #3
 8008a8c:	4413      	add	r3, r2
 8008a8e:	687a      	ldr	r2, [r7, #4]
 8008a90:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008a92:	e006      	b.n	8008aa2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	3301      	adds	r3, #1
 8008a98:	60fb      	str	r3, [r7, #12]
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	2b07      	cmp	r3, #7
 8008a9e:	d9e7      	bls.n	8008a70 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008aa0:	bf00      	nop
 8008aa2:	bf00      	nop
 8008aa4:	3714      	adds	r7, #20
 8008aa6:	46bd      	mov	sp, r7
 8008aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aac:	4770      	bx	lr
 8008aae:	bf00      	nop
 8008ab0:	20000a08 	.word	0x20000a08

08008ab4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008ab4:	b580      	push	{r7, lr}
 8008ab6:	b086      	sub	sp, #24
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	60f8      	str	r0, [r7, #12]
 8008abc:	60b9      	str	r1, [r7, #8]
 8008abe:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008ac4:	f001 fcd8 	bl	800a478 <vPortEnterCritical>
 8008ac8:	697b      	ldr	r3, [r7, #20]
 8008aca:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008ace:	b25b      	sxtb	r3, r3
 8008ad0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ad4:	d103      	bne.n	8008ade <vQueueWaitForMessageRestricted+0x2a>
 8008ad6:	697b      	ldr	r3, [r7, #20]
 8008ad8:	2200      	movs	r2, #0
 8008ada:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008ade:	697b      	ldr	r3, [r7, #20]
 8008ae0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008ae4:	b25b      	sxtb	r3, r3
 8008ae6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008aea:	d103      	bne.n	8008af4 <vQueueWaitForMessageRestricted+0x40>
 8008aec:	697b      	ldr	r3, [r7, #20]
 8008aee:	2200      	movs	r2, #0
 8008af0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008af4:	f001 fcf2 	bl	800a4dc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008af8:	697b      	ldr	r3, [r7, #20]
 8008afa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d106      	bne.n	8008b0e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008b00:	697b      	ldr	r3, [r7, #20]
 8008b02:	3324      	adds	r3, #36	@ 0x24
 8008b04:	687a      	ldr	r2, [r7, #4]
 8008b06:	68b9      	ldr	r1, [r7, #8]
 8008b08:	4618      	mov	r0, r3
 8008b0a:	f000 fd49 	bl	80095a0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008b0e:	6978      	ldr	r0, [r7, #20]
 8008b10:	f7ff ff26 	bl	8008960 <prvUnlockQueue>
	}
 8008b14:	bf00      	nop
 8008b16:	3718      	adds	r7, #24
 8008b18:	46bd      	mov	sp, r7
 8008b1a:	bd80      	pop	{r7, pc}

08008b1c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008b1c:	b580      	push	{r7, lr}
 8008b1e:	b08e      	sub	sp, #56	@ 0x38
 8008b20:	af04      	add	r7, sp, #16
 8008b22:	60f8      	str	r0, [r7, #12]
 8008b24:	60b9      	str	r1, [r7, #8]
 8008b26:	607a      	str	r2, [r7, #4]
 8008b28:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008b2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d10b      	bne.n	8008b48 <xTaskCreateStatic+0x2c>
	__asm volatile
 8008b30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b34:	f383 8811 	msr	BASEPRI, r3
 8008b38:	f3bf 8f6f 	isb	sy
 8008b3c:	f3bf 8f4f 	dsb	sy
 8008b40:	623b      	str	r3, [r7, #32]
}
 8008b42:	bf00      	nop
 8008b44:	bf00      	nop
 8008b46:	e7fd      	b.n	8008b44 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008b48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d10b      	bne.n	8008b66 <xTaskCreateStatic+0x4a>
	__asm volatile
 8008b4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b52:	f383 8811 	msr	BASEPRI, r3
 8008b56:	f3bf 8f6f 	isb	sy
 8008b5a:	f3bf 8f4f 	dsb	sy
 8008b5e:	61fb      	str	r3, [r7, #28]
}
 8008b60:	bf00      	nop
 8008b62:	bf00      	nop
 8008b64:	e7fd      	b.n	8008b62 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008b66:	23a8      	movs	r3, #168	@ 0xa8
 8008b68:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008b6a:	693b      	ldr	r3, [r7, #16]
 8008b6c:	2ba8      	cmp	r3, #168	@ 0xa8
 8008b6e:	d00b      	beq.n	8008b88 <xTaskCreateStatic+0x6c>
	__asm volatile
 8008b70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b74:	f383 8811 	msr	BASEPRI, r3
 8008b78:	f3bf 8f6f 	isb	sy
 8008b7c:	f3bf 8f4f 	dsb	sy
 8008b80:	61bb      	str	r3, [r7, #24]
}
 8008b82:	bf00      	nop
 8008b84:	bf00      	nop
 8008b86:	e7fd      	b.n	8008b84 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008b88:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008b8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d01e      	beq.n	8008bce <xTaskCreateStatic+0xb2>
 8008b90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d01b      	beq.n	8008bce <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008b96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b98:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b9c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008b9e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008ba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ba2:	2202      	movs	r2, #2
 8008ba4:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008ba8:	2300      	movs	r3, #0
 8008baa:	9303      	str	r3, [sp, #12]
 8008bac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bae:	9302      	str	r3, [sp, #8]
 8008bb0:	f107 0314 	add.w	r3, r7, #20
 8008bb4:	9301      	str	r3, [sp, #4]
 8008bb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bb8:	9300      	str	r3, [sp, #0]
 8008bba:	683b      	ldr	r3, [r7, #0]
 8008bbc:	687a      	ldr	r2, [r7, #4]
 8008bbe:	68b9      	ldr	r1, [r7, #8]
 8008bc0:	68f8      	ldr	r0, [r7, #12]
 8008bc2:	f000 f851 	bl	8008c68 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008bc6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008bc8:	f000 f8f6 	bl	8008db8 <prvAddNewTaskToReadyList>
 8008bcc:	e001      	b.n	8008bd2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008bce:	2300      	movs	r3, #0
 8008bd0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008bd2:	697b      	ldr	r3, [r7, #20]
	}
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	3728      	adds	r7, #40	@ 0x28
 8008bd8:	46bd      	mov	sp, r7
 8008bda:	bd80      	pop	{r7, pc}

08008bdc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008bdc:	b580      	push	{r7, lr}
 8008bde:	b08c      	sub	sp, #48	@ 0x30
 8008be0:	af04      	add	r7, sp, #16
 8008be2:	60f8      	str	r0, [r7, #12]
 8008be4:	60b9      	str	r1, [r7, #8]
 8008be6:	603b      	str	r3, [r7, #0]
 8008be8:	4613      	mov	r3, r2
 8008bea:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008bec:	88fb      	ldrh	r3, [r7, #6]
 8008bee:	009b      	lsls	r3, r3, #2
 8008bf0:	4618      	mov	r0, r3
 8008bf2:	f001 fd63 	bl	800a6bc <pvPortMalloc>
 8008bf6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008bf8:	697b      	ldr	r3, [r7, #20]
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d00e      	beq.n	8008c1c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008bfe:	20a8      	movs	r0, #168	@ 0xa8
 8008c00:	f001 fd5c 	bl	800a6bc <pvPortMalloc>
 8008c04:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008c06:	69fb      	ldr	r3, [r7, #28]
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d003      	beq.n	8008c14 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008c0c:	69fb      	ldr	r3, [r7, #28]
 8008c0e:	697a      	ldr	r2, [r7, #20]
 8008c10:	631a      	str	r2, [r3, #48]	@ 0x30
 8008c12:	e005      	b.n	8008c20 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008c14:	6978      	ldr	r0, [r7, #20]
 8008c16:	f001 fe1f 	bl	800a858 <vPortFree>
 8008c1a:	e001      	b.n	8008c20 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008c1c:	2300      	movs	r3, #0
 8008c1e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008c20:	69fb      	ldr	r3, [r7, #28]
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d017      	beq.n	8008c56 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008c26:	69fb      	ldr	r3, [r7, #28]
 8008c28:	2200      	movs	r2, #0
 8008c2a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008c2e:	88fa      	ldrh	r2, [r7, #6]
 8008c30:	2300      	movs	r3, #0
 8008c32:	9303      	str	r3, [sp, #12]
 8008c34:	69fb      	ldr	r3, [r7, #28]
 8008c36:	9302      	str	r3, [sp, #8]
 8008c38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c3a:	9301      	str	r3, [sp, #4]
 8008c3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c3e:	9300      	str	r3, [sp, #0]
 8008c40:	683b      	ldr	r3, [r7, #0]
 8008c42:	68b9      	ldr	r1, [r7, #8]
 8008c44:	68f8      	ldr	r0, [r7, #12]
 8008c46:	f000 f80f 	bl	8008c68 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008c4a:	69f8      	ldr	r0, [r7, #28]
 8008c4c:	f000 f8b4 	bl	8008db8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008c50:	2301      	movs	r3, #1
 8008c52:	61bb      	str	r3, [r7, #24]
 8008c54:	e002      	b.n	8008c5c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008c56:	f04f 33ff 	mov.w	r3, #4294967295
 8008c5a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008c5c:	69bb      	ldr	r3, [r7, #24]
	}
 8008c5e:	4618      	mov	r0, r3
 8008c60:	3720      	adds	r7, #32
 8008c62:	46bd      	mov	sp, r7
 8008c64:	bd80      	pop	{r7, pc}
	...

08008c68 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008c68:	b580      	push	{r7, lr}
 8008c6a:	b088      	sub	sp, #32
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	60f8      	str	r0, [r7, #12]
 8008c70:	60b9      	str	r1, [r7, #8]
 8008c72:	607a      	str	r2, [r7, #4]
 8008c74:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008c76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c78:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	009b      	lsls	r3, r3, #2
 8008c7e:	461a      	mov	r2, r3
 8008c80:	21a5      	movs	r1, #165	@ 0xa5
 8008c82:	f002 fc0b 	bl	800b49c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008c86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c88:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008c90:	3b01      	subs	r3, #1
 8008c92:	009b      	lsls	r3, r3, #2
 8008c94:	4413      	add	r3, r2
 8008c96:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008c98:	69bb      	ldr	r3, [r7, #24]
 8008c9a:	f023 0307 	bic.w	r3, r3, #7
 8008c9e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008ca0:	69bb      	ldr	r3, [r7, #24]
 8008ca2:	f003 0307 	and.w	r3, r3, #7
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d00b      	beq.n	8008cc2 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8008caa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cae:	f383 8811 	msr	BASEPRI, r3
 8008cb2:	f3bf 8f6f 	isb	sy
 8008cb6:	f3bf 8f4f 	dsb	sy
 8008cba:	617b      	str	r3, [r7, #20]
}
 8008cbc:	bf00      	nop
 8008cbe:	bf00      	nop
 8008cc0:	e7fd      	b.n	8008cbe <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008cc2:	68bb      	ldr	r3, [r7, #8]
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d01f      	beq.n	8008d08 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008cc8:	2300      	movs	r3, #0
 8008cca:	61fb      	str	r3, [r7, #28]
 8008ccc:	e012      	b.n	8008cf4 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008cce:	68ba      	ldr	r2, [r7, #8]
 8008cd0:	69fb      	ldr	r3, [r7, #28]
 8008cd2:	4413      	add	r3, r2
 8008cd4:	7819      	ldrb	r1, [r3, #0]
 8008cd6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008cd8:	69fb      	ldr	r3, [r7, #28]
 8008cda:	4413      	add	r3, r2
 8008cdc:	3334      	adds	r3, #52	@ 0x34
 8008cde:	460a      	mov	r2, r1
 8008ce0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008ce2:	68ba      	ldr	r2, [r7, #8]
 8008ce4:	69fb      	ldr	r3, [r7, #28]
 8008ce6:	4413      	add	r3, r2
 8008ce8:	781b      	ldrb	r3, [r3, #0]
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d006      	beq.n	8008cfc <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008cee:	69fb      	ldr	r3, [r7, #28]
 8008cf0:	3301      	adds	r3, #1
 8008cf2:	61fb      	str	r3, [r7, #28]
 8008cf4:	69fb      	ldr	r3, [r7, #28]
 8008cf6:	2b0f      	cmp	r3, #15
 8008cf8:	d9e9      	bls.n	8008cce <prvInitialiseNewTask+0x66>
 8008cfa:	e000      	b.n	8008cfe <prvInitialiseNewTask+0x96>
			{
				break;
 8008cfc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008cfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d00:	2200      	movs	r2, #0
 8008d02:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008d06:	e003      	b.n	8008d10 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008d08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d0a:	2200      	movs	r2, #0
 8008d0c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008d10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d12:	2b37      	cmp	r3, #55	@ 0x37
 8008d14:	d901      	bls.n	8008d1a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008d16:	2337      	movs	r3, #55	@ 0x37
 8008d18:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008d1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d1c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008d1e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008d20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d22:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008d24:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008d26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d28:	2200      	movs	r2, #0
 8008d2a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008d2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d2e:	3304      	adds	r3, #4
 8008d30:	4618      	mov	r0, r3
 8008d32:	f7ff f965 	bl	8008000 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008d36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d38:	3318      	adds	r3, #24
 8008d3a:	4618      	mov	r0, r3
 8008d3c:	f7ff f960 	bl	8008000 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008d40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d44:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008d46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d48:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008d4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d4e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008d50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d54:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008d56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d58:	2200      	movs	r2, #0
 8008d5a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008d5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d60:	2200      	movs	r2, #0
 8008d62:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008d66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d68:	3354      	adds	r3, #84	@ 0x54
 8008d6a:	224c      	movs	r2, #76	@ 0x4c
 8008d6c:	2100      	movs	r1, #0
 8008d6e:	4618      	mov	r0, r3
 8008d70:	f002 fb94 	bl	800b49c <memset>
 8008d74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d76:	4a0d      	ldr	r2, [pc, #52]	@ (8008dac <prvInitialiseNewTask+0x144>)
 8008d78:	659a      	str	r2, [r3, #88]	@ 0x58
 8008d7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d7c:	4a0c      	ldr	r2, [pc, #48]	@ (8008db0 <prvInitialiseNewTask+0x148>)
 8008d7e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008d80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d82:	4a0c      	ldr	r2, [pc, #48]	@ (8008db4 <prvInitialiseNewTask+0x14c>)
 8008d84:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008d86:	683a      	ldr	r2, [r7, #0]
 8008d88:	68f9      	ldr	r1, [r7, #12]
 8008d8a:	69b8      	ldr	r0, [r7, #24]
 8008d8c:	f001 fa46 	bl	800a21c <pxPortInitialiseStack>
 8008d90:	4602      	mov	r2, r0
 8008d92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d94:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008d96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d002      	beq.n	8008da2 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008d9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008da0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008da2:	bf00      	nop
 8008da4:	3720      	adds	r7, #32
 8008da6:	46bd      	mov	sp, r7
 8008da8:	bd80      	pop	{r7, pc}
 8008daa:	bf00      	nop
 8008dac:	2000687c 	.word	0x2000687c
 8008db0:	200068e4 	.word	0x200068e4
 8008db4:	2000694c 	.word	0x2000694c

08008db8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008db8:	b580      	push	{r7, lr}
 8008dba:	b082      	sub	sp, #8
 8008dbc:	af00      	add	r7, sp, #0
 8008dbe:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008dc0:	f001 fb5a 	bl	800a478 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008dc4:	4b2d      	ldr	r3, [pc, #180]	@ (8008e7c <prvAddNewTaskToReadyList+0xc4>)
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	3301      	adds	r3, #1
 8008dca:	4a2c      	ldr	r2, [pc, #176]	@ (8008e7c <prvAddNewTaskToReadyList+0xc4>)
 8008dcc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008dce:	4b2c      	ldr	r3, [pc, #176]	@ (8008e80 <prvAddNewTaskToReadyList+0xc8>)
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d109      	bne.n	8008dea <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008dd6:	4a2a      	ldr	r2, [pc, #168]	@ (8008e80 <prvAddNewTaskToReadyList+0xc8>)
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008ddc:	4b27      	ldr	r3, [pc, #156]	@ (8008e7c <prvAddNewTaskToReadyList+0xc4>)
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	2b01      	cmp	r3, #1
 8008de2:	d110      	bne.n	8008e06 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008de4:	f000 fd0a 	bl	80097fc <prvInitialiseTaskLists>
 8008de8:	e00d      	b.n	8008e06 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008dea:	4b26      	ldr	r3, [pc, #152]	@ (8008e84 <prvAddNewTaskToReadyList+0xcc>)
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d109      	bne.n	8008e06 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008df2:	4b23      	ldr	r3, [pc, #140]	@ (8008e80 <prvAddNewTaskToReadyList+0xc8>)
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dfc:	429a      	cmp	r2, r3
 8008dfe:	d802      	bhi.n	8008e06 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008e00:	4a1f      	ldr	r2, [pc, #124]	@ (8008e80 <prvAddNewTaskToReadyList+0xc8>)
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008e06:	4b20      	ldr	r3, [pc, #128]	@ (8008e88 <prvAddNewTaskToReadyList+0xd0>)
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	3301      	adds	r3, #1
 8008e0c:	4a1e      	ldr	r2, [pc, #120]	@ (8008e88 <prvAddNewTaskToReadyList+0xd0>)
 8008e0e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008e10:	4b1d      	ldr	r3, [pc, #116]	@ (8008e88 <prvAddNewTaskToReadyList+0xd0>)
 8008e12:	681a      	ldr	r2, [r3, #0]
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e1c:	4b1b      	ldr	r3, [pc, #108]	@ (8008e8c <prvAddNewTaskToReadyList+0xd4>)
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	429a      	cmp	r2, r3
 8008e22:	d903      	bls.n	8008e2c <prvAddNewTaskToReadyList+0x74>
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e28:	4a18      	ldr	r2, [pc, #96]	@ (8008e8c <prvAddNewTaskToReadyList+0xd4>)
 8008e2a:	6013      	str	r3, [r2, #0]
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e30:	4613      	mov	r3, r2
 8008e32:	009b      	lsls	r3, r3, #2
 8008e34:	4413      	add	r3, r2
 8008e36:	009b      	lsls	r3, r3, #2
 8008e38:	4a15      	ldr	r2, [pc, #84]	@ (8008e90 <prvAddNewTaskToReadyList+0xd8>)
 8008e3a:	441a      	add	r2, r3
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	3304      	adds	r3, #4
 8008e40:	4619      	mov	r1, r3
 8008e42:	4610      	mov	r0, r2
 8008e44:	f7ff f8e9 	bl	800801a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008e48:	f001 fb48 	bl	800a4dc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008e4c:	4b0d      	ldr	r3, [pc, #52]	@ (8008e84 <prvAddNewTaskToReadyList+0xcc>)
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d00e      	beq.n	8008e72 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008e54:	4b0a      	ldr	r3, [pc, #40]	@ (8008e80 <prvAddNewTaskToReadyList+0xc8>)
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e5e:	429a      	cmp	r2, r3
 8008e60:	d207      	bcs.n	8008e72 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008e62:	4b0c      	ldr	r3, [pc, #48]	@ (8008e94 <prvAddNewTaskToReadyList+0xdc>)
 8008e64:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e68:	601a      	str	r2, [r3, #0]
 8008e6a:	f3bf 8f4f 	dsb	sy
 8008e6e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008e72:	bf00      	nop
 8008e74:	3708      	adds	r7, #8
 8008e76:	46bd      	mov	sp, r7
 8008e78:	bd80      	pop	{r7, pc}
 8008e7a:	bf00      	nop
 8008e7c:	20000f1c 	.word	0x20000f1c
 8008e80:	20000a48 	.word	0x20000a48
 8008e84:	20000f28 	.word	0x20000f28
 8008e88:	20000f38 	.word	0x20000f38
 8008e8c:	20000f24 	.word	0x20000f24
 8008e90:	20000a4c 	.word	0x20000a4c
 8008e94:	e000ed04 	.word	0xe000ed04

08008e98 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	b084      	sub	sp, #16
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8008ea0:	f001 faea 	bl	800a478 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d102      	bne.n	8008eb0 <vTaskDelete+0x18>
 8008eaa:	4b2d      	ldr	r3, [pc, #180]	@ (8008f60 <vTaskDelete+0xc8>)
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	e000      	b.n	8008eb2 <vTaskDelete+0x1a>
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	3304      	adds	r3, #4
 8008eb8:	4618      	mov	r0, r3
 8008eba:	f7ff f90b 	bl	80080d4 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d004      	beq.n	8008ed0 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	3318      	adds	r3, #24
 8008eca:	4618      	mov	r0, r3
 8008ecc:	f7ff f902 	bl	80080d4 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8008ed0:	4b24      	ldr	r3, [pc, #144]	@ (8008f64 <vTaskDelete+0xcc>)
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	3301      	adds	r3, #1
 8008ed6:	4a23      	ldr	r2, [pc, #140]	@ (8008f64 <vTaskDelete+0xcc>)
 8008ed8:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8008eda:	4b21      	ldr	r3, [pc, #132]	@ (8008f60 <vTaskDelete+0xc8>)
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	68fa      	ldr	r2, [r7, #12]
 8008ee0:	429a      	cmp	r2, r3
 8008ee2:	d10b      	bne.n	8008efc <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	3304      	adds	r3, #4
 8008ee8:	4619      	mov	r1, r3
 8008eea:	481f      	ldr	r0, [pc, #124]	@ (8008f68 <vTaskDelete+0xd0>)
 8008eec:	f7ff f895 	bl	800801a <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8008ef0:	4b1e      	ldr	r3, [pc, #120]	@ (8008f6c <vTaskDelete+0xd4>)
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	3301      	adds	r3, #1
 8008ef6:	4a1d      	ldr	r2, [pc, #116]	@ (8008f6c <vTaskDelete+0xd4>)
 8008ef8:	6013      	str	r3, [r2, #0]
 8008efa:	e009      	b.n	8008f10 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8008efc:	4b1c      	ldr	r3, [pc, #112]	@ (8008f70 <vTaskDelete+0xd8>)
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	3b01      	subs	r3, #1
 8008f02:	4a1b      	ldr	r2, [pc, #108]	@ (8008f70 <vTaskDelete+0xd8>)
 8008f04:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 8008f06:	68f8      	ldr	r0, [r7, #12]
 8008f08:	f000 fce6 	bl	80098d8 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8008f0c:	f000 fd1a 	bl	8009944 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8008f10:	f001 fae4 	bl	800a4dc <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8008f14:	4b17      	ldr	r3, [pc, #92]	@ (8008f74 <vTaskDelete+0xdc>)
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d01c      	beq.n	8008f56 <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 8008f1c:	4b10      	ldr	r3, [pc, #64]	@ (8008f60 <vTaskDelete+0xc8>)
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	68fa      	ldr	r2, [r7, #12]
 8008f22:	429a      	cmp	r2, r3
 8008f24:	d117      	bne.n	8008f56 <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8008f26:	4b14      	ldr	r3, [pc, #80]	@ (8008f78 <vTaskDelete+0xe0>)
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d00b      	beq.n	8008f46 <vTaskDelete+0xae>
	__asm volatile
 8008f2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f32:	f383 8811 	msr	BASEPRI, r3
 8008f36:	f3bf 8f6f 	isb	sy
 8008f3a:	f3bf 8f4f 	dsb	sy
 8008f3e:	60bb      	str	r3, [r7, #8]
}
 8008f40:	bf00      	nop
 8008f42:	bf00      	nop
 8008f44:	e7fd      	b.n	8008f42 <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 8008f46:	4b0d      	ldr	r3, [pc, #52]	@ (8008f7c <vTaskDelete+0xe4>)
 8008f48:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008f4c:	601a      	str	r2, [r3, #0]
 8008f4e:	f3bf 8f4f 	dsb	sy
 8008f52:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008f56:	bf00      	nop
 8008f58:	3710      	adds	r7, #16
 8008f5a:	46bd      	mov	sp, r7
 8008f5c:	bd80      	pop	{r7, pc}
 8008f5e:	bf00      	nop
 8008f60:	20000a48 	.word	0x20000a48
 8008f64:	20000f38 	.word	0x20000f38
 8008f68:	20000ef0 	.word	0x20000ef0
 8008f6c:	20000f04 	.word	0x20000f04
 8008f70:	20000f1c 	.word	0x20000f1c
 8008f74:	20000f28 	.word	0x20000f28
 8008f78:	20000f44 	.word	0x20000f44
 8008f7c:	e000ed04 	.word	0xe000ed04

08008f80 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008f80:	b580      	push	{r7, lr}
 8008f82:	b084      	sub	sp, #16
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008f88:	2300      	movs	r3, #0
 8008f8a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d018      	beq.n	8008fc4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008f92:	4b14      	ldr	r3, [pc, #80]	@ (8008fe4 <vTaskDelay+0x64>)
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d00b      	beq.n	8008fb2 <vTaskDelay+0x32>
	__asm volatile
 8008f9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f9e:	f383 8811 	msr	BASEPRI, r3
 8008fa2:	f3bf 8f6f 	isb	sy
 8008fa6:	f3bf 8f4f 	dsb	sy
 8008faa:	60bb      	str	r3, [r7, #8]
}
 8008fac:	bf00      	nop
 8008fae:	bf00      	nop
 8008fb0:	e7fd      	b.n	8008fae <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008fb2:	f000 f8f3 	bl	800919c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008fb6:	2100      	movs	r1, #0
 8008fb8:	6878      	ldr	r0, [r7, #4]
 8008fba:	f000 fd81 	bl	8009ac0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008fbe:	f000 f8fb 	bl	80091b8 <xTaskResumeAll>
 8008fc2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d107      	bne.n	8008fda <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008fca:	4b07      	ldr	r3, [pc, #28]	@ (8008fe8 <vTaskDelay+0x68>)
 8008fcc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008fd0:	601a      	str	r2, [r3, #0]
 8008fd2:	f3bf 8f4f 	dsb	sy
 8008fd6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008fda:	bf00      	nop
 8008fdc:	3710      	adds	r7, #16
 8008fde:	46bd      	mov	sp, r7
 8008fe0:	bd80      	pop	{r7, pc}
 8008fe2:	bf00      	nop
 8008fe4:	20000f44 	.word	0x20000f44
 8008fe8:	e000ed04 	.word	0xe000ed04

08008fec <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 8008fec:	b580      	push	{r7, lr}
 8008fee:	b088      	sub	sp, #32
 8008ff0:	af00      	add	r7, sp, #0
 8008ff2:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 8008ff8:	69bb      	ldr	r3, [r7, #24]
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d10b      	bne.n	8009016 <eTaskGetState+0x2a>
	__asm volatile
 8008ffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009002:	f383 8811 	msr	BASEPRI, r3
 8009006:	f3bf 8f6f 	isb	sy
 800900a:	f3bf 8f4f 	dsb	sy
 800900e:	60bb      	str	r3, [r7, #8]
}
 8009010:	bf00      	nop
 8009012:	bf00      	nop
 8009014:	e7fd      	b.n	8009012 <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 8009016:	4b24      	ldr	r3, [pc, #144]	@ (80090a8 <eTaskGetState+0xbc>)
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	69ba      	ldr	r2, [r7, #24]
 800901c:	429a      	cmp	r2, r3
 800901e:	d102      	bne.n	8009026 <eTaskGetState+0x3a>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 8009020:	2300      	movs	r3, #0
 8009022:	77fb      	strb	r3, [r7, #31]
 8009024:	e03a      	b.n	800909c <eTaskGetState+0xb0>
		}
		else
		{
			taskENTER_CRITICAL();
 8009026:	f001 fa27 	bl	800a478 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 800902a:	69bb      	ldr	r3, [r7, #24]
 800902c:	695b      	ldr	r3, [r3, #20]
 800902e:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 8009030:	4b1e      	ldr	r3, [pc, #120]	@ (80090ac <eTaskGetState+0xc0>)
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 8009036:	4b1e      	ldr	r3, [pc, #120]	@ (80090b0 <eTaskGetState+0xc4>)
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 800903c:	f001 fa4e 	bl	800a4dc <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 8009040:	697a      	ldr	r2, [r7, #20]
 8009042:	693b      	ldr	r3, [r7, #16]
 8009044:	429a      	cmp	r2, r3
 8009046:	d003      	beq.n	8009050 <eTaskGetState+0x64>
 8009048:	697a      	ldr	r2, [r7, #20]
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	429a      	cmp	r2, r3
 800904e:	d102      	bne.n	8009056 <eTaskGetState+0x6a>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 8009050:	2302      	movs	r3, #2
 8009052:	77fb      	strb	r3, [r7, #31]
 8009054:	e022      	b.n	800909c <eTaskGetState+0xb0>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 8009056:	697b      	ldr	r3, [r7, #20]
 8009058:	4a16      	ldr	r2, [pc, #88]	@ (80090b4 <eTaskGetState+0xc8>)
 800905a:	4293      	cmp	r3, r2
 800905c:	d112      	bne.n	8009084 <eTaskGetState+0x98>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 800905e:	69bb      	ldr	r3, [r7, #24]
 8009060:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009062:	2b00      	cmp	r3, #0
 8009064:	d10b      	bne.n	800907e <eTaskGetState+0x92>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8009066:	69bb      	ldr	r3, [r7, #24]
 8009068:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800906c:	b2db      	uxtb	r3, r3
 800906e:	2b01      	cmp	r3, #1
 8009070:	d102      	bne.n	8009078 <eTaskGetState+0x8c>
							{
								eReturn = eBlocked;
 8009072:	2302      	movs	r3, #2
 8009074:	77fb      	strb	r3, [r7, #31]
 8009076:	e011      	b.n	800909c <eTaskGetState+0xb0>
							}
							else
							{
								eReturn = eSuspended;
 8009078:	2303      	movs	r3, #3
 800907a:	77fb      	strb	r3, [r7, #31]
 800907c:	e00e      	b.n	800909c <eTaskGetState+0xb0>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 800907e:	2302      	movs	r3, #2
 8009080:	77fb      	strb	r3, [r7, #31]
 8009082:	e00b      	b.n	800909c <eTaskGetState+0xb0>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 8009084:	697b      	ldr	r3, [r7, #20]
 8009086:	4a0c      	ldr	r2, [pc, #48]	@ (80090b8 <eTaskGetState+0xcc>)
 8009088:	4293      	cmp	r3, r2
 800908a:	d002      	beq.n	8009092 <eTaskGetState+0xa6>
 800908c:	697b      	ldr	r3, [r7, #20]
 800908e:	2b00      	cmp	r3, #0
 8009090:	d102      	bne.n	8009098 <eTaskGetState+0xac>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 8009092:	2304      	movs	r3, #4
 8009094:	77fb      	strb	r3, [r7, #31]
 8009096:	e001      	b.n	800909c <eTaskGetState+0xb0>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 8009098:	2301      	movs	r3, #1
 800909a:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 800909c:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800909e:	4618      	mov	r0, r3
 80090a0:	3720      	adds	r7, #32
 80090a2:	46bd      	mov	sp, r7
 80090a4:	bd80      	pop	{r7, pc}
 80090a6:	bf00      	nop
 80090a8:	20000a48 	.word	0x20000a48
 80090ac:	20000ed4 	.word	0x20000ed4
 80090b0:	20000ed8 	.word	0x20000ed8
 80090b4:	20000f08 	.word	0x20000f08
 80090b8:	20000ef0 	.word	0x20000ef0

080090bc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80090bc:	b580      	push	{r7, lr}
 80090be:	b08a      	sub	sp, #40	@ 0x28
 80090c0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80090c2:	2300      	movs	r3, #0
 80090c4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80090c6:	2300      	movs	r3, #0
 80090c8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80090ca:	463a      	mov	r2, r7
 80090cc:	1d39      	adds	r1, r7, #4
 80090ce:	f107 0308 	add.w	r3, r7, #8
 80090d2:	4618      	mov	r0, r3
 80090d4:	f7fe ff40 	bl	8007f58 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80090d8:	6839      	ldr	r1, [r7, #0]
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	68ba      	ldr	r2, [r7, #8]
 80090de:	9202      	str	r2, [sp, #8]
 80090e0:	9301      	str	r3, [sp, #4]
 80090e2:	2300      	movs	r3, #0
 80090e4:	9300      	str	r3, [sp, #0]
 80090e6:	2300      	movs	r3, #0
 80090e8:	460a      	mov	r2, r1
 80090ea:	4924      	ldr	r1, [pc, #144]	@ (800917c <vTaskStartScheduler+0xc0>)
 80090ec:	4824      	ldr	r0, [pc, #144]	@ (8009180 <vTaskStartScheduler+0xc4>)
 80090ee:	f7ff fd15 	bl	8008b1c <xTaskCreateStatic>
 80090f2:	4603      	mov	r3, r0
 80090f4:	4a23      	ldr	r2, [pc, #140]	@ (8009184 <vTaskStartScheduler+0xc8>)
 80090f6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80090f8:	4b22      	ldr	r3, [pc, #136]	@ (8009184 <vTaskStartScheduler+0xc8>)
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d002      	beq.n	8009106 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009100:	2301      	movs	r3, #1
 8009102:	617b      	str	r3, [r7, #20]
 8009104:	e001      	b.n	800910a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009106:	2300      	movs	r3, #0
 8009108:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800910a:	697b      	ldr	r3, [r7, #20]
 800910c:	2b01      	cmp	r3, #1
 800910e:	d102      	bne.n	8009116 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009110:	f000 fd2a 	bl	8009b68 <xTimerCreateTimerTask>
 8009114:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009116:	697b      	ldr	r3, [r7, #20]
 8009118:	2b01      	cmp	r3, #1
 800911a:	d11b      	bne.n	8009154 <vTaskStartScheduler+0x98>
	__asm volatile
 800911c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009120:	f383 8811 	msr	BASEPRI, r3
 8009124:	f3bf 8f6f 	isb	sy
 8009128:	f3bf 8f4f 	dsb	sy
 800912c:	613b      	str	r3, [r7, #16]
}
 800912e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009130:	4b15      	ldr	r3, [pc, #84]	@ (8009188 <vTaskStartScheduler+0xcc>)
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	3354      	adds	r3, #84	@ 0x54
 8009136:	4a15      	ldr	r2, [pc, #84]	@ (800918c <vTaskStartScheduler+0xd0>)
 8009138:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800913a:	4b15      	ldr	r3, [pc, #84]	@ (8009190 <vTaskStartScheduler+0xd4>)
 800913c:	f04f 32ff 	mov.w	r2, #4294967295
 8009140:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009142:	4b14      	ldr	r3, [pc, #80]	@ (8009194 <vTaskStartScheduler+0xd8>)
 8009144:	2201      	movs	r2, #1
 8009146:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009148:	4b13      	ldr	r3, [pc, #76]	@ (8009198 <vTaskStartScheduler+0xdc>)
 800914a:	2200      	movs	r2, #0
 800914c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800914e:	f001 f8ef 	bl	800a330 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009152:	e00f      	b.n	8009174 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009154:	697b      	ldr	r3, [r7, #20]
 8009156:	f1b3 3fff 	cmp.w	r3, #4294967295
 800915a:	d10b      	bne.n	8009174 <vTaskStartScheduler+0xb8>
	__asm volatile
 800915c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009160:	f383 8811 	msr	BASEPRI, r3
 8009164:	f3bf 8f6f 	isb	sy
 8009168:	f3bf 8f4f 	dsb	sy
 800916c:	60fb      	str	r3, [r7, #12]
}
 800916e:	bf00      	nop
 8009170:	bf00      	nop
 8009172:	e7fd      	b.n	8009170 <vTaskStartScheduler+0xb4>
}
 8009174:	bf00      	nop
 8009176:	3718      	adds	r7, #24
 8009178:	46bd      	mov	sp, r7
 800917a:	bd80      	pop	{r7, pc}
 800917c:	0800b6a0 	.word	0x0800b6a0
 8009180:	080097cd 	.word	0x080097cd
 8009184:	20000f40 	.word	0x20000f40
 8009188:	20000a48 	.word	0x20000a48
 800918c:	20000100 	.word	0x20000100
 8009190:	20000f3c 	.word	0x20000f3c
 8009194:	20000f28 	.word	0x20000f28
 8009198:	20000f20 	.word	0x20000f20

0800919c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800919c:	b480      	push	{r7}
 800919e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80091a0:	4b04      	ldr	r3, [pc, #16]	@ (80091b4 <vTaskSuspendAll+0x18>)
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	3301      	adds	r3, #1
 80091a6:	4a03      	ldr	r2, [pc, #12]	@ (80091b4 <vTaskSuspendAll+0x18>)
 80091a8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80091aa:	bf00      	nop
 80091ac:	46bd      	mov	sp, r7
 80091ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b2:	4770      	bx	lr
 80091b4:	20000f44 	.word	0x20000f44

080091b8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80091b8:	b580      	push	{r7, lr}
 80091ba:	b084      	sub	sp, #16
 80091bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80091be:	2300      	movs	r3, #0
 80091c0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80091c2:	2300      	movs	r3, #0
 80091c4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80091c6:	4b42      	ldr	r3, [pc, #264]	@ (80092d0 <xTaskResumeAll+0x118>)
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d10b      	bne.n	80091e6 <xTaskResumeAll+0x2e>
	__asm volatile
 80091ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091d2:	f383 8811 	msr	BASEPRI, r3
 80091d6:	f3bf 8f6f 	isb	sy
 80091da:	f3bf 8f4f 	dsb	sy
 80091de:	603b      	str	r3, [r7, #0]
}
 80091e0:	bf00      	nop
 80091e2:	bf00      	nop
 80091e4:	e7fd      	b.n	80091e2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80091e6:	f001 f947 	bl	800a478 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80091ea:	4b39      	ldr	r3, [pc, #228]	@ (80092d0 <xTaskResumeAll+0x118>)
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	3b01      	subs	r3, #1
 80091f0:	4a37      	ldr	r2, [pc, #220]	@ (80092d0 <xTaskResumeAll+0x118>)
 80091f2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80091f4:	4b36      	ldr	r3, [pc, #216]	@ (80092d0 <xTaskResumeAll+0x118>)
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d162      	bne.n	80092c2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80091fc:	4b35      	ldr	r3, [pc, #212]	@ (80092d4 <xTaskResumeAll+0x11c>)
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	2b00      	cmp	r3, #0
 8009202:	d05e      	beq.n	80092c2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009204:	e02f      	b.n	8009266 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009206:	4b34      	ldr	r3, [pc, #208]	@ (80092d8 <xTaskResumeAll+0x120>)
 8009208:	68db      	ldr	r3, [r3, #12]
 800920a:	68db      	ldr	r3, [r3, #12]
 800920c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	3318      	adds	r3, #24
 8009212:	4618      	mov	r0, r3
 8009214:	f7fe ff5e 	bl	80080d4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	3304      	adds	r3, #4
 800921c:	4618      	mov	r0, r3
 800921e:	f7fe ff59 	bl	80080d4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009226:	4b2d      	ldr	r3, [pc, #180]	@ (80092dc <xTaskResumeAll+0x124>)
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	429a      	cmp	r2, r3
 800922c:	d903      	bls.n	8009236 <xTaskResumeAll+0x7e>
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009232:	4a2a      	ldr	r2, [pc, #168]	@ (80092dc <xTaskResumeAll+0x124>)
 8009234:	6013      	str	r3, [r2, #0]
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800923a:	4613      	mov	r3, r2
 800923c:	009b      	lsls	r3, r3, #2
 800923e:	4413      	add	r3, r2
 8009240:	009b      	lsls	r3, r3, #2
 8009242:	4a27      	ldr	r2, [pc, #156]	@ (80092e0 <xTaskResumeAll+0x128>)
 8009244:	441a      	add	r2, r3
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	3304      	adds	r3, #4
 800924a:	4619      	mov	r1, r3
 800924c:	4610      	mov	r0, r2
 800924e:	f7fe fee4 	bl	800801a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009256:	4b23      	ldr	r3, [pc, #140]	@ (80092e4 <xTaskResumeAll+0x12c>)
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800925c:	429a      	cmp	r2, r3
 800925e:	d302      	bcc.n	8009266 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8009260:	4b21      	ldr	r3, [pc, #132]	@ (80092e8 <xTaskResumeAll+0x130>)
 8009262:	2201      	movs	r2, #1
 8009264:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009266:	4b1c      	ldr	r3, [pc, #112]	@ (80092d8 <xTaskResumeAll+0x120>)
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	2b00      	cmp	r3, #0
 800926c:	d1cb      	bne.n	8009206 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	2b00      	cmp	r3, #0
 8009272:	d001      	beq.n	8009278 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009274:	f000 fb66 	bl	8009944 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009278:	4b1c      	ldr	r3, [pc, #112]	@ (80092ec <xTaskResumeAll+0x134>)
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	2b00      	cmp	r3, #0
 8009282:	d010      	beq.n	80092a6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009284:	f000 f846 	bl	8009314 <xTaskIncrementTick>
 8009288:	4603      	mov	r3, r0
 800928a:	2b00      	cmp	r3, #0
 800928c:	d002      	beq.n	8009294 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800928e:	4b16      	ldr	r3, [pc, #88]	@ (80092e8 <xTaskResumeAll+0x130>)
 8009290:	2201      	movs	r2, #1
 8009292:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	3b01      	subs	r3, #1
 8009298:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	2b00      	cmp	r3, #0
 800929e:	d1f1      	bne.n	8009284 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80092a0:	4b12      	ldr	r3, [pc, #72]	@ (80092ec <xTaskResumeAll+0x134>)
 80092a2:	2200      	movs	r2, #0
 80092a4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80092a6:	4b10      	ldr	r3, [pc, #64]	@ (80092e8 <xTaskResumeAll+0x130>)
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d009      	beq.n	80092c2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80092ae:	2301      	movs	r3, #1
 80092b0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80092b2:	4b0f      	ldr	r3, [pc, #60]	@ (80092f0 <xTaskResumeAll+0x138>)
 80092b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80092b8:	601a      	str	r2, [r3, #0]
 80092ba:	f3bf 8f4f 	dsb	sy
 80092be:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80092c2:	f001 f90b 	bl	800a4dc <vPortExitCritical>

	return xAlreadyYielded;
 80092c6:	68bb      	ldr	r3, [r7, #8]
}
 80092c8:	4618      	mov	r0, r3
 80092ca:	3710      	adds	r7, #16
 80092cc:	46bd      	mov	sp, r7
 80092ce:	bd80      	pop	{r7, pc}
 80092d0:	20000f44 	.word	0x20000f44
 80092d4:	20000f1c 	.word	0x20000f1c
 80092d8:	20000edc 	.word	0x20000edc
 80092dc:	20000f24 	.word	0x20000f24
 80092e0:	20000a4c 	.word	0x20000a4c
 80092e4:	20000a48 	.word	0x20000a48
 80092e8:	20000f30 	.word	0x20000f30
 80092ec:	20000f2c 	.word	0x20000f2c
 80092f0:	e000ed04 	.word	0xe000ed04

080092f4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80092f4:	b480      	push	{r7}
 80092f6:	b083      	sub	sp, #12
 80092f8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80092fa:	4b05      	ldr	r3, [pc, #20]	@ (8009310 <xTaskGetTickCount+0x1c>)
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009300:	687b      	ldr	r3, [r7, #4]
}
 8009302:	4618      	mov	r0, r3
 8009304:	370c      	adds	r7, #12
 8009306:	46bd      	mov	sp, r7
 8009308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800930c:	4770      	bx	lr
 800930e:	bf00      	nop
 8009310:	20000f20 	.word	0x20000f20

08009314 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009314:	b580      	push	{r7, lr}
 8009316:	b086      	sub	sp, #24
 8009318:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800931a:	2300      	movs	r3, #0
 800931c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800931e:	4b4f      	ldr	r3, [pc, #316]	@ (800945c <xTaskIncrementTick+0x148>)
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	2b00      	cmp	r3, #0
 8009324:	f040 8090 	bne.w	8009448 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009328:	4b4d      	ldr	r3, [pc, #308]	@ (8009460 <xTaskIncrementTick+0x14c>)
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	3301      	adds	r3, #1
 800932e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009330:	4a4b      	ldr	r2, [pc, #300]	@ (8009460 <xTaskIncrementTick+0x14c>)
 8009332:	693b      	ldr	r3, [r7, #16]
 8009334:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009336:	693b      	ldr	r3, [r7, #16]
 8009338:	2b00      	cmp	r3, #0
 800933a:	d121      	bne.n	8009380 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800933c:	4b49      	ldr	r3, [pc, #292]	@ (8009464 <xTaskIncrementTick+0x150>)
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	2b00      	cmp	r3, #0
 8009344:	d00b      	beq.n	800935e <xTaskIncrementTick+0x4a>
	__asm volatile
 8009346:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800934a:	f383 8811 	msr	BASEPRI, r3
 800934e:	f3bf 8f6f 	isb	sy
 8009352:	f3bf 8f4f 	dsb	sy
 8009356:	603b      	str	r3, [r7, #0]
}
 8009358:	bf00      	nop
 800935a:	bf00      	nop
 800935c:	e7fd      	b.n	800935a <xTaskIncrementTick+0x46>
 800935e:	4b41      	ldr	r3, [pc, #260]	@ (8009464 <xTaskIncrementTick+0x150>)
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	60fb      	str	r3, [r7, #12]
 8009364:	4b40      	ldr	r3, [pc, #256]	@ (8009468 <xTaskIncrementTick+0x154>)
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	4a3e      	ldr	r2, [pc, #248]	@ (8009464 <xTaskIncrementTick+0x150>)
 800936a:	6013      	str	r3, [r2, #0]
 800936c:	4a3e      	ldr	r2, [pc, #248]	@ (8009468 <xTaskIncrementTick+0x154>)
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	6013      	str	r3, [r2, #0]
 8009372:	4b3e      	ldr	r3, [pc, #248]	@ (800946c <xTaskIncrementTick+0x158>)
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	3301      	adds	r3, #1
 8009378:	4a3c      	ldr	r2, [pc, #240]	@ (800946c <xTaskIncrementTick+0x158>)
 800937a:	6013      	str	r3, [r2, #0]
 800937c:	f000 fae2 	bl	8009944 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009380:	4b3b      	ldr	r3, [pc, #236]	@ (8009470 <xTaskIncrementTick+0x15c>)
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	693a      	ldr	r2, [r7, #16]
 8009386:	429a      	cmp	r2, r3
 8009388:	d349      	bcc.n	800941e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800938a:	4b36      	ldr	r3, [pc, #216]	@ (8009464 <xTaskIncrementTick+0x150>)
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	2b00      	cmp	r3, #0
 8009392:	d104      	bne.n	800939e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009394:	4b36      	ldr	r3, [pc, #216]	@ (8009470 <xTaskIncrementTick+0x15c>)
 8009396:	f04f 32ff 	mov.w	r2, #4294967295
 800939a:	601a      	str	r2, [r3, #0]
					break;
 800939c:	e03f      	b.n	800941e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800939e:	4b31      	ldr	r3, [pc, #196]	@ (8009464 <xTaskIncrementTick+0x150>)
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	68db      	ldr	r3, [r3, #12]
 80093a4:	68db      	ldr	r3, [r3, #12]
 80093a6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80093a8:	68bb      	ldr	r3, [r7, #8]
 80093aa:	685b      	ldr	r3, [r3, #4]
 80093ac:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80093ae:	693a      	ldr	r2, [r7, #16]
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	429a      	cmp	r2, r3
 80093b4:	d203      	bcs.n	80093be <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80093b6:	4a2e      	ldr	r2, [pc, #184]	@ (8009470 <xTaskIncrementTick+0x15c>)
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80093bc:	e02f      	b.n	800941e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80093be:	68bb      	ldr	r3, [r7, #8]
 80093c0:	3304      	adds	r3, #4
 80093c2:	4618      	mov	r0, r3
 80093c4:	f7fe fe86 	bl	80080d4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80093c8:	68bb      	ldr	r3, [r7, #8]
 80093ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d004      	beq.n	80093da <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80093d0:	68bb      	ldr	r3, [r7, #8]
 80093d2:	3318      	adds	r3, #24
 80093d4:	4618      	mov	r0, r3
 80093d6:	f7fe fe7d 	bl	80080d4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80093da:	68bb      	ldr	r3, [r7, #8]
 80093dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093de:	4b25      	ldr	r3, [pc, #148]	@ (8009474 <xTaskIncrementTick+0x160>)
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	429a      	cmp	r2, r3
 80093e4:	d903      	bls.n	80093ee <xTaskIncrementTick+0xda>
 80093e6:	68bb      	ldr	r3, [r7, #8]
 80093e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093ea:	4a22      	ldr	r2, [pc, #136]	@ (8009474 <xTaskIncrementTick+0x160>)
 80093ec:	6013      	str	r3, [r2, #0]
 80093ee:	68bb      	ldr	r3, [r7, #8]
 80093f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093f2:	4613      	mov	r3, r2
 80093f4:	009b      	lsls	r3, r3, #2
 80093f6:	4413      	add	r3, r2
 80093f8:	009b      	lsls	r3, r3, #2
 80093fa:	4a1f      	ldr	r2, [pc, #124]	@ (8009478 <xTaskIncrementTick+0x164>)
 80093fc:	441a      	add	r2, r3
 80093fe:	68bb      	ldr	r3, [r7, #8]
 8009400:	3304      	adds	r3, #4
 8009402:	4619      	mov	r1, r3
 8009404:	4610      	mov	r0, r2
 8009406:	f7fe fe08 	bl	800801a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800940a:	68bb      	ldr	r3, [r7, #8]
 800940c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800940e:	4b1b      	ldr	r3, [pc, #108]	@ (800947c <xTaskIncrementTick+0x168>)
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009414:	429a      	cmp	r2, r3
 8009416:	d3b8      	bcc.n	800938a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009418:	2301      	movs	r3, #1
 800941a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800941c:	e7b5      	b.n	800938a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800941e:	4b17      	ldr	r3, [pc, #92]	@ (800947c <xTaskIncrementTick+0x168>)
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009424:	4914      	ldr	r1, [pc, #80]	@ (8009478 <xTaskIncrementTick+0x164>)
 8009426:	4613      	mov	r3, r2
 8009428:	009b      	lsls	r3, r3, #2
 800942a:	4413      	add	r3, r2
 800942c:	009b      	lsls	r3, r3, #2
 800942e:	440b      	add	r3, r1
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	2b01      	cmp	r3, #1
 8009434:	d901      	bls.n	800943a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8009436:	2301      	movs	r3, #1
 8009438:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800943a:	4b11      	ldr	r3, [pc, #68]	@ (8009480 <xTaskIncrementTick+0x16c>)
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	2b00      	cmp	r3, #0
 8009440:	d007      	beq.n	8009452 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8009442:	2301      	movs	r3, #1
 8009444:	617b      	str	r3, [r7, #20]
 8009446:	e004      	b.n	8009452 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009448:	4b0e      	ldr	r3, [pc, #56]	@ (8009484 <xTaskIncrementTick+0x170>)
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	3301      	adds	r3, #1
 800944e:	4a0d      	ldr	r2, [pc, #52]	@ (8009484 <xTaskIncrementTick+0x170>)
 8009450:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009452:	697b      	ldr	r3, [r7, #20]
}
 8009454:	4618      	mov	r0, r3
 8009456:	3718      	adds	r7, #24
 8009458:	46bd      	mov	sp, r7
 800945a:	bd80      	pop	{r7, pc}
 800945c:	20000f44 	.word	0x20000f44
 8009460:	20000f20 	.word	0x20000f20
 8009464:	20000ed4 	.word	0x20000ed4
 8009468:	20000ed8 	.word	0x20000ed8
 800946c:	20000f34 	.word	0x20000f34
 8009470:	20000f3c 	.word	0x20000f3c
 8009474:	20000f24 	.word	0x20000f24
 8009478:	20000a4c 	.word	0x20000a4c
 800947c:	20000a48 	.word	0x20000a48
 8009480:	20000f30 	.word	0x20000f30
 8009484:	20000f2c 	.word	0x20000f2c

08009488 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009488:	b480      	push	{r7}
 800948a:	b085      	sub	sp, #20
 800948c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800948e:	4b2b      	ldr	r3, [pc, #172]	@ (800953c <vTaskSwitchContext+0xb4>)
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	2b00      	cmp	r3, #0
 8009494:	d003      	beq.n	800949e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009496:	4b2a      	ldr	r3, [pc, #168]	@ (8009540 <vTaskSwitchContext+0xb8>)
 8009498:	2201      	movs	r2, #1
 800949a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800949c:	e047      	b.n	800952e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800949e:	4b28      	ldr	r3, [pc, #160]	@ (8009540 <vTaskSwitchContext+0xb8>)
 80094a0:	2200      	movs	r2, #0
 80094a2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80094a4:	4b27      	ldr	r3, [pc, #156]	@ (8009544 <vTaskSwitchContext+0xbc>)
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	60fb      	str	r3, [r7, #12]
 80094aa:	e011      	b.n	80094d0 <vTaskSwitchContext+0x48>
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d10b      	bne.n	80094ca <vTaskSwitchContext+0x42>
	__asm volatile
 80094b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094b6:	f383 8811 	msr	BASEPRI, r3
 80094ba:	f3bf 8f6f 	isb	sy
 80094be:	f3bf 8f4f 	dsb	sy
 80094c2:	607b      	str	r3, [r7, #4]
}
 80094c4:	bf00      	nop
 80094c6:	bf00      	nop
 80094c8:	e7fd      	b.n	80094c6 <vTaskSwitchContext+0x3e>
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	3b01      	subs	r3, #1
 80094ce:	60fb      	str	r3, [r7, #12]
 80094d0:	491d      	ldr	r1, [pc, #116]	@ (8009548 <vTaskSwitchContext+0xc0>)
 80094d2:	68fa      	ldr	r2, [r7, #12]
 80094d4:	4613      	mov	r3, r2
 80094d6:	009b      	lsls	r3, r3, #2
 80094d8:	4413      	add	r3, r2
 80094da:	009b      	lsls	r3, r3, #2
 80094dc:	440b      	add	r3, r1
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d0e3      	beq.n	80094ac <vTaskSwitchContext+0x24>
 80094e4:	68fa      	ldr	r2, [r7, #12]
 80094e6:	4613      	mov	r3, r2
 80094e8:	009b      	lsls	r3, r3, #2
 80094ea:	4413      	add	r3, r2
 80094ec:	009b      	lsls	r3, r3, #2
 80094ee:	4a16      	ldr	r2, [pc, #88]	@ (8009548 <vTaskSwitchContext+0xc0>)
 80094f0:	4413      	add	r3, r2
 80094f2:	60bb      	str	r3, [r7, #8]
 80094f4:	68bb      	ldr	r3, [r7, #8]
 80094f6:	685b      	ldr	r3, [r3, #4]
 80094f8:	685a      	ldr	r2, [r3, #4]
 80094fa:	68bb      	ldr	r3, [r7, #8]
 80094fc:	605a      	str	r2, [r3, #4]
 80094fe:	68bb      	ldr	r3, [r7, #8]
 8009500:	685a      	ldr	r2, [r3, #4]
 8009502:	68bb      	ldr	r3, [r7, #8]
 8009504:	3308      	adds	r3, #8
 8009506:	429a      	cmp	r2, r3
 8009508:	d104      	bne.n	8009514 <vTaskSwitchContext+0x8c>
 800950a:	68bb      	ldr	r3, [r7, #8]
 800950c:	685b      	ldr	r3, [r3, #4]
 800950e:	685a      	ldr	r2, [r3, #4]
 8009510:	68bb      	ldr	r3, [r7, #8]
 8009512:	605a      	str	r2, [r3, #4]
 8009514:	68bb      	ldr	r3, [r7, #8]
 8009516:	685b      	ldr	r3, [r3, #4]
 8009518:	68db      	ldr	r3, [r3, #12]
 800951a:	4a0c      	ldr	r2, [pc, #48]	@ (800954c <vTaskSwitchContext+0xc4>)
 800951c:	6013      	str	r3, [r2, #0]
 800951e:	4a09      	ldr	r2, [pc, #36]	@ (8009544 <vTaskSwitchContext+0xbc>)
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009524:	4b09      	ldr	r3, [pc, #36]	@ (800954c <vTaskSwitchContext+0xc4>)
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	3354      	adds	r3, #84	@ 0x54
 800952a:	4a09      	ldr	r2, [pc, #36]	@ (8009550 <vTaskSwitchContext+0xc8>)
 800952c:	6013      	str	r3, [r2, #0]
}
 800952e:	bf00      	nop
 8009530:	3714      	adds	r7, #20
 8009532:	46bd      	mov	sp, r7
 8009534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009538:	4770      	bx	lr
 800953a:	bf00      	nop
 800953c:	20000f44 	.word	0x20000f44
 8009540:	20000f30 	.word	0x20000f30
 8009544:	20000f24 	.word	0x20000f24
 8009548:	20000a4c 	.word	0x20000a4c
 800954c:	20000a48 	.word	0x20000a48
 8009550:	20000100 	.word	0x20000100

08009554 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009554:	b580      	push	{r7, lr}
 8009556:	b084      	sub	sp, #16
 8009558:	af00      	add	r7, sp, #0
 800955a:	6078      	str	r0, [r7, #4]
 800955c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	2b00      	cmp	r3, #0
 8009562:	d10b      	bne.n	800957c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8009564:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009568:	f383 8811 	msr	BASEPRI, r3
 800956c:	f3bf 8f6f 	isb	sy
 8009570:	f3bf 8f4f 	dsb	sy
 8009574:	60fb      	str	r3, [r7, #12]
}
 8009576:	bf00      	nop
 8009578:	bf00      	nop
 800957a:	e7fd      	b.n	8009578 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800957c:	4b07      	ldr	r3, [pc, #28]	@ (800959c <vTaskPlaceOnEventList+0x48>)
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	3318      	adds	r3, #24
 8009582:	4619      	mov	r1, r3
 8009584:	6878      	ldr	r0, [r7, #4]
 8009586:	f7fe fd6c 	bl	8008062 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800958a:	2101      	movs	r1, #1
 800958c:	6838      	ldr	r0, [r7, #0]
 800958e:	f000 fa97 	bl	8009ac0 <prvAddCurrentTaskToDelayedList>
}
 8009592:	bf00      	nop
 8009594:	3710      	adds	r7, #16
 8009596:	46bd      	mov	sp, r7
 8009598:	bd80      	pop	{r7, pc}
 800959a:	bf00      	nop
 800959c:	20000a48 	.word	0x20000a48

080095a0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80095a0:	b580      	push	{r7, lr}
 80095a2:	b086      	sub	sp, #24
 80095a4:	af00      	add	r7, sp, #0
 80095a6:	60f8      	str	r0, [r7, #12]
 80095a8:	60b9      	str	r1, [r7, #8]
 80095aa:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d10b      	bne.n	80095ca <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80095b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095b6:	f383 8811 	msr	BASEPRI, r3
 80095ba:	f3bf 8f6f 	isb	sy
 80095be:	f3bf 8f4f 	dsb	sy
 80095c2:	617b      	str	r3, [r7, #20]
}
 80095c4:	bf00      	nop
 80095c6:	bf00      	nop
 80095c8:	e7fd      	b.n	80095c6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80095ca:	4b0a      	ldr	r3, [pc, #40]	@ (80095f4 <vTaskPlaceOnEventListRestricted+0x54>)
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	3318      	adds	r3, #24
 80095d0:	4619      	mov	r1, r3
 80095d2:	68f8      	ldr	r0, [r7, #12]
 80095d4:	f7fe fd21 	bl	800801a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d002      	beq.n	80095e4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80095de:	f04f 33ff 	mov.w	r3, #4294967295
 80095e2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80095e4:	6879      	ldr	r1, [r7, #4]
 80095e6:	68b8      	ldr	r0, [r7, #8]
 80095e8:	f000 fa6a 	bl	8009ac0 <prvAddCurrentTaskToDelayedList>
	}
 80095ec:	bf00      	nop
 80095ee:	3718      	adds	r7, #24
 80095f0:	46bd      	mov	sp, r7
 80095f2:	bd80      	pop	{r7, pc}
 80095f4:	20000a48 	.word	0x20000a48

080095f8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80095f8:	b580      	push	{r7, lr}
 80095fa:	b086      	sub	sp, #24
 80095fc:	af00      	add	r7, sp, #0
 80095fe:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	68db      	ldr	r3, [r3, #12]
 8009604:	68db      	ldr	r3, [r3, #12]
 8009606:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009608:	693b      	ldr	r3, [r7, #16]
 800960a:	2b00      	cmp	r3, #0
 800960c:	d10b      	bne.n	8009626 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800960e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009612:	f383 8811 	msr	BASEPRI, r3
 8009616:	f3bf 8f6f 	isb	sy
 800961a:	f3bf 8f4f 	dsb	sy
 800961e:	60fb      	str	r3, [r7, #12]
}
 8009620:	bf00      	nop
 8009622:	bf00      	nop
 8009624:	e7fd      	b.n	8009622 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009626:	693b      	ldr	r3, [r7, #16]
 8009628:	3318      	adds	r3, #24
 800962a:	4618      	mov	r0, r3
 800962c:	f7fe fd52 	bl	80080d4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009630:	4b1d      	ldr	r3, [pc, #116]	@ (80096a8 <xTaskRemoveFromEventList+0xb0>)
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	2b00      	cmp	r3, #0
 8009636:	d11d      	bne.n	8009674 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009638:	693b      	ldr	r3, [r7, #16]
 800963a:	3304      	adds	r3, #4
 800963c:	4618      	mov	r0, r3
 800963e:	f7fe fd49 	bl	80080d4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009642:	693b      	ldr	r3, [r7, #16]
 8009644:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009646:	4b19      	ldr	r3, [pc, #100]	@ (80096ac <xTaskRemoveFromEventList+0xb4>)
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	429a      	cmp	r2, r3
 800964c:	d903      	bls.n	8009656 <xTaskRemoveFromEventList+0x5e>
 800964e:	693b      	ldr	r3, [r7, #16]
 8009650:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009652:	4a16      	ldr	r2, [pc, #88]	@ (80096ac <xTaskRemoveFromEventList+0xb4>)
 8009654:	6013      	str	r3, [r2, #0]
 8009656:	693b      	ldr	r3, [r7, #16]
 8009658:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800965a:	4613      	mov	r3, r2
 800965c:	009b      	lsls	r3, r3, #2
 800965e:	4413      	add	r3, r2
 8009660:	009b      	lsls	r3, r3, #2
 8009662:	4a13      	ldr	r2, [pc, #76]	@ (80096b0 <xTaskRemoveFromEventList+0xb8>)
 8009664:	441a      	add	r2, r3
 8009666:	693b      	ldr	r3, [r7, #16]
 8009668:	3304      	adds	r3, #4
 800966a:	4619      	mov	r1, r3
 800966c:	4610      	mov	r0, r2
 800966e:	f7fe fcd4 	bl	800801a <vListInsertEnd>
 8009672:	e005      	b.n	8009680 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009674:	693b      	ldr	r3, [r7, #16]
 8009676:	3318      	adds	r3, #24
 8009678:	4619      	mov	r1, r3
 800967a:	480e      	ldr	r0, [pc, #56]	@ (80096b4 <xTaskRemoveFromEventList+0xbc>)
 800967c:	f7fe fccd 	bl	800801a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009680:	693b      	ldr	r3, [r7, #16]
 8009682:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009684:	4b0c      	ldr	r3, [pc, #48]	@ (80096b8 <xTaskRemoveFromEventList+0xc0>)
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800968a:	429a      	cmp	r2, r3
 800968c:	d905      	bls.n	800969a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800968e:	2301      	movs	r3, #1
 8009690:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009692:	4b0a      	ldr	r3, [pc, #40]	@ (80096bc <xTaskRemoveFromEventList+0xc4>)
 8009694:	2201      	movs	r2, #1
 8009696:	601a      	str	r2, [r3, #0]
 8009698:	e001      	b.n	800969e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800969a:	2300      	movs	r3, #0
 800969c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800969e:	697b      	ldr	r3, [r7, #20]
}
 80096a0:	4618      	mov	r0, r3
 80096a2:	3718      	adds	r7, #24
 80096a4:	46bd      	mov	sp, r7
 80096a6:	bd80      	pop	{r7, pc}
 80096a8:	20000f44 	.word	0x20000f44
 80096ac:	20000f24 	.word	0x20000f24
 80096b0:	20000a4c 	.word	0x20000a4c
 80096b4:	20000edc 	.word	0x20000edc
 80096b8:	20000a48 	.word	0x20000a48
 80096bc:	20000f30 	.word	0x20000f30

080096c0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80096c0:	b480      	push	{r7}
 80096c2:	b083      	sub	sp, #12
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80096c8:	4b06      	ldr	r3, [pc, #24]	@ (80096e4 <vTaskInternalSetTimeOutState+0x24>)
 80096ca:	681a      	ldr	r2, [r3, #0]
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80096d0:	4b05      	ldr	r3, [pc, #20]	@ (80096e8 <vTaskInternalSetTimeOutState+0x28>)
 80096d2:	681a      	ldr	r2, [r3, #0]
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	605a      	str	r2, [r3, #4]
}
 80096d8:	bf00      	nop
 80096da:	370c      	adds	r7, #12
 80096dc:	46bd      	mov	sp, r7
 80096de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e2:	4770      	bx	lr
 80096e4:	20000f34 	.word	0x20000f34
 80096e8:	20000f20 	.word	0x20000f20

080096ec <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80096ec:	b580      	push	{r7, lr}
 80096ee:	b088      	sub	sp, #32
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	6078      	str	r0, [r7, #4]
 80096f4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d10b      	bne.n	8009714 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80096fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009700:	f383 8811 	msr	BASEPRI, r3
 8009704:	f3bf 8f6f 	isb	sy
 8009708:	f3bf 8f4f 	dsb	sy
 800970c:	613b      	str	r3, [r7, #16]
}
 800970e:	bf00      	nop
 8009710:	bf00      	nop
 8009712:	e7fd      	b.n	8009710 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009714:	683b      	ldr	r3, [r7, #0]
 8009716:	2b00      	cmp	r3, #0
 8009718:	d10b      	bne.n	8009732 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800971a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800971e:	f383 8811 	msr	BASEPRI, r3
 8009722:	f3bf 8f6f 	isb	sy
 8009726:	f3bf 8f4f 	dsb	sy
 800972a:	60fb      	str	r3, [r7, #12]
}
 800972c:	bf00      	nop
 800972e:	bf00      	nop
 8009730:	e7fd      	b.n	800972e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8009732:	f000 fea1 	bl	800a478 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009736:	4b1d      	ldr	r3, [pc, #116]	@ (80097ac <xTaskCheckForTimeOut+0xc0>)
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	685b      	ldr	r3, [r3, #4]
 8009740:	69ba      	ldr	r2, [r7, #24]
 8009742:	1ad3      	subs	r3, r2, r3
 8009744:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009746:	683b      	ldr	r3, [r7, #0]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800974e:	d102      	bne.n	8009756 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009750:	2300      	movs	r3, #0
 8009752:	61fb      	str	r3, [r7, #28]
 8009754:	e023      	b.n	800979e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	681a      	ldr	r2, [r3, #0]
 800975a:	4b15      	ldr	r3, [pc, #84]	@ (80097b0 <xTaskCheckForTimeOut+0xc4>)
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	429a      	cmp	r2, r3
 8009760:	d007      	beq.n	8009772 <xTaskCheckForTimeOut+0x86>
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	685b      	ldr	r3, [r3, #4]
 8009766:	69ba      	ldr	r2, [r7, #24]
 8009768:	429a      	cmp	r2, r3
 800976a:	d302      	bcc.n	8009772 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800976c:	2301      	movs	r3, #1
 800976e:	61fb      	str	r3, [r7, #28]
 8009770:	e015      	b.n	800979e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009772:	683b      	ldr	r3, [r7, #0]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	697a      	ldr	r2, [r7, #20]
 8009778:	429a      	cmp	r2, r3
 800977a:	d20b      	bcs.n	8009794 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800977c:	683b      	ldr	r3, [r7, #0]
 800977e:	681a      	ldr	r2, [r3, #0]
 8009780:	697b      	ldr	r3, [r7, #20]
 8009782:	1ad2      	subs	r2, r2, r3
 8009784:	683b      	ldr	r3, [r7, #0]
 8009786:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009788:	6878      	ldr	r0, [r7, #4]
 800978a:	f7ff ff99 	bl	80096c0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800978e:	2300      	movs	r3, #0
 8009790:	61fb      	str	r3, [r7, #28]
 8009792:	e004      	b.n	800979e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009794:	683b      	ldr	r3, [r7, #0]
 8009796:	2200      	movs	r2, #0
 8009798:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800979a:	2301      	movs	r3, #1
 800979c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800979e:	f000 fe9d 	bl	800a4dc <vPortExitCritical>

	return xReturn;
 80097a2:	69fb      	ldr	r3, [r7, #28]
}
 80097a4:	4618      	mov	r0, r3
 80097a6:	3720      	adds	r7, #32
 80097a8:	46bd      	mov	sp, r7
 80097aa:	bd80      	pop	{r7, pc}
 80097ac:	20000f20 	.word	0x20000f20
 80097b0:	20000f34 	.word	0x20000f34

080097b4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80097b4:	b480      	push	{r7}
 80097b6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80097b8:	4b03      	ldr	r3, [pc, #12]	@ (80097c8 <vTaskMissedYield+0x14>)
 80097ba:	2201      	movs	r2, #1
 80097bc:	601a      	str	r2, [r3, #0]
}
 80097be:	bf00      	nop
 80097c0:	46bd      	mov	sp, r7
 80097c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c6:	4770      	bx	lr
 80097c8:	20000f30 	.word	0x20000f30

080097cc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80097cc:	b580      	push	{r7, lr}
 80097ce:	b082      	sub	sp, #8
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80097d4:	f000 f852 	bl	800987c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80097d8:	4b06      	ldr	r3, [pc, #24]	@ (80097f4 <prvIdleTask+0x28>)
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	2b01      	cmp	r3, #1
 80097de:	d9f9      	bls.n	80097d4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80097e0:	4b05      	ldr	r3, [pc, #20]	@ (80097f8 <prvIdleTask+0x2c>)
 80097e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80097e6:	601a      	str	r2, [r3, #0]
 80097e8:	f3bf 8f4f 	dsb	sy
 80097ec:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80097f0:	e7f0      	b.n	80097d4 <prvIdleTask+0x8>
 80097f2:	bf00      	nop
 80097f4:	20000a4c 	.word	0x20000a4c
 80097f8:	e000ed04 	.word	0xe000ed04

080097fc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80097fc:	b580      	push	{r7, lr}
 80097fe:	b082      	sub	sp, #8
 8009800:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009802:	2300      	movs	r3, #0
 8009804:	607b      	str	r3, [r7, #4]
 8009806:	e00c      	b.n	8009822 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009808:	687a      	ldr	r2, [r7, #4]
 800980a:	4613      	mov	r3, r2
 800980c:	009b      	lsls	r3, r3, #2
 800980e:	4413      	add	r3, r2
 8009810:	009b      	lsls	r3, r3, #2
 8009812:	4a12      	ldr	r2, [pc, #72]	@ (800985c <prvInitialiseTaskLists+0x60>)
 8009814:	4413      	add	r3, r2
 8009816:	4618      	mov	r0, r3
 8009818:	f7fe fbd2 	bl	8007fc0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	3301      	adds	r3, #1
 8009820:	607b      	str	r3, [r7, #4]
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	2b37      	cmp	r3, #55	@ 0x37
 8009826:	d9ef      	bls.n	8009808 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009828:	480d      	ldr	r0, [pc, #52]	@ (8009860 <prvInitialiseTaskLists+0x64>)
 800982a:	f7fe fbc9 	bl	8007fc0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800982e:	480d      	ldr	r0, [pc, #52]	@ (8009864 <prvInitialiseTaskLists+0x68>)
 8009830:	f7fe fbc6 	bl	8007fc0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009834:	480c      	ldr	r0, [pc, #48]	@ (8009868 <prvInitialiseTaskLists+0x6c>)
 8009836:	f7fe fbc3 	bl	8007fc0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800983a:	480c      	ldr	r0, [pc, #48]	@ (800986c <prvInitialiseTaskLists+0x70>)
 800983c:	f7fe fbc0 	bl	8007fc0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009840:	480b      	ldr	r0, [pc, #44]	@ (8009870 <prvInitialiseTaskLists+0x74>)
 8009842:	f7fe fbbd 	bl	8007fc0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009846:	4b0b      	ldr	r3, [pc, #44]	@ (8009874 <prvInitialiseTaskLists+0x78>)
 8009848:	4a05      	ldr	r2, [pc, #20]	@ (8009860 <prvInitialiseTaskLists+0x64>)
 800984a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800984c:	4b0a      	ldr	r3, [pc, #40]	@ (8009878 <prvInitialiseTaskLists+0x7c>)
 800984e:	4a05      	ldr	r2, [pc, #20]	@ (8009864 <prvInitialiseTaskLists+0x68>)
 8009850:	601a      	str	r2, [r3, #0]
}
 8009852:	bf00      	nop
 8009854:	3708      	adds	r7, #8
 8009856:	46bd      	mov	sp, r7
 8009858:	bd80      	pop	{r7, pc}
 800985a:	bf00      	nop
 800985c:	20000a4c 	.word	0x20000a4c
 8009860:	20000eac 	.word	0x20000eac
 8009864:	20000ec0 	.word	0x20000ec0
 8009868:	20000edc 	.word	0x20000edc
 800986c:	20000ef0 	.word	0x20000ef0
 8009870:	20000f08 	.word	0x20000f08
 8009874:	20000ed4 	.word	0x20000ed4
 8009878:	20000ed8 	.word	0x20000ed8

0800987c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800987c:	b580      	push	{r7, lr}
 800987e:	b082      	sub	sp, #8
 8009880:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009882:	e019      	b.n	80098b8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009884:	f000 fdf8 	bl	800a478 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009888:	4b10      	ldr	r3, [pc, #64]	@ (80098cc <prvCheckTasksWaitingTermination+0x50>)
 800988a:	68db      	ldr	r3, [r3, #12]
 800988c:	68db      	ldr	r3, [r3, #12]
 800988e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	3304      	adds	r3, #4
 8009894:	4618      	mov	r0, r3
 8009896:	f7fe fc1d 	bl	80080d4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800989a:	4b0d      	ldr	r3, [pc, #52]	@ (80098d0 <prvCheckTasksWaitingTermination+0x54>)
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	3b01      	subs	r3, #1
 80098a0:	4a0b      	ldr	r2, [pc, #44]	@ (80098d0 <prvCheckTasksWaitingTermination+0x54>)
 80098a2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80098a4:	4b0b      	ldr	r3, [pc, #44]	@ (80098d4 <prvCheckTasksWaitingTermination+0x58>)
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	3b01      	subs	r3, #1
 80098aa:	4a0a      	ldr	r2, [pc, #40]	@ (80098d4 <prvCheckTasksWaitingTermination+0x58>)
 80098ac:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80098ae:	f000 fe15 	bl	800a4dc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80098b2:	6878      	ldr	r0, [r7, #4]
 80098b4:	f000 f810 	bl	80098d8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80098b8:	4b06      	ldr	r3, [pc, #24]	@ (80098d4 <prvCheckTasksWaitingTermination+0x58>)
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d1e1      	bne.n	8009884 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80098c0:	bf00      	nop
 80098c2:	bf00      	nop
 80098c4:	3708      	adds	r7, #8
 80098c6:	46bd      	mov	sp, r7
 80098c8:	bd80      	pop	{r7, pc}
 80098ca:	bf00      	nop
 80098cc:	20000ef0 	.word	0x20000ef0
 80098d0:	20000f1c 	.word	0x20000f1c
 80098d4:	20000f04 	.word	0x20000f04

080098d8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80098d8:	b580      	push	{r7, lr}
 80098da:	b084      	sub	sp, #16
 80098dc:	af00      	add	r7, sp, #0
 80098de:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	3354      	adds	r3, #84	@ 0x54
 80098e4:	4618      	mov	r0, r3
 80098e6:	f001 fde1 	bl	800b4ac <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d108      	bne.n	8009906 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80098f8:	4618      	mov	r0, r3
 80098fa:	f000 ffad 	bl	800a858 <vPortFree>
				vPortFree( pxTCB );
 80098fe:	6878      	ldr	r0, [r7, #4]
 8009900:	f000 ffaa 	bl	800a858 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009904:	e019      	b.n	800993a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800990c:	2b01      	cmp	r3, #1
 800990e:	d103      	bne.n	8009918 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009910:	6878      	ldr	r0, [r7, #4]
 8009912:	f000 ffa1 	bl	800a858 <vPortFree>
	}
 8009916:	e010      	b.n	800993a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800991e:	2b02      	cmp	r3, #2
 8009920:	d00b      	beq.n	800993a <prvDeleteTCB+0x62>
	__asm volatile
 8009922:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009926:	f383 8811 	msr	BASEPRI, r3
 800992a:	f3bf 8f6f 	isb	sy
 800992e:	f3bf 8f4f 	dsb	sy
 8009932:	60fb      	str	r3, [r7, #12]
}
 8009934:	bf00      	nop
 8009936:	bf00      	nop
 8009938:	e7fd      	b.n	8009936 <prvDeleteTCB+0x5e>
	}
 800993a:	bf00      	nop
 800993c:	3710      	adds	r7, #16
 800993e:	46bd      	mov	sp, r7
 8009940:	bd80      	pop	{r7, pc}
	...

08009944 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009944:	b480      	push	{r7}
 8009946:	b083      	sub	sp, #12
 8009948:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800994a:	4b0c      	ldr	r3, [pc, #48]	@ (800997c <prvResetNextTaskUnblockTime+0x38>)
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	2b00      	cmp	r3, #0
 8009952:	d104      	bne.n	800995e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009954:	4b0a      	ldr	r3, [pc, #40]	@ (8009980 <prvResetNextTaskUnblockTime+0x3c>)
 8009956:	f04f 32ff 	mov.w	r2, #4294967295
 800995a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800995c:	e008      	b.n	8009970 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800995e:	4b07      	ldr	r3, [pc, #28]	@ (800997c <prvResetNextTaskUnblockTime+0x38>)
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	68db      	ldr	r3, [r3, #12]
 8009964:	68db      	ldr	r3, [r3, #12]
 8009966:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	685b      	ldr	r3, [r3, #4]
 800996c:	4a04      	ldr	r2, [pc, #16]	@ (8009980 <prvResetNextTaskUnblockTime+0x3c>)
 800996e:	6013      	str	r3, [r2, #0]
}
 8009970:	bf00      	nop
 8009972:	370c      	adds	r7, #12
 8009974:	46bd      	mov	sp, r7
 8009976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800997a:	4770      	bx	lr
 800997c:	20000ed4 	.word	0x20000ed4
 8009980:	20000f3c 	.word	0x20000f3c

08009984 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8009984:	b480      	push	{r7}
 8009986:	b083      	sub	sp, #12
 8009988:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800998a:	4b05      	ldr	r3, [pc, #20]	@ (80099a0 <xTaskGetCurrentTaskHandle+0x1c>)
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	607b      	str	r3, [r7, #4]

		return xReturn;
 8009990:	687b      	ldr	r3, [r7, #4]
	}
 8009992:	4618      	mov	r0, r3
 8009994:	370c      	adds	r7, #12
 8009996:	46bd      	mov	sp, r7
 8009998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800999c:	4770      	bx	lr
 800999e:	bf00      	nop
 80099a0:	20000a48 	.word	0x20000a48

080099a4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80099a4:	b480      	push	{r7}
 80099a6:	b083      	sub	sp, #12
 80099a8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80099aa:	4b0b      	ldr	r3, [pc, #44]	@ (80099d8 <xTaskGetSchedulerState+0x34>)
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d102      	bne.n	80099b8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80099b2:	2301      	movs	r3, #1
 80099b4:	607b      	str	r3, [r7, #4]
 80099b6:	e008      	b.n	80099ca <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80099b8:	4b08      	ldr	r3, [pc, #32]	@ (80099dc <xTaskGetSchedulerState+0x38>)
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d102      	bne.n	80099c6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80099c0:	2302      	movs	r3, #2
 80099c2:	607b      	str	r3, [r7, #4]
 80099c4:	e001      	b.n	80099ca <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80099c6:	2300      	movs	r3, #0
 80099c8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80099ca:	687b      	ldr	r3, [r7, #4]
	}
 80099cc:	4618      	mov	r0, r3
 80099ce:	370c      	adds	r7, #12
 80099d0:	46bd      	mov	sp, r7
 80099d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d6:	4770      	bx	lr
 80099d8:	20000f28 	.word	0x20000f28
 80099dc:	20000f44 	.word	0x20000f44

080099e0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80099e0:	b580      	push	{r7, lr}
 80099e2:	b086      	sub	sp, #24
 80099e4:	af00      	add	r7, sp, #0
 80099e6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80099ec:	2300      	movs	r3, #0
 80099ee:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d058      	beq.n	8009aa8 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80099f6:	4b2f      	ldr	r3, [pc, #188]	@ (8009ab4 <xTaskPriorityDisinherit+0xd4>)
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	693a      	ldr	r2, [r7, #16]
 80099fc:	429a      	cmp	r2, r3
 80099fe:	d00b      	beq.n	8009a18 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8009a00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a04:	f383 8811 	msr	BASEPRI, r3
 8009a08:	f3bf 8f6f 	isb	sy
 8009a0c:	f3bf 8f4f 	dsb	sy
 8009a10:	60fb      	str	r3, [r7, #12]
}
 8009a12:	bf00      	nop
 8009a14:	bf00      	nop
 8009a16:	e7fd      	b.n	8009a14 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009a18:	693b      	ldr	r3, [r7, #16]
 8009a1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d10b      	bne.n	8009a38 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8009a20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a24:	f383 8811 	msr	BASEPRI, r3
 8009a28:	f3bf 8f6f 	isb	sy
 8009a2c:	f3bf 8f4f 	dsb	sy
 8009a30:	60bb      	str	r3, [r7, #8]
}
 8009a32:	bf00      	nop
 8009a34:	bf00      	nop
 8009a36:	e7fd      	b.n	8009a34 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8009a38:	693b      	ldr	r3, [r7, #16]
 8009a3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009a3c:	1e5a      	subs	r2, r3, #1
 8009a3e:	693b      	ldr	r3, [r7, #16]
 8009a40:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009a42:	693b      	ldr	r3, [r7, #16]
 8009a44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a46:	693b      	ldr	r3, [r7, #16]
 8009a48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009a4a:	429a      	cmp	r2, r3
 8009a4c:	d02c      	beq.n	8009aa8 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009a4e:	693b      	ldr	r3, [r7, #16]
 8009a50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d128      	bne.n	8009aa8 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009a56:	693b      	ldr	r3, [r7, #16]
 8009a58:	3304      	adds	r3, #4
 8009a5a:	4618      	mov	r0, r3
 8009a5c:	f7fe fb3a 	bl	80080d4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009a60:	693b      	ldr	r3, [r7, #16]
 8009a62:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009a64:	693b      	ldr	r3, [r7, #16]
 8009a66:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a68:	693b      	ldr	r3, [r7, #16]
 8009a6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a6c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009a70:	693b      	ldr	r3, [r7, #16]
 8009a72:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009a74:	693b      	ldr	r3, [r7, #16]
 8009a76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a78:	4b0f      	ldr	r3, [pc, #60]	@ (8009ab8 <xTaskPriorityDisinherit+0xd8>)
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	429a      	cmp	r2, r3
 8009a7e:	d903      	bls.n	8009a88 <xTaskPriorityDisinherit+0xa8>
 8009a80:	693b      	ldr	r3, [r7, #16]
 8009a82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a84:	4a0c      	ldr	r2, [pc, #48]	@ (8009ab8 <xTaskPriorityDisinherit+0xd8>)
 8009a86:	6013      	str	r3, [r2, #0]
 8009a88:	693b      	ldr	r3, [r7, #16]
 8009a8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a8c:	4613      	mov	r3, r2
 8009a8e:	009b      	lsls	r3, r3, #2
 8009a90:	4413      	add	r3, r2
 8009a92:	009b      	lsls	r3, r3, #2
 8009a94:	4a09      	ldr	r2, [pc, #36]	@ (8009abc <xTaskPriorityDisinherit+0xdc>)
 8009a96:	441a      	add	r2, r3
 8009a98:	693b      	ldr	r3, [r7, #16]
 8009a9a:	3304      	adds	r3, #4
 8009a9c:	4619      	mov	r1, r3
 8009a9e:	4610      	mov	r0, r2
 8009aa0:	f7fe fabb 	bl	800801a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009aa4:	2301      	movs	r3, #1
 8009aa6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009aa8:	697b      	ldr	r3, [r7, #20]
	}
 8009aaa:	4618      	mov	r0, r3
 8009aac:	3718      	adds	r7, #24
 8009aae:	46bd      	mov	sp, r7
 8009ab0:	bd80      	pop	{r7, pc}
 8009ab2:	bf00      	nop
 8009ab4:	20000a48 	.word	0x20000a48
 8009ab8:	20000f24 	.word	0x20000f24
 8009abc:	20000a4c 	.word	0x20000a4c

08009ac0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009ac0:	b580      	push	{r7, lr}
 8009ac2:	b084      	sub	sp, #16
 8009ac4:	af00      	add	r7, sp, #0
 8009ac6:	6078      	str	r0, [r7, #4]
 8009ac8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009aca:	4b21      	ldr	r3, [pc, #132]	@ (8009b50 <prvAddCurrentTaskToDelayedList+0x90>)
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009ad0:	4b20      	ldr	r3, [pc, #128]	@ (8009b54 <prvAddCurrentTaskToDelayedList+0x94>)
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	3304      	adds	r3, #4
 8009ad6:	4618      	mov	r0, r3
 8009ad8:	f7fe fafc 	bl	80080d4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ae2:	d10a      	bne.n	8009afa <prvAddCurrentTaskToDelayedList+0x3a>
 8009ae4:	683b      	ldr	r3, [r7, #0]
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d007      	beq.n	8009afa <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009aea:	4b1a      	ldr	r3, [pc, #104]	@ (8009b54 <prvAddCurrentTaskToDelayedList+0x94>)
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	3304      	adds	r3, #4
 8009af0:	4619      	mov	r1, r3
 8009af2:	4819      	ldr	r0, [pc, #100]	@ (8009b58 <prvAddCurrentTaskToDelayedList+0x98>)
 8009af4:	f7fe fa91 	bl	800801a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009af8:	e026      	b.n	8009b48 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009afa:	68fa      	ldr	r2, [r7, #12]
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	4413      	add	r3, r2
 8009b00:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009b02:	4b14      	ldr	r3, [pc, #80]	@ (8009b54 <prvAddCurrentTaskToDelayedList+0x94>)
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	68ba      	ldr	r2, [r7, #8]
 8009b08:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009b0a:	68ba      	ldr	r2, [r7, #8]
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	429a      	cmp	r2, r3
 8009b10:	d209      	bcs.n	8009b26 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009b12:	4b12      	ldr	r3, [pc, #72]	@ (8009b5c <prvAddCurrentTaskToDelayedList+0x9c>)
 8009b14:	681a      	ldr	r2, [r3, #0]
 8009b16:	4b0f      	ldr	r3, [pc, #60]	@ (8009b54 <prvAddCurrentTaskToDelayedList+0x94>)
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	3304      	adds	r3, #4
 8009b1c:	4619      	mov	r1, r3
 8009b1e:	4610      	mov	r0, r2
 8009b20:	f7fe fa9f 	bl	8008062 <vListInsert>
}
 8009b24:	e010      	b.n	8009b48 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009b26:	4b0e      	ldr	r3, [pc, #56]	@ (8009b60 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009b28:	681a      	ldr	r2, [r3, #0]
 8009b2a:	4b0a      	ldr	r3, [pc, #40]	@ (8009b54 <prvAddCurrentTaskToDelayedList+0x94>)
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	3304      	adds	r3, #4
 8009b30:	4619      	mov	r1, r3
 8009b32:	4610      	mov	r0, r2
 8009b34:	f7fe fa95 	bl	8008062 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009b38:	4b0a      	ldr	r3, [pc, #40]	@ (8009b64 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	68ba      	ldr	r2, [r7, #8]
 8009b3e:	429a      	cmp	r2, r3
 8009b40:	d202      	bcs.n	8009b48 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009b42:	4a08      	ldr	r2, [pc, #32]	@ (8009b64 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009b44:	68bb      	ldr	r3, [r7, #8]
 8009b46:	6013      	str	r3, [r2, #0]
}
 8009b48:	bf00      	nop
 8009b4a:	3710      	adds	r7, #16
 8009b4c:	46bd      	mov	sp, r7
 8009b4e:	bd80      	pop	{r7, pc}
 8009b50:	20000f20 	.word	0x20000f20
 8009b54:	20000a48 	.word	0x20000a48
 8009b58:	20000f08 	.word	0x20000f08
 8009b5c:	20000ed8 	.word	0x20000ed8
 8009b60:	20000ed4 	.word	0x20000ed4
 8009b64:	20000f3c 	.word	0x20000f3c

08009b68 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009b68:	b580      	push	{r7, lr}
 8009b6a:	b08a      	sub	sp, #40	@ 0x28
 8009b6c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009b6e:	2300      	movs	r3, #0
 8009b70:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009b72:	f000 fb13 	bl	800a19c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009b76:	4b1d      	ldr	r3, [pc, #116]	@ (8009bec <xTimerCreateTimerTask+0x84>)
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d021      	beq.n	8009bc2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009b7e:	2300      	movs	r3, #0
 8009b80:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009b82:	2300      	movs	r3, #0
 8009b84:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009b86:	1d3a      	adds	r2, r7, #4
 8009b88:	f107 0108 	add.w	r1, r7, #8
 8009b8c:	f107 030c 	add.w	r3, r7, #12
 8009b90:	4618      	mov	r0, r3
 8009b92:	f7fe f9fb 	bl	8007f8c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009b96:	6879      	ldr	r1, [r7, #4]
 8009b98:	68bb      	ldr	r3, [r7, #8]
 8009b9a:	68fa      	ldr	r2, [r7, #12]
 8009b9c:	9202      	str	r2, [sp, #8]
 8009b9e:	9301      	str	r3, [sp, #4]
 8009ba0:	2302      	movs	r3, #2
 8009ba2:	9300      	str	r3, [sp, #0]
 8009ba4:	2300      	movs	r3, #0
 8009ba6:	460a      	mov	r2, r1
 8009ba8:	4911      	ldr	r1, [pc, #68]	@ (8009bf0 <xTimerCreateTimerTask+0x88>)
 8009baa:	4812      	ldr	r0, [pc, #72]	@ (8009bf4 <xTimerCreateTimerTask+0x8c>)
 8009bac:	f7fe ffb6 	bl	8008b1c <xTaskCreateStatic>
 8009bb0:	4603      	mov	r3, r0
 8009bb2:	4a11      	ldr	r2, [pc, #68]	@ (8009bf8 <xTimerCreateTimerTask+0x90>)
 8009bb4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009bb6:	4b10      	ldr	r3, [pc, #64]	@ (8009bf8 <xTimerCreateTimerTask+0x90>)
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d001      	beq.n	8009bc2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009bbe:	2301      	movs	r3, #1
 8009bc0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009bc2:	697b      	ldr	r3, [r7, #20]
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d10b      	bne.n	8009be0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8009bc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bcc:	f383 8811 	msr	BASEPRI, r3
 8009bd0:	f3bf 8f6f 	isb	sy
 8009bd4:	f3bf 8f4f 	dsb	sy
 8009bd8:	613b      	str	r3, [r7, #16]
}
 8009bda:	bf00      	nop
 8009bdc:	bf00      	nop
 8009bde:	e7fd      	b.n	8009bdc <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009be0:	697b      	ldr	r3, [r7, #20]
}
 8009be2:	4618      	mov	r0, r3
 8009be4:	3718      	adds	r7, #24
 8009be6:	46bd      	mov	sp, r7
 8009be8:	bd80      	pop	{r7, pc}
 8009bea:	bf00      	nop
 8009bec:	20000f78 	.word	0x20000f78
 8009bf0:	0800b6a8 	.word	0x0800b6a8
 8009bf4:	08009d35 	.word	0x08009d35
 8009bf8:	20000f7c 	.word	0x20000f7c

08009bfc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009bfc:	b580      	push	{r7, lr}
 8009bfe:	b08a      	sub	sp, #40	@ 0x28
 8009c00:	af00      	add	r7, sp, #0
 8009c02:	60f8      	str	r0, [r7, #12]
 8009c04:	60b9      	str	r1, [r7, #8]
 8009c06:	607a      	str	r2, [r7, #4]
 8009c08:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d10b      	bne.n	8009c2c <xTimerGenericCommand+0x30>
	__asm volatile
 8009c14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c18:	f383 8811 	msr	BASEPRI, r3
 8009c1c:	f3bf 8f6f 	isb	sy
 8009c20:	f3bf 8f4f 	dsb	sy
 8009c24:	623b      	str	r3, [r7, #32]
}
 8009c26:	bf00      	nop
 8009c28:	bf00      	nop
 8009c2a:	e7fd      	b.n	8009c28 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009c2c:	4b19      	ldr	r3, [pc, #100]	@ (8009c94 <xTimerGenericCommand+0x98>)
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d02a      	beq.n	8009c8a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009c34:	68bb      	ldr	r3, [r7, #8]
 8009c36:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009c40:	68bb      	ldr	r3, [r7, #8]
 8009c42:	2b05      	cmp	r3, #5
 8009c44:	dc18      	bgt.n	8009c78 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009c46:	f7ff fead 	bl	80099a4 <xTaskGetSchedulerState>
 8009c4a:	4603      	mov	r3, r0
 8009c4c:	2b02      	cmp	r3, #2
 8009c4e:	d109      	bne.n	8009c64 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009c50:	4b10      	ldr	r3, [pc, #64]	@ (8009c94 <xTimerGenericCommand+0x98>)
 8009c52:	6818      	ldr	r0, [r3, #0]
 8009c54:	f107 0110 	add.w	r1, r7, #16
 8009c58:	2300      	movs	r3, #0
 8009c5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c5c:	f7fe fb6e 	bl	800833c <xQueueGenericSend>
 8009c60:	6278      	str	r0, [r7, #36]	@ 0x24
 8009c62:	e012      	b.n	8009c8a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009c64:	4b0b      	ldr	r3, [pc, #44]	@ (8009c94 <xTimerGenericCommand+0x98>)
 8009c66:	6818      	ldr	r0, [r3, #0]
 8009c68:	f107 0110 	add.w	r1, r7, #16
 8009c6c:	2300      	movs	r3, #0
 8009c6e:	2200      	movs	r2, #0
 8009c70:	f7fe fb64 	bl	800833c <xQueueGenericSend>
 8009c74:	6278      	str	r0, [r7, #36]	@ 0x24
 8009c76:	e008      	b.n	8009c8a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009c78:	4b06      	ldr	r3, [pc, #24]	@ (8009c94 <xTimerGenericCommand+0x98>)
 8009c7a:	6818      	ldr	r0, [r3, #0]
 8009c7c:	f107 0110 	add.w	r1, r7, #16
 8009c80:	2300      	movs	r3, #0
 8009c82:	683a      	ldr	r2, [r7, #0]
 8009c84:	f7fe fc5c 	bl	8008540 <xQueueGenericSendFromISR>
 8009c88:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009c8c:	4618      	mov	r0, r3
 8009c8e:	3728      	adds	r7, #40	@ 0x28
 8009c90:	46bd      	mov	sp, r7
 8009c92:	bd80      	pop	{r7, pc}
 8009c94:	20000f78 	.word	0x20000f78

08009c98 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009c98:	b580      	push	{r7, lr}
 8009c9a:	b088      	sub	sp, #32
 8009c9c:	af02      	add	r7, sp, #8
 8009c9e:	6078      	str	r0, [r7, #4]
 8009ca0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009ca2:	4b23      	ldr	r3, [pc, #140]	@ (8009d30 <prvProcessExpiredTimer+0x98>)
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	68db      	ldr	r3, [r3, #12]
 8009ca8:	68db      	ldr	r3, [r3, #12]
 8009caa:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009cac:	697b      	ldr	r3, [r7, #20]
 8009cae:	3304      	adds	r3, #4
 8009cb0:	4618      	mov	r0, r3
 8009cb2:	f7fe fa0f 	bl	80080d4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009cb6:	697b      	ldr	r3, [r7, #20]
 8009cb8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009cbc:	f003 0304 	and.w	r3, r3, #4
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d023      	beq.n	8009d0c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009cc4:	697b      	ldr	r3, [r7, #20]
 8009cc6:	699a      	ldr	r2, [r3, #24]
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	18d1      	adds	r1, r2, r3
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	683a      	ldr	r2, [r7, #0]
 8009cd0:	6978      	ldr	r0, [r7, #20]
 8009cd2:	f000 f8d5 	bl	8009e80 <prvInsertTimerInActiveList>
 8009cd6:	4603      	mov	r3, r0
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d020      	beq.n	8009d1e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009cdc:	2300      	movs	r3, #0
 8009cde:	9300      	str	r3, [sp, #0]
 8009ce0:	2300      	movs	r3, #0
 8009ce2:	687a      	ldr	r2, [r7, #4]
 8009ce4:	2100      	movs	r1, #0
 8009ce6:	6978      	ldr	r0, [r7, #20]
 8009ce8:	f7ff ff88 	bl	8009bfc <xTimerGenericCommand>
 8009cec:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009cee:	693b      	ldr	r3, [r7, #16]
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d114      	bne.n	8009d1e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8009cf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cf8:	f383 8811 	msr	BASEPRI, r3
 8009cfc:	f3bf 8f6f 	isb	sy
 8009d00:	f3bf 8f4f 	dsb	sy
 8009d04:	60fb      	str	r3, [r7, #12]
}
 8009d06:	bf00      	nop
 8009d08:	bf00      	nop
 8009d0a:	e7fd      	b.n	8009d08 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009d0c:	697b      	ldr	r3, [r7, #20]
 8009d0e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009d12:	f023 0301 	bic.w	r3, r3, #1
 8009d16:	b2da      	uxtb	r2, r3
 8009d18:	697b      	ldr	r3, [r7, #20]
 8009d1a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009d1e:	697b      	ldr	r3, [r7, #20]
 8009d20:	6a1b      	ldr	r3, [r3, #32]
 8009d22:	6978      	ldr	r0, [r7, #20]
 8009d24:	4798      	blx	r3
}
 8009d26:	bf00      	nop
 8009d28:	3718      	adds	r7, #24
 8009d2a:	46bd      	mov	sp, r7
 8009d2c:	bd80      	pop	{r7, pc}
 8009d2e:	bf00      	nop
 8009d30:	20000f70 	.word	0x20000f70

08009d34 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009d34:	b580      	push	{r7, lr}
 8009d36:	b084      	sub	sp, #16
 8009d38:	af00      	add	r7, sp, #0
 8009d3a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009d3c:	f107 0308 	add.w	r3, r7, #8
 8009d40:	4618      	mov	r0, r3
 8009d42:	f000 f859 	bl	8009df8 <prvGetNextExpireTime>
 8009d46:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009d48:	68bb      	ldr	r3, [r7, #8]
 8009d4a:	4619      	mov	r1, r3
 8009d4c:	68f8      	ldr	r0, [r7, #12]
 8009d4e:	f000 f805 	bl	8009d5c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009d52:	f000 f8d7 	bl	8009f04 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009d56:	bf00      	nop
 8009d58:	e7f0      	b.n	8009d3c <prvTimerTask+0x8>
	...

08009d5c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009d5c:	b580      	push	{r7, lr}
 8009d5e:	b084      	sub	sp, #16
 8009d60:	af00      	add	r7, sp, #0
 8009d62:	6078      	str	r0, [r7, #4]
 8009d64:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009d66:	f7ff fa19 	bl	800919c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009d6a:	f107 0308 	add.w	r3, r7, #8
 8009d6e:	4618      	mov	r0, r3
 8009d70:	f000 f866 	bl	8009e40 <prvSampleTimeNow>
 8009d74:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009d76:	68bb      	ldr	r3, [r7, #8]
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d130      	bne.n	8009dde <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009d7c:	683b      	ldr	r3, [r7, #0]
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d10a      	bne.n	8009d98 <prvProcessTimerOrBlockTask+0x3c>
 8009d82:	687a      	ldr	r2, [r7, #4]
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	429a      	cmp	r2, r3
 8009d88:	d806      	bhi.n	8009d98 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009d8a:	f7ff fa15 	bl	80091b8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009d8e:	68f9      	ldr	r1, [r7, #12]
 8009d90:	6878      	ldr	r0, [r7, #4]
 8009d92:	f7ff ff81 	bl	8009c98 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009d96:	e024      	b.n	8009de2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009d98:	683b      	ldr	r3, [r7, #0]
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d008      	beq.n	8009db0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009d9e:	4b13      	ldr	r3, [pc, #76]	@ (8009dec <prvProcessTimerOrBlockTask+0x90>)
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d101      	bne.n	8009dac <prvProcessTimerOrBlockTask+0x50>
 8009da8:	2301      	movs	r3, #1
 8009daa:	e000      	b.n	8009dae <prvProcessTimerOrBlockTask+0x52>
 8009dac:	2300      	movs	r3, #0
 8009dae:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009db0:	4b0f      	ldr	r3, [pc, #60]	@ (8009df0 <prvProcessTimerOrBlockTask+0x94>)
 8009db2:	6818      	ldr	r0, [r3, #0]
 8009db4:	687a      	ldr	r2, [r7, #4]
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	1ad3      	subs	r3, r2, r3
 8009dba:	683a      	ldr	r2, [r7, #0]
 8009dbc:	4619      	mov	r1, r3
 8009dbe:	f7fe fe79 	bl	8008ab4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009dc2:	f7ff f9f9 	bl	80091b8 <xTaskResumeAll>
 8009dc6:	4603      	mov	r3, r0
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d10a      	bne.n	8009de2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009dcc:	4b09      	ldr	r3, [pc, #36]	@ (8009df4 <prvProcessTimerOrBlockTask+0x98>)
 8009dce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009dd2:	601a      	str	r2, [r3, #0]
 8009dd4:	f3bf 8f4f 	dsb	sy
 8009dd8:	f3bf 8f6f 	isb	sy
}
 8009ddc:	e001      	b.n	8009de2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009dde:	f7ff f9eb 	bl	80091b8 <xTaskResumeAll>
}
 8009de2:	bf00      	nop
 8009de4:	3710      	adds	r7, #16
 8009de6:	46bd      	mov	sp, r7
 8009de8:	bd80      	pop	{r7, pc}
 8009dea:	bf00      	nop
 8009dec:	20000f74 	.word	0x20000f74
 8009df0:	20000f78 	.word	0x20000f78
 8009df4:	e000ed04 	.word	0xe000ed04

08009df8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009df8:	b480      	push	{r7}
 8009dfa:	b085      	sub	sp, #20
 8009dfc:	af00      	add	r7, sp, #0
 8009dfe:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009e00:	4b0e      	ldr	r3, [pc, #56]	@ (8009e3c <prvGetNextExpireTime+0x44>)
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d101      	bne.n	8009e0e <prvGetNextExpireTime+0x16>
 8009e0a:	2201      	movs	r2, #1
 8009e0c:	e000      	b.n	8009e10 <prvGetNextExpireTime+0x18>
 8009e0e:	2200      	movs	r2, #0
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d105      	bne.n	8009e28 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009e1c:	4b07      	ldr	r3, [pc, #28]	@ (8009e3c <prvGetNextExpireTime+0x44>)
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	68db      	ldr	r3, [r3, #12]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	60fb      	str	r3, [r7, #12]
 8009e26:	e001      	b.n	8009e2c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009e28:	2300      	movs	r3, #0
 8009e2a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009e2c:	68fb      	ldr	r3, [r7, #12]
}
 8009e2e:	4618      	mov	r0, r3
 8009e30:	3714      	adds	r7, #20
 8009e32:	46bd      	mov	sp, r7
 8009e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e38:	4770      	bx	lr
 8009e3a:	bf00      	nop
 8009e3c:	20000f70 	.word	0x20000f70

08009e40 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009e40:	b580      	push	{r7, lr}
 8009e42:	b084      	sub	sp, #16
 8009e44:	af00      	add	r7, sp, #0
 8009e46:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009e48:	f7ff fa54 	bl	80092f4 <xTaskGetTickCount>
 8009e4c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009e4e:	4b0b      	ldr	r3, [pc, #44]	@ (8009e7c <prvSampleTimeNow+0x3c>)
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	68fa      	ldr	r2, [r7, #12]
 8009e54:	429a      	cmp	r2, r3
 8009e56:	d205      	bcs.n	8009e64 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009e58:	f000 f93a 	bl	800a0d0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	2201      	movs	r2, #1
 8009e60:	601a      	str	r2, [r3, #0]
 8009e62:	e002      	b.n	8009e6a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	2200      	movs	r2, #0
 8009e68:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009e6a:	4a04      	ldr	r2, [pc, #16]	@ (8009e7c <prvSampleTimeNow+0x3c>)
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009e70:	68fb      	ldr	r3, [r7, #12]
}
 8009e72:	4618      	mov	r0, r3
 8009e74:	3710      	adds	r7, #16
 8009e76:	46bd      	mov	sp, r7
 8009e78:	bd80      	pop	{r7, pc}
 8009e7a:	bf00      	nop
 8009e7c:	20000f80 	.word	0x20000f80

08009e80 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009e80:	b580      	push	{r7, lr}
 8009e82:	b086      	sub	sp, #24
 8009e84:	af00      	add	r7, sp, #0
 8009e86:	60f8      	str	r0, [r7, #12]
 8009e88:	60b9      	str	r1, [r7, #8]
 8009e8a:	607a      	str	r2, [r7, #4]
 8009e8c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009e8e:	2300      	movs	r3, #0
 8009e90:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	68ba      	ldr	r2, [r7, #8]
 8009e96:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	68fa      	ldr	r2, [r7, #12]
 8009e9c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009e9e:	68ba      	ldr	r2, [r7, #8]
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	429a      	cmp	r2, r3
 8009ea4:	d812      	bhi.n	8009ecc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009ea6:	687a      	ldr	r2, [r7, #4]
 8009ea8:	683b      	ldr	r3, [r7, #0]
 8009eaa:	1ad2      	subs	r2, r2, r3
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	699b      	ldr	r3, [r3, #24]
 8009eb0:	429a      	cmp	r2, r3
 8009eb2:	d302      	bcc.n	8009eba <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009eb4:	2301      	movs	r3, #1
 8009eb6:	617b      	str	r3, [r7, #20]
 8009eb8:	e01b      	b.n	8009ef2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009eba:	4b10      	ldr	r3, [pc, #64]	@ (8009efc <prvInsertTimerInActiveList+0x7c>)
 8009ebc:	681a      	ldr	r2, [r3, #0]
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	3304      	adds	r3, #4
 8009ec2:	4619      	mov	r1, r3
 8009ec4:	4610      	mov	r0, r2
 8009ec6:	f7fe f8cc 	bl	8008062 <vListInsert>
 8009eca:	e012      	b.n	8009ef2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009ecc:	687a      	ldr	r2, [r7, #4]
 8009ece:	683b      	ldr	r3, [r7, #0]
 8009ed0:	429a      	cmp	r2, r3
 8009ed2:	d206      	bcs.n	8009ee2 <prvInsertTimerInActiveList+0x62>
 8009ed4:	68ba      	ldr	r2, [r7, #8]
 8009ed6:	683b      	ldr	r3, [r7, #0]
 8009ed8:	429a      	cmp	r2, r3
 8009eda:	d302      	bcc.n	8009ee2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009edc:	2301      	movs	r3, #1
 8009ede:	617b      	str	r3, [r7, #20]
 8009ee0:	e007      	b.n	8009ef2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009ee2:	4b07      	ldr	r3, [pc, #28]	@ (8009f00 <prvInsertTimerInActiveList+0x80>)
 8009ee4:	681a      	ldr	r2, [r3, #0]
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	3304      	adds	r3, #4
 8009eea:	4619      	mov	r1, r3
 8009eec:	4610      	mov	r0, r2
 8009eee:	f7fe f8b8 	bl	8008062 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009ef2:	697b      	ldr	r3, [r7, #20]
}
 8009ef4:	4618      	mov	r0, r3
 8009ef6:	3718      	adds	r7, #24
 8009ef8:	46bd      	mov	sp, r7
 8009efa:	bd80      	pop	{r7, pc}
 8009efc:	20000f74 	.word	0x20000f74
 8009f00:	20000f70 	.word	0x20000f70

08009f04 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009f04:	b580      	push	{r7, lr}
 8009f06:	b08e      	sub	sp, #56	@ 0x38
 8009f08:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009f0a:	e0ce      	b.n	800a0aa <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	da19      	bge.n	8009f46 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009f12:	1d3b      	adds	r3, r7, #4
 8009f14:	3304      	adds	r3, #4
 8009f16:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009f18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d10b      	bne.n	8009f36 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8009f1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f22:	f383 8811 	msr	BASEPRI, r3
 8009f26:	f3bf 8f6f 	isb	sy
 8009f2a:	f3bf 8f4f 	dsb	sy
 8009f2e:	61fb      	str	r3, [r7, #28]
}
 8009f30:	bf00      	nop
 8009f32:	bf00      	nop
 8009f34:	e7fd      	b.n	8009f32 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009f36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009f3c:	6850      	ldr	r0, [r2, #4]
 8009f3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009f40:	6892      	ldr	r2, [r2, #8]
 8009f42:	4611      	mov	r1, r2
 8009f44:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	f2c0 80ae 	blt.w	800a0aa <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009f52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f54:	695b      	ldr	r3, [r3, #20]
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d004      	beq.n	8009f64 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009f5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f5c:	3304      	adds	r3, #4
 8009f5e:	4618      	mov	r0, r3
 8009f60:	f7fe f8b8 	bl	80080d4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009f64:	463b      	mov	r3, r7
 8009f66:	4618      	mov	r0, r3
 8009f68:	f7ff ff6a 	bl	8009e40 <prvSampleTimeNow>
 8009f6c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	2b09      	cmp	r3, #9
 8009f72:	f200 8097 	bhi.w	800a0a4 <prvProcessReceivedCommands+0x1a0>
 8009f76:	a201      	add	r2, pc, #4	@ (adr r2, 8009f7c <prvProcessReceivedCommands+0x78>)
 8009f78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f7c:	08009fa5 	.word	0x08009fa5
 8009f80:	08009fa5 	.word	0x08009fa5
 8009f84:	08009fa5 	.word	0x08009fa5
 8009f88:	0800a01b 	.word	0x0800a01b
 8009f8c:	0800a02f 	.word	0x0800a02f
 8009f90:	0800a07b 	.word	0x0800a07b
 8009f94:	08009fa5 	.word	0x08009fa5
 8009f98:	08009fa5 	.word	0x08009fa5
 8009f9c:	0800a01b 	.word	0x0800a01b
 8009fa0:	0800a02f 	.word	0x0800a02f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009fa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fa6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009faa:	f043 0301 	orr.w	r3, r3, #1
 8009fae:	b2da      	uxtb	r2, r3
 8009fb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fb2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009fb6:	68ba      	ldr	r2, [r7, #8]
 8009fb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fba:	699b      	ldr	r3, [r3, #24]
 8009fbc:	18d1      	adds	r1, r2, r3
 8009fbe:	68bb      	ldr	r3, [r7, #8]
 8009fc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009fc2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009fc4:	f7ff ff5c 	bl	8009e80 <prvInsertTimerInActiveList>
 8009fc8:	4603      	mov	r3, r0
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d06c      	beq.n	800a0a8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009fce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fd0:	6a1b      	ldr	r3, [r3, #32]
 8009fd2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009fd4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009fd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fd8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009fdc:	f003 0304 	and.w	r3, r3, #4
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d061      	beq.n	800a0a8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009fe4:	68ba      	ldr	r2, [r7, #8]
 8009fe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fe8:	699b      	ldr	r3, [r3, #24]
 8009fea:	441a      	add	r2, r3
 8009fec:	2300      	movs	r3, #0
 8009fee:	9300      	str	r3, [sp, #0]
 8009ff0:	2300      	movs	r3, #0
 8009ff2:	2100      	movs	r1, #0
 8009ff4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009ff6:	f7ff fe01 	bl	8009bfc <xTimerGenericCommand>
 8009ffa:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009ffc:	6a3b      	ldr	r3, [r7, #32]
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d152      	bne.n	800a0a8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800a002:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a006:	f383 8811 	msr	BASEPRI, r3
 800a00a:	f3bf 8f6f 	isb	sy
 800a00e:	f3bf 8f4f 	dsb	sy
 800a012:	61bb      	str	r3, [r7, #24]
}
 800a014:	bf00      	nop
 800a016:	bf00      	nop
 800a018:	e7fd      	b.n	800a016 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a01a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a01c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a020:	f023 0301 	bic.w	r3, r3, #1
 800a024:	b2da      	uxtb	r2, r3
 800a026:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a028:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a02c:	e03d      	b.n	800a0aa <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a02e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a030:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a034:	f043 0301 	orr.w	r3, r3, #1
 800a038:	b2da      	uxtb	r2, r3
 800a03a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a03c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a040:	68ba      	ldr	r2, [r7, #8]
 800a042:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a044:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a046:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a048:	699b      	ldr	r3, [r3, #24]
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d10b      	bne.n	800a066 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800a04e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a052:	f383 8811 	msr	BASEPRI, r3
 800a056:	f3bf 8f6f 	isb	sy
 800a05a:	f3bf 8f4f 	dsb	sy
 800a05e:	617b      	str	r3, [r7, #20]
}
 800a060:	bf00      	nop
 800a062:	bf00      	nop
 800a064:	e7fd      	b.n	800a062 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a066:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a068:	699a      	ldr	r2, [r3, #24]
 800a06a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a06c:	18d1      	adds	r1, r2, r3
 800a06e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a070:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a072:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a074:	f7ff ff04 	bl	8009e80 <prvInsertTimerInActiveList>
					break;
 800a078:	e017      	b.n	800a0aa <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a07a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a07c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a080:	f003 0302 	and.w	r3, r3, #2
 800a084:	2b00      	cmp	r3, #0
 800a086:	d103      	bne.n	800a090 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800a088:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a08a:	f000 fbe5 	bl	800a858 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a08e:	e00c      	b.n	800a0aa <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a090:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a092:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a096:	f023 0301 	bic.w	r3, r3, #1
 800a09a:	b2da      	uxtb	r2, r3
 800a09c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a09e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a0a2:	e002      	b.n	800a0aa <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800a0a4:	bf00      	nop
 800a0a6:	e000      	b.n	800a0aa <prvProcessReceivedCommands+0x1a6>
					break;
 800a0a8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a0aa:	4b08      	ldr	r3, [pc, #32]	@ (800a0cc <prvProcessReceivedCommands+0x1c8>)
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	1d39      	adds	r1, r7, #4
 800a0b0:	2200      	movs	r2, #0
 800a0b2:	4618      	mov	r0, r3
 800a0b4:	f7fe fae2 	bl	800867c <xQueueReceive>
 800a0b8:	4603      	mov	r3, r0
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	f47f af26 	bne.w	8009f0c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a0c0:	bf00      	nop
 800a0c2:	bf00      	nop
 800a0c4:	3730      	adds	r7, #48	@ 0x30
 800a0c6:	46bd      	mov	sp, r7
 800a0c8:	bd80      	pop	{r7, pc}
 800a0ca:	bf00      	nop
 800a0cc:	20000f78 	.word	0x20000f78

0800a0d0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a0d0:	b580      	push	{r7, lr}
 800a0d2:	b088      	sub	sp, #32
 800a0d4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a0d6:	e049      	b.n	800a16c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a0d8:	4b2e      	ldr	r3, [pc, #184]	@ (800a194 <prvSwitchTimerLists+0xc4>)
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	68db      	ldr	r3, [r3, #12]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a0e2:	4b2c      	ldr	r3, [pc, #176]	@ (800a194 <prvSwitchTimerLists+0xc4>)
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	68db      	ldr	r3, [r3, #12]
 800a0e8:	68db      	ldr	r3, [r3, #12]
 800a0ea:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	3304      	adds	r3, #4
 800a0f0:	4618      	mov	r0, r3
 800a0f2:	f7fd ffef 	bl	80080d4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	6a1b      	ldr	r3, [r3, #32]
 800a0fa:	68f8      	ldr	r0, [r7, #12]
 800a0fc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a104:	f003 0304 	and.w	r3, r3, #4
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d02f      	beq.n	800a16c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	699b      	ldr	r3, [r3, #24]
 800a110:	693a      	ldr	r2, [r7, #16]
 800a112:	4413      	add	r3, r2
 800a114:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a116:	68ba      	ldr	r2, [r7, #8]
 800a118:	693b      	ldr	r3, [r7, #16]
 800a11a:	429a      	cmp	r2, r3
 800a11c:	d90e      	bls.n	800a13c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	68ba      	ldr	r2, [r7, #8]
 800a122:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	68fa      	ldr	r2, [r7, #12]
 800a128:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a12a:	4b1a      	ldr	r3, [pc, #104]	@ (800a194 <prvSwitchTimerLists+0xc4>)
 800a12c:	681a      	ldr	r2, [r3, #0]
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	3304      	adds	r3, #4
 800a132:	4619      	mov	r1, r3
 800a134:	4610      	mov	r0, r2
 800a136:	f7fd ff94 	bl	8008062 <vListInsert>
 800a13a:	e017      	b.n	800a16c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a13c:	2300      	movs	r3, #0
 800a13e:	9300      	str	r3, [sp, #0]
 800a140:	2300      	movs	r3, #0
 800a142:	693a      	ldr	r2, [r7, #16]
 800a144:	2100      	movs	r1, #0
 800a146:	68f8      	ldr	r0, [r7, #12]
 800a148:	f7ff fd58 	bl	8009bfc <xTimerGenericCommand>
 800a14c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	2b00      	cmp	r3, #0
 800a152:	d10b      	bne.n	800a16c <prvSwitchTimerLists+0x9c>
	__asm volatile
 800a154:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a158:	f383 8811 	msr	BASEPRI, r3
 800a15c:	f3bf 8f6f 	isb	sy
 800a160:	f3bf 8f4f 	dsb	sy
 800a164:	603b      	str	r3, [r7, #0]
}
 800a166:	bf00      	nop
 800a168:	bf00      	nop
 800a16a:	e7fd      	b.n	800a168 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a16c:	4b09      	ldr	r3, [pc, #36]	@ (800a194 <prvSwitchTimerLists+0xc4>)
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	2b00      	cmp	r3, #0
 800a174:	d1b0      	bne.n	800a0d8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a176:	4b07      	ldr	r3, [pc, #28]	@ (800a194 <prvSwitchTimerLists+0xc4>)
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a17c:	4b06      	ldr	r3, [pc, #24]	@ (800a198 <prvSwitchTimerLists+0xc8>)
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	4a04      	ldr	r2, [pc, #16]	@ (800a194 <prvSwitchTimerLists+0xc4>)
 800a182:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a184:	4a04      	ldr	r2, [pc, #16]	@ (800a198 <prvSwitchTimerLists+0xc8>)
 800a186:	697b      	ldr	r3, [r7, #20]
 800a188:	6013      	str	r3, [r2, #0]
}
 800a18a:	bf00      	nop
 800a18c:	3718      	adds	r7, #24
 800a18e:	46bd      	mov	sp, r7
 800a190:	bd80      	pop	{r7, pc}
 800a192:	bf00      	nop
 800a194:	20000f70 	.word	0x20000f70
 800a198:	20000f74 	.word	0x20000f74

0800a19c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a19c:	b580      	push	{r7, lr}
 800a19e:	b082      	sub	sp, #8
 800a1a0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a1a2:	f000 f969 	bl	800a478 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a1a6:	4b15      	ldr	r3, [pc, #84]	@ (800a1fc <prvCheckForValidListAndQueue+0x60>)
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d120      	bne.n	800a1f0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a1ae:	4814      	ldr	r0, [pc, #80]	@ (800a200 <prvCheckForValidListAndQueue+0x64>)
 800a1b0:	f7fd ff06 	bl	8007fc0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a1b4:	4813      	ldr	r0, [pc, #76]	@ (800a204 <prvCheckForValidListAndQueue+0x68>)
 800a1b6:	f7fd ff03 	bl	8007fc0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a1ba:	4b13      	ldr	r3, [pc, #76]	@ (800a208 <prvCheckForValidListAndQueue+0x6c>)
 800a1bc:	4a10      	ldr	r2, [pc, #64]	@ (800a200 <prvCheckForValidListAndQueue+0x64>)
 800a1be:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a1c0:	4b12      	ldr	r3, [pc, #72]	@ (800a20c <prvCheckForValidListAndQueue+0x70>)
 800a1c2:	4a10      	ldr	r2, [pc, #64]	@ (800a204 <prvCheckForValidListAndQueue+0x68>)
 800a1c4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a1c6:	2300      	movs	r3, #0
 800a1c8:	9300      	str	r3, [sp, #0]
 800a1ca:	4b11      	ldr	r3, [pc, #68]	@ (800a210 <prvCheckForValidListAndQueue+0x74>)
 800a1cc:	4a11      	ldr	r2, [pc, #68]	@ (800a214 <prvCheckForValidListAndQueue+0x78>)
 800a1ce:	2110      	movs	r1, #16
 800a1d0:	200a      	movs	r0, #10
 800a1d2:	f7fe f813 	bl	80081fc <xQueueGenericCreateStatic>
 800a1d6:	4603      	mov	r3, r0
 800a1d8:	4a08      	ldr	r2, [pc, #32]	@ (800a1fc <prvCheckForValidListAndQueue+0x60>)
 800a1da:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a1dc:	4b07      	ldr	r3, [pc, #28]	@ (800a1fc <prvCheckForValidListAndQueue+0x60>)
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d005      	beq.n	800a1f0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a1e4:	4b05      	ldr	r3, [pc, #20]	@ (800a1fc <prvCheckForValidListAndQueue+0x60>)
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	490b      	ldr	r1, [pc, #44]	@ (800a218 <prvCheckForValidListAndQueue+0x7c>)
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	f7fe fc38 	bl	8008a60 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a1f0:	f000 f974 	bl	800a4dc <vPortExitCritical>
}
 800a1f4:	bf00      	nop
 800a1f6:	46bd      	mov	sp, r7
 800a1f8:	bd80      	pop	{r7, pc}
 800a1fa:	bf00      	nop
 800a1fc:	20000f78 	.word	0x20000f78
 800a200:	20000f48 	.word	0x20000f48
 800a204:	20000f5c 	.word	0x20000f5c
 800a208:	20000f70 	.word	0x20000f70
 800a20c:	20000f74 	.word	0x20000f74
 800a210:	20001024 	.word	0x20001024
 800a214:	20000f84 	.word	0x20000f84
 800a218:	0800b6b0 	.word	0x0800b6b0

0800a21c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a21c:	b480      	push	{r7}
 800a21e:	b085      	sub	sp, #20
 800a220:	af00      	add	r7, sp, #0
 800a222:	60f8      	str	r0, [r7, #12]
 800a224:	60b9      	str	r1, [r7, #8]
 800a226:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	3b04      	subs	r3, #4
 800a22c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a234:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	3b04      	subs	r3, #4
 800a23a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a23c:	68bb      	ldr	r3, [r7, #8]
 800a23e:	f023 0201 	bic.w	r2, r3, #1
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	3b04      	subs	r3, #4
 800a24a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a24c:	4a0c      	ldr	r2, [pc, #48]	@ (800a280 <pxPortInitialiseStack+0x64>)
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	3b14      	subs	r3, #20
 800a256:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a258:	687a      	ldr	r2, [r7, #4]
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	3b04      	subs	r3, #4
 800a262:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	f06f 0202 	mvn.w	r2, #2
 800a26a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	3b20      	subs	r3, #32
 800a270:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a272:	68fb      	ldr	r3, [r7, #12]
}
 800a274:	4618      	mov	r0, r3
 800a276:	3714      	adds	r7, #20
 800a278:	46bd      	mov	sp, r7
 800a27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a27e:	4770      	bx	lr
 800a280:	0800a285 	.word	0x0800a285

0800a284 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a284:	b480      	push	{r7}
 800a286:	b085      	sub	sp, #20
 800a288:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a28a:	2300      	movs	r3, #0
 800a28c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a28e:	4b13      	ldr	r3, [pc, #76]	@ (800a2dc <prvTaskExitError+0x58>)
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a296:	d00b      	beq.n	800a2b0 <prvTaskExitError+0x2c>
	__asm volatile
 800a298:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a29c:	f383 8811 	msr	BASEPRI, r3
 800a2a0:	f3bf 8f6f 	isb	sy
 800a2a4:	f3bf 8f4f 	dsb	sy
 800a2a8:	60fb      	str	r3, [r7, #12]
}
 800a2aa:	bf00      	nop
 800a2ac:	bf00      	nop
 800a2ae:	e7fd      	b.n	800a2ac <prvTaskExitError+0x28>
	__asm volatile
 800a2b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2b4:	f383 8811 	msr	BASEPRI, r3
 800a2b8:	f3bf 8f6f 	isb	sy
 800a2bc:	f3bf 8f4f 	dsb	sy
 800a2c0:	60bb      	str	r3, [r7, #8]
}
 800a2c2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a2c4:	bf00      	nop
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d0fc      	beq.n	800a2c6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a2cc:	bf00      	nop
 800a2ce:	bf00      	nop
 800a2d0:	3714      	adds	r7, #20
 800a2d2:	46bd      	mov	sp, r7
 800a2d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d8:	4770      	bx	lr
 800a2da:	bf00      	nop
 800a2dc:	20000098 	.word	0x20000098

0800a2e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a2e0:	4b07      	ldr	r3, [pc, #28]	@ (800a300 <pxCurrentTCBConst2>)
 800a2e2:	6819      	ldr	r1, [r3, #0]
 800a2e4:	6808      	ldr	r0, [r1, #0]
 800a2e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2ea:	f380 8809 	msr	PSP, r0
 800a2ee:	f3bf 8f6f 	isb	sy
 800a2f2:	f04f 0000 	mov.w	r0, #0
 800a2f6:	f380 8811 	msr	BASEPRI, r0
 800a2fa:	4770      	bx	lr
 800a2fc:	f3af 8000 	nop.w

0800a300 <pxCurrentTCBConst2>:
 800a300:	20000a48 	.word	0x20000a48
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a304:	bf00      	nop
 800a306:	bf00      	nop

0800a308 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a308:	4808      	ldr	r0, [pc, #32]	@ (800a32c <prvPortStartFirstTask+0x24>)
 800a30a:	6800      	ldr	r0, [r0, #0]
 800a30c:	6800      	ldr	r0, [r0, #0]
 800a30e:	f380 8808 	msr	MSP, r0
 800a312:	f04f 0000 	mov.w	r0, #0
 800a316:	f380 8814 	msr	CONTROL, r0
 800a31a:	b662      	cpsie	i
 800a31c:	b661      	cpsie	f
 800a31e:	f3bf 8f4f 	dsb	sy
 800a322:	f3bf 8f6f 	isb	sy
 800a326:	df00      	svc	0
 800a328:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a32a:	bf00      	nop
 800a32c:	e000ed08 	.word	0xe000ed08

0800a330 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a330:	b580      	push	{r7, lr}
 800a332:	b086      	sub	sp, #24
 800a334:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a336:	4b47      	ldr	r3, [pc, #284]	@ (800a454 <xPortStartScheduler+0x124>)
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	4a47      	ldr	r2, [pc, #284]	@ (800a458 <xPortStartScheduler+0x128>)
 800a33c:	4293      	cmp	r3, r2
 800a33e:	d10b      	bne.n	800a358 <xPortStartScheduler+0x28>
	__asm volatile
 800a340:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a344:	f383 8811 	msr	BASEPRI, r3
 800a348:	f3bf 8f6f 	isb	sy
 800a34c:	f3bf 8f4f 	dsb	sy
 800a350:	60fb      	str	r3, [r7, #12]
}
 800a352:	bf00      	nop
 800a354:	bf00      	nop
 800a356:	e7fd      	b.n	800a354 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a358:	4b3e      	ldr	r3, [pc, #248]	@ (800a454 <xPortStartScheduler+0x124>)
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	4a3f      	ldr	r2, [pc, #252]	@ (800a45c <xPortStartScheduler+0x12c>)
 800a35e:	4293      	cmp	r3, r2
 800a360:	d10b      	bne.n	800a37a <xPortStartScheduler+0x4a>
	__asm volatile
 800a362:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a366:	f383 8811 	msr	BASEPRI, r3
 800a36a:	f3bf 8f6f 	isb	sy
 800a36e:	f3bf 8f4f 	dsb	sy
 800a372:	613b      	str	r3, [r7, #16]
}
 800a374:	bf00      	nop
 800a376:	bf00      	nop
 800a378:	e7fd      	b.n	800a376 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a37a:	4b39      	ldr	r3, [pc, #228]	@ (800a460 <xPortStartScheduler+0x130>)
 800a37c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a37e:	697b      	ldr	r3, [r7, #20]
 800a380:	781b      	ldrb	r3, [r3, #0]
 800a382:	b2db      	uxtb	r3, r3
 800a384:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a386:	697b      	ldr	r3, [r7, #20]
 800a388:	22ff      	movs	r2, #255	@ 0xff
 800a38a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a38c:	697b      	ldr	r3, [r7, #20]
 800a38e:	781b      	ldrb	r3, [r3, #0]
 800a390:	b2db      	uxtb	r3, r3
 800a392:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a394:	78fb      	ldrb	r3, [r7, #3]
 800a396:	b2db      	uxtb	r3, r3
 800a398:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a39c:	b2da      	uxtb	r2, r3
 800a39e:	4b31      	ldr	r3, [pc, #196]	@ (800a464 <xPortStartScheduler+0x134>)
 800a3a0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a3a2:	4b31      	ldr	r3, [pc, #196]	@ (800a468 <xPortStartScheduler+0x138>)
 800a3a4:	2207      	movs	r2, #7
 800a3a6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a3a8:	e009      	b.n	800a3be <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800a3aa:	4b2f      	ldr	r3, [pc, #188]	@ (800a468 <xPortStartScheduler+0x138>)
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	3b01      	subs	r3, #1
 800a3b0:	4a2d      	ldr	r2, [pc, #180]	@ (800a468 <xPortStartScheduler+0x138>)
 800a3b2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a3b4:	78fb      	ldrb	r3, [r7, #3]
 800a3b6:	b2db      	uxtb	r3, r3
 800a3b8:	005b      	lsls	r3, r3, #1
 800a3ba:	b2db      	uxtb	r3, r3
 800a3bc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a3be:	78fb      	ldrb	r3, [r7, #3]
 800a3c0:	b2db      	uxtb	r3, r3
 800a3c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a3c6:	2b80      	cmp	r3, #128	@ 0x80
 800a3c8:	d0ef      	beq.n	800a3aa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a3ca:	4b27      	ldr	r3, [pc, #156]	@ (800a468 <xPortStartScheduler+0x138>)
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	f1c3 0307 	rsb	r3, r3, #7
 800a3d2:	2b04      	cmp	r3, #4
 800a3d4:	d00b      	beq.n	800a3ee <xPortStartScheduler+0xbe>
	__asm volatile
 800a3d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3da:	f383 8811 	msr	BASEPRI, r3
 800a3de:	f3bf 8f6f 	isb	sy
 800a3e2:	f3bf 8f4f 	dsb	sy
 800a3e6:	60bb      	str	r3, [r7, #8]
}
 800a3e8:	bf00      	nop
 800a3ea:	bf00      	nop
 800a3ec:	e7fd      	b.n	800a3ea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a3ee:	4b1e      	ldr	r3, [pc, #120]	@ (800a468 <xPortStartScheduler+0x138>)
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	021b      	lsls	r3, r3, #8
 800a3f4:	4a1c      	ldr	r2, [pc, #112]	@ (800a468 <xPortStartScheduler+0x138>)
 800a3f6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a3f8:	4b1b      	ldr	r3, [pc, #108]	@ (800a468 <xPortStartScheduler+0x138>)
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a400:	4a19      	ldr	r2, [pc, #100]	@ (800a468 <xPortStartScheduler+0x138>)
 800a402:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	b2da      	uxtb	r2, r3
 800a408:	697b      	ldr	r3, [r7, #20]
 800a40a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a40c:	4b17      	ldr	r3, [pc, #92]	@ (800a46c <xPortStartScheduler+0x13c>)
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	4a16      	ldr	r2, [pc, #88]	@ (800a46c <xPortStartScheduler+0x13c>)
 800a412:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a416:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a418:	4b14      	ldr	r3, [pc, #80]	@ (800a46c <xPortStartScheduler+0x13c>)
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	4a13      	ldr	r2, [pc, #76]	@ (800a46c <xPortStartScheduler+0x13c>)
 800a41e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a422:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a424:	f000 f8da 	bl	800a5dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a428:	4b11      	ldr	r3, [pc, #68]	@ (800a470 <xPortStartScheduler+0x140>)
 800a42a:	2200      	movs	r2, #0
 800a42c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a42e:	f000 f8f9 	bl	800a624 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a432:	4b10      	ldr	r3, [pc, #64]	@ (800a474 <xPortStartScheduler+0x144>)
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	4a0f      	ldr	r2, [pc, #60]	@ (800a474 <xPortStartScheduler+0x144>)
 800a438:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a43c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a43e:	f7ff ff63 	bl	800a308 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a442:	f7ff f821 	bl	8009488 <vTaskSwitchContext>
	prvTaskExitError();
 800a446:	f7ff ff1d 	bl	800a284 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a44a:	2300      	movs	r3, #0
}
 800a44c:	4618      	mov	r0, r3
 800a44e:	3718      	adds	r7, #24
 800a450:	46bd      	mov	sp, r7
 800a452:	bd80      	pop	{r7, pc}
 800a454:	e000ed00 	.word	0xe000ed00
 800a458:	410fc271 	.word	0x410fc271
 800a45c:	410fc270 	.word	0x410fc270
 800a460:	e000e400 	.word	0xe000e400
 800a464:	20001074 	.word	0x20001074
 800a468:	20001078 	.word	0x20001078
 800a46c:	e000ed20 	.word	0xe000ed20
 800a470:	20000098 	.word	0x20000098
 800a474:	e000ef34 	.word	0xe000ef34

0800a478 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a478:	b480      	push	{r7}
 800a47a:	b083      	sub	sp, #12
 800a47c:	af00      	add	r7, sp, #0
	__asm volatile
 800a47e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a482:	f383 8811 	msr	BASEPRI, r3
 800a486:	f3bf 8f6f 	isb	sy
 800a48a:	f3bf 8f4f 	dsb	sy
 800a48e:	607b      	str	r3, [r7, #4]
}
 800a490:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a492:	4b10      	ldr	r3, [pc, #64]	@ (800a4d4 <vPortEnterCritical+0x5c>)
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	3301      	adds	r3, #1
 800a498:	4a0e      	ldr	r2, [pc, #56]	@ (800a4d4 <vPortEnterCritical+0x5c>)
 800a49a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a49c:	4b0d      	ldr	r3, [pc, #52]	@ (800a4d4 <vPortEnterCritical+0x5c>)
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	2b01      	cmp	r3, #1
 800a4a2:	d110      	bne.n	800a4c6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a4a4:	4b0c      	ldr	r3, [pc, #48]	@ (800a4d8 <vPortEnterCritical+0x60>)
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	b2db      	uxtb	r3, r3
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d00b      	beq.n	800a4c6 <vPortEnterCritical+0x4e>
	__asm volatile
 800a4ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4b2:	f383 8811 	msr	BASEPRI, r3
 800a4b6:	f3bf 8f6f 	isb	sy
 800a4ba:	f3bf 8f4f 	dsb	sy
 800a4be:	603b      	str	r3, [r7, #0]
}
 800a4c0:	bf00      	nop
 800a4c2:	bf00      	nop
 800a4c4:	e7fd      	b.n	800a4c2 <vPortEnterCritical+0x4a>
	}
}
 800a4c6:	bf00      	nop
 800a4c8:	370c      	adds	r7, #12
 800a4ca:	46bd      	mov	sp, r7
 800a4cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d0:	4770      	bx	lr
 800a4d2:	bf00      	nop
 800a4d4:	20000098 	.word	0x20000098
 800a4d8:	e000ed04 	.word	0xe000ed04

0800a4dc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a4dc:	b480      	push	{r7}
 800a4de:	b083      	sub	sp, #12
 800a4e0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a4e2:	4b12      	ldr	r3, [pc, #72]	@ (800a52c <vPortExitCritical+0x50>)
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d10b      	bne.n	800a502 <vPortExitCritical+0x26>
	__asm volatile
 800a4ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4ee:	f383 8811 	msr	BASEPRI, r3
 800a4f2:	f3bf 8f6f 	isb	sy
 800a4f6:	f3bf 8f4f 	dsb	sy
 800a4fa:	607b      	str	r3, [r7, #4]
}
 800a4fc:	bf00      	nop
 800a4fe:	bf00      	nop
 800a500:	e7fd      	b.n	800a4fe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a502:	4b0a      	ldr	r3, [pc, #40]	@ (800a52c <vPortExitCritical+0x50>)
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	3b01      	subs	r3, #1
 800a508:	4a08      	ldr	r2, [pc, #32]	@ (800a52c <vPortExitCritical+0x50>)
 800a50a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a50c:	4b07      	ldr	r3, [pc, #28]	@ (800a52c <vPortExitCritical+0x50>)
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	2b00      	cmp	r3, #0
 800a512:	d105      	bne.n	800a520 <vPortExitCritical+0x44>
 800a514:	2300      	movs	r3, #0
 800a516:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a518:	683b      	ldr	r3, [r7, #0]
 800a51a:	f383 8811 	msr	BASEPRI, r3
}
 800a51e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a520:	bf00      	nop
 800a522:	370c      	adds	r7, #12
 800a524:	46bd      	mov	sp, r7
 800a526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a52a:	4770      	bx	lr
 800a52c:	20000098 	.word	0x20000098

0800a530 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a530:	f3ef 8009 	mrs	r0, PSP
 800a534:	f3bf 8f6f 	isb	sy
 800a538:	4b15      	ldr	r3, [pc, #84]	@ (800a590 <pxCurrentTCBConst>)
 800a53a:	681a      	ldr	r2, [r3, #0]
 800a53c:	f01e 0f10 	tst.w	lr, #16
 800a540:	bf08      	it	eq
 800a542:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a546:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a54a:	6010      	str	r0, [r2, #0]
 800a54c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a550:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a554:	f380 8811 	msr	BASEPRI, r0
 800a558:	f3bf 8f4f 	dsb	sy
 800a55c:	f3bf 8f6f 	isb	sy
 800a560:	f7fe ff92 	bl	8009488 <vTaskSwitchContext>
 800a564:	f04f 0000 	mov.w	r0, #0
 800a568:	f380 8811 	msr	BASEPRI, r0
 800a56c:	bc09      	pop	{r0, r3}
 800a56e:	6819      	ldr	r1, [r3, #0]
 800a570:	6808      	ldr	r0, [r1, #0]
 800a572:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a576:	f01e 0f10 	tst.w	lr, #16
 800a57a:	bf08      	it	eq
 800a57c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a580:	f380 8809 	msr	PSP, r0
 800a584:	f3bf 8f6f 	isb	sy
 800a588:	4770      	bx	lr
 800a58a:	bf00      	nop
 800a58c:	f3af 8000 	nop.w

0800a590 <pxCurrentTCBConst>:
 800a590:	20000a48 	.word	0x20000a48
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a594:	bf00      	nop
 800a596:	bf00      	nop

0800a598 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a598:	b580      	push	{r7, lr}
 800a59a:	b082      	sub	sp, #8
 800a59c:	af00      	add	r7, sp, #0
	__asm volatile
 800a59e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5a2:	f383 8811 	msr	BASEPRI, r3
 800a5a6:	f3bf 8f6f 	isb	sy
 800a5aa:	f3bf 8f4f 	dsb	sy
 800a5ae:	607b      	str	r3, [r7, #4]
}
 800a5b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a5b2:	f7fe feaf 	bl	8009314 <xTaskIncrementTick>
 800a5b6:	4603      	mov	r3, r0
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d003      	beq.n	800a5c4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a5bc:	4b06      	ldr	r3, [pc, #24]	@ (800a5d8 <xPortSysTickHandler+0x40>)
 800a5be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a5c2:	601a      	str	r2, [r3, #0]
 800a5c4:	2300      	movs	r3, #0
 800a5c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a5c8:	683b      	ldr	r3, [r7, #0]
 800a5ca:	f383 8811 	msr	BASEPRI, r3
}
 800a5ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a5d0:	bf00      	nop
 800a5d2:	3708      	adds	r7, #8
 800a5d4:	46bd      	mov	sp, r7
 800a5d6:	bd80      	pop	{r7, pc}
 800a5d8:	e000ed04 	.word	0xe000ed04

0800a5dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a5dc:	b480      	push	{r7}
 800a5de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a5e0:	4b0b      	ldr	r3, [pc, #44]	@ (800a610 <vPortSetupTimerInterrupt+0x34>)
 800a5e2:	2200      	movs	r2, #0
 800a5e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a5e6:	4b0b      	ldr	r3, [pc, #44]	@ (800a614 <vPortSetupTimerInterrupt+0x38>)
 800a5e8:	2200      	movs	r2, #0
 800a5ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a5ec:	4b0a      	ldr	r3, [pc, #40]	@ (800a618 <vPortSetupTimerInterrupt+0x3c>)
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	4a0a      	ldr	r2, [pc, #40]	@ (800a61c <vPortSetupTimerInterrupt+0x40>)
 800a5f2:	fba2 2303 	umull	r2, r3, r2, r3
 800a5f6:	099b      	lsrs	r3, r3, #6
 800a5f8:	4a09      	ldr	r2, [pc, #36]	@ (800a620 <vPortSetupTimerInterrupt+0x44>)
 800a5fa:	3b01      	subs	r3, #1
 800a5fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a5fe:	4b04      	ldr	r3, [pc, #16]	@ (800a610 <vPortSetupTimerInterrupt+0x34>)
 800a600:	2207      	movs	r2, #7
 800a602:	601a      	str	r2, [r3, #0]
}
 800a604:	bf00      	nop
 800a606:	46bd      	mov	sp, r7
 800a608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a60c:	4770      	bx	lr
 800a60e:	bf00      	nop
 800a610:	e000e010 	.word	0xe000e010
 800a614:	e000e018 	.word	0xe000e018
 800a618:	20000000 	.word	0x20000000
 800a61c:	10624dd3 	.word	0x10624dd3
 800a620:	e000e014 	.word	0xe000e014

0800a624 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a624:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a634 <vPortEnableVFP+0x10>
 800a628:	6801      	ldr	r1, [r0, #0]
 800a62a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a62e:	6001      	str	r1, [r0, #0]
 800a630:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a632:	bf00      	nop
 800a634:	e000ed88 	.word	0xe000ed88

0800a638 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a638:	b480      	push	{r7}
 800a63a:	b085      	sub	sp, #20
 800a63c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a63e:	f3ef 8305 	mrs	r3, IPSR
 800a642:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	2b0f      	cmp	r3, #15
 800a648:	d915      	bls.n	800a676 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a64a:	4a18      	ldr	r2, [pc, #96]	@ (800a6ac <vPortValidateInterruptPriority+0x74>)
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	4413      	add	r3, r2
 800a650:	781b      	ldrb	r3, [r3, #0]
 800a652:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a654:	4b16      	ldr	r3, [pc, #88]	@ (800a6b0 <vPortValidateInterruptPriority+0x78>)
 800a656:	781b      	ldrb	r3, [r3, #0]
 800a658:	7afa      	ldrb	r2, [r7, #11]
 800a65a:	429a      	cmp	r2, r3
 800a65c:	d20b      	bcs.n	800a676 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a65e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a662:	f383 8811 	msr	BASEPRI, r3
 800a666:	f3bf 8f6f 	isb	sy
 800a66a:	f3bf 8f4f 	dsb	sy
 800a66e:	607b      	str	r3, [r7, #4]
}
 800a670:	bf00      	nop
 800a672:	bf00      	nop
 800a674:	e7fd      	b.n	800a672 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a676:	4b0f      	ldr	r3, [pc, #60]	@ (800a6b4 <vPortValidateInterruptPriority+0x7c>)
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a67e:	4b0e      	ldr	r3, [pc, #56]	@ (800a6b8 <vPortValidateInterruptPriority+0x80>)
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	429a      	cmp	r2, r3
 800a684:	d90b      	bls.n	800a69e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a686:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a68a:	f383 8811 	msr	BASEPRI, r3
 800a68e:	f3bf 8f6f 	isb	sy
 800a692:	f3bf 8f4f 	dsb	sy
 800a696:	603b      	str	r3, [r7, #0]
}
 800a698:	bf00      	nop
 800a69a:	bf00      	nop
 800a69c:	e7fd      	b.n	800a69a <vPortValidateInterruptPriority+0x62>
	}
 800a69e:	bf00      	nop
 800a6a0:	3714      	adds	r7, #20
 800a6a2:	46bd      	mov	sp, r7
 800a6a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6a8:	4770      	bx	lr
 800a6aa:	bf00      	nop
 800a6ac:	e000e3f0 	.word	0xe000e3f0
 800a6b0:	20001074 	.word	0x20001074
 800a6b4:	e000ed0c 	.word	0xe000ed0c
 800a6b8:	20001078 	.word	0x20001078

0800a6bc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a6bc:	b580      	push	{r7, lr}
 800a6be:	b08a      	sub	sp, #40	@ 0x28
 800a6c0:	af00      	add	r7, sp, #0
 800a6c2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a6c4:	2300      	movs	r3, #0
 800a6c6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a6c8:	f7fe fd68 	bl	800919c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a6cc:	4b5c      	ldr	r3, [pc, #368]	@ (800a840 <pvPortMalloc+0x184>)
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d101      	bne.n	800a6d8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a6d4:	f000 f924 	bl	800a920 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a6d8:	4b5a      	ldr	r3, [pc, #360]	@ (800a844 <pvPortMalloc+0x188>)
 800a6da:	681a      	ldr	r2, [r3, #0]
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	4013      	ands	r3, r2
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	f040 8095 	bne.w	800a810 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d01e      	beq.n	800a72a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a6ec:	2208      	movs	r2, #8
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	4413      	add	r3, r2
 800a6f2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	f003 0307 	and.w	r3, r3, #7
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d015      	beq.n	800a72a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	f023 0307 	bic.w	r3, r3, #7
 800a704:	3308      	adds	r3, #8
 800a706:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	f003 0307 	and.w	r3, r3, #7
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d00b      	beq.n	800a72a <pvPortMalloc+0x6e>
	__asm volatile
 800a712:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a716:	f383 8811 	msr	BASEPRI, r3
 800a71a:	f3bf 8f6f 	isb	sy
 800a71e:	f3bf 8f4f 	dsb	sy
 800a722:	617b      	str	r3, [r7, #20]
}
 800a724:	bf00      	nop
 800a726:	bf00      	nop
 800a728:	e7fd      	b.n	800a726 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d06f      	beq.n	800a810 <pvPortMalloc+0x154>
 800a730:	4b45      	ldr	r3, [pc, #276]	@ (800a848 <pvPortMalloc+0x18c>)
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	687a      	ldr	r2, [r7, #4]
 800a736:	429a      	cmp	r2, r3
 800a738:	d86a      	bhi.n	800a810 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a73a:	4b44      	ldr	r3, [pc, #272]	@ (800a84c <pvPortMalloc+0x190>)
 800a73c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a73e:	4b43      	ldr	r3, [pc, #268]	@ (800a84c <pvPortMalloc+0x190>)
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a744:	e004      	b.n	800a750 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a748:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a74a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a752:	685b      	ldr	r3, [r3, #4]
 800a754:	687a      	ldr	r2, [r7, #4]
 800a756:	429a      	cmp	r2, r3
 800a758:	d903      	bls.n	800a762 <pvPortMalloc+0xa6>
 800a75a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d1f1      	bne.n	800a746 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a762:	4b37      	ldr	r3, [pc, #220]	@ (800a840 <pvPortMalloc+0x184>)
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a768:	429a      	cmp	r2, r3
 800a76a:	d051      	beq.n	800a810 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a76c:	6a3b      	ldr	r3, [r7, #32]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	2208      	movs	r2, #8
 800a772:	4413      	add	r3, r2
 800a774:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a778:	681a      	ldr	r2, [r3, #0]
 800a77a:	6a3b      	ldr	r3, [r7, #32]
 800a77c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a77e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a780:	685a      	ldr	r2, [r3, #4]
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	1ad2      	subs	r2, r2, r3
 800a786:	2308      	movs	r3, #8
 800a788:	005b      	lsls	r3, r3, #1
 800a78a:	429a      	cmp	r2, r3
 800a78c:	d920      	bls.n	800a7d0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a78e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	4413      	add	r3, r2
 800a794:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a796:	69bb      	ldr	r3, [r7, #24]
 800a798:	f003 0307 	and.w	r3, r3, #7
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d00b      	beq.n	800a7b8 <pvPortMalloc+0xfc>
	__asm volatile
 800a7a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7a4:	f383 8811 	msr	BASEPRI, r3
 800a7a8:	f3bf 8f6f 	isb	sy
 800a7ac:	f3bf 8f4f 	dsb	sy
 800a7b0:	613b      	str	r3, [r7, #16]
}
 800a7b2:	bf00      	nop
 800a7b4:	bf00      	nop
 800a7b6:	e7fd      	b.n	800a7b4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a7b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7ba:	685a      	ldr	r2, [r3, #4]
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	1ad2      	subs	r2, r2, r3
 800a7c0:	69bb      	ldr	r3, [r7, #24]
 800a7c2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a7c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7c6:	687a      	ldr	r2, [r7, #4]
 800a7c8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a7ca:	69b8      	ldr	r0, [r7, #24]
 800a7cc:	f000 f90a 	bl	800a9e4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a7d0:	4b1d      	ldr	r3, [pc, #116]	@ (800a848 <pvPortMalloc+0x18c>)
 800a7d2:	681a      	ldr	r2, [r3, #0]
 800a7d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7d6:	685b      	ldr	r3, [r3, #4]
 800a7d8:	1ad3      	subs	r3, r2, r3
 800a7da:	4a1b      	ldr	r2, [pc, #108]	@ (800a848 <pvPortMalloc+0x18c>)
 800a7dc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a7de:	4b1a      	ldr	r3, [pc, #104]	@ (800a848 <pvPortMalloc+0x18c>)
 800a7e0:	681a      	ldr	r2, [r3, #0]
 800a7e2:	4b1b      	ldr	r3, [pc, #108]	@ (800a850 <pvPortMalloc+0x194>)
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	429a      	cmp	r2, r3
 800a7e8:	d203      	bcs.n	800a7f2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a7ea:	4b17      	ldr	r3, [pc, #92]	@ (800a848 <pvPortMalloc+0x18c>)
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	4a18      	ldr	r2, [pc, #96]	@ (800a850 <pvPortMalloc+0x194>)
 800a7f0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a7f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7f4:	685a      	ldr	r2, [r3, #4]
 800a7f6:	4b13      	ldr	r3, [pc, #76]	@ (800a844 <pvPortMalloc+0x188>)
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	431a      	orrs	r2, r3
 800a7fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7fe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a802:	2200      	movs	r2, #0
 800a804:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a806:	4b13      	ldr	r3, [pc, #76]	@ (800a854 <pvPortMalloc+0x198>)
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	3301      	adds	r3, #1
 800a80c:	4a11      	ldr	r2, [pc, #68]	@ (800a854 <pvPortMalloc+0x198>)
 800a80e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a810:	f7fe fcd2 	bl	80091b8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a814:	69fb      	ldr	r3, [r7, #28]
 800a816:	f003 0307 	and.w	r3, r3, #7
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d00b      	beq.n	800a836 <pvPortMalloc+0x17a>
	__asm volatile
 800a81e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a822:	f383 8811 	msr	BASEPRI, r3
 800a826:	f3bf 8f6f 	isb	sy
 800a82a:	f3bf 8f4f 	dsb	sy
 800a82e:	60fb      	str	r3, [r7, #12]
}
 800a830:	bf00      	nop
 800a832:	bf00      	nop
 800a834:	e7fd      	b.n	800a832 <pvPortMalloc+0x176>
	return pvReturn;
 800a836:	69fb      	ldr	r3, [r7, #28]
}
 800a838:	4618      	mov	r0, r3
 800a83a:	3728      	adds	r7, #40	@ 0x28
 800a83c:	46bd      	mov	sp, r7
 800a83e:	bd80      	pop	{r7, pc}
 800a840:	20004c84 	.word	0x20004c84
 800a844:	20004c98 	.word	0x20004c98
 800a848:	20004c88 	.word	0x20004c88
 800a84c:	20004c7c 	.word	0x20004c7c
 800a850:	20004c8c 	.word	0x20004c8c
 800a854:	20004c90 	.word	0x20004c90

0800a858 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a858:	b580      	push	{r7, lr}
 800a85a:	b086      	sub	sp, #24
 800a85c:	af00      	add	r7, sp, #0
 800a85e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	2b00      	cmp	r3, #0
 800a868:	d04f      	beq.n	800a90a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a86a:	2308      	movs	r3, #8
 800a86c:	425b      	negs	r3, r3
 800a86e:	697a      	ldr	r2, [r7, #20]
 800a870:	4413      	add	r3, r2
 800a872:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a874:	697b      	ldr	r3, [r7, #20]
 800a876:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a878:	693b      	ldr	r3, [r7, #16]
 800a87a:	685a      	ldr	r2, [r3, #4]
 800a87c:	4b25      	ldr	r3, [pc, #148]	@ (800a914 <vPortFree+0xbc>)
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	4013      	ands	r3, r2
 800a882:	2b00      	cmp	r3, #0
 800a884:	d10b      	bne.n	800a89e <vPortFree+0x46>
	__asm volatile
 800a886:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a88a:	f383 8811 	msr	BASEPRI, r3
 800a88e:	f3bf 8f6f 	isb	sy
 800a892:	f3bf 8f4f 	dsb	sy
 800a896:	60fb      	str	r3, [r7, #12]
}
 800a898:	bf00      	nop
 800a89a:	bf00      	nop
 800a89c:	e7fd      	b.n	800a89a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a89e:	693b      	ldr	r3, [r7, #16]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d00b      	beq.n	800a8be <vPortFree+0x66>
	__asm volatile
 800a8a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8aa:	f383 8811 	msr	BASEPRI, r3
 800a8ae:	f3bf 8f6f 	isb	sy
 800a8b2:	f3bf 8f4f 	dsb	sy
 800a8b6:	60bb      	str	r3, [r7, #8]
}
 800a8b8:	bf00      	nop
 800a8ba:	bf00      	nop
 800a8bc:	e7fd      	b.n	800a8ba <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a8be:	693b      	ldr	r3, [r7, #16]
 800a8c0:	685a      	ldr	r2, [r3, #4]
 800a8c2:	4b14      	ldr	r3, [pc, #80]	@ (800a914 <vPortFree+0xbc>)
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	4013      	ands	r3, r2
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d01e      	beq.n	800a90a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a8cc:	693b      	ldr	r3, [r7, #16]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d11a      	bne.n	800a90a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a8d4:	693b      	ldr	r3, [r7, #16]
 800a8d6:	685a      	ldr	r2, [r3, #4]
 800a8d8:	4b0e      	ldr	r3, [pc, #56]	@ (800a914 <vPortFree+0xbc>)
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	43db      	mvns	r3, r3
 800a8de:	401a      	ands	r2, r3
 800a8e0:	693b      	ldr	r3, [r7, #16]
 800a8e2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a8e4:	f7fe fc5a 	bl	800919c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a8e8:	693b      	ldr	r3, [r7, #16]
 800a8ea:	685a      	ldr	r2, [r3, #4]
 800a8ec:	4b0a      	ldr	r3, [pc, #40]	@ (800a918 <vPortFree+0xc0>)
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	4413      	add	r3, r2
 800a8f2:	4a09      	ldr	r2, [pc, #36]	@ (800a918 <vPortFree+0xc0>)
 800a8f4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a8f6:	6938      	ldr	r0, [r7, #16]
 800a8f8:	f000 f874 	bl	800a9e4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a8fc:	4b07      	ldr	r3, [pc, #28]	@ (800a91c <vPortFree+0xc4>)
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	3301      	adds	r3, #1
 800a902:	4a06      	ldr	r2, [pc, #24]	@ (800a91c <vPortFree+0xc4>)
 800a904:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a906:	f7fe fc57 	bl	80091b8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a90a:	bf00      	nop
 800a90c:	3718      	adds	r7, #24
 800a90e:	46bd      	mov	sp, r7
 800a910:	bd80      	pop	{r7, pc}
 800a912:	bf00      	nop
 800a914:	20004c98 	.word	0x20004c98
 800a918:	20004c88 	.word	0x20004c88
 800a91c:	20004c94 	.word	0x20004c94

0800a920 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a920:	b480      	push	{r7}
 800a922:	b085      	sub	sp, #20
 800a924:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a926:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800a92a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a92c:	4b27      	ldr	r3, [pc, #156]	@ (800a9cc <prvHeapInit+0xac>)
 800a92e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	f003 0307 	and.w	r3, r3, #7
 800a936:	2b00      	cmp	r3, #0
 800a938:	d00c      	beq.n	800a954 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	3307      	adds	r3, #7
 800a93e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	f023 0307 	bic.w	r3, r3, #7
 800a946:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a948:	68ba      	ldr	r2, [r7, #8]
 800a94a:	68fb      	ldr	r3, [r7, #12]
 800a94c:	1ad3      	subs	r3, r2, r3
 800a94e:	4a1f      	ldr	r2, [pc, #124]	@ (800a9cc <prvHeapInit+0xac>)
 800a950:	4413      	add	r3, r2
 800a952:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a958:	4a1d      	ldr	r2, [pc, #116]	@ (800a9d0 <prvHeapInit+0xb0>)
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a95e:	4b1c      	ldr	r3, [pc, #112]	@ (800a9d0 <prvHeapInit+0xb0>)
 800a960:	2200      	movs	r2, #0
 800a962:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	68ba      	ldr	r2, [r7, #8]
 800a968:	4413      	add	r3, r2
 800a96a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a96c:	2208      	movs	r2, #8
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	1a9b      	subs	r3, r3, r2
 800a972:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	f023 0307 	bic.w	r3, r3, #7
 800a97a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	4a15      	ldr	r2, [pc, #84]	@ (800a9d4 <prvHeapInit+0xb4>)
 800a980:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a982:	4b14      	ldr	r3, [pc, #80]	@ (800a9d4 <prvHeapInit+0xb4>)
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	2200      	movs	r2, #0
 800a988:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a98a:	4b12      	ldr	r3, [pc, #72]	@ (800a9d4 <prvHeapInit+0xb4>)
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	2200      	movs	r2, #0
 800a990:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a996:	683b      	ldr	r3, [r7, #0]
 800a998:	68fa      	ldr	r2, [r7, #12]
 800a99a:	1ad2      	subs	r2, r2, r3
 800a99c:	683b      	ldr	r3, [r7, #0]
 800a99e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a9a0:	4b0c      	ldr	r3, [pc, #48]	@ (800a9d4 <prvHeapInit+0xb4>)
 800a9a2:	681a      	ldr	r2, [r3, #0]
 800a9a4:	683b      	ldr	r3, [r7, #0]
 800a9a6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a9a8:	683b      	ldr	r3, [r7, #0]
 800a9aa:	685b      	ldr	r3, [r3, #4]
 800a9ac:	4a0a      	ldr	r2, [pc, #40]	@ (800a9d8 <prvHeapInit+0xb8>)
 800a9ae:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a9b0:	683b      	ldr	r3, [r7, #0]
 800a9b2:	685b      	ldr	r3, [r3, #4]
 800a9b4:	4a09      	ldr	r2, [pc, #36]	@ (800a9dc <prvHeapInit+0xbc>)
 800a9b6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a9b8:	4b09      	ldr	r3, [pc, #36]	@ (800a9e0 <prvHeapInit+0xc0>)
 800a9ba:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a9be:	601a      	str	r2, [r3, #0]
}
 800a9c0:	bf00      	nop
 800a9c2:	3714      	adds	r7, #20
 800a9c4:	46bd      	mov	sp, r7
 800a9c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ca:	4770      	bx	lr
 800a9cc:	2000107c 	.word	0x2000107c
 800a9d0:	20004c7c 	.word	0x20004c7c
 800a9d4:	20004c84 	.word	0x20004c84
 800a9d8:	20004c8c 	.word	0x20004c8c
 800a9dc:	20004c88 	.word	0x20004c88
 800a9e0:	20004c98 	.word	0x20004c98

0800a9e4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a9e4:	b480      	push	{r7}
 800a9e6:	b085      	sub	sp, #20
 800a9e8:	af00      	add	r7, sp, #0
 800a9ea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a9ec:	4b28      	ldr	r3, [pc, #160]	@ (800aa90 <prvInsertBlockIntoFreeList+0xac>)
 800a9ee:	60fb      	str	r3, [r7, #12]
 800a9f0:	e002      	b.n	800a9f8 <prvInsertBlockIntoFreeList+0x14>
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	60fb      	str	r3, [r7, #12]
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	687a      	ldr	r2, [r7, #4]
 800a9fe:	429a      	cmp	r2, r3
 800aa00:	d8f7      	bhi.n	800a9f2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	685b      	ldr	r3, [r3, #4]
 800aa0a:	68ba      	ldr	r2, [r7, #8]
 800aa0c:	4413      	add	r3, r2
 800aa0e:	687a      	ldr	r2, [r7, #4]
 800aa10:	429a      	cmp	r2, r3
 800aa12:	d108      	bne.n	800aa26 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	685a      	ldr	r2, [r3, #4]
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	685b      	ldr	r3, [r3, #4]
 800aa1c:	441a      	add	r2, r3
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	685b      	ldr	r3, [r3, #4]
 800aa2e:	68ba      	ldr	r2, [r7, #8]
 800aa30:	441a      	add	r2, r3
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	429a      	cmp	r2, r3
 800aa38:	d118      	bne.n	800aa6c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	681a      	ldr	r2, [r3, #0]
 800aa3e:	4b15      	ldr	r3, [pc, #84]	@ (800aa94 <prvInsertBlockIntoFreeList+0xb0>)
 800aa40:	681b      	ldr	r3, [r3, #0]
 800aa42:	429a      	cmp	r2, r3
 800aa44:	d00d      	beq.n	800aa62 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	685a      	ldr	r2, [r3, #4]
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	685b      	ldr	r3, [r3, #4]
 800aa50:	441a      	add	r2, r3
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	681a      	ldr	r2, [r3, #0]
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	601a      	str	r2, [r3, #0]
 800aa60:	e008      	b.n	800aa74 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800aa62:	4b0c      	ldr	r3, [pc, #48]	@ (800aa94 <prvInsertBlockIntoFreeList+0xb0>)
 800aa64:	681a      	ldr	r2, [r3, #0]
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	601a      	str	r2, [r3, #0]
 800aa6a:	e003      	b.n	800aa74 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	681a      	ldr	r2, [r3, #0]
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800aa74:	68fa      	ldr	r2, [r7, #12]
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	429a      	cmp	r2, r3
 800aa7a:	d002      	beq.n	800aa82 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	687a      	ldr	r2, [r7, #4]
 800aa80:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800aa82:	bf00      	nop
 800aa84:	3714      	adds	r7, #20
 800aa86:	46bd      	mov	sp, r7
 800aa88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa8c:	4770      	bx	lr
 800aa8e:	bf00      	nop
 800aa90:	20004c7c 	.word	0x20004c7c
 800aa94:	20004c84 	.word	0x20004c84

0800aa98 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800aa98:	b580      	push	{r7, lr}
 800aa9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800aa9c:	2200      	movs	r2, #0
 800aa9e:	4912      	ldr	r1, [pc, #72]	@ (800aae8 <MX_USB_DEVICE_Init+0x50>)
 800aaa0:	4812      	ldr	r0, [pc, #72]	@ (800aaec <MX_USB_DEVICE_Init+0x54>)
 800aaa2:	f7fb fdc5 	bl	8006630 <USBD_Init>
 800aaa6:	4603      	mov	r3, r0
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	d001      	beq.n	800aab0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800aaac:	f7f5 ff68 	bl	8000980 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800aab0:	490f      	ldr	r1, [pc, #60]	@ (800aaf0 <MX_USB_DEVICE_Init+0x58>)
 800aab2:	480e      	ldr	r0, [pc, #56]	@ (800aaec <MX_USB_DEVICE_Init+0x54>)
 800aab4:	f7fb fdec 	bl	8006690 <USBD_RegisterClass>
 800aab8:	4603      	mov	r3, r0
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d001      	beq.n	800aac2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800aabe:	f7f5 ff5f 	bl	8000980 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800aac2:	490c      	ldr	r1, [pc, #48]	@ (800aaf4 <MX_USB_DEVICE_Init+0x5c>)
 800aac4:	4809      	ldr	r0, [pc, #36]	@ (800aaec <MX_USB_DEVICE_Init+0x54>)
 800aac6:	f7fb fd23 	bl	8006510 <USBD_CDC_RegisterInterface>
 800aaca:	4603      	mov	r3, r0
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d001      	beq.n	800aad4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800aad0:	f7f5 ff56 	bl	8000980 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800aad4:	4805      	ldr	r0, [pc, #20]	@ (800aaec <MX_USB_DEVICE_Init+0x54>)
 800aad6:	f7fb fe11 	bl	80066fc <USBD_Start>
 800aada:	4603      	mov	r3, r0
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d001      	beq.n	800aae4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800aae0:	f7f5 ff4e 	bl	8000980 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800aae4:	bf00      	nop
 800aae6:	bd80      	pop	{r7, pc}
 800aae8:	200000b0 	.word	0x200000b0
 800aaec:	20004c9c 	.word	0x20004c9c
 800aaf0:	20000018 	.word	0x20000018
 800aaf4:	2000009c 	.word	0x2000009c

0800aaf8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800aaf8:	b580      	push	{r7, lr}
 800aafa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800aafc:	2200      	movs	r2, #0
 800aafe:	4905      	ldr	r1, [pc, #20]	@ (800ab14 <CDC_Init_FS+0x1c>)
 800ab00:	4805      	ldr	r0, [pc, #20]	@ (800ab18 <CDC_Init_FS+0x20>)
 800ab02:	f7fb fd1f 	bl	8006544 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800ab06:	4905      	ldr	r1, [pc, #20]	@ (800ab1c <CDC_Init_FS+0x24>)
 800ab08:	4803      	ldr	r0, [pc, #12]	@ (800ab18 <CDC_Init_FS+0x20>)
 800ab0a:	f7fb fd3d 	bl	8006588 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800ab0e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800ab10:	4618      	mov	r0, r3
 800ab12:	bd80      	pop	{r7, pc}
 800ab14:	20005778 	.word	0x20005778
 800ab18:	20004c9c 	.word	0x20004c9c
 800ab1c:	20004f78 	.word	0x20004f78

0800ab20 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800ab20:	b480      	push	{r7}
 800ab22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800ab24:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800ab26:	4618      	mov	r0, r3
 800ab28:	46bd      	mov	sp, r7
 800ab2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab2e:	4770      	bx	lr

0800ab30 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800ab30:	b480      	push	{r7}
 800ab32:	b083      	sub	sp, #12
 800ab34:	af00      	add	r7, sp, #0
 800ab36:	4603      	mov	r3, r0
 800ab38:	6039      	str	r1, [r7, #0]
 800ab3a:	71fb      	strb	r3, [r7, #7]
 800ab3c:	4613      	mov	r3, r2
 800ab3e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800ab40:	79fb      	ldrb	r3, [r7, #7]
 800ab42:	2b23      	cmp	r3, #35	@ 0x23
 800ab44:	d84a      	bhi.n	800abdc <CDC_Control_FS+0xac>
 800ab46:	a201      	add	r2, pc, #4	@ (adr r2, 800ab4c <CDC_Control_FS+0x1c>)
 800ab48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab4c:	0800abdd 	.word	0x0800abdd
 800ab50:	0800abdd 	.word	0x0800abdd
 800ab54:	0800abdd 	.word	0x0800abdd
 800ab58:	0800abdd 	.word	0x0800abdd
 800ab5c:	0800abdd 	.word	0x0800abdd
 800ab60:	0800abdd 	.word	0x0800abdd
 800ab64:	0800abdd 	.word	0x0800abdd
 800ab68:	0800abdd 	.word	0x0800abdd
 800ab6c:	0800abdd 	.word	0x0800abdd
 800ab70:	0800abdd 	.word	0x0800abdd
 800ab74:	0800abdd 	.word	0x0800abdd
 800ab78:	0800abdd 	.word	0x0800abdd
 800ab7c:	0800abdd 	.word	0x0800abdd
 800ab80:	0800abdd 	.word	0x0800abdd
 800ab84:	0800abdd 	.word	0x0800abdd
 800ab88:	0800abdd 	.word	0x0800abdd
 800ab8c:	0800abdd 	.word	0x0800abdd
 800ab90:	0800abdd 	.word	0x0800abdd
 800ab94:	0800abdd 	.word	0x0800abdd
 800ab98:	0800abdd 	.word	0x0800abdd
 800ab9c:	0800abdd 	.word	0x0800abdd
 800aba0:	0800abdd 	.word	0x0800abdd
 800aba4:	0800abdd 	.word	0x0800abdd
 800aba8:	0800abdd 	.word	0x0800abdd
 800abac:	0800abdd 	.word	0x0800abdd
 800abb0:	0800abdd 	.word	0x0800abdd
 800abb4:	0800abdd 	.word	0x0800abdd
 800abb8:	0800abdd 	.word	0x0800abdd
 800abbc:	0800abdd 	.word	0x0800abdd
 800abc0:	0800abdd 	.word	0x0800abdd
 800abc4:	0800abdd 	.word	0x0800abdd
 800abc8:	0800abdd 	.word	0x0800abdd
 800abcc:	0800abdd 	.word	0x0800abdd
 800abd0:	0800abdd 	.word	0x0800abdd
 800abd4:	0800abdd 	.word	0x0800abdd
 800abd8:	0800abdd 	.word	0x0800abdd
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800abdc:	bf00      	nop
  }

  return (USBD_OK);
 800abde:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800abe0:	4618      	mov	r0, r3
 800abe2:	370c      	adds	r7, #12
 800abe4:	46bd      	mov	sp, r7
 800abe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abea:	4770      	bx	lr

0800abec <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800abec:	b580      	push	{r7, lr}
 800abee:	b082      	sub	sp, #8
 800abf0:	af00      	add	r7, sp, #0
 800abf2:	6078      	str	r0, [r7, #4]
 800abf4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800abf6:	6879      	ldr	r1, [r7, #4]
 800abf8:	4805      	ldr	r0, [pc, #20]	@ (800ac10 <CDC_Receive_FS+0x24>)
 800abfa:	f7fb fcc5 	bl	8006588 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800abfe:	4804      	ldr	r0, [pc, #16]	@ (800ac10 <CDC_Receive_FS+0x24>)
 800ac00:	f7fb fce0 	bl	80065c4 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800ac04:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800ac06:	4618      	mov	r0, r3
 800ac08:	3708      	adds	r7, #8
 800ac0a:	46bd      	mov	sp, r7
 800ac0c:	bd80      	pop	{r7, pc}
 800ac0e:	bf00      	nop
 800ac10:	20004c9c 	.word	0x20004c9c

0800ac14 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800ac14:	b480      	push	{r7}
 800ac16:	b087      	sub	sp, #28
 800ac18:	af00      	add	r7, sp, #0
 800ac1a:	60f8      	str	r0, [r7, #12]
 800ac1c:	60b9      	str	r1, [r7, #8]
 800ac1e:	4613      	mov	r3, r2
 800ac20:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800ac22:	2300      	movs	r3, #0
 800ac24:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800ac26:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ac2a:	4618      	mov	r0, r3
 800ac2c:	371c      	adds	r7, #28
 800ac2e:	46bd      	mov	sp, r7
 800ac30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac34:	4770      	bx	lr
	...

0800ac38 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ac38:	b480      	push	{r7}
 800ac3a:	b083      	sub	sp, #12
 800ac3c:	af00      	add	r7, sp, #0
 800ac3e:	4603      	mov	r3, r0
 800ac40:	6039      	str	r1, [r7, #0]
 800ac42:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800ac44:	683b      	ldr	r3, [r7, #0]
 800ac46:	2212      	movs	r2, #18
 800ac48:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800ac4a:	4b03      	ldr	r3, [pc, #12]	@ (800ac58 <USBD_FS_DeviceDescriptor+0x20>)
}
 800ac4c:	4618      	mov	r0, r3
 800ac4e:	370c      	adds	r7, #12
 800ac50:	46bd      	mov	sp, r7
 800ac52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac56:	4770      	bx	lr
 800ac58:	200000cc 	.word	0x200000cc

0800ac5c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ac5c:	b480      	push	{r7}
 800ac5e:	b083      	sub	sp, #12
 800ac60:	af00      	add	r7, sp, #0
 800ac62:	4603      	mov	r3, r0
 800ac64:	6039      	str	r1, [r7, #0]
 800ac66:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800ac68:	683b      	ldr	r3, [r7, #0]
 800ac6a:	2204      	movs	r2, #4
 800ac6c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800ac6e:	4b03      	ldr	r3, [pc, #12]	@ (800ac7c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800ac70:	4618      	mov	r0, r3
 800ac72:	370c      	adds	r7, #12
 800ac74:	46bd      	mov	sp, r7
 800ac76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac7a:	4770      	bx	lr
 800ac7c:	200000e0 	.word	0x200000e0

0800ac80 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ac80:	b580      	push	{r7, lr}
 800ac82:	b082      	sub	sp, #8
 800ac84:	af00      	add	r7, sp, #0
 800ac86:	4603      	mov	r3, r0
 800ac88:	6039      	str	r1, [r7, #0]
 800ac8a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ac8c:	79fb      	ldrb	r3, [r7, #7]
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d105      	bne.n	800ac9e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ac92:	683a      	ldr	r2, [r7, #0]
 800ac94:	4907      	ldr	r1, [pc, #28]	@ (800acb4 <USBD_FS_ProductStrDescriptor+0x34>)
 800ac96:	4808      	ldr	r0, [pc, #32]	@ (800acb8 <USBD_FS_ProductStrDescriptor+0x38>)
 800ac98:	f7fc fef6 	bl	8007a88 <USBD_GetString>
 800ac9c:	e004      	b.n	800aca8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ac9e:	683a      	ldr	r2, [r7, #0]
 800aca0:	4904      	ldr	r1, [pc, #16]	@ (800acb4 <USBD_FS_ProductStrDescriptor+0x34>)
 800aca2:	4805      	ldr	r0, [pc, #20]	@ (800acb8 <USBD_FS_ProductStrDescriptor+0x38>)
 800aca4:	f7fc fef0 	bl	8007a88 <USBD_GetString>
  }
  return USBD_StrDesc;
 800aca8:	4b02      	ldr	r3, [pc, #8]	@ (800acb4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800acaa:	4618      	mov	r0, r3
 800acac:	3708      	adds	r7, #8
 800acae:	46bd      	mov	sp, r7
 800acb0:	bd80      	pop	{r7, pc}
 800acb2:	bf00      	nop
 800acb4:	20005f78 	.word	0x20005f78
 800acb8:	0800b6b8 	.word	0x0800b6b8

0800acbc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800acbc:	b580      	push	{r7, lr}
 800acbe:	b082      	sub	sp, #8
 800acc0:	af00      	add	r7, sp, #0
 800acc2:	4603      	mov	r3, r0
 800acc4:	6039      	str	r1, [r7, #0]
 800acc6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800acc8:	683a      	ldr	r2, [r7, #0]
 800acca:	4904      	ldr	r1, [pc, #16]	@ (800acdc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800accc:	4804      	ldr	r0, [pc, #16]	@ (800ace0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800acce:	f7fc fedb 	bl	8007a88 <USBD_GetString>
  return USBD_StrDesc;
 800acd2:	4b02      	ldr	r3, [pc, #8]	@ (800acdc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800acd4:	4618      	mov	r0, r3
 800acd6:	3708      	adds	r7, #8
 800acd8:	46bd      	mov	sp, r7
 800acda:	bd80      	pop	{r7, pc}
 800acdc:	20005f78 	.word	0x20005f78
 800ace0:	0800b6d0 	.word	0x0800b6d0

0800ace4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ace4:	b580      	push	{r7, lr}
 800ace6:	b082      	sub	sp, #8
 800ace8:	af00      	add	r7, sp, #0
 800acea:	4603      	mov	r3, r0
 800acec:	6039      	str	r1, [r7, #0]
 800acee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800acf0:	683b      	ldr	r3, [r7, #0]
 800acf2:	221a      	movs	r2, #26
 800acf4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800acf6:	f000 f843 	bl	800ad80 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800acfa:	4b02      	ldr	r3, [pc, #8]	@ (800ad04 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800acfc:	4618      	mov	r0, r3
 800acfe:	3708      	adds	r7, #8
 800ad00:	46bd      	mov	sp, r7
 800ad02:	bd80      	pop	{r7, pc}
 800ad04:	200000e4 	.word	0x200000e4

0800ad08 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ad08:	b580      	push	{r7, lr}
 800ad0a:	b082      	sub	sp, #8
 800ad0c:	af00      	add	r7, sp, #0
 800ad0e:	4603      	mov	r3, r0
 800ad10:	6039      	str	r1, [r7, #0]
 800ad12:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800ad14:	79fb      	ldrb	r3, [r7, #7]
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d105      	bne.n	800ad26 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ad1a:	683a      	ldr	r2, [r7, #0]
 800ad1c:	4907      	ldr	r1, [pc, #28]	@ (800ad3c <USBD_FS_ConfigStrDescriptor+0x34>)
 800ad1e:	4808      	ldr	r0, [pc, #32]	@ (800ad40 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ad20:	f7fc feb2 	bl	8007a88 <USBD_GetString>
 800ad24:	e004      	b.n	800ad30 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ad26:	683a      	ldr	r2, [r7, #0]
 800ad28:	4904      	ldr	r1, [pc, #16]	@ (800ad3c <USBD_FS_ConfigStrDescriptor+0x34>)
 800ad2a:	4805      	ldr	r0, [pc, #20]	@ (800ad40 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ad2c:	f7fc feac 	bl	8007a88 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ad30:	4b02      	ldr	r3, [pc, #8]	@ (800ad3c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800ad32:	4618      	mov	r0, r3
 800ad34:	3708      	adds	r7, #8
 800ad36:	46bd      	mov	sp, r7
 800ad38:	bd80      	pop	{r7, pc}
 800ad3a:	bf00      	nop
 800ad3c:	20005f78 	.word	0x20005f78
 800ad40:	0800b6e4 	.word	0x0800b6e4

0800ad44 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ad44:	b580      	push	{r7, lr}
 800ad46:	b082      	sub	sp, #8
 800ad48:	af00      	add	r7, sp, #0
 800ad4a:	4603      	mov	r3, r0
 800ad4c:	6039      	str	r1, [r7, #0]
 800ad4e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ad50:	79fb      	ldrb	r3, [r7, #7]
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d105      	bne.n	800ad62 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ad56:	683a      	ldr	r2, [r7, #0]
 800ad58:	4907      	ldr	r1, [pc, #28]	@ (800ad78 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ad5a:	4808      	ldr	r0, [pc, #32]	@ (800ad7c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ad5c:	f7fc fe94 	bl	8007a88 <USBD_GetString>
 800ad60:	e004      	b.n	800ad6c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ad62:	683a      	ldr	r2, [r7, #0]
 800ad64:	4904      	ldr	r1, [pc, #16]	@ (800ad78 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ad66:	4805      	ldr	r0, [pc, #20]	@ (800ad7c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ad68:	f7fc fe8e 	bl	8007a88 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ad6c:	4b02      	ldr	r3, [pc, #8]	@ (800ad78 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800ad6e:	4618      	mov	r0, r3
 800ad70:	3708      	adds	r7, #8
 800ad72:	46bd      	mov	sp, r7
 800ad74:	bd80      	pop	{r7, pc}
 800ad76:	bf00      	nop
 800ad78:	20005f78 	.word	0x20005f78
 800ad7c:	0800b6f0 	.word	0x0800b6f0

0800ad80 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800ad80:	b580      	push	{r7, lr}
 800ad82:	b084      	sub	sp, #16
 800ad84:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800ad86:	4b0f      	ldr	r3, [pc, #60]	@ (800adc4 <Get_SerialNum+0x44>)
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800ad8c:	4b0e      	ldr	r3, [pc, #56]	@ (800adc8 <Get_SerialNum+0x48>)
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800ad92:	4b0e      	ldr	r3, [pc, #56]	@ (800adcc <Get_SerialNum+0x4c>)
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800ad98:	68fa      	ldr	r2, [r7, #12]
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	4413      	add	r3, r2
 800ad9e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d009      	beq.n	800adba <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800ada6:	2208      	movs	r2, #8
 800ada8:	4909      	ldr	r1, [pc, #36]	@ (800add0 <Get_SerialNum+0x50>)
 800adaa:	68f8      	ldr	r0, [r7, #12]
 800adac:	f000 f814 	bl	800add8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800adb0:	2204      	movs	r2, #4
 800adb2:	4908      	ldr	r1, [pc, #32]	@ (800add4 <Get_SerialNum+0x54>)
 800adb4:	68b8      	ldr	r0, [r7, #8]
 800adb6:	f000 f80f 	bl	800add8 <IntToUnicode>
  }
}
 800adba:	bf00      	nop
 800adbc:	3710      	adds	r7, #16
 800adbe:	46bd      	mov	sp, r7
 800adc0:	bd80      	pop	{r7, pc}
 800adc2:	bf00      	nop
 800adc4:	1fff7a10 	.word	0x1fff7a10
 800adc8:	1fff7a14 	.word	0x1fff7a14
 800adcc:	1fff7a18 	.word	0x1fff7a18
 800add0:	200000e6 	.word	0x200000e6
 800add4:	200000f6 	.word	0x200000f6

0800add8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800add8:	b480      	push	{r7}
 800adda:	b087      	sub	sp, #28
 800addc:	af00      	add	r7, sp, #0
 800adde:	60f8      	str	r0, [r7, #12]
 800ade0:	60b9      	str	r1, [r7, #8]
 800ade2:	4613      	mov	r3, r2
 800ade4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800ade6:	2300      	movs	r3, #0
 800ade8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800adea:	2300      	movs	r3, #0
 800adec:	75fb      	strb	r3, [r7, #23]
 800adee:	e027      	b.n	800ae40 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	0f1b      	lsrs	r3, r3, #28
 800adf4:	2b09      	cmp	r3, #9
 800adf6:	d80b      	bhi.n	800ae10 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	0f1b      	lsrs	r3, r3, #28
 800adfc:	b2da      	uxtb	r2, r3
 800adfe:	7dfb      	ldrb	r3, [r7, #23]
 800ae00:	005b      	lsls	r3, r3, #1
 800ae02:	4619      	mov	r1, r3
 800ae04:	68bb      	ldr	r3, [r7, #8]
 800ae06:	440b      	add	r3, r1
 800ae08:	3230      	adds	r2, #48	@ 0x30
 800ae0a:	b2d2      	uxtb	r2, r2
 800ae0c:	701a      	strb	r2, [r3, #0]
 800ae0e:	e00a      	b.n	800ae26 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ae10:	68fb      	ldr	r3, [r7, #12]
 800ae12:	0f1b      	lsrs	r3, r3, #28
 800ae14:	b2da      	uxtb	r2, r3
 800ae16:	7dfb      	ldrb	r3, [r7, #23]
 800ae18:	005b      	lsls	r3, r3, #1
 800ae1a:	4619      	mov	r1, r3
 800ae1c:	68bb      	ldr	r3, [r7, #8]
 800ae1e:	440b      	add	r3, r1
 800ae20:	3237      	adds	r2, #55	@ 0x37
 800ae22:	b2d2      	uxtb	r2, r2
 800ae24:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	011b      	lsls	r3, r3, #4
 800ae2a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800ae2c:	7dfb      	ldrb	r3, [r7, #23]
 800ae2e:	005b      	lsls	r3, r3, #1
 800ae30:	3301      	adds	r3, #1
 800ae32:	68ba      	ldr	r2, [r7, #8]
 800ae34:	4413      	add	r3, r2
 800ae36:	2200      	movs	r2, #0
 800ae38:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800ae3a:	7dfb      	ldrb	r3, [r7, #23]
 800ae3c:	3301      	adds	r3, #1
 800ae3e:	75fb      	strb	r3, [r7, #23]
 800ae40:	7dfa      	ldrb	r2, [r7, #23]
 800ae42:	79fb      	ldrb	r3, [r7, #7]
 800ae44:	429a      	cmp	r2, r3
 800ae46:	d3d3      	bcc.n	800adf0 <IntToUnicode+0x18>
  }
}
 800ae48:	bf00      	nop
 800ae4a:	bf00      	nop
 800ae4c:	371c      	adds	r7, #28
 800ae4e:	46bd      	mov	sp, r7
 800ae50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae54:	4770      	bx	lr
	...

0800ae58 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800ae58:	b580      	push	{r7, lr}
 800ae5a:	b08a      	sub	sp, #40	@ 0x28
 800ae5c:	af00      	add	r7, sp, #0
 800ae5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ae60:	f107 0314 	add.w	r3, r7, #20
 800ae64:	2200      	movs	r2, #0
 800ae66:	601a      	str	r2, [r3, #0]
 800ae68:	605a      	str	r2, [r3, #4]
 800ae6a:	609a      	str	r2, [r3, #8]
 800ae6c:	60da      	str	r2, [r3, #12]
 800ae6e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ae78:	d147      	bne.n	800af0a <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ae7a:	2300      	movs	r3, #0
 800ae7c:	613b      	str	r3, [r7, #16]
 800ae7e:	4b25      	ldr	r3, [pc, #148]	@ (800af14 <HAL_PCD_MspInit+0xbc>)
 800ae80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae82:	4a24      	ldr	r2, [pc, #144]	@ (800af14 <HAL_PCD_MspInit+0xbc>)
 800ae84:	f043 0301 	orr.w	r3, r3, #1
 800ae88:	6313      	str	r3, [r2, #48]	@ 0x30
 800ae8a:	4b22      	ldr	r3, [pc, #136]	@ (800af14 <HAL_PCD_MspInit+0xbc>)
 800ae8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae8e:	f003 0301 	and.w	r3, r3, #1
 800ae92:	613b      	str	r3, [r7, #16]
 800ae94:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800ae96:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ae9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ae9c:	2300      	movs	r3, #0
 800ae9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aea0:	2300      	movs	r3, #0
 800aea2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800aea4:	f107 0314 	add.w	r3, r7, #20
 800aea8:	4619      	mov	r1, r3
 800aeaa:	481b      	ldr	r0, [pc, #108]	@ (800af18 <HAL_PCD_MspInit+0xc0>)
 800aeac:	f7f6 f8da 	bl	8001064 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800aeb0:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800aeb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aeb6:	2302      	movs	r3, #2
 800aeb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aeba:	2300      	movs	r3, #0
 800aebc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800aebe:	2300      	movs	r3, #0
 800aec0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800aec2:	230a      	movs	r3, #10
 800aec4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800aec6:	f107 0314 	add.w	r3, r7, #20
 800aeca:	4619      	mov	r1, r3
 800aecc:	4812      	ldr	r0, [pc, #72]	@ (800af18 <HAL_PCD_MspInit+0xc0>)
 800aece:	f7f6 f8c9 	bl	8001064 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800aed2:	4b10      	ldr	r3, [pc, #64]	@ (800af14 <HAL_PCD_MspInit+0xbc>)
 800aed4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aed6:	4a0f      	ldr	r2, [pc, #60]	@ (800af14 <HAL_PCD_MspInit+0xbc>)
 800aed8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aedc:	6353      	str	r3, [r2, #52]	@ 0x34
 800aede:	2300      	movs	r3, #0
 800aee0:	60fb      	str	r3, [r7, #12]
 800aee2:	4b0c      	ldr	r3, [pc, #48]	@ (800af14 <HAL_PCD_MspInit+0xbc>)
 800aee4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aee6:	4a0b      	ldr	r2, [pc, #44]	@ (800af14 <HAL_PCD_MspInit+0xbc>)
 800aee8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800aeec:	6453      	str	r3, [r2, #68]	@ 0x44
 800aeee:	4b09      	ldr	r3, [pc, #36]	@ (800af14 <HAL_PCD_MspInit+0xbc>)
 800aef0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aef2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800aef6:	60fb      	str	r3, [r7, #12]
 800aef8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800aefa:	2200      	movs	r2, #0
 800aefc:	2105      	movs	r1, #5
 800aefe:	2043      	movs	r0, #67	@ 0x43
 800af00:	f7f6 f886 	bl	8001010 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800af04:	2043      	movs	r0, #67	@ 0x43
 800af06:	f7f6 f89f 	bl	8001048 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800af0a:	bf00      	nop
 800af0c:	3728      	adds	r7, #40	@ 0x28
 800af0e:	46bd      	mov	sp, r7
 800af10:	bd80      	pop	{r7, pc}
 800af12:	bf00      	nop
 800af14:	40023800 	.word	0x40023800
 800af18:	40020000 	.word	0x40020000

0800af1c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800af1c:	b580      	push	{r7, lr}
 800af1e:	b082      	sub	sp, #8
 800af20:	af00      	add	r7, sp, #0
 800af22:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800af30:	4619      	mov	r1, r3
 800af32:	4610      	mov	r0, r2
 800af34:	f7fb fc2f 	bl	8006796 <USBD_LL_SetupStage>
}
 800af38:	bf00      	nop
 800af3a:	3708      	adds	r7, #8
 800af3c:	46bd      	mov	sp, r7
 800af3e:	bd80      	pop	{r7, pc}

0800af40 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800af40:	b580      	push	{r7, lr}
 800af42:	b082      	sub	sp, #8
 800af44:	af00      	add	r7, sp, #0
 800af46:	6078      	str	r0, [r7, #4]
 800af48:	460b      	mov	r3, r1
 800af4a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800af52:	78fa      	ldrb	r2, [r7, #3]
 800af54:	6879      	ldr	r1, [r7, #4]
 800af56:	4613      	mov	r3, r2
 800af58:	00db      	lsls	r3, r3, #3
 800af5a:	4413      	add	r3, r2
 800af5c:	009b      	lsls	r3, r3, #2
 800af5e:	440b      	add	r3, r1
 800af60:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800af64:	681a      	ldr	r2, [r3, #0]
 800af66:	78fb      	ldrb	r3, [r7, #3]
 800af68:	4619      	mov	r1, r3
 800af6a:	f7fb fc69 	bl	8006840 <USBD_LL_DataOutStage>
}
 800af6e:	bf00      	nop
 800af70:	3708      	adds	r7, #8
 800af72:	46bd      	mov	sp, r7
 800af74:	bd80      	pop	{r7, pc}

0800af76 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800af76:	b580      	push	{r7, lr}
 800af78:	b082      	sub	sp, #8
 800af7a:	af00      	add	r7, sp, #0
 800af7c:	6078      	str	r0, [r7, #4]
 800af7e:	460b      	mov	r3, r1
 800af80:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800af88:	78fa      	ldrb	r2, [r7, #3]
 800af8a:	6879      	ldr	r1, [r7, #4]
 800af8c:	4613      	mov	r3, r2
 800af8e:	00db      	lsls	r3, r3, #3
 800af90:	4413      	add	r3, r2
 800af92:	009b      	lsls	r3, r3, #2
 800af94:	440b      	add	r3, r1
 800af96:	3320      	adds	r3, #32
 800af98:	681a      	ldr	r2, [r3, #0]
 800af9a:	78fb      	ldrb	r3, [r7, #3]
 800af9c:	4619      	mov	r1, r3
 800af9e:	f7fb fd0b 	bl	80069b8 <USBD_LL_DataInStage>
}
 800afa2:	bf00      	nop
 800afa4:	3708      	adds	r7, #8
 800afa6:	46bd      	mov	sp, r7
 800afa8:	bd80      	pop	{r7, pc}

0800afaa <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800afaa:	b580      	push	{r7, lr}
 800afac:	b082      	sub	sp, #8
 800afae:	af00      	add	r7, sp, #0
 800afb0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800afb8:	4618      	mov	r0, r3
 800afba:	f7fb fe4f 	bl	8006c5c <USBD_LL_SOF>
}
 800afbe:	bf00      	nop
 800afc0:	3708      	adds	r7, #8
 800afc2:	46bd      	mov	sp, r7
 800afc4:	bd80      	pop	{r7, pc}

0800afc6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800afc6:	b580      	push	{r7, lr}
 800afc8:	b084      	sub	sp, #16
 800afca:	af00      	add	r7, sp, #0
 800afcc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800afce:	2301      	movs	r3, #1
 800afd0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	79db      	ldrb	r3, [r3, #7]
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d102      	bne.n	800afe0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800afda:	2300      	movs	r3, #0
 800afdc:	73fb      	strb	r3, [r7, #15]
 800afde:	e008      	b.n	800aff2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	79db      	ldrb	r3, [r3, #7]
 800afe4:	2b02      	cmp	r3, #2
 800afe6:	d102      	bne.n	800afee <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800afe8:	2301      	movs	r3, #1
 800afea:	73fb      	strb	r3, [r7, #15]
 800afec:	e001      	b.n	800aff2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800afee:	f7f5 fcc7 	bl	8000980 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800aff8:	7bfa      	ldrb	r2, [r7, #15]
 800affa:	4611      	mov	r1, r2
 800affc:	4618      	mov	r0, r3
 800affe:	f7fb fde9 	bl	8006bd4 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b008:	4618      	mov	r0, r3
 800b00a:	f7fb fd90 	bl	8006b2e <USBD_LL_Reset>
}
 800b00e:	bf00      	nop
 800b010:	3710      	adds	r7, #16
 800b012:	46bd      	mov	sp, r7
 800b014:	bd80      	pop	{r7, pc}
	...

0800b018 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b018:	b580      	push	{r7, lr}
 800b01a:	b082      	sub	sp, #8
 800b01c:	af00      	add	r7, sp, #0
 800b01e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b026:	4618      	mov	r0, r3
 800b028:	f7fb fde4 	bl	8006bf4 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	687a      	ldr	r2, [r7, #4]
 800b038:	6812      	ldr	r2, [r2, #0]
 800b03a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b03e:	f043 0301 	orr.w	r3, r3, #1
 800b042:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	7adb      	ldrb	r3, [r3, #11]
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d005      	beq.n	800b058 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b04c:	4b04      	ldr	r3, [pc, #16]	@ (800b060 <HAL_PCD_SuspendCallback+0x48>)
 800b04e:	691b      	ldr	r3, [r3, #16]
 800b050:	4a03      	ldr	r2, [pc, #12]	@ (800b060 <HAL_PCD_SuspendCallback+0x48>)
 800b052:	f043 0306 	orr.w	r3, r3, #6
 800b056:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b058:	bf00      	nop
 800b05a:	3708      	adds	r7, #8
 800b05c:	46bd      	mov	sp, r7
 800b05e:	bd80      	pop	{r7, pc}
 800b060:	e000ed00 	.word	0xe000ed00

0800b064 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b064:	b580      	push	{r7, lr}
 800b066:	b082      	sub	sp, #8
 800b068:	af00      	add	r7, sp, #0
 800b06a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b072:	4618      	mov	r0, r3
 800b074:	f7fb fdda 	bl	8006c2c <USBD_LL_Resume>
}
 800b078:	bf00      	nop
 800b07a:	3708      	adds	r7, #8
 800b07c:	46bd      	mov	sp, r7
 800b07e:	bd80      	pop	{r7, pc}

0800b080 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b080:	b580      	push	{r7, lr}
 800b082:	b082      	sub	sp, #8
 800b084:	af00      	add	r7, sp, #0
 800b086:	6078      	str	r0, [r7, #4]
 800b088:	460b      	mov	r3, r1
 800b08a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b092:	78fa      	ldrb	r2, [r7, #3]
 800b094:	4611      	mov	r1, r2
 800b096:	4618      	mov	r0, r3
 800b098:	f7fb fe32 	bl	8006d00 <USBD_LL_IsoOUTIncomplete>
}
 800b09c:	bf00      	nop
 800b09e:	3708      	adds	r7, #8
 800b0a0:	46bd      	mov	sp, r7
 800b0a2:	bd80      	pop	{r7, pc}

0800b0a4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b0a4:	b580      	push	{r7, lr}
 800b0a6:	b082      	sub	sp, #8
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	6078      	str	r0, [r7, #4]
 800b0ac:	460b      	mov	r3, r1
 800b0ae:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b0b6:	78fa      	ldrb	r2, [r7, #3]
 800b0b8:	4611      	mov	r1, r2
 800b0ba:	4618      	mov	r0, r3
 800b0bc:	f7fb fdee 	bl	8006c9c <USBD_LL_IsoINIncomplete>
}
 800b0c0:	bf00      	nop
 800b0c2:	3708      	adds	r7, #8
 800b0c4:	46bd      	mov	sp, r7
 800b0c6:	bd80      	pop	{r7, pc}

0800b0c8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b0c8:	b580      	push	{r7, lr}
 800b0ca:	b082      	sub	sp, #8
 800b0cc:	af00      	add	r7, sp, #0
 800b0ce:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b0d6:	4618      	mov	r0, r3
 800b0d8:	f7fb fe44 	bl	8006d64 <USBD_LL_DevConnected>
}
 800b0dc:	bf00      	nop
 800b0de:	3708      	adds	r7, #8
 800b0e0:	46bd      	mov	sp, r7
 800b0e2:	bd80      	pop	{r7, pc}

0800b0e4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b0e4:	b580      	push	{r7, lr}
 800b0e6:	b082      	sub	sp, #8
 800b0e8:	af00      	add	r7, sp, #0
 800b0ea:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b0f2:	4618      	mov	r0, r3
 800b0f4:	f7fb fe41 	bl	8006d7a <USBD_LL_DevDisconnected>
}
 800b0f8:	bf00      	nop
 800b0fa:	3708      	adds	r7, #8
 800b0fc:	46bd      	mov	sp, r7
 800b0fe:	bd80      	pop	{r7, pc}

0800b100 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b100:	b580      	push	{r7, lr}
 800b102:	b082      	sub	sp, #8
 800b104:	af00      	add	r7, sp, #0
 800b106:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	781b      	ldrb	r3, [r3, #0]
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d13c      	bne.n	800b18a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800b110:	4a20      	ldr	r2, [pc, #128]	@ (800b194 <USBD_LL_Init+0x94>)
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	4a1e      	ldr	r2, [pc, #120]	@ (800b194 <USBD_LL_Init+0x94>)
 800b11c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b120:	4b1c      	ldr	r3, [pc, #112]	@ (800b194 <USBD_LL_Init+0x94>)
 800b122:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800b126:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800b128:	4b1a      	ldr	r3, [pc, #104]	@ (800b194 <USBD_LL_Init+0x94>)
 800b12a:	2204      	movs	r2, #4
 800b12c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800b12e:	4b19      	ldr	r3, [pc, #100]	@ (800b194 <USBD_LL_Init+0x94>)
 800b130:	2202      	movs	r2, #2
 800b132:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b134:	4b17      	ldr	r3, [pc, #92]	@ (800b194 <USBD_LL_Init+0x94>)
 800b136:	2200      	movs	r2, #0
 800b138:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b13a:	4b16      	ldr	r3, [pc, #88]	@ (800b194 <USBD_LL_Init+0x94>)
 800b13c:	2202      	movs	r2, #2
 800b13e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b140:	4b14      	ldr	r3, [pc, #80]	@ (800b194 <USBD_LL_Init+0x94>)
 800b142:	2200      	movs	r2, #0
 800b144:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800b146:	4b13      	ldr	r3, [pc, #76]	@ (800b194 <USBD_LL_Init+0x94>)
 800b148:	2200      	movs	r2, #0
 800b14a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800b14c:	4b11      	ldr	r3, [pc, #68]	@ (800b194 <USBD_LL_Init+0x94>)
 800b14e:	2200      	movs	r2, #0
 800b150:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800b152:	4b10      	ldr	r3, [pc, #64]	@ (800b194 <USBD_LL_Init+0x94>)
 800b154:	2200      	movs	r2, #0
 800b156:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800b158:	4b0e      	ldr	r3, [pc, #56]	@ (800b194 <USBD_LL_Init+0x94>)
 800b15a:	2200      	movs	r2, #0
 800b15c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800b15e:	480d      	ldr	r0, [pc, #52]	@ (800b194 <USBD_LL_Init+0x94>)
 800b160:	f7f6 ff1a 	bl	8001f98 <HAL_PCD_Init>
 800b164:	4603      	mov	r3, r0
 800b166:	2b00      	cmp	r3, #0
 800b168:	d001      	beq.n	800b16e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800b16a:	f7f5 fc09 	bl	8000980 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800b16e:	2180      	movs	r1, #128	@ 0x80
 800b170:	4808      	ldr	r0, [pc, #32]	@ (800b194 <USBD_LL_Init+0x94>)
 800b172:	f7f8 f946 	bl	8003402 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800b176:	2240      	movs	r2, #64	@ 0x40
 800b178:	2100      	movs	r1, #0
 800b17a:	4806      	ldr	r0, [pc, #24]	@ (800b194 <USBD_LL_Init+0x94>)
 800b17c:	f7f8 f8fa 	bl	8003374 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800b180:	2280      	movs	r2, #128	@ 0x80
 800b182:	2101      	movs	r1, #1
 800b184:	4803      	ldr	r0, [pc, #12]	@ (800b194 <USBD_LL_Init+0x94>)
 800b186:	f7f8 f8f5 	bl	8003374 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800b18a:	2300      	movs	r3, #0
}
 800b18c:	4618      	mov	r0, r3
 800b18e:	3708      	adds	r7, #8
 800b190:	46bd      	mov	sp, r7
 800b192:	bd80      	pop	{r7, pc}
 800b194:	20006178 	.word	0x20006178

0800b198 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b198:	b580      	push	{r7, lr}
 800b19a:	b084      	sub	sp, #16
 800b19c:	af00      	add	r7, sp, #0
 800b19e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b1a0:	2300      	movs	r3, #0
 800b1a2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b1a4:	2300      	movs	r3, #0
 800b1a6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b1ae:	4618      	mov	r0, r3
 800b1b0:	f7f7 f801 	bl	80021b6 <HAL_PCD_Start>
 800b1b4:	4603      	mov	r3, r0
 800b1b6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b1b8:	7bfb      	ldrb	r3, [r7, #15]
 800b1ba:	4618      	mov	r0, r3
 800b1bc:	f000 f942 	bl	800b444 <USBD_Get_USB_Status>
 800b1c0:	4603      	mov	r3, r0
 800b1c2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b1c4:	7bbb      	ldrb	r3, [r7, #14]
}
 800b1c6:	4618      	mov	r0, r3
 800b1c8:	3710      	adds	r7, #16
 800b1ca:	46bd      	mov	sp, r7
 800b1cc:	bd80      	pop	{r7, pc}

0800b1ce <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b1ce:	b580      	push	{r7, lr}
 800b1d0:	b084      	sub	sp, #16
 800b1d2:	af00      	add	r7, sp, #0
 800b1d4:	6078      	str	r0, [r7, #4]
 800b1d6:	4608      	mov	r0, r1
 800b1d8:	4611      	mov	r1, r2
 800b1da:	461a      	mov	r2, r3
 800b1dc:	4603      	mov	r3, r0
 800b1de:	70fb      	strb	r3, [r7, #3]
 800b1e0:	460b      	mov	r3, r1
 800b1e2:	70bb      	strb	r3, [r7, #2]
 800b1e4:	4613      	mov	r3, r2
 800b1e6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b1e8:	2300      	movs	r3, #0
 800b1ea:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b1ec:	2300      	movs	r3, #0
 800b1ee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b1f6:	78bb      	ldrb	r3, [r7, #2]
 800b1f8:	883a      	ldrh	r2, [r7, #0]
 800b1fa:	78f9      	ldrb	r1, [r7, #3]
 800b1fc:	f7f7 fcd5 	bl	8002baa <HAL_PCD_EP_Open>
 800b200:	4603      	mov	r3, r0
 800b202:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b204:	7bfb      	ldrb	r3, [r7, #15]
 800b206:	4618      	mov	r0, r3
 800b208:	f000 f91c 	bl	800b444 <USBD_Get_USB_Status>
 800b20c:	4603      	mov	r3, r0
 800b20e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b210:	7bbb      	ldrb	r3, [r7, #14]
}
 800b212:	4618      	mov	r0, r3
 800b214:	3710      	adds	r7, #16
 800b216:	46bd      	mov	sp, r7
 800b218:	bd80      	pop	{r7, pc}

0800b21a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b21a:	b580      	push	{r7, lr}
 800b21c:	b084      	sub	sp, #16
 800b21e:	af00      	add	r7, sp, #0
 800b220:	6078      	str	r0, [r7, #4]
 800b222:	460b      	mov	r3, r1
 800b224:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b226:	2300      	movs	r3, #0
 800b228:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b22a:	2300      	movs	r3, #0
 800b22c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b234:	78fa      	ldrb	r2, [r7, #3]
 800b236:	4611      	mov	r1, r2
 800b238:	4618      	mov	r0, r3
 800b23a:	f7f7 fd20 	bl	8002c7e <HAL_PCD_EP_Close>
 800b23e:	4603      	mov	r3, r0
 800b240:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b242:	7bfb      	ldrb	r3, [r7, #15]
 800b244:	4618      	mov	r0, r3
 800b246:	f000 f8fd 	bl	800b444 <USBD_Get_USB_Status>
 800b24a:	4603      	mov	r3, r0
 800b24c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b24e:	7bbb      	ldrb	r3, [r7, #14]
}
 800b250:	4618      	mov	r0, r3
 800b252:	3710      	adds	r7, #16
 800b254:	46bd      	mov	sp, r7
 800b256:	bd80      	pop	{r7, pc}

0800b258 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b258:	b580      	push	{r7, lr}
 800b25a:	b084      	sub	sp, #16
 800b25c:	af00      	add	r7, sp, #0
 800b25e:	6078      	str	r0, [r7, #4]
 800b260:	460b      	mov	r3, r1
 800b262:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b264:	2300      	movs	r3, #0
 800b266:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b268:	2300      	movs	r3, #0
 800b26a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b272:	78fa      	ldrb	r2, [r7, #3]
 800b274:	4611      	mov	r1, r2
 800b276:	4618      	mov	r0, r3
 800b278:	f7f7 fdd8 	bl	8002e2c <HAL_PCD_EP_SetStall>
 800b27c:	4603      	mov	r3, r0
 800b27e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b280:	7bfb      	ldrb	r3, [r7, #15]
 800b282:	4618      	mov	r0, r3
 800b284:	f000 f8de 	bl	800b444 <USBD_Get_USB_Status>
 800b288:	4603      	mov	r3, r0
 800b28a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b28c:	7bbb      	ldrb	r3, [r7, #14]
}
 800b28e:	4618      	mov	r0, r3
 800b290:	3710      	adds	r7, #16
 800b292:	46bd      	mov	sp, r7
 800b294:	bd80      	pop	{r7, pc}

0800b296 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b296:	b580      	push	{r7, lr}
 800b298:	b084      	sub	sp, #16
 800b29a:	af00      	add	r7, sp, #0
 800b29c:	6078      	str	r0, [r7, #4]
 800b29e:	460b      	mov	r3, r1
 800b2a0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b2a2:	2300      	movs	r3, #0
 800b2a4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b2a6:	2300      	movs	r3, #0
 800b2a8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b2b0:	78fa      	ldrb	r2, [r7, #3]
 800b2b2:	4611      	mov	r1, r2
 800b2b4:	4618      	mov	r0, r3
 800b2b6:	f7f7 fe1c 	bl	8002ef2 <HAL_PCD_EP_ClrStall>
 800b2ba:	4603      	mov	r3, r0
 800b2bc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b2be:	7bfb      	ldrb	r3, [r7, #15]
 800b2c0:	4618      	mov	r0, r3
 800b2c2:	f000 f8bf 	bl	800b444 <USBD_Get_USB_Status>
 800b2c6:	4603      	mov	r3, r0
 800b2c8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b2ca:	7bbb      	ldrb	r3, [r7, #14]
}
 800b2cc:	4618      	mov	r0, r3
 800b2ce:	3710      	adds	r7, #16
 800b2d0:	46bd      	mov	sp, r7
 800b2d2:	bd80      	pop	{r7, pc}

0800b2d4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b2d4:	b480      	push	{r7}
 800b2d6:	b085      	sub	sp, #20
 800b2d8:	af00      	add	r7, sp, #0
 800b2da:	6078      	str	r0, [r7, #4]
 800b2dc:	460b      	mov	r3, r1
 800b2de:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b2e6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b2e8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	da0b      	bge.n	800b308 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b2f0:	78fb      	ldrb	r3, [r7, #3]
 800b2f2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b2f6:	68f9      	ldr	r1, [r7, #12]
 800b2f8:	4613      	mov	r3, r2
 800b2fa:	00db      	lsls	r3, r3, #3
 800b2fc:	4413      	add	r3, r2
 800b2fe:	009b      	lsls	r3, r3, #2
 800b300:	440b      	add	r3, r1
 800b302:	3316      	adds	r3, #22
 800b304:	781b      	ldrb	r3, [r3, #0]
 800b306:	e00b      	b.n	800b320 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b308:	78fb      	ldrb	r3, [r7, #3]
 800b30a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b30e:	68f9      	ldr	r1, [r7, #12]
 800b310:	4613      	mov	r3, r2
 800b312:	00db      	lsls	r3, r3, #3
 800b314:	4413      	add	r3, r2
 800b316:	009b      	lsls	r3, r3, #2
 800b318:	440b      	add	r3, r1
 800b31a:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800b31e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b320:	4618      	mov	r0, r3
 800b322:	3714      	adds	r7, #20
 800b324:	46bd      	mov	sp, r7
 800b326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b32a:	4770      	bx	lr

0800b32c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b32c:	b580      	push	{r7, lr}
 800b32e:	b084      	sub	sp, #16
 800b330:	af00      	add	r7, sp, #0
 800b332:	6078      	str	r0, [r7, #4]
 800b334:	460b      	mov	r3, r1
 800b336:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b338:	2300      	movs	r3, #0
 800b33a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b33c:	2300      	movs	r3, #0
 800b33e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b346:	78fa      	ldrb	r2, [r7, #3]
 800b348:	4611      	mov	r1, r2
 800b34a:	4618      	mov	r0, r3
 800b34c:	f7f7 fc09 	bl	8002b62 <HAL_PCD_SetAddress>
 800b350:	4603      	mov	r3, r0
 800b352:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b354:	7bfb      	ldrb	r3, [r7, #15]
 800b356:	4618      	mov	r0, r3
 800b358:	f000 f874 	bl	800b444 <USBD_Get_USB_Status>
 800b35c:	4603      	mov	r3, r0
 800b35e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b360:	7bbb      	ldrb	r3, [r7, #14]
}
 800b362:	4618      	mov	r0, r3
 800b364:	3710      	adds	r7, #16
 800b366:	46bd      	mov	sp, r7
 800b368:	bd80      	pop	{r7, pc}

0800b36a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b36a:	b580      	push	{r7, lr}
 800b36c:	b086      	sub	sp, #24
 800b36e:	af00      	add	r7, sp, #0
 800b370:	60f8      	str	r0, [r7, #12]
 800b372:	607a      	str	r2, [r7, #4]
 800b374:	603b      	str	r3, [r7, #0]
 800b376:	460b      	mov	r3, r1
 800b378:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b37a:	2300      	movs	r3, #0
 800b37c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b37e:	2300      	movs	r3, #0
 800b380:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b388:	7af9      	ldrb	r1, [r7, #11]
 800b38a:	683b      	ldr	r3, [r7, #0]
 800b38c:	687a      	ldr	r2, [r7, #4]
 800b38e:	f7f7 fd13 	bl	8002db8 <HAL_PCD_EP_Transmit>
 800b392:	4603      	mov	r3, r0
 800b394:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b396:	7dfb      	ldrb	r3, [r7, #23]
 800b398:	4618      	mov	r0, r3
 800b39a:	f000 f853 	bl	800b444 <USBD_Get_USB_Status>
 800b39e:	4603      	mov	r3, r0
 800b3a0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b3a2:	7dbb      	ldrb	r3, [r7, #22]
}
 800b3a4:	4618      	mov	r0, r3
 800b3a6:	3718      	adds	r7, #24
 800b3a8:	46bd      	mov	sp, r7
 800b3aa:	bd80      	pop	{r7, pc}

0800b3ac <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b3ac:	b580      	push	{r7, lr}
 800b3ae:	b086      	sub	sp, #24
 800b3b0:	af00      	add	r7, sp, #0
 800b3b2:	60f8      	str	r0, [r7, #12]
 800b3b4:	607a      	str	r2, [r7, #4]
 800b3b6:	603b      	str	r3, [r7, #0]
 800b3b8:	460b      	mov	r3, r1
 800b3ba:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b3bc:	2300      	movs	r3, #0
 800b3be:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b3c0:	2300      	movs	r3, #0
 800b3c2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b3ca:	7af9      	ldrb	r1, [r7, #11]
 800b3cc:	683b      	ldr	r3, [r7, #0]
 800b3ce:	687a      	ldr	r2, [r7, #4]
 800b3d0:	f7f7 fc9f 	bl	8002d12 <HAL_PCD_EP_Receive>
 800b3d4:	4603      	mov	r3, r0
 800b3d6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b3d8:	7dfb      	ldrb	r3, [r7, #23]
 800b3da:	4618      	mov	r0, r3
 800b3dc:	f000 f832 	bl	800b444 <USBD_Get_USB_Status>
 800b3e0:	4603      	mov	r3, r0
 800b3e2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b3e4:	7dbb      	ldrb	r3, [r7, #22]
}
 800b3e6:	4618      	mov	r0, r3
 800b3e8:	3718      	adds	r7, #24
 800b3ea:	46bd      	mov	sp, r7
 800b3ec:	bd80      	pop	{r7, pc}

0800b3ee <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b3ee:	b580      	push	{r7, lr}
 800b3f0:	b082      	sub	sp, #8
 800b3f2:	af00      	add	r7, sp, #0
 800b3f4:	6078      	str	r0, [r7, #4]
 800b3f6:	460b      	mov	r3, r1
 800b3f8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b400:	78fa      	ldrb	r2, [r7, #3]
 800b402:	4611      	mov	r1, r2
 800b404:	4618      	mov	r0, r3
 800b406:	f7f7 fcbf 	bl	8002d88 <HAL_PCD_EP_GetRxCount>
 800b40a:	4603      	mov	r3, r0
}
 800b40c:	4618      	mov	r0, r3
 800b40e:	3708      	adds	r7, #8
 800b410:	46bd      	mov	sp, r7
 800b412:	bd80      	pop	{r7, pc}

0800b414 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b414:	b480      	push	{r7}
 800b416:	b083      	sub	sp, #12
 800b418:	af00      	add	r7, sp, #0
 800b41a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800b41c:	4b03      	ldr	r3, [pc, #12]	@ (800b42c <USBD_static_malloc+0x18>)
}
 800b41e:	4618      	mov	r0, r3
 800b420:	370c      	adds	r7, #12
 800b422:	46bd      	mov	sp, r7
 800b424:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b428:	4770      	bx	lr
 800b42a:	bf00      	nop
 800b42c:	2000665c 	.word	0x2000665c

0800b430 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b430:	b480      	push	{r7}
 800b432:	b083      	sub	sp, #12
 800b434:	af00      	add	r7, sp, #0
 800b436:	6078      	str	r0, [r7, #4]

}
 800b438:	bf00      	nop
 800b43a:	370c      	adds	r7, #12
 800b43c:	46bd      	mov	sp, r7
 800b43e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b442:	4770      	bx	lr

0800b444 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b444:	b480      	push	{r7}
 800b446:	b085      	sub	sp, #20
 800b448:	af00      	add	r7, sp, #0
 800b44a:	4603      	mov	r3, r0
 800b44c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b44e:	2300      	movs	r3, #0
 800b450:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b452:	79fb      	ldrb	r3, [r7, #7]
 800b454:	2b03      	cmp	r3, #3
 800b456:	d817      	bhi.n	800b488 <USBD_Get_USB_Status+0x44>
 800b458:	a201      	add	r2, pc, #4	@ (adr r2, 800b460 <USBD_Get_USB_Status+0x1c>)
 800b45a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b45e:	bf00      	nop
 800b460:	0800b471 	.word	0x0800b471
 800b464:	0800b477 	.word	0x0800b477
 800b468:	0800b47d 	.word	0x0800b47d
 800b46c:	0800b483 	.word	0x0800b483
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b470:	2300      	movs	r3, #0
 800b472:	73fb      	strb	r3, [r7, #15]
    break;
 800b474:	e00b      	b.n	800b48e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b476:	2303      	movs	r3, #3
 800b478:	73fb      	strb	r3, [r7, #15]
    break;
 800b47a:	e008      	b.n	800b48e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b47c:	2301      	movs	r3, #1
 800b47e:	73fb      	strb	r3, [r7, #15]
    break;
 800b480:	e005      	b.n	800b48e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b482:	2303      	movs	r3, #3
 800b484:	73fb      	strb	r3, [r7, #15]
    break;
 800b486:	e002      	b.n	800b48e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b488:	2303      	movs	r3, #3
 800b48a:	73fb      	strb	r3, [r7, #15]
    break;
 800b48c:	bf00      	nop
  }
  return usb_status;
 800b48e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b490:	4618      	mov	r0, r3
 800b492:	3714      	adds	r7, #20
 800b494:	46bd      	mov	sp, r7
 800b496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b49a:	4770      	bx	lr

0800b49c <memset>:
 800b49c:	4402      	add	r2, r0
 800b49e:	4603      	mov	r3, r0
 800b4a0:	4293      	cmp	r3, r2
 800b4a2:	d100      	bne.n	800b4a6 <memset+0xa>
 800b4a4:	4770      	bx	lr
 800b4a6:	f803 1b01 	strb.w	r1, [r3], #1
 800b4aa:	e7f9      	b.n	800b4a0 <memset+0x4>

0800b4ac <_reclaim_reent>:
 800b4ac:	4b2d      	ldr	r3, [pc, #180]	@ (800b564 <_reclaim_reent+0xb8>)
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	4283      	cmp	r3, r0
 800b4b2:	b570      	push	{r4, r5, r6, lr}
 800b4b4:	4604      	mov	r4, r0
 800b4b6:	d053      	beq.n	800b560 <_reclaim_reent+0xb4>
 800b4b8:	69c3      	ldr	r3, [r0, #28]
 800b4ba:	b31b      	cbz	r3, 800b504 <_reclaim_reent+0x58>
 800b4bc:	68db      	ldr	r3, [r3, #12]
 800b4be:	b163      	cbz	r3, 800b4da <_reclaim_reent+0x2e>
 800b4c0:	2500      	movs	r5, #0
 800b4c2:	69e3      	ldr	r3, [r4, #28]
 800b4c4:	68db      	ldr	r3, [r3, #12]
 800b4c6:	5959      	ldr	r1, [r3, r5]
 800b4c8:	b9b1      	cbnz	r1, 800b4f8 <_reclaim_reent+0x4c>
 800b4ca:	3504      	adds	r5, #4
 800b4cc:	2d80      	cmp	r5, #128	@ 0x80
 800b4ce:	d1f8      	bne.n	800b4c2 <_reclaim_reent+0x16>
 800b4d0:	69e3      	ldr	r3, [r4, #28]
 800b4d2:	4620      	mov	r0, r4
 800b4d4:	68d9      	ldr	r1, [r3, #12]
 800b4d6:	f000 f87b 	bl	800b5d0 <_free_r>
 800b4da:	69e3      	ldr	r3, [r4, #28]
 800b4dc:	6819      	ldr	r1, [r3, #0]
 800b4de:	b111      	cbz	r1, 800b4e6 <_reclaim_reent+0x3a>
 800b4e0:	4620      	mov	r0, r4
 800b4e2:	f000 f875 	bl	800b5d0 <_free_r>
 800b4e6:	69e3      	ldr	r3, [r4, #28]
 800b4e8:	689d      	ldr	r5, [r3, #8]
 800b4ea:	b15d      	cbz	r5, 800b504 <_reclaim_reent+0x58>
 800b4ec:	4629      	mov	r1, r5
 800b4ee:	4620      	mov	r0, r4
 800b4f0:	682d      	ldr	r5, [r5, #0]
 800b4f2:	f000 f86d 	bl	800b5d0 <_free_r>
 800b4f6:	e7f8      	b.n	800b4ea <_reclaim_reent+0x3e>
 800b4f8:	680e      	ldr	r6, [r1, #0]
 800b4fa:	4620      	mov	r0, r4
 800b4fc:	f000 f868 	bl	800b5d0 <_free_r>
 800b500:	4631      	mov	r1, r6
 800b502:	e7e1      	b.n	800b4c8 <_reclaim_reent+0x1c>
 800b504:	6961      	ldr	r1, [r4, #20]
 800b506:	b111      	cbz	r1, 800b50e <_reclaim_reent+0x62>
 800b508:	4620      	mov	r0, r4
 800b50a:	f000 f861 	bl	800b5d0 <_free_r>
 800b50e:	69e1      	ldr	r1, [r4, #28]
 800b510:	b111      	cbz	r1, 800b518 <_reclaim_reent+0x6c>
 800b512:	4620      	mov	r0, r4
 800b514:	f000 f85c 	bl	800b5d0 <_free_r>
 800b518:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b51a:	b111      	cbz	r1, 800b522 <_reclaim_reent+0x76>
 800b51c:	4620      	mov	r0, r4
 800b51e:	f000 f857 	bl	800b5d0 <_free_r>
 800b522:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b524:	b111      	cbz	r1, 800b52c <_reclaim_reent+0x80>
 800b526:	4620      	mov	r0, r4
 800b528:	f000 f852 	bl	800b5d0 <_free_r>
 800b52c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800b52e:	b111      	cbz	r1, 800b536 <_reclaim_reent+0x8a>
 800b530:	4620      	mov	r0, r4
 800b532:	f000 f84d 	bl	800b5d0 <_free_r>
 800b536:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800b538:	b111      	cbz	r1, 800b540 <_reclaim_reent+0x94>
 800b53a:	4620      	mov	r0, r4
 800b53c:	f000 f848 	bl	800b5d0 <_free_r>
 800b540:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800b542:	b111      	cbz	r1, 800b54a <_reclaim_reent+0x9e>
 800b544:	4620      	mov	r0, r4
 800b546:	f000 f843 	bl	800b5d0 <_free_r>
 800b54a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800b54c:	b111      	cbz	r1, 800b554 <_reclaim_reent+0xa8>
 800b54e:	4620      	mov	r0, r4
 800b550:	f000 f83e 	bl	800b5d0 <_free_r>
 800b554:	6a23      	ldr	r3, [r4, #32]
 800b556:	b11b      	cbz	r3, 800b560 <_reclaim_reent+0xb4>
 800b558:	4620      	mov	r0, r4
 800b55a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b55e:	4718      	bx	r3
 800b560:	bd70      	pop	{r4, r5, r6, pc}
 800b562:	bf00      	nop
 800b564:	20000100 	.word	0x20000100

0800b568 <__libc_init_array>:
 800b568:	b570      	push	{r4, r5, r6, lr}
 800b56a:	4d0d      	ldr	r5, [pc, #52]	@ (800b5a0 <__libc_init_array+0x38>)
 800b56c:	4c0d      	ldr	r4, [pc, #52]	@ (800b5a4 <__libc_init_array+0x3c>)
 800b56e:	1b64      	subs	r4, r4, r5
 800b570:	10a4      	asrs	r4, r4, #2
 800b572:	2600      	movs	r6, #0
 800b574:	42a6      	cmp	r6, r4
 800b576:	d109      	bne.n	800b58c <__libc_init_array+0x24>
 800b578:	4d0b      	ldr	r5, [pc, #44]	@ (800b5a8 <__libc_init_array+0x40>)
 800b57a:	4c0c      	ldr	r4, [pc, #48]	@ (800b5ac <__libc_init_array+0x44>)
 800b57c:	f000 f87e 	bl	800b67c <_init>
 800b580:	1b64      	subs	r4, r4, r5
 800b582:	10a4      	asrs	r4, r4, #2
 800b584:	2600      	movs	r6, #0
 800b586:	42a6      	cmp	r6, r4
 800b588:	d105      	bne.n	800b596 <__libc_init_array+0x2e>
 800b58a:	bd70      	pop	{r4, r5, r6, pc}
 800b58c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b590:	4798      	blx	r3
 800b592:	3601      	adds	r6, #1
 800b594:	e7ee      	b.n	800b574 <__libc_init_array+0xc>
 800b596:	f855 3b04 	ldr.w	r3, [r5], #4
 800b59a:	4798      	blx	r3
 800b59c:	3601      	adds	r6, #1
 800b59e:	e7f2      	b.n	800b586 <__libc_init_array+0x1e>
 800b5a0:	0800b744 	.word	0x0800b744
 800b5a4:	0800b744 	.word	0x0800b744
 800b5a8:	0800b744 	.word	0x0800b744
 800b5ac:	0800b748 	.word	0x0800b748

0800b5b0 <__retarget_lock_acquire_recursive>:
 800b5b0:	4770      	bx	lr

0800b5b2 <__retarget_lock_release_recursive>:
 800b5b2:	4770      	bx	lr

0800b5b4 <memcpy>:
 800b5b4:	440a      	add	r2, r1
 800b5b6:	4291      	cmp	r1, r2
 800b5b8:	f100 33ff 	add.w	r3, r0, #4294967295
 800b5bc:	d100      	bne.n	800b5c0 <memcpy+0xc>
 800b5be:	4770      	bx	lr
 800b5c0:	b510      	push	{r4, lr}
 800b5c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b5c6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b5ca:	4291      	cmp	r1, r2
 800b5cc:	d1f9      	bne.n	800b5c2 <memcpy+0xe>
 800b5ce:	bd10      	pop	{r4, pc}

0800b5d0 <_free_r>:
 800b5d0:	b538      	push	{r3, r4, r5, lr}
 800b5d2:	4605      	mov	r5, r0
 800b5d4:	2900      	cmp	r1, #0
 800b5d6:	d041      	beq.n	800b65c <_free_r+0x8c>
 800b5d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b5dc:	1f0c      	subs	r4, r1, #4
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	bfb8      	it	lt
 800b5e2:	18e4      	addlt	r4, r4, r3
 800b5e4:	f000 f83e 	bl	800b664 <__malloc_lock>
 800b5e8:	4a1d      	ldr	r2, [pc, #116]	@ (800b660 <_free_r+0x90>)
 800b5ea:	6813      	ldr	r3, [r2, #0]
 800b5ec:	b933      	cbnz	r3, 800b5fc <_free_r+0x2c>
 800b5ee:	6063      	str	r3, [r4, #4]
 800b5f0:	6014      	str	r4, [r2, #0]
 800b5f2:	4628      	mov	r0, r5
 800b5f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b5f8:	f000 b83a 	b.w	800b670 <__malloc_unlock>
 800b5fc:	42a3      	cmp	r3, r4
 800b5fe:	d908      	bls.n	800b612 <_free_r+0x42>
 800b600:	6820      	ldr	r0, [r4, #0]
 800b602:	1821      	adds	r1, r4, r0
 800b604:	428b      	cmp	r3, r1
 800b606:	bf01      	itttt	eq
 800b608:	6819      	ldreq	r1, [r3, #0]
 800b60a:	685b      	ldreq	r3, [r3, #4]
 800b60c:	1809      	addeq	r1, r1, r0
 800b60e:	6021      	streq	r1, [r4, #0]
 800b610:	e7ed      	b.n	800b5ee <_free_r+0x1e>
 800b612:	461a      	mov	r2, r3
 800b614:	685b      	ldr	r3, [r3, #4]
 800b616:	b10b      	cbz	r3, 800b61c <_free_r+0x4c>
 800b618:	42a3      	cmp	r3, r4
 800b61a:	d9fa      	bls.n	800b612 <_free_r+0x42>
 800b61c:	6811      	ldr	r1, [r2, #0]
 800b61e:	1850      	adds	r0, r2, r1
 800b620:	42a0      	cmp	r0, r4
 800b622:	d10b      	bne.n	800b63c <_free_r+0x6c>
 800b624:	6820      	ldr	r0, [r4, #0]
 800b626:	4401      	add	r1, r0
 800b628:	1850      	adds	r0, r2, r1
 800b62a:	4283      	cmp	r3, r0
 800b62c:	6011      	str	r1, [r2, #0]
 800b62e:	d1e0      	bne.n	800b5f2 <_free_r+0x22>
 800b630:	6818      	ldr	r0, [r3, #0]
 800b632:	685b      	ldr	r3, [r3, #4]
 800b634:	6053      	str	r3, [r2, #4]
 800b636:	4408      	add	r0, r1
 800b638:	6010      	str	r0, [r2, #0]
 800b63a:	e7da      	b.n	800b5f2 <_free_r+0x22>
 800b63c:	d902      	bls.n	800b644 <_free_r+0x74>
 800b63e:	230c      	movs	r3, #12
 800b640:	602b      	str	r3, [r5, #0]
 800b642:	e7d6      	b.n	800b5f2 <_free_r+0x22>
 800b644:	6820      	ldr	r0, [r4, #0]
 800b646:	1821      	adds	r1, r4, r0
 800b648:	428b      	cmp	r3, r1
 800b64a:	bf04      	itt	eq
 800b64c:	6819      	ldreq	r1, [r3, #0]
 800b64e:	685b      	ldreq	r3, [r3, #4]
 800b650:	6063      	str	r3, [r4, #4]
 800b652:	bf04      	itt	eq
 800b654:	1809      	addeq	r1, r1, r0
 800b656:	6021      	streq	r1, [r4, #0]
 800b658:	6054      	str	r4, [r2, #4]
 800b65a:	e7ca      	b.n	800b5f2 <_free_r+0x22>
 800b65c:	bd38      	pop	{r3, r4, r5, pc}
 800b65e:	bf00      	nop
 800b660:	200069b8 	.word	0x200069b8

0800b664 <__malloc_lock>:
 800b664:	4801      	ldr	r0, [pc, #4]	@ (800b66c <__malloc_lock+0x8>)
 800b666:	f7ff bfa3 	b.w	800b5b0 <__retarget_lock_acquire_recursive>
 800b66a:	bf00      	nop
 800b66c:	200069b4 	.word	0x200069b4

0800b670 <__malloc_unlock>:
 800b670:	4801      	ldr	r0, [pc, #4]	@ (800b678 <__malloc_unlock+0x8>)
 800b672:	f7ff bf9e 	b.w	800b5b2 <__retarget_lock_release_recursive>
 800b676:	bf00      	nop
 800b678:	200069b4 	.word	0x200069b4

0800b67c <_init>:
 800b67c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b67e:	bf00      	nop
 800b680:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b682:	bc08      	pop	{r3}
 800b684:	469e      	mov	lr, r3
 800b686:	4770      	bx	lr

0800b688 <_fini>:
 800b688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b68a:	bf00      	nop
 800b68c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b68e:	bc08      	pop	{r3}
 800b690:	469e      	mov	lr, r3
 800b692:	4770      	bx	lr
