
NODE2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000022  00800200  0000115c  000011f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000115c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001e  00800222  00800222  00001212  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001212  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000002d8  00000000  00000000  0000126e  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001ba9  00000000  00000000  00001546  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000dc2  00000000  00000000  000030ef  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000013bd  00000000  00000000  00003eb1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000644  00000000  00000000  00005270  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000739  00000000  00000000  000058b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000d70  00000000  00000000  00005fed  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000258  00000000  00000000  00006d5d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	df c0       	rjmp	.+446    	; 0x1c4 <__bad_interrupt>
       6:	00 00       	nop
       8:	dd c0       	rjmp	.+442    	; 0x1c4 <__bad_interrupt>
       a:	00 00       	nop
       c:	db c0       	rjmp	.+438    	; 0x1c4 <__bad_interrupt>
       e:	00 00       	nop
      10:	d9 c0       	rjmp	.+434    	; 0x1c4 <__bad_interrupt>
      12:	00 00       	nop
      14:	e9 c0       	rjmp	.+466    	; 0x1e8 <__vector_5>
      16:	00 00       	nop
      18:	d5 c0       	rjmp	.+426    	; 0x1c4 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d3 c0       	rjmp	.+422    	; 0x1c4 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d1 c0       	rjmp	.+418    	; 0x1c4 <__bad_interrupt>
      22:	00 00       	nop
      24:	cf c0       	rjmp	.+414    	; 0x1c4 <__bad_interrupt>
      26:	00 00       	nop
      28:	cd c0       	rjmp	.+410    	; 0x1c4 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cb c0       	rjmp	.+406    	; 0x1c4 <__bad_interrupt>
      2e:	00 00       	nop
      30:	c9 c0       	rjmp	.+402    	; 0x1c4 <__bad_interrupt>
      32:	00 00       	nop
      34:	c7 c0       	rjmp	.+398    	; 0x1c4 <__bad_interrupt>
      36:	00 00       	nop
      38:	c5 c0       	rjmp	.+394    	; 0x1c4 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c3 c0       	rjmp	.+390    	; 0x1c4 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c1 c0       	rjmp	.+386    	; 0x1c4 <__bad_interrupt>
      42:	00 00       	nop
      44:	bf c0       	rjmp	.+382    	; 0x1c4 <__bad_interrupt>
      46:	00 00       	nop
      48:	bd c0       	rjmp	.+378    	; 0x1c4 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bb c0       	rjmp	.+374    	; 0x1c4 <__bad_interrupt>
      4e:	00 00       	nop
      50:	b9 c0       	rjmp	.+370    	; 0x1c4 <__bad_interrupt>
      52:	00 00       	nop
      54:	b7 c0       	rjmp	.+366    	; 0x1c4 <__bad_interrupt>
      56:	00 00       	nop
      58:	b5 c0       	rjmp	.+362    	; 0x1c4 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b3 c0       	rjmp	.+358    	; 0x1c4 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b1 c0       	rjmp	.+354    	; 0x1c4 <__bad_interrupt>
      62:	00 00       	nop
      64:	af c0       	rjmp	.+350    	; 0x1c4 <__bad_interrupt>
      66:	00 00       	nop
      68:	ad c0       	rjmp	.+346    	; 0x1c4 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ab c0       	rjmp	.+342    	; 0x1c4 <__bad_interrupt>
      6e:	00 00       	nop
      70:	a9 c0       	rjmp	.+338    	; 0x1c4 <__bad_interrupt>
      72:	00 00       	nop
      74:	a7 c0       	rjmp	.+334    	; 0x1c4 <__bad_interrupt>
      76:	00 00       	nop
      78:	a5 c0       	rjmp	.+330    	; 0x1c4 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a3 c0       	rjmp	.+326    	; 0x1c4 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a1 c0       	rjmp	.+322    	; 0x1c4 <__bad_interrupt>
      82:	00 00       	nop
      84:	9f c0       	rjmp	.+318    	; 0x1c4 <__bad_interrupt>
      86:	00 00       	nop
      88:	9d c0       	rjmp	.+314    	; 0x1c4 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9b c0       	rjmp	.+310    	; 0x1c4 <__bad_interrupt>
      8e:	00 00       	nop
      90:	99 c0       	rjmp	.+306    	; 0x1c4 <__bad_interrupt>
      92:	00 00       	nop
      94:	97 c0       	rjmp	.+302    	; 0x1c4 <__bad_interrupt>
      96:	00 00       	nop
      98:	95 c0       	rjmp	.+298    	; 0x1c4 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	4d c2       	rjmp	.+1178   	; 0x538 <__vector_39>
      9e:	00 00       	nop
      a0:	91 c0       	rjmp	.+290    	; 0x1c4 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	8f c0       	rjmp	.+286    	; 0x1c4 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	2d c2       	rjmp	.+1114   	; 0x504 <__vector_42>
      aa:	00 00       	nop
      ac:	8b c0       	rjmp	.+278    	; 0x1c4 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	89 c0       	rjmp	.+274    	; 0x1c4 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	87 c0       	rjmp	.+270    	; 0x1c4 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	85 c0       	rjmp	.+266    	; 0x1c4 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	83 c0       	rjmp	.+262    	; 0x1c4 <__bad_interrupt>
      be:	00 00       	nop
      c0:	81 c0       	rjmp	.+258    	; 0x1c4 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	7f c0       	rjmp	.+254    	; 0x1c4 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7d c0       	rjmp	.+250    	; 0x1c4 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7b c0       	rjmp	.+246    	; 0x1c4 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	79 c0       	rjmp	.+242    	; 0x1c4 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	77 c0       	rjmp	.+238    	; 0x1c4 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	75 c0       	rjmp	.+234    	; 0x1c4 <__bad_interrupt>
      da:	00 00       	nop
      dc:	73 c0       	rjmp	.+230    	; 0x1c4 <__bad_interrupt>
      de:	00 00       	nop
      e0:	71 c0       	rjmp	.+226    	; 0x1c4 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	b7 02       	muls	r27, r23
      e6:	09 03       	fmul	r16, r17
      e8:	09 03       	fmul	r16, r17
      ea:	09 03       	fmul	r16, r17
      ec:	09 03       	fmul	r16, r17
      ee:	09 03       	fmul	r16, r17
      f0:	09 03       	fmul	r16, r17
      f2:	09 03       	fmul	r16, r17
      f4:	b7 02       	muls	r27, r23
      f6:	09 03       	fmul	r16, r17
      f8:	09 03       	fmul	r16, r17
      fa:	09 03       	fmul	r16, r17
      fc:	09 03       	fmul	r16, r17
      fe:	09 03       	fmul	r16, r17
     100:	09 03       	fmul	r16, r17
     102:	09 03       	fmul	r16, r17
     104:	b9 02       	muls	r27, r25
     106:	09 03       	fmul	r16, r17
     108:	09 03       	fmul	r16, r17
     10a:	09 03       	fmul	r16, r17
     10c:	09 03       	fmul	r16, r17
     10e:	09 03       	fmul	r16, r17
     110:	09 03       	fmul	r16, r17
     112:	09 03       	fmul	r16, r17
     114:	09 03       	fmul	r16, r17
     116:	09 03       	fmul	r16, r17
     118:	09 03       	fmul	r16, r17
     11a:	09 03       	fmul	r16, r17
     11c:	09 03       	fmul	r16, r17
     11e:	09 03       	fmul	r16, r17
     120:	09 03       	fmul	r16, r17
     122:	09 03       	fmul	r16, r17
     124:	b9 02       	muls	r27, r25
     126:	09 03       	fmul	r16, r17
     128:	09 03       	fmul	r16, r17
     12a:	09 03       	fmul	r16, r17
     12c:	09 03       	fmul	r16, r17
     12e:	09 03       	fmul	r16, r17
     130:	09 03       	fmul	r16, r17
     132:	09 03       	fmul	r16, r17
     134:	09 03       	fmul	r16, r17
     136:	09 03       	fmul	r16, r17
     138:	09 03       	fmul	r16, r17
     13a:	09 03       	fmul	r16, r17
     13c:	09 03       	fmul	r16, r17
     13e:	09 03       	fmul	r16, r17
     140:	09 03       	fmul	r16, r17
     142:	09 03       	fmul	r16, r17
     144:	05 03       	mulsu	r16, r21
     146:	09 03       	fmul	r16, r17
     148:	09 03       	fmul	r16, r17
     14a:	09 03       	fmul	r16, r17
     14c:	09 03       	fmul	r16, r17
     14e:	09 03       	fmul	r16, r17
     150:	09 03       	fmul	r16, r17
     152:	09 03       	fmul	r16, r17
     154:	e2 02       	muls	r30, r18
     156:	09 03       	fmul	r16, r17
     158:	09 03       	fmul	r16, r17
     15a:	09 03       	fmul	r16, r17
     15c:	09 03       	fmul	r16, r17
     15e:	09 03       	fmul	r16, r17
     160:	09 03       	fmul	r16, r17
     162:	09 03       	fmul	r16, r17
     164:	09 03       	fmul	r16, r17
     166:	09 03       	fmul	r16, r17
     168:	09 03       	fmul	r16, r17
     16a:	09 03       	fmul	r16, r17
     16c:	09 03       	fmul	r16, r17
     16e:	09 03       	fmul	r16, r17
     170:	09 03       	fmul	r16, r17
     172:	09 03       	fmul	r16, r17
     174:	d6 02       	muls	r29, r22
     176:	09 03       	fmul	r16, r17
     178:	09 03       	fmul	r16, r17
     17a:	09 03       	fmul	r16, r17
     17c:	09 03       	fmul	r16, r17
     17e:	09 03       	fmul	r16, r17
     180:	09 03       	fmul	r16, r17
     182:	09 03       	fmul	r16, r17
     184:	f4 02       	muls	r31, r20

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	ec e5       	ldi	r30, 0x5C	; 92
     19e:	f1 e1       	ldi	r31, 0x11	; 17
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a2 32       	cpi	r26, 0x22	; 34
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a2 e2       	ldi	r26, 0x22	; 34
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a0 34       	cpi	r26, 0x40	; 64
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	32 d1       	rcall	.+612    	; 0x426 <main>
     1c2:	ca c7       	rjmp	.+3988   	; 0x1158 <_exit>

000001c4 <__bad_interrupt>:
     1c4:	1d cf       	rjmp	.-454    	; 0x0 <__vectors>

000001c6 <CAN_construct_message>:
void CAN_print(CAN_message_t message){
	printf("\nID %i\tL: %i\tDATA:\n",message.id,message.length);
	for(uint8_t i = 0; i < message.length; i++){
		printf("%i\t",message.data[i]);
	}
}
     1c6:	90 93 24 02 	sts	0x0224, r25
     1ca:	80 93 23 02 	sts	0x0223, r24
     1ce:	60 93 25 02 	sts	0x0225, r22
     1d2:	66 23       	and	r22, r22
     1d4:	41 f0       	breq	.+16     	; 0x1e6 <CAN_construct_message+0x20>
     1d6:	86 e2       	ldi	r24, 0x26	; 38
     1d8:	92 e0       	ldi	r25, 0x02	; 2
     1da:	fc 01       	movw	r30, r24
     1dc:	11 92       	st	Z+, r1
     1de:	2e 2f       	mov	r18, r30
     1e0:	28 1b       	sub	r18, r24
     1e2:	26 17       	cp	r18, r22
     1e4:	d8 f3       	brcs	.-10     	; 0x1dc <CAN_construct_message+0x16>
     1e6:	08 95       	ret

000001e8 <__vector_5>:
#if NODE == 1
ISR(INT2_vect){//interrupt incoming message
	receive_flag = 1;
}
#elif NODE == 2
ISR(INT4_vect){//interrupt incoming message
     1e8:	1f 92       	push	r1
     1ea:	0f 92       	push	r0
     1ec:	0f b6       	in	r0, 0x3f	; 63
     1ee:	0f 92       	push	r0
     1f0:	11 24       	eor	r1, r1
     1f2:	8f 93       	push	r24
	receive_flag = 1;
     1f4:	81 e0       	ldi	r24, 0x01	; 1
     1f6:	80 93 22 02 	sts	0x0222, r24
}
     1fa:	8f 91       	pop	r24
     1fc:	0f 90       	pop	r0
     1fe:	0f be       	out	0x3f, r0	; 63
     200:	0f 90       	pop	r0
     202:	1f 90       	pop	r1
     204:	18 95       	reti

00000206 <CAN_interrupt_setup>:
#endif

	
void CAN_interrupt_setup(void){
	cli();
     206:	f8 94       	cli
		
		//General Interrupt Control Register port int2 defined as on?
		GICR |= (1<<INT2);
	#elif NODE == 2
		// Use PE4 as external interrupt pin
		DDRE &= ~(1<<PINE4);
     208:	6c 98       	cbi	0x0d, 4	; 13
	
		// Trigger interrupt on r edge (Compare sec 15.2.2 of Atmega2560 data sheet).
		EICRB &= ~(1<<ISC40);	//x0
     20a:	ea e6       	ldi	r30, 0x6A	; 106
     20c:	f0 e0       	ldi	r31, 0x00	; 0
     20e:	80 81       	ld	r24, Z
     210:	8e 7f       	andi	r24, 0xFE	; 254
     212:	80 83       	st	Z, r24
		EICRB |= (1<<ISC41);	//1x
     214:	80 81       	ld	r24, Z
     216:	82 60       	ori	r24, 0x02	; 2
     218:	80 83       	st	Z, r24
	
		// Enable INT4 (Compare sec 15.2.3 of Atmega2560 data sheet).
		EIMSK |= (1<<INT4);
     21a:	ec 9a       	sbi	0x1d, 4	; 29

		//Enable global interrupt.
		
	
	#endif
	sei();
     21c:	78 94       	sei
     21e:	08 95       	ret

00000220 <CAN_initialize>:
static CAN_message_t CAN_send_buffer;
uint8_t receive_flag = 0;

void CAN_initialize(void){

	MCP2515_initialize();
     220:	33 d0       	rcall	.+102    	; 0x288 <MCP2515_initialize>

	// Initialize empty message for transmission
	CAN_construct_message(CAN_ID,CAN_MESSAGE_LENGTH);
     222:	68 e0       	ldi	r22, 0x08	; 8
     224:	88 e2       	ldi	r24, 0x28	; 40
     226:	90 e0       	ldi	r25, 0x00	; 0
     228:	ce df       	rcall	.-100    	; 0x1c6 <CAN_construct_message>
	
	// Turn mask/filters off; receive any message AND Enable Rollover
	MCP2515_bit_modify(MCP_RXB0CTRL,0b01100100,0xFF);
     22a:	4f ef       	ldi	r20, 0xFF	; 255
     22c:	50 e0       	ldi	r21, 0x00	; 0
     22e:	64 e6       	ldi	r22, 0x64	; 100
     230:	80 e6       	ldi	r24, 0x60	; 96
     232:	11 d0       	rcall	.+34     	; 0x256 <MCP2515_bit_modify>
	MCP2515_bit_modify(MCP_RXB1CTRL,0b01100100,0xFF);
     234:	4f ef       	ldi	r20, 0xFF	; 255
     236:	50 e0       	ldi	r21, 0x00	; 0
     238:	64 e6       	ldi	r22, 0x64	; 100
     23a:	80 e7       	ldi	r24, 0x70	; 112
     23c:	0c d0       	rcall	.+24     	; 0x256 <MCP2515_bit_modify>
	
	// RX0IE Receive Buffer 0 FUll Interrupt Enable bit
	MCP2515_bit_modify(MCP_CANINTE,0x01,1);
     23e:	41 e0       	ldi	r20, 0x01	; 1
     240:	50 e0       	ldi	r21, 0x00	; 0
     242:	61 e0       	ldi	r22, 0x01	; 1
     244:	8b e2       	ldi	r24, 0x2B	; 43
     246:	07 d0       	rcall	.+14     	; 0x256 <MCP2515_bit_modify>
	
	//set CAN mode
	MCP2515_bit_modify(MCP_CANCTRL, MODE_MASK, MODE_NORMAL); 
     248:	40 e0       	ldi	r20, 0x00	; 0
     24a:	50 e0       	ldi	r21, 0x00	; 0
     24c:	60 ee       	ldi	r22, 0xE0	; 224
     24e:	8f e0       	ldi	r24, 0x0F	; 15
     250:	02 d0       	rcall	.+4      	; 0x256 <MCP2515_bit_modify>
	
	// Set up interrupts.
	CAN_interrupt_setup();
     252:	d9 cf       	rjmp	.-78     	; 0x206 <CAN_interrupt_setup>
     254:	08 95       	ret

00000256 <MCP2515_bit_modify>:
	uint8_t recieved_status = SPI_receive();
	SPI_deselect();
	return recieved_status;
}

void MCP2515_bit_modify(uint8_t adr, uint8_t mask, int data){
     256:	1f 93       	push	r17
     258:	cf 93       	push	r28
     25a:	df 93       	push	r29
     25c:	18 2f       	mov	r17, r24
     25e:	d6 2f       	mov	r29, r22
     260:	c4 2f       	mov	r28, r20
	SPI_select();
     262:	1a d0       	rcall	.+52     	; 0x298 <SPI_select>
	SPI_send(MCP_BITMOD);
     264:	85 e0       	ldi	r24, 0x05	; 5
     266:	13 d0       	rcall	.+38     	; 0x28e <SPI_send>
	SPI_send(adr);
     268:	81 2f       	mov	r24, r17
     26a:	11 d0       	rcall	.+34     	; 0x28e <SPI_send>
	SPI_send(mask);
     26c:	8d 2f       	mov	r24, r29
     26e:	0f d0       	rcall	.+30     	; 0x28e <SPI_send>
	SPI_send(data);
     270:	8c 2f       	mov	r24, r28
     272:	0d d0       	rcall	.+26     	; 0x28e <SPI_send>
	SPI_deselect();
     274:	13 d0       	rcall	.+38     	; 0x29c <SPI_deselect>
}
     276:	df 91       	pop	r29
     278:	cf 91       	pop	r28
     27a:	1f 91       	pop	r17
     27c:	08 95       	ret

0000027e <MCP2515_reset>:

void MCP2515_reset(void){
	#if UART_ENABLE
		printf("Resetting MCP2515\n");
	#endif
	SPI_select();
     27e:	0c d0       	rcall	.+24     	; 0x298 <SPI_select>
	SPI_send(MCP_RESET);
     280:	80 ec       	ldi	r24, 0xC0	; 192
     282:	05 d0       	rcall	.+10     	; 0x28e <SPI_send>
	SPI_deselect();
     284:	0b c0       	rjmp	.+22     	; 0x29c <SPI_deselect>
     286:	08 95       	ret

00000288 <MCP2515_initialize>:

#include "MCP2515_driver.h"
#include "SPI.h"

void MCP2515_initialize(void){
	SPI_initialize();
     288:	0b d0       	rcall	.+22     	; 0x2a0 <SPI_initialize>
	MCP2515_reset();
     28a:	f9 cf       	rjmp	.-14     	; 0x27e <MCP2515_reset>
     28c:	08 95       	ret

0000028e <SPI_send>:
	// Wait for reception complete
	while(!(SPSR & (1<<SPIF)));

	// Return Data Register
	return SPDR;
}
     28e:	8e bd       	out	0x2e, r24	; 46
     290:	0d b4       	in	r0, 0x2d	; 45
     292:	07 fe       	sbrs	r0, 7
     294:	fd cf       	rjmp	.-6      	; 0x290 <SPI_send+0x2>
     296:	08 95       	ret

00000298 <SPI_select>:

void SPI_select(void){
	PORTB &= ~(1 << SPI_SS);
     298:	2f 98       	cbi	0x05, 7	; 5
     29a:	08 95       	ret

0000029c <SPI_deselect>:
}

void SPI_deselect(void){
	PORTB |= (1 << SPI_SS);
     29c:	2f 9a       	sbi	0x05, 7	; 5
     29e:	08 95       	ret

000002a0 <SPI_initialize>:
void SPI_initialize(void){
	//IF DO SOMETHING! 
	#if NODE == 1
		DDRB &= ~(1 << SPI_MISO);
	#elif NODE == 2
		DDRB |= (1<<PB0);
     2a0:	20 9a       	sbi	0x04, 0	; 4
		SPCR |= (1<<SPR0);
     2a2:	8c b5       	in	r24, 0x2c	; 44
     2a4:	81 60       	ori	r24, 0x01	; 1
     2a6:	8c bd       	out	0x2c, r24	; 44
	#endif
	
	/* Set MOSI and SCK output, all others input */
	DDRB |= (1<<SPI_MOSI)|(1<<SPI_SCK)|(1<<SPI_SS); //PB0 is not connected, but has to be set to output in order for SPI-comm to work
     2a8:	84 b1       	in	r24, 0x04	; 4
     2aa:	86 68       	ori	r24, 0x86	; 134
     2ac:	84 b9       	out	0x04, r24	; 4
	/* Enable SPI, Master, set clock rate fck/16 */
	SPCR |= (1<<SPE)|(1<<MSTR);
     2ae:	8c b5       	in	r24, 0x2c	; 44
     2b0:	80 65       	ori	r24, 0x50	; 80
     2b2:	8c bd       	out	0x2c, r24	; 44
		
	SPI_deselect();
     2b4:	f3 cf       	rjmp	.-26     	; 0x29c <SPI_deselect>
     2b6:	08 95       	ret

000002b8 <send_UART>:

#include "uart.h"

void send_UART(char letter){
	//send UART melding
	while( !(UCSR0A & (1<<UDRE0)) );				/* UCSR0A = USART 0 Control and Status Register A, UDRE0 = UCSR0A bit definitions (5), wait for data to be transmitted (checks if the register is empty) */
     2b8:	e0 ec       	ldi	r30, 0xC0	; 192
     2ba:	f0 e0       	ldi	r31, 0x00	; 0
     2bc:	90 81       	ld	r25, Z
     2be:	95 ff       	sbrs	r25, 5
     2c0:	fd cf       	rjmp	.-6      	; 0x2bc <send_UART+0x4>
	UDR0 = letter;									/* UDR0 = USART 0 Data Register */
     2c2:	80 93 c6 00 	sts	0x00C6, r24
     2c6:	08 95       	ret

000002c8 <recieve_UART>:



unsigned int recieve_UART(void){
	
	while (!(UCSR0A & (1 << RXC0)));				/* UCSR0A = USART 0 Control and Status Register A, RXC0 = UCSR0A bit definition (7) , waiting for data to be transmitted (checks if the register is empty) */
     2c8:	e0 ec       	ldi	r30, 0xC0	; 192
     2ca:	f0 e0       	ldi	r31, 0x00	; 0
     2cc:	80 81       	ld	r24, Z
     2ce:	88 23       	and	r24, r24
     2d0:	ec f7       	brge	.-6      	; 0x2cc <recieve_UART+0x4>

	return UDR0;									/* UDR0 = USART 0 Data Register */
     2d2:	80 91 c6 00 	lds	r24, 0x00C6
}
     2d6:	90 e0       	ldi	r25, 0x00	; 0
     2d8:	08 95       	ret

000002da <init_UART>:


void init_UART(){
	
	/* Set baud rate */
	UBRR0H = (unsigned char)(UBRR>>8);
     2da:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L = (unsigned char)UBRR;
     2de:	87 e6       	ldi	r24, 0x67	; 103
     2e0:	80 93 c4 00 	sts	0x00C4, r24
	/* Enable receiver and transmitter */
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
     2e4:	88 e1       	ldi	r24, 0x18	; 24
     2e6:	80 93 c1 00 	sts	0x00C1, r24
	/* Set frame format: 8data, 2stop bit */
	if(NODE == 2){
		UCSR0C = (1<<USBS0)|(3<<UCSZ00);
     2ea:	8e e0       	ldi	r24, 0x0E	; 14
     2ec:	80 93 c2 00 	sts	0x00C2, r24
	}

	
	fdevopen((int(*)(char, struct __file*))&send_UART, (int(*)(struct __file*))&recieve_UART);			//overrides printf("string");
     2f0:	64 e6       	ldi	r22, 0x64	; 100
     2f2:	71 e0       	ldi	r23, 0x01	; 1
     2f4:	8c e5       	ldi	r24, 0x5C	; 92
     2f6:	91 e0       	ldi	r25, 0x01	; 1
     2f8:	cb c2       	rjmp	.+1430   	; 0x890 <fdevopen>
     2fa:	08 95       	ret

000002fc <IR_init>:
#include "IRsensor.h"


//int input_val;

void IR_init(void){	
     2fc:	cf 93       	push	r28
     2fe:	df 93       	push	r29
	
	//Enable input at port F0
	DDRF &= ~(1 << PF0);
     300:	80 98       	cbi	0x10, 0	; 16

	//Left adjusting (the 10-bit result) instead of right adjusting.
	//ADMUX |= (1<<ADLAR);
	
	// Set ADC prescaler to 128 -> 125kHz sample rate @ 16MHz.
	ADCSRA |= (1<<ADPS0)|(1<<ADPS1)|(1<<ADPS2);		
     302:	ea e7       	ldi	r30, 0x7A	; 122
     304:	f0 e0       	ldi	r31, 0x00	; 0
     306:	80 81       	ld	r24, Z
     308:	87 60       	ori	r24, 0x07	; 7
     30a:	80 83       	st	Z, r24
	
	//Turning on internal voltage reference.
	ADMUX = (1<<REFS0);//|(1<<REFS1);
     30c:	ac e7       	ldi	r26, 0x7C	; 124
     30e:	b0 e0       	ldi	r27, 0x00	; 0
     310:	80 e4       	ldi	r24, 0x40	; 64
     312:	8c 93       	st	X, r24
	
	//Use ADC0 -> Mux5:0 = 00000
	ADMUX &= ~((1<<MUX4)&(1<<MUX3)&(1<<MUX2)&(1<<MUX1)&(1<<MUX0));
     314:	8c 91       	ld	r24, X
     316:	8c 93       	st	X, r24
	ADCSRB &= ~(1<<MUX5);
     318:	cb e7       	ldi	r28, 0x7B	; 123
     31a:	d0 e0       	ldi	r29, 0x00	; 0
     31c:	88 81       	ld	r24, Y
     31e:	87 7f       	andi	r24, 0xF7	; 247
     320:	88 83       	st	Y, r24
	
	// ADC Auto Triger Engable.
	ADCSRA |= (1<<ADATE);
     322:	80 81       	ld	r24, Z
     324:	80 62       	ori	r24, 0x20	; 32
     326:	80 83       	st	Z, r24
	
	//Use Free-running mode.
	ADCSRB = (1<<ADTS2)|(1<<ADTS1)|(1<<ADTS0);
     328:	87 e0       	ldi	r24, 0x07	; 7
     32a:	88 83       	st	Y, r24
	
	//Use 8-bit resolution, all data is stored in ADCH.
	ADMUX |= (1<<ADLAR);
     32c:	8c 91       	ld	r24, X
     32e:	80 62       	ori	r24, 0x20	; 32
     330:	8c 93       	st	X, r24
	
	//Enabling ADC. ADC Result will be presented in ADC Data Registers ADCH & ADCL.
	ADCSRA |= (1<<ADEN);
     332:	80 81       	ld	r24, Z
     334:	80 68       	ori	r24, 0x80	; 128
     336:	80 83       	st	Z, r24
	
	// Start A2D conversion.
	ADCSRA |= (1<<ADSC);            
     338:	80 81       	ld	r24, Z
     33a:	80 64       	ori	r24, 0x40	; 64
     33c:	80 83       	st	Z, r24
	
	
	

}
     33e:	df 91       	pop	r29
     340:	cf 91       	pop	r28
     342:	08 95       	ret

00000344 <encoder_reset>:
	}
	else{
		MOTOR_PORT |= (1<<RSTN);
	}
	*/
	MOTOR_PORT &= ~(1<<RSTN);
     344:	e2 e0       	ldi	r30, 0x02	; 2
     346:	f1 e0       	ldi	r31, 0x01	; 1
     348:	80 81       	ld	r24, Z
     34a:	8f 7b       	andi	r24, 0xBF	; 191
     34c:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     34e:	8a e6       	ldi	r24, 0x6A	; 106
     350:	8a 95       	dec	r24
     352:	f1 f7       	brne	.-4      	; 0x350 <encoder_reset+0xc>
     354:	00 c0       	rjmp	.+0      	; 0x356 <encoder_reset+0x12>
	_delay_us(20);
	MOTOR_PORT |= (1<<RSTN);
     356:	80 81       	ld	r24, Z
     358:	80 64       	ori	r24, 0x40	; 64
     35a:	80 83       	st	Z, r24
     35c:	08 95       	ret

0000035e <motor_init>:
#include "../../common_library/uart.h"

void motor_init(void){
	
	// Make all relevant motor pins output.
	MOTOR_DDR |= (1<<OEN)|(1<<RSTN)|(1<<SEL)|(1<<EN)|(1<<DIR);
     35e:	e1 e0       	ldi	r30, 0x01	; 1
     360:	f1 e0       	ldi	r31, 0x01	; 1
     362:	80 81       	ld	r24, Z
     364:	8a 67       	ori	r24, 0x7A	; 122
     366:	80 83       	st	Z, r24
	
	// Make all encoder pins input.
	ENCODER_DDR = 0x00;
     368:	10 92 07 01 	sts	0x0107, r1
	
	// Enable motor.
	MOTOR_PORT |= (1<<EN);
     36c:	e2 e0       	ldi	r30, 0x02	; 2
     36e:	f1 e0       	ldi	r31, 0x01	; 1
     370:	80 81       	ld	r24, Z
     372:	80 61       	ori	r24, 0x10	; 16
     374:	80 83       	st	Z, r24
	encoder_reset();
     376:	e6 cf       	rjmp	.-52     	; 0x344 <encoder_reset>
     378:	08 95       	ret

0000037a <encoder_read>:
}


// Encoder read procedure (compare motorbox.pdf page 5)

int16_t encoder_read(void){
     37a:	ef 92       	push	r14
     37c:	ff 92       	push	r15
     37e:	0f 93       	push	r16
     380:	1f 93       	push	r17
     382:	cf 93       	push	r28
     384:	df 93       	push	r29
	MOTOR_PORT &= ~(1<<OEN);
     386:	e2 e0       	ldi	r30, 0x02	; 2
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	80 81       	ld	r24, Z
     38c:	8f 7d       	andi	r24, 0xDF	; 223
     38e:	80 83       	st	Z, r24
	
	// Read MSB.
	MOTOR_PORT &= ~(1<<SEL);
     390:	80 81       	ld	r24, Z
     392:	87 7f       	andi	r24, 0xF7	; 247
     394:	80 83       	st	Z, r24
     396:	8f e1       	ldi	r24, 0x1F	; 31
     398:	93 e0       	ldi	r25, 0x03	; 3
     39a:	01 97       	sbiw	r24, 0x01	; 1
     39c:	f1 f7       	brne	.-4      	; 0x39a <encoder_read+0x20>
     39e:	00 c0       	rjmp	.+0      	; 0x3a0 <encoder_read+0x26>
     3a0:	00 00       	nop
	_delay_us(200);
	uint8_t msb = ENCODER_PIN;
     3a2:	f0 90 06 01 	lds	r15, 0x0106
	
	// Read LSB
	MOTOR_PORT |= (1<<SEL);
     3a6:	80 81       	ld	r24, Z
     3a8:	88 60       	ori	r24, 0x08	; 8
     3aa:	80 83       	st	Z, r24
     3ac:	8f e1       	ldi	r24, 0x1F	; 31
     3ae:	93 e0       	ldi	r25, 0x03	; 3
     3b0:	01 97       	sbiw	r24, 0x01	; 1
     3b2:	f1 f7       	brne	.-4      	; 0x3b0 <encoder_read+0x36>
     3b4:	00 c0       	rjmp	.+0      	; 0x3b6 <encoder_read+0x3c>
     3b6:	00 00       	nop
	_delay_us(200);
	uint8_t lsb = ENCODER_PIN;
     3b8:	e0 90 06 01 	lds	r14, 0x0106
	
	encoder_reset();
     3bc:	c3 df       	rcall	.-122    	; 0x344 <encoder_reset>
	
	
	printf("E_r %i\t%i\n",msb, lsb);
     3be:	ce 2d       	mov	r28, r14
     3c0:	d0 e0       	ldi	r29, 0x00	; 0
     3c2:	0f 2d       	mov	r16, r15
     3c4:	10 e0       	ldi	r17, 0x00	; 0
     3c6:	1f 92       	push	r1
     3c8:	ef 92       	push	r14
     3ca:	1f 92       	push	r1
     3cc:	ff 92       	push	r15
     3ce:	27 e0       	ldi	r18, 0x07	; 7
     3d0:	32 e0       	ldi	r19, 0x02	; 2
     3d2:	3f 93       	push	r19
     3d4:	2f 93       	push	r18
     3d6:	a6 d2       	rcall	.+1356   	; 0x924 <printf>
	
	// Disable output of encoder
	MOTOR_PORT |= (1<<OEN);
     3d8:	e2 e0       	ldi	r30, 0x02	; 2
     3da:	f1 e0       	ldi	r31, 0x01	; 1
     3dc:	80 81       	ld	r24, Z
     3de:	80 62       	ori	r24, 0x20	; 32
     3e0:	80 83       	st	Z, r24
	
	int16_t encoder_reading = ((int16_t)msb << 8)|((int16_t)lsb);
     3e2:	90 2f       	mov	r25, r16
     3e4:	88 27       	eor	r24, r24
	
	return encoder_reading;
     3e6:	0f 90       	pop	r0
     3e8:	0f 90       	pop	r0
     3ea:	0f 90       	pop	r0
     3ec:	0f 90       	pop	r0
     3ee:	0f 90       	pop	r0
     3f0:	0f 90       	pop	r0
}
     3f2:	8c 2b       	or	r24, r28
     3f4:	9d 2b       	or	r25, r29
     3f6:	df 91       	pop	r29
     3f8:	cf 91       	pop	r28
     3fa:	1f 91       	pop	r17
     3fc:	0f 91       	pop	r16
     3fe:	ff 90       	pop	r15
     400:	ef 90       	pop	r14
     402:	08 95       	ret

00000404 <servo_init>:
 *  Author: pamarton
 */ 
#include "servo_driver.h"

void servo_init(void){
	pwm_init(20);
     404:	60 e0       	ldi	r22, 0x00	; 0
     406:	70 e0       	ldi	r23, 0x00	; 0
     408:	80 ea       	ldi	r24, 0xA0	; 160
     40a:	91 e4       	ldi	r25, 0x41	; 65
     40c:	35 d0       	rcall	.+106    	; 0x478 <pwm_init>

int servo_set(int value){
	if(value >= CONTROL_INPUT_MIN && value <= CONTROL_INPUT_MAX){
		double pulse_width = (PULSE_WIDTH_MIN + (PULSE_WIDTH_MAX - PULSE_WIDTH_MIN) * ((CONTROL_INPUT_MAX - (double)value)/(CONTROL_INPUT_MAX - CONTROL_INPUT_MIN)));
		if(pulse_width >= PULSE_WIDTH_MIN && pulse_width <= PULSE_WIDTH_MAX){//UNNECCECARY, BUT STAY SAFE
			pwm_set_pulse_width(pulse_width);
     40e:	60 e0       	ldi	r22, 0x00	; 0
     410:	70 e0       	ldi	r23, 0x00	; 0
     412:	80 ec       	ldi	r24, 0xC0	; 192
     414:	9f e3       	ldi	r25, 0x3F	; 63
     416:	1a c0       	rjmp	.+52     	; 0x44c <pwm_set_pulse_width>
     418:	08 95       	ret

0000041a <init_all>:
    return 0;
}

void init_all(void){
	
	cli();
     41a:	f8 94       	cli
	
	CAN_initialize();
     41c:	01 df       	rcall	.-510    	; 0x220 <CAN_initialize>
	TWI_Master_Initialise();
     41e:	82 d0       	rcall	.+260    	; 0x524 <TWI_Master_Initialise>
	motor_init();
     420:	9e df       	rcall	.-196    	; 0x35e <motor_init>
	
	#if UART_ENABLE
		init_UART();
		printf("Program initialized\n");
	#endif
	sei();
     422:	78 94       	sei
     424:	08 95       	ret

00000426 <main>:
#include "timer.h"
#include "../../common_library/uart.h"//REMOVE ME

int main(void){
	
	init_UART();
     426:	59 df       	rcall	.-334    	; 0x2da <init_UART>
	
	printf("all\n");
     428:	82 e1       	ldi	r24, 0x12	; 18
     42a:	92 e0       	ldi	r25, 0x02	; 2
     42c:	8c d2       	rcall	.+1304   	; 0x946 <puts>
	init_all();
     42e:	f5 df       	rcall	.-22     	; 0x41a <init_all>
	printf("timer\n");
     430:	86 e1       	ldi	r24, 0x16	; 22
     432:	92 e0       	ldi	r25, 0x02	; 2
     434:	88 d2       	rcall	.+1296   	; 0x946 <puts>
	initialize_timer(1);
     436:	81 e0       	ldi	r24, 0x01	; 1
     438:	90 e0       	ldi	r25, 0x00	; 0
     43a:	3a d0       	rcall	.+116    	; 0x4b0 <initialize_timer>
	printf("servo\n");
     43c:	8c e1       	ldi	r24, 0x1C	; 28
     43e:	92 e0       	ldi	r25, 0x02	; 2
     440:	82 d2       	rcall	.+1284   	; 0x946 <puts>
	servo_init();
     442:	e0 df       	rcall	.-64     	; 0x404 <servo_init>
	buzzer_init();
	buzzer_set_freq(100);
	_delay_ms(200);
	buzzer_of();
	*/
	IR_init();
     444:	5b df       	rcall	.-330    	; 0x2fc <IR_init>
	
	init_all();
     446:	e9 df       	rcall	.-46     	; 0x41a <init_all>
			_delay_ms(10);
			motor_set_speed(speed);
		}
		*/
		//printf("A");
		encoder_read();
     448:	98 df       	rcall	.-208    	; 0x37a <encoder_read>
     44a:	fe cf       	rjmp	.-4      	; 0x448 <main+0x22>

0000044c <pwm_set_pulse_width>:

	//ICR3 = F_CPU/128/2;
}

void pwm_set_pulse_width(double val){	//vel is given in nano-seconds
	OCR3A = (int)(SCALAR_IN_MS * val);
     44c:	20 e0       	ldi	r18, 0x00	; 0
     44e:	30 e0       	ldi	r19, 0x00	; 0
     450:	4a e7       	ldi	r20, 0x7A	; 122
     452:	51 e4       	ldi	r21, 0x41	; 65
     454:	76 d1       	rcall	.+748    	; 0x742 <__mulsf3>
     456:	f3 d0       	rcall	.+486    	; 0x63e <__fixsfsi>
     458:	70 93 99 00 	sts	0x0099, r23
     45c:	60 93 98 00 	sts	0x0098, r22
     460:	08 95       	ret

00000462 <pwm_set_period>:
}

void pwm_set_period(double period){
	ICR3 = (int)(SCALAR_IN_MS * period);
     462:	20 e0       	ldi	r18, 0x00	; 0
     464:	30 e0       	ldi	r19, 0x00	; 0
     466:	4a e7       	ldi	r20, 0x7A	; 122
     468:	51 e4       	ldi	r21, 0x41	; 65
     46a:	6b d1       	rcall	.+726    	; 0x742 <__mulsf3>
     46c:	e8 d0       	rcall	.+464    	; 0x63e <__fixsfsi>
     46e:	70 93 97 00 	sts	0x0097, r23
     472:	60 93 96 00 	sts	0x0096, r22
     476:	08 95       	ret

00000478 <pwm_init>:
#include "../../common_library/uart.h"
uint8_t FLAG_refresh_screen;

void pwm_init(double period){	//	Function for initilization of the timers. Period is given in ms
	//Enable output at port E3
	DDRE |= (1 << PE3);
     478:	6b 9a       	sbi	0x0d, 3	; 13
	
	// Use Fast-pwm/mode 14. Compare Table 17.2 on page 145 of the Arduino2560 datasheet. Using  OC3A.
	TCCR3A &= ~(1<<WGM30);
     47a:	e0 e9       	ldi	r30, 0x90	; 144
     47c:	f0 e0       	ldi	r31, 0x00	; 0
     47e:	20 81       	ld	r18, Z
     480:	2e 7f       	andi	r18, 0xFE	; 254
     482:	20 83       	st	Z, r18
	TCCR3A |= (1<<WGM31);
     484:	20 81       	ld	r18, Z
     486:	22 60       	ori	r18, 0x02	; 2
     488:	20 83       	st	Z, r18
	TCCR3B |= (1<<WGM33)|(1<<WGM32); //		WGM01: set mode to CTC (reset timer on OCR0)     CS0n:set prescaler (to 1024)	
     48a:	a1 e9       	ldi	r26, 0x91	; 145
     48c:	b0 e0       	ldi	r27, 0x00	; 0
     48e:	2c 91       	ld	r18, X
     490:	28 61       	ori	r18, 0x18	; 24
     492:	2c 93       	st	X, r18
		
	//Set COM3A_1:0 to 10 to use non-inverted pwm.
	TCCR3A |= (1<<COM3A1);
     494:	20 81       	ld	r18, Z
     496:	20 68       	ori	r18, 0x80	; 128
     498:	20 83       	st	Z, r18
	TCCR3A &= ~(1<<COM3A0);
     49a:	20 81       	ld	r18, Z
     49c:	2f 7b       	andi	r18, 0xBF	; 191
     49e:	20 83       	st	Z, r18

	// Set prescaler. Compare Table17-6. Clock Select Bit Description.
	TCCR3B |= (1<<CS32) | (1<<CS30);
     4a0:	2c 91       	ld	r18, X
     4a2:	25 60       	ori	r18, 0x05	; 5
     4a4:	2c 93       	st	X, r18
	TCCR3B &= ~(1<<CS31);
     4a6:	2c 91       	ld	r18, X
     4a8:	2d 7f       	andi	r18, 0xFD	; 253
     4aa:	2c 93       	st	X, r18
	
	// Define TOP. Compare Table 17.2.				CHECK THIS DIRK!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
	pwm_set_period(period);
     4ac:	da cf       	rjmp	.-76     	; 0x462 <pwm_set_period>
     4ae:	08 95       	ret

000004b0 <initialize_timer>:
	}
	return 0;
}

void timer_reset_flag(void){	//	function for getting the value of the timer
	FLAG_timer_1_complete = 0;
     4b0:	9c 01       	movw	r18, r24
     4b2:	e2 e7       	ldi	r30, 0x72	; 114
     4b4:	f0 e0       	ldi	r31, 0x00	; 0
     4b6:	80 81       	ld	r24, Z
     4b8:	82 60       	ori	r24, 0x02	; 2
     4ba:	80 83       	st	Z, r24
     4bc:	10 92 a5 00 	sts	0x00A5, r1
     4c0:	10 92 a4 00 	sts	0x00A4, r1
     4c4:	e1 ea       	ldi	r30, 0xA1	; 161
     4c6:	f0 e0       	ldi	r31, 0x00	; 0
     4c8:	80 81       	ld	r24, Z
     4ca:	88 60       	ori	r24, 0x08	; 8
     4cc:	80 83       	st	Z, r24
     4ce:	80 81       	ld	r24, Z
     4d0:	8f 7e       	andi	r24, 0xEF	; 239
     4d2:	80 83       	st	Z, r24
     4d4:	80 81       	ld	r24, Z
     4d6:	85 60       	ori	r24, 0x05	; 5
     4d8:	80 83       	st	Z, r24
     4da:	e0 ea       	ldi	r30, 0xA0	; 160
     4dc:	f0 e0       	ldi	r31, 0x00	; 0
     4de:	80 81       	ld	r24, Z
     4e0:	80 68       	ori	r24, 0x80	; 128
     4e2:	80 83       	st	Z, r24
     4e4:	40 e0       	ldi	r20, 0x00	; 0
     4e6:	50 e0       	ldi	r21, 0x00	; 0
     4e8:	69 e0       	ldi	r22, 0x09	; 9
     4ea:	7d e3       	ldi	r23, 0x3D	; 61
     4ec:	80 e0       	ldi	r24, 0x00	; 0
     4ee:	90 e0       	ldi	r25, 0x00	; 0
     4f0:	8b d1       	rcall	.+790    	; 0x808 <__divmodsi4>
     4f2:	21 50       	subi	r18, 0x01	; 1
     4f4:	31 09       	sbc	r19, r1
     4f6:	30 93 a9 00 	sts	0x00A9, r19
     4fa:	20 93 a8 00 	sts	0x00A8, r18
     4fe:	10 92 35 02 	sts	0x0235, r1
     502:	08 95       	ret

00000504 <__vector_42>:
}

ISR(TIMER4_COMPA_vect){//interrupt when Timer_0 is done, resets itself
     504:	1f 92       	push	r1
     506:	0f 92       	push	r0
     508:	0f b6       	in	r0, 0x3f	; 63
     50a:	0f 92       	push	r0
     50c:	11 24       	eor	r1, r1
     50e:	8f 93       	push	r24
	FLAG_timer_1_complete = 1;
     510:	81 e0       	ldi	r24, 0x01	; 1
     512:	80 93 35 02 	sts	0x0235, r24
	TIFR4 &= ~(1<<OCF1A);
     516:	c9 98       	cbi	0x19, 1	; 25
}
     518:	8f 91       	pop	r24
     51a:	0f 90       	pop	r0
     51c:	0f be       	out	0x3f, r0	; 63
     51e:	0f 90       	pop	r0
     520:	1f 90       	pop	r1
     522:	18 95       	reti

00000524 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     524:	8c e0       	ldi	r24, 0x0C	; 12
     526:	80 93 b8 00 	sts	0x00B8, r24
     52a:	8f ef       	ldi	r24, 0xFF	; 255
     52c:	80 93 bb 00 	sts	0x00BB, r24
     530:	84 e0       	ldi	r24, 0x04	; 4
     532:	80 93 bc 00 	sts	0x00BC, r24
     536:	08 95       	ret

00000538 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     538:	1f 92       	push	r1
     53a:	0f 92       	push	r0
     53c:	0f b6       	in	r0, 0x3f	; 63
     53e:	0f 92       	push	r0
     540:	11 24       	eor	r1, r1
     542:	0b b6       	in	r0, 0x3b	; 59
     544:	0f 92       	push	r0
     546:	2f 93       	push	r18
     548:	3f 93       	push	r19
     54a:	8f 93       	push	r24
     54c:	9f 93       	push	r25
     54e:	af 93       	push	r26
     550:	bf 93       	push	r27
     552:	ef 93       	push	r30
     554:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     556:	80 91 b9 00 	lds	r24, 0x00B9
     55a:	90 e0       	ldi	r25, 0x00	; 0
     55c:	fc 01       	movw	r30, r24
     55e:	38 97       	sbiw	r30, 0x08	; 8
     560:	e1 35       	cpi	r30, 0x51	; 81
     562:	f1 05       	cpc	r31, r1
     564:	08 f0       	brcs	.+2      	; 0x568 <__vector_39+0x30>
     566:	55 c0       	rjmp	.+170    	; 0x612 <__vector_39+0xda>
     568:	ee 58       	subi	r30, 0x8E	; 142
     56a:	ff 4f       	sbci	r31, 0xFF	; 255
     56c:	69 c1       	rjmp	.+722    	; 0x840 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     56e:	10 92 2e 02 	sts	0x022E, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     572:	e0 91 2e 02 	lds	r30, 0x022E
     576:	80 91 30 02 	lds	r24, 0x0230
     57a:	e8 17       	cp	r30, r24
     57c:	70 f4       	brcc	.+28     	; 0x59a <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     57e:	81 e0       	ldi	r24, 0x01	; 1
     580:	8e 0f       	add	r24, r30
     582:	80 93 2e 02 	sts	0x022E, r24
     586:	f0 e0       	ldi	r31, 0x00	; 0
     588:	ef 5c       	subi	r30, 0xCF	; 207
     58a:	fd 4f       	sbci	r31, 0xFD	; 253
     58c:	80 81       	ld	r24, Z
     58e:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     592:	85 e8       	ldi	r24, 0x85	; 133
     594:	80 93 bc 00 	sts	0x00BC, r24
     598:	43 c0       	rjmp	.+134    	; 0x620 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     59a:	80 91 2f 02 	lds	r24, 0x022F
     59e:	81 60       	ori	r24, 0x01	; 1
     5a0:	80 93 2f 02 	sts	0x022F, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     5a4:	84 e9       	ldi	r24, 0x94	; 148
     5a6:	80 93 bc 00 	sts	0x00BC, r24
     5aa:	3a c0       	rjmp	.+116    	; 0x620 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     5ac:	e0 91 2e 02 	lds	r30, 0x022E
     5b0:	81 e0       	ldi	r24, 0x01	; 1
     5b2:	8e 0f       	add	r24, r30
     5b4:	80 93 2e 02 	sts	0x022E, r24
     5b8:	80 91 bb 00 	lds	r24, 0x00BB
     5bc:	f0 e0       	ldi	r31, 0x00	; 0
     5be:	ef 5c       	subi	r30, 0xCF	; 207
     5c0:	fd 4f       	sbci	r31, 0xFD	; 253
     5c2:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     5c4:	20 91 2e 02 	lds	r18, 0x022E
     5c8:	30 e0       	ldi	r19, 0x00	; 0
     5ca:	80 91 30 02 	lds	r24, 0x0230
     5ce:	90 e0       	ldi	r25, 0x00	; 0
     5d0:	01 97       	sbiw	r24, 0x01	; 1
     5d2:	28 17       	cp	r18, r24
     5d4:	39 07       	cpc	r19, r25
     5d6:	24 f4       	brge	.+8      	; 0x5e0 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     5d8:	85 ec       	ldi	r24, 0xC5	; 197
     5da:	80 93 bc 00 	sts	0x00BC, r24
     5de:	20 c0       	rjmp	.+64     	; 0x620 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     5e0:	85 e8       	ldi	r24, 0x85	; 133
     5e2:	80 93 bc 00 	sts	0x00BC, r24
     5e6:	1c c0       	rjmp	.+56     	; 0x620 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     5e8:	80 91 bb 00 	lds	r24, 0x00BB
     5ec:	e0 91 2e 02 	lds	r30, 0x022E
     5f0:	f0 e0       	ldi	r31, 0x00	; 0
     5f2:	ef 5c       	subi	r30, 0xCF	; 207
     5f4:	fd 4f       	sbci	r31, 0xFD	; 253
     5f6:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     5f8:	80 91 2f 02 	lds	r24, 0x022F
     5fc:	81 60       	ori	r24, 0x01	; 1
     5fe:	80 93 2f 02 	sts	0x022F, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     602:	84 e9       	ldi	r24, 0x94	; 148
     604:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     608:	0b c0       	rjmp	.+22     	; 0x620 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     60a:	85 ea       	ldi	r24, 0xA5	; 165
     60c:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     610:	07 c0       	rjmp	.+14     	; 0x620 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = “0”
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     612:	80 91 b9 00 	lds	r24, 0x00B9
     616:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     61a:	84 e0       	ldi	r24, 0x04	; 4
     61c:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     620:	ff 91       	pop	r31
     622:	ef 91       	pop	r30
     624:	bf 91       	pop	r27
     626:	af 91       	pop	r26
     628:	9f 91       	pop	r25
     62a:	8f 91       	pop	r24
     62c:	3f 91       	pop	r19
     62e:	2f 91       	pop	r18
     630:	0f 90       	pop	r0
     632:	0b be       	out	0x3b, r0	; 59
     634:	0f 90       	pop	r0
     636:	0f be       	out	0x3f, r0	; 63
     638:	0f 90       	pop	r0
     63a:	1f 90       	pop	r1
     63c:	18 95       	reti

0000063e <__fixsfsi>:
     63e:	04 d0       	rcall	.+8      	; 0x648 <__fixunssfsi>
     640:	68 94       	set
     642:	b1 11       	cpse	r27, r1
     644:	78 c0       	rjmp	.+240    	; 0x736 <__fp_szero>
     646:	08 95       	ret

00000648 <__fixunssfsi>:
     648:	5b d0       	rcall	.+182    	; 0x700 <__fp_splitA>
     64a:	88 f0       	brcs	.+34     	; 0x66e <__fixunssfsi+0x26>
     64c:	9f 57       	subi	r25, 0x7F	; 127
     64e:	90 f0       	brcs	.+36     	; 0x674 <__fixunssfsi+0x2c>
     650:	b9 2f       	mov	r27, r25
     652:	99 27       	eor	r25, r25
     654:	b7 51       	subi	r27, 0x17	; 23
     656:	a0 f0       	brcs	.+40     	; 0x680 <__fixunssfsi+0x38>
     658:	d1 f0       	breq	.+52     	; 0x68e <__fixunssfsi+0x46>
     65a:	66 0f       	add	r22, r22
     65c:	77 1f       	adc	r23, r23
     65e:	88 1f       	adc	r24, r24
     660:	99 1f       	adc	r25, r25
     662:	1a f0       	brmi	.+6      	; 0x66a <__fixunssfsi+0x22>
     664:	ba 95       	dec	r27
     666:	c9 f7       	brne	.-14     	; 0x65a <__fixunssfsi+0x12>
     668:	12 c0       	rjmp	.+36     	; 0x68e <__fixunssfsi+0x46>
     66a:	b1 30       	cpi	r27, 0x01	; 1
     66c:	81 f0       	breq	.+32     	; 0x68e <__fixunssfsi+0x46>
     66e:	62 d0       	rcall	.+196    	; 0x734 <__fp_zero>
     670:	b1 e0       	ldi	r27, 0x01	; 1
     672:	08 95       	ret
     674:	5f c0       	rjmp	.+190    	; 0x734 <__fp_zero>
     676:	67 2f       	mov	r22, r23
     678:	78 2f       	mov	r23, r24
     67a:	88 27       	eor	r24, r24
     67c:	b8 5f       	subi	r27, 0xF8	; 248
     67e:	39 f0       	breq	.+14     	; 0x68e <__fixunssfsi+0x46>
     680:	b9 3f       	cpi	r27, 0xF9	; 249
     682:	cc f3       	brlt	.-14     	; 0x676 <__fixunssfsi+0x2e>
     684:	86 95       	lsr	r24
     686:	77 95       	ror	r23
     688:	67 95       	ror	r22
     68a:	b3 95       	inc	r27
     68c:	d9 f7       	brne	.-10     	; 0x684 <__fixunssfsi+0x3c>
     68e:	3e f4       	brtc	.+14     	; 0x69e <__fixunssfsi+0x56>
     690:	90 95       	com	r25
     692:	80 95       	com	r24
     694:	70 95       	com	r23
     696:	61 95       	neg	r22
     698:	7f 4f       	sbci	r23, 0xFF	; 255
     69a:	8f 4f       	sbci	r24, 0xFF	; 255
     69c:	9f 4f       	sbci	r25, 0xFF	; 255
     69e:	08 95       	ret

000006a0 <__fp_inf>:
     6a0:	97 f9       	bld	r25, 7
     6a2:	9f 67       	ori	r25, 0x7F	; 127
     6a4:	80 e8       	ldi	r24, 0x80	; 128
     6a6:	70 e0       	ldi	r23, 0x00	; 0
     6a8:	60 e0       	ldi	r22, 0x00	; 0
     6aa:	08 95       	ret

000006ac <__fp_nan>:
     6ac:	9f ef       	ldi	r25, 0xFF	; 255
     6ae:	80 ec       	ldi	r24, 0xC0	; 192
     6b0:	08 95       	ret

000006b2 <__fp_pscA>:
     6b2:	00 24       	eor	r0, r0
     6b4:	0a 94       	dec	r0
     6b6:	16 16       	cp	r1, r22
     6b8:	17 06       	cpc	r1, r23
     6ba:	18 06       	cpc	r1, r24
     6bc:	09 06       	cpc	r0, r25
     6be:	08 95       	ret

000006c0 <__fp_pscB>:
     6c0:	00 24       	eor	r0, r0
     6c2:	0a 94       	dec	r0
     6c4:	12 16       	cp	r1, r18
     6c6:	13 06       	cpc	r1, r19
     6c8:	14 06       	cpc	r1, r20
     6ca:	05 06       	cpc	r0, r21
     6cc:	08 95       	ret

000006ce <__fp_round>:
     6ce:	09 2e       	mov	r0, r25
     6d0:	03 94       	inc	r0
     6d2:	00 0c       	add	r0, r0
     6d4:	11 f4       	brne	.+4      	; 0x6da <__fp_round+0xc>
     6d6:	88 23       	and	r24, r24
     6d8:	52 f0       	brmi	.+20     	; 0x6ee <__fp_round+0x20>
     6da:	bb 0f       	add	r27, r27
     6dc:	40 f4       	brcc	.+16     	; 0x6ee <__fp_round+0x20>
     6de:	bf 2b       	or	r27, r31
     6e0:	11 f4       	brne	.+4      	; 0x6e6 <__fp_round+0x18>
     6e2:	60 ff       	sbrs	r22, 0
     6e4:	04 c0       	rjmp	.+8      	; 0x6ee <__fp_round+0x20>
     6e6:	6f 5f       	subi	r22, 0xFF	; 255
     6e8:	7f 4f       	sbci	r23, 0xFF	; 255
     6ea:	8f 4f       	sbci	r24, 0xFF	; 255
     6ec:	9f 4f       	sbci	r25, 0xFF	; 255
     6ee:	08 95       	ret

000006f0 <__fp_split3>:
     6f0:	57 fd       	sbrc	r21, 7
     6f2:	90 58       	subi	r25, 0x80	; 128
     6f4:	44 0f       	add	r20, r20
     6f6:	55 1f       	adc	r21, r21
     6f8:	59 f0       	breq	.+22     	; 0x710 <__fp_splitA+0x10>
     6fa:	5f 3f       	cpi	r21, 0xFF	; 255
     6fc:	71 f0       	breq	.+28     	; 0x71a <__fp_splitA+0x1a>
     6fe:	47 95       	ror	r20

00000700 <__fp_splitA>:
     700:	88 0f       	add	r24, r24
     702:	97 fb       	bst	r25, 7
     704:	99 1f       	adc	r25, r25
     706:	61 f0       	breq	.+24     	; 0x720 <__fp_splitA+0x20>
     708:	9f 3f       	cpi	r25, 0xFF	; 255
     70a:	79 f0       	breq	.+30     	; 0x72a <__fp_splitA+0x2a>
     70c:	87 95       	ror	r24
     70e:	08 95       	ret
     710:	12 16       	cp	r1, r18
     712:	13 06       	cpc	r1, r19
     714:	14 06       	cpc	r1, r20
     716:	55 1f       	adc	r21, r21
     718:	f2 cf       	rjmp	.-28     	; 0x6fe <__fp_split3+0xe>
     71a:	46 95       	lsr	r20
     71c:	f1 df       	rcall	.-30     	; 0x700 <__fp_splitA>
     71e:	08 c0       	rjmp	.+16     	; 0x730 <__fp_splitA+0x30>
     720:	16 16       	cp	r1, r22
     722:	17 06       	cpc	r1, r23
     724:	18 06       	cpc	r1, r24
     726:	99 1f       	adc	r25, r25
     728:	f1 cf       	rjmp	.-30     	; 0x70c <__fp_splitA+0xc>
     72a:	86 95       	lsr	r24
     72c:	71 05       	cpc	r23, r1
     72e:	61 05       	cpc	r22, r1
     730:	08 94       	sec
     732:	08 95       	ret

00000734 <__fp_zero>:
     734:	e8 94       	clt

00000736 <__fp_szero>:
     736:	bb 27       	eor	r27, r27
     738:	66 27       	eor	r22, r22
     73a:	77 27       	eor	r23, r23
     73c:	cb 01       	movw	r24, r22
     73e:	97 f9       	bld	r25, 7
     740:	08 95       	ret

00000742 <__mulsf3>:
     742:	0b d0       	rcall	.+22     	; 0x75a <__mulsf3x>
     744:	c4 cf       	rjmp	.-120    	; 0x6ce <__fp_round>
     746:	b5 df       	rcall	.-150    	; 0x6b2 <__fp_pscA>
     748:	28 f0       	brcs	.+10     	; 0x754 <__mulsf3+0x12>
     74a:	ba df       	rcall	.-140    	; 0x6c0 <__fp_pscB>
     74c:	18 f0       	brcs	.+6      	; 0x754 <__mulsf3+0x12>
     74e:	95 23       	and	r25, r21
     750:	09 f0       	breq	.+2      	; 0x754 <__mulsf3+0x12>
     752:	a6 cf       	rjmp	.-180    	; 0x6a0 <__fp_inf>
     754:	ab cf       	rjmp	.-170    	; 0x6ac <__fp_nan>
     756:	11 24       	eor	r1, r1
     758:	ee cf       	rjmp	.-36     	; 0x736 <__fp_szero>

0000075a <__mulsf3x>:
     75a:	ca df       	rcall	.-108    	; 0x6f0 <__fp_split3>
     75c:	a0 f3       	brcs	.-24     	; 0x746 <__mulsf3+0x4>

0000075e <__mulsf3_pse>:
     75e:	95 9f       	mul	r25, r21
     760:	d1 f3       	breq	.-12     	; 0x756 <__mulsf3+0x14>
     762:	95 0f       	add	r25, r21
     764:	50 e0       	ldi	r21, 0x00	; 0
     766:	55 1f       	adc	r21, r21
     768:	62 9f       	mul	r22, r18
     76a:	f0 01       	movw	r30, r0
     76c:	72 9f       	mul	r23, r18
     76e:	bb 27       	eor	r27, r27
     770:	f0 0d       	add	r31, r0
     772:	b1 1d       	adc	r27, r1
     774:	63 9f       	mul	r22, r19
     776:	aa 27       	eor	r26, r26
     778:	f0 0d       	add	r31, r0
     77a:	b1 1d       	adc	r27, r1
     77c:	aa 1f       	adc	r26, r26
     77e:	64 9f       	mul	r22, r20
     780:	66 27       	eor	r22, r22
     782:	b0 0d       	add	r27, r0
     784:	a1 1d       	adc	r26, r1
     786:	66 1f       	adc	r22, r22
     788:	82 9f       	mul	r24, r18
     78a:	22 27       	eor	r18, r18
     78c:	b0 0d       	add	r27, r0
     78e:	a1 1d       	adc	r26, r1
     790:	62 1f       	adc	r22, r18
     792:	73 9f       	mul	r23, r19
     794:	b0 0d       	add	r27, r0
     796:	a1 1d       	adc	r26, r1
     798:	62 1f       	adc	r22, r18
     79a:	83 9f       	mul	r24, r19
     79c:	a0 0d       	add	r26, r0
     79e:	61 1d       	adc	r22, r1
     7a0:	22 1f       	adc	r18, r18
     7a2:	74 9f       	mul	r23, r20
     7a4:	33 27       	eor	r19, r19
     7a6:	a0 0d       	add	r26, r0
     7a8:	61 1d       	adc	r22, r1
     7aa:	23 1f       	adc	r18, r19
     7ac:	84 9f       	mul	r24, r20
     7ae:	60 0d       	add	r22, r0
     7b0:	21 1d       	adc	r18, r1
     7b2:	82 2f       	mov	r24, r18
     7b4:	76 2f       	mov	r23, r22
     7b6:	6a 2f       	mov	r22, r26
     7b8:	11 24       	eor	r1, r1
     7ba:	9f 57       	subi	r25, 0x7F	; 127
     7bc:	50 40       	sbci	r21, 0x00	; 0
     7be:	8a f0       	brmi	.+34     	; 0x7e2 <__mulsf3_pse+0x84>
     7c0:	e1 f0       	breq	.+56     	; 0x7fa <__mulsf3_pse+0x9c>
     7c2:	88 23       	and	r24, r24
     7c4:	4a f0       	brmi	.+18     	; 0x7d8 <__mulsf3_pse+0x7a>
     7c6:	ee 0f       	add	r30, r30
     7c8:	ff 1f       	adc	r31, r31
     7ca:	bb 1f       	adc	r27, r27
     7cc:	66 1f       	adc	r22, r22
     7ce:	77 1f       	adc	r23, r23
     7d0:	88 1f       	adc	r24, r24
     7d2:	91 50       	subi	r25, 0x01	; 1
     7d4:	50 40       	sbci	r21, 0x00	; 0
     7d6:	a9 f7       	brne	.-22     	; 0x7c2 <__mulsf3_pse+0x64>
     7d8:	9e 3f       	cpi	r25, 0xFE	; 254
     7da:	51 05       	cpc	r21, r1
     7dc:	70 f0       	brcs	.+28     	; 0x7fa <__mulsf3_pse+0x9c>
     7de:	60 cf       	rjmp	.-320    	; 0x6a0 <__fp_inf>
     7e0:	aa cf       	rjmp	.-172    	; 0x736 <__fp_szero>
     7e2:	5f 3f       	cpi	r21, 0xFF	; 255
     7e4:	ec f3       	brlt	.-6      	; 0x7e0 <__mulsf3_pse+0x82>
     7e6:	98 3e       	cpi	r25, 0xE8	; 232
     7e8:	dc f3       	brlt	.-10     	; 0x7e0 <__mulsf3_pse+0x82>
     7ea:	86 95       	lsr	r24
     7ec:	77 95       	ror	r23
     7ee:	67 95       	ror	r22
     7f0:	b7 95       	ror	r27
     7f2:	f7 95       	ror	r31
     7f4:	e7 95       	ror	r30
     7f6:	9f 5f       	subi	r25, 0xFF	; 255
     7f8:	c1 f7       	brne	.-16     	; 0x7ea <__mulsf3_pse+0x8c>
     7fa:	fe 2b       	or	r31, r30
     7fc:	88 0f       	add	r24, r24
     7fe:	91 1d       	adc	r25, r1
     800:	96 95       	lsr	r25
     802:	87 95       	ror	r24
     804:	97 f9       	bld	r25, 7
     806:	08 95       	ret

00000808 <__divmodsi4>:
     808:	05 2e       	mov	r0, r21
     80a:	97 fb       	bst	r25, 7
     80c:	16 f4       	brtc	.+4      	; 0x812 <__divmodsi4+0xa>
     80e:	00 94       	com	r0
     810:	0f d0       	rcall	.+30     	; 0x830 <__negsi2>
     812:	57 fd       	sbrc	r21, 7
     814:	05 d0       	rcall	.+10     	; 0x820 <__divmodsi4_neg2>
     816:	1a d0       	rcall	.+52     	; 0x84c <__udivmodsi4>
     818:	07 fc       	sbrc	r0, 7
     81a:	02 d0       	rcall	.+4      	; 0x820 <__divmodsi4_neg2>
     81c:	46 f4       	brtc	.+16     	; 0x82e <__divmodsi4_exit>
     81e:	08 c0       	rjmp	.+16     	; 0x830 <__negsi2>

00000820 <__divmodsi4_neg2>:
     820:	50 95       	com	r21
     822:	40 95       	com	r20
     824:	30 95       	com	r19
     826:	21 95       	neg	r18
     828:	3f 4f       	sbci	r19, 0xFF	; 255
     82a:	4f 4f       	sbci	r20, 0xFF	; 255
     82c:	5f 4f       	sbci	r21, 0xFF	; 255

0000082e <__divmodsi4_exit>:
     82e:	08 95       	ret

00000830 <__negsi2>:
     830:	90 95       	com	r25
     832:	80 95       	com	r24
     834:	70 95       	com	r23
     836:	61 95       	neg	r22
     838:	7f 4f       	sbci	r23, 0xFF	; 255
     83a:	8f 4f       	sbci	r24, 0xFF	; 255
     83c:	9f 4f       	sbci	r25, 0xFF	; 255
     83e:	08 95       	ret

00000840 <__tablejump2__>:
     840:	ee 0f       	add	r30, r30
     842:	ff 1f       	adc	r31, r31

00000844 <__tablejump__>:
     844:	05 90       	lpm	r0, Z+
     846:	f4 91       	lpm	r31, Z
     848:	e0 2d       	mov	r30, r0
     84a:	19 94       	eijmp

0000084c <__udivmodsi4>:
     84c:	a1 e2       	ldi	r26, 0x21	; 33
     84e:	1a 2e       	mov	r1, r26
     850:	aa 1b       	sub	r26, r26
     852:	bb 1b       	sub	r27, r27
     854:	fd 01       	movw	r30, r26
     856:	0d c0       	rjmp	.+26     	; 0x872 <__udivmodsi4_ep>

00000858 <__udivmodsi4_loop>:
     858:	aa 1f       	adc	r26, r26
     85a:	bb 1f       	adc	r27, r27
     85c:	ee 1f       	adc	r30, r30
     85e:	ff 1f       	adc	r31, r31
     860:	a2 17       	cp	r26, r18
     862:	b3 07       	cpc	r27, r19
     864:	e4 07       	cpc	r30, r20
     866:	f5 07       	cpc	r31, r21
     868:	20 f0       	brcs	.+8      	; 0x872 <__udivmodsi4_ep>
     86a:	a2 1b       	sub	r26, r18
     86c:	b3 0b       	sbc	r27, r19
     86e:	e4 0b       	sbc	r30, r20
     870:	f5 0b       	sbc	r31, r21

00000872 <__udivmodsi4_ep>:
     872:	66 1f       	adc	r22, r22
     874:	77 1f       	adc	r23, r23
     876:	88 1f       	adc	r24, r24
     878:	99 1f       	adc	r25, r25
     87a:	1a 94       	dec	r1
     87c:	69 f7       	brne	.-38     	; 0x858 <__udivmodsi4_loop>
     87e:	60 95       	com	r22
     880:	70 95       	com	r23
     882:	80 95       	com	r24
     884:	90 95       	com	r25
     886:	9b 01       	movw	r18, r22
     888:	ac 01       	movw	r20, r24
     88a:	bd 01       	movw	r22, r26
     88c:	cf 01       	movw	r24, r30
     88e:	08 95       	ret

00000890 <fdevopen>:
     890:	0f 93       	push	r16
     892:	1f 93       	push	r17
     894:	cf 93       	push	r28
     896:	df 93       	push	r29
     898:	ec 01       	movw	r28, r24
     89a:	8b 01       	movw	r16, r22
     89c:	00 97       	sbiw	r24, 0x00	; 0
     89e:	31 f4       	brne	.+12     	; 0x8ac <fdevopen+0x1c>
     8a0:	61 15       	cp	r22, r1
     8a2:	71 05       	cpc	r23, r1
     8a4:	19 f4       	brne	.+6      	; 0x8ac <fdevopen+0x1c>
     8a6:	80 e0       	ldi	r24, 0x00	; 0
     8a8:	90 e0       	ldi	r25, 0x00	; 0
     8aa:	37 c0       	rjmp	.+110    	; 0x91a <fdevopen+0x8a>
     8ac:	6e e0       	ldi	r22, 0x0E	; 14
     8ae:	70 e0       	ldi	r23, 0x00	; 0
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	63 d2       	rcall	.+1222   	; 0xd7c <calloc>
     8b6:	fc 01       	movw	r30, r24
     8b8:	00 97       	sbiw	r24, 0x00	; 0
     8ba:	a9 f3       	breq	.-22     	; 0x8a6 <fdevopen+0x16>
     8bc:	80 e8       	ldi	r24, 0x80	; 128
     8be:	83 83       	std	Z+3, r24	; 0x03
     8c0:	01 15       	cp	r16, r1
     8c2:	11 05       	cpc	r17, r1
     8c4:	71 f0       	breq	.+28     	; 0x8e2 <fdevopen+0x52>
     8c6:	13 87       	std	Z+11, r17	; 0x0b
     8c8:	02 87       	std	Z+10, r16	; 0x0a
     8ca:	81 e8       	ldi	r24, 0x81	; 129
     8cc:	83 83       	std	Z+3, r24	; 0x03
     8ce:	80 91 36 02 	lds	r24, 0x0236
     8d2:	90 91 37 02 	lds	r25, 0x0237
     8d6:	89 2b       	or	r24, r25
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <fdevopen+0x52>
     8da:	f0 93 37 02 	sts	0x0237, r31
     8de:	e0 93 36 02 	sts	0x0236, r30
     8e2:	20 97       	sbiw	r28, 0x00	; 0
     8e4:	c9 f0       	breq	.+50     	; 0x918 <fdevopen+0x88>
     8e6:	d1 87       	std	Z+9, r29	; 0x09
     8e8:	c0 87       	std	Z+8, r28	; 0x08
     8ea:	83 81       	ldd	r24, Z+3	; 0x03
     8ec:	82 60       	ori	r24, 0x02	; 2
     8ee:	83 83       	std	Z+3, r24	; 0x03
     8f0:	80 91 38 02 	lds	r24, 0x0238
     8f4:	90 91 39 02 	lds	r25, 0x0239
     8f8:	89 2b       	or	r24, r25
     8fa:	71 f4       	brne	.+28     	; 0x918 <fdevopen+0x88>
     8fc:	f0 93 39 02 	sts	0x0239, r31
     900:	e0 93 38 02 	sts	0x0238, r30
     904:	80 91 3a 02 	lds	r24, 0x023A
     908:	90 91 3b 02 	lds	r25, 0x023B
     90c:	89 2b       	or	r24, r25
     90e:	21 f4       	brne	.+8      	; 0x918 <fdevopen+0x88>
     910:	f0 93 3b 02 	sts	0x023B, r31
     914:	e0 93 3a 02 	sts	0x023A, r30
     918:	cf 01       	movw	r24, r30
     91a:	df 91       	pop	r29
     91c:	cf 91       	pop	r28
     91e:	1f 91       	pop	r17
     920:	0f 91       	pop	r16
     922:	08 95       	ret

00000924 <printf>:
     924:	cf 93       	push	r28
     926:	df 93       	push	r29
     928:	cd b7       	in	r28, 0x3d	; 61
     92a:	de b7       	in	r29, 0x3e	; 62
     92c:	fe 01       	movw	r30, r28
     92e:	36 96       	adiw	r30, 0x06	; 6
     930:	61 91       	ld	r22, Z+
     932:	71 91       	ld	r23, Z+
     934:	af 01       	movw	r20, r30
     936:	80 91 38 02 	lds	r24, 0x0238
     93a:	90 91 39 02 	lds	r25, 0x0239
     93e:	30 d0       	rcall	.+96     	; 0x9a0 <vfprintf>
     940:	df 91       	pop	r29
     942:	cf 91       	pop	r28
     944:	08 95       	ret

00000946 <puts>:
     946:	0f 93       	push	r16
     948:	1f 93       	push	r17
     94a:	cf 93       	push	r28
     94c:	df 93       	push	r29
     94e:	e0 91 38 02 	lds	r30, 0x0238
     952:	f0 91 39 02 	lds	r31, 0x0239
     956:	23 81       	ldd	r18, Z+3	; 0x03
     958:	21 ff       	sbrs	r18, 1
     95a:	1b c0       	rjmp	.+54     	; 0x992 <puts+0x4c>
     95c:	ec 01       	movw	r28, r24
     95e:	00 e0       	ldi	r16, 0x00	; 0
     960:	10 e0       	ldi	r17, 0x00	; 0
     962:	89 91       	ld	r24, Y+
     964:	60 91 38 02 	lds	r22, 0x0238
     968:	70 91 39 02 	lds	r23, 0x0239
     96c:	db 01       	movw	r26, r22
     96e:	18 96       	adiw	r26, 0x08	; 8
     970:	ed 91       	ld	r30, X+
     972:	fc 91       	ld	r31, X
     974:	19 97       	sbiw	r26, 0x09	; 9
     976:	88 23       	and	r24, r24
     978:	31 f0       	breq	.+12     	; 0x986 <puts+0x40>
     97a:	19 95       	eicall
     97c:	89 2b       	or	r24, r25
     97e:	89 f3       	breq	.-30     	; 0x962 <puts+0x1c>
     980:	0f ef       	ldi	r16, 0xFF	; 255
     982:	1f ef       	ldi	r17, 0xFF	; 255
     984:	ee cf       	rjmp	.-36     	; 0x962 <puts+0x1c>
     986:	8a e0       	ldi	r24, 0x0A	; 10
     988:	19 95       	eicall
     98a:	89 2b       	or	r24, r25
     98c:	11 f4       	brne	.+4      	; 0x992 <puts+0x4c>
     98e:	c8 01       	movw	r24, r16
     990:	02 c0       	rjmp	.+4      	; 0x996 <puts+0x50>
     992:	8f ef       	ldi	r24, 0xFF	; 255
     994:	9f ef       	ldi	r25, 0xFF	; 255
     996:	df 91       	pop	r29
     998:	cf 91       	pop	r28
     99a:	1f 91       	pop	r17
     99c:	0f 91       	pop	r16
     99e:	08 95       	ret

000009a0 <vfprintf>:
     9a0:	2f 92       	push	r2
     9a2:	3f 92       	push	r3
     9a4:	4f 92       	push	r4
     9a6:	5f 92       	push	r5
     9a8:	6f 92       	push	r6
     9aa:	7f 92       	push	r7
     9ac:	8f 92       	push	r8
     9ae:	9f 92       	push	r9
     9b0:	af 92       	push	r10
     9b2:	bf 92       	push	r11
     9b4:	cf 92       	push	r12
     9b6:	df 92       	push	r13
     9b8:	ef 92       	push	r14
     9ba:	ff 92       	push	r15
     9bc:	0f 93       	push	r16
     9be:	1f 93       	push	r17
     9c0:	cf 93       	push	r28
     9c2:	df 93       	push	r29
     9c4:	cd b7       	in	r28, 0x3d	; 61
     9c6:	de b7       	in	r29, 0x3e	; 62
     9c8:	2c 97       	sbiw	r28, 0x0c	; 12
     9ca:	0f b6       	in	r0, 0x3f	; 63
     9cc:	f8 94       	cli
     9ce:	de bf       	out	0x3e, r29	; 62
     9d0:	0f be       	out	0x3f, r0	; 63
     9d2:	cd bf       	out	0x3d, r28	; 61
     9d4:	7c 01       	movw	r14, r24
     9d6:	6b 01       	movw	r12, r22
     9d8:	8a 01       	movw	r16, r20
     9da:	fc 01       	movw	r30, r24
     9dc:	17 82       	std	Z+7, r1	; 0x07
     9de:	16 82       	std	Z+6, r1	; 0x06
     9e0:	83 81       	ldd	r24, Z+3	; 0x03
     9e2:	81 ff       	sbrs	r24, 1
     9e4:	b0 c1       	rjmp	.+864    	; 0xd46 <vfprintf+0x3a6>
     9e6:	ce 01       	movw	r24, r28
     9e8:	01 96       	adiw	r24, 0x01	; 1
     9ea:	4c 01       	movw	r8, r24
     9ec:	f7 01       	movw	r30, r14
     9ee:	93 81       	ldd	r25, Z+3	; 0x03
     9f0:	f6 01       	movw	r30, r12
     9f2:	93 fd       	sbrc	r25, 3
     9f4:	85 91       	lpm	r24, Z+
     9f6:	93 ff       	sbrs	r25, 3
     9f8:	81 91       	ld	r24, Z+
     9fa:	6f 01       	movw	r12, r30
     9fc:	88 23       	and	r24, r24
     9fe:	09 f4       	brne	.+2      	; 0xa02 <vfprintf+0x62>
     a00:	9e c1       	rjmp	.+828    	; 0xd3e <vfprintf+0x39e>
     a02:	85 32       	cpi	r24, 0x25	; 37
     a04:	39 f4       	brne	.+14     	; 0xa14 <vfprintf+0x74>
     a06:	93 fd       	sbrc	r25, 3
     a08:	85 91       	lpm	r24, Z+
     a0a:	93 ff       	sbrs	r25, 3
     a0c:	81 91       	ld	r24, Z+
     a0e:	6f 01       	movw	r12, r30
     a10:	85 32       	cpi	r24, 0x25	; 37
     a12:	21 f4       	brne	.+8      	; 0xa1c <vfprintf+0x7c>
     a14:	b7 01       	movw	r22, r14
     a16:	90 e0       	ldi	r25, 0x00	; 0
     a18:	0f d3       	rcall	.+1566   	; 0x1038 <fputc>
     a1a:	e8 cf       	rjmp	.-48     	; 0x9ec <vfprintf+0x4c>
     a1c:	51 2c       	mov	r5, r1
     a1e:	31 2c       	mov	r3, r1
     a20:	20 e0       	ldi	r18, 0x00	; 0
     a22:	20 32       	cpi	r18, 0x20	; 32
     a24:	a0 f4       	brcc	.+40     	; 0xa4e <vfprintf+0xae>
     a26:	8b 32       	cpi	r24, 0x2B	; 43
     a28:	69 f0       	breq	.+26     	; 0xa44 <vfprintf+0xa4>
     a2a:	30 f4       	brcc	.+12     	; 0xa38 <vfprintf+0x98>
     a2c:	80 32       	cpi	r24, 0x20	; 32
     a2e:	59 f0       	breq	.+22     	; 0xa46 <vfprintf+0xa6>
     a30:	83 32       	cpi	r24, 0x23	; 35
     a32:	69 f4       	brne	.+26     	; 0xa4e <vfprintf+0xae>
     a34:	20 61       	ori	r18, 0x10	; 16
     a36:	2c c0       	rjmp	.+88     	; 0xa90 <vfprintf+0xf0>
     a38:	8d 32       	cpi	r24, 0x2D	; 45
     a3a:	39 f0       	breq	.+14     	; 0xa4a <vfprintf+0xaa>
     a3c:	80 33       	cpi	r24, 0x30	; 48
     a3e:	39 f4       	brne	.+14     	; 0xa4e <vfprintf+0xae>
     a40:	21 60       	ori	r18, 0x01	; 1
     a42:	26 c0       	rjmp	.+76     	; 0xa90 <vfprintf+0xf0>
     a44:	22 60       	ori	r18, 0x02	; 2
     a46:	24 60       	ori	r18, 0x04	; 4
     a48:	23 c0       	rjmp	.+70     	; 0xa90 <vfprintf+0xf0>
     a4a:	28 60       	ori	r18, 0x08	; 8
     a4c:	21 c0       	rjmp	.+66     	; 0xa90 <vfprintf+0xf0>
     a4e:	27 fd       	sbrc	r18, 7
     a50:	27 c0       	rjmp	.+78     	; 0xaa0 <vfprintf+0x100>
     a52:	30 ed       	ldi	r19, 0xD0	; 208
     a54:	38 0f       	add	r19, r24
     a56:	3a 30       	cpi	r19, 0x0A	; 10
     a58:	78 f4       	brcc	.+30     	; 0xa78 <vfprintf+0xd8>
     a5a:	26 ff       	sbrs	r18, 6
     a5c:	06 c0       	rjmp	.+12     	; 0xa6a <vfprintf+0xca>
     a5e:	fa e0       	ldi	r31, 0x0A	; 10
     a60:	5f 9e       	mul	r5, r31
     a62:	30 0d       	add	r19, r0
     a64:	11 24       	eor	r1, r1
     a66:	53 2e       	mov	r5, r19
     a68:	13 c0       	rjmp	.+38     	; 0xa90 <vfprintf+0xf0>
     a6a:	8a e0       	ldi	r24, 0x0A	; 10
     a6c:	38 9e       	mul	r3, r24
     a6e:	30 0d       	add	r19, r0
     a70:	11 24       	eor	r1, r1
     a72:	33 2e       	mov	r3, r19
     a74:	20 62       	ori	r18, 0x20	; 32
     a76:	0c c0       	rjmp	.+24     	; 0xa90 <vfprintf+0xf0>
     a78:	8e 32       	cpi	r24, 0x2E	; 46
     a7a:	21 f4       	brne	.+8      	; 0xa84 <vfprintf+0xe4>
     a7c:	26 fd       	sbrc	r18, 6
     a7e:	5f c1       	rjmp	.+702    	; 0xd3e <vfprintf+0x39e>
     a80:	20 64       	ori	r18, 0x40	; 64
     a82:	06 c0       	rjmp	.+12     	; 0xa90 <vfprintf+0xf0>
     a84:	8c 36       	cpi	r24, 0x6C	; 108
     a86:	11 f4       	brne	.+4      	; 0xa8c <vfprintf+0xec>
     a88:	20 68       	ori	r18, 0x80	; 128
     a8a:	02 c0       	rjmp	.+4      	; 0xa90 <vfprintf+0xf0>
     a8c:	88 36       	cpi	r24, 0x68	; 104
     a8e:	41 f4       	brne	.+16     	; 0xaa0 <vfprintf+0x100>
     a90:	f6 01       	movw	r30, r12
     a92:	93 fd       	sbrc	r25, 3
     a94:	85 91       	lpm	r24, Z+
     a96:	93 ff       	sbrs	r25, 3
     a98:	81 91       	ld	r24, Z+
     a9a:	6f 01       	movw	r12, r30
     a9c:	81 11       	cpse	r24, r1
     a9e:	c1 cf       	rjmp	.-126    	; 0xa22 <vfprintf+0x82>
     aa0:	98 2f       	mov	r25, r24
     aa2:	9f 7d       	andi	r25, 0xDF	; 223
     aa4:	95 54       	subi	r25, 0x45	; 69
     aa6:	93 30       	cpi	r25, 0x03	; 3
     aa8:	28 f4       	brcc	.+10     	; 0xab4 <vfprintf+0x114>
     aaa:	0c 5f       	subi	r16, 0xFC	; 252
     aac:	1f 4f       	sbci	r17, 0xFF	; 255
     aae:	ff e3       	ldi	r31, 0x3F	; 63
     ab0:	f9 83       	std	Y+1, r31	; 0x01
     ab2:	0d c0       	rjmp	.+26     	; 0xace <vfprintf+0x12e>
     ab4:	83 36       	cpi	r24, 0x63	; 99
     ab6:	31 f0       	breq	.+12     	; 0xac4 <vfprintf+0x124>
     ab8:	83 37       	cpi	r24, 0x73	; 115
     aba:	71 f0       	breq	.+28     	; 0xad8 <vfprintf+0x138>
     abc:	83 35       	cpi	r24, 0x53	; 83
     abe:	09 f0       	breq	.+2      	; 0xac2 <vfprintf+0x122>
     ac0:	57 c0       	rjmp	.+174    	; 0xb70 <vfprintf+0x1d0>
     ac2:	21 c0       	rjmp	.+66     	; 0xb06 <vfprintf+0x166>
     ac4:	f8 01       	movw	r30, r16
     ac6:	80 81       	ld	r24, Z
     ac8:	89 83       	std	Y+1, r24	; 0x01
     aca:	0e 5f       	subi	r16, 0xFE	; 254
     acc:	1f 4f       	sbci	r17, 0xFF	; 255
     ace:	44 24       	eor	r4, r4
     ad0:	43 94       	inc	r4
     ad2:	51 2c       	mov	r5, r1
     ad4:	54 01       	movw	r10, r8
     ad6:	14 c0       	rjmp	.+40     	; 0xb00 <vfprintf+0x160>
     ad8:	38 01       	movw	r6, r16
     ada:	f2 e0       	ldi	r31, 0x02	; 2
     adc:	6f 0e       	add	r6, r31
     ade:	71 1c       	adc	r7, r1
     ae0:	f8 01       	movw	r30, r16
     ae2:	a0 80       	ld	r10, Z
     ae4:	b1 80       	ldd	r11, Z+1	; 0x01
     ae6:	26 ff       	sbrs	r18, 6
     ae8:	03 c0       	rjmp	.+6      	; 0xaf0 <vfprintf+0x150>
     aea:	65 2d       	mov	r22, r5
     aec:	70 e0       	ldi	r23, 0x00	; 0
     aee:	02 c0       	rjmp	.+4      	; 0xaf4 <vfprintf+0x154>
     af0:	6f ef       	ldi	r22, 0xFF	; 255
     af2:	7f ef       	ldi	r23, 0xFF	; 255
     af4:	c5 01       	movw	r24, r10
     af6:	2c 87       	std	Y+12, r18	; 0x0c
     af8:	94 d2       	rcall	.+1320   	; 0x1022 <strnlen>
     afa:	2c 01       	movw	r4, r24
     afc:	83 01       	movw	r16, r6
     afe:	2c 85       	ldd	r18, Y+12	; 0x0c
     b00:	2f 77       	andi	r18, 0x7F	; 127
     b02:	22 2e       	mov	r2, r18
     b04:	16 c0       	rjmp	.+44     	; 0xb32 <vfprintf+0x192>
     b06:	38 01       	movw	r6, r16
     b08:	f2 e0       	ldi	r31, 0x02	; 2
     b0a:	6f 0e       	add	r6, r31
     b0c:	71 1c       	adc	r7, r1
     b0e:	f8 01       	movw	r30, r16
     b10:	a0 80       	ld	r10, Z
     b12:	b1 80       	ldd	r11, Z+1	; 0x01
     b14:	26 ff       	sbrs	r18, 6
     b16:	03 c0       	rjmp	.+6      	; 0xb1e <vfprintf+0x17e>
     b18:	65 2d       	mov	r22, r5
     b1a:	70 e0       	ldi	r23, 0x00	; 0
     b1c:	02 c0       	rjmp	.+4      	; 0xb22 <vfprintf+0x182>
     b1e:	6f ef       	ldi	r22, 0xFF	; 255
     b20:	7f ef       	ldi	r23, 0xFF	; 255
     b22:	c5 01       	movw	r24, r10
     b24:	2c 87       	std	Y+12, r18	; 0x0c
     b26:	6b d2       	rcall	.+1238   	; 0xffe <strnlen_P>
     b28:	2c 01       	movw	r4, r24
     b2a:	2c 85       	ldd	r18, Y+12	; 0x0c
     b2c:	20 68       	ori	r18, 0x80	; 128
     b2e:	22 2e       	mov	r2, r18
     b30:	83 01       	movw	r16, r6
     b32:	23 fc       	sbrc	r2, 3
     b34:	19 c0       	rjmp	.+50     	; 0xb68 <vfprintf+0x1c8>
     b36:	83 2d       	mov	r24, r3
     b38:	90 e0       	ldi	r25, 0x00	; 0
     b3a:	48 16       	cp	r4, r24
     b3c:	59 06       	cpc	r5, r25
     b3e:	a0 f4       	brcc	.+40     	; 0xb68 <vfprintf+0x1c8>
     b40:	b7 01       	movw	r22, r14
     b42:	80 e2       	ldi	r24, 0x20	; 32
     b44:	90 e0       	ldi	r25, 0x00	; 0
     b46:	78 d2       	rcall	.+1264   	; 0x1038 <fputc>
     b48:	3a 94       	dec	r3
     b4a:	f5 cf       	rjmp	.-22     	; 0xb36 <vfprintf+0x196>
     b4c:	f5 01       	movw	r30, r10
     b4e:	27 fc       	sbrc	r2, 7
     b50:	85 91       	lpm	r24, Z+
     b52:	27 fe       	sbrs	r2, 7
     b54:	81 91       	ld	r24, Z+
     b56:	5f 01       	movw	r10, r30
     b58:	b7 01       	movw	r22, r14
     b5a:	90 e0       	ldi	r25, 0x00	; 0
     b5c:	6d d2       	rcall	.+1242   	; 0x1038 <fputc>
     b5e:	31 10       	cpse	r3, r1
     b60:	3a 94       	dec	r3
     b62:	f1 e0       	ldi	r31, 0x01	; 1
     b64:	4f 1a       	sub	r4, r31
     b66:	51 08       	sbc	r5, r1
     b68:	41 14       	cp	r4, r1
     b6a:	51 04       	cpc	r5, r1
     b6c:	79 f7       	brne	.-34     	; 0xb4c <vfprintf+0x1ac>
     b6e:	de c0       	rjmp	.+444    	; 0xd2c <vfprintf+0x38c>
     b70:	84 36       	cpi	r24, 0x64	; 100
     b72:	11 f0       	breq	.+4      	; 0xb78 <vfprintf+0x1d8>
     b74:	89 36       	cpi	r24, 0x69	; 105
     b76:	31 f5       	brne	.+76     	; 0xbc4 <vfprintf+0x224>
     b78:	f8 01       	movw	r30, r16
     b7a:	27 ff       	sbrs	r18, 7
     b7c:	07 c0       	rjmp	.+14     	; 0xb8c <vfprintf+0x1ec>
     b7e:	60 81       	ld	r22, Z
     b80:	71 81       	ldd	r23, Z+1	; 0x01
     b82:	82 81       	ldd	r24, Z+2	; 0x02
     b84:	93 81       	ldd	r25, Z+3	; 0x03
     b86:	0c 5f       	subi	r16, 0xFC	; 252
     b88:	1f 4f       	sbci	r17, 0xFF	; 255
     b8a:	08 c0       	rjmp	.+16     	; 0xb9c <vfprintf+0x1fc>
     b8c:	60 81       	ld	r22, Z
     b8e:	71 81       	ldd	r23, Z+1	; 0x01
     b90:	88 27       	eor	r24, r24
     b92:	77 fd       	sbrc	r23, 7
     b94:	80 95       	com	r24
     b96:	98 2f       	mov	r25, r24
     b98:	0e 5f       	subi	r16, 0xFE	; 254
     b9a:	1f 4f       	sbci	r17, 0xFF	; 255
     b9c:	2f 76       	andi	r18, 0x6F	; 111
     b9e:	b2 2e       	mov	r11, r18
     ba0:	97 ff       	sbrs	r25, 7
     ba2:	09 c0       	rjmp	.+18     	; 0xbb6 <vfprintf+0x216>
     ba4:	90 95       	com	r25
     ba6:	80 95       	com	r24
     ba8:	70 95       	com	r23
     baa:	61 95       	neg	r22
     bac:	7f 4f       	sbci	r23, 0xFF	; 255
     bae:	8f 4f       	sbci	r24, 0xFF	; 255
     bb0:	9f 4f       	sbci	r25, 0xFF	; 255
     bb2:	20 68       	ori	r18, 0x80	; 128
     bb4:	b2 2e       	mov	r11, r18
     bb6:	2a e0       	ldi	r18, 0x0A	; 10
     bb8:	30 e0       	ldi	r19, 0x00	; 0
     bba:	a4 01       	movw	r20, r8
     bbc:	6f d2       	rcall	.+1246   	; 0x109c <__ultoa_invert>
     bbe:	a8 2e       	mov	r10, r24
     bc0:	a8 18       	sub	r10, r8
     bc2:	43 c0       	rjmp	.+134    	; 0xc4a <vfprintf+0x2aa>
     bc4:	85 37       	cpi	r24, 0x75	; 117
     bc6:	29 f4       	brne	.+10     	; 0xbd2 <vfprintf+0x232>
     bc8:	2f 7e       	andi	r18, 0xEF	; 239
     bca:	b2 2e       	mov	r11, r18
     bcc:	2a e0       	ldi	r18, 0x0A	; 10
     bce:	30 e0       	ldi	r19, 0x00	; 0
     bd0:	25 c0       	rjmp	.+74     	; 0xc1c <vfprintf+0x27c>
     bd2:	f2 2f       	mov	r31, r18
     bd4:	f9 7f       	andi	r31, 0xF9	; 249
     bd6:	bf 2e       	mov	r11, r31
     bd8:	8f 36       	cpi	r24, 0x6F	; 111
     bda:	c1 f0       	breq	.+48     	; 0xc0c <vfprintf+0x26c>
     bdc:	18 f4       	brcc	.+6      	; 0xbe4 <vfprintf+0x244>
     bde:	88 35       	cpi	r24, 0x58	; 88
     be0:	79 f0       	breq	.+30     	; 0xc00 <vfprintf+0x260>
     be2:	ad c0       	rjmp	.+346    	; 0xd3e <vfprintf+0x39e>
     be4:	80 37       	cpi	r24, 0x70	; 112
     be6:	19 f0       	breq	.+6      	; 0xbee <vfprintf+0x24e>
     be8:	88 37       	cpi	r24, 0x78	; 120
     bea:	21 f0       	breq	.+8      	; 0xbf4 <vfprintf+0x254>
     bec:	a8 c0       	rjmp	.+336    	; 0xd3e <vfprintf+0x39e>
     bee:	2f 2f       	mov	r18, r31
     bf0:	20 61       	ori	r18, 0x10	; 16
     bf2:	b2 2e       	mov	r11, r18
     bf4:	b4 fe       	sbrs	r11, 4
     bf6:	0d c0       	rjmp	.+26     	; 0xc12 <vfprintf+0x272>
     bf8:	8b 2d       	mov	r24, r11
     bfa:	84 60       	ori	r24, 0x04	; 4
     bfc:	b8 2e       	mov	r11, r24
     bfe:	09 c0       	rjmp	.+18     	; 0xc12 <vfprintf+0x272>
     c00:	24 ff       	sbrs	r18, 4
     c02:	0a c0       	rjmp	.+20     	; 0xc18 <vfprintf+0x278>
     c04:	9f 2f       	mov	r25, r31
     c06:	96 60       	ori	r25, 0x06	; 6
     c08:	b9 2e       	mov	r11, r25
     c0a:	06 c0       	rjmp	.+12     	; 0xc18 <vfprintf+0x278>
     c0c:	28 e0       	ldi	r18, 0x08	; 8
     c0e:	30 e0       	ldi	r19, 0x00	; 0
     c10:	05 c0       	rjmp	.+10     	; 0xc1c <vfprintf+0x27c>
     c12:	20 e1       	ldi	r18, 0x10	; 16
     c14:	30 e0       	ldi	r19, 0x00	; 0
     c16:	02 c0       	rjmp	.+4      	; 0xc1c <vfprintf+0x27c>
     c18:	20 e1       	ldi	r18, 0x10	; 16
     c1a:	32 e0       	ldi	r19, 0x02	; 2
     c1c:	f8 01       	movw	r30, r16
     c1e:	b7 fe       	sbrs	r11, 7
     c20:	07 c0       	rjmp	.+14     	; 0xc30 <vfprintf+0x290>
     c22:	60 81       	ld	r22, Z
     c24:	71 81       	ldd	r23, Z+1	; 0x01
     c26:	82 81       	ldd	r24, Z+2	; 0x02
     c28:	93 81       	ldd	r25, Z+3	; 0x03
     c2a:	0c 5f       	subi	r16, 0xFC	; 252
     c2c:	1f 4f       	sbci	r17, 0xFF	; 255
     c2e:	06 c0       	rjmp	.+12     	; 0xc3c <vfprintf+0x29c>
     c30:	60 81       	ld	r22, Z
     c32:	71 81       	ldd	r23, Z+1	; 0x01
     c34:	80 e0       	ldi	r24, 0x00	; 0
     c36:	90 e0       	ldi	r25, 0x00	; 0
     c38:	0e 5f       	subi	r16, 0xFE	; 254
     c3a:	1f 4f       	sbci	r17, 0xFF	; 255
     c3c:	a4 01       	movw	r20, r8
     c3e:	2e d2       	rcall	.+1116   	; 0x109c <__ultoa_invert>
     c40:	a8 2e       	mov	r10, r24
     c42:	a8 18       	sub	r10, r8
     c44:	fb 2d       	mov	r31, r11
     c46:	ff 77       	andi	r31, 0x7F	; 127
     c48:	bf 2e       	mov	r11, r31
     c4a:	b6 fe       	sbrs	r11, 6
     c4c:	0b c0       	rjmp	.+22     	; 0xc64 <vfprintf+0x2c4>
     c4e:	2b 2d       	mov	r18, r11
     c50:	2e 7f       	andi	r18, 0xFE	; 254
     c52:	a5 14       	cp	r10, r5
     c54:	50 f4       	brcc	.+20     	; 0xc6a <vfprintf+0x2ca>
     c56:	b4 fe       	sbrs	r11, 4
     c58:	0a c0       	rjmp	.+20     	; 0xc6e <vfprintf+0x2ce>
     c5a:	b2 fc       	sbrc	r11, 2
     c5c:	08 c0       	rjmp	.+16     	; 0xc6e <vfprintf+0x2ce>
     c5e:	2b 2d       	mov	r18, r11
     c60:	2e 7e       	andi	r18, 0xEE	; 238
     c62:	05 c0       	rjmp	.+10     	; 0xc6e <vfprintf+0x2ce>
     c64:	7a 2c       	mov	r7, r10
     c66:	2b 2d       	mov	r18, r11
     c68:	03 c0       	rjmp	.+6      	; 0xc70 <vfprintf+0x2d0>
     c6a:	7a 2c       	mov	r7, r10
     c6c:	01 c0       	rjmp	.+2      	; 0xc70 <vfprintf+0x2d0>
     c6e:	75 2c       	mov	r7, r5
     c70:	24 ff       	sbrs	r18, 4
     c72:	0d c0       	rjmp	.+26     	; 0xc8e <vfprintf+0x2ee>
     c74:	fe 01       	movw	r30, r28
     c76:	ea 0d       	add	r30, r10
     c78:	f1 1d       	adc	r31, r1
     c7a:	80 81       	ld	r24, Z
     c7c:	80 33       	cpi	r24, 0x30	; 48
     c7e:	11 f4       	brne	.+4      	; 0xc84 <vfprintf+0x2e4>
     c80:	29 7e       	andi	r18, 0xE9	; 233
     c82:	09 c0       	rjmp	.+18     	; 0xc96 <vfprintf+0x2f6>
     c84:	22 ff       	sbrs	r18, 2
     c86:	06 c0       	rjmp	.+12     	; 0xc94 <vfprintf+0x2f4>
     c88:	73 94       	inc	r7
     c8a:	73 94       	inc	r7
     c8c:	04 c0       	rjmp	.+8      	; 0xc96 <vfprintf+0x2f6>
     c8e:	82 2f       	mov	r24, r18
     c90:	86 78       	andi	r24, 0x86	; 134
     c92:	09 f0       	breq	.+2      	; 0xc96 <vfprintf+0x2f6>
     c94:	73 94       	inc	r7
     c96:	23 fd       	sbrc	r18, 3
     c98:	12 c0       	rjmp	.+36     	; 0xcbe <vfprintf+0x31e>
     c9a:	20 ff       	sbrs	r18, 0
     c9c:	06 c0       	rjmp	.+12     	; 0xcaa <vfprintf+0x30a>
     c9e:	5a 2c       	mov	r5, r10
     ca0:	73 14       	cp	r7, r3
     ca2:	18 f4       	brcc	.+6      	; 0xcaa <vfprintf+0x30a>
     ca4:	53 0c       	add	r5, r3
     ca6:	57 18       	sub	r5, r7
     ca8:	73 2c       	mov	r7, r3
     caa:	73 14       	cp	r7, r3
     cac:	60 f4       	brcc	.+24     	; 0xcc6 <vfprintf+0x326>
     cae:	b7 01       	movw	r22, r14
     cb0:	80 e2       	ldi	r24, 0x20	; 32
     cb2:	90 e0       	ldi	r25, 0x00	; 0
     cb4:	2c 87       	std	Y+12, r18	; 0x0c
     cb6:	c0 d1       	rcall	.+896    	; 0x1038 <fputc>
     cb8:	73 94       	inc	r7
     cba:	2c 85       	ldd	r18, Y+12	; 0x0c
     cbc:	f6 cf       	rjmp	.-20     	; 0xcaa <vfprintf+0x30a>
     cbe:	73 14       	cp	r7, r3
     cc0:	10 f4       	brcc	.+4      	; 0xcc6 <vfprintf+0x326>
     cc2:	37 18       	sub	r3, r7
     cc4:	01 c0       	rjmp	.+2      	; 0xcc8 <vfprintf+0x328>
     cc6:	31 2c       	mov	r3, r1
     cc8:	24 ff       	sbrs	r18, 4
     cca:	11 c0       	rjmp	.+34     	; 0xcee <vfprintf+0x34e>
     ccc:	b7 01       	movw	r22, r14
     cce:	80 e3       	ldi	r24, 0x30	; 48
     cd0:	90 e0       	ldi	r25, 0x00	; 0
     cd2:	2c 87       	std	Y+12, r18	; 0x0c
     cd4:	b1 d1       	rcall	.+866    	; 0x1038 <fputc>
     cd6:	2c 85       	ldd	r18, Y+12	; 0x0c
     cd8:	22 ff       	sbrs	r18, 2
     cda:	16 c0       	rjmp	.+44     	; 0xd08 <vfprintf+0x368>
     cdc:	21 ff       	sbrs	r18, 1
     cde:	03 c0       	rjmp	.+6      	; 0xce6 <vfprintf+0x346>
     ce0:	88 e5       	ldi	r24, 0x58	; 88
     ce2:	90 e0       	ldi	r25, 0x00	; 0
     ce4:	02 c0       	rjmp	.+4      	; 0xcea <vfprintf+0x34a>
     ce6:	88 e7       	ldi	r24, 0x78	; 120
     ce8:	90 e0       	ldi	r25, 0x00	; 0
     cea:	b7 01       	movw	r22, r14
     cec:	0c c0       	rjmp	.+24     	; 0xd06 <vfprintf+0x366>
     cee:	82 2f       	mov	r24, r18
     cf0:	86 78       	andi	r24, 0x86	; 134
     cf2:	51 f0       	breq	.+20     	; 0xd08 <vfprintf+0x368>
     cf4:	21 fd       	sbrc	r18, 1
     cf6:	02 c0       	rjmp	.+4      	; 0xcfc <vfprintf+0x35c>
     cf8:	80 e2       	ldi	r24, 0x20	; 32
     cfa:	01 c0       	rjmp	.+2      	; 0xcfe <vfprintf+0x35e>
     cfc:	8b e2       	ldi	r24, 0x2B	; 43
     cfe:	27 fd       	sbrc	r18, 7
     d00:	8d e2       	ldi	r24, 0x2D	; 45
     d02:	b7 01       	movw	r22, r14
     d04:	90 e0       	ldi	r25, 0x00	; 0
     d06:	98 d1       	rcall	.+816    	; 0x1038 <fputc>
     d08:	a5 14       	cp	r10, r5
     d0a:	30 f4       	brcc	.+12     	; 0xd18 <vfprintf+0x378>
     d0c:	b7 01       	movw	r22, r14
     d0e:	80 e3       	ldi	r24, 0x30	; 48
     d10:	90 e0       	ldi	r25, 0x00	; 0
     d12:	92 d1       	rcall	.+804    	; 0x1038 <fputc>
     d14:	5a 94       	dec	r5
     d16:	f8 cf       	rjmp	.-16     	; 0xd08 <vfprintf+0x368>
     d18:	aa 94       	dec	r10
     d1a:	f4 01       	movw	r30, r8
     d1c:	ea 0d       	add	r30, r10
     d1e:	f1 1d       	adc	r31, r1
     d20:	80 81       	ld	r24, Z
     d22:	b7 01       	movw	r22, r14
     d24:	90 e0       	ldi	r25, 0x00	; 0
     d26:	88 d1       	rcall	.+784    	; 0x1038 <fputc>
     d28:	a1 10       	cpse	r10, r1
     d2a:	f6 cf       	rjmp	.-20     	; 0xd18 <vfprintf+0x378>
     d2c:	33 20       	and	r3, r3
     d2e:	09 f4       	brne	.+2      	; 0xd32 <vfprintf+0x392>
     d30:	5d ce       	rjmp	.-838    	; 0x9ec <vfprintf+0x4c>
     d32:	b7 01       	movw	r22, r14
     d34:	80 e2       	ldi	r24, 0x20	; 32
     d36:	90 e0       	ldi	r25, 0x00	; 0
     d38:	7f d1       	rcall	.+766    	; 0x1038 <fputc>
     d3a:	3a 94       	dec	r3
     d3c:	f7 cf       	rjmp	.-18     	; 0xd2c <vfprintf+0x38c>
     d3e:	f7 01       	movw	r30, r14
     d40:	86 81       	ldd	r24, Z+6	; 0x06
     d42:	97 81       	ldd	r25, Z+7	; 0x07
     d44:	02 c0       	rjmp	.+4      	; 0xd4a <vfprintf+0x3aa>
     d46:	8f ef       	ldi	r24, 0xFF	; 255
     d48:	9f ef       	ldi	r25, 0xFF	; 255
     d4a:	2c 96       	adiw	r28, 0x0c	; 12
     d4c:	0f b6       	in	r0, 0x3f	; 63
     d4e:	f8 94       	cli
     d50:	de bf       	out	0x3e, r29	; 62
     d52:	0f be       	out	0x3f, r0	; 63
     d54:	cd bf       	out	0x3d, r28	; 61
     d56:	df 91       	pop	r29
     d58:	cf 91       	pop	r28
     d5a:	1f 91       	pop	r17
     d5c:	0f 91       	pop	r16
     d5e:	ff 90       	pop	r15
     d60:	ef 90       	pop	r14
     d62:	df 90       	pop	r13
     d64:	cf 90       	pop	r12
     d66:	bf 90       	pop	r11
     d68:	af 90       	pop	r10
     d6a:	9f 90       	pop	r9
     d6c:	8f 90       	pop	r8
     d6e:	7f 90       	pop	r7
     d70:	6f 90       	pop	r6
     d72:	5f 90       	pop	r5
     d74:	4f 90       	pop	r4
     d76:	3f 90       	pop	r3
     d78:	2f 90       	pop	r2
     d7a:	08 95       	ret

00000d7c <calloc>:
     d7c:	0f 93       	push	r16
     d7e:	1f 93       	push	r17
     d80:	cf 93       	push	r28
     d82:	df 93       	push	r29
     d84:	86 9f       	mul	r24, r22
     d86:	80 01       	movw	r16, r0
     d88:	87 9f       	mul	r24, r23
     d8a:	10 0d       	add	r17, r0
     d8c:	96 9f       	mul	r25, r22
     d8e:	10 0d       	add	r17, r0
     d90:	11 24       	eor	r1, r1
     d92:	c8 01       	movw	r24, r16
     d94:	0d d0       	rcall	.+26     	; 0xdb0 <malloc>
     d96:	ec 01       	movw	r28, r24
     d98:	00 97       	sbiw	r24, 0x00	; 0
     d9a:	21 f0       	breq	.+8      	; 0xda4 <calloc+0x28>
     d9c:	a8 01       	movw	r20, r16
     d9e:	60 e0       	ldi	r22, 0x00	; 0
     da0:	70 e0       	ldi	r23, 0x00	; 0
     da2:	38 d1       	rcall	.+624    	; 0x1014 <memset>
     da4:	ce 01       	movw	r24, r28
     da6:	df 91       	pop	r29
     da8:	cf 91       	pop	r28
     daa:	1f 91       	pop	r17
     dac:	0f 91       	pop	r16
     dae:	08 95       	ret

00000db0 <malloc>:
     db0:	cf 93       	push	r28
     db2:	df 93       	push	r29
     db4:	82 30       	cpi	r24, 0x02	; 2
     db6:	91 05       	cpc	r25, r1
     db8:	10 f4       	brcc	.+4      	; 0xdbe <malloc+0xe>
     dba:	82 e0       	ldi	r24, 0x02	; 2
     dbc:	90 e0       	ldi	r25, 0x00	; 0
     dbe:	e0 91 3e 02 	lds	r30, 0x023E
     dc2:	f0 91 3f 02 	lds	r31, 0x023F
     dc6:	20 e0       	ldi	r18, 0x00	; 0
     dc8:	30 e0       	ldi	r19, 0x00	; 0
     dca:	a0 e0       	ldi	r26, 0x00	; 0
     dcc:	b0 e0       	ldi	r27, 0x00	; 0
     dce:	30 97       	sbiw	r30, 0x00	; 0
     dd0:	39 f1       	breq	.+78     	; 0xe20 <malloc+0x70>
     dd2:	40 81       	ld	r20, Z
     dd4:	51 81       	ldd	r21, Z+1	; 0x01
     dd6:	48 17       	cp	r20, r24
     dd8:	59 07       	cpc	r21, r25
     dda:	b8 f0       	brcs	.+46     	; 0xe0a <malloc+0x5a>
     ddc:	48 17       	cp	r20, r24
     dde:	59 07       	cpc	r21, r25
     de0:	71 f4       	brne	.+28     	; 0xdfe <malloc+0x4e>
     de2:	82 81       	ldd	r24, Z+2	; 0x02
     de4:	93 81       	ldd	r25, Z+3	; 0x03
     de6:	10 97       	sbiw	r26, 0x00	; 0
     de8:	29 f0       	breq	.+10     	; 0xdf4 <malloc+0x44>
     dea:	13 96       	adiw	r26, 0x03	; 3
     dec:	9c 93       	st	X, r25
     dee:	8e 93       	st	-X, r24
     df0:	12 97       	sbiw	r26, 0x02	; 2
     df2:	2c c0       	rjmp	.+88     	; 0xe4c <malloc+0x9c>
     df4:	90 93 3f 02 	sts	0x023F, r25
     df8:	80 93 3e 02 	sts	0x023E, r24
     dfc:	27 c0       	rjmp	.+78     	; 0xe4c <malloc+0x9c>
     dfe:	21 15       	cp	r18, r1
     e00:	31 05       	cpc	r19, r1
     e02:	31 f0       	breq	.+12     	; 0xe10 <malloc+0x60>
     e04:	42 17       	cp	r20, r18
     e06:	53 07       	cpc	r21, r19
     e08:	18 f0       	brcs	.+6      	; 0xe10 <malloc+0x60>
     e0a:	a9 01       	movw	r20, r18
     e0c:	db 01       	movw	r26, r22
     e0e:	01 c0       	rjmp	.+2      	; 0xe12 <malloc+0x62>
     e10:	ef 01       	movw	r28, r30
     e12:	9a 01       	movw	r18, r20
     e14:	bd 01       	movw	r22, r26
     e16:	df 01       	movw	r26, r30
     e18:	02 80       	ldd	r0, Z+2	; 0x02
     e1a:	f3 81       	ldd	r31, Z+3	; 0x03
     e1c:	e0 2d       	mov	r30, r0
     e1e:	d7 cf       	rjmp	.-82     	; 0xdce <malloc+0x1e>
     e20:	21 15       	cp	r18, r1
     e22:	31 05       	cpc	r19, r1
     e24:	f9 f0       	breq	.+62     	; 0xe64 <malloc+0xb4>
     e26:	28 1b       	sub	r18, r24
     e28:	39 0b       	sbc	r19, r25
     e2a:	24 30       	cpi	r18, 0x04	; 4
     e2c:	31 05       	cpc	r19, r1
     e2e:	80 f4       	brcc	.+32     	; 0xe50 <malloc+0xa0>
     e30:	8a 81       	ldd	r24, Y+2	; 0x02
     e32:	9b 81       	ldd	r25, Y+3	; 0x03
     e34:	61 15       	cp	r22, r1
     e36:	71 05       	cpc	r23, r1
     e38:	21 f0       	breq	.+8      	; 0xe42 <malloc+0x92>
     e3a:	fb 01       	movw	r30, r22
     e3c:	93 83       	std	Z+3, r25	; 0x03
     e3e:	82 83       	std	Z+2, r24	; 0x02
     e40:	04 c0       	rjmp	.+8      	; 0xe4a <malloc+0x9a>
     e42:	90 93 3f 02 	sts	0x023F, r25
     e46:	80 93 3e 02 	sts	0x023E, r24
     e4a:	fe 01       	movw	r30, r28
     e4c:	32 96       	adiw	r30, 0x02	; 2
     e4e:	44 c0       	rjmp	.+136    	; 0xed8 <malloc+0x128>
     e50:	fe 01       	movw	r30, r28
     e52:	e2 0f       	add	r30, r18
     e54:	f3 1f       	adc	r31, r19
     e56:	81 93       	st	Z+, r24
     e58:	91 93       	st	Z+, r25
     e5a:	22 50       	subi	r18, 0x02	; 2
     e5c:	31 09       	sbc	r19, r1
     e5e:	39 83       	std	Y+1, r19	; 0x01
     e60:	28 83       	st	Y, r18
     e62:	3a c0       	rjmp	.+116    	; 0xed8 <malloc+0x128>
     e64:	20 91 3c 02 	lds	r18, 0x023C
     e68:	30 91 3d 02 	lds	r19, 0x023D
     e6c:	23 2b       	or	r18, r19
     e6e:	41 f4       	brne	.+16     	; 0xe80 <malloc+0xd0>
     e70:	20 91 02 02 	lds	r18, 0x0202
     e74:	30 91 03 02 	lds	r19, 0x0203
     e78:	30 93 3d 02 	sts	0x023D, r19
     e7c:	20 93 3c 02 	sts	0x023C, r18
     e80:	20 91 00 02 	lds	r18, 0x0200
     e84:	30 91 01 02 	lds	r19, 0x0201
     e88:	21 15       	cp	r18, r1
     e8a:	31 05       	cpc	r19, r1
     e8c:	41 f4       	brne	.+16     	; 0xe9e <malloc+0xee>
     e8e:	2d b7       	in	r18, 0x3d	; 61
     e90:	3e b7       	in	r19, 0x3e	; 62
     e92:	40 91 04 02 	lds	r20, 0x0204
     e96:	50 91 05 02 	lds	r21, 0x0205
     e9a:	24 1b       	sub	r18, r20
     e9c:	35 0b       	sbc	r19, r21
     e9e:	e0 91 3c 02 	lds	r30, 0x023C
     ea2:	f0 91 3d 02 	lds	r31, 0x023D
     ea6:	e2 17       	cp	r30, r18
     ea8:	f3 07       	cpc	r31, r19
     eaa:	a0 f4       	brcc	.+40     	; 0xed4 <malloc+0x124>
     eac:	2e 1b       	sub	r18, r30
     eae:	3f 0b       	sbc	r19, r31
     eb0:	28 17       	cp	r18, r24
     eb2:	39 07       	cpc	r19, r25
     eb4:	78 f0       	brcs	.+30     	; 0xed4 <malloc+0x124>
     eb6:	ac 01       	movw	r20, r24
     eb8:	4e 5f       	subi	r20, 0xFE	; 254
     eba:	5f 4f       	sbci	r21, 0xFF	; 255
     ebc:	24 17       	cp	r18, r20
     ebe:	35 07       	cpc	r19, r21
     ec0:	48 f0       	brcs	.+18     	; 0xed4 <malloc+0x124>
     ec2:	4e 0f       	add	r20, r30
     ec4:	5f 1f       	adc	r21, r31
     ec6:	50 93 3d 02 	sts	0x023D, r21
     eca:	40 93 3c 02 	sts	0x023C, r20
     ece:	81 93       	st	Z+, r24
     ed0:	91 93       	st	Z+, r25
     ed2:	02 c0       	rjmp	.+4      	; 0xed8 <malloc+0x128>
     ed4:	e0 e0       	ldi	r30, 0x00	; 0
     ed6:	f0 e0       	ldi	r31, 0x00	; 0
     ed8:	cf 01       	movw	r24, r30
     eda:	df 91       	pop	r29
     edc:	cf 91       	pop	r28
     ede:	08 95       	ret

00000ee0 <free>:
     ee0:	cf 93       	push	r28
     ee2:	df 93       	push	r29
     ee4:	00 97       	sbiw	r24, 0x00	; 0
     ee6:	09 f4       	brne	.+2      	; 0xeea <free+0xa>
     ee8:	87 c0       	rjmp	.+270    	; 0xff8 <free+0x118>
     eea:	fc 01       	movw	r30, r24
     eec:	32 97       	sbiw	r30, 0x02	; 2
     eee:	13 82       	std	Z+3, r1	; 0x03
     ef0:	12 82       	std	Z+2, r1	; 0x02
     ef2:	c0 91 3e 02 	lds	r28, 0x023E
     ef6:	d0 91 3f 02 	lds	r29, 0x023F
     efa:	20 97       	sbiw	r28, 0x00	; 0
     efc:	81 f4       	brne	.+32     	; 0xf1e <free+0x3e>
     efe:	20 81       	ld	r18, Z
     f00:	31 81       	ldd	r19, Z+1	; 0x01
     f02:	28 0f       	add	r18, r24
     f04:	39 1f       	adc	r19, r25
     f06:	80 91 3c 02 	lds	r24, 0x023C
     f0a:	90 91 3d 02 	lds	r25, 0x023D
     f0e:	82 17       	cp	r24, r18
     f10:	93 07       	cpc	r25, r19
     f12:	79 f5       	brne	.+94     	; 0xf72 <free+0x92>
     f14:	f0 93 3d 02 	sts	0x023D, r31
     f18:	e0 93 3c 02 	sts	0x023C, r30
     f1c:	6d c0       	rjmp	.+218    	; 0xff8 <free+0x118>
     f1e:	de 01       	movw	r26, r28
     f20:	20 e0       	ldi	r18, 0x00	; 0
     f22:	30 e0       	ldi	r19, 0x00	; 0
     f24:	ae 17       	cp	r26, r30
     f26:	bf 07       	cpc	r27, r31
     f28:	50 f4       	brcc	.+20     	; 0xf3e <free+0x5e>
     f2a:	12 96       	adiw	r26, 0x02	; 2
     f2c:	4d 91       	ld	r20, X+
     f2e:	5c 91       	ld	r21, X
     f30:	13 97       	sbiw	r26, 0x03	; 3
     f32:	9d 01       	movw	r18, r26
     f34:	41 15       	cp	r20, r1
     f36:	51 05       	cpc	r21, r1
     f38:	09 f1       	breq	.+66     	; 0xf7c <free+0x9c>
     f3a:	da 01       	movw	r26, r20
     f3c:	f3 cf       	rjmp	.-26     	; 0xf24 <free+0x44>
     f3e:	b3 83       	std	Z+3, r27	; 0x03
     f40:	a2 83       	std	Z+2, r26	; 0x02
     f42:	40 81       	ld	r20, Z
     f44:	51 81       	ldd	r21, Z+1	; 0x01
     f46:	84 0f       	add	r24, r20
     f48:	95 1f       	adc	r25, r21
     f4a:	8a 17       	cp	r24, r26
     f4c:	9b 07       	cpc	r25, r27
     f4e:	71 f4       	brne	.+28     	; 0xf6c <free+0x8c>
     f50:	8d 91       	ld	r24, X+
     f52:	9c 91       	ld	r25, X
     f54:	11 97       	sbiw	r26, 0x01	; 1
     f56:	84 0f       	add	r24, r20
     f58:	95 1f       	adc	r25, r21
     f5a:	02 96       	adiw	r24, 0x02	; 2
     f5c:	91 83       	std	Z+1, r25	; 0x01
     f5e:	80 83       	st	Z, r24
     f60:	12 96       	adiw	r26, 0x02	; 2
     f62:	8d 91       	ld	r24, X+
     f64:	9c 91       	ld	r25, X
     f66:	13 97       	sbiw	r26, 0x03	; 3
     f68:	93 83       	std	Z+3, r25	; 0x03
     f6a:	82 83       	std	Z+2, r24	; 0x02
     f6c:	21 15       	cp	r18, r1
     f6e:	31 05       	cpc	r19, r1
     f70:	29 f4       	brne	.+10     	; 0xf7c <free+0x9c>
     f72:	f0 93 3f 02 	sts	0x023F, r31
     f76:	e0 93 3e 02 	sts	0x023E, r30
     f7a:	3e c0       	rjmp	.+124    	; 0xff8 <free+0x118>
     f7c:	d9 01       	movw	r26, r18
     f7e:	13 96       	adiw	r26, 0x03	; 3
     f80:	fc 93       	st	X, r31
     f82:	ee 93       	st	-X, r30
     f84:	12 97       	sbiw	r26, 0x02	; 2
     f86:	4d 91       	ld	r20, X+
     f88:	5d 91       	ld	r21, X+
     f8a:	a4 0f       	add	r26, r20
     f8c:	b5 1f       	adc	r27, r21
     f8e:	ea 17       	cp	r30, r26
     f90:	fb 07       	cpc	r31, r27
     f92:	79 f4       	brne	.+30     	; 0xfb2 <free+0xd2>
     f94:	80 81       	ld	r24, Z
     f96:	91 81       	ldd	r25, Z+1	; 0x01
     f98:	84 0f       	add	r24, r20
     f9a:	95 1f       	adc	r25, r21
     f9c:	02 96       	adiw	r24, 0x02	; 2
     f9e:	d9 01       	movw	r26, r18
     fa0:	11 96       	adiw	r26, 0x01	; 1
     fa2:	9c 93       	st	X, r25
     fa4:	8e 93       	st	-X, r24
     fa6:	82 81       	ldd	r24, Z+2	; 0x02
     fa8:	93 81       	ldd	r25, Z+3	; 0x03
     faa:	13 96       	adiw	r26, 0x03	; 3
     fac:	9c 93       	st	X, r25
     fae:	8e 93       	st	-X, r24
     fb0:	12 97       	sbiw	r26, 0x02	; 2
     fb2:	e0 e0       	ldi	r30, 0x00	; 0
     fb4:	f0 e0       	ldi	r31, 0x00	; 0
     fb6:	8a 81       	ldd	r24, Y+2	; 0x02
     fb8:	9b 81       	ldd	r25, Y+3	; 0x03
     fba:	00 97       	sbiw	r24, 0x00	; 0
     fbc:	19 f0       	breq	.+6      	; 0xfc4 <free+0xe4>
     fbe:	fe 01       	movw	r30, r28
     fc0:	ec 01       	movw	r28, r24
     fc2:	f9 cf       	rjmp	.-14     	; 0xfb6 <free+0xd6>
     fc4:	ce 01       	movw	r24, r28
     fc6:	02 96       	adiw	r24, 0x02	; 2
     fc8:	28 81       	ld	r18, Y
     fca:	39 81       	ldd	r19, Y+1	; 0x01
     fcc:	82 0f       	add	r24, r18
     fce:	93 1f       	adc	r25, r19
     fd0:	20 91 3c 02 	lds	r18, 0x023C
     fd4:	30 91 3d 02 	lds	r19, 0x023D
     fd8:	28 17       	cp	r18, r24
     fda:	39 07       	cpc	r19, r25
     fdc:	69 f4       	brne	.+26     	; 0xff8 <free+0x118>
     fde:	30 97       	sbiw	r30, 0x00	; 0
     fe0:	29 f4       	brne	.+10     	; 0xfec <free+0x10c>
     fe2:	10 92 3f 02 	sts	0x023F, r1
     fe6:	10 92 3e 02 	sts	0x023E, r1
     fea:	02 c0       	rjmp	.+4      	; 0xff0 <free+0x110>
     fec:	13 82       	std	Z+3, r1	; 0x03
     fee:	12 82       	std	Z+2, r1	; 0x02
     ff0:	d0 93 3d 02 	sts	0x023D, r29
     ff4:	c0 93 3c 02 	sts	0x023C, r28
     ff8:	df 91       	pop	r29
     ffa:	cf 91       	pop	r28
     ffc:	08 95       	ret

00000ffe <strnlen_P>:
     ffe:	fc 01       	movw	r30, r24
    1000:	05 90       	lpm	r0, Z+
    1002:	61 50       	subi	r22, 0x01	; 1
    1004:	70 40       	sbci	r23, 0x00	; 0
    1006:	01 10       	cpse	r0, r1
    1008:	d8 f7       	brcc	.-10     	; 0x1000 <strnlen_P+0x2>
    100a:	80 95       	com	r24
    100c:	90 95       	com	r25
    100e:	8e 0f       	add	r24, r30
    1010:	9f 1f       	adc	r25, r31
    1012:	08 95       	ret

00001014 <memset>:
    1014:	dc 01       	movw	r26, r24
    1016:	01 c0       	rjmp	.+2      	; 0x101a <memset+0x6>
    1018:	6d 93       	st	X+, r22
    101a:	41 50       	subi	r20, 0x01	; 1
    101c:	50 40       	sbci	r21, 0x00	; 0
    101e:	e0 f7       	brcc	.-8      	; 0x1018 <memset+0x4>
    1020:	08 95       	ret

00001022 <strnlen>:
    1022:	fc 01       	movw	r30, r24
    1024:	61 50       	subi	r22, 0x01	; 1
    1026:	70 40       	sbci	r23, 0x00	; 0
    1028:	01 90       	ld	r0, Z+
    102a:	01 10       	cpse	r0, r1
    102c:	d8 f7       	brcc	.-10     	; 0x1024 <strnlen+0x2>
    102e:	80 95       	com	r24
    1030:	90 95       	com	r25
    1032:	8e 0f       	add	r24, r30
    1034:	9f 1f       	adc	r25, r31
    1036:	08 95       	ret

00001038 <fputc>:
    1038:	0f 93       	push	r16
    103a:	1f 93       	push	r17
    103c:	cf 93       	push	r28
    103e:	df 93       	push	r29
    1040:	18 2f       	mov	r17, r24
    1042:	09 2f       	mov	r16, r25
    1044:	eb 01       	movw	r28, r22
    1046:	8b 81       	ldd	r24, Y+3	; 0x03
    1048:	81 fd       	sbrc	r24, 1
    104a:	03 c0       	rjmp	.+6      	; 0x1052 <fputc+0x1a>
    104c:	8f ef       	ldi	r24, 0xFF	; 255
    104e:	9f ef       	ldi	r25, 0xFF	; 255
    1050:	20 c0       	rjmp	.+64     	; 0x1092 <fputc+0x5a>
    1052:	82 ff       	sbrs	r24, 2
    1054:	10 c0       	rjmp	.+32     	; 0x1076 <fputc+0x3e>
    1056:	4e 81       	ldd	r20, Y+6	; 0x06
    1058:	5f 81       	ldd	r21, Y+7	; 0x07
    105a:	2c 81       	ldd	r18, Y+4	; 0x04
    105c:	3d 81       	ldd	r19, Y+5	; 0x05
    105e:	42 17       	cp	r20, r18
    1060:	53 07       	cpc	r21, r19
    1062:	7c f4       	brge	.+30     	; 0x1082 <fputc+0x4a>
    1064:	e8 81       	ld	r30, Y
    1066:	f9 81       	ldd	r31, Y+1	; 0x01
    1068:	9f 01       	movw	r18, r30
    106a:	2f 5f       	subi	r18, 0xFF	; 255
    106c:	3f 4f       	sbci	r19, 0xFF	; 255
    106e:	39 83       	std	Y+1, r19	; 0x01
    1070:	28 83       	st	Y, r18
    1072:	10 83       	st	Z, r17
    1074:	06 c0       	rjmp	.+12     	; 0x1082 <fputc+0x4a>
    1076:	e8 85       	ldd	r30, Y+8	; 0x08
    1078:	f9 85       	ldd	r31, Y+9	; 0x09
    107a:	81 2f       	mov	r24, r17
    107c:	19 95       	eicall
    107e:	89 2b       	or	r24, r25
    1080:	29 f7       	brne	.-54     	; 0x104c <fputc+0x14>
    1082:	2e 81       	ldd	r18, Y+6	; 0x06
    1084:	3f 81       	ldd	r19, Y+7	; 0x07
    1086:	2f 5f       	subi	r18, 0xFF	; 255
    1088:	3f 4f       	sbci	r19, 0xFF	; 255
    108a:	3f 83       	std	Y+7, r19	; 0x07
    108c:	2e 83       	std	Y+6, r18	; 0x06
    108e:	81 2f       	mov	r24, r17
    1090:	90 2f       	mov	r25, r16
    1092:	df 91       	pop	r29
    1094:	cf 91       	pop	r28
    1096:	1f 91       	pop	r17
    1098:	0f 91       	pop	r16
    109a:	08 95       	ret

0000109c <__ultoa_invert>:
    109c:	fa 01       	movw	r30, r20
    109e:	aa 27       	eor	r26, r26
    10a0:	28 30       	cpi	r18, 0x08	; 8
    10a2:	51 f1       	breq	.+84     	; 0x10f8 <__ultoa_invert+0x5c>
    10a4:	20 31       	cpi	r18, 0x10	; 16
    10a6:	81 f1       	breq	.+96     	; 0x1108 <__ultoa_invert+0x6c>
    10a8:	e8 94       	clt
    10aa:	6f 93       	push	r22
    10ac:	6e 7f       	andi	r22, 0xFE	; 254
    10ae:	6e 5f       	subi	r22, 0xFE	; 254
    10b0:	7f 4f       	sbci	r23, 0xFF	; 255
    10b2:	8f 4f       	sbci	r24, 0xFF	; 255
    10b4:	9f 4f       	sbci	r25, 0xFF	; 255
    10b6:	af 4f       	sbci	r26, 0xFF	; 255
    10b8:	b1 e0       	ldi	r27, 0x01	; 1
    10ba:	3e d0       	rcall	.+124    	; 0x1138 <__ultoa_invert+0x9c>
    10bc:	b4 e0       	ldi	r27, 0x04	; 4
    10be:	3c d0       	rcall	.+120    	; 0x1138 <__ultoa_invert+0x9c>
    10c0:	67 0f       	add	r22, r23
    10c2:	78 1f       	adc	r23, r24
    10c4:	89 1f       	adc	r24, r25
    10c6:	9a 1f       	adc	r25, r26
    10c8:	a1 1d       	adc	r26, r1
    10ca:	68 0f       	add	r22, r24
    10cc:	79 1f       	adc	r23, r25
    10ce:	8a 1f       	adc	r24, r26
    10d0:	91 1d       	adc	r25, r1
    10d2:	a1 1d       	adc	r26, r1
    10d4:	6a 0f       	add	r22, r26
    10d6:	71 1d       	adc	r23, r1
    10d8:	81 1d       	adc	r24, r1
    10da:	91 1d       	adc	r25, r1
    10dc:	a1 1d       	adc	r26, r1
    10de:	20 d0       	rcall	.+64     	; 0x1120 <__ultoa_invert+0x84>
    10e0:	09 f4       	brne	.+2      	; 0x10e4 <__ultoa_invert+0x48>
    10e2:	68 94       	set
    10e4:	3f 91       	pop	r19
    10e6:	2a e0       	ldi	r18, 0x0A	; 10
    10e8:	26 9f       	mul	r18, r22
    10ea:	11 24       	eor	r1, r1
    10ec:	30 19       	sub	r19, r0
    10ee:	30 5d       	subi	r19, 0xD0	; 208
    10f0:	31 93       	st	Z+, r19
    10f2:	de f6       	brtc	.-74     	; 0x10aa <__ultoa_invert+0xe>
    10f4:	cf 01       	movw	r24, r30
    10f6:	08 95       	ret
    10f8:	46 2f       	mov	r20, r22
    10fa:	47 70       	andi	r20, 0x07	; 7
    10fc:	40 5d       	subi	r20, 0xD0	; 208
    10fe:	41 93       	st	Z+, r20
    1100:	b3 e0       	ldi	r27, 0x03	; 3
    1102:	0f d0       	rcall	.+30     	; 0x1122 <__ultoa_invert+0x86>
    1104:	c9 f7       	brne	.-14     	; 0x10f8 <__ultoa_invert+0x5c>
    1106:	f6 cf       	rjmp	.-20     	; 0x10f4 <__ultoa_invert+0x58>
    1108:	46 2f       	mov	r20, r22
    110a:	4f 70       	andi	r20, 0x0F	; 15
    110c:	40 5d       	subi	r20, 0xD0	; 208
    110e:	4a 33       	cpi	r20, 0x3A	; 58
    1110:	18 f0       	brcs	.+6      	; 0x1118 <__ultoa_invert+0x7c>
    1112:	49 5d       	subi	r20, 0xD9	; 217
    1114:	31 fd       	sbrc	r19, 1
    1116:	40 52       	subi	r20, 0x20	; 32
    1118:	41 93       	st	Z+, r20
    111a:	02 d0       	rcall	.+4      	; 0x1120 <__ultoa_invert+0x84>
    111c:	a9 f7       	brne	.-22     	; 0x1108 <__ultoa_invert+0x6c>
    111e:	ea cf       	rjmp	.-44     	; 0x10f4 <__ultoa_invert+0x58>
    1120:	b4 e0       	ldi	r27, 0x04	; 4
    1122:	a6 95       	lsr	r26
    1124:	97 95       	ror	r25
    1126:	87 95       	ror	r24
    1128:	77 95       	ror	r23
    112a:	67 95       	ror	r22
    112c:	ba 95       	dec	r27
    112e:	c9 f7       	brne	.-14     	; 0x1122 <__ultoa_invert+0x86>
    1130:	00 97       	sbiw	r24, 0x00	; 0
    1132:	61 05       	cpc	r22, r1
    1134:	71 05       	cpc	r23, r1
    1136:	08 95       	ret
    1138:	9b 01       	movw	r18, r22
    113a:	ac 01       	movw	r20, r24
    113c:	0a 2e       	mov	r0, r26
    113e:	06 94       	lsr	r0
    1140:	57 95       	ror	r21
    1142:	47 95       	ror	r20
    1144:	37 95       	ror	r19
    1146:	27 95       	ror	r18
    1148:	ba 95       	dec	r27
    114a:	c9 f7       	brne	.-14     	; 0x113e <__ultoa_invert+0xa2>
    114c:	62 0f       	add	r22, r18
    114e:	73 1f       	adc	r23, r19
    1150:	84 1f       	adc	r24, r20
    1152:	95 1f       	adc	r25, r21
    1154:	a0 1d       	adc	r26, r0
    1156:	08 95       	ret

00001158 <_exit>:
    1158:	f8 94       	cli

0000115a <__stop_program>:
    115a:	ff cf       	rjmp	.-2      	; 0x115a <__stop_program>
