verilog work \
        -d SIM -d VCD -d VIVADO\
	-i ../../bench/verilog\
        -i $CONFMC_HOME/hwlib/gpif2mst/rtl/verilog\
        -i $CONFMC_HOME/hwlib/trx_axi/rtl/verilog\
        -i ../../iplib/mem_apb/rtl/verilog\
        -i ../../iplib/mem_apb/bram/vivado.z7/bram_32x1KB\
        -i ../../iplib/axi_to_apb/rtl/verilog\
	-i ../../design/verilog\
           ./sim_define.v\
           ../../bench/verilog/top.v\
           ../../beh/verilog/gpif2slv.v\
	   ../../design/verilog/fpga.v\
           $CONFMC_HOME/hwlib/trx_axi/rtl/verilog/bfm_axi_vivado.vm\
           ../../iplib/bfm_apb/rtl/verilog/bfm_apb_s4.v\
           ../../iplib/mem_apb/rtl/verilog/mem_apb.v\
           ../../iplib/mem_apb/bram/vivado.z7/bram_32x1KB/bram_32x1KB_sim_netlist.v
