set_property PACKAGE_PIN V17 [get_ports {SW[0]}]    
set_property PACKAGE_PIN U17 [get_ports {SW[1]}]   


# 7-segment display seg0
set_property PACKAGE_PIN T14 [get_ports {seg0[0]}]    # A
set_property PACKAGE_PIN U14 [get_ports {seg0[1]}]    # B
set_property PACKAGE_PIN U13 [get_ports {seg0[2]}]    # C
set_property PACKAGE_PIN T13 [get_ports {seg0[3]}]    # D
set_property PACKAGE_PIN T12 [get_ports {seg0[4]}]    # E
set_property PACKAGE_PIN R13 [get_ports {seg0[5]}]    # F
set_property PACKAGE_PIN R12 [get_ports {seg0[6]}]    # G

# 7-segment display seg1
set_property PACKAGE_PIN P14 [get_ports {seg1[0]}]    # A
set_property PACKAGE_PIN P13 [get_ports {seg1[1]}]    # B
set_property PACKAGE_PIN R11 [get_ports {seg1[2]}]    # C
set_property PACKAGE_PIN R10 [get_ports {seg1[3]}]    # D
set_property PACKAGE_PIN T11 [get_ports {seg1[4]}]    # E
set_property PACKAGE_PIN P12 [get_ports {seg1[5]}]    # F
set_property PACKAGE_PIN N13 [get_ports {seg1[6]}]    # G

# 7-segment display seg2
set_property PACKAGE_PIN N14 [get_ports {seg2[0]}]    # A
set_property PACKAGE_PIN M14 [get_ports {seg2[1]}]    # B
set_property PACKAGE_PIN M13 [get_ports {seg2[2]}]    # C
set_property PACKAGE_PIN N12 [get_ports {seg2[3]}]    # D
set_property PACKAGE_PIN P11 [get_ports {seg2[4]}]    # E
set_property PACKAGE_PIN M12 [get_ports {seg2[5]}]    # F
set_property PACKAGE_PIN L13 [get_ports {seg2[6]}]    # G

# 7-segment display seg3
set_property PACKAGE_PIN L14 [get_ports {seg3[0]}]    # A
set_property PACKAGE_PIN K14 [get_ports {seg3[1]}]    # B
set_property PACKAGE_PIN K13 [get_ports {seg3[2]}]    # C
set_property PACKAGE_PIN L12 [get_ports {seg3[3]}]    # D
set_property PACKAGE_PIN K12 [get_ports {seg3[4]}]    # E
set_property PACKAGE_PIN J13 [get_ports {seg3[5]}]    # F
set_property PACKAGE_PIN J12 [get_ports {seg3[6]}]    # G