// Seed: 457746848
module module_0;
  wire id_2;
endmodule
macromodule module_1 (
    output wire  id_0,
    output uwire id_1
);
  logic [7:0] id_3 = id_3[1];
  module_0();
endmodule
module module_2 (
    input supply1 id_0,
    output supply0 id_1,
    input wire id_2,
    output wire id_3,
    output tri1 id_4,
    input supply1 id_5,
    output tri1 id_6
);
  assign id_1 = 1;
  xor (id_1, id_2, id_5, id_8);
  tri id_8;
  module_0();
  pmos (id_5, 1);
  wire id_9 = ~id_8;
endmodule
