// Seed: 1573881669
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  inout id_4;
  inout id_3;
  output id_2;
  output id_1;
  logic id_5 = id_4;
  assign id_1[1]   = ("");
  assign id_5.id_3 = 1;
  logic id_6, id_7 = 1 & id_4, id_8;
  type_14
      id_9 (
          1'b0,
          1'b0,
          1,
          id_5
      ),
      id_10;
  logic id_11;
  assign id_7 = 1'b0;
  assign id_8 = id_3;
endmodule
