<stg><name>store_matrix_to_dram</name>


<trans_list>

<trans id="23" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="24" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="25" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
entry:4 %rows = load i32 %M_rows

]]></Node>
<StgValue><ssdm name="rows"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="31" op_0_bw="32">
<![CDATA[
entry:5 %trunc_ln66 = trunc i32 %rows

]]></Node>
<StgValue><ssdm name="trunc_ln66"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
entry:6 %cols = load i32 %M_cols

]]></Node>
<StgValue><ssdm name="cols"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="31" op_0_bw="32">
<![CDATA[
entry:7 %trunc_ln67 = trunc i32 %cols

]]></Node>
<StgValue><ssdm name="trunc_ln67"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %cmp41 = icmp_sgt  i32 %cols, i32 0

]]></Node>
<StgValue><ssdm name="cmp41"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9 %empty = icmp_sgt  i32 %rows, i32 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:10 %smax = select i1 %empty, i31 %trunc_ln66, i31 0

]]></Node>
<StgValue><ssdm name="smax"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:11 %smax1 = select i1 %cmp41, i31 %trunc_ln67, i31 0

]]></Node>
<StgValue><ssdm name="smax1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="62" op_0_bw="31">
<![CDATA[
entry:12 %smax_cast = zext i31 %smax

]]></Node>
<StgValue><ssdm name="smax_cast"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="62" op_0_bw="31">
<![CDATA[
entry:13 %smax1_cast = zext i31 %smax1

]]></Node>
<StgValue><ssdm name="smax1_cast"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
entry:14 %bound = mul i62 %smax_cast, i62 %smax1_cast

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="16" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
entry:15 %call_ln67 = call void @store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2, i32 %cols, i62 %bound, i32 %A_dram, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3

]]></Node>
<StgValue><ssdm name="call_ln67"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="17" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_2, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_3, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
entry:15 %call_ln67 = call void @store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2, i32 %cols, i62 %bound, i32 %A_dram, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3

]]></Node>
<StgValue><ssdm name="call_ln67"/></StgValue>
</operation>

<operation id="22" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0">
<![CDATA[
entry:16 %ret_ln74 = ret

]]></Node>
<StgValue><ssdm name="ret_ln74"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="26" name="A_dram" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="A_dram"/></StgValue>
</port>
<port id="27" name="M_rows" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="M_rows"/></StgValue>
</port>
<port id="28" name="M_cols" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="M_cols"/></StgValue>
</port>
<port id="29" name="M_e_0" dir="0" iftype="1">
<core>RAM_1P_LUTRAM</core><StgValue><ssdm name="M_e_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="30" name="M_e_1" dir="0" iftype="1">
<core>RAM_1P_LUTRAM</core><StgValue><ssdm name="M_e_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="31" name="M_e_2" dir="0" iftype="1">
<core>RAM_1P_LUTRAM</core><StgValue><ssdm name="M_e_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="32" name="M_e_3" dir="0" iftype="1">
<core>RAM_1P_LUTRAM</core><StgValue><ssdm name="M_e_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="33" from="M_rows" to="rows" fromId="27" toId="5">
</dataflow>
<dataflow id="34" from="rows" to="trunc_ln66" fromId="5" toId="6">
</dataflow>
<dataflow id="35" from="M_cols" to="cols" fromId="28" toId="7">
</dataflow>
<dataflow id="36" from="cols" to="trunc_ln67" fromId="7" toId="8">
</dataflow>
<dataflow id="37" from="cols" to="cmp41" fromId="7" toId="9">
</dataflow>
<dataflow id="39" from="StgValue_38" to="cmp41" fromId="38" toId="9">
</dataflow>
<dataflow id="40" from="rows" to="empty" fromId="5" toId="10">
</dataflow>
<dataflow id="41" from="StgValue_38" to="empty" fromId="38" toId="10">
</dataflow>
<dataflow id="42" from="empty" to="smax" fromId="10" toId="11">
</dataflow>
<dataflow id="43" from="trunc_ln66" to="smax" fromId="6" toId="11">
</dataflow>
<dataflow id="45" from="StgValue_44" to="smax" fromId="44" toId="11">
</dataflow>
<dataflow id="46" from="cmp41" to="smax1" fromId="9" toId="12">
</dataflow>
<dataflow id="47" from="trunc_ln67" to="smax1" fromId="8" toId="12">
</dataflow>
<dataflow id="48" from="StgValue_44" to="smax1" fromId="44" toId="12">
</dataflow>
<dataflow id="49" from="smax" to="smax_cast" fromId="11" toId="13">
</dataflow>
<dataflow id="50" from="smax1" to="smax1_cast" fromId="12" toId="14">
</dataflow>
<dataflow id="51" from="smax_cast" to="bound" fromId="13" toId="15">
</dataflow>
<dataflow id="52" from="smax1_cast" to="bound" fromId="14" toId="15">
</dataflow>
<dataflow id="54" from="store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2" to="call_ln67" fromId="53" toId="16">
</dataflow>
<dataflow id="55" from="cols" to="call_ln67" fromId="7" toId="16">
</dataflow>
<dataflow id="56" from="bound" to="call_ln67" fromId="15" toId="16">
</dataflow>
<dataflow id="57" from="A_dram" to="call_ln67" fromId="26" toId="16">
</dataflow>
<dataflow id="58" from="M_e_0" to="call_ln67" fromId="29" toId="16">
</dataflow>
<dataflow id="59" from="M_e_1" to="call_ln67" fromId="30" toId="16">
</dataflow>
<dataflow id="60" from="M_e_2" to="call_ln67" fromId="31" toId="16">
</dataflow>
<dataflow id="61" from="M_e_3" to="call_ln67" fromId="32" toId="16">
</dataflow>
<dataflow id="63" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="62" toId="17">
</dataflow>
<dataflow id="64" from="M_e_0" to="specmemcore_ln0" fromId="29" toId="17">
</dataflow>
<dataflow id="66" from="StgValue_65" to="specmemcore_ln0" fromId="65" toId="17">
</dataflow>
<dataflow id="68" from="StgValue_67" to="specmemcore_ln0" fromId="67" toId="17">
</dataflow>
<dataflow id="70" from="StgValue_69" to="specmemcore_ln0" fromId="69" toId="17">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="62" toId="18">
</dataflow>
<dataflow id="72" from="M_e_1" to="specmemcore_ln0" fromId="30" toId="18">
</dataflow>
<dataflow id="73" from="StgValue_65" to="specmemcore_ln0" fromId="65" toId="18">
</dataflow>
<dataflow id="74" from="StgValue_67" to="specmemcore_ln0" fromId="67" toId="18">
</dataflow>
<dataflow id="75" from="StgValue_69" to="specmemcore_ln0" fromId="69" toId="18">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="62" toId="19">
</dataflow>
<dataflow id="77" from="M_e_2" to="specmemcore_ln0" fromId="31" toId="19">
</dataflow>
<dataflow id="78" from="StgValue_65" to="specmemcore_ln0" fromId="65" toId="19">
</dataflow>
<dataflow id="79" from="StgValue_67" to="specmemcore_ln0" fromId="67" toId="19">
</dataflow>
<dataflow id="80" from="StgValue_69" to="specmemcore_ln0" fromId="69" toId="19">
</dataflow>
<dataflow id="81" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="62" toId="20">
</dataflow>
<dataflow id="82" from="M_e_3" to="specmemcore_ln0" fromId="32" toId="20">
</dataflow>
<dataflow id="83" from="StgValue_65" to="specmemcore_ln0" fromId="65" toId="20">
</dataflow>
<dataflow id="84" from="StgValue_67" to="specmemcore_ln0" fromId="67" toId="20">
</dataflow>
<dataflow id="85" from="StgValue_69" to="specmemcore_ln0" fromId="69" toId="20">
</dataflow>
<dataflow id="86" from="store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2" to="call_ln67" fromId="53" toId="21">
</dataflow>
<dataflow id="87" from="cols" to="call_ln67" fromId="7" toId="21">
</dataflow>
<dataflow id="88" from="bound" to="call_ln67" fromId="15" toId="21">
</dataflow>
<dataflow id="89" from="A_dram" to="call_ln67" fromId="26" toId="21">
</dataflow>
<dataflow id="90" from="M_e_0" to="call_ln67" fromId="29" toId="21">
</dataflow>
<dataflow id="91" from="M_e_1" to="call_ln67" fromId="30" toId="21">
</dataflow>
<dataflow id="92" from="M_e_2" to="call_ln67" fromId="31" toId="21">
</dataflow>
<dataflow id="93" from="M_e_3" to="call_ln67" fromId="32" toId="21">
</dataflow>
</dataflows>


</stg>
