

================================================================
== Vitis HLS Report for 'AXIBursts2PixelStream_Pipeline_bytes2pixels'
================================================================
* Date:           Mon Nov  4 21:37:22 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Filter2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.417 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |        2|    65538|  6.666 ns|  0.218 ms|    2|  65538|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- bytes2pixels  |        0|    65536|        33|         32|         32|  0 ~ 2048|       yes|
        +----------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 33


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 1
  Pipeline-0 : II = 32, D = 33, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 36 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%cmp34_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_i"   --->   Operation 37 'read' 'cmp34_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln33_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sext_ln33"   --->   Operation 38 'read' 'sext_ln33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%cmp34_1_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_1_i"   --->   Operation 39 'read' 'cmp34_1_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%cmp34_2_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_2_i"   --->   Operation 40 'read' 'cmp34_2_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%cmp34_3_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_3_i"   --->   Operation 41 'read' 'cmp34_3_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%cmp34_4_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_4_i"   --->   Operation 42 'read' 'cmp34_4_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%cmp34_5_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_5_i"   --->   Operation 43 'read' 'cmp34_5_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%cmp34_6_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_6_i"   --->   Operation 44 'read' 'cmp34_6_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%cmp34_7_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_7_i"   --->   Operation 45 'read' 'cmp34_7_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%cmp34_8_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_8_i"   --->   Operation 46 'read' 'cmp34_8_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%cmp34_9_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_9_i"   --->   Operation 47 'read' 'cmp34_9_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%cmp34_10_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_10_i"   --->   Operation 48 'read' 'cmp34_10_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%cmp34_11_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_11_i"   --->   Operation 49 'read' 'cmp34_11_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%cmp34_12_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_12_i"   --->   Operation 50 'read' 'cmp34_12_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%cmp34_13_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_13_i"   --->   Operation 51 'read' 'cmp34_13_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%cmp34_14_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_14_i"   --->   Operation 52 'read' 'cmp34_14_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%cmp34_15_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_15_i"   --->   Operation 53 'read' 'cmp34_15_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%cmp34_16_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_16_i"   --->   Operation 54 'read' 'cmp34_16_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%cmp34_17_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_17_i"   --->   Operation 55 'read' 'cmp34_17_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%cmp34_18_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_18_i"   --->   Operation 56 'read' 'cmp34_18_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%cmp34_19_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_19_i"   --->   Operation 57 'read' 'cmp34_19_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%cmp34_20_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_20_i"   --->   Operation 58 'read' 'cmp34_20_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%cmp34_21_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_21_i"   --->   Operation 59 'read' 'cmp34_21_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%cmp34_22_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_22_i"   --->   Operation 60 'read' 'cmp34_22_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%cmp34_23_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_23_i"   --->   Operation 61 'read' 'cmp34_23_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%cmp34_24_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_24_i"   --->   Operation 62 'read' 'cmp34_24_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%cmp34_25_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_25_i"   --->   Operation 63 'read' 'cmp34_25_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%cmp34_26_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_26_i"   --->   Operation 64 'read' 'cmp34_26_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%cmp34_27_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_27_i"   --->   Operation 65 'read' 'cmp34_27_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%cmp34_28_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_28_i"   --->   Operation 66 'read' 'cmp34_28_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%cmp34_29_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_29_i"   --->   Operation 67 'read' 'cmp34_29_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%cmp34_30_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_30_i"   --->   Operation 68 'read' 'cmp34_30_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%icmp_ln28_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln28"   --->   Operation 69 'read' 'icmp_ln28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%loopWidth_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %loopWidth"   --->   Operation 70 'read' 'loopWidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln33_cast = sext i12 %sext_ln33_read"   --->   Operation 71 'sext' 'sext_ln33_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %src_pixels, void @empty_6, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.38ns)   --->   "%store_ln0 = store i12 0, i12 %x"   --->   Operation 73 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body26.i"   --->   Operation 74 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%x_2 = load i12 %x" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:45->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 75 'load' 'x_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.62ns)   --->   "%icmp_ln45 = icmp_eq  i12 %x_2, i12 %loopWidth_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:45->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 76 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2048, i64 0"   --->   Operation 77 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.74ns)   --->   "%add_ln45 = add i12 %x_2, i12 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:45->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 78 'add' 'add_ln45' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %for.body26.split.i, void %for.inc41.loopexit.i.exitStub" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:45->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 79 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i12 %x_2" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:45->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 80 'zext' 'zext_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i12 %x_2" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:45->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 81 'zext' 'zext_ln45_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%buff_V_addr = getelementptr i256 %buff_V, i64 0, i64 %zext_ln45" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:48->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 82 'getelementptr' 'buff_V_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 83 [2/2] (1.20ns)   --->   "%t = load i6 %buff_V_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:48->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 83 'load' 't' <Predicate = (!icmp_ln45)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 60> <RAM>
ST_1 : Operation 84 [1/1] (0.62ns)   --->   "%cmp32_i = icmp_slt  i13 %zext_ln45_1, i13 %sext_ln33_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:45->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 84 'icmp' 'cmp32_i' <Predicate = (!icmp_ln45)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.12ns)   --->   "%or_ln52 = or i1 %cmp32_i, i1 %cmp34_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 85 'or' 'or_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52, void %for.inc35.i, void %if.then.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 86 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.12ns)   --->   "%or_ln52_1 = or i1 %cmp32_i, i1 %cmp34_1_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 87 'or' 'or_ln52_1' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_1, void %for.inc35.1.i, void %if.then.1.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 88 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.12ns)   --->   "%or_ln52_2 = or i1 %cmp32_i, i1 %cmp34_2_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 89 'or' 'or_ln52_2' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_2, void %for.inc35.2.i, void %if.then.2.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 90 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.12ns)   --->   "%or_ln52_3 = or i1 %cmp32_i, i1 %cmp34_3_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 91 'or' 'or_ln52_3' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_3, void %for.inc35.3.i, void %if.then.3.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 92 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.12ns)   --->   "%or_ln52_4 = or i1 %cmp32_i, i1 %cmp34_4_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 93 'or' 'or_ln52_4' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_4, void %for.inc35.4.i, void %if.then.4.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 94 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.12ns)   --->   "%or_ln52_5 = or i1 %cmp32_i, i1 %cmp34_5_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 95 'or' 'or_ln52_5' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_5, void %for.inc35.5.i, void %if.then.5.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 96 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.12ns)   --->   "%or_ln52_6 = or i1 %cmp32_i, i1 %cmp34_6_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 97 'or' 'or_ln52_6' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_6, void %for.inc35.6.i, void %if.then.6.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 98 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.12ns)   --->   "%or_ln52_7 = or i1 %cmp32_i, i1 %cmp34_7_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 99 'or' 'or_ln52_7' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_7, void %for.inc35.7.i, void %if.then.7.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 100 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.12ns)   --->   "%or_ln52_8 = or i1 %cmp32_i, i1 %cmp34_8_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 101 'or' 'or_ln52_8' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_8, void %for.inc35.8.i, void %if.then.8.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 102 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.12ns)   --->   "%or_ln52_9 = or i1 %cmp32_i, i1 %cmp34_9_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 103 'or' 'or_ln52_9' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_9, void %for.inc35.9.i, void %if.then.9.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 104 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.12ns)   --->   "%or_ln52_10 = or i1 %cmp32_i, i1 %cmp34_10_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 105 'or' 'or_ln52_10' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_10, void %for.inc35.10.i, void %if.then.10.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 106 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.12ns)   --->   "%or_ln52_11 = or i1 %cmp32_i, i1 %cmp34_11_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 107 'or' 'or_ln52_11' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_11, void %for.inc35.11.i, void %if.then.11.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 108 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.12ns)   --->   "%or_ln52_12 = or i1 %cmp32_i, i1 %cmp34_12_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 109 'or' 'or_ln52_12' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_12, void %for.inc35.12.i, void %if.then.12.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 110 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.12ns)   --->   "%or_ln52_13 = or i1 %cmp32_i, i1 %cmp34_13_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 111 'or' 'or_ln52_13' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_13, void %for.inc35.13.i, void %if.then.13.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 112 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.12ns)   --->   "%or_ln52_14 = or i1 %cmp32_i, i1 %cmp34_14_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 113 'or' 'or_ln52_14' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_14, void %for.inc35.14.i, void %if.then.14.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 114 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.12ns)   --->   "%or_ln52_15 = or i1 %cmp32_i, i1 %cmp34_15_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 115 'or' 'or_ln52_15' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_15, void %for.inc35.15.i, void %if.then.15.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 116 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.12ns)   --->   "%or_ln52_16 = or i1 %cmp32_i, i1 %cmp34_16_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 117 'or' 'or_ln52_16' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_16, void %for.inc35.16.i, void %if.then.16.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 118 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.12ns)   --->   "%or_ln52_17 = or i1 %cmp32_i, i1 %cmp34_17_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 119 'or' 'or_ln52_17' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_17, void %for.inc35.17.i, void %if.then.17.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 120 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.12ns)   --->   "%or_ln52_18 = or i1 %cmp32_i, i1 %cmp34_18_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 121 'or' 'or_ln52_18' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_18, void %for.inc35.18.i, void %if.then.18.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 122 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.12ns)   --->   "%or_ln52_19 = or i1 %cmp32_i, i1 %cmp34_19_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 123 'or' 'or_ln52_19' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_19, void %for.inc35.19.i, void %if.then.19.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 124 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.12ns)   --->   "%or_ln52_20 = or i1 %cmp32_i, i1 %cmp34_20_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 125 'or' 'or_ln52_20' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_20, void %for.inc35.20.i, void %if.then.20.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 126 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.12ns)   --->   "%or_ln52_21 = or i1 %cmp32_i, i1 %cmp34_21_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 127 'or' 'or_ln52_21' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_21, void %for.inc35.21.i, void %if.then.21.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 128 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.12ns)   --->   "%or_ln52_22 = or i1 %cmp32_i, i1 %cmp34_22_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 129 'or' 'or_ln52_22' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_22, void %for.inc35.22.i, void %if.then.22.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 130 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.12ns)   --->   "%or_ln52_23 = or i1 %cmp32_i, i1 %cmp34_23_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 131 'or' 'or_ln52_23' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_23, void %for.inc35.23.i, void %if.then.23.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 132 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.12ns)   --->   "%or_ln52_24 = or i1 %cmp32_i, i1 %cmp34_24_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 133 'or' 'or_ln52_24' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_24, void %for.inc35.24.i, void %if.then.24.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 134 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.12ns)   --->   "%or_ln52_25 = or i1 %cmp32_i, i1 %cmp34_25_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 135 'or' 'or_ln52_25' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_25, void %for.inc35.25.i, void %if.then.25.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 136 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.12ns)   --->   "%or_ln52_26 = or i1 %cmp32_i, i1 %cmp34_26_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 137 'or' 'or_ln52_26' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_26, void %for.inc35.26.i, void %if.then.26.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 138 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.12ns)   --->   "%or_ln52_27 = or i1 %cmp32_i, i1 %cmp34_27_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 139 'or' 'or_ln52_27' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_27, void %for.inc35.27.i, void %if.then.27.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 140 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.12ns)   --->   "%or_ln52_28 = or i1 %cmp32_i, i1 %cmp34_28_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 141 'or' 'or_ln52_28' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_28, void %for.inc35.28.i, void %if.then.28.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 142 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.12ns)   --->   "%or_ln52_29 = or i1 %cmp32_i, i1 %cmp34_29_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 143 'or' 'or_ln52_29' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_29, void %for.inc35.29.i, void %if.then.29.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 144 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.12ns)   --->   "%or_ln52_30 = or i1 %cmp32_i, i1 %cmp34_30_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 145 'or' 'or_ln52_30' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_30, void %for.inc35.30.i, void %if.then.30.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 146 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.12ns)   --->   "%or_ln52_31 = or i1 %cmp32_i, i1 %icmp_ln28_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 147 'or' 'or_ln52_31' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_31, void %for.inc35.31.i, void %if.then.31.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 148 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.38ns)   --->   "%store_ln45 = store i12 %add_ln45, i12 %x" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:45->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 149 'store' 'store_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.38>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.body26.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:45->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 150 'br' 'br_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 250 'ret' 'ret_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.41>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%specpipeline_ln47 = specpipeline void @_ssdm_op_SpecPipeline, i32 32, i32 0, i32 0, i32 0, void @empty_21" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:47->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 151 'specpipeline' 'specpipeline_ln47' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:45->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 152 'specloopname' 'specloopname_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 153 [1/2] (1.20ns)   --->   "%t = load i6 %buff_V_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:48->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 153 'load' 't' <Predicate = (!icmp_ln45)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 60> <RAM>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%pixel = trunc i256 %t"   --->   Operation 154 'trunc' 'pixel' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 155 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 156 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%pixel_67 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 8, i32 15"   --->   Operation 157 'partselect' 'pixel_67' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%pixel_68 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 16, i32 23"   --->   Operation 158 'partselect' 'pixel_68' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%pixel_69 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 24, i32 31"   --->   Operation 159 'partselect' 'pixel_69' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%pixel_70 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 32, i32 39"   --->   Operation 160 'partselect' 'pixel_70' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%pixel_71 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 40, i32 47"   --->   Operation 161 'partselect' 'pixel_71' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%pixel_72 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 48, i32 55"   --->   Operation 162 'partselect' 'pixel_72' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%pixel_73 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 56, i32 63"   --->   Operation 163 'partselect' 'pixel_73' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%pixel_74 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 64, i32 71"   --->   Operation 164 'partselect' 'pixel_74' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%pixel_75 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 72, i32 79"   --->   Operation 165 'partselect' 'pixel_75' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%pixel_76 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 80, i32 87"   --->   Operation 166 'partselect' 'pixel_76' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%pixel_77 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 88, i32 95"   --->   Operation 167 'partselect' 'pixel_77' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%pixel_78 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 96, i32 103"   --->   Operation 168 'partselect' 'pixel_78' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%pixel_79 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 104, i32 111"   --->   Operation 169 'partselect' 'pixel_79' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%pixel_80 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 112, i32 119"   --->   Operation 170 'partselect' 'pixel_80' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%pixel_81 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 120, i32 127"   --->   Operation 171 'partselect' 'pixel_81' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%pixel_82 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 128, i32 135"   --->   Operation 172 'partselect' 'pixel_82' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%pixel_83 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 136, i32 143"   --->   Operation 173 'partselect' 'pixel_83' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%pixel_84 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 144, i32 151"   --->   Operation 174 'partselect' 'pixel_84' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%pixel_85 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 152, i32 159"   --->   Operation 175 'partselect' 'pixel_85' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%pixel_86 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 160, i32 167"   --->   Operation 176 'partselect' 'pixel_86' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%pixel_87 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 168, i32 175"   --->   Operation 177 'partselect' 'pixel_87' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%pixel_88 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 176, i32 183"   --->   Operation 178 'partselect' 'pixel_88' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%pixel_89 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 184, i32 191"   --->   Operation 179 'partselect' 'pixel_89' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%pixel_90 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 192, i32 199"   --->   Operation 180 'partselect' 'pixel_90' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%pixel_91 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 200, i32 207"   --->   Operation 181 'partselect' 'pixel_91' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%pixel_92 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 208, i32 215"   --->   Operation 182 'partselect' 'pixel_92' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%pixel_93 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 216, i32 223"   --->   Operation 183 'partselect' 'pixel_93' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%pixel_94 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 224, i32 231"   --->   Operation 184 'partselect' 'pixel_94' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%pixel_95 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 232, i32 239"   --->   Operation 185 'partselect' 'pixel_95' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%pixel_96 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 240, i32 247"   --->   Operation 186 'partselect' 'pixel_96' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%pixel_97 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 248, i32 255"   --->   Operation 187 'partselect' 'pixel_97' <Predicate = (!icmp_ln45)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 188 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_67" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 188 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.1.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 189 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.21>
ST_4 : Operation 190 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_68" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 190 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_2)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.2.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 191 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.21>
ST_5 : Operation 192 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_69" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 192 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_3)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.3.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 193 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_3)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.21>
ST_6 : Operation 194 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_70" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 194 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_4)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.4.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 195 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_4)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.21>
ST_7 : Operation 196 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_71" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 196 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_5)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.5.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 197 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_5)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.21>
ST_8 : Operation 198 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_72" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 198 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.6.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 199 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_6)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.21>
ST_9 : Operation 200 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_73" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 200 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_7)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.7.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 201 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_7)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.21>
ST_10 : Operation 202 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_74" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 202 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_8)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.8.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 203 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_8)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.21>
ST_11 : Operation 204 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_75" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 204 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_9)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_11 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.9.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 205 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_9)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.21>
ST_12 : Operation 206 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_76" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 206 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_10)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.10.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 207 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_10)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 1.21>
ST_13 : Operation 208 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_77" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 208 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_11)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_13 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.11.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 209 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_11)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 1.21>
ST_14 : Operation 210 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_78" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 210 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_12)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_14 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.12.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 211 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_12)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 1.21>
ST_15 : Operation 212 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_79" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 212 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_13)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_15 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.13.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 213 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_13)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 1.21>
ST_16 : Operation 214 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_80" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 214 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_14)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_16 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.14.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 215 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_14)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 1.21>
ST_17 : Operation 216 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_81" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 216 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_15)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_17 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.15.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 217 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_15)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 1.21>
ST_18 : Operation 218 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_82" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 218 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_16)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_18 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.16.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 219 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_16)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 1.21>
ST_19 : Operation 220 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_83" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 220 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_17)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_19 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.17.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 221 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_17)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 1.21>
ST_20 : Operation 222 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_84" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 222 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_18)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_20 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.18.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 223 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_18)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 1.21>
ST_21 : Operation 224 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_85" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 224 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_19)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_21 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.19.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 225 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_19)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 1.21>
ST_22 : Operation 226 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_86" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 226 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_20)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_22 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.20.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 227 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_20)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 1.21>
ST_23 : Operation 228 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_87" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 228 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_21)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_23 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.21.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 229 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_21)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 1.21>
ST_24 : Operation 230 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_88" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 230 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_22)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_24 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.22.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 231 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_22)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 1.21>
ST_25 : Operation 232 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_89" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 232 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_23)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_25 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.23.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 233 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_23)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 1.21>
ST_26 : Operation 234 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_90" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 234 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_24)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_26 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.24.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 235 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_24)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 1.21>
ST_27 : Operation 236 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_91" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 236 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_25)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_27 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.25.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 237 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_25)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 1.21>
ST_28 : Operation 238 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_92" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 238 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_26)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_28 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.26.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 239 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_26)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 1.21>
ST_29 : Operation 240 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_93" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 240 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_27)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_29 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.27.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 241 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_27)> <Delay = 0.00>

State 30 <SV = 29> <Delay = 1.21>
ST_30 : Operation 242 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_94" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 242 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_28)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_30 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.28.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 243 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_28)> <Delay = 0.00>

State 31 <SV = 30> <Delay = 1.21>
ST_31 : Operation 244 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_95" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 244 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_29)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_31 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.29.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 245 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_29)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 1.21>
ST_32 : Operation 246 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_96" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 246 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_30)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_32 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.30.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 247 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_30)> <Delay = 0.00>

State 33 <SV = 32> <Delay = 1.21>
ST_33 : Operation 248 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_97" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 248 'write' 'write_ln52' <Predicate = (or_ln52_31)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_33 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.31.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 249 'br' 'br_ln52' <Predicate = (or_ln52_31)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ loopWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ icmp_ln28]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp34_30_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp34_29_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp34_28_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp34_27_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp34_26_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp34_25_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp34_24_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp34_23_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp34_22_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp34_21_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp34_20_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp34_19_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp34_18_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp34_17_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp34_16_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp34_15_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp34_14_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp34_13_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp34_12_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp34_11_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp34_10_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp34_9_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp34_8_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp34_7_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp34_6_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp34_5_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp34_4_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp34_3_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp34_2_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp34_1_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buff_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sext_ln33]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp34_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_pixels]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                     (alloca           ) [ 0100000000000000000000000000000000]
cmp34_i_read          (read             ) [ 0000000000000000000000000000000000]
sext_ln33_read        (read             ) [ 0000000000000000000000000000000000]
cmp34_1_i_read        (read             ) [ 0000000000000000000000000000000000]
cmp34_2_i_read        (read             ) [ 0000000000000000000000000000000000]
cmp34_3_i_read        (read             ) [ 0000000000000000000000000000000000]
cmp34_4_i_read        (read             ) [ 0000000000000000000000000000000000]
cmp34_5_i_read        (read             ) [ 0000000000000000000000000000000000]
cmp34_6_i_read        (read             ) [ 0000000000000000000000000000000000]
cmp34_7_i_read        (read             ) [ 0000000000000000000000000000000000]
cmp34_8_i_read        (read             ) [ 0000000000000000000000000000000000]
cmp34_9_i_read        (read             ) [ 0000000000000000000000000000000000]
cmp34_10_i_read       (read             ) [ 0000000000000000000000000000000000]
cmp34_11_i_read       (read             ) [ 0000000000000000000000000000000000]
cmp34_12_i_read       (read             ) [ 0000000000000000000000000000000000]
cmp34_13_i_read       (read             ) [ 0000000000000000000000000000000000]
cmp34_14_i_read       (read             ) [ 0000000000000000000000000000000000]
cmp34_15_i_read       (read             ) [ 0000000000000000000000000000000000]
cmp34_16_i_read       (read             ) [ 0000000000000000000000000000000000]
cmp34_17_i_read       (read             ) [ 0000000000000000000000000000000000]
cmp34_18_i_read       (read             ) [ 0000000000000000000000000000000000]
cmp34_19_i_read       (read             ) [ 0000000000000000000000000000000000]
cmp34_20_i_read       (read             ) [ 0000000000000000000000000000000000]
cmp34_21_i_read       (read             ) [ 0000000000000000000000000000000000]
cmp34_22_i_read       (read             ) [ 0000000000000000000000000000000000]
cmp34_23_i_read       (read             ) [ 0000000000000000000000000000000000]
cmp34_24_i_read       (read             ) [ 0000000000000000000000000000000000]
cmp34_25_i_read       (read             ) [ 0000000000000000000000000000000000]
cmp34_26_i_read       (read             ) [ 0000000000000000000000000000000000]
cmp34_27_i_read       (read             ) [ 0000000000000000000000000000000000]
cmp34_28_i_read       (read             ) [ 0000000000000000000000000000000000]
cmp34_29_i_read       (read             ) [ 0000000000000000000000000000000000]
cmp34_30_i_read       (read             ) [ 0000000000000000000000000000000000]
icmp_ln28_read        (read             ) [ 0000000000000000000000000000000000]
loopWidth_read        (read             ) [ 0000000000000000000000000000000000]
sext_ln33_cast        (sext             ) [ 0000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000]
store_ln0             (store            ) [ 0000000000000000000000000000000000]
br_ln0                (br               ) [ 0000000000000000000000000000000000]
x_2                   (load             ) [ 0000000000000000000000000000000000]
icmp_ln45             (icmp             ) [ 0111111111111111111111111111111110]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000000000000000000]
add_ln45              (add              ) [ 0000000000000000000000000000000000]
br_ln45               (br               ) [ 0000000000000000000000000000000000]
zext_ln45             (zext             ) [ 0000000000000000000000000000000000]
zext_ln45_1           (zext             ) [ 0000000000000000000000000000000000]
buff_V_addr           (getelementptr    ) [ 0010000000000000000000000000000000]
cmp32_i               (icmp             ) [ 0000000000000000000000000000000000]
or_ln52               (or               ) [ 0010000000000000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
or_ln52_1             (or               ) [ 0011000000000000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
or_ln52_2             (or               ) [ 0011100000000000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
or_ln52_3             (or               ) [ 0011110000000000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
or_ln52_4             (or               ) [ 0011111000000000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
or_ln52_5             (or               ) [ 0011111100000000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
or_ln52_6             (or               ) [ 0011111110000000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
or_ln52_7             (or               ) [ 0011111111000000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
or_ln52_8             (or               ) [ 0011111111100000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
or_ln52_9             (or               ) [ 0011111111110000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
or_ln52_10            (or               ) [ 0011111111111000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
or_ln52_11            (or               ) [ 0011111111111100000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
or_ln52_12            (or               ) [ 0011111111111110000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
or_ln52_13            (or               ) [ 0011111111111111000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
or_ln52_14            (or               ) [ 0011111111111111100000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
or_ln52_15            (or               ) [ 0011111111111111110000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
or_ln52_16            (or               ) [ 0011111111111111111000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
or_ln52_17            (or               ) [ 0011111111111111111100000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
or_ln52_18            (or               ) [ 0011111111111111111110000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
or_ln52_19            (or               ) [ 0011111111111111111111000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
or_ln52_20            (or               ) [ 0011111111111111111111100000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
or_ln52_21            (or               ) [ 0011111111111111111111110000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
or_ln52_22            (or               ) [ 0011111111111111111111111000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
or_ln52_23            (or               ) [ 0011111111111111111111111100000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
or_ln52_24            (or               ) [ 0011111111111111111111111110000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
or_ln52_25            (or               ) [ 0011111111111111111111111111000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
or_ln52_26            (or               ) [ 0011111111111111111111111111100000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
or_ln52_27            (or               ) [ 0011111111111111111111111111110000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
or_ln52_28            (or               ) [ 0011111111111111111111111111111000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
or_ln52_29            (or               ) [ 0011111111111111111111111111111100]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
or_ln52_30            (or               ) [ 0011111111111111111111111111111110]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
or_ln52_31            (or               ) [ 0111111111111111111111111111111111]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
store_ln45            (store            ) [ 0000000000000000000000000000000000]
br_ln45               (br               ) [ 0000000000000000000000000000000000]
specpipeline_ln47     (specpipeline     ) [ 0000000000000000000000000000000000]
specloopname_ln45     (specloopname     ) [ 0000000000000000000000000000000000]
t                     (load             ) [ 0000000000000000000000000000000000]
pixel                 (trunc            ) [ 0000000000000000000000000000000000]
write_ln52            (write            ) [ 0000000000000000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
pixel_67              (partselect       ) [ 0001000000000000000000000000000000]
pixel_68              (partselect       ) [ 0001100000000000000000000000000000]
pixel_69              (partselect       ) [ 0001110000000000000000000000000000]
pixel_70              (partselect       ) [ 0001111000000000000000000000000000]
pixel_71              (partselect       ) [ 0001111100000000000000000000000000]
pixel_72              (partselect       ) [ 0001111110000000000000000000000000]
pixel_73              (partselect       ) [ 0001111111000000000000000000000000]
pixel_74              (partselect       ) [ 0001111111100000000000000000000000]
pixel_75              (partselect       ) [ 0001111111110000000000000000000000]
pixel_76              (partselect       ) [ 0001111111111000000000000000000000]
pixel_77              (partselect       ) [ 0001111111111100000000000000000000]
pixel_78              (partselect       ) [ 0001111111111110000000000000000000]
pixel_79              (partselect       ) [ 0001111111111111000000000000000000]
pixel_80              (partselect       ) [ 0001111111111111100000000000000000]
pixel_81              (partselect       ) [ 0001111111111111110000000000000000]
pixel_82              (partselect       ) [ 0001111111111111111000000000000000]
pixel_83              (partselect       ) [ 0001111111111111111100000000000000]
pixel_84              (partselect       ) [ 0001111111111111111110000000000000]
pixel_85              (partselect       ) [ 0001111111111111111111000000000000]
pixel_86              (partselect       ) [ 0001111111111111111111100000000000]
pixel_87              (partselect       ) [ 0001111111111111111111110000000000]
pixel_88              (partselect       ) [ 0001111111111111111111111000000000]
pixel_89              (partselect       ) [ 0001111111111111111111111100000000]
pixel_90              (partselect       ) [ 0001111111111111111111111110000000]
pixel_91              (partselect       ) [ 0001111111111111111111111111000000]
pixel_92              (partselect       ) [ 0001111111111111111111111111100000]
pixel_93              (partselect       ) [ 0001111111111111111111111111110000]
pixel_94              (partselect       ) [ 0001111111111111111111111111111000]
pixel_95              (partselect       ) [ 0001111111111111111111111111111100]
pixel_96              (partselect       ) [ 0001111111111111111111111111111110]
pixel_97              (partselect       ) [ 0101111111111111111111111111111111]
write_ln52            (write            ) [ 0000000000000000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
write_ln52            (write            ) [ 0000000000000000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
write_ln52            (write            ) [ 0000000000000000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
write_ln52            (write            ) [ 0000000000000000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
write_ln52            (write            ) [ 0000000000000000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
write_ln52            (write            ) [ 0000000000000000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
write_ln52            (write            ) [ 0000000000000000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
write_ln52            (write            ) [ 0000000000000000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
write_ln52            (write            ) [ 0000000000000000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
write_ln52            (write            ) [ 0000000000000000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
write_ln52            (write            ) [ 0000000000000000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
write_ln52            (write            ) [ 0000000000000000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
write_ln52            (write            ) [ 0000000000000000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
write_ln52            (write            ) [ 0000000000000000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
write_ln52            (write            ) [ 0000000000000000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
write_ln52            (write            ) [ 0000000000000000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
write_ln52            (write            ) [ 0000000000000000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
write_ln52            (write            ) [ 0000000000000000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
write_ln52            (write            ) [ 0000000000000000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
write_ln52            (write            ) [ 0000000000000000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
write_ln52            (write            ) [ 0000000000000000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
write_ln52            (write            ) [ 0000000000000000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
write_ln52            (write            ) [ 0000000000000000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
write_ln52            (write            ) [ 0000000000000000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
write_ln52            (write            ) [ 0000000000000000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
write_ln52            (write            ) [ 0000000000000000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
write_ln52            (write            ) [ 0000000000000000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
write_ln52            (write            ) [ 0000000000000000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
write_ln52            (write            ) [ 0000000000000000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
write_ln52            (write            ) [ 0000000000000000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
write_ln52            (write            ) [ 0000000000000000000000000000000000]
br_ln52               (br               ) [ 0000000000000000000000000000000000]
ret_ln0               (ret              ) [ 0000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="loopWidth">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loopWidth"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="icmp_ln28">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cmp34_30_i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp34_30_i"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cmp34_29_i">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp34_29_i"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cmp34_28_i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp34_28_i"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cmp34_27_i">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp34_27_i"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cmp34_26_i">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp34_26_i"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="cmp34_25_i">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp34_25_i"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="cmp34_24_i">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp34_24_i"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="cmp34_23_i">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp34_23_i"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="cmp34_22_i">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp34_22_i"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="cmp34_21_i">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp34_21_i"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="cmp34_20_i">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp34_20_i"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="cmp34_19_i">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp34_19_i"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="cmp34_18_i">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp34_18_i"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="cmp34_17_i">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp34_17_i"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="cmp34_16_i">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp34_16_i"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="cmp34_15_i">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp34_15_i"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="cmp34_14_i">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp34_14_i"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="cmp34_13_i">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp34_13_i"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="cmp34_12_i">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp34_12_i"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="cmp34_11_i">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp34_11_i"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="cmp34_10_i">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp34_10_i"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="cmp34_9_i">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp34_9_i"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="cmp34_8_i">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp34_8_i"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="cmp34_7_i">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp34_7_i"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="cmp34_6_i">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp34_6_i"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="cmp34_5_i">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp34_5_i"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="cmp34_4_i">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp34_4_i"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="cmp34_3_i">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp34_3_i"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="cmp34_2_i">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp34_2_i"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="cmp34_1_i">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp34_1_i"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="buff_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="sext_ln33">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln33"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="cmp34_i">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp34_i"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="src_pixels">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_pixels"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1004" name="x_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="cmp34_i_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp34_i_read/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="sext_ln33_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="12" slack="0"/>
<pin id="244" dir="0" index="1" bw="12" slack="0"/>
<pin id="245" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln33_read/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="cmp34_1_i_read_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp34_1_i_read/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="cmp34_2_i_read_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp34_2_i_read/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="cmp34_3_i_read_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp34_3_i_read/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="cmp34_4_i_read_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp34_4_i_read/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="cmp34_5_i_read_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp34_5_i_read/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="cmp34_6_i_read_read_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp34_6_i_read/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="cmp34_7_i_read_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp34_7_i_read/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="cmp34_8_i_read_read_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp34_8_i_read/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="cmp34_9_i_read_read_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp34_9_i_read/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="cmp34_10_i_read_read_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp34_10_i_read/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="cmp34_11_i_read_read_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp34_11_i_read/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="cmp34_12_i_read_read_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp34_12_i_read/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="cmp34_13_i_read_read_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp34_13_i_read/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="cmp34_14_i_read_read_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp34_14_i_read/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="cmp34_15_i_read_read_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp34_15_i_read/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="cmp34_16_i_read_read_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp34_16_i_read/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="cmp34_17_i_read_read_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp34_17_i_read/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="cmp34_18_i_read_read_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp34_18_i_read/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="cmp34_19_i_read_read_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp34_19_i_read/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="cmp34_20_i_read_read_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp34_20_i_read/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="cmp34_21_i_read_read_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp34_21_i_read/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="cmp34_22_i_read_read_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp34_22_i_read/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="cmp34_23_i_read_read_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp34_23_i_read/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="cmp34_24_i_read_read_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp34_24_i_read/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="cmp34_25_i_read_read_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp34_25_i_read/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="cmp34_26_i_read_read_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp34_26_i_read/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="cmp34_27_i_read_read_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp34_27_i_read/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="cmp34_28_i_read_read_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp34_28_i_read/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="cmp34_29_i_read_read_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp34_29_i_read/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="cmp34_30_i_read_read_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp34_30_i_read/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="icmp_ln28_read_read_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln28_read/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="loopWidth_read_read_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="12" slack="0"/>
<pin id="436" dir="0" index="1" bw="12" slack="0"/>
<pin id="437" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopWidth_read/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="grp_write_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="0" slack="0"/>
<pin id="442" dir="0" index="1" bw="8" slack="0"/>
<pin id="443" dir="0" index="2" bw="8" slack="0"/>
<pin id="444" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/2 write_ln52/3 write_ln52/4 write_ln52/5 write_ln52/6 write_ln52/7 write_ln52/8 write_ln52/9 write_ln52/10 write_ln52/11 write_ln52/12 write_ln52/13 write_ln52/14 write_ln52/15 write_ln52/16 write_ln52/17 write_ln52/18 write_ln52/19 write_ln52/20 write_ln52/21 write_ln52/22 write_ln52/23 write_ln52/24 write_ln52/25 write_ln52/26 write_ln52/27 write_ln52/28 write_ln52/29 write_ln52/30 write_ln52/31 write_ln52/32 write_ln52/33 "/>
</bind>
</comp>

<comp id="447" class="1004" name="buff_V_addr_gep_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="256" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="0" index="2" bw="12" slack="0"/>
<pin id="451" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_V_addr/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="grp_access_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="6" slack="0"/>
<pin id="456" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="457" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="458" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="sext_ln33_cast_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="12" slack="0"/>
<pin id="462" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33_cast/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="store_ln0_store_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="12" slack="0"/>
<pin id="467" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="x_2_load_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="12" slack="0"/>
<pin id="471" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_2/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="icmp_ln45_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="12" slack="0"/>
<pin id="474" dir="0" index="1" bw="12" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="add_ln45_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="12" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="zext_ln45_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="12" slack="0"/>
<pin id="486" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/1 "/>
</bind>
</comp>

<comp id="489" class="1004" name="zext_ln45_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="12" slack="0"/>
<pin id="491" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_1/1 "/>
</bind>
</comp>

<comp id="493" class="1004" name="cmp32_i_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="12" slack="0"/>
<pin id="495" dir="0" index="1" bw="12" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp32_i/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="or_ln52_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="or_ln52_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_1/1 "/>
</bind>
</comp>

<comp id="511" class="1004" name="or_ln52_2_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_2/1 "/>
</bind>
</comp>

<comp id="517" class="1004" name="or_ln52_3_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_3/1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="or_ln52_4_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_4/1 "/>
</bind>
</comp>

<comp id="529" class="1004" name="or_ln52_5_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_5/1 "/>
</bind>
</comp>

<comp id="535" class="1004" name="or_ln52_6_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_6/1 "/>
</bind>
</comp>

<comp id="541" class="1004" name="or_ln52_7_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_7/1 "/>
</bind>
</comp>

<comp id="547" class="1004" name="or_ln52_8_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_8/1 "/>
</bind>
</comp>

<comp id="553" class="1004" name="or_ln52_9_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_9/1 "/>
</bind>
</comp>

<comp id="559" class="1004" name="or_ln52_10_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_10/1 "/>
</bind>
</comp>

<comp id="565" class="1004" name="or_ln52_11_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_11/1 "/>
</bind>
</comp>

<comp id="571" class="1004" name="or_ln52_12_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_12/1 "/>
</bind>
</comp>

<comp id="577" class="1004" name="or_ln52_13_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_13/1 "/>
</bind>
</comp>

<comp id="583" class="1004" name="or_ln52_14_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_14/1 "/>
</bind>
</comp>

<comp id="589" class="1004" name="or_ln52_15_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_15/1 "/>
</bind>
</comp>

<comp id="595" class="1004" name="or_ln52_16_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="1" slack="0"/>
<pin id="598" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_16/1 "/>
</bind>
</comp>

<comp id="601" class="1004" name="or_ln52_17_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="0" index="1" bw="1" slack="0"/>
<pin id="604" dir="1" index="2" bw="1" slack="18"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_17/1 "/>
</bind>
</comp>

<comp id="607" class="1004" name="or_ln52_18_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="0" index="1" bw="1" slack="0"/>
<pin id="610" dir="1" index="2" bw="1" slack="19"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_18/1 "/>
</bind>
</comp>

<comp id="613" class="1004" name="or_ln52_19_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="1" slack="0"/>
<pin id="616" dir="1" index="2" bw="1" slack="20"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_19/1 "/>
</bind>
</comp>

<comp id="619" class="1004" name="or_ln52_20_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="1" index="2" bw="1" slack="21"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_20/1 "/>
</bind>
</comp>

<comp id="625" class="1004" name="or_ln52_21_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="1" slack="0"/>
<pin id="628" dir="1" index="2" bw="1" slack="22"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_21/1 "/>
</bind>
</comp>

<comp id="631" class="1004" name="or_ln52_22_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="1" index="2" bw="1" slack="23"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_22/1 "/>
</bind>
</comp>

<comp id="637" class="1004" name="or_ln52_23_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="0" index="1" bw="1" slack="0"/>
<pin id="640" dir="1" index="2" bw="1" slack="24"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_23/1 "/>
</bind>
</comp>

<comp id="643" class="1004" name="or_ln52_24_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="1" index="2" bw="1" slack="25"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_24/1 "/>
</bind>
</comp>

<comp id="649" class="1004" name="or_ln52_25_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="1" slack="0"/>
<pin id="652" dir="1" index="2" bw="1" slack="26"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_25/1 "/>
</bind>
</comp>

<comp id="655" class="1004" name="or_ln52_26_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="1" index="2" bw="1" slack="27"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_26/1 "/>
</bind>
</comp>

<comp id="661" class="1004" name="or_ln52_27_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="0"/>
<pin id="663" dir="0" index="1" bw="1" slack="0"/>
<pin id="664" dir="1" index="2" bw="1" slack="28"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_27/1 "/>
</bind>
</comp>

<comp id="667" class="1004" name="or_ln52_28_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="1" slack="0"/>
<pin id="670" dir="1" index="2" bw="1" slack="29"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_28/1 "/>
</bind>
</comp>

<comp id="673" class="1004" name="or_ln52_29_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="1" slack="30"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_29/1 "/>
</bind>
</comp>

<comp id="679" class="1004" name="or_ln52_30_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="1" index="2" bw="1" slack="31"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_30/1 "/>
</bind>
</comp>

<comp id="685" class="1004" name="or_ln52_31_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="1" slack="0"/>
<pin id="688" dir="1" index="2" bw="1" slack="32"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_31/1 "/>
</bind>
</comp>

<comp id="691" class="1004" name="store_ln45_store_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="12" slack="0"/>
<pin id="693" dir="0" index="1" bw="12" slack="0"/>
<pin id="694" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/1 "/>
</bind>
</comp>

<comp id="696" class="1004" name="pixel_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="256" slack="0"/>
<pin id="698" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pixel/2 "/>
</bind>
</comp>

<comp id="701" class="1004" name="pixel_67_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="0"/>
<pin id="703" dir="0" index="1" bw="256" slack="0"/>
<pin id="704" dir="0" index="2" bw="5" slack="0"/>
<pin id="705" dir="0" index="3" bw="5" slack="0"/>
<pin id="706" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixel_67/2 "/>
</bind>
</comp>

<comp id="711" class="1004" name="pixel_68_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="8" slack="0"/>
<pin id="713" dir="0" index="1" bw="256" slack="0"/>
<pin id="714" dir="0" index="2" bw="6" slack="0"/>
<pin id="715" dir="0" index="3" bw="6" slack="0"/>
<pin id="716" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixel_68/2 "/>
</bind>
</comp>

<comp id="721" class="1004" name="pixel_69_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="8" slack="0"/>
<pin id="723" dir="0" index="1" bw="256" slack="0"/>
<pin id="724" dir="0" index="2" bw="6" slack="0"/>
<pin id="725" dir="0" index="3" bw="6" slack="0"/>
<pin id="726" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixel_69/2 "/>
</bind>
</comp>

<comp id="731" class="1004" name="pixel_70_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="8" slack="0"/>
<pin id="733" dir="0" index="1" bw="256" slack="0"/>
<pin id="734" dir="0" index="2" bw="7" slack="0"/>
<pin id="735" dir="0" index="3" bw="7" slack="0"/>
<pin id="736" dir="1" index="4" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixel_70/2 "/>
</bind>
</comp>

<comp id="741" class="1004" name="pixel_71_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="8" slack="0"/>
<pin id="743" dir="0" index="1" bw="256" slack="0"/>
<pin id="744" dir="0" index="2" bw="7" slack="0"/>
<pin id="745" dir="0" index="3" bw="7" slack="0"/>
<pin id="746" dir="1" index="4" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixel_71/2 "/>
</bind>
</comp>

<comp id="751" class="1004" name="pixel_72_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="8" slack="0"/>
<pin id="753" dir="0" index="1" bw="256" slack="0"/>
<pin id="754" dir="0" index="2" bw="7" slack="0"/>
<pin id="755" dir="0" index="3" bw="7" slack="0"/>
<pin id="756" dir="1" index="4" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixel_72/2 "/>
</bind>
</comp>

<comp id="761" class="1004" name="pixel_73_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="8" slack="0"/>
<pin id="763" dir="0" index="1" bw="256" slack="0"/>
<pin id="764" dir="0" index="2" bw="7" slack="0"/>
<pin id="765" dir="0" index="3" bw="7" slack="0"/>
<pin id="766" dir="1" index="4" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixel_73/2 "/>
</bind>
</comp>

<comp id="771" class="1004" name="pixel_74_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="8" slack="0"/>
<pin id="773" dir="0" index="1" bw="256" slack="0"/>
<pin id="774" dir="0" index="2" bw="8" slack="0"/>
<pin id="775" dir="0" index="3" bw="8" slack="0"/>
<pin id="776" dir="1" index="4" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixel_74/2 "/>
</bind>
</comp>

<comp id="781" class="1004" name="pixel_75_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="8" slack="0"/>
<pin id="783" dir="0" index="1" bw="256" slack="0"/>
<pin id="784" dir="0" index="2" bw="8" slack="0"/>
<pin id="785" dir="0" index="3" bw="8" slack="0"/>
<pin id="786" dir="1" index="4" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixel_75/2 "/>
</bind>
</comp>

<comp id="791" class="1004" name="pixel_76_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="8" slack="0"/>
<pin id="793" dir="0" index="1" bw="256" slack="0"/>
<pin id="794" dir="0" index="2" bw="8" slack="0"/>
<pin id="795" dir="0" index="3" bw="8" slack="0"/>
<pin id="796" dir="1" index="4" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixel_76/2 "/>
</bind>
</comp>

<comp id="801" class="1004" name="pixel_77_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="8" slack="0"/>
<pin id="803" dir="0" index="1" bw="256" slack="0"/>
<pin id="804" dir="0" index="2" bw="8" slack="0"/>
<pin id="805" dir="0" index="3" bw="8" slack="0"/>
<pin id="806" dir="1" index="4" bw="8" slack="11"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixel_77/2 "/>
</bind>
</comp>

<comp id="811" class="1004" name="pixel_78_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="8" slack="0"/>
<pin id="813" dir="0" index="1" bw="256" slack="0"/>
<pin id="814" dir="0" index="2" bw="8" slack="0"/>
<pin id="815" dir="0" index="3" bw="8" slack="0"/>
<pin id="816" dir="1" index="4" bw="8" slack="12"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixel_78/2 "/>
</bind>
</comp>

<comp id="821" class="1004" name="pixel_79_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="8" slack="0"/>
<pin id="823" dir="0" index="1" bw="256" slack="0"/>
<pin id="824" dir="0" index="2" bw="8" slack="0"/>
<pin id="825" dir="0" index="3" bw="8" slack="0"/>
<pin id="826" dir="1" index="4" bw="8" slack="13"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixel_79/2 "/>
</bind>
</comp>

<comp id="831" class="1004" name="pixel_80_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="8" slack="0"/>
<pin id="833" dir="0" index="1" bw="256" slack="0"/>
<pin id="834" dir="0" index="2" bw="8" slack="0"/>
<pin id="835" dir="0" index="3" bw="8" slack="0"/>
<pin id="836" dir="1" index="4" bw="8" slack="14"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixel_80/2 "/>
</bind>
</comp>

<comp id="841" class="1004" name="pixel_81_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="8" slack="0"/>
<pin id="843" dir="0" index="1" bw="256" slack="0"/>
<pin id="844" dir="0" index="2" bw="8" slack="0"/>
<pin id="845" dir="0" index="3" bw="8" slack="0"/>
<pin id="846" dir="1" index="4" bw="8" slack="15"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixel_81/2 "/>
</bind>
</comp>

<comp id="851" class="1004" name="pixel_82_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="8" slack="0"/>
<pin id="853" dir="0" index="1" bw="256" slack="0"/>
<pin id="854" dir="0" index="2" bw="9" slack="0"/>
<pin id="855" dir="0" index="3" bw="9" slack="0"/>
<pin id="856" dir="1" index="4" bw="8" slack="16"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixel_82/2 "/>
</bind>
</comp>

<comp id="861" class="1004" name="pixel_83_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="8" slack="0"/>
<pin id="863" dir="0" index="1" bw="256" slack="0"/>
<pin id="864" dir="0" index="2" bw="9" slack="0"/>
<pin id="865" dir="0" index="3" bw="9" slack="0"/>
<pin id="866" dir="1" index="4" bw="8" slack="17"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixel_83/2 "/>
</bind>
</comp>

<comp id="871" class="1004" name="pixel_84_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="8" slack="0"/>
<pin id="873" dir="0" index="1" bw="256" slack="0"/>
<pin id="874" dir="0" index="2" bw="9" slack="0"/>
<pin id="875" dir="0" index="3" bw="9" slack="0"/>
<pin id="876" dir="1" index="4" bw="8" slack="18"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixel_84/2 "/>
</bind>
</comp>

<comp id="881" class="1004" name="pixel_85_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="8" slack="0"/>
<pin id="883" dir="0" index="1" bw="256" slack="0"/>
<pin id="884" dir="0" index="2" bw="9" slack="0"/>
<pin id="885" dir="0" index="3" bw="9" slack="0"/>
<pin id="886" dir="1" index="4" bw="8" slack="19"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixel_85/2 "/>
</bind>
</comp>

<comp id="891" class="1004" name="pixel_86_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="8" slack="0"/>
<pin id="893" dir="0" index="1" bw="256" slack="0"/>
<pin id="894" dir="0" index="2" bw="9" slack="0"/>
<pin id="895" dir="0" index="3" bw="9" slack="0"/>
<pin id="896" dir="1" index="4" bw="8" slack="20"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixel_86/2 "/>
</bind>
</comp>

<comp id="901" class="1004" name="pixel_87_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="8" slack="0"/>
<pin id="903" dir="0" index="1" bw="256" slack="0"/>
<pin id="904" dir="0" index="2" bw="9" slack="0"/>
<pin id="905" dir="0" index="3" bw="9" slack="0"/>
<pin id="906" dir="1" index="4" bw="8" slack="21"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixel_87/2 "/>
</bind>
</comp>

<comp id="911" class="1004" name="pixel_88_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="8" slack="0"/>
<pin id="913" dir="0" index="1" bw="256" slack="0"/>
<pin id="914" dir="0" index="2" bw="9" slack="0"/>
<pin id="915" dir="0" index="3" bw="9" slack="0"/>
<pin id="916" dir="1" index="4" bw="8" slack="22"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixel_88/2 "/>
</bind>
</comp>

<comp id="921" class="1004" name="pixel_89_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="8" slack="0"/>
<pin id="923" dir="0" index="1" bw="256" slack="0"/>
<pin id="924" dir="0" index="2" bw="9" slack="0"/>
<pin id="925" dir="0" index="3" bw="9" slack="0"/>
<pin id="926" dir="1" index="4" bw="8" slack="23"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixel_89/2 "/>
</bind>
</comp>

<comp id="931" class="1004" name="pixel_90_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="8" slack="0"/>
<pin id="933" dir="0" index="1" bw="256" slack="0"/>
<pin id="934" dir="0" index="2" bw="9" slack="0"/>
<pin id="935" dir="0" index="3" bw="9" slack="0"/>
<pin id="936" dir="1" index="4" bw="8" slack="24"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixel_90/2 "/>
</bind>
</comp>

<comp id="941" class="1004" name="pixel_91_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="8" slack="0"/>
<pin id="943" dir="0" index="1" bw="256" slack="0"/>
<pin id="944" dir="0" index="2" bw="9" slack="0"/>
<pin id="945" dir="0" index="3" bw="9" slack="0"/>
<pin id="946" dir="1" index="4" bw="8" slack="25"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixel_91/2 "/>
</bind>
</comp>

<comp id="951" class="1004" name="pixel_92_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="8" slack="0"/>
<pin id="953" dir="0" index="1" bw="256" slack="0"/>
<pin id="954" dir="0" index="2" bw="9" slack="0"/>
<pin id="955" dir="0" index="3" bw="9" slack="0"/>
<pin id="956" dir="1" index="4" bw="8" slack="26"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixel_92/2 "/>
</bind>
</comp>

<comp id="961" class="1004" name="pixel_93_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="8" slack="0"/>
<pin id="963" dir="0" index="1" bw="256" slack="0"/>
<pin id="964" dir="0" index="2" bw="9" slack="0"/>
<pin id="965" dir="0" index="3" bw="9" slack="0"/>
<pin id="966" dir="1" index="4" bw="8" slack="27"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixel_93/2 "/>
</bind>
</comp>

<comp id="971" class="1004" name="pixel_94_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="8" slack="0"/>
<pin id="973" dir="0" index="1" bw="256" slack="0"/>
<pin id="974" dir="0" index="2" bw="9" slack="0"/>
<pin id="975" dir="0" index="3" bw="9" slack="0"/>
<pin id="976" dir="1" index="4" bw="8" slack="28"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixel_94/2 "/>
</bind>
</comp>

<comp id="981" class="1004" name="pixel_95_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="8" slack="0"/>
<pin id="983" dir="0" index="1" bw="256" slack="0"/>
<pin id="984" dir="0" index="2" bw="9" slack="0"/>
<pin id="985" dir="0" index="3" bw="9" slack="0"/>
<pin id="986" dir="1" index="4" bw="8" slack="29"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixel_95/2 "/>
</bind>
</comp>

<comp id="991" class="1004" name="pixel_96_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="8" slack="0"/>
<pin id="993" dir="0" index="1" bw="256" slack="0"/>
<pin id="994" dir="0" index="2" bw="9" slack="0"/>
<pin id="995" dir="0" index="3" bw="9" slack="0"/>
<pin id="996" dir="1" index="4" bw="8" slack="30"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixel_96/2 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="pixel_97_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="8" slack="0"/>
<pin id="1003" dir="0" index="1" bw="256" slack="0"/>
<pin id="1004" dir="0" index="2" bw="9" slack="0"/>
<pin id="1005" dir="0" index="3" bw="9" slack="0"/>
<pin id="1006" dir="1" index="4" bw="8" slack="31"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixel_97/2 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="x_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="12" slack="0"/>
<pin id="1013" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1018" class="1005" name="icmp_ln45_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="1" slack="1"/>
<pin id="1020" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln45 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="buff_V_addr_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="6" slack="1"/>
<pin id="1024" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buff_V_addr "/>
</bind>
</comp>

<comp id="1027" class="1005" name="or_ln52_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="1" slack="1"/>
<pin id="1029" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln52 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="or_ln52_1_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="1" slack="2"/>
<pin id="1033" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln52_1 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="or_ln52_2_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="1" slack="3"/>
<pin id="1037" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln52_2 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="or_ln52_3_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="4"/>
<pin id="1041" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln52_3 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="or_ln52_4_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="1" slack="5"/>
<pin id="1045" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln52_4 "/>
</bind>
</comp>

<comp id="1047" class="1005" name="or_ln52_5_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="1" slack="6"/>
<pin id="1049" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln52_5 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="or_ln52_6_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="1" slack="7"/>
<pin id="1053" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln52_6 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="or_ln52_7_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="1" slack="8"/>
<pin id="1057" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln52_7 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="or_ln52_8_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="1" slack="9"/>
<pin id="1061" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln52_8 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="or_ln52_9_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="1" slack="10"/>
<pin id="1065" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln52_9 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="or_ln52_10_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="1" slack="11"/>
<pin id="1069" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln52_10 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="or_ln52_11_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="1" slack="12"/>
<pin id="1073" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln52_11 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="or_ln52_12_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="1" slack="13"/>
<pin id="1077" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln52_12 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="or_ln52_13_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="1" slack="14"/>
<pin id="1081" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln52_13 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="or_ln52_14_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="1" slack="15"/>
<pin id="1085" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln52_14 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="or_ln52_15_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="1" slack="16"/>
<pin id="1089" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln52_15 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="or_ln52_16_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="1" slack="17"/>
<pin id="1093" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln52_16 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="or_ln52_17_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="1" slack="18"/>
<pin id="1097" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln52_17 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="or_ln52_18_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="1" slack="19"/>
<pin id="1101" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln52_18 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="or_ln52_19_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="1" slack="20"/>
<pin id="1105" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln52_19 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="or_ln52_20_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="1" slack="21"/>
<pin id="1109" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln52_20 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="or_ln52_21_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="1" slack="22"/>
<pin id="1113" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln52_21 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="or_ln52_22_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="1" slack="23"/>
<pin id="1117" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln52_22 "/>
</bind>
</comp>

<comp id="1119" class="1005" name="or_ln52_23_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="1" slack="24"/>
<pin id="1121" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln52_23 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="or_ln52_24_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="1" slack="25"/>
<pin id="1125" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln52_24 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="or_ln52_25_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="1" slack="26"/>
<pin id="1129" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln52_25 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="or_ln52_26_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="1" slack="27"/>
<pin id="1133" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln52_26 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="or_ln52_27_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="1" slack="28"/>
<pin id="1137" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln52_27 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="or_ln52_28_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="1" slack="29"/>
<pin id="1141" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln52_28 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="or_ln52_29_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="1" slack="30"/>
<pin id="1145" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln52_29 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="or_ln52_30_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="1" slack="31"/>
<pin id="1149" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln52_30 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="or_ln52_31_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="1" slack="32"/>
<pin id="1153" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln52_31 "/>
</bind>
</comp>

<comp id="1155" class="1005" name="pixel_67_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="8" slack="1"/>
<pin id="1157" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_67 "/>
</bind>
</comp>

<comp id="1160" class="1005" name="pixel_68_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="8" slack="2"/>
<pin id="1162" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixel_68 "/>
</bind>
</comp>

<comp id="1165" class="1005" name="pixel_69_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="8" slack="3"/>
<pin id="1167" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="pixel_69 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="pixel_70_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="8" slack="4"/>
<pin id="1172" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="pixel_70 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="pixel_71_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="8" slack="5"/>
<pin id="1177" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="pixel_71 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="pixel_72_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="8" slack="6"/>
<pin id="1182" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="pixel_72 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="pixel_73_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="8" slack="7"/>
<pin id="1187" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="pixel_73 "/>
</bind>
</comp>

<comp id="1190" class="1005" name="pixel_74_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="8" slack="8"/>
<pin id="1192" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="pixel_74 "/>
</bind>
</comp>

<comp id="1195" class="1005" name="pixel_75_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="8" slack="9"/>
<pin id="1197" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="pixel_75 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="pixel_76_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="8" slack="10"/>
<pin id="1202" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="pixel_76 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="pixel_77_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="8" slack="11"/>
<pin id="1207" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opset="pixel_77 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="pixel_78_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="8" slack="12"/>
<pin id="1212" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opset="pixel_78 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="pixel_79_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="8" slack="13"/>
<pin id="1217" dir="1" index="1" bw="8" slack="13"/>
</pin_list>
<bind>
<opset="pixel_79 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="pixel_80_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="8" slack="14"/>
<pin id="1222" dir="1" index="1" bw="8" slack="14"/>
</pin_list>
<bind>
<opset="pixel_80 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="pixel_81_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="8" slack="15"/>
<pin id="1227" dir="1" index="1" bw="8" slack="15"/>
</pin_list>
<bind>
<opset="pixel_81 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="pixel_82_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="8" slack="16"/>
<pin id="1232" dir="1" index="1" bw="8" slack="16"/>
</pin_list>
<bind>
<opset="pixel_82 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="pixel_83_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="8" slack="17"/>
<pin id="1237" dir="1" index="1" bw="8" slack="17"/>
</pin_list>
<bind>
<opset="pixel_83 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="pixel_84_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="8" slack="18"/>
<pin id="1242" dir="1" index="1" bw="8" slack="18"/>
</pin_list>
<bind>
<opset="pixel_84 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="pixel_85_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="8" slack="19"/>
<pin id="1247" dir="1" index="1" bw="8" slack="19"/>
</pin_list>
<bind>
<opset="pixel_85 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="pixel_86_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="8" slack="20"/>
<pin id="1252" dir="1" index="1" bw="8" slack="20"/>
</pin_list>
<bind>
<opset="pixel_86 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="pixel_87_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="8" slack="21"/>
<pin id="1257" dir="1" index="1" bw="8" slack="21"/>
</pin_list>
<bind>
<opset="pixel_87 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="pixel_88_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="8" slack="22"/>
<pin id="1262" dir="1" index="1" bw="8" slack="22"/>
</pin_list>
<bind>
<opset="pixel_88 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="pixel_89_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="8" slack="23"/>
<pin id="1267" dir="1" index="1" bw="8" slack="23"/>
</pin_list>
<bind>
<opset="pixel_89 "/>
</bind>
</comp>

<comp id="1270" class="1005" name="pixel_90_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="8" slack="24"/>
<pin id="1272" dir="1" index="1" bw="8" slack="24"/>
</pin_list>
<bind>
<opset="pixel_90 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="pixel_91_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="8" slack="25"/>
<pin id="1277" dir="1" index="1" bw="8" slack="25"/>
</pin_list>
<bind>
<opset="pixel_91 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="pixel_92_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="8" slack="26"/>
<pin id="1282" dir="1" index="1" bw="8" slack="26"/>
</pin_list>
<bind>
<opset="pixel_92 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="pixel_93_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="8" slack="27"/>
<pin id="1287" dir="1" index="1" bw="8" slack="27"/>
</pin_list>
<bind>
<opset="pixel_93 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="pixel_94_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="8" slack="28"/>
<pin id="1292" dir="1" index="1" bw="8" slack="28"/>
</pin_list>
<bind>
<opset="pixel_94 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="pixel_95_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="8" slack="29"/>
<pin id="1297" dir="1" index="1" bw="8" slack="29"/>
</pin_list>
<bind>
<opset="pixel_95 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="pixel_96_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="8" slack="30"/>
<pin id="1302" dir="1" index="1" bw="8" slack="30"/>
</pin_list>
<bind>
<opset="pixel_96 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="pixel_97_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="8" slack="31"/>
<pin id="1307" dir="1" index="1" bw="8" slack="31"/>
</pin_list>
<bind>
<opset="pixel_97 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="235"><net_src comp="72" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="74" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="68" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="76" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="66" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="74" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="62" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="74" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="60" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="74" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="58" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="74" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="56" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="74" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="54" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="74" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="52" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="74" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="50" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="74" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="48" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="74" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="46" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="74" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="44" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="74" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="42" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="74" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="40" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="74" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="38" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="74" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="36" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="74" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="34" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="74" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="32" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="74" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="30" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="74" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="28" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="74" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="26" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="74" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="24" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="74" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="22" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="74" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="20" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="74" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="18" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="74" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="16" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="74" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="14" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="74" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="12" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="74" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="10" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="74" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="8" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="74" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="6" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="74" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="4" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="74" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="2" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="76" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="0" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="445"><net_src comp="106" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="70" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="452"><net_src comp="64" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="92" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="459"><net_src comp="447" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="463"><net_src comp="242" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="88" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="476"><net_src comp="469" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="434" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="469" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="96" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="487"><net_src comp="469" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="492"><net_src comp="469" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="497"><net_src comp="489" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="460" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="493" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="236" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="493" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="248" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="493" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="254" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="493" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="260" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="493" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="266" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="493" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="272" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="493" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="278" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="493" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="284" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="493" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="290" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="493" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="296" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="493" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="302" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="493" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="308" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="493" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="314" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="493" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="320" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="493" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="326" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="493" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="332" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="493" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="338" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="605"><net_src comp="493" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="344" pin="2"/><net_sink comp="601" pin=1"/></net>

<net id="611"><net_src comp="493" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="350" pin="2"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="493" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="356" pin="2"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="493" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="362" pin="2"/><net_sink comp="619" pin=1"/></net>

<net id="629"><net_src comp="493" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="368" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="635"><net_src comp="493" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="374" pin="2"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="493" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="380" pin="2"/><net_sink comp="637" pin=1"/></net>

<net id="647"><net_src comp="493" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="386" pin="2"/><net_sink comp="643" pin=1"/></net>

<net id="653"><net_src comp="493" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="392" pin="2"/><net_sink comp="649" pin=1"/></net>

<net id="659"><net_src comp="493" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="398" pin="2"/><net_sink comp="655" pin=1"/></net>

<net id="665"><net_src comp="493" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="404" pin="2"/><net_sink comp="661" pin=1"/></net>

<net id="671"><net_src comp="493" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="410" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="677"><net_src comp="493" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="416" pin="2"/><net_sink comp="673" pin=1"/></net>

<net id="683"><net_src comp="493" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="422" pin="2"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="493" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="428" pin="2"/><net_sink comp="685" pin=1"/></net>

<net id="695"><net_src comp="478" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="699"><net_src comp="454" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="707"><net_src comp="108" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="708"><net_src comp="454" pin="3"/><net_sink comp="701" pin=1"/></net>

<net id="709"><net_src comp="110" pin="0"/><net_sink comp="701" pin=2"/></net>

<net id="710"><net_src comp="112" pin="0"/><net_sink comp="701" pin=3"/></net>

<net id="717"><net_src comp="108" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="718"><net_src comp="454" pin="3"/><net_sink comp="711" pin=1"/></net>

<net id="719"><net_src comp="114" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="720"><net_src comp="116" pin="0"/><net_sink comp="711" pin=3"/></net>

<net id="727"><net_src comp="108" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="728"><net_src comp="454" pin="3"/><net_sink comp="721" pin=1"/></net>

<net id="729"><net_src comp="118" pin="0"/><net_sink comp="721" pin=2"/></net>

<net id="730"><net_src comp="120" pin="0"/><net_sink comp="721" pin=3"/></net>

<net id="737"><net_src comp="108" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="738"><net_src comp="454" pin="3"/><net_sink comp="731" pin=1"/></net>

<net id="739"><net_src comp="100" pin="0"/><net_sink comp="731" pin=2"/></net>

<net id="740"><net_src comp="122" pin="0"/><net_sink comp="731" pin=3"/></net>

<net id="747"><net_src comp="108" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="748"><net_src comp="454" pin="3"/><net_sink comp="741" pin=1"/></net>

<net id="749"><net_src comp="124" pin="0"/><net_sink comp="741" pin=2"/></net>

<net id="750"><net_src comp="126" pin="0"/><net_sink comp="741" pin=3"/></net>

<net id="757"><net_src comp="108" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="758"><net_src comp="454" pin="3"/><net_sink comp="751" pin=1"/></net>

<net id="759"><net_src comp="128" pin="0"/><net_sink comp="751" pin=2"/></net>

<net id="760"><net_src comp="130" pin="0"/><net_sink comp="751" pin=3"/></net>

<net id="767"><net_src comp="108" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="768"><net_src comp="454" pin="3"/><net_sink comp="761" pin=1"/></net>

<net id="769"><net_src comp="132" pin="0"/><net_sink comp="761" pin=2"/></net>

<net id="770"><net_src comp="134" pin="0"/><net_sink comp="761" pin=3"/></net>

<net id="777"><net_src comp="108" pin="0"/><net_sink comp="771" pin=0"/></net>

<net id="778"><net_src comp="454" pin="3"/><net_sink comp="771" pin=1"/></net>

<net id="779"><net_src comp="136" pin="0"/><net_sink comp="771" pin=2"/></net>

<net id="780"><net_src comp="138" pin="0"/><net_sink comp="771" pin=3"/></net>

<net id="787"><net_src comp="108" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="788"><net_src comp="454" pin="3"/><net_sink comp="781" pin=1"/></net>

<net id="789"><net_src comp="140" pin="0"/><net_sink comp="781" pin=2"/></net>

<net id="790"><net_src comp="142" pin="0"/><net_sink comp="781" pin=3"/></net>

<net id="797"><net_src comp="108" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="798"><net_src comp="454" pin="3"/><net_sink comp="791" pin=1"/></net>

<net id="799"><net_src comp="144" pin="0"/><net_sink comp="791" pin=2"/></net>

<net id="800"><net_src comp="146" pin="0"/><net_sink comp="791" pin=3"/></net>

<net id="807"><net_src comp="108" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="808"><net_src comp="454" pin="3"/><net_sink comp="801" pin=1"/></net>

<net id="809"><net_src comp="148" pin="0"/><net_sink comp="801" pin=2"/></net>

<net id="810"><net_src comp="150" pin="0"/><net_sink comp="801" pin=3"/></net>

<net id="817"><net_src comp="108" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="818"><net_src comp="454" pin="3"/><net_sink comp="811" pin=1"/></net>

<net id="819"><net_src comp="152" pin="0"/><net_sink comp="811" pin=2"/></net>

<net id="820"><net_src comp="154" pin="0"/><net_sink comp="811" pin=3"/></net>

<net id="827"><net_src comp="108" pin="0"/><net_sink comp="821" pin=0"/></net>

<net id="828"><net_src comp="454" pin="3"/><net_sink comp="821" pin=1"/></net>

<net id="829"><net_src comp="156" pin="0"/><net_sink comp="821" pin=2"/></net>

<net id="830"><net_src comp="158" pin="0"/><net_sink comp="821" pin=3"/></net>

<net id="837"><net_src comp="108" pin="0"/><net_sink comp="831" pin=0"/></net>

<net id="838"><net_src comp="454" pin="3"/><net_sink comp="831" pin=1"/></net>

<net id="839"><net_src comp="160" pin="0"/><net_sink comp="831" pin=2"/></net>

<net id="840"><net_src comp="162" pin="0"/><net_sink comp="831" pin=3"/></net>

<net id="847"><net_src comp="108" pin="0"/><net_sink comp="841" pin=0"/></net>

<net id="848"><net_src comp="454" pin="3"/><net_sink comp="841" pin=1"/></net>

<net id="849"><net_src comp="164" pin="0"/><net_sink comp="841" pin=2"/></net>

<net id="850"><net_src comp="166" pin="0"/><net_sink comp="841" pin=3"/></net>

<net id="857"><net_src comp="108" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="858"><net_src comp="454" pin="3"/><net_sink comp="851" pin=1"/></net>

<net id="859"><net_src comp="168" pin="0"/><net_sink comp="851" pin=2"/></net>

<net id="860"><net_src comp="170" pin="0"/><net_sink comp="851" pin=3"/></net>

<net id="867"><net_src comp="108" pin="0"/><net_sink comp="861" pin=0"/></net>

<net id="868"><net_src comp="454" pin="3"/><net_sink comp="861" pin=1"/></net>

<net id="869"><net_src comp="172" pin="0"/><net_sink comp="861" pin=2"/></net>

<net id="870"><net_src comp="174" pin="0"/><net_sink comp="861" pin=3"/></net>

<net id="877"><net_src comp="108" pin="0"/><net_sink comp="871" pin=0"/></net>

<net id="878"><net_src comp="454" pin="3"/><net_sink comp="871" pin=1"/></net>

<net id="879"><net_src comp="176" pin="0"/><net_sink comp="871" pin=2"/></net>

<net id="880"><net_src comp="178" pin="0"/><net_sink comp="871" pin=3"/></net>

<net id="887"><net_src comp="108" pin="0"/><net_sink comp="881" pin=0"/></net>

<net id="888"><net_src comp="454" pin="3"/><net_sink comp="881" pin=1"/></net>

<net id="889"><net_src comp="180" pin="0"/><net_sink comp="881" pin=2"/></net>

<net id="890"><net_src comp="182" pin="0"/><net_sink comp="881" pin=3"/></net>

<net id="897"><net_src comp="108" pin="0"/><net_sink comp="891" pin=0"/></net>

<net id="898"><net_src comp="454" pin="3"/><net_sink comp="891" pin=1"/></net>

<net id="899"><net_src comp="184" pin="0"/><net_sink comp="891" pin=2"/></net>

<net id="900"><net_src comp="186" pin="0"/><net_sink comp="891" pin=3"/></net>

<net id="907"><net_src comp="108" pin="0"/><net_sink comp="901" pin=0"/></net>

<net id="908"><net_src comp="454" pin="3"/><net_sink comp="901" pin=1"/></net>

<net id="909"><net_src comp="188" pin="0"/><net_sink comp="901" pin=2"/></net>

<net id="910"><net_src comp="190" pin="0"/><net_sink comp="901" pin=3"/></net>

<net id="917"><net_src comp="108" pin="0"/><net_sink comp="911" pin=0"/></net>

<net id="918"><net_src comp="454" pin="3"/><net_sink comp="911" pin=1"/></net>

<net id="919"><net_src comp="192" pin="0"/><net_sink comp="911" pin=2"/></net>

<net id="920"><net_src comp="194" pin="0"/><net_sink comp="911" pin=3"/></net>

<net id="927"><net_src comp="108" pin="0"/><net_sink comp="921" pin=0"/></net>

<net id="928"><net_src comp="454" pin="3"/><net_sink comp="921" pin=1"/></net>

<net id="929"><net_src comp="196" pin="0"/><net_sink comp="921" pin=2"/></net>

<net id="930"><net_src comp="198" pin="0"/><net_sink comp="921" pin=3"/></net>

<net id="937"><net_src comp="108" pin="0"/><net_sink comp="931" pin=0"/></net>

<net id="938"><net_src comp="454" pin="3"/><net_sink comp="931" pin=1"/></net>

<net id="939"><net_src comp="200" pin="0"/><net_sink comp="931" pin=2"/></net>

<net id="940"><net_src comp="202" pin="0"/><net_sink comp="931" pin=3"/></net>

<net id="947"><net_src comp="108" pin="0"/><net_sink comp="941" pin=0"/></net>

<net id="948"><net_src comp="454" pin="3"/><net_sink comp="941" pin=1"/></net>

<net id="949"><net_src comp="204" pin="0"/><net_sink comp="941" pin=2"/></net>

<net id="950"><net_src comp="206" pin="0"/><net_sink comp="941" pin=3"/></net>

<net id="957"><net_src comp="108" pin="0"/><net_sink comp="951" pin=0"/></net>

<net id="958"><net_src comp="454" pin="3"/><net_sink comp="951" pin=1"/></net>

<net id="959"><net_src comp="208" pin="0"/><net_sink comp="951" pin=2"/></net>

<net id="960"><net_src comp="210" pin="0"/><net_sink comp="951" pin=3"/></net>

<net id="967"><net_src comp="108" pin="0"/><net_sink comp="961" pin=0"/></net>

<net id="968"><net_src comp="454" pin="3"/><net_sink comp="961" pin=1"/></net>

<net id="969"><net_src comp="212" pin="0"/><net_sink comp="961" pin=2"/></net>

<net id="970"><net_src comp="214" pin="0"/><net_sink comp="961" pin=3"/></net>

<net id="977"><net_src comp="108" pin="0"/><net_sink comp="971" pin=0"/></net>

<net id="978"><net_src comp="454" pin="3"/><net_sink comp="971" pin=1"/></net>

<net id="979"><net_src comp="216" pin="0"/><net_sink comp="971" pin=2"/></net>

<net id="980"><net_src comp="218" pin="0"/><net_sink comp="971" pin=3"/></net>

<net id="987"><net_src comp="108" pin="0"/><net_sink comp="981" pin=0"/></net>

<net id="988"><net_src comp="454" pin="3"/><net_sink comp="981" pin=1"/></net>

<net id="989"><net_src comp="220" pin="0"/><net_sink comp="981" pin=2"/></net>

<net id="990"><net_src comp="222" pin="0"/><net_sink comp="981" pin=3"/></net>

<net id="997"><net_src comp="108" pin="0"/><net_sink comp="991" pin=0"/></net>

<net id="998"><net_src comp="454" pin="3"/><net_sink comp="991" pin=1"/></net>

<net id="999"><net_src comp="224" pin="0"/><net_sink comp="991" pin=2"/></net>

<net id="1000"><net_src comp="226" pin="0"/><net_sink comp="991" pin=3"/></net>

<net id="1007"><net_src comp="108" pin="0"/><net_sink comp="1001" pin=0"/></net>

<net id="1008"><net_src comp="454" pin="3"/><net_sink comp="1001" pin=1"/></net>

<net id="1009"><net_src comp="228" pin="0"/><net_sink comp="1001" pin=2"/></net>

<net id="1010"><net_src comp="230" pin="0"/><net_sink comp="1001" pin=3"/></net>

<net id="1014"><net_src comp="232" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="1016"><net_src comp="1011" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="1017"><net_src comp="1011" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="1021"><net_src comp="472" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1025"><net_src comp="447" pin="3"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="1030"><net_src comp="499" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1034"><net_src comp="505" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1038"><net_src comp="511" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1042"><net_src comp="517" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1046"><net_src comp="523" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1050"><net_src comp="529" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1054"><net_src comp="535" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1058"><net_src comp="541" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1062"><net_src comp="547" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1066"><net_src comp="553" pin="2"/><net_sink comp="1063" pin=0"/></net>

<net id="1070"><net_src comp="559" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1074"><net_src comp="565" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1078"><net_src comp="571" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1082"><net_src comp="577" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1086"><net_src comp="583" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1090"><net_src comp="589" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1094"><net_src comp="595" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1098"><net_src comp="601" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1102"><net_src comp="607" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1106"><net_src comp="613" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1110"><net_src comp="619" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1114"><net_src comp="625" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1118"><net_src comp="631" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1122"><net_src comp="637" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1126"><net_src comp="643" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1130"><net_src comp="649" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1134"><net_src comp="655" pin="2"/><net_sink comp="1131" pin=0"/></net>

<net id="1138"><net_src comp="661" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1142"><net_src comp="667" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1146"><net_src comp="673" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1150"><net_src comp="679" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1154"><net_src comp="685" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="1158"><net_src comp="701" pin="4"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1163"><net_src comp="711" pin="4"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1168"><net_src comp="721" pin="4"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1173"><net_src comp="731" pin="4"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1178"><net_src comp="741" pin="4"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1183"><net_src comp="751" pin="4"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1188"><net_src comp="761" pin="4"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1193"><net_src comp="771" pin="4"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1198"><net_src comp="781" pin="4"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1203"><net_src comp="791" pin="4"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1208"><net_src comp="801" pin="4"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1213"><net_src comp="811" pin="4"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1218"><net_src comp="821" pin="4"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1223"><net_src comp="831" pin="4"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1228"><net_src comp="841" pin="4"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1233"><net_src comp="851" pin="4"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1238"><net_src comp="861" pin="4"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1243"><net_src comp="871" pin="4"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1248"><net_src comp="881" pin="4"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1253"><net_src comp="891" pin="4"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1258"><net_src comp="901" pin="4"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1263"><net_src comp="911" pin="4"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1268"><net_src comp="921" pin="4"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1273"><net_src comp="931" pin="4"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1278"><net_src comp="941" pin="4"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1283"><net_src comp="951" pin="4"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1288"><net_src comp="961" pin="4"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1293"><net_src comp="971" pin="4"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1298"><net_src comp="981" pin="4"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1303"><net_src comp="991" pin="4"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1308"><net_src comp="1001" pin="4"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="440" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: src_pixels | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 }
 - Input state : 
	Port: AXIBursts2PixelStream_Pipeline_bytes2pixels : loopWidth | {1 }
	Port: AXIBursts2PixelStream_Pipeline_bytes2pixels : icmp_ln28 | {1 }
	Port: AXIBursts2PixelStream_Pipeline_bytes2pixels : cmp34_30_i | {1 }
	Port: AXIBursts2PixelStream_Pipeline_bytes2pixels : cmp34_29_i | {1 }
	Port: AXIBursts2PixelStream_Pipeline_bytes2pixels : cmp34_28_i | {1 }
	Port: AXIBursts2PixelStream_Pipeline_bytes2pixels : cmp34_27_i | {1 }
	Port: AXIBursts2PixelStream_Pipeline_bytes2pixels : cmp34_26_i | {1 }
	Port: AXIBursts2PixelStream_Pipeline_bytes2pixels : cmp34_25_i | {1 }
	Port: AXIBursts2PixelStream_Pipeline_bytes2pixels : cmp34_24_i | {1 }
	Port: AXIBursts2PixelStream_Pipeline_bytes2pixels : cmp34_23_i | {1 }
	Port: AXIBursts2PixelStream_Pipeline_bytes2pixels : cmp34_22_i | {1 }
	Port: AXIBursts2PixelStream_Pipeline_bytes2pixels : cmp34_21_i | {1 }
	Port: AXIBursts2PixelStream_Pipeline_bytes2pixels : cmp34_20_i | {1 }
	Port: AXIBursts2PixelStream_Pipeline_bytes2pixels : cmp34_19_i | {1 }
	Port: AXIBursts2PixelStream_Pipeline_bytes2pixels : cmp34_18_i | {1 }
	Port: AXIBursts2PixelStream_Pipeline_bytes2pixels : cmp34_17_i | {1 }
	Port: AXIBursts2PixelStream_Pipeline_bytes2pixels : cmp34_16_i | {1 }
	Port: AXIBursts2PixelStream_Pipeline_bytes2pixels : cmp34_15_i | {1 }
	Port: AXIBursts2PixelStream_Pipeline_bytes2pixels : cmp34_14_i | {1 }
	Port: AXIBursts2PixelStream_Pipeline_bytes2pixels : cmp34_13_i | {1 }
	Port: AXIBursts2PixelStream_Pipeline_bytes2pixels : cmp34_12_i | {1 }
	Port: AXIBursts2PixelStream_Pipeline_bytes2pixels : cmp34_11_i | {1 }
	Port: AXIBursts2PixelStream_Pipeline_bytes2pixels : cmp34_10_i | {1 }
	Port: AXIBursts2PixelStream_Pipeline_bytes2pixels : cmp34_9_i | {1 }
	Port: AXIBursts2PixelStream_Pipeline_bytes2pixels : cmp34_8_i | {1 }
	Port: AXIBursts2PixelStream_Pipeline_bytes2pixels : cmp34_7_i | {1 }
	Port: AXIBursts2PixelStream_Pipeline_bytes2pixels : cmp34_6_i | {1 }
	Port: AXIBursts2PixelStream_Pipeline_bytes2pixels : cmp34_5_i | {1 }
	Port: AXIBursts2PixelStream_Pipeline_bytes2pixels : cmp34_4_i | {1 }
	Port: AXIBursts2PixelStream_Pipeline_bytes2pixels : cmp34_3_i | {1 }
	Port: AXIBursts2PixelStream_Pipeline_bytes2pixels : cmp34_2_i | {1 }
	Port: AXIBursts2PixelStream_Pipeline_bytes2pixels : cmp34_1_i | {1 }
	Port: AXIBursts2PixelStream_Pipeline_bytes2pixels : buff_V | {1 2 }
	Port: AXIBursts2PixelStream_Pipeline_bytes2pixels : sext_ln33 | {1 }
	Port: AXIBursts2PixelStream_Pipeline_bytes2pixels : cmp34_i | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		x_2 : 1
		icmp_ln45 : 2
		add_ln45 : 2
		br_ln45 : 3
		zext_ln45 : 2
		zext_ln45_1 : 2
		buff_V_addr : 3
		t : 4
		cmp32_i : 3
		or_ln52 : 4
		br_ln52 : 4
		or_ln52_1 : 4
		br_ln52 : 4
		or_ln52_2 : 4
		br_ln52 : 4
		or_ln52_3 : 4
		br_ln52 : 4
		or_ln52_4 : 4
		br_ln52 : 4
		or_ln52_5 : 4
		br_ln52 : 4
		or_ln52_6 : 4
		br_ln52 : 4
		or_ln52_7 : 4
		br_ln52 : 4
		or_ln52_8 : 4
		br_ln52 : 4
		or_ln52_9 : 4
		br_ln52 : 4
		or_ln52_10 : 4
		br_ln52 : 4
		or_ln52_11 : 4
		br_ln52 : 4
		or_ln52_12 : 4
		br_ln52 : 4
		or_ln52_13 : 4
		br_ln52 : 4
		or_ln52_14 : 4
		br_ln52 : 4
		or_ln52_15 : 4
		br_ln52 : 4
		or_ln52_16 : 4
		br_ln52 : 4
		or_ln52_17 : 4
		br_ln52 : 4
		or_ln52_18 : 4
		br_ln52 : 4
		or_ln52_19 : 4
		br_ln52 : 4
		or_ln52_20 : 4
		br_ln52 : 4
		or_ln52_21 : 4
		br_ln52 : 4
		or_ln52_22 : 4
		br_ln52 : 4
		or_ln52_23 : 4
		br_ln52 : 4
		or_ln52_24 : 4
		br_ln52 : 4
		or_ln52_25 : 4
		br_ln52 : 4
		or_ln52_26 : 4
		br_ln52 : 4
		or_ln52_27 : 4
		br_ln52 : 4
		or_ln52_28 : 4
		br_ln52 : 4
		or_ln52_29 : 4
		br_ln52 : 4
		or_ln52_30 : 4
		br_ln52 : 4
		or_ln52_31 : 4
		br_ln52 : 4
		store_ln45 : 3
	State 2
		pixel : 1
		write_ln52 : 2
		pixel_67 : 1
		pixel_68 : 1
		pixel_69 : 1
		pixel_70 : 1
		pixel_71 : 1
		pixel_72 : 1
		pixel_73 : 1
		pixel_74 : 1
		pixel_75 : 1
		pixel_76 : 1
		pixel_77 : 1
		pixel_78 : 1
		pixel_79 : 1
		pixel_80 : 1
		pixel_81 : 1
		pixel_82 : 1
		pixel_83 : 1
		pixel_84 : 1
		pixel_85 : 1
		pixel_86 : 1
		pixel_87 : 1
		pixel_88 : 1
		pixel_89 : 1
		pixel_90 : 1
		pixel_91 : 1
		pixel_92 : 1
		pixel_93 : 1
		pixel_94 : 1
		pixel_95 : 1
		pixel_96 : 1
		pixel_97 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |        or_ln52_fu_499       |    0    |    2    |
|          |       or_ln52_1_fu_505      |    0    |    2    |
|          |       or_ln52_2_fu_511      |    0    |    2    |
|          |       or_ln52_3_fu_517      |    0    |    2    |
|          |       or_ln52_4_fu_523      |    0    |    2    |
|          |       or_ln52_5_fu_529      |    0    |    2    |
|          |       or_ln52_6_fu_535      |    0    |    2    |
|          |       or_ln52_7_fu_541      |    0    |    2    |
|          |       or_ln52_8_fu_547      |    0    |    2    |
|          |       or_ln52_9_fu_553      |    0    |    2    |
|          |      or_ln52_10_fu_559      |    0    |    2    |
|          |      or_ln52_11_fu_565      |    0    |    2    |
|          |      or_ln52_12_fu_571      |    0    |    2    |
|          |      or_ln52_13_fu_577      |    0    |    2    |
|          |      or_ln52_14_fu_583      |    0    |    2    |
|    or    |      or_ln52_15_fu_589      |    0    |    2    |
|          |      or_ln52_16_fu_595      |    0    |    2    |
|          |      or_ln52_17_fu_601      |    0    |    2    |
|          |      or_ln52_18_fu_607      |    0    |    2    |
|          |      or_ln52_19_fu_613      |    0    |    2    |
|          |      or_ln52_20_fu_619      |    0    |    2    |
|          |      or_ln52_21_fu_625      |    0    |    2    |
|          |      or_ln52_22_fu_631      |    0    |    2    |
|          |      or_ln52_23_fu_637      |    0    |    2    |
|          |      or_ln52_24_fu_643      |    0    |    2    |
|          |      or_ln52_25_fu_649      |    0    |    2    |
|          |      or_ln52_26_fu_655      |    0    |    2    |
|          |      or_ln52_27_fu_661      |    0    |    2    |
|          |      or_ln52_28_fu_667      |    0    |    2    |
|          |      or_ln52_29_fu_673      |    0    |    2    |
|          |      or_ln52_30_fu_679      |    0    |    2    |
|          |      or_ln52_31_fu_685      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln45_fu_472      |    0    |    12   |
|          |        cmp32_i_fu_493       |    0    |    12   |
|----------|-----------------------------|---------|---------|
|    add   |       add_ln45_fu_478       |    0    |    19   |
|----------|-----------------------------|---------|---------|
|          |   cmp34_i_read_read_fu_236  |    0    |    0    |
|          |  sext_ln33_read_read_fu_242 |    0    |    0    |
|          |  cmp34_1_i_read_read_fu_248 |    0    |    0    |
|          |  cmp34_2_i_read_read_fu_254 |    0    |    0    |
|          |  cmp34_3_i_read_read_fu_260 |    0    |    0    |
|          |  cmp34_4_i_read_read_fu_266 |    0    |    0    |
|          |  cmp34_5_i_read_read_fu_272 |    0    |    0    |
|          |  cmp34_6_i_read_read_fu_278 |    0    |    0    |
|          |  cmp34_7_i_read_read_fu_284 |    0    |    0    |
|          |  cmp34_8_i_read_read_fu_290 |    0    |    0    |
|          |  cmp34_9_i_read_read_fu_296 |    0    |    0    |
|          | cmp34_10_i_read_read_fu_302 |    0    |    0    |
|          | cmp34_11_i_read_read_fu_308 |    0    |    0    |
|          | cmp34_12_i_read_read_fu_314 |    0    |    0    |
|          | cmp34_13_i_read_read_fu_320 |    0    |    0    |
|          | cmp34_14_i_read_read_fu_326 |    0    |    0    |
|   read   | cmp34_15_i_read_read_fu_332 |    0    |    0    |
|          | cmp34_16_i_read_read_fu_338 |    0    |    0    |
|          | cmp34_17_i_read_read_fu_344 |    0    |    0    |
|          | cmp34_18_i_read_read_fu_350 |    0    |    0    |
|          | cmp34_19_i_read_read_fu_356 |    0    |    0    |
|          | cmp34_20_i_read_read_fu_362 |    0    |    0    |
|          | cmp34_21_i_read_read_fu_368 |    0    |    0    |
|          | cmp34_22_i_read_read_fu_374 |    0    |    0    |
|          | cmp34_23_i_read_read_fu_380 |    0    |    0    |
|          | cmp34_24_i_read_read_fu_386 |    0    |    0    |
|          | cmp34_25_i_read_read_fu_392 |    0    |    0    |
|          | cmp34_26_i_read_read_fu_398 |    0    |    0    |
|          | cmp34_27_i_read_read_fu_404 |    0    |    0    |
|          | cmp34_28_i_read_read_fu_410 |    0    |    0    |
|          | cmp34_29_i_read_read_fu_416 |    0    |    0    |
|          | cmp34_30_i_read_read_fu_422 |    0    |    0    |
|          |  icmp_ln28_read_read_fu_428 |    0    |    0    |
|          |  loopWidth_read_read_fu_434 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |       grp_write_fu_440      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |    sext_ln33_cast_fu_460    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |       zext_ln45_fu_484      |    0    |    0    |
|          |      zext_ln45_1_fu_489     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |         pixel_fu_696        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       pixel_67_fu_701       |    0    |    0    |
|          |       pixel_68_fu_711       |    0    |    0    |
|          |       pixel_69_fu_721       |    0    |    0    |
|          |       pixel_70_fu_731       |    0    |    0    |
|          |       pixel_71_fu_741       |    0    |    0    |
|          |       pixel_72_fu_751       |    0    |    0    |
|          |       pixel_73_fu_761       |    0    |    0    |
|          |       pixel_74_fu_771       |    0    |    0    |
|          |       pixel_75_fu_781       |    0    |    0    |
|          |       pixel_76_fu_791       |    0    |    0    |
|          |       pixel_77_fu_801       |    0    |    0    |
|          |       pixel_78_fu_811       |    0    |    0    |
|          |       pixel_79_fu_821       |    0    |    0    |
|          |       pixel_80_fu_831       |    0    |    0    |
|          |       pixel_81_fu_841       |    0    |    0    |
|partselect|       pixel_82_fu_851       |    0    |    0    |
|          |       pixel_83_fu_861       |    0    |    0    |
|          |       pixel_84_fu_871       |    0    |    0    |
|          |       pixel_85_fu_881       |    0    |    0    |
|          |       pixel_86_fu_891       |    0    |    0    |
|          |       pixel_87_fu_901       |    0    |    0    |
|          |       pixel_88_fu_911       |    0    |    0    |
|          |       pixel_89_fu_921       |    0    |    0    |
|          |       pixel_90_fu_931       |    0    |    0    |
|          |       pixel_91_fu_941       |    0    |    0    |
|          |       pixel_92_fu_951       |    0    |    0    |
|          |       pixel_93_fu_961       |    0    |    0    |
|          |       pixel_94_fu_971       |    0    |    0    |
|          |       pixel_95_fu_981       |    0    |    0    |
|          |       pixel_96_fu_991       |    0    |    0    |
|          |       pixel_97_fu_1001      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   107   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|buff_V_addr_reg_1022|    6   |
| icmp_ln45_reg_1018 |    1   |
| or_ln52_10_reg_1067|    1   |
| or_ln52_11_reg_1071|    1   |
| or_ln52_12_reg_1075|    1   |
| or_ln52_13_reg_1079|    1   |
| or_ln52_14_reg_1083|    1   |
| or_ln52_15_reg_1087|    1   |
| or_ln52_16_reg_1091|    1   |
| or_ln52_17_reg_1095|    1   |
| or_ln52_18_reg_1099|    1   |
| or_ln52_19_reg_1103|    1   |
| or_ln52_1_reg_1031 |    1   |
| or_ln52_20_reg_1107|    1   |
| or_ln52_21_reg_1111|    1   |
| or_ln52_22_reg_1115|    1   |
| or_ln52_23_reg_1119|    1   |
| or_ln52_24_reg_1123|    1   |
| or_ln52_25_reg_1127|    1   |
| or_ln52_26_reg_1131|    1   |
| or_ln52_27_reg_1135|    1   |
| or_ln52_28_reg_1139|    1   |
| or_ln52_29_reg_1143|    1   |
| or_ln52_2_reg_1035 |    1   |
| or_ln52_30_reg_1147|    1   |
| or_ln52_31_reg_1151|    1   |
| or_ln52_3_reg_1039 |    1   |
| or_ln52_4_reg_1043 |    1   |
| or_ln52_5_reg_1047 |    1   |
| or_ln52_6_reg_1051 |    1   |
| or_ln52_7_reg_1055 |    1   |
| or_ln52_8_reg_1059 |    1   |
| or_ln52_9_reg_1063 |    1   |
|  or_ln52_reg_1027  |    1   |
|  pixel_67_reg_1155 |    8   |
|  pixel_68_reg_1160 |    8   |
|  pixel_69_reg_1165 |    8   |
|  pixel_70_reg_1170 |    8   |
|  pixel_71_reg_1175 |    8   |
|  pixel_72_reg_1180 |    8   |
|  pixel_73_reg_1185 |    8   |
|  pixel_74_reg_1190 |    8   |
|  pixel_75_reg_1195 |    8   |
|  pixel_76_reg_1200 |    8   |
|  pixel_77_reg_1205 |    8   |
|  pixel_78_reg_1210 |    8   |
|  pixel_79_reg_1215 |    8   |
|  pixel_80_reg_1220 |    8   |
|  pixel_81_reg_1225 |    8   |
|  pixel_82_reg_1230 |    8   |
|  pixel_83_reg_1235 |    8   |
|  pixel_84_reg_1240 |    8   |
|  pixel_85_reg_1245 |    8   |
|  pixel_86_reg_1250 |    8   |
|  pixel_87_reg_1255 |    8   |
|  pixel_88_reg_1260 |    8   |
|  pixel_89_reg_1265 |    8   |
|  pixel_90_reg_1270 |    8   |
|  pixel_91_reg_1275 |    8   |
|  pixel_92_reg_1280 |    8   |
|  pixel_93_reg_1285 |    8   |
|  pixel_94_reg_1290 |    8   |
|  pixel_95_reg_1295 |    8   |
|  pixel_96_reg_1300 |    8   |
|  pixel_97_reg_1305 |    8   |
|     x_reg_1011     |   12   |
+--------------------+--------+
|        Total       |   299  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_440 |  p2  |  32  |   8  |   256  ||   148   |
| grp_access_fu_454 |  p0  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   268  || 1.04078 ||   157   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   107  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   157  |
|  Register |    -   |   299  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   299  |   264  |
+-----------+--------+--------+--------+
