v 4
file . "sim/display_tb.vhdl" "eda5757e2d5e21cf440ee6caa97e65482faa5af0" "20250813162317.404":
  entity display_tb at 1( 0) + 0 on 89;
  architecture test of display_tb at 9( 129) + 0 on 90;
file . "src/display.vhdl" "acd4815a779bb49ea4119ae7baa1fb70ef482b49" "20250813162317.398":
  entity display at 1( 0) + 0 on 87;
  architecture rtl of display at 22( 776) + 0 on 88;
