
Led_reg.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000274  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000408  08000410  00010410  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000408  08000408  00010410  2**0
                  CONTENTS
  4 .ARM          00000000  08000408  08000408  00010410  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000408  08000410  00010410  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000408  08000408  00010408  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800040c  0800040c  0001040c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010410  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000410  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000410  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010410  2**0
                  CONTENTS, READONLY
 12 .debug_info   000005a3  00000000  00000000  00010440  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000151  00000000  00000000  000109e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000068  00000000  00000000  00010b38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000050  00000000  00000000  00010ba0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000da99  00000000  00000000  00010bf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000636  00000000  00000000  0001e689  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0004edac  00000000  00000000  0001ecbf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0006da6b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000e0  00000000  00000000  0006dabc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000000 	.word	0x20000000
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080003f0 	.word	0x080003f0

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000004 	.word	0x20000004
 80001d0:	080003f0 	.word	0x080003f0

080001d4 <main>:
void delay_ms(int ms);



int main()
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
	SystemClock_config();
 80001d8:	f000 f81e 	bl	8000218 <SystemClock_config>
	GPIO_init();
 80001dc:	f000 f856 	bl	800028c <GPIO_init>
	Timer_init();
 80001e0:	f000 f878 	bl	80002d4 <Timer_init>

	while(1)
	{
		toggle_led;
 80001e4:	4b0b      	ldr	r3, [pc, #44]	; (8000214 <main+0x40>)
 80001e6:	695b      	ldr	r3, [r3, #20]
 80001e8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80001ec:	2b00      	cmp	r3, #0
 80001ee:	d106      	bne.n	80001fe <main+0x2a>
 80001f0:	4b08      	ldr	r3, [pc, #32]	; (8000214 <main+0x40>)
 80001f2:	695b      	ldr	r3, [r3, #20]
 80001f4:	4a07      	ldr	r2, [pc, #28]	; (8000214 <main+0x40>)
 80001f6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80001fa:	6153      	str	r3, [r2, #20]
 80001fc:	e005      	b.n	800020a <main+0x36>
 80001fe:	4b05      	ldr	r3, [pc, #20]	; (8000214 <main+0x40>)
 8000200:	695b      	ldr	r3, [r3, #20]
 8000202:	4a04      	ldr	r2, [pc, #16]	; (8000214 <main+0x40>)
 8000204:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000208:	6153      	str	r3, [r2, #20]
		delay_ms(500);
 800020a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800020e:	f000 f88b 	bl	8000328 <delay_ms>
		toggle_led;
 8000212:	e7e7      	b.n	80001e4 <main+0x10>
 8000214:	40020c00 	.word	0x40020c00

08000218 <SystemClock_config>:
}



void SystemClock_config()
{
 8000218:	b480      	push	{r7}
 800021a:	af00      	add	r7, sp, #0
	RCC->CR |= RCC_CR_HSION;				// enable HSI
 800021c:	4b18      	ldr	r3, [pc, #96]	; (8000280 <SystemClock_config+0x68>)
 800021e:	681b      	ldr	r3, [r3, #0]
 8000220:	4a17      	ldr	r2, [pc, #92]	; (8000280 <SystemClock_config+0x68>)
 8000222:	f043 0301 	orr.w	r3, r3, #1
 8000226:	6013      	str	r3, [r2, #0]
	while (!(RCC->CR & RCC_CR_HSIRDY));		// see that HSI is ready or not
 8000228:	bf00      	nop
 800022a:	4b15      	ldr	r3, [pc, #84]	; (8000280 <SystemClock_config+0x68>)
 800022c:	681b      	ldr	r3, [r3, #0]
 800022e:	f003 0302 	and.w	r3, r3, #2
 8000232:	2b00      	cmp	r3, #0
 8000234:	d0f9      	beq.n	800022a <SystemClock_config+0x12>

	// Power regulator
	PWR->CR |= (1<<15);
 8000236:	4b13      	ldr	r3, [pc, #76]	; (8000284 <SystemClock_config+0x6c>)
 8000238:	681b      	ldr	r3, [r3, #0]
 800023a:	4a12      	ldr	r2, [pc, #72]	; (8000284 <SystemClock_config+0x6c>)
 800023c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000240:	6013      	str	r3, [r2, #0]

	// Flash latency setup
	FLASH->ACR |= FLASH_ACR_DCEN | FLASH_ACR_ICEN | FLASH_ACR_PRFTEN | FLASH_ACR_LATENCY_5WS;
 8000242:	4b11      	ldr	r3, [pc, #68]	; (8000288 <SystemClock_config+0x70>)
 8000244:	681b      	ldr	r3, [r3, #0]
 8000246:	4a10      	ldr	r2, [pc, #64]	; (8000288 <SystemClock_config+0x70>)
 8000248:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800024c:	f043 0305 	orr.w	r3, r3, #5
 8000250:	6013      	str	r3, [r2, #0]

	// Clock configuration register for setting
	RCC->CFGR |= RCC_CFGR_SW_HSI;
 8000252:	4b0b      	ldr	r3, [pc, #44]	; (8000280 <SystemClock_config+0x68>)
 8000254:	4a0a      	ldr	r2, [pc, #40]	; (8000280 <SystemClock_config+0x68>)
 8000256:	689b      	ldr	r3, [r3, #8]
 8000258:	6093      	str	r3, [r2, #8]
	while ( (RCC->CFGR & (1<<2)) || (RCC->CFGR & (1<<3)) );
 800025a:	bf00      	nop
 800025c:	4b08      	ldr	r3, [pc, #32]	; (8000280 <SystemClock_config+0x68>)
 800025e:	689b      	ldr	r3, [r3, #8]
 8000260:	f003 0304 	and.w	r3, r3, #4
 8000264:	2b00      	cmp	r3, #0
 8000266:	d1f9      	bne.n	800025c <SystemClock_config+0x44>
 8000268:	4b05      	ldr	r3, [pc, #20]	; (8000280 <SystemClock_config+0x68>)
 800026a:	689b      	ldr	r3, [r3, #8]
 800026c:	f003 0308 	and.w	r3, r3, #8
 8000270:	2b00      	cmp	r3, #0
 8000272:	d1f3      	bne.n	800025c <SystemClock_config+0x44>
}
 8000274:	bf00      	nop
 8000276:	bf00      	nop
 8000278:	46bd      	mov	sp, r7
 800027a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800027e:	4770      	bx	lr
 8000280:	40023800 	.word	0x40023800
 8000284:	40007000 	.word	0x40007000
 8000288:	40023c00 	.word	0x40023c00

0800028c <GPIO_init>:



void GPIO_init(void)
{
 800028c:	b480      	push	{r7}
 800028e:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= (1<<3);		// IO port D clock enable
 8000290:	4b0e      	ldr	r3, [pc, #56]	; (80002cc <GPIO_init+0x40>)
 8000292:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000294:	4a0d      	ldr	r2, [pc, #52]	; (80002cc <GPIO_init+0x40>)
 8000296:	f043 0308 	orr.w	r3, r3, #8
 800029a:	6313      	str	r3, [r2, #48]	; 0x30

	GPIOD->MODER |= (1<<26);	// General purpose output mode
 800029c:	4b0c      	ldr	r3, [pc, #48]	; (80002d0 <GPIO_init+0x44>)
 800029e:	681b      	ldr	r3, [r3, #0]
 80002a0:	4a0b      	ldr	r2, [pc, #44]	; (80002d0 <GPIO_init+0x44>)
 80002a2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80002a6:	6013      	str	r3, [r2, #0]
	GPIOD->MODER &= ~(1<<27);
 80002a8:	4b09      	ldr	r3, [pc, #36]	; (80002d0 <GPIO_init+0x44>)
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	4a08      	ldr	r2, [pc, #32]	; (80002d0 <GPIO_init+0x44>)
 80002ae:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 80002b2:	6013      	str	r3, [r2, #0]

	GPIOD->OTYPER &= ~(1<<13);	// Output push-pull (reset state)
 80002b4:	4b06      	ldr	r3, [pc, #24]	; (80002d0 <GPIO_init+0x44>)
 80002b6:	685b      	ldr	r3, [r3, #4]
 80002b8:	4a05      	ldr	r2, [pc, #20]	; (80002d0 <GPIO_init+0x44>)
 80002ba:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80002be:	6053      	str	r3, [r2, #4]
}
 80002c0:	bf00      	nop
 80002c2:	46bd      	mov	sp, r7
 80002c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c8:	4770      	bx	lr
 80002ca:	bf00      	nop
 80002cc:	40023800 	.word	0x40023800
 80002d0:	40020c00 	.word	0x40020c00

080002d4 <Timer_init>:



void Timer_init()
{
 80002d4:	b480      	push	{r7}
 80002d6:	af00      	add	r7, sp, #0
	RCC->APB2ENR |= RCC_APB2ENR_TIM1EN; 		// TIM1 clock enable
 80002d8:	4b11      	ldr	r3, [pc, #68]	; (8000320 <Timer_init+0x4c>)
 80002da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80002dc:	4a10      	ldr	r2, [pc, #64]	; (8000320 <Timer_init+0x4c>)
 80002de:	f043 0301 	orr.w	r3, r3, #1
 80002e2:	6453      	str	r3, [r2, #68]	; 0x44

	TIM1->PSC |= 15999;
 80002e4:	4b0f      	ldr	r3, [pc, #60]	; (8000324 <Timer_init+0x50>)
 80002e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80002e8:	4a0e      	ldr	r2, [pc, #56]	; (8000324 <Timer_init+0x50>)
 80002ea:	f443 5379 	orr.w	r3, r3, #15936	; 0x3e40
 80002ee:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 80002f2:	6293      	str	r3, [r2, #40]	; 0x28
	// F_timer = F_system / (PSC + 1) = 16,000,000 / 16,000 = 1KHz
	// => T_timer = 1ms

	TIM1->ARR = 65535;							// Auto-reload value
 80002f4:	4b0b      	ldr	r3, [pc, #44]	; (8000324 <Timer_init+0x50>)
 80002f6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80002fa:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM1->CR1 |= TIM_CR1_CEN;					// Counter enable
 80002fc:	4b09      	ldr	r3, [pc, #36]	; (8000324 <Timer_init+0x50>)
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	4a08      	ldr	r2, [pc, #32]	; (8000324 <Timer_init+0x50>)
 8000302:	f043 0301 	orr.w	r3, r3, #1
 8000306:	6013      	str	r3, [r2, #0]
	TIM1->CR1 &= ~(1<<4);						// Counter used as up counter
 8000308:	4b06      	ldr	r3, [pc, #24]	; (8000324 <Timer_init+0x50>)
 800030a:	681b      	ldr	r3, [r3, #0]
 800030c:	4a05      	ldr	r2, [pc, #20]	; (8000324 <Timer_init+0x50>)
 800030e:	f023 0310 	bic.w	r3, r3, #16
 8000312:	6013      	str	r3, [r2, #0]

	//	while (!(TIM1->SR & (1<<0)));			// reset
}
 8000314:	bf00      	nop
 8000316:	46bd      	mov	sp, r7
 8000318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800031c:	4770      	bx	lr
 800031e:	bf00      	nop
 8000320:	40023800 	.word	0x40023800
 8000324:	40010000 	.word	0x40010000

08000328 <delay_ms>:



void delay_ms(int ms)
{
 8000328:	b480      	push	{r7}
 800032a:	b083      	sub	sp, #12
 800032c:	af00      	add	r7, sp, #0
 800032e:	6078      	str	r0, [r7, #4]
	TIM1->CNT = 0;
 8000330:	4b07      	ldr	r3, [pc, #28]	; (8000350 <delay_ms+0x28>)
 8000332:	2200      	movs	r2, #0
 8000334:	625a      	str	r2, [r3, #36]	; 0x24
	while (TIM1->CNT < ms);
 8000336:	bf00      	nop
 8000338:	4b05      	ldr	r3, [pc, #20]	; (8000350 <delay_ms+0x28>)
 800033a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	429a      	cmp	r2, r3
 8000340:	d3fa      	bcc.n	8000338 <delay_ms+0x10>
}
 8000342:	bf00      	nop
 8000344:	bf00      	nop
 8000346:	370c      	adds	r7, #12
 8000348:	46bd      	mov	sp, r7
 800034a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800034e:	4770      	bx	lr
 8000350:	40010000 	.word	0x40010000

08000354 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000354:	480d      	ldr	r0, [pc, #52]	; (800038c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000356:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000358:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800035c:	480c      	ldr	r0, [pc, #48]	; (8000390 <LoopForever+0x6>)
  ldr r1, =_edata
 800035e:	490d      	ldr	r1, [pc, #52]	; (8000394 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000360:	4a0d      	ldr	r2, [pc, #52]	; (8000398 <LoopForever+0xe>)
  movs r3, #0
 8000362:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000364:	e002      	b.n	800036c <LoopCopyDataInit>

08000366 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000366:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000368:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800036a:	3304      	adds	r3, #4

0800036c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800036c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800036e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000370:	d3f9      	bcc.n	8000366 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000372:	4a0a      	ldr	r2, [pc, #40]	; (800039c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000374:	4c0a      	ldr	r4, [pc, #40]	; (80003a0 <LoopForever+0x16>)
  movs r3, #0
 8000376:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000378:	e001      	b.n	800037e <LoopFillZerobss>

0800037a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800037a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800037c:	3204      	adds	r2, #4

0800037e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800037e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000380:	d3fb      	bcc.n	800037a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000382:	f000 f811 	bl	80003a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000386:	f7ff ff25 	bl	80001d4 <main>

0800038a <LoopForever>:

LoopForever:
  b LoopForever
 800038a:	e7fe      	b.n	800038a <LoopForever>
  ldr   r0, =_estack
 800038c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000390:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000394:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000398:	08000410 	.word	0x08000410
  ldr r2, =_sbss
 800039c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80003a0:	2000001c 	.word	0x2000001c

080003a4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003a4:	e7fe      	b.n	80003a4 <ADC_IRQHandler>
	...

080003a8 <__libc_init_array>:
 80003a8:	b570      	push	{r4, r5, r6, lr}
 80003aa:	4d0d      	ldr	r5, [pc, #52]	; (80003e0 <__libc_init_array+0x38>)
 80003ac:	4c0d      	ldr	r4, [pc, #52]	; (80003e4 <__libc_init_array+0x3c>)
 80003ae:	1b64      	subs	r4, r4, r5
 80003b0:	10a4      	asrs	r4, r4, #2
 80003b2:	2600      	movs	r6, #0
 80003b4:	42a6      	cmp	r6, r4
 80003b6:	d109      	bne.n	80003cc <__libc_init_array+0x24>
 80003b8:	4d0b      	ldr	r5, [pc, #44]	; (80003e8 <__libc_init_array+0x40>)
 80003ba:	4c0c      	ldr	r4, [pc, #48]	; (80003ec <__libc_init_array+0x44>)
 80003bc:	f000 f818 	bl	80003f0 <_init>
 80003c0:	1b64      	subs	r4, r4, r5
 80003c2:	10a4      	asrs	r4, r4, #2
 80003c4:	2600      	movs	r6, #0
 80003c6:	42a6      	cmp	r6, r4
 80003c8:	d105      	bne.n	80003d6 <__libc_init_array+0x2e>
 80003ca:	bd70      	pop	{r4, r5, r6, pc}
 80003cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80003d0:	4798      	blx	r3
 80003d2:	3601      	adds	r6, #1
 80003d4:	e7ee      	b.n	80003b4 <__libc_init_array+0xc>
 80003d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80003da:	4798      	blx	r3
 80003dc:	3601      	adds	r6, #1
 80003de:	e7f2      	b.n	80003c6 <__libc_init_array+0x1e>
 80003e0:	08000408 	.word	0x08000408
 80003e4:	08000408 	.word	0x08000408
 80003e8:	08000408 	.word	0x08000408
 80003ec:	0800040c 	.word	0x0800040c

080003f0 <_init>:
 80003f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003f2:	bf00      	nop
 80003f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003f6:	bc08      	pop	{r3}
 80003f8:	469e      	mov	lr, r3
 80003fa:	4770      	bx	lr

080003fc <_fini>:
 80003fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003fe:	bf00      	nop
 8000400:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000402:	bc08      	pop	{r3}
 8000404:	469e      	mov	lr, r3
 8000406:	4770      	bx	lr
