{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 08 18:36:06 2011 " "Info: Processing started: Tue Feb 08 18:36:06 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off NIOS_SDRAM -c NIOS_SDRAM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off NIOS_SDRAM -c NIOS_SDRAM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tck " "Info: Assuming node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tck\" is an undefined clock" {  } { { "c:/altera/90sp2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 83 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tck" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll1:inst1\|altpll:altpll_component\|_clk1 register SDRAM_NIOS:inst5\|sdram:the_sdram\|sdram_input_efifo_module:the_sdram_input_efifo_module\|rd_address register SDRAM_NIOS:inst5\|sdram:the_sdram\|m_data\[7\] 1.429 ns " "Info: Slack time is 1.429 ns for clock \"pll1:inst1\|altpll:altpll_component\|_clk1\" between source register \"SDRAM_NIOS:inst5\|sdram:the_sdram\|sdram_input_efifo_module:the_sdram_input_efifo_module\|rd_address\" and destination register \"SDRAM_NIOS:inst5\|sdram:the_sdram\|m_data\[7\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "84.01 MHz 11.904 ns " "Info: Fmax is 84.01 MHz (period= 11.904 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "12.742 ns + Largest register register " "Info: + Largest register to register requirement is 12.742 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "13.333 ns + " "Info: + Setup relationship between source and destination is 13.333 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.945 ns " "Info: + Latch edge is 10.945 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll1:inst1\|altpll:altpll_component\|_clk1 13.333 ns -2.388 ns  50 " "Info: Clock period of Destination clock \"pll1:inst1\|altpll:altpll_component\|_clk1\" is 13.333 ns with  offset of -2.388 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.388 ns " "Info: - Launch edge is -2.388 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll1:inst1\|altpll:altpll_component\|_clk1 13.333 ns -2.388 ns  50 " "Info: Clock period of Source clock \"pll1:inst1\|altpll:altpll_component\|_clk1\" is 13.333 ns with  offset of -2.388 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.186 ns + Largest " "Info: + Largest clock skew is -0.186 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:inst1\|altpll:altpll_component\|_clk1 destination 2.290 ns + Shortest register " "Info: + Shortest clock path from clock \"pll1:inst1\|altpll:altpll_component\|_clk1\" to destination register is 2.290 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:inst1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll1:inst1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:inst1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns pll1:inst1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 1508 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G2; Fanout = 1508; COMB Node = 'pll1:inst1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { pll1:inst1|altpll:altpll_component|_clk1 pll1:inst1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.334 ns) 2.290 ns SDRAM_NIOS:inst5\|sdram:the_sdram\|m_data\[7\] 3 REG IOC_X0_Y17_N1 1 " "Info: 3: + IC(1.040 ns) + CELL(0.334 ns) = 2.290 ns; Loc. = IOC_X0_Y17_N1; Fanout = 1; REG Node = 'SDRAM_NIOS:inst5\|sdram:the_sdram\|m_data\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.374 ns" { pll1:inst1|altpll:altpll_component|_clk1~clkctrl SDRAM_NIOS:inst5|sdram:the_sdram|m_data[7] } "NODE_NAME" } } { "sdram.vhd" "" { Text "M:/NIOS_SOPC/SDRAM_75M/sdram.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.334 ns ( 14.59 % ) " "Info: Total cell delay = 0.334 ns ( 14.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.956 ns ( 85.41 % ) " "Info: Total interconnect delay = 1.956 ns ( 85.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.290 ns" { pll1:inst1|altpll:altpll_component|_clk1 pll1:inst1|altpll:altpll_component|_clk1~clkctrl SDRAM_NIOS:inst5|sdram:the_sdram|m_data[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.290 ns" { pll1:inst1|altpll:altpll_component|_clk1 {} pll1:inst1|altpll:altpll_component|_clk1~clkctrl {} SDRAM_NIOS:inst5|sdram:the_sdram|m_data[7] {} } { 0.000ns 0.916ns 1.040ns } { 0.000ns 0.000ns 0.334ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:inst1\|altpll:altpll_component\|_clk1 source 2.476 ns - Longest register " "Info: - Longest clock path from clock \"pll1:inst1\|altpll:altpll_component\|_clk1\" to source register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:inst1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll1:inst1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:inst1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns pll1:inst1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 1508 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G2; Fanout = 1508; COMB Node = 'pll1:inst1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { pll1:inst1|altpll:altpll_component|_clk1 pll1:inst1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.666 ns) 2.476 ns SDRAM_NIOS:inst5\|sdram:the_sdram\|sdram_input_efifo_module:the_sdram_input_efifo_module\|rd_address 3 REG LCFF_X7_Y12_N9 44 " "Info: 3: + IC(0.894 ns) + CELL(0.666 ns) = 2.476 ns; Loc. = LCFF_X7_Y12_N9; Fanout = 44; REG Node = 'SDRAM_NIOS:inst5\|sdram:the_sdram\|sdram_input_efifo_module:the_sdram_input_efifo_module\|rd_address'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { pll1:inst1|altpll:altpll_component|_clk1~clkctrl SDRAM_NIOS:inst5|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address } "NODE_NAME" } } { "sdram.vhd" "" { Text "M:/NIOS_SOPC/SDRAM_75M/sdram.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.90 % ) " "Info: Total cell delay = 0.666 ns ( 26.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.810 ns ( 73.10 % ) " "Info: Total interconnect delay = 1.810 ns ( 73.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { pll1:inst1|altpll:altpll_component|_clk1 pll1:inst1|altpll:altpll_component|_clk1~clkctrl SDRAM_NIOS:inst5|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { pll1:inst1|altpll:altpll_component|_clk1 {} pll1:inst1|altpll:altpll_component|_clk1~clkctrl {} SDRAM_NIOS:inst5|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address {} } { 0.000ns 0.916ns 0.894ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.290 ns" { pll1:inst1|altpll:altpll_component|_clk1 pll1:inst1|altpll:altpll_component|_clk1~clkctrl SDRAM_NIOS:inst5|sdram:the_sdram|m_data[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.290 ns" { pll1:inst1|altpll:altpll_component|_clk1 {} pll1:inst1|altpll:altpll_component|_clk1~clkctrl {} SDRAM_NIOS:inst5|sdram:the_sdram|m_data[7] {} } { 0.000ns 0.916ns 1.040ns } { 0.000ns 0.000ns 0.334ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { pll1:inst1|altpll:altpll_component|_clk1 pll1:inst1|altpll:altpll_component|_clk1~clkctrl SDRAM_NIOS:inst5|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { pll1:inst1|altpll:altpll_component|_clk1 {} pll1:inst1|altpll:altpll_component|_clk1~clkctrl {} SDRAM_NIOS:inst5|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address {} } { 0.000ns 0.916ns 0.894ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "sdram.vhd" "" { Text "M:/NIOS_SOPC/SDRAM_75M/sdram.vhd" 51 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.101 ns - " "Info: - Micro setup delay of destination is 0.101 ns" {  } { { "sdram.vhd" "" { Text "M:/NIOS_SOPC/SDRAM_75M/sdram.vhd" 249 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.290 ns" { pll1:inst1|altpll:altpll_component|_clk1 pll1:inst1|altpll:altpll_component|_clk1~clkctrl SDRAM_NIOS:inst5|sdram:the_sdram|m_data[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.290 ns" { pll1:inst1|altpll:altpll_component|_clk1 {} pll1:inst1|altpll:altpll_component|_clk1~clkctrl {} SDRAM_NIOS:inst5|sdram:the_sdram|m_data[7] {} } { 0.000ns 0.916ns 1.040ns } { 0.000ns 0.000ns 0.334ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { pll1:inst1|altpll:altpll_component|_clk1 pll1:inst1|altpll:altpll_component|_clk1~clkctrl SDRAM_NIOS:inst5|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { pll1:inst1|altpll:altpll_component|_clk1 {} pll1:inst1|altpll:altpll_component|_clk1~clkctrl {} SDRAM_NIOS:inst5|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address {} } { 0.000ns 0.916ns 0.894ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.313 ns - Longest register register " "Info: - Longest register to register delay is 11.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_NIOS:inst5\|sdram:the_sdram\|sdram_input_efifo_module:the_sdram_input_efifo_module\|rd_address 1 REG LCFF_X7_Y12_N9 44 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y12_N9; Fanout = 44; REG Node = 'SDRAM_NIOS:inst5\|sdram:the_sdram\|sdram_input_efifo_module:the_sdram_input_efifo_module\|rd_address'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_NIOS:inst5|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address } "NODE_NAME" } } { "sdram.vhd" "" { Text "M:/NIOS_SOPC/SDRAM_75M/sdram.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.280 ns) + CELL(0.624 ns) 1.904 ns SDRAM_NIOS:inst5\|sdram:the_sdram\|sdram_input_efifo_module:the_sdram_input_efifo_module\|rd_data\[30\]~50 2 COMB LCCOMB_X8_Y11_N0 2 " "Info: 2: + IC(1.280 ns) + CELL(0.624 ns) = 1.904 ns; Loc. = LCCOMB_X8_Y11_N0; Fanout = 2; COMB Node = 'SDRAM_NIOS:inst5\|sdram:the_sdram\|sdram_input_efifo_module:the_sdram_input_efifo_module\|rd_data\[30\]~50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { SDRAM_NIOS:inst5|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address SDRAM_NIOS:inst5|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[30]~50 } "NODE_NAME" } } { "sdram.vhd" "" { Text "M:/NIOS_SOPC/SDRAM_75M/sdram.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.096 ns) + CELL(0.589 ns) 3.589 ns SDRAM_NIOS:inst5\|sdram:the_sdram\|pending~6 3 COMB LCCOMB_X8_Y15_N14 1 " "Info: 3: + IC(1.096 ns) + CELL(0.589 ns) = 3.589 ns; Loc. = LCCOMB_X8_Y15_N14; Fanout = 1; COMB Node = 'SDRAM_NIOS:inst5\|sdram:the_sdram\|pending~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { SDRAM_NIOS:inst5|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[30]~50 SDRAM_NIOS:inst5|sdram:the_sdram|pending~6 } "NODE_NAME" } } { "sdram.vhd" "" { Text "M:/NIOS_SOPC/SDRAM_75M/sdram.vhd" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.589 ns) 4.545 ns SDRAM_NIOS:inst5\|sdram:the_sdram\|pending~7 4 COMB LCCOMB_X8_Y15_N20 3 " "Info: 4: + IC(0.367 ns) + CELL(0.589 ns) = 4.545 ns; Loc. = LCCOMB_X8_Y15_N20; Fanout = 3; COMB Node = 'SDRAM_NIOS:inst5\|sdram:the_sdram\|pending~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { SDRAM_NIOS:inst5|sdram:the_sdram|pending~6 SDRAM_NIOS:inst5|sdram:the_sdram|pending~7 } "NODE_NAME" } } { "sdram.vhd" "" { Text "M:/NIOS_SOPC/SDRAM_75M/sdram.vhd" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.370 ns) 5.315 ns SDRAM_NIOS:inst5\|sdram:the_sdram\|pending 5 COMB LCCOMB_X8_Y15_N0 12 " "Info: 5: + IC(0.400 ns) + CELL(0.370 ns) = 5.315 ns; Loc. = LCCOMB_X8_Y15_N0; Fanout = 12; COMB Node = 'SDRAM_NIOS:inst5\|sdram:the_sdram\|pending'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { SDRAM_NIOS:inst5|sdram:the_sdram|pending~7 SDRAM_NIOS:inst5|sdram:the_sdram|pending } "NODE_NAME" } } { "sdram.vhd" "" { Text "M:/NIOS_SOPC/SDRAM_75M/sdram.vhd" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.206 ns) 5.912 ns SDRAM_NIOS:inst5\|sdram:the_sdram\|f_select 6 COMB LCCOMB_X8_Y15_N24 10 " "Info: 6: + IC(0.391 ns) + CELL(0.206 ns) = 5.912 ns; Loc. = LCCOMB_X8_Y15_N24; Fanout = 10; COMB Node = 'SDRAM_NIOS:inst5\|sdram:the_sdram\|f_select'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { SDRAM_NIOS:inst5|sdram:the_sdram|pending SDRAM_NIOS:inst5|sdram:the_sdram|f_select } "NODE_NAME" } } { "sdram.vhd" "" { Text "M:/NIOS_SOPC/SDRAM_75M/sdram.vhd" 235 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.370 ns) 6.681 ns SDRAM_NIOS:inst5\|sdram:the_sdram\|m_data\[9\]~0 7 COMB LCCOMB_X8_Y15_N6 17 " "Info: 7: + IC(0.399 ns) + CELL(0.370 ns) = 6.681 ns; Loc. = LCCOMB_X8_Y15_N6; Fanout = 17; COMB Node = 'SDRAM_NIOS:inst5\|sdram:the_sdram\|m_data\[9\]~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { SDRAM_NIOS:inst5|sdram:the_sdram|f_select SDRAM_NIOS:inst5|sdram:the_sdram|m_data[9]~0 } "NODE_NAME" } } { "sdram.vhd" "" { Text "M:/NIOS_SOPC/SDRAM_75M/sdram.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 7.255 ns SDRAM_NIOS:inst5\|sdram:the_sdram\|m_data\[9\]~2 8 COMB LCCOMB_X8_Y15_N12 16 " "Info: 8: + IC(0.368 ns) + CELL(0.206 ns) = 7.255 ns; Loc. = LCCOMB_X8_Y15_N12; Fanout = 16; COMB Node = 'SDRAM_NIOS:inst5\|sdram:the_sdram\|m_data\[9\]~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { SDRAM_NIOS:inst5|sdram:the_sdram|m_data[9]~0 SDRAM_NIOS:inst5|sdram:the_sdram|m_data[9]~2 } "NODE_NAME" } } { "sdram.vhd" "" { Text "M:/NIOS_SOPC/SDRAM_75M/sdram.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.624 ns) 8.931 ns SDRAM_NIOS:inst5\|sdram:the_sdram\|Mux111~1 9 COMB LCCOMB_X10_Y15_N28 2 " "Info: 9: + IC(1.052 ns) + CELL(0.624 ns) = 8.931 ns; Loc. = LCCOMB_X10_Y15_N28; Fanout = 2; COMB Node = 'SDRAM_NIOS:inst5\|sdram:the_sdram\|Mux111~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.676 ns" { SDRAM_NIOS:inst5|sdram:the_sdram|m_data[9]~2 SDRAM_NIOS:inst5|sdram:the_sdram|Mux111~1 } "NODE_NAME" } } { "sdram.vhd" "" { Text "M:/NIOS_SOPC/SDRAM_75M/sdram.vhd" 458 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.047 ns) + CELL(0.335 ns) 11.313 ns SDRAM_NIOS:inst5\|sdram:the_sdram\|m_data\[7\] 10 REG IOC_X0_Y17_N1 1 " "Info: 10: + IC(2.047 ns) + CELL(0.335 ns) = 11.313 ns; Loc. = IOC_X0_Y17_N1; Fanout = 1; REG Node = 'SDRAM_NIOS:inst5\|sdram:the_sdram\|m_data\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.382 ns" { SDRAM_NIOS:inst5|sdram:the_sdram|Mux111~1 SDRAM_NIOS:inst5|sdram:the_sdram|m_data[7] } "NODE_NAME" } } { "sdram.vhd" "" { Text "M:/NIOS_SOPC/SDRAM_75M/sdram.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.913 ns ( 34.59 % ) " "Info: Total cell delay = 3.913 ns ( 34.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.400 ns ( 65.41 % ) " "Info: Total interconnect delay = 7.400 ns ( 65.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.313 ns" { SDRAM_NIOS:inst5|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address SDRAM_NIOS:inst5|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[30]~50 SDRAM_NIOS:inst5|sdram:the_sdram|pending~6 SDRAM_NIOS:inst5|sdram:the_sdram|pending~7 SDRAM_NIOS:inst5|sdram:the_sdram|pending SDRAM_NIOS:inst5|sdram:the_sdram|f_select SDRAM_NIOS:inst5|sdram:the_sdram|m_data[9]~0 SDRAM_NIOS:inst5|sdram:the_sdram|m_data[9]~2 SDRAM_NIOS:inst5|sdram:the_sdram|Mux111~1 SDRAM_NIOS:inst5|sdram:the_sdram|m_data[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.313 ns" { SDRAM_NIOS:inst5|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address {} SDRAM_NIOS:inst5|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[30]~50 {} SDRAM_NIOS:inst5|sdram:the_sdram|pending~6 {} SDRAM_NIOS:inst5|sdram:the_sdram|pending~7 {} SDRAM_NIOS:inst5|sdram:the_sdram|pending {} SDRAM_NIOS:inst5|sdram:the_sdram|f_select {} SDRAM_NIOS:inst5|sdram:the_sdram|m_data[9]~0 {} SDRAM_NIOS:inst5|sdram:the_sdram|m_data[9]~2 {} SDRAM_NIOS:inst5|sdram:the_sdram|Mux111~1 {} SDRAM_NIOS:inst5|sdram:the_sdram|m_data[7] {} } { 0.000ns 1.280ns 1.096ns 0.367ns 0.400ns 0.391ns 0.399ns 0.368ns 1.052ns 2.047ns } { 0.000ns 0.624ns 0.589ns 0.589ns 0.370ns 0.206ns 0.370ns 0.206ns 0.624ns 0.335ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.290 ns" { pll1:inst1|altpll:altpll_component|_clk1 pll1:inst1|altpll:altpll_component|_clk1~clkctrl SDRAM_NIOS:inst5|sdram:the_sdram|m_data[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.290 ns" { pll1:inst1|altpll:altpll_component|_clk1 {} pll1:inst1|altpll:altpll_component|_clk1~clkctrl {} SDRAM_NIOS:inst5|sdram:the_sdram|m_data[7] {} } { 0.000ns 0.916ns 1.040ns } { 0.000ns 0.000ns 0.334ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { pll1:inst1|altpll:altpll_component|_clk1 pll1:inst1|altpll:altpll_component|_clk1~clkctrl SDRAM_NIOS:inst5|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { pll1:inst1|altpll:altpll_component|_clk1 {} pll1:inst1|altpll:altpll_component|_clk1~clkctrl {} SDRAM_NIOS:inst5|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address {} } { 0.000ns 0.916ns 0.894ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.313 ns" { SDRAM_NIOS:inst5|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address SDRAM_NIOS:inst5|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[30]~50 SDRAM_NIOS:inst5|sdram:the_sdram|pending~6 SDRAM_NIOS:inst5|sdram:the_sdram|pending~7 SDRAM_NIOS:inst5|sdram:the_sdram|pending SDRAM_NIOS:inst5|sdram:the_sdram|f_select SDRAM_NIOS:inst5|sdram:the_sdram|m_data[9]~0 SDRAM_NIOS:inst5|sdram:the_sdram|m_data[9]~2 SDRAM_NIOS:inst5|sdram:the_sdram|Mux111~1 SDRAM_NIOS:inst5|sdram:the_sdram|m_data[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.313 ns" { SDRAM_NIOS:inst5|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address {} SDRAM_NIOS:inst5|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[30]~50 {} SDRAM_NIOS:inst5|sdram:the_sdram|pending~6 {} SDRAM_NIOS:inst5|sdram:the_sdram|pending~7 {} SDRAM_NIOS:inst5|sdram:the_sdram|pending {} SDRAM_NIOS:inst5|sdram:the_sdram|f_select {} SDRAM_NIOS:inst5|sdram:the_sdram|m_data[9]~0 {} SDRAM_NIOS:inst5|sdram:the_sdram|m_data[9]~2 {} SDRAM_NIOS:inst5|sdram:the_sdram|Mux111~1 {} SDRAM_NIOS:inst5|sdram:the_sdram|m_data[7] {} } { 0.000ns 1.280ns 1.096ns 0.367ns 0.400ns 0.391ns 0.399ns 0.368ns 1.052ns 2.047ns } { 0.000ns 0.624ns 0.589ns 0.589ns 0.370ns 0.206ns 0.370ns 0.206ns 0.624ns 0.335ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "pll1:inst1\|altpll:altpll_component\|_clk2 " "Info: No valid register-to-register data paths exist for clock \"pll1:inst1\|altpll:altpll_component\|_clk2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK_50M " "Info: No valid register-to-register data paths exist for clock \"CLK_50M\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tck register sld_hub:sld_hub_inst\|irsr_reg\[1\] register sld_hub:sld_hub_inst\|tdo 103.91 MHz 9.624 ns Internal " "Info: Clock \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tck\" has Internal fmax of 103.91 MHz between source register \"sld_hub:sld_hub_inst\|irsr_reg\[1\]\" and destination register \"sld_hub:sld_hub_inst\|tdo\" (period= 9.624 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.547 ns + Longest register register " "Info: + Longest register to register delay is 4.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|irsr_reg\[1\] 1 REG LCFF_X24_Y12_N3 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y12_N3; Fanout = 8; REG Node = 'sld_hub:sld_hub_inst\|irsr_reg\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|irsr_reg[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.535 ns) 1.393 ns sld_hub:sld_hub_inst\|Equal3~0 2 COMB LCCOMB_X23_Y12_N16 2 " "Info: 2: + IC(0.858 ns) + CELL(0.535 ns) = 1.393 ns; Loc. = LCCOMB_X23_Y12_N16; Fanout = 2; COMB Node = 'sld_hub:sld_hub_inst\|Equal3~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.393 ns" { sld_hub:sld_hub_inst|irsr_reg[1] sld_hub:sld_hub_inst|Equal3~0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.615 ns) 2.410 ns sld_hub:sld_hub_inst\|tdo~4 3 COMB LCCOMB_X23_Y12_N10 1 " "Info: 3: + IC(0.402 ns) + CELL(0.615 ns) = 2.410 ns; Loc. = LCCOMB_X23_Y12_N10; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.017 ns" { sld_hub:sld_hub_inst|Equal3~0 sld_hub:sld_hub_inst|tdo~4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.647 ns) 3.443 ns sld_hub:sld_hub_inst\|tdo~6 4 COMB LCCOMB_X23_Y12_N18 1 " "Info: 4: + IC(0.386 ns) + CELL(0.647 ns) = 3.443 ns; Loc. = LCCOMB_X23_Y12_N18; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.033 ns" { sld_hub:sld_hub_inst|tdo~4 sld_hub:sld_hub_inst|tdo~6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.616 ns) 4.439 ns sld_hub:sld_hub_inst\|tdo~7 5 COMB LCCOMB_X23_Y12_N0 1 " "Info: 5: + IC(0.380 ns) + CELL(0.616 ns) = 4.439 ns; Loc. = LCCOMB_X23_Y12_N0; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { sld_hub:sld_hub_inst|tdo~6 sld_hub:sld_hub_inst|tdo~7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.547 ns sld_hub:sld_hub_inst\|tdo 6 REG LCFF_X23_Y12_N1 2 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 4.547 ns; Loc. = LCFF_X23_Y12_N1; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_hub:sld_hub_inst|tdo~7 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.521 ns ( 55.44 % ) " "Info: Total cell delay = 2.521 ns ( 55.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.026 ns ( 44.56 % ) " "Info: Total interconnect delay = 2.026 ns ( 44.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.547 ns" { sld_hub:sld_hub_inst|irsr_reg[1] sld_hub:sld_hub_inst|Equal3~0 sld_hub:sld_hub_inst|tdo~4 sld_hub:sld_hub_inst|tdo~6 sld_hub:sld_hub_inst|tdo~7 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.547 ns" { sld_hub:sld_hub_inst|irsr_reg[1] {} sld_hub:sld_hub_inst|Equal3~0 {} sld_hub:sld_hub_inst|tdo~4 {} sld_hub:sld_hub_inst|tdo~6 {} sld_hub:sld_hub_inst|tdo~7 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 0.858ns 0.402ns 0.386ns 0.380ns 0.000ns } { 0.000ns 0.535ns 0.615ns 0.647ns 0.616ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tck destination 5.398 ns + Shortest register " "Info: + Shortest clock path from clock \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tck\" to destination register is 5.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tck 1 CLK JTAG_X1_Y10_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 1; CLK Node = 'SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tck'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.836 ns) + CELL(0.000 ns) 3.836 ns SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tck~clkctrl 2 COMB CLKCTRL_G1 144 " "Info: 2: + IC(3.836 ns) + CELL(0.000 ns) = 3.836 ns; Loc. = CLKCTRL_G1; Fanout = 144; COMB Node = 'SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tck~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.836 ns" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck~clkctrl } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.666 ns) 5.398 ns sld_hub:sld_hub_inst\|tdo 3 REG LCFF_X23_Y12_N1 2 " "Info: 3: + IC(0.896 ns) + CELL(0.666 ns) = 5.398 ns; Loc. = LCFF_X23_Y12_N1; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck~clkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.34 % ) " "Info: Total cell delay = 0.666 ns ( 12.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.732 ns ( 87.66 % ) " "Info: Total interconnect delay = 4.732 ns ( 87.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.398 ns" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck~clkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.398 ns" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck {} SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck~clkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 3.836ns 0.896ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tck source 5.399 ns - Longest register " "Info: - Longest clock path from clock \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tck\" to source register is 5.399 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tck 1 CLK JTAG_X1_Y10_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 1; CLK Node = 'SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tck'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.836 ns) + CELL(0.000 ns) 3.836 ns SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tck~clkctrl 2 COMB CLKCTRL_G1 144 " "Info: 2: + IC(3.836 ns) + CELL(0.000 ns) = 3.836 ns; Loc. = CLKCTRL_G1; Fanout = 144; COMB Node = 'SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tck~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.836 ns" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck~clkctrl } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.666 ns) 5.399 ns sld_hub:sld_hub_inst\|irsr_reg\[1\] 3 REG LCFF_X24_Y12_N3 8 " "Info: 3: + IC(0.897 ns) + CELL(0.666 ns) = 5.399 ns; Loc. = LCFF_X24_Y12_N3; Fanout = 8; REG Node = 'sld_hub:sld_hub_inst\|irsr_reg\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck~clkctrl sld_hub:sld_hub_inst|irsr_reg[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.34 % ) " "Info: Total cell delay = 0.666 ns ( 12.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.733 ns ( 87.66 % ) " "Info: Total interconnect delay = 4.733 ns ( 87.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.399 ns" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck~clkctrl sld_hub:sld_hub_inst|irsr_reg[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.399 ns" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck {} SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck~clkctrl {} sld_hub:sld_hub_inst|irsr_reg[1] {} } { 0.000ns 3.836ns 0.897ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.398 ns" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck~clkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.398 ns" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck {} SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck~clkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 3.836ns 0.896ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.399 ns" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck~clkctrl sld_hub:sld_hub_inst|irsr_reg[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.399 ns" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck {} SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck~clkctrl {} sld_hub:sld_hub_inst|irsr_reg[1] {} } { 0.000ns 3.836ns 0.897ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } } { "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.547 ns" { sld_hub:sld_hub_inst|irsr_reg[1] sld_hub:sld_hub_inst|Equal3~0 sld_hub:sld_hub_inst|tdo~4 sld_hub:sld_hub_inst|tdo~6 sld_hub:sld_hub_inst|tdo~7 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.547 ns" { sld_hub:sld_hub_inst|irsr_reg[1] {} sld_hub:sld_hub_inst|Equal3~0 {} sld_hub:sld_hub_inst|tdo~4 {} sld_hub:sld_hub_inst|tdo~6 {} sld_hub:sld_hub_inst|tdo~7 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 0.858ns 0.402ns 0.386ns 0.380ns 0.000ns } { 0.000ns 0.535ns 0.615ns 0.647ns 0.616ns 0.108ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.398 ns" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck~clkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.398 ns" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck {} SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck~clkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 3.836ns 0.896ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.399 ns" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck~clkctrl sld_hub:sld_hub_inst|irsr_reg[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.399 ns" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck {} SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck~clkctrl {} sld_hub:sld_hub_inst|irsr_reg[1] {} } { 0.000ns 3.836ns 0.897ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll1:inst1\|altpll:altpll_component\|_clk1 register SDRAM_NIOS:inst5\|sdram:the_sdram\|i_count\[0\] register SDRAM_NIOS:inst5\|sdram:the_sdram\|i_count\[0\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"pll1:inst1\|altpll:altpll_component\|_clk1\" between source register \"SDRAM_NIOS:inst5\|sdram:the_sdram\|i_count\[0\]\" and destination register \"SDRAM_NIOS:inst5\|sdram:the_sdram\|i_count\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_NIOS:inst5\|sdram:the_sdram\|i_count\[0\] 1 REG LCFF_X10_Y16_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y16_N19; Fanout = 3; REG Node = 'SDRAM_NIOS:inst5\|sdram:the_sdram\|i_count\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_NIOS:inst5|sdram:the_sdram|i_count[0] } "NODE_NAME" } } { "sdram.vhd" "" { Text "M:/NIOS_SOPC/SDRAM_75M/sdram.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns SDRAM_NIOS:inst5\|sdram:the_sdram\|i_count\[0\]~9 2 COMB LCCOMB_X10_Y16_N18 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X10_Y16_N18; Fanout = 1; COMB Node = 'SDRAM_NIOS:inst5\|sdram:the_sdram\|i_count\[0\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { SDRAM_NIOS:inst5|sdram:the_sdram|i_count[0] SDRAM_NIOS:inst5|sdram:the_sdram|i_count[0]~9 } "NODE_NAME" } } { "sdram.vhd" "" { Text "M:/NIOS_SOPC/SDRAM_75M/sdram.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns SDRAM_NIOS:inst5\|sdram:the_sdram\|i_count\[0\] 3 REG LCFF_X10_Y16_N19 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X10_Y16_N19; Fanout = 3; REG Node = 'SDRAM_NIOS:inst5\|sdram:the_sdram\|i_count\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { SDRAM_NIOS:inst5|sdram:the_sdram|i_count[0]~9 SDRAM_NIOS:inst5|sdram:the_sdram|i_count[0] } "NODE_NAME" } } { "sdram.vhd" "" { Text "M:/NIOS_SOPC/SDRAM_75M/sdram.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { SDRAM_NIOS:inst5|sdram:the_sdram|i_count[0] SDRAM_NIOS:inst5|sdram:the_sdram|i_count[0]~9 SDRAM_NIOS:inst5|sdram:the_sdram|i_count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { SDRAM_NIOS:inst5|sdram:the_sdram|i_count[0] {} SDRAM_NIOS:inst5|sdram:the_sdram|i_count[0]~9 {} SDRAM_NIOS:inst5|sdram:the_sdram|i_count[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.388 ns " "Info: + Latch edge is -2.388 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll1:inst1\|altpll:altpll_component\|_clk1 13.333 ns -2.388 ns  50 " "Info: Clock period of Destination clock \"pll1:inst1\|altpll:altpll_component\|_clk1\" is 13.333 ns with  offset of -2.388 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.388 ns " "Info: - Launch edge is -2.388 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll1:inst1\|altpll:altpll_component\|_clk1 13.333 ns -2.388 ns  50 " "Info: Clock period of Source clock \"pll1:inst1\|altpll:altpll_component\|_clk1\" is 13.333 ns with  offset of -2.388 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:inst1\|altpll:altpll_component\|_clk1 destination 2.508 ns + Longest register " "Info: + Longest clock path from clock \"pll1:inst1\|altpll:altpll_component\|_clk1\" to destination register is 2.508 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:inst1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll1:inst1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:inst1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns pll1:inst1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 1508 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G2; Fanout = 1508; COMB Node = 'pll1:inst1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { pll1:inst1|altpll:altpll_component|_clk1 pll1:inst1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.666 ns) 2.508 ns SDRAM_NIOS:inst5\|sdram:the_sdram\|i_count\[0\] 3 REG LCFF_X10_Y16_N19 3 " "Info: 3: + IC(0.926 ns) + CELL(0.666 ns) = 2.508 ns; Loc. = LCFF_X10_Y16_N19; Fanout = 3; REG Node = 'SDRAM_NIOS:inst5\|sdram:the_sdram\|i_count\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { pll1:inst1|altpll:altpll_component|_clk1~clkctrl SDRAM_NIOS:inst5|sdram:the_sdram|i_count[0] } "NODE_NAME" } } { "sdram.vhd" "" { Text "M:/NIOS_SOPC/SDRAM_75M/sdram.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.56 % ) " "Info: Total cell delay = 0.666 ns ( 26.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.842 ns ( 73.44 % ) " "Info: Total interconnect delay = 1.842 ns ( 73.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.508 ns" { pll1:inst1|altpll:altpll_component|_clk1 pll1:inst1|altpll:altpll_component|_clk1~clkctrl SDRAM_NIOS:inst5|sdram:the_sdram|i_count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.508 ns" { pll1:inst1|altpll:altpll_component|_clk1 {} pll1:inst1|altpll:altpll_component|_clk1~clkctrl {} SDRAM_NIOS:inst5|sdram:the_sdram|i_count[0] {} } { 0.000ns 0.916ns 0.926ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:inst1\|altpll:altpll_component\|_clk1 source 2.508 ns - Shortest register " "Info: - Shortest clock path from clock \"pll1:inst1\|altpll:altpll_component\|_clk1\" to source register is 2.508 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:inst1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll1:inst1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:inst1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns pll1:inst1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 1508 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G2; Fanout = 1508; COMB Node = 'pll1:inst1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { pll1:inst1|altpll:altpll_component|_clk1 pll1:inst1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.666 ns) 2.508 ns SDRAM_NIOS:inst5\|sdram:the_sdram\|i_count\[0\] 3 REG LCFF_X10_Y16_N19 3 " "Info: 3: + IC(0.926 ns) + CELL(0.666 ns) = 2.508 ns; Loc. = LCFF_X10_Y16_N19; Fanout = 3; REG Node = 'SDRAM_NIOS:inst5\|sdram:the_sdram\|i_count\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { pll1:inst1|altpll:altpll_component|_clk1~clkctrl SDRAM_NIOS:inst5|sdram:the_sdram|i_count[0] } "NODE_NAME" } } { "sdram.vhd" "" { Text "M:/NIOS_SOPC/SDRAM_75M/sdram.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.56 % ) " "Info: Total cell delay = 0.666 ns ( 26.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.842 ns ( 73.44 % ) " "Info: Total interconnect delay = 1.842 ns ( 73.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.508 ns" { pll1:inst1|altpll:altpll_component|_clk1 pll1:inst1|altpll:altpll_component|_clk1~clkctrl SDRAM_NIOS:inst5|sdram:the_sdram|i_count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.508 ns" { pll1:inst1|altpll:altpll_component|_clk1 {} pll1:inst1|altpll:altpll_component|_clk1~clkctrl {} SDRAM_NIOS:inst5|sdram:the_sdram|i_count[0] {} } { 0.000ns 0.916ns 0.926ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.508 ns" { pll1:inst1|altpll:altpll_component|_clk1 pll1:inst1|altpll:altpll_component|_clk1~clkctrl SDRAM_NIOS:inst5|sdram:the_sdram|i_count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.508 ns" { pll1:inst1|altpll:altpll_component|_clk1 {} pll1:inst1|altpll:altpll_component|_clk1~clkctrl {} SDRAM_NIOS:inst5|sdram:the_sdram|i_count[0] {} } { 0.000ns 0.916ns 0.926ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "sdram.vhd" "" { Text "M:/NIOS_SOPC/SDRAM_75M/sdram.vhd" 239 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "sdram.vhd" "" { Text "M:/NIOS_SOPC/SDRAM_75M/sdram.vhd" 239 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.508 ns" { pll1:inst1|altpll:altpll_component|_clk1 pll1:inst1|altpll:altpll_component|_clk1~clkctrl SDRAM_NIOS:inst5|sdram:the_sdram|i_count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.508 ns" { pll1:inst1|altpll:altpll_component|_clk1 {} pll1:inst1|altpll:altpll_component|_clk1~clkctrl {} SDRAM_NIOS:inst5|sdram:the_sdram|i_count[0] {} } { 0.000ns 0.916ns 0.926ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { SDRAM_NIOS:inst5|sdram:the_sdram|i_count[0] SDRAM_NIOS:inst5|sdram:the_sdram|i_count[0]~9 SDRAM_NIOS:inst5|sdram:the_sdram|i_count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { SDRAM_NIOS:inst5|sdram:the_sdram|i_count[0] {} SDRAM_NIOS:inst5|sdram:the_sdram|i_count[0]~9 {} SDRAM_NIOS:inst5|sdram:the_sdram|i_count[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.508 ns" { pll1:inst1|altpll:altpll_component|_clk1 pll1:inst1|altpll:altpll_component|_clk1~clkctrl SDRAM_NIOS:inst5|sdram:the_sdram|i_count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.508 ns" { pll1:inst1|altpll:altpll_component|_clk1 {} pll1:inst1|altpll:altpll_component|_clk1~clkctrl {} SDRAM_NIOS:inst5|sdram:the_sdram|i_count[0] {} } { 0.000ns 0.916ns 0.926ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sld_hub:sld_hub_inst\|irf_reg\[1\]\[1\] SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tms SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tck 3.016 ns register " "Info: tsu for register \"sld_hub:sld_hub_inst\|irf_reg\[1\]\[1\]\" (data pin = \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tms\", clock pin = \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tck\") is 3.016 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.452 ns + Longest pin register " "Info: + Longest pin to register delay is 8.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tms 1 PIN JTAG_X1_Y10_N0 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 22; PIN Node = 'SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tms'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.563 ns) + CELL(0.370 ns) 3.933 ns sld_hub:sld_hub_inst\|reset_ena_reg_proc~2 2 COMB LCCOMB_X22_Y12_N14 4 " "Info: 2: + IC(3.563 ns) + CELL(0.370 ns) = 3.933 ns; Loc. = LCCOMB_X22_Y12_N14; Fanout = 4; COMB Node = 'sld_hub:sld_hub_inst\|reset_ena_reg_proc~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.933 ns" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms sld_hub:sld_hub_inst|reset_ena_reg_proc~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.616 ns) 5.629 ns sld_hub:sld_hub_inst\|irf_reg\[2\]\[0\]~73 3 COMB LCCOMB_X23_Y12_N4 2 " "Info: 3: + IC(1.080 ns) + CELL(0.616 ns) = 5.629 ns; Loc. = LCCOMB_X23_Y12_N4; Fanout = 2; COMB Node = 'sld_hub:sld_hub_inst\|irf_reg\[2\]\[0\]~73'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { sld_hub:sld_hub_inst|reset_ena_reg_proc~2 sld_hub:sld_hub_inst|irf_reg[2][0]~73 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 859 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.646 ns) 6.984 ns sld_hub:sld_hub_inst\|irf_reg\[1\]\[1\]~76 4 COMB LCCOMB_X22_Y12_N8 2 " "Info: 4: + IC(0.709 ns) + CELL(0.646 ns) = 6.984 ns; Loc. = LCCOMB_X22_Y12_N8; Fanout = 2; COMB Node = 'sld_hub:sld_hub_inst\|irf_reg\[1\]\[1\]~76'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { sld_hub:sld_hub_inst|irf_reg[2][0]~73 sld_hub:sld_hub_inst|irf_reg[1][1]~76 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 859 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.613 ns) + CELL(0.855 ns) 8.452 ns sld_hub:sld_hub_inst\|irf_reg\[1\]\[1\] 5 REG LCFF_X21_Y12_N1 42 " "Info: 5: + IC(0.613 ns) + CELL(0.855 ns) = 8.452 ns; Loc. = LCFF_X21_Y12_N1; Fanout = 42; REG Node = 'sld_hub:sld_hub_inst\|irf_reg\[1\]\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { sld_hub:sld_hub_inst|irf_reg[1][1]~76 sld_hub:sld_hub_inst|irf_reg[1][1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 859 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.487 ns ( 29.42 % ) " "Info: Total cell delay = 2.487 ns ( 29.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.965 ns ( 70.58 % ) " "Info: Total interconnect delay = 5.965 ns ( 70.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.452 ns" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms sld_hub:sld_hub_inst|reset_ena_reg_proc~2 sld_hub:sld_hub_inst|irf_reg[2][0]~73 sld_hub:sld_hub_inst|irf_reg[1][1]~76 sld_hub:sld_hub_inst|irf_reg[1][1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.452 ns" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms {} sld_hub:sld_hub_inst|reset_ena_reg_proc~2 {} sld_hub:sld_hub_inst|irf_reg[2][0]~73 {} sld_hub:sld_hub_inst|irf_reg[1][1]~76 {} sld_hub:sld_hub_inst|irf_reg[1][1] {} } { 0.000ns 3.563ns 1.080ns 0.709ns 0.613ns } { 0.000ns 0.370ns 0.616ns 0.646ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 859 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tck destination 5.396 ns - Shortest register " "Info: - Shortest clock path from clock \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tck\" to destination register is 5.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tck 1 CLK JTAG_X1_Y10_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 1; CLK Node = 'SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tck'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.836 ns) + CELL(0.000 ns) 3.836 ns SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tck~clkctrl 2 COMB CLKCTRL_G1 144 " "Info: 2: + IC(3.836 ns) + CELL(0.000 ns) = 3.836 ns; Loc. = CLKCTRL_G1; Fanout = 144; COMB Node = 'SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tck~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.836 ns" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck~clkctrl } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.666 ns) 5.396 ns sld_hub:sld_hub_inst\|irf_reg\[1\]\[1\] 3 REG LCFF_X21_Y12_N1 42 " "Info: 3: + IC(0.894 ns) + CELL(0.666 ns) = 5.396 ns; Loc. = LCFF_X21_Y12_N1; Fanout = 42; REG Node = 'sld_hub:sld_hub_inst\|irf_reg\[1\]\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck~clkctrl sld_hub:sld_hub_inst|irf_reg[1][1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 859 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.34 % ) " "Info: Total cell delay = 0.666 ns ( 12.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.730 ns ( 87.66 % ) " "Info: Total interconnect delay = 4.730 ns ( 87.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.396 ns" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck~clkctrl sld_hub:sld_hub_inst|irf_reg[1][1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.396 ns" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck {} SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck~clkctrl {} sld_hub:sld_hub_inst|irf_reg[1][1] {} } { 0.000ns 3.836ns 0.894ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.452 ns" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms sld_hub:sld_hub_inst|reset_ena_reg_proc~2 sld_hub:sld_hub_inst|irf_reg[2][0]~73 sld_hub:sld_hub_inst|irf_reg[1][1]~76 sld_hub:sld_hub_inst|irf_reg[1][1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.452 ns" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tms {} sld_hub:sld_hub_inst|reset_ena_reg_proc~2 {} sld_hub:sld_hub_inst|irf_reg[2][0]~73 {} sld_hub:sld_hub_inst|irf_reg[1][1]~76 {} sld_hub:sld_hub_inst|irf_reg[1][1] {} } { 0.000ns 3.563ns 1.080ns 0.709ns 0.613ns } { 0.000ns 0.370ns 0.616ns 0.646ns 0.855ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.396 ns" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck~clkctrl sld_hub:sld_hub_inst|irf_reg[1][1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.396 ns" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck {} SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck~clkctrl {} sld_hub:sld_hub_inst|irf_reg[1][1] {} } { 0.000ns 3.836ns 0.894ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_50M BIT\[6\] SDRAM_NIOS:inst5\|BIT:the_BIT\|data_out\[6\] 7.007 ns register " "Info: tco from clock \"CLK_50M\" to destination pin \"BIT\[6\]\" through register \"SDRAM_NIOS:inst5\|BIT:the_BIT\|data_out\[6\]\" is 7.007 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLK_50M pll1:inst1\|altpll:altpll_component\|_clk1 -2.388 ns + " "Info: + Offset between input clock \"CLK_50M\" and output clock \"pll1:inst1\|altpll:altpll_component\|_clk1\" is -2.388 ns" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "M:/NIOS_SOPC/SDRAM_75M/NIOS_SDRAM.bdf" { { 64 -160 8 80 "CLK_50M" "" } } } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:inst1\|altpll:altpll_component\|_clk1 source 2.511 ns + Longest register " "Info: + Longest clock path from clock \"pll1:inst1\|altpll:altpll_component\|_clk1\" to source register is 2.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:inst1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll1:inst1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:inst1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns pll1:inst1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 1508 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G2; Fanout = 1508; COMB Node = 'pll1:inst1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { pll1:inst1|altpll:altpll_component|_clk1 pll1:inst1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.666 ns) 2.511 ns SDRAM_NIOS:inst5\|BIT:the_BIT\|data_out\[6\] 3 REG LCFF_X15_Y5_N19 2 " "Info: 3: + IC(0.929 ns) + CELL(0.666 ns) = 2.511 ns; Loc. = LCFF_X15_Y5_N19; Fanout = 2; REG Node = 'SDRAM_NIOS:inst5\|BIT:the_BIT\|data_out\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { pll1:inst1|altpll:altpll_component|_clk1~clkctrl SDRAM_NIOS:inst5|BIT:the_BIT|data_out[6] } "NODE_NAME" } } { "BIT.vhd" "" { Text "M:/NIOS_SOPC/SDRAM_75M/BIT.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.52 % ) " "Info: Total cell delay = 0.666 ns ( 26.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.845 ns ( 73.48 % ) " "Info: Total interconnect delay = 1.845 ns ( 73.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { pll1:inst1|altpll:altpll_component|_clk1 pll1:inst1|altpll:altpll_component|_clk1~clkctrl SDRAM_NIOS:inst5|BIT:the_BIT|data_out[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { pll1:inst1|altpll:altpll_component|_clk1 {} pll1:inst1|altpll:altpll_component|_clk1~clkctrl {} SDRAM_NIOS:inst5|BIT:the_BIT|data_out[6] {} } { 0.000ns 0.916ns 0.929ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "BIT.vhd" "" { Text "M:/NIOS_SOPC/SDRAM_75M/BIT.vhd" 55 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.580 ns + Longest register pin " "Info: + Longest register to pin delay is 6.580 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_NIOS:inst5\|BIT:the_BIT\|data_out\[6\] 1 REG LCFF_X15_Y5_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y5_N19; Fanout = 2; REG Node = 'SDRAM_NIOS:inst5\|BIT:the_BIT\|data_out\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_NIOS:inst5|BIT:the_BIT|data_out[6] } "NODE_NAME" } } { "BIT.vhd" "" { Text "M:/NIOS_SOPC/SDRAM_75M/BIT.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.484 ns) + CELL(3.096 ns) 6.580 ns BIT\[6\] 2 PIN PIN_134 0 " "Info: 2: + IC(3.484 ns) + CELL(3.096 ns) = 6.580 ns; Loc. = PIN_134; Fanout = 0; PIN Node = 'BIT\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.580 ns" { SDRAM_NIOS:inst5|BIT:the_BIT|data_out[6] BIT[6] } "NODE_NAME" } } { "NIOS_SDRAM.bdf" "" { Schematic "M:/NIOS_SOPC/SDRAM_75M/NIOS_SDRAM.bdf" { { 96 752 928 112 "BIT\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.096 ns ( 47.05 % ) " "Info: Total cell delay = 3.096 ns ( 47.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.484 ns ( 52.95 % ) " "Info: Total interconnect delay = 3.484 ns ( 52.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.580 ns" { SDRAM_NIOS:inst5|BIT:the_BIT|data_out[6] BIT[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.580 ns" { SDRAM_NIOS:inst5|BIT:the_BIT|data_out[6] {} BIT[6] {} } { 0.000ns 3.484ns } { 0.000ns 3.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { pll1:inst1|altpll:altpll_component|_clk1 pll1:inst1|altpll:altpll_component|_clk1~clkctrl SDRAM_NIOS:inst5|BIT:the_BIT|data_out[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { pll1:inst1|altpll:altpll_component|_clk1 {} pll1:inst1|altpll:altpll_component|_clk1~clkctrl {} SDRAM_NIOS:inst5|BIT:the_BIT|data_out[6] {} } { 0.000ns 0.916ns 0.929ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.580 ns" { SDRAM_NIOS:inst5|BIT:the_BIT|data_out[6] BIT[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.580 ns" { SDRAM_NIOS:inst5|BIT:the_BIT|data_out[6] {} BIT[6] {} } { 0.000ns 3.484ns } { 0.000ns 3.096ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 3.106 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 3.106 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y10_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.106 ns) 3.106 ns altera_reserved_tdo 2 PIN PIN_16 0 " "Info: 2: + IC(0.000 ns) + CELL(3.106 ns) = 3.106 ns; Loc. = PIN_16; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.106 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.106 ns ( 100.00 % ) " "Info: Total cell delay = 3.106 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.106 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.106 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 3.106ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|internal_sr\[15\] SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tdi SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tck 2.494 ns register " "Info: th for register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|internal_sr\[15\]\" (data pin = \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tdi\", clock pin = \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tck\") is 2.494 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tck destination 5.385 ns + Longest register " "Info: + Longest clock path from clock \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tck\" to destination register is 5.385 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tck 1 CLK JTAG_X1_Y10_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 1; CLK Node = 'SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tck'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.836 ns) + CELL(0.000 ns) 3.836 ns SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tck~clkctrl 2 COMB CLKCTRL_G1 144 " "Info: 2: + IC(3.836 ns) + CELL(0.000 ns) = 3.836 ns; Loc. = CLKCTRL_G1; Fanout = 144; COMB Node = 'SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tck~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.836 ns" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck~clkctrl } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.666 ns) 5.385 ns SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|internal_sr\[15\] 3 REG LCFF_X18_Y12_N13 3 " "Info: 3: + IC(0.883 ns) + CELL(0.666 ns) = 5.385 ns; Loc. = LCFF_X18_Y12_N13; Fanout = 3; REG Node = 'SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|internal_sr\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck~clkctrl SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[15] } "NODE_NAME" } } { "cpu_0_jtag_debug_module_tck.vhd" "" { Text "M:/NIOS_SOPC/SDRAM_75M/cpu_0_jtag_debug_module_tck.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.37 % ) " "Info: Total cell delay = 0.666 ns ( 12.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.719 ns ( 87.63 % ) " "Info: Total interconnect delay = 4.719 ns ( 87.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.385 ns" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck~clkctrl SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.385 ns" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck {} SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck~clkctrl {} SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[15] {} } { 0.000ns 3.836ns 0.883ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "cpu_0_jtag_debug_module_tck.vhd" "" { Text "M:/NIOS_SOPC/SDRAM_75M/cpu_0_jtag_debug_module_tck.vhd" 81 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.197 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.197 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tdi 1 PIN JTAG_X1_Y10_N0 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 16; PIN Node = 'SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|tdi'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tdi } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.883 ns) + CELL(0.206 ns) 3.089 ns SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|internal_sr\[15\]~79 2 COMB LCCOMB_X18_Y12_N12 1 " "Info: 2: + IC(2.883 ns) + CELL(0.206 ns) = 3.089 ns; Loc. = LCCOMB_X18_Y12_N12; Fanout = 1; COMB Node = 'SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|internal_sr\[15\]~79'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.089 ns" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tdi SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[15]~79 } "NODE_NAME" } } { "cpu_0_jtag_debug_module_tck.vhd" "" { Text "M:/NIOS_SOPC/SDRAM_75M/cpu_0_jtag_debug_module_tck.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.197 ns SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|internal_sr\[15\] 3 REG LCFF_X18_Y12_N13 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.197 ns; Loc. = LCFF_X18_Y12_N13; Fanout = 3; REG Node = 'SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|internal_sr\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[15]~79 SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[15] } "NODE_NAME" } } { "cpu_0_jtag_debug_module_tck.vhd" "" { Text "M:/NIOS_SOPC/SDRAM_75M/cpu_0_jtag_debug_module_tck.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 9.82 % ) " "Info: Total cell delay = 0.314 ns ( 9.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.883 ns ( 90.18 % ) " "Info: Total interconnect delay = 2.883 ns ( 90.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.197 ns" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tdi SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[15]~79 SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.197 ns" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tdi {} SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[15]~79 {} SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[15] {} } { 0.000ns 2.883ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.385 ns" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck~clkctrl SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.385 ns" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck {} SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tck~clkctrl {} SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[15] {} } { 0.000ns 3.836ns 0.883ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.197 ns" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tdi SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[15]~79 SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.197 ns" { SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|tdi {} SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[15]~79 {} SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[15] {} } { 0.000ns 2.883ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "154 " "Info: Peak virtual memory: 154 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 08 18:36:08 2011 " "Info: Processing ended: Tue Feb 08 18:36:08 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
