// Seed: 3910885686
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = id_4;
endmodule
module module_1 (
    input  wor   id_0,
    input  wor   id_1,
    input  tri1  id_2,
    output logic id_3,
    output wand  id_4,
    input  tri   id_5
);
  always @(id_1) begin
    id_3 <= 1 ==? 1;
    id_3 = 1 <-> id_5;
    id_3 = 1;
    $display();
  end
  supply0 id_7;
  module_0(
      id_7, id_7, id_7
  );
  assign id_7 = 1 ? id_7 : 1'd0 == id_2;
endmodule
