Analysis & Synthesis report for de1_scr1
Wed Jul 13 12:12:32 2022
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_next
 12. State Machine - |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_state
 13. State Machine - |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|i_next
 14. State Machine - |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|i_state
 15. State Machine - |de10lite_scr1|de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_main:main|state
 16. State Machine - |de10lite_scr1|de10lite_sopc:i_soc|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:read_channel_resp|state
 17. State Machine - |de10lite_scr1|de10lite_sopc:i_soc|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:write_channel_resp|state
 18. State Machine - |de10lite_scr1|ahb_avalon_bridge:i_ahb_dmem|state
 19. State Machine - |de10lite_scr1|ahb_avalon_bridge:i_ahb_imem|state
 20. State Machine - |de10lite_scr1|uart_top:i_uart|uart_wb:wb_interface|wbstate
 21. State Machine - |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_dmem_router:i_dmem_router|port_sel_r
 22. State Machine - |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|dhi_fsm_ff
 23. State Machine - |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|abs_fsm_ff
 24. State Machine - |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_fsm_ff
 25. State Machine - |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|pbuf_fsm_curr
 26. State Machine - |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu|mdu_fsm_ff
 27. Registers Protected by Synthesis
 28. Registers Removed During Synthesis
 29. Removed Registers Triggering Further Register Optimizations
 30. General Register Statistics
 31. Inverted Register Statistics
 32. Registers Packed Into Inferred Megafunctions
 33. Registers Added for RAM Pass-Through Logic
 34. Multiplexer Restructuring Statistics (Restructuring Performed)
 35. Source assignments for de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated
 36. Source assignments for de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_controller:reset_in_sync|altera_reset_synchronizer:alt_rst_sync_uq1
 37. Source assignments for de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_controller:reset_in_sync|altera_reset_synchronizer:alt_rst_req_sync_uq1
 38. Source assignments for de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[0].reset_dsync
 39. Source assignments for de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[1].reset_dsync
 40. Source assignments for de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[2].reset_dsync
 41. Source assignments for de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[3].reset_dsync
 42. Source assignments for de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[4].reset_dsync
 43. Source assignments for de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[5].reset_dsync
 44. Source assignments for de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[6].reset_dsync
 45. Source assignments for de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[7].reset_dsync
 46. Source assignments for de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[8].reset_dsync
 47. Source assignments for de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[9].reset_dsync
 48. Source assignments for de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram
 49. Source assignments for de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_demux:cmd_demux
 50. Source assignments for de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 51. Source assignments for de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_demux:rsp_demux
 52. Source assignments for de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_demux:rsp_demux_001
 53. Source assignments for de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_demux:rsp_demux_002
 54. Source assignments for de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_demux_003:rsp_demux_003
 55. Source assignments for de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_demux_004:rsp_demux_004
 56. Source assignments for de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_demux_004:rsp_demux_005
 57. Source assignments for de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_demux_004:rsp_demux_006
 58. Source assignments for de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_demux_004:rsp_demux_007
 59. Source assignments for de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_demux_004:rsp_demux_008
 60. Source assignments for de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_demux_004:rsp_demux_009
 61. Source assignments for de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 62. Source assignments for de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 63. Source assignments for de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 64. Source assignments for de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 65. Source assignments for de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 66. Source assignments for de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 67. Source assignments for de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 68. Source assignments for de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 69. Source assignments for de10lite_sopc:i_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 70. Source assignments for de10lite_sopc:i_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 71. Source assignments for de10lite_sopc:i_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 72. Source assignments for de10lite_sopc:i_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 73. Source assignments for de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 74. Source assignments for de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 75. Source assignments for de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated
 76. Source assignments for uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_egi1:auto_generated
 77. Source assignments for uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_egi1:auto_generated
 78. Source assignments for scr1_top_ahb:i_scr1|scr1_tcm:i_tcm|scr1_dp_memory:i_dp_memory|altsyncram:memory_array_rtl_0|altsyncram_vju1:auto_generated
 79. Source assignments for scr1_top_ahb:i_scr1|scr1_tcm:i_tcm|scr1_dp_memory:i_dp_memory|altsyncram:memory_array_rtl_1|altsyncram_vju1:auto_generated
 80. Source assignments for scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|altsyncram:mprf_int_rtl_0|altsyncram_ruo1:auto_generated
 81. Source assignments for scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|altsyncram:mprf_int2_rtl_0|altsyncram_ruo1:auto_generated
 82. Parameter Settings for User Entity Instance: scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync
 83. Parameter Settings for User Entity Instance: scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_rstn_reset_sync
 84. Parameter Settings for User Entity Instance: scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_cpu_rstn_reset_sync
 85. Parameter Settings for User Entity Instance: scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_data_sync_cell:i_sys_rstn_status_sync
 86. Parameter Settings for User Entity Instance: scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_data_sync_cell:i_core_rstn_status_sync
 87. Parameter Settings for User Entity Instance: scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_data_sync_cell:i_hdu_rstn_status_sync
 88. Parameter Settings for User Entity Instance: scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu
 89. Parameter Settings for User Entity Instance: scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_bypass_reg
 90. Parameter Settings for User Entity Instance: scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg
 91. Parameter Settings for User Entity Instance: scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg
 92. Parameter Settings for User Entity Instance: scr1_top_ahb:i_scr1|scr1_tcm:i_tcm
 93. Parameter Settings for User Entity Instance: scr1_top_ahb:i_scr1|scr1_tcm:i_tcm|scr1_dp_memory:i_dp_memory
 94. Parameter Settings for User Entity Instance: scr1_top_ahb:i_scr1|scr1_imem_router:i_imem_router
 95. Parameter Settings for User Entity Instance: scr1_top_ahb:i_scr1|scr1_dmem_router:i_dmem_router
 96. Parameter Settings for User Entity Instance: uart_top:i_uart
 97. Parameter Settings for User Entity Instance: uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter
 98. Parameter Settings for User Entity Instance: uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx
 99. Parameter Settings for User Entity Instance: uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo
100. Parameter Settings for User Entity Instance: uart_top:i_uart|uart_regs:regs|uart_sync_flops:i_uart_sync_flops
101. Parameter Settings for User Entity Instance: uart_top:i_uart|uart_regs:regs|uart_receiver:receiver
102. Parameter Settings for User Entity Instance: uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx
103. Parameter Settings for User Entity Instance: uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo
104. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_dmem
105. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem
106. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_uart
107. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_error_response_slave:default_slave
108. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:write_channel_resp
109. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:read_channel_resp
110. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram
111. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram
112. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_pll_0:pll_0|altera_pll:altera_pll_i
113. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0
114. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_controller:reset_in_sync
115. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_controller:reset_in_sync|altera_reset_synchronizer:alt_rst_sync_uq1
116. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_controller:reset_in_sync|altera_reset_synchronizer:alt_rst_req_sync_uq1
117. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[0].reset_dsync
118. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[1].reset_dsync
119. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[2].reset_dsync
120. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[3].reset_dsync
121. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[4].reset_dsync
122. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[5].reset_dsync
123. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[6].reset_dsync
124. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[7].reset_dsync
125. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[8].reset_dsync
126. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[9].reset_dsync
127. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_deglitch_main:dsrt_deg
128. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_main:main
129. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq
130. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq|altera_reset_sequencer_dlycntr:dlycntr0
131. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq|altera_reset_sequencer_dlycntr:dlycntr1
132. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq|altera_reset_sequencer_dlycntr:dlycntr2
133. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq|altera_reset_sequencer_dlycntr:dlycntr3
134. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq|altera_reset_sequencer_dlycntr:dlycntr4
135. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq|altera_reset_sequencer_dlycntr:dlycntr5
136. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq|altera_reset_sequencer_dlycntr:dlycntr6
137. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq|altera_reset_sequencer_dlycntr:dlycntr7
138. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq|altera_reset_sequencer_dlycntr:dlycntr8
139. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq|altera_reset_sequencer_dlycntr:dlycntr9
140. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq
141. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq|altera_reset_sequencer_dlycntr:dlycntr0
142. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq|altera_reset_sequencer_dlycntr:dlycntr1
143. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq|altera_reset_sequencer_dlycntr:dlycntr2
144. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq|altera_reset_sequencer_dlycntr:dlycntr3
145. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq|altera_reset_sequencer_dlycntr:dlycntr4
146. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq|altera_reset_sequencer_dlycntr:dlycntr5
147. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq|altera_reset_sequencer_dlycntr:dlycntr6
148. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq|altera_reset_sequencer_dlycntr:dlycntr7
149. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq|altera_reset_sequencer_dlycntr:dlycntr8
150. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq|altera_reset_sequencer_dlycntr:dlycntr9
151. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avl_imem_m0_translator
152. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avl_dmem_m0_translator
153. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator
154. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
155. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avl_uart_s0_translator
156. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator
157. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator
158. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator
159. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_id_s1_translator
160. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core_clk_freq_s1_translator
161. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_imem_m0_agent
162. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_dmem_m0_agent
163. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent
164. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_merlin_address_alignment:check_and_align_address_to_size
165. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor
166. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:write_rsp_fifo
167. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:read_rsp_fifo
168. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent
169. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
170. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo
171. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
172. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
173. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
174. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
175. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avl_uart_s0_agent
176. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avl_uart_s0_agent|altera_merlin_burst_uncompressor:uncompressor
177. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo
178. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent
179. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor
180. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo
181. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent
182. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor
183. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo
184. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bld_id_s1_agent
185. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bld_id_s1_agent|altera_merlin_burst_uncompressor:uncompressor
186. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo
187. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:soc_id_s1_agent
188. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:soc_id_s1_agent|altera_merlin_burst_uncompressor:uncompressor
189. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo
190. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:core_clk_freq_s1_agent
191. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:core_clk_freq_s1_agent|altera_merlin_burst_uncompressor:uncompressor
192. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo
193. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router:router|de10lite_sopc_mm_interconnect_0_router_default_decode:the_default_decode
194. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_001:router_001|de10lite_sopc_mm_interconnect_0_router_001_default_decode:the_default_decode
195. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_002:router_002|de10lite_sopc_mm_interconnect_0_router_002_default_decode:the_default_decode
196. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_002:router_003|de10lite_sopc_mm_interconnect_0_router_002_default_decode:the_default_decode
197. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_004:router_004|de10lite_sopc_mm_interconnect_0_router_004_default_decode:the_default_decode
198. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_005:router_005|de10lite_sopc_mm_interconnect_0_router_005_default_decode:the_default_decode
199. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_006:router_006|de10lite_sopc_mm_interconnect_0_router_006_default_decode:the_default_decode
200. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_006:router_007|de10lite_sopc_mm_interconnect_0_router_006_default_decode:the_default_decode
201. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_006:router_008|de10lite_sopc_mm_interconnect_0_router_006_default_decode:the_default_decode
202. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_006:router_009|de10lite_sopc_mm_interconnect_0_router_006_default_decode:the_default_decode
203. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_006:router_010|de10lite_sopc_mm_interconnect_0_router_006_default_decode:the_default_decode
204. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_006:router_011|de10lite_sopc_mm_interconnect_0_router_006_default_decode:the_default_decode
205. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:avl_imem_m0_limiter
206. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:avl_dmem_m0_limiter
207. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter
208. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
209. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
210. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
211. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
212. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
213. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
214. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
215. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
216. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
217. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
218. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
219. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
220. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
221. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
222. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
223. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_rsp_width_adapter
224. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
225. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
226. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter
227. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor
228. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
229. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
230. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
231. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
232. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
233. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
234. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
235. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
236. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
237. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
238. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
239. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
240. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
241. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
242. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
243. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
244. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
245. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
246. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001
247. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002
248. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_003
249. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_004
250. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_005
251. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_006
252. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_007
253. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_controller:rst_controller
254. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
255. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
256. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_controller:rst_controller_001
257. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
258. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
259. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002
260. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
261. Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
262. Parameter Settings for Inferred Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0
263. Parameter Settings for Inferred Entity Instance: uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0
264. Parameter Settings for Inferred Entity Instance: uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0
265. Parameter Settings for Inferred Entity Instance: scr1_top_ahb:i_scr1|scr1_tcm:i_tcm|scr1_dp_memory:i_dp_memory|altsyncram:memory_array_rtl_0
266. Parameter Settings for Inferred Entity Instance: scr1_top_ahb:i_scr1|scr1_tcm:i_tcm|scr1_dp_memory:i_dp_memory|altsyncram:memory_array_rtl_1
267. Parameter Settings for Inferred Entity Instance: scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|altsyncram:mprf_int_rtl_0
268. Parameter Settings for Inferred Entity Instance: scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|altsyncram:mprf_int2_rtl_0
269. altsyncram Parameter Settings by Entity Instance
270. Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002"
271. Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_controller:rst_controller_001"
272. Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
273. Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_controller:rst_controller"
274. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
275. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
276. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
277. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
278. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
279. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
280. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter"
281. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
282. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
283. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_rsp_width_adapter"
284. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
285. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
286. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
287. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_006:router_006|de10lite_sopc_mm_interconnect_0_router_006_default_decode:the_default_decode"
288. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_005:router_005|de10lite_sopc_mm_interconnect_0_router_005_default_decode:the_default_decode"
289. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_004:router_004|de10lite_sopc_mm_interconnect_0_router_004_default_decode:the_default_decode"
290. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_002:router_002|de10lite_sopc_mm_interconnect_0_router_002_default_decode:the_default_decode"
291. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_001:router_001|de10lite_sopc_mm_interconnect_0_router_001_default_decode:the_default_decode"
292. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router:router|de10lite_sopc_mm_interconnect_0_router_default_decode:the_default_decode"
293. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo"
294. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:core_clk_freq_s1_agent"
295. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo"
296. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:soc_id_s1_agent"
297. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo"
298. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bld_id_s1_agent"
299. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo"
300. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent"
301. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo"
302. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent"
303. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo"
304. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avl_uart_s0_agent"
305. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
306. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
307. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
308. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo"
309. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent"
310. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:read_rsp_fifo"
311. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:write_rsp_fifo"
312. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_merlin_address_alignment:check_and_align_address_to_size"
313. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent"
314. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_dmem_m0_agent"
315. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_imem_m0_agent"
316. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core_clk_freq_s1_translator"
317. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_id_s1_translator"
318. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator"
319. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator"
320. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator"
321. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avl_uart_s0_translator"
322. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
323. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator"
324. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avl_dmem_m0_translator"
325. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avl_imem_m0_translator"
326. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|de10lite_sopc_sdram_input_efifo_module:the_de10lite_sopc_sdram_input_efifo_module"
327. Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq|altera_reset_sequencer_dlycntr:dlycntr9"
328. Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq|altera_reset_sequencer_dlycntr:dlycntr8"
329. Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq|altera_reset_sequencer_dlycntr:dlycntr7"
330. Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq|altera_reset_sequencer_dlycntr:dlycntr6"
331. Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq|altera_reset_sequencer_dlycntr:dlycntr5"
332. Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq|altera_reset_sequencer_dlycntr:dlycntr4"
333. Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq|altera_reset_sequencer_dlycntr:dlycntr3"
334. Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq|altera_reset_sequencer_dlycntr:dlycntr2"
335. Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq"
336. Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq|altera_reset_sequencer_dlycntr:dlycntr9"
337. Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq|altera_reset_sequencer_dlycntr:dlycntr8"
338. Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq|altera_reset_sequencer_dlycntr:dlycntr7"
339. Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq|altera_reset_sequencer_dlycntr:dlycntr6"
340. Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq|altera_reset_sequencer_dlycntr:dlycntr5"
341. Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq|altera_reset_sequencer_dlycntr:dlycntr4"
342. Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq|altera_reset_sequencer_dlycntr:dlycntr3"
343. Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq|altera_reset_sequencer_dlycntr:dlycntr2"
344. Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq|altera_reset_sequencer_dlycntr:dlycntr0"
345. Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq"
346. Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_main:main"
347. Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_deglitch_main:dsrt_deg"
348. Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[9].reset_dsync"
349. Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[8].reset_dsync"
350. Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[7].reset_dsync"
351. Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[6].reset_dsync"
352. Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[5].reset_dsync"
353. Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[4].reset_dsync"
354. Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[3].reset_dsync"
355. Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[2].reset_dsync"
356. Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[1].reset_dsync"
357. Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[0].reset_dsync"
358. Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_controller:reset_in_sync|altera_reset_synchronizer:alt_rst_req_sync_uq1"
359. Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_controller:reset_in_sync"
360. Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0"
361. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_pll_0:pll_0|altera_pll:altera_pll_i"
362. Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram"
363. Port Connectivity Checks: "de10lite_sopc:i_soc|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:read_channel_resp"
364. Port Connectivity Checks: "de10lite_sopc:i_soc|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:write_channel_resp"
365. Port Connectivity Checks: "de10lite_sopc:i_soc|altera_error_response_slave:default_slave"
366. Port Connectivity Checks: "de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_uart"
367. Port Connectivity Checks: "de10lite_sopc:i_soc"
368. Port Connectivity Checks: "ahb_avalon_bridge:i_ahb_imem"
369. Port Connectivity Checks: "uart_top:i_uart|uart_regs:regs|uart_receiver:receiver"
370. Port Connectivity Checks: "uart_top:i_uart|uart_regs:regs|uart_sync_flops:i_uart_sync_flops"
371. Port Connectivity Checks: "uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx"
372. Port Connectivity Checks: "uart_top:i_uart|uart_wb:wb_interface"
373. Port Connectivity Checks: "uart_top:i_uart"
374. Port Connectivity Checks: "scr1_top_ahb:i_scr1|scr1_imem_router:i_imem_router"
375. Port Connectivity Checks: "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg"
376. Port Connectivity Checks: "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg"
377. Port Connectivity Checks: "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_bypass_reg"
378. Port Connectivity Checks: "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_tdu:i_pipe_tdu"
379. Port Connectivity Checks: "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top"
380. Port Connectivity Checks: "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu"
381. Port Connectivity Checks: "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top"
382. Port Connectivity Checks: "scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync"
383. Port Connectivity Checks: "scr1_top_ahb:i_scr1"
384. Post-Synthesis Netlist Statistics for Top Partition
385. Elapsed Time Per Partition
386. Analysis & Synthesis Messages
387. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Jul 13 12:12:31 2022       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; de1_scr1                                    ;
; Top-level Entity Name           ; de10lite_scr1                               ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3924                                        ;
; Total pins                      ; 112                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,575,296                                   ;
; Total DSP Blocks                ; 3                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; de10lite_scr1      ; de1_scr1           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Perform WYSIWYG Primitive Resynthesis                                           ; On                 ; Off                ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; File Name with User-Entered Path                                                                                                                       ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                                           ; Library       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; de10lite_scr1.sv                                                                                                                                       ; yes             ; User SystemVerilog HDL File        ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv                                                                                        ;               ;
; ip/ahb_avalon_bridge.sv                                                                                                                                ; yes             ; User SystemVerilog HDL File        ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/ahb_avalon_bridge.sv                                                                                 ;               ;
; ip/uart/timescale.v                                                                                                                                    ; yes             ; User Verilog HDL File              ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/timescale.v                                                                                     ;               ;
; ip/uart/raminfr.v                                                                                                                                      ; yes             ; User Verilog HDL File              ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/raminfr.v                                                                                       ;               ;
; ip/uart/uart_wb.v                                                                                                                                      ; yes             ; User Verilog HDL File              ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_wb.v                                                                                       ;               ;
; ip/uart/uart_transmitter.v                                                                                                                             ; yes             ; User Verilog HDL File              ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_transmitter.v                                                                              ;               ;
; ip/uart/uart_top.v                                                                                                                                     ; yes             ; User Verilog HDL File              ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_top.v                                                                                      ;               ;
; ip/uart/uart_tfifo.v                                                                                                                                   ; yes             ; User Verilog HDL File              ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_tfifo.v                                                                                    ;               ;
; ip/uart/uart_sync_flops.v                                                                                                                              ; yes             ; User Verilog HDL File              ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_sync_flops.v                                                                               ;               ;
; ip/uart/uart_rfifo.v                                                                                                                                   ; yes             ; User Verilog HDL File              ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_rfifo.v                                                                                    ;               ;
; ip/uart/uart_regs.v                                                                                                                                    ; yes             ; User Verilog HDL File              ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_regs.v                                                                                     ;               ;
; ip/uart/uart_receiver.v                                                                                                                                ; yes             ; User Verilog HDL File              ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_receiver.v                                                                                 ;               ;
; core/pipeline/scr1_ipic.sv                                                                                                                             ; yes             ; User SystemVerilog HDL File        ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/pipeline/scr1_ipic.sv                                                                              ;               ;
; core/pipeline/scr1_pipe_csr.sv                                                                                                                         ; yes             ; User SystemVerilog HDL File        ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/pipeline/scr1_pipe_csr.sv                                                                          ;               ;
; core/pipeline/scr1_pipe_exu.sv                                                                                                                         ; yes             ; User SystemVerilog HDL File        ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/pipeline/scr1_pipe_exu.sv                                                                          ;               ;
; core/pipeline/scr1_pipe_hdu.sv                                                                                                                         ; yes             ; User SystemVerilog HDL File        ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/pipeline/scr1_pipe_hdu.sv                                                                          ;               ;
; core/pipeline/scr1_pipe_ialu.sv                                                                                                                        ; yes             ; User SystemVerilog HDL File        ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/pipeline/scr1_pipe_ialu.sv                                                                         ;               ;
; core/pipeline/scr1_pipe_idu.sv                                                                                                                         ; yes             ; User SystemVerilog HDL File        ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/pipeline/scr1_pipe_idu.sv                                                                          ;               ;
; core/pipeline/scr1_pipe_ifu.sv                                                                                                                         ; yes             ; User SystemVerilog HDL File        ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/pipeline/scr1_pipe_ifu.sv                                                                          ;               ;
; core/pipeline/scr1_pipe_lsu.sv                                                                                                                         ; yes             ; User SystemVerilog HDL File        ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/pipeline/scr1_pipe_lsu.sv                                                                          ;               ;
; core/pipeline/scr1_pipe_mprf.sv                                                                                                                        ; yes             ; User SystemVerilog HDL File        ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/pipeline/scr1_pipe_mprf.sv                                                                         ;               ;
; core/pipeline/scr1_pipe_tdu.sv                                                                                                                         ; yes             ; User SystemVerilog HDL File        ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/pipeline/scr1_pipe_tdu.sv                                                                          ;               ;
; core/pipeline/scr1_pipe_top.sv                                                                                                                         ; yes             ; User SystemVerilog HDL File        ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/pipeline/scr1_pipe_top.sv                                                                          ;               ;
; core/primitives/scr1_reset_cells.sv                                                                                                                    ; yes             ; User SystemVerilog HDL File        ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/primitives/scr1_reset_cells.sv                                                                     ;               ;
; core/scr1_core_top.sv                                                                                                                                  ; yes             ; User SystemVerilog HDL File        ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/scr1_core_top.sv                                                                                   ;               ;
; core/scr1_dm.sv                                                                                                                                        ; yes             ; User SystemVerilog HDL File        ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/scr1_dm.sv                                                                                         ;               ;
; core/scr1_dmi.sv                                                                                                                                       ; yes             ; User SystemVerilog HDL File        ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/scr1_dmi.sv                                                                                        ;               ;
; core/scr1_scu.sv                                                                                                                                       ; yes             ; User SystemVerilog HDL File        ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/scr1_scu.sv                                                                                        ;               ;
; core/scr1_tapc.sv                                                                                                                                      ; yes             ; User SystemVerilog HDL File        ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/scr1_tapc.sv                                                                                       ;               ;
; core/scr1_tapc_shift_reg.sv                                                                                                                            ; yes             ; User SystemVerilog HDL File        ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/scr1_tapc_shift_reg.sv                                                                             ;               ;
; core/scr1_tapc_synchronizer.sv                                                                                                                         ; yes             ; User SystemVerilog HDL File        ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/scr1_tapc_synchronizer.sv                                                                          ;               ;
; top/scr1_dmem_ahb.sv                                                                                                                                   ; yes             ; User SystemVerilog HDL File        ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/top/scr1_dmem_ahb.sv                                                                                    ;               ;
; top/scr1_dmem_router.sv                                                                                                                                ; yes             ; User SystemVerilog HDL File        ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/top/scr1_dmem_router.sv                                                                                 ;               ;
; top/scr1_dp_memory.sv                                                                                                                                  ; yes             ; User SystemVerilog HDL File        ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/top/scr1_dp_memory.sv                                                                                   ;               ;
; top/scr1_imem_ahb.sv                                                                                                                                   ; yes             ; User SystemVerilog HDL File        ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/top/scr1_imem_ahb.sv                                                                                    ;               ;
; top/scr1_imem_router.sv                                                                                                                                ; yes             ; User SystemVerilog HDL File        ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/top/scr1_imem_router.sv                                                                                 ;               ;
; top/scr1_tcm.sv                                                                                                                                        ; yes             ; User SystemVerilog HDL File        ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/top/scr1_tcm.sv                                                                                         ;               ;
; top/scr1_timer.sv                                                                                                                                      ; yes             ; User SystemVerilog HDL File        ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/top/scr1_timer.sv                                                                                       ;               ;
; top/scr1_top_ahb.sv                                                                                                                                    ; yes             ; User SystemVerilog HDL File        ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/top/scr1_top_ahb.sv                                                                                     ;               ;
; scr1_arch_description.svh                                                                                                                              ; yes             ; User Unspecified File              ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/scr1_arch_description.svh                                                                               ;               ;
; scr1_arch_types.svh                                                                                                                                    ; yes             ; User Unspecified File              ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/scr1_arch_types.svh                                                                                     ;               ;
; scr1_ipic.svh                                                                                                                                          ; yes             ; User Unspecified File              ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/scr1_ipic.svh                                                                                           ;               ;
; scr1_memif.svh                                                                                                                                         ; yes             ; User Unspecified File              ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/scr1_memif.svh                                                                                          ;               ;
; scr1_csr.svh                                                                                                                                           ; yes             ; User Unspecified File              ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/scr1_csr.svh                                                                                            ;               ;
; scr1_hdu.svh                                                                                                                                           ; yes             ; User Unspecified File              ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/scr1_hdu.svh                                                                                            ;               ;
; scr1_riscv_isa_decoding.svh                                                                                                                            ; yes             ; User Unspecified File              ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/scr1_riscv_isa_decoding.svh                                                                             ;               ;
; scr1_tdu.svh                                                                                                                                           ; yes             ; User Unspecified File              ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/scr1_tdu.svh                                                                                            ;               ;
; scr1_dm.svh                                                                                                                                            ; yes             ; User Unspecified File              ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/scr1_dm.svh                                                                                             ;               ;
; scr1_search_ms1.svh                                                                                                                                    ; yes             ; User Unspecified File              ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/scr1_search_ms1.svh                                                                                     ;               ;
; scr1_tapc.svh                                                                                                                                          ; yes             ; User Unspecified File              ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/scr1_tapc.svh                                                                                           ;               ;
; scr1_ahb.svh                                                                                                                                           ; yes             ; User Unspecified File              ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/scr1_ahb.svh                                                                                            ;               ;
; scr1_scu.svh                                                                                                                                           ; yes             ; User Unspecified File              ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/scr1_scu.svh                                                                                            ;               ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/de10lite_sopc.v                                                                     ; yes             ; Auto-Found Verilog HDL File        ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/de10lite_sopc.v                                                                     ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_avalon_mm_bridge.v                                                ; yes             ; Auto-Found Verilog HDL File        ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_avalon_mm_bridge.v                                                ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_avalon_sc_fifo.v                                                  ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_avalon_sc_fifo.v                                                  ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_avalon_st_clock_crosser.v                                         ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_avalon_st_clock_crosser.v                                         ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_avalon_st_handshake_clock_crosser.v                               ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_avalon_st_handshake_clock_crosser.v                               ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv                                           ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_error_response_slave_resp_logic.sv                                ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_error_response_slave_resp_logic.sv                                ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_merlin_address_alignment.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_merlin_address_alignment.sv                                       ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv                                              ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv                                            ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv                                            ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter.sv                                           ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_uncmpr.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_uncmpr.sv                                    ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_merlin_burst_uncompressor.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_merlin_burst_uncompressor.sv                                      ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_merlin_master_agent.sv                                            ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_merlin_master_agent.sv                                            ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_merlin_master_translator.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_merlin_master_translator.sv                                       ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_merlin_slave_agent.sv                                             ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_merlin_slave_agent.sv                                             ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_merlin_slave_translator.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_merlin_slave_translator.sv                                        ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_merlin_traffic_limiter.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_merlin_traffic_limiter.sv                                         ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv                                           ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_reset_controller.v                                                ; yes             ; Auto-Found Verilog HDL File        ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_reset_controller.v                                                ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv                                                ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv                                                ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_reset_sequencer_deglitch_main.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_reset_sequencer_deglitch_main.sv                                  ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_reset_sequencer_dlycntr.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_reset_sequencer_dlycntr.sv                                        ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_reset_sequencer_main.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_reset_sequencer_main.sv                                           ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_reset_sequencer_seq.sv                                            ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_reset_sequencer_seq.sv                                            ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_reset_synchronizer.v                                              ; yes             ; Auto-Found Verilog HDL File        ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_reset_synchronizer.v                                              ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_std_synchronizer_nocut.v                                          ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/altera_std_synchronizer_nocut.v                                          ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_bld_id.v                                                   ; yes             ; Auto-Found Verilog HDL File        ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_bld_id.v                                                   ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_core_clk_freq.v                                            ; yes             ; Auto-Found Verilog HDL File        ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_core_clk_freq.v                                            ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v                                        ; yes             ; Auto-Found Verilog HDL File        ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v                                        ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; Auto-Found Verilog HDL File        ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter.v                      ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001.v                  ; yes             ; Auto-Found Verilog HDL File        ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001.v                  ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002.v                  ; yes             ; Auto-Found Verilog HDL File        ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002.v                  ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_demux.sv                             ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_demux_001.sv                         ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux.sv                               ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux_004.sv                           ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux_004.sv                           ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv                                ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv                            ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv                            ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv                            ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv                            ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv                            ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv                            ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv                            ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv                            ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv                            ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv                            ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux.sv                             ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_003.sv                         ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_003.sv                         ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_004.sv                         ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_004.sv                         ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux.sv                               ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux_001.sv                           ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v                                               ; yes             ; Auto-Found Verilog HDL File        ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v                                               ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_led.v                                                  ; yes             ; Auto-Found Verilog HDL File        ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_led.v                                                  ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_sw.v                                                   ; yes             ; Auto-Found Verilog HDL File        ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_sw.v                                                   ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_pll_0.v                                                    ; yes             ; Auto-Found Verilog HDL File        ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_pll_0.v                                                    ; de10lite_sopc ;
; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v                                                    ; yes             ; Auto-Found Verilog HDL File        ; c:/intelfpga_lite/17.1/syntacoreriscv_de10lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v                                                    ; de10lite_sopc ;
; uart_defines.v                                                                                                                                         ; yes             ; Auto-Found Verilog HDL File        ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_defines.v                                                                                  ;               ;
; scr1_arch_custom.svh                                                                                                                                   ; yes             ; Auto-Found Unspecified File        ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/scr1_arch_custom.svh                                                                                 ;               ;
; altsyncram.tdf                                                                                                                                         ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                  ;               ;
; stratix_ram_block.inc                                                                                                                                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                           ;               ;
; lpm_mux.inc                                                                                                                                            ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                     ;               ;
; lpm_decode.inc                                                                                                                                         ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                  ;               ;
; aglobal171.inc                                                                                                                                         ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                                                  ;               ;
; a_rdenreg.inc                                                                                                                                          ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                   ;               ;
; altrom.inc                                                                                                                                             ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                                                                      ;               ;
; altram.inc                                                                                                                                             ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                                                                      ;               ;
; altdpram.inc                                                                                                                                           ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                                                                    ;               ;
; db/altsyncram_7dl1.tdf                                                                                                                                 ; yes             ; Auto-Generated Megafunction        ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/altsyncram_7dl1.tdf                                                                                  ;               ;
; altera_pll.v                                                                                                                                           ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v                                                                                    ;               ;
; db/altsyncram_40n1.tdf                                                                                                                                 ; yes             ; Auto-Generated Megafunction        ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/altsyncram_40n1.tdf                                                                                  ;               ;
; db/altsyncram_egi1.tdf                                                                                                                                 ; yes             ; Auto-Generated Megafunction        ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/altsyncram_egi1.tdf                                                                                  ;               ;
; db/altsyncram_vju1.tdf                                                                                                                                 ; yes             ; Auto-Generated Megafunction        ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/altsyncram_vju1.tdf                                                                                  ;               ;
; db/decode_5la.tdf                                                                                                                                      ; yes             ; Auto-Generated Megafunction        ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/decode_5la.tdf                                                                                       ;               ;
; db/mux_2hb.tdf                                                                                                                                         ; yes             ; Auto-Generated Megafunction        ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/mux_2hb.tdf                                                                                          ;               ;
; db/altsyncram_ruo1.tdf                                                                                                                                 ; yes             ; Auto-Generated Megafunction        ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/altsyncram_ruo1.tdf                                                                                  ;               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                        ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 4400                                                                                 ;
;                                             ;                                                                                      ;
; Combinational ALUT usage for logic          ; 6796                                                                                 ;
;     -- 7 input functions                    ; 96                                                                                   ;
;     -- 6 input functions                    ; 1458                                                                                 ;
;     -- 5 input functions                    ; 1705                                                                                 ;
;     -- 4 input functions                    ; 1288                                                                                 ;
;     -- <=3 input functions                  ; 2249                                                                                 ;
;                                             ;                                                                                      ;
; Dedicated logic registers                   ; 3924                                                                                 ;
;                                             ;                                                                                      ;
; I/O pins                                    ; 112                                                                                  ;
; Total MLAB memory bits                      ; 0                                                                                    ;
; Total block memory bits                     ; 1575296                                                                              ;
;                                             ;                                                                                      ;
; Total DSP Blocks                            ; 3                                                                                    ;
;                                             ;                                                                                      ;
; Total PLLs                                  ; 3                                                                                    ;
;     -- PLLs                                 ; 3                                                                                    ;
;                                             ;                                                                                      ;
; Maximum fan-out node                        ; de10lite_sopc:i_soc|de10lite_sopc_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 3469                                                                                 ;
; Total fan-out                               ; 49783                                                                                ;
; Average fan-out                             ; 4.42                                                                                 ;
+---------------------------------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+---------------+
; Compilation Hierarchy Node                                                                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                     ; Entity Name                                   ; Library Name  ;
+----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+---------------+
; |de10lite_scr1                                                                               ; 6796 (52)           ; 3924 (51)                 ; 1575296           ; 3          ; 112  ; 0            ; |de10lite_scr1                                                                                                                                                                                                                          ; de10lite_scr1                                 ; work          ;
;    |ahb_avalon_bridge:i_ahb_dmem|                                                            ; 16 (16)             ; 38 (38)                   ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|ahb_avalon_bridge:i_ahb_dmem                                                                                                                                                                                             ; ahb_avalon_bridge                             ; work          ;
;    |ahb_avalon_bridge:i_ahb_imem|                                                            ; 5 (5)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|ahb_avalon_bridge:i_ahb_imem                                                                                                                                                                                             ; ahb_avalon_bridge                             ; work          ;
;    |de10lite_sopc:i_soc|                                                                     ; 1172 (0)            ; 1474 (0)                  ; 524416            ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc                                                                                                                                                                                                      ; de10lite_sopc                                 ; de10lite_sopc ;
;       |altera_avalon_mm_bridge:avl_dmem|                                                     ; 7 (7)               ; 172 (172)                 ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_dmem                                                                                                                                                                     ; altera_avalon_mm_bridge                       ; de10lite_sopc ;
;       |altera_avalon_mm_bridge:avl_imem|                                                     ; 3 (3)               ; 98 (98)                   ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem                                                                                                                                                                     ; altera_avalon_mm_bridge                       ; de10lite_sopc ;
;       |altera_error_response_slave:default_slave|                                            ; 36 (0)              ; 23 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|altera_error_response_slave:default_slave                                                                                                                                                            ; altera_error_response_slave                   ; de10lite_sopc ;
;          |altera_error_response_slave_resp_logic:read_channel_resp|                          ; 14 (14)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:read_channel_resp                                                                                                   ; altera_error_response_slave_resp_logic        ; de10lite_sopc ;
;          |altera_error_response_slave_resp_logic:write_channel_resp|                         ; 22 (22)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:write_channel_resp                                                                                                  ; altera_error_response_slave_resp_logic        ; de10lite_sopc ;
;       |altera_reset_controller:rst_controller_001|                                           ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|altera_reset_controller:rst_controller_001                                                                                                                                                           ; altera_reset_controller                       ; de10lite_sopc ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                        ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                ; altera_reset_synchronizer                     ; de10lite_sopc ;
;       |altera_reset_controller:rst_controller_002|                                           ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002                                                                                                                                                           ; altera_reset_controller                       ; de10lite_sopc ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                        ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                ; altera_reset_synchronizer                     ; de10lite_sopc ;
;       |altera_reset_controller:rst_controller|                                               ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|altera_reset_controller:rst_controller                                                                                                                                                               ; altera_reset_controller                       ; de10lite_sopc ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                        ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                    ; altera_reset_synchronizer                     ; de10lite_sopc ;
;       |altera_reset_sequencer:reset_sequencer_0|                                             ; 89 (2)              ; 75 (2)                    ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0                                                                                                                                                             ; altera_reset_sequencer                        ; de10lite_sopc ;
;          |altera_reset_controller:reset_in_sync|                                             ; 1 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_controller:reset_in_sync                                                                                                                       ; altera_reset_controller                       ; de10lite_sopc ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                     ; 1 (1)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_controller:reset_in_sync|altera_reset_synchronizer:alt_rst_sync_uq1                                                                            ; altera_reset_synchronizer                     ; de10lite_sopc ;
;          |altera_reset_sequencer_main:main|                                                  ; 4 (4)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_main:main                                                                                                                            ; altera_reset_sequencer_main                   ; de10lite_sopc ;
;          |altera_reset_sequencer_seq:dsrt_seq|                                               ; 82 (0)              ; 64 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq                                                                                                                         ; altera_reset_sequencer_seq                    ; de10lite_sopc ;
;             |altera_reset_sequencer_dlycntr:dlycntr0|                                        ; 41 (41)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq|altera_reset_sequencer_dlycntr:dlycntr0                                                                                 ; altera_reset_sequencer_dlycntr                ; de10lite_sopc ;
;             |altera_reset_sequencer_dlycntr:dlycntr1|                                        ; 41 (41)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq|altera_reset_sequencer_dlycntr:dlycntr1                                                                                 ; altera_reset_sequencer_dlycntr                ; de10lite_sopc ;
;       |de10lite_sopc_bld_id:bld_id|                                                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_bld_id:bld_id                                                                                                                                                                          ; de10lite_sopc_bld_id                          ; de10lite_sopc ;
;       |de10lite_sopc_mm_interconnect_0:mm_interconnect_0|                                    ; 765 (0)             ; 817 (0)                   ; 128               ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                    ; de10lite_sopc_mm_interconnect_0               ; de10lite_sopc ;
;          |altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|                                  ; 12 (12)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo                                                                                                   ; altera_avalon_sc_fifo                         ; de10lite_sopc ;
;          |altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|                                    ; 10 (10)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo                                                                                                     ; altera_avalon_sc_fifo                         ; de10lite_sopc ;
;          |altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|                             ; 10 (10)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo                                                                                              ; altera_avalon_sc_fifo                         ; de10lite_sopc ;
;          |altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|                                ; 17 (17)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo                                                                                                 ; altera_avalon_sc_fifo                         ; de10lite_sopc ;
;          |altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|                                   ; 12 (12)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo                                                                                                    ; altera_avalon_sc_fifo                         ; de10lite_sopc ;
;          |altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|                                    ; 10 (10)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo                                                                                                     ; altera_avalon_sc_fifo                         ; de10lite_sopc ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                   ; 14 (14)             ; 26 (26)                   ; 128               ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                    ; altera_avalon_sc_fifo                         ; de10lite_sopc ;
;             |altsyncram:mem_rtl_0|                                                           ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                               ; altsyncram                                    ; work          ;
;                |altsyncram_40n1:auto_generated|                                              ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                ; altsyncram_40n1                               ; work          ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                     ; 29 (29)             ; 104 (104)                 ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                      ; altera_avalon_sc_fifo                         ; de10lite_sopc ;
;          |altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|                                    ; 10 (10)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo                                                                                                     ; altera_avalon_sc_fifo                         ; de10lite_sopc ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                              ; 8 (0)               ; 140 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                               ; altera_avalon_st_handshake_clock_crosser      ; de10lite_sopc ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                       ; 8 (8)               ; 140 (136)                 ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                      ; altera_avalon_st_clock_crosser                ; de10lite_sopc ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                        ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ; altera_std_synchronizer_nocut                 ; de10lite_sopc ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                        ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ; altera_std_synchronizer_nocut                 ; de10lite_sopc ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                              ; 3 (0)               ; 82 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                               ; altera_avalon_st_handshake_clock_crosser      ; de10lite_sopc ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                       ; 3 (3)               ; 82 (78)                   ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                      ; altera_avalon_st_clock_crosser                ; de10lite_sopc ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                        ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ; altera_std_synchronizer_nocut                 ; de10lite_sopc ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                        ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ; altera_std_synchronizer_nocut                 ; de10lite_sopc ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                              ; 3 (0)               ; 82 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                               ; altera_avalon_st_handshake_clock_crosser      ; de10lite_sopc ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                       ; 3 (3)               ; 82 (78)                   ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                      ; altera_avalon_st_clock_crosser                ; de10lite_sopc ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                        ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ; altera_std_synchronizer_nocut                 ; de10lite_sopc ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                        ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ; altera_std_synchronizer_nocut                 ; de10lite_sopc ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                  ; 4 (0)               ; 76 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                   ; altera_avalon_st_handshake_clock_crosser      ; de10lite_sopc ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                       ; 4 (4)               ; 76 (72)                   ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                          ; altera_avalon_st_clock_crosser                ; de10lite_sopc ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                        ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer     ; altera_std_synchronizer_nocut                 ; de10lite_sopc ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                        ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer     ; altera_std_synchronizer_nocut                 ; de10lite_sopc ;
;          |altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|                       ; 11 (6)              ; 47 (2)                    ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent                                                                                        ; altera_merlin_axi_slave_ni                    ; de10lite_sopc ;
;             |altera_avalon_sc_fifo:read_rsp_fifo|                                            ; 3 (3)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                    ; altera_avalon_sc_fifo                         ; de10lite_sopc ;
;             |altera_avalon_sc_fifo:write_rsp_fifo|                                           ; 2 (2)               ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                   ; altera_avalon_sc_fifo                         ; de10lite_sopc ;
;          |altera_merlin_master_agent:avl_dmem_m0_agent|                                      ; 18 (18)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_dmem_m0_agent                                                                                                       ; altera_merlin_master_agent                    ; de10lite_sopc ;
;          |altera_merlin_master_agent:avl_imem_m0_agent|                                      ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_imem_m0_agent                                                                                                       ; altera_merlin_master_agent                    ; de10lite_sopc ;
;          |altera_merlin_slave_agent:avl_uart_s0_agent|                                       ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avl_uart_s0_agent                                                                                                        ; altera_merlin_slave_agent                     ; de10lite_sopc ;
;          |altera_merlin_slave_agent:bld_id_s1_agent|                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bld_id_s1_agent                                                                                                          ; altera_merlin_slave_agent                     ; de10lite_sopc ;
;          |altera_merlin_slave_agent:core_clk_freq_s1_agent|                                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:core_clk_freq_s1_agent                                                                                                   ; altera_merlin_slave_agent                     ; de10lite_sopc ;
;          |altera_merlin_slave_agent:pio_led_s1_agent|                                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent                                                                                                         ; altera_merlin_slave_agent                     ; de10lite_sopc ;
;          |altera_merlin_slave_agent:pio_sw_s1_agent|                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent                                                                                                          ; altera_merlin_slave_agent                     ; de10lite_sopc ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                          ; 17 (10)             ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                           ; altera_merlin_slave_agent                     ; de10lite_sopc ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                  ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                             ; altera_merlin_burst_uncompressor              ; de10lite_sopc ;
;          |altera_merlin_slave_agent:soc_id_s1_agent|                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:soc_id_s1_agent                                                                                                          ; altera_merlin_slave_agent                     ; de10lite_sopc ;
;          |altera_merlin_slave_translator:bld_id_s1_translator|                               ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator                                                                                                ; altera_merlin_slave_translator                ; de10lite_sopc ;
;          |altera_merlin_slave_translator:core_clk_freq_s1_translator|                        ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core_clk_freq_s1_translator                                                                                         ; altera_merlin_slave_translator                ; de10lite_sopc ;
;          |altera_merlin_slave_translator:onchip_ram_s1_translator|                           ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator                                                                                            ; altera_merlin_slave_translator                ; de10lite_sopc ;
;          |altera_merlin_slave_translator:pio_led_s1_translator|                              ; 4 (4)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator                                                                                               ; altera_merlin_slave_translator                ; de10lite_sopc ;
;          |altera_merlin_slave_translator:pio_sw_s1_translator|                               ; 5 (5)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator                                                                                                ; altera_merlin_slave_translator                ; de10lite_sopc ;
;          |altera_merlin_slave_translator:soc_id_s1_translator|                               ; 4 (4)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_id_s1_translator                                                                                                ; altera_merlin_slave_translator                ; de10lite_sopc ;
;          |altera_merlin_traffic_limiter:avl_dmem_m0_limiter|                                 ; 13 (13)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:avl_dmem_m0_limiter                                                                                                  ; altera_merlin_traffic_limiter                 ; de10lite_sopc ;
;          |altera_merlin_traffic_limiter:avl_imem_m0_limiter|                                 ; 12 (12)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:avl_imem_m0_limiter                                                                                                  ; altera_merlin_traffic_limiter                 ; de10lite_sopc ;
;          |altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|                       ; 73 (73)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter                                                                                        ; altera_merlin_width_adapter                   ; de10lite_sopc ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                            ; 60 (60)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                             ; altera_merlin_width_adapter                   ; de10lite_sopc ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                            ; 57 (57)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                             ; altera_merlin_width_adapter                   ; de10lite_sopc ;
;          |de10lite_sopc_mm_interconnect_0_cmd_demux:cmd_demux|                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                ; de10lite_sopc_mm_interconnect_0_cmd_demux     ; de10lite_sopc ;
;          |de10lite_sopc_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                       ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                        ; de10lite_sopc_mm_interconnect_0_cmd_demux_001 ; de10lite_sopc ;
;          |de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_001|                               ; 10 (8)              ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                ; de10lite_sopc_mm_interconnect_0_cmd_mux       ; de10lite_sopc ;
;             |altera_merlin_arbitrator:arb|                                                   ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                   ; altera_merlin_arbitrator                      ; de10lite_sopc ;
;          |de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_002|                               ; 19 (16)             ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                ; de10lite_sopc_mm_interconnect_0_cmd_mux       ; de10lite_sopc ;
;             |altera_merlin_arbitrator:arb|                                                   ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                   ; altera_merlin_arbitrator                      ; de10lite_sopc ;
;          |de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_003|                               ; 47 (37)             ; 4 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                ; de10lite_sopc_mm_interconnect_0_cmd_mux       ; de10lite_sopc ;
;             |altera_merlin_arbitrator:arb|                                                   ; 10 (9)              ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                   ; altera_merlin_arbitrator                      ; de10lite_sopc ;
;                |altera_merlin_arb_adder:adder|                                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                     ; altera_merlin_arb_adder                       ; de10lite_sopc ;
;          |de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux|                                   ; 39 (37)             ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                    ; de10lite_sopc_mm_interconnect_0_cmd_mux       ; de10lite_sopc ;
;             |altera_merlin_arbitrator:arb|                                                   ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                       ; altera_merlin_arbitrator                      ; de10lite_sopc ;
;          |de10lite_sopc_mm_interconnect_0_router:router|                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router:router                                                                                                      ; de10lite_sopc_mm_interconnect_0_router        ; de10lite_sopc ;
;          |de10lite_sopc_mm_interconnect_0_router_001:router_001|                             ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_001:router_001                                                                                              ; de10lite_sopc_mm_interconnect_0_router_001    ; de10lite_sopc ;
;          |de10lite_sopc_mm_interconnect_0_rsp_demux:rsp_demux_001|                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                            ; de10lite_sopc_mm_interconnect_0_rsp_demux     ; de10lite_sopc ;
;          |de10lite_sopc_mm_interconnect_0_rsp_demux:rsp_demux_002|                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                            ; de10lite_sopc_mm_interconnect_0_rsp_demux     ; de10lite_sopc ;
;          |de10lite_sopc_mm_interconnect_0_rsp_mux:rsp_mux|                                   ; 64 (64)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                    ; de10lite_sopc_mm_interconnect_0_rsp_mux       ; de10lite_sopc ;
;          |de10lite_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                           ; 87 (87)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                            ; de10lite_sopc_mm_interconnect_0_rsp_mux_001   ; de10lite_sopc ;
;       |de10lite_sopc_onchip_ram:onchip_ram|                                                  ; 1 (1)               ; 0 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram                                                                                                                                                                  ; de10lite_sopc_onchip_ram                      ; de10lite_sopc ;
;          |altsyncram:the_altsyncram|                                                         ; 0 (0)               ; 0 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram                                                                                                                                        ; altsyncram                                    ; work          ;
;             |altsyncram_7dl1:auto_generated|                                                 ; 0 (0)               ; 0 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated                                                                                                         ; altsyncram_7dl1                               ; work          ;
;       |de10lite_sopc_pio_led:pio_led|                                                        ; 22 (22)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_pio_led:pio_led                                                                                                                                                                        ; de10lite_sopc_pio_led                         ; de10lite_sopc ;
;       |de10lite_sopc_pio_sw:pio_sw|                                                          ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_pio_sw:pio_sw                                                                                                                                                                          ; de10lite_sopc_pio_sw                          ; de10lite_sopc ;
;       |de10lite_sopc_pll_0:pll_0|                                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_pll_0:pll_0                                                                                                                                                                            ; de10lite_sopc_pll_0                           ; de10lite_sopc ;
;          |altera_pll:altera_pll_i|                                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                    ; altera_pll                                    ; work          ;
;       |de10lite_sopc_sdram:sdram|                                                            ; 239 (186)           ; 250 (158)                 ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram                                                                                                                                                                            ; de10lite_sopc_sdram                           ; de10lite_sopc ;
;          |de10lite_sopc_sdram_input_efifo_module:the_de10lite_sopc_sdram_input_efifo_module| ; 53 (53)             ; 92 (92)                   ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|de10lite_sopc_sdram_input_efifo_module:the_de10lite_sopc_sdram_input_efifo_module                                                                                          ; de10lite_sopc_sdram_input_efifo_module        ; de10lite_sopc ;
;    |scr1_top_ahb:i_scr1|                                                                     ; 5129 (0)            ; 1984 (0)                  ; 1050624           ; 3          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1                                                                                                                                                                                                      ; scr1_top_ahb                                  ; work          ;
;       |scr1_core_top:i_core_top|                                                             ; 4528 (2)            ; 1644 (0)                  ; 2048              ; 3          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top                                                                                                                                                                             ; scr1_core_top                                 ; work          ;
;          |scr1_dm:i_dm|                                                                      ; 490 (490)           ; 372 (372)                 ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm                                                                                                                                                                ; scr1_dm                                       ; work          ;
;          |scr1_dmi:i_dmi|                                                                    ; 106 (106)           ; 73 (73)                   ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dmi:i_dmi                                                                                                                                                              ; scr1_dmi                                      ; work          ;
;          |scr1_pipe_top:i_pipe_top|                                                          ; 3782 (8)            ; 1029 (0)                  ; 2048              ; 3          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top                                                                                                                                                    ; scr1_pipe_top                                 ; work          ;
;             |scr1_ipic:i_pipe_ipic|                                                          ; 324 (324)           ; 92 (92)                   ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic                                                                                                                              ; scr1_ipic                                     ; work          ;
;             |scr1_pipe_csr:i_pipe_csr|                                                       ; 674 (674)           ; 262 (262)                 ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr                                                                                                                           ; scr1_pipe_csr                                 ; work          ;
;             |scr1_pipe_exu:i_pipe_exu|                                                       ; 1658 (1014)         ; 252 (117)                 ; 0                 ; 3          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu                                                                                                                           ; scr1_pipe_exu                                 ; work          ;
;                |scr1_pipe_ialu:i_ialu|                                                       ; 628 (628)           ; 130 (130)                 ; 0                 ; 3          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu                                                                                                     ; scr1_pipe_ialu                                ; work          ;
;                |scr1_pipe_lsu:i_lsu|                                                         ; 16 (16)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_lsu:i_lsu                                                                                                       ; scr1_pipe_lsu                                 ; work          ;
;             |scr1_pipe_hdu:i_pipe_hdu|                                                       ; 147 (147)           ; 97 (97)                   ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu                                                                                                                           ; scr1_pipe_hdu                                 ; work          ;
;             |scr1_pipe_idu:i_pipe_idu|                                                       ; 287 (287)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_idu:i_pipe_idu                                                                                                                           ; scr1_pipe_idu                                 ; work          ;
;             |scr1_pipe_ifu:i_pipe_ifu|                                                       ; 238 (238)           ; 112 (112)                 ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu                                                                                                                           ; scr1_pipe_ifu                                 ; work          ;
;             |scr1_pipe_mprf:i_pipe_mprf|                                                     ; 93 (93)             ; 36 (36)                   ; 2048              ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf                                                                                                                         ; scr1_pipe_mprf                                ; work          ;
;                |altsyncram:mprf_int2_rtl_0|                                                  ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|altsyncram:mprf_int2_rtl_0                                                                                              ; altsyncram                                    ; work          ;
;                   |altsyncram_ruo1:auto_generated|                                           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|altsyncram:mprf_int2_rtl_0|altsyncram_ruo1:auto_generated                                                               ; altsyncram_ruo1                               ; work          ;
;                |altsyncram:mprf_int_rtl_0|                                                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|altsyncram:mprf_int_rtl_0                                                                                               ; altsyncram                                    ; work          ;
;                   |altsyncram_ruo1:auto_generated|                                           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|altsyncram:mprf_int_rtl_0|altsyncram_ruo1:auto_generated                                                                ; altsyncram_ruo1                               ; work          ;
;             |scr1_pipe_tdu:i_pipe_tdu|                                                       ; 353 (353)           ; 178 (178)                 ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_tdu:i_pipe_tdu                                                                                                                           ; scr1_pipe_tdu                                 ; work          ;
;          |scr1_scu:i_scu|                                                                    ; 26 (26)             ; 45 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu                                                                                                                                                              ; scr1_scu                                      ; work          ;
;             |scr1_data_sync_cell:i_core_rstn_status_sync|                                    ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_data_sync_cell:i_core_rstn_status_sync                                                                                                                  ; scr1_data_sync_cell                           ; work          ;
;             |scr1_data_sync_cell:i_hdu_rstn_status_sync|                                     ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_data_sync_cell:i_hdu_rstn_status_sync                                                                                                                   ; scr1_data_sync_cell                           ; work          ;
;             |scr1_data_sync_cell:i_sys_rstn_status_sync|                                     ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_data_sync_cell:i_sys_rstn_status_sync                                                                                                                   ; scr1_data_sync_cell                           ; work          ;
;             |scr1_reset_buf_cell:i_dm_rstn_buf_cell|                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_dm_rstn_buf_cell                                                                                                                       ; scr1_reset_buf_cell                           ; work          ;
;             |scr1_reset_qlfy_adapter_cell_sync:i_core_rstn_qlfy_adapter_cell_sync|           ; 0 (0)               ; 2 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_core_rstn_qlfy_adapter_cell_sync                                                                                         ; scr1_reset_qlfy_adapter_cell_sync             ; work          ;
;                |scr1_reset_buf_cell:i_reset_output_buf|                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_core_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf                                                  ; scr1_reset_buf_cell                           ; work          ;
;             |scr1_reset_qlfy_adapter_cell_sync:i_hdu_rstn_qlfy_adapter_cell_sync|            ; 0 (0)               ; 2 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_hdu_rstn_qlfy_adapter_cell_sync                                                                                          ; scr1_reset_qlfy_adapter_cell_sync             ; work          ;
;                |scr1_reset_buf_cell:i_reset_output_buf|                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_hdu_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf                                                   ; scr1_reset_buf_cell                           ; work          ;
;             |scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|            ; 0 (0)               ; 2 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync                                                                                          ; scr1_reset_qlfy_adapter_cell_sync             ; work          ;
;                |scr1_reset_buf_cell:i_reset_output_buf|                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf                                                   ; scr1_reset_buf_cell                           ; work          ;
;          |scr1_tapc:i_tapc|                                                                  ; 114 (47)            ; 98 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc                                                                                                                                                            ; scr1_tapc                                     ; work          ;
;             |scr1_tapc_shift_reg:i_bypass_reg|                                               ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_bypass_reg                                                                                                                           ; scr1_tapc_shift_reg                           ; work          ;
;             |scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|                                        ; 33 (33)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg                                                                                                                    ; scr1_tapc_shift_reg                           ; work          ;
;             |scr1_tapc_shift_reg:i_tap_idcode_reg|                                           ; 33 (33)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg                                                                                                                       ; scr1_tapc_shift_reg                           ; work          ;
;          |scr1_tapc_synchronizer:i_tapc_synchronizer|                                        ; 8 (8)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc_synchronizer:i_tapc_synchronizer                                                                                                                                  ; scr1_tapc_synchronizer                        ; work          ;
;       |scr1_dmem_ahb:i_dmem_ahb|                                                             ; 83 (83)             ; 105 (105)                 ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_dmem_ahb:i_dmem_ahb                                                                                                                                                                             ; scr1_dmem_ahb                                 ; work          ;
;       |scr1_dmem_router:i_dmem_router|                                                       ; 47 (47)             ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_dmem_router:i_dmem_router                                                                                                                                                                       ; scr1_dmem_router                              ; work          ;
;       |scr1_imem_ahb:i_imem_ahb|                                                             ; 36 (36)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_imem_ahb:i_imem_ahb                                                                                                                                                                             ; scr1_imem_ahb                                 ; work          ;
;       |scr1_imem_router:i_imem_router|                                                       ; 43 (43)             ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_imem_router:i_imem_router                                                                                                                                                                       ; scr1_imem_router                              ; work          ;
;       |scr1_reset_and2_cell:i_tapc_rstn_and2_cell|                                           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_reset_and2_cell:i_tapc_rstn_and2_cell                                                                                                                                                           ; scr1_reset_and2_cell                          ; work          ;
;       |scr1_reset_sync_cell:i_cpu_rstn_reset_sync|                                           ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_cpu_rstn_reset_sync                                                                                                                                                           ; scr1_reset_sync_cell                          ; work          ;
;       |scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|                                         ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync                                                                                                                                                         ; scr1_reset_sync_cell                          ; work          ;
;       |scr1_reset_sync_cell:i_rstn_reset_sync|                                               ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_rstn_reset_sync                                                                                                                                                               ; scr1_reset_sync_cell                          ; work          ;
;       |scr1_tcm:i_tcm|                                                                       ; 75 (37)             ; 6 (4)                     ; 1048576           ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_tcm:i_tcm                                                                                                                                                                                       ; scr1_tcm                                      ; work          ;
;          |scr1_dp_memory:i_dp_memory|                                                        ; 38 (4)              ; 2 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_tcm:i_tcm|scr1_dp_memory:i_dp_memory                                                                                                                                                            ; scr1_dp_memory                                ; work          ;
;             |altsyncram:memory_array_rtl_0|                                                  ; 34 (0)              ; 1 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_tcm:i_tcm|scr1_dp_memory:i_dp_memory|altsyncram:memory_array_rtl_0                                                                                                                              ; altsyncram                                    ; work          ;
;                |altsyncram_vju1:auto_generated|                                              ; 34 (0)              ; 1 (1)                     ; 524288            ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_tcm:i_tcm|scr1_dp_memory:i_dp_memory|altsyncram:memory_array_rtl_0|altsyncram_vju1:auto_generated                                                                                               ; altsyncram_vju1                               ; work          ;
;                   |decode_5la:decode2|                                                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_tcm:i_tcm|scr1_dp_memory:i_dp_memory|altsyncram:memory_array_rtl_0|altsyncram_vju1:auto_generated|decode_5la:decode2                                                                            ; decode_5la                                    ; work          ;
;                   |mux_2hb:mux3|                                                             ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_tcm:i_tcm|scr1_dp_memory:i_dp_memory|altsyncram:memory_array_rtl_0|altsyncram_vju1:auto_generated|mux_2hb:mux3                                                                                  ; mux_2hb                                       ; work          ;
;             |altsyncram:memory_array_rtl_1|                                                  ; 0 (0)               ; 1 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_tcm:i_tcm|scr1_dp_memory:i_dp_memory|altsyncram:memory_array_rtl_1                                                                                                                              ; altsyncram                                    ; work          ;
;                |altsyncram_vju1:auto_generated|                                              ; 0 (0)               ; 1 (1)                     ; 524288            ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_tcm:i_tcm|scr1_dp_memory:i_dp_memory|altsyncram:memory_array_rtl_1|altsyncram_vju1:auto_generated                                                                                               ; altsyncram_vju1                               ; work          ;
;       |scr1_timer:i_timer|                                                                   ; 316 (316)           ; 185 (185)                 ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_timer:i_timer                                                                                                                                                                                   ; scr1_timer                                    ; work          ;
;    |uart_top:i_uart|                                                                         ; 422 (0)             ; 344 (0)                   ; 256               ; 0          ; 0    ; 0            ; |de10lite_scr1|uart_top:i_uart                                                                                                                                                                                                          ; uart_top                                      ; work          ;
;       |uart_regs:regs|                                                                       ; 410 (154)           ; 319 (114)                 ; 256               ; 0          ; 0    ; 0            ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs                                                                                                                                                                                           ; uart_regs                                     ; work          ;
;          |uart_receiver:receiver|                                                            ; 195 (104)           ; 142 (54)                  ; 128               ; 0          ; 0    ; 0            ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver                                                                                                                                                                    ; uart_receiver                                 ; work          ;
;             |uart_rfifo:fifo_rx|                                                             ; 91 (87)             ; 88 (62)                   ; 128               ; 0          ; 0    ; 0            ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx                                                                                                                                                 ; uart_rfifo                                    ; work          ;
;                |raminfr:rfifo|                                                               ; 4 (4)               ; 26 (26)                   ; 128               ; 0          ; 0    ; 0            ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo                                                                                                                                   ; raminfr                                       ; work          ;
;                   |altsyncram:ram_rtl_0|                                                     ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0                                                                                                              ; altsyncram                                    ; work          ;
;                      |altsyncram_egi1:auto_generated|                                        ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_egi1:auto_generated                                                                               ; altsyncram_egi1                               ; work          ;
;          |uart_sync_flops:i_uart_sync_flops|                                                 ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_sync_flops:i_uart_sync_flops                                                                                                                                                         ; uart_sync_flops                               ; work          ;
;          |uart_transmitter:transmitter|                                                      ; 60 (31)             ; 61 (22)                   ; 128               ; 0          ; 0    ; 0            ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter                                                                                                                                                              ; uart_transmitter                              ; work          ;
;             |uart_tfifo:fifo_tx|                                                             ; 29 (18)             ; 39 (13)                   ; 128               ; 0          ; 0    ; 0            ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx                                                                                                                                           ; uart_tfifo                                    ; work          ;
;                |raminfr:tfifo|                                                               ; 11 (11)             ; 26 (26)                   ; 128               ; 0          ; 0    ; 0            ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo                                                                                                                             ; raminfr                                       ; work          ;
;                   |altsyncram:ram_rtl_0|                                                     ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0                                                                                                        ; altsyncram                                    ; work          ;
;                      |altsyncram_egi1:auto_generated|                                        ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_egi1:auto_generated                                                                         ; altsyncram_egi1                               ; work          ;
;       |uart_wb:wb_interface|                                                                 ; 12 (12)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |de10lite_scr1|uart_top:i_uart|uart_wb:wb_interface                                                                                                                                                                                     ; uart_wb                                       ; work          ;
+----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+---------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------+
; Name                                                                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------+
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128    ; None     ;
; de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Single Port      ; 8192         ; 64           ; --           ; --           ; 524288 ; scbl.hex ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|altsyncram:mprf_int2_rtl_0|altsyncram_ruo1:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None     ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|altsyncram:mprf_int_rtl_0|altsyncram_ruo1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None     ;
; scr1_top_ahb:i_scr1|scr1_tcm:i_tcm|scr1_dp_memory:i_dp_memory|altsyncram:memory_array_rtl_0|altsyncram_vju1:auto_generated|ALTSYNCRAM                                                ; AUTO ; Simple Dual Port ; 16384        ; 32           ; 16384        ; 32           ; 524288 ; None     ;
; scr1_top_ahb:i_scr1|scr1_tcm:i_tcm|scr1_dp_memory:i_dp_memory|altsyncram:memory_array_rtl_1|altsyncram_vju1:auto_generated|ALTSYNCRAM                                                ; AUTO ; Simple Dual Port ; 16384        ; 32           ; 16384        ; 32           ; 524288 ; None     ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_egi1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128    ; None     ;
; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_egi1:auto_generated|ALTSYNCRAM                          ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128    ; None     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 2           ;
; Sum of two 18x18                  ; 1           ;
; Total number of DSP blocks        ; 3           ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 1           ;
; Fixed Point Unsigned Multiplier   ; 1           ;
; Fixed Point Mixed Sign Multiplier ; 2           ;
+-----------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                        ; IP Include File                                                        ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+
; N/A    ; Qsys                                     ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc                                                                                                                                                                                                                     ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_avalon_mm_bridge                  ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_dmem                                                                                                                                                                                    ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_avalon_mm_bridge                  ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem                                                                                                                                                                                    ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_avalon_mm_bridge                  ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_uart                                                                                                                                                                                    ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_avalon_pio                        ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_bld_id:bld_id                                                                                                                                                                                         ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_avalon_pio                        ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:core_clk_freq                                                                                                                                                                           ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_error_response_slave              ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|altera_error_response_slave:default_slave                                                                                                                                                                           ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_mm_interconnect                   ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                   ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                               ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0             ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001                                                                                       ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002                                                                                       ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0 ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_003                                                                                       ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_003|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0 ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_004                                                                                       ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_004|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0 ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_005                                                                                       ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_005|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0 ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_006                                                                                       ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_006|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0 ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_007                                                                                       ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_007|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0 ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_master_agent               ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_dmem_m0_agent                                                                                                                      ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:avl_dmem_m0_limiter                                                                                                                 ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_master_translator          ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avl_dmem_m0_translator                                                                                                            ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_master_agent               ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_imem_m0_agent                                                                                                                      ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:avl_imem_m0_limiter                                                                                                                 ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_master_translator          ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avl_imem_m0_translator                                                                                                            ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avl_uart_s0_agent                                                                                                                       ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo                                                                                                                  ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avl_uart_s0_translator                                                                                                             ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bld_id_s1_agent                                                                                                                         ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo                                                                                                                    ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator                                                                                                               ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                               ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                       ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                   ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                               ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                               ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                               ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                           ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux_004:cmd_mux_005                                                                                                           ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux_004:cmd_mux_006                                                                                                           ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux_004:cmd_mux_007                                                                                                           ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux_004:cmd_mux_008                                                                                                           ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux_004:cmd_mux_009                                                                                                           ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:core_clk_freq_s1_agent                                                                                                                  ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo                                                                                                             ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core_clk_freq_s1_translator                                                                                                        ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                  ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                              ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                              ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                              ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_axi_slave_ni               ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent                                                                                                       ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                                   ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                                  ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent                                                                                                                     ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo                                                                                                                ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter                                                                                                           ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_width_adapter              ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter                                                                                                       ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_width_adapter              ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_rsp_width_adapter                                                                                                       ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator                                                                                                           ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent                                                                                                                        ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo                                                                                                                   ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator                                                                                                              ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent                                                                                                                         ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo                                                                                                                    ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator                                                                                                               ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router:router                                                                                                                     ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_001:router_001                                                                                                             ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_002:router_002                                                                                                             ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_002:router_003                                                                                                             ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_004:router_004                                                                                                             ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_005:router_005                                                                                                             ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_006:router_006                                                                                                             ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_006:router_007                                                                                                             ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_006:router_008                                                                                                             ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_006:router_009                                                                                                             ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_006:router_010                                                                                                             ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_006:router_011                                                                                                             ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                               ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                           ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                           ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                       ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_demux_004:rsp_demux_004                                                                                                       ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_demux_004:rsp_demux_005                                                                                                       ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_demux_004:rsp_demux_006                                                                                                       ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_demux_004:rsp_demux_007                                                                                                       ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_demux_004:rsp_demux_008                                                                                                       ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_demux_004:rsp_demux_009                                                                                                       ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                   ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                           ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                          ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                   ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                     ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_width_adapter              ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                            ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_width_adapter              ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                            ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:soc_id_s1_agent                                                                                                                         ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo                                                                                                                    ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_id_s1_translator                                                                                                               ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_avalon_onchip_memory2             ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram                                                                                                                                                                                 ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_avalon_pio                        ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_pio_led:pio_led                                                                                                                                                                                       ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_avalon_pio                        ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_pio_sw:pio_sw                                                                                                                                                                                         ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_pll                               ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_pll_0:pll_0                                                                                                                                                                                           ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_reset_sequencer                   ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0                                                                                                                                                                            ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_reset_controller                  ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_controller:reset_in_sync                                                                                                                                      ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_reset_controller                  ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|altera_reset_controller:rst_controller                                                                                                                                                                              ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_reset_controller                  ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|altera_reset_controller:rst_controller_001                                                                                                                                                                          ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_reset_controller                  ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002                                                                                                                                                                          ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram                                                                                                                                                                                           ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
; Altera ; altera_avalon_pio                        ; 17.1    ; N/A          ; N/A          ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:soc_id                                                                                                                                                                                  ; C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/qsys/de10lite_sopc.qsys ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_next          ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_state                                                                                                                  ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|i_next ;
+------------+------------+------------+------------+---------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                      ;
+------------+------------+------------+------------+---------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                               ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                               ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                               ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                               ;
+------------+------------+------------+------------+---------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|i_state            ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de10lite_scr1|de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_main:main|state ;
+-------------------+------------------+------------------+--------------------------------------------------------------------------+
; Name              ; state.S_ASRT_SEQ ; state.S_DSRT_SEQ ; state.S_ASRT_HOLD                                                        ;
+-------------------+------------------+------------------+--------------------------------------------------------------------------+
; state.S_ASRT_SEQ  ; 0                ; 0                ; 0                                                                        ;
; state.S_ASRT_HOLD ; 1                ; 0                ; 1                                                                        ;
; state.S_DSRT_SEQ  ; 1                ; 1                ; 0                                                                        ;
+-------------------+------------------+------------------+--------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de10lite_scr1|de10lite_sopc:i_soc|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:read_channel_resp|state ;
+---------------+--------------+---------------+---------------+----------------------------------------------------------------------------------------------+
; Name          ; state.S_RESP ; state.S_WADDR ; state.S_WDATA ; state.S_IDLE                                                                                 ;
+---------------+--------------+---------------+---------------+----------------------------------------------------------------------------------------------+
; state.S_IDLE  ; 0            ; 0             ; 0             ; 0                                                                                            ;
; state.S_WDATA ; 0            ; 0             ; 1             ; 1                                                                                            ;
; state.S_WADDR ; 0            ; 1             ; 0             ; 1                                                                                            ;
; state.S_RESP  ; 1            ; 0             ; 0             ; 1                                                                                            ;
+---------------+--------------+---------------+---------------+----------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de10lite_scr1|de10lite_sopc:i_soc|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:write_channel_resp|state ;
+---------------+--------------+---------------+---------------+-----------------------------------------------------------------------------------------------+
; Name          ; state.S_RESP ; state.S_WADDR ; state.S_WDATA ; state.S_IDLE                                                                                  ;
+---------------+--------------+---------------+---------------+-----------------------------------------------------------------------------------------------+
; state.S_IDLE  ; 0            ; 0             ; 0             ; 0                                                                                             ;
; state.S_WDATA ; 0            ; 0             ; 1             ; 1                                                                                             ;
; state.S_WADDR ; 0            ; 1             ; 0             ; 1                                                                                             ;
; state.S_RESP  ; 1            ; 0             ; 0             ; 1                                                                                             ;
+---------------+--------------+---------------+---------------+-----------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |de10lite_scr1|ahb_avalon_bridge:i_ahb_dmem|state           ;
+------------------+------------------+------------+-------------+------------+
; Name             ; state.READ_STALL ; state.READ ; state.WRITE ; state.IDLE ;
+------------------+------------------+------------+-------------+------------+
; state.IDLE       ; 0                ; 0          ; 0           ; 0          ;
; state.WRITE      ; 0                ; 0          ; 1           ; 1          ;
; state.READ       ; 0                ; 1          ; 0           ; 1          ;
; state.READ_STALL ; 1                ; 0          ; 0           ; 1          ;
+------------------+------------------+------------+-------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |de10lite_scr1|ahb_avalon_bridge:i_ahb_imem|state           ;
+------------------+------------------+------------+-------------+------------+
; Name             ; state.READ_STALL ; state.READ ; state.WRITE ; state.IDLE ;
+------------------+------------------+------------+-------------+------------+
; state.IDLE       ; 0                ; 0          ; 0           ; 0          ;
; state.WRITE      ; 0                ; 0          ; 1           ; 1          ;
; state.READ       ; 0                ; 1          ; 0           ; 1          ;
; state.READ_STALL ; 1                ; 0          ; 0           ; 1          ;
+------------------+------------------+------------+-------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |de10lite_scr1|uart_top:i_uart|uart_wb:wb_interface|wbstate ;
+------------+------------+------------+------------+-------------------------+
; Name       ; wbstate.11 ; wbstate.10 ; wbstate.01 ; wbstate.00              ;
+------------+------------+------------+------------+-------------------------+
; wbstate.00 ; 0          ; 0          ; 0          ; 0                       ;
; wbstate.01 ; 0          ; 0          ; 1          ; 1                       ;
; wbstate.10 ; 0          ; 1          ; 0          ; 1                       ;
; wbstate.11 ; 1          ; 0          ; 0          ; 1                       ;
+------------+------------+------------+------------+-------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------+
; State Machine - |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_dmem_router:i_dmem_router|port_sel_r                  ;
+---------------------------+---------------------------+---------------------------+---------------------------+
; Name                      ; port_sel_r.SCR1_SEL_PORT0 ; port_sel_r.SCR1_SEL_PORT2 ; port_sel_r.SCR1_SEL_PORT1 ;
+---------------------------+---------------------------+---------------------------+---------------------------+
; port_sel_r.SCR1_SEL_PORT0 ; 0                         ; 0                         ; 0                         ;
; port_sel_r.SCR1_SEL_PORT1 ; 1                         ; 0                         ; 1                         ;
; port_sel_r.SCR1_SEL_PORT2 ; 1                         ; 1                         ; 0                         ;
+---------------------------+---------------------------+---------------------------+---------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|dhi_fsm_ff                                                                                                                                                          ;
+---------------------------------+---------------------------------+---------------------------------+-------------------------------+--------------------------------+-------------------------------+---------------------------+---------------------------+
; Name                            ; dhi_fsm_ff.DHI_STATE_RESUME_RUN ; dhi_fsm_ff.DHI_STATE_RESUME_REQ ; dhi_fsm_ff.DHI_STATE_HALT_REQ ; dhi_fsm_ff.DHI_STATE_EXEC_HALT ; dhi_fsm_ff.DHI_STATE_EXEC_RUN ; dhi_fsm_ff.DHI_STATE_EXEC ; dhi_fsm_ff.DHI_STATE_IDLE ;
+---------------------------------+---------------------------------+---------------------------------+-------------------------------+--------------------------------+-------------------------------+---------------------------+---------------------------+
; dhi_fsm_ff.DHI_STATE_IDLE       ; 0                               ; 0                               ; 0                             ; 0                              ; 0                             ; 0                         ; 0                         ;
; dhi_fsm_ff.DHI_STATE_EXEC       ; 0                               ; 0                               ; 0                             ; 0                              ; 0                             ; 1                         ; 1                         ;
; dhi_fsm_ff.DHI_STATE_EXEC_RUN   ; 0                               ; 0                               ; 0                             ; 0                              ; 1                             ; 0                         ; 1                         ;
; dhi_fsm_ff.DHI_STATE_EXEC_HALT  ; 0                               ; 0                               ; 0                             ; 1                              ; 0                             ; 0                         ; 1                         ;
; dhi_fsm_ff.DHI_STATE_HALT_REQ   ; 0                               ; 0                               ; 1                             ; 0                              ; 0                             ; 0                         ; 1                         ;
; dhi_fsm_ff.DHI_STATE_RESUME_REQ ; 0                               ; 1                               ; 0                             ; 0                              ; 0                             ; 0                         ; 1                         ;
; dhi_fsm_ff.DHI_STATE_RESUME_RUN ; 1                               ; 0                               ; 0                             ; 0                              ; 0                             ; 0                         ; 1                         ;
+---------------------------------+---------------------------------+---------------------------------+-------------------------------+--------------------------------+-------------------------------+---------------------------+---------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|abs_fsm_ff                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------+--------------------------------------+-----------------------------+------------------------------------+-----------------------------+----------------------------------------------+--------------------------------------+-----------------------------+--------------------------------------------+------------------------------------+------------------------------+---------------------------+--------------------------+---------------------------+
; Name                                         ; abs_fsm_ff.ABS_STATE_CSR_RETURN_XREG ; abs_fsm_ff.ABS_STATE_CSR_RW ; abs_fsm_ff.ABS_STATE_CSR_SAVE_XREG ; abs_fsm_ff.ABS_STATE_CSR_RO ; abs_fsm_ff.ABS_STATE_MEM_RETURN_XREG_FORADDR ; abs_fsm_ff.ABS_STATE_MEM_RETURN_XREG ; abs_fsm_ff.ABS_STATE_MEM_RW ; abs_fsm_ff.ABS_STATE_MEM_SAVE_XREG_FORADDR ; abs_fsm_ff.ABS_STATE_MEM_SAVE_XREG ; abs_fsm_ff.ABS_STATE_XREG_RW ; abs_fsm_ff.ABS_STATE_EXEC ; abs_fsm_ff.ABS_STATE_ERR ; abs_fsm_ff.ABS_STATE_IDLE ;
+----------------------------------------------+--------------------------------------+-----------------------------+------------------------------------+-----------------------------+----------------------------------------------+--------------------------------------+-----------------------------+--------------------------------------------+------------------------------------+------------------------------+---------------------------+--------------------------+---------------------------+
; abs_fsm_ff.ABS_STATE_IDLE                    ; 0                                    ; 0                           ; 0                                  ; 0                           ; 0                                            ; 0                                    ; 0                           ; 0                                          ; 0                                  ; 0                            ; 0                         ; 0                        ; 0                         ;
; abs_fsm_ff.ABS_STATE_ERR                     ; 0                                    ; 0                           ; 0                                  ; 0                           ; 0                                            ; 0                                    ; 0                           ; 0                                          ; 0                                  ; 0                            ; 0                         ; 1                        ; 1                         ;
; abs_fsm_ff.ABS_STATE_EXEC                    ; 0                                    ; 0                           ; 0                                  ; 0                           ; 0                                            ; 0                                    ; 0                           ; 0                                          ; 0                                  ; 0                            ; 1                         ; 0                        ; 1                         ;
; abs_fsm_ff.ABS_STATE_XREG_RW                 ; 0                                    ; 0                           ; 0                                  ; 0                           ; 0                                            ; 0                                    ; 0                           ; 0                                          ; 0                                  ; 1                            ; 0                         ; 0                        ; 1                         ;
; abs_fsm_ff.ABS_STATE_MEM_SAVE_XREG           ; 0                                    ; 0                           ; 0                                  ; 0                           ; 0                                            ; 0                                    ; 0                           ; 0                                          ; 1                                  ; 0                            ; 0                         ; 0                        ; 1                         ;
; abs_fsm_ff.ABS_STATE_MEM_SAVE_XREG_FORADDR   ; 0                                    ; 0                           ; 0                                  ; 0                           ; 0                                            ; 0                                    ; 0                           ; 1                                          ; 0                                  ; 0                            ; 0                         ; 0                        ; 1                         ;
; abs_fsm_ff.ABS_STATE_MEM_RW                  ; 0                                    ; 0                           ; 0                                  ; 0                           ; 0                                            ; 0                                    ; 1                           ; 0                                          ; 0                                  ; 0                            ; 0                         ; 0                        ; 1                         ;
; abs_fsm_ff.ABS_STATE_MEM_RETURN_XREG         ; 0                                    ; 0                           ; 0                                  ; 0                           ; 0                                            ; 1                                    ; 0                           ; 0                                          ; 0                                  ; 0                            ; 0                         ; 0                        ; 1                         ;
; abs_fsm_ff.ABS_STATE_MEM_RETURN_XREG_FORADDR ; 0                                    ; 0                           ; 0                                  ; 0                           ; 1                                            ; 0                                    ; 0                           ; 0                                          ; 0                                  ; 0                            ; 0                         ; 0                        ; 1                         ;
; abs_fsm_ff.ABS_STATE_CSR_RO                  ; 0                                    ; 0                           ; 0                                  ; 1                           ; 0                                            ; 0                                    ; 0                           ; 0                                          ; 0                                  ; 0                            ; 0                         ; 0                        ; 1                         ;
; abs_fsm_ff.ABS_STATE_CSR_SAVE_XREG           ; 0                                    ; 0                           ; 1                                  ; 0                           ; 0                                            ; 0                                    ; 0                           ; 0                                          ; 0                                  ; 0                            ; 0                         ; 0                        ; 1                         ;
; abs_fsm_ff.ABS_STATE_CSR_RW                  ; 0                                    ; 1                           ; 0                                  ; 0                           ; 0                                            ; 0                                    ; 0                           ; 0                                          ; 0                                  ; 0                            ; 0                         ; 0                        ; 1                         ;
; abs_fsm_ff.ABS_STATE_CSR_RETURN_XREG         ; 1                                    ; 0                           ; 0                                  ; 0                           ; 0                                            ; 0                                    ; 0                           ; 0                                          ; 0                                  ; 0                            ; 0                         ; 0                        ; 1                         ;
+----------------------------------------------+--------------------------------------+-----------------------------+------------------------------------+-----------------------------+----------------------------------------------+--------------------------------------+-----------------------------+--------------------------------------------+------------------------------------+------------------------------+---------------------------+--------------------------+---------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_fsm_ff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------+-------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+--------------------------------------+---------------------------------------+-------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+--------------------------------------+---------------------------------------+--------------------------------+---------------------------------+
; Name                                  ; tap_fsm_ff.SCR1_TAP_STATE_IR_UPDATE ; tap_fsm_ff.SCR1_TAP_STATE_IR_EXIT2 ; tap_fsm_ff.SCR1_TAP_STATE_IR_PAUSE ; tap_fsm_ff.SCR1_TAP_STATE_IR_EXIT1 ; tap_fsm_ff.SCR1_TAP_STATE_IR_SHIFT ; tap_fsm_ff.SCR1_TAP_STATE_IR_CAPTURE ; tap_fsm_ff.SCR1_TAP_STATE_IR_SEL_SCAN ; tap_fsm_ff.SCR1_TAP_STATE_DR_UPDATE ; tap_fsm_ff.SCR1_TAP_STATE_DR_EXIT2 ; tap_fsm_ff.SCR1_TAP_STATE_DR_PAUSE ; tap_fsm_ff.SCR1_TAP_STATE_DR_EXIT1 ; tap_fsm_ff.SCR1_TAP_STATE_DR_SHIFT ; tap_fsm_ff.SCR1_TAP_STATE_DR_CAPTURE ; tap_fsm_ff.SCR1_TAP_STATE_DR_SEL_SCAN ; tap_fsm_ff.SCR1_TAP_STATE_IDLE ; tap_fsm_ff.SCR1_TAP_STATE_RESET ;
+---------------------------------------+-------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+--------------------------------------+---------------------------------------+-------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+--------------------------------------+---------------------------------------+--------------------------------+---------------------------------+
; tap_fsm_ff.SCR1_TAP_STATE_RESET       ; 0                                   ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                    ; 0                                     ; 0                                   ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                    ; 0                                     ; 0                              ; 0                               ;
; tap_fsm_ff.SCR1_TAP_STATE_IDLE        ; 0                                   ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                    ; 0                                     ; 0                                   ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                    ; 0                                     ; 1                              ; 1                               ;
; tap_fsm_ff.SCR1_TAP_STATE_DR_SEL_SCAN ; 0                                   ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                    ; 0                                     ; 0                                   ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                    ; 1                                     ; 0                              ; 1                               ;
; tap_fsm_ff.SCR1_TAP_STATE_DR_CAPTURE  ; 0                                   ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                    ; 0                                     ; 0                                   ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                    ; 0                                     ; 0                              ; 1                               ;
; tap_fsm_ff.SCR1_TAP_STATE_DR_SHIFT    ; 0                                   ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                    ; 0                                     ; 0                                   ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 0                                    ; 0                                     ; 0                              ; 1                               ;
; tap_fsm_ff.SCR1_TAP_STATE_DR_EXIT1    ; 0                                   ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                    ; 0                                     ; 0                                   ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 0                                    ; 0                                     ; 0                              ; 1                               ;
; tap_fsm_ff.SCR1_TAP_STATE_DR_PAUSE    ; 0                                   ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                    ; 0                                     ; 0                                   ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 0                                    ; 0                                     ; 0                              ; 1                               ;
; tap_fsm_ff.SCR1_TAP_STATE_DR_EXIT2    ; 0                                   ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                    ; 0                                     ; 0                                   ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                    ; 0                                     ; 0                              ; 1                               ;
; tap_fsm_ff.SCR1_TAP_STATE_DR_UPDATE   ; 0                                   ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                    ; 0                                     ; 1                                   ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                    ; 0                                     ; 0                              ; 1                               ;
; tap_fsm_ff.SCR1_TAP_STATE_IR_SEL_SCAN ; 0                                   ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                    ; 1                                     ; 0                                   ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                    ; 0                                     ; 0                              ; 1                               ;
; tap_fsm_ff.SCR1_TAP_STATE_IR_CAPTURE  ; 0                                   ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                    ; 0                                     ; 0                                   ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                    ; 0                                     ; 0                              ; 1                               ;
; tap_fsm_ff.SCR1_TAP_STATE_IR_SHIFT    ; 0                                   ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 0                                    ; 0                                     ; 0                                   ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                    ; 0                                     ; 0                              ; 1                               ;
; tap_fsm_ff.SCR1_TAP_STATE_IR_EXIT1    ; 0                                   ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 0                                    ; 0                                     ; 0                                   ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                    ; 0                                     ; 0                              ; 1                               ;
; tap_fsm_ff.SCR1_TAP_STATE_IR_PAUSE    ; 0                                   ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 0                                    ; 0                                     ; 0                                   ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                    ; 0                                     ; 0                              ; 1                               ;
; tap_fsm_ff.SCR1_TAP_STATE_IR_EXIT2    ; 0                                   ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                    ; 0                                     ; 0                                   ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                    ; 0                                     ; 0                              ; 1                               ;
; tap_fsm_ff.SCR1_TAP_STATE_IR_UPDATE   ; 1                                   ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                    ; 0                                     ; 0                                   ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                    ; 0                                     ; 0                              ; 1                               ;
+---------------------------------------+-------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+--------------------------------------+---------------------------------------+-------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+--------------------------------------+---------------------------------------+--------------------------------+---------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|pbuf_fsm_curr                                                                          ;
+--------------------------------------------+-------------------------------------------+--------------------------------------------+----------------------------------------+---------------------------------------+
; Name                                       ; pbuf_fsm_curr.SCR1_HDU_PBUFSTATE_WAIT4END ; pbuf_fsm_curr.SCR1_HDU_PBUFSTATE_EXCINJECT ; pbuf_fsm_curr.SCR1_HDU_PBUFSTATE_FETCH ; pbuf_fsm_curr.SCR1_HDU_PBUFSTATE_IDLE ;
+--------------------------------------------+-------------------------------------------+--------------------------------------------+----------------------------------------+---------------------------------------+
; pbuf_fsm_curr.SCR1_HDU_PBUFSTATE_IDLE      ; 0                                         ; 0                                          ; 0                                      ; 0                                     ;
; pbuf_fsm_curr.SCR1_HDU_PBUFSTATE_FETCH     ; 0                                         ; 0                                          ; 1                                      ; 1                                     ;
; pbuf_fsm_curr.SCR1_HDU_PBUFSTATE_EXCINJECT ; 0                                         ; 1                                          ; 0                                      ; 1                                     ;
; pbuf_fsm_curr.SCR1_HDU_PBUFSTATE_WAIT4END  ; 1                                         ; 0                                          ; 0                                      ; 1                                     ;
+--------------------------------------------+-------------------------------------------+--------------------------------------------+----------------------------------------+---------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu|mdu_fsm_ff ;
+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------------------------+
; Name                              ; mdu_fsm_ff.SCR1_IALU_MDU_FSM_IDLE ; mdu_fsm_ff.SCR1_IALU_MDU_FSM_CORR ; mdu_fsm_ff.SCR1_IALU_MDU_FSM_ITER                  ;
+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------------------------+
; mdu_fsm_ff.SCR1_IALU_MDU_FSM_IDLE ; 0                                 ; 0                                 ; 0                                                  ;
; mdu_fsm_ff.SCR1_IALU_MDU_FSM_ITER ; 1                                 ; 0                                 ; 1                                                  ;
; mdu_fsm_ff.SCR1_IALU_MDU_FSM_CORR ; 1                                 ; 1                                 ; 0                                                  ;
+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                 ; yes                                                              ; yes                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; yes                                                              ; yes                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; de10lite_sopc:i_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                     ; yes                                                              ; yes                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                 ; yes                                                              ; yes                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; yes                                                              ; yes                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]     ; yes                                                              ; yes                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; de10lite_sopc:i_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                     ; yes                                                              ; yes                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1      ; yes                                                              ; yes                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_controller:reset_in_sync|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                             ; yes                                                              ; yes                                        ;
; de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_controller:reset_in_sync|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                             ; yes                                                              ; yes                                        ;
; de10lite_sopc:i_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                 ; yes                                                              ; yes                                        ;
; de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_controller:reset_in_sync|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[2]                                             ; yes                                                              ; yes                                        ;
; de10lite_sopc:i_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                 ; yes                                                              ; yes                                        ;
; Total number of protected registers is 25                                                                                                                                                                                        ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; uart_readdata[8..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36,37,68,69,72,88,90,97..100,115,117]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36,37,68,69,72,88,90,97..100,115,117]      ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36,37,68,69,72,88,90,98..100,115,117]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36,37,68,69,72,88,90,98..100,115,117]          ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_use_reg                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][80]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][79]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][78]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][77]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][75]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][74]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][68]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][69]                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][76]                                               ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[0..7] ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_busy               ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[19..31]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_chipselect_pre                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator|av_chipselect_pre                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:soc_id|readdata[1..7,9,11,13..17,19..23,25..28,30,31]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|i_addr[4,5]                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq|altera_reset_sequencer_dlycntr:dlycntr0|counter[0..31]                                                                        ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_pio_sw:pio_sw|readdata[10..31]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:read_channel_resp|o_id[2,3]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:write_channel_resp|o_id[2,3]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:core_clk_freq|readdata[1..7,9,12,14,15,17..19,22,23,25..31]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_bld_id:bld_id|readdata[2..8,10,11,13..15,17..24,26..28,30,31]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_burstcount[0]                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[0..31]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|cmd_burstcount[0]                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|cmd_writedata[0..31]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_dmem|wr_reg_burstcount[0]                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_dmem|cmd_burstcount[0]                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                            ;
; uart_top:i_uart|uart_regs:regs|delayed_modem_signals[2,3]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; scr1_top_ahb:i_scr1|scr1_dmem_ahb:i_dmem_ahb|req_fifo_r.hwidth[2]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; scr1_top_ahb:i_scr1|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[0,1]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; scr1_top_ahb:i_scr1|scr1_timer:i_timer|rtc_sync[0]                                                                                                                                                                             ; Stuck at GND due to stuck port clock                                                                                                                                                                              ;
; scr1_top_ahb:i_scr1|scr1_timer:i_timer|rtc_sync[1]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; scr1_top_ahb:i_scr1|scr1_tcm:i_tcm|imem_resp[1]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; scr1_top_ahb:i_scr1|scr1_tcm:i_tcm|dmem_resp[1]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_sync[1..15]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines[1..15]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_dly[1..15]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|exu_queue.exc_code[2]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu|div_dvdnd_lo_ff[0]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31]                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:avl_imem_m0_limiter|last_dest_id[3]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[0][100]                                                                                        ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[0][99]                                                                                         ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[0][98]                                                                                         ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[0][97]                                                                                         ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[0][100]                                                                                               ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[0][99]                                                                                                ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[0][98]                                                                                                ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[0][97]                                                                                                ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][100]                                                                                               ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][99]                                                                                                ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][98]                                                                                                ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][97]                                                                                                ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][100]                                                                                               ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][99]                                                                                                ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][98]                                                                                                ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][97]                                                                                                ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][100]                                                                                              ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][99]                                                                                               ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][98]                                                                                               ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][97]                                                                                               ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][100]                                                                                             ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][99]                                                                                              ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][98]                                                                                              ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][97]                                                                                              ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[16,17]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core_clk_freq_s1_translator|av_readdata_pre[1..7,9,12,14,15,17..19,22,23,25..31]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_id_s1_translator|av_readdata_pre[1..7,9,11,13..17,19..23,25..28,30,31]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[2..8,10,11,13..15,17..24,26..28,30,31]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[10..31]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:soc_id|readdata[0]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq|altera_reset_sequencer_dlycntr:dlycntr1|counter[0..31]                                                                        ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:core_clk_freq|readdata[0]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; scr1_top_ahb:i_scr1|scr1_timer:i_timer|rtc_sync[2]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16,17]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core_clk_freq_s1_translator|av_readdata_pre[0]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_id_s1_translator|av_readdata_pre[0]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; ahb_avalon_bridge:i_ahb_imem|byteenable[0..3]                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                            ;
; scr1_top_ahb:i_scr1|scr1_timer:i_timer|rtc_sync[3]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_byteenable[0..3]                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|cmd_byteenable[0..3]                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_endofpacket                                                                           ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[0..31]                                                                     ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_byteen_field[0..3]                                                                    ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_address_field[2..15]                                                                  ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_byte_cnt_field[0..6]                                                                  ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_cmpr_read                                                                             ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_last_field[33..35,61..64]                                                             ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                          ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byteen_field[0,1]                                                                          ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                           ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..6]                                                                       ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_cmpr_read                                                                                  ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_last_field[34]                                                                             ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                               ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                       ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_response_status_field[0,1]                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[1][100]                                                                                        ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[1][99]                                                                                         ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[1][98]                                                                                         ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[1][97]                                                                                         ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[1][100]                                                                                               ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[1][99]                                                                                                ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[1][98]                                                                                                ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[1][97]                                                                                                ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][100]                                                                                               ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][99]                                                                                                ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][98]                                                                                                ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][97]                                                                                                ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][100]                                                                                               ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][99]                                                                                                ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][98]                                                                                                ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][97]                                                                                                ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][100]                                                                                              ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][99]                                                                                               ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][98]                                                                                               ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][97]                                                                                               ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][100]                                                                                             ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][99]                                                                                              ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][98]                                                                                              ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][97]                                                                                              ; Lost fanout                                                                                                                                                                                                       ;
; uart_top:i_uart|uart_regs:regs|msr[2,3]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|abs_exec_instr_ff[0,1]                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                            ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|abs_exec_instr_ff[2,3]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_main:main|hold_count[0]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|response_status_reg[0]                                                                            ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|response_status_reg[1]                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:avl_imem_m0_limiter|last_dest_id[0]                                                                                        ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:avl_imem_m0_limiter|last_dest_id[1]                                                               ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[1][76]                                                                                         ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[1][119]                                                               ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[1][75]                                                                                         ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[1][80]                                                                ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[1][74]                                                                                         ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[1][80]                                                                ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[1][68]                                                                                         ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[1][79]                                                                ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[1][78]                                                                                         ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[1][79]                                                                ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[1][77]                                                                                         ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[1][79]                                                                ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[1][76]                                                                                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[1][119]                                                                      ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[1][78]                                                                                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[1][80]                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[1][68]                                                                                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[1][80]                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[1][77]                                                                                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[1][80]                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[1][74]                                                                                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[1][80]                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[1][75]                                                                                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[1][80]                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][78]                                                                                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][80]                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][77]                                                                                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][80]                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][74]                                                                                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][80]                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][68]                                                                                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][80]                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][75]                                                                                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][79]                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][76]                                                                                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][119]                                                                      ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][79]                                                                                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][80]                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][68]                                                                                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][80]                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][74]                                                                                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][80]                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][78]                                                                                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][80]                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][77]                                                                                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][80]                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][75]                                                                                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][80]                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][76]                                                                                               ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][119]                                                                     ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][79]                                                                                               ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][80]                                                                      ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][68]                                                                                               ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][80]                                                                      ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][75]                                                                                               ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][80]                                                                      ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][74]                                                                                               ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][80]                                                                      ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][77]                                                                                               ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][80]                                                                      ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][76]                                                                                              ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][119]                                                                    ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][74]                                                                                              ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][80]                                                                     ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][68]                                                                                              ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][80]                                                                     ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][78]                                                                                              ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][80]                                                                     ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][77]                                                                                              ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][80]                                                                     ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][75]                                                                                              ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][80]                                                                     ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][79]                                                                                              ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][80]                                                                     ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][99]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][99]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][81]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][99]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][99]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][62]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][99]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][50]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][99]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][99]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][99]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][61]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][99]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][72]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][99]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][80]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][99]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][97]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][99]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][116]                                                                                           ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][136]                                                                  ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][104]                                                                                           ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][136]                                                                  ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][110]                                                                                           ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][136]                                                                  ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][134]                                                                                           ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][136]                                                                  ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][135]                                                                                           ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][136]                                                                  ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][112]                                                                                           ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][136]                                                                  ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][114]                                                                                           ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][115]                                                                  ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][111]                                                                                           ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][115]                                                                  ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:soc_id|readdata[8,10,12,18,24]                                                                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:soc_id|readdata[29]                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                               ; Merged with de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|i_addr[12]                                                                                                                                              ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:core_clk_freq|readdata[8,10,11,13,16,20,21]                                                                                                                                    ; Merged with de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:core_clk_freq|readdata[24]                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_bld_id:bld_id|readdata[1,9,12,16,25,29]                                                                                                                                                      ; Merged with de10lite_sopc:i_soc|de10lite_sopc_bld_id:bld_id|readdata[0]                                                                                                                                           ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|hart_runctrl.pc_advmt_dsbl                                                                                                      ; Merged with scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|hart_runctrl.fetch_src                                                                                 ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|hart_runctrl.hwbrkpt_dsbl                                                                                                       ; Merged with scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|hart_runctrl.fetch_src                                                                                 ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_dm_rstn_buf_cell|reset_n_ff                                                                                                                  ; Merged with scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_dm_rstn_buf_cell|reset_n_status_ff                                                                                  ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_hdu_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_ff                                              ; Merged with scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_hdu_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff              ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_core_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_ff                                             ; Merged with scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_core_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff             ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_ff                                              ; Merged with scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff              ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[1][79]                                                                                         ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[1][80]                                                                ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[1][79]                                                                                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[1][80]                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][76]                                                                                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][119]                                                                      ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][79]                                                                                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][80]                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][78]                                                                                               ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][80]                                                                      ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][115]                                                                                           ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][136]                                                                  ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core_clk_freq_s1_translator|av_readdata_pre[8,10,11,13,16,20,21]                                                          ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core_clk_freq_s1_translator|av_readdata_pre[24]                                                  ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_id_s1_translator|av_readdata_pre[8,10,12,18,24]                                                                       ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_id_s1_translator|av_readdata_pre[29]                                                         ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[0,1,9,12,16,25]                                                                      ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[29]                                                         ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_imem_m0_agent|hold_waitrequest                                                                                            ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_dmem_m0_agent|hold_waitrequest                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|waitrequest_reset_override                                                                           ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_dmem_m0_agent|hold_waitrequest                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core_clk_freq_s1_translator|waitrequest_reset_override                                                                    ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_dmem_m0_agent|hold_waitrequest                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator|waitrequest_reset_override                                                                       ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_dmem_m0_agent|hold_waitrequest                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|waitrequest_reset_override                                                                          ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_dmem_m0_agent|hold_waitrequest                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|waitrequest_reset_override                                                                           ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_dmem_m0_agent|hold_waitrequest                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_id_s1_translator|waitrequest_reset_override                                                                           ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_dmem_m0_agent|hold_waitrequest                                                                   ;
; uart_top:i_uart|uart_wb:wb_interface|wb_stb_is                                                                                                                                                                                 ; Merged with uart_top:i_uart|uart_wb:wb_interface|wb_cyc_is                                                                                                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][110]                                                                                           ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][104]                                                                  ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][111]                                                                                           ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][104]                                                                  ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][112]                                                                                           ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][104]                                                                  ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][114]                                                                                           ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][104]                                                                  ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][115]                                                                                           ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][104]                                                                  ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][116]                                                                                           ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][104]                                                                  ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][134]                                                                                           ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][104]                                                                  ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][135]                                                                                           ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][104]                                                                  ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][136]                                                                                           ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][104]                                                                  ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:avl_dmem_m0_limiter|last_dest_id[3]                                                                                        ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:avl_dmem_m0_limiter|last_channel[8]                                                               ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][74]                                                                                              ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][68]                                                                     ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][75]                                                                                              ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][68]                                                                     ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][77]                                                                                              ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][68]                                                                     ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][78]                                                                                              ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][68]                                                                     ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][79]                                                                                              ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][68]                                                                     ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][80]                                                                                              ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][68]                                                                     ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][76]                                                                                              ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][119]                                                                    ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][74]                                                                                               ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][68]                                                                      ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][75]                                                                                               ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][68]                                                                      ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][77]                                                                                               ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][68]                                                                      ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][78]                                                                                               ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][68]                                                                      ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][79]                                                                                               ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][68]                                                                      ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][80]                                                                                               ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][68]                                                                      ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][76]                                                                                               ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][119]                                                                     ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][74]                                                                                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][68]                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][75]                                                                                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][68]                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][77]                                                                                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][68]                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][78]                                                                                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][68]                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][79]                                                                                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][68]                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][80]                                                                                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][68]                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][76]                                                                                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][119]                                                                      ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][74]                                                                                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][68]                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][75]                                                                                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][68]                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][77]                                                                                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][68]                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][78]                                                                                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][68]                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][79]                                                                                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][68]                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][80]                                                                                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][68]                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][76]                                                                                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][119]                                                                      ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[0][74]                                                                                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[0][68]                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[0][75]                                                                                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[0][68]                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[0][77]                                                                                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[0][68]                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[0][78]                                                                                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[0][68]                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[0][79]                                                                                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[0][68]                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[0][80]                                                                                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[0][68]                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[0][76]                                                                                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[0][119]                                                                      ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[0][74]                                                                                         ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[0][68]                                                                ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[0][75]                                                                                         ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[0][68]                                                                ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[0][77]                                                                                         ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[0][68]                                                                ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[0][78]                                                                                         ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[0][68]                                                                ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[0][79]                                                                                         ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[0][68]                                                                ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[0][80]                                                                                         ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[0][68]                                                                ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[0][76]                                                                                         ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[0][119]                                                               ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][58]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][61]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][62]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][72]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][80]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][81]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][82]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][97]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][99]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                        ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|abs_exec_instr_ff[6]                                                                                                                                                 ; Merged with scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|abs_exec_instr_ff[4]                                                                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core_clk_freq_s1_translator|av_readdata_pre[24]                                                                           ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[29]                                                         ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_id_s1_translator|av_readdata_pre[29]                                                                                  ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[29]                                                         ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][58]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][60]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][61]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][62]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][72]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][80]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][81]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][82]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][97]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][99]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:core_clk_freq|readdata[24]                                                                                                                                                     ; Merged with de10lite_sopc:i_soc|de10lite_sopc_bld_id:bld_id|readdata[0]                                                                                                                                           ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:soc_id|readdata[29]                                                                                                                                                            ; Merged with de10lite_sopc:i_soc|de10lite_sopc_bld_id:bld_id|readdata[0]                                                                                                                                           ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][58]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][60]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][61]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][62]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][72]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][80]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][81]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][82]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][97]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][99]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][58]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][60]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][61]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][62]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][72]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][80]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][81]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][82]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][97]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][99]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][58]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][60]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][61]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][62]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][72]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][80]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][81]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][82]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][97]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][99]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][58]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][60]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][61]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][62]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][72]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][80]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][81]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][82]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][97]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][99]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][58]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][60]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][61]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][62]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][72]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][80]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][81]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][82]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][97]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][99]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|previous_response[0,1]                                                                       ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|write_rsp_fifo_sop                                                                           ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:core_clk_freq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                          ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:core_clk_freq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1] ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:soc_id_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:soc_id_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bld_id_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bld_id_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avl_uart_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                               ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avl_uart_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]      ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                 ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][99]                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                           ; Merged with de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]    ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|response_status_reg[1]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_002|prev_request[0,1]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_001|prev_request[0,1]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux|prev_request[0,1]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[1][80]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[1][80]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][80]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][80]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][80]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][80]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][99]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][136]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; scr1_top_ahb:i_scr1|scr1_dmem_ahb:i_dmem_ahb|data_fifo.hwidth[2]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu|mdu_iter_cnt[31]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[113,114]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[113,114]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[113,114]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[113,114]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[0][68]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:core_clk_freq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..7]                       ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:core_clk_freq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                     ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[0][68]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:soc_id_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..7]                              ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:soc_id_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                            ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][68]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bld_id_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..7]                              ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bld_id_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                            ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][68]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..7]                              ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                            ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][68]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..7]                             ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                           ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][68]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avl_uart_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..7]                            ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avl_uart_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                          ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][71]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][104]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][113]                                                                                           ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2..7]                          ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                        ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][71]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                               ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][113]                                                                                           ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][70]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62..67]                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62..67]                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_dmem|rsp_response[0]                                                                                                                                                           ; Merged with de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_dmem|rsp_response[1]                                                                                                                                  ;
; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|rsp_response[0]                                                                                                                                                           ; Merged with de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|rsp_response[1]                                                                                                                                  ;
; de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_next~9                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_next~10                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_next~13                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_next~14                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_next~16                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|i_next~4                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|i_next~5                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|i_next~6                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|i_state~14                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|i_state~15                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|i_state~16                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:read_channel_resp|state~4                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:read_channel_resp|state~5                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:write_channel_resp|state~4                                                                                                ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:write_channel_resp|state~5                                                                                                ; Lost fanout                                                                                                                                                                                                       ;
; ahb_avalon_bridge:i_ahb_dmem|state~4                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                       ;
; ahb_avalon_bridge:i_ahb_dmem|state~5                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                       ;
; ahb_avalon_bridge:i_ahb_imem|state~4                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                       ;
; ahb_avalon_bridge:i_ahb_imem|state~5                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                       ;
; uart_top:i_uart|uart_wb:wb_interface|wbstate~8                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; uart_top:i_uart|uart_wb:wb_interface|wbstate~9                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|dhi_fsm_ff~11                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|dhi_fsm_ff~12                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|dhi_fsm_ff~13                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|abs_fsm_ff~15                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|abs_fsm_ff~16                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|abs_fsm_ff~17                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|abs_fsm_ff~18                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_fsm_ff~4                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_fsm_ff~5                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_fsm_ff~6                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_fsm_ff~7                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|pbuf_fsm_curr~8                                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|pbuf_fsm_curr~9                                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; uart_top:i_uart|uart_wb:wb_interface|wbstate.11                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:write_channel_resp|state.S_RESP                                                                                           ; Merged with de10lite_sopc:i_soc|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:write_channel_resp|o_valid                                                                       ;
; de10lite_sopc:i_soc|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:read_channel_resp|state.S_RESP                                                                                            ; Merged with de10lite_sopc:i_soc|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:read_channel_resp|o_valid                                                                        ;
; de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_main:main|state.S_DSRT_SEQ                                                                                                                 ; Merged with de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_main:main|dsrt_seq_en                                                                                             ;
; de10lite_sopc:i_soc|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:read_channel_resp|state.S_WDATA                                                                                           ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_main:main|state.S_ASRT_HOLD                                                                                                                ; Lost fanout                                                                                                                                                                                                       ;
; ahb_avalon_bridge:i_ahb_imem|state.WRITE                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:read_channel_resp|state.S_WADDR                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_write                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|cmd_write                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:avl_imem_m0_limiter|was_write                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:avl_imem_m0_limiter|last_channel[0]                                                                                        ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; de10lite_sopc:i_soc|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:write_channel_resp|o_id[1]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                            ;
; uart_top:i_uart|uart_wb:wb_interface|wbstate.01                                                                                                                                                                                ; Merged with uart_top:i_uart|uart_wb:wb_interface|wb_ack_o                                                                                                                                                         ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]                               ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][49]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30]                               ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][48]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29]                               ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][47]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28]                               ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                               ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                               ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                               ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                               ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                               ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                               ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                               ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                               ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                               ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                               ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                               ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                               ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                               ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                               ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                               ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                               ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                               ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                               ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][69]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                        ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][49]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                        ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][48]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                        ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][47]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                        ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                        ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                        ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][67]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][66]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                            ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                        ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][69]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                         ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][49]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                         ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][48]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                         ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][47]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                         ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                         ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                         ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                            ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                        ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                            ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                        ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][67]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                            ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                        ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][66]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                            ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                        ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                             ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                         ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][69]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][49]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][48]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][47]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                             ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                         ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                             ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                         ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][67]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                             ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                         ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][66]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                             ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                         ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][69]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][49]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][48]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][47]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][67]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][66]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][69]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][49]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][48]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][47]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][67]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][66]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][69]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][49]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][48]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][47]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][67]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][66]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][69]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][49]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][47]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][46]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][67]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][66]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][69]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][65]                                                                                                 ; Lost fanout                                                                                                                                                                                                       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26..31]                                                                               ; Lost fanout                                                                                                                                                                                                       ;
; Total Number of Removed Registers = 1574                                                                                                                                                                                       ;                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                         ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72],                          ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[1],                                                                              ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67],                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][49],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66],                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][48],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65],                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][47],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87],                              ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87],                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][69],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67],                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][49],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66],                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][48],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65],                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][47],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64],                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86],                              ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86],                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85],                              ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85],                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][67],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84],                              ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84],                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][66],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83],                              ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83],                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87],                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87],                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][69],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][49],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][48],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][47],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86],                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86],                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85],                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85],                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][67],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84],                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84],                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][66],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83],                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83],                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][69],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][49],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][48],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][47],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][67],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][66],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][69],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][49],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][48],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][47],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][67],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][66],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][69],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][49],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][48],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][47],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][67],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][66],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][69],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][49],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][47],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][46],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][67],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][66],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][69],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][65],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[28],                                                                     ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27],                                                                     ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26]                                                                      ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_use_reg                                                          ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4], ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3], ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2], ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1], ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_burstcount[0],                                                                                                                                        ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[31],                                                                                                                                        ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[30],                                                                                                                                        ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[29],                                                                                                                                        ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[28],                                                                                                                                        ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[27],                                                                                                                                        ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[26],                                                                                                                                        ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[25],                                                                                                                                        ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[24],                                                                                                                                        ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[23],                                                                                                                                        ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[22],                                                                                                                                        ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[21],                                                                                                                                        ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[20],                                                                                                                                        ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[19],                                                                                                                                        ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[18],                                                                                                                                        ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[17],                                                                                                                                        ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[16],                                                                                                                                        ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[15],                                                                                                                                        ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[14],                                                                                                                                        ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[13],                                                                                                                                        ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[12],                                                                                                                                        ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[11],                                                                                                                                        ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[10],                                                                                                                                        ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[9],                                                                                                                                         ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[8],                                                                                                                                         ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[7],                                                                                                                                         ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[6],                                                                                                                                         ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[5],                                                                                                                                         ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[4],                                                                                                                                         ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[3],                                                                                                                                         ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[2],                                                                                                                                         ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[1],                                                                                                                                         ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[0],                                                                                                                                         ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|cmd_burstcount[0],                                                                                                                                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|cmd_writedata[31],                                                                                                                                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|cmd_writedata[30],                                                                                                                                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|cmd_writedata[29],                                                                                                                                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|cmd_writedata[28],                                                                                                                                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|cmd_writedata[27],                                                                                                                                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|cmd_writedata[26],                                                                                                                                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|cmd_writedata[25],                                                                                                                                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|cmd_writedata[24],                                                                                                                                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|cmd_writedata[23],                                                                                                                                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|cmd_writedata[22],                                                                                                                                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|cmd_writedata[21],                                                                                                                                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|cmd_writedata[20],                                                                                                                                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|cmd_writedata[19],                                                                                                                                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|cmd_writedata[18],                                                                                                                                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|cmd_writedata[17],                                                                                                                                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|cmd_writedata[16],                                                                                                                                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|cmd_writedata[15],                                                                                                                                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|cmd_writedata[14],                                                                                                                                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|cmd_writedata[13],                                                                                                                                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|cmd_writedata[12],                                                                                                                                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|cmd_writedata[11],                                                                                                                                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|cmd_writedata[10],                                                                                                                                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|cmd_writedata[9],                                                                                                                                            ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|cmd_writedata[8],                                                                                                                                            ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|cmd_writedata[7],                                                                                                                                            ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|cmd_writedata[6],                                                                                                                                            ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|cmd_writedata[5],                                                                                                                                            ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|cmd_writedata[4],                                                                                                                                            ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|cmd_writedata[3],                                                                                                                                            ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|cmd_writedata[2],                                                                                                                                            ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|cmd_writedata[1],                                                                                                                                            ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|cmd_writedata[0],                                                                                                                                            ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_dmem|wr_reg_burstcount[0],                                                                                                                                        ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_dmem|cmd_burstcount[0],                                                                                                                                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],                                ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0],                                ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                              ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                              ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                              ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                              ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                              ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                              ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                              ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                              ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                              ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                              ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                              ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                              ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                              ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                              ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                              ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],                              ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],                              ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],                              ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],                              ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],                              ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],                              ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],                              ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9],                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8],                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7],                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6],                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5],                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4],                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3],                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2],                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1],                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0],                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_byteenable[3],                                                                                                                                        ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_byteenable[2],                                                                                                                                        ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_byteenable[1],                                                                                                                                        ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_byteenable[0],                                                                                                                                        ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|cmd_byteenable[3],                                                                                                                                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|cmd_byteenable[2],                                                                                                                                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|cmd_byteenable[1],                                                                                                                                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|cmd_byteenable[0],                                                                                                                                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_endofpacket,                                                             ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[31],                                                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[30],                                                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[29],                                                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[28],                                                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[27],                                                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[26],                                                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[25],                                                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[24],                                                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[23],                                                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[22],                                                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[21],                                                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[20],                                                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[19],                                                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[18],                                                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[17],                                                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[16],                                                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[15],                                                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[14],                                                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[13],                                                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[12],                                                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[11],                                                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[10],                                                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[9],                                                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[8],                                                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[7],                                                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[6],                                                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[5],                                                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[4],                                                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[3],                                                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[2],                                                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[1],                                                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[0],                                                           ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_byteen_field[3],                                                         ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_byteen_field[2],                                                         ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_byteen_field[1],                                                         ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_byteen_field[0],                                                         ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_address_field[15],                                                       ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_address_field[14],                                                       ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_address_field[13],                                                       ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_address_field[12],                                                       ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_address_field[11],                                                       ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_address_field[10],                                                       ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_address_field[9],                                                        ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_address_field[8],                                                        ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_address_field[7],                                                        ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_address_field[6],                                                        ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_address_field[2],                                                        ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_byte_cnt_field[6],                                                       ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_byte_cnt_field[3],                                                       ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_byte_cnt_field[2],                                                       ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_byte_cnt_field[1],                                                       ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_byte_cnt_field[0],                                                       ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_cmpr_read,                                                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_last_field[64],                                                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_last_field[63],                                                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_last_field[62],                                                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_last_field[61],                                                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_last_field[35],                                                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_last_field[33],                                                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][136],                                                                             ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][104],                                                                             ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][113],                                                                             ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][113],                                                                             ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_write,                                                                                                                                                ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|cmd_write,                                                                                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70],                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                               ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                               ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],      ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],      ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],      ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],      ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[17],                                                                            ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16],                                                                            ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                  ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byteen_field[1],                                                              ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byteen_field[0],                                                              ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[6],                                                            ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[3],                                                            ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                            ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                            ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                            ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_cmpr_read,                                                                    ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_last_field[34],                                                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[1],                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                            ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                            ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                            ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_response_status_field[1],                                                     ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_response_status_field[0],                                                     ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|response_status_reg[1],                                                              ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[114],                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[113],                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[114],                         ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[113],                         ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[114],                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[113],                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[114],                         ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[113],                         ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][71],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][71],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                    ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][69]                                                                                    ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                    ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][49],                                                                                   ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][48],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][47],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                 ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                 ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                 ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                 ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                 ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                 ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                 ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                 ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                 ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                 ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                 ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                 ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                 ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                 ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                 ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                 ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                  ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                  ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                  ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                  ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                  ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                  ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                  ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                  ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][67],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][66],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                    ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                          ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50],                                                                                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                    ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                     ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7], ;
;                                                                                                                                                                                                       ; due to stuck port clock_enable ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6], ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5], ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]  ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy      ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],      ;
;                                                                                                                                                                                                       ; due to stuck port clock_enable ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],      ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],      ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]       ;
; scr1_top_ahb:i_scr1|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[0]                                                                                                                                      ; Stuck at GND                   ; ahb_avalon_bridge:i_ahb_imem|byteenable[0],                                                                                                                                                                       ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ; ahb_avalon_bridge:i_ahb_imem|byteenable[3],                                                                                                                                                                       ;
;                                                                                                                                                                                                       ;                                ; ahb_avalon_bridge:i_ahb_imem|byteenable[2],                                                                                                                                                                       ;
;                                                                                                                                                                                                       ;                                ; ahb_avalon_bridge:i_ahb_imem|byteenable[1]                                                                                                                                                                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux|locked[0]                                                                       ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux|prev_request[0],                                                                            ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:avl_imem_m0_limiter|last_channel[0],                                                                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:write_channel_resp|o_id[1]                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[1][80]                                                                ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[0][68],                                                                           ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:core_clk_freq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],            ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:core_clk_freq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]             ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[1][80]                                                                       ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[0][68],                                                                                  ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:soc_id_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:soc_id_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                    ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][80]                                                                       ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][68],                                                                                  ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bld_id_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bld_id_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                    ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][80]                                                                       ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][68],                                                                                  ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                   ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                    ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][80]                                                                      ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][68],                                                                                 ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                  ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][80]                                                                     ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][68],                                                                                ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avl_uart_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                 ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avl_uart_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                  ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[117]               ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[117],                         ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][99]                                                                                    ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                    ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72],                              ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0]                                                                               ;
; scr1_top_ahb:i_scr1|scr1_timer:i_timer|rtc_sync[0]                                                                                                                                                    ; Stuck at GND                   ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|rtc_sync[1],                                                                                                                                                               ;
;                                                                                                                                                                                                       ; due to stuck port clock        ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|rtc_sync[2]                                                                                                                                                                ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[1]                                                                   ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_001|prev_request[1],                                                                        ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][70]                                  ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[0][100]                                                               ; Lost Fanouts                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[1][100],                                                                          ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:core_clk_freq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                        ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[0][100]                                                                      ; Lost Fanouts                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[1][100],                                                                                 ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:soc_id_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                               ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][100]                                                                      ; Lost Fanouts                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][100],                                                                                 ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bld_id_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                               ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][100]                                                                      ; Lost Fanouts                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][100],                                                                                 ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                               ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][100]                                                                     ; Lost Fanouts                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][100],                                                                                ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                              ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][100]                                                                    ; Lost Fanouts                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][100],                                                                               ;
;                                                                                                                                                                                                       ;                                ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avl_uart_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                             ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                    ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67],                              ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[31]                                                                      ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                    ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66],                              ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[30]                                                                      ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                    ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65],                              ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[29]                                                                      ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                    ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                               ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][80]                      ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_busy  ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][69]                     ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|previous_response[1]                                                            ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:soc_id|readdata[31]                                                                                                                                   ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_id_s1_translator|av_readdata_pre[31]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:soc_id|readdata[30]                                                                                                                                   ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_id_s1_translator|av_readdata_pre[30]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:soc_id|readdata[28]                                                                                                                                   ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_id_s1_translator|av_readdata_pre[28]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:soc_id|readdata[27]                                                                                                                                   ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_id_s1_translator|av_readdata_pre[27]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:soc_id|readdata[26]                                                                                                                                   ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_id_s1_translator|av_readdata_pre[26]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:soc_id|readdata[25]                                                                                                                                   ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_id_s1_translator|av_readdata_pre[25]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:soc_id|readdata[23]                                                                                                                                   ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_id_s1_translator|av_readdata_pre[23]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:soc_id|readdata[22]                                                                                                                                   ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_id_s1_translator|av_readdata_pre[22]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:soc_id|readdata[21]                                                                                                                                   ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_id_s1_translator|av_readdata_pre[21]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:soc_id|readdata[20]                                                                                                                                   ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_id_s1_translator|av_readdata_pre[20]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:soc_id|readdata[19]                                                                                                                                   ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_id_s1_translator|av_readdata_pre[19]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:soc_id|readdata[17]                                                                                                                                   ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_id_s1_translator|av_readdata_pre[17]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:soc_id|readdata[16]                                                                                                                                   ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_id_s1_translator|av_readdata_pre[16]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:soc_id|readdata[15]                                                                                                                                   ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_id_s1_translator|av_readdata_pre[15]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:soc_id|readdata[14]                                                                                                                                   ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_id_s1_translator|av_readdata_pre[14]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:soc_id|readdata[13]                                                                                                                                   ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_id_s1_translator|av_readdata_pre[13]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:soc_id|readdata[11]                                                                                                                                   ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_id_s1_translator|av_readdata_pre[11]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:soc_id|readdata[9]                                                                                                                                    ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_id_s1_translator|av_readdata_pre[9]                                                                      ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:soc_id|readdata[7]                                                                                                                                    ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_id_s1_translator|av_readdata_pre[7]                                                                      ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:soc_id|readdata[6]                                                                                                                                    ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_id_s1_translator|av_readdata_pre[6]                                                                      ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:soc_id|readdata[5]                                                                                                                                    ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_id_s1_translator|av_readdata_pre[5]                                                                      ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:soc_id|readdata[4]                                                                                                                                    ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_id_s1_translator|av_readdata_pre[4]                                                                      ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:soc_id|readdata[3]                                                                                                                                    ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_id_s1_translator|av_readdata_pre[3]                                                                      ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:soc_id|readdata[2]                                                                                                                                    ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_id_s1_translator|av_readdata_pre[2]                                                                      ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:soc_id|readdata[1]                                                                                                                                    ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_id_s1_translator|av_readdata_pre[1]                                                                      ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_pio_sw:pio_sw|readdata[31]                                                                                                                                          ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[31]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_pio_sw:pio_sw|readdata[30]                                                                                                                                          ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[30]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_pio_sw:pio_sw|readdata[29]                                                                                                                                          ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[29]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_pio_sw:pio_sw|readdata[28]                                                                                                                                          ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[28]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_pio_sw:pio_sw|readdata[27]                                                                                                                                          ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[27]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_pio_sw:pio_sw|readdata[26]                                                                                                                                          ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[26]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_pio_sw:pio_sw|readdata[25]                                                                                                                                          ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[25]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_pio_sw:pio_sw|readdata[24]                                                                                                                                          ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[24]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_pio_sw:pio_sw|readdata[23]                                                                                                                                          ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[23]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_pio_sw:pio_sw|readdata[22]                                                                                                                                          ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[22]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_pio_sw:pio_sw|readdata[21]                                                                                                                                          ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[21]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_pio_sw:pio_sw|readdata[20]                                                                                                                                          ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[20]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_pio_sw:pio_sw|readdata[19]                                                                                                                                          ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[19]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_pio_sw:pio_sw|readdata[18]                                                                                                                                          ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[18]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_pio_sw:pio_sw|readdata[17]                                                                                                                                          ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[17]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_pio_sw:pio_sw|readdata[16]                                                                                                                                          ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[16]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_pio_sw:pio_sw|readdata[15]                                                                                                                                          ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[15]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_pio_sw:pio_sw|readdata[14]                                                                                                                                          ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[14]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_pio_sw:pio_sw|readdata[13]                                                                                                                                          ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[13]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_pio_sw:pio_sw|readdata[12]                                                                                                                                          ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[12]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_pio_sw:pio_sw|readdata[11]                                                                                                                                          ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[11]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_pio_sw:pio_sw|readdata[10]                                                                                                                                          ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[10]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:write_channel_resp|o_id[3]                                                                       ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|previous_response[0]                                                            ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:core_clk_freq|readdata[31]                                                                                                                            ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core_clk_freq_s1_translator|av_readdata_pre[31]                                                              ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:core_clk_freq|readdata[30]                                                                                                                            ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core_clk_freq_s1_translator|av_readdata_pre[30]                                                              ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:core_clk_freq|readdata[29]                                                                                                                            ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core_clk_freq_s1_translator|av_readdata_pre[29]                                                              ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:core_clk_freq|readdata[28]                                                                                                                            ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core_clk_freq_s1_translator|av_readdata_pre[28]                                                              ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:core_clk_freq|readdata[27]                                                                                                                            ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core_clk_freq_s1_translator|av_readdata_pre[27]                                                              ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:core_clk_freq|readdata[26]                                                                                                                            ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core_clk_freq_s1_translator|av_readdata_pre[26]                                                              ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:core_clk_freq|readdata[25]                                                                                                                            ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core_clk_freq_s1_translator|av_readdata_pre[25]                                                              ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:core_clk_freq|readdata[23]                                                                                                                            ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core_clk_freq_s1_translator|av_readdata_pre[23]                                                              ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:core_clk_freq|readdata[22]                                                                                                                            ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core_clk_freq_s1_translator|av_readdata_pre[22]                                                              ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:core_clk_freq|readdata[19]                                                                                                                            ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core_clk_freq_s1_translator|av_readdata_pre[19]                                                              ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:core_clk_freq|readdata[18]                                                                                                                            ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core_clk_freq_s1_translator|av_readdata_pre[18]                                                              ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:core_clk_freq|readdata[17]                                                                                                                            ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core_clk_freq_s1_translator|av_readdata_pre[17]                                                              ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:core_clk_freq|readdata[15]                                                                                                                            ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core_clk_freq_s1_translator|av_readdata_pre[15]                                                              ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:core_clk_freq|readdata[14]                                                                                                                            ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core_clk_freq_s1_translator|av_readdata_pre[14]                                                              ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:core_clk_freq|readdata[12]                                                                                                                            ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core_clk_freq_s1_translator|av_readdata_pre[12]                                                              ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:core_clk_freq|readdata[9]                                                                                                                             ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core_clk_freq_s1_translator|av_readdata_pre[9]                                                               ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:core_clk_freq|readdata[7]                                                                                                                             ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core_clk_freq_s1_translator|av_readdata_pre[7]                                                               ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:core_clk_freq|readdata[6]                                                                                                                             ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core_clk_freq_s1_translator|av_readdata_pre[6]                                                               ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:core_clk_freq|readdata[5]                                                                                                                             ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core_clk_freq_s1_translator|av_readdata_pre[5]                                                               ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:core_clk_freq|readdata[4]                                                                                                                             ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core_clk_freq_s1_translator|av_readdata_pre[4]                                                               ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:core_clk_freq|readdata[3]                                                                                                                             ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core_clk_freq_s1_translator|av_readdata_pre[3]                                                               ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:core_clk_freq|readdata[2]                                                                                                                             ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core_clk_freq_s1_translator|av_readdata_pre[2]                                                               ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:core_clk_freq|readdata[1]                                                                                                                             ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core_clk_freq_s1_translator|av_readdata_pre[1]                                                               ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_bld_id:bld_id|readdata[31]                                                                                                                                          ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[31]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_bld_id:bld_id|readdata[30]                                                                                                                                          ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[30]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_bld_id:bld_id|readdata[28]                                                                                                                                          ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[28]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_bld_id:bld_id|readdata[27]                                                                                                                                          ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[27]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_bld_id:bld_id|readdata[26]                                                                                                                                          ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[26]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_bld_id:bld_id|readdata[24]                                                                                                                                          ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[24]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_bld_id:bld_id|readdata[23]                                                                                                                                          ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[23]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_bld_id:bld_id|readdata[22]                                                                                                                                          ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[22]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_bld_id:bld_id|readdata[21]                                                                                                                                          ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[21]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_bld_id:bld_id|readdata[20]                                                                                                                                          ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[20]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_bld_id:bld_id|readdata[19]                                                                                                                                          ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[19]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_bld_id:bld_id|readdata[18]                                                                                                                                          ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[18]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_bld_id:bld_id|readdata[17]                                                                                                                                          ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[17]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_bld_id:bld_id|readdata[15]                                                                                                                                          ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[15]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_bld_id:bld_id|readdata[14]                                                                                                                                          ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[14]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_bld_id:bld_id|readdata[13]                                                                                                                                          ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[13]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_bld_id:bld_id|readdata[11]                                                                                                                                          ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[11]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_bld_id:bld_id|readdata[10]                                                                                                                                          ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[10]                                                                     ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_bld_id:bld_id|readdata[8]                                                                                                                                           ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[8]                                                                      ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_bld_id:bld_id|readdata[7]                                                                                                                                           ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[7]                                                                      ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_bld_id:bld_id|readdata[6]                                                                                                                                           ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[6]                                                                      ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_bld_id:bld_id|readdata[5]                                                                                                                                           ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[5]                                                                      ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_bld_id:bld_id|readdata[4]                                                                                                                                           ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[4]                                                                      ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_bld_id:bld_id|readdata[3]                                                                                                                                           ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[3]                                                                      ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_bld_id:bld_id|readdata[2]                                                                                                                                           ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[2]                                                                      ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; uart_top:i_uart|uart_regs:regs|delayed_modem_signals[3]                                                                                                                                               ; Stuck at GND                   ; uart_top:i_uart|uart_regs:regs|msr[3]                                                                                                                                                                             ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; uart_top:i_uart|uart_regs:regs|delayed_modem_signals[2]                                                                                                                                               ; Stuck at GND                   ; uart_top:i_uart|uart_regs:regs|msr[2]                                                                                                                                                                             ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; scr1_top_ahb:i_scr1|scr1_dmem_ahb:i_dmem_ahb|req_fifo_r.hwidth[2]                                                                                                                                     ; Stuck at GND                   ; scr1_top_ahb:i_scr1|scr1_dmem_ahb:i_dmem_ahb|data_fifo.hwidth[2]                                                                                                                                                  ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[115]               ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[115]                          ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[100]               ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[100]                          ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_sync[15]                                                                                        ; Stuck at GND                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines[15]                                                                                                         ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_sync[14]                                                                                        ; Stuck at GND                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines[14]                                                                                                         ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_sync[13]                                                                                        ; Stuck at GND                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines[13]                                                                                                         ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_sync[12]                                                                                        ; Stuck at GND                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines[12]                                                                                                         ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_sync[11]                                                                                        ; Stuck at GND                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines[11]                                                                                                         ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_sync[10]                                                                                        ; Stuck at GND                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines[10]                                                                                                         ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_sync[9]                                                                                         ; Stuck at GND                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines[9]                                                                                                          ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_sync[8]                                                                                         ; Stuck at GND                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines[8]                                                                                                          ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_sync[7]                                                                                         ; Stuck at GND                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines[7]                                                                                                          ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_sync[6]                                                                                         ; Stuck at GND                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines[6]                                                                                                          ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_sync[5]                                                                                         ; Stuck at GND                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines[5]                                                                                                          ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_sync[4]                                                                                         ; Stuck at GND                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines[4]                                                                                                          ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_sync[3]                                                                                         ; Stuck at GND                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines[3]                                                                                                          ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_sync[2]                                                                                         ; Stuck at GND                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines[2]                                                                                                          ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_sync[1]                                                                                         ; Stuck at GND                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines[1]                                                                                                          ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[1]                                                                   ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_002|prev_request[1]                                                                         ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0]                                                                   ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_002|prev_request[0]                                                                         ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99]                ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                           ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0]                                                                   ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_001|prev_request[0]                                                                         ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux|locked[1]                                                                       ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux|prev_request[1]                                                                             ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[98]                ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[98]                           ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[97]                ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[97]                           ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[0][99]                                                                ; Lost Fanouts                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[1][99]                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[0][98]                                                                ; Lost Fanouts                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[1][98]                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[0][97]                                                                ; Lost Fanouts                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo|mem[1][97]                                                                            ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]                ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                           ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[0][99]                                                                       ; Lost Fanouts                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[1][99]                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[0][98]                                                                       ; Lost Fanouts                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[1][98]                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[0][97]                                                                       ; Lost Fanouts                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo|mem[1][97]                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                           ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][99]                                                                       ; Lost Fanouts                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][99]                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][98]                                                                       ; Lost Fanouts                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][98]                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][97]                                                                       ; Lost Fanouts                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][97]                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                           ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][99]                                                                       ; Lost Fanouts                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][99]                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][98]                                                                       ; Lost Fanouts                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][98]                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][97]                                                                       ; Lost Fanouts                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][97]                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                           ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][99]                                                                      ; Lost Fanouts                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][99]                                                                                  ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][98]                                                                      ; Lost Fanouts                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][98]                                                                                  ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][97]                                                                      ; Lost Fanouts                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][97]                                                                                  ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                           ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][99]                                                                     ; Lost Fanouts                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][99]                                                                                 ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][98]                                                                     ; Lost Fanouts                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][98]                                                                                 ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][97]                                                                     ; Lost Fanouts                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][97]                                                                                 ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:soc_id|readdata[0]                                                                                                                                    ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_id_s1_translator|av_readdata_pre[0]                                                                      ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:core_clk_freq|readdata[0]                                                                                                                             ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core_clk_freq_s1_translator|av_readdata_pre[0]                                                               ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[117]                   ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[117]                              ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[115]                   ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[115]                              ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[100]                   ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[100]                              ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99]                    ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                               ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[98]                    ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[98]                               ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]                    ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                               ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                    ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                               ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                    ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                               ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                    ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                               ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                    ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                               ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                    ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                               ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                    ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                               ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                    ; Stuck at GND                   ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                               ;
;                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                   ;
; de10lite_sopc:i_soc|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:read_channel_resp|state~4                                                                        ; Lost Fanouts                   ; de10lite_sopc:i_soc|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:read_channel_resp|state.S_WDATA                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3924  ;
; Number of registers using Synchronous Clear  ; 467   ;
; Number of registers using Synchronous Load   ; 872   ;
; Number of registers using Asynchronous Clear ; 2774  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2841  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                          ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|pc_curr_ff[16]                                                              ; 12      ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|pc_curr_ff[15]                                                              ; 12      ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|pc_curr_ff[14]                                                              ; 12      ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|pc_curr_ff[13]                                                              ; 12      ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|pc_curr_ff[12]                                                              ; 12      ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|pc_curr_ff[11]                                                              ; 12      ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|pc_curr_ff[10]                                                              ; 12      ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|pc_curr_ff[9]                                                               ; 12      ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|pc_curr_ff[8]                                                               ; 12      ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|pc_curr_ff[29]                                                              ; 12      ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|pc_curr_ff[30]                                                              ; 12      ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|pc_curr_ff[31]                                                              ; 12      ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|pc_curr_ff[26]                                                              ; 12      ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|pc_curr_ff[27]                                                              ; 12      ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|pc_curr_ff[28]                                                              ; 12      ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|pc_curr_ff[23]                                                              ; 12      ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|pc_curr_ff[24]                                                              ; 12      ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|pc_curr_ff[25]                                                              ; 12      ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|pc_curr_ff[18]                                                              ; 12      ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|pc_curr_ff[17]                                                              ; 12      ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|pc_curr_ff[19]                                                              ; 12      ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|pc_curr_ff[20]                                                              ; 12      ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|pc_curr_ff[21]                                                              ; 12      ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|pc_curr_ff[22]                                                              ; 12      ;
; de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_cmd[3]                                                                                                                     ; 1       ;
; de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_cmd[0]                                                                                                                     ; 2       ;
; de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_cmd[2]                                                                                                                     ; 2       ;
; de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_cmd[1]                                                                                                                     ; 2       ;
; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|stx_o_tmp                                                                                                      ; 3       ;
; de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|i_cmd[3]                                                                                                                     ; 2       ;
; de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; 497     ;
; de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|i_cmd[0]                                                                                                                     ; 2       ;
; de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|i_cmd[2]                                                                                                                     ; 2       ;
; de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|i_cmd[1]                                                                                                                     ; 2       ;
; de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|i_addr[12]                                                                                                                   ; 11      ;
; de10lite_sopc:i_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; 764     ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_dmem_m0_agent|hold_waitrequest                                        ; 31      ;
; uart_top:i_uart|uart_wb:wb_interface|wre                                                                                                                                   ; 2       ;
; de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|refresh_counter[8]                                                                                                           ; 2       ;
; de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|refresh_counter[13]                                                                                                          ; 2       ;
; de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|refresh_counter[10]                                                                                                          ; 2       ;
; de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|refresh_counter[9]                                                                                                           ; 2       ;
; de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|refresh_counter[4]                                                                                                           ; 2       ;
; de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                           ; 1       ;
; de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|reset_out[0]                                                                                                  ; 6       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 16      ;
; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_dmem|use_reg                                                                                                               ; 69      ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 4       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 5       ;
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]     ; 4       ;
; de10lite_sopc:i_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                               ; 1       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_ff[0]                                                                                                 ; 10      ;
; de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                           ; 1       ;
; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_dmem|wr_reg_waitrequest                                                                                                    ; 7       ;
; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|use_reg                                                                                                               ; 32      ;
; de10lite_sopc:i_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                               ; 1       ;
; uart_top:i_uart|uart_regs:regs|lcr[1]                                                                                                                                      ; 12      ;
; uart_top:i_uart|uart_regs:regs|lcr[0]                                                                                                                                      ; 14      ;
; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_dmem|cmd_byteenable[0]                                                                                                     ; 11      ;
; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_dmem|cmd_byteenable[2]                                                                                                     ; 11      ;
; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_dmem|cmd_byteenable[1]                                                                                                     ; 11      ;
; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_dmem|cmd_byteenable[3]                                                                                                     ; 11      ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|hart_cmd_ff[0]                                                                                                   ; 7       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|halt_req_timeout_cnt[5]                                                     ; 2       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|halt_req_timeout_cnt[4]                                                     ; 3       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|halt_req_timeout_cnt[3]                                                     ; 2       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|halt_req_timeout_cnt[2]                                                     ; 3       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|halt_req_timeout_cnt[1]                                                     ; 4       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|halt_req_timeout_cnt[0]                                                     ; 5       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|ipic_cisv_ff[4]                                                                ; 20      ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mcounten_cy_ff                                                          ; 4       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtvec_base[16]                                                          ; 2       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtvec_base[15]                                                          ; 2       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtvec_base[14]                                                          ; 2       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtvec_base[13]                                                          ; 2       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtvec_base[12]                                                          ; 2       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtvec_base[11]                                                          ; 2       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtvec_base[10]                                                          ; 2       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtvec_base[9]                                                           ; 2       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtvec_base[8]                                                           ; 2       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtvec_base[7]                                                           ; 2       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtvec_base[29]                                                          ; 2       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtvec_base[30]                                                          ; 2       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtvec_base[31]                                                          ; 2       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtvec_base[26]                                                          ; 2       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtvec_base[27]                                                          ; 2       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtvec_base[28]                                                          ; 2       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtvec_base[23]                                                          ; 2       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtvec_base[24]                                                          ; 2       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtvec_base[25]                                                          ; 2       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtvec_base[18]                                                          ; 2       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtvec_base[17]                                                          ; 2       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtvec_base[19]                                                          ; 2       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtvec_base[20]                                                          ; 2       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtvec_base[21]                                                          ; 2       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtvec_base[22]                                                          ; 2       ;
; de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem|wr_reg_waitrequest                                                                                                    ; 4       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mcounten_ir_ff                                                          ; 2       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mstatus_mpie_ff                                                         ; 3       ;
; ahb_avalon_bridge:i_ahb_dmem|byteenable[0]                                                                                                                                 ; 2       ;
; Total number of inverted registers = 138*                                                                                                                                  ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                     ; Megafunction                                                                                                                    ; Type ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------+
; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[0..15] ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem_rtl_0 ; RAM  ;
; scr1_top_ahb:i_scr1|scr1_tcm:i_tcm|scr1_dp_memory:i_dp_memory|qb[0..31]                                                                           ; scr1_top_ahb:i_scr1|scr1_tcm:i_tcm|scr1_dp_memory:i_dp_memory|memory_array_rtl_0                                                ; RAM  ;
; scr1_top_ahb:i_scr1|scr1_tcm:i_tcm|scr1_dp_memory:i_dp_memory|qa[0..31]                                                                           ; scr1_top_ahb:i_scr1|scr1_tcm:i_tcm|scr1_dp_memory:i_dp_memory|memory_array_rtl_1                                                ; RAM  ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|rs1_data_ff[0..31]                               ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|mprf_int_rtl_0                 ; RAM  ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|rs2_data_ff[0..31]                               ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|mprf_int2_rtl_0                ; RAM  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Register Name                                                                                                     ; RAM Name                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[0]        ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[1]        ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[2]        ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[3]        ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[4]        ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]        ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6]        ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]        ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[8]        ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[9]        ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[10]       ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[11]       ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[12]       ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[13]       ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[14]       ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[15]       ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[16]       ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[0]  ; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[1]  ; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[2]  ; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[3]  ; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[4]  ; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[5]  ; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[6]  ; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[7]  ; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[8]  ; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[9]  ; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[10] ; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[11] ; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[12] ; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[13] ; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[14] ; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[15] ; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[16] ; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_ff[1]                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_dmem_ahb:i_dmem_ahb|data_fifo.haddr[0]                                                                                          ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu|mdu_iter_cnt[5]                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|dmcontrol_ndmreset_ff                                                                          ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|exu_queue.imm[29]                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|exu_queue.ialu_cmd[0]                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[1]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |de10lite_scr1|de10lite_sopc:i_soc|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:read_channel_resp|read_length[4]                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |de10lite_scr1|de10lite_sopc:i_soc|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:write_channel_resp|read_length[4]                   ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_tdu:i_pipe_tdu|csr_icount_count_ff[9]                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|pc_curr_ff[7]                                             ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_ff[14]                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_ff[4]                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|csr_dpc_ff[3]                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|abs_command_ff[6]                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|pbuf_addr_ff[0]                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_minstret_lo_ff[1]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtime_reg[16]                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtime_reg[57]                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|abs_exec_instr_ff[18]                                                                          ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mcycle_hi_ff[8]                                       ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_minstret_hi_ff[26]                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[11]             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|wait_latency_counter[0]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|wait_latency_counter[1]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_id_s1_translator|wait_latency_counter[1]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core_clk_freq_s1_translator|wait_latency_counter[0] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc_synchronizer:i_tapc_synchronizer|tapcsync2core_ch_capture_o                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_b[5]                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|tapc_shift_ff.data[2]                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|block_cnt[0]                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|block_cnt[4]                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_t[7]                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |de10lite_scr1|de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq|altera_reset_sequencer_dlycntr:dlycntr0|counter[16]     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |de10lite_scr1|de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq|altera_reset_sequencer_dlycntr:dlycntr1|counter[11]     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[1]                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_shift_ff[4]                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_dmem_ahb:i_dmem_ahb|data_fifo.hwdata[20]                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |de10lite_scr1|hard_rst_n_count[3]                                                                                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_resp_discard_cnt[1]                                  ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dmi:i_dmi|tap_dr_ff[18]                                                                                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dmi:i_dmi|tap_dr_ff[40]                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mcycle_hi_ff[51]                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_minstret_hi_ff[32]                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[27]                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[20]                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|hart_runctrl.redirect.sstep                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|exu_queue.csr_cmd[0]                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dmi:i_dmi|tap_dr_ff[33]                                                                                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|abs_exec_instr_ff[28]                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|abs_exec_instr_ff[12]                                                                          ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|bit_counter[0]                                                                               ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]                                                                          ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|de10lite_sopc_sdram_input_efifo_module:the_de10lite_sopc_sdram_input_efifo_module|entries[0]               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mcause_ec_ff[1]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mcause_ec_ff[2]                                       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_timer:i_timer|timeclk_cnt[1]                                                                                                    ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[3]                                                                        ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[3]                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_bank[0]                                                                                                  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|counter[0]                                                                                   ;
; 17:1               ; 2 bits    ; 22 LEs        ; 2 LEs                ; 20 LEs                 ; Yes        ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rbit_counter[0]                                                                                    ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_addr[12]                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|exu_queue.lsu_cmd[1]                                      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|exu_queue.mret_req                                        ;
; 6:1                ; 16 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_data[3][0]                                              ;
; 6:1                ; 16 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_data[2][1]                                              ;
; 6:1                ; 16 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_data[1][1]                                              ;
; 6:1                ; 16 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_data[0][1]                                              ;
; 18:1               ; 9 bits    ; 108 LEs       ; 0 LEs                ; 108 LEs                ; Yes        ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rf_data_in[3]                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|abs_exec_instr_ff[11]                                                                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|counter[4]                                                                                   ;
; 18:1               ; 4 bits    ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; Yes        ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rcounter16[0]                                                                                      ;
; 18:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rshift[2]                                                                                          ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[0][2]                                                                      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[1][1]                                                                      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[2][0]                                                                      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[3][1]                                                                      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[4][2]                                                                      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[5][2]                                                                      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[6][2]                                                                      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[7][2]                                                                      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[8][0]                                                                      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[9][0]                                                                      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[10][1]                                                                     ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[11][1]                                                                     ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[12][1]                                                                     ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[13][2]                                                                     ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[14][0]                                                                     ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[15][0]                                                                     ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mepc_ff[30]                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|abs_data1_ff[24]                                                                               ;
; 34:1               ; 22 bits   ; 484 LEs       ; 44 LEs               ; 440 LEs                ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_timer:i_timer|dmem_rdata[20]                                                                                                    ;
; 34:1               ; 8 bits    ; 176 LEs       ; 24 LEs               ; 152 LEs                ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_timer:i_timer|dmem_rdata[7]                                                                                                     ;
; 34:1               ; 2 bits    ; 44 LEs        ; 8 LEs                ; 36 LEs                 ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_timer:i_timer|dmem_rdata[0]                                                                                                     ;
; 128:1              ; 18 bits   ; 1530 LEs      ; 162 LEs              ; 1368 LEs               ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dmi:i_dmi|dm_rdata_ff[22]                                                                              ;
; 128:1              ; 4 bits    ; 340 LEs       ; 56 LEs               ; 284 LEs                ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dmi:i_dmi|dm_rdata_ff[31]                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_addr[4]                                                                                                  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_addr[6]                                                                                                  ;
; 12:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |de10lite_scr1|uart_top:i_uart|uart_wb:wb_interface|wb_dat_o[6]                                                                                                         ;
; 12:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; Yes        ; |de10lite_scr1|uart_top:i_uart|uart_wb:wb_interface|wb_dat_o[2]                                                                                                         ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |de10lite_scr1|uart_top:i_uart|uart_wb:wb_interface|wb_dat_o[1]                                                                                                         ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|active_data[0]                                                                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|tstate[0]                                                                                    ;
; 9:1                ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtval_ff[13]                                          ;
; 10:1               ; 6 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtval_ff[5]                                           ;
; 10:1               ; 22 bits   ; 132 LEs       ; 88 LEs               ; 44 LEs                 ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtval_ff[11]                                          ;
; 15:1               ; 4 bits    ; 40 LEs        ; 36 LEs               ; 4 LEs                  ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dmi:i_dmi|dm_rdata_ff[17]                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 64 LEs               ; 96 LEs                 ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|abs_data0_ff[5]                                                                                ;
; 29:1               ; 3 bits    ; 57 LEs        ; 36 LEs               ; 21 LEs                 ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dmi:i_dmi|dm_rdata_ff[10]                                                                              ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|pc_curr_ff[26]                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|halt_req_timeout_cnt[3]                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_b[2]                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_b[7]                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_t[4]                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_t[6]                                                                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_data[15]                                                                                                 ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu|div_res_quo[11]                     ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu|div_dvdnd_lo_next[3]                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router:router|src_channel[1]                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |de10lite_scr1|de10lite_sopc:i_soc|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:write_channel_resp|next_state                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|mprf2exu_rs1_data_o[20]                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|mprf2exu_rs2_data_o[4]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|ialu_main_op2[30]                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu|ShiftLeft0                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu|ShiftLeft0                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu|ShiftLeft0                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu|ShiftRight0                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu|ShiftRight1                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu|ShiftLeft0                          ;
; 4:1                ; 49 bits   ; 98 LEs        ; 98 LEs               ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu|ShiftLeft0                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|Mux32                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_rptr_next[2]                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wr_size.SCR1_IFU_QUEUE_WR_FULL                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |de10lite_scr1|uart_top:i_uart|uart_wb:wb_interface|wbstate                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_dmem_router:i_dmem_router|port_sel_r                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|dhi_fsm_ff                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|csr_dscratch0_out[24]                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_tdu:i_pipe_tdu|csr_addr_tdata2[1]                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_tdu:i_pipe_tdu|csr_addr_mcontrol[3]                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|exu2mprf_rs1_addr_o[0]                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|exu2mprf_rs2_addr_o[0]                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|instr_type.SCR1_IFU_INSTR_RVC_NV                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_minstret_upd[0]                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_minstret_upd[1]                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu|mdu_sum_op1[18]                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_001:router_001|src_channel[4]               ;
; 5:1                ; 14 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|ifu2idu_instr_o[14]                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_tcm:i_tcm|Selector9                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_tcm:i_tcm|Selector6                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scu_csr_wdata[3]                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scu_csr_rdata[0]                                                                             ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|Mux16                                                        ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|ifu2idu_instr_o[17]                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|Selector12                                                                                     ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|Mux61                                                                           ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom                                                                          ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom                                                                    ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_idu:i_pipe_idu|Mux36                                                     ;
; 9:1                ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|dm2pipe_pbuf_instr_o[2]                                                                        ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|dm2pipe_pbuf_instr_o[6]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|Selector75                                                                                     ;
; 4:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|Selector174                                               ;
; 5:1                ; 11 bits   ; 33 LEs        ; 33 LEs               ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_idu:i_pipe_idu|Selector28                                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_idu:i_pipe_idu|Selector35                                                ;
; 10:1               ; 26 bits   ; 156 LEs       ; 156 LEs              ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|dm2pipe_pbuf_instr_o[10]                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|hdu2dm_dreg_wdata_o[6]                                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_001:router_001|src_data[101]                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_dmem_ahb:i_dmem_ahb|req_fifo_new.hwdata[24]                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_dmem_ahb:i_dmem_ahb|req_fifo_new.hwdata[18]                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_dmem_ahb:i_dmem_ahb|req_fifo_new.hwdata[12]                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_dmem_ahb:i_dmem_ahb|req_fifo_new.hwdata[7]                                                                                      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_tdu:i_pipe_tdu|tdu2csr_rdata_o[8]                                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_idu:i_pipe_idu|Selector38                                                ;
; 7:1                ; 28 bits   ; 112 LEs       ; 112 LEs              ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|Selector69                                                ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_001:router_001|src_channel[0]               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|Selector95                                                ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_dmem_router:i_dmem_router|Selector25                                                                                            ;
; 14:1               ; 14 bits   ; 126 LEs       ; 98 LEs               ; 28 LEs                 ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_tdu:i_pipe_tdu|tdu2csr_rdata_o[21]                                       ;
; 20:1               ; 3 bits    ; 39 LEs        ; 30 LEs               ; 9 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_tdu:i_pipe_tdu|tdu2csr_rdata_o[27]                                       ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|Selector34                                                                                                 ;
; 14:1               ; 2 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_idu:i_pipe_idu|idu2exu_cmd_o.rs2_addr[0]                                 ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|Selector24                                                                                                 ;
; 14:1               ; 2 bits    ; 18 LEs        ; 10 LEs               ; 8 LEs                  ; No         ; |de10lite_scr1|ahb_avalon_bridge:i_ahb_dmem|Selector1                                                                                                                   ;
; 16:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|Selector28                                                                                                 ;
; 29:1               ; 2 bits    ; 38 LEs        ; 36 LEs               ; 2 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|Selector124                                               ;
; 31:1               ; 2 bits    ; 40 LEs        ; 38 LEs               ; 2 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|Selector123                                               ;
; 29:1               ; 3 bits    ; 57 LEs        ; 54 LEs               ; 3 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|Selector118                                               ;
; 55:1               ; 11 bits   ; 396 LEs       ; 253 LEs              ; 143 LEs                ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|Selector142                                               ;
; 56:1               ; 3 bits    ; 111 LEs       ; 72 LEs               ; 39 LEs                 ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|Selector143                                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 72 LEs               ; 9 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|Selector128                                               ;
; 39:1               ; 7 bits    ; 182 LEs       ; 168 LEs              ; 14 LEs                 ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|Selector112                                               ;
; 63:1               ; 2 bits    ; 84 LEs        ; 52 LEs               ; 32 LEs                 ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|Selector153                                               ;
; 39:1               ; 2 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|Selector106                                               ;
; 40:1               ; 3 bits    ; 78 LEs        ; 75 LEs               ; 3 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|Selector104                                               ;
; 61:1               ; 3 bits    ; 120 LEs       ; 78 LEs               ; 42 LEs                 ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|Selector144                                               ;
; 44:1               ; 3 bits    ; 87 LEs        ; 78 LEs               ; 9 LEs                  ; No         ; |de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|Selector131                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_controller:reset_in_sync|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_controller:reset_in_sync|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                                                                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[0].reset_dsync ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[1].reset_dsync ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[2].reset_dsync ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[3].reset_dsync ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[4].reset_dsync ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[5].reset_dsync ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[6].reset_dsync ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[7].reset_dsync ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[8].reset_dsync ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[9].reset_dsync ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Source assignments for de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram ;
+-----------------------------+-------+------+-------------------------+
; Assignment                  ; Value ; From ; To                      ;
+-----------------------------+-------+------+-------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0         ;
+-----------------------------+-------+------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                              ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                           ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                   ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                              ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                           ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                  ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                               ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                  ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                               ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_demux_003:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                   ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_demux_004:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                   ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_demux_004:rsp_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                   ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_demux_004:rsp_demux_006 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                   ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_demux_004:rsp_demux_007 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                   ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_demux_004:rsp_demux_008 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                   ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_demux_004:rsp_demux_009 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                   ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                       ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                   ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                       ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                   ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                       ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                       ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                       ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                       ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                       ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                       ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10lite_sopc:i_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10lite_sopc:i_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10lite_sopc:i_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10lite_sopc:i_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_egi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_egi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for scr1_top_ahb:i_scr1|scr1_tcm:i_tcm|scr1_dp_memory:i_dp_memory|altsyncram:memory_array_rtl_0|altsyncram_vju1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for scr1_top_ahb:i_scr1|scr1_tcm:i_tcm|scr1_dp_memory:i_dp_memory|altsyncram:memory_array_rtl_1|altsyncram_vju1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|altsyncram:mprf_int_rtl_0|altsyncram_ruo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|altsyncram:mprf_int2_rtl_0|altsyncram_ruo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync ;
+----------------+----------------------------------+-----------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                      ;
+----------------+----------------------------------+-----------------------------------------------------------+
; STAGES_AMOUNT  ; 00000000000000000000000000000010 ; Unsigned Binary                                           ;
+----------------+----------------------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_rstn_reset_sync ;
+----------------+----------------------------------+-----------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                ;
+----------------+----------------------------------+-----------------------------------------------------+
; STAGES_AMOUNT  ; 00000000000000000000000000000010 ; Unsigned Binary                                     ;
+----------------+----------------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_cpu_rstn_reset_sync ;
+----------------+----------------------------------+---------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                    ;
+----------------+----------------------------------+---------------------------------------------------------+
; STAGES_AMOUNT  ; 00000000000000000000000000000010 ; Unsigned Binary                                         ;
+----------------+----------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_data_sync_cell:i_sys_rstn_status_sync ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                            ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------+
; STAGES_AMOUNT  ; 00000000000000000000000000000010 ; Unsigned Binary                                                                                 ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_data_sync_cell:i_core_rstn_status_sync ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                             ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------------+
; STAGES_AMOUNT  ; 00000000000000000000000000000010 ; Unsigned Binary                                                                                  ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_data_sync_cell:i_hdu_rstn_status_sync ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                            ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------+
; STAGES_AMOUNT  ; 00000000000000000000000000000010 ; Unsigned Binary                                                                                 ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; HART_PBUF_INSTR_REGOUT_EN ; 1     ; Unsigned Binary                                                                                         ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_bypass_reg ;
+------------------+----------------------------------+---------------------------------------------------------------------------------------+
; Parameter Name   ; Value                            ; Type                                                                                  ;
+------------------+----------------------------------+---------------------------------------------------------------------------------------+
; SCR1_WIDTH       ; 00000000000000000000000000000001 ; Unsigned Binary                                                                       ;
; SCR1_RESET_VALUE ; 0                                ; Signed Binary                                                                         ;
+------------------+----------------------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg ;
+------------------+----------------------------------+-------------------------------------------------------------------------------------------+
; Parameter Name   ; Value                            ; Type                                                                                      ;
+------------------+----------------------------------+-------------------------------------------------------------------------------------------+
; SCR1_WIDTH       ; 00000000000000000000000000100000 ; Unsigned Binary                                                                           ;
; SCR1_RESET_VALUE ; 0                                ; Signed Integer                                                                            ;
+------------------+----------------------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg ;
+------------------+----------------------------------+----------------------------------------------------------------------------------------------+
; Parameter Name   ; Value                            ; Type                                                                                         ;
+------------------+----------------------------------+----------------------------------------------------------------------------------------------+
; SCR1_WIDTH       ; 00000000000000000000000000100000 ; Unsigned Binary                                                                              ;
; SCR1_RESET_VALUE ; 0                                ; Signed Integer                                                                               ;
+------------------+----------------------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scr1_top_ahb:i_scr1|scr1_tcm:i_tcm ;
+----------------+----------------------------------+-----------------------------+
; Parameter Name ; Value                            ; Type                        ;
+----------------+----------------------------------+-----------------------------+
; SCR1_TCM_SIZE  ; 00000000000000010000000000000000 ; Unsigned Binary             ;
+----------------+----------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scr1_top_ahb:i_scr1|scr1_tcm:i_tcm|scr1_dp_memory:i_dp_memory ;
+----------------+----------------------------------+--------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                   ;
+----------------+----------------------------------+--------------------------------------------------------+
; SCR1_WIDTH     ; 32                               ; Signed Integer                                         ;
; SCR1_SIZE      ; 00000000000000010000000000000000 ; Unsigned Binary                                        ;
; SCR1_NBYTES    ; 4                                ; Signed Integer                                         ;
+----------------+----------------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scr1_top_ahb:i_scr1|scr1_imem_router:i_imem_router ;
+-------------------+----------------------------------+------------------------------------------+
; Parameter Name    ; Value                            ; Type                                     ;
+-------------------+----------------------------------+------------------------------------------+
; SCR1_ADDR_MASK    ; 11111111111111110000000000000000 ; Unsigned Binary                          ;
; SCR1_ADDR_PATTERN ; 11110000000000000000000000000000 ; Unsigned Binary                          ;
+-------------------+----------------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scr1_top_ahb:i_scr1|scr1_dmem_router:i_dmem_router ;
+-------------------------+----------------------------------+------------------------------------+
; Parameter Name          ; Value                            ; Type                               ;
+-------------------------+----------------------------------+------------------------------------+
; SCR1_PORT1_ADDR_MASK    ; 11111111111111110000000000000000 ; Unsigned Binary                    ;
; SCR1_PORT1_ADDR_PATTERN ; 11110000000000000000000000000000 ; Unsigned Binary                    ;
; SCR1_PORT2_ADDR_MASK    ; 11111111111111111111111111100000 ; Unsigned Binary                    ;
; SCR1_PORT2_ADDR_PATTERN ; 11110000000001000000000000000000 ; Unsigned Binary                    ;
+-------------------------+----------------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_top:i_uart ;
+-----------------+-------+------------------------------------+
; Parameter Name  ; Value ; Type                               ;
+-----------------+-------+------------------------------------+
; uart_data_width ; 8     ; Signed Integer                     ;
; uart_addr_width ; 3     ; Signed Integer                     ;
+-----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; s_idle         ; 000   ; Unsigned Binary                                                                 ;
; s_send_start   ; 001   ; Unsigned Binary                                                                 ;
; s_send_byte    ; 010   ; Unsigned Binary                                                                 ;
; s_send_parity  ; 011   ; Unsigned Binary                                                                 ;
; s_send_stop    ; 100   ; Unsigned Binary                                                                 ;
; s_pop_byte     ; 101   ; Unsigned Binary                                                                 ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; fifo_width     ; 8     ; Signed Integer                                                                                     ;
; fifo_depth     ; 16    ; Signed Integer                                                                                     ;
; fifo_pointer_w ; 4     ; Signed Integer                                                                                     ;
; fifo_counter_w ; 5     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; addr_width     ; 4     ; Signed Integer                                                                                                   ;
; data_width     ; 8     ; Signed Integer                                                                                                   ;
; depth          ; 16    ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_top:i_uart|uart_regs:regs|uart_sync_flops:i_uart_sync_flops ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Tp             ; 1     ; Signed Integer                                                                       ;
; width          ; 1     ; Signed Integer                                                                       ;
; init_value     ; 1     ; Unsigned Binary                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_top:i_uart|uart_regs:regs|uart_receiver:receiver ;
+-----------------+-------+--------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------+
; sr_idle         ; 0000  ; Unsigned Binary                                                          ;
; sr_rec_start    ; 0001  ; Unsigned Binary                                                          ;
; sr_rec_bit      ; 0010  ; Unsigned Binary                                                          ;
; sr_rec_parity   ; 0011  ; Unsigned Binary                                                          ;
; sr_rec_stop     ; 0100  ; Unsigned Binary                                                          ;
; sr_check_parity ; 0101  ; Unsigned Binary                                                          ;
; sr_rec_prepare  ; 0110  ; Unsigned Binary                                                          ;
; sr_end_bit      ; 0111  ; Unsigned Binary                                                          ;
; sr_ca_lc_parity ; 1000  ; Unsigned Binary                                                          ;
; sr_wait1        ; 1001  ; Unsigned Binary                                                          ;
; sr_push         ; 1010  ; Unsigned Binary                                                          ;
+-----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; fifo_width     ; 11    ; Signed Integer                                                                               ;
; fifo_depth     ; 16    ; Signed Integer                                                                               ;
; fifo_pointer_w ; 4     ; Signed Integer                                                                               ;
; fifo_counter_w ; 5     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; addr_width     ; 4     ; Signed Integer                                                                                             ;
; data_width     ; 8     ; Signed Integer                                                                                             ;
; depth          ; 16    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_dmem ;
+-------------------+-------+-----------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                  ;
+-------------------+-------+-----------------------------------------------------------------------+
; DATA_WIDTH        ; 32    ; Signed Integer                                                        ;
; SYMBOL_WIDTH      ; 8     ; Signed Integer                                                        ;
; RESPONSE_WIDTH    ; 2     ; Signed Integer                                                        ;
; HDL_ADDR_WIDTH    ; 32    ; Signed Integer                                                        ;
; BURSTCOUNT_WIDTH  ; 1     ; Signed Integer                                                        ;
; PIPELINE_COMMAND  ; 1     ; Signed Integer                                                        ;
; PIPELINE_RESPONSE ; 1     ; Signed Integer                                                        ;
; BYTEEN_WIDTH      ; 4     ; Signed Integer                                                        ;
+-------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_imem ;
+-------------------+-------+-----------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                  ;
+-------------------+-------+-----------------------------------------------------------------------+
; DATA_WIDTH        ; 32    ; Signed Integer                                                        ;
; SYMBOL_WIDTH      ; 8     ; Signed Integer                                                        ;
; RESPONSE_WIDTH    ; 2     ; Signed Integer                                                        ;
; HDL_ADDR_WIDTH    ; 32    ; Signed Integer                                                        ;
; BURSTCOUNT_WIDTH  ; 1     ; Signed Integer                                                        ;
; PIPELINE_COMMAND  ; 1     ; Signed Integer                                                        ;
; PIPELINE_RESPONSE ; 1     ; Signed Integer                                                        ;
; BYTEEN_WIDTH      ; 4     ; Signed Integer                                                        ;
+-------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_uart ;
+-------------------+-------+-----------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                  ;
+-------------------+-------+-----------------------------------------------------------------------+
; DATA_WIDTH        ; 32    ; Signed Integer                                                        ;
; SYMBOL_WIDTH      ; 8     ; Signed Integer                                                        ;
; RESPONSE_WIDTH    ; 2     ; Signed Integer                                                        ;
; HDL_ADDR_WIDTH    ; 5     ; Signed Integer                                                        ;
; BURSTCOUNT_WIDTH  ; 1     ; Signed Integer                                                        ;
; PIPELINE_COMMAND  ; 0     ; Signed Integer                                                        ;
; PIPELINE_RESPONSE ; 0     ; Signed Integer                                                        ;
; BYTEEN_WIDTH      ; 4     ; Signed Integer                                                        ;
+-------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_error_response_slave:default_slave ;
+----------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                        ;
+----------------------+-------+-----------------------------------------------------------------------------+
; SUPPORT_CSR          ; 0     ; Signed Integer                                                              ;
; REGISTER_AV_READDATA ; 1     ; Signed Integer                                                              ;
; REGISTER_AV_INPUTS   ; 0     ; Signed Integer                                                              ;
; LOG_CSR_DEPTH        ; 1     ; Signed Integer                                                              ;
; LOG_WRITE_DATA       ; 1     ; Signed Integer                                                              ;
; LOG_WRITE_ADDR       ; 1     ; Signed Integer                                                              ;
; LOG_READ_ADDR        ; 1     ; Signed Integer                                                              ;
; LOG_WRITE_ID         ; 1     ; Signed Integer                                                              ;
; LOG_READ_ID          ; 1     ; Signed Integer                                                              ;
; AXI_ID_W             ; 4     ; Signed Integer                                                              ;
; AXI_ADDR_W           ; 32    ; Signed Integer                                                              ;
; AXI_DATA_W           ; 32    ; Signed Integer                                                              ;
; AXI_SIZE_W           ; 3     ; Signed Integer                                                              ;
; AXI_LEN_W            ; 4     ; Signed Integer                                                              ;
; AXI_PROT_W           ; 3     ; Signed Integer                                                              ;
; AXI_BURSTTPE_W       ; 2     ; Signed Integer                                                              ;
; AV_ADDR_W            ; 12    ; Signed Integer                                                              ;
; AV_DATA_W            ; 32    ; Signed Integer                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:write_channel_resp ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AXI_ID_W       ; 4     ; Signed Integer                                                                                                                              ;
; AXI_ADDR_W     ; 32    ; Signed Integer                                                                                                                              ;
; AXI_DATA_W     ; 32    ; Signed Integer                                                                                                                              ;
; AXI_SIZE_W     ; 3     ; Signed Integer                                                                                                                              ;
; AXI_LEN_W      ; 4     ; Signed Integer                                                                                                                              ;
; AXI_PROT_W     ; 3     ; Signed Integer                                                                                                                              ;
; AXI_TYPE_W     ; 2     ; Signed Integer                                                                                                                              ;
; S_ATTR_W       ; 48    ; Signed Integer                                                                                                                              ;
; READ_RESPONSE  ; 0     ; Signed Integer                                                                                                                              ;
; PIPELINE_LOAD  ; 0     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:read_channel_resp ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AXI_ID_W       ; 4     ; Signed Integer                                                                                                                             ;
; AXI_ADDR_W     ; 32    ; Signed Integer                                                                                                                             ;
; AXI_DATA_W     ; 32    ; Signed Integer                                                                                                                             ;
; AXI_SIZE_W     ; 3     ; Signed Integer                                                                                                                             ;
; AXI_LEN_W      ; 4     ; Signed Integer                                                                                                                             ;
; AXI_PROT_W     ; 3     ; Signed Integer                                                                                                                             ;
; AXI_TYPE_W     ; 2     ; Signed Integer                                                                                                                             ;
; S_ATTR_W       ; 48    ; Signed Integer                                                                                                                             ;
; READ_RESPONSE  ; 1     ; Signed Integer                                                                                                                             ;
; PIPELINE_LOAD  ; 0     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram ;
+----------------+----------+--------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                     ;
+----------------+----------+--------------------------------------------------------------------------+
; INIT_FILE      ; scbl.hex ; String                                                                   ;
+----------------+----------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                            ;
; WIDTH_A                            ; 64                   ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 8                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; scbl.hex             ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 8192                 ; Signed Integer                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_7dl1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_pll_0:pll_0|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                               ;
+--------------------------------------+------------------------+----------------------------------------------------+
; reference_clock_frequency            ; 100.0 MHz              ; String                                             ;
; fractional_vco_multiplier            ; false                  ; String                                             ;
; pll_type                             ; General                ; String                                             ;
; pll_subtype                          ; General                ; String                                             ;
; number_of_clocks                     ; 3                      ; Signed Integer                                     ;
; operation_mode                       ; direct                 ; String                                             ;
; deserialization_factor               ; 4                      ; Signed Integer                                     ;
; data_rate                            ; 0                      ; Signed Integer                                     ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                     ;
; output_clock_frequency0              ; 20.000000 MHz          ; String                                             ;
; phase_shift0                         ; 0 ps                   ; String                                             ;
; duty_cycle0                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                             ;
; phase_shift1                         ; 0 ps                   ; String                                             ;
; duty_cycle1                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency2              ; 100.000000 MHz         ; String                                             ;
; phase_shift2                         ; 0 ps                   ; String                                             ;
; duty_cycle2                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency3              ; 0 MHz                  ; String                                             ;
; phase_shift3                         ; 0 ps                   ; String                                             ;
; duty_cycle3                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency4              ; 0 MHz                  ; String                                             ;
; phase_shift4                         ; 0 ps                   ; String                                             ;
; duty_cycle4                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency5              ; 0 MHz                  ; String                                             ;
; phase_shift5                         ; 0 ps                   ; String                                             ;
; duty_cycle5                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency6              ; 0 MHz                  ; String                                             ;
; phase_shift6                         ; 0 ps                   ; String                                             ;
; duty_cycle6                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency7              ; 0 MHz                  ; String                                             ;
; phase_shift7                         ; 0 ps                   ; String                                             ;
; duty_cycle7                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency8              ; 0 MHz                  ; String                                             ;
; phase_shift8                         ; 0 ps                   ; String                                             ;
; duty_cycle8                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency9              ; 0 MHz                  ; String                                             ;
; phase_shift9                         ; 0 ps                   ; String                                             ;
; duty_cycle9                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency10             ; 0 MHz                  ; String                                             ;
; phase_shift10                        ; 0 ps                   ; String                                             ;
; duty_cycle10                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency11             ; 0 MHz                  ; String                                             ;
; phase_shift11                        ; 0 ps                   ; String                                             ;
; duty_cycle11                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency12             ; 0 MHz                  ; String                                             ;
; phase_shift12                        ; 0 ps                   ; String                                             ;
; duty_cycle12                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency13             ; 0 MHz                  ; String                                             ;
; phase_shift13                        ; 0 ps                   ; String                                             ;
; duty_cycle13                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency14             ; 0 MHz                  ; String                                             ;
; phase_shift14                        ; 0 ps                   ; String                                             ;
; duty_cycle14                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency15             ; 0 MHz                  ; String                                             ;
; phase_shift15                        ; 0 ps                   ; String                                             ;
; duty_cycle15                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency16             ; 0 MHz                  ; String                                             ;
; phase_shift16                        ; 0 ps                   ; String                                             ;
; duty_cycle16                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency17             ; 0 MHz                  ; String                                             ;
; phase_shift17                        ; 0 ps                   ; String                                             ;
; duty_cycle17                         ; 50                     ; Signed Integer                                     ;
; clock_name_0                         ;                        ; String                                             ;
; clock_name_1                         ;                        ; String                                             ;
; clock_name_2                         ;                        ; String                                             ;
; clock_name_3                         ;                        ; String                                             ;
; clock_name_4                         ;                        ; String                                             ;
; clock_name_5                         ;                        ; String                                             ;
; clock_name_6                         ;                        ; String                                             ;
; clock_name_7                         ;                        ; String                                             ;
; clock_name_8                         ;                        ; String                                             ;
; clock_name_global_0                  ; false                  ; String                                             ;
; clock_name_global_1                  ; false                  ; String                                             ;
; clock_name_global_2                  ; false                  ; String                                             ;
; clock_name_global_3                  ; false                  ; String                                             ;
; clock_name_global_4                  ; false                  ; String                                             ;
; clock_name_global_5                  ; false                  ; String                                             ;
; clock_name_global_6                  ; false                  ; String                                             ;
; clock_name_global_7                  ; false                  ; String                                             ;
; clock_name_global_8                  ; false                  ; String                                             ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                     ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                     ;
; m_cnt_bypass_en                      ; false                  ; String                                             ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                             ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                     ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                     ;
; n_cnt_bypass_en                      ; false                  ; String                                             ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                             ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en0                     ; false                  ; String                                             ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                             ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en1                     ; false                  ; String                                             ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                             ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en2                     ; false                  ; String                                             ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                             ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en3                     ; false                  ; String                                             ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                             ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en4                     ; false                  ; String                                             ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                             ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en5                     ; false                  ; String                                             ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                             ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en6                     ; false                  ; String                                             ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                             ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en7                     ; false                  ; String                                             ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                             ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en8                     ; false                  ; String                                             ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                             ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en9                     ; false                  ; String                                             ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                             ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en10                    ; false                  ; String                                             ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                             ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en11                    ; false                  ; String                                             ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                             ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en12                    ; false                  ; String                                             ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                             ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en13                    ; false                  ; String                                             ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                             ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en14                    ; false                  ; String                                             ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                             ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en15                    ; false                  ; String                                             ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                             ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en16                    ; false                  ; String                                             ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                             ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en17                    ; false                  ; String                                             ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                             ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                     ;
; pll_vco_div                          ; 1                      ; Signed Integer                                     ;
; pll_slf_rst                          ; false                  ; String                                             ;
; pll_bw_sel                           ; low                    ; String                                             ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                             ;
; pll_cp_current                       ; 0                      ; Signed Integer                                     ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                     ;
; pll_fractional_division              ; 1                      ; Signed Integer                                     ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                     ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                             ;
; mimic_fbclk_type                     ; gclk                   ; String                                             ;
; pll_fbclk_mux_1                      ; glb                    ; String                                             ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                             ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                             ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                     ;
; refclk1_frequency                    ; 0 MHz                  ; String                                             ;
; pll_clkin_0_src                      ; clk_0                  ; String                                             ;
; pll_clkin_1_src                      ; clk_0                  ; String                                             ;
; pll_clk_loss_sw_en                   ; false                  ; String                                             ;
; pll_auto_clk_sw_en                   ; false                  ; String                                             ;
; pll_manu_clk_sw_en                   ; false                  ; String                                             ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                     ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                             ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                             ;
+--------------------------------------+------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0 ;
+-------------------------------+----------------------------------+----------------------------------------+
; Parameter Name                ; Value                            ; Type                                   ;
+-------------------------------+----------------------------------+----------------------------------------+
; NUM_OUTPUTS                   ; 2                                ; Signed Integer                         ;
; ENABLE_ASSERTION_SEQUENCE     ; 0                                ; Signed Integer                         ;
; ENABLE_DEASSERTION_SEQUENCE   ; 1                                ; Signed Integer                         ;
; ENABLE_DEASSERTION_INPUT_QUAL ; 0                                ; Signed Integer                         ;
; MIN_ASRT_TIME                 ; 0                                ; Signed Integer                         ;
; DSRT_QUALCNT_0                ; 0                                ; Signed Integer                         ;
; DSRT_QUALCNT_1                ; 0                                ; Signed Integer                         ;
; DSRT_QUALCNT_2                ; 0                                ; Signed Integer                         ;
; DSRT_QUALCNT_3                ; 0                                ; Signed Integer                         ;
; DSRT_QUALCNT_4                ; 0                                ; Signed Integer                         ;
; DSRT_QUALCNT_5                ; 0                                ; Signed Integer                         ;
; DSRT_QUALCNT_6                ; 0                                ; Signed Integer                         ;
; DSRT_QUALCNT_7                ; 0                                ; Signed Integer                         ;
; DSRT_QUALCNT_8                ; 0                                ; Signed Integer                         ;
; DSRT_QUALCNT_9                ; 0                                ; Signed Integer                         ;
; ASRT_DELAY0                   ; 0                                ; Signed Integer                         ;
; ASRT_DELAY1                   ; 0                                ; Signed Integer                         ;
; ASRT_DELAY2                   ; 0                                ; Signed Integer                         ;
; ASRT_DELAY3                   ; 0                                ; Signed Integer                         ;
; ASRT_DELAY4                   ; 0                                ; Signed Integer                         ;
; ASRT_DELAY5                   ; 0                                ; Signed Integer                         ;
; ASRT_DELAY6                   ; 0                                ; Signed Integer                         ;
; ASRT_DELAY7                   ; 0                                ; Signed Integer                         ;
; ASRT_DELAY8                   ; 0                                ; Signed Integer                         ;
; ASRT_DELAY9                   ; 0                                ; Signed Integer                         ;
; DSRT_DELAY0                   ; 0                                ; Signed Integer                         ;
; DSRT_DELAY1                   ; 128                              ; Signed Integer                         ;
; DSRT_DELAY2                   ; 0                                ; Signed Integer                         ;
; DSRT_DELAY3                   ; 0                                ; Signed Integer                         ;
; DSRT_DELAY4                   ; 0                                ; Signed Integer                         ;
; DSRT_DELAY5                   ; 0                                ; Signed Integer                         ;
; DSRT_DELAY6                   ; 0                                ; Signed Integer                         ;
; DSRT_DELAY7                   ; 0                                ; Signed Integer                         ;
; DSRT_DELAY8                   ; 0                                ; Signed Integer                         ;
; DSRT_DELAY9                   ; 0                                ; Signed Integer                         ;
; ASRT_REMAP0                   ; 0                                ; Signed Integer                         ;
; ASRT_REMAP1                   ; 1                                ; Signed Integer                         ;
; ASRT_REMAP2                   ; 2                                ; Signed Integer                         ;
; ASRT_REMAP3                   ; 3                                ; Signed Integer                         ;
; ASRT_REMAP4                   ; 4                                ; Signed Integer                         ;
; ASRT_REMAP5                   ; 5                                ; Signed Integer                         ;
; ASRT_REMAP6                   ; 6                                ; Signed Integer                         ;
; ASRT_REMAP7                   ; 7                                ; Signed Integer                         ;
; ASRT_REMAP8                   ; 8                                ; Signed Integer                         ;
; ASRT_REMAP9                   ; 9                                ; Signed Integer                         ;
; DSRT_REMAP0                   ; 0                                ; Signed Integer                         ;
; DSRT_REMAP1                   ; 1                                ; Signed Integer                         ;
; DSRT_REMAP2                   ; 2                                ; Signed Integer                         ;
; DSRT_REMAP3                   ; 3                                ; Signed Integer                         ;
; DSRT_REMAP4                   ; 4                                ; Signed Integer                         ;
; DSRT_REMAP5                   ; 5                                ; Signed Integer                         ;
; DSRT_REMAP6                   ; 6                                ; Signed Integer                         ;
; DSRT_REMAP7                   ; 7                                ; Signed Integer                         ;
; DSRT_REMAP8                   ; 8                                ; Signed Integer                         ;
; DSRT_REMAP9                   ; 9                                ; Signed Integer                         ;
; ENABLE_CSR                    ; 0                                ; Signed Integer                         ;
; REGISTER_CSR_INTERFACE        ; 00000000000000000000000000000001 ; Unsigned Binary                        ;
; AV_DATA_W                     ; 00000000000000000000000000100000 ; Unsigned Binary                        ;
; AV_ADDR_W                     ; 00000000000000000000000000001000 ; Unsigned Binary                        ;
+-------------------------------+----------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_controller:reset_in_sync ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 10    ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                                                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; both  ; String                                                                                                      ;
; SYNC_DEPTH                ; 3     ; Signed Integer                                                                                              ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                                                                              ;
; RESET_REQ_WAIT_TIME       ; 3     ; Signed Integer                                                                                              ;
; MIN_RST_ASSERTION_TIME    ; 11    ; Signed Integer                                                                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 4     ; Signed Integer                                                                                              ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_controller:reset_in_sync|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Unsigned Binary                                                                                                                                                   ;
; DEPTH          ; 3     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_controller:reset_in_sync|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Unsigned Binary                                                                                                                                                       ;
; DEPTH          ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[0].reset_dsync ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Unsigned Binary                                                                                                                 ;
; DEPTH          ; 3     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[1].reset_dsync ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Unsigned Binary                                                                                                                 ;
; DEPTH          ; 3     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[2].reset_dsync ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Unsigned Binary                                                                                                                 ;
; DEPTH          ; 3     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[3].reset_dsync ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Unsigned Binary                                                                                                                 ;
; DEPTH          ; 3     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[4].reset_dsync ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Unsigned Binary                                                                                                                 ;
; DEPTH          ; 3     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[5].reset_dsync ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Unsigned Binary                                                                                                                 ;
; DEPTH          ; 3     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[6].reset_dsync ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Unsigned Binary                                                                                                                 ;
; DEPTH          ; 3     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[7].reset_dsync ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Unsigned Binary                                                                                                                 ;
; DEPTH          ; 3     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[8].reset_dsync ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Unsigned Binary                                                                                                                 ;
; DEPTH          ; 3     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[9].reset_dsync ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Unsigned Binary                                                                                                                 ;
; DEPTH          ; 3     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_deglitch_main:dsrt_deg ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; MAX_OUTPUTS    ; 10    ; Signed Integer                                                                                                                 ;
; ENABLE         ; 0     ; Signed Integer                                                                                                                 ;
; DEGLITCH_CNT0  ; 0     ; Signed Integer                                                                                                                 ;
; DEGLITCH_CNT1  ; 0     ; Signed Integer                                                                                                                 ;
; DEGLITCH_CNT2  ; 0     ; Signed Integer                                                                                                                 ;
; DEGLITCH_CNT3  ; 0     ; Signed Integer                                                                                                                 ;
; DEGLITCH_CNT4  ; 0     ; Signed Integer                                                                                                                 ;
; DEGLITCH_CNT5  ; 0     ; Signed Integer                                                                                                                 ;
; DEGLITCH_CNT6  ; 0     ; Signed Integer                                                                                                                 ;
; DEGLITCH_CNT7  ; 0     ; Signed Integer                                                                                                                 ;
; DEGLITCH_CNT8  ; 0     ; Signed Integer                                                                                                                 ;
; DEGLITCH_CNT9  ; 0     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_main:main ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; MIN_ASRT_TIME  ; 0     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; NUM_OUTPUTS    ; 2     ; Signed Integer                                                                                                       ;
; MAX_OUTPUTS    ; 10    ; Signed Integer                                                                                                       ;
; USE_QUAL       ; 0     ; Signed Integer                                                                                                       ;
; SEQUENCER_EN   ; 0     ; Signed Integer                                                                                                       ;
; DELAY0         ; 0     ; Signed Integer                                                                                                       ;
; DELAY1         ; 0     ; Signed Integer                                                                                                       ;
; DELAY2         ; 0     ; Signed Integer                                                                                                       ;
; DELAY3         ; 0     ; Signed Integer                                                                                                       ;
; DELAY4         ; 0     ; Signed Integer                                                                                                       ;
; DELAY5         ; 0     ; Signed Integer                                                                                                       ;
; DELAY6         ; 0     ; Signed Integer                                                                                                       ;
; DELAY7         ; 0     ; Signed Integer                                                                                                       ;
; DELAY8         ; 0     ; Signed Integer                                                                                                       ;
; DELAY9         ; 0     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq|altera_reset_sequencer_dlycntr:dlycntr0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; USE_QUAL       ; 0     ; Unsigned Binary                                                                                                                                              ;
; DELAY          ; 0     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq|altera_reset_sequencer_dlycntr:dlycntr1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; USE_QUAL       ; 0     ; Unsigned Binary                                                                                                                                              ;
; DELAY          ; 0     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq|altera_reset_sequencer_dlycntr:dlycntr2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; USE_QUAL       ; 0     ; Unsigned Binary                                                                                                                                              ;
; DELAY          ; 0     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq|altera_reset_sequencer_dlycntr:dlycntr3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; USE_QUAL       ; 0     ; Unsigned Binary                                                                                                                                              ;
; DELAY          ; 0     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq|altera_reset_sequencer_dlycntr:dlycntr4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; USE_QUAL       ; 0     ; Unsigned Binary                                                                                                                                              ;
; DELAY          ; 0     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq|altera_reset_sequencer_dlycntr:dlycntr5 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; USE_QUAL       ; 0     ; Unsigned Binary                                                                                                                                              ;
; DELAY          ; 0     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq|altera_reset_sequencer_dlycntr:dlycntr6 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; USE_QUAL       ; 0     ; Unsigned Binary                                                                                                                                              ;
; DELAY          ; 0     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq|altera_reset_sequencer_dlycntr:dlycntr7 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; USE_QUAL       ; 0     ; Unsigned Binary                                                                                                                                              ;
; DELAY          ; 0     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq|altera_reset_sequencer_dlycntr:dlycntr8 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; USE_QUAL       ; 0     ; Unsigned Binary                                                                                                                                              ;
; DELAY          ; 0     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq|altera_reset_sequencer_dlycntr:dlycntr9 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; USE_QUAL       ; 0     ; Unsigned Binary                                                                                                                                              ;
; DELAY          ; 0     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; NUM_OUTPUTS    ; 2     ; Signed Integer                                                                                                       ;
; MAX_OUTPUTS    ; 10    ; Signed Integer                                                                                                       ;
; USE_QUAL       ; 0     ; Signed Integer                                                                                                       ;
; SEQUENCER_EN   ; 1     ; Signed Integer                                                                                                       ;
; DELAY0         ; 0     ; Signed Integer                                                                                                       ;
; DELAY1         ; 128   ; Signed Integer                                                                                                       ;
; DELAY2         ; 0     ; Signed Integer                                                                                                       ;
; DELAY3         ; 0     ; Signed Integer                                                                                                       ;
; DELAY4         ; 0     ; Signed Integer                                                                                                       ;
; DELAY5         ; 0     ; Signed Integer                                                                                                       ;
; DELAY6         ; 0     ; Signed Integer                                                                                                       ;
; DELAY7         ; 0     ; Signed Integer                                                                                                       ;
; DELAY8         ; 0     ; Signed Integer                                                                                                       ;
; DELAY9         ; 0     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq|altera_reset_sequencer_dlycntr:dlycntr0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; USE_QUAL       ; 0     ; Unsigned Binary                                                                                                                                              ;
; DELAY          ; 0     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq|altera_reset_sequencer_dlycntr:dlycntr1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; USE_QUAL       ; 0     ; Unsigned Binary                                                                                                                                              ;
; DELAY          ; 128   ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq|altera_reset_sequencer_dlycntr:dlycntr2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; USE_QUAL       ; 0     ; Unsigned Binary                                                                                                                                              ;
; DELAY          ; 0     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq|altera_reset_sequencer_dlycntr:dlycntr3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; USE_QUAL       ; 0     ; Unsigned Binary                                                                                                                                              ;
; DELAY          ; 0     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq|altera_reset_sequencer_dlycntr:dlycntr4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; USE_QUAL       ; 0     ; Unsigned Binary                                                                                                                                              ;
; DELAY          ; 0     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq|altera_reset_sequencer_dlycntr:dlycntr5 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; USE_QUAL       ; 0     ; Unsigned Binary                                                                                                                                              ;
; DELAY          ; 0     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq|altera_reset_sequencer_dlycntr:dlycntr6 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; USE_QUAL       ; 0     ; Unsigned Binary                                                                                                                                              ;
; DELAY          ; 0     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq|altera_reset_sequencer_dlycntr:dlycntr7 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; USE_QUAL       ; 0     ; Unsigned Binary                                                                                                                                              ;
; DELAY          ; 0     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq|altera_reset_sequencer_dlycntr:dlycntr8 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; USE_QUAL       ; 0     ; Unsigned Binary                                                                                                                                              ;
; DELAY          ; 0     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq|altera_reset_sequencer_dlycntr:dlycntr9 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; USE_QUAL       ; 0     ; Unsigned Binary                                                                                                                                              ;
; DELAY          ; 0     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avl_imem_m0_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                      ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                      ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE            ; 1     ; Signed Integer                                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avl_dmem_m0_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                      ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                      ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE            ; 1     ; Signed Integer                                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 64    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 8     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 8     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 8     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 3     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 4     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 64    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avl_uart_s0_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 5     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 1     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_id_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core_clk_freq_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_imem_m0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 96    ; Signed Integer                                                                                                              ;
; PKT_QOS_L                 ; 96    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 94    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 94    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 93    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 93    ; Signed Integer                                                                                                              ;
; PKT_CACHE_H               ; 112   ; Signed Integer                                                                                                              ;
; PKT_CACHE_L               ; 109   ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_H           ; 105   ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_L           ; 105   ; Signed Integer                                                                                                              ;
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 108   ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 106   ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                              ;
; ID                        ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                              ;
; BURSTWRAP_VALUE           ; 127   ; Signed Integer                                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 1     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_W           ; 7     ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_dmem_m0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 96    ; Signed Integer                                                                                                              ;
; PKT_QOS_L                 ; 96    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 94    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 94    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 93    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 93    ; Signed Integer                                                                                                              ;
; PKT_CACHE_H               ; 112   ; Signed Integer                                                                                                              ;
; PKT_CACHE_L               ; 109   ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_H           ; 105   ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_L           ; 105   ; Signed Integer                                                                                                              ;
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 108   ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 106   ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                              ;
; ID                        ; 0     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                              ;
; BURSTWRAP_VALUE           ; 127   ; Signed Integer                                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 1     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_W           ; 7     ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_ORI_BURST_SIZE_H        ; 117   ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L        ; 115   ; Signed Integer                                                                                                                           ;
; PKT_QOS_H                   ; 96    ; Signed Integer                                                                                                                           ;
; PKT_QOS_L                   ; 96    ; Signed Integer                                                                                                                           ;
; PKT_THREAD_ID_H             ; 105   ; Signed Integer                                                                                                                           ;
; PKT_THREAD_ID_L             ; 105   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H       ; 114   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L       ; 113   ; Signed Integer                                                                                                                           ;
; PKT_BEGIN_BURST             ; 95    ; Signed Integer                                                                                                                           ;
; PKT_CACHE_H                 ; 112   ; Signed Integer                                                                                                                           ;
; PKT_CACHE_L                 ; 109   ; Signed Integer                                                                                                                           ;
; PKT_DATA_SIDEBAND_H         ; 94    ; Signed Integer                                                                                                                           ;
; PKT_DATA_SIDEBAND_L         ; 94    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_SIDEBAND_H         ; 93    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_SIDEBAND_L         ; 93    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_H            ; 92    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_L            ; 91    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H            ; 108   ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L            ; 106   ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H            ; 90    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L            ; 88    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H             ; 87    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L             ; 81    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H              ; 80    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L              ; 74    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                  ; 67    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                  ; 36    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_EXCLUSIVE         ; 73    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK              ; 72    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ   ; 68    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED            ; 69    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE             ; 70    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ              ; 71    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                  ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                  ; 0     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H                ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L                ; 32    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H                ; 100   ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L                ; 97    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H               ; 104   ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L               ; 101   ; Signed Integer                                                                                                                           ;
; ST_DATA_W                   ; 118   ; Signed Integer                                                                                                                           ;
; ADDR_WIDTH                  ; 32    ; Signed Integer                                                                                                                           ;
; RDATA_WIDTH                 ; 32    ; Signed Integer                                                                                                                           ;
; WDATA_WIDTH                 ; 32    ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W                ; 10    ; Signed Integer                                                                                                                           ;
; AXI_SLAVE_ID_W              ; 4     ; Signed Integer                                                                                                                           ;
; ADDR_USER_WIDTH             ; 1     ; Signed Integer                                                                                                                           ;
; WRITE_ACCEPTANCE_CAPABILITY ; 1     ; Signed Integer                                                                                                                           ;
; READ_ACCEPTANCE_CAPABILITY  ; 1     ; Signed Integer                                                                                                                           ;
; PASS_ID_TO_SLAVE            ; 1     ; Signed Integer                                                                                                                           ;
; AXI_VERSION                 ; AXI3  ; String                                                                                                                                   ;
; RESPONSE_W                  ; 2     ; Signed Integer                                                                                                                           ;
; AXI_WSTRB_W                 ; 4     ; Signed Integer                                                                                                                           ;
; PKT_DATA_W                  ; 32    ; Signed Integer                                                                                                                           ;
; NUMSYMBOLS                  ; 4     ; Signed Integer                                                                                                                           ;
; DATA_USER_WIDTH             ; 1     ; Signed Integer                                                                                                                           ;
; AXI_LOCK_WIDTH              ; 2     ; Signed Integer                                                                                                                           ;
; AXI_BURST_LENGTH_WIDTH      ; 4     ; Signed Integer                                                                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_merlin_address_alignment:check_and_align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                               ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                     ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                                                                                                     ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                                     ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                     ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                     ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                     ;
; IN_DATA_W         ; 43    ; Signed Integer                                                                                                                                                                                                     ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                     ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:write_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 119   ; Signed Integer                                                                                                                                                                        ;
; FIFO_DEPTH          ; 1     ; Signed Integer                                                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                        ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                        ;
; DATA_WIDTH          ; 119   ; Signed Integer                                                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:read_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 119   ; Signed Integer                                                                                                                                                                       ;
; FIFO_DEPTH          ; 1     ; Signed Integer                                                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                       ;
; DATA_WIDTH          ; 119   ; Signed Integer                                                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 131   ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 63    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 108   ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 105   ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 106   ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 107   ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 136   ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 133   ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 140   ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 137   ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 123   ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 117   ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 116   ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 144   ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 142   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 150   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 149   ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 126   ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 124   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 151   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 153   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 154   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 64    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 4     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 8     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 8     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 155   ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 8     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 155   ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 155   ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 77    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 82    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 79    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 86    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 83    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 69    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 90    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 88    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 72    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 70    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 97    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 99    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avl_uart_s0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 108   ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 106   ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 119   ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avl_uart_s0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 119   ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 119   ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 108   ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 106   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 119   ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 119   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 119   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 108   ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 106   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 119   ; Signed Integer                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 119   ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 119   ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bld_id_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 108   ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 106   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 119   ; Signed Integer                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bld_id_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 119   ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 119   ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:soc_id_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 108   ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 106   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 119   ; Signed Integer                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:soc_id_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 119   ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 119   ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:core_clk_freq_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 108   ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 106   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 119   ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:core_clk_freq_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 119   ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 119   ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router:router|de10lite_sopc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                         ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                               ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_001:router_001|de10lite_sopc_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_002:router_002|de10lite_sopc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_002:router_003|de10lite_sopc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_004:router_004|de10lite_sopc_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_005:router_005|de10lite_sopc_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_006:router_006|de10lite_sopc_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_006:router_007|de10lite_sopc_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_006:router_008|de10lite_sopc_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_006:router_009|de10lite_sopc_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_006:router_010|de10lite_sopc_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_006:router_011|de10lite_sopc_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:avl_imem_m0_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                   ;
; MAX_OUTSTANDING_RESPONSES ; 13    ; Signed Integer                                                                                                                   ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                   ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                   ;
; VALID_WIDTH               ; 10    ; Signed Integer                                                                                                                   ;
; PREVENT_HAZARDS           ; 1     ; Signed Integer                                                                                                                   ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                   ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                   ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:avl_dmem_m0_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                   ;
; MAX_OUTSTANDING_RESPONSES ; 13    ; Signed Integer                                                                                                                   ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                   ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                   ;
; VALID_WIDTH               ; 10    ; Signed Integer                                                                                                                   ;
; PREVENT_HAZARDS           ; 1     ; Signed Integer                                                                                                                   ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                   ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                   ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                 ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                         ;
; PKT_BEGIN_BURST           ; 131   ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 116   ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 123   ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 117   ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 106   ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 107   ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 128   ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 127   ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 126   ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 124   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 154   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                         ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                         ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                         ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                         ;
; BURSTWRAP_CONST_MASK      ; 127   ; Signed Integer                                                                                                                         ;
; BURSTWRAP_CONST_VALUE     ; 127   ; Signed Integer                                                                                                                         ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                         ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                         ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                         ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                         ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                         ;
; OUT_BYTE_CNT_H            ; 113   ; Signed Integer                                                                                                                         ;
; OUT_BURSTWRAP_H           ; 123   ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 116   ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_BYTE_CNT_L ; 110   ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_BYTEEN_H   ; 71    ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_BYTEEN_L   ; 64    ; Signed Integer                                                                                                                                                                                                                                              ;
; ST_DATA_W      ; 154   ; Signed Integer                                                                                                                                                                                                                                              ;
; ST_CHANNEL_W   ; 10    ; Signed Integer                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                            ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                    ;
; PKT_BEGIN_BURST           ; 77    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 69    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 74    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 73    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 72    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 70    ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                    ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                    ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                    ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                    ;
; BURSTWRAP_CONST_MASK      ; 127   ; Signed Integer                                                                                                                    ;
; BURSTWRAP_CONST_VALUE     ; 127   ; Signed Integer                                                                                                                    ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                    ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                    ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                    ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                    ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                    ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                    ;
; OUT_BURSTWRAP_H           ; 69    ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 62    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_BYTE_CNT_L ; 56    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                         ;
; ST_DATA_W      ; 100   ; Signed Integer                                                                                                                                                                                                                                         ;
; ST_CHANNEL_W   ; 10    ; Signed Integer                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                             ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                                           ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                                                                   ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                                               ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                                                                       ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                                               ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                                                                       ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                                               ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                                                                       ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                        ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 10     ; Signed Integer                                                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 20    ; Signed Integer                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                   ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 72    ; Signed Integer                                                                                                                         ;
; IN_PKT_ADDR_H                 ; 103   ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_H                 ; 63    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_L               ; 64    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_H               ; 71    ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 104   ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_L             ; 110   ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_H             ; 116   ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_L            ; 117   ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_H            ; 123   ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_L           ; 124   ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_H           ; 126   ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_L      ; 149   ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_H      ; 150   ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_EXCLUSIVE        ; 109   ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_L           ; 127   ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_H           ; 128   ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_L       ; 151   ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_H       ; 153   ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_WRITE            ; 106   ; Signed Integer                                                                                                                         ;
; IN_ST_DATA_W                  ; 154   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                                                         ;
; OUT_ST_DATA_W                 ; 118   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W                  ; 10    ; Signed Integer                                                                                                                         ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                         ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                         ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                         ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                         ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                         ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                              ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                    ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                    ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                    ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                    ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTE_CNT_H             ; 62    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURSTWRAP_L            ; 63    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURSTWRAP_H            ; 69    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_SIZE_L           ; 70    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_SIZE_H           ; 72    ; Signed Integer                                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_L      ; 95    ; Signed Integer                                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_H      ; 96    ; Signed Integer                                                                                                                    ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_TYPE_L           ; 73    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_TYPE_H           ; 74    ; Signed Integer                                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_L       ; 97    ; Signed Integer                                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_H       ; 99    ; Signed Integer                                                                                                                    ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                                    ;
; IN_ST_DATA_W                  ; 100   ; Signed Integer                                                                                                                    ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                    ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                                                    ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                                                    ;
; OUT_ST_DATA_W                 ; 118   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W                  ; 10    ; Signed Integer                                                                                                                    ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                    ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                    ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                    ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                    ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                    ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                   ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                         ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_H             ; 80    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_L            ; 81    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_H            ; 87    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_L           ; 88    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_H           ; 90    ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_L      ; 113   ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_H      ; 114   ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_L           ; 91    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_H           ; 92    ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_L       ; 115   ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_H       ; 117   ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                         ;
; IN_ST_DATA_W                  ; 118   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_H                ; 63    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_H            ; 116   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_L          ; 124   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_H          ; 126   ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_L     ; 149   ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_H     ; 150   ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 109   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_L          ; 127   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_H          ; 128   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 151   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 153   ; Signed Integer                                                                                                                         ;
; OUT_ST_DATA_W                 ; 154   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W                  ; 10    ; Signed Integer                                                                                                                         ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                         ;
; PACKING                       ; 0     ; Signed Integer                                                                                                                         ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                         ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                         ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                         ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                              ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                    ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                    ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                    ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                    ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTE_CNT_H             ; 80    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURSTWRAP_L            ; 81    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURSTWRAP_H            ; 87    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_SIZE_L           ; 88    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_SIZE_H           ; 90    ; Signed Integer                                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_L      ; 113   ; Signed Integer                                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_H      ; 114   ; Signed Integer                                                                                                                    ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_TYPE_L           ; 91    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_TYPE_H           ; 92    ; Signed Integer                                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_L       ; 115   ; Signed Integer                                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_H       ; 117   ; Signed Integer                                                                                                                    ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                    ;
; IN_ST_DATA_W                  ; 118   ; Signed Integer                                                                                                                    ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                    ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                    ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                    ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_SIZE_L          ; 70    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_SIZE_H          ; 72    ; Signed Integer                                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                                                                                                    ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_TYPE_L          ; 73    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_TYPE_H          ; 74    ; Signed Integer                                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 97    ; Signed Integer                                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 99    ; Signed Integer                                                                                                                    ;
; OUT_ST_DATA_W                 ; 100   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W                  ; 10    ; Signed Integer                                                                                                                    ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                    ;
; PACKING                       ; 0     ; Signed Integer                                                                                                                    ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                    ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                    ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                    ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 118   ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 10    ; Signed Integer                                                                                                                        ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                        ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                        ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                        ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                        ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                                                                                 ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                 ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                           ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                           ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 118   ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 10    ; Signed Integer                                                                                                                            ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                            ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                            ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                            ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                                                                                     ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                     ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                               ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                               ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 118   ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 10    ; Signed Integer                                                                                                                            ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                            ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                            ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                            ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                                                                                     ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                     ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                               ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                               ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 118   ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 10    ; Signed Integer                                                                                                                            ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                            ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                            ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                            ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                                                                                     ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                     ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                               ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                               ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 66    ; Signed Integer                                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                               ;
; inDataWidth     ; 66    ; Signed Integer                                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                               ;
; outDataWidth    ; 66    ; Signed Integer                                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                       ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                       ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_003 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_004 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_005 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_006 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_007 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                             ;
+---------------------------+----------+------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                   ;
+---------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                 ;
+---------------------------+----------+----------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                       ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                               ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                       ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                       ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                       ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                       ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                       ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                       ;
+---------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+----------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                 ;
+---------------------------+----------+----------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                       ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                               ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                       ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                       ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                       ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                       ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                       ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                       ;
+---------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                         ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                                         ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                                                         ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                         ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                                         ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                                                         ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_40n1      ; Untyped                                                                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                          ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                          ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                          ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                          ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                          ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                          ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_egi1      ; Untyped                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                                ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                                ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_egi1      ; Untyped                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: scr1_top_ahb:i_scr1|scr1_tcm:i_tcm|scr1_dp_memory:i_dp_memory|altsyncram:memory_array_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                          ;
; WIDTH_A                            ; 32                   ; Untyped                                                                          ;
; WIDTHAD_A                          ; 14                   ; Untyped                                                                          ;
; NUMWORDS_A                         ; 16384                ; Untyped                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 32                   ; Untyped                                                                          ;
; WIDTHAD_B                          ; 14                   ; Untyped                                                                          ;
; NUMWORDS_B                         ; 16384                ; Untyped                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 4                    ; Untyped                                                                          ;
; WIDTH_BYTEENA_B                    ; 4                    ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_vju1      ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: scr1_top_ahb:i_scr1|scr1_tcm:i_tcm|scr1_dp_memory:i_dp_memory|altsyncram:memory_array_rtl_1 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                          ;
; WIDTH_A                            ; 32                   ; Untyped                                                                          ;
; WIDTHAD_A                          ; 14                   ; Untyped                                                                          ;
; NUMWORDS_A                         ; 16384                ; Untyped                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 32                   ; Untyped                                                                          ;
; WIDTHAD_B                          ; 14                   ; Untyped                                                                          ;
; NUMWORDS_B                         ; 16384                ; Untyped                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 4                    ; Untyped                                                                          ;
; WIDTH_BYTEENA_B                    ; 4                    ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_vju1      ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|altsyncram:mprf_int_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                         ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                         ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                         ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                         ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                         ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                         ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_ruo1      ; Untyped                                                                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|altsyncram:mprf_int2_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                          ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                          ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                          ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                          ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                          ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                          ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                          ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_ruo1      ; Untyped                                                                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                       ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                      ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 8                                                                                                                                          ;
; Entity Instance                           ; de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram                                                          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                ;
;     -- WIDTH_A                            ; 64                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                  ;
; Entity Instance                           ; de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                  ;
;     -- WIDTH_A                            ; 16                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                               ;
;     -- WIDTH_B                            ; 16                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                   ;
; Entity Instance                           ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                               ;
;     -- WIDTH_B                            ; 8                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                  ;
; Entity Instance                           ; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                               ;
;     -- WIDTH_B                            ; 8                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                  ;
; Entity Instance                           ; scr1_top_ahb:i_scr1|scr1_tcm:i_tcm|scr1_dp_memory:i_dp_memory|altsyncram:memory_array_rtl_0                                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                               ;
;     -- WIDTH_B                            ; 32                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 16384                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                   ;
; Entity Instance                           ; scr1_top_ahb:i_scr1|scr1_tcm:i_tcm|scr1_dp_memory:i_dp_memory|altsyncram:memory_array_rtl_1                                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                               ;
;     -- WIDTH_B                            ; 32                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 16384                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                   ;
; Entity Instance                           ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|altsyncram:mprf_int_rtl_0                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                               ;
;     -- WIDTH_B                            ; 32                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                   ;
; Entity Instance                           ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|altsyncram:mprf_int2_rtl_0                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                               ;
;     -- WIDTH_B                            ; 32                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                   ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+-------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                               ;
+----------------+--------+----------+-------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                          ;
+----------------+--------+----------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                               ;
+----------------+--------+----------+-------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                          ;
+----------------+--------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                 ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                            ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+---------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                           ;
+----------------+--------+----------+---------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                      ;
+----------------+--------+----------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                            ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                        ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                   ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                          ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                     ;
; sink_burstsize[2]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; sink_burstsize[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                     ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                             ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                        ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                     ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                        ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                   ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                             ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                        ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                               ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[19..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                          ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                   ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                            ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                         ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                    ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_006:router_006|de10lite_sopc_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                 ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_005:router_005|de10lite_sopc_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                 ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_004:router_004|de10lite_sopc_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                 ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_002:router_002|de10lite_sopc_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                 ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_001:router_001|de10lite_sopc_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                    ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_src_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                     ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router:router|de10lite_sopc_mm_interconnect_0_router_default_decode:the_default_decode" ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                        ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_src_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core_clk_freq_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:core_clk_freq_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_id_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:soc_id_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bld_id_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avl_uart_s0_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:read_rsp_fifo" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[114..113] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
; out_data[100..97]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
; out_data[31..0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
; out_data[105]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
; out_data[94]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
; out_valid          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
; csr_address        ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; csr_read           ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; csr_write          ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; csr_readdata       ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; csr_writedata      ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; almost_full_data   ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; almost_empty_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; in_startofpacket   ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; in_endofpacket     ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; out_startofpacket  ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; out_endofpacket    ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; in_empty           ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; out_empty          ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; in_error           ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; out_error          ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; in_channel         ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; out_channel        ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:write_rsp_fifo" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                   ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[114..113] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; out_data[100..97]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; out_data[105]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; out_data[94]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; csr_address        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; csr_read           ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; csr_write          ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; csr_readdata       ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; csr_writedata      ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; almost_full_data   ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; almost_empty_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; in_startofpacket   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; in_endofpacket     ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; out_startofpacket  ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; out_endofpacket    ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; in_empty           ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; out_empty          ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; in_error           ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; out_error          ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; in_channel         ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; out_channel        ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_merlin_address_alignment:check_and_align_address_to_size" ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data[42..35]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                           ;
; out_data[33..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; in_valid         ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                 ;
; in_sop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                 ;
; in_eop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                 ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                 ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent"               ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; awuser   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; aruser   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; awqos    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; awregion ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; wuser    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; buser    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; arqos    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; arregion ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ruser    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_dmem_m0_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                            ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_imem_m0_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                            ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core_clk_freq_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_id_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avl_uart_s0_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avl_dmem_m0_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avl_imem_m0_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|de10lite_sopc_sdram_input_efifo_module:the_de10lite_sopc_sdram_input_efifo_module" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                  ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq|altera_reset_sequencer_dlycntr:dlycntr9" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; cntr_en ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq|altera_reset_sequencer_dlycntr:dlycntr8" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; cntr_en ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq|altera_reset_sequencer_dlycntr:dlycntr7" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; cntr_en ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq|altera_reset_sequencer_dlycntr:dlycntr6" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; cntr_en ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq|altera_reset_sequencer_dlycntr:dlycntr5" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; cntr_en ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq|altera_reset_sequencer_dlycntr:dlycntr4" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; cntr_en ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq|altera_reset_sequencer_dlycntr:dlycntr3" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; cntr_en ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq|altera_reset_sequencer_dlycntr:dlycntr2" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; cntr_en ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------+
; reset        ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_seq_ovr  ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_seq_next ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_wait_sw  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq|altera_reset_sequencer_dlycntr:dlycntr9" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; cntr_en ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq|altera_reset_sequencer_dlycntr:dlycntr8" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; cntr_en ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq|altera_reset_sequencer_dlycntr:dlycntr7" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; cntr_en ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq|altera_reset_sequencer_dlycntr:dlycntr6" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; cntr_en ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq|altera_reset_sequencer_dlycntr:dlycntr5" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; cntr_en ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq|altera_reset_sequencer_dlycntr:dlycntr4" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; cntr_en ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq|altera_reset_sequencer_dlycntr:dlycntr3" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; cntr_en ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq|altera_reset_sequencer_dlycntr:dlycntr2" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; cntr_en ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq|altera_reset_sequencer_dlycntr:dlycntr0" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; cntr_en ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------+
; reset        ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_seq_ovr  ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_seq_next ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_wait_sw  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
; in_qual      ; Input  ; Info     ; Stuck at GND                                                                              ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_main:main" ;
+-------------+-------+----------+------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                  ;
+-------------+-------+----------+------------------------------------------------------------------------------------------+
; reset       ; Input ; Info     ; Stuck at GND                                                                             ;
; reset_sw_in ; Input ; Info     ; Stuck at GND                                                                             ;
+-------------+-------+----------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_deglitch_main:dsrt_deg" ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                     ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                                                                                ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[9].reset_dsync" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                 ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; reset_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[8].reset_dsync" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                 ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; reset_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[7].reset_dsync" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                 ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; reset_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[6].reset_dsync" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                 ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; reset_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[5].reset_dsync" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                 ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; reset_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[4].reset_dsync" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                 ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; reset_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[3].reset_dsync" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                 ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; reset_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[2].reset_dsync" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                 ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; reset_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[1].reset_dsync" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                 ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; reset_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_synchronizer:dsync[0].reset_dsync" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                 ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; reset_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_controller:reset_in_sync|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_controller:reset_in_sync" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                   ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------+
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                                    ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0"                                                                                            ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset_req_in0    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; reset_in1        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; reset_req_in1    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; reset_in2        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; reset_req_in2    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; reset_in3        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; reset_req_in3    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; reset_in4        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; reset_req_in4    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; reset_in5        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; reset_req_in5    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; reset_in6        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; reset_req_in6    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; reset_in7        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; reset_req_in7    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; reset_in8        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; reset_req_in8    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; reset_in9        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; reset_req_in9    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; reset_req_out0   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; reset_req_out1   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; reset_out2       ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; reset_req_out2   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; reset_out3       ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; reset_req_out3   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; reset_out4       ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; reset_req_out4   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; reset_out5       ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; reset_req_out5   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; reset_out6       ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; reset_req_out6   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; reset_out7       ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; reset_req_out7   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; reset_out8       ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; reset_req_out8   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; reset_out9       ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; reset_req_out9   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; reset0_dsrt_qual ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; reset1_dsrt_qual ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; reset2_dsrt_qual ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; reset3_dsrt_qual ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; reset4_dsrt_qual ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; reset5_dsrt_qual ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; reset6_dsrt_qual ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; reset7_dsrt_qual ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; reset8_dsrt_qual ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; reset9_dsrt_qual ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; csr_reset        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; irq              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; av_address       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; av_write         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; av_read          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; av_writedata     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; av_readdata      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_pll_0:pll_0|altera_pll:altera_pll_i"                                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram" ;
+-----------+-------+----------+------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                              ;
+-----------+-------+----------+------------------------------------------------------+
; reset_req ; Input ; Info     ; Stuck at GND                                         ;
; freeze    ; Input ; Info     ; Stuck at GND                                         ;
+-----------+-------+----------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:read_channel_resp" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; w_valid ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; w_data  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; w_last  ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; w_ready ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; s_attr  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                  ;
; s_data  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; s_load  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:write_channel_resp" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; o_last  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; o_rdata ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; s_attr  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                   ;
; s_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                   ;
; s_load  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                   ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|altera_error_response_slave:default_slave"                                                                                       ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; irq          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; av_address   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; av_write     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; av_read      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; av_writedata ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; av_readdata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_uart" ;
+-------------+--------+----------+------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                        ;
+-------------+--------+----------+------------------------------------------------+
; s0_response ; Output ; Info     ; Explicitly unconnected                         ;
; m0_response ; Input  ; Info     ; Stuck at GND                                   ;
+-------------+--------+----------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de10lite_sopc:i_soc"                                                                                                                                                              ;
+------------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                                                                                                   ;
+------------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; pll_reset                    ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; avl_imem_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; avl_imem_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; avl_dmem_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; avl_dmem_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; pio_led_export               ; Output ; Warning  ; Output or bidir port (19 bits) is wider than the port expression (8 bits) it drives; bit(s) "pio_led_export[18..8]" have no fanouts                       ;
; pio_sw_export                ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (19 bits) it drives.  Extra input bit(s) "pio_sw_export[18..10]" will be connected to GND. ;
; uart_burstcount              ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; uart_writedata[31..8]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; uart_address[1..0]           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; uart_byteenable              ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; uart_debugaccess             ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; soc_id_export[31..30]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; soc_id_export[28..25]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; soc_id_export[23..19]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; soc_id_export[17..13]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; soc_id_export[7..0]          ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; soc_id_export[29]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; soc_id_export[24]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; soc_id_export[18]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; soc_id_export[12]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; soc_id_export[11]            ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; soc_id_export[10]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; soc_id_export[9]             ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; soc_id_export[8]             ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; bld_id_export[1..0]          ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; bld_id_export[31..30]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; bld_id_export[28..26]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; bld_id_export[24..17]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; bld_id_export[15..13]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; bld_id_export[11..10]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; bld_id_export[8..2]          ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; bld_id_export[29]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; bld_id_export[25]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; bld_id_export[16]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; bld_id_export[12]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; bld_id_export[9]             ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; core_clk_freq_export[21..20] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; core_clk_freq_export[11..10] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; core_clk_freq_export[31..25] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; core_clk_freq_export[23..22] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; core_clk_freq_export[19..17] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; core_clk_freq_export[15..14] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; core_clk_freq_export[7..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; core_clk_freq_export[24]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; core_clk_freq_export[16]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; core_clk_freq_export[13]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; core_clk_freq_export[12]     ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; core_clk_freq_export[9]      ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; core_clk_freq_export[8]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
+------------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "ahb_avalon_bridge:i_ahb_imem" ;
+--------+-------+----------+------------------------------+
; Port   ; Type  ; Severity ; Details                      ;
+--------+-------+----------+------------------------------+
; HWDATA ; Input ; Info     ; Stuck at GND                 ;
; HWRITE ; Input ; Info     ; Stuck at GND                 ;
+--------+-------+----------+------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_top:i_uart|uart_regs:regs|uart_receiver:receiver"                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; rstate ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_top:i_uart|uart_regs:regs|uart_sync_flops:i_uart_sync_flops" ;
+-----------------+-------+----------+---------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                 ;
+-----------------+-------+----------+---------------------------------------------------------+
; stage1_rst_i    ; Input ; Info     ; Stuck at GND                                            ;
; stage1_clk_en_i ; Input ; Info     ; Stuck at VCC                                            ;
+-----------------+-------+----------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx"        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; overrun ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "uart_top:i_uart|uart_wb:wb_interface" ;
+------------+-------+----------+----------------------------------+
; Port       ; Type  ; Severity ; Details                          ;
+------------+-------+----------+----------------------------------+
; wb_dat32_o ; Input ; Info     ; Stuck at GND                     ;
; wb_sel_i   ; Input ; Info     ; Stuck at GND                     ;
+------------+-------+----------+----------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "uart_top:i_uart"      ;
+----------------+-------+----------+--------------+
; Port           ; Type  ; Severity ; Details      ;
+----------------+-------+----------+--------------+
; wb_sel_i[3..1] ; Input ; Info     ; Stuck at GND ;
; wb_sel_i[0]    ; Input ; Info     ; Stuck at VCC ;
; ri_pad_i       ; Input ; Info     ; Stuck at VCC ;
; dcd_pad_i      ; Input ; Info     ; Stuck at VCC ;
+----------------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scr1_top_ahb:i_scr1|scr1_imem_router:i_imem_router"                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; port0_cmd ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; port1_cmd ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg" ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------+
; din_parallel[31..30] ; Input  ; Info     ; Stuck at GND                                                                           ;
; din_parallel[28..26] ; Input  ; Info     ; Stuck at GND                                                                           ;
; din_parallel[24..17] ; Input  ; Info     ; Stuck at GND                                                                           ;
; din_parallel[15..13] ; Input  ; Info     ; Stuck at GND                                                                           ;
; din_parallel[11..10] ; Input  ; Info     ; Stuck at GND                                                                           ;
; din_parallel[8..0]   ; Input  ; Info     ; Stuck at GND                                                                           ;
; din_parallel[29]     ; Input  ; Info     ; Stuck at VCC                                                                           ;
; din_parallel[25]     ; Input  ; Info     ; Stuck at VCC                                                                           ;
; din_parallel[16]     ; Input  ; Info     ; Stuck at VCC                                                                           ;
; din_parallel[12]     ; Input  ; Info     ; Stuck at VCC                                                                           ;
; din_parallel[9]      ; Input  ; Info     ; Stuck at VCC                                                                           ;
; dout_parallel        ; Output ; Info     ; Explicitly unconnected                                                                 ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg" ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                    ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------+
; dout_parallel ; Output ; Info     ; Explicitly unconnected                                                                     ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_bypass_reg" ;
+---------------+--------+----------+----------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                ;
+---------------+--------+----------+----------------------------------------------------------------------------------------+
; din_parallel  ; Input  ; Info     ; Stuck at GND                                                                           ;
; dout_parallel ; Output ; Info     ; Explicitly unconnected                                                                 ;
+---------------+--------+----------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_tdu:i_pipe_tdu" ;
+--------+-------+----------+------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                        ;
+--------+-------+----------+------------------------------------------------------------------------------------------------+
; clk_en ; Input ; Info     ; Stuck at VCC                                                                                   ;
+--------+-------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top" ;
+--------+-------+----------+-----------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                               ;
+--------+-------+----------+-----------------------------------------------------------------------+
; dbg_en ; Input ; Info     ; Stuck at VCC                                                          ;
+--------+-------+----------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu"                                        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; tapcsync2scu_ch_id_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; sys_rst_status_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; core_rst_status_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top" ;
+-----------------+--------+----------+------------------------------------+
; Port            ; Type   ; Severity ; Details                            ;
+-----------------+--------+----------+------------------------------------+
; core_rdc_qlfy_o ; Output ; Info     ; Explicitly unconnected             ;
+-----------------+--------+----------+------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync" ;
+----------+-------+----------+----------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                        ;
+----------+-------+----------+----------------------------------------------------------------+
; rst_n_in ; Input ; Info     ; Stuck at VCC                                                   ;
+----------+-------+----------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scr1_top_ahb:i_scr1"                                                                               ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; test_mode           ; Input  ; Info     ; Stuck at GND                                                                        ;
; test_rst_n          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rtc_clk             ; Input  ; Info     ; Stuck at GND                                                                        ;
; sys_rdc_qlfy_o      ; Output ; Info     ; Explicitly unconnected                                                              ;
; fuse_mhartid        ; Input  ; Info     ; Stuck at GND                                                                        ;
; fuse_idcode[31..30] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; fuse_idcode[28..25] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; fuse_idcode[21..20] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; fuse_idcode[19..17] ; Input  ; Info     ; Stuck at GND                                                                        ;
; fuse_idcode[15..13] ; Input  ; Info     ; Stuck at GND                                                                        ;
; fuse_idcode[11..1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; fuse_idcode[29]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; fuse_idcode[24]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; fuse_idcode[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; fuse_idcode[22]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; fuse_idcode[16]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; fuse_idcode[12]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; fuse_idcode[0]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; irq_lines[15..1]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; soft_irq            ; Input  ; Info     ; Stuck at GND                                                                        ;
; imem_hburst         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; imem_hmastlock      ; Output ; Info     ; Explicitly unconnected                                                              ;
; dmem_hburst         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dmem_hmastlock      ; Output ; Info     ; Explicitly unconnected                                                              ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 3924                        ;
;     CLR               ; 952                         ;
;     CLR SCLR          ; 39                          ;
;     CLR SLD           ; 3                           ;
;     ENA               ; 662                         ;
;     ENA CLR           ; 987                         ;
;     ENA CLR SCLR      ; 155                         ;
;     ENA CLR SCLR SLD  ; 18                          ;
;     ENA CLR SLD       ; 620                         ;
;     ENA SCLR          ; 168                         ;
;     ENA SCLR SLD      ; 87                          ;
;     ENA SLD           ; 144                         ;
;     plain             ; 89                          ;
; arriav_io_obuf        ; 17                          ;
; arriav_lcell_comb     ; 6802                        ;
;     arith             ; 665                         ;
;         1 data inputs ; 496                         ;
;         2 data inputs ; 49                          ;
;         4 data inputs ; 17                          ;
;         5 data inputs ; 103                         ;
;     extend            ; 96                          ;
;         7 data inputs ; 96                          ;
;     normal            ; 6041                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 139                         ;
;         2 data inputs ; 594                         ;
;         3 data inputs ; 975                         ;
;         4 data inputs ; 1271                        ;
;         5 data inputs ; 1602                        ;
;         6 data inputs ; 1458                        ;
; arriav_mac            ; 3                           ;
; boundary_port         ; 112                         ;
; generic_pll           ; 3                           ;
; stratixv_ram_block    ; 288                         ;
;                       ;                             ;
; Max LUT depth         ; 20.50                       ;
; Average LUT depth     ; 7.90                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:19     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed Jul 13 12:07:58 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de10lite_scr1 -c de1_scr1
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "de10lite_sopc.qsys"
Info (12250): 2022.07.13.13:08:31 Progress: Loading qsys/de10lite_sopc.qsys
Info (12250): 2022.07.13.13:08:34 Progress: Reading input file
Info (12250): 2022.07.13.13:08:34 Progress: Adding avl_dmem [altera_avalon_mm_bridge 17.1]
Info (12250): 2022.07.13.13:08:37 Progress: Parameterizing module avl_dmem
Info (12250): 2022.07.13.13:08:37 Progress: Adding avl_imem [altera_avalon_mm_bridge 17.1]
Info (12250): 2022.07.13.13:08:37 Progress: Parameterizing module avl_imem
Info (12250): 2022.07.13.13:08:37 Progress: Adding avl_uart [altera_avalon_mm_bridge 17.1]
Info (12250): 2022.07.13.13:08:37 Progress: Parameterizing module avl_uart
Info (12250): 2022.07.13.13:08:37 Progress: Adding bld_id [altera_avalon_pio 17.1]
Info (12250): 2022.07.13.13:08:37 Progress: Parameterizing module bld_id
Info (12250): 2022.07.13.13:08:37 Progress: Adding core_clk_freq [altera_avalon_pio 17.1]
Info (12250): 2022.07.13.13:08:37 Progress: Parameterizing module core_clk_freq
Info (12250): 2022.07.13.13:08:37 Progress: Adding cpu_clk [clock_source 17.1]
Info (12250): 2022.07.13.13:08:38 Progress: Parameterizing module cpu_clk
Info (12250): 2022.07.13.13:08:38 Progress: Adding default_slave [altera_error_response_slave 17.1]
Info (12250): 2022.07.13.13:08:38 Progress: Parameterizing module default_slave
Info (12250): 2022.07.13.13:08:38 Progress: Adding onchip_ram [altera_avalon_onchip_memory2 17.1]
Info (12250): 2022.07.13.13:08:38 Progress: Parameterizing module onchip_ram
Info (12250): 2022.07.13.13:08:38 Progress: Adding pio_hex_1_0 [altera_avalon_pio 17.1]
Info (12250): 2022.07.13.13:08:38 Progress: Parameterizing module pio_hex_1_0
Info (12250): 2022.07.13.13:08:38 Progress: Adding pio_hex_3_2 [altera_avalon_pio 17.1]
Info (12250): 2022.07.13.13:08:38 Progress: Parameterizing module pio_hex_3_2
Info (12250): 2022.07.13.13:08:38 Progress: Adding pio_hex_5_4 [altera_avalon_pio 17.1]
Info (12250): 2022.07.13.13:08:38 Progress: Parameterizing module pio_hex_5_4
Info (12250): 2022.07.13.13:08:38 Progress: Adding pio_led [altera_avalon_pio 17.1]
Info (12250): 2022.07.13.13:08:38 Progress: Parameterizing module pio_led
Info (12250): 2022.07.13.13:08:38 Progress: Adding pio_sw [altera_avalon_pio 17.1]
Info (12250): 2022.07.13.13:08:38 Progress: Parameterizing module pio_sw
Info (12250): 2022.07.13.13:08:38 Progress: Adding pll_0 [altera_pll 17.1]
Info (12250): 2022.07.13.13:08:39 Progress: Parameterizing module pll_0
Info (12250): 2022.07.13.13:08:40 Progress: Adding reset_bridge_0 [altera_reset_bridge 17.1]
Info (12250): 2022.07.13.13:08:40 Progress: Parameterizing module reset_bridge_0
Info (12250): 2022.07.13.13:08:40 Progress: Adding reset_sequencer_0 [altera_reset_sequencer 17.1]
Info (12250): 2022.07.13.13:08:40 Progress: Parameterizing module reset_sequencer_0
Info (12250): 2022.07.13.13:08:40 Progress: Adding sdram [altera_avalon_new_sdram_controller 17.1]
Info (12250): 2022.07.13.13:08:40 Progress: Parameterizing module sdram
Info (12250): 2022.07.13.13:08:40 Progress: Adding soc_id [altera_avalon_pio 17.1]
Info (12250): 2022.07.13.13:08:40 Progress: Parameterizing module soc_id
Info (12250): 2022.07.13.13:08:40 Progress: Adding sys_pll [altpll 17.1]
Info (12250): 2022.07.13.13:08:40 Progress: Parameterizing module sys_pll
Info (12250): 2022.07.13.13:08:40 Progress: Building connections
Info (12250): 2022.07.13.13:08:40 Progress: Parameterizing connections
Info (12250): 2022.07.13.13:08:40 Progress: Validating
Info (12250): 2022.07.13.13:08:44 Progress: Done reading input file
Info (12250): De10lite_sopc.core_clk_freq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): De10lite_sopc.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info (12250): De10lite_sopc.pll_0: Able to implement PLL with user settings
Info (12250): De10lite_sopc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): De10lite_sopc.soc_id: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): De10lite_sopc: Generating de10lite_sopc "de10lite_sopc" for QUARTUS_SYNTH
Info (12250): Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink1
Info (12250): Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info (12250): Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_001.sink3
Info (12250): Avl_dmem: "de10lite_sopc" instantiated altera_avalon_mm_bridge "avl_dmem"
Info (12250): Bld_id: Starting RTL generation for module 'de10lite_sopc_bld_id'
Info (12250): Bld_id:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_sopc_bld_id --dir=C:/Users/ANASTA~1/AppData/Local/Temp/alt9186_5036316911027847558.dir/0003_bld_id_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/ANASTA~1/AppData/Local/Temp/alt9186_5036316911027847558.dir/0003_bld_id_gen//de10lite_sopc_bld_id_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Bld_id: Done RTL generation for module 'de10lite_sopc_bld_id'
Info (12250): Bld_id: "de10lite_sopc" instantiated altera_avalon_pio "bld_id"
Info (12250): Core_clk_freq: Starting RTL generation for module 'de10lite_sopc_core_clk_freq'
Info (12250): Core_clk_freq:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_sopc_core_clk_freq --dir=C:/Users/ANASTA~1/AppData/Local/Temp/alt9186_5036316911027847558.dir/0004_core_clk_freq_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/ANASTA~1/AppData/Local/Temp/alt9186_5036316911027847558.dir/0004_core_clk_freq_gen//de10lite_sopc_core_clk_freq_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Core_clk_freq: Done RTL generation for module 'de10lite_sopc_core_clk_freq'
Info (12250): Core_clk_freq: "de10lite_sopc" instantiated altera_avalon_pio "core_clk_freq"
Info (12250): Default_slave: "de10lite_sopc" instantiated altera_error_response_slave "default_slave"
Info (12250): Onchip_ram: Starting RTL generation for module 'de10lite_sopc_onchip_ram'
Info (12250): Onchip_ram:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=de10lite_sopc_onchip_ram --dir=C:/Users/ANASTA~1/AppData/Local/Temp/alt9186_5036316911027847558.dir/0005_onchip_ram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/ANASTA~1/AppData/Local/Temp/alt9186_5036316911027847558.dir/0005_onchip_ram_gen//de10lite_sopc_onchip_ram_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_ram: Done RTL generation for module 'de10lite_sopc_onchip_ram'
Info (12250): Onchip_ram: "de10lite_sopc" instantiated altera_avalon_onchip_memory2 "onchip_ram"
Info (12250): Pio_led: Starting RTL generation for module 'de10lite_sopc_pio_led'
Info (12250): Pio_led:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_sopc_pio_led --dir=C:/Users/ANASTA~1/AppData/Local/Temp/alt9186_5036316911027847558.dir/0006_pio_led_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/ANASTA~1/AppData/Local/Temp/alt9186_5036316911027847558.dir/0006_pio_led_gen//de10lite_sopc_pio_led_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_led: Done RTL generation for module 'de10lite_sopc_pio_led'
Info (12250): Pio_led: "de10lite_sopc" instantiated altera_avalon_pio "pio_led"
Info (12250): Pio_sw: Starting RTL generation for module 'de10lite_sopc_pio_sw'
Info (12250): Pio_sw:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_sopc_pio_sw --dir=C:/Users/ANASTA~1/AppData/Local/Temp/alt9186_5036316911027847558.dir/0007_pio_sw_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/ANASTA~1/AppData/Local/Temp/alt9186_5036316911027847558.dir/0007_pio_sw_gen//de10lite_sopc_pio_sw_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_sw: Done RTL generation for module 'de10lite_sopc_pio_sw'
Info (12250): Pio_sw: "de10lite_sopc" instantiated altera_avalon_pio "pio_sw"
Info (12250): Pll_0: "de10lite_sopc" instantiated altera_pll "pll_0"
Info (12250): Reset_sequencer_0: "de10lite_sopc" instantiated altera_reset_sequencer "reset_sequencer_0"
Info (12250): Sdram: Starting RTL generation for module 'de10lite_sopc_sdram'
Info (12250): Sdram:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=de10lite_sopc_sdram --dir=C:/Users/ANASTA~1/AppData/Local/Temp/alt9186_5036316911027847558.dir/0010_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/ANASTA~1/AppData/Local/Temp/alt9186_5036316911027847558.dir/0010_sdram_gen//de10lite_sopc_sdram_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sdram: Done RTL generation for module 'de10lite_sopc_sdram'
Info (12250): Sdram: "de10lite_sopc" instantiated altera_avalon_new_sdram_controller "sdram"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "de10lite_sopc" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Rst_controller: "de10lite_sopc" instantiated altera_reset_controller "rst_controller"
Info (12250): Reusing file C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_reset_controller.v
Info (12250): Reusing file C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_reset_synchronizer.v
Info (12250): Avl_imem_m0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "avl_imem_m0_translator"
Info (12250): Onchip_ram_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_ram_s1_translator"
Info (12250): Avl_imem_m0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "avl_imem_m0_agent"
Info (12250): Default_slave_axi_error_if_agent: "mm_interconnect_0" instantiated altera_merlin_axi_slave_ni "default_slave_axi_error_if_agent"
Info (12250): Onchip_ram_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "onchip_ram_s1_agent"
Info (12250): Reusing file C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Onchip_ram_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "onchip_ram_s1_agent_rsp_fifo"
Info (12250): Reusing file C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_avalon_sc_fifo.v
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): Router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info (12250): Router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info (12250): Avl_imem_m0_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "avl_imem_m0_limiter"
Info (12250): Reusing file C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_avalon_sc_fifo.v
Info (12250): Onchip_ram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "onchip_ram_s1_burst_adapter"
Info (12250): Reusing file C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info (12250): Reusing file C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info (12250): Rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv
Info (12250): Onchip_ram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "onchip_ram_s1_rsp_width_adapter"
Info (12250): Reusing file C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info (12250): Reusing file C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info (12250): Avalon_st_adapter_002: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info (12250): De10lite_sopc: Done "de10lite_sopc" with 44 modules, 70 files
Info (12249): Finished elaborating Platform Designer system entity "de10lite_sopc.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file de10lite_scr1.sv
    Info (12023): Found entity 1: de10lite_scr1 File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file ip/ahb_avalon_bridge.sv
    Info (12023): Found entity 1: ahb_avalon_bridge File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/ahb_avalon_bridge.sv Line: 6
Info (12021): Found 0 design units, including 0 entities, in source file ip/uart/timescale.v
Info (12021): Found 1 design units, including 1 entities, in source file ip/uart/raminfr.v
    Info (12023): Found entity 1: raminfr File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/raminfr.v Line: 83
Info (12021): Found 1 design units, including 1 entities, in source file ip/uart/uart_wb.v
    Info (12023): Found entity 1: uart_wb File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_wb.v Line: 142
Info (12021): Found 1 design units, including 1 entities, in source file ip/uart/uart_transmitter.v
    Info (12023): Found entity 1: uart_transmitter File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_transmitter.v Line: 154
Info (12021): Found 1 design units, including 1 entities, in source file ip/uart/uart_top.v
    Info (12023): Found entity 1: uart_top File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_top.v Line: 140
Info (12021): Found 1 design units, including 1 entities, in source file ip/uart/uart_tfifo.v
    Info (12023): Found entity 1: uart_tfifo File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_tfifo.v Line: 144
Info (12021): Found 1 design units, including 1 entities, in source file ip/uart/uart_sync_flops.v
    Info (12023): Found entity 1: uart_sync_flops File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_sync_flops.v Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file ip/uart/uart_rfifo.v
    Info (12023): Found entity 1: uart_rfifo File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_rfifo.v Line: 150
Info (12021): Found 1 design units, including 1 entities, in source file ip/uart/uart_regs.v
    Info (12023): Found entity 1: uart_regs File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_regs.v Line: 231
Info (12021): Found 1 design units, including 1 entities, in source file ip/uart/uart_receiver.v
    Info (12023): Found entity 1: uart_receiver File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_receiver.v Line: 198
Info (12021): Found 1 design units, including 1 entities, in source file core/pipeline/scr1_ipic.sv
    Info (12023): Found entity 1: scr1_ipic File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/pipeline/scr1_ipic.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file core/pipeline/scr1_pipe_csr.sv
    Info (12023): Found entity 1: scr1_pipe_csr File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/pipeline/scr1_pipe_csr.sv Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file core/pipeline/scr1_pipe_exu.sv
    Info (12023): Found entity 1: scr1_pipe_exu File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/pipeline/scr1_pipe_exu.sv Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file core/pipeline/scr1_pipe_hdu.sv
    Info (12023): Found entity 1: scr1_pipe_hdu File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/pipeline/scr1_pipe_hdu.sv Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file core/pipeline/scr1_pipe_ialu.sv
    Info (12023): Found entity 1: scr1_pipe_ialu File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/pipeline/scr1_pipe_ialu.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file core/pipeline/scr1_pipe_idu.sv
    Info (12023): Found entity 1: scr1_pipe_idu File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/pipeline/scr1_pipe_idu.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file core/pipeline/scr1_pipe_ifu.sv
    Info (12023): Found entity 1: scr1_pipe_ifu File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/pipeline/scr1_pipe_ifu.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file core/pipeline/scr1_pipe_lsu.sv
    Info (12023): Found entity 1: scr1_pipe_lsu File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/pipeline/scr1_pipe_lsu.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file core/pipeline/scr1_pipe_mprf.sv
    Info (12023): Found entity 1: scr1_pipe_mprf File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/pipeline/scr1_pipe_mprf.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file core/pipeline/scr1_pipe_tdu.sv
    Info (12023): Found entity 1: scr1_pipe_tdu File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/pipeline/scr1_pipe_tdu.sv Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file core/pipeline/scr1_pipe_top.sv
    Info (12023): Found entity 1: scr1_pipe_top File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/pipeline/scr1_pipe_top.sv Line: 23
Info (12021): Found 0 design units, including 0 entities, in source file core/pipeline/scr1_tracelog.sv
Info (12021): Found 7 design units, including 7 entities, in source file core/primitives/scr1_reset_cells.sv
    Info (12023): Found entity 1: scr1_reset_buf_cell File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/primitives/scr1_reset_cells.sv Line: 9
    Info (12023): Found entity 2: scr1_reset_sync_cell File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/primitives/scr1_reset_cells.sv Line: 49
    Info (12023): Found entity 3: scr1_data_sync_cell File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/primitives/scr1_reset_cells.sv Line: 101
    Info (12023): Found entity 4: scr1_reset_qlfy_adapter_cell_sync File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/primitives/scr1_reset_cells.sv Line: 154
    Info (12023): Found entity 5: scr1_reset_and2_cell File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/primitives/scr1_reset_cells.sv Line: 197
    Info (12023): Found entity 6: scr1_reset_and3_cell File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/primitives/scr1_reset_cells.sv Line: 209
    Info (12023): Found entity 7: scr1_reset_mux2_cell File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/primitives/scr1_reset_cells.sv Line: 221
Info (12021): Found 1 design units, including 1 entities, in source file core/scr1_core_top.sv
    Info (12023): Found entity 1: scr1_core_top File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/scr1_core_top.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file core/scr1_dm.sv
    Info (12023): Found entity 1: scr1_dm File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/scr1_dm.sv Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file core/scr1_dmi.sv
    Info (12023): Found entity 1: scr1_dmi File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/scr1_dmi.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file core/scr1_scu.sv
    Info (12023): Found entity 1: scr1_scu File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/scr1_scu.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file core/scr1_tapc.sv
    Info (12023): Found entity 1: scr1_tapc File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/scr1_tapc.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file core/scr1_tapc_shift_reg.sv
    Info (12023): Found entity 1: scr1_tapc_shift_reg File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/scr1_tapc_shift_reg.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file core/scr1_tapc_synchronizer.sv
    Info (12023): Found entity 1: scr1_tapc_synchronizer File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/scr1_tapc_synchronizer.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file top/scr1_dmem_ahb.sv
    Info (12023): Found entity 1: scr1_dmem_ahb File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/top/scr1_dmem_ahb.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file top/scr1_dmem_router.sv
    Info (12023): Found entity 1: scr1_dmem_router File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/top/scr1_dmem_router.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file top/scr1_dp_memory.sv
    Info (12023): Found entity 1: scr1_dp_memory File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/top/scr1_dp_memory.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file top/scr1_imem_ahb.sv
    Info (12023): Found entity 1: scr1_imem_ahb File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/top/scr1_imem_ahb.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file top/scr1_imem_router.sv
    Info (12023): Found entity 1: scr1_imem_router File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/top/scr1_imem_router.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file top/scr1_tcm.sv
    Info (12023): Found entity 1: scr1_tcm File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/top/scr1_tcm.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file top/scr1_timer.sv
    Info (12023): Found entity 1: scr1_timer File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/top/scr1_timer.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file top/scr1_top_ahb.sv
    Info (12023): Found entity 1: scr1_top_ahb File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/top/scr1_top_ahb.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/de10lite_sopc.v
    Info (12023): Found entity 1: de10lite_sopc File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/de10lite_sopc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_avalon_mm_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_bridge File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_avalon_mm_bridge.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv
    Info (12023): Found entity 1: altera_error_response_slave File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_error_response_slave_reg_fifo.sv
    Info (12023): Found entity 1: altera_error_response_slave_reg_fifo File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_error_response_slave_reg_fifo.sv Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_error_response_slave_resp_logic.sv
    Info (12023): Found entity 1: altera_error_response_slave_resp_logic File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_error_response_slave_resp_logic.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_slave_ni File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv
    Info (12023): Found entity 1: altera_reset_sequencer File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_reset_sequencer_av_csr.sv
    Info (12023): Found entity 1: altera_reset_sequencer_av_csr File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_reset_sequencer_av_csr.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_reset_sequencer_deglitch.sv
    Info (12023): Found entity 1: altera_reset_sequencer_deglitch File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_reset_sequencer_deglitch.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_reset_sequencer_deglitch_main.sv
    Info (12023): Found entity 1: altera_reset_sequencer_deglitch_main File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_reset_sequencer_deglitch_main.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_reset_sequencer_dlycntr.sv
    Info (12023): Found entity 1: altera_reset_sequencer_dlycntr File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_reset_sequencer_dlycntr.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_reset_sequencer_main.sv
    Info (12023): Found entity 1: altera_reset_sequencer_main File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_reset_sequencer_main.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_reset_sequencer_seq.sv
    Info (12023): Found entity 1: altera_reset_sequencer_seq File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_reset_sequencer_seq.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_bld_id.v
    Info (12023): Found entity 1: de10lite_sopc_bld_id File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_bld_id.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_core_clk_freq.v
    Info (12023): Found entity 1: de10lite_sopc_core_clk_freq File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_core_clk_freq.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v
    Info (12023): Found entity 1: de10lite_sopc_mm_interconnect_0 File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: de10lite_sopc_mm_interconnect_0_avalon_st_adapter File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001.v
    Info (12023): Found entity 1: de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001 File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002.v
    Info (12023): Found entity 1: de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002 File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv
    Info (12023): Found entity 1: de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: de10lite_sopc_mm_interconnect_0_cmd_demux File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: de10lite_sopc_mm_interconnect_0_cmd_demux_001 File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: de10lite_sopc_mm_interconnect_0_cmd_mux File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux_004.sv
    Info (12023): Found entity 1: de10lite_sopc_mm_interconnect_0_cmd_mux_004 File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux_004.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: de10lite_sopc_mm_interconnect_0_router_default_decode File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: de10lite_sopc_mm_interconnect_0_router File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: de10lite_sopc_mm_interconnect_0_router_001_default_decode File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: de10lite_sopc_mm_interconnect_0_router_001 File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: de10lite_sopc_mm_interconnect_0_router_002_default_decode File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: de10lite_sopc_mm_interconnect_0_router_002 File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: de10lite_sopc_mm_interconnect_0_router_004_default_decode File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: de10lite_sopc_mm_interconnect_0_router_004 File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: de10lite_sopc_mm_interconnect_0_router_005_default_decode File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: de10lite_sopc_mm_interconnect_0_router_005 File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: de10lite_sopc_mm_interconnect_0_router_006_default_decode File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: de10lite_sopc_mm_interconnect_0_router_006 File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: de10lite_sopc_mm_interconnect_0_rsp_demux File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_003.sv
    Info (12023): Found entity 1: de10lite_sopc_mm_interconnect_0_rsp_demux_003 File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_004.sv
    Info (12023): Found entity 1: de10lite_sopc_mm_interconnect_0_rsp_demux_004 File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_004.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: de10lite_sopc_mm_interconnect_0_rsp_mux File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: de10lite_sopc_mm_interconnect_0_rsp_mux_001 File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v
    Info (12023): Found entity 1: de10lite_sopc_onchip_ram File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_led.v
    Info (12023): Found entity 1: de10lite_sopc_pio_led File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_led.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_sw.v
    Info (12023): Found entity 1: de10lite_sopc_pio_sw File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_sw.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_pll_0.v
    Info (12023): Found entity 1: de10lite_sopc_pll_0 File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_pll_0.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v
    Info (12023): Found entity 1: de10lite_sopc_sdram_input_efifo_module File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v Line: 21
    Info (12023): Found entity 2: de10lite_sopc_sdram File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v Line: 159
Info (12127): Elaborating entity "de10lite_scr1" for the top level hierarchy
Warning (10034): Output port "HEX0" at de10lite_scr1.sv(35) has no driver File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 35
Warning (10034): Output port "HEX1" at de10lite_scr1.sv(36) has no driver File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 36
Warning (10034): Output port "HEX2" at de10lite_scr1.sv(37) has no driver File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 37
Warning (10034): Output port "HEX3" at de10lite_scr1.sv(38) has no driver File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 38
Warning (10034): Output port "HEX4" at de10lite_scr1.sv(39) has no driver File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 39
Warning (10034): Output port "HEX5" at de10lite_scr1.sv(40) has no driver File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 40
Info (12128): Elaborating entity "scr1_top_ahb" for hierarchy "scr1_top_ahb:i_scr1" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 318
Info (12128): Elaborating entity "scr1_reset_sync_cell" for hierarchy "scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/top/scr1_top_ahb.sv Line: 183
Info (12128): Elaborating entity "scr1_reset_and2_cell" for hierarchy "scr1_top_ahb:i_scr1|scr1_reset_and2_cell:i_tapc_rstn_and2_cell" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/top/scr1_top_ahb.sv Line: 216
Info (12128): Elaborating entity "scr1_core_top" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/top/scr1_top_ahb.sv Line: 282
Info (12128): Elaborating entity "scr1_scu" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/scr1_core_top.sv Line: 231
Info (12128): Elaborating entity "scr1_reset_qlfy_adapter_cell_sync" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/scr1_scu.sv Line: 369
Info (12128): Elaborating entity "scr1_reset_buf_cell" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/primitives/scr1_reset_cells.sv Line: 193
Info (12128): Elaborating entity "scr1_data_sync_cell" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_data_sync_cell:i_sys_rstn_status_sync" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/scr1_scu.sv Line: 380
Info (12128): Elaborating entity "scr1_pipe_top" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/scr1_core_top.sv Line: 355
Info (12128): Elaborating entity "scr1_pipe_ifu" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/pipeline/scr1_pipe_top.sv Line: 335
Info (10264): Verilog HDL Case Statement information at scr1_pipe_ifu.sv(362): all case item expressions in this case statement are onehot File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/pipeline/scr1_pipe_ifu.sv Line: 362
Info (10264): Verilog HDL Case Statement information at scr1_pipe_ifu.sv(426): all case item expressions in this case statement are onehot File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/pipeline/scr1_pipe_ifu.sv Line: 426
Info (12128): Elaborating entity "scr1_pipe_idu" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_idu:i_pipe_idu" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/pipeline/scr1_pipe_top.sv Line: 360
Info (12128): Elaborating entity "scr1_pipe_exu" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/pipeline/scr1_pipe_top.sv Line: 472
Info (12128): Elaborating entity "scr1_pipe_ialu" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/pipeline/scr1_pipe_exu.sv Line: 465
Info (12128): Elaborating entity "scr1_pipe_lsu" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_lsu:i_lsu" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/pipeline/scr1_pipe_exu.sv Line: 791
Info (12128): Elaborating entity "scr1_pipe_mprf" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/pipeline/scr1_pipe_top.sv Line: 491
Info (12128): Elaborating entity "scr1_pipe_csr" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/pipeline/scr1_pipe_top.sv Line: 575
Info (12128): Elaborating entity "scr1_ipic" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/pipeline/scr1_pipe_top.sv Line: 595
Info (12128): Elaborating entity "scr1_pipe_tdu" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_tdu:i_pipe_tdu" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/pipeline/scr1_pipe_top.sv Line: 661
Info (12128): Elaborating entity "scr1_pipe_hdu" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/pipeline/scr1_pipe_top.sv Line: 762
Info (12128): Elaborating entity "scr1_tapc" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/scr1_core_top.sv Line: 383
Info (12128): Elaborating entity "scr1_tapc_shift_reg" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_bypass_reg" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/scr1_tapc.sv Line: 386
Info (12128): Elaborating entity "scr1_tapc_shift_reg" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/scr1_tapc.sv Line: 406
Info (12128): Elaborating entity "scr1_tapc_synchronizer" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc_synchronizer:i_tapc_synchronizer" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/scr1_core_top.sv Line: 413
Info (12128): Elaborating entity "scr1_dmi" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dmi:i_dmi" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/scr1_core_top.sv Line: 437
Info (12128): Elaborating entity "scr1_dm" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/scr1_core_top.sv Line: 495
Info (10264): Verilog HDL Case Statement information at scr1_dm.sv(974): all case item expressions in this case statement are onehot File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/scr1_dm.sv Line: 974
Info (10264): Verilog HDL Case Statement information at scr1_dm.sv(995): all case item expressions in this case statement are onehot File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/scr1_dm.sv Line: 995
Info (10264): Verilog HDL Case Statement information at scr1_dm.sv(1020): all case item expressions in this case statement are onehot File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/scr1_dm.sv Line: 1020
Info (10264): Verilog HDL Case Statement information at scr1_dm.sv(1074): all case item expressions in this case statement are onehot File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/scr1_dm.sv Line: 1074
Info (10264): Verilog HDL Case Statement information at scr1_dm.sv(1201): all case item expressions in this case statement are onehot File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/scr1_dm.sv Line: 1201
Info (10264): Verilog HDL Case Statement information at scr1_dm.sv(1236): all case item expressions in this case statement are onehot File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/scr1_dm.sv Line: 1236
Info (10264): Verilog HDL Case Statement information at scr1_dm.sv(1332): all case item expressions in this case statement are onehot File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/core/scr1_dm.sv Line: 1332
Info (12128): Elaborating entity "scr1_tcm" for hierarchy "scr1_top_ahb:i_scr1|scr1_tcm:i_tcm" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/top/scr1_top_ahb.sv Line: 311
Info (12128): Elaborating entity "scr1_dp_memory" for hierarchy "scr1_top_ahb:i_scr1|scr1_tcm:i_tcm|scr1_dp_memory:i_dp_memory" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/top/scr1_tcm.sv Line: 117
Info (12128): Elaborating entity "scr1_timer" for hierarchy "scr1_top_ahb:i_scr1|scr1_timer:i_timer" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/top/scr1_top_ahb.sv Line: 337
Info (12128): Elaborating entity "scr1_imem_router" for hierarchy "scr1_top_ahb:i_scr1|scr1_imem_router:i_imem_router" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/top/scr1_top_ahb.sv Line: 375
Info (10264): Verilog HDL Case Statement information at scr1_imem_router.sv(79): all case item expressions in this case statement are onehot File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/top/scr1_imem_router.sv Line: 79
Info (12128): Elaborating entity "scr1_dmem_router" for hierarchy "scr1_top_ahb:i_scr1|scr1_dmem_router:i_dmem_router" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/top/scr1_top_ahb.sv Line: 454
Info (10264): Verilog HDL Case Statement information at scr1_dmem_router.sv(110): all case item expressions in this case statement are onehot File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/top/scr1_dmem_router.sv Line: 110
Info (12128): Elaborating entity "scr1_imem_ahb" for hierarchy "scr1_top_ahb:i_scr1|scr1_imem_ahb:i_imem_ahb" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/top/scr1_top_ahb.sv Line: 479
Info (12128): Elaborating entity "scr1_dmem_ahb" for hierarchy "scr1_top_ahb:i_scr1|scr1_dmem_ahb:i_dmem_ahb" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/top/scr1_top_ahb.sv Line: 509
Info (12128): Elaborating entity "uart_top" for hierarchy "uart_top:i_uart" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 365
Info (10648): Verilog HDL Display System Task info at uart_top.v(327): (...|uart_top) UART INFO: Data bus width is 8. No Debug interface.\n File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_top.v Line: 327
Info (10648): Verilog HDL Display System Task info at uart_top.v(334): (...|uart_top) UART INFO: Doesn't have baudrate output\n File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_top.v Line: 334
Info (12128): Elaborating entity "uart_wb" for hierarchy "uart_top:i_uart|uart_wb:wb_interface" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_top.v Line: 245
Warning (10036): Verilog HDL or VHDL warning at uart_wb.v(189): object "wb_sel_is" assigned a value but never read File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_wb.v Line: 189
Info (12128): Elaborating entity "uart_regs" for hierarchy "uart_top:i_uart|uart_regs:regs" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_top.v Line: 302
Warning (10230): Verilog HDL assignment warning at uart_regs.v(611): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_regs.v Line: 611
Warning (10230): Verilog HDL assignment warning at uart_regs.v(623): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_regs.v Line: 623
Warning (10230): Verilog HDL assignment warning at uart_regs.v(634): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_regs.v Line: 634
Warning (10230): Verilog HDL assignment warning at uart_regs.v(645): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_regs.v Line: 645
Warning (10230): Verilog HDL assignment warning at uart_regs.v(656): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_regs.v Line: 656
Warning (10230): Verilog HDL assignment warning at uart_regs.v(667): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_regs.v Line: 667
Warning (10230): Verilog HDL assignment warning at uart_regs.v(678): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_regs.v Line: 678
Warning (10230): Verilog HDL assignment warning at uart_regs.v(689): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_regs.v Line: 689
Warning (10230): Verilog HDL assignment warning at uart_regs.v(698): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_regs.v Line: 698
Warning (10230): Verilog HDL assignment warning at uart_regs.v(700): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_regs.v Line: 700
Warning (10230): Verilog HDL assignment warning at uart_regs.v(738): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_regs.v Line: 738
Warning (10230): Verilog HDL assignment warning at uart_regs.v(807): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_regs.v Line: 807
Warning (10230): Verilog HDL assignment warning at uart_regs.v(814): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_regs.v Line: 814
Warning (10230): Verilog HDL assignment warning at uart_regs.v(821): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_regs.v Line: 821
Warning (10230): Verilog HDL assignment warning at uart_regs.v(828): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_regs.v Line: 828
Warning (10230): Verilog HDL assignment warning at uart_regs.v(835): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_regs.v Line: 835
Warning (10230): Verilog HDL assignment warning at uart_regs.v(846): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_regs.v Line: 846
Info (12128): Elaborating entity "uart_transmitter" for hierarchy "uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_regs.v Line: 379
Info (12128): Elaborating entity "uart_tfifo" for hierarchy "uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_transmitter.v Line: 199
Info (12128): Elaborating entity "raminfr" for hierarchy "uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_tfifo.v Line: 192
Info (12128): Elaborating entity "uart_sync_flops" for hierarchy "uart_top:i_uart|uart_regs:regs|uart_sync_flops:i_uart_sync_flops" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_regs.v Line: 390
Info (12128): Elaborating entity "uart_receiver" for hierarchy "uart_top:i_uart|uart_regs:regs|uart_receiver:receiver" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_regs.v Line: 400
Warning (10036): Verilog HDL or VHDL warning at uart_receiver.v(225): object "rbit_in" assigned a value but never read File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_receiver.v Line: 225
Warning (10036): Verilog HDL or VHDL warning at uart_receiver.v(258): object "rcounter16_eq_1" assigned a value but never read File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_receiver.v Line: 258
Warning (10230): Verilog HDL assignment warning at uart_receiver.v(463): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_receiver.v Line: 463
Warning (10230): Verilog HDL assignment warning at uart_receiver.v(479): truncated value with size 32 to match size of target (10) File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_receiver.v Line: 479
Info (12128): Elaborating entity "uart_rfifo" for hierarchy "uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_receiver.v Line: 254
Info (12128): Elaborating entity "ahb_avalon_bridge" for hierarchy "ahb_avalon_bridge:i_ahb_imem" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 394
Info (12128): Elaborating entity "de10lite_sopc" for hierarchy "de10lite_sopc:i_soc" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 495
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_dmem" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/de10lite_sopc.v Line: 198
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "de10lite_sopc:i_soc|altera_avalon_mm_bridge:avl_uart" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/de10lite_sopc.v Line: 266
Info (12128): Elaborating entity "de10lite_sopc_bld_id" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_bld_id:bld_id" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/de10lite_sopc.v Line: 274
Info (12128): Elaborating entity "de10lite_sopc_core_clk_freq" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_core_clk_freq:core_clk_freq" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/de10lite_sopc.v Line: 282
Info (12128): Elaborating entity "altera_error_response_slave" for hierarchy "de10lite_sopc:i_soc|altera_error_response_slave:default_slave" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/de10lite_sopc.v Line: 330
Warning (10036): Verilog HDL or VHDL warning at altera_error_response_slave.sv(267): object "av_write_in" assigned a value but never read File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv Line: 267
Warning (10036): Verilog HDL or VHDL warning at altera_error_response_slave.sv(268): object "av_read_in" assigned a value but never read File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv Line: 268
Warning (10036): Verilog HDL or VHDL warning at altera_error_response_slave.sv(269): object "av_address_in" assigned a value but never read File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv Line: 269
Warning (10036): Verilog HDL or VHDL warning at altera_error_response_slave.sv(270): object "av_writedata_in" assigned a value but never read File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv Line: 270
Info (12128): Elaborating entity "altera_error_response_slave_resp_logic" for hierarchy "de10lite_sopc:i_soc|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:write_channel_resp" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv Line: 310
Info (12128): Elaborating entity "altera_error_response_slave_resp_logic" for hierarchy "de10lite_sopc:i_soc|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:read_channel_resp" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv Line: 350
Info (12128): Elaborating entity "de10lite_sopc_onchip_ram" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/de10lite_sopc.v Line: 344
Info (12128): Elaborating entity "altsyncram" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v Line: 69
Info (12130): Elaborated megafunction instantiation "de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v Line: 69
Info (12133): Instantiated megafunction "de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "scbl.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "8192"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "8"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7dl1.tdf
    Info (12023): Found entity 1: altsyncram_7dl1 File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/altsyncram_7dl1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7dl1" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "de10lite_sopc_pio_led" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_pio_led:pio_led" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/de10lite_sopc.v Line: 355
Info (12128): Elaborating entity "de10lite_sopc_pio_sw" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_pio_sw:pio_sw" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/de10lite_sopc.v Line: 363
Info (12128): Elaborating entity "de10lite_sopc_pll_0" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_pll_0:pll_0" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/de10lite_sopc.v Line: 372
Info (12128): Elaborating entity "altera_pll" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_pll_0.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "de10lite_sopc:i_soc|de10lite_sopc_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_pll_0.v Line: 91
Info (12133): Instantiated megafunction "de10lite_sopc:i_soc|de10lite_sopc_pll_0:pll_0|altera_pll:altera_pll_i" with the following parameter: File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_pll_0.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "100.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "20.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_reset_sequencer" for hierarchy "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/de10lite_sopc.v Line: 483
Warning (10036): Verilog HDL or VHDL warning at altera_reset_sequencer.sv(261): object "csr_reset_sync" assigned a value but never read File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv Line: 261
Warning (10036): Verilog HDL or VHDL warning at altera_reset_sequencer.sv(261): object "csr_reset_sync_req" assigned a value but never read File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv Line: 261
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_controller:reset_in_sync" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv Line: 293
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_controller:reset_in_sync|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_sequencer_deglitch_main" for hierarchy "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_deglitch_main:dsrt_deg" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv Line: 376
Info (12128): Elaborating entity "altera_reset_sequencer_main" for hierarchy "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_main:main" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv Line: 403
Info (12128): Elaborating entity "altera_reset_sequencer_seq" for hierarchy "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv Line: 432
Info (12128): Elaborating entity "altera_reset_sequencer_dlycntr" for hierarchy "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:asrt_seq|altera_reset_sequencer_dlycntr:dlycntr0" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_reset_sequencer_seq.sv Line: 84
Info (12128): Elaborating entity "altera_reset_sequencer_seq" for hierarchy "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv Line: 461
Info (12128): Elaborating entity "altera_reset_sequencer_dlycntr" for hierarchy "de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|altera_reset_sequencer_seq:dsrt_seq|altera_reset_sequencer_dlycntr:dlycntr1" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_reset_sequencer_seq.sv Line: 87
Info (12128): Elaborating entity "de10lite_sopc_sdram" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/de10lite_sopc.v Line: 506
Info (12128): Elaborating entity "de10lite_sopc_sdram_input_efifo_module" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|de10lite_sopc_sdram_input_efifo_module:the_de10lite_sopc_sdram_input_efifo_module" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v Line: 298
Info (12128): Elaborating entity "de10lite_sopc_mm_interconnect_0" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/de10lite_sopc.v Line: 618
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avl_imem_m0_translator" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v Line: 879
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v Line: 1003
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v Line: 1067
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avl_uart_s0_translator" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v Line: 1131
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v Line: 1195
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_imem_m0_agent" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v Line: 1532
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_dmem_m0_agent" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v Line: 1613
Info (12128): Elaborating entity "altera_merlin_axi_slave_ni" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v Line: 1732
Warning (10230): Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(314): truncated value with size 5 to match size of target (4) File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv Line: 314
Warning (10230): Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(327): truncated value with size 5 to match size of target (4) File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv Line: 327
Warning (10230): Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(580): truncated value with size 5 to match size of target (4) File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv Line: 580
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_merlin_address_alignment:check_and_align_address_to_size" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv Line: 629
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv Line: 757
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:write_rsp_fifo" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv Line: 798
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v Line: 1816
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v Line: 1857
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v Line: 1941
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v Line: 1982
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v Line: 2023
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avl_uart_s0_agent" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v Line: 2107
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v Line: 2148
Info (12128): Elaborating entity "de10lite_sopc_mm_interconnect_0_router" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router:router" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v Line: 2789
Info (12128): Elaborating entity "de10lite_sopc_mm_interconnect_0_router_default_decode" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router:router|de10lite_sopc_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv Line: 187
Info (12128): Elaborating entity "de10lite_sopc_mm_interconnect_0_router_001" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_001:router_001" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v Line: 2805
Info (12128): Elaborating entity "de10lite_sopc_mm_interconnect_0_router_001_default_decode" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_001:router_001|de10lite_sopc_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv Line: 195
Info (12128): Elaborating entity "de10lite_sopc_mm_interconnect_0_router_002" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_002:router_002" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v Line: 2821
Info (12128): Elaborating entity "de10lite_sopc_mm_interconnect_0_router_002_default_decode" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_002:router_002|de10lite_sopc_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "de10lite_sopc_mm_interconnect_0_router_004" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_004:router_004" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v Line: 2853
Info (12128): Elaborating entity "de10lite_sopc_mm_interconnect_0_router_004_default_decode" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_004:router_004|de10lite_sopc_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv Line: 173
Info (12128): Elaborating entity "de10lite_sopc_mm_interconnect_0_router_005" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_005:router_005" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v Line: 2869
Info (12128): Elaborating entity "de10lite_sopc_mm_interconnect_0_router_005_default_decode" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_005:router_005|de10lite_sopc_mm_interconnect_0_router_005_default_decode:the_default_decode" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv Line: 173
Info (12128): Elaborating entity "de10lite_sopc_mm_interconnect_0_router_006" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_006:router_006" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v Line: 2885
Info (12128): Elaborating entity "de10lite_sopc_mm_interconnect_0_router_006_default_decode" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_router_006:router_006|de10lite_sopc_mm_interconnect_0_router_006_default_decode:the_default_decode" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:avl_imem_m0_limiter" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v Line: 3015
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v Line: 3115
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v Line: 3165
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "de10lite_sopc_mm_interconnect_0_cmd_demux" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v Line: 3200
Info (12128): Elaborating entity "de10lite_sopc_mm_interconnect_0_cmd_demux_001" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v Line: 3271
Info (12128): Elaborating entity "de10lite_sopc_mm_interconnect_0_cmd_mux" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v Line: 3294
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux.sv Line: 331
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "de10lite_sopc_mm_interconnect_0_cmd_mux_004" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux_004:cmd_mux_004" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v Line: 3380
Info (12128): Elaborating entity "de10lite_sopc_mm_interconnect_0_rsp_demux" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v Line: 3488
Info (12128): Elaborating entity "de10lite_sopc_mm_interconnect_0_rsp_demux_003" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_demux_003:rsp_demux_003" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v Line: 3557
Info (12128): Elaborating entity "de10lite_sopc_mm_interconnect_0_rsp_demux_004" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_demux_004:rsp_demux_004" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v Line: 3574
Info (12128): Elaborating entity "de10lite_sopc_mm_interconnect_0_rsp_mux" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v Line: 3694
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux.sv Line: 342
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "de10lite_sopc_mm_interconnect_0_rsp_mux_001" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v Line: 3765
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux_001.sv Line: 438
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_rsp_width_adapter" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v Line: 3831
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "data_reg", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv Line: 459
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "byteen_reg", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv Line: 459
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v Line: 3897
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v Line: 3963
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v Line: 4029
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "data_reg", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv Line: 459
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "byteen_reg", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv Line: 459
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v Line: 4063
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "de10lite_sopc_mm_interconnect_0_avalon_st_adapter" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v Line: 4194
Info (12128): Elaborating entity "de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v Line: 4223
Info (12128): Elaborating entity "de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001.v Line: 200
Info (12128): Elaborating entity "de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v Line: 4252
Info (12128): Elaborating entity "de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0" for hierarchy "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002.v Line: 200
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "de10lite_sopc:i_soc|altera_reset_controller:rst_controller" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/de10lite_sopc.v Line: 681
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "de10lite_sopc:i_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "de10lite_sopc:i_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_reset_controller.v Line: 220
Warning (276020): Inferred RAM node "uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 7 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "scr1_top_ahb:i_scr1|scr1_tcm:i_tcm|scr1_dp_memory:i_dp_memory|memory_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter WIDTH_BYTEENA_A set to 4
        Info (286033): Parameter WIDTH_BYTEENA_B set to 4
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M9K
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "scr1_top_ahb:i_scr1|scr1_tcm:i_tcm|scr1_dp_memory:i_dp_memory|memory_array_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter WIDTH_BYTEENA_A set to 4
        Info (286033): Parameter WIDTH_BYTEENA_B set to 4
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M9K
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|mprf_int_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M9K
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|mprf_int2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M9K
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf
    Info (12023): Found entity 1: altsyncram_40n1 File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/altsyncram_40n1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_egi1.tdf
    Info (12023): Found entity 1: altsyncram_egi1 File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/altsyncram_egi1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "scr1_top_ahb:i_scr1|scr1_tcm:i_tcm|scr1_dp_memory:i_dp_memory|altsyncram:memory_array_rtl_0"
Info (12133): Instantiated megafunction "scr1_top_ahb:i_scr1|scr1_tcm:i_tcm|scr1_dp_memory:i_dp_memory|altsyncram:memory_array_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "16384"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "14"
    Info (12134): Parameter "NUMWORDS_B" = "16384"
    Info (12134): Parameter "WIDTH_BYTEENA_A" = "4"
    Info (12134): Parameter "WIDTH_BYTEENA_B" = "4"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M9K"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Warning (287001): Assertion warning: Device family Cyclone V does not have M9K blocks -- using available memory blocks File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/altsyncram_vju1.tdf Line: 2058
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vju1.tdf
    Info (12023): Found entity 1: altsyncram_vju1 File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/altsyncram_vju1.tdf Line: 31
Warning (287013): Variable or input pin "byteena_b" is defined but never used. File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/altsyncram_vju1.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/decode_5la.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf
    Info (12023): Found entity 1: mux_2hb File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/mux_2hb.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|altsyncram:mprf_int_rtl_0"
Info (12133): Instantiated megafunction "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|altsyncram:mprf_int_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M9K"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Warning (287001): Assertion warning: Device family Cyclone V does not have M9K blocks -- using available memory blocks File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/altsyncram_ruo1.tdf Line: 977
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ruo1.tdf
    Info (12023): Found entity 1: altsyncram_ruo1 File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/altsyncram_ruo1.tdf Line: 27
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "balanced" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 23
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 35
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 35
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 35
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 35
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 35
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 35
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 35
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 36
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 36
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 36
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 36
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 36
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 36
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 36
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 37
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 37
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 37
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 37
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 37
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 37
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 37
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 38
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 38
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 38
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 38
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 38
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 38
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 38
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 39
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 39
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 39
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 39
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 39
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 39
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 39
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 40
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 40
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 40
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 40
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 40
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 40
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 40
Info (286030): Timing-Driven Synthesis is running
Info (17049): 685 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/output/de1_scr1.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 7 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance de10lite_sopc:i_soc|de10lite_sopc_pll_0:pll_0|altera_pll:altera_pll_i|general[2].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance de10lite_sopc:i_soc|de10lite_sopc_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance de10lite_sopc:i_soc|de10lite_sopc_pll_0:pll_0|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/de10lite_scr1.sv Line: 42
Info (21057): Implemented 9496 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 77 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 9090 logic cells
    Info (21064): Implemented 288 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 102 warnings
    Info: Peak virtual memory: 4985 megabytes
    Info: Processing ended: Wed Jul 13 12:12:32 2022
    Info: Elapsed time: 00:04:34
    Info: Total CPU time (on all processors): 00:05:42


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/output/de1_scr1.map.smsg.


