// Seed: 1293742385
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign id_2 = 1;
  assign id_2 = id_1;
  id_3 :
  assert property (@(posedge id_3) id_1 == id_3#(.id_3(1)) ? 1 : 1)
  else $display;
  generate
    wire id_4;
  endgenerate
  assign id_3 = 1;
  uwire id_5 = 1, id_6;
  tri0  id_7;
  assign id_6 = id_1 == 1 + $display() + id_7;
  wire id_8;
  wire id_9;
endmodule
