{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592041119593 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592041119601 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 13 16:38:39 2020 " "Processing started: Sat Jun 13 16:38:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592041119601 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592041119601 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592041119601 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1592041121240 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1592041121240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/lab3/led7_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/lab3/led7_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 led7_decoder " "Found entity 1: led7_decoder" {  } { { "../lab3/led7_decoder.v" "" { Text "C:/intelFPGA_lite/lab3/led7_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592041138122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592041138122 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bin_to_bcd2.v(6) " "Verilog HDL information at bin_to_bcd2.v(6): always construct contains both blocking and non-blocking assignments" {  } { { "../lab3/bin_to_bcd2.v" "" { Text "C:/intelFPGA_lite/lab3/bin_to_bcd2.v" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1592041138130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/lab3/bin_to_bcd2.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/lab3/bin_to_bcd2.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd2 " "Found entity 1: bin_to_bcd2" {  } { { "../lab3/bin_to_bcd2.v" "" { Text "C:/intelFPGA_lite/lab3/bin_to_bcd2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592041138130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592041138130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram32x4.v 1 1 " "Found 1 design units, including 1 entities, in source file ram32x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram32x4 " "Found entity 1: ram32x4" {  } { { "ram32x4.v" "" { Text "C:/intelFPGA_lite/lab4/ram32x4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592041138138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592041138138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram32x4copy.v 1 1 " "Found 1 design units, including 1 entities, in source file ram32x4copy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram32x4copy " "Found entity 1: ram32x4copy" {  } { { "ram32x4copy.v" "" { Text "C:/intelFPGA_lite/lab4/ram32x4copy.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592041138146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592041138146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/intelFPGA_lite/lab4/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592041138146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592041138146 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "interface interface.v(1) " "Verilog HDL Declaration warning at interface.v(1): \"interface\" is SystemVerilog-2005 keyword" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/lab4/interface.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1592041138154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface.v 1 1 " "Found 1 design units, including 1 entities, in source file interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface " "Found entity 1: interface" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/lab4/interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592041138154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592041138154 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bin_to_bcd3.v(6) " "Verilog HDL information at bin_to_bcd3.v(6): always construct contains both blocking and non-blocking assignments" {  } { { "bin_to_bcd3.v" "" { Text "C:/intelFPGA_lite/lab4/bin_to_bcd3.v" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1592041138162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd3.v 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_bcd3.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd3 " "Found entity 1: bin_to_bcd3" {  } { { "bin_to_bcd3.v" "" { Text "C:/intelFPGA_lite/lab4/bin_to_bcd3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592041138162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592041138162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/intelFPGA_lite/lab4/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592041138170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592041138170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_2.v 1 1 " "Found 1 design units, including 1 entities, in source file interface_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_2 " "Found entity 1: interface_2" {  } { { "interface_2.v" "" { Text "C:/intelFPGA_lite/lab4/interface_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592041138170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592041138170 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "interface_2 " "Elaborating entity \"interface_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1592041138434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:uut " "Elaborating entity \"memory\" for hierarchy \"memory:uut\"" {  } { { "interface_2.v" "uut" { Text "C:/intelFPGA_lite/lab4/interface_2.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592041138458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_bcd2 bin_to_bcd2:uut2 " "Elaborating entity \"bin_to_bcd2\" for hierarchy \"bin_to_bcd2:uut2\"" {  } { { "interface_2.v" "uut2" { Text "C:/intelFPGA_lite/lab4/interface_2.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592041138474 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin_to_bcd2.v(8) " "Verilog HDL assignment warning at bin_to_bcd2.v(8): truncated value with size 32 to match size of target (4)" {  } { { "../lab3/bin_to_bcd2.v" "" { Text "C:/intelFPGA_lite/lab3/bin_to_bcd2.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592041138482 "|interface|bin_to_bcd2:uut2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin_to_bcd2.v(9) " "Verilog HDL assignment warning at bin_to_bcd2.v(9): truncated value with size 32 to match size of target (4)" {  } { { "../lab3/bin_to_bcd2.v" "" { Text "C:/intelFPGA_lite/lab3/bin_to_bcd2.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592041138482 "|interface|bin_to_bcd2:uut2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led7_decoder led7_decoder:uut3 " "Elaborating entity \"led7_decoder\" for hierarchy \"led7_decoder:uut3\"" {  } { { "interface_2.v" "uut3" { Text "C:/intelFPGA_lite/lab4/interface_2.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592041138490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_bcd3 bin_to_bcd3:uut8 " "Elaborating entity \"bin_to_bcd3\" for hierarchy \"bin_to_bcd3:uut8\"" {  } { { "interface_2.v" "uut8" { Text "C:/intelFPGA_lite/lab4/interface_2.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592041138498 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin_to_bcd3.v(8) " "Verilog HDL assignment warning at bin_to_bcd3.v(8): truncated value with size 32 to match size of target (4)" {  } { { "bin_to_bcd3.v" "" { Text "C:/intelFPGA_lite/lab4/bin_to_bcd3.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592041138514 "|interface|bin_to_bcd3:uut8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin_to_bcd3.v(9) " "Verilog HDL assignment warning at bin_to_bcd3.v(9): truncated value with size 32 to match size of target (4)" {  } { { "bin_to_bcd3.v" "" { Text "C:/intelFPGA_lite/lab4/bin_to_bcd3.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592041138514 "|interface|bin_to_bcd3:uut8"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory:uut\|memory_array " "RAM logic \"memory:uut\|memory_array\" is uninferred due to asynchronous read logic" {  } { { "memory.v" "memory_array" { Text "C:/intelFPGA_lite/lab4/memory.v" 3 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1592041138938 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1592041138938 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin_to_bcd3:uut8\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin_to_bcd3:uut8\|Div0\"" {  } { { "bin_to_bcd3.v" "Div0" { Text "C:/intelFPGA_lite/lab4/bin_to_bcd3.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1592041139010 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin_to_bcd3:uut8\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin_to_bcd3:uut8\|Mod0\"" {  } { { "bin_to_bcd3.v" "Mod0" { Text "C:/intelFPGA_lite/lab4/bin_to_bcd3.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1592041139010 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin_to_bcd2:uut5\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin_to_bcd2:uut5\|Div0\"" {  } { { "../lab3/bin_to_bcd2.v" "Div0" { Text "C:/intelFPGA_lite/lab3/bin_to_bcd2.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1592041139010 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin_to_bcd2:uut5\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin_to_bcd2:uut5\|Mod0\"" {  } { { "../lab3/bin_to_bcd2.v" "Mod0" { Text "C:/intelFPGA_lite/lab3/bin_to_bcd2.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1592041139010 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin_to_bcd2:uut2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin_to_bcd2:uut2\|Div0\"" {  } { { "../lab3/bin_to_bcd2.v" "Div0" { Text "C:/intelFPGA_lite/lab3/bin_to_bcd2.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1592041139010 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin_to_bcd2:uut2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin_to_bcd2:uut2\|Mod0\"" {  } { { "../lab3/bin_to_bcd2.v" "Mod0" { Text "C:/intelFPGA_lite/lab3/bin_to_bcd2.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1592041139010 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1592041139010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin_to_bcd3:uut8\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bin_to_bcd3:uut8\|lpm_divide:Div0\"" {  } { { "bin_to_bcd3.v" "" { Text "C:/intelFPGA_lite/lab4/bin_to_bcd3.v" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592041139154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin_to_bcd3:uut8\|lpm_divide:Div0 " "Instantiated megafunction \"bin_to_bcd3:uut8\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592041139154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592041139154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592041139154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592041139154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592041139154 ""}  } { { "bin_to_bcd3.v" "" { Text "C:/intelFPGA_lite/lab4/bin_to_bcd3.v" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592041139154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_43p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_43p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_43p " "Found entity 1: lpm_divide_43p" {  } { { "db/lpm_divide_43p.tdf" "" { Text "C:/intelFPGA_lite/lab4/db/lpm_divide_43p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592041139234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592041139234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_5ag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_5ag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_5ag " "Found entity 1: abs_divider_5ag" {  } { { "db/abs_divider_5ag.tdf" "" { Text "C:/intelFPGA_lite/lab4/db/abs_divider_5ag.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592041139258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592041139258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_28f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_28f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_28f " "Found entity 1: alt_u_div_28f" {  } { { "db/alt_u_div_28f.tdf" "" { Text "C:/intelFPGA_lite/lab4/db/alt_u_div_28f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592041139290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592041139290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1tc " "Found entity 1: add_sub_1tc" {  } { { "db/add_sub_1tc.tdf" "" { Text "C:/intelFPGA_lite/lab4/db/add_sub_1tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592041139346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592041139346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2tc " "Found entity 1: add_sub_2tc" {  } { { "db/add_sub_2tc.tdf" "" { Text "C:/intelFPGA_lite/lab4/db/add_sub_2tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592041139402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592041139402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_s2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_s2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_s2a " "Found entity 1: lpm_abs_s2a" {  } { { "db/lpm_abs_s2a.tdf" "" { Text "C:/intelFPGA_lite/lab4/db/lpm_abs_s2a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592041139426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592041139426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_t2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_t2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_t2a " "Found entity 1: lpm_abs_t2a" {  } { { "db/lpm_abs_t2a.tdf" "" { Text "C:/intelFPGA_lite/lab4/db/lpm_abs_t2a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592041139458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592041139458 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin_to_bcd3:uut8\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bin_to_bcd3:uut8\|lpm_divide:Mod0\"" {  } { { "bin_to_bcd3.v" "" { Text "C:/intelFPGA_lite/lab4/bin_to_bcd3.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592041139514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin_to_bcd3:uut8\|lpm_divide:Mod0 " "Instantiated megafunction \"bin_to_bcd3:uut8\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592041139514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592041139514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592041139514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592041139514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592041139514 ""}  } { { "bin_to_bcd3.v" "" { Text "C:/intelFPGA_lite/lab4/bin_to_bcd3.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592041139514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7ro.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7ro.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7ro " "Found entity 1: lpm_divide_7ro" {  } { { "db/lpm_divide_7ro.tdf" "" { Text "C:/intelFPGA_lite/lab4/db/lpm_divide_7ro.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592041139553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592041139553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin_to_bcd2:uut5\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bin_to_bcd2:uut5\|lpm_divide:Div0\"" {  } { { "../lab3/bin_to_bcd2.v" "" { Text "C:/intelFPGA_lite/lab3/bin_to_bcd2.v" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592041139585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin_to_bcd2:uut5\|lpm_divide:Div0 " "Instantiated megafunction \"bin_to_bcd2:uut5\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592041139585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592041139585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592041139585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592041139585 ""}  } { { "../lab3/bin_to_bcd2.v" "" { Text "C:/intelFPGA_lite/lab3/bin_to_bcd2.v" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592041139585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9lm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9lm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9lm " "Found entity 1: lpm_divide_9lm" {  } { { "db/lpm_divide_9lm.tdf" "" { Text "C:/intelFPGA_lite/lab4/db/lpm_divide_9lm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592041139625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592041139625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/intelFPGA_lite/lab4/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592041139657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592041139657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s7f " "Found entity 1: alt_u_div_s7f" {  } { { "db/alt_u_div_s7f.tdf" "" { Text "C:/intelFPGA_lite/lab4/db/alt_u_div_s7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592041139681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592041139681 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin_to_bcd2:uut5\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bin_to_bcd2:uut5\|lpm_divide:Mod0\"" {  } { { "../lab3/bin_to_bcd2.v" "" { Text "C:/intelFPGA_lite/lab3/bin_to_bcd2.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592041139729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin_to_bcd2:uut5\|lpm_divide:Mod0 " "Instantiated megafunction \"bin_to_bcd2:uut5\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592041139729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592041139729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592041139729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592041139729 ""}  } { { "../lab3/bin_to_bcd2.v" "" { Text "C:/intelFPGA_lite/lab3/bin_to_bcd2.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592041139729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cdm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cdm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cdm " "Found entity 1: lpm_divide_cdm" {  } { { "db/lpm_divide_cdm.tdf" "" { Text "C:/intelFPGA_lite/lab4/db/lpm_divide_cdm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592041139777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592041139777 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "interface_2.v" "" { Text "C:/intelFPGA_lite/lab4/interface_2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592041140049 "|interface_2|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "interface_2.v" "" { Text "C:/intelFPGA_lite/lab4/interface_2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592041140049 "|interface_2|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "interface_2.v" "" { Text "C:/intelFPGA_lite/lab4/interface_2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592041140049 "|interface_2|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "interface_2.v" "" { Text "C:/intelFPGA_lite/lab4/interface_2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592041140049 "|interface_2|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "interface_2.v" "" { Text "C:/intelFPGA_lite/lab4/interface_2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592041140049 "|interface_2|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "interface_2.v" "" { Text "C:/intelFPGA_lite/lab4/interface_2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592041140049 "|interface_2|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "interface_2.v" "" { Text "C:/intelFPGA_lite/lab4/interface_2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592041140049 "|interface_2|HEX1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1592041140049 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1592041140137 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/lab4/output_files/lab4.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/lab4/output_files/lab4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592041140617 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1592041140897 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592041140897 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "interface_2.v" "" { Text "C:/intelFPGA_lite/lab4/interface_2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592041141096 "|interface_2|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "interface_2.v" "" { Text "C:/intelFPGA_lite/lab4/interface_2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592041141096 "|interface_2|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "interface_2.v" "" { Text "C:/intelFPGA_lite/lab4/interface_2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592041141096 "|interface_2|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1592041141096 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "409 " "Implemented 409 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1592041141096 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1592041141096 ""} { "Info" "ICUT_CUT_TM_LCELLS" "353 " "Implemented 353 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1592041141096 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1592041141096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592041141160 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 13 16:39:01 2020 " "Processing ended: Sat Jun 13 16:39:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592041141160 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592041141160 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592041141160 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592041141160 ""}
