//  (c) Cologne Chip AG
//  Config File Data for FPGA programmingtop_00     Version: Version 4.2 (1 July 2024)
//  Compile Time: 2024-07-19 12:30:06
//  Program Run:  2024-07-22 19:31:17
//  Program Call: /home/tibrahimovic/0.git-repo/cc-toolchain-linux/cc-toolchain-linux/bin/p_r/p_r -i net/top_synth.v -o top -ccf /home/tibrahimovic/projects/2.Simple--1/3.build/../1.hw/constraints/constraints.ccf -cCP --verbose 
//  File Type:    CFG


// Config Command Path   CMD_PATH
// ---------------------------------
D9 // Command: CMD_PATH      addr: 32'h0000 0000
01 // Length: 1
ED // -- CRC low byte
96 // -- CRC high byte
10  // _prog 
4D // -- CRC low byte
D6 // -- CRC high byte
00  // NOP     1
00  // NOP     2
00  // NOP     3
00  // NOP     4
33  // execute command
00  // NOP     1
00  // NOP     2
00  // NOP     3
00  // NOP     4


// Config PLL                  CMD_PLL
// ---------------------------------
C1 // Command: CMD_PLL      addr: 32'h0000 0010
18 // Length: 24
FC // -- CRC low byte
40 // -- CRC high byte
00  //  0 PLL Config data 0
00  //  1 PLL Config data 1
00  //  2 PLL Config data 2
00  //  3 PLL Config data 3
00  //  4 PLL Config data 4
00  //  5 PLL Config data 5
00  //  6 PLL Config data 6
00  //  7 PLL Config data 7
00  //  8 PLL Config data 8
00  //  9 PLL Config data 9
00  // 10 PLL Config data 10
00  // 11 PLL Config data 11
00  // 12 Config data for clock matrix CLKIN PLL0
00  // 13 Config data for clock matrix CLKIN PLL1
00  // 14 Config data for clock matrix CLKIN PLL2
00  // 15 Config data for clock matrix CLKIN PLL3
10  // 16 Config data for clock matrix CLKMUX PLL0 byte 0
00  // 17 Config data for clock matrix CLKMUX PLL0 byte 1
00  // 18 Config data for clock matrix CLKMUX PLL1 byte 0
00  // 19 Config data for clock matrix CLKMUX PLL1 byte 1
00  // 20 Config data for clock matrix CLKMUX PLL2 byte 0
00  // 21 Config data for clock matrix CLKMUX PLL2 byte 1
00  // 22 Config data for clock matrix CLKMUX PLL3 byte 0
00  // 23 Config data for clock matrix CLKMUX PLL3 byte 1
8B // -- CRC low byte
D6 // -- CRC high byte
00  // NOP     1
00  // NOP     2
00  // NOP     3
00  // NOP     4
00  // NOP     5
00  // NOP     6


// Config Latches on x-1y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0034     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
00 // y_sel: -1
DE // -- CRC low byte
FC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 003C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x-1y-2
00  // 14 bottom_edge_EN1 at x-1y-2
00  // 15 bottom_edge_EN2 at x-1y-2
00  // 16 bottom_edge_EN3 at x-1y-2
00  // 17 bottom_edge_EN4 at x-1y-2
00  // 18 bottom_edge_EN5 at x-1y-2
00  // 19 bottom_edge_EN0 at x0y-2
00  // 20 bottom_edge_EN1 at x0y-2
00  // 21 bottom_edge_EN2 at x0y-2
00  // 22 bottom_edge_EN3 at x0y-2
00  // 23 bottom_edge_EN4 at x0y-2
00  // 24 bottom_edge_EN5 at x0y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y-1 SB_BIG plane 1
12  // 65 x-1y-1 SB_BIG plane 1
00  // 66 x-1y-1 SB_DRIVE plane 2,1
48  // 67 x-1y-1 SB_BIG plane 2
12  // 68 x-1y-1 SB_BIG plane 2
48  // 69 x-1y-1 SB_BIG plane 3
12  // 70 x-1y-1 SB_BIG plane 3
00  // 71 x-1y-1 SB_DRIVE plane 4,3
48  // 72 x-1y-1 SB_BIG plane 4
12  // 73 x-1y-1 SB_BIG plane 4
48  // 74 x-1y-1 SB_BIG plane 5
12  // 75 x-1y-1 SB_BIG plane 5
00  // 76 x-1y-1 SB_DRIVE plane 6,5
48  // 77 x-1y-1 SB_BIG plane 6
12  // 78 x-1y-1 SB_BIG plane 6
48  // 79 x-1y-1 SB_BIG plane 7
12  // 80 x-1y-1 SB_BIG plane 7
00  // 81 x-1y-1 SB_DRIVE plane 8,7
48  // 82 x-1y-1 SB_BIG plane 8
12  // 83 x-1y-1 SB_BIG plane 8
48  // 84 x-1y-1 SB_BIG plane 9
12  // 85 x-1y-1 SB_BIG plane 9
00  // 86 x-1y-1 SB_DRIVE plane 10,9
48  // 87 x-1y-1 SB_BIG plane 10
12  // 88 x-1y-1 SB_BIG plane 10
48  // 89 x-1y-1 SB_BIG plane 11
12  // 90 x-1y-1 SB_BIG plane 11
00  // 91 x-1y-1 SB_DRIVE plane 12,11
48  // 92 x-1y-1 SB_BIG plane 12
12  // 93 x-1y-1 SB_BIG plane 12
A8  // 94 x0y0 SB_SML plane 1
82  // 95 x0y0 SB_SML plane 2,1
2A  // 96 x0y0 SB_SML plane 2
A8  // 97 x0y0 SB_SML plane 3
82  // 98 x0y0 SB_SML plane 4,3
2A  // 99 x0y0 SB_SML plane 4
A8  // 100 x0y0 SB_SML plane 5
82  // 101 x0y0 SB_SML plane 6,5
2A  // 102 x0y0 SB_SML plane 6
A8  // 103 x0y0 SB_SML plane 7
82  // 104 x0y0 SB_SML plane 8,7
2A  // 105 x0y0 SB_SML plane 8
A8  // 106 x0y0 SB_SML plane 9
82  // 107 x0y0 SB_SML plane 10,9
2A  // 108 x0y0 SB_SML plane 10
A8  // 109 x0y0 SB_SML plane 11
82  // 110 x0y0 SB_SML plane 12,11
2A  // 111 x0y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x1y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 00B2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
00 // y_sel: -1
06 // -- CRC low byte
E5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 00BA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x1y-2
00  // 14 bottom_edge_EN1 at x1y-2
00  // 15 bottom_edge_EN2 at x1y-2
00  // 16 bottom_edge_EN3 at x1y-2
00  // 17 bottom_edge_EN4 at x1y-2
00  // 18 bottom_edge_EN5 at x1y-2
00  // 19 bottom_edge_EN0 at x2y-2
00  // 20 bottom_edge_EN1 at x2y-2
00  // 21 bottom_edge_EN2 at x2y-2
00  // 22 bottom_edge_EN3 at x2y-2
00  // 23 bottom_edge_EN4 at x2y-2
00  // 24 bottom_edge_EN5 at x2y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x2y0 SB_BIG plane 1
12  // 65 x2y0 SB_BIG plane 1
00  // 66 x2y0 SB_DRIVE plane 2,1
48  // 67 x2y0 SB_BIG plane 2
12  // 68 x2y0 SB_BIG plane 2
48  // 69 x2y0 SB_BIG plane 3
12  // 70 x2y0 SB_BIG plane 3
00  // 71 x2y0 SB_DRIVE plane 4,3
48  // 72 x2y0 SB_BIG plane 4
12  // 73 x2y0 SB_BIG plane 4
48  // 74 x2y0 SB_BIG plane 5
12  // 75 x2y0 SB_BIG plane 5
00  // 76 x2y0 SB_DRIVE plane 6,5
48  // 77 x2y0 SB_BIG plane 6
12  // 78 x2y0 SB_BIG plane 6
48  // 79 x2y0 SB_BIG plane 7
12  // 80 x2y0 SB_BIG plane 7
00  // 81 x2y0 SB_DRIVE plane 8,7
48  // 82 x2y0 SB_BIG plane 8
12  // 83 x2y0 SB_BIG plane 8
48  // 84 x2y0 SB_BIG plane 9
12  // 85 x2y0 SB_BIG plane 9
00  // 86 x2y0 SB_DRIVE plane 10,9
48  // 87 x2y0 SB_BIG plane 10
12  // 88 x2y0 SB_BIG plane 10
48  // 89 x2y0 SB_BIG plane 11
12  // 90 x2y0 SB_BIG plane 11
00  // 91 x2y0 SB_DRIVE plane 12,11
48  // 92 x2y0 SB_BIG plane 12
12  // 93 x2y0 SB_BIG plane 12
A8  // 94 x1y-1 SB_SML plane 1
82  // 95 x1y-1 SB_SML plane 2,1
2A  // 96 x1y-1 SB_SML plane 2
A8  // 97 x1y-1 SB_SML plane 3
82  // 98 x1y-1 SB_SML plane 4,3
2A  // 99 x1y-1 SB_SML plane 4
A8  // 100 x1y-1 SB_SML plane 5
82  // 101 x1y-1 SB_SML plane 6,5
2A  // 102 x1y-1 SB_SML plane 6
A8  // 103 x1y-1 SB_SML plane 7
82  // 104 x1y-1 SB_SML plane 8,7
2A  // 105 x1y-1 SB_SML plane 8
A8  // 106 x1y-1 SB_SML plane 9
82  // 107 x1y-1 SB_SML plane 10,9
2A  // 108 x1y-1 SB_SML plane 10
A8  // 109 x1y-1 SB_SML plane 11
82  // 110 x1y-1 SB_SML plane 12,11
2A  // 111 x1y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x3y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0130     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
00 // y_sel: -1
6E // -- CRC low byte
CF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0138
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x3y-2
00  // 14 bottom_edge_EN1 at x3y-2
00  // 15 bottom_edge_EN2 at x3y-2
00  // 16 bottom_edge_EN3 at x3y-2
00  // 17 bottom_edge_EN4 at x3y-2
00  // 18 bottom_edge_EN5 at x3y-2
00  // 19 bottom_edge_EN0 at x4y-2
00  // 20 bottom_edge_EN1 at x4y-2
00  // 21 bottom_edge_EN2 at x4y-2
00  // 22 bottom_edge_EN3 at x4y-2
00  // 23 bottom_edge_EN4 at x4y-2
00  // 24 bottom_edge_EN5 at x4y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x3y-1 SB_BIG plane 1
12  // 65 x3y-1 SB_BIG plane 1
00  // 66 x3y-1 SB_DRIVE plane 2,1
48  // 67 x3y-1 SB_BIG plane 2
12  // 68 x3y-1 SB_BIG plane 2
48  // 69 x3y-1 SB_BIG plane 3
12  // 70 x3y-1 SB_BIG plane 3
00  // 71 x3y-1 SB_DRIVE plane 4,3
48  // 72 x3y-1 SB_BIG plane 4
12  // 73 x3y-1 SB_BIG plane 4
48  // 74 x3y-1 SB_BIG plane 5
12  // 75 x3y-1 SB_BIG plane 5
00  // 76 x3y-1 SB_DRIVE plane 6,5
48  // 77 x3y-1 SB_BIG plane 6
12  // 78 x3y-1 SB_BIG plane 6
48  // 79 x3y-1 SB_BIG plane 7
12  // 80 x3y-1 SB_BIG plane 7
00  // 81 x3y-1 SB_DRIVE plane 8,7
48  // 82 x3y-1 SB_BIG plane 8
12  // 83 x3y-1 SB_BIG plane 8
48  // 84 x3y-1 SB_BIG plane 9
12  // 85 x3y-1 SB_BIG plane 9
00  // 86 x3y-1 SB_DRIVE plane 10,9
48  // 87 x3y-1 SB_BIG plane 10
12  // 88 x3y-1 SB_BIG plane 10
48  // 89 x3y-1 SB_BIG plane 11
12  // 90 x3y-1 SB_BIG plane 11
00  // 91 x3y-1 SB_DRIVE plane 12,11
48  // 92 x3y-1 SB_BIG plane 12
12  // 93 x3y-1 SB_BIG plane 12
A8  // 94 x4y0 SB_SML plane 1
82  // 95 x4y0 SB_SML plane 2,1
2A  // 96 x4y0 SB_SML plane 2
A8  // 97 x4y0 SB_SML plane 3
82  // 98 x4y0 SB_SML plane 4,3
2A  // 99 x4y0 SB_SML plane 4
A8  // 100 x4y0 SB_SML plane 5
82  // 101 x4y0 SB_SML plane 6,5
2A  // 102 x4y0 SB_SML plane 6
A8  // 103 x4y0 SB_SML plane 7
82  // 104 x4y0 SB_SML plane 8,7
2A  // 105 x4y0 SB_SML plane 8
A8  // 106 x4y0 SB_SML plane 9
82  // 107 x4y0 SB_SML plane 10,9
2A  // 108 x4y0 SB_SML plane 10
A8  // 109 x4y0 SB_SML plane 11
82  // 110 x4y0 SB_SML plane 12,11
2A  // 111 x4y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x5y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 01AE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
00 // y_sel: -1
B6 // -- CRC low byte
D6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 01B6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x5y-2
00  // 14 bottom_edge_EN1 at x5y-2
00  // 15 bottom_edge_EN2 at x5y-2
00  // 16 bottom_edge_EN3 at x5y-2
00  // 17 bottom_edge_EN4 at x5y-2
00  // 18 bottom_edge_EN5 at x5y-2
00  // 19 bottom_edge_EN0 at x6y-2
00  // 20 bottom_edge_EN1 at x6y-2
00  // 21 bottom_edge_EN2 at x6y-2
00  // 22 bottom_edge_EN3 at x6y-2
00  // 23 bottom_edge_EN4 at x6y-2
00  // 24 bottom_edge_EN5 at x6y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x6y0 SB_BIG plane 1
12  // 65 x6y0 SB_BIG plane 1
00  // 66 x6y0 SB_DRIVE plane 2,1
48  // 67 x6y0 SB_BIG plane 2
12  // 68 x6y0 SB_BIG plane 2
48  // 69 x6y0 SB_BIG plane 3
12  // 70 x6y0 SB_BIG plane 3
00  // 71 x6y0 SB_DRIVE plane 4,3
48  // 72 x6y0 SB_BIG plane 4
12  // 73 x6y0 SB_BIG plane 4
48  // 74 x6y0 SB_BIG plane 5
12  // 75 x6y0 SB_BIG plane 5
00  // 76 x6y0 SB_DRIVE plane 6,5
48  // 77 x6y0 SB_BIG plane 6
12  // 78 x6y0 SB_BIG plane 6
48  // 79 x6y0 SB_BIG plane 7
12  // 80 x6y0 SB_BIG plane 7
00  // 81 x6y0 SB_DRIVE plane 8,7
48  // 82 x6y0 SB_BIG plane 8
12  // 83 x6y0 SB_BIG plane 8
48  // 84 x6y0 SB_BIG plane 9
12  // 85 x6y0 SB_BIG plane 9
00  // 86 x6y0 SB_DRIVE plane 10,9
48  // 87 x6y0 SB_BIG plane 10
12  // 88 x6y0 SB_BIG plane 10
48  // 89 x6y0 SB_BIG plane 11
12  // 90 x6y0 SB_BIG plane 11
00  // 91 x6y0 SB_DRIVE plane 12,11
48  // 92 x6y0 SB_BIG plane 12
12  // 93 x6y0 SB_BIG plane 12
A8  // 94 x5y-1 SB_SML plane 1
82  // 95 x5y-1 SB_SML plane 2,1
2A  // 96 x5y-1 SB_SML plane 2
A8  // 97 x5y-1 SB_SML plane 3
82  // 98 x5y-1 SB_SML plane 4,3
2A  // 99 x5y-1 SB_SML plane 4
A8  // 100 x5y-1 SB_SML plane 5
82  // 101 x5y-1 SB_SML plane 6,5
2A  // 102 x5y-1 SB_SML plane 6
A8  // 103 x5y-1 SB_SML plane 7
82  // 104 x5y-1 SB_SML plane 8,7
2A  // 105 x5y-1 SB_SML plane 8
A8  // 106 x5y-1 SB_SML plane 9
82  // 107 x5y-1 SB_SML plane 10,9
2A  // 108 x5y-1 SB_SML plane 10
A8  // 109 x5y-1 SB_SML plane 11
82  // 110 x5y-1 SB_SML plane 12,11
2A  // 111 x5y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x7y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 022C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
04 // x_sel: 7
00 // y_sel: -1
BE // -- CRC low byte
9B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0234
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x7y-2
00  // 14 bottom_edge_EN1 at x7y-2
00  // 15 bottom_edge_EN2 at x7y-2
00  // 16 bottom_edge_EN3 at x7y-2
00  // 17 bottom_edge_EN4 at x7y-2
00  // 18 bottom_edge_EN5 at x7y-2
00  // 19 bottom_edge_EN0 at x8y-2
00  // 20 bottom_edge_EN1 at x8y-2
00  // 21 bottom_edge_EN2 at x8y-2
00  // 22 bottom_edge_EN3 at x8y-2
00  // 23 bottom_edge_EN4 at x8y-2
00  // 24 bottom_edge_EN5 at x8y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x7y-1 SB_BIG plane 1
12  // 65 x7y-1 SB_BIG plane 1
00  // 66 x7y-1 SB_DRIVE plane 2,1
48  // 67 x7y-1 SB_BIG plane 2
12  // 68 x7y-1 SB_BIG plane 2
48  // 69 x7y-1 SB_BIG plane 3
12  // 70 x7y-1 SB_BIG plane 3
00  // 71 x7y-1 SB_DRIVE plane 4,3
48  // 72 x7y-1 SB_BIG plane 4
12  // 73 x7y-1 SB_BIG plane 4
48  // 74 x7y-1 SB_BIG plane 5
12  // 75 x7y-1 SB_BIG plane 5
00  // 76 x7y-1 SB_DRIVE plane 6,5
48  // 77 x7y-1 SB_BIG plane 6
12  // 78 x7y-1 SB_BIG plane 6
48  // 79 x7y-1 SB_BIG plane 7
12  // 80 x7y-1 SB_BIG plane 7
00  // 81 x7y-1 SB_DRIVE plane 8,7
48  // 82 x7y-1 SB_BIG plane 8
12  // 83 x7y-1 SB_BIG plane 8
48  // 84 x7y-1 SB_BIG plane 9
12  // 85 x7y-1 SB_BIG plane 9
00  // 86 x7y-1 SB_DRIVE plane 10,9
48  // 87 x7y-1 SB_BIG plane 10
12  // 88 x7y-1 SB_BIG plane 10
48  // 89 x7y-1 SB_BIG plane 11
12  // 90 x7y-1 SB_BIG plane 11
00  // 91 x7y-1 SB_DRIVE plane 12,11
48  // 92 x7y-1 SB_BIG plane 12
12  // 93 x7y-1 SB_BIG plane 12
A8  // 94 x8y0 SB_SML plane 1
82  // 95 x8y0 SB_SML plane 2,1
2A  // 96 x8y0 SB_SML plane 2
A8  // 97 x8y0 SB_SML plane 3
82  // 98 x8y0 SB_SML plane 4,3
2A  // 99 x8y0 SB_SML plane 4
A8  // 100 x8y0 SB_SML plane 5
82  // 101 x8y0 SB_SML plane 6,5
2A  // 102 x8y0 SB_SML plane 6
A8  // 103 x8y0 SB_SML plane 7
82  // 104 x8y0 SB_SML plane 8,7
2A  // 105 x8y0 SB_SML plane 8
A8  // 106 x8y0 SB_SML plane 9
82  // 107 x8y0 SB_SML plane 10,9
2A  // 108 x8y0 SB_SML plane 10
A8  // 109 x8y0 SB_SML plane 11
82  // 110 x8y0 SB_SML plane 12,11
2A  // 111 x8y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x9y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 02AA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
05 // x_sel: 9
00 // y_sel: -1
66 // -- CRC low byte
82 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 02B2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x9y-2
00  // 14 bottom_edge_EN1 at x9y-2
00  // 15 bottom_edge_EN2 at x9y-2
00  // 16 bottom_edge_EN3 at x9y-2
00  // 17 bottom_edge_EN4 at x9y-2
00  // 18 bottom_edge_EN5 at x9y-2
00  // 19 bottom_edge_EN0 at x10y-2
00  // 20 bottom_edge_EN1 at x10y-2
00  // 21 bottom_edge_EN2 at x10y-2
00  // 22 bottom_edge_EN3 at x10y-2
00  // 23 bottom_edge_EN4 at x10y-2
00  // 24 bottom_edge_EN5 at x10y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x10y0 SB_BIG plane 1
12  // 65 x10y0 SB_BIG plane 1
00  // 66 x10y0 SB_DRIVE plane 2,1
48  // 67 x10y0 SB_BIG plane 2
12  // 68 x10y0 SB_BIG plane 2
48  // 69 x10y0 SB_BIG plane 3
12  // 70 x10y0 SB_BIG plane 3
00  // 71 x10y0 SB_DRIVE plane 4,3
48  // 72 x10y0 SB_BIG plane 4
12  // 73 x10y0 SB_BIG plane 4
48  // 74 x10y0 SB_BIG plane 5
12  // 75 x10y0 SB_BIG plane 5
00  // 76 x10y0 SB_DRIVE plane 6,5
48  // 77 x10y0 SB_BIG plane 6
12  // 78 x10y0 SB_BIG plane 6
48  // 79 x10y0 SB_BIG plane 7
12  // 80 x10y0 SB_BIG plane 7
00  // 81 x10y0 SB_DRIVE plane 8,7
48  // 82 x10y0 SB_BIG plane 8
12  // 83 x10y0 SB_BIG plane 8
48  // 84 x10y0 SB_BIG plane 9
12  // 85 x10y0 SB_BIG plane 9
00  // 86 x10y0 SB_DRIVE plane 10,9
48  // 87 x10y0 SB_BIG plane 10
12  // 88 x10y0 SB_BIG plane 10
48  // 89 x10y0 SB_BIG plane 11
12  // 90 x10y0 SB_BIG plane 11
00  // 91 x10y0 SB_DRIVE plane 12,11
48  // 92 x10y0 SB_BIG plane 12
12  // 93 x10y0 SB_BIG plane 12
A8  // 94 x9y-1 SB_SML plane 1
82  // 95 x9y-1 SB_SML plane 2,1
2A  // 96 x9y-1 SB_SML plane 2
A8  // 97 x9y-1 SB_SML plane 3
82  // 98 x9y-1 SB_SML plane 4,3
2A  // 99 x9y-1 SB_SML plane 4
A8  // 100 x9y-1 SB_SML plane 5
82  // 101 x9y-1 SB_SML plane 6,5
2A  // 102 x9y-1 SB_SML plane 6
A8  // 103 x9y-1 SB_SML plane 7
82  // 104 x9y-1 SB_SML plane 8,7
2A  // 105 x9y-1 SB_SML plane 8
A8  // 106 x9y-1 SB_SML plane 9
82  // 107 x9y-1 SB_SML plane 10,9
2A  // 108 x9y-1 SB_SML plane 10
A8  // 109 x9y-1 SB_SML plane 11
82  // 110 x9y-1 SB_SML plane 12,11
2A  // 111 x9y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x11y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0328     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
06 // x_sel: 11
00 // y_sel: -1
0E // -- CRC low byte
A8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0330
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x11y-2
00  // 14 bottom_edge_EN1 at x11y-2
00  // 15 bottom_edge_EN2 at x11y-2
00  // 16 bottom_edge_EN3 at x11y-2
00  // 17 bottom_edge_EN4 at x11y-2
00  // 18 bottom_edge_EN5 at x11y-2
00  // 19 bottom_edge_EN0 at x12y-2
00  // 20 bottom_edge_EN1 at x12y-2
00  // 21 bottom_edge_EN2 at x12y-2
00  // 22 bottom_edge_EN3 at x12y-2
00  // 23 bottom_edge_EN4 at x12y-2
00  // 24 bottom_edge_EN5 at x12y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x11y-1 SB_BIG plane 1
12  // 65 x11y-1 SB_BIG plane 1
00  // 66 x11y-1 SB_DRIVE plane 2,1
48  // 67 x11y-1 SB_BIG plane 2
12  // 68 x11y-1 SB_BIG plane 2
48  // 69 x11y-1 SB_BIG plane 3
12  // 70 x11y-1 SB_BIG plane 3
00  // 71 x11y-1 SB_DRIVE plane 4,3
48  // 72 x11y-1 SB_BIG plane 4
12  // 73 x11y-1 SB_BIG plane 4
48  // 74 x11y-1 SB_BIG plane 5
12  // 75 x11y-1 SB_BIG plane 5
00  // 76 x11y-1 SB_DRIVE plane 6,5
48  // 77 x11y-1 SB_BIG plane 6
12  // 78 x11y-1 SB_BIG plane 6
48  // 79 x11y-1 SB_BIG plane 7
12  // 80 x11y-1 SB_BIG plane 7
00  // 81 x11y-1 SB_DRIVE plane 8,7
48  // 82 x11y-1 SB_BIG plane 8
12  // 83 x11y-1 SB_BIG plane 8
48  // 84 x11y-1 SB_BIG plane 9
12  // 85 x11y-1 SB_BIG plane 9
00  // 86 x11y-1 SB_DRIVE plane 10,9
48  // 87 x11y-1 SB_BIG plane 10
12  // 88 x11y-1 SB_BIG plane 10
48  // 89 x11y-1 SB_BIG plane 11
12  // 90 x11y-1 SB_BIG plane 11
00  // 91 x11y-1 SB_DRIVE plane 12,11
48  // 92 x11y-1 SB_BIG plane 12
12  // 93 x11y-1 SB_BIG plane 12
A8  // 94 x12y0 SB_SML plane 1
82  // 95 x12y0 SB_SML plane 2,1
2A  // 96 x12y0 SB_SML plane 2
A8  // 97 x12y0 SB_SML plane 3
82  // 98 x12y0 SB_SML plane 4,3
2A  // 99 x12y0 SB_SML plane 4
A8  // 100 x12y0 SB_SML plane 5
82  // 101 x12y0 SB_SML plane 6,5
2A  // 102 x12y0 SB_SML plane 6
A8  // 103 x12y0 SB_SML plane 7
82  // 104 x12y0 SB_SML plane 8,7
2A  // 105 x12y0 SB_SML plane 8
A8  // 106 x12y0 SB_SML plane 9
82  // 107 x12y0 SB_SML plane 10,9
2A  // 108 x12y0 SB_SML plane 10
A8  // 109 x12y0 SB_SML plane 11
82  // 110 x12y0 SB_SML plane 12,11
2A  // 111 x12y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x13y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 03A6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
07 // x_sel: 13
00 // y_sel: -1
D6 // -- CRC low byte
B1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 03AE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x13y-2
00  // 14 bottom_edge_EN1 at x13y-2
00  // 15 bottom_edge_EN2 at x13y-2
00  // 16 bottom_edge_EN3 at x13y-2
00  // 17 bottom_edge_EN4 at x13y-2
00  // 18 bottom_edge_EN5 at x13y-2
00  // 19 bottom_edge_EN0 at x14y-2
00  // 20 bottom_edge_EN1 at x14y-2
00  // 21 bottom_edge_EN2 at x14y-2
00  // 22 bottom_edge_EN3 at x14y-2
00  // 23 bottom_edge_EN4 at x14y-2
00  // 24 bottom_edge_EN5 at x14y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x14y0 SB_BIG plane 1
12  // 65 x14y0 SB_BIG plane 1
00  // 66 x14y0 SB_DRIVE plane 2,1
48  // 67 x14y0 SB_BIG plane 2
12  // 68 x14y0 SB_BIG plane 2
48  // 69 x14y0 SB_BIG plane 3
12  // 70 x14y0 SB_BIG plane 3
00  // 71 x14y0 SB_DRIVE plane 4,3
48  // 72 x14y0 SB_BIG plane 4
12  // 73 x14y0 SB_BIG plane 4
48  // 74 x14y0 SB_BIG plane 5
12  // 75 x14y0 SB_BIG plane 5
00  // 76 x14y0 SB_DRIVE plane 6,5
48  // 77 x14y0 SB_BIG plane 6
12  // 78 x14y0 SB_BIG plane 6
48  // 79 x14y0 SB_BIG plane 7
12  // 80 x14y0 SB_BIG plane 7
00  // 81 x14y0 SB_DRIVE plane 8,7
48  // 82 x14y0 SB_BIG plane 8
12  // 83 x14y0 SB_BIG plane 8
48  // 84 x14y0 SB_BIG plane 9
12  // 85 x14y0 SB_BIG plane 9
00  // 86 x14y0 SB_DRIVE plane 10,9
48  // 87 x14y0 SB_BIG plane 10
12  // 88 x14y0 SB_BIG plane 10
48  // 89 x14y0 SB_BIG plane 11
12  // 90 x14y0 SB_BIG plane 11
00  // 91 x14y0 SB_DRIVE plane 12,11
48  // 92 x14y0 SB_BIG plane 12
12  // 93 x14y0 SB_BIG plane 12
A8  // 94 x13y-1 SB_SML plane 1
82  // 95 x13y-1 SB_SML plane 2,1
2A  // 96 x13y-1 SB_SML plane 2
A8  // 97 x13y-1 SB_SML plane 3
82  // 98 x13y-1 SB_SML plane 4,3
2A  // 99 x13y-1 SB_SML plane 4
A8  // 100 x13y-1 SB_SML plane 5
82  // 101 x13y-1 SB_SML plane 6,5
2A  // 102 x13y-1 SB_SML plane 6
A8  // 103 x13y-1 SB_SML plane 7
82  // 104 x13y-1 SB_SML plane 8,7
2A  // 105 x13y-1 SB_SML plane 8
A8  // 106 x13y-1 SB_SML plane 9
82  // 107 x13y-1 SB_SML plane 10,9
2A  // 108 x13y-1 SB_SML plane 10
A8  // 109 x13y-1 SB_SML plane 11
82  // 110 x13y-1 SB_SML plane 12,11
2A  // 111 x13y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x15y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0424     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
00 // y_sel: -1
1E // -- CRC low byte
32 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 042C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x15y-2
00  // 14 bottom_edge_EN1 at x15y-2
00  // 15 bottom_edge_EN2 at x15y-2
00  // 16 bottom_edge_EN3 at x15y-2
00  // 17 bottom_edge_EN4 at x15y-2
00  // 18 bottom_edge_EN5 at x15y-2
00  // 19 bottom_edge_EN0 at x16y-2
00  // 20 bottom_edge_EN1 at x16y-2
00  // 21 bottom_edge_EN2 at x16y-2
00  // 22 bottom_edge_EN3 at x16y-2
00  // 23 bottom_edge_EN4 at x16y-2
00  // 24 bottom_edge_EN5 at x16y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x15y-1 SB_BIG plane 1
12  // 65 x15y-1 SB_BIG plane 1
00  // 66 x15y-1 SB_DRIVE plane 2,1
48  // 67 x15y-1 SB_BIG plane 2
12  // 68 x15y-1 SB_BIG plane 2
48  // 69 x15y-1 SB_BIG plane 3
12  // 70 x15y-1 SB_BIG plane 3
00  // 71 x15y-1 SB_DRIVE plane 4,3
48  // 72 x15y-1 SB_BIG plane 4
12  // 73 x15y-1 SB_BIG plane 4
48  // 74 x15y-1 SB_BIG plane 5
12  // 75 x15y-1 SB_BIG plane 5
00  // 76 x15y-1 SB_DRIVE plane 6,5
48  // 77 x15y-1 SB_BIG plane 6
12  // 78 x15y-1 SB_BIG plane 6
48  // 79 x15y-1 SB_BIG plane 7
12  // 80 x15y-1 SB_BIG plane 7
00  // 81 x15y-1 SB_DRIVE plane 8,7
48  // 82 x15y-1 SB_BIG plane 8
12  // 83 x15y-1 SB_BIG plane 8
48  // 84 x15y-1 SB_BIG plane 9
12  // 85 x15y-1 SB_BIG plane 9
00  // 86 x15y-1 SB_DRIVE plane 10,9
48  // 87 x15y-1 SB_BIG plane 10
12  // 88 x15y-1 SB_BIG plane 10
48  // 89 x15y-1 SB_BIG plane 11
12  // 90 x15y-1 SB_BIG plane 11
00  // 91 x15y-1 SB_DRIVE plane 12,11
48  // 92 x15y-1 SB_BIG plane 12
12  // 93 x15y-1 SB_BIG plane 12
A8  // 94 x16y0 SB_SML plane 1
82  // 95 x16y0 SB_SML plane 2,1
2A  // 96 x16y0 SB_SML plane 2
A8  // 97 x16y0 SB_SML plane 3
82  // 98 x16y0 SB_SML plane 4,3
2A  // 99 x16y0 SB_SML plane 4
A8  // 100 x16y0 SB_SML plane 5
82  // 101 x16y0 SB_SML plane 6,5
2A  // 102 x16y0 SB_SML plane 6
A8  // 103 x16y0 SB_SML plane 7
82  // 104 x16y0 SB_SML plane 8,7
2A  // 105 x16y0 SB_SML plane 8
A8  // 106 x16y0 SB_SML plane 9
82  // 107 x16y0 SB_SML plane 10,9
2A  // 108 x16y0 SB_SML plane 10
A8  // 109 x16y0 SB_SML plane 11
82  // 110 x16y0 SB_SML plane 12,11
2A  // 111 x16y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x17y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 04A2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
00 // y_sel: -1
C6 // -- CRC low byte
2B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 04AA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x17y-2
00  // 14 bottom_edge_EN1 at x17y-2
00  // 15 bottom_edge_EN2 at x17y-2
00  // 16 bottom_edge_EN3 at x17y-2
00  // 17 bottom_edge_EN4 at x17y-2
00  // 18 bottom_edge_EN5 at x17y-2
00  // 19 bottom_edge_EN0 at x18y-2
00  // 20 bottom_edge_EN1 at x18y-2
00  // 21 bottom_edge_EN2 at x18y-2
00  // 22 bottom_edge_EN3 at x18y-2
00  // 23 bottom_edge_EN4 at x18y-2
00  // 24 bottom_edge_EN5 at x18y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x18y0 SB_BIG plane 1
12  // 65 x18y0 SB_BIG plane 1
00  // 66 x18y0 SB_DRIVE plane 2,1
48  // 67 x18y0 SB_BIG plane 2
12  // 68 x18y0 SB_BIG plane 2
48  // 69 x18y0 SB_BIG plane 3
12  // 70 x18y0 SB_BIG plane 3
00  // 71 x18y0 SB_DRIVE plane 4,3
48  // 72 x18y0 SB_BIG plane 4
12  // 73 x18y0 SB_BIG plane 4
48  // 74 x18y0 SB_BIG plane 5
12  // 75 x18y0 SB_BIG plane 5
00  // 76 x18y0 SB_DRIVE plane 6,5
48  // 77 x18y0 SB_BIG plane 6
12  // 78 x18y0 SB_BIG plane 6
48  // 79 x18y0 SB_BIG plane 7
12  // 80 x18y0 SB_BIG plane 7
00  // 81 x18y0 SB_DRIVE plane 8,7
48  // 82 x18y0 SB_BIG plane 8
12  // 83 x18y0 SB_BIG plane 8
48  // 84 x18y0 SB_BIG plane 9
12  // 85 x18y0 SB_BIG plane 9
00  // 86 x18y0 SB_DRIVE plane 10,9
48  // 87 x18y0 SB_BIG plane 10
12  // 88 x18y0 SB_BIG plane 10
48  // 89 x18y0 SB_BIG plane 11
12  // 90 x18y0 SB_BIG plane 11
00  // 91 x18y0 SB_DRIVE plane 12,11
48  // 92 x18y0 SB_BIG plane 12
12  // 93 x18y0 SB_BIG plane 12
A8  // 94 x17y-1 SB_SML plane 1
82  // 95 x17y-1 SB_SML plane 2,1
2A  // 96 x17y-1 SB_SML plane 2
A8  // 97 x17y-1 SB_SML plane 3
82  // 98 x17y-1 SB_SML plane 4,3
2A  // 99 x17y-1 SB_SML plane 4
A8  // 100 x17y-1 SB_SML plane 5
82  // 101 x17y-1 SB_SML plane 6,5
2A  // 102 x17y-1 SB_SML plane 6
A8  // 103 x17y-1 SB_SML plane 7
82  // 104 x17y-1 SB_SML plane 8,7
2A  // 105 x17y-1 SB_SML plane 8
A8  // 106 x17y-1 SB_SML plane 9
82  // 107 x17y-1 SB_SML plane 10,9
2A  // 108 x17y-1 SB_SML plane 10
A8  // 109 x17y-1 SB_SML plane 11
82  // 110 x17y-1 SB_SML plane 12,11
2A  // 111 x17y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x19y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0520     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
00 // y_sel: -1
AE // -- CRC low byte
01 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0528
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x19y-2
00  // 14 bottom_edge_EN1 at x19y-2
00  // 15 bottom_edge_EN2 at x19y-2
00  // 16 bottom_edge_EN3 at x19y-2
00  // 17 bottom_edge_EN4 at x19y-2
00  // 18 bottom_edge_EN5 at x19y-2
00  // 19 bottom_edge_EN0 at x20y-2
00  // 20 bottom_edge_EN1 at x20y-2
00  // 21 bottom_edge_EN2 at x20y-2
00  // 22 bottom_edge_EN3 at x20y-2
00  // 23 bottom_edge_EN4 at x20y-2
00  // 24 bottom_edge_EN5 at x20y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x19y-1 SB_BIG plane 1
12  // 65 x19y-1 SB_BIG plane 1
00  // 66 x19y-1 SB_DRIVE plane 2,1
48  // 67 x19y-1 SB_BIG plane 2
12  // 68 x19y-1 SB_BIG plane 2
48  // 69 x19y-1 SB_BIG plane 3
12  // 70 x19y-1 SB_BIG plane 3
00  // 71 x19y-1 SB_DRIVE plane 4,3
48  // 72 x19y-1 SB_BIG plane 4
12  // 73 x19y-1 SB_BIG plane 4
48  // 74 x19y-1 SB_BIG plane 5
12  // 75 x19y-1 SB_BIG plane 5
00  // 76 x19y-1 SB_DRIVE plane 6,5
48  // 77 x19y-1 SB_BIG plane 6
12  // 78 x19y-1 SB_BIG plane 6
48  // 79 x19y-1 SB_BIG plane 7
12  // 80 x19y-1 SB_BIG plane 7
00  // 81 x19y-1 SB_DRIVE plane 8,7
48  // 82 x19y-1 SB_BIG plane 8
12  // 83 x19y-1 SB_BIG plane 8
48  // 84 x19y-1 SB_BIG plane 9
12  // 85 x19y-1 SB_BIG plane 9
00  // 86 x19y-1 SB_DRIVE plane 10,9
48  // 87 x19y-1 SB_BIG plane 10
12  // 88 x19y-1 SB_BIG plane 10
48  // 89 x19y-1 SB_BIG plane 11
12  // 90 x19y-1 SB_BIG plane 11
00  // 91 x19y-1 SB_DRIVE plane 12,11
48  // 92 x19y-1 SB_BIG plane 12
12  // 93 x19y-1 SB_BIG plane 12
A8  // 94 x20y0 SB_SML plane 1
82  // 95 x20y0 SB_SML plane 2,1
2A  // 96 x20y0 SB_SML plane 2
A8  // 97 x20y0 SB_SML plane 3
82  // 98 x20y0 SB_SML plane 4,3
2A  // 99 x20y0 SB_SML plane 4
A8  // 100 x20y0 SB_SML plane 5
82  // 101 x20y0 SB_SML plane 6,5
2A  // 102 x20y0 SB_SML plane 6
A8  // 103 x20y0 SB_SML plane 7
82  // 104 x20y0 SB_SML plane 8,7
2A  // 105 x20y0 SB_SML plane 8
A8  // 106 x20y0 SB_SML plane 9
82  // 107 x20y0 SB_SML plane 10,9
2A  // 108 x20y0 SB_SML plane 10
A8  // 109 x20y0 SB_SML plane 11
82  // 110 x20y0 SB_SML plane 12,11
2A  // 111 x20y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x21y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 059E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
00 // y_sel: -1
76 // -- CRC low byte
18 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 05A6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x21y-2
00  // 14 bottom_edge_EN1 at x21y-2
00  // 15 bottom_edge_EN2 at x21y-2
00  // 16 bottom_edge_EN3 at x21y-2
00  // 17 bottom_edge_EN4 at x21y-2
00  // 18 bottom_edge_EN5 at x21y-2
00  // 19 bottom_edge_EN0 at x22y-2
00  // 20 bottom_edge_EN1 at x22y-2
00  // 21 bottom_edge_EN2 at x22y-2
00  // 22 bottom_edge_EN3 at x22y-2
00  // 23 bottom_edge_EN4 at x22y-2
00  // 24 bottom_edge_EN5 at x22y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x22y0 SB_BIG plane 1
12  // 65 x22y0 SB_BIG plane 1
00  // 66 x22y0 SB_DRIVE plane 2,1
48  // 67 x22y0 SB_BIG plane 2
12  // 68 x22y0 SB_BIG plane 2
48  // 69 x22y0 SB_BIG plane 3
12  // 70 x22y0 SB_BIG plane 3
00  // 71 x22y0 SB_DRIVE plane 4,3
48  // 72 x22y0 SB_BIG plane 4
12  // 73 x22y0 SB_BIG plane 4
48  // 74 x22y0 SB_BIG plane 5
12  // 75 x22y0 SB_BIG plane 5
00  // 76 x22y0 SB_DRIVE plane 6,5
48  // 77 x22y0 SB_BIG plane 6
12  // 78 x22y0 SB_BIG plane 6
48  // 79 x22y0 SB_BIG plane 7
12  // 80 x22y0 SB_BIG plane 7
00  // 81 x22y0 SB_DRIVE plane 8,7
48  // 82 x22y0 SB_BIG plane 8
12  // 83 x22y0 SB_BIG plane 8
48  // 84 x22y0 SB_BIG plane 9
12  // 85 x22y0 SB_BIG plane 9
00  // 86 x22y0 SB_DRIVE plane 10,9
48  // 87 x22y0 SB_BIG plane 10
12  // 88 x22y0 SB_BIG plane 10
48  // 89 x22y0 SB_BIG plane 11
12  // 90 x22y0 SB_BIG plane 11
00  // 91 x22y0 SB_DRIVE plane 12,11
48  // 92 x22y0 SB_BIG plane 12
12  // 93 x22y0 SB_BIG plane 12
A8  // 94 x21y-1 SB_SML plane 1
82  // 95 x21y-1 SB_SML plane 2,1
2A  // 96 x21y-1 SB_SML plane 2
A8  // 97 x21y-1 SB_SML plane 3
82  // 98 x21y-1 SB_SML plane 4,3
2A  // 99 x21y-1 SB_SML plane 4
A8  // 100 x21y-1 SB_SML plane 5
82  // 101 x21y-1 SB_SML plane 6,5
2A  // 102 x21y-1 SB_SML plane 6
A8  // 103 x21y-1 SB_SML plane 7
82  // 104 x21y-1 SB_SML plane 8,7
2A  // 105 x21y-1 SB_SML plane 8
A8  // 106 x21y-1 SB_SML plane 9
82  // 107 x21y-1 SB_SML plane 10,9
2A  // 108 x21y-1 SB_SML plane 10
A8  // 109 x21y-1 SB_SML plane 11
82  // 110 x21y-1 SB_SML plane 12,11
2A  // 111 x21y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x23y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 061C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
00 // y_sel: -1
7E // -- CRC low byte
55 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0624
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x23y-2
00  // 14 bottom_edge_EN1 at x23y-2
00  // 15 bottom_edge_EN2 at x23y-2
00  // 16 bottom_edge_EN3 at x23y-2
00  // 17 bottom_edge_EN4 at x23y-2
00  // 18 bottom_edge_EN5 at x23y-2
00  // 19 bottom_edge_EN0 at x24y-2
00  // 20 bottom_edge_EN1 at x24y-2
00  // 21 bottom_edge_EN2 at x24y-2
00  // 22 bottom_edge_EN3 at x24y-2
00  // 23 bottom_edge_EN4 at x24y-2
00  // 24 bottom_edge_EN5 at x24y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x23y-1 SB_BIG plane 1
12  // 65 x23y-1 SB_BIG plane 1
00  // 66 x23y-1 SB_DRIVE plane 2,1
48  // 67 x23y-1 SB_BIG plane 2
12  // 68 x23y-1 SB_BIG plane 2
48  // 69 x23y-1 SB_BIG plane 3
12  // 70 x23y-1 SB_BIG plane 3
00  // 71 x23y-1 SB_DRIVE plane 4,3
48  // 72 x23y-1 SB_BIG plane 4
12  // 73 x23y-1 SB_BIG plane 4
48  // 74 x23y-1 SB_BIG plane 5
12  // 75 x23y-1 SB_BIG plane 5
00  // 76 x23y-1 SB_DRIVE plane 6,5
48  // 77 x23y-1 SB_BIG plane 6
12  // 78 x23y-1 SB_BIG plane 6
48  // 79 x23y-1 SB_BIG plane 7
12  // 80 x23y-1 SB_BIG plane 7
00  // 81 x23y-1 SB_DRIVE plane 8,7
48  // 82 x23y-1 SB_BIG plane 8
12  // 83 x23y-1 SB_BIG plane 8
48  // 84 x23y-1 SB_BIG plane 9
12  // 85 x23y-1 SB_BIG plane 9
00  // 86 x23y-1 SB_DRIVE plane 10,9
48  // 87 x23y-1 SB_BIG plane 10
12  // 88 x23y-1 SB_BIG plane 10
48  // 89 x23y-1 SB_BIG plane 11
12  // 90 x23y-1 SB_BIG plane 11
00  // 91 x23y-1 SB_DRIVE plane 12,11
48  // 92 x23y-1 SB_BIG plane 12
12  // 93 x23y-1 SB_BIG plane 12
A8  // 94 x24y0 SB_SML plane 1
82  // 95 x24y0 SB_SML plane 2,1
2A  // 96 x24y0 SB_SML plane 2
A8  // 97 x24y0 SB_SML plane 3
82  // 98 x24y0 SB_SML plane 4,3
2A  // 99 x24y0 SB_SML plane 4
A8  // 100 x24y0 SB_SML plane 5
82  // 101 x24y0 SB_SML plane 6,5
2A  // 102 x24y0 SB_SML plane 6
A8  // 103 x24y0 SB_SML plane 7
82  // 104 x24y0 SB_SML plane 8,7
2A  // 105 x24y0 SB_SML plane 8
A8  // 106 x24y0 SB_SML plane 9
82  // 107 x24y0 SB_SML plane 10,9
2A  // 108 x24y0 SB_SML plane 10
A8  // 109 x24y0 SB_SML plane 11
82  // 110 x24y0 SB_SML plane 12,11
2A  // 111 x24y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x25y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 069A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
00 // y_sel: -1
A6 // -- CRC low byte
4C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 06A2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x25y-2
00  // 14 bottom_edge_EN1 at x25y-2
00  // 15 bottom_edge_EN2 at x25y-2
00  // 16 bottom_edge_EN3 at x25y-2
00  // 17 bottom_edge_EN4 at x25y-2
00  // 18 bottom_edge_EN5 at x25y-2
00  // 19 bottom_edge_EN0 at x26y-2
00  // 20 bottom_edge_EN1 at x26y-2
00  // 21 bottom_edge_EN2 at x26y-2
00  // 22 bottom_edge_EN3 at x26y-2
00  // 23 bottom_edge_EN4 at x26y-2
00  // 24 bottom_edge_EN5 at x26y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x26y0 SB_BIG plane 1
12  // 65 x26y0 SB_BIG plane 1
00  // 66 x26y0 SB_DRIVE plane 2,1
48  // 67 x26y0 SB_BIG plane 2
12  // 68 x26y0 SB_BIG plane 2
48  // 69 x26y0 SB_BIG plane 3
12  // 70 x26y0 SB_BIG plane 3
00  // 71 x26y0 SB_DRIVE plane 4,3
48  // 72 x26y0 SB_BIG plane 4
12  // 73 x26y0 SB_BIG plane 4
48  // 74 x26y0 SB_BIG plane 5
12  // 75 x26y0 SB_BIG plane 5
00  // 76 x26y0 SB_DRIVE plane 6,5
48  // 77 x26y0 SB_BIG plane 6
12  // 78 x26y0 SB_BIG plane 6
48  // 79 x26y0 SB_BIG plane 7
12  // 80 x26y0 SB_BIG plane 7
00  // 81 x26y0 SB_DRIVE plane 8,7
48  // 82 x26y0 SB_BIG plane 8
12  // 83 x26y0 SB_BIG plane 8
48  // 84 x26y0 SB_BIG plane 9
12  // 85 x26y0 SB_BIG plane 9
00  // 86 x26y0 SB_DRIVE plane 10,9
48  // 87 x26y0 SB_BIG plane 10
12  // 88 x26y0 SB_BIG plane 10
48  // 89 x26y0 SB_BIG plane 11
12  // 90 x26y0 SB_BIG plane 11
00  // 91 x26y0 SB_DRIVE plane 12,11
48  // 92 x26y0 SB_BIG plane 12
12  // 93 x26y0 SB_BIG plane 12
A8  // 94 x25y-1 SB_SML plane 1
82  // 95 x25y-1 SB_SML plane 2,1
2A  // 96 x25y-1 SB_SML plane 2
A8  // 97 x25y-1 SB_SML plane 3
82  // 98 x25y-1 SB_SML plane 4,3
2A  // 99 x25y-1 SB_SML plane 4
A8  // 100 x25y-1 SB_SML plane 5
82  // 101 x25y-1 SB_SML plane 6,5
2A  // 102 x25y-1 SB_SML plane 6
A8  // 103 x25y-1 SB_SML plane 7
82  // 104 x25y-1 SB_SML plane 8,7
2A  // 105 x25y-1 SB_SML plane 8
A8  // 106 x25y-1 SB_SML plane 9
82  // 107 x25y-1 SB_SML plane 10,9
2A  // 108 x25y-1 SB_SML plane 10
A8  // 109 x25y-1 SB_SML plane 11
82  // 110 x25y-1 SB_SML plane 12,11
2A  // 111 x25y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x27y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0718     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
00 // y_sel: -1
CE // -- CRC low byte
66 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0720
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x27y-2
00  // 14 bottom_edge_EN1 at x27y-2
00  // 15 bottom_edge_EN2 at x27y-2
00  // 16 bottom_edge_EN3 at x27y-2
00  // 17 bottom_edge_EN4 at x27y-2
00  // 18 bottom_edge_EN5 at x27y-2
00  // 19 bottom_edge_EN0 at x28y-2
00  // 20 bottom_edge_EN1 at x28y-2
00  // 21 bottom_edge_EN2 at x28y-2
00  // 22 bottom_edge_EN3 at x28y-2
00  // 23 bottom_edge_EN4 at x28y-2
00  // 24 bottom_edge_EN5 at x28y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x27y-1 SB_BIG plane 1
12  // 65 x27y-1 SB_BIG plane 1
00  // 66 x27y-1 SB_DRIVE plane 2,1
48  // 67 x27y-1 SB_BIG plane 2
12  // 68 x27y-1 SB_BIG plane 2
48  // 69 x27y-1 SB_BIG plane 3
12  // 70 x27y-1 SB_BIG plane 3
00  // 71 x27y-1 SB_DRIVE plane 4,3
48  // 72 x27y-1 SB_BIG plane 4
12  // 73 x27y-1 SB_BIG plane 4
48  // 74 x27y-1 SB_BIG plane 5
12  // 75 x27y-1 SB_BIG plane 5
00  // 76 x27y-1 SB_DRIVE plane 6,5
48  // 77 x27y-1 SB_BIG plane 6
12  // 78 x27y-1 SB_BIG plane 6
48  // 79 x27y-1 SB_BIG plane 7
12  // 80 x27y-1 SB_BIG plane 7
00  // 81 x27y-1 SB_DRIVE plane 8,7
48  // 82 x27y-1 SB_BIG plane 8
12  // 83 x27y-1 SB_BIG plane 8
48  // 84 x27y-1 SB_BIG plane 9
12  // 85 x27y-1 SB_BIG plane 9
00  // 86 x27y-1 SB_DRIVE plane 10,9
48  // 87 x27y-1 SB_BIG plane 10
12  // 88 x27y-1 SB_BIG plane 10
48  // 89 x27y-1 SB_BIG plane 11
12  // 90 x27y-1 SB_BIG plane 11
00  // 91 x27y-1 SB_DRIVE plane 12,11
48  // 92 x27y-1 SB_BIG plane 12
12  // 93 x27y-1 SB_BIG plane 12
A8  // 94 x28y0 SB_SML plane 1
82  // 95 x28y0 SB_SML plane 2,1
2A  // 96 x28y0 SB_SML plane 2
A8  // 97 x28y0 SB_SML plane 3
82  // 98 x28y0 SB_SML plane 4,3
2A  // 99 x28y0 SB_SML plane 4
A8  // 100 x28y0 SB_SML plane 5
82  // 101 x28y0 SB_SML plane 6,5
2A  // 102 x28y0 SB_SML plane 6
A8  // 103 x28y0 SB_SML plane 7
82  // 104 x28y0 SB_SML plane 8,7
2A  // 105 x28y0 SB_SML plane 8
A8  // 106 x28y0 SB_SML plane 9
82  // 107 x28y0 SB_SML plane 10,9
2A  // 108 x28y0 SB_SML plane 10
A8  // 109 x28y0 SB_SML plane 11
82  // 110 x28y0 SB_SML plane 12,11
2A  // 111 x28y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x29y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0796     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
00 // y_sel: -1
16 // -- CRC low byte
7F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 079E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x29y-2
00  // 14 bottom_edge_EN1 at x29y-2
00  // 15 bottom_edge_EN2 at x29y-2
00  // 16 bottom_edge_EN3 at x29y-2
00  // 17 bottom_edge_EN4 at x29y-2
00  // 18 bottom_edge_EN5 at x29y-2
00  // 19 bottom_edge_EN0 at x30y-2
00  // 20 bottom_edge_EN1 at x30y-2
00  // 21 bottom_edge_EN2 at x30y-2
00  // 22 bottom_edge_EN3 at x30y-2
00  // 23 bottom_edge_EN4 at x30y-2
00  // 24 bottom_edge_EN5 at x30y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x30y0 SB_BIG plane 1
12  // 65 x30y0 SB_BIG plane 1
00  // 66 x30y0 SB_DRIVE plane 2,1
48  // 67 x30y0 SB_BIG plane 2
12  // 68 x30y0 SB_BIG plane 2
48  // 69 x30y0 SB_BIG plane 3
12  // 70 x30y0 SB_BIG plane 3
00  // 71 x30y0 SB_DRIVE plane 4,3
48  // 72 x30y0 SB_BIG plane 4
12  // 73 x30y0 SB_BIG plane 4
48  // 74 x30y0 SB_BIG plane 5
12  // 75 x30y0 SB_BIG plane 5
00  // 76 x30y0 SB_DRIVE plane 6,5
48  // 77 x30y0 SB_BIG plane 6
12  // 78 x30y0 SB_BIG plane 6
48  // 79 x30y0 SB_BIG plane 7
12  // 80 x30y0 SB_BIG plane 7
00  // 81 x30y0 SB_DRIVE plane 8,7
48  // 82 x30y0 SB_BIG plane 8
12  // 83 x30y0 SB_BIG plane 8
48  // 84 x30y0 SB_BIG plane 9
12  // 85 x30y0 SB_BIG plane 9
00  // 86 x30y0 SB_DRIVE plane 10,9
48  // 87 x30y0 SB_BIG plane 10
12  // 88 x30y0 SB_BIG plane 10
48  // 89 x30y0 SB_BIG plane 11
12  // 90 x30y0 SB_BIG plane 11
00  // 91 x30y0 SB_DRIVE plane 12,11
48  // 92 x30y0 SB_BIG plane 12
12  // 93 x30y0 SB_BIG plane 12
A8  // 94 x29y-1 SB_SML plane 1
82  // 95 x29y-1 SB_SML plane 2,1
2A  // 96 x29y-1 SB_SML plane 2
A8  // 97 x29y-1 SB_SML plane 3
82  // 98 x29y-1 SB_SML plane 4,3
2A  // 99 x29y-1 SB_SML plane 4
A8  // 100 x29y-1 SB_SML plane 5
82  // 101 x29y-1 SB_SML plane 6,5
2A  // 102 x29y-1 SB_SML plane 6
A8  // 103 x29y-1 SB_SML plane 7
82  // 104 x29y-1 SB_SML plane 8,7
2A  // 105 x29y-1 SB_SML plane 8
A8  // 106 x29y-1 SB_SML plane 9
82  // 107 x29y-1 SB_SML plane 10,9
2A  // 108 x29y-1 SB_SML plane 10
A8  // 109 x29y-1 SB_SML plane 11
82  // 110 x29y-1 SB_SML plane 12,11
2A  // 111 x29y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x31y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0814     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
00 // y_sel: -1
4F // -- CRC low byte
69 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 081C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x31y-2
00  // 14 bottom_edge_EN1 at x31y-2
00  // 15 bottom_edge_EN2 at x31y-2
00  // 16 bottom_edge_EN3 at x31y-2
00  // 17 bottom_edge_EN4 at x31y-2
00  // 18 bottom_edge_EN5 at x31y-2
00  // 19 bottom_edge_EN0 at x32y-2
00  // 20 bottom_edge_EN1 at x32y-2
00  // 21 bottom_edge_EN2 at x32y-2
00  // 22 bottom_edge_EN3 at x32y-2
00  // 23 bottom_edge_EN4 at x32y-2
00  // 24 bottom_edge_EN5 at x32y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x31y-1 SB_BIG plane 1
12  // 65 x31y-1 SB_BIG plane 1
00  // 66 x31y-1 SB_DRIVE plane 2,1
48  // 67 x31y-1 SB_BIG plane 2
12  // 68 x31y-1 SB_BIG plane 2
48  // 69 x31y-1 SB_BIG plane 3
12  // 70 x31y-1 SB_BIG plane 3
00  // 71 x31y-1 SB_DRIVE plane 4,3
48  // 72 x31y-1 SB_BIG plane 4
12  // 73 x31y-1 SB_BIG plane 4
48  // 74 x31y-1 SB_BIG plane 5
12  // 75 x31y-1 SB_BIG plane 5
00  // 76 x31y-1 SB_DRIVE plane 6,5
48  // 77 x31y-1 SB_BIG plane 6
12  // 78 x31y-1 SB_BIG plane 6
48  // 79 x31y-1 SB_BIG plane 7
12  // 80 x31y-1 SB_BIG plane 7
00  // 81 x31y-1 SB_DRIVE plane 8,7
48  // 82 x31y-1 SB_BIG plane 8
12  // 83 x31y-1 SB_BIG plane 8
48  // 84 x31y-1 SB_BIG plane 9
12  // 85 x31y-1 SB_BIG plane 9
00  // 86 x31y-1 SB_DRIVE plane 10,9
48  // 87 x31y-1 SB_BIG plane 10
12  // 88 x31y-1 SB_BIG plane 10
48  // 89 x31y-1 SB_BIG plane 11
12  // 90 x31y-1 SB_BIG plane 11
00  // 91 x31y-1 SB_DRIVE plane 12,11
48  // 92 x31y-1 SB_BIG plane 12
12  // 93 x31y-1 SB_BIG plane 12
A8  // 94 x32y0 SB_SML plane 1
82  // 95 x32y0 SB_SML plane 2,1
2A  // 96 x32y0 SB_SML plane 2
A8  // 97 x32y0 SB_SML plane 3
82  // 98 x32y0 SB_SML plane 4,3
2A  // 99 x32y0 SB_SML plane 4
A8  // 100 x32y0 SB_SML plane 5
82  // 101 x32y0 SB_SML plane 6,5
2A  // 102 x32y0 SB_SML plane 6
A8  // 103 x32y0 SB_SML plane 7
82  // 104 x32y0 SB_SML plane 8,7
2A  // 105 x32y0 SB_SML plane 8
A8  // 106 x32y0 SB_SML plane 9
82  // 107 x32y0 SB_SML plane 10,9
2A  // 108 x32y0 SB_SML plane 10
A8  // 109 x32y0 SB_SML plane 11
82  // 110 x32y0 SB_SML plane 12,11
2A  // 111 x32y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x33y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0892     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
00 // y_sel: -1
97 // -- CRC low byte
70 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 089A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x33y-2
00  // 14 bottom_edge_EN1 at x33y-2
00  // 15 bottom_edge_EN2 at x33y-2
00  // 16 bottom_edge_EN3 at x33y-2
00  // 17 bottom_edge_EN4 at x33y-2
00  // 18 bottom_edge_EN5 at x33y-2
00  // 19 bottom_edge_EN0 at x34y-2
00  // 20 bottom_edge_EN1 at x34y-2
00  // 21 bottom_edge_EN2 at x34y-2
00  // 22 bottom_edge_EN3 at x34y-2
00  // 23 bottom_edge_EN4 at x34y-2
00  // 24 bottom_edge_EN5 at x34y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x34y0 SB_BIG plane 1
12  // 65 x34y0 SB_BIG plane 1
00  // 66 x34y0 SB_DRIVE plane 2,1
48  // 67 x34y0 SB_BIG plane 2
12  // 68 x34y0 SB_BIG plane 2
48  // 69 x34y0 SB_BIG plane 3
12  // 70 x34y0 SB_BIG plane 3
00  // 71 x34y0 SB_DRIVE plane 4,3
48  // 72 x34y0 SB_BIG plane 4
12  // 73 x34y0 SB_BIG plane 4
48  // 74 x34y0 SB_BIG plane 5
12  // 75 x34y0 SB_BIG plane 5
00  // 76 x34y0 SB_DRIVE plane 6,5
48  // 77 x34y0 SB_BIG plane 6
12  // 78 x34y0 SB_BIG plane 6
48  // 79 x34y0 SB_BIG plane 7
12  // 80 x34y0 SB_BIG plane 7
00  // 81 x34y0 SB_DRIVE plane 8,7
48  // 82 x34y0 SB_BIG plane 8
12  // 83 x34y0 SB_BIG plane 8
48  // 84 x34y0 SB_BIG plane 9
12  // 85 x34y0 SB_BIG plane 9
00  // 86 x34y0 SB_DRIVE plane 10,9
48  // 87 x34y0 SB_BIG plane 10
12  // 88 x34y0 SB_BIG plane 10
48  // 89 x34y0 SB_BIG plane 11
12  // 90 x34y0 SB_BIG plane 11
00  // 91 x34y0 SB_DRIVE plane 12,11
48  // 92 x34y0 SB_BIG plane 12
12  // 93 x34y0 SB_BIG plane 12
A8  // 94 x33y-1 SB_SML plane 1
82  // 95 x33y-1 SB_SML plane 2,1
2A  // 96 x33y-1 SB_SML plane 2
A8  // 97 x33y-1 SB_SML plane 3
82  // 98 x33y-1 SB_SML plane 4,3
2A  // 99 x33y-1 SB_SML plane 4
A8  // 100 x33y-1 SB_SML plane 5
82  // 101 x33y-1 SB_SML plane 6,5
2A  // 102 x33y-1 SB_SML plane 6
A8  // 103 x33y-1 SB_SML plane 7
82  // 104 x33y-1 SB_SML plane 8,7
2A  // 105 x33y-1 SB_SML plane 8
A8  // 106 x33y-1 SB_SML plane 9
82  // 107 x33y-1 SB_SML plane 10,9
2A  // 108 x33y-1 SB_SML plane 10
A8  // 109 x33y-1 SB_SML plane 11
82  // 110 x33y-1 SB_SML plane 12,11
2A  // 111 x33y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x35y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0910     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
00 // y_sel: -1
FF // -- CRC low byte
5A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0918
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x35y-2
00  // 14 bottom_edge_EN1 at x35y-2
00  // 15 bottom_edge_EN2 at x35y-2
00  // 16 bottom_edge_EN3 at x35y-2
00  // 17 bottom_edge_EN4 at x35y-2
00  // 18 bottom_edge_EN5 at x35y-2
00  // 19 bottom_edge_EN0 at x36y-2
00  // 20 bottom_edge_EN1 at x36y-2
00  // 21 bottom_edge_EN2 at x36y-2
00  // 22 bottom_edge_EN3 at x36y-2
00  // 23 bottom_edge_EN4 at x36y-2
00  // 24 bottom_edge_EN5 at x36y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x35y-1 SB_BIG plane 1
12  // 65 x35y-1 SB_BIG plane 1
00  // 66 x35y-1 SB_DRIVE plane 2,1
48  // 67 x35y-1 SB_BIG plane 2
12  // 68 x35y-1 SB_BIG plane 2
48  // 69 x35y-1 SB_BIG plane 3
12  // 70 x35y-1 SB_BIG plane 3
00  // 71 x35y-1 SB_DRIVE plane 4,3
48  // 72 x35y-1 SB_BIG plane 4
12  // 73 x35y-1 SB_BIG plane 4
48  // 74 x35y-1 SB_BIG plane 5
12  // 75 x35y-1 SB_BIG plane 5
00  // 76 x35y-1 SB_DRIVE plane 6,5
48  // 77 x35y-1 SB_BIG plane 6
12  // 78 x35y-1 SB_BIG plane 6
48  // 79 x35y-1 SB_BIG plane 7
12  // 80 x35y-1 SB_BIG plane 7
00  // 81 x35y-1 SB_DRIVE plane 8,7
48  // 82 x35y-1 SB_BIG plane 8
12  // 83 x35y-1 SB_BIG plane 8
48  // 84 x35y-1 SB_BIG plane 9
12  // 85 x35y-1 SB_BIG plane 9
00  // 86 x35y-1 SB_DRIVE plane 10,9
48  // 87 x35y-1 SB_BIG plane 10
12  // 88 x35y-1 SB_BIG plane 10
48  // 89 x35y-1 SB_BIG plane 11
12  // 90 x35y-1 SB_BIG plane 11
00  // 91 x35y-1 SB_DRIVE plane 12,11
48  // 92 x35y-1 SB_BIG plane 12
12  // 93 x35y-1 SB_BIG plane 12
A8  // 94 x36y0 SB_SML plane 1
82  // 95 x36y0 SB_SML plane 2,1
2A  // 96 x36y0 SB_SML plane 2
A8  // 97 x36y0 SB_SML plane 3
82  // 98 x36y0 SB_SML plane 4,3
2A  // 99 x36y0 SB_SML plane 4
A8  // 100 x36y0 SB_SML plane 5
82  // 101 x36y0 SB_SML plane 6,5
2A  // 102 x36y0 SB_SML plane 6
A8  // 103 x36y0 SB_SML plane 7
82  // 104 x36y0 SB_SML plane 8,7
2A  // 105 x36y0 SB_SML plane 8
A8  // 106 x36y0 SB_SML plane 9
82  // 107 x36y0 SB_SML plane 10,9
2A  // 108 x36y0 SB_SML plane 10
A8  // 109 x36y0 SB_SML plane 11
82  // 110 x36y0 SB_SML plane 12,11
2A  // 111 x36y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x37y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 098E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
00 // y_sel: -1
27 // -- CRC low byte
43 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0996
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x37y-2
00  // 14 bottom_edge_EN1 at x37y-2
00  // 15 bottom_edge_EN2 at x37y-2
00  // 16 bottom_edge_EN3 at x37y-2
00  // 17 bottom_edge_EN4 at x37y-2
00  // 18 bottom_edge_EN5 at x37y-2
00  // 19 bottom_edge_EN0 at x38y-2
00  // 20 bottom_edge_EN1 at x38y-2
00  // 21 bottom_edge_EN2 at x38y-2
00  // 22 bottom_edge_EN3 at x38y-2
00  // 23 bottom_edge_EN4 at x38y-2
00  // 24 bottom_edge_EN5 at x38y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x38y0 SB_BIG plane 1
12  // 65 x38y0 SB_BIG plane 1
00  // 66 x38y0 SB_DRIVE plane 2,1
48  // 67 x38y0 SB_BIG plane 2
12  // 68 x38y0 SB_BIG plane 2
48  // 69 x38y0 SB_BIG plane 3
12  // 70 x38y0 SB_BIG plane 3
00  // 71 x38y0 SB_DRIVE plane 4,3
48  // 72 x38y0 SB_BIG plane 4
12  // 73 x38y0 SB_BIG plane 4
48  // 74 x38y0 SB_BIG plane 5
12  // 75 x38y0 SB_BIG plane 5
00  // 76 x38y0 SB_DRIVE plane 6,5
48  // 77 x38y0 SB_BIG plane 6
12  // 78 x38y0 SB_BIG plane 6
48  // 79 x38y0 SB_BIG plane 7
12  // 80 x38y0 SB_BIG plane 7
00  // 81 x38y0 SB_DRIVE plane 8,7
48  // 82 x38y0 SB_BIG plane 8
12  // 83 x38y0 SB_BIG plane 8
48  // 84 x38y0 SB_BIG plane 9
12  // 85 x38y0 SB_BIG plane 9
00  // 86 x38y0 SB_DRIVE plane 10,9
48  // 87 x38y0 SB_BIG plane 10
12  // 88 x38y0 SB_BIG plane 10
48  // 89 x38y0 SB_BIG plane 11
12  // 90 x38y0 SB_BIG plane 11
00  // 91 x38y0 SB_DRIVE plane 12,11
48  // 92 x38y0 SB_BIG plane 12
12  // 93 x38y0 SB_BIG plane 12
A8  // 94 x37y-1 SB_SML plane 1
82  // 95 x37y-1 SB_SML plane 2,1
2A  // 96 x37y-1 SB_SML plane 2
A8  // 97 x37y-1 SB_SML plane 3
82  // 98 x37y-1 SB_SML plane 4,3
2A  // 99 x37y-1 SB_SML plane 4
A8  // 100 x37y-1 SB_SML plane 5
82  // 101 x37y-1 SB_SML plane 6,5
2A  // 102 x37y-1 SB_SML plane 6
A8  // 103 x37y-1 SB_SML plane 7
82  // 104 x37y-1 SB_SML plane 8,7
2A  // 105 x37y-1 SB_SML plane 8
A8  // 106 x37y-1 SB_SML plane 9
82  // 107 x37y-1 SB_SML plane 10,9
2A  // 108 x37y-1 SB_SML plane 10
A8  // 109 x37y-1 SB_SML plane 11
82  // 110 x37y-1 SB_SML plane 12,11
2A  // 111 x37y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x39y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0A0C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
00 // y_sel: -1
2F // -- CRC low byte
0E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0A14
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x39y-2
00  // 14 bottom_edge_EN1 at x39y-2
00  // 15 bottom_edge_EN2 at x39y-2
00  // 16 bottom_edge_EN3 at x39y-2
00  // 17 bottom_edge_EN4 at x39y-2
00  // 18 bottom_edge_EN5 at x39y-2
00  // 19 bottom_edge_EN0 at x40y-2
00  // 20 bottom_edge_EN1 at x40y-2
00  // 21 bottom_edge_EN2 at x40y-2
00  // 22 bottom_edge_EN3 at x40y-2
00  // 23 bottom_edge_EN4 at x40y-2
00  // 24 bottom_edge_EN5 at x40y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x39y-1 SB_BIG plane 1
12  // 65 x39y-1 SB_BIG plane 1
00  // 66 x39y-1 SB_DRIVE plane 2,1
48  // 67 x39y-1 SB_BIG plane 2
12  // 68 x39y-1 SB_BIG plane 2
48  // 69 x39y-1 SB_BIG plane 3
12  // 70 x39y-1 SB_BIG plane 3
00  // 71 x39y-1 SB_DRIVE plane 4,3
48  // 72 x39y-1 SB_BIG plane 4
12  // 73 x39y-1 SB_BIG plane 4
48  // 74 x39y-1 SB_BIG plane 5
12  // 75 x39y-1 SB_BIG plane 5
00  // 76 x39y-1 SB_DRIVE plane 6,5
48  // 77 x39y-1 SB_BIG plane 6
12  // 78 x39y-1 SB_BIG plane 6
48  // 79 x39y-1 SB_BIG plane 7
12  // 80 x39y-1 SB_BIG plane 7
00  // 81 x39y-1 SB_DRIVE plane 8,7
48  // 82 x39y-1 SB_BIG plane 8
12  // 83 x39y-1 SB_BIG plane 8
48  // 84 x39y-1 SB_BIG plane 9
12  // 85 x39y-1 SB_BIG plane 9
00  // 86 x39y-1 SB_DRIVE plane 10,9
48  // 87 x39y-1 SB_BIG plane 10
12  // 88 x39y-1 SB_BIG plane 10
48  // 89 x39y-1 SB_BIG plane 11
12  // 90 x39y-1 SB_BIG plane 11
00  // 91 x39y-1 SB_DRIVE plane 12,11
48  // 92 x39y-1 SB_BIG plane 12
12  // 93 x39y-1 SB_BIG plane 12
A8  // 94 x40y0 SB_SML plane 1
82  // 95 x40y0 SB_SML plane 2,1
2A  // 96 x40y0 SB_SML plane 2
A8  // 97 x40y0 SB_SML plane 3
82  // 98 x40y0 SB_SML plane 4,3
2A  // 99 x40y0 SB_SML plane 4
A8  // 100 x40y0 SB_SML plane 5
82  // 101 x40y0 SB_SML plane 6,5
2A  // 102 x40y0 SB_SML plane 6
A8  // 103 x40y0 SB_SML plane 7
82  // 104 x40y0 SB_SML plane 8,7
2A  // 105 x40y0 SB_SML plane 8
A8  // 106 x40y0 SB_SML plane 9
82  // 107 x40y0 SB_SML plane 10,9
2A  // 108 x40y0 SB_SML plane 10
A8  // 109 x40y0 SB_SML plane 11
82  // 110 x40y0 SB_SML plane 12,11
2A  // 111 x40y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x41y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0A8A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
00 // y_sel: -1
F7 // -- CRC low byte
17 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0A92
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x41y-2
00  // 14 bottom_edge_EN1 at x41y-2
00  // 15 bottom_edge_EN2 at x41y-2
00  // 16 bottom_edge_EN3 at x41y-2
00  // 17 bottom_edge_EN4 at x41y-2
00  // 18 bottom_edge_EN5 at x41y-2
00  // 19 bottom_edge_EN0 at x42y-2
00  // 20 bottom_edge_EN1 at x42y-2
00  // 21 bottom_edge_EN2 at x42y-2
00  // 22 bottom_edge_EN3 at x42y-2
00  // 23 bottom_edge_EN4 at x42y-2
00  // 24 bottom_edge_EN5 at x42y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x42y0 SB_BIG plane 1
12  // 65 x42y0 SB_BIG plane 1
00  // 66 x42y0 SB_DRIVE plane 2,1
48  // 67 x42y0 SB_BIG plane 2
12  // 68 x42y0 SB_BIG plane 2
48  // 69 x42y0 SB_BIG plane 3
12  // 70 x42y0 SB_BIG plane 3
00  // 71 x42y0 SB_DRIVE plane 4,3
48  // 72 x42y0 SB_BIG plane 4
12  // 73 x42y0 SB_BIG plane 4
48  // 74 x42y0 SB_BIG plane 5
12  // 75 x42y0 SB_BIG plane 5
00  // 76 x42y0 SB_DRIVE plane 6,5
48  // 77 x42y0 SB_BIG plane 6
12  // 78 x42y0 SB_BIG plane 6
48  // 79 x42y0 SB_BIG plane 7
12  // 80 x42y0 SB_BIG plane 7
00  // 81 x42y0 SB_DRIVE plane 8,7
48  // 82 x42y0 SB_BIG plane 8
12  // 83 x42y0 SB_BIG plane 8
48  // 84 x42y0 SB_BIG plane 9
12  // 85 x42y0 SB_BIG plane 9
00  // 86 x42y0 SB_DRIVE plane 10,9
48  // 87 x42y0 SB_BIG plane 10
12  // 88 x42y0 SB_BIG plane 10
48  // 89 x42y0 SB_BIG plane 11
12  // 90 x42y0 SB_BIG plane 11
00  // 91 x42y0 SB_DRIVE plane 12,11
48  // 92 x42y0 SB_BIG plane 12
12  // 93 x42y0 SB_BIG plane 12
A8  // 94 x41y-1 SB_SML plane 1
82  // 95 x41y-1 SB_SML plane 2,1
2A  // 96 x41y-1 SB_SML plane 2
A8  // 97 x41y-1 SB_SML plane 3
82  // 98 x41y-1 SB_SML plane 4,3
2A  // 99 x41y-1 SB_SML plane 4
A8  // 100 x41y-1 SB_SML plane 5
82  // 101 x41y-1 SB_SML plane 6,5
2A  // 102 x41y-1 SB_SML plane 6
A8  // 103 x41y-1 SB_SML plane 7
82  // 104 x41y-1 SB_SML plane 8,7
2A  // 105 x41y-1 SB_SML plane 8
A8  // 106 x41y-1 SB_SML plane 9
82  // 107 x41y-1 SB_SML plane 10,9
2A  // 108 x41y-1 SB_SML plane 10
A8  // 109 x41y-1 SB_SML plane 11
82  // 110 x41y-1 SB_SML plane 12,11
2A  // 111 x41y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x43y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0B08     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
00 // y_sel: -1
9F // -- CRC low byte
3D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0B10
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x43y-2
00  // 14 bottom_edge_EN1 at x43y-2
00  // 15 bottom_edge_EN2 at x43y-2
00  // 16 bottom_edge_EN3 at x43y-2
00  // 17 bottom_edge_EN4 at x43y-2
00  // 18 bottom_edge_EN5 at x43y-2
00  // 19 bottom_edge_EN0 at x44y-2
00  // 20 bottom_edge_EN1 at x44y-2
00  // 21 bottom_edge_EN2 at x44y-2
00  // 22 bottom_edge_EN3 at x44y-2
00  // 23 bottom_edge_EN4 at x44y-2
00  // 24 bottom_edge_EN5 at x44y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x43y-1 SB_BIG plane 1
12  // 65 x43y-1 SB_BIG plane 1
00  // 66 x43y-1 SB_DRIVE plane 2,1
48  // 67 x43y-1 SB_BIG plane 2
12  // 68 x43y-1 SB_BIG plane 2
48  // 69 x43y-1 SB_BIG plane 3
12  // 70 x43y-1 SB_BIG plane 3
00  // 71 x43y-1 SB_DRIVE plane 4,3
48  // 72 x43y-1 SB_BIG plane 4
12  // 73 x43y-1 SB_BIG plane 4
48  // 74 x43y-1 SB_BIG plane 5
12  // 75 x43y-1 SB_BIG plane 5
00  // 76 x43y-1 SB_DRIVE plane 6,5
48  // 77 x43y-1 SB_BIG plane 6
12  // 78 x43y-1 SB_BIG plane 6
48  // 79 x43y-1 SB_BIG plane 7
12  // 80 x43y-1 SB_BIG plane 7
00  // 81 x43y-1 SB_DRIVE plane 8,7
48  // 82 x43y-1 SB_BIG plane 8
12  // 83 x43y-1 SB_BIG plane 8
48  // 84 x43y-1 SB_BIG plane 9
12  // 85 x43y-1 SB_BIG plane 9
00  // 86 x43y-1 SB_DRIVE plane 10,9
48  // 87 x43y-1 SB_BIG plane 10
12  // 88 x43y-1 SB_BIG plane 10
48  // 89 x43y-1 SB_BIG plane 11
12  // 90 x43y-1 SB_BIG plane 11
00  // 91 x43y-1 SB_DRIVE plane 12,11
48  // 92 x43y-1 SB_BIG plane 12
12  // 93 x43y-1 SB_BIG plane 12
A8  // 94 x44y0 SB_SML plane 1
82  // 95 x44y0 SB_SML plane 2,1
2A  // 96 x44y0 SB_SML plane 2
A8  // 97 x44y0 SB_SML plane 3
82  // 98 x44y0 SB_SML plane 4,3
2A  // 99 x44y0 SB_SML plane 4
A8  // 100 x44y0 SB_SML plane 5
82  // 101 x44y0 SB_SML plane 6,5
2A  // 102 x44y0 SB_SML plane 6
A8  // 103 x44y0 SB_SML plane 7
82  // 104 x44y0 SB_SML plane 8,7
2A  // 105 x44y0 SB_SML plane 8
A8  // 106 x44y0 SB_SML plane 9
82  // 107 x44y0 SB_SML plane 10,9
2A  // 108 x44y0 SB_SML plane 10
A8  // 109 x44y0 SB_SML plane 11
82  // 110 x44y0 SB_SML plane 12,11
2A  // 111 x44y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x45y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0B86     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
00 // y_sel: -1
47 // -- CRC low byte
24 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0B8E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x45y-2
00  // 14 bottom_edge_EN1 at x45y-2
00  // 15 bottom_edge_EN2 at x45y-2
00  // 16 bottom_edge_EN3 at x45y-2
00  // 17 bottom_edge_EN4 at x45y-2
00  // 18 bottom_edge_EN5 at x45y-2
00  // 19 bottom_edge_EN0 at x46y-2
00  // 20 bottom_edge_EN1 at x46y-2
00  // 21 bottom_edge_EN2 at x46y-2
00  // 22 bottom_edge_EN3 at x46y-2
00  // 23 bottom_edge_EN4 at x46y-2
00  // 24 bottom_edge_EN5 at x46y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x46y0 SB_BIG plane 1
12  // 65 x46y0 SB_BIG plane 1
00  // 66 x46y0 SB_DRIVE plane 2,1
48  // 67 x46y0 SB_BIG plane 2
12  // 68 x46y0 SB_BIG plane 2
48  // 69 x46y0 SB_BIG plane 3
12  // 70 x46y0 SB_BIG plane 3
00  // 71 x46y0 SB_DRIVE plane 4,3
48  // 72 x46y0 SB_BIG plane 4
12  // 73 x46y0 SB_BIG plane 4
48  // 74 x46y0 SB_BIG plane 5
12  // 75 x46y0 SB_BIG plane 5
00  // 76 x46y0 SB_DRIVE plane 6,5
48  // 77 x46y0 SB_BIG plane 6
12  // 78 x46y0 SB_BIG plane 6
48  // 79 x46y0 SB_BIG plane 7
12  // 80 x46y0 SB_BIG plane 7
00  // 81 x46y0 SB_DRIVE plane 8,7
48  // 82 x46y0 SB_BIG plane 8
12  // 83 x46y0 SB_BIG plane 8
48  // 84 x46y0 SB_BIG plane 9
12  // 85 x46y0 SB_BIG plane 9
00  // 86 x46y0 SB_DRIVE plane 10,9
48  // 87 x46y0 SB_BIG plane 10
12  // 88 x46y0 SB_BIG plane 10
48  // 89 x46y0 SB_BIG plane 11
12  // 90 x46y0 SB_BIG plane 11
00  // 91 x46y0 SB_DRIVE plane 12,11
48  // 92 x46y0 SB_BIG plane 12
12  // 93 x46y0 SB_BIG plane 12
A8  // 94 x45y-1 SB_SML plane 1
82  // 95 x45y-1 SB_SML plane 2,1
2A  // 96 x45y-1 SB_SML plane 2
A8  // 97 x45y-1 SB_SML plane 3
82  // 98 x45y-1 SB_SML plane 4,3
2A  // 99 x45y-1 SB_SML plane 4
A8  // 100 x45y-1 SB_SML plane 5
82  // 101 x45y-1 SB_SML plane 6,5
2A  // 102 x45y-1 SB_SML plane 6
A8  // 103 x45y-1 SB_SML plane 7
82  // 104 x45y-1 SB_SML plane 8,7
2A  // 105 x45y-1 SB_SML plane 8
A8  // 106 x45y-1 SB_SML plane 9
82  // 107 x45y-1 SB_SML plane 10,9
2A  // 108 x45y-1 SB_SML plane 10
A8  // 109 x45y-1 SB_SML plane 11
82  // 110 x45y-1 SB_SML plane 12,11
2A  // 111 x45y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x47y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0C04     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
00 // y_sel: -1
8F // -- CRC low byte
A7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0C0C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x47y-2
00  // 14 bottom_edge_EN1 at x47y-2
00  // 15 bottom_edge_EN2 at x47y-2
00  // 16 bottom_edge_EN3 at x47y-2
00  // 17 bottom_edge_EN4 at x47y-2
00  // 18 bottom_edge_EN5 at x47y-2
00  // 19 bottom_edge_EN0 at x48y-2
00  // 20 bottom_edge_EN1 at x48y-2
00  // 21 bottom_edge_EN2 at x48y-2
00  // 22 bottom_edge_EN3 at x48y-2
00  // 23 bottom_edge_EN4 at x48y-2
00  // 24 bottom_edge_EN5 at x48y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x47y-1 SB_BIG plane 1
12  // 65 x47y-1 SB_BIG plane 1
00  // 66 x47y-1 SB_DRIVE plane 2,1
48  // 67 x47y-1 SB_BIG plane 2
12  // 68 x47y-1 SB_BIG plane 2
48  // 69 x47y-1 SB_BIG plane 3
12  // 70 x47y-1 SB_BIG plane 3
00  // 71 x47y-1 SB_DRIVE plane 4,3
48  // 72 x47y-1 SB_BIG plane 4
12  // 73 x47y-1 SB_BIG plane 4
48  // 74 x47y-1 SB_BIG plane 5
12  // 75 x47y-1 SB_BIG plane 5
00  // 76 x47y-1 SB_DRIVE plane 6,5
48  // 77 x47y-1 SB_BIG plane 6
12  // 78 x47y-1 SB_BIG plane 6
48  // 79 x47y-1 SB_BIG plane 7
12  // 80 x47y-1 SB_BIG plane 7
00  // 81 x47y-1 SB_DRIVE plane 8,7
48  // 82 x47y-1 SB_BIG plane 8
12  // 83 x47y-1 SB_BIG plane 8
48  // 84 x47y-1 SB_BIG plane 9
12  // 85 x47y-1 SB_BIG plane 9
00  // 86 x47y-1 SB_DRIVE plane 10,9
48  // 87 x47y-1 SB_BIG plane 10
12  // 88 x47y-1 SB_BIG plane 10
48  // 89 x47y-1 SB_BIG plane 11
12  // 90 x47y-1 SB_BIG plane 11
00  // 91 x47y-1 SB_DRIVE plane 12,11
48  // 92 x47y-1 SB_BIG plane 12
12  // 93 x47y-1 SB_BIG plane 12
A8  // 94 x48y0 SB_SML plane 1
82  // 95 x48y0 SB_SML plane 2,1
2A  // 96 x48y0 SB_SML plane 2
A8  // 97 x48y0 SB_SML plane 3
82  // 98 x48y0 SB_SML plane 4,3
2A  // 99 x48y0 SB_SML plane 4
A8  // 100 x48y0 SB_SML plane 5
82  // 101 x48y0 SB_SML plane 6,5
2A  // 102 x48y0 SB_SML plane 6
A8  // 103 x48y0 SB_SML plane 7
82  // 104 x48y0 SB_SML plane 8,7
2A  // 105 x48y0 SB_SML plane 8
A8  // 106 x48y0 SB_SML plane 9
82  // 107 x48y0 SB_SML plane 10,9
2A  // 108 x48y0 SB_SML plane 10
A8  // 109 x48y0 SB_SML plane 11
82  // 110 x48y0 SB_SML plane 12,11
2A  // 111 x48y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x49y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0C82     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
00 // y_sel: -1
57 // -- CRC low byte
BE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0C8A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x49y-2
00  // 14 bottom_edge_EN1 at x49y-2
00  // 15 bottom_edge_EN2 at x49y-2
00  // 16 bottom_edge_EN3 at x49y-2
00  // 17 bottom_edge_EN4 at x49y-2
00  // 18 bottom_edge_EN5 at x49y-2
00  // 19 bottom_edge_EN0 at x50y-2
00  // 20 bottom_edge_EN1 at x50y-2
00  // 21 bottom_edge_EN2 at x50y-2
00  // 22 bottom_edge_EN3 at x50y-2
00  // 23 bottom_edge_EN4 at x50y-2
00  // 24 bottom_edge_EN5 at x50y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x50y0 SB_BIG plane 1
12  // 65 x50y0 SB_BIG plane 1
00  // 66 x50y0 SB_DRIVE plane 2,1
48  // 67 x50y0 SB_BIG plane 2
12  // 68 x50y0 SB_BIG plane 2
48  // 69 x50y0 SB_BIG plane 3
12  // 70 x50y0 SB_BIG plane 3
00  // 71 x50y0 SB_DRIVE plane 4,3
48  // 72 x50y0 SB_BIG plane 4
12  // 73 x50y0 SB_BIG plane 4
48  // 74 x50y0 SB_BIG plane 5
12  // 75 x50y0 SB_BIG plane 5
00  // 76 x50y0 SB_DRIVE plane 6,5
48  // 77 x50y0 SB_BIG plane 6
12  // 78 x50y0 SB_BIG plane 6
48  // 79 x50y0 SB_BIG plane 7
12  // 80 x50y0 SB_BIG plane 7
00  // 81 x50y0 SB_DRIVE plane 8,7
48  // 82 x50y0 SB_BIG plane 8
12  // 83 x50y0 SB_BIG plane 8
48  // 84 x50y0 SB_BIG plane 9
12  // 85 x50y0 SB_BIG plane 9
00  // 86 x50y0 SB_DRIVE plane 10,9
48  // 87 x50y0 SB_BIG plane 10
12  // 88 x50y0 SB_BIG plane 10
48  // 89 x50y0 SB_BIG plane 11
12  // 90 x50y0 SB_BIG plane 11
00  // 91 x50y0 SB_DRIVE plane 12,11
48  // 92 x50y0 SB_BIG plane 12
12  // 93 x50y0 SB_BIG plane 12
A8  // 94 x49y-1 SB_SML plane 1
82  // 95 x49y-1 SB_SML plane 2,1
2A  // 96 x49y-1 SB_SML plane 2
A8  // 97 x49y-1 SB_SML plane 3
82  // 98 x49y-1 SB_SML plane 4,3
2A  // 99 x49y-1 SB_SML plane 4
A8  // 100 x49y-1 SB_SML plane 5
82  // 101 x49y-1 SB_SML plane 6,5
2A  // 102 x49y-1 SB_SML plane 6
A8  // 103 x49y-1 SB_SML plane 7
82  // 104 x49y-1 SB_SML plane 8,7
2A  // 105 x49y-1 SB_SML plane 8
A8  // 106 x49y-1 SB_SML plane 9
82  // 107 x49y-1 SB_SML plane 10,9
2A  // 108 x49y-1 SB_SML plane 10
A8  // 109 x49y-1 SB_SML plane 11
82  // 110 x49y-1 SB_SML plane 12,11
2A  // 111 x49y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x51y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0D00     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
00 // y_sel: -1
3F // -- CRC low byte
94 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0D08
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x51y-2
00  // 14 bottom_edge_EN1 at x51y-2
00  // 15 bottom_edge_EN2 at x51y-2
00  // 16 bottom_edge_EN3 at x51y-2
00  // 17 bottom_edge_EN4 at x51y-2
00  // 18 bottom_edge_EN5 at x51y-2
00  // 19 bottom_edge_EN0 at x52y-2
00  // 20 bottom_edge_EN1 at x52y-2
00  // 21 bottom_edge_EN2 at x52y-2
00  // 22 bottom_edge_EN3 at x52y-2
00  // 23 bottom_edge_EN4 at x52y-2
00  // 24 bottom_edge_EN5 at x52y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x51y-1 SB_BIG plane 1
12  // 65 x51y-1 SB_BIG plane 1
00  // 66 x51y-1 SB_DRIVE plane 2,1
48  // 67 x51y-1 SB_BIG plane 2
12  // 68 x51y-1 SB_BIG plane 2
48  // 69 x51y-1 SB_BIG plane 3
12  // 70 x51y-1 SB_BIG plane 3
00  // 71 x51y-1 SB_DRIVE plane 4,3
48  // 72 x51y-1 SB_BIG plane 4
12  // 73 x51y-1 SB_BIG plane 4
48  // 74 x51y-1 SB_BIG plane 5
12  // 75 x51y-1 SB_BIG plane 5
00  // 76 x51y-1 SB_DRIVE plane 6,5
48  // 77 x51y-1 SB_BIG plane 6
12  // 78 x51y-1 SB_BIG plane 6
48  // 79 x51y-1 SB_BIG plane 7
12  // 80 x51y-1 SB_BIG plane 7
00  // 81 x51y-1 SB_DRIVE plane 8,7
48  // 82 x51y-1 SB_BIG plane 8
12  // 83 x51y-1 SB_BIG plane 8
48  // 84 x51y-1 SB_BIG plane 9
12  // 85 x51y-1 SB_BIG plane 9
00  // 86 x51y-1 SB_DRIVE plane 10,9
48  // 87 x51y-1 SB_BIG plane 10
12  // 88 x51y-1 SB_BIG plane 10
48  // 89 x51y-1 SB_BIG plane 11
12  // 90 x51y-1 SB_BIG plane 11
00  // 91 x51y-1 SB_DRIVE plane 12,11
48  // 92 x51y-1 SB_BIG plane 12
12  // 93 x51y-1 SB_BIG plane 12
A8  // 94 x52y0 SB_SML plane 1
82  // 95 x52y0 SB_SML plane 2,1
2A  // 96 x52y0 SB_SML plane 2
A8  // 97 x52y0 SB_SML plane 3
82  // 98 x52y0 SB_SML plane 4,3
2A  // 99 x52y0 SB_SML plane 4
A8  // 100 x52y0 SB_SML plane 5
82  // 101 x52y0 SB_SML plane 6,5
2A  // 102 x52y0 SB_SML plane 6
A8  // 103 x52y0 SB_SML plane 7
82  // 104 x52y0 SB_SML plane 8,7
2A  // 105 x52y0 SB_SML plane 8
A8  // 106 x52y0 SB_SML plane 9
82  // 107 x52y0 SB_SML plane 10,9
2A  // 108 x52y0 SB_SML plane 10
A8  // 109 x52y0 SB_SML plane 11
82  // 110 x52y0 SB_SML plane 12,11
2A  // 111 x52y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x53y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0D7E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
00 // y_sel: -1
E7 // -- CRC low byte
8D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0D86
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x53y-2
00  // 14 bottom_edge_EN1 at x53y-2
00  // 15 bottom_edge_EN2 at x53y-2
00  // 16 bottom_edge_EN3 at x53y-2
00  // 17 bottom_edge_EN4 at x53y-2
00  // 18 bottom_edge_EN5 at x53y-2
00  // 19 bottom_edge_EN0 at x54y-2
00  // 20 bottom_edge_EN1 at x54y-2
00  // 21 bottom_edge_EN2 at x54y-2
00  // 22 bottom_edge_EN3 at x54y-2
00  // 23 bottom_edge_EN4 at x54y-2
00  // 24 bottom_edge_EN5 at x54y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x54y0 SB_BIG plane 1
12  // 65 x54y0 SB_BIG plane 1
00  // 66 x54y0 SB_DRIVE plane 2,1
48  // 67 x54y0 SB_BIG plane 2
12  // 68 x54y0 SB_BIG plane 2
48  // 69 x54y0 SB_BIG plane 3
12  // 70 x54y0 SB_BIG plane 3
00  // 71 x54y0 SB_DRIVE plane 4,3
48  // 72 x54y0 SB_BIG plane 4
12  // 73 x54y0 SB_BIG plane 4
48  // 74 x54y0 SB_BIG plane 5
12  // 75 x54y0 SB_BIG plane 5
00  // 76 x54y0 SB_DRIVE plane 6,5
48  // 77 x54y0 SB_BIG plane 6
12  // 78 x54y0 SB_BIG plane 6
48  // 79 x54y0 SB_BIG plane 7
12  // 80 x54y0 SB_BIG plane 7
00  // 81 x54y0 SB_DRIVE plane 8,7
48  // 82 x54y0 SB_BIG plane 8
12  // 83 x54y0 SB_BIG plane 8
48  // 84 x54y0 SB_BIG plane 9
12  // 85 x54y0 SB_BIG plane 9
00  // 86 x54y0 SB_DRIVE plane 10,9
48  // 87 x54y0 SB_BIG plane 10
12  // 88 x54y0 SB_BIG plane 10
48  // 89 x54y0 SB_BIG plane 11
12  // 90 x54y0 SB_BIG plane 11
00  // 91 x54y0 SB_DRIVE plane 12,11
48  // 92 x54y0 SB_BIG plane 12
12  // 93 x54y0 SB_BIG plane 12
A8  // 94 x53y-1 SB_SML plane 1
82  // 95 x53y-1 SB_SML plane 2,1
2A  // 96 x53y-1 SB_SML plane 2
A8  // 97 x53y-1 SB_SML plane 3
82  // 98 x53y-1 SB_SML plane 4,3
2A  // 99 x53y-1 SB_SML plane 4
A8  // 100 x53y-1 SB_SML plane 5
82  // 101 x53y-1 SB_SML plane 6,5
2A  // 102 x53y-1 SB_SML plane 6
A8  // 103 x53y-1 SB_SML plane 7
82  // 104 x53y-1 SB_SML plane 8,7
2A  // 105 x53y-1 SB_SML plane 8
A8  // 106 x53y-1 SB_SML plane 9
82  // 107 x53y-1 SB_SML plane 10,9
2A  // 108 x53y-1 SB_SML plane 10
A8  // 109 x53y-1 SB_SML plane 11
82  // 110 x53y-1 SB_SML plane 12,11
2A  // 111 x53y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x55y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0DFC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1C // x_sel: 55
00 // y_sel: -1
EF // -- CRC low byte
C0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0E04
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x55y-2
00  // 14 bottom_edge_EN1 at x55y-2
00  // 15 bottom_edge_EN2 at x55y-2
00  // 16 bottom_edge_EN3 at x55y-2
00  // 17 bottom_edge_EN4 at x55y-2
00  // 18 bottom_edge_EN5 at x55y-2
00  // 19 bottom_edge_EN0 at x56y-2
00  // 20 bottom_edge_EN1 at x56y-2
00  // 21 bottom_edge_EN2 at x56y-2
00  // 22 bottom_edge_EN3 at x56y-2
00  // 23 bottom_edge_EN4 at x56y-2
00  // 24 bottom_edge_EN5 at x56y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x55y-1 SB_BIG plane 1
12  // 65 x55y-1 SB_BIG plane 1
00  // 66 x55y-1 SB_DRIVE plane 2,1
48  // 67 x55y-1 SB_BIG plane 2
12  // 68 x55y-1 SB_BIG plane 2
48  // 69 x55y-1 SB_BIG plane 3
12  // 70 x55y-1 SB_BIG plane 3
00  // 71 x55y-1 SB_DRIVE plane 4,3
48  // 72 x55y-1 SB_BIG plane 4
12  // 73 x55y-1 SB_BIG plane 4
48  // 74 x55y-1 SB_BIG plane 5
12  // 75 x55y-1 SB_BIG plane 5
00  // 76 x55y-1 SB_DRIVE plane 6,5
48  // 77 x55y-1 SB_BIG plane 6
12  // 78 x55y-1 SB_BIG plane 6
48  // 79 x55y-1 SB_BIG plane 7
12  // 80 x55y-1 SB_BIG plane 7
00  // 81 x55y-1 SB_DRIVE plane 8,7
48  // 82 x55y-1 SB_BIG plane 8
12  // 83 x55y-1 SB_BIG plane 8
48  // 84 x55y-1 SB_BIG plane 9
12  // 85 x55y-1 SB_BIG plane 9
00  // 86 x55y-1 SB_DRIVE plane 10,9
48  // 87 x55y-1 SB_BIG plane 10
12  // 88 x55y-1 SB_BIG plane 10
48  // 89 x55y-1 SB_BIG plane 11
12  // 90 x55y-1 SB_BIG plane 11
00  // 91 x55y-1 SB_DRIVE plane 12,11
48  // 92 x55y-1 SB_BIG plane 12
12  // 93 x55y-1 SB_BIG plane 12
A8  // 94 x56y0 SB_SML plane 1
82  // 95 x56y0 SB_SML plane 2,1
2A  // 96 x56y0 SB_SML plane 2
A8  // 97 x56y0 SB_SML plane 3
82  // 98 x56y0 SB_SML plane 4,3
2A  // 99 x56y0 SB_SML plane 4
A8  // 100 x56y0 SB_SML plane 5
82  // 101 x56y0 SB_SML plane 6,5
2A  // 102 x56y0 SB_SML plane 6
A8  // 103 x56y0 SB_SML plane 7
82  // 104 x56y0 SB_SML plane 8,7
2A  // 105 x56y0 SB_SML plane 8
A8  // 106 x56y0 SB_SML plane 9
82  // 107 x56y0 SB_SML plane 10,9
2A  // 108 x56y0 SB_SML plane 10
A8  // 109 x56y0 SB_SML plane 11
82  // 110 x56y0 SB_SML plane 12,11
2A  // 111 x56y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x57y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0E7A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1D // x_sel: 57
00 // y_sel: -1
37 // -- CRC low byte
D9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0E82
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x57y-2
00  // 14 bottom_edge_EN1 at x57y-2
00  // 15 bottom_edge_EN2 at x57y-2
00  // 16 bottom_edge_EN3 at x57y-2
00  // 17 bottom_edge_EN4 at x57y-2
00  // 18 bottom_edge_EN5 at x57y-2
00  // 19 bottom_edge_EN0 at x58y-2
00  // 20 bottom_edge_EN1 at x58y-2
00  // 21 bottom_edge_EN2 at x58y-2
00  // 22 bottom_edge_EN3 at x58y-2
00  // 23 bottom_edge_EN4 at x58y-2
00  // 24 bottom_edge_EN5 at x58y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x58y0 SB_BIG plane 1
12  // 65 x58y0 SB_BIG plane 1
00  // 66 x58y0 SB_DRIVE plane 2,1
48  // 67 x58y0 SB_BIG plane 2
12  // 68 x58y0 SB_BIG plane 2
48  // 69 x58y0 SB_BIG plane 3
12  // 70 x58y0 SB_BIG plane 3
00  // 71 x58y0 SB_DRIVE plane 4,3
48  // 72 x58y0 SB_BIG plane 4
12  // 73 x58y0 SB_BIG plane 4
48  // 74 x58y0 SB_BIG plane 5
12  // 75 x58y0 SB_BIG plane 5
00  // 76 x58y0 SB_DRIVE plane 6,5
48  // 77 x58y0 SB_BIG plane 6
12  // 78 x58y0 SB_BIG plane 6
48  // 79 x58y0 SB_BIG plane 7
12  // 80 x58y0 SB_BIG plane 7
00  // 81 x58y0 SB_DRIVE plane 8,7
48  // 82 x58y0 SB_BIG plane 8
12  // 83 x58y0 SB_BIG plane 8
48  // 84 x58y0 SB_BIG plane 9
12  // 85 x58y0 SB_BIG plane 9
00  // 86 x58y0 SB_DRIVE plane 10,9
48  // 87 x58y0 SB_BIG plane 10
12  // 88 x58y0 SB_BIG plane 10
48  // 89 x58y0 SB_BIG plane 11
12  // 90 x58y0 SB_BIG plane 11
00  // 91 x58y0 SB_DRIVE plane 12,11
48  // 92 x58y0 SB_BIG plane 12
12  // 93 x58y0 SB_BIG plane 12
A8  // 94 x57y-1 SB_SML plane 1
82  // 95 x57y-1 SB_SML plane 2,1
2A  // 96 x57y-1 SB_SML plane 2
A8  // 97 x57y-1 SB_SML plane 3
82  // 98 x57y-1 SB_SML plane 4,3
2A  // 99 x57y-1 SB_SML plane 4
A8  // 100 x57y-1 SB_SML plane 5
82  // 101 x57y-1 SB_SML plane 6,5
2A  // 102 x57y-1 SB_SML plane 6
A8  // 103 x57y-1 SB_SML plane 7
82  // 104 x57y-1 SB_SML plane 8,7
2A  // 105 x57y-1 SB_SML plane 8
A8  // 106 x57y-1 SB_SML plane 9
82  // 107 x57y-1 SB_SML plane 10,9
2A  // 108 x57y-1 SB_SML plane 10
A8  // 109 x57y-1 SB_SML plane 11
82  // 110 x57y-1 SB_SML plane 12,11
2A  // 111 x57y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x59y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0EF8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1E // x_sel: 59
00 // y_sel: -1
5F // -- CRC low byte
F3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0F00
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x59y-2
00  // 14 bottom_edge_EN1 at x59y-2
00  // 15 bottom_edge_EN2 at x59y-2
00  // 16 bottom_edge_EN3 at x59y-2
00  // 17 bottom_edge_EN4 at x59y-2
00  // 18 bottom_edge_EN5 at x59y-2
00  // 19 bottom_edge_EN0 at x60y-2
00  // 20 bottom_edge_EN1 at x60y-2
00  // 21 bottom_edge_EN2 at x60y-2
00  // 22 bottom_edge_EN3 at x60y-2
00  // 23 bottom_edge_EN4 at x60y-2
00  // 24 bottom_edge_EN5 at x60y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x59y-1 SB_BIG plane 1
12  // 65 x59y-1 SB_BIG plane 1
00  // 66 x59y-1 SB_DRIVE plane 2,1
48  // 67 x59y-1 SB_BIG plane 2
12  // 68 x59y-1 SB_BIG plane 2
48  // 69 x59y-1 SB_BIG plane 3
12  // 70 x59y-1 SB_BIG plane 3
00  // 71 x59y-1 SB_DRIVE plane 4,3
48  // 72 x59y-1 SB_BIG plane 4
12  // 73 x59y-1 SB_BIG plane 4
48  // 74 x59y-1 SB_BIG plane 5
12  // 75 x59y-1 SB_BIG plane 5
00  // 76 x59y-1 SB_DRIVE plane 6,5
48  // 77 x59y-1 SB_BIG plane 6
12  // 78 x59y-1 SB_BIG plane 6
48  // 79 x59y-1 SB_BIG plane 7
12  // 80 x59y-1 SB_BIG plane 7
00  // 81 x59y-1 SB_DRIVE plane 8,7
48  // 82 x59y-1 SB_BIG plane 8
12  // 83 x59y-1 SB_BIG plane 8
48  // 84 x59y-1 SB_BIG plane 9
12  // 85 x59y-1 SB_BIG plane 9
00  // 86 x59y-1 SB_DRIVE plane 10,9
48  // 87 x59y-1 SB_BIG plane 10
12  // 88 x59y-1 SB_BIG plane 10
48  // 89 x59y-1 SB_BIG plane 11
12  // 90 x59y-1 SB_BIG plane 11
00  // 91 x59y-1 SB_DRIVE plane 12,11
48  // 92 x59y-1 SB_BIG plane 12
12  // 93 x59y-1 SB_BIG plane 12
A8  // 94 x60y0 SB_SML plane 1
82  // 95 x60y0 SB_SML plane 2,1
2A  // 96 x60y0 SB_SML plane 2
A8  // 97 x60y0 SB_SML plane 3
82  // 98 x60y0 SB_SML plane 4,3
2A  // 99 x60y0 SB_SML plane 4
A8  // 100 x60y0 SB_SML plane 5
82  // 101 x60y0 SB_SML plane 6,5
2A  // 102 x60y0 SB_SML plane 6
A8  // 103 x60y0 SB_SML plane 7
82  // 104 x60y0 SB_SML plane 8,7
2A  // 105 x60y0 SB_SML plane 8
A8  // 106 x60y0 SB_SML plane 9
82  // 107 x60y0 SB_SML plane 10,9
2A  // 108 x60y0 SB_SML plane 10
A8  // 109 x60y0 SB_SML plane 11
82  // 110 x60y0 SB_SML plane 12,11
2A  // 111 x60y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x61y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0F76     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1F // x_sel: 61
00 // y_sel: -1
87 // -- CRC low byte
EA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0F7E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x61y-2
00  // 14 bottom_edge_EN1 at x61y-2
00  // 15 bottom_edge_EN2 at x61y-2
00  // 16 bottom_edge_EN3 at x61y-2
00  // 17 bottom_edge_EN4 at x61y-2
00  // 18 bottom_edge_EN5 at x61y-2
00  // 19 bottom_edge_EN0 at x62y-2
00  // 20 bottom_edge_EN1 at x62y-2
00  // 21 bottom_edge_EN2 at x62y-2
00  // 22 bottom_edge_EN3 at x62y-2
00  // 23 bottom_edge_EN4 at x62y-2
00  // 24 bottom_edge_EN5 at x62y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x62y0 SB_BIG plane 1
12  // 65 x62y0 SB_BIG plane 1
00  // 66 x62y0 SB_DRIVE plane 2,1
48  // 67 x62y0 SB_BIG plane 2
12  // 68 x62y0 SB_BIG plane 2
48  // 69 x62y0 SB_BIG plane 3
12  // 70 x62y0 SB_BIG plane 3
00  // 71 x62y0 SB_DRIVE plane 4,3
48  // 72 x62y0 SB_BIG plane 4
12  // 73 x62y0 SB_BIG plane 4
48  // 74 x62y0 SB_BIG plane 5
12  // 75 x62y0 SB_BIG plane 5
00  // 76 x62y0 SB_DRIVE plane 6,5
48  // 77 x62y0 SB_BIG plane 6
12  // 78 x62y0 SB_BIG plane 6
48  // 79 x62y0 SB_BIG plane 7
12  // 80 x62y0 SB_BIG plane 7
00  // 81 x62y0 SB_DRIVE plane 8,7
48  // 82 x62y0 SB_BIG plane 8
12  // 83 x62y0 SB_BIG plane 8
48  // 84 x62y0 SB_BIG plane 9
12  // 85 x62y0 SB_BIG plane 9
00  // 86 x62y0 SB_DRIVE plane 10,9
48  // 87 x62y0 SB_BIG plane 10
12  // 88 x62y0 SB_BIG plane 10
48  // 89 x62y0 SB_BIG plane 11
12  // 90 x62y0 SB_BIG plane 11
00  // 91 x62y0 SB_DRIVE plane 12,11
48  // 92 x62y0 SB_BIG plane 12
12  // 93 x62y0 SB_BIG plane 12
A8  // 94 x61y-1 SB_SML plane 1
82  // 95 x61y-1 SB_SML plane 2,1
2A  // 96 x61y-1 SB_SML plane 2
A8  // 97 x61y-1 SB_SML plane 3
82  // 98 x61y-1 SB_SML plane 4,3
2A  // 99 x61y-1 SB_SML plane 4
A8  // 100 x61y-1 SB_SML plane 5
82  // 101 x61y-1 SB_SML plane 6,5
2A  // 102 x61y-1 SB_SML plane 6
A8  // 103 x61y-1 SB_SML plane 7
82  // 104 x61y-1 SB_SML plane 8,7
2A  // 105 x61y-1 SB_SML plane 8
A8  // 106 x61y-1 SB_SML plane 9
82  // 107 x61y-1 SB_SML plane 10,9
2A  // 108 x61y-1 SB_SML plane 10
A8  // 109 x61y-1 SB_SML plane 11
82  // 110 x61y-1 SB_SML plane 12,11
2A  // 111 x61y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x63y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0FF4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
20 // x_sel: 63
00 // y_sel: -1
ED // -- CRC low byte
DF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0FFC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x63y-2
00  // 14 bottom_edge_EN1 at x63y-2
00  // 15 bottom_edge_EN2 at x63y-2
00  // 16 bottom_edge_EN3 at x63y-2
00  // 17 bottom_edge_EN4 at x63y-2
00  // 18 bottom_edge_EN5 at x63y-2
00  // 19 bottom_edge_EN0 at x64y-2
00  // 20 bottom_edge_EN1 at x64y-2
00  // 21 bottom_edge_EN2 at x64y-2
00  // 22 bottom_edge_EN3 at x64y-2
00  // 23 bottom_edge_EN4 at x64y-2
00  // 24 bottom_edge_EN5 at x64y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x63y-1 SB_BIG plane 1
12  // 65 x63y-1 SB_BIG plane 1
00  // 66 x63y-1 SB_DRIVE plane 2,1
48  // 67 x63y-1 SB_BIG plane 2
12  // 68 x63y-1 SB_BIG plane 2
48  // 69 x63y-1 SB_BIG plane 3
12  // 70 x63y-1 SB_BIG plane 3
00  // 71 x63y-1 SB_DRIVE plane 4,3
48  // 72 x63y-1 SB_BIG plane 4
12  // 73 x63y-1 SB_BIG plane 4
48  // 74 x63y-1 SB_BIG plane 5
12  // 75 x63y-1 SB_BIG plane 5
00  // 76 x63y-1 SB_DRIVE plane 6,5
48  // 77 x63y-1 SB_BIG plane 6
12  // 78 x63y-1 SB_BIG plane 6
48  // 79 x63y-1 SB_BIG plane 7
12  // 80 x63y-1 SB_BIG plane 7
00  // 81 x63y-1 SB_DRIVE plane 8,7
48  // 82 x63y-1 SB_BIG plane 8
12  // 83 x63y-1 SB_BIG plane 8
48  // 84 x63y-1 SB_BIG plane 9
12  // 85 x63y-1 SB_BIG plane 9
00  // 86 x63y-1 SB_DRIVE plane 10,9
48  // 87 x63y-1 SB_BIG plane 10
12  // 88 x63y-1 SB_BIG plane 10
48  // 89 x63y-1 SB_BIG plane 11
12  // 90 x63y-1 SB_BIG plane 11
00  // 91 x63y-1 SB_DRIVE plane 12,11
48  // 92 x63y-1 SB_BIG plane 12
12  // 93 x63y-1 SB_BIG plane 12
A8  // 94 x64y0 SB_SML plane 1
82  // 95 x64y0 SB_SML plane 2,1
2A  // 96 x64y0 SB_SML plane 2
A8  // 97 x64y0 SB_SML plane 3
82  // 98 x64y0 SB_SML plane 4,3
2A  // 99 x64y0 SB_SML plane 4
A8  // 100 x64y0 SB_SML plane 5
82  // 101 x64y0 SB_SML plane 6,5
2A  // 102 x64y0 SB_SML plane 6
A8  // 103 x64y0 SB_SML plane 7
82  // 104 x64y0 SB_SML plane 8,7
2A  // 105 x64y0 SB_SML plane 8
A8  // 106 x64y0 SB_SML plane 9
82  // 107 x64y0 SB_SML plane 10,9
2A  // 108 x64y0 SB_SML plane 10
A8  // 109 x64y0 SB_SML plane 11
82  // 110 x64y0 SB_SML plane 12,11
2A  // 111 x64y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x65y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1072     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
21 // x_sel: 65
00 // y_sel: -1
35 // -- CRC low byte
C6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 107A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x65y-2
00  // 14 bottom_edge_EN1 at x65y-2
00  // 15 bottom_edge_EN2 at x65y-2
00  // 16 bottom_edge_EN3 at x65y-2
00  // 17 bottom_edge_EN4 at x65y-2
00  // 18 bottom_edge_EN5 at x65y-2
00  // 19 bottom_edge_EN0 at x66y-2
00  // 20 bottom_edge_EN1 at x66y-2
00  // 21 bottom_edge_EN2 at x66y-2
00  // 22 bottom_edge_EN3 at x66y-2
00  // 23 bottom_edge_EN4 at x66y-2
00  // 24 bottom_edge_EN5 at x66y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x66y0 SB_BIG plane 1
12  // 65 x66y0 SB_BIG plane 1
00  // 66 x66y0 SB_DRIVE plane 2,1
48  // 67 x66y0 SB_BIG plane 2
12  // 68 x66y0 SB_BIG plane 2
48  // 69 x66y0 SB_BIG plane 3
12  // 70 x66y0 SB_BIG plane 3
00  // 71 x66y0 SB_DRIVE plane 4,3
48  // 72 x66y0 SB_BIG plane 4
12  // 73 x66y0 SB_BIG plane 4
48  // 74 x66y0 SB_BIG plane 5
12  // 75 x66y0 SB_BIG plane 5
00  // 76 x66y0 SB_DRIVE plane 6,5
48  // 77 x66y0 SB_BIG plane 6
12  // 78 x66y0 SB_BIG plane 6
48  // 79 x66y0 SB_BIG plane 7
12  // 80 x66y0 SB_BIG plane 7
00  // 81 x66y0 SB_DRIVE plane 8,7
48  // 82 x66y0 SB_BIG plane 8
12  // 83 x66y0 SB_BIG plane 8
48  // 84 x66y0 SB_BIG plane 9
12  // 85 x66y0 SB_BIG plane 9
00  // 86 x66y0 SB_DRIVE plane 10,9
48  // 87 x66y0 SB_BIG plane 10
12  // 88 x66y0 SB_BIG plane 10
48  // 89 x66y0 SB_BIG plane 11
12  // 90 x66y0 SB_BIG plane 11
00  // 91 x66y0 SB_DRIVE plane 12,11
48  // 92 x66y0 SB_BIG plane 12
12  // 93 x66y0 SB_BIG plane 12
A8  // 94 x65y-1 SB_SML plane 1
82  // 95 x65y-1 SB_SML plane 2,1
2A  // 96 x65y-1 SB_SML plane 2
A8  // 97 x65y-1 SB_SML plane 3
82  // 98 x65y-1 SB_SML plane 4,3
2A  // 99 x65y-1 SB_SML plane 4
A8  // 100 x65y-1 SB_SML plane 5
82  // 101 x65y-1 SB_SML plane 6,5
2A  // 102 x65y-1 SB_SML plane 6
A8  // 103 x65y-1 SB_SML plane 7
82  // 104 x65y-1 SB_SML plane 8,7
2A  // 105 x65y-1 SB_SML plane 8
A8  // 106 x65y-1 SB_SML plane 9
82  // 107 x65y-1 SB_SML plane 10,9
2A  // 108 x65y-1 SB_SML plane 10
A8  // 109 x65y-1 SB_SML plane 11
82  // 110 x65y-1 SB_SML plane 12,11
2A  // 111 x65y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x67y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 10F0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
22 // x_sel: 67
00 // y_sel: -1
5D // -- CRC low byte
EC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 10F8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x67y-2
00  // 14 bottom_edge_EN1 at x67y-2
00  // 15 bottom_edge_EN2 at x67y-2
00  // 16 bottom_edge_EN3 at x67y-2
00  // 17 bottom_edge_EN4 at x67y-2
00  // 18 bottom_edge_EN5 at x67y-2
00  // 19 bottom_edge_EN0 at x68y-2
00  // 20 bottom_edge_EN1 at x68y-2
00  // 21 bottom_edge_EN2 at x68y-2
00  // 22 bottom_edge_EN3 at x68y-2
00  // 23 bottom_edge_EN4 at x68y-2
00  // 24 bottom_edge_EN5 at x68y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x67y-1 SB_BIG plane 1
12  // 65 x67y-1 SB_BIG plane 1
00  // 66 x67y-1 SB_DRIVE plane 2,1
48  // 67 x67y-1 SB_BIG plane 2
12  // 68 x67y-1 SB_BIG plane 2
48  // 69 x67y-1 SB_BIG plane 3
12  // 70 x67y-1 SB_BIG plane 3
00  // 71 x67y-1 SB_DRIVE plane 4,3
48  // 72 x67y-1 SB_BIG plane 4
12  // 73 x67y-1 SB_BIG plane 4
48  // 74 x67y-1 SB_BIG plane 5
12  // 75 x67y-1 SB_BIG plane 5
00  // 76 x67y-1 SB_DRIVE plane 6,5
48  // 77 x67y-1 SB_BIG plane 6
12  // 78 x67y-1 SB_BIG plane 6
48  // 79 x67y-1 SB_BIG plane 7
12  // 80 x67y-1 SB_BIG plane 7
00  // 81 x67y-1 SB_DRIVE plane 8,7
48  // 82 x67y-1 SB_BIG plane 8
12  // 83 x67y-1 SB_BIG plane 8
48  // 84 x67y-1 SB_BIG plane 9
12  // 85 x67y-1 SB_BIG plane 9
00  // 86 x67y-1 SB_DRIVE plane 10,9
48  // 87 x67y-1 SB_BIG plane 10
12  // 88 x67y-1 SB_BIG plane 10
48  // 89 x67y-1 SB_BIG plane 11
12  // 90 x67y-1 SB_BIG plane 11
00  // 91 x67y-1 SB_DRIVE plane 12,11
48  // 92 x67y-1 SB_BIG plane 12
12  // 93 x67y-1 SB_BIG plane 12
A8  // 94 x68y0 SB_SML plane 1
82  // 95 x68y0 SB_SML plane 2,1
2A  // 96 x68y0 SB_SML plane 2
A8  // 97 x68y0 SB_SML plane 3
82  // 98 x68y0 SB_SML plane 4,3
2A  // 99 x68y0 SB_SML plane 4
A8  // 100 x68y0 SB_SML plane 5
82  // 101 x68y0 SB_SML plane 6,5
2A  // 102 x68y0 SB_SML plane 6
A8  // 103 x68y0 SB_SML plane 7
82  // 104 x68y0 SB_SML plane 8,7
2A  // 105 x68y0 SB_SML plane 8
A8  // 106 x68y0 SB_SML plane 9
82  // 107 x68y0 SB_SML plane 10,9
2A  // 108 x68y0 SB_SML plane 10
A8  // 109 x68y0 SB_SML plane 11
82  // 110 x68y0 SB_SML plane 12,11
2A  // 111 x68y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x69y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 116E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
23 // x_sel: 69
00 // y_sel: -1
85 // -- CRC low byte
F5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1176
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x69y-2
00  // 14 bottom_edge_EN1 at x69y-2
00  // 15 bottom_edge_EN2 at x69y-2
00  // 16 bottom_edge_EN3 at x69y-2
00  // 17 bottom_edge_EN4 at x69y-2
00  // 18 bottom_edge_EN5 at x69y-2
00  // 19 bottom_edge_EN0 at x70y-2
00  // 20 bottom_edge_EN1 at x70y-2
00  // 21 bottom_edge_EN2 at x70y-2
00  // 22 bottom_edge_EN3 at x70y-2
00  // 23 bottom_edge_EN4 at x70y-2
00  // 24 bottom_edge_EN5 at x70y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x70y0 SB_BIG plane 1
12  // 65 x70y0 SB_BIG plane 1
00  // 66 x70y0 SB_DRIVE plane 2,1
48  // 67 x70y0 SB_BIG plane 2
12  // 68 x70y0 SB_BIG plane 2
48  // 69 x70y0 SB_BIG plane 3
12  // 70 x70y0 SB_BIG plane 3
00  // 71 x70y0 SB_DRIVE plane 4,3
48  // 72 x70y0 SB_BIG plane 4
12  // 73 x70y0 SB_BIG plane 4
48  // 74 x70y0 SB_BIG plane 5
12  // 75 x70y0 SB_BIG plane 5
00  // 76 x70y0 SB_DRIVE plane 6,5
48  // 77 x70y0 SB_BIG plane 6
12  // 78 x70y0 SB_BIG plane 6
48  // 79 x70y0 SB_BIG plane 7
12  // 80 x70y0 SB_BIG plane 7
00  // 81 x70y0 SB_DRIVE plane 8,7
48  // 82 x70y0 SB_BIG plane 8
12  // 83 x70y0 SB_BIG plane 8
48  // 84 x70y0 SB_BIG plane 9
12  // 85 x70y0 SB_BIG plane 9
00  // 86 x70y0 SB_DRIVE plane 10,9
48  // 87 x70y0 SB_BIG plane 10
12  // 88 x70y0 SB_BIG plane 10
48  // 89 x70y0 SB_BIG plane 11
12  // 90 x70y0 SB_BIG plane 11
00  // 91 x70y0 SB_DRIVE plane 12,11
48  // 92 x70y0 SB_BIG plane 12
12  // 93 x70y0 SB_BIG plane 12
A8  // 94 x69y-1 SB_SML plane 1
82  // 95 x69y-1 SB_SML plane 2,1
2A  // 96 x69y-1 SB_SML plane 2
A8  // 97 x69y-1 SB_SML plane 3
82  // 98 x69y-1 SB_SML plane 4,3
2A  // 99 x69y-1 SB_SML plane 4
A8  // 100 x69y-1 SB_SML plane 5
82  // 101 x69y-1 SB_SML plane 6,5
2A  // 102 x69y-1 SB_SML plane 6
A8  // 103 x69y-1 SB_SML plane 7
82  // 104 x69y-1 SB_SML plane 8,7
2A  // 105 x69y-1 SB_SML plane 8
A8  // 106 x69y-1 SB_SML plane 9
82  // 107 x69y-1 SB_SML plane 10,9
2A  // 108 x69y-1 SB_SML plane 10
A8  // 109 x69y-1 SB_SML plane 11
82  // 110 x69y-1 SB_SML plane 12,11
2A  // 111 x69y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x71y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 11EC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
24 // x_sel: 71
00 // y_sel: -1
8D // -- CRC low byte
B8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 11F4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x71y-2
00  // 14 bottom_edge_EN1 at x71y-2
00  // 15 bottom_edge_EN2 at x71y-2
00  // 16 bottom_edge_EN3 at x71y-2
00  // 17 bottom_edge_EN4 at x71y-2
00  // 18 bottom_edge_EN5 at x71y-2
00  // 19 bottom_edge_EN0 at x72y-2
00  // 20 bottom_edge_EN1 at x72y-2
00  // 21 bottom_edge_EN2 at x72y-2
00  // 22 bottom_edge_EN3 at x72y-2
00  // 23 bottom_edge_EN4 at x72y-2
00  // 24 bottom_edge_EN5 at x72y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x71y-1 SB_BIG plane 1
12  // 65 x71y-1 SB_BIG plane 1
00  // 66 x71y-1 SB_DRIVE plane 2,1
48  // 67 x71y-1 SB_BIG plane 2
12  // 68 x71y-1 SB_BIG plane 2
48  // 69 x71y-1 SB_BIG plane 3
12  // 70 x71y-1 SB_BIG plane 3
00  // 71 x71y-1 SB_DRIVE plane 4,3
48  // 72 x71y-1 SB_BIG plane 4
12  // 73 x71y-1 SB_BIG plane 4
48  // 74 x71y-1 SB_BIG plane 5
12  // 75 x71y-1 SB_BIG plane 5
00  // 76 x71y-1 SB_DRIVE plane 6,5
48  // 77 x71y-1 SB_BIG plane 6
12  // 78 x71y-1 SB_BIG plane 6
48  // 79 x71y-1 SB_BIG plane 7
12  // 80 x71y-1 SB_BIG plane 7
00  // 81 x71y-1 SB_DRIVE plane 8,7
48  // 82 x71y-1 SB_BIG plane 8
12  // 83 x71y-1 SB_BIG plane 8
48  // 84 x71y-1 SB_BIG plane 9
12  // 85 x71y-1 SB_BIG plane 9
00  // 86 x71y-1 SB_DRIVE plane 10,9
48  // 87 x71y-1 SB_BIG plane 10
12  // 88 x71y-1 SB_BIG plane 10
48  // 89 x71y-1 SB_BIG plane 11
12  // 90 x71y-1 SB_BIG plane 11
00  // 91 x71y-1 SB_DRIVE plane 12,11
48  // 92 x71y-1 SB_BIG plane 12
12  // 93 x71y-1 SB_BIG plane 12
A8  // 94 x72y0 SB_SML plane 1
82  // 95 x72y0 SB_SML plane 2,1
2A  // 96 x72y0 SB_SML plane 2
A8  // 97 x72y0 SB_SML plane 3
82  // 98 x72y0 SB_SML plane 4,3
2A  // 99 x72y0 SB_SML plane 4
A8  // 100 x72y0 SB_SML plane 5
82  // 101 x72y0 SB_SML plane 6,5
2A  // 102 x72y0 SB_SML plane 6
A8  // 103 x72y0 SB_SML plane 7
82  // 104 x72y0 SB_SML plane 8,7
2A  // 105 x72y0 SB_SML plane 8
A8  // 106 x72y0 SB_SML plane 9
82  // 107 x72y0 SB_SML plane 10,9
2A  // 108 x72y0 SB_SML plane 10
A8  // 109 x72y0 SB_SML plane 11
82  // 110 x72y0 SB_SML plane 12,11
2A  // 111 x72y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x73y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 126A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
25 // x_sel: 73
00 // y_sel: -1
55 // -- CRC low byte
A1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1272
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x73y-2
00  // 14 bottom_edge_EN1 at x73y-2
00  // 15 bottom_edge_EN2 at x73y-2
00  // 16 bottom_edge_EN3 at x73y-2
00  // 17 bottom_edge_EN4 at x73y-2
00  // 18 bottom_edge_EN5 at x73y-2
00  // 19 bottom_edge_EN0 at x74y-2
00  // 20 bottom_edge_EN1 at x74y-2
00  // 21 bottom_edge_EN2 at x74y-2
00  // 22 bottom_edge_EN3 at x74y-2
00  // 23 bottom_edge_EN4 at x74y-2
00  // 24 bottom_edge_EN5 at x74y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x74y0 SB_BIG plane 1
12  // 65 x74y0 SB_BIG plane 1
00  // 66 x74y0 SB_DRIVE plane 2,1
48  // 67 x74y0 SB_BIG plane 2
12  // 68 x74y0 SB_BIG plane 2
48  // 69 x74y0 SB_BIG plane 3
12  // 70 x74y0 SB_BIG plane 3
00  // 71 x74y0 SB_DRIVE plane 4,3
48  // 72 x74y0 SB_BIG plane 4
12  // 73 x74y0 SB_BIG plane 4
48  // 74 x74y0 SB_BIG plane 5
12  // 75 x74y0 SB_BIG plane 5
00  // 76 x74y0 SB_DRIVE plane 6,5
48  // 77 x74y0 SB_BIG plane 6
12  // 78 x74y0 SB_BIG plane 6
48  // 79 x74y0 SB_BIG plane 7
12  // 80 x74y0 SB_BIG plane 7
00  // 81 x74y0 SB_DRIVE plane 8,7
48  // 82 x74y0 SB_BIG plane 8
12  // 83 x74y0 SB_BIG plane 8
48  // 84 x74y0 SB_BIG plane 9
12  // 85 x74y0 SB_BIG plane 9
00  // 86 x74y0 SB_DRIVE plane 10,9
48  // 87 x74y0 SB_BIG plane 10
12  // 88 x74y0 SB_BIG plane 10
48  // 89 x74y0 SB_BIG plane 11
12  // 90 x74y0 SB_BIG plane 11
00  // 91 x74y0 SB_DRIVE plane 12,11
48  // 92 x74y0 SB_BIG plane 12
12  // 93 x74y0 SB_BIG plane 12
A8  // 94 x73y-1 SB_SML plane 1
82  // 95 x73y-1 SB_SML plane 2,1
2A  // 96 x73y-1 SB_SML plane 2
A8  // 97 x73y-1 SB_SML plane 3
82  // 98 x73y-1 SB_SML plane 4,3
2A  // 99 x73y-1 SB_SML plane 4
A8  // 100 x73y-1 SB_SML plane 5
82  // 101 x73y-1 SB_SML plane 6,5
2A  // 102 x73y-1 SB_SML plane 6
A8  // 103 x73y-1 SB_SML plane 7
82  // 104 x73y-1 SB_SML plane 8,7
2A  // 105 x73y-1 SB_SML plane 8
A8  // 106 x73y-1 SB_SML plane 9
82  // 107 x73y-1 SB_SML plane 10,9
2A  // 108 x73y-1 SB_SML plane 10
A8  // 109 x73y-1 SB_SML plane 11
82  // 110 x73y-1 SB_SML plane 12,11
2A  // 111 x73y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x75y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 12E8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
26 // x_sel: 75
00 // y_sel: -1
3D // -- CRC low byte
8B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 12F0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x75y-2
00  // 14 bottom_edge_EN1 at x75y-2
00  // 15 bottom_edge_EN2 at x75y-2
00  // 16 bottom_edge_EN3 at x75y-2
00  // 17 bottom_edge_EN4 at x75y-2
00  // 18 bottom_edge_EN5 at x75y-2
00  // 19 bottom_edge_EN0 at x76y-2
00  // 20 bottom_edge_EN1 at x76y-2
00  // 21 bottom_edge_EN2 at x76y-2
00  // 22 bottom_edge_EN3 at x76y-2
00  // 23 bottom_edge_EN4 at x76y-2
00  // 24 bottom_edge_EN5 at x76y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x75y-1 SB_BIG plane 1
12  // 65 x75y-1 SB_BIG plane 1
00  // 66 x75y-1 SB_DRIVE plane 2,1
48  // 67 x75y-1 SB_BIG plane 2
12  // 68 x75y-1 SB_BIG plane 2
48  // 69 x75y-1 SB_BIG plane 3
12  // 70 x75y-1 SB_BIG plane 3
00  // 71 x75y-1 SB_DRIVE plane 4,3
48  // 72 x75y-1 SB_BIG plane 4
12  // 73 x75y-1 SB_BIG plane 4
48  // 74 x75y-1 SB_BIG plane 5
12  // 75 x75y-1 SB_BIG plane 5
00  // 76 x75y-1 SB_DRIVE plane 6,5
48  // 77 x75y-1 SB_BIG plane 6
12  // 78 x75y-1 SB_BIG plane 6
48  // 79 x75y-1 SB_BIG plane 7
12  // 80 x75y-1 SB_BIG plane 7
00  // 81 x75y-1 SB_DRIVE plane 8,7
48  // 82 x75y-1 SB_BIG plane 8
12  // 83 x75y-1 SB_BIG plane 8
48  // 84 x75y-1 SB_BIG plane 9
12  // 85 x75y-1 SB_BIG plane 9
00  // 86 x75y-1 SB_DRIVE plane 10,9
48  // 87 x75y-1 SB_BIG plane 10
12  // 88 x75y-1 SB_BIG plane 10
48  // 89 x75y-1 SB_BIG plane 11
12  // 90 x75y-1 SB_BIG plane 11
00  // 91 x75y-1 SB_DRIVE plane 12,11
48  // 92 x75y-1 SB_BIG plane 12
12  // 93 x75y-1 SB_BIG plane 12
A8  // 94 x76y0 SB_SML plane 1
82  // 95 x76y0 SB_SML plane 2,1
2A  // 96 x76y0 SB_SML plane 2
A8  // 97 x76y0 SB_SML plane 3
82  // 98 x76y0 SB_SML plane 4,3
2A  // 99 x76y0 SB_SML plane 4
A8  // 100 x76y0 SB_SML plane 5
82  // 101 x76y0 SB_SML plane 6,5
2A  // 102 x76y0 SB_SML plane 6
A8  // 103 x76y0 SB_SML plane 7
82  // 104 x76y0 SB_SML plane 8,7
2A  // 105 x76y0 SB_SML plane 8
A8  // 106 x76y0 SB_SML plane 9
82  // 107 x76y0 SB_SML plane 10,9
2A  // 108 x76y0 SB_SML plane 10
A8  // 109 x76y0 SB_SML plane 11
82  // 110 x76y0 SB_SML plane 12,11
2A  // 111 x76y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x77y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1366     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
27 // x_sel: 77
00 // y_sel: -1
E5 // -- CRC low byte
92 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 136E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x77y-2
00  // 14 bottom_edge_EN1 at x77y-2
00  // 15 bottom_edge_EN2 at x77y-2
00  // 16 bottom_edge_EN3 at x77y-2
00  // 17 bottom_edge_EN4 at x77y-2
00  // 18 bottom_edge_EN5 at x77y-2
00  // 19 bottom_edge_EN0 at x78y-2
00  // 20 bottom_edge_EN1 at x78y-2
00  // 21 bottom_edge_EN2 at x78y-2
00  // 22 bottom_edge_EN3 at x78y-2
00  // 23 bottom_edge_EN4 at x78y-2
00  // 24 bottom_edge_EN5 at x78y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x78y0 SB_BIG plane 1
12  // 65 x78y0 SB_BIG plane 1
00  // 66 x78y0 SB_DRIVE plane 2,1
48  // 67 x78y0 SB_BIG plane 2
12  // 68 x78y0 SB_BIG plane 2
48  // 69 x78y0 SB_BIG plane 3
12  // 70 x78y0 SB_BIG plane 3
00  // 71 x78y0 SB_DRIVE plane 4,3
48  // 72 x78y0 SB_BIG plane 4
12  // 73 x78y0 SB_BIG plane 4
48  // 74 x78y0 SB_BIG plane 5
12  // 75 x78y0 SB_BIG plane 5
00  // 76 x78y0 SB_DRIVE plane 6,5
48  // 77 x78y0 SB_BIG plane 6
12  // 78 x78y0 SB_BIG plane 6
48  // 79 x78y0 SB_BIG plane 7
12  // 80 x78y0 SB_BIG plane 7
00  // 81 x78y0 SB_DRIVE plane 8,7
48  // 82 x78y0 SB_BIG plane 8
12  // 83 x78y0 SB_BIG plane 8
48  // 84 x78y0 SB_BIG plane 9
12  // 85 x78y0 SB_BIG plane 9
00  // 86 x78y0 SB_DRIVE plane 10,9
48  // 87 x78y0 SB_BIG plane 10
12  // 88 x78y0 SB_BIG plane 10
48  // 89 x78y0 SB_BIG plane 11
12  // 90 x78y0 SB_BIG plane 11
00  // 91 x78y0 SB_DRIVE plane 12,11
48  // 92 x78y0 SB_BIG plane 12
12  // 93 x78y0 SB_BIG plane 12
A8  // 94 x77y-1 SB_SML plane 1
82  // 95 x77y-1 SB_SML plane 2,1
2A  // 96 x77y-1 SB_SML plane 2
A8  // 97 x77y-1 SB_SML plane 3
82  // 98 x77y-1 SB_SML plane 4,3
2A  // 99 x77y-1 SB_SML plane 4
A8  // 100 x77y-1 SB_SML plane 5
82  // 101 x77y-1 SB_SML plane 6,5
2A  // 102 x77y-1 SB_SML plane 6
A8  // 103 x77y-1 SB_SML plane 7
82  // 104 x77y-1 SB_SML plane 8,7
2A  // 105 x77y-1 SB_SML plane 8
A8  // 106 x77y-1 SB_SML plane 9
82  // 107 x77y-1 SB_SML plane 10,9
2A  // 108 x77y-1 SB_SML plane 10
A8  // 109 x77y-1 SB_SML plane 11
82  // 110 x77y-1 SB_SML plane 12,11
2A  // 111 x77y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x79y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 13E4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
28 // x_sel: 79
00 // y_sel: -1
2D // -- CRC low byte
11 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 13EC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x79y-2
00  // 14 bottom_edge_EN1 at x79y-2
00  // 15 bottom_edge_EN2 at x79y-2
00  // 16 bottom_edge_EN3 at x79y-2
00  // 17 bottom_edge_EN4 at x79y-2
00  // 18 bottom_edge_EN5 at x79y-2
00  // 19 bottom_edge_EN0 at x80y-2
00  // 20 bottom_edge_EN1 at x80y-2
00  // 21 bottom_edge_EN2 at x80y-2
00  // 22 bottom_edge_EN3 at x80y-2
00  // 23 bottom_edge_EN4 at x80y-2
00  // 24 bottom_edge_EN5 at x80y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x79y-1 SB_BIG plane 1
12  // 65 x79y-1 SB_BIG plane 1
00  // 66 x79y-1 SB_DRIVE plane 2,1
48  // 67 x79y-1 SB_BIG plane 2
12  // 68 x79y-1 SB_BIG plane 2
48  // 69 x79y-1 SB_BIG plane 3
12  // 70 x79y-1 SB_BIG plane 3
00  // 71 x79y-1 SB_DRIVE plane 4,3
48  // 72 x79y-1 SB_BIG plane 4
12  // 73 x79y-1 SB_BIG plane 4
48  // 74 x79y-1 SB_BIG plane 5
12  // 75 x79y-1 SB_BIG plane 5
00  // 76 x79y-1 SB_DRIVE plane 6,5
48  // 77 x79y-1 SB_BIG plane 6
12  // 78 x79y-1 SB_BIG plane 6
48  // 79 x79y-1 SB_BIG plane 7
12  // 80 x79y-1 SB_BIG plane 7
00  // 81 x79y-1 SB_DRIVE plane 8,7
48  // 82 x79y-1 SB_BIG plane 8
12  // 83 x79y-1 SB_BIG plane 8
48  // 84 x79y-1 SB_BIG plane 9
12  // 85 x79y-1 SB_BIG plane 9
00  // 86 x79y-1 SB_DRIVE plane 10,9
48  // 87 x79y-1 SB_BIG plane 10
12  // 88 x79y-1 SB_BIG plane 10
48  // 89 x79y-1 SB_BIG plane 11
12  // 90 x79y-1 SB_BIG plane 11
00  // 91 x79y-1 SB_DRIVE plane 12,11
48  // 92 x79y-1 SB_BIG plane 12
12  // 93 x79y-1 SB_BIG plane 12
A8  // 94 x80y0 SB_SML plane 1
82  // 95 x80y0 SB_SML plane 2,1
2A  // 96 x80y0 SB_SML plane 2
A8  // 97 x80y0 SB_SML plane 3
82  // 98 x80y0 SB_SML plane 4,3
2A  // 99 x80y0 SB_SML plane 4
A8  // 100 x80y0 SB_SML plane 5
82  // 101 x80y0 SB_SML plane 6,5
2A  // 102 x80y0 SB_SML plane 6
A8  // 103 x80y0 SB_SML plane 7
82  // 104 x80y0 SB_SML plane 8,7
2A  // 105 x80y0 SB_SML plane 8
A8  // 106 x80y0 SB_SML plane 9
82  // 107 x80y0 SB_SML plane 10,9
2A  // 108 x80y0 SB_SML plane 10
A8  // 109 x80y0 SB_SML plane 11
82  // 110 x80y0 SB_SML plane 12,11
2A  // 111 x80y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x81y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1462     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
29 // x_sel: 81
00 // y_sel: -1
F5 // -- CRC low byte
08 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 146A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x81y-2
00  // 14 bottom_edge_EN1 at x81y-2
00  // 15 bottom_edge_EN2 at x81y-2
00  // 16 bottom_edge_EN3 at x81y-2
00  // 17 bottom_edge_EN4 at x81y-2
00  // 18 bottom_edge_EN5 at x81y-2
00  // 19 bottom_edge_EN0 at x82y-2
00  // 20 bottom_edge_EN1 at x82y-2
00  // 21 bottom_edge_EN2 at x82y-2
00  // 22 bottom_edge_EN3 at x82y-2
00  // 23 bottom_edge_EN4 at x82y-2
00  // 24 bottom_edge_EN5 at x82y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x82y0 SB_BIG plane 1
12  // 65 x82y0 SB_BIG plane 1
00  // 66 x82y0 SB_DRIVE plane 2,1
48  // 67 x82y0 SB_BIG plane 2
12  // 68 x82y0 SB_BIG plane 2
48  // 69 x82y0 SB_BIG plane 3
12  // 70 x82y0 SB_BIG plane 3
00  // 71 x82y0 SB_DRIVE plane 4,3
48  // 72 x82y0 SB_BIG plane 4
12  // 73 x82y0 SB_BIG plane 4
48  // 74 x82y0 SB_BIG plane 5
12  // 75 x82y0 SB_BIG plane 5
00  // 76 x82y0 SB_DRIVE plane 6,5
48  // 77 x82y0 SB_BIG plane 6
12  // 78 x82y0 SB_BIG plane 6
48  // 79 x82y0 SB_BIG plane 7
12  // 80 x82y0 SB_BIG plane 7
00  // 81 x82y0 SB_DRIVE plane 8,7
48  // 82 x82y0 SB_BIG plane 8
12  // 83 x82y0 SB_BIG plane 8
48  // 84 x82y0 SB_BIG plane 9
12  // 85 x82y0 SB_BIG plane 9
00  // 86 x82y0 SB_DRIVE plane 10,9
48  // 87 x82y0 SB_BIG plane 10
12  // 88 x82y0 SB_BIG plane 10
48  // 89 x82y0 SB_BIG plane 11
12  // 90 x82y0 SB_BIG plane 11
00  // 91 x82y0 SB_DRIVE plane 12,11
48  // 92 x82y0 SB_BIG plane 12
12  // 93 x82y0 SB_BIG plane 12
A8  // 94 x81y-1 SB_SML plane 1
82  // 95 x81y-1 SB_SML plane 2,1
2A  // 96 x81y-1 SB_SML plane 2
A8  // 97 x81y-1 SB_SML plane 3
82  // 98 x81y-1 SB_SML plane 4,3
2A  // 99 x81y-1 SB_SML plane 4
A8  // 100 x81y-1 SB_SML plane 5
82  // 101 x81y-1 SB_SML plane 6,5
2A  // 102 x81y-1 SB_SML plane 6
A8  // 103 x81y-1 SB_SML plane 7
82  // 104 x81y-1 SB_SML plane 8,7
2A  // 105 x81y-1 SB_SML plane 8
A8  // 106 x81y-1 SB_SML plane 9
82  // 107 x81y-1 SB_SML plane 10,9
2A  // 108 x81y-1 SB_SML plane 10
A8  // 109 x81y-1 SB_SML plane 11
82  // 110 x81y-1 SB_SML plane 12,11
2A  // 111 x81y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x83y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 14E0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2A // x_sel: 83
00 // y_sel: -1
9D // -- CRC low byte
22 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 14E8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x83y-2
00  // 14 bottom_edge_EN1 at x83y-2
00  // 15 bottom_edge_EN2 at x83y-2
00  // 16 bottom_edge_EN3 at x83y-2
00  // 17 bottom_edge_EN4 at x83y-2
00  // 18 bottom_edge_EN5 at x83y-2
00  // 19 bottom_edge_EN0 at x84y-2
00  // 20 bottom_edge_EN1 at x84y-2
00  // 21 bottom_edge_EN2 at x84y-2
00  // 22 bottom_edge_EN3 at x84y-2
00  // 23 bottom_edge_EN4 at x84y-2
00  // 24 bottom_edge_EN5 at x84y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x83y-1 SB_BIG plane 1
12  // 65 x83y-1 SB_BIG plane 1
00  // 66 x83y-1 SB_DRIVE plane 2,1
48  // 67 x83y-1 SB_BIG plane 2
12  // 68 x83y-1 SB_BIG plane 2
48  // 69 x83y-1 SB_BIG plane 3
12  // 70 x83y-1 SB_BIG plane 3
00  // 71 x83y-1 SB_DRIVE plane 4,3
48  // 72 x83y-1 SB_BIG plane 4
12  // 73 x83y-1 SB_BIG plane 4
48  // 74 x83y-1 SB_BIG plane 5
12  // 75 x83y-1 SB_BIG plane 5
00  // 76 x83y-1 SB_DRIVE plane 6,5
48  // 77 x83y-1 SB_BIG plane 6
12  // 78 x83y-1 SB_BIG plane 6
48  // 79 x83y-1 SB_BIG plane 7
12  // 80 x83y-1 SB_BIG plane 7
00  // 81 x83y-1 SB_DRIVE plane 8,7
48  // 82 x83y-1 SB_BIG plane 8
12  // 83 x83y-1 SB_BIG plane 8
48  // 84 x83y-1 SB_BIG plane 9
12  // 85 x83y-1 SB_BIG plane 9
00  // 86 x83y-1 SB_DRIVE plane 10,9
48  // 87 x83y-1 SB_BIG plane 10
12  // 88 x83y-1 SB_BIG plane 10
48  // 89 x83y-1 SB_BIG plane 11
12  // 90 x83y-1 SB_BIG plane 11
00  // 91 x83y-1 SB_DRIVE plane 12,11
48  // 92 x83y-1 SB_BIG plane 12
12  // 93 x83y-1 SB_BIG plane 12
A8  // 94 x84y0 SB_SML plane 1
82  // 95 x84y0 SB_SML plane 2,1
2A  // 96 x84y0 SB_SML plane 2
A8  // 97 x84y0 SB_SML plane 3
82  // 98 x84y0 SB_SML plane 4,3
2A  // 99 x84y0 SB_SML plane 4
A8  // 100 x84y0 SB_SML plane 5
82  // 101 x84y0 SB_SML plane 6,5
2A  // 102 x84y0 SB_SML plane 6
A8  // 103 x84y0 SB_SML plane 7
82  // 104 x84y0 SB_SML plane 8,7
2A  // 105 x84y0 SB_SML plane 8
A8  // 106 x84y0 SB_SML plane 9
82  // 107 x84y0 SB_SML plane 10,9
2A  // 108 x84y0 SB_SML plane 10
A8  // 109 x84y0 SB_SML plane 11
82  // 110 x84y0 SB_SML plane 12,11
2A  // 111 x84y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x85y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 155E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2B // x_sel: 85
00 // y_sel: -1
45 // -- CRC low byte
3B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1566
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x85y-2
00  // 14 bottom_edge_EN1 at x85y-2
00  // 15 bottom_edge_EN2 at x85y-2
00  // 16 bottom_edge_EN3 at x85y-2
00  // 17 bottom_edge_EN4 at x85y-2
00  // 18 bottom_edge_EN5 at x85y-2
00  // 19 bottom_edge_EN0 at x86y-2
00  // 20 bottom_edge_EN1 at x86y-2
00  // 21 bottom_edge_EN2 at x86y-2
00  // 22 bottom_edge_EN3 at x86y-2
00  // 23 bottom_edge_EN4 at x86y-2
00  // 24 bottom_edge_EN5 at x86y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x86y0 SB_BIG plane 1
12  // 65 x86y0 SB_BIG plane 1
00  // 66 x86y0 SB_DRIVE plane 2,1
48  // 67 x86y0 SB_BIG plane 2
12  // 68 x86y0 SB_BIG plane 2
48  // 69 x86y0 SB_BIG plane 3
12  // 70 x86y0 SB_BIG plane 3
00  // 71 x86y0 SB_DRIVE plane 4,3
48  // 72 x86y0 SB_BIG plane 4
12  // 73 x86y0 SB_BIG plane 4
48  // 74 x86y0 SB_BIG plane 5
12  // 75 x86y0 SB_BIG plane 5
00  // 76 x86y0 SB_DRIVE plane 6,5
48  // 77 x86y0 SB_BIG plane 6
12  // 78 x86y0 SB_BIG plane 6
48  // 79 x86y0 SB_BIG plane 7
12  // 80 x86y0 SB_BIG plane 7
00  // 81 x86y0 SB_DRIVE plane 8,7
48  // 82 x86y0 SB_BIG plane 8
12  // 83 x86y0 SB_BIG plane 8
48  // 84 x86y0 SB_BIG plane 9
12  // 85 x86y0 SB_BIG plane 9
00  // 86 x86y0 SB_DRIVE plane 10,9
48  // 87 x86y0 SB_BIG plane 10
12  // 88 x86y0 SB_BIG plane 10
48  // 89 x86y0 SB_BIG plane 11
12  // 90 x86y0 SB_BIG plane 11
00  // 91 x86y0 SB_DRIVE plane 12,11
48  // 92 x86y0 SB_BIG plane 12
12  // 93 x86y0 SB_BIG plane 12
A8  // 94 x85y-1 SB_SML plane 1
82  // 95 x85y-1 SB_SML plane 2,1
2A  // 96 x85y-1 SB_SML plane 2
A8  // 97 x85y-1 SB_SML plane 3
82  // 98 x85y-1 SB_SML plane 4,3
2A  // 99 x85y-1 SB_SML plane 4
A8  // 100 x85y-1 SB_SML plane 5
82  // 101 x85y-1 SB_SML plane 6,5
2A  // 102 x85y-1 SB_SML plane 6
A8  // 103 x85y-1 SB_SML plane 7
82  // 104 x85y-1 SB_SML plane 8,7
2A  // 105 x85y-1 SB_SML plane 8
A8  // 106 x85y-1 SB_SML plane 9
82  // 107 x85y-1 SB_SML plane 10,9
2A  // 108 x85y-1 SB_SML plane 10
A8  // 109 x85y-1 SB_SML plane 11
82  // 110 x85y-1 SB_SML plane 12,11
2A  // 111 x85y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x87y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 15DC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2C // x_sel: 87
00 // y_sel: -1
4D // -- CRC low byte
76 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 15E4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x87y-2
00  // 14 bottom_edge_EN1 at x87y-2
00  // 15 bottom_edge_EN2 at x87y-2
00  // 16 bottom_edge_EN3 at x87y-2
00  // 17 bottom_edge_EN4 at x87y-2
00  // 18 bottom_edge_EN5 at x87y-2
00  // 19 bottom_edge_EN0 at x88y-2
00  // 20 bottom_edge_EN1 at x88y-2
00  // 21 bottom_edge_EN2 at x88y-2
00  // 22 bottom_edge_EN3 at x88y-2
00  // 23 bottom_edge_EN4 at x88y-2
00  // 24 bottom_edge_EN5 at x88y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x87y-1 SB_BIG plane 1
12  // 65 x87y-1 SB_BIG plane 1
00  // 66 x87y-1 SB_DRIVE plane 2,1
48  // 67 x87y-1 SB_BIG plane 2
12  // 68 x87y-1 SB_BIG plane 2
48  // 69 x87y-1 SB_BIG plane 3
12  // 70 x87y-1 SB_BIG plane 3
00  // 71 x87y-1 SB_DRIVE plane 4,3
48  // 72 x87y-1 SB_BIG plane 4
12  // 73 x87y-1 SB_BIG plane 4
48  // 74 x87y-1 SB_BIG plane 5
12  // 75 x87y-1 SB_BIG plane 5
00  // 76 x87y-1 SB_DRIVE plane 6,5
48  // 77 x87y-1 SB_BIG plane 6
12  // 78 x87y-1 SB_BIG plane 6
48  // 79 x87y-1 SB_BIG plane 7
12  // 80 x87y-1 SB_BIG plane 7
00  // 81 x87y-1 SB_DRIVE plane 8,7
48  // 82 x87y-1 SB_BIG plane 8
12  // 83 x87y-1 SB_BIG plane 8
48  // 84 x87y-1 SB_BIG plane 9
12  // 85 x87y-1 SB_BIG plane 9
00  // 86 x87y-1 SB_DRIVE plane 10,9
48  // 87 x87y-1 SB_BIG plane 10
12  // 88 x87y-1 SB_BIG plane 10
48  // 89 x87y-1 SB_BIG plane 11
12  // 90 x87y-1 SB_BIG plane 11
00  // 91 x87y-1 SB_DRIVE plane 12,11
48  // 92 x87y-1 SB_BIG plane 12
12  // 93 x87y-1 SB_BIG plane 12
A8  // 94 x88y0 SB_SML plane 1
82  // 95 x88y0 SB_SML plane 2,1
2A  // 96 x88y0 SB_SML plane 2
A8  // 97 x88y0 SB_SML plane 3
82  // 98 x88y0 SB_SML plane 4,3
2A  // 99 x88y0 SB_SML plane 4
A8  // 100 x88y0 SB_SML plane 5
82  // 101 x88y0 SB_SML plane 6,5
2A  // 102 x88y0 SB_SML plane 6
A8  // 103 x88y0 SB_SML plane 7
82  // 104 x88y0 SB_SML plane 8,7
2A  // 105 x88y0 SB_SML plane 8
A8  // 106 x88y0 SB_SML plane 9
82  // 107 x88y0 SB_SML plane 10,9
2A  // 108 x88y0 SB_SML plane 10
A8  // 109 x88y0 SB_SML plane 11
82  // 110 x88y0 SB_SML plane 12,11
2A  // 111 x88y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x89y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 165A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
00 // y_sel: -1
95 // -- CRC low byte
6F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1662
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x89y-2
00  // 14 bottom_edge_EN1 at x89y-2
00  // 15 bottom_edge_EN2 at x89y-2
00  // 16 bottom_edge_EN3 at x89y-2
00  // 17 bottom_edge_EN4 at x89y-2
00  // 18 bottom_edge_EN5 at x89y-2
00  // 19 bottom_edge_EN0 at x90y-2
00  // 20 bottom_edge_EN1 at x90y-2
00  // 21 bottom_edge_EN2 at x90y-2
00  // 22 bottom_edge_EN3 at x90y-2
00  // 23 bottom_edge_EN4 at x90y-2
00  // 24 bottom_edge_EN5 at x90y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
C8  // 64 x90y0 SB_BIG plane 1
13  // 65 x90y0 SB_BIG plane 1
02  // 66 x90y0 SB_DRIVE plane 2,1
48  // 67 x90y0 SB_BIG plane 2
12  // 68 x90y0 SB_BIG plane 2
48  // 69 x90y0 SB_BIG plane 3
12  // 70 x90y0 SB_BIG plane 3
00  // 71 x90y0 SB_DRIVE plane 4,3
48  // 72 x90y0 SB_BIG plane 4
12  // 73 x90y0 SB_BIG plane 4
48  // 74 x90y0 SB_BIG plane 5
12  // 75 x90y0 SB_BIG plane 5
00  // 76 x90y0 SB_DRIVE plane 6,5
48  // 77 x90y0 SB_BIG plane 6
12  // 78 x90y0 SB_BIG plane 6
48  // 79 x90y0 SB_BIG plane 7
12  // 80 x90y0 SB_BIG plane 7
00  // 81 x90y0 SB_DRIVE plane 8,7
48  // 82 x90y0 SB_BIG plane 8
12  // 83 x90y0 SB_BIG plane 8
C8  // 84 x90y0 SB_BIG plane 9
13  // 85 x90y0 SB_BIG plane 9
02  // 86 x90y0 SB_DRIVE plane 10,9
48  // 87 x90y0 SB_BIG plane 10
12  // 88 x90y0 SB_BIG plane 10
48  // 89 x90y0 SB_BIG plane 11
12  // 90 x90y0 SB_BIG plane 11
00  // 91 x90y0 SB_DRIVE plane 12,11
48  // 92 x90y0 SB_BIG plane 12
12  // 93 x90y0 SB_BIG plane 12
A8  // 94 x89y-1 SB_SML plane 1
82  // 95 x89y-1 SB_SML plane 2,1
2A  // 96 x89y-1 SB_SML plane 2
A8  // 97 x89y-1 SB_SML plane 3
82  // 98 x89y-1 SB_SML plane 4,3
2A  // 99 x89y-1 SB_SML plane 4
A8  // 100 x89y-1 SB_SML plane 5
82  // 101 x89y-1 SB_SML plane 6,5
2A  // 102 x89y-1 SB_SML plane 6
A8  // 103 x89y-1 SB_SML plane 7
82  // 104 x89y-1 SB_SML plane 8,7
2A  // 105 x89y-1 SB_SML plane 8
A8  // 106 x89y-1 SB_SML plane 9
82  // 107 x89y-1 SB_SML plane 10,9
2A  // 108 x89y-1 SB_SML plane 10
A8  // 109 x89y-1 SB_SML plane 11
82  // 110 x89y-1 SB_SML plane 12,11
2A  // 111 x89y-1 SB_SML plane 12
F2 // -- CRC low byte
A4 // -- CRC high byte


// Config Latches on x91y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 16D8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
00 // y_sel: -1
FD // -- CRC low byte
45 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 16E0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x91y-2
00  // 14 bottom_edge_EN1 at x91y-2
00  // 15 bottom_edge_EN2 at x91y-2
00  // 16 bottom_edge_EN3 at x91y-2
00  // 17 bottom_edge_EN4 at x91y-2
00  // 18 bottom_edge_EN5 at x91y-2
00  // 19 bottom_edge_EN0 at x92y-2
00  // 20 bottom_edge_EN1 at x92y-2
00  // 21 bottom_edge_EN2 at x92y-2
00  // 22 bottom_edge_EN3 at x92y-2
00  // 23 bottom_edge_EN4 at x92y-2
00  // 24 bottom_edge_EN5 at x92y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x91y-1 SB_BIG plane 1
12  // 65 x91y-1 SB_BIG plane 1
00  // 66 x91y-1 SB_DRIVE plane 2,1
48  // 67 x91y-1 SB_BIG plane 2
12  // 68 x91y-1 SB_BIG plane 2
48  // 69 x91y-1 SB_BIG plane 3
12  // 70 x91y-1 SB_BIG plane 3
00  // 71 x91y-1 SB_DRIVE plane 4,3
48  // 72 x91y-1 SB_BIG plane 4
12  // 73 x91y-1 SB_BIG plane 4
48  // 74 x91y-1 SB_BIG plane 5
12  // 75 x91y-1 SB_BIG plane 5
00  // 76 x91y-1 SB_DRIVE plane 6,5
48  // 77 x91y-1 SB_BIG plane 6
12  // 78 x91y-1 SB_BIG plane 6
48  // 79 x91y-1 SB_BIG plane 7
12  // 80 x91y-1 SB_BIG plane 7
00  // 81 x91y-1 SB_DRIVE plane 8,7
48  // 82 x91y-1 SB_BIG plane 8
12  // 83 x91y-1 SB_BIG plane 8
C8  // 84 x91y-1 SB_BIG plane 9
13  // 85 x91y-1 SB_BIG plane 9
02  // 86 x91y-1 SB_DRIVE plane 10,9
48  // 87 x91y-1 SB_BIG plane 10
12  // 88 x91y-1 SB_BIG plane 10
48  // 89 x91y-1 SB_BIG plane 11
12  // 90 x91y-1 SB_BIG plane 11
00  // 91 x91y-1 SB_DRIVE plane 12,11
48  // 92 x91y-1 SB_BIG plane 12
12  // 93 x91y-1 SB_BIG plane 12
A8  // 94 x92y0 SB_SML plane 1
82  // 95 x92y0 SB_SML plane 2,1
2A  // 96 x92y0 SB_SML plane 2
A8  // 97 x92y0 SB_SML plane 3
82  // 98 x92y0 SB_SML plane 4,3
2A  // 99 x92y0 SB_SML plane 4
A8  // 100 x92y0 SB_SML plane 5
82  // 101 x92y0 SB_SML plane 6,5
2A  // 102 x92y0 SB_SML plane 6
A8  // 103 x92y0 SB_SML plane 7
82  // 104 x92y0 SB_SML plane 8,7
2A  // 105 x92y0 SB_SML plane 8
A8  // 106 x92y0 SB_SML plane 9
82  // 107 x92y0 SB_SML plane 10,9
2A  // 108 x92y0 SB_SML plane 10
A8  // 109 x92y0 SB_SML plane 11
82  // 110 x92y0 SB_SML plane 12,11
2A  // 111 x92y0 SB_SML plane 12
C7 // -- CRC low byte
33 // -- CRC high byte


// Config Latches on x93y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1756     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
00 // y_sel: -1
25 // -- CRC low byte
5C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 175E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x93y-2
00  // 14 bottom_edge_EN1 at x93y-2
00  // 15 bottom_edge_EN2 at x93y-2
00  // 16 bottom_edge_EN3 at x93y-2
00  // 17 bottom_edge_EN4 at x93y-2
00  // 18 bottom_edge_EN5 at x93y-2
00  // 19 bottom_edge_EN0 at x94y-2
00  // 20 bottom_edge_EN1 at x94y-2
00  // 21 bottom_edge_EN2 at x94y-2
00  // 22 bottom_edge_EN3 at x94y-2
00  // 23 bottom_edge_EN4 at x94y-2
00  // 24 bottom_edge_EN5 at x94y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x94y0 SB_BIG plane 1
12  // 65 x94y0 SB_BIG plane 1
00  // 66 x94y0 SB_DRIVE plane 2,1
48  // 67 x94y0 SB_BIG plane 2
12  // 68 x94y0 SB_BIG plane 2
48  // 69 x94y0 SB_BIG plane 3
12  // 70 x94y0 SB_BIG plane 3
00  // 71 x94y0 SB_DRIVE plane 4,3
48  // 72 x94y0 SB_BIG plane 4
12  // 73 x94y0 SB_BIG plane 4
48  // 74 x94y0 SB_BIG plane 5
12  // 75 x94y0 SB_BIG plane 5
00  // 76 x94y0 SB_DRIVE plane 6,5
48  // 77 x94y0 SB_BIG plane 6
12  // 78 x94y0 SB_BIG plane 6
48  // 79 x94y0 SB_BIG plane 7
12  // 80 x94y0 SB_BIG plane 7
00  // 81 x94y0 SB_DRIVE plane 8,7
48  // 82 x94y0 SB_BIG plane 8
12  // 83 x94y0 SB_BIG plane 8
48  // 84 x94y0 SB_BIG plane 9
12  // 85 x94y0 SB_BIG plane 9
00  // 86 x94y0 SB_DRIVE plane 10,9
48  // 87 x94y0 SB_BIG plane 10
12  // 88 x94y0 SB_BIG plane 10
48  // 89 x94y0 SB_BIG plane 11
12  // 90 x94y0 SB_BIG plane 11
00  // 91 x94y0 SB_DRIVE plane 12,11
48  // 92 x94y0 SB_BIG plane 12
12  // 93 x94y0 SB_BIG plane 12
A8  // 94 x93y-1 SB_SML plane 1
82  // 95 x93y-1 SB_SML plane 2,1
2A  // 96 x93y-1 SB_SML plane 2
A8  // 97 x93y-1 SB_SML plane 3
82  // 98 x93y-1 SB_SML plane 4,3
2A  // 99 x93y-1 SB_SML plane 4
A8  // 100 x93y-1 SB_SML plane 5
82  // 101 x93y-1 SB_SML plane 6,5
2A  // 102 x93y-1 SB_SML plane 6
A8  // 103 x93y-1 SB_SML plane 7
82  // 104 x93y-1 SB_SML plane 8,7
2A  // 105 x93y-1 SB_SML plane 8
A8  // 106 x93y-1 SB_SML plane 9
82  // 107 x93y-1 SB_SML plane 10,9
2A  // 108 x93y-1 SB_SML plane 10
A8  // 109 x93y-1 SB_SML plane 11
82  // 110 x93y-1 SB_SML plane 12,11
2A  // 111 x93y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x95y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 17D4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
00 // y_sel: -1
7C // -- CRC low byte
4A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 17DC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x95y-2
00  // 14 bottom_edge_EN1 at x95y-2
00  // 15 bottom_edge_EN2 at x95y-2
00  // 16 bottom_edge_EN3 at x95y-2
00  // 17 bottom_edge_EN4 at x95y-2
00  // 18 bottom_edge_EN5 at x95y-2
00  // 19 bottom_edge_EN0 at x96y-2
00  // 20 bottom_edge_EN1 at x96y-2
00  // 21 bottom_edge_EN2 at x96y-2
00  // 22 bottom_edge_EN3 at x96y-2
00  // 23 bottom_edge_EN4 at x96y-2
00  // 24 bottom_edge_EN5 at x96y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x95y-1 SB_BIG plane 1
12  // 65 x95y-1 SB_BIG plane 1
20  // 66 x95y-1 SB_DRIVE plane 2,1
52  // 67 x95y-1 SB_BIG plane 2
2C  // 68 x95y-1 SB_BIG plane 2
52  // 69 x95y-1 SB_BIG plane 3
2E  // 70 x95y-1 SB_BIG plane 3
02  // 71 x95y-1 SB_DRIVE plane 4,3
48  // 72 x95y-1 SB_BIG plane 4
12  // 73 x95y-1 SB_BIG plane 4
48  // 74 x95y-1 SB_BIG plane 5
12  // 75 x95y-1 SB_BIG plane 5
20  // 76 x95y-1 SB_DRIVE plane 6,5
52  // 77 x95y-1 SB_BIG plane 6
2A  // 78 x95y-1 SB_BIG plane 6
48  // 79 x95y-1 SB_BIG plane 7
12  // 80 x95y-1 SB_BIG plane 7
00  // 81 x95y-1 SB_DRIVE plane 8,7
48  // 82 x95y-1 SB_BIG plane 8
12  // 83 x95y-1 SB_BIG plane 8
C8  // 84 x95y-1 SB_BIG plane 9
13  // 85 x95y-1 SB_BIG plane 9
02  // 86 x95y-1 SB_DRIVE plane 10,9
48  // 87 x95y-1 SB_BIG plane 10
12  // 88 x95y-1 SB_BIG plane 10
48  // 89 x95y-1 SB_BIG plane 11
12  // 90 x95y-1 SB_BIG plane 11
00  // 91 x95y-1 SB_DRIVE plane 12,11
48  // 92 x95y-1 SB_BIG plane 12
12  // 93 x95y-1 SB_BIG plane 12
A8  // 94 x96y0 SB_SML plane 1
82  // 95 x96y0 SB_SML plane 2,1
2A  // 96 x96y0 SB_SML plane 2
A8  // 97 x96y0 SB_SML plane 3
82  // 98 x96y0 SB_SML plane 4,3
2A  // 99 x96y0 SB_SML plane 4
A8  // 100 x96y0 SB_SML plane 5
82  // 101 x96y0 SB_SML plane 6,5
2A  // 102 x96y0 SB_SML plane 6
A8  // 103 x96y0 SB_SML plane 7
82  // 104 x96y0 SB_SML plane 8,7
2A  // 105 x96y0 SB_SML plane 8
A8  // 106 x96y0 SB_SML plane 9
82  // 107 x96y0 SB_SML plane 10,9
2A  // 108 x96y0 SB_SML plane 10
A8  // 109 x96y0 SB_SML plane 11
82  // 110 x96y0 SB_SML plane 12,11
2A  // 111 x96y0 SB_SML plane 12
3E // -- CRC low byte
27 // -- CRC high byte


// Config Latches on x97y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1852     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
00 // y_sel: -1
A4 // -- CRC low byte
53 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 185A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x97y-2
00  // 14 bottom_edge_EN1 at x97y-2
00  // 15 bottom_edge_EN2 at x97y-2
00  // 16 bottom_edge_EN3 at x97y-2
00  // 17 bottom_edge_EN4 at x97y-2
00  // 18 bottom_edge_EN5 at x97y-2
00  // 19 bottom_edge_EN0 at x98y-2
00  // 20 bottom_edge_EN1 at x98y-2
00  // 21 bottom_edge_EN2 at x98y-2
00  // 22 bottom_edge_EN3 at x98y-2
00  // 23 bottom_edge_EN4 at x98y-2
00  // 24 bottom_edge_EN5 at x98y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x98y0 SB_BIG plane 1
12  // 65 x98y0 SB_BIG plane 1
00  // 66 x98y0 SB_DRIVE plane 2,1
48  // 67 x98y0 SB_BIG plane 2
12  // 68 x98y0 SB_BIG plane 2
48  // 69 x98y0 SB_BIG plane 3
12  // 70 x98y0 SB_BIG plane 3
00  // 71 x98y0 SB_DRIVE plane 4,3
48  // 72 x98y0 SB_BIG plane 4
12  // 73 x98y0 SB_BIG plane 4
48  // 74 x98y0 SB_BIG plane 5
12  // 75 x98y0 SB_BIG plane 5
00  // 76 x98y0 SB_DRIVE plane 6,5
48  // 77 x98y0 SB_BIG plane 6
12  // 78 x98y0 SB_BIG plane 6
48  // 79 x98y0 SB_BIG plane 7
12  // 80 x98y0 SB_BIG plane 7
00  // 81 x98y0 SB_DRIVE plane 8,7
48  // 82 x98y0 SB_BIG plane 8
12  // 83 x98y0 SB_BIG plane 8
C8  // 84 x98y0 SB_BIG plane 9
13  // 85 x98y0 SB_BIG plane 9
02  // 86 x98y0 SB_DRIVE plane 10,9
48  // 87 x98y0 SB_BIG plane 10
12  // 88 x98y0 SB_BIG plane 10
48  // 89 x98y0 SB_BIG plane 11
12  // 90 x98y0 SB_BIG plane 11
00  // 91 x98y0 SB_DRIVE plane 12,11
48  // 92 x98y0 SB_BIG plane 12
12  // 93 x98y0 SB_BIG plane 12
A8  // 94 x97y-1 SB_SML plane 1
82  // 95 x97y-1 SB_SML plane 2,1
2A  // 96 x97y-1 SB_SML plane 2
A8  // 97 x97y-1 SB_SML plane 3
82  // 98 x97y-1 SB_SML plane 4,3
2A  // 99 x97y-1 SB_SML plane 4
A8  // 100 x97y-1 SB_SML plane 5
82  // 101 x97y-1 SB_SML plane 6,5
2A  // 102 x97y-1 SB_SML plane 6
A8  // 103 x97y-1 SB_SML plane 7
82  // 104 x97y-1 SB_SML plane 8,7
2A  // 105 x97y-1 SB_SML plane 8
A8  // 106 x97y-1 SB_SML plane 9
82  // 107 x97y-1 SB_SML plane 10,9
2A  // 108 x97y-1 SB_SML plane 10
A8  // 109 x97y-1 SB_SML plane 11
82  // 110 x97y-1 SB_SML plane 12,11
2A  // 111 x97y-1 SB_SML plane 12
C7 // -- CRC low byte
33 // -- CRC high byte


// Config Latches on x99y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 18D0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
00 // y_sel: -1
CC // -- CRC low byte
79 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 18D8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x99y-2
00  // 14 bottom_edge_EN1 at x99y-2
00  // 15 bottom_edge_EN2 at x99y-2
00  // 16 bottom_edge_EN3 at x99y-2
00  // 17 bottom_edge_EN4 at x99y-2
00  // 18 bottom_edge_EN5 at x99y-2
00  // 19 bottom_edge_EN0 at x100y-2
00  // 20 bottom_edge_EN1 at x100y-2
00  // 21 bottom_edge_EN2 at x100y-2
00  // 22 bottom_edge_EN3 at x100y-2
00  // 23 bottom_edge_EN4 at x100y-2
00  // 24 bottom_edge_EN5 at x100y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x99y-1 SB_BIG plane 1
12  // 65 x99y-1 SB_BIG plane 1
20  // 66 x99y-1 SB_DRIVE plane 2,1
52  // 67 x99y-1 SB_BIG plane 2
2C  // 68 x99y-1 SB_BIG plane 2
48  // 69 x99y-1 SB_BIG plane 3
12  // 70 x99y-1 SB_BIG plane 3
00  // 71 x99y-1 SB_DRIVE plane 4,3
48  // 72 x99y-1 SB_BIG plane 4
12  // 73 x99y-1 SB_BIG plane 4
48  // 74 x99y-1 SB_BIG plane 5
12  // 75 x99y-1 SB_BIG plane 5
00  // 76 x99y-1 SB_DRIVE plane 6,5
48  // 77 x99y-1 SB_BIG plane 6
12  // 78 x99y-1 SB_BIG plane 6
48  // 79 x99y-1 SB_BIG plane 7
12  // 80 x99y-1 SB_BIG plane 7
20  // 81 x99y-1 SB_DRIVE plane 8,7
52  // 82 x99y-1 SB_BIG plane 8
2A  // 83 x99y-1 SB_BIG plane 8
48  // 84 x99y-1 SB_BIG plane 9
12  // 85 x99y-1 SB_BIG plane 9
00  // 86 x99y-1 SB_DRIVE plane 10,9
48  // 87 x99y-1 SB_BIG plane 10
12  // 88 x99y-1 SB_BIG plane 10
48  // 89 x99y-1 SB_BIG plane 11
12  // 90 x99y-1 SB_BIG plane 11
00  // 91 x99y-1 SB_DRIVE plane 12,11
48  // 92 x99y-1 SB_BIG plane 12
12  // 93 x99y-1 SB_BIG plane 12
A8  // 94 x100y0 SB_SML plane 1
82  // 95 x100y0 SB_SML plane 2,1
2A  // 96 x100y0 SB_SML plane 2
A8  // 97 x100y0 SB_SML plane 3
82  // 98 x100y0 SB_SML plane 4,3
2A  // 99 x100y0 SB_SML plane 4
A8  // 100 x100y0 SB_SML plane 5
82  // 101 x100y0 SB_SML plane 6,5
2A  // 102 x100y0 SB_SML plane 6
A8  // 103 x100y0 SB_SML plane 7
82  // 104 x100y0 SB_SML plane 8,7
2A  // 105 x100y0 SB_SML plane 8
A8  // 106 x100y0 SB_SML plane 9
82  // 107 x100y0 SB_SML plane 10,9
2A  // 108 x100y0 SB_SML plane 10
A8  // 109 x100y0 SB_SML plane 11
82  // 110 x100y0 SB_SML plane 12,11
2A  // 111 x100y0 SB_SML plane 12
88 // -- CRC low byte
14 // -- CRC high byte


// Config Latches on x101y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 194E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
00 // y_sel: -1
14 // -- CRC low byte
60 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1956
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x101y-2
00  // 14 bottom_edge_EN1 at x101y-2
00  // 15 bottom_edge_EN2 at x101y-2
00  // 16 bottom_edge_EN3 at x101y-2
00  // 17 bottom_edge_EN4 at x101y-2
00  // 18 bottom_edge_EN5 at x101y-2
00  // 19 bottom_edge_EN0 at x102y-2
00  // 20 bottom_edge_EN1 at x102y-2
00  // 21 bottom_edge_EN2 at x102y-2
00  // 22 bottom_edge_EN3 at x102y-2
00  // 23 bottom_edge_EN4 at x102y-2
00  // 24 bottom_edge_EN5 at x102y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x102y0 SB_BIG plane 1
12  // 65 x102y0 SB_BIG plane 1
00  // 66 x102y0 SB_DRIVE plane 2,1
48  // 67 x102y0 SB_BIG plane 2
12  // 68 x102y0 SB_BIG plane 2
48  // 69 x102y0 SB_BIG plane 3
12  // 70 x102y0 SB_BIG plane 3
00  // 71 x102y0 SB_DRIVE plane 4,3
48  // 72 x102y0 SB_BIG plane 4
12  // 73 x102y0 SB_BIG plane 4
48  // 74 x102y0 SB_BIG plane 5
12  // 75 x102y0 SB_BIG plane 5
00  // 76 x102y0 SB_DRIVE plane 6,5
48  // 77 x102y0 SB_BIG plane 6
12  // 78 x102y0 SB_BIG plane 6
48  // 79 x102y0 SB_BIG plane 7
12  // 80 x102y0 SB_BIG plane 7
00  // 81 x102y0 SB_DRIVE plane 8,7
48  // 82 x102y0 SB_BIG plane 8
12  // 83 x102y0 SB_BIG plane 8
48  // 84 x102y0 SB_BIG plane 9
12  // 85 x102y0 SB_BIG plane 9
00  // 86 x102y0 SB_DRIVE plane 10,9
48  // 87 x102y0 SB_BIG plane 10
12  // 88 x102y0 SB_BIG plane 10
48  // 89 x102y0 SB_BIG plane 11
12  // 90 x102y0 SB_BIG plane 11
00  // 91 x102y0 SB_DRIVE plane 12,11
48  // 92 x102y0 SB_BIG plane 12
12  // 93 x102y0 SB_BIG plane 12
A8  // 94 x101y-1 SB_SML plane 1
82  // 95 x101y-1 SB_SML plane 2,1
2A  // 96 x101y-1 SB_SML plane 2
A8  // 97 x101y-1 SB_SML plane 3
82  // 98 x101y-1 SB_SML plane 4,3
2A  // 99 x101y-1 SB_SML plane 4
A8  // 100 x101y-1 SB_SML plane 5
82  // 101 x101y-1 SB_SML plane 6,5
2A  // 102 x101y-1 SB_SML plane 6
A8  // 103 x101y-1 SB_SML plane 7
82  // 104 x101y-1 SB_SML plane 8,7
2A  // 105 x101y-1 SB_SML plane 8
A8  // 106 x101y-1 SB_SML plane 9
82  // 107 x101y-1 SB_SML plane 10,9
2A  // 108 x101y-1 SB_SML plane 10
A8  // 109 x101y-1 SB_SML plane 11
82  // 110 x101y-1 SB_SML plane 12,11
2A  // 111 x101y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x103y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 19CC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
00 // y_sel: -1
1C // -- CRC low byte
2D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 19D4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x103y-2
00  // 14 bottom_edge_EN1 at x103y-2
00  // 15 bottom_edge_EN2 at x103y-2
00  // 16 bottom_edge_EN3 at x103y-2
00  // 17 bottom_edge_EN4 at x103y-2
00  // 18 bottom_edge_EN5 at x103y-2
00  // 19 bottom_edge_EN0 at x104y-2
00  // 20 bottom_edge_EN1 at x104y-2
00  // 21 bottom_edge_EN2 at x104y-2
00  // 22 bottom_edge_EN3 at x104y-2
00  // 23 bottom_edge_EN4 at x104y-2
00  // 24 bottom_edge_EN5 at x104y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x103y-1 SB_BIG plane 1
12  // 65 x103y-1 SB_BIG plane 1
20  // 66 x103y-1 SB_DRIVE plane 2,1
52  // 67 x103y-1 SB_BIG plane 2
2A  // 68 x103y-1 SB_BIG plane 2
48  // 69 x103y-1 SB_BIG plane 3
12  // 70 x103y-1 SB_BIG plane 3
00  // 71 x103y-1 SB_DRIVE plane 4,3
48  // 72 x103y-1 SB_BIG plane 4
12  // 73 x103y-1 SB_BIG plane 4
48  // 74 x103y-1 SB_BIG plane 5
12  // 75 x103y-1 SB_BIG plane 5
00  // 76 x103y-1 SB_DRIVE plane 6,5
48  // 77 x103y-1 SB_BIG plane 6
12  // 78 x103y-1 SB_BIG plane 6
48  // 79 x103y-1 SB_BIG plane 7
12  // 80 x103y-1 SB_BIG plane 7
00  // 81 x103y-1 SB_DRIVE plane 8,7
48  // 82 x103y-1 SB_BIG plane 8
12  // 83 x103y-1 SB_BIG plane 8
48  // 84 x103y-1 SB_BIG plane 9
12  // 85 x103y-1 SB_BIG plane 9
00  // 86 x103y-1 SB_DRIVE plane 10,9
48  // 87 x103y-1 SB_BIG plane 10
12  // 88 x103y-1 SB_BIG plane 10
48  // 89 x103y-1 SB_BIG plane 11
12  // 90 x103y-1 SB_BIG plane 11
00  // 91 x103y-1 SB_DRIVE plane 12,11
48  // 92 x103y-1 SB_BIG plane 12
12  // 93 x103y-1 SB_BIG plane 12
A8  // 94 x104y0 SB_SML plane 1
82  // 95 x104y0 SB_SML plane 2,1
2A  // 96 x104y0 SB_SML plane 2
A8  // 97 x104y0 SB_SML plane 3
82  // 98 x104y0 SB_SML plane 4,3
2A  // 99 x104y0 SB_SML plane 4
A8  // 100 x104y0 SB_SML plane 5
82  // 101 x104y0 SB_SML plane 6,5
2A  // 102 x104y0 SB_SML plane 6
A8  // 103 x104y0 SB_SML plane 7
82  // 104 x104y0 SB_SML plane 8,7
2A  // 105 x104y0 SB_SML plane 8
A8  // 106 x104y0 SB_SML plane 9
82  // 107 x104y0 SB_SML plane 10,9
2A  // 108 x104y0 SB_SML plane 10
A8  // 109 x104y0 SB_SML plane 11
82  // 110 x104y0 SB_SML plane 12,11
2A  // 111 x104y0 SB_SML plane 12
93 // -- CRC low byte
FE // -- CRC high byte


// Config Latches on x105y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1A4A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
00 // y_sel: -1
C4 // -- CRC low byte
34 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1A52
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x105y-2
00  // 14 bottom_edge_EN1 at x105y-2
00  // 15 bottom_edge_EN2 at x105y-2
00  // 16 bottom_edge_EN3 at x105y-2
00  // 17 bottom_edge_EN4 at x105y-2
00  // 18 bottom_edge_EN5 at x105y-2
00  // 19 bottom_edge_EN0 at x106y-2
00  // 20 bottom_edge_EN1 at x106y-2
00  // 21 bottom_edge_EN2 at x106y-2
00  // 22 bottom_edge_EN3 at x106y-2
00  // 23 bottom_edge_EN4 at x106y-2
00  // 24 bottom_edge_EN5 at x106y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x106y0 SB_BIG plane 1
12  // 65 x106y0 SB_BIG plane 1
00  // 66 x106y0 SB_DRIVE plane 2,1
48  // 67 x106y0 SB_BIG plane 2
12  // 68 x106y0 SB_BIG plane 2
48  // 69 x106y0 SB_BIG plane 3
12  // 70 x106y0 SB_BIG plane 3
00  // 71 x106y0 SB_DRIVE plane 4,3
48  // 72 x106y0 SB_BIG plane 4
12  // 73 x106y0 SB_BIG plane 4
48  // 74 x106y0 SB_BIG plane 5
12  // 75 x106y0 SB_BIG plane 5
00  // 76 x106y0 SB_DRIVE plane 6,5
48  // 77 x106y0 SB_BIG plane 6
12  // 78 x106y0 SB_BIG plane 6
48  // 79 x106y0 SB_BIG plane 7
12  // 80 x106y0 SB_BIG plane 7
00  // 81 x106y0 SB_DRIVE plane 8,7
48  // 82 x106y0 SB_BIG plane 8
12  // 83 x106y0 SB_BIG plane 8
C8  // 84 x106y0 SB_BIG plane 9
13  // 85 x106y0 SB_BIG plane 9
02  // 86 x106y0 SB_DRIVE plane 10,9
48  // 87 x106y0 SB_BIG plane 10
12  // 88 x106y0 SB_BIG plane 10
48  // 89 x106y0 SB_BIG plane 11
12  // 90 x106y0 SB_BIG plane 11
00  // 91 x106y0 SB_DRIVE plane 12,11
48  // 92 x106y0 SB_BIG plane 12
12  // 93 x106y0 SB_BIG plane 12
A8  // 94 x105y-1 SB_SML plane 1
82  // 95 x105y-1 SB_SML plane 2,1
2A  // 96 x105y-1 SB_SML plane 2
A8  // 97 x105y-1 SB_SML plane 3
82  // 98 x105y-1 SB_SML plane 4,3
2A  // 99 x105y-1 SB_SML plane 4
A8  // 100 x105y-1 SB_SML plane 5
82  // 101 x105y-1 SB_SML plane 6,5
2A  // 102 x105y-1 SB_SML plane 6
A8  // 103 x105y-1 SB_SML plane 7
82  // 104 x105y-1 SB_SML plane 8,7
2A  // 105 x105y-1 SB_SML plane 8
A8  // 106 x105y-1 SB_SML plane 9
82  // 107 x105y-1 SB_SML plane 10,9
2A  // 108 x105y-1 SB_SML plane 10
A8  // 109 x105y-1 SB_SML plane 11
82  // 110 x105y-1 SB_SML plane 12,11
2A  // 111 x105y-1 SB_SML plane 12
C7 // -- CRC low byte
33 // -- CRC high byte


// Config Latches on x107y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1AC8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
00 // y_sel: -1
AC // -- CRC low byte
1E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1AD0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x107y-2
00  // 14 bottom_edge_EN1 at x107y-2
00  // 15 bottom_edge_EN2 at x107y-2
00  // 16 bottom_edge_EN3 at x107y-2
00  // 17 bottom_edge_EN4 at x107y-2
00  // 18 bottom_edge_EN5 at x107y-2
00  // 19 bottom_edge_EN0 at x108y-2
00  // 20 bottom_edge_EN1 at x108y-2
00  // 21 bottom_edge_EN2 at x108y-2
00  // 22 bottom_edge_EN3 at x108y-2
00  // 23 bottom_edge_EN4 at x108y-2
00  // 24 bottom_edge_EN5 at x108y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x107y-1 SB_BIG plane 1
12  // 65 x107y-1 SB_BIG plane 1
00  // 66 x107y-1 SB_DRIVE plane 2,1
48  // 67 x107y-1 SB_BIG plane 2
12  // 68 x107y-1 SB_BIG plane 2
48  // 69 x107y-1 SB_BIG plane 3
12  // 70 x107y-1 SB_BIG plane 3
00  // 71 x107y-1 SB_DRIVE plane 4,3
48  // 72 x107y-1 SB_BIG plane 4
12  // 73 x107y-1 SB_BIG plane 4
48  // 74 x107y-1 SB_BIG plane 5
12  // 75 x107y-1 SB_BIG plane 5
40  // 76 x107y-1 SB_DRIVE plane 6,5
48  // 77 x107y-1 SB_BIG plane 6
1A  // 78 x107y-1 SB_BIG plane 6
48  // 79 x107y-1 SB_BIG plane 7
12  // 80 x107y-1 SB_BIG plane 7
00  // 81 x107y-1 SB_DRIVE plane 8,7
48  // 82 x107y-1 SB_BIG plane 8
12  // 83 x107y-1 SB_BIG plane 8
C8  // 84 x107y-1 SB_BIG plane 9
13  // 85 x107y-1 SB_BIG plane 9
02  // 86 x107y-1 SB_DRIVE plane 10,9
48  // 87 x107y-1 SB_BIG plane 10
12  // 88 x107y-1 SB_BIG plane 10
48  // 89 x107y-1 SB_BIG plane 11
12  // 90 x107y-1 SB_BIG plane 11
00  // 91 x107y-1 SB_DRIVE plane 12,11
48  // 92 x107y-1 SB_BIG plane 12
12  // 93 x107y-1 SB_BIG plane 12
13  // 94 x108y0 SB_SML plane 1
87  // 95 x108y0 SB_SML plane 2,1
2A  // 96 x108y0 SB_SML plane 2
A8  // 97 x108y0 SB_SML plane 3
32  // 98 x108y0 SB_SML plane 4,3
71  // 99 x108y0 SB_SML plane 4
A8  // 100 x108y0 SB_SML plane 5
82  // 101 x108y0 SB_SML plane 6,5
2A  // 102 x108y0 SB_SML plane 6
A8  // 103 x108y0 SB_SML plane 7
82  // 104 x108y0 SB_SML plane 8,7
2A  // 105 x108y0 SB_SML plane 8
A8  // 106 x108y0 SB_SML plane 9
82  // 107 x108y0 SB_SML plane 10,9
2A  // 108 x108y0 SB_SML plane 10
A8  // 109 x108y0 SB_SML plane 11
82  // 110 x108y0 SB_SML plane 12,11
2A  // 111 x108y0 SB_SML plane 12
24 // -- CRC low byte
32 // -- CRC high byte


// Config Latches on x109y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1B46     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
00 // y_sel: -1
74 // -- CRC low byte
07 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1B4E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x109y-2
00  // 14 bottom_edge_EN1 at x109y-2
00  // 15 bottom_edge_EN2 at x109y-2
00  // 16 bottom_edge_EN3 at x109y-2
00  // 17 bottom_edge_EN4 at x109y-2
00  // 18 bottom_edge_EN5 at x109y-2
00  // 19 bottom_edge_EN0 at x110y-2
00  // 20 bottom_edge_EN1 at x110y-2
00  // 21 bottom_edge_EN2 at x110y-2
00  // 22 bottom_edge_EN3 at x110y-2
00  // 23 bottom_edge_EN4 at x110y-2
00  // 24 bottom_edge_EN5 at x110y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x110y0 SB_BIG plane 1
12  // 65 x110y0 SB_BIG plane 1
00  // 66 x110y0 SB_DRIVE plane 2,1
48  // 67 x110y0 SB_BIG plane 2
12  // 68 x110y0 SB_BIG plane 2
13  // 69 x110y0 SB_BIG plane 3
64  // 70 x110y0 SB_BIG plane 3
00  // 71 x110y0 SB_DRIVE plane 4,3
48  // 72 x110y0 SB_BIG plane 4
12  // 73 x110y0 SB_BIG plane 4
48  // 74 x110y0 SB_BIG plane 5
12  // 75 x110y0 SB_BIG plane 5
00  // 76 x110y0 SB_DRIVE plane 6,5
48  // 77 x110y0 SB_BIG plane 6
12  // 78 x110y0 SB_BIG plane 6
48  // 79 x110y0 SB_BIG plane 7
12  // 80 x110y0 SB_BIG plane 7
00  // 81 x110y0 SB_DRIVE plane 8,7
48  // 82 x110y0 SB_BIG plane 8
12  // 83 x110y0 SB_BIG plane 8
48  // 84 x110y0 SB_BIG plane 9
12  // 85 x110y0 SB_BIG plane 9
00  // 86 x110y0 SB_DRIVE plane 10,9
48  // 87 x110y0 SB_BIG plane 10
12  // 88 x110y0 SB_BIG plane 10
48  // 89 x110y0 SB_BIG plane 11
12  // 90 x110y0 SB_BIG plane 11
00  // 91 x110y0 SB_DRIVE plane 12,11
48  // 92 x110y0 SB_BIG plane 12
12  // 93 x110y0 SB_BIG plane 12
A8  // 94 x109y-1 SB_SML plane 1
82  // 95 x109y-1 SB_SML plane 2,1
2A  // 96 x109y-1 SB_SML plane 2
A8  // 97 x109y-1 SB_SML plane 3
82  // 98 x109y-1 SB_SML plane 4,3
2A  // 99 x109y-1 SB_SML plane 4
A8  // 100 x109y-1 SB_SML plane 5
82  // 101 x109y-1 SB_SML plane 6,5
2A  // 102 x109y-1 SB_SML plane 6
A8  // 103 x109y-1 SB_SML plane 7
82  // 104 x109y-1 SB_SML plane 8,7
2A  // 105 x109y-1 SB_SML plane 8
A8  // 106 x109y-1 SB_SML plane 9
82  // 107 x109y-1 SB_SML plane 10,9
2A  // 108 x109y-1 SB_SML plane 10
A8  // 109 x109y-1 SB_SML plane 11
82  // 110 x109y-1 SB_SML plane 12,11
2A  // 111 x109y-1 SB_SML plane 12
14 // -- CRC low byte
50 // -- CRC high byte


// Config Latches on x111y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1BC4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
38 // x_sel: 111
00 // y_sel: -1
BC // -- CRC low byte
84 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1BCC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x111y-2
00  // 14 bottom_edge_EN1 at x111y-2
00  // 15 bottom_edge_EN2 at x111y-2
00  // 16 bottom_edge_EN3 at x111y-2
00  // 17 bottom_edge_EN4 at x111y-2
00  // 18 bottom_edge_EN5 at x111y-2
00  // 19 bottom_edge_EN0 at x112y-2
00  // 20 bottom_edge_EN1 at x112y-2
00  // 21 bottom_edge_EN2 at x112y-2
00  // 22 bottom_edge_EN3 at x112y-2
00  // 23 bottom_edge_EN4 at x112y-2
00  // 24 bottom_edge_EN5 at x112y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x111y-1 SB_BIG plane 1
12  // 65 x111y-1 SB_BIG plane 1
40  // 66 x111y-1 SB_DRIVE plane 2,1
48  // 67 x111y-1 SB_BIG plane 2
1E  // 68 x111y-1 SB_BIG plane 2
48  // 69 x111y-1 SB_BIG plane 3
12  // 70 x111y-1 SB_BIG plane 3
00  // 71 x111y-1 SB_DRIVE plane 4,3
48  // 72 x111y-1 SB_BIG plane 4
12  // 73 x111y-1 SB_BIG plane 4
48  // 74 x111y-1 SB_BIG plane 5
12  // 75 x111y-1 SB_BIG plane 5
00  // 76 x111y-1 SB_DRIVE plane 6,5
48  // 77 x111y-1 SB_BIG plane 6
12  // 78 x111y-1 SB_BIG plane 6
48  // 79 x111y-1 SB_BIG plane 7
12  // 80 x111y-1 SB_BIG plane 7
40  // 81 x111y-1 SB_DRIVE plane 8,7
48  // 82 x111y-1 SB_BIG plane 8
1C  // 83 x111y-1 SB_BIG plane 8
48  // 84 x111y-1 SB_BIG plane 9
12  // 85 x111y-1 SB_BIG plane 9
00  // 86 x111y-1 SB_DRIVE plane 10,9
48  // 87 x111y-1 SB_BIG plane 10
12  // 88 x111y-1 SB_BIG plane 10
48  // 89 x111y-1 SB_BIG plane 11
12  // 90 x111y-1 SB_BIG plane 11
00  // 91 x111y-1 SB_DRIVE plane 12,11
48  // 92 x111y-1 SB_BIG plane 12
12  // 93 x111y-1 SB_BIG plane 12
A8  // 94 x112y0 SB_SML plane 1
82  // 95 x112y0 SB_SML plane 2,1
2A  // 96 x112y0 SB_SML plane 2
A8  // 97 x112y0 SB_SML plane 3
82  // 98 x112y0 SB_SML plane 4,3
2A  // 99 x112y0 SB_SML plane 4
A8  // 100 x112y0 SB_SML plane 5
82  // 101 x112y0 SB_SML plane 6,5
2A  // 102 x112y0 SB_SML plane 6
A8  // 103 x112y0 SB_SML plane 7
82  // 104 x112y0 SB_SML plane 8,7
2A  // 105 x112y0 SB_SML plane 8
A8  // 106 x112y0 SB_SML plane 9
82  // 107 x112y0 SB_SML plane 10,9
2A  // 108 x112y0 SB_SML plane 10
A8  // 109 x112y0 SB_SML plane 11
82  // 110 x112y0 SB_SML plane 12,11
2A  // 111 x112y0 SB_SML plane 12
91 // -- CRC low byte
1B // -- CRC high byte


// Config Latches on x113y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1C42     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
39 // x_sel: 113
00 // y_sel: -1
64 // -- CRC low byte
9D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1C4A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x113y-2
00  // 14 bottom_edge_EN1 at x113y-2
00  // 15 bottom_edge_EN2 at x113y-2
00  // 16 bottom_edge_EN3 at x113y-2
00  // 17 bottom_edge_EN4 at x113y-2
00  // 18 bottom_edge_EN5 at x113y-2
00  // 19 bottom_edge_EN0 at x114y-2
00  // 20 bottom_edge_EN1 at x114y-2
00  // 21 bottom_edge_EN2 at x114y-2
00  // 22 bottom_edge_EN3 at x114y-2
00  // 23 bottom_edge_EN4 at x114y-2
00  // 24 bottom_edge_EN5 at x114y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x114y0 SB_BIG plane 1
12  // 65 x114y0 SB_BIG plane 1
00  // 66 x114y0 SB_DRIVE plane 2,1
48  // 67 x114y0 SB_BIG plane 2
12  // 68 x114y0 SB_BIG plane 2
48  // 69 x114y0 SB_BIG plane 3
12  // 70 x114y0 SB_BIG plane 3
00  // 71 x114y0 SB_DRIVE plane 4,3
48  // 72 x114y0 SB_BIG plane 4
12  // 73 x114y0 SB_BIG plane 4
48  // 74 x114y0 SB_BIG plane 5
12  // 75 x114y0 SB_BIG plane 5
00  // 76 x114y0 SB_DRIVE plane 6,5
48  // 77 x114y0 SB_BIG plane 6
12  // 78 x114y0 SB_BIG plane 6
48  // 79 x114y0 SB_BIG plane 7
12  // 80 x114y0 SB_BIG plane 7
00  // 81 x114y0 SB_DRIVE plane 8,7
48  // 82 x114y0 SB_BIG plane 8
12  // 83 x114y0 SB_BIG plane 8
48  // 84 x114y0 SB_BIG plane 9
12  // 85 x114y0 SB_BIG plane 9
00  // 86 x114y0 SB_DRIVE plane 10,9
48  // 87 x114y0 SB_BIG plane 10
12  // 88 x114y0 SB_BIG plane 10
48  // 89 x114y0 SB_BIG plane 11
12  // 90 x114y0 SB_BIG plane 11
00  // 91 x114y0 SB_DRIVE plane 12,11
48  // 92 x114y0 SB_BIG plane 12
12  // 93 x114y0 SB_BIG plane 12
A8  // 94 x113y-1 SB_SML plane 1
82  // 95 x113y-1 SB_SML plane 2,1
2A  // 96 x113y-1 SB_SML plane 2
A8  // 97 x113y-1 SB_SML plane 3
82  // 98 x113y-1 SB_SML plane 4,3
2A  // 99 x113y-1 SB_SML plane 4
A8  // 100 x113y-1 SB_SML plane 5
82  // 101 x113y-1 SB_SML plane 6,5
2A  // 102 x113y-1 SB_SML plane 6
A8  // 103 x113y-1 SB_SML plane 7
82  // 104 x113y-1 SB_SML plane 8,7
2A  // 105 x113y-1 SB_SML plane 8
A8  // 106 x113y-1 SB_SML plane 9
82  // 107 x113y-1 SB_SML plane 10,9
2A  // 108 x113y-1 SB_SML plane 10
A8  // 109 x113y-1 SB_SML plane 11
82  // 110 x113y-1 SB_SML plane 12,11
2A  // 111 x113y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x115y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1CC0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3A // x_sel: 115
00 // y_sel: -1
0C // -- CRC low byte
B7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1CC8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x115y-2
00  // 14 bottom_edge_EN1 at x115y-2
00  // 15 bottom_edge_EN2 at x115y-2
00  // 16 bottom_edge_EN3 at x115y-2
00  // 17 bottom_edge_EN4 at x115y-2
00  // 18 bottom_edge_EN5 at x115y-2
00  // 19 bottom_edge_EN0 at x116y-2
00  // 20 bottom_edge_EN1 at x116y-2
00  // 21 bottom_edge_EN2 at x116y-2
00  // 22 bottom_edge_EN3 at x116y-2
00  // 23 bottom_edge_EN4 at x116y-2
00  // 24 bottom_edge_EN5 at x116y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x115y-1 SB_BIG plane 1
12  // 65 x115y-1 SB_BIG plane 1
40  // 66 x115y-1 SB_DRIVE plane 2,1
48  // 67 x115y-1 SB_BIG plane 2
1A  // 68 x115y-1 SB_BIG plane 2
48  // 69 x115y-1 SB_BIG plane 3
1E  // 70 x115y-1 SB_BIG plane 3
04  // 71 x115y-1 SB_DRIVE plane 4,3
48  // 72 x115y-1 SB_BIG plane 4
12  // 73 x115y-1 SB_BIG plane 4
48  // 74 x115y-1 SB_BIG plane 5
12  // 75 x115y-1 SB_BIG plane 5
00  // 76 x115y-1 SB_DRIVE plane 6,5
48  // 77 x115y-1 SB_BIG plane 6
12  // 78 x115y-1 SB_BIG plane 6
48  // 79 x115y-1 SB_BIG plane 7
12  // 80 x115y-1 SB_BIG plane 7
00  // 81 x115y-1 SB_DRIVE plane 8,7
48  // 82 x115y-1 SB_BIG plane 8
12  // 83 x115y-1 SB_BIG plane 8
48  // 84 x115y-1 SB_BIG plane 9
12  // 85 x115y-1 SB_BIG plane 9
00  // 86 x115y-1 SB_DRIVE plane 10,9
48  // 87 x115y-1 SB_BIG plane 10
12  // 88 x115y-1 SB_BIG plane 10
48  // 89 x115y-1 SB_BIG plane 11
12  // 90 x115y-1 SB_BIG plane 11
00  // 91 x115y-1 SB_DRIVE plane 12,11
48  // 92 x115y-1 SB_BIG plane 12
12  // 93 x115y-1 SB_BIG plane 12
A8  // 94 x116y0 SB_SML plane 1
82  // 95 x116y0 SB_SML plane 2,1
2A  // 96 x116y0 SB_SML plane 2
A8  // 97 x116y0 SB_SML plane 3
82  // 98 x116y0 SB_SML plane 4,3
2A  // 99 x116y0 SB_SML plane 4
A8  // 100 x116y0 SB_SML plane 5
82  // 101 x116y0 SB_SML plane 6,5
2A  // 102 x116y0 SB_SML plane 6
A8  // 103 x116y0 SB_SML plane 7
82  // 104 x116y0 SB_SML plane 8,7
2A  // 105 x116y0 SB_SML plane 8
A8  // 106 x116y0 SB_SML plane 9
82  // 107 x116y0 SB_SML plane 10,9
2A  // 108 x116y0 SB_SML plane 10
A8  // 109 x116y0 SB_SML plane 11
82  // 110 x116y0 SB_SML plane 12,11
2A  // 111 x116y0 SB_SML plane 12
3D // -- CRC low byte
FF // -- CRC high byte


// Config Latches on x117y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1D3E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3B // x_sel: 117
00 // y_sel: -1
D4 // -- CRC low byte
AE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1D46
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO_S2_A[4]  _a613  OBF  at x117y0
09  //  1 GPIO_S2_A[4]
01  //  2 GPIO_S2_A[4]
00  //  3 GPIO_S2_A[4]
01  //  4 GPIO_S2_A[4]
00  //  5 GPIO_S2_A[4]
00  //  6 GPIO_S2_A[4]
00  //  7 GPIO_S2_A[4]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x117y-2
00  // 10 edge_io_EN1 at x117y-2
00  // 11 edge_io_EN0 at x118y-2
00  // 12 edge_io_EN1 at x118y-2
00  // 13 bottom_edge_EN0 at x117y-2
00  // 14 bottom_edge_EN1 at x117y-2
00  // 15 bottom_edge_EN2 at x117y-2
00  // 16 bottom_edge_EN3 at x117y-2
00  // 17 bottom_edge_EN4 at x117y-2
00  // 18 bottom_edge_EN5 at x117y-2
00  // 19 bottom_edge_EN0 at x118y-2
00  // 20 bottom_edge_EN1 at x118y-2
00  // 21 bottom_edge_EN2 at x118y-2
00  // 22 bottom_edge_EN3 at x118y-2
00  // 23 bottom_edge_EN4 at x118y-2
00  // 24 bottom_edge_EN5 at x118y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x118y0 SB_BIG plane 1
12  // 65 x118y0 SB_BIG plane 1
00  // 66 x118y0 SB_DRIVE plane 2,1
48  // 67 x118y0 SB_BIG plane 2
12  // 68 x118y0 SB_BIG plane 2
48  // 69 x118y0 SB_BIG plane 3
12  // 70 x118y0 SB_BIG plane 3
00  // 71 x118y0 SB_DRIVE plane 4,3
48  // 72 x118y0 SB_BIG plane 4
12  // 73 x118y0 SB_BIG plane 4
48  // 74 x118y0 SB_BIG plane 5
12  // 75 x118y0 SB_BIG plane 5
00  // 76 x118y0 SB_DRIVE plane 6,5
48  // 77 x118y0 SB_BIG plane 6
12  // 78 x118y0 SB_BIG plane 6
48  // 79 x118y0 SB_BIG plane 7
12  // 80 x118y0 SB_BIG plane 7
00  // 81 x118y0 SB_DRIVE plane 8,7
48  // 82 x118y0 SB_BIG plane 8
12  // 83 x118y0 SB_BIG plane 8
48  // 84 x118y0 SB_BIG plane 9
12  // 85 x118y0 SB_BIG plane 9
00  // 86 x118y0 SB_DRIVE plane 10,9
48  // 87 x118y0 SB_BIG plane 10
12  // 88 x118y0 SB_BIG plane 10
48  // 89 x118y0 SB_BIG plane 11
12  // 90 x118y0 SB_BIG plane 11
00  // 91 x118y0 SB_DRIVE plane 12,11
48  // 92 x118y0 SB_BIG plane 12
12  // 93 x118y0 SB_BIG plane 12
A8  // 94 x117y-1 SB_SML plane 1
82  // 95 x117y-1 SB_SML plane 2,1
2A  // 96 x117y-1 SB_SML plane 2
A8  // 97 x117y-1 SB_SML plane 3
82  // 98 x117y-1 SB_SML plane 4,3
2A  // 99 x117y-1 SB_SML plane 4
A8  // 100 x117y-1 SB_SML plane 5
82  // 101 x117y-1 SB_SML plane 6,5
2A  // 102 x117y-1 SB_SML plane 6
A8  // 103 x117y-1 SB_SML plane 7
82  // 104 x117y-1 SB_SML plane 8,7
2A  // 105 x117y-1 SB_SML plane 8
A8  // 106 x117y-1 SB_SML plane 9
82  // 107 x117y-1 SB_SML plane 10,9
2A  // 108 x117y-1 SB_SML plane 10
A8  // 109 x117y-1 SB_SML plane 11
82  // 110 x117y-1 SB_SML plane 12,11
2A  // 111 x117y-1 SB_SML plane 12
65 // -- CRC low byte
17 // -- CRC high byte


// Config Latches on x119y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1DBC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3C // x_sel: 119
00 // y_sel: -1
DC // -- CRC low byte
E3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1DC4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO_S2_B[4]  _a614  OBF  at x119y0
09  //  1 GPIO_S2_B[4]
01  //  2 GPIO_S2_B[4]
00  //  3 GPIO_S2_B[4]
01  //  4 GPIO_S2_B[4]
00  //  5 GPIO_S2_B[4]
00  //  6 GPIO_S2_B[4]
00  //  7 GPIO_S2_B[4]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x119y-2
00  // 10 edge_io_EN1 at x119y-2
00  // 11 edge_io_EN0 at x120y-2
00  // 12 edge_io_EN1 at x120y-2
00  // 13 bottom_edge_EN0 at x119y-2
00  // 14 bottom_edge_EN1 at x119y-2
00  // 15 bottom_edge_EN2 at x119y-2
00  // 16 bottom_edge_EN3 at x119y-2
00  // 17 bottom_edge_EN4 at x119y-2
00  // 18 bottom_edge_EN5 at x119y-2
00  // 19 bottom_edge_EN0 at x120y-2
00  // 20 bottom_edge_EN1 at x120y-2
00  // 21 bottom_edge_EN2 at x120y-2
00  // 22 bottom_edge_EN3 at x120y-2
00  // 23 bottom_edge_EN4 at x120y-2
00  // 24 bottom_edge_EN5 at x120y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x119y-1 SB_BIG plane 1
12  // 65 x119y-1 SB_BIG plane 1
00  // 66 x119y-1 SB_DRIVE plane 2,1
48  // 67 x119y-1 SB_BIG plane 2
12  // 68 x119y-1 SB_BIG plane 2
48  // 69 x119y-1 SB_BIG plane 3
12  // 70 x119y-1 SB_BIG plane 3
00  // 71 x119y-1 SB_DRIVE plane 4,3
48  // 72 x119y-1 SB_BIG plane 4
12  // 73 x119y-1 SB_BIG plane 4
48  // 74 x119y-1 SB_BIG plane 5
12  // 75 x119y-1 SB_BIG plane 5
40  // 76 x119y-1 SB_DRIVE plane 6,5
48  // 77 x119y-1 SB_BIG plane 6
14  // 78 x119y-1 SB_BIG plane 6
48  // 79 x119y-1 SB_BIG plane 7
12  // 80 x119y-1 SB_BIG plane 7
00  // 81 x119y-1 SB_DRIVE plane 8,7
48  // 82 x119y-1 SB_BIG plane 8
12  // 83 x119y-1 SB_BIG plane 8
48  // 84 x119y-1 SB_BIG plane 9
12  // 85 x119y-1 SB_BIG plane 9
00  // 86 x119y-1 SB_DRIVE plane 10,9
48  // 87 x119y-1 SB_BIG plane 10
12  // 88 x119y-1 SB_BIG plane 10
48  // 89 x119y-1 SB_BIG plane 11
12  // 90 x119y-1 SB_BIG plane 11
00  // 91 x119y-1 SB_DRIVE plane 12,11
48  // 92 x119y-1 SB_BIG plane 12
12  // 93 x119y-1 SB_BIG plane 12
A8  // 94 x120y0 SB_SML plane 1
82  // 95 x120y0 SB_SML plane 2,1
2A  // 96 x120y0 SB_SML plane 2
A8  // 97 x120y0 SB_SML plane 3
82  // 98 x120y0 SB_SML plane 4,3
2A  // 99 x120y0 SB_SML plane 4
A8  // 100 x120y0 SB_SML plane 5
82  // 101 x120y0 SB_SML plane 6,5
2A  // 102 x120y0 SB_SML plane 6
A8  // 103 x120y0 SB_SML plane 7
82  // 104 x120y0 SB_SML plane 8,7
2A  // 105 x120y0 SB_SML plane 8
A8  // 106 x120y0 SB_SML plane 9
82  // 107 x120y0 SB_SML plane 10,9
2A  // 108 x120y0 SB_SML plane 10
A8  // 109 x120y0 SB_SML plane 11
82  // 110 x120y0 SB_SML plane 12,11
2A  // 111 x120y0 SB_SML plane 12
F0 // -- CRC low byte
BA // -- CRC high byte


// Config Latches on x121y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1E3A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3D // x_sel: 121
00 // y_sel: -1
04 // -- CRC low byte
FA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1E42
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
10  //  0 GPIO_S2_A[5]  _a604  IOBF  at x121y0
09  //  1 GPIO_S2_A[5]
06  //  2 GPIO_S2_A[5]
00  //  3 GPIO_S2_A[5]
01  //  4 GPIO_S2_A[5]
00  //  5 GPIO_S2_A[5]
01  //  6 GPIO_S2_A[5]
00  //  7 GPIO_S2_A[5]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x121y-2
00  // 10 edge_io_EN1 at x121y-2
00  // 11 edge_io_EN0 at x122y-2
00  // 12 edge_io_EN1 at x122y-2
00  // 13 bottom_edge_EN0 at x121y-2
00  // 14 bottom_edge_EN1 at x121y-2
00  // 15 bottom_edge_EN2 at x121y-2
00  // 16 bottom_edge_EN3 at x121y-2
00  // 17 bottom_edge_EN4 at x121y-2
00  // 18 bottom_edge_EN5 at x121y-2
00  // 19 bottom_edge_EN0 at x122y-2
00  // 20 bottom_edge_EN1 at x122y-2
00  // 21 bottom_edge_EN2 at x122y-2
00  // 22 bottom_edge_EN3 at x122y-2
00  // 23 bottom_edge_EN4 at x122y-2
00  // 24 bottom_edge_EN5 at x122y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x122y0 SB_BIG plane 1
12  // 65 x122y0 SB_BIG plane 1
00  // 66 x122y0 SB_DRIVE plane 2,1
48  // 67 x122y0 SB_BIG plane 2
12  // 68 x122y0 SB_BIG plane 2
48  // 69 x122y0 SB_BIG plane 3
12  // 70 x122y0 SB_BIG plane 3
00  // 71 x122y0 SB_DRIVE plane 4,3
48  // 72 x122y0 SB_BIG plane 4
12  // 73 x122y0 SB_BIG plane 4
48  // 74 x122y0 SB_BIG plane 5
12  // 75 x122y0 SB_BIG plane 5
00  // 76 x122y0 SB_DRIVE plane 6,5
48  // 77 x122y0 SB_BIG plane 6
12  // 78 x122y0 SB_BIG plane 6
48  // 79 x122y0 SB_BIG plane 7
12  // 80 x122y0 SB_BIG plane 7
00  // 81 x122y0 SB_DRIVE plane 8,7
48  // 82 x122y0 SB_BIG plane 8
12  // 83 x122y0 SB_BIG plane 8
48  // 84 x122y0 SB_BIG plane 9
12  // 85 x122y0 SB_BIG plane 9
00  // 86 x122y0 SB_DRIVE plane 10,9
48  // 87 x122y0 SB_BIG plane 10
12  // 88 x122y0 SB_BIG plane 10
48  // 89 x122y0 SB_BIG plane 11
12  // 90 x122y0 SB_BIG plane 11
00  // 91 x122y0 SB_DRIVE plane 12,11
48  // 92 x122y0 SB_BIG plane 12
12  // 93 x122y0 SB_BIG plane 12
A8  // 94 x121y-1 SB_SML plane 1
82  // 95 x121y-1 SB_SML plane 2,1
2A  // 96 x121y-1 SB_SML plane 2
A8  // 97 x121y-1 SB_SML plane 3
82  // 98 x121y-1 SB_SML plane 4,3
2A  // 99 x121y-1 SB_SML plane 4
A8  // 100 x121y-1 SB_SML plane 5
82  // 101 x121y-1 SB_SML plane 6,5
22  // 102 x121y-1 SB_SML plane 6
A8  // 103 x121y-1 SB_SML plane 7
82  // 104 x121y-1 SB_SML plane 8,7
2A  // 105 x121y-1 SB_SML plane 8
A8  // 106 x121y-1 SB_SML plane 9
82  // 107 x121y-1 SB_SML plane 10,9
2A  // 108 x121y-1 SB_SML plane 10
A8  // 109 x121y-1 SB_SML plane 11
82  // 110 x121y-1 SB_SML plane 12,11
2A  // 111 x121y-1 SB_SML plane 12
50 // -- CRC low byte
47 // -- CRC high byte


// Config Latches on x123y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1EB8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3E // x_sel: 123
00 // y_sel: -1
6C // -- CRC low byte
D0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1EC0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
10  //  0 GPIO_S2_B[5]  _a605  IOBF  at x123y0
09  //  1 GPIO_S2_B[5]
06  //  2 GPIO_S2_B[5]
00  //  3 GPIO_S2_B[5]
01  //  4 GPIO_S2_B[5]
00  //  5 GPIO_S2_B[5]
01  //  6 GPIO_S2_B[5]
00  //  7 GPIO_S2_B[5]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x123y-2
00  // 10 edge_io_EN1 at x123y-2
00  // 11 edge_io_EN0 at x124y-2
00  // 12 edge_io_EN1 at x124y-2
00  // 13 bottom_edge_EN0 at x123y-2
00  // 14 bottom_edge_EN1 at x123y-2
00  // 15 bottom_edge_EN2 at x123y-2
00  // 16 bottom_edge_EN3 at x123y-2
00  // 17 bottom_edge_EN4 at x123y-2
00  // 18 bottom_edge_EN5 at x123y-2
00  // 19 bottom_edge_EN0 at x124y-2
00  // 20 bottom_edge_EN1 at x124y-2
00  // 21 bottom_edge_EN2 at x124y-2
00  // 22 bottom_edge_EN3 at x124y-2
00  // 23 bottom_edge_EN4 at x124y-2
00  // 24 bottom_edge_EN5 at x124y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x123y-1 SB_BIG plane 1
12  // 65 x123y-1 SB_BIG plane 1
00  // 66 x123y-1 SB_DRIVE plane 2,1
48  // 67 x123y-1 SB_BIG plane 2
12  // 68 x123y-1 SB_BIG plane 2
48  // 69 x123y-1 SB_BIG plane 3
12  // 70 x123y-1 SB_BIG plane 3
20  // 71 x123y-1 SB_DRIVE plane 4,3
08  // 72 x123y-1 SB_BIG plane 4
12  // 73 x123y-1 SB_BIG plane 4
48  // 74 x123y-1 SB_BIG plane 5
12  // 75 x123y-1 SB_BIG plane 5
00  // 76 x123y-1 SB_DRIVE plane 6,5
48  // 77 x123y-1 SB_BIG plane 6
12  // 78 x123y-1 SB_BIG plane 6
48  // 79 x123y-1 SB_BIG plane 7
12  // 80 x123y-1 SB_BIG plane 7
00  // 81 x123y-1 SB_DRIVE plane 8,7
48  // 82 x123y-1 SB_BIG plane 8
12  // 83 x123y-1 SB_BIG plane 8
48  // 84 x123y-1 SB_BIG plane 9
12  // 85 x123y-1 SB_BIG plane 9
00  // 86 x123y-1 SB_DRIVE plane 10,9
48  // 87 x123y-1 SB_BIG plane 10
12  // 88 x123y-1 SB_BIG plane 10
48  // 89 x123y-1 SB_BIG plane 11
12  // 90 x123y-1 SB_BIG plane 11
00  // 91 x123y-1 SB_DRIVE plane 12,11
48  // 92 x123y-1 SB_BIG plane 12
12  // 93 x123y-1 SB_BIG plane 12
A8  // 94 x124y0 SB_SML plane 1
82  // 95 x124y0 SB_SML plane 2,1
2A  // 96 x124y0 SB_SML plane 2
A8  // 97 x124y0 SB_SML plane 3
82  // 98 x124y0 SB_SML plane 4,3
2A  // 99 x124y0 SB_SML plane 4
A8  // 100 x124y0 SB_SML plane 5
82  // 101 x124y0 SB_SML plane 6,5
2A  // 102 x124y0 SB_SML plane 6
A8  // 103 x124y0 SB_SML plane 7
82  // 104 x124y0 SB_SML plane 8,7
2A  // 105 x124y0 SB_SML plane 8
A8  // 106 x124y0 SB_SML plane 9
82  // 107 x124y0 SB_SML plane 10,9
2A  // 108 x124y0 SB_SML plane 10
A8  // 109 x124y0 SB_SML plane 11
82  // 110 x124y0 SB_SML plane 12,11
2A  // 111 x124y0 SB_SML plane 12
09 // -- CRC low byte
FB // -- CRC high byte


// Config Latches on x125y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1F36     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3F // x_sel: 125
00 // y_sel: -1
B4 // -- CRC low byte
C9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1F3E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
10  //  0 GPIO_S2_A[6]  _a606  IOBF  at x125y0
09  //  1 GPIO_S2_A[6]
06  //  2 GPIO_S2_A[6]
00  //  3 GPIO_S2_A[6]
01  //  4 GPIO_S2_A[6]
00  //  5 GPIO_S2_A[6]
01  //  6 GPIO_S2_A[6]
00  //  7 GPIO_S2_A[6]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x125y-2
00  // 10 edge_io_EN1 at x125y-2
00  // 11 edge_io_EN0 at x126y-2
00  // 12 edge_io_EN1 at x126y-2
00  // 13 bottom_edge_EN0 at x125y-2
00  // 14 bottom_edge_EN1 at x125y-2
00  // 15 bottom_edge_EN2 at x125y-2
00  // 16 bottom_edge_EN3 at x125y-2
00  // 17 bottom_edge_EN4 at x125y-2
00  // 18 bottom_edge_EN5 at x125y-2
00  // 19 bottom_edge_EN0 at x126y-2
00  // 20 bottom_edge_EN1 at x126y-2
00  // 21 bottom_edge_EN2 at x126y-2
00  // 22 bottom_edge_EN3 at x126y-2
00  // 23 bottom_edge_EN4 at x126y-2
00  // 24 bottom_edge_EN5 at x126y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x126y0 SB_BIG plane 1
12  // 65 x126y0 SB_BIG plane 1
00  // 66 x126y0 SB_DRIVE plane 2,1
48  // 67 x126y0 SB_BIG plane 2
12  // 68 x126y0 SB_BIG plane 2
48  // 69 x126y0 SB_BIG plane 3
12  // 70 x126y0 SB_BIG plane 3
00  // 71 x126y0 SB_DRIVE plane 4,3
48  // 72 x126y0 SB_BIG plane 4
12  // 73 x126y0 SB_BIG plane 4
48  // 74 x126y0 SB_BIG plane 5
12  // 75 x126y0 SB_BIG plane 5
00  // 76 x126y0 SB_DRIVE plane 6,5
48  // 77 x126y0 SB_BIG plane 6
12  // 78 x126y0 SB_BIG plane 6
48  // 79 x126y0 SB_BIG plane 7
12  // 80 x126y0 SB_BIG plane 7
00  // 81 x126y0 SB_DRIVE plane 8,7
48  // 82 x126y0 SB_BIG plane 8
12  // 83 x126y0 SB_BIG plane 8
48  // 84 x126y0 SB_BIG plane 9
12  // 85 x126y0 SB_BIG plane 9
00  // 86 x126y0 SB_DRIVE plane 10,9
48  // 87 x126y0 SB_BIG plane 10
12  // 88 x126y0 SB_BIG plane 10
48  // 89 x126y0 SB_BIG plane 11
12  // 90 x126y0 SB_BIG plane 11
00  // 91 x126y0 SB_DRIVE plane 12,11
48  // 92 x126y0 SB_BIG plane 12
12  // 93 x126y0 SB_BIG plane 12
A8  // 94 x125y-1 SB_SML plane 1
82  // 95 x125y-1 SB_SML plane 2,1
2A  // 96 x125y-1 SB_SML plane 2
A8  // 97 x125y-1 SB_SML plane 3
82  // 98 x125y-1 SB_SML plane 4,3
28  // 99 x125y-1 SB_SML plane 4
A8  // 100 x125y-1 SB_SML plane 5
82  // 101 x125y-1 SB_SML plane 6,5
2A  // 102 x125y-1 SB_SML plane 6
A8  // 103 x125y-1 SB_SML plane 7
82  // 104 x125y-1 SB_SML plane 8,7
2A  // 105 x125y-1 SB_SML plane 8
A8  // 106 x125y-1 SB_SML plane 9
82  // 107 x125y-1 SB_SML plane 10,9
2A  // 108 x125y-1 SB_SML plane 10
A8  // 109 x125y-1 SB_SML plane 11
82  // 110 x125y-1 SB_SML plane 12,11
2A  // 111 x125y-1 SB_SML plane 12
23 // -- CRC low byte
25 // -- CRC high byte


// Config Latches on x127y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1FB4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
40 // x_sel: 127
00 // y_sel: -1
B8 // -- CRC low byte
BA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1FBC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
10  //  0 GPIO_S2_B[6]  _a607  IOBF  at x127y0
09  //  1 GPIO_S2_B[6]
06  //  2 GPIO_S2_B[6]
00  //  3 GPIO_S2_B[6]
01  //  4 GPIO_S2_B[6]
00  //  5 GPIO_S2_B[6]
01  //  6 GPIO_S2_B[6]
00  //  7 GPIO_S2_B[6]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x127y-2
00  // 10 edge_io_EN1 at x127y-2
00  // 11 edge_io_EN0 at x128y-2
00  // 12 edge_io_EN1 at x128y-2
00  // 13 bottom_edge_EN0 at x127y-2
00  // 14 bottom_edge_EN1 at x127y-2
00  // 15 bottom_edge_EN2 at x127y-2
00  // 16 bottom_edge_EN3 at x127y-2
00  // 17 bottom_edge_EN4 at x127y-2
00  // 18 bottom_edge_EN5 at x127y-2
00  // 19 bottom_edge_EN0 at x128y-2
00  // 20 bottom_edge_EN1 at x128y-2
00  // 21 bottom_edge_EN2 at x128y-2
00  // 22 bottom_edge_EN3 at x128y-2
00  // 23 bottom_edge_EN4 at x128y-2
00  // 24 bottom_edge_EN5 at x128y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x127y-1 SB_BIG plane 1
12  // 65 x127y-1 SB_BIG plane 1
40  // 66 x127y-1 SB_DRIVE plane 2,1
48  // 67 x127y-1 SB_BIG plane 2
14  // 68 x127y-1 SB_BIG plane 2
48  // 69 x127y-1 SB_BIG plane 3
12  // 70 x127y-1 SB_BIG plane 3
00  // 71 x127y-1 SB_DRIVE plane 4,3
48  // 72 x127y-1 SB_BIG plane 4
12  // 73 x127y-1 SB_BIG plane 4
48  // 74 x127y-1 SB_BIG plane 5
12  // 75 x127y-1 SB_BIG plane 5
00  // 76 x127y-1 SB_DRIVE plane 6,5
48  // 77 x127y-1 SB_BIG plane 6
12  // 78 x127y-1 SB_BIG plane 6
48  // 79 x127y-1 SB_BIG plane 7
12  // 80 x127y-1 SB_BIG plane 7
40  // 81 x127y-1 SB_DRIVE plane 8,7
48  // 82 x127y-1 SB_BIG plane 8
10  // 83 x127y-1 SB_BIG plane 8
48  // 84 x127y-1 SB_BIG plane 9
12  // 85 x127y-1 SB_BIG plane 9
00  // 86 x127y-1 SB_DRIVE plane 10,9
48  // 87 x127y-1 SB_BIG plane 10
12  // 88 x127y-1 SB_BIG plane 10
48  // 89 x127y-1 SB_BIG plane 11
12  // 90 x127y-1 SB_BIG plane 11
00  // 91 x127y-1 SB_DRIVE plane 12,11
48  // 92 x127y-1 SB_BIG plane 12
12  // 93 x127y-1 SB_BIG plane 12
A8  // 94 x128y0 SB_SML plane 1
82  // 95 x128y0 SB_SML plane 2,1
2A  // 96 x128y0 SB_SML plane 2
A8  // 97 x128y0 SB_SML plane 3
82  // 98 x128y0 SB_SML plane 4,3
2A  // 99 x128y0 SB_SML plane 4
A8  // 100 x128y0 SB_SML plane 5
82  // 101 x128y0 SB_SML plane 6,5
2A  // 102 x128y0 SB_SML plane 6
A8  // 103 x128y0 SB_SML plane 7
82  // 104 x128y0 SB_SML plane 8,7
2A  // 105 x128y0 SB_SML plane 8
A8  // 106 x128y0 SB_SML plane 9
82  // 107 x128y0 SB_SML plane 10,9
2A  // 108 x128y0 SB_SML plane 10
A8  // 109 x128y0 SB_SML plane 11
82  // 110 x128y0 SB_SML plane 12,11
2A  // 111 x128y0 SB_SML plane 12
19 // -- CRC low byte
C8 // -- CRC high byte


// Config Latches on x129y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2032     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
41 // x_sel: 129
00 // y_sel: -1
60 // -- CRC low byte
A3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 203A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
10  //  0 GPIO_S2_A[7]  _a608  IOBF  at x129y0
09  //  1 GPIO_S2_A[7]
06  //  2 GPIO_S2_A[7]
00  //  3 GPIO_S2_A[7]
01  //  4 GPIO_S2_A[7]
00  //  5 GPIO_S2_A[7]
01  //  6 GPIO_S2_A[7]
00  //  7 GPIO_S2_A[7]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x129y-2
00  // 10 edge_io_EN1 at x129y-2
00  // 11 edge_io_EN0 at x130y-2
00  // 12 edge_io_EN1 at x130y-2
00  // 13 bottom_edge_EN0 at x129y-2
00  // 14 bottom_edge_EN1 at x129y-2
00  // 15 bottom_edge_EN2 at x129y-2
00  // 16 bottom_edge_EN3 at x129y-2
00  // 17 bottom_edge_EN4 at x129y-2
00  // 18 bottom_edge_EN5 at x129y-2
00  // 19 bottom_edge_EN0 at x130y-2
00  // 20 bottom_edge_EN1 at x130y-2
00  // 21 bottom_edge_EN2 at x130y-2
00  // 22 bottom_edge_EN3 at x130y-2
00  // 23 bottom_edge_EN4 at x130y-2
00  // 24 bottom_edge_EN5 at x130y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x130y0 SB_BIG plane 1
12  // 65 x130y0 SB_BIG plane 1
00  // 66 x130y0 SB_DRIVE plane 2,1
48  // 67 x130y0 SB_BIG plane 2
12  // 68 x130y0 SB_BIG plane 2
48  // 69 x130y0 SB_BIG plane 3
12  // 70 x130y0 SB_BIG plane 3
00  // 71 x130y0 SB_DRIVE plane 4,3
48  // 72 x130y0 SB_BIG plane 4
12  // 73 x130y0 SB_BIG plane 4
48  // 74 x130y0 SB_BIG plane 5
12  // 75 x130y0 SB_BIG plane 5
00  // 76 x130y0 SB_DRIVE plane 6,5
48  // 77 x130y0 SB_BIG plane 6
12  // 78 x130y0 SB_BIG plane 6
48  // 79 x130y0 SB_BIG plane 7
12  // 80 x130y0 SB_BIG plane 7
00  // 81 x130y0 SB_DRIVE plane 8,7
48  // 82 x130y0 SB_BIG plane 8
12  // 83 x130y0 SB_BIG plane 8
48  // 84 x130y0 SB_BIG plane 9
12  // 85 x130y0 SB_BIG plane 9
00  // 86 x130y0 SB_DRIVE plane 10,9
48  // 87 x130y0 SB_BIG plane 10
12  // 88 x130y0 SB_BIG plane 10
48  // 89 x130y0 SB_BIG plane 11
12  // 90 x130y0 SB_BIG plane 11
00  // 91 x130y0 SB_DRIVE plane 12,11
48  // 92 x130y0 SB_BIG plane 12
12  // 93 x130y0 SB_BIG plane 12
A8  // 94 x129y-1 SB_SML plane 1
82  // 95 x129y-1 SB_SML plane 2,1
22  // 96 x129y-1 SB_SML plane 2
A8  // 97 x129y-1 SB_SML plane 3
82  // 98 x129y-1 SB_SML plane 4,3
2A  // 99 x129y-1 SB_SML plane 4
A8  // 100 x129y-1 SB_SML plane 5
82  // 101 x129y-1 SB_SML plane 6,5
2A  // 102 x129y-1 SB_SML plane 6
A8  // 103 x129y-1 SB_SML plane 7
82  // 104 x129y-1 SB_SML plane 8,7
2A  // 105 x129y-1 SB_SML plane 8
A8  // 106 x129y-1 SB_SML plane 9
82  // 107 x129y-1 SB_SML plane 10,9
2A  // 108 x129y-1 SB_SML plane 10
A8  // 109 x129y-1 SB_SML plane 11
82  // 110 x129y-1 SB_SML plane 12,11
2A  // 111 x129y-1 SB_SML plane 12
BD // -- CRC low byte
7E // -- CRC high byte


// Config Latches on x131y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 20B0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
42 // x_sel: 131
00 // y_sel: -1
08 // -- CRC low byte
89 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 20B8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
10  //  0 GPIO_S2_B[7]  _a609  IOBF  at x131y0
09  //  1 GPIO_S2_B[7]
06  //  2 GPIO_S2_B[7]
00  //  3 GPIO_S2_B[7]
01  //  4 GPIO_S2_B[7]
00  //  5 GPIO_S2_B[7]
01  //  6 GPIO_S2_B[7]
00  //  7 GPIO_S2_B[7]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x131y-2
00  // 10 edge_io_EN1 at x131y-2
00  // 11 edge_io_EN0 at x132y-2
00  // 12 edge_io_EN1 at x132y-2
00  // 13 bottom_edge_EN0 at x131y-2
00  // 14 bottom_edge_EN1 at x131y-2
00  // 15 bottom_edge_EN2 at x131y-2
00  // 16 bottom_edge_EN3 at x131y-2
00  // 17 bottom_edge_EN4 at x131y-2
00  // 18 bottom_edge_EN5 at x131y-2
00  // 19 bottom_edge_EN0 at x132y-2
00  // 20 bottom_edge_EN1 at x132y-2
00  // 21 bottom_edge_EN2 at x132y-2
00  // 22 bottom_edge_EN3 at x132y-2
00  // 23 bottom_edge_EN4 at x132y-2
00  // 24 bottom_edge_EN5 at x132y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x131y-1 SB_BIG plane 1
12  // 65 x131y-1 SB_BIG plane 1
40  // 66 x131y-1 SB_DRIVE plane 2,1
48  // 67 x131y-1 SB_BIG plane 2
10  // 68 x131y-1 SB_BIG plane 2
48  // 69 x131y-1 SB_BIG plane 3
12  // 70 x131y-1 SB_BIG plane 3
00  // 71 x131y-1 SB_DRIVE plane 4,3
48  // 72 x131y-1 SB_BIG plane 4
12  // 73 x131y-1 SB_BIG plane 4
48  // 74 x131y-1 SB_BIG plane 5
12  // 75 x131y-1 SB_BIG plane 5
00  // 76 x131y-1 SB_DRIVE plane 6,5
48  // 77 x131y-1 SB_BIG plane 6
12  // 78 x131y-1 SB_BIG plane 6
48  // 79 x131y-1 SB_BIG plane 7
12  // 80 x131y-1 SB_BIG plane 7
00  // 81 x131y-1 SB_DRIVE plane 8,7
48  // 82 x131y-1 SB_BIG plane 8
12  // 83 x131y-1 SB_BIG plane 8
48  // 84 x131y-1 SB_BIG plane 9
12  // 85 x131y-1 SB_BIG plane 9
00  // 86 x131y-1 SB_DRIVE plane 10,9
48  // 87 x131y-1 SB_BIG plane 10
12  // 88 x131y-1 SB_BIG plane 10
48  // 89 x131y-1 SB_BIG plane 11
12  // 90 x131y-1 SB_BIG plane 11
00  // 91 x131y-1 SB_DRIVE plane 12,11
48  // 92 x131y-1 SB_BIG plane 12
12  // 93 x131y-1 SB_BIG plane 12
A8  // 94 x132y0 SB_SML plane 1
82  // 95 x132y0 SB_SML plane 2,1
2A  // 96 x132y0 SB_SML plane 2
A8  // 97 x132y0 SB_SML plane 3
82  // 98 x132y0 SB_SML plane 4,3
2A  // 99 x132y0 SB_SML plane 4
A8  // 100 x132y0 SB_SML plane 5
82  // 101 x132y0 SB_SML plane 6,5
2A  // 102 x132y0 SB_SML plane 6
A8  // 103 x132y0 SB_SML plane 7
82  // 104 x132y0 SB_SML plane 8,7
2A  // 105 x132y0 SB_SML plane 8
A8  // 106 x132y0 SB_SML plane 9
82  // 107 x132y0 SB_SML plane 10,9
2A  // 108 x132y0 SB_SML plane 10
A8  // 109 x132y0 SB_SML plane 11
82  // 110 x132y0 SB_SML plane 12,11
2A  // 111 x132y0 SB_SML plane 12
64 // -- CRC low byte
ED // -- CRC high byte


// Config Latches on x133y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 212E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
43 // x_sel: 133
00 // y_sel: -1
D0 // -- CRC low byte
90 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2136
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
10  //  0 GPIO_S2_A[8]  _a610  IOBF  at x133y0
09  //  1 GPIO_S2_A[8]
06  //  2 GPIO_S2_A[8]
00  //  3 GPIO_S2_A[8]
01  //  4 GPIO_S2_A[8]
00  //  5 GPIO_S2_A[8]
01  //  6 GPIO_S2_A[8]
00  //  7 GPIO_S2_A[8]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x133y-2
00  // 10 edge_io_EN1 at x133y-2
00  // 11 edge_io_EN0 at x134y-2
00  // 12 edge_io_EN1 at x134y-2
00  // 13 bottom_edge_EN0 at x133y-2
00  // 14 bottom_edge_EN1 at x133y-2
00  // 15 bottom_edge_EN2 at x133y-2
00  // 16 bottom_edge_EN3 at x133y-2
00  // 17 bottom_edge_EN4 at x133y-2
00  // 18 bottom_edge_EN5 at x133y-2
00  // 19 bottom_edge_EN0 at x134y-2
00  // 20 bottom_edge_EN1 at x134y-2
00  // 21 bottom_edge_EN2 at x134y-2
00  // 22 bottom_edge_EN3 at x134y-2
00  // 23 bottom_edge_EN4 at x134y-2
00  // 24 bottom_edge_EN5 at x134y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x134y0 SB_BIG plane 1
12  // 65 x134y0 SB_BIG plane 1
00  // 66 x134y0 SB_DRIVE plane 2,1
48  // 67 x134y0 SB_BIG plane 2
12  // 68 x134y0 SB_BIG plane 2
48  // 69 x134y0 SB_BIG plane 3
12  // 70 x134y0 SB_BIG plane 3
00  // 71 x134y0 SB_DRIVE plane 4,3
48  // 72 x134y0 SB_BIG plane 4
12  // 73 x134y0 SB_BIG plane 4
48  // 74 x134y0 SB_BIG plane 5
12  // 75 x134y0 SB_BIG plane 5
00  // 76 x134y0 SB_DRIVE plane 6,5
48  // 77 x134y0 SB_BIG plane 6
12  // 78 x134y0 SB_BIG plane 6
48  // 79 x134y0 SB_BIG plane 7
12  // 80 x134y0 SB_BIG plane 7
00  // 81 x134y0 SB_DRIVE plane 8,7
48  // 82 x134y0 SB_BIG plane 8
12  // 83 x134y0 SB_BIG plane 8
48  // 84 x134y0 SB_BIG plane 9
12  // 85 x134y0 SB_BIG plane 9
00  // 86 x134y0 SB_DRIVE plane 10,9
48  // 87 x134y0 SB_BIG plane 10
12  // 88 x134y0 SB_BIG plane 10
48  // 89 x134y0 SB_BIG plane 11
12  // 90 x134y0 SB_BIG plane 11
00  // 91 x134y0 SB_DRIVE plane 12,11
48  // 92 x134y0 SB_BIG plane 12
12  // 93 x134y0 SB_BIG plane 12
A8  // 94 x133y-1 SB_SML plane 1
82  // 95 x133y-1 SB_SML plane 2,1
2A  // 96 x133y-1 SB_SML plane 2
A8  // 97 x133y-1 SB_SML plane 3
82  // 98 x133y-1 SB_SML plane 4,3
28  // 99 x133y-1 SB_SML plane 4
A8  // 100 x133y-1 SB_SML plane 5
82  // 101 x133y-1 SB_SML plane 6,5
2A  // 102 x133y-1 SB_SML plane 6
A8  // 103 x133y-1 SB_SML plane 7
82  // 104 x133y-1 SB_SML plane 8,7
2A  // 105 x133y-1 SB_SML plane 8
A8  // 106 x133y-1 SB_SML plane 9
82  // 107 x133y-1 SB_SML plane 10,9
2A  // 108 x133y-1 SB_SML plane 10
A8  // 109 x133y-1 SB_SML plane 11
82  // 110 x133y-1 SB_SML plane 12,11
2A  // 111 x133y-1 SB_SML plane 12
23 // -- CRC low byte
25 // -- CRC high byte


// Config Latches on x135y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 21AC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
44 // x_sel: 135
00 // y_sel: -1
D8 // -- CRC low byte
DD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 21B4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
10  //  0 GPIO_S2_B[8]  _a611  IOBF  at x135y0
09  //  1 GPIO_S2_B[8]
06  //  2 GPIO_S2_B[8]
00  //  3 GPIO_S2_B[8]
01  //  4 GPIO_S2_B[8]
00  //  5 GPIO_S2_B[8]
01  //  6 GPIO_S2_B[8]
00  //  7 GPIO_S2_B[8]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x135y-2
00  // 10 edge_io_EN1 at x135y-2
00  // 11 edge_io_EN0 at x136y-2
00  // 12 edge_io_EN1 at x136y-2
00  // 13 bottom_edge_EN0 at x135y-2
00  // 14 bottom_edge_EN1 at x135y-2
00  // 15 bottom_edge_EN2 at x135y-2
00  // 16 bottom_edge_EN3 at x135y-2
00  // 17 bottom_edge_EN4 at x135y-2
00  // 18 bottom_edge_EN5 at x135y-2
00  // 19 bottom_edge_EN0 at x136y-2
00  // 20 bottom_edge_EN1 at x136y-2
00  // 21 bottom_edge_EN2 at x136y-2
00  // 22 bottom_edge_EN3 at x136y-2
00  // 23 bottom_edge_EN4 at x136y-2
00  // 24 bottom_edge_EN5 at x136y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x135y-1 SB_BIG plane 1
12  // 65 x135y-1 SB_BIG plane 1
00  // 66 x135y-1 SB_DRIVE plane 2,1
48  // 67 x135y-1 SB_BIG plane 2
12  // 68 x135y-1 SB_BIG plane 2
08  // 69 x135y-1 SB_BIG plane 3
10  // 70 x135y-1 SB_BIG plane 3
06  // 71 x135y-1 SB_DRIVE plane 4,3
48  // 72 x135y-1 SB_BIG plane 4
12  // 73 x135y-1 SB_BIG plane 4
48  // 74 x135y-1 SB_BIG plane 5
12  // 75 x135y-1 SB_BIG plane 5
00  // 76 x135y-1 SB_DRIVE plane 6,5
48  // 77 x135y-1 SB_BIG plane 6
12  // 78 x135y-1 SB_BIG plane 6
48  // 79 x135y-1 SB_BIG plane 7
12  // 80 x135y-1 SB_BIG plane 7
00  // 81 x135y-1 SB_DRIVE plane 8,7
48  // 82 x135y-1 SB_BIG plane 8
12  // 83 x135y-1 SB_BIG plane 8
48  // 84 x135y-1 SB_BIG plane 9
12  // 85 x135y-1 SB_BIG plane 9
00  // 86 x135y-1 SB_DRIVE plane 10,9
48  // 87 x135y-1 SB_BIG plane 10
12  // 88 x135y-1 SB_BIG plane 10
48  // 89 x135y-1 SB_BIG plane 11
12  // 90 x135y-1 SB_BIG plane 11
00  // 91 x135y-1 SB_DRIVE plane 12,11
48  // 92 x135y-1 SB_BIG plane 12
12  // 93 x135y-1 SB_BIG plane 12
A8  // 94 x136y0 SB_SML plane 1
82  // 95 x136y0 SB_SML plane 2,1
2A  // 96 x136y0 SB_SML plane 2
A8  // 97 x136y0 SB_SML plane 3
82  // 98 x136y0 SB_SML plane 4,3
2A  // 99 x136y0 SB_SML plane 4
A8  // 100 x136y0 SB_SML plane 5
82  // 101 x136y0 SB_SML plane 6,5
2A  // 102 x136y0 SB_SML plane 6
A8  // 103 x136y0 SB_SML plane 7
82  // 104 x136y0 SB_SML plane 8,7
2A  // 105 x136y0 SB_SML plane 8
A8  // 106 x136y0 SB_SML plane 9
82  // 107 x136y0 SB_SML plane 10,9
2A  // 108 x136y0 SB_SML plane 10
A8  // 109 x136y0 SB_SML plane 11
82  // 110 x136y0 SB_SML plane 12,11
2A  // 111 x136y0 SB_SML plane 12
5A // -- CRC low byte
15 // -- CRC high byte


// Config Latches on x137y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 222A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
45 // x_sel: 137
00 // y_sel: -1
00 // -- CRC low byte
C4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2232
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x137y-2
00  // 14 bottom_edge_EN1 at x137y-2
00  // 15 bottom_edge_EN2 at x137y-2
00  // 16 bottom_edge_EN3 at x137y-2
00  // 17 bottom_edge_EN4 at x137y-2
00  // 18 bottom_edge_EN5 at x137y-2
00  // 19 bottom_edge_EN0 at x138y-2
00  // 20 bottom_edge_EN1 at x138y-2
00  // 21 bottom_edge_EN2 at x138y-2
00  // 22 bottom_edge_EN3 at x138y-2
00  // 23 bottom_edge_EN4 at x138y-2
00  // 24 bottom_edge_EN5 at x138y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x138y0 SB_BIG plane 1
12  // 65 x138y0 SB_BIG plane 1
00  // 66 x138y0 SB_DRIVE plane 2,1
48  // 67 x138y0 SB_BIG plane 2
12  // 68 x138y0 SB_BIG plane 2
48  // 69 x138y0 SB_BIG plane 3
12  // 70 x138y0 SB_BIG plane 3
00  // 71 x138y0 SB_DRIVE plane 4,3
48  // 72 x138y0 SB_BIG plane 4
12  // 73 x138y0 SB_BIG plane 4
48  // 74 x138y0 SB_BIG plane 5
12  // 75 x138y0 SB_BIG plane 5
00  // 76 x138y0 SB_DRIVE plane 6,5
48  // 77 x138y0 SB_BIG plane 6
12  // 78 x138y0 SB_BIG plane 6
48  // 79 x138y0 SB_BIG plane 7
12  // 80 x138y0 SB_BIG plane 7
00  // 81 x138y0 SB_DRIVE plane 8,7
48  // 82 x138y0 SB_BIG plane 8
12  // 83 x138y0 SB_BIG plane 8
48  // 84 x138y0 SB_BIG plane 9
12  // 85 x138y0 SB_BIG plane 9
00  // 86 x138y0 SB_DRIVE plane 10,9
48  // 87 x138y0 SB_BIG plane 10
12  // 88 x138y0 SB_BIG plane 10
48  // 89 x138y0 SB_BIG plane 11
12  // 90 x138y0 SB_BIG plane 11
00  // 91 x138y0 SB_DRIVE plane 12,11
48  // 92 x138y0 SB_BIG plane 12
12  // 93 x138y0 SB_BIG plane 12
A8  // 94 x137y-1 SB_SML plane 1
82  // 95 x137y-1 SB_SML plane 2,1
2A  // 96 x137y-1 SB_SML plane 2
A8  // 97 x137y-1 SB_SML plane 3
82  // 98 x137y-1 SB_SML plane 4,3
2A  // 99 x137y-1 SB_SML plane 4
A8  // 100 x137y-1 SB_SML plane 5
82  // 101 x137y-1 SB_SML plane 6,5
2A  // 102 x137y-1 SB_SML plane 6
A8  // 103 x137y-1 SB_SML plane 7
82  // 104 x137y-1 SB_SML plane 8,7
2A  // 105 x137y-1 SB_SML plane 8
A8  // 106 x137y-1 SB_SML plane 9
82  // 107 x137y-1 SB_SML plane 10,9
2A  // 108 x137y-1 SB_SML plane 10
A8  // 109 x137y-1 SB_SML plane 11
82  // 110 x137y-1 SB_SML plane 12,11
2A  // 111 x137y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x139y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 22A8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
46 // x_sel: 139
00 // y_sel: -1
68 // -- CRC low byte
EE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 22B0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x139y-2
00  // 14 bottom_edge_EN1 at x139y-2
00  // 15 bottom_edge_EN2 at x139y-2
00  // 16 bottom_edge_EN3 at x139y-2
00  // 17 bottom_edge_EN4 at x139y-2
00  // 18 bottom_edge_EN5 at x139y-2
00  // 19 bottom_edge_EN0 at x140y-2
00  // 20 bottom_edge_EN1 at x140y-2
00  // 21 bottom_edge_EN2 at x140y-2
00  // 22 bottom_edge_EN3 at x140y-2
00  // 23 bottom_edge_EN4 at x140y-2
00  // 24 bottom_edge_EN5 at x140y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x139y-1 SB_BIG plane 1
12  // 65 x139y-1 SB_BIG plane 1
00  // 66 x139y-1 SB_DRIVE plane 2,1
48  // 67 x139y-1 SB_BIG plane 2
12  // 68 x139y-1 SB_BIG plane 2
48  // 69 x139y-1 SB_BIG plane 3
12  // 70 x139y-1 SB_BIG plane 3
00  // 71 x139y-1 SB_DRIVE plane 4,3
48  // 72 x139y-1 SB_BIG plane 4
12  // 73 x139y-1 SB_BIG plane 4
48  // 74 x139y-1 SB_BIG plane 5
12  // 75 x139y-1 SB_BIG plane 5
00  // 76 x139y-1 SB_DRIVE plane 6,5
48  // 77 x139y-1 SB_BIG plane 6
12  // 78 x139y-1 SB_BIG plane 6
48  // 79 x139y-1 SB_BIG plane 7
12  // 80 x139y-1 SB_BIG plane 7
00  // 81 x139y-1 SB_DRIVE plane 8,7
48  // 82 x139y-1 SB_BIG plane 8
12  // 83 x139y-1 SB_BIG plane 8
48  // 84 x139y-1 SB_BIG plane 9
12  // 85 x139y-1 SB_BIG plane 9
00  // 86 x139y-1 SB_DRIVE plane 10,9
48  // 87 x139y-1 SB_BIG plane 10
12  // 88 x139y-1 SB_BIG plane 10
48  // 89 x139y-1 SB_BIG plane 11
12  // 90 x139y-1 SB_BIG plane 11
00  // 91 x139y-1 SB_DRIVE plane 12,11
48  // 92 x139y-1 SB_BIG plane 12
12  // 93 x139y-1 SB_BIG plane 12
A8  // 94 x140y0 SB_SML plane 1
82  // 95 x140y0 SB_SML plane 2,1
2A  // 96 x140y0 SB_SML plane 2
A8  // 97 x140y0 SB_SML plane 3
82  // 98 x140y0 SB_SML plane 4,3
2A  // 99 x140y0 SB_SML plane 4
A8  // 100 x140y0 SB_SML plane 5
82  // 101 x140y0 SB_SML plane 6,5
2A  // 102 x140y0 SB_SML plane 6
A8  // 103 x140y0 SB_SML plane 7
82  // 104 x140y0 SB_SML plane 8,7
2A  // 105 x140y0 SB_SML plane 8
A8  // 106 x140y0 SB_SML plane 9
82  // 107 x140y0 SB_SML plane 10,9
2A  // 108 x140y0 SB_SML plane 10
A8  // 109 x140y0 SB_SML plane 11
82  // 110 x140y0 SB_SML plane 12,11
2A  // 111 x140y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x141y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2326     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
47 // x_sel: 141
00 // y_sel: -1
B0 // -- CRC low byte
F7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 232E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x141y-2
00  // 14 bottom_edge_EN1 at x141y-2
00  // 15 bottom_edge_EN2 at x141y-2
00  // 16 bottom_edge_EN3 at x141y-2
00  // 17 bottom_edge_EN4 at x141y-2
00  // 18 bottom_edge_EN5 at x141y-2
00  // 19 bottom_edge_EN0 at x142y-2
00  // 20 bottom_edge_EN1 at x142y-2
00  // 21 bottom_edge_EN2 at x142y-2
00  // 22 bottom_edge_EN3 at x142y-2
00  // 23 bottom_edge_EN4 at x142y-2
00  // 24 bottom_edge_EN5 at x142y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x142y0 SB_BIG plane 1
12  // 65 x142y0 SB_BIG plane 1
00  // 66 x142y0 SB_DRIVE plane 2,1
48  // 67 x142y0 SB_BIG plane 2
12  // 68 x142y0 SB_BIG plane 2
48  // 69 x142y0 SB_BIG plane 3
12  // 70 x142y0 SB_BIG plane 3
00  // 71 x142y0 SB_DRIVE plane 4,3
48  // 72 x142y0 SB_BIG plane 4
12  // 73 x142y0 SB_BIG plane 4
48  // 74 x142y0 SB_BIG plane 5
12  // 75 x142y0 SB_BIG plane 5
00  // 76 x142y0 SB_DRIVE plane 6,5
48  // 77 x142y0 SB_BIG plane 6
12  // 78 x142y0 SB_BIG plane 6
48  // 79 x142y0 SB_BIG plane 7
12  // 80 x142y0 SB_BIG plane 7
00  // 81 x142y0 SB_DRIVE plane 8,7
48  // 82 x142y0 SB_BIG plane 8
12  // 83 x142y0 SB_BIG plane 8
48  // 84 x142y0 SB_BIG plane 9
12  // 85 x142y0 SB_BIG plane 9
00  // 86 x142y0 SB_DRIVE plane 10,9
48  // 87 x142y0 SB_BIG plane 10
12  // 88 x142y0 SB_BIG plane 10
48  // 89 x142y0 SB_BIG plane 11
12  // 90 x142y0 SB_BIG plane 11
00  // 91 x142y0 SB_DRIVE plane 12,11
48  // 92 x142y0 SB_BIG plane 12
12  // 93 x142y0 SB_BIG plane 12
A8  // 94 x141y-1 SB_SML plane 1
82  // 95 x141y-1 SB_SML plane 2,1
2A  // 96 x141y-1 SB_SML plane 2
A8  // 97 x141y-1 SB_SML plane 3
82  // 98 x141y-1 SB_SML plane 4,3
2A  // 99 x141y-1 SB_SML plane 4
A8  // 100 x141y-1 SB_SML plane 5
82  // 101 x141y-1 SB_SML plane 6,5
2A  // 102 x141y-1 SB_SML plane 6
A8  // 103 x141y-1 SB_SML plane 7
82  // 104 x141y-1 SB_SML plane 8,7
2A  // 105 x141y-1 SB_SML plane 8
A8  // 106 x141y-1 SB_SML plane 9
82  // 107 x141y-1 SB_SML plane 10,9
2A  // 108 x141y-1 SB_SML plane 10
A8  // 109 x141y-1 SB_SML plane 11
82  // 110 x141y-1 SB_SML plane 12,11
2A  // 111 x141y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x143y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 23A4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
48 // x_sel: 143
00 // y_sel: -1
78 // -- CRC low byte
74 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 23AC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x143y-2
00  // 14 bottom_edge_EN1 at x143y-2
00  // 15 bottom_edge_EN2 at x143y-2
00  // 16 bottom_edge_EN3 at x143y-2
00  // 17 bottom_edge_EN4 at x143y-2
00  // 18 bottom_edge_EN5 at x143y-2
00  // 19 bottom_edge_EN0 at x144y-2
00  // 20 bottom_edge_EN1 at x144y-2
00  // 21 bottom_edge_EN2 at x144y-2
00  // 22 bottom_edge_EN3 at x144y-2
00  // 23 bottom_edge_EN4 at x144y-2
00  // 24 bottom_edge_EN5 at x144y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x143y-1 SB_BIG plane 1
12  // 65 x143y-1 SB_BIG plane 1
00  // 66 x143y-1 SB_DRIVE plane 2,1
48  // 67 x143y-1 SB_BIG plane 2
12  // 68 x143y-1 SB_BIG plane 2
48  // 69 x143y-1 SB_BIG plane 3
12  // 70 x143y-1 SB_BIG plane 3
00  // 71 x143y-1 SB_DRIVE plane 4,3
48  // 72 x143y-1 SB_BIG plane 4
12  // 73 x143y-1 SB_BIG plane 4
48  // 74 x143y-1 SB_BIG plane 5
12  // 75 x143y-1 SB_BIG plane 5
00  // 76 x143y-1 SB_DRIVE plane 6,5
48  // 77 x143y-1 SB_BIG plane 6
12  // 78 x143y-1 SB_BIG plane 6
48  // 79 x143y-1 SB_BIG plane 7
12  // 80 x143y-1 SB_BIG plane 7
00  // 81 x143y-1 SB_DRIVE plane 8,7
48  // 82 x143y-1 SB_BIG plane 8
12  // 83 x143y-1 SB_BIG plane 8
48  // 84 x143y-1 SB_BIG plane 9
12  // 85 x143y-1 SB_BIG plane 9
00  // 86 x143y-1 SB_DRIVE plane 10,9
48  // 87 x143y-1 SB_BIG plane 10
12  // 88 x143y-1 SB_BIG plane 10
48  // 89 x143y-1 SB_BIG plane 11
12  // 90 x143y-1 SB_BIG plane 11
00  // 91 x143y-1 SB_DRIVE plane 12,11
48  // 92 x143y-1 SB_BIG plane 12
12  // 93 x143y-1 SB_BIG plane 12
A8  // 94 x144y0 SB_SML plane 1
82  // 95 x144y0 SB_SML plane 2,1
2A  // 96 x144y0 SB_SML plane 2
A8  // 97 x144y0 SB_SML plane 3
82  // 98 x144y0 SB_SML plane 4,3
2A  // 99 x144y0 SB_SML plane 4
A8  // 100 x144y0 SB_SML plane 5
82  // 101 x144y0 SB_SML plane 6,5
2A  // 102 x144y0 SB_SML plane 6
A8  // 103 x144y0 SB_SML plane 7
82  // 104 x144y0 SB_SML plane 8,7
2A  // 105 x144y0 SB_SML plane 8
A8  // 106 x144y0 SB_SML plane 9
82  // 107 x144y0 SB_SML plane 10,9
2A  // 108 x144y0 SB_SML plane 10
A8  // 109 x144y0 SB_SML plane 11
82  // 110 x144y0 SB_SML plane 12,11
2A  // 111 x144y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x145y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2422     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
49 // x_sel: 145
00 // y_sel: -1
A0 // -- CRC low byte
6D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 242A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x145y-2
00  // 14 bottom_edge_EN1 at x145y-2
00  // 15 bottom_edge_EN2 at x145y-2
00  // 16 bottom_edge_EN3 at x145y-2
00  // 17 bottom_edge_EN4 at x145y-2
00  // 18 bottom_edge_EN5 at x145y-2
00  // 19 bottom_edge_EN0 at x146y-2
00  // 20 bottom_edge_EN1 at x146y-2
00  // 21 bottom_edge_EN2 at x146y-2
00  // 22 bottom_edge_EN3 at x146y-2
00  // 23 bottom_edge_EN4 at x146y-2
00  // 24 bottom_edge_EN5 at x146y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x146y0 SB_BIG plane 1
12  // 65 x146y0 SB_BIG plane 1
00  // 66 x146y0 SB_DRIVE plane 2,1
48  // 67 x146y0 SB_BIG plane 2
12  // 68 x146y0 SB_BIG plane 2
48  // 69 x146y0 SB_BIG plane 3
12  // 70 x146y0 SB_BIG plane 3
00  // 71 x146y0 SB_DRIVE plane 4,3
48  // 72 x146y0 SB_BIG plane 4
12  // 73 x146y0 SB_BIG plane 4
48  // 74 x146y0 SB_BIG plane 5
12  // 75 x146y0 SB_BIG plane 5
00  // 76 x146y0 SB_DRIVE plane 6,5
48  // 77 x146y0 SB_BIG plane 6
12  // 78 x146y0 SB_BIG plane 6
48  // 79 x146y0 SB_BIG plane 7
12  // 80 x146y0 SB_BIG plane 7
00  // 81 x146y0 SB_DRIVE plane 8,7
48  // 82 x146y0 SB_BIG plane 8
12  // 83 x146y0 SB_BIG plane 8
48  // 84 x146y0 SB_BIG plane 9
12  // 85 x146y0 SB_BIG plane 9
00  // 86 x146y0 SB_DRIVE plane 10,9
48  // 87 x146y0 SB_BIG plane 10
12  // 88 x146y0 SB_BIG plane 10
48  // 89 x146y0 SB_BIG plane 11
12  // 90 x146y0 SB_BIG plane 11
00  // 91 x146y0 SB_DRIVE plane 12,11
48  // 92 x146y0 SB_BIG plane 12
12  // 93 x146y0 SB_BIG plane 12
A8  // 94 x145y-1 SB_SML plane 1
82  // 95 x145y-1 SB_SML plane 2,1
2A  // 96 x145y-1 SB_SML plane 2
A8  // 97 x145y-1 SB_SML plane 3
82  // 98 x145y-1 SB_SML plane 4,3
2A  // 99 x145y-1 SB_SML plane 4
A8  // 100 x145y-1 SB_SML plane 5
82  // 101 x145y-1 SB_SML plane 6,5
2A  // 102 x145y-1 SB_SML plane 6
A8  // 103 x145y-1 SB_SML plane 7
82  // 104 x145y-1 SB_SML plane 8,7
2A  // 105 x145y-1 SB_SML plane 8
A8  // 106 x145y-1 SB_SML plane 9
82  // 107 x145y-1 SB_SML plane 10,9
2A  // 108 x145y-1 SB_SML plane 10
A8  // 109 x145y-1 SB_SML plane 11
82  // 110 x145y-1 SB_SML plane 12,11
2A  // 111 x145y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x147y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 24A0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4A // x_sel: 147
00 // y_sel: -1
C8 // -- CRC low byte
47 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 24A8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x147y-2
00  // 14 bottom_edge_EN1 at x147y-2
00  // 15 bottom_edge_EN2 at x147y-2
00  // 16 bottom_edge_EN3 at x147y-2
00  // 17 bottom_edge_EN4 at x147y-2
00  // 18 bottom_edge_EN5 at x147y-2
00  // 19 bottom_edge_EN0 at x148y-2
00  // 20 bottom_edge_EN1 at x148y-2
00  // 21 bottom_edge_EN2 at x148y-2
00  // 22 bottom_edge_EN3 at x148y-2
00  // 23 bottom_edge_EN4 at x148y-2
00  // 24 bottom_edge_EN5 at x148y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x147y-1 SB_BIG plane 1
12  // 65 x147y-1 SB_BIG plane 1
00  // 66 x147y-1 SB_DRIVE plane 2,1
48  // 67 x147y-1 SB_BIG plane 2
12  // 68 x147y-1 SB_BIG plane 2
48  // 69 x147y-1 SB_BIG plane 3
12  // 70 x147y-1 SB_BIG plane 3
00  // 71 x147y-1 SB_DRIVE plane 4,3
48  // 72 x147y-1 SB_BIG plane 4
12  // 73 x147y-1 SB_BIG plane 4
48  // 74 x147y-1 SB_BIG plane 5
12  // 75 x147y-1 SB_BIG plane 5
00  // 76 x147y-1 SB_DRIVE plane 6,5
48  // 77 x147y-1 SB_BIG plane 6
12  // 78 x147y-1 SB_BIG plane 6
48  // 79 x147y-1 SB_BIG plane 7
12  // 80 x147y-1 SB_BIG plane 7
00  // 81 x147y-1 SB_DRIVE plane 8,7
48  // 82 x147y-1 SB_BIG plane 8
12  // 83 x147y-1 SB_BIG plane 8
48  // 84 x147y-1 SB_BIG plane 9
12  // 85 x147y-1 SB_BIG plane 9
00  // 86 x147y-1 SB_DRIVE plane 10,9
48  // 87 x147y-1 SB_BIG plane 10
12  // 88 x147y-1 SB_BIG plane 10
48  // 89 x147y-1 SB_BIG plane 11
12  // 90 x147y-1 SB_BIG plane 11
00  // 91 x147y-1 SB_DRIVE plane 12,11
48  // 92 x147y-1 SB_BIG plane 12
12  // 93 x147y-1 SB_BIG plane 12
A8  // 94 x148y0 SB_SML plane 1
82  // 95 x148y0 SB_SML plane 2,1
2A  // 96 x148y0 SB_SML plane 2
A8  // 97 x148y0 SB_SML plane 3
82  // 98 x148y0 SB_SML plane 4,3
2A  // 99 x148y0 SB_SML plane 4
A8  // 100 x148y0 SB_SML plane 5
82  // 101 x148y0 SB_SML plane 6,5
2A  // 102 x148y0 SB_SML plane 6
A8  // 103 x148y0 SB_SML plane 7
82  // 104 x148y0 SB_SML plane 8,7
2A  // 105 x148y0 SB_SML plane 8
A8  // 106 x148y0 SB_SML plane 9
82  // 107 x148y0 SB_SML plane 10,9
2A  // 108 x148y0 SB_SML plane 10
A8  // 109 x148y0 SB_SML plane 11
82  // 110 x148y0 SB_SML plane 12,11
2A  // 111 x148y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x149y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 251E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4B // x_sel: 149
00 // y_sel: -1
10 // -- CRC low byte
5E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2526
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x149y-2
00  // 14 bottom_edge_EN1 at x149y-2
00  // 15 bottom_edge_EN2 at x149y-2
00  // 16 bottom_edge_EN3 at x149y-2
00  // 17 bottom_edge_EN4 at x149y-2
00  // 18 bottom_edge_EN5 at x149y-2
00  // 19 bottom_edge_EN0 at x150y-2
00  // 20 bottom_edge_EN1 at x150y-2
00  // 21 bottom_edge_EN2 at x150y-2
00  // 22 bottom_edge_EN3 at x150y-2
00  // 23 bottom_edge_EN4 at x150y-2
00  // 24 bottom_edge_EN5 at x150y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x150y0 SB_BIG plane 1
12  // 65 x150y0 SB_BIG plane 1
00  // 66 x150y0 SB_DRIVE plane 2,1
48  // 67 x150y0 SB_BIG plane 2
12  // 68 x150y0 SB_BIG plane 2
48  // 69 x150y0 SB_BIG plane 3
12  // 70 x150y0 SB_BIG plane 3
00  // 71 x150y0 SB_DRIVE plane 4,3
48  // 72 x150y0 SB_BIG plane 4
12  // 73 x150y0 SB_BIG plane 4
48  // 74 x150y0 SB_BIG plane 5
12  // 75 x150y0 SB_BIG plane 5
00  // 76 x150y0 SB_DRIVE plane 6,5
48  // 77 x150y0 SB_BIG plane 6
12  // 78 x150y0 SB_BIG plane 6
48  // 79 x150y0 SB_BIG plane 7
12  // 80 x150y0 SB_BIG plane 7
00  // 81 x150y0 SB_DRIVE plane 8,7
48  // 82 x150y0 SB_BIG plane 8
12  // 83 x150y0 SB_BIG plane 8
48  // 84 x150y0 SB_BIG plane 9
12  // 85 x150y0 SB_BIG plane 9
00  // 86 x150y0 SB_DRIVE plane 10,9
48  // 87 x150y0 SB_BIG plane 10
12  // 88 x150y0 SB_BIG plane 10
48  // 89 x150y0 SB_BIG plane 11
12  // 90 x150y0 SB_BIG plane 11
00  // 91 x150y0 SB_DRIVE plane 12,11
48  // 92 x150y0 SB_BIG plane 12
12  // 93 x150y0 SB_BIG plane 12
A8  // 94 x149y-1 SB_SML plane 1
82  // 95 x149y-1 SB_SML plane 2,1
2A  // 96 x149y-1 SB_SML plane 2
A8  // 97 x149y-1 SB_SML plane 3
82  // 98 x149y-1 SB_SML plane 4,3
2A  // 99 x149y-1 SB_SML plane 4
A8  // 100 x149y-1 SB_SML plane 5
82  // 101 x149y-1 SB_SML plane 6,5
2A  // 102 x149y-1 SB_SML plane 6
A8  // 103 x149y-1 SB_SML plane 7
82  // 104 x149y-1 SB_SML plane 8,7
2A  // 105 x149y-1 SB_SML plane 8
A8  // 106 x149y-1 SB_SML plane 9
82  // 107 x149y-1 SB_SML plane 10,9
2A  // 108 x149y-1 SB_SML plane 10
A8  // 109 x149y-1 SB_SML plane 11
82  // 110 x149y-1 SB_SML plane 12,11
2A  // 111 x149y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x151y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 259C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4C // x_sel: 151
00 // y_sel: -1
18 // -- CRC low byte
13 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 25A4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x151y-2
00  // 14 bottom_edge_EN1 at x151y-2
00  // 15 bottom_edge_EN2 at x151y-2
00  // 16 bottom_edge_EN3 at x151y-2
00  // 17 bottom_edge_EN4 at x151y-2
00  // 18 bottom_edge_EN5 at x151y-2
00  // 19 bottom_edge_EN0 at x152y-2
00  // 20 bottom_edge_EN1 at x152y-2
00  // 21 bottom_edge_EN2 at x152y-2
00  // 22 bottom_edge_EN3 at x152y-2
00  // 23 bottom_edge_EN4 at x152y-2
00  // 24 bottom_edge_EN5 at x152y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x151y-1 SB_BIG plane 1
12  // 65 x151y-1 SB_BIG plane 1
00  // 66 x151y-1 SB_DRIVE plane 2,1
48  // 67 x151y-1 SB_BIG plane 2
12  // 68 x151y-1 SB_BIG plane 2
48  // 69 x151y-1 SB_BIG plane 3
12  // 70 x151y-1 SB_BIG plane 3
00  // 71 x151y-1 SB_DRIVE plane 4,3
48  // 72 x151y-1 SB_BIG plane 4
12  // 73 x151y-1 SB_BIG plane 4
48  // 74 x151y-1 SB_BIG plane 5
12  // 75 x151y-1 SB_BIG plane 5
00  // 76 x151y-1 SB_DRIVE plane 6,5
48  // 77 x151y-1 SB_BIG plane 6
12  // 78 x151y-1 SB_BIG plane 6
48  // 79 x151y-1 SB_BIG plane 7
12  // 80 x151y-1 SB_BIG plane 7
00  // 81 x151y-1 SB_DRIVE plane 8,7
48  // 82 x151y-1 SB_BIG plane 8
12  // 83 x151y-1 SB_BIG plane 8
48  // 84 x151y-1 SB_BIG plane 9
12  // 85 x151y-1 SB_BIG plane 9
00  // 86 x151y-1 SB_DRIVE plane 10,9
48  // 87 x151y-1 SB_BIG plane 10
12  // 88 x151y-1 SB_BIG plane 10
48  // 89 x151y-1 SB_BIG plane 11
12  // 90 x151y-1 SB_BIG plane 11
00  // 91 x151y-1 SB_DRIVE plane 12,11
48  // 92 x151y-1 SB_BIG plane 12
12  // 93 x151y-1 SB_BIG plane 12
A8  // 94 x152y0 SB_SML plane 1
82  // 95 x152y0 SB_SML plane 2,1
2A  // 96 x152y0 SB_SML plane 2
A8  // 97 x152y0 SB_SML plane 3
82  // 98 x152y0 SB_SML plane 4,3
2A  // 99 x152y0 SB_SML plane 4
A8  // 100 x152y0 SB_SML plane 5
82  // 101 x152y0 SB_SML plane 6,5
2A  // 102 x152y0 SB_SML plane 6
A8  // 103 x152y0 SB_SML plane 7
82  // 104 x152y0 SB_SML plane 8,7
2A  // 105 x152y0 SB_SML plane 8
A8  // 106 x152y0 SB_SML plane 9
82  // 107 x152y0 SB_SML plane 10,9
2A  // 108 x152y0 SB_SML plane 10
A8  // 109 x152y0 SB_SML plane 11
82  // 110 x152y0 SB_SML plane 12,11
2A  // 111 x152y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x153y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 261A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4D // x_sel: 153
00 // y_sel: -1
C0 // -- CRC low byte
0A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2622
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x153y-2
00  // 14 bottom_edge_EN1 at x153y-2
00  // 15 bottom_edge_EN2 at x153y-2
00  // 16 bottom_edge_EN3 at x153y-2
00  // 17 bottom_edge_EN4 at x153y-2
00  // 18 bottom_edge_EN5 at x153y-2
00  // 19 bottom_edge_EN0 at x154y-2
00  // 20 bottom_edge_EN1 at x154y-2
00  // 21 bottom_edge_EN2 at x154y-2
00  // 22 bottom_edge_EN3 at x154y-2
00  // 23 bottom_edge_EN4 at x154y-2
00  // 24 bottom_edge_EN5 at x154y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x154y0 SB_BIG plane 1
12  // 65 x154y0 SB_BIG plane 1
00  // 66 x154y0 SB_DRIVE plane 2,1
48  // 67 x154y0 SB_BIG plane 2
12  // 68 x154y0 SB_BIG plane 2
48  // 69 x154y0 SB_BIG plane 3
12  // 70 x154y0 SB_BIG plane 3
00  // 71 x154y0 SB_DRIVE plane 4,3
48  // 72 x154y0 SB_BIG plane 4
12  // 73 x154y0 SB_BIG plane 4
48  // 74 x154y0 SB_BIG plane 5
12  // 75 x154y0 SB_BIG plane 5
00  // 76 x154y0 SB_DRIVE plane 6,5
48  // 77 x154y0 SB_BIG plane 6
12  // 78 x154y0 SB_BIG plane 6
48  // 79 x154y0 SB_BIG plane 7
12  // 80 x154y0 SB_BIG plane 7
00  // 81 x154y0 SB_DRIVE plane 8,7
48  // 82 x154y0 SB_BIG plane 8
12  // 83 x154y0 SB_BIG plane 8
48  // 84 x154y0 SB_BIG plane 9
12  // 85 x154y0 SB_BIG plane 9
00  // 86 x154y0 SB_DRIVE plane 10,9
48  // 87 x154y0 SB_BIG plane 10
12  // 88 x154y0 SB_BIG plane 10
48  // 89 x154y0 SB_BIG plane 11
12  // 90 x154y0 SB_BIG plane 11
00  // 91 x154y0 SB_DRIVE plane 12,11
48  // 92 x154y0 SB_BIG plane 12
12  // 93 x154y0 SB_BIG plane 12
A8  // 94 x153y-1 SB_SML plane 1
82  // 95 x153y-1 SB_SML plane 2,1
2A  // 96 x153y-1 SB_SML plane 2
A8  // 97 x153y-1 SB_SML plane 3
82  // 98 x153y-1 SB_SML plane 4,3
2A  // 99 x153y-1 SB_SML plane 4
A8  // 100 x153y-1 SB_SML plane 5
82  // 101 x153y-1 SB_SML plane 6,5
2A  // 102 x153y-1 SB_SML plane 6
A8  // 103 x153y-1 SB_SML plane 7
82  // 104 x153y-1 SB_SML plane 8,7
2A  // 105 x153y-1 SB_SML plane 8
A8  // 106 x153y-1 SB_SML plane 9
82  // 107 x153y-1 SB_SML plane 10,9
2A  // 108 x153y-1 SB_SML plane 10
A8  // 109 x153y-1 SB_SML plane 11
82  // 110 x153y-1 SB_SML plane 12,11
2A  // 111 x153y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x155y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2698     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4E // x_sel: 155
00 // y_sel: -1
A8 // -- CRC low byte
20 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 26A0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x155y-2
00  // 14 bottom_edge_EN1 at x155y-2
00  // 15 bottom_edge_EN2 at x155y-2
00  // 16 bottom_edge_EN3 at x155y-2
00  // 17 bottom_edge_EN4 at x155y-2
00  // 18 bottom_edge_EN5 at x155y-2
00  // 19 bottom_edge_EN0 at x156y-2
00  // 20 bottom_edge_EN1 at x156y-2
00  // 21 bottom_edge_EN2 at x156y-2
00  // 22 bottom_edge_EN3 at x156y-2
00  // 23 bottom_edge_EN4 at x156y-2
00  // 24 bottom_edge_EN5 at x156y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x155y-1 SB_BIG plane 1
12  // 65 x155y-1 SB_BIG plane 1
00  // 66 x155y-1 SB_DRIVE plane 2,1
48  // 67 x155y-1 SB_BIG plane 2
12  // 68 x155y-1 SB_BIG plane 2
48  // 69 x155y-1 SB_BIG plane 3
12  // 70 x155y-1 SB_BIG plane 3
00  // 71 x155y-1 SB_DRIVE plane 4,3
48  // 72 x155y-1 SB_BIG plane 4
12  // 73 x155y-1 SB_BIG plane 4
48  // 74 x155y-1 SB_BIG plane 5
12  // 75 x155y-1 SB_BIG plane 5
00  // 76 x155y-1 SB_DRIVE plane 6,5
48  // 77 x155y-1 SB_BIG plane 6
12  // 78 x155y-1 SB_BIG plane 6
48  // 79 x155y-1 SB_BIG plane 7
12  // 80 x155y-1 SB_BIG plane 7
00  // 81 x155y-1 SB_DRIVE plane 8,7
48  // 82 x155y-1 SB_BIG plane 8
12  // 83 x155y-1 SB_BIG plane 8
48  // 84 x155y-1 SB_BIG plane 9
12  // 85 x155y-1 SB_BIG plane 9
00  // 86 x155y-1 SB_DRIVE plane 10,9
48  // 87 x155y-1 SB_BIG plane 10
12  // 88 x155y-1 SB_BIG plane 10
48  // 89 x155y-1 SB_BIG plane 11
12  // 90 x155y-1 SB_BIG plane 11
00  // 91 x155y-1 SB_DRIVE plane 12,11
48  // 92 x155y-1 SB_BIG plane 12
12  // 93 x155y-1 SB_BIG plane 12
A8  // 94 x156y0 SB_SML plane 1
82  // 95 x156y0 SB_SML plane 2,1
2A  // 96 x156y0 SB_SML plane 2
A8  // 97 x156y0 SB_SML plane 3
82  // 98 x156y0 SB_SML plane 4,3
2A  // 99 x156y0 SB_SML plane 4
A8  // 100 x156y0 SB_SML plane 5
82  // 101 x156y0 SB_SML plane 6,5
2A  // 102 x156y0 SB_SML plane 6
A8  // 103 x156y0 SB_SML plane 7
82  // 104 x156y0 SB_SML plane 8,7
2A  // 105 x156y0 SB_SML plane 8
A8  // 106 x156y0 SB_SML plane 9
82  // 107 x156y0 SB_SML plane 10,9
2A  // 108 x156y0 SB_SML plane 10
A8  // 109 x156y0 SB_SML plane 11
82  // 110 x156y0 SB_SML plane 12,11
2A  // 111 x156y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x157y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2716     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4F // x_sel: 157
00 // y_sel: -1
70 // -- CRC low byte
39 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 271E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x157y-2
00  // 14 bottom_edge_EN1 at x157y-2
00  // 15 bottom_edge_EN2 at x157y-2
00  // 16 bottom_edge_EN3 at x157y-2
00  // 17 bottom_edge_EN4 at x157y-2
00  // 18 bottom_edge_EN5 at x157y-2
00  // 19 bottom_edge_EN0 at x158y-2
00  // 20 bottom_edge_EN1 at x158y-2
00  // 21 bottom_edge_EN2 at x158y-2
00  // 22 bottom_edge_EN3 at x158y-2
00  // 23 bottom_edge_EN4 at x158y-2
00  // 24 bottom_edge_EN5 at x158y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x158y0 SB_BIG plane 1
12  // 65 x158y0 SB_BIG plane 1
00  // 66 x158y0 SB_DRIVE plane 2,1
48  // 67 x158y0 SB_BIG plane 2
12  // 68 x158y0 SB_BIG plane 2
48  // 69 x158y0 SB_BIG plane 3
12  // 70 x158y0 SB_BIG plane 3
00  // 71 x158y0 SB_DRIVE plane 4,3
48  // 72 x158y0 SB_BIG plane 4
12  // 73 x158y0 SB_BIG plane 4
48  // 74 x158y0 SB_BIG plane 5
12  // 75 x158y0 SB_BIG plane 5
00  // 76 x158y0 SB_DRIVE plane 6,5
48  // 77 x158y0 SB_BIG plane 6
12  // 78 x158y0 SB_BIG plane 6
48  // 79 x158y0 SB_BIG plane 7
12  // 80 x158y0 SB_BIG plane 7
00  // 81 x158y0 SB_DRIVE plane 8,7
48  // 82 x158y0 SB_BIG plane 8
12  // 83 x158y0 SB_BIG plane 8
48  // 84 x158y0 SB_BIG plane 9
12  // 85 x158y0 SB_BIG plane 9
00  // 86 x158y0 SB_DRIVE plane 10,9
48  // 87 x158y0 SB_BIG plane 10
12  // 88 x158y0 SB_BIG plane 10
48  // 89 x158y0 SB_BIG plane 11
12  // 90 x158y0 SB_BIG plane 11
00  // 91 x158y0 SB_DRIVE plane 12,11
48  // 92 x158y0 SB_BIG plane 12
12  // 93 x158y0 SB_BIG plane 12
A8  // 94 x157y-1 SB_SML plane 1
82  // 95 x157y-1 SB_SML plane 2,1
2A  // 96 x157y-1 SB_SML plane 2
A8  // 97 x157y-1 SB_SML plane 3
82  // 98 x157y-1 SB_SML plane 4,3
2A  // 99 x157y-1 SB_SML plane 4
A8  // 100 x157y-1 SB_SML plane 5
82  // 101 x157y-1 SB_SML plane 6,5
2A  // 102 x157y-1 SB_SML plane 6
A8  // 103 x157y-1 SB_SML plane 7
82  // 104 x157y-1 SB_SML plane 8,7
2A  // 105 x157y-1 SB_SML plane 8
A8  // 106 x157y-1 SB_SML plane 9
82  // 107 x157y-1 SB_SML plane 10,9
2A  // 108 x157y-1 SB_SML plane 10
A8  // 109 x157y-1 SB_SML plane 11
82  // 110 x157y-1 SB_SML plane 12,11
2A  // 111 x157y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x159y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2794     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
50 // x_sel: 159
00 // y_sel: -1
29 // -- CRC low byte
2F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 279C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x159y-2
00  // 14 bottom_edge_EN1 at x159y-2
00  // 15 bottom_edge_EN2 at x159y-2
00  // 16 bottom_edge_EN3 at x159y-2
00  // 17 bottom_edge_EN4 at x159y-2
00  // 18 bottom_edge_EN5 at x159y-2
00  // 19 bottom_edge_EN0 at x160y-2
00  // 20 bottom_edge_EN1 at x160y-2
00  // 21 bottom_edge_EN2 at x160y-2
00  // 22 bottom_edge_EN3 at x160y-2
00  // 23 bottom_edge_EN4 at x160y-2
00  // 24 bottom_edge_EN5 at x160y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x159y-1 SB_BIG plane 1
12  // 65 x159y-1 SB_BIG plane 1
00  // 66 x159y-1 SB_DRIVE plane 2,1
48  // 67 x159y-1 SB_BIG plane 2
12  // 68 x159y-1 SB_BIG plane 2
48  // 69 x159y-1 SB_BIG plane 3
12  // 70 x159y-1 SB_BIG plane 3
00  // 71 x159y-1 SB_DRIVE plane 4,3
48  // 72 x159y-1 SB_BIG plane 4
12  // 73 x159y-1 SB_BIG plane 4
48  // 74 x159y-1 SB_BIG plane 5
12  // 75 x159y-1 SB_BIG plane 5
00  // 76 x159y-1 SB_DRIVE plane 6,5
48  // 77 x159y-1 SB_BIG plane 6
12  // 78 x159y-1 SB_BIG plane 6
48  // 79 x159y-1 SB_BIG plane 7
12  // 80 x159y-1 SB_BIG plane 7
00  // 81 x159y-1 SB_DRIVE plane 8,7
48  // 82 x159y-1 SB_BIG plane 8
12  // 83 x159y-1 SB_BIG plane 8
48  // 84 x159y-1 SB_BIG plane 9
12  // 85 x159y-1 SB_BIG plane 9
00  // 86 x159y-1 SB_DRIVE plane 10,9
48  // 87 x159y-1 SB_BIG plane 10
12  // 88 x159y-1 SB_BIG plane 10
48  // 89 x159y-1 SB_BIG plane 11
12  // 90 x159y-1 SB_BIG plane 11
00  // 91 x159y-1 SB_DRIVE plane 12,11
48  // 92 x159y-1 SB_BIG plane 12
12  // 93 x159y-1 SB_BIG plane 12
A8  // 94 x160y0 SB_SML plane 1
82  // 95 x160y0 SB_SML plane 2,1
2A  // 96 x160y0 SB_SML plane 2
A8  // 97 x160y0 SB_SML plane 3
82  // 98 x160y0 SB_SML plane 4,3
2A  // 99 x160y0 SB_SML plane 4
A8  // 100 x160y0 SB_SML plane 5
82  // 101 x160y0 SB_SML plane 6,5
2A  // 102 x160y0 SB_SML plane 6
A8  // 103 x160y0 SB_SML plane 7
82  // 104 x160y0 SB_SML plane 8,7
2A  // 105 x160y0 SB_SML plane 8
A8  // 106 x160y0 SB_SML plane 9
82  // 107 x160y0 SB_SML plane 10,9
2A  // 108 x160y0 SB_SML plane 10
A8  // 109 x160y0 SB_SML plane 11
82  // 110 x160y0 SB_SML plane 12,11
2A  // 111 x160y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2812     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
00 // y_sel: -1
F1 // -- CRC low byte
36 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 281A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x161y-2
00  // 14 bottom_edge_EN1 at x161y-2
00  // 15 bottom_edge_EN2 at x161y-2
00  // 16 bottom_edge_EN3 at x161y-2
00  // 17 bottom_edge_EN4 at x161y-2
00  // 18 bottom_edge_EN5 at x161y-2
00  // 19 bottom_edge_EN0 at x162y-2
00  // 20 bottom_edge_EN1 at x162y-2
00  // 21 bottom_edge_EN2 at x162y-2
00  // 22 bottom_edge_EN3 at x162y-2
00  // 23 bottom_edge_EN4 at x162y-2
00  // 24 bottom_edge_EN5 at x162y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y0 SB_BIG plane 1
12  // 65 x162y0 SB_BIG plane 1
00  // 66 x162y0 SB_DRIVE plane 2,1
48  // 67 x162y0 SB_BIG plane 2
12  // 68 x162y0 SB_BIG plane 2
48  // 69 x162y0 SB_BIG plane 3
12  // 70 x162y0 SB_BIG plane 3
00  // 71 x162y0 SB_DRIVE plane 4,3
48  // 72 x162y0 SB_BIG plane 4
12  // 73 x162y0 SB_BIG plane 4
48  // 74 x162y0 SB_BIG plane 5
12  // 75 x162y0 SB_BIG plane 5
00  // 76 x162y0 SB_DRIVE plane 6,5
48  // 77 x162y0 SB_BIG plane 6
12  // 78 x162y0 SB_BIG plane 6
48  // 79 x162y0 SB_BIG plane 7
12  // 80 x162y0 SB_BIG plane 7
00  // 81 x162y0 SB_DRIVE plane 8,7
48  // 82 x162y0 SB_BIG plane 8
12  // 83 x162y0 SB_BIG plane 8
48  // 84 x162y0 SB_BIG plane 9
12  // 85 x162y0 SB_BIG plane 9
00  // 86 x162y0 SB_DRIVE plane 10,9
48  // 87 x162y0 SB_BIG plane 10
12  // 88 x162y0 SB_BIG plane 10
48  // 89 x162y0 SB_BIG plane 11
12  // 90 x162y0 SB_BIG plane 11
00  // 91 x162y0 SB_DRIVE plane 12,11
48  // 92 x162y0 SB_BIG plane 12
12  // 93 x162y0 SB_BIG plane 12
A8  // 94 x161y-1 SB_SML plane 1
82  // 95 x161y-1 SB_SML plane 2,1
2A  // 96 x161y-1 SB_SML plane 2
A8  // 97 x161y-1 SB_SML plane 3
82  // 98 x161y-1 SB_SML plane 4,3
2A  // 99 x161y-1 SB_SML plane 4
A8  // 100 x161y-1 SB_SML plane 5
82  // 101 x161y-1 SB_SML plane 6,5
2A  // 102 x161y-1 SB_SML plane 6
A8  // 103 x161y-1 SB_SML plane 7
82  // 104 x161y-1 SB_SML plane 8,7
2A  // 105 x161y-1 SB_SML plane 8
A8  // 106 x161y-1 SB_SML plane 9
82  // 107 x161y-1 SB_SML plane 10,9
2A  // 108 x161y-1 SB_SML plane 10
A8  // 109 x161y-1 SB_SML plane 11
82  // 110 x161y-1 SB_SML plane 12,11
2A  // 111 x161y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2890     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
01 // y_sel: 1
57 // -- CRC low byte
ED // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2898
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y1
00  // 14 left_edge_EN1 at x-2y1
00  // 15 left_edge_EN2 at x-2y1
00  // 16 left_edge_EN0 at x-2y2
00  // 17 left_edge_EN1 at x-2y2
00  // 18 left_edge_EN2 at x-2y2
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y2 SB_BIG plane 1
12  // 65 x0y2 SB_BIG plane 1
00  // 66 x0y2 SB_DRIVE plane 2,1
48  // 67 x0y2 SB_BIG plane 2
12  // 68 x0y2 SB_BIG plane 2
48  // 69 x0y2 SB_BIG plane 3
12  // 70 x0y2 SB_BIG plane 3
00  // 71 x0y2 SB_DRIVE plane 4,3
48  // 72 x0y2 SB_BIG plane 4
12  // 73 x0y2 SB_BIG plane 4
48  // 74 x0y2 SB_BIG plane 5
12  // 75 x0y2 SB_BIG plane 5
00  // 76 x0y2 SB_DRIVE plane 6,5
48  // 77 x0y2 SB_BIG plane 6
12  // 78 x0y2 SB_BIG plane 6
48  // 79 x0y2 SB_BIG plane 7
12  // 80 x0y2 SB_BIG plane 7
00  // 81 x0y2 SB_DRIVE plane 8,7
48  // 82 x0y2 SB_BIG plane 8
12  // 83 x0y2 SB_BIG plane 8
48  // 84 x0y2 SB_BIG plane 9
12  // 85 x0y2 SB_BIG plane 9
00  // 86 x0y2 SB_DRIVE plane 10,9
48  // 87 x0y2 SB_BIG plane 10
12  // 88 x0y2 SB_BIG plane 10
48  // 89 x0y2 SB_BIG plane 11
12  // 90 x0y2 SB_BIG plane 11
00  // 91 x0y2 SB_DRIVE plane 12,11
48  // 92 x0y2 SB_BIG plane 12
12  // 93 x0y2 SB_BIG plane 12
A8  // 94 x-1y1 SB_SML plane 1
82  // 95 x-1y1 SB_SML plane 2,1
2A  // 96 x-1y1 SB_SML plane 2
A8  // 97 x-1y1 SB_SML plane 3
82  // 98 x-1y1 SB_SML plane 4,3
2A  // 99 x-1y1 SB_SML plane 4
A8  // 100 x-1y1 SB_SML plane 5
82  // 101 x-1y1 SB_SML plane 6,5
2A  // 102 x-1y1 SB_SML plane 6
A8  // 103 x-1y1 SB_SML plane 7
82  // 104 x-1y1 SB_SML plane 8,7
2A  // 105 x-1y1 SB_SML plane 8
A8  // 106 x-1y1 SB_SML plane 9
82  // 107 x-1y1 SB_SML plane 10,9
2A  // 108 x-1y1 SB_SML plane 10
A8  // 109 x-1y1 SB_SML plane 11
82  // 110 x-1y1 SB_SML plane 12,11
2A  // 111 x-1y1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x89y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 290E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
01 // y_sel: 1
1C // -- CRC low byte
7E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2916
56 // Length: 86
2E // -- CRC low byte
0F // -- CRC high byte
00  //  0 x89y1 CPE[0]
00  //  1 x89y1 CPE[1]
00  //  2 x89y1 CPE[2]
00  //  3 x89y1 CPE[3]
00  //  4 x89y1 CPE[4]
00  //  5 x89y1 CPE[5]
00  //  6 x89y1 CPE[6]
00  //  7 x89y1 CPE[7]
00  //  8 x89y1 CPE[8]
00  //  9 x89y1 CPE[9]
00  // 10 x89y2 CPE[0]
00  // 11 x89y2 CPE[1]
00  // 12 x89y2 CPE[2]
00  // 13 x89y2 CPE[3]
00  // 14 x89y2 CPE[4]
00  // 15 x89y2 CPE[5]
00  // 16 x89y2 CPE[6]
00  // 17 x89y2 CPE[7]
00  // 18 x89y2 CPE[8]
00  // 19 x89y2 CPE[9]
00  // 20 x90y1 CPE[0]
00  // 21 x90y1 CPE[1]
00  // 22 x90y1 CPE[2]
00  // 23 x90y1 CPE[3]
00  // 24 x90y1 CPE[4]
00  // 25 x90y1 CPE[5]
00  // 26 x90y1 CPE[6]
00  // 27 x90y1 CPE[7]
00  // 28 x90y1 CPE[8]
00  // 29 x90y1 CPE[9]
00  // 30 x90y2 CPE[0]
00  // 31 x90y2 CPE[1]
00  // 32 x90y2 CPE[2]
00  // 33 x90y2 CPE[3]
00  // 34 x90y2 CPE[4]
00  // 35 x90y2 CPE[5]
00  // 36 x90y2 CPE[6]
00  // 37 x90y2 CPE[7]
00  // 38 x90y2 CPE[8]
00  // 39 x90y2 CPE[9]
00  // 40 x89y1 INMUX plane 2,1
00  // 41 x89y1 INMUX plane 4,3
00  // 42 x89y1 INMUX plane 6,5
00  // 43 x89y1 INMUX plane 8,7
00  // 44 x89y1 INMUX plane 10,9
00  // 45 x89y1 INMUX plane 12,11
00  // 46 x89y2 INMUX plane 2,1
00  // 47 x89y2 INMUX plane 4,3
00  // 48 x89y2 INMUX plane 6,5
00  // 49 x89y2 INMUX plane 8,7
00  // 50 x89y2 INMUX plane 10,9
00  // 51 x89y2 INMUX plane 12,11
00  // 52 x90y1 INMUX plane 2,1
00  // 53 x90y1 INMUX plane 4,3
00  // 54 x90y1 INMUX plane 6,5
00  // 55 x90y1 INMUX plane 8,7
00  // 56 x90y1 INMUX plane 10,9
00  // 57 x90y1 INMUX plane 12,11
00  // 58 x90y2 INMUX plane 2,1
00  // 59 x90y2 INMUX plane 4,3
00  // 60 x90y2 INMUX plane 6,5
00  // 61 x90y2 INMUX plane 8,7
00  // 62 x90y2 INMUX plane 10,9
00  // 63 x90y2 INMUX plane 12,11
00  // 64 x89y1 SB_BIG plane 1
00  // 65 x89y1 SB_BIG plane 1
00  // 66 x89y1 SB_DRIVE plane 2,1
00  // 67 x89y1 SB_BIG plane 2
00  // 68 x89y1 SB_BIG plane 2
00  // 69 x89y1 SB_BIG plane 3
00  // 70 x89y1 SB_BIG plane 3
00  // 71 x89y1 SB_DRIVE plane 4,3
00  // 72 x89y1 SB_BIG plane 4
00  // 73 x89y1 SB_BIG plane 4
00  // 74 x89y1 SB_BIG plane 5
00  // 75 x89y1 SB_BIG plane 5
00  // 76 x89y1 SB_DRIVE plane 6,5
00  // 77 x89y1 SB_BIG plane 6
00  // 78 x89y1 SB_BIG plane 6
00  // 79 x89y1 SB_BIG plane 7
00  // 80 x89y1 SB_BIG plane 7
00  // 81 x89y1 SB_DRIVE plane 8,7
00  // 82 x89y1 SB_BIG plane 8
00  // 83 x89y1 SB_BIG plane 8
C0  // 84 x89y1 SB_BIG plane 9
01  // 85 x89y1 SB_BIG plane 9
52 // -- CRC low byte
1B // -- CRC high byte


// Config Latches on x91y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2972     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
01 // y_sel: 1
74 // -- CRC low byte
54 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 297A
56 // Length: 86
2E // -- CRC low byte
0F // -- CRC high byte
00  //  0 x91y1 CPE[0]
00  //  1 x91y1 CPE[1]
00  //  2 x91y1 CPE[2]
00  //  3 x91y1 CPE[3]
00  //  4 x91y1 CPE[4]
00  //  5 x91y1 CPE[5]
00  //  6 x91y1 CPE[6]
00  //  7 x91y1 CPE[7]
00  //  8 x91y1 CPE[8]
00  //  9 x91y1 CPE[9]
00  // 10 x91y2 CPE[0]
00  // 11 x91y2 CPE[1]
00  // 12 x91y2 CPE[2]
00  // 13 x91y2 CPE[3]
00  // 14 x91y2 CPE[4]
00  // 15 x91y2 CPE[5]
00  // 16 x91y2 CPE[6]
00  // 17 x91y2 CPE[7]
00  // 18 x91y2 CPE[8]
00  // 19 x91y2 CPE[9]
00  // 20 x92y1 CPE[0]
00  // 21 x92y1 CPE[1]
00  // 22 x92y1 CPE[2]
00  // 23 x92y1 CPE[3]
00  // 24 x92y1 CPE[4]
00  // 25 x92y1 CPE[5]
00  // 26 x92y1 CPE[6]
00  // 27 x92y1 CPE[7]
00  // 28 x92y1 CPE[8]
00  // 29 x92y1 CPE[9]
00  // 30 x92y2 CPE[0]
00  // 31 x92y2 CPE[1]
00  // 32 x92y2 CPE[2]
00  // 33 x92y2 CPE[3]
00  // 34 x92y2 CPE[4]
00  // 35 x92y2 CPE[5]
00  // 36 x92y2 CPE[6]
00  // 37 x92y2 CPE[7]
00  // 38 x92y2 CPE[8]
00  // 39 x92y2 CPE[9]
00  // 40 x91y1 INMUX plane 2,1
00  // 41 x91y1 INMUX plane 4,3
00  // 42 x91y1 INMUX plane 6,5
00  // 43 x91y1 INMUX plane 8,7
00  // 44 x91y1 INMUX plane 10,9
00  // 45 x91y1 INMUX plane 12,11
00  // 46 x91y2 INMUX plane 2,1
00  // 47 x91y2 INMUX plane 4,3
00  // 48 x91y2 INMUX plane 6,5
00  // 49 x91y2 INMUX plane 8,7
00  // 50 x91y2 INMUX plane 10,9
00  // 51 x91y2 INMUX plane 12,11
00  // 52 x92y1 INMUX plane 2,1
00  // 53 x92y1 INMUX plane 4,3
00  // 54 x92y1 INMUX plane 6,5
00  // 55 x92y1 INMUX plane 8,7
00  // 56 x92y1 INMUX plane 10,9
00  // 57 x92y1 INMUX plane 12,11
00  // 58 x92y2 INMUX plane 2,1
00  // 59 x92y2 INMUX plane 4,3
00  // 60 x92y2 INMUX plane 6,5
00  // 61 x92y2 INMUX plane 8,7
00  // 62 x92y2 INMUX plane 10,9
00  // 63 x92y2 INMUX plane 12,11
00  // 64 x92y2 SB_BIG plane 1
00  // 65 x92y2 SB_BIG plane 1
00  // 66 x92y2 SB_DRIVE plane 2,1
00  // 67 x92y2 SB_BIG plane 2
00  // 68 x92y2 SB_BIG plane 2
00  // 69 x92y2 SB_BIG plane 3
00  // 70 x92y2 SB_BIG plane 3
00  // 71 x92y2 SB_DRIVE plane 4,3
00  // 72 x92y2 SB_BIG plane 4
00  // 73 x92y2 SB_BIG plane 4
00  // 74 x92y2 SB_BIG plane 5
00  // 75 x92y2 SB_BIG plane 5
00  // 76 x92y2 SB_DRIVE plane 6,5
00  // 77 x92y2 SB_BIG plane 6
00  // 78 x92y2 SB_BIG plane 6
00  // 79 x92y2 SB_BIG plane 7
00  // 80 x92y2 SB_BIG plane 7
00  // 81 x92y2 SB_DRIVE plane 8,7
00  // 82 x92y2 SB_BIG plane 8
00  // 83 x92y2 SB_BIG plane 8
C0  // 84 x92y2 SB_BIG plane 9
01  // 85 x92y2 SB_BIG plane 9
52 // -- CRC low byte
1B // -- CRC high byte


// Config Latches on x93y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 29D6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
01 // y_sel: 1
AC // -- CRC low byte
4D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 29DE
56 // Length: 86
2E // -- CRC low byte
0F // -- CRC high byte
00  //  0 x93y1 CPE[0]
00  //  1 x93y1 CPE[1]
00  //  2 x93y1 CPE[2]
00  //  3 x93y1 CPE[3]
00  //  4 x93y1 CPE[4]
00  //  5 x93y1 CPE[5]
00  //  6 x93y1 CPE[6]
00  //  7 x93y1 CPE[7]
00  //  8 x93y1 CPE[8]
00  //  9 x93y1 CPE[9]
00  // 10 x93y2 CPE[0]
00  // 11 x93y2 CPE[1]
00  // 12 x93y2 CPE[2]
00  // 13 x93y2 CPE[3]
00  // 14 x93y2 CPE[4]
00  // 15 x93y2 CPE[5]
00  // 16 x93y2 CPE[6]
00  // 17 x93y2 CPE[7]
00  // 18 x93y2 CPE[8]
00  // 19 x93y2 CPE[9]
00  // 20 x94y1 CPE[0]
00  // 21 x94y1 CPE[1]
00  // 22 x94y1 CPE[2]
00  // 23 x94y1 CPE[3]
00  // 24 x94y1 CPE[4]
00  // 25 x94y1 CPE[5]
00  // 26 x94y1 CPE[6]
00  // 27 x94y1 CPE[7]
00  // 28 x94y1 CPE[8]
00  // 29 x94y1 CPE[9]
00  // 30 x94y2 CPE[0]
00  // 31 x94y2 CPE[1]
00  // 32 x94y2 CPE[2]
00  // 33 x94y2 CPE[3]
00  // 34 x94y2 CPE[4]
00  // 35 x94y2 CPE[5]
00  // 36 x94y2 CPE[6]
00  // 37 x94y2 CPE[7]
00  // 38 x94y2 CPE[8]
00  // 39 x94y2 CPE[9]
00  // 40 x93y1 INMUX plane 2,1
00  // 41 x93y1 INMUX plane 4,3
00  // 42 x93y1 INMUX plane 6,5
00  // 43 x93y1 INMUX plane 8,7
00  // 44 x93y1 INMUX plane 10,9
00  // 45 x93y1 INMUX plane 12,11
00  // 46 x93y2 INMUX plane 2,1
00  // 47 x93y2 INMUX plane 4,3
00  // 48 x93y2 INMUX plane 6,5
00  // 49 x93y2 INMUX plane 8,7
00  // 50 x93y2 INMUX plane 10,9
00  // 51 x93y2 INMUX plane 12,11
00  // 52 x94y1 INMUX plane 2,1
00  // 53 x94y1 INMUX plane 4,3
00  // 54 x94y1 INMUX plane 6,5
00  // 55 x94y1 INMUX plane 8,7
00  // 56 x94y1 INMUX plane 10,9
00  // 57 x94y1 INMUX plane 12,11
00  // 58 x94y2 INMUX plane 2,1
00  // 59 x94y2 INMUX plane 4,3
00  // 60 x94y2 INMUX plane 6,5
00  // 61 x94y2 INMUX plane 8,7
00  // 62 x94y2 INMUX plane 10,9
00  // 63 x94y2 INMUX plane 12,11
00  // 64 x93y1 SB_BIG plane 1
00  // 65 x93y1 SB_BIG plane 1
00  // 66 x93y1 SB_DRIVE plane 2,1
00  // 67 x93y1 SB_BIG plane 2
00  // 68 x93y1 SB_BIG plane 2
00  // 69 x93y1 SB_BIG plane 3
00  // 70 x93y1 SB_BIG plane 3
00  // 71 x93y1 SB_DRIVE plane 4,3
00  // 72 x93y1 SB_BIG plane 4
00  // 73 x93y1 SB_BIG plane 4
00  // 74 x93y1 SB_BIG plane 5
00  // 75 x93y1 SB_BIG plane 5
00  // 76 x93y1 SB_DRIVE plane 6,5
00  // 77 x93y1 SB_BIG plane 6
00  // 78 x93y1 SB_BIG plane 6
00  // 79 x93y1 SB_BIG plane 7
00  // 80 x93y1 SB_BIG plane 7
00  // 81 x93y1 SB_DRIVE plane 8,7
00  // 82 x93y1 SB_BIG plane 8
00  // 83 x93y1 SB_BIG plane 8
C0  // 84 x93y1 SB_BIG plane 9
01  // 85 x93y1 SB_BIG plane 9
52 // -- CRC low byte
1B // -- CRC high byte


// Config Latches on x95y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2A3A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
01 // y_sel: 1
F5 // -- CRC low byte
5B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2A42
56 // Length: 86
2E // -- CRC low byte
0F // -- CRC high byte
00  //  0 x95y1 CPE[0]
00  //  1 x95y1 CPE[1]
00  //  2 x95y1 CPE[2]
00  //  3 x95y1 CPE[3]
00  //  4 x95y1 CPE[4]
00  //  5 x95y1 CPE[5]
00  //  6 x95y1 CPE[6]
00  //  7 x95y1 CPE[7]
00  //  8 x95y1 CPE[8]
00  //  9 x95y1 CPE[9]
00  // 10 x95y2 CPE[0]
00  // 11 x95y2 CPE[1]
00  // 12 x95y2 CPE[2]
00  // 13 x95y2 CPE[3]
00  // 14 x95y2 CPE[4]
00  // 15 x95y2 CPE[5]
00  // 16 x95y2 CPE[6]
00  // 17 x95y2 CPE[7]
00  // 18 x95y2 CPE[8]
00  // 19 x95y2 CPE[9]
00  // 20 x96y1 CPE[0]
00  // 21 x96y1 CPE[1]
00  // 22 x96y1 CPE[2]
00  // 23 x96y1 CPE[3]
00  // 24 x96y1 CPE[4]
00  // 25 x96y1 CPE[5]
00  // 26 x96y1 CPE[6]
00  // 27 x96y1 CPE[7]
00  // 28 x96y1 CPE[8]
00  // 29 x96y1 CPE[9]
00  // 30 x96y2 CPE[0]
00  // 31 x96y2 CPE[1]
00  // 32 x96y2 CPE[2]
00  // 33 x96y2 CPE[3]
00  // 34 x96y2 CPE[4]
00  // 35 x96y2 CPE[5]
00  // 36 x96y2 CPE[6]
00  // 37 x96y2 CPE[7]
00  // 38 x96y2 CPE[8]
00  // 39 x96y2 CPE[9]
00  // 40 x95y1 INMUX plane 2,1
00  // 41 x95y1 INMUX plane 4,3
00  // 42 x95y1 INMUX plane 6,5
00  // 43 x95y1 INMUX plane 8,7
00  // 44 x95y1 INMUX plane 10,9
00  // 45 x95y1 INMUX plane 12,11
00  // 46 x95y2 INMUX plane 2,1
00  // 47 x95y2 INMUX plane 4,3
00  // 48 x95y2 INMUX plane 6,5
00  // 49 x95y2 INMUX plane 8,7
00  // 50 x95y2 INMUX plane 10,9
00  // 51 x95y2 INMUX plane 12,11
00  // 52 x96y1 INMUX plane 2,1
00  // 53 x96y1 INMUX plane 4,3
00  // 54 x96y1 INMUX plane 6,5
00  // 55 x96y1 INMUX plane 8,7
00  // 56 x96y1 INMUX plane 10,9
00  // 57 x96y1 INMUX plane 12,11
00  // 58 x96y2 INMUX plane 2,1
00  // 59 x96y2 INMUX plane 4,3
00  // 60 x96y2 INMUX plane 6,5
00  // 61 x96y2 INMUX plane 8,7
00  // 62 x96y2 INMUX plane 10,9
00  // 63 x96y2 INMUX plane 12,11
00  // 64 x96y2 SB_BIG plane 1
00  // 65 x96y2 SB_BIG plane 1
00  // 66 x96y2 SB_DRIVE plane 2,1
00  // 67 x96y2 SB_BIG plane 2
00  // 68 x96y2 SB_BIG plane 2
00  // 69 x96y2 SB_BIG plane 3
00  // 70 x96y2 SB_BIG plane 3
00  // 71 x96y2 SB_DRIVE plane 4,3
00  // 72 x96y2 SB_BIG plane 4
00  // 73 x96y2 SB_BIG plane 4
00  // 74 x96y2 SB_BIG plane 5
00  // 75 x96y2 SB_BIG plane 5
00  // 76 x96y2 SB_DRIVE plane 6,5
00  // 77 x96y2 SB_BIG plane 6
00  // 78 x96y2 SB_BIG plane 6
00  // 79 x96y2 SB_BIG plane 7
00  // 80 x96y2 SB_BIG plane 7
00  // 81 x96y2 SB_DRIVE plane 8,7
00  // 82 x96y2 SB_BIG plane 8
00  // 83 x96y2 SB_BIG plane 8
C0  // 84 x96y2 SB_BIG plane 9
01  // 85 x96y2 SB_BIG plane 9
52 // -- CRC low byte
1B // -- CRC high byte


// Config Latches on x97y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2A9E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
01 // y_sel: 1
2D // -- CRC low byte
42 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2AA6
56 // Length: 86
2E // -- CRC low byte
0F // -- CRC high byte
00  //  0 x97y1 CPE[0]
00  //  1 x97y1 CPE[1]
00  //  2 x97y1 CPE[2]
00  //  3 x97y1 CPE[3]
00  //  4 x97y1 CPE[4]
00  //  5 x97y1 CPE[5]
00  //  6 x97y1 CPE[6]
00  //  7 x97y1 CPE[7]
00  //  8 x97y1 CPE[8]
00  //  9 x97y1 CPE[9]
00  // 10 x97y2 CPE[0]
00  // 11 x97y2 CPE[1]
00  // 12 x97y2 CPE[2]
00  // 13 x97y2 CPE[3]
00  // 14 x97y2 CPE[4]
00  // 15 x97y2 CPE[5]
00  // 16 x97y2 CPE[6]
00  // 17 x97y2 CPE[7]
00  // 18 x97y2 CPE[8]
00  // 19 x97y2 CPE[9]
00  // 20 x98y1 CPE[0]
00  // 21 x98y1 CPE[1]
00  // 22 x98y1 CPE[2]
00  // 23 x98y1 CPE[3]
00  // 24 x98y1 CPE[4]
00  // 25 x98y1 CPE[5]
00  // 26 x98y1 CPE[6]
00  // 27 x98y1 CPE[7]
00  // 28 x98y1 CPE[8]
00  // 29 x98y1 CPE[9]
00  // 30 x98y2 CPE[0]
00  // 31 x98y2 CPE[1]
00  // 32 x98y2 CPE[2]
00  // 33 x98y2 CPE[3]
00  // 34 x98y2 CPE[4]
00  // 35 x98y2 CPE[5]
00  // 36 x98y2 CPE[6]
00  // 37 x98y2 CPE[7]
00  // 38 x98y2 CPE[8]
00  // 39 x98y2 CPE[9]
00  // 40 x97y1 INMUX plane 2,1
00  // 41 x97y1 INMUX plane 4,3
00  // 42 x97y1 INMUX plane 6,5
00  // 43 x97y1 INMUX plane 8,7
00  // 44 x97y1 INMUX plane 10,9
00  // 45 x97y1 INMUX plane 12,11
00  // 46 x97y2 INMUX plane 2,1
00  // 47 x97y2 INMUX plane 4,3
00  // 48 x97y2 INMUX plane 6,5
00  // 49 x97y2 INMUX plane 8,7
00  // 50 x97y2 INMUX plane 10,9
00  // 51 x97y2 INMUX plane 12,11
00  // 52 x98y1 INMUX plane 2,1
00  // 53 x98y1 INMUX plane 4,3
00  // 54 x98y1 INMUX plane 6,5
00  // 55 x98y1 INMUX plane 8,7
00  // 56 x98y1 INMUX plane 10,9
00  // 57 x98y1 INMUX plane 12,11
00  // 58 x98y2 INMUX plane 2,1
00  // 59 x98y2 INMUX plane 4,3
00  // 60 x98y2 INMUX plane 6,5
00  // 61 x98y2 INMUX plane 8,7
00  // 62 x98y2 INMUX plane 10,9
00  // 63 x98y2 INMUX plane 12,11
00  // 64 x97y1 SB_BIG plane 1
00  // 65 x97y1 SB_BIG plane 1
00  // 66 x97y1 SB_DRIVE plane 2,1
00  // 67 x97y1 SB_BIG plane 2
00  // 68 x97y1 SB_BIG plane 2
00  // 69 x97y1 SB_BIG plane 3
00  // 70 x97y1 SB_BIG plane 3
00  // 71 x97y1 SB_DRIVE plane 4,3
00  // 72 x97y1 SB_BIG plane 4
00  // 73 x97y1 SB_BIG plane 4
00  // 74 x97y1 SB_BIG plane 5
00  // 75 x97y1 SB_BIG plane 5
00  // 76 x97y1 SB_DRIVE plane 6,5
00  // 77 x97y1 SB_BIG plane 6
00  // 78 x97y1 SB_BIG plane 6
00  // 79 x97y1 SB_BIG plane 7
00  // 80 x97y1 SB_BIG plane 7
00  // 81 x97y1 SB_DRIVE plane 8,7
00  // 82 x97y1 SB_BIG plane 8
00  // 83 x97y1 SB_BIG plane 8
C0  // 84 x97y1 SB_BIG plane 9
01  // 85 x97y1 SB_BIG plane 9
52 // -- CRC low byte
1B // -- CRC high byte


// Config Latches on x99y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2B02     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
01 // y_sel: 1
45 // -- CRC low byte
68 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2B0A
56 // Length: 86
2E // -- CRC low byte
0F // -- CRC high byte
00  //  0 x99y1 CPE[0]
00  //  1 x99y1 CPE[1]
00  //  2 x99y1 CPE[2]
00  //  3 x99y1 CPE[3]
00  //  4 x99y1 CPE[4]
00  //  5 x99y1 CPE[5]
00  //  6 x99y1 CPE[6]
00  //  7 x99y1 CPE[7]
00  //  8 x99y1 CPE[8]
00  //  9 x99y1 CPE[9]
00  // 10 x99y2 CPE[0]
00  // 11 x99y2 CPE[1]
00  // 12 x99y2 CPE[2]
00  // 13 x99y2 CPE[3]
00  // 14 x99y2 CPE[4]
00  // 15 x99y2 CPE[5]
00  // 16 x99y2 CPE[6]
00  // 17 x99y2 CPE[7]
00  // 18 x99y2 CPE[8]
00  // 19 x99y2 CPE[9]
00  // 20 x100y1 CPE[0]
00  // 21 x100y1 CPE[1]
00  // 22 x100y1 CPE[2]
00  // 23 x100y1 CPE[3]
00  // 24 x100y1 CPE[4]
00  // 25 x100y1 CPE[5]
00  // 26 x100y1 CPE[6]
00  // 27 x100y1 CPE[7]
00  // 28 x100y1 CPE[8]
00  // 29 x100y1 CPE[9]
00  // 30 x100y2 CPE[0]
00  // 31 x100y2 CPE[1]
00  // 32 x100y2 CPE[2]
00  // 33 x100y2 CPE[3]
00  // 34 x100y2 CPE[4]
00  // 35 x100y2 CPE[5]
00  // 36 x100y2 CPE[6]
00  // 37 x100y2 CPE[7]
00  // 38 x100y2 CPE[8]
00  // 39 x100y2 CPE[9]
00  // 40 x99y1 INMUX plane 2,1
00  // 41 x99y1 INMUX plane 4,3
00  // 42 x99y1 INMUX plane 6,5
00  // 43 x99y1 INMUX plane 8,7
00  // 44 x99y1 INMUX plane 10,9
00  // 45 x99y1 INMUX plane 12,11
00  // 46 x99y2 INMUX plane 2,1
00  // 47 x99y2 INMUX plane 4,3
00  // 48 x99y2 INMUX plane 6,5
00  // 49 x99y2 INMUX plane 8,7
00  // 50 x99y2 INMUX plane 10,9
00  // 51 x99y2 INMUX plane 12,11
00  // 52 x100y1 INMUX plane 2,1
00  // 53 x100y1 INMUX plane 4,3
00  // 54 x100y1 INMUX plane 6,5
00  // 55 x100y1 INMUX plane 8,7
00  // 56 x100y1 INMUX plane 10,9
00  // 57 x100y1 INMUX plane 12,11
00  // 58 x100y2 INMUX plane 2,1
00  // 59 x100y2 INMUX plane 4,3
00  // 60 x100y2 INMUX plane 6,5
00  // 61 x100y2 INMUX plane 8,7
00  // 62 x100y2 INMUX plane 10,9
00  // 63 x100y2 INMUX plane 12,11
00  // 64 x100y2 SB_BIG plane 1
00  // 65 x100y2 SB_BIG plane 1
00  // 66 x100y2 SB_DRIVE plane 2,1
00  // 67 x100y2 SB_BIG plane 2
00  // 68 x100y2 SB_BIG plane 2
00  // 69 x100y2 SB_BIG plane 3
00  // 70 x100y2 SB_BIG plane 3
00  // 71 x100y2 SB_DRIVE plane 4,3
00  // 72 x100y2 SB_BIG plane 4
00  // 73 x100y2 SB_BIG plane 4
00  // 74 x100y2 SB_BIG plane 5
00  // 75 x100y2 SB_BIG plane 5
00  // 76 x100y2 SB_DRIVE plane 6,5
00  // 77 x100y2 SB_BIG plane 6
00  // 78 x100y2 SB_BIG plane 6
00  // 79 x100y2 SB_BIG plane 7
00  // 80 x100y2 SB_BIG plane 7
00  // 81 x100y2 SB_DRIVE plane 8,7
00  // 82 x100y2 SB_BIG plane 8
00  // 83 x100y2 SB_BIG plane 8
C0  // 84 x100y2 SB_BIG plane 9
01  // 85 x100y2 SB_BIG plane 9
52 // -- CRC low byte
1B // -- CRC high byte


// Config Latches on x101y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2B66     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
01 // y_sel: 1
9D // -- CRC low byte
71 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2B6E
56 // Length: 86
2E // -- CRC low byte
0F // -- CRC high byte
00  //  0 x101y1 CPE[0]
00  //  1 x101y1 CPE[1]
00  //  2 x101y1 CPE[2]
00  //  3 x101y1 CPE[3]
00  //  4 x101y1 CPE[4]
00  //  5 x101y1 CPE[5]
00  //  6 x101y1 CPE[6]
00  //  7 x101y1 CPE[7]
00  //  8 x101y1 CPE[8]
00  //  9 x101y1 CPE[9]
00  // 10 x101y2 CPE[0]
00  // 11 x101y2 CPE[1]
00  // 12 x101y2 CPE[2]
00  // 13 x101y2 CPE[3]
00  // 14 x101y2 CPE[4]
00  // 15 x101y2 CPE[5]
00  // 16 x101y2 CPE[6]
00  // 17 x101y2 CPE[7]
00  // 18 x101y2 CPE[8]
00  // 19 x101y2 CPE[9]
00  // 20 x102y1 CPE[0]
00  // 21 x102y1 CPE[1]
00  // 22 x102y1 CPE[2]
00  // 23 x102y1 CPE[3]
00  // 24 x102y1 CPE[4]
00  // 25 x102y1 CPE[5]
00  // 26 x102y1 CPE[6]
00  // 27 x102y1 CPE[7]
00  // 28 x102y1 CPE[8]
00  // 29 x102y1 CPE[9]
00  // 30 x102y2 CPE[0]
00  // 31 x102y2 CPE[1]
00  // 32 x102y2 CPE[2]
00  // 33 x102y2 CPE[3]
00  // 34 x102y2 CPE[4]
00  // 35 x102y2 CPE[5]
00  // 36 x102y2 CPE[6]
00  // 37 x102y2 CPE[7]
00  // 38 x102y2 CPE[8]
00  // 39 x102y2 CPE[9]
00  // 40 x101y1 INMUX plane 2,1
00  // 41 x101y1 INMUX plane 4,3
00  // 42 x101y1 INMUX plane 6,5
00  // 43 x101y1 INMUX plane 8,7
00  // 44 x101y1 INMUX plane 10,9
00  // 45 x101y1 INMUX plane 12,11
00  // 46 x101y2 INMUX plane 2,1
00  // 47 x101y2 INMUX plane 4,3
00  // 48 x101y2 INMUX plane 6,5
00  // 49 x101y2 INMUX plane 8,7
00  // 50 x101y2 INMUX plane 10,9
00  // 51 x101y2 INMUX plane 12,11
00  // 52 x102y1 INMUX plane 2,1
00  // 53 x102y1 INMUX plane 4,3
00  // 54 x102y1 INMUX plane 6,5
00  // 55 x102y1 INMUX plane 8,7
00  // 56 x102y1 INMUX plane 10,9
00  // 57 x102y1 INMUX plane 12,11
00  // 58 x102y2 INMUX plane 2,1
00  // 59 x102y2 INMUX plane 4,3
00  // 60 x102y2 INMUX plane 6,5
00  // 61 x102y2 INMUX plane 8,7
00  // 62 x102y2 INMUX plane 10,9
00  // 63 x102y2 INMUX plane 12,11
00  // 64 x101y1 SB_BIG plane 1
00  // 65 x101y1 SB_BIG plane 1
00  // 66 x101y1 SB_DRIVE plane 2,1
00  // 67 x101y1 SB_BIG plane 2
00  // 68 x101y1 SB_BIG plane 2
00  // 69 x101y1 SB_BIG plane 3
00  // 70 x101y1 SB_BIG plane 3
00  // 71 x101y1 SB_DRIVE plane 4,3
00  // 72 x101y1 SB_BIG plane 4
00  // 73 x101y1 SB_BIG plane 4
00  // 74 x101y1 SB_BIG plane 5
00  // 75 x101y1 SB_BIG plane 5
00  // 76 x101y1 SB_DRIVE plane 6,5
00  // 77 x101y1 SB_BIG plane 6
00  // 78 x101y1 SB_BIG plane 6
00  // 79 x101y1 SB_BIG plane 7
00  // 80 x101y1 SB_BIG plane 7
00  // 81 x101y1 SB_DRIVE plane 8,7
00  // 82 x101y1 SB_BIG plane 8
00  // 83 x101y1 SB_BIG plane 8
C0  // 84 x101y1 SB_BIG plane 9
01  // 85 x101y1 SB_BIG plane 9
52 // -- CRC low byte
1B // -- CRC high byte


// Config Latches on x103y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2BCA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
01 // y_sel: 1
95 // -- CRC low byte
3C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2BD2
56 // Length: 86
2E // -- CRC low byte
0F // -- CRC high byte
00  //  0 x103y1 CPE[0]
00  //  1 x103y1 CPE[1]
00  //  2 x103y1 CPE[2]
00  //  3 x103y1 CPE[3]
00  //  4 x103y1 CPE[4]
00  //  5 x103y1 CPE[5]
00  //  6 x103y1 CPE[6]
00  //  7 x103y1 CPE[7]
00  //  8 x103y1 CPE[8]
00  //  9 x103y1 CPE[9]
00  // 10 x103y2 CPE[0]
00  // 11 x103y2 CPE[1]
00  // 12 x103y2 CPE[2]
00  // 13 x103y2 CPE[3]
00  // 14 x103y2 CPE[4]
00  // 15 x103y2 CPE[5]
00  // 16 x103y2 CPE[6]
00  // 17 x103y2 CPE[7]
00  // 18 x103y2 CPE[8]
00  // 19 x103y2 CPE[9]
00  // 20 x104y1 CPE[0]
00  // 21 x104y1 CPE[1]
00  // 22 x104y1 CPE[2]
00  // 23 x104y1 CPE[3]
00  // 24 x104y1 CPE[4]
00  // 25 x104y1 CPE[5]
00  // 26 x104y1 CPE[6]
00  // 27 x104y1 CPE[7]
00  // 28 x104y1 CPE[8]
00  // 29 x104y1 CPE[9]
00  // 30 x104y2 CPE[0]
00  // 31 x104y2 CPE[1]
00  // 32 x104y2 CPE[2]
00  // 33 x104y2 CPE[3]
00  // 34 x104y2 CPE[4]
00  // 35 x104y2 CPE[5]
00  // 36 x104y2 CPE[6]
00  // 37 x104y2 CPE[7]
00  // 38 x104y2 CPE[8]
00  // 39 x104y2 CPE[9]
00  // 40 x103y1 INMUX plane 2,1
00  // 41 x103y1 INMUX plane 4,3
00  // 42 x103y1 INMUX plane 6,5
00  // 43 x103y1 INMUX plane 8,7
00  // 44 x103y1 INMUX plane 10,9
00  // 45 x103y1 INMUX plane 12,11
00  // 46 x103y2 INMUX plane 2,1
00  // 47 x103y2 INMUX plane 4,3
00  // 48 x103y2 INMUX plane 6,5
00  // 49 x103y2 INMUX plane 8,7
00  // 50 x103y2 INMUX plane 10,9
00  // 51 x103y2 INMUX plane 12,11
00  // 52 x104y1 INMUX plane 2,1
00  // 53 x104y1 INMUX plane 4,3
00  // 54 x104y1 INMUX plane 6,5
00  // 55 x104y1 INMUX plane 8,7
00  // 56 x104y1 INMUX plane 10,9
00  // 57 x104y1 INMUX plane 12,11
00  // 58 x104y2 INMUX plane 2,1
00  // 59 x104y2 INMUX plane 4,3
00  // 60 x104y2 INMUX plane 6,5
00  // 61 x104y2 INMUX plane 8,7
00  // 62 x104y2 INMUX plane 10,9
00  // 63 x104y2 INMUX plane 12,11
00  // 64 x104y2 SB_BIG plane 1
00  // 65 x104y2 SB_BIG plane 1
10  // 66 x104y2 SB_DRIVE plane 2,1
0B  // 67 x104y2 SB_BIG plane 2
40  // 68 x104y2 SB_BIG plane 2
00  // 69 x104y2 SB_BIG plane 3
00  // 70 x104y2 SB_BIG plane 3
00  // 71 x104y2 SB_DRIVE plane 4,3
00  // 72 x104y2 SB_BIG plane 4
00  // 73 x104y2 SB_BIG plane 4
00  // 74 x104y2 SB_BIG plane 5
00  // 75 x104y2 SB_BIG plane 5
00  // 76 x104y2 SB_DRIVE plane 6,5
00  // 77 x104y2 SB_BIG plane 6
00  // 78 x104y2 SB_BIG plane 6
00  // 79 x104y2 SB_BIG plane 7
00  // 80 x104y2 SB_BIG plane 7
00  // 81 x104y2 SB_DRIVE plane 8,7
00  // 82 x104y2 SB_BIG plane 8
00  // 83 x104y2 SB_BIG plane 8
C0  // 84 x104y2 SB_BIG plane 9
01  // 85 x104y2 SB_BIG plane 9
26 // -- CRC low byte
43 // -- CRC high byte


// Config Latches on x105y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2C2E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
01 // y_sel: 1
4D // -- CRC low byte
25 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2C36
56 // Length: 86
2E // -- CRC low byte
0F // -- CRC high byte
00  //  0 x105y1 CPE[0]
00  //  1 x105y1 CPE[1]
00  //  2 x105y1 CPE[2]
00  //  3 x105y1 CPE[3]
00  //  4 x105y1 CPE[4]
00  //  5 x105y1 CPE[5]
00  //  6 x105y1 CPE[6]
00  //  7 x105y1 CPE[7]
00  //  8 x105y1 CPE[8]
00  //  9 x105y1 CPE[9]
00  // 10 x105y2 CPE[0]
00  // 11 x105y2 CPE[1]
00  // 12 x105y2 CPE[2]
00  // 13 x105y2 CPE[3]
00  // 14 x105y2 CPE[4]
00  // 15 x105y2 CPE[5]
00  // 16 x105y2 CPE[6]
00  // 17 x105y2 CPE[7]
00  // 18 x105y2 CPE[8]
00  // 19 x105y2 CPE[9]
00  // 20 x106y1 CPE[0]
00  // 21 x106y1 CPE[1]
00  // 22 x106y1 CPE[2]
00  // 23 x106y1 CPE[3]
00  // 24 x106y1 CPE[4]
00  // 25 x106y1 CPE[5]
00  // 26 x106y1 CPE[6]
00  // 27 x106y1 CPE[7]
00  // 28 x106y1 CPE[8]
00  // 29 x106y1 CPE[9]
00  // 30 x106y2 CPE[0]
00  // 31 x106y2 CPE[1]
00  // 32 x106y2 CPE[2]
00  // 33 x106y2 CPE[3]
00  // 34 x106y2 CPE[4]
00  // 35 x106y2 CPE[5]
00  // 36 x106y2 CPE[6]
00  // 37 x106y2 CPE[7]
00  // 38 x106y2 CPE[8]
00  // 39 x106y2 CPE[9]
00  // 40 x105y1 INMUX plane 2,1
00  // 41 x105y1 INMUX plane 4,3
00  // 42 x105y1 INMUX plane 6,5
00  // 43 x105y1 INMUX plane 8,7
00  // 44 x105y1 INMUX plane 10,9
00  // 45 x105y1 INMUX plane 12,11
08  // 46 x105y2 INMUX plane 2,1
00  // 47 x105y2 INMUX plane 4,3
00  // 48 x105y2 INMUX plane 6,5
00  // 49 x105y2 INMUX plane 8,7
00  // 50 x105y2 INMUX plane 10,9
00  // 51 x105y2 INMUX plane 12,11
00  // 52 x106y1 INMUX plane 2,1
00  // 53 x106y1 INMUX plane 4,3
00  // 54 x106y1 INMUX plane 6,5
00  // 55 x106y1 INMUX plane 8,7
00  // 56 x106y1 INMUX plane 10,9
00  // 57 x106y1 INMUX plane 12,11
08  // 58 x106y2 INMUX plane 2,1
00  // 59 x106y2 INMUX plane 4,3
00  // 60 x106y2 INMUX plane 6,5
00  // 61 x106y2 INMUX plane 8,7
00  // 62 x106y2 INMUX plane 10,9
00  // 63 x106y2 INMUX plane 12,11
00  // 64 x105y1 SB_BIG plane 1
00  // 65 x105y1 SB_BIG plane 1
00  // 66 x105y1 SB_DRIVE plane 2,1
00  // 67 x105y1 SB_BIG plane 2
00  // 68 x105y1 SB_BIG plane 2
00  // 69 x105y1 SB_BIG plane 3
00  // 70 x105y1 SB_BIG plane 3
00  // 71 x105y1 SB_DRIVE plane 4,3
00  // 72 x105y1 SB_BIG plane 4
00  // 73 x105y1 SB_BIG plane 4
00  // 74 x105y1 SB_BIG plane 5
00  // 75 x105y1 SB_BIG plane 5
00  // 76 x105y1 SB_DRIVE plane 6,5
00  // 77 x105y1 SB_BIG plane 6
00  // 78 x105y1 SB_BIG plane 6
00  // 79 x105y1 SB_BIG plane 7
00  // 80 x105y1 SB_BIG plane 7
00  // 81 x105y1 SB_DRIVE plane 8,7
00  // 82 x105y1 SB_BIG plane 8
00  // 83 x105y1 SB_BIG plane 8
C0  // 84 x105y1 SB_BIG plane 9
01  // 85 x105y1 SB_BIG plane 9
14 // -- CRC low byte
2A // -- CRC high byte


// Config Latches on x107y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2C92     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
01 // y_sel: 1
25 // -- CRC low byte
0F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2C9A
64 // Length: 100
BF // -- CRC low byte
1D // -- CRC high byte
00  //  0 x107y1 CPE[0]
00  //  1 x107y1 CPE[1]
00  //  2 x107y1 CPE[2]
00  //  3 x107y1 CPE[3]
00  //  4 x107y1 CPE[4]
00  //  5 x107y1 CPE[5]
00  //  6 x107y1 CPE[6]
00  //  7 x107y1 CPE[7]
00  //  8 x107y1 CPE[8]
00  //  9 x107y1 CPE[9]
00  // 10 x107y2 CPE[0]
00  // 11 x107y2 CPE[1]
00  // 12 x107y2 CPE[2]
00  // 13 x107y2 CPE[3]
00  // 14 x107y2 CPE[4]
00  // 15 x107y2 CPE[5]
00  // 16 x107y2 CPE[6]
00  // 17 x107y2 CPE[7]
00  // 18 x107y2 CPE[8]
00  // 19 x107y2 CPE[9]
00  // 20 x108y1 CPE[0]
00  // 21 x108y1 CPE[1]
00  // 22 x108y1 CPE[2]
00  // 23 x108y1 CPE[3]
00  // 24 x108y1 CPE[4]
00  // 25 x108y1 CPE[5]
00  // 26 x108y1 CPE[6]
00  // 27 x108y1 CPE[7]
00  // 28 x108y1 CPE[8]
00  // 29 x108y1 CPE[9]
00  // 30 x108y2 CPE[0]
00  // 31 x108y2 CPE[1]
00  // 32 x108y2 CPE[2]
00  // 33 x108y2 CPE[3]
00  // 34 x108y2 CPE[4]
00  // 35 x108y2 CPE[5]
00  // 36 x108y2 CPE[6]
00  // 37 x108y2 CPE[7]
00  // 38 x108y2 CPE[8]
00  // 39 x108y2 CPE[9]
00  // 40 x107y1 INMUX plane 2,1
00  // 41 x107y1 INMUX plane 4,3
00  // 42 x107y1 INMUX plane 6,5
00  // 43 x107y1 INMUX plane 8,7
00  // 44 x107y1 INMUX plane 10,9
00  // 45 x107y1 INMUX plane 12,11
00  // 46 x107y2 INMUX plane 2,1
00  // 47 x107y2 INMUX plane 4,3
00  // 48 x107y2 INMUX plane 6,5
00  // 49 x107y2 INMUX plane 8,7
00  // 50 x107y2 INMUX plane 10,9
00  // 51 x107y2 INMUX plane 12,11
00  // 52 x108y1 INMUX plane 2,1
00  // 53 x108y1 INMUX plane 4,3
00  // 54 x108y1 INMUX plane 6,5
00  // 55 x108y1 INMUX plane 8,7
00  // 56 x108y1 INMUX plane 10,9
00  // 57 x108y1 INMUX plane 12,11
00  // 58 x108y2 INMUX plane 2,1
00  // 59 x108y2 INMUX plane 4,3
00  // 60 x108y2 INMUX plane 6,5
00  // 61 x108y2 INMUX plane 8,7
00  // 62 x108y2 INMUX plane 10,9
00  // 63 x108y2 INMUX plane 12,11
00  // 64 x108y2 SB_BIG plane 1
00  // 65 x108y2 SB_BIG plane 1
00  // 66 x108y2 SB_DRIVE plane 2,1
0C  // 67 x108y2 SB_BIG plane 2
00  // 68 x108y2 SB_BIG plane 2
00  // 69 x108y2 SB_BIG plane 3
00  // 70 x108y2 SB_BIG plane 3
00  // 71 x108y2 SB_DRIVE plane 4,3
0E  // 72 x108y2 SB_BIG plane 4
00  // 73 x108y2 SB_BIG plane 4
00  // 74 x108y2 SB_BIG plane 5
00  // 75 x108y2 SB_BIG plane 5
00  // 76 x108y2 SB_DRIVE plane 6,5
00  // 77 x108y2 SB_BIG plane 6
00  // 78 x108y2 SB_BIG plane 6
00  // 79 x108y2 SB_BIG plane 7
00  // 80 x108y2 SB_BIG plane 7
00  // 81 x108y2 SB_DRIVE plane 8,7
00  // 82 x108y2 SB_BIG plane 8
00  // 83 x108y2 SB_BIG plane 8
C0  // 84 x108y2 SB_BIG plane 9
01  // 85 x108y2 SB_BIG plane 9
00  // 86 x108y2 SB_DRIVE plane 10,9
00  // 87 x108y2 SB_BIG plane 10
00  // 88 x108y2 SB_BIG plane 10
00  // 89 x108y2 SB_BIG plane 11
00  // 90 x108y2 SB_BIG plane 11
00  // 91 x108y2 SB_DRIVE plane 12,11
00  // 92 x108y2 SB_BIG plane 12
00  // 93 x108y2 SB_BIG plane 12
00  // 94 x107y1 SB_SML plane 1
00  // 95 x107y1 SB_SML plane 2,1
00  // 96 x107y1 SB_SML plane 2
00  // 97 x107y1 SB_SML plane 3
30  // 98 x107y1 SB_SML plane 4,3
60  // 99 x107y1 SB_SML plane 4
BA // -- CRC low byte
83 // -- CRC high byte


// Config Latches on x109y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2D04     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
01 // y_sel: 1
FD // -- CRC low byte
16 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2D0C
56 // Length: 86
2E // -- CRC low byte
0F // -- CRC high byte
00  //  0 x109y1 CPE[0]
00  //  1 x109y1 CPE[1]
00  //  2 x109y1 CPE[2]
00  //  3 x109y1 CPE[3]
00  //  4 x109y1 CPE[4]
00  //  5 x109y1 CPE[5]
00  //  6 x109y1 CPE[6]
00  //  7 x109y1 CPE[7]
00  //  8 x109y1 CPE[8]
00  //  9 x109y1 CPE[9]
00  // 10 x109y2 CPE[0]
00  // 11 x109y2 CPE[1]
00  // 12 x109y2 CPE[2]
00  // 13 x109y2 CPE[3]
00  // 14 x109y2 CPE[4]
00  // 15 x109y2 CPE[5]
00  // 16 x109y2 CPE[6]
00  // 17 x109y2 CPE[7]
00  // 18 x109y2 CPE[8]
00  // 19 x109y2 CPE[9]
00  // 20 x110y1 CPE[0]
00  // 21 x110y1 CPE[1]
00  // 22 x110y1 CPE[2]
00  // 23 x110y1 CPE[3]
00  // 24 x110y1 CPE[4]
00  // 25 x110y1 CPE[5]
00  // 26 x110y1 CPE[6]
00  // 27 x110y1 CPE[7]
00  // 28 x110y1 CPE[8]
00  // 29 x110y1 CPE[9]
00  // 30 x110y2 CPE[0]
00  // 31 x110y2 CPE[1]
00  // 32 x110y2 CPE[2]
00  // 33 x110y2 CPE[3]
00  // 34 x110y2 CPE[4]
00  // 35 x110y2 CPE[5]
00  // 36 x110y2 CPE[6]
00  // 37 x110y2 CPE[7]
00  // 38 x110y2 CPE[8]
00  // 39 x110y2 CPE[9]
00  // 40 x109y1 INMUX plane 2,1
00  // 41 x109y1 INMUX plane 4,3
00  // 42 x109y1 INMUX plane 6,5
00  // 43 x109y1 INMUX plane 8,7
00  // 44 x109y1 INMUX plane 10,9
00  // 45 x109y1 INMUX plane 12,11
08  // 46 x109y2 INMUX plane 2,1
08  // 47 x109y2 INMUX plane 4,3
00  // 48 x109y2 INMUX plane 6,5
00  // 49 x109y2 INMUX plane 8,7
00  // 50 x109y2 INMUX plane 10,9
00  // 51 x109y2 INMUX plane 12,11
01  // 52 x110y1 INMUX plane 2,1
08  // 53 x110y1 INMUX plane 4,3
00  // 54 x110y1 INMUX plane 6,5
00  // 55 x110y1 INMUX plane 8,7
00  // 56 x110y1 INMUX plane 10,9
00  // 57 x110y1 INMUX plane 12,11
08  // 58 x110y2 INMUX plane 2,1
08  // 59 x110y2 INMUX plane 4,3
00  // 60 x110y2 INMUX plane 6,5
00  // 61 x110y2 INMUX plane 8,7
00  // 62 x110y2 INMUX plane 10,9
00  // 63 x110y2 INMUX plane 12,11
0E  // 64 x109y1 SB_BIG plane 1
00  // 65 x109y1 SB_BIG plane 1
01  // 66 x109y1 SB_DRIVE plane 2,1
00  // 67 x109y1 SB_BIG plane 2
00  // 68 x109y1 SB_BIG plane 2
00  // 69 x109y1 SB_BIG plane 3
00  // 70 x109y1 SB_BIG plane 3
10  // 71 x109y1 SB_DRIVE plane 4,3
0E  // 72 x109y1 SB_BIG plane 4
00  // 73 x109y1 SB_BIG plane 4
00  // 74 x109y1 SB_BIG plane 5
00  // 75 x109y1 SB_BIG plane 5
00  // 76 x109y1 SB_DRIVE plane 6,5
00  // 77 x109y1 SB_BIG plane 6
00  // 78 x109y1 SB_BIG plane 6
00  // 79 x109y1 SB_BIG plane 7
00  // 80 x109y1 SB_BIG plane 7
00  // 81 x109y1 SB_DRIVE plane 8,7
00  // 82 x109y1 SB_BIG plane 8
00  // 83 x109y1 SB_BIG plane 8
C0  // 84 x109y1 SB_BIG plane 9
01  // 85 x109y1 SB_BIG plane 9
3F // -- CRC low byte
BC // -- CRC high byte


// Config Latches on x111y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2D68     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
38 // x_sel: 111
01 // y_sel: 1
35 // -- CRC low byte
95 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2D70
62 // Length: 98
89 // -- CRC low byte
78 // -- CRC high byte
00  //  0 x111y1 CPE[0]
00  //  1 x111y1 CPE[1]
00  //  2 x111y1 CPE[2]
00  //  3 x111y1 CPE[3]
00  //  4 x111y1 CPE[4]
00  //  5 x111y1 CPE[5]
00  //  6 x111y1 CPE[6]
00  //  7 x111y1 CPE[7]
00  //  8 x111y1 CPE[8]
00  //  9 x111y1 CPE[9]
00  // 10 x111y2 CPE[0]
00  // 11 x111y2 CPE[1]
00  // 12 x111y2 CPE[2]
00  // 13 x111y2 CPE[3]
00  // 14 x111y2 CPE[4]
00  // 15 x111y2 CPE[5]
00  // 16 x111y2 CPE[6]
00  // 17 x111y2 CPE[7]
00  // 18 x111y2 CPE[8]
00  // 19 x111y2 CPE[9]
00  // 20 x112y1 CPE[0]
00  // 21 x112y1 CPE[1]
00  // 22 x112y1 CPE[2]
00  // 23 x112y1 CPE[3]
00  // 24 x112y1 CPE[4]
00  // 25 x112y1 CPE[5]
00  // 26 x112y1 CPE[6]
00  // 27 x112y1 CPE[7]
00  // 28 x112y1 CPE[8]
00  // 29 x112y1 CPE[9]
00  // 30 x112y2 CPE[0]
00  // 31 x112y2 CPE[1]
00  // 32 x112y2 CPE[2]
00  // 33 x112y2 CPE[3]
00  // 34 x112y2 CPE[4]
00  // 35 x112y2 CPE[5]
00  // 36 x112y2 CPE[6]
00  // 37 x112y2 CPE[7]
00  // 38 x112y2 CPE[8]
00  // 39 x112y2 CPE[9]
01  // 40 x111y1 INMUX plane 2,1
08  // 41 x111y1 INMUX plane 4,3
00  // 42 x111y1 INMUX plane 6,5
00  // 43 x111y1 INMUX plane 8,7
00  // 44 x111y1 INMUX plane 10,9
00  // 45 x111y1 INMUX plane 12,11
00  // 46 x111y2 INMUX plane 2,1
00  // 47 x111y2 INMUX plane 4,3
00  // 48 x111y2 INMUX plane 6,5
00  // 49 x111y2 INMUX plane 8,7
00  // 50 x111y2 INMUX plane 10,9
00  // 51 x111y2 INMUX plane 12,11
00  // 52 x112y1 INMUX plane 2,1
01  // 53 x112y1 INMUX plane 4,3
00  // 54 x112y1 INMUX plane 6,5
00  // 55 x112y1 INMUX plane 8,7
00  // 56 x112y1 INMUX plane 10,9
00  // 57 x112y1 INMUX plane 12,11
00  // 58 x112y2 INMUX plane 2,1
00  // 59 x112y2 INMUX plane 4,3
00  // 60 x112y2 INMUX plane 6,5
00  // 61 x112y2 INMUX plane 8,7
00  // 62 x112y2 INMUX plane 10,9
00  // 63 x112y2 INMUX plane 12,11
00  // 64 x112y2 SB_BIG plane 1
00  // 65 x112y2 SB_BIG plane 1
40  // 66 x112y2 SB_DRIVE plane 2,1
00  // 67 x112y2 SB_BIG plane 2
00  // 68 x112y2 SB_BIG plane 2
00  // 69 x112y2 SB_BIG plane 3
00  // 70 x112y2 SB_BIG plane 3
40  // 71 x112y2 SB_DRIVE plane 4,3
00  // 72 x112y2 SB_BIG plane 4
00  // 73 x112y2 SB_BIG plane 4
00  // 74 x112y2 SB_BIG plane 5
00  // 75 x112y2 SB_BIG plane 5
00  // 76 x112y2 SB_DRIVE plane 6,5
00  // 77 x112y2 SB_BIG plane 6
00  // 78 x112y2 SB_BIG plane 6
00  // 79 x112y2 SB_BIG plane 7
00  // 80 x112y2 SB_BIG plane 7
00  // 81 x112y2 SB_DRIVE plane 8,7
00  // 82 x112y2 SB_BIG plane 8
00  // 83 x112y2 SB_BIG plane 8
C0  // 84 x112y2 SB_BIG plane 9
01  // 85 x112y2 SB_BIG plane 9
00  // 86 x112y2 SB_DRIVE plane 10,9
00  // 87 x112y2 SB_BIG plane 10
00  // 88 x112y2 SB_BIG plane 10
00  // 89 x112y2 SB_BIG plane 11
00  // 90 x112y2 SB_BIG plane 11
00  // 91 x112y2 SB_DRIVE plane 12,11
00  // 92 x112y2 SB_BIG plane 12
00  // 93 x112y2 SB_BIG plane 12
00  // 94 x111y1 SB_SML plane 1
00  // 95 x111y1 SB_SML plane 2,1
00  // 96 x111y1 SB_SML plane 2
0E  // 97 x111y1 SB_SML plane 3
61 // -- CRC low byte
A5 // -- CRC high byte


// Config Latches on x113y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2DD8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
39 // x_sel: 113
01 // y_sel: 1
ED // -- CRC low byte
8C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2DE0
46 // Length: 70
AF // -- CRC low byte
1F // -- CRC high byte
00  //  0 x113y1 CPE[0]
00  //  1 x113y1 CPE[1]
00  //  2 x113y1 CPE[2]
00  //  3 x113y1 CPE[3]
00  //  4 x113y1 CPE[4]
00  //  5 x113y1 CPE[5]
00  //  6 x113y1 CPE[6]
00  //  7 x113y1 CPE[7]
00  //  8 x113y1 CPE[8]
00  //  9 x113y1 CPE[9]
00  // 10 x113y2 CPE[0]
00  // 11 x113y2 CPE[1]
00  // 12 x113y2 CPE[2]
00  // 13 x113y2 CPE[3]
00  // 14 x113y2 CPE[4]
00  // 15 x113y2 CPE[5]
00  // 16 x113y2 CPE[6]
00  // 17 x113y2 CPE[7]
00  // 18 x113y2 CPE[8]
00  // 19 x113y2 CPE[9]
00  // 20 x114y1 CPE[0]
00  // 21 x114y1 CPE[1]
00  // 22 x114y1 CPE[2]
00  // 23 x114y1 CPE[3]
00  // 24 x114y1 CPE[4]
00  // 25 x114y1 CPE[5]
00  // 26 x114y1 CPE[6]
00  // 27 x114y1 CPE[7]
00  // 28 x114y1 CPE[8]
00  // 29 x114y1 CPE[9]
00  // 30 x114y2 CPE[0]
00  // 31 x114y2 CPE[1]
00  // 32 x114y2 CPE[2]
00  // 33 x114y2 CPE[3]
00  // 34 x114y2 CPE[4]
00  // 35 x114y2 CPE[5]
00  // 36 x114y2 CPE[6]
00  // 37 x114y2 CPE[7]
00  // 38 x114y2 CPE[8]
00  // 39 x114y2 CPE[9]
00  // 40 x113y1 INMUX plane 2,1
01  // 41 x113y1 INMUX plane 4,3
00  // 42 x113y1 INMUX plane 6,5
00  // 43 x113y1 INMUX plane 8,7
00  // 44 x113y1 INMUX plane 10,9
00  // 45 x113y1 INMUX plane 12,11
00  // 46 x113y2 INMUX plane 2,1
00  // 47 x113y2 INMUX plane 4,3
00  // 48 x113y2 INMUX plane 6,5
00  // 49 x113y2 INMUX plane 8,7
00  // 50 x113y2 INMUX plane 10,9
00  // 51 x113y2 INMUX plane 12,11
00  // 52 x114y1 INMUX plane 2,1
01  // 53 x114y1 INMUX plane 4,3
00  // 54 x114y1 INMUX plane 6,5
00  // 55 x114y1 INMUX plane 8,7
00  // 56 x114y1 INMUX plane 10,9
00  // 57 x114y1 INMUX plane 12,11
00  // 58 x114y2 INMUX plane 2,1
00  // 59 x114y2 INMUX plane 4,3
00  // 60 x114y2 INMUX plane 6,5
00  // 61 x114y2 INMUX plane 8,7
00  // 62 x114y2 INMUX plane 10,9
00  // 63 x114y2 INMUX plane 12,11
00  // 64 x113y1 SB_BIG plane 1
00  // 65 x113y1 SB_BIG plane 1
00  // 66 x113y1 SB_DRIVE plane 2,1
00  // 67 x113y1 SB_BIG plane 2
00  // 68 x113y1 SB_BIG plane 2
11  // 69 x113y1 SB_BIG plane 3
E9 // -- CRC low byte
67 // -- CRC high byte


// Config Latches on x115y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2E2C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3A // x_sel: 115
01 // y_sel: 1
85 // -- CRC low byte
A6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2E34
44 // Length: 68
BD // -- CRC low byte
3C // -- CRC high byte
00  //  0 x115y1 CPE[0]
00  //  1 x115y1 CPE[1]
00  //  2 x115y1 CPE[2]
00  //  3 x115y1 CPE[3]
00  //  4 x115y1 CPE[4]
00  //  5 x115y1 CPE[5]
00  //  6 x115y1 CPE[6]
00  //  7 x115y1 CPE[7]
00  //  8 x115y1 CPE[8]
00  //  9 x115y1 CPE[9]
00  // 10 x115y2 CPE[0]
00  // 11 x115y2 CPE[1]
00  // 12 x115y2 CPE[2]
00  // 13 x115y2 CPE[3]
00  // 14 x115y2 CPE[4]
00  // 15 x115y2 CPE[5]
00  // 16 x115y2 CPE[6]
00  // 17 x115y2 CPE[7]
00  // 18 x115y2 CPE[8]
00  // 19 x115y2 CPE[9]
00  // 20 x116y1 CPE[0]
00  // 21 x116y1 CPE[1]
00  // 22 x116y1 CPE[2]
00  // 23 x116y1 CPE[3]
00  // 24 x116y1 CPE[4]
00  // 25 x116y1 CPE[5]
00  // 26 x116y1 CPE[6]
00  // 27 x116y1 CPE[7]
00  // 28 x116y1 CPE[8]
00  // 29 x116y1 CPE[9]
00  // 30 x116y2 CPE[0]
00  // 31 x116y2 CPE[1]
00  // 32 x116y2 CPE[2]
00  // 33 x116y2 CPE[3]
00  // 34 x116y2 CPE[4]
00  // 35 x116y2 CPE[5]
00  // 36 x116y2 CPE[6]
00  // 37 x116y2 CPE[7]
00  // 38 x116y2 CPE[8]
00  // 39 x116y2 CPE[9]
00  // 40 x115y1 INMUX plane 2,1
01  // 41 x115y1 INMUX plane 4,3
00  // 42 x115y1 INMUX plane 6,5
00  // 43 x115y1 INMUX plane 8,7
00  // 44 x115y1 INMUX plane 10,9
00  // 45 x115y1 INMUX plane 12,11
00  // 46 x115y2 INMUX plane 2,1
00  // 47 x115y2 INMUX plane 4,3
00  // 48 x115y2 INMUX plane 6,5
00  // 49 x115y2 INMUX plane 8,7
00  // 50 x115y2 INMUX plane 10,9
00  // 51 x115y2 INMUX plane 12,11
00  // 52 x116y1 INMUX plane 2,1
00  // 53 x116y1 INMUX plane 4,3
00  // 54 x116y1 INMUX plane 6,5
00  // 55 x116y1 INMUX plane 8,7
00  // 56 x116y1 INMUX plane 10,9
00  // 57 x116y1 INMUX plane 12,11
00  // 58 x116y2 INMUX plane 2,1
00  // 59 x116y2 INMUX plane 4,3
00  // 60 x116y2 INMUX plane 6,5
00  // 61 x116y2 INMUX plane 8,7
00  // 62 x116y2 INMUX plane 10,9
00  // 63 x116y2 INMUX plane 12,11
00  // 64 x116y2 SB_BIG plane 1
00  // 65 x116y2 SB_BIG plane 1
00  // 66 x116y2 SB_DRIVE plane 2,1
29  // 67 x116y2 SB_BIG plane 2
6E // -- CRC low byte
89 // -- CRC high byte


// Config Latches on x117y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2E7E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3B // x_sel: 117
01 // y_sel: 1
5D // -- CRC low byte
BF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2E86
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
00  //  0 x117y1 CPE[0]  _a783  C_///AND/
00  //  1 x117y1 CPE[1]
00  //  2 x117y1 CPE[2]
00  //  3 x117y1 CPE[3]
00  //  4 x117y1 CPE[4]
00  //  5 x117y1 CPE[5]
00  //  6 x117y1 CPE[6]
00  //  7 x117y1 CPE[7]
00  //  8 x117y1 CPE[8]
00  //  9 x117y1 CPE[9]
00  // 10 x117y2 CPE[0]
00  // 11 x117y2 CPE[1]
00  // 12 x117y2 CPE[2]
00  // 13 x117y2 CPE[3]
00  // 14 x117y2 CPE[4]
00  // 15 x117y2 CPE[5]
00  // 16 x117y2 CPE[6]
00  // 17 x117y2 CPE[7]
00  // 18 x117y2 CPE[8]
00  // 19 x117y2 CPE[9]
00  // 20 x118y1 CPE[0]
00  // 21 x118y1 CPE[1]
00  // 22 x118y1 CPE[2]
00  // 23 x118y1 CPE[3]
00  // 24 x118y1 CPE[4]
00  // 25 x118y1 CPE[5]
00  // 26 x118y1 CPE[6]
00  // 27 x118y1 CPE[7]
00  // 28 x118y1 CPE[8]
00  // 29 x118y1 CPE[9]
00  // 30 x118y2 CPE[0]
00  // 31 x118y2 CPE[1]
00  // 32 x118y2 CPE[2]
00  // 33 x118y2 CPE[3]
00  // 34 x118y2 CPE[4]
00  // 35 x118y2 CPE[5]
00  // 36 x118y2 CPE[6]
00  // 37 x118y2 CPE[7]
00  // 38 x118y2 CPE[8]
00  // 39 x118y2 CPE[9]
28  // 40 x117y1 INMUX plane 2,1
00  // 41 x117y1 INMUX plane 4,3
00  // 42 x117y1 INMUX plane 6,5
00  // 43 x117y1 INMUX plane 8,7
00  // 44 x117y1 INMUX plane 10,9
00  // 45 x117y1 INMUX plane 12,11
08  // 46 x117y2 INMUX plane 2,1
00  // 47 x117y2 INMUX plane 4,3
00  // 48 x117y2 INMUX plane 6,5
00  // 49 x117y2 INMUX plane 8,7
00  // 50 x117y2 INMUX plane 10,9
00  // 51 x117y2 INMUX plane 12,11
00  // 52 x118y1 INMUX plane 2,1
00  // 53 x118y1 INMUX plane 4,3
40  // 54 x118y1 INMUX plane 6,5
00  // 55 x118y1 INMUX plane 8,7
40  // 56 x118y1 INMUX plane 10,9
00  // 57 x118y1 INMUX plane 12,11
00  // 58 x118y2 INMUX plane 2,1
00  // 59 x118y2 INMUX plane 4,3
40  // 60 x118y2 INMUX plane 6,5
00  // 61 x118y2 INMUX plane 8,7
40  // 62 x118y2 INMUX plane 10,9
00  // 63 x118y2 INMUX plane 12,11
48  // 64 x117y1 SB_BIG plane 1
12  // 65 x117y1 SB_BIG plane 1
00  // 66 x117y1 SB_DRIVE plane 2,1
00  // 67 x117y1 SB_BIG plane 2
00  // 68 x117y1 SB_BIG plane 2
00  // 69 x117y1 SB_BIG plane 3
00  // 70 x117y1 SB_BIG plane 3
04  // 71 x117y1 SB_DRIVE plane 4,3
00  // 72 x117y1 SB_BIG plane 4
00  // 73 x117y1 SB_BIG plane 4
48  // 74 x117y1 SB_BIG plane 5
12  // 75 x117y1 SB_BIG plane 5
00  // 76 x117y1 SB_DRIVE plane 6,5
00  // 77 x117y1 SB_BIG plane 6
00  // 78 x117y1 SB_BIG plane 6
00  // 79 x117y1 SB_BIG plane 7
00  // 80 x117y1 SB_BIG plane 7
00  // 81 x117y1 SB_DRIVE plane 8,7
00  // 82 x117y1 SB_BIG plane 8
00  // 83 x117y1 SB_BIG plane 8
00  // 84 x117y1 SB_BIG plane 9
00  // 85 x117y1 SB_BIG plane 9
00  // 86 x117y1 SB_DRIVE plane 10,9
00  // 87 x117y1 SB_BIG plane 10
00  // 88 x117y1 SB_BIG plane 10
00  // 89 x117y1 SB_BIG plane 11
00  // 90 x117y1 SB_BIG plane 11
00  // 91 x117y1 SB_DRIVE plane 12,11
00  // 92 x117y1 SB_BIG plane 12
00  // 93 x117y1 SB_BIG plane 12
A8  // 94 x118y2 SB_SML plane 1
02  // 95 x118y2 SB_SML plane 2,1
00  // 96 x118y2 SB_SML plane 2
00  // 97 x118y2 SB_SML plane 3
00  // 98 x118y2 SB_SML plane 4,3
00  // 99 x118y2 SB_SML plane 4
A8  // 100 x118y2 SB_SML plane 5
02  // 101 x118y2 SB_SML plane 6,5
58 // -- CRC low byte
01 // -- CRC high byte


// Config Latches on x119y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2EF2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3C // x_sel: 119
01 // y_sel: 1
55 // -- CRC low byte
F2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2EFA
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
00  //  0 x119y1 CPE[0]  _a784  C_///AND/
00  //  1 x119y1 CPE[1]
00  //  2 x119y1 CPE[2]
00  //  3 x119y1 CPE[3]
00  //  4 x119y1 CPE[4]
00  //  5 x119y1 CPE[5]
00  //  6 x119y1 CPE[6]
00  //  7 x119y1 CPE[7]
00  //  8 x119y1 CPE[8]
00  //  9 x119y1 CPE[9]
00  // 10 x119y2 CPE[0]
00  // 11 x119y2 CPE[1]
00  // 12 x119y2 CPE[2]
00  // 13 x119y2 CPE[3]
00  // 14 x119y2 CPE[4]
00  // 15 x119y2 CPE[5]
00  // 16 x119y2 CPE[6]
00  // 17 x119y2 CPE[7]
00  // 18 x119y2 CPE[8]
00  // 19 x119y2 CPE[9]
00  // 20 x120y1 CPE[0]
00  // 21 x120y1 CPE[1]
00  // 22 x120y1 CPE[2]
00  // 23 x120y1 CPE[3]
00  // 24 x120y1 CPE[4]
00  // 25 x120y1 CPE[5]
00  // 26 x120y1 CPE[6]
00  // 27 x120y1 CPE[7]
00  // 28 x120y1 CPE[8]
00  // 29 x120y1 CPE[9]
00  // 30 x120y2 CPE[0]
00  // 31 x120y2 CPE[1]
00  // 32 x120y2 CPE[2]
00  // 33 x120y2 CPE[3]
00  // 34 x120y2 CPE[4]
00  // 35 x120y2 CPE[5]
00  // 36 x120y2 CPE[6]
00  // 37 x120y2 CPE[7]
00  // 38 x120y2 CPE[8]
00  // 39 x120y2 CPE[9]
28  // 40 x119y1 INMUX plane 2,1
00  // 41 x119y1 INMUX plane 4,3
00  // 42 x119y1 INMUX plane 6,5
00  // 43 x119y1 INMUX plane 8,7
00  // 44 x119y1 INMUX plane 10,9
00  // 45 x119y1 INMUX plane 12,11
00  // 46 x119y2 INMUX plane 2,1
00  // 47 x119y2 INMUX plane 4,3
00  // 48 x119y2 INMUX plane 6,5
00  // 49 x119y2 INMUX plane 8,7
00  // 50 x119y2 INMUX plane 10,9
00  // 51 x119y2 INMUX plane 12,11
00  // 52 x120y1 INMUX plane 2,1
00  // 53 x120y1 INMUX plane 4,3
40  // 54 x120y1 INMUX plane 6,5
00  // 55 x120y1 INMUX plane 8,7
40  // 56 x120y1 INMUX plane 10,9
00  // 57 x120y1 INMUX plane 12,11
28  // 58 x120y2 INMUX plane 2,1
00  // 59 x120y2 INMUX plane 4,3
40  // 60 x120y2 INMUX plane 6,5
00  // 61 x120y2 INMUX plane 8,7
40  // 62 x120y2 INMUX plane 10,9
00  // 63 x120y2 INMUX plane 12,11
48  // 64 x120y2 SB_BIG plane 1
12  // 65 x120y2 SB_BIG plane 1
10  // 66 x120y2 SB_DRIVE plane 2,1
29  // 67 x120y2 SB_BIG plane 2
00  // 68 x120y2 SB_BIG plane 2
00  // 69 x120y2 SB_BIG plane 3
00  // 70 x120y2 SB_BIG plane 3
00  // 71 x120y2 SB_DRIVE plane 4,3
29  // 72 x120y2 SB_BIG plane 4
00  // 73 x120y2 SB_BIG plane 4
48  // 74 x120y2 SB_BIG plane 5
12  // 75 x120y2 SB_BIG plane 5
00  // 76 x120y2 SB_DRIVE plane 6,5
00  // 77 x120y2 SB_BIG plane 6
00  // 78 x120y2 SB_BIG plane 6
00  // 79 x120y2 SB_BIG plane 7
00  // 80 x120y2 SB_BIG plane 7
00  // 81 x120y2 SB_DRIVE plane 8,7
00  // 82 x120y2 SB_BIG plane 8
00  // 83 x120y2 SB_BIG plane 8
00  // 84 x120y2 SB_BIG plane 9
00  // 85 x120y2 SB_BIG plane 9
00  // 86 x120y2 SB_DRIVE plane 10,9
00  // 87 x120y2 SB_BIG plane 10
00  // 88 x120y2 SB_BIG plane 10
00  // 89 x120y2 SB_BIG plane 11
00  // 90 x120y2 SB_BIG plane 11
00  // 91 x120y2 SB_DRIVE plane 12,11
00  // 92 x120y2 SB_BIG plane 12
00  // 93 x120y2 SB_BIG plane 12
A8  // 94 x119y1 SB_SML plane 1
02  // 95 x119y1 SB_SML plane 2,1
00  // 96 x119y1 SB_SML plane 2
00  // 97 x119y1 SB_SML plane 3
00  // 98 x119y1 SB_SML plane 4,3
00  // 99 x119y1 SB_SML plane 4
A8  // 100 x119y1 SB_SML plane 5
02  // 101 x119y1 SB_SML plane 6,5
C9 // -- CRC low byte
C7 // -- CRC high byte


// Config Latches on x121y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2F66     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3D // x_sel: 121
01 // y_sel: 1
8D // -- CRC low byte
EB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2F6E
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x121y1 CPE[0]  _a766  C_///AND/
00  //  1 x121y1 CPE[1]
00  //  2 x121y1 CPE[2]
00  //  3 x121y1 CPE[3]
00  //  4 x121y1 CPE[4]
00  //  5 x121y1 CPE[5]
00  //  6 x121y1 CPE[6]
00  //  7 x121y1 CPE[7]
00  //  8 x121y1 CPE[8]
00  //  9 x121y1 CPE[9]
00  // 10 x121y2 CPE[0]
00  // 11 x121y2 CPE[1]
00  // 12 x121y2 CPE[2]
00  // 13 x121y2 CPE[3]
00  // 14 x121y2 CPE[4]
00  // 15 x121y2 CPE[5]
00  // 16 x121y2 CPE[6]
00  // 17 x121y2 CPE[7]
00  // 18 x121y2 CPE[8]
00  // 19 x121y2 CPE[9]
00  // 20 x122y1 CPE[0]  _a767  C_///AND/
00  // 21 x122y1 CPE[1]
00  // 22 x122y1 CPE[2]
00  // 23 x122y1 CPE[3]
00  // 24 x122y1 CPE[4]
00  // 25 x122y1 CPE[5]
00  // 26 x122y1 CPE[6]
00  // 27 x122y1 CPE[7]
00  // 28 x122y1 CPE[8]
00  // 29 x122y1 CPE[9]
00  // 30 x122y2 CPE[0]
00  // 31 x122y2 CPE[1]
00  // 32 x122y2 CPE[2]
00  // 33 x122y2 CPE[3]
00  // 34 x122y2 CPE[4]
00  // 35 x122y2 CPE[5]
00  // 36 x122y2 CPE[6]
00  // 37 x122y2 CPE[7]
00  // 38 x122y2 CPE[8]
00  // 39 x122y2 CPE[9]
00  // 40 x121y1 INMUX plane 2,1
28  // 41 x121y1 INMUX plane 4,3
00  // 42 x121y1 INMUX plane 6,5
00  // 43 x121y1 INMUX plane 8,7
00  // 44 x121y1 INMUX plane 10,9
00  // 45 x121y1 INMUX plane 12,11
08  // 46 x121y2 INMUX plane 2,1
08  // 47 x121y2 INMUX plane 4,3
00  // 48 x121y2 INMUX plane 6,5
00  // 49 x121y2 INMUX plane 8,7
00  // 50 x121y2 INMUX plane 10,9
00  // 51 x121y2 INMUX plane 12,11
00  // 52 x122y1 INMUX plane 2,1
00  // 53 x122y1 INMUX plane 4,3
40  // 54 x122y1 INMUX plane 6,5
00  // 55 x122y1 INMUX plane 8,7
40  // 56 x122y1 INMUX plane 10,9
00  // 57 x122y1 INMUX plane 12,11
08  // 58 x122y2 INMUX plane 2,1
00  // 59 x122y2 INMUX plane 4,3
40  // 60 x122y2 INMUX plane 6,5
00  // 61 x122y2 INMUX plane 8,7
40  // 62 x122y2 INMUX plane 10,9
00  // 63 x122y2 INMUX plane 12,11
48  // 64 x121y1 SB_BIG plane 1
12  // 65 x121y1 SB_BIG plane 1
00  // 66 x121y1 SB_DRIVE plane 2,1
00  // 67 x121y1 SB_BIG plane 2
00  // 68 x121y1 SB_BIG plane 2
48  // 69 x121y1 SB_BIG plane 3
12  // 70 x121y1 SB_BIG plane 3
00  // 71 x121y1 SB_DRIVE plane 4,3
29  // 72 x121y1 SB_BIG plane 4
00  // 73 x121y1 SB_BIG plane 4
48  // 74 x121y1 SB_BIG plane 5
12  // 75 x121y1 SB_BIG plane 5
00  // 76 x121y1 SB_DRIVE plane 6,5
00  // 77 x121y1 SB_BIG plane 6
00  // 78 x121y1 SB_BIG plane 6
48  // 79 x121y1 SB_BIG plane 7
12  // 80 x121y1 SB_BIG plane 7
00  // 81 x121y1 SB_DRIVE plane 8,7
00  // 82 x121y1 SB_BIG plane 8
00  // 83 x121y1 SB_BIG plane 8
00  // 84 x121y1 SB_BIG plane 9
00  // 85 x121y1 SB_BIG plane 9
00  // 86 x121y1 SB_DRIVE plane 10,9
00  // 87 x121y1 SB_BIG plane 10
00  // 88 x121y1 SB_BIG plane 10
00  // 89 x121y1 SB_BIG plane 11
00  // 90 x121y1 SB_BIG plane 11
00  // 91 x121y1 SB_DRIVE plane 12,11
00  // 92 x121y1 SB_BIG plane 12
00  // 93 x121y1 SB_BIG plane 12
A8  // 94 x122y2 SB_SML plane 1
02  // 95 x122y2 SB_SML plane 2,1
00  // 96 x122y2 SB_SML plane 2
A8  // 97 x122y2 SB_SML plane 3
02  // 98 x122y2 SB_SML plane 4,3
00  // 99 x122y2 SB_SML plane 4
A8  // 100 x122y2 SB_SML plane 5
02  // 101 x122y2 SB_SML plane 6,5
00  // 102 x122y2 SB_SML plane 6
A8  // 103 x122y2 SB_SML plane 7
02  // 104 x122y2 SB_SML plane 8,7
1F // -- CRC low byte
61 // -- CRC high byte


// Config Latches on x123y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2FDD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3E // x_sel: 123
01 // y_sel: 1
E5 // -- CRC low byte
C1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2FE5
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x123y1 CPE[0]  _a768  C_///AND/
00  //  1 x123y1 CPE[1]
00  //  2 x123y1 CPE[2]
00  //  3 x123y1 CPE[3]
00  //  4 x123y1 CPE[4]
00  //  5 x123y1 CPE[5]
00  //  6 x123y1 CPE[6]
00  //  7 x123y1 CPE[7]
00  //  8 x123y1 CPE[8]
00  //  9 x123y1 CPE[9]
00  // 10 x123y2 CPE[0]
00  // 11 x123y2 CPE[1]
00  // 12 x123y2 CPE[2]
00  // 13 x123y2 CPE[3]
00  // 14 x123y2 CPE[4]
00  // 15 x123y2 CPE[5]
00  // 16 x123y2 CPE[6]
00  // 17 x123y2 CPE[7]
00  // 18 x123y2 CPE[8]
00  // 19 x123y2 CPE[9]
00  // 20 x124y1 CPE[0]  _a769  C_///AND/
00  // 21 x124y1 CPE[1]
00  // 22 x124y1 CPE[2]
00  // 23 x124y1 CPE[3]
00  // 24 x124y1 CPE[4]
00  // 25 x124y1 CPE[5]
00  // 26 x124y1 CPE[6]
00  // 27 x124y1 CPE[7]
00  // 28 x124y1 CPE[8]
00  // 29 x124y1 CPE[9]
00  // 30 x124y2 CPE[0]
00  // 31 x124y2 CPE[1]
00  // 32 x124y2 CPE[2]
00  // 33 x124y2 CPE[3]
00  // 34 x124y2 CPE[4]
00  // 35 x124y2 CPE[5]
00  // 36 x124y2 CPE[6]
00  // 37 x124y2 CPE[7]
00  // 38 x124y2 CPE[8]
00  // 39 x124y2 CPE[9]
05  // 40 x123y1 INMUX plane 2,1
10  // 41 x123y1 INMUX plane 4,3
00  // 42 x123y1 INMUX plane 6,5
00  // 43 x123y1 INMUX plane 8,7
00  // 44 x123y1 INMUX plane 10,9
00  // 45 x123y1 INMUX plane 12,11
00  // 46 x123y2 INMUX plane 2,1
00  // 47 x123y2 INMUX plane 4,3
00  // 48 x123y2 INMUX plane 6,5
00  // 49 x123y2 INMUX plane 8,7
00  // 50 x123y2 INMUX plane 10,9
00  // 51 x123y2 INMUX plane 12,11
28  // 52 x124y1 INMUX plane 2,1
00  // 53 x124y1 INMUX plane 4,3
40  // 54 x124y1 INMUX plane 6,5
00  // 55 x124y1 INMUX plane 8,7
40  // 56 x124y1 INMUX plane 10,9
00  // 57 x124y1 INMUX plane 12,11
05  // 58 x124y2 INMUX plane 2,1
00  // 59 x124y2 INMUX plane 4,3
40  // 60 x124y2 INMUX plane 6,5
00  // 61 x124y2 INMUX plane 8,7
40  // 62 x124y2 INMUX plane 10,9
00  // 63 x124y2 INMUX plane 12,11
48  // 64 x124y2 SB_BIG plane 1
12  // 65 x124y2 SB_BIG plane 1
00  // 66 x124y2 SB_DRIVE plane 2,1
31  // 67 x124y2 SB_BIG plane 2
00  // 68 x124y2 SB_BIG plane 2
48  // 69 x124y2 SB_BIG plane 3
12  // 70 x124y2 SB_BIG plane 3
00  // 71 x124y2 SB_DRIVE plane 4,3
00  // 72 x124y2 SB_BIG plane 4
00  // 73 x124y2 SB_BIG plane 4
48  // 74 x124y2 SB_BIG plane 5
12  // 75 x124y2 SB_BIG plane 5
00  // 76 x124y2 SB_DRIVE plane 6,5
00  // 77 x124y2 SB_BIG plane 6
00  // 78 x124y2 SB_BIG plane 6
48  // 79 x124y2 SB_BIG plane 7
12  // 80 x124y2 SB_BIG plane 7
00  // 81 x124y2 SB_DRIVE plane 8,7
00  // 82 x124y2 SB_BIG plane 8
00  // 83 x124y2 SB_BIG plane 8
00  // 84 x124y2 SB_BIG plane 9
00  // 85 x124y2 SB_BIG plane 9
00  // 86 x124y2 SB_DRIVE plane 10,9
00  // 87 x124y2 SB_BIG plane 10
00  // 88 x124y2 SB_BIG plane 10
00  // 89 x124y2 SB_BIG plane 11
00  // 90 x124y2 SB_BIG plane 11
00  // 91 x124y2 SB_DRIVE plane 12,11
00  // 92 x124y2 SB_BIG plane 12
00  // 93 x124y2 SB_BIG plane 12
A8  // 94 x123y1 SB_SML plane 1
02  // 95 x123y1 SB_SML plane 2,1
00  // 96 x123y1 SB_SML plane 2
A8  // 97 x123y1 SB_SML plane 3
02  // 98 x123y1 SB_SML plane 4,3
00  // 99 x123y1 SB_SML plane 4
A8  // 100 x123y1 SB_SML plane 5
02  // 101 x123y1 SB_SML plane 6,5
00  // 102 x123y1 SB_SML plane 6
A8  // 103 x123y1 SB_SML plane 7
02  // 104 x123y1 SB_SML plane 8,7
59 // -- CRC low byte
6C // -- CRC high byte


// Config Latches on x125y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3054     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3F // x_sel: 125
01 // y_sel: 1
3D // -- CRC low byte
D8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 305C
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x125y1 CPE[0]  _a770  C_///AND/
00  //  1 x125y1 CPE[1]
00  //  2 x125y1 CPE[2]
00  //  3 x125y1 CPE[3]
00  //  4 x125y1 CPE[4]
00  //  5 x125y1 CPE[5]
00  //  6 x125y1 CPE[6]
00  //  7 x125y1 CPE[7]
00  //  8 x125y1 CPE[8]
00  //  9 x125y1 CPE[9]
00  // 10 x125y2 CPE[0]
00  // 11 x125y2 CPE[1]
00  // 12 x125y2 CPE[2]
00  // 13 x125y2 CPE[3]
00  // 14 x125y2 CPE[4]
00  // 15 x125y2 CPE[5]
00  // 16 x125y2 CPE[6]
00  // 17 x125y2 CPE[7]
00  // 18 x125y2 CPE[8]
00  // 19 x125y2 CPE[9]
00  // 20 x126y1 CPE[0]  _a771  C_///AND/
00  // 21 x126y1 CPE[1]
00  // 22 x126y1 CPE[2]
00  // 23 x126y1 CPE[3]
00  // 24 x126y1 CPE[4]
00  // 25 x126y1 CPE[5]
00  // 26 x126y1 CPE[6]
00  // 27 x126y1 CPE[7]
00  // 28 x126y1 CPE[8]
00  // 29 x126y1 CPE[9]
00  // 30 x126y2 CPE[0]
00  // 31 x126y2 CPE[1]
00  // 32 x126y2 CPE[2]
00  // 33 x126y2 CPE[3]
00  // 34 x126y2 CPE[4]
00  // 35 x126y2 CPE[5]
00  // 36 x126y2 CPE[6]
00  // 37 x126y2 CPE[7]
00  // 38 x126y2 CPE[8]
00  // 39 x126y2 CPE[9]
18  // 40 x125y1 INMUX plane 2,1
00  // 41 x125y1 INMUX plane 4,3
00  // 42 x125y1 INMUX plane 6,5
00  // 43 x125y1 INMUX plane 8,7
00  // 44 x125y1 INMUX plane 10,9
00  // 45 x125y1 INMUX plane 12,11
00  // 46 x125y2 INMUX plane 2,1
00  // 47 x125y2 INMUX plane 4,3
00  // 48 x125y2 INMUX plane 6,5
00  // 49 x125y2 INMUX plane 8,7
00  // 50 x125y2 INMUX plane 10,9
00  // 51 x125y2 INMUX plane 12,11
28  // 52 x126y1 INMUX plane 2,1
00  // 53 x126y1 INMUX plane 4,3
40  // 54 x126y1 INMUX plane 6,5
00  // 55 x126y1 INMUX plane 8,7
40  // 56 x126y1 INMUX plane 10,9
00  // 57 x126y1 INMUX plane 12,11
08  // 58 x126y2 INMUX plane 2,1
00  // 59 x126y2 INMUX plane 4,3
40  // 60 x126y2 INMUX plane 6,5
00  // 61 x126y2 INMUX plane 8,7
40  // 62 x126y2 INMUX plane 10,9
00  // 63 x126y2 INMUX plane 12,11
48  // 64 x125y1 SB_BIG plane 1
12  // 65 x125y1 SB_BIG plane 1
00  // 66 x125y1 SB_DRIVE plane 2,1
00  // 67 x125y1 SB_BIG plane 2
00  // 68 x125y1 SB_BIG plane 2
48  // 69 x125y1 SB_BIG plane 3
12  // 70 x125y1 SB_BIG plane 3
00  // 71 x125y1 SB_DRIVE plane 4,3
80  // 72 x125y1 SB_BIG plane 4
00  // 73 x125y1 SB_BIG plane 4
48  // 74 x125y1 SB_BIG plane 5
12  // 75 x125y1 SB_BIG plane 5
00  // 76 x125y1 SB_DRIVE plane 6,5
00  // 77 x125y1 SB_BIG plane 6
00  // 78 x125y1 SB_BIG plane 6
48  // 79 x125y1 SB_BIG plane 7
12  // 80 x125y1 SB_BIG plane 7
00  // 81 x125y1 SB_DRIVE plane 8,7
00  // 82 x125y1 SB_BIG plane 8
00  // 83 x125y1 SB_BIG plane 8
00  // 84 x125y1 SB_BIG plane 9
00  // 85 x125y1 SB_BIG plane 9
00  // 86 x125y1 SB_DRIVE plane 10,9
00  // 87 x125y1 SB_BIG plane 10
00  // 88 x125y1 SB_BIG plane 10
00  // 89 x125y1 SB_BIG plane 11
00  // 90 x125y1 SB_BIG plane 11
00  // 91 x125y1 SB_DRIVE plane 12,11
00  // 92 x125y1 SB_BIG plane 12
00  // 93 x125y1 SB_BIG plane 12
A8  // 94 x126y2 SB_SML plane 1
12  // 95 x126y2 SB_SML plane 2,1
01  // 96 x126y2 SB_SML plane 2
A8  // 97 x126y2 SB_SML plane 3
02  // 98 x126y2 SB_SML plane 4,3
00  // 99 x126y2 SB_SML plane 4
A8  // 100 x126y2 SB_SML plane 5
02  // 101 x126y2 SB_SML plane 6,5
00  // 102 x126y2 SB_SML plane 6
A8  // 103 x126y2 SB_SML plane 7
02  // 104 x126y2 SB_SML plane 8,7
F0 // -- CRC low byte
12 // -- CRC high byte


// Config Latches on x127y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 30CB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
40 // x_sel: 127
01 // y_sel: 1
31 // -- CRC low byte
AB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 30D3
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x127y1 CPE[0]  _a772  C_///AND/
00  //  1 x127y1 CPE[1]
00  //  2 x127y1 CPE[2]
00  //  3 x127y1 CPE[3]
00  //  4 x127y1 CPE[4]
00  //  5 x127y1 CPE[5]
00  //  6 x127y1 CPE[6]
00  //  7 x127y1 CPE[7]
00  //  8 x127y1 CPE[8]
00  //  9 x127y1 CPE[9]
00  // 10 x127y2 CPE[0]
00  // 11 x127y2 CPE[1]
00  // 12 x127y2 CPE[2]
00  // 13 x127y2 CPE[3]
00  // 14 x127y2 CPE[4]
00  // 15 x127y2 CPE[5]
00  // 16 x127y2 CPE[6]
00  // 17 x127y2 CPE[7]
00  // 18 x127y2 CPE[8]
00  // 19 x127y2 CPE[9]
00  // 20 x128y1 CPE[0]  _a773  C_///AND/
00  // 21 x128y1 CPE[1]
00  // 22 x128y1 CPE[2]
00  // 23 x128y1 CPE[3]
00  // 24 x128y1 CPE[4]
00  // 25 x128y1 CPE[5]
00  // 26 x128y1 CPE[6]
00  // 27 x128y1 CPE[7]
00  // 28 x128y1 CPE[8]
00  // 29 x128y1 CPE[9]
00  // 30 x128y2 CPE[0]
00  // 31 x128y2 CPE[1]
00  // 32 x128y2 CPE[2]
00  // 33 x128y2 CPE[3]
00  // 34 x128y2 CPE[4]
00  // 35 x128y2 CPE[5]
00  // 36 x128y2 CPE[6]
00  // 37 x128y2 CPE[7]
00  // 38 x128y2 CPE[8]
00  // 39 x128y2 CPE[9]
00  // 40 x127y1 INMUX plane 2,1
18  // 41 x127y1 INMUX plane 4,3
00  // 42 x127y1 INMUX plane 6,5
00  // 43 x127y1 INMUX plane 8,7
00  // 44 x127y1 INMUX plane 10,9
00  // 45 x127y1 INMUX plane 12,11
00  // 46 x127y2 INMUX plane 2,1
00  // 47 x127y2 INMUX plane 4,3
00  // 48 x127y2 INMUX plane 6,5
00  // 49 x127y2 INMUX plane 8,7
00  // 50 x127y2 INMUX plane 10,9
00  // 51 x127y2 INMUX plane 12,11
28  // 52 x128y1 INMUX plane 2,1
00  // 53 x128y1 INMUX plane 4,3
40  // 54 x128y1 INMUX plane 6,5
00  // 55 x128y1 INMUX plane 8,7
40  // 56 x128y1 INMUX plane 10,9
00  // 57 x128y1 INMUX plane 12,11
08  // 58 x128y2 INMUX plane 2,1
00  // 59 x128y2 INMUX plane 4,3
40  // 60 x128y2 INMUX plane 6,5
00  // 61 x128y2 INMUX plane 8,7
40  // 62 x128y2 INMUX plane 10,9
00  // 63 x128y2 INMUX plane 12,11
48  // 64 x128y2 SB_BIG plane 1
12  // 65 x128y2 SB_BIG plane 1
40  // 66 x128y2 SB_DRIVE plane 2,1
39  // 67 x128y2 SB_BIG plane 2
00  // 68 x128y2 SB_BIG plane 2
48  // 69 x128y2 SB_BIG plane 3
12  // 70 x128y2 SB_BIG plane 3
00  // 71 x128y2 SB_DRIVE plane 4,3
00  // 72 x128y2 SB_BIG plane 4
00  // 73 x128y2 SB_BIG plane 4
48  // 74 x128y2 SB_BIG plane 5
12  // 75 x128y2 SB_BIG plane 5
00  // 76 x128y2 SB_DRIVE plane 6,5
00  // 77 x128y2 SB_BIG plane 6
00  // 78 x128y2 SB_BIG plane 6
48  // 79 x128y2 SB_BIG plane 7
12  // 80 x128y2 SB_BIG plane 7
00  // 81 x128y2 SB_DRIVE plane 8,7
00  // 82 x128y2 SB_BIG plane 8
00  // 83 x128y2 SB_BIG plane 8
00  // 84 x128y2 SB_BIG plane 9
00  // 85 x128y2 SB_BIG plane 9
00  // 86 x128y2 SB_DRIVE plane 10,9
00  // 87 x128y2 SB_BIG plane 10
00  // 88 x128y2 SB_BIG plane 10
00  // 89 x128y2 SB_BIG plane 11
00  // 90 x128y2 SB_BIG plane 11
00  // 91 x128y2 SB_DRIVE plane 12,11
00  // 92 x128y2 SB_BIG plane 12
00  // 93 x128y2 SB_BIG plane 12
A8  // 94 x127y1 SB_SML plane 1
02  // 95 x127y1 SB_SML plane 2,1
00  // 96 x127y1 SB_SML plane 2
A8  // 97 x127y1 SB_SML plane 3
02  // 98 x127y1 SB_SML plane 4,3
00  // 99 x127y1 SB_SML plane 4
A8  // 100 x127y1 SB_SML plane 5
02  // 101 x127y1 SB_SML plane 6,5
00  // 102 x127y1 SB_SML plane 6
A8  // 103 x127y1 SB_SML plane 7
02  // 104 x127y1 SB_SML plane 8,7
FB // -- CRC low byte
AB // -- CRC high byte


// Config Latches on x129y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3142     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
41 // x_sel: 129
01 // y_sel: 1
E9 // -- CRC low byte
B2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 314A
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x129y1 CPE[0]  _a774  C_///AND/
00  //  1 x129y1 CPE[1]
00  //  2 x129y1 CPE[2]
00  //  3 x129y1 CPE[3]
00  //  4 x129y1 CPE[4]
00  //  5 x129y1 CPE[5]
00  //  6 x129y1 CPE[6]
00  //  7 x129y1 CPE[7]
00  //  8 x129y1 CPE[8]
00  //  9 x129y1 CPE[9]
00  // 10 x129y2 CPE[0]
00  // 11 x129y2 CPE[1]
00  // 12 x129y2 CPE[2]
00  // 13 x129y2 CPE[3]
00  // 14 x129y2 CPE[4]
00  // 15 x129y2 CPE[5]
00  // 16 x129y2 CPE[6]
00  // 17 x129y2 CPE[7]
00  // 18 x129y2 CPE[8]
00  // 19 x129y2 CPE[9]
00  // 20 x130y1 CPE[0]  _a775  C_///AND/
00  // 21 x130y1 CPE[1]
00  // 22 x130y1 CPE[2]
00  // 23 x130y1 CPE[3]
00  // 24 x130y1 CPE[4]
00  // 25 x130y1 CPE[5]
00  // 26 x130y1 CPE[6]
00  // 27 x130y1 CPE[7]
00  // 28 x130y1 CPE[8]
00  // 29 x130y1 CPE[9]
00  // 30 x130y2 CPE[0]
00  // 31 x130y2 CPE[1]
00  // 32 x130y2 CPE[2]
00  // 33 x130y2 CPE[3]
00  // 34 x130y2 CPE[4]
00  // 35 x130y2 CPE[5]
00  // 36 x130y2 CPE[6]
00  // 37 x130y2 CPE[7]
00  // 38 x130y2 CPE[8]
00  // 39 x130y2 CPE[9]
05  // 40 x129y1 INMUX plane 2,1
00  // 41 x129y1 INMUX plane 4,3
00  // 42 x129y1 INMUX plane 6,5
00  // 43 x129y1 INMUX plane 8,7
00  // 44 x129y1 INMUX plane 10,9
00  // 45 x129y1 INMUX plane 12,11
00  // 46 x129y2 INMUX plane 2,1
00  // 47 x129y2 INMUX plane 4,3
00  // 48 x129y2 INMUX plane 6,5
00  // 49 x129y2 INMUX plane 8,7
00  // 50 x129y2 INMUX plane 10,9
00  // 51 x129y2 INMUX plane 12,11
01  // 52 x130y1 INMUX plane 2,1
00  // 53 x130y1 INMUX plane 4,3
40  // 54 x130y1 INMUX plane 6,5
00  // 55 x130y1 INMUX plane 8,7
40  // 56 x130y1 INMUX plane 10,9
00  // 57 x130y1 INMUX plane 12,11
0B  // 58 x130y2 INMUX plane 2,1
00  // 59 x130y2 INMUX plane 4,3
40  // 60 x130y2 INMUX plane 6,5
00  // 61 x130y2 INMUX plane 8,7
40  // 62 x130y2 INMUX plane 10,9
00  // 63 x130y2 INMUX plane 12,11
79  // 64 x129y1 SB_BIG plane 1
12  // 65 x129y1 SB_BIG plane 1
00  // 66 x129y1 SB_DRIVE plane 2,1
00  // 67 x129y1 SB_BIG plane 2
00  // 68 x129y1 SB_BIG plane 2
48  // 69 x129y1 SB_BIG plane 3
12  // 70 x129y1 SB_BIG plane 3
00  // 71 x129y1 SB_DRIVE plane 4,3
39  // 72 x129y1 SB_BIG plane 4
00  // 73 x129y1 SB_BIG plane 4
48  // 74 x129y1 SB_BIG plane 5
12  // 75 x129y1 SB_BIG plane 5
00  // 76 x129y1 SB_DRIVE plane 6,5
00  // 77 x129y1 SB_BIG plane 6
00  // 78 x129y1 SB_BIG plane 6
48  // 79 x129y1 SB_BIG plane 7
12  // 80 x129y1 SB_BIG plane 7
00  // 81 x129y1 SB_DRIVE plane 8,7
00  // 82 x129y1 SB_BIG plane 8
00  // 83 x129y1 SB_BIG plane 8
00  // 84 x129y1 SB_BIG plane 9
00  // 85 x129y1 SB_BIG plane 9
00  // 86 x129y1 SB_DRIVE plane 10,9
00  // 87 x129y1 SB_BIG plane 10
00  // 88 x129y1 SB_BIG plane 10
00  // 89 x129y1 SB_BIG plane 11
00  // 90 x129y1 SB_BIG plane 11
00  // 91 x129y1 SB_DRIVE plane 12,11
00  // 92 x129y1 SB_BIG plane 12
00  // 93 x129y1 SB_BIG plane 12
A8  // 94 x130y2 SB_SML plane 1
02  // 95 x130y2 SB_SML plane 2,1
00  // 96 x130y2 SB_SML plane 2
A8  // 97 x130y2 SB_SML plane 3
02  // 98 x130y2 SB_SML plane 4,3
00  // 99 x130y2 SB_SML plane 4
A8  // 100 x130y2 SB_SML plane 5
02  // 101 x130y2 SB_SML plane 6,5
00  // 102 x130y2 SB_SML plane 6
A8  // 103 x130y2 SB_SML plane 7
02  // 104 x130y2 SB_SML plane 8,7
10 // -- CRC low byte
59 // -- CRC high byte


// Config Latches on x131y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 31B9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
42 // x_sel: 131
01 // y_sel: 1
81 // -- CRC low byte
98 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 31C1
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x131y1 CPE[0]  _a776  C_///AND/
00  //  1 x131y1 CPE[1]
00  //  2 x131y1 CPE[2]
00  //  3 x131y1 CPE[3]
00  //  4 x131y1 CPE[4]
00  //  5 x131y1 CPE[5]
00  //  6 x131y1 CPE[6]
00  //  7 x131y1 CPE[7]
00  //  8 x131y1 CPE[8]
00  //  9 x131y1 CPE[9]
00  // 10 x131y2 CPE[0]
00  // 11 x131y2 CPE[1]
00  // 12 x131y2 CPE[2]
00  // 13 x131y2 CPE[3]
00  // 14 x131y2 CPE[4]
00  // 15 x131y2 CPE[5]
00  // 16 x131y2 CPE[6]
00  // 17 x131y2 CPE[7]
00  // 18 x131y2 CPE[8]
00  // 19 x131y2 CPE[9]
00  // 20 x132y1 CPE[0]  _a777  C_///AND/
00  // 21 x132y1 CPE[1]
00  // 22 x132y1 CPE[2]
00  // 23 x132y1 CPE[3]
00  // 24 x132y1 CPE[4]
00  // 25 x132y1 CPE[5]
00  // 26 x132y1 CPE[6]
00  // 27 x132y1 CPE[7]
00  // 28 x132y1 CPE[8]
00  // 29 x132y1 CPE[9]
00  // 30 x132y2 CPE[0]
00  // 31 x132y2 CPE[1]
00  // 32 x132y2 CPE[2]
00  // 33 x132y2 CPE[3]
00  // 34 x132y2 CPE[4]
00  // 35 x132y2 CPE[5]
00  // 36 x132y2 CPE[6]
00  // 37 x132y2 CPE[7]
00  // 38 x132y2 CPE[8]
00  // 39 x132y2 CPE[9]
00  // 40 x131y1 INMUX plane 2,1
08  // 41 x131y1 INMUX plane 4,3
00  // 42 x131y1 INMUX plane 6,5
00  // 43 x131y1 INMUX plane 8,7
00  // 44 x131y1 INMUX plane 10,9
00  // 45 x131y1 INMUX plane 12,11
00  // 46 x131y2 INMUX plane 2,1
00  // 47 x131y2 INMUX plane 4,3
00  // 48 x131y2 INMUX plane 6,5
00  // 49 x131y2 INMUX plane 8,7
00  // 50 x131y2 INMUX plane 10,9
00  // 51 x131y2 INMUX plane 12,11
28  // 52 x132y1 INMUX plane 2,1
00  // 53 x132y1 INMUX plane 4,3
40  // 54 x132y1 INMUX plane 6,5
00  // 55 x132y1 INMUX plane 8,7
40  // 56 x132y1 INMUX plane 10,9
00  // 57 x132y1 INMUX plane 12,11
00  // 58 x132y2 INMUX plane 2,1
00  // 59 x132y2 INMUX plane 4,3
40  // 60 x132y2 INMUX plane 6,5
00  // 61 x132y2 INMUX plane 8,7
40  // 62 x132y2 INMUX plane 10,9
00  // 63 x132y2 INMUX plane 12,11
48  // 64 x132y2 SB_BIG plane 1
12  // 65 x132y2 SB_BIG plane 1
00  // 66 x132y2 SB_DRIVE plane 2,1
29  // 67 x132y2 SB_BIG plane 2
00  // 68 x132y2 SB_BIG plane 2
48  // 69 x132y2 SB_BIG plane 3
12  // 70 x132y2 SB_BIG plane 3
00  // 71 x132y2 SB_DRIVE plane 4,3
00  // 72 x132y2 SB_BIG plane 4
00  // 73 x132y2 SB_BIG plane 4
48  // 74 x132y2 SB_BIG plane 5
12  // 75 x132y2 SB_BIG plane 5
00  // 76 x132y2 SB_DRIVE plane 6,5
00  // 77 x132y2 SB_BIG plane 6
00  // 78 x132y2 SB_BIG plane 6
48  // 79 x132y2 SB_BIG plane 7
12  // 80 x132y2 SB_BIG plane 7
00  // 81 x132y2 SB_DRIVE plane 8,7
00  // 82 x132y2 SB_BIG plane 8
00  // 83 x132y2 SB_BIG plane 8
00  // 84 x132y2 SB_BIG plane 9
00  // 85 x132y2 SB_BIG plane 9
00  // 86 x132y2 SB_DRIVE plane 10,9
00  // 87 x132y2 SB_BIG plane 10
00  // 88 x132y2 SB_BIG plane 10
00  // 89 x132y2 SB_BIG plane 11
00  // 90 x132y2 SB_BIG plane 11
00  // 91 x132y2 SB_DRIVE plane 12,11
00  // 92 x132y2 SB_BIG plane 12
00  // 93 x132y2 SB_BIG plane 12
A8  // 94 x131y1 SB_SML plane 1
02  // 95 x131y1 SB_SML plane 2,1
00  // 96 x131y1 SB_SML plane 2
A8  // 97 x131y1 SB_SML plane 3
02  // 98 x131y1 SB_SML plane 4,3
00  // 99 x131y1 SB_SML plane 4
A8  // 100 x131y1 SB_SML plane 5
02  // 101 x131y1 SB_SML plane 6,5
00  // 102 x131y1 SB_SML plane 6
A8  // 103 x131y1 SB_SML plane 7
02  // 104 x131y1 SB_SML plane 8,7
D2 // -- CRC low byte
22 // -- CRC high byte


// Config Latches on x133y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3230     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
43 // x_sel: 133
01 // y_sel: 1
59 // -- CRC low byte
81 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3238
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x133y1 CPE[0]  _a778  C_///AND/
00  //  1 x133y1 CPE[1]
00  //  2 x133y1 CPE[2]
00  //  3 x133y1 CPE[3]
00  //  4 x133y1 CPE[4]
00  //  5 x133y1 CPE[5]
00  //  6 x133y1 CPE[6]
00  //  7 x133y1 CPE[7]
00  //  8 x133y1 CPE[8]
00  //  9 x133y1 CPE[9]
00  // 10 x133y2 CPE[0]
00  // 11 x133y2 CPE[1]
00  // 12 x133y2 CPE[2]
00  // 13 x133y2 CPE[3]
00  // 14 x133y2 CPE[4]
00  // 15 x133y2 CPE[5]
00  // 16 x133y2 CPE[6]
00  // 17 x133y2 CPE[7]
00  // 18 x133y2 CPE[8]
00  // 19 x133y2 CPE[9]
00  // 20 x134y1 CPE[0]  _a779  C_///AND/
00  // 21 x134y1 CPE[1]
00  // 22 x134y1 CPE[2]
00  // 23 x134y1 CPE[3]
00  // 24 x134y1 CPE[4]
00  // 25 x134y1 CPE[5]
00  // 26 x134y1 CPE[6]
00  // 27 x134y1 CPE[7]
00  // 28 x134y1 CPE[8]
00  // 29 x134y1 CPE[9]
00  // 30 x134y2 CPE[0]
00  // 31 x134y2 CPE[1]
00  // 32 x134y2 CPE[2]
00  // 33 x134y2 CPE[3]
00  // 34 x134y2 CPE[4]
00  // 35 x134y2 CPE[5]
00  // 36 x134y2 CPE[6]
00  // 37 x134y2 CPE[7]
00  // 38 x134y2 CPE[8]
00  // 39 x134y2 CPE[9]
00  // 40 x133y1 INMUX plane 2,1
05  // 41 x133y1 INMUX plane 4,3
00  // 42 x133y1 INMUX plane 6,5
00  // 43 x133y1 INMUX plane 8,7
00  // 44 x133y1 INMUX plane 10,9
00  // 45 x133y1 INMUX plane 12,11
00  // 46 x133y2 INMUX plane 2,1
00  // 47 x133y2 INMUX plane 4,3
00  // 48 x133y2 INMUX plane 6,5
00  // 49 x133y2 INMUX plane 8,7
00  // 50 x133y2 INMUX plane 10,9
00  // 51 x133y2 INMUX plane 12,11
28  // 52 x134y1 INMUX plane 2,1
01  // 53 x134y1 INMUX plane 4,3
40  // 54 x134y1 INMUX plane 6,5
00  // 55 x134y1 INMUX plane 8,7
40  // 56 x134y1 INMUX plane 10,9
00  // 57 x134y1 INMUX plane 12,11
08  // 58 x134y2 INMUX plane 2,1
03  // 59 x134y2 INMUX plane 4,3
40  // 60 x134y2 INMUX plane 6,5
00  // 61 x134y2 INMUX plane 8,7
40  // 62 x134y2 INMUX plane 10,9
00  // 63 x134y2 INMUX plane 12,11
48  // 64 x133y1 SB_BIG plane 1
12  // 65 x133y1 SB_BIG plane 1
00  // 66 x133y1 SB_DRIVE plane 2,1
00  // 67 x133y1 SB_BIG plane 2
00  // 68 x133y1 SB_BIG plane 2
79  // 69 x133y1 SB_BIG plane 3
12  // 70 x133y1 SB_BIG plane 3
00  // 71 x133y1 SB_DRIVE plane 4,3
80  // 72 x133y1 SB_BIG plane 4
00  // 73 x133y1 SB_BIG plane 4
48  // 74 x133y1 SB_BIG plane 5
12  // 75 x133y1 SB_BIG plane 5
00  // 76 x133y1 SB_DRIVE plane 6,5
00  // 77 x133y1 SB_BIG plane 6
00  // 78 x133y1 SB_BIG plane 6
48  // 79 x133y1 SB_BIG plane 7
12  // 80 x133y1 SB_BIG plane 7
00  // 81 x133y1 SB_DRIVE plane 8,7
00  // 82 x133y1 SB_BIG plane 8
00  // 83 x133y1 SB_BIG plane 8
00  // 84 x133y1 SB_BIG plane 9
00  // 85 x133y1 SB_BIG plane 9
00  // 86 x133y1 SB_DRIVE plane 10,9
00  // 87 x133y1 SB_BIG plane 10
00  // 88 x133y1 SB_BIG plane 10
00  // 89 x133y1 SB_BIG plane 11
00  // 90 x133y1 SB_BIG plane 11
00  // 91 x133y1 SB_DRIVE plane 12,11
00  // 92 x133y1 SB_BIG plane 12
00  // 93 x133y1 SB_BIG plane 12
A8  // 94 x134y2 SB_SML plane 1
12  // 95 x134y2 SB_SML plane 2,1
01  // 96 x134y2 SB_SML plane 2
A8  // 97 x134y2 SB_SML plane 3
02  // 98 x134y2 SB_SML plane 4,3
00  // 99 x134y2 SB_SML plane 4
A8  // 100 x134y2 SB_SML plane 5
02  // 101 x134y2 SB_SML plane 6,5
00  // 102 x134y2 SB_SML plane 6
A8  // 103 x134y2 SB_SML plane 7
02  // 104 x134y2 SB_SML plane 8,7
D2 // -- CRC low byte
12 // -- CRC high byte


// Config Latches on x135y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 32A7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
44 // x_sel: 135
01 // y_sel: 1
51 // -- CRC low byte
CC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 32AF
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x135y1 CPE[0]  _a780  C_///AND/
00  //  1 x135y1 CPE[1]
00  //  2 x135y1 CPE[2]
00  //  3 x135y1 CPE[3]
00  //  4 x135y1 CPE[4]
00  //  5 x135y1 CPE[5]
00  //  6 x135y1 CPE[6]
00  //  7 x135y1 CPE[7]
00  //  8 x135y1 CPE[8]
00  //  9 x135y1 CPE[9]
00  // 10 x135y2 CPE[0]
00  // 11 x135y2 CPE[1]
00  // 12 x135y2 CPE[2]
00  // 13 x135y2 CPE[3]
00  // 14 x135y2 CPE[4]
00  // 15 x135y2 CPE[5]
00  // 16 x135y2 CPE[6]
00  // 17 x135y2 CPE[7]
00  // 18 x135y2 CPE[8]
00  // 19 x135y2 CPE[9]
00  // 20 x136y1 CPE[0]  _a781  C_///AND/
00  // 21 x136y1 CPE[1]
00  // 22 x136y1 CPE[2]
00  // 23 x136y1 CPE[3]
00  // 24 x136y1 CPE[4]
00  // 25 x136y1 CPE[5]
00  // 26 x136y1 CPE[6]
00  // 27 x136y1 CPE[7]
00  // 28 x136y1 CPE[8]
00  // 29 x136y1 CPE[9]
00  // 30 x136y2 CPE[0]
00  // 31 x136y2 CPE[1]
00  // 32 x136y2 CPE[2]
00  // 33 x136y2 CPE[3]
00  // 34 x136y2 CPE[4]
00  // 35 x136y2 CPE[5]
00  // 36 x136y2 CPE[6]
00  // 37 x136y2 CPE[7]
00  // 38 x136y2 CPE[8]
00  // 39 x136y2 CPE[9]
00  // 40 x135y1 INMUX plane 2,1
00  // 41 x135y1 INMUX plane 4,3
00  // 42 x135y1 INMUX plane 6,5
00  // 43 x135y1 INMUX plane 8,7
00  // 44 x135y1 INMUX plane 10,9
00  // 45 x135y1 INMUX plane 12,11
00  // 46 x135y2 INMUX plane 2,1
00  // 47 x135y2 INMUX plane 4,3
00  // 48 x135y2 INMUX plane 6,5
00  // 49 x135y2 INMUX plane 8,7
00  // 50 x135y2 INMUX plane 10,9
00  // 51 x135y2 INMUX plane 12,11
28  // 52 x136y1 INMUX plane 2,1
00  // 53 x136y1 INMUX plane 4,3
40  // 54 x136y1 INMUX plane 6,5
00  // 55 x136y1 INMUX plane 8,7
40  // 56 x136y1 INMUX plane 10,9
00  // 57 x136y1 INMUX plane 12,11
08  // 58 x136y2 INMUX plane 2,1
00  // 59 x136y2 INMUX plane 4,3
40  // 60 x136y2 INMUX plane 6,5
00  // 61 x136y2 INMUX plane 8,7
40  // 62 x136y2 INMUX plane 10,9
00  // 63 x136y2 INMUX plane 12,11
48  // 64 x136y2 SB_BIG plane 1
12  // 65 x136y2 SB_BIG plane 1
00  // 66 x136y2 SB_DRIVE plane 2,1
29  // 67 x136y2 SB_BIG plane 2
00  // 68 x136y2 SB_BIG plane 2
48  // 69 x136y2 SB_BIG plane 3
12  // 70 x136y2 SB_BIG plane 3
00  // 71 x136y2 SB_DRIVE plane 4,3
00  // 72 x136y2 SB_BIG plane 4
00  // 73 x136y2 SB_BIG plane 4
48  // 74 x136y2 SB_BIG plane 5
12  // 75 x136y2 SB_BIG plane 5
00  // 76 x136y2 SB_DRIVE plane 6,5
00  // 77 x136y2 SB_BIG plane 6
00  // 78 x136y2 SB_BIG plane 6
48  // 79 x136y2 SB_BIG plane 7
12  // 80 x136y2 SB_BIG plane 7
00  // 81 x136y2 SB_DRIVE plane 8,7
00  // 82 x136y2 SB_BIG plane 8
00  // 83 x136y2 SB_BIG plane 8
00  // 84 x136y2 SB_BIG plane 9
00  // 85 x136y2 SB_BIG plane 9
00  // 86 x136y2 SB_DRIVE plane 10,9
00  // 87 x136y2 SB_BIG plane 10
00  // 88 x136y2 SB_BIG plane 10
00  // 89 x136y2 SB_BIG plane 11
00  // 90 x136y2 SB_BIG plane 11
00  // 91 x136y2 SB_DRIVE plane 12,11
00  // 92 x136y2 SB_BIG plane 12
00  // 93 x136y2 SB_BIG plane 12
A8  // 94 x135y1 SB_SML plane 1
02  // 95 x135y1 SB_SML plane 2,1
00  // 96 x135y1 SB_SML plane 2
A8  // 97 x135y1 SB_SML plane 3
02  // 98 x135y1 SB_SML plane 4,3
00  // 99 x135y1 SB_SML plane 4
A8  // 100 x135y1 SB_SML plane 5
02  // 101 x135y1 SB_SML plane 6,5
00  // 102 x135y1 SB_SML plane 6
A8  // 103 x135y1 SB_SML plane 7
02  // 104 x135y1 SB_SML plane 8,7
06 // -- CRC low byte
A6 // -- CRC high byte


// Config Latches on x137y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 331E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
45 // x_sel: 137
01 // y_sel: 1
89 // -- CRC low byte
D5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3326
3B // Length: 59
CD // -- CRC low byte
B7 // -- CRC high byte
00  //  0 x137y1 CPE[0]
00  //  1 x137y1 CPE[1]
00  //  2 x137y1 CPE[2]
00  //  3 x137y1 CPE[3]
00  //  4 x137y1 CPE[4]
00  //  5 x137y1 CPE[5]
00  //  6 x137y1 CPE[6]
00  //  7 x137y1 CPE[7]
00  //  8 x137y1 CPE[8]
00  //  9 x137y1 CPE[9]
00  // 10 x137y2 CPE[0]
00  // 11 x137y2 CPE[1]
00  // 12 x137y2 CPE[2]
00  // 13 x137y2 CPE[3]
00  // 14 x137y2 CPE[4]
00  // 15 x137y2 CPE[5]
00  // 16 x137y2 CPE[6]
00  // 17 x137y2 CPE[7]
00  // 18 x137y2 CPE[8]
00  // 19 x137y2 CPE[9]
00  // 20 x138y1 CPE[0]
00  // 21 x138y1 CPE[1]
00  // 22 x138y1 CPE[2]
00  // 23 x138y1 CPE[3]
00  // 24 x138y1 CPE[4]
00  // 25 x138y1 CPE[5]
00  // 26 x138y1 CPE[6]
00  // 27 x138y1 CPE[7]
00  // 28 x138y1 CPE[8]
00  // 29 x138y1 CPE[9]
00  // 30 x138y2 CPE[0]
00  // 31 x138y2 CPE[1]
00  // 32 x138y2 CPE[2]
00  // 33 x138y2 CPE[3]
00  // 34 x138y2 CPE[4]
00  // 35 x138y2 CPE[5]
00  // 36 x138y2 CPE[6]
00  // 37 x138y2 CPE[7]
00  // 38 x138y2 CPE[8]
00  // 39 x138y2 CPE[9]
00  // 40 x137y1 INMUX plane 2,1
00  // 41 x137y1 INMUX plane 4,3
00  // 42 x137y1 INMUX plane 6,5
00  // 43 x137y1 INMUX plane 8,7
00  // 44 x137y1 INMUX plane 10,9
00  // 45 x137y1 INMUX plane 12,11
00  // 46 x137y2 INMUX plane 2,1
00  // 47 x137y2 INMUX plane 4,3
00  // 48 x137y2 INMUX plane 6,5
00  // 49 x137y2 INMUX plane 8,7
00  // 50 x137y2 INMUX plane 10,9
00  // 51 x137y2 INMUX plane 12,11
00  // 52 x138y1 INMUX plane 2,1
00  // 53 x138y1 INMUX plane 4,3
00  // 54 x138y1 INMUX plane 6,5
00  // 55 x138y1 INMUX plane 8,7
00  // 56 x138y1 INMUX plane 10,9
00  // 57 x138y1 INMUX plane 12,11
08  // 58 x138y2 INMUX plane 2,1
BA // -- CRC low byte
05 // -- CRC high byte


// Config Latches on x161y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3367     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
01 // y_sel: 1
78 // -- CRC low byte
27 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 336F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y1
00  // 14 right_edge_EN1 at x163y1
00  // 15 right_edge_EN2 at x163y1
00  // 16 right_edge_EN0 at x163y2
00  // 17 right_edge_EN1 at x163y2
00  // 18 right_edge_EN2 at x163y2
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y1 SB_BIG plane 1
12  // 65 x161y1 SB_BIG plane 1
00  // 66 x161y1 SB_DRIVE plane 2,1
48  // 67 x161y1 SB_BIG plane 2
12  // 68 x161y1 SB_BIG plane 2
48  // 69 x161y1 SB_BIG plane 3
12  // 70 x161y1 SB_BIG plane 3
00  // 71 x161y1 SB_DRIVE plane 4,3
48  // 72 x161y1 SB_BIG plane 4
12  // 73 x161y1 SB_BIG plane 4
48  // 74 x161y1 SB_BIG plane 5
12  // 75 x161y1 SB_BIG plane 5
00  // 76 x161y1 SB_DRIVE plane 6,5
48  // 77 x161y1 SB_BIG plane 6
12  // 78 x161y1 SB_BIG plane 6
48  // 79 x161y1 SB_BIG plane 7
12  // 80 x161y1 SB_BIG plane 7
00  // 81 x161y1 SB_DRIVE plane 8,7
48  // 82 x161y1 SB_BIG plane 8
12  // 83 x161y1 SB_BIG plane 8
48  // 84 x161y1 SB_BIG plane 9
12  // 85 x161y1 SB_BIG plane 9
00  // 86 x161y1 SB_DRIVE plane 10,9
48  // 87 x161y1 SB_BIG plane 10
12  // 88 x161y1 SB_BIG plane 10
48  // 89 x161y1 SB_BIG plane 11
12  // 90 x161y1 SB_BIG plane 11
00  // 91 x161y1 SB_DRIVE plane 12,11
48  // 92 x161y1 SB_BIG plane 12
12  // 93 x161y1 SB_BIG plane 12
A8  // 94 x162y2 SB_SML plane 1
82  // 95 x162y2 SB_SML plane 2,1
2A  // 96 x162y2 SB_SML plane 2
A8  // 97 x162y2 SB_SML plane 3
82  // 98 x162y2 SB_SML plane 4,3
2A  // 99 x162y2 SB_SML plane 4
A8  // 100 x162y2 SB_SML plane 5
82  // 101 x162y2 SB_SML plane 6,5
2A  // 102 x162y2 SB_SML plane 6
A8  // 103 x162y2 SB_SML plane 7
82  // 104 x162y2 SB_SML plane 8,7
2A  // 105 x162y2 SB_SML plane 8
A8  // 106 x162y2 SB_SML plane 9
82  // 107 x162y2 SB_SML plane 10,9
2A  // 108 x162y2 SB_SML plane 10
A8  // 109 x162y2 SB_SML plane 11
82  // 110 x162y2 SB_SML plane 12,11
2A  // 111 x162y2 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y3
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 33E5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
02 // y_sel: 3
CC // -- CRC low byte
DF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 33ED
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y3
00  // 14 left_edge_EN1 at x-2y3
00  // 15 left_edge_EN2 at x-2y3
00  // 16 left_edge_EN0 at x-2y4
00  // 17 left_edge_EN1 at x-2y4
00  // 18 left_edge_EN2 at x-2y4
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y3 SB_BIG plane 1
12  // 65 x-1y3 SB_BIG plane 1
00  // 66 x-1y3 SB_DRIVE plane 2,1
48  // 67 x-1y3 SB_BIG plane 2
12  // 68 x-1y3 SB_BIG plane 2
48  // 69 x-1y3 SB_BIG plane 3
12  // 70 x-1y3 SB_BIG plane 3
00  // 71 x-1y3 SB_DRIVE plane 4,3
48  // 72 x-1y3 SB_BIG plane 4
12  // 73 x-1y3 SB_BIG plane 4
48  // 74 x-1y3 SB_BIG plane 5
12  // 75 x-1y3 SB_BIG plane 5
00  // 76 x-1y3 SB_DRIVE plane 6,5
48  // 77 x-1y3 SB_BIG plane 6
12  // 78 x-1y3 SB_BIG plane 6
48  // 79 x-1y3 SB_BIG plane 7
12  // 80 x-1y3 SB_BIG plane 7
00  // 81 x-1y3 SB_DRIVE plane 8,7
48  // 82 x-1y3 SB_BIG plane 8
12  // 83 x-1y3 SB_BIG plane 8
48  // 84 x-1y3 SB_BIG plane 9
12  // 85 x-1y3 SB_BIG plane 9
00  // 86 x-1y3 SB_DRIVE plane 10,9
48  // 87 x-1y3 SB_BIG plane 10
12  // 88 x-1y3 SB_BIG plane 10
48  // 89 x-1y3 SB_BIG plane 11
12  // 90 x-1y3 SB_BIG plane 11
00  // 91 x-1y3 SB_DRIVE plane 12,11
48  // 92 x-1y3 SB_BIG plane 12
12  // 93 x-1y3 SB_BIG plane 12
A8  // 94 x0y4 SB_SML plane 1
82  // 95 x0y4 SB_SML plane 2,1
2A  // 96 x0y4 SB_SML plane 2
A8  // 97 x0y4 SB_SML plane 3
82  // 98 x0y4 SB_SML plane 4,3
2A  // 99 x0y4 SB_SML plane 4
A8  // 100 x0y4 SB_SML plane 5
82  // 101 x0y4 SB_SML plane 6,5
2A  // 102 x0y4 SB_SML plane 6
A8  // 103 x0y4 SB_SML plane 7
82  // 104 x0y4 SB_SML plane 8,7
2A  // 105 x0y4 SB_SML plane 8
A8  // 106 x0y4 SB_SML plane 9
82  // 107 x0y4 SB_SML plane 10,9
2A  // 108 x0y4 SB_SML plane 10
A8  // 109 x0y4 SB_SML plane 11
82  // 110 x0y4 SB_SML plane 12,11
2A  // 111 x0y4 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x97y3
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3463     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
02 // y_sel: 3
B6 // -- CRC low byte
70 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 346B
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x97y3 CPE[0]
00  //  1 x97y3 CPE[1]
00  //  2 x97y3 CPE[2]
00  //  3 x97y3 CPE[3]
00  //  4 x97y3 CPE[4]
00  //  5 x97y3 CPE[5]
00  //  6 x97y3 CPE[6]
00  //  7 x97y3 CPE[7]
00  //  8 x97y3 CPE[8]
00  //  9 x97y3 CPE[9]
00  // 10 x97y4 CPE[0]
00  // 11 x97y4 CPE[1]
00  // 12 x97y4 CPE[2]
00  // 13 x97y4 CPE[3]
00  // 14 x97y4 CPE[4]
00  // 15 x97y4 CPE[5]
00  // 16 x97y4 CPE[6]
00  // 17 x97y4 CPE[7]
00  // 18 x97y4 CPE[8]
00  // 19 x97y4 CPE[9]
00  // 20 x98y3 CPE[0]
00  // 21 x98y3 CPE[1]
00  // 22 x98y3 CPE[2]
00  // 23 x98y3 CPE[3]
00  // 24 x98y3 CPE[4]
00  // 25 x98y3 CPE[5]
00  // 26 x98y3 CPE[6]
00  // 27 x98y3 CPE[7]
00  // 28 x98y3 CPE[8]
00  // 29 x98y3 CPE[9]
00  // 30 x98y4 CPE[0]
00  // 31 x98y4 CPE[1]
00  // 32 x98y4 CPE[2]
00  // 33 x98y4 CPE[3]
00  // 34 x98y4 CPE[4]
00  // 35 x98y4 CPE[5]
00  // 36 x98y4 CPE[6]
00  // 37 x98y4 CPE[7]
00  // 38 x98y4 CPE[8]
00  // 39 x98y4 CPE[9]
00  // 40 x97y3 INMUX plane 2,1
00  // 41 x97y3 INMUX plane 4,3
00  // 42 x97y3 INMUX plane 6,5
00  // 43 x97y3 INMUX plane 8,7
00  // 44 x97y3 INMUX plane 10,9
00  // 45 x97y3 INMUX plane 12,11
00  // 46 x97y4 INMUX plane 2,1
00  // 47 x97y4 INMUX plane 4,3
00  // 48 x97y4 INMUX plane 6,5
00  // 49 x97y4 INMUX plane 8,7
00  // 50 x97y4 INMUX plane 10,9
00  // 51 x97y4 INMUX plane 12,11
00  // 52 x98y3 INMUX plane 2,1
00  // 53 x98y3 INMUX plane 4,3
00  // 54 x98y3 INMUX plane 6,5
00  // 55 x98y3 INMUX plane 8,7
00  // 56 x98y3 INMUX plane 10,9
00  // 57 x98y3 INMUX plane 12,11
00  // 58 x98y4 INMUX plane 2,1
00  // 59 x98y4 INMUX plane 4,3
00  // 60 x98y4 INMUX plane 6,5
00  // 61 x98y4 INMUX plane 8,7
00  // 62 x98y4 INMUX plane 10,9
00  // 63 x98y4 INMUX plane 12,11
00  // 64 x98y4 SB_BIG plane 1
00  // 65 x98y4 SB_BIG plane 1
00  // 66 x98y4 SB_DRIVE plane 2,1
00  // 67 x98y4 SB_BIG plane 2
00  // 68 x98y4 SB_BIG plane 2
00  // 69 x98y4 SB_BIG plane 3
00  // 70 x98y4 SB_BIG plane 3
00  // 71 x98y4 SB_DRIVE plane 4,3
00  // 72 x98y4 SB_BIG plane 4
00  // 73 x98y4 SB_BIG plane 4
00  // 74 x98y4 SB_BIG plane 5
00  // 75 x98y4 SB_BIG plane 5
00  // 76 x98y4 SB_DRIVE plane 6,5
00  // 77 x98y4 SB_BIG plane 6
00  // 78 x98y4 SB_BIG plane 6
00  // 79 x98y4 SB_BIG plane 7
00  // 80 x98y4 SB_BIG plane 7
00  // 81 x98y4 SB_DRIVE plane 8,7
00  // 82 x98y4 SB_BIG plane 8
00  // 83 x98y4 SB_BIG plane 8
00  // 84 x98y4 SB_BIG plane 9
00  // 85 x98y4 SB_BIG plane 9
00  // 86 x98y4 SB_DRIVE plane 10,9
00  // 87 x98y4 SB_BIG plane 10
00  // 88 x98y4 SB_BIG plane 10
00  // 89 x98y4 SB_BIG plane 11
00  // 90 x98y4 SB_BIG plane 11
00  // 91 x98y4 SB_DRIVE plane 12,11
00  // 92 x98y4 SB_BIG plane 12
00  // 93 x98y4 SB_BIG plane 12
00  // 94 x97y3 SB_SML plane 1
00  // 95 x97y3 SB_SML plane 2,1
00  // 96 x97y3 SB_SML plane 2
00  // 97 x97y3 SB_SML plane 3
00  // 98 x97y3 SB_SML plane 4,3
00  // 99 x97y3 SB_SML plane 4
00  // 100 x97y3 SB_SML plane 5
00  // 101 x97y3 SB_SML plane 6,5
00  // 102 x97y3 SB_SML plane 6
00  // 103 x97y3 SB_SML plane 7
00  // 104 x97y3 SB_SML plane 8,7
00  // 105 x97y3 SB_SML plane 8
40  // 106 x97y3 SB_SML plane 9
C9 // -- CRC low byte
BA // -- CRC high byte


// Config Latches on x101y3
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 34DC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
02 // y_sel: 3
06 // -- CRC low byte
43 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 34E4
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x101y3 CPE[0]
00  //  1 x101y3 CPE[1]
00  //  2 x101y3 CPE[2]
00  //  3 x101y3 CPE[3]
00  //  4 x101y3 CPE[4]
00  //  5 x101y3 CPE[5]
00  //  6 x101y3 CPE[6]
00  //  7 x101y3 CPE[7]
00  //  8 x101y3 CPE[8]
00  //  9 x101y3 CPE[9]
00  // 10 x101y4 CPE[0]
00  // 11 x101y4 CPE[1]
00  // 12 x101y4 CPE[2]
00  // 13 x101y4 CPE[3]
00  // 14 x101y4 CPE[4]
00  // 15 x101y4 CPE[5]
00  // 16 x101y4 CPE[6]
00  // 17 x101y4 CPE[7]
00  // 18 x101y4 CPE[8]
00  // 19 x101y4 CPE[9]
00  // 20 x102y3 CPE[0]
00  // 21 x102y3 CPE[1]
00  // 22 x102y3 CPE[2]
00  // 23 x102y3 CPE[3]
00  // 24 x102y3 CPE[4]
00  // 25 x102y3 CPE[5]
00  // 26 x102y3 CPE[6]
00  // 27 x102y3 CPE[7]
00  // 28 x102y3 CPE[8]
00  // 29 x102y3 CPE[9]
00  // 30 x102y4 CPE[0]
00  // 31 x102y4 CPE[1]
00  // 32 x102y4 CPE[2]
00  // 33 x102y4 CPE[3]
00  // 34 x102y4 CPE[4]
00  // 35 x102y4 CPE[5]
00  // 36 x102y4 CPE[6]
00  // 37 x102y4 CPE[7]
00  // 38 x102y4 CPE[8]
00  // 39 x102y4 CPE[9]
00  // 40 x101y3 INMUX plane 2,1
00  // 41 x101y3 INMUX plane 4,3
00  // 42 x101y3 INMUX plane 6,5
00  // 43 x101y3 INMUX plane 8,7
00  // 44 x101y3 INMUX plane 10,9
00  // 45 x101y3 INMUX plane 12,11
00  // 46 x101y4 INMUX plane 2,1
00  // 47 x101y4 INMUX plane 4,3
00  // 48 x101y4 INMUX plane 6,5
00  // 49 x101y4 INMUX plane 8,7
00  // 50 x101y4 INMUX plane 10,9
00  // 51 x101y4 INMUX plane 12,11
00  // 52 x102y3 INMUX plane 2,1
00  // 53 x102y3 INMUX plane 4,3
00  // 54 x102y3 INMUX plane 6,5
00  // 55 x102y3 INMUX plane 8,7
00  // 56 x102y3 INMUX plane 10,9
00  // 57 x102y3 INMUX plane 12,11
00  // 58 x102y4 INMUX plane 2,1
00  // 59 x102y4 INMUX plane 4,3
00  // 60 x102y4 INMUX plane 6,5
00  // 61 x102y4 INMUX plane 8,7
00  // 62 x102y4 INMUX plane 10,9
00  // 63 x102y4 INMUX plane 12,11
00  // 64 x102y4 SB_BIG plane 1
00  // 65 x102y4 SB_BIG plane 1
00  // 66 x102y4 SB_DRIVE plane 2,1
00  // 67 x102y4 SB_BIG plane 2
00  // 68 x102y4 SB_BIG plane 2
00  // 69 x102y4 SB_BIG plane 3
00  // 70 x102y4 SB_BIG plane 3
00  // 71 x102y4 SB_DRIVE plane 4,3
00  // 72 x102y4 SB_BIG plane 4
00  // 73 x102y4 SB_BIG plane 4
00  // 74 x102y4 SB_BIG plane 5
00  // 75 x102y4 SB_BIG plane 5
00  // 76 x102y4 SB_DRIVE plane 6,5
00  // 77 x102y4 SB_BIG plane 6
00  // 78 x102y4 SB_BIG plane 6
00  // 79 x102y4 SB_BIG plane 7
00  // 80 x102y4 SB_BIG plane 7
00  // 81 x102y4 SB_DRIVE plane 8,7
00  // 82 x102y4 SB_BIG plane 8
00  // 83 x102y4 SB_BIG plane 8
00  // 84 x102y4 SB_BIG plane 9
00  // 85 x102y4 SB_BIG plane 9
00  // 86 x102y4 SB_DRIVE plane 10,9
00  // 87 x102y4 SB_BIG plane 10
00  // 88 x102y4 SB_BIG plane 10
00  // 89 x102y4 SB_BIG plane 11
00  // 90 x102y4 SB_BIG plane 11
00  // 91 x102y4 SB_DRIVE plane 12,11
00  // 92 x102y4 SB_BIG plane 12
00  // 93 x102y4 SB_BIG plane 12
00  // 94 x101y3 SB_SML plane 1
00  // 95 x101y3 SB_SML plane 2,1
00  // 96 x101y3 SB_SML plane 2
00  // 97 x101y3 SB_SML plane 3
00  // 98 x101y3 SB_SML plane 4,3
00  // 99 x101y3 SB_SML plane 4
00  // 100 x101y3 SB_SML plane 5
00  // 101 x101y3 SB_SML plane 6,5
00  // 102 x101y3 SB_SML plane 6
00  // 103 x101y3 SB_SML plane 7
00  // 104 x101y3 SB_SML plane 8,7
00  // 105 x101y3 SB_SML plane 8
40  // 106 x101y3 SB_SML plane 9
C9 // -- CRC low byte
BA // -- CRC high byte


// Config Latches on x103y3
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3555     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
02 // y_sel: 3
0E // -- CRC low byte
0E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 355D
60 // Length: 96
9B // -- CRC low byte
5B // -- CRC high byte
00  //  0 x103y3 CPE[0]
00  //  1 x103y3 CPE[1]
00  //  2 x103y3 CPE[2]
00  //  3 x103y3 CPE[3]
00  //  4 x103y3 CPE[4]
00  //  5 x103y3 CPE[5]
00  //  6 x103y3 CPE[6]
00  //  7 x103y3 CPE[7]
00  //  8 x103y3 CPE[8]
00  //  9 x103y3 CPE[9]
00  // 10 x103y4 CPE[0]
00  // 11 x103y4 CPE[1]
00  // 12 x103y4 CPE[2]
00  // 13 x103y4 CPE[3]
00  // 14 x103y4 CPE[4]
00  // 15 x103y4 CPE[5]
00  // 16 x103y4 CPE[6]
00  // 17 x103y4 CPE[7]
00  // 18 x103y4 CPE[8]
00  // 19 x103y4 CPE[9]
00  // 20 x104y3 CPE[0]
00  // 21 x104y3 CPE[1]
00  // 22 x104y3 CPE[2]
00  // 23 x104y3 CPE[3]
00  // 24 x104y3 CPE[4]
00  // 25 x104y3 CPE[5]
00  // 26 x104y3 CPE[6]
00  // 27 x104y3 CPE[7]
00  // 28 x104y3 CPE[8]
00  // 29 x104y3 CPE[9]
00  // 30 x104y4 CPE[0]
00  // 31 x104y4 CPE[1]
00  // 32 x104y4 CPE[2]
00  // 33 x104y4 CPE[3]
00  // 34 x104y4 CPE[4]
00  // 35 x104y4 CPE[5]
00  // 36 x104y4 CPE[6]
00  // 37 x104y4 CPE[7]
00  // 38 x104y4 CPE[8]
00  // 39 x104y4 CPE[9]
00  // 40 x103y3 INMUX plane 2,1
00  // 41 x103y3 INMUX plane 4,3
00  // 42 x103y3 INMUX plane 6,5
00  // 43 x103y3 INMUX plane 8,7
00  // 44 x103y3 INMUX plane 10,9
00  // 45 x103y3 INMUX plane 12,11
00  // 46 x103y4 INMUX plane 2,1
00  // 47 x103y4 INMUX plane 4,3
00  // 48 x103y4 INMUX plane 6,5
00  // 49 x103y4 INMUX plane 8,7
00  // 50 x103y4 INMUX plane 10,9
00  // 51 x103y4 INMUX plane 12,11
01  // 52 x104y3 INMUX plane 2,1
00  // 53 x104y3 INMUX plane 4,3
00  // 54 x104y3 INMUX plane 6,5
00  // 55 x104y3 INMUX plane 8,7
00  // 56 x104y3 INMUX plane 10,9
00  // 57 x104y3 INMUX plane 12,11
00  // 58 x104y4 INMUX plane 2,1
00  // 59 x104y4 INMUX plane 4,3
00  // 60 x104y4 INMUX plane 6,5
00  // 61 x104y4 INMUX plane 8,7
00  // 62 x104y4 INMUX plane 10,9
00  // 63 x104y4 INMUX plane 12,11
0C  // 64 x103y3 SB_BIG plane 1
00  // 65 x103y3 SB_BIG plane 1
01  // 66 x103y3 SB_DRIVE plane 2,1
00  // 67 x103y3 SB_BIG plane 2
00  // 68 x103y3 SB_BIG plane 2
00  // 69 x103y3 SB_BIG plane 3
00  // 70 x103y3 SB_BIG plane 3
00  // 71 x103y3 SB_DRIVE plane 4,3
00  // 72 x103y3 SB_BIG plane 4
00  // 73 x103y3 SB_BIG plane 4
00  // 74 x103y3 SB_BIG plane 5
00  // 75 x103y3 SB_BIG plane 5
00  // 76 x103y3 SB_DRIVE plane 6,5
00  // 77 x103y3 SB_BIG plane 6
00  // 78 x103y3 SB_BIG plane 6
00  // 79 x103y3 SB_BIG plane 7
00  // 80 x103y3 SB_BIG plane 7
00  // 81 x103y3 SB_DRIVE plane 8,7
00  // 82 x103y3 SB_BIG plane 8
00  // 83 x103y3 SB_BIG plane 8
00  // 84 x103y3 SB_BIG plane 9
00  // 85 x103y3 SB_BIG plane 9
00  // 86 x103y3 SB_DRIVE plane 10,9
00  // 87 x103y3 SB_BIG plane 10
00  // 88 x103y3 SB_BIG plane 10
00  // 89 x103y3 SB_BIG plane 11
00  // 90 x103y3 SB_BIG plane 11
00  // 91 x103y3 SB_DRIVE plane 12,11
00  // 92 x103y3 SB_BIG plane 12
00  // 93 x103y3 SB_BIG plane 12
03  // 94 x104y4 SB_SML plane 1
06  // 95 x104y4 SB_SML plane 2,1
27 // -- CRC low byte
DB // -- CRC high byte


// Config Latches on x105y3
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 35C3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
02 // y_sel: 3
D6 // -- CRC low byte
17 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 35CB
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x105y3 CPE[0]
00  //  1 x105y3 CPE[1]
00  //  2 x105y3 CPE[2]
00  //  3 x105y3 CPE[3]
00  //  4 x105y3 CPE[4]
00  //  5 x105y3 CPE[5]
00  //  6 x105y3 CPE[6]
00  //  7 x105y3 CPE[7]
00  //  8 x105y3 CPE[8]
00  //  9 x105y3 CPE[9]
00  // 10 x105y4 CPE[0]
00  // 11 x105y4 CPE[1]
00  // 12 x105y4 CPE[2]
00  // 13 x105y4 CPE[3]
00  // 14 x105y4 CPE[4]
00  // 15 x105y4 CPE[5]
00  // 16 x105y4 CPE[6]
00  // 17 x105y4 CPE[7]
00  // 18 x105y4 CPE[8]
00  // 19 x105y4 CPE[9]
00  // 20 x106y3 CPE[0]
00  // 21 x106y3 CPE[1]
00  // 22 x106y3 CPE[2]
00  // 23 x106y3 CPE[3]
00  // 24 x106y3 CPE[4]
00  // 25 x106y3 CPE[5]
00  // 26 x106y3 CPE[6]
00  // 27 x106y3 CPE[7]
00  // 28 x106y3 CPE[8]
00  // 29 x106y3 CPE[9]
00  // 30 x106y4 CPE[0]
00  // 31 x106y4 CPE[1]
00  // 32 x106y4 CPE[2]
00  // 33 x106y4 CPE[3]
00  // 34 x106y4 CPE[4]
00  // 35 x106y4 CPE[5]
00  // 36 x106y4 CPE[6]
00  // 37 x106y4 CPE[7]
00  // 38 x106y4 CPE[8]
00  // 39 x106y4 CPE[9]
01  // 40 x105y3 INMUX plane 2,1
00  // 41 x105y3 INMUX plane 4,3
00  // 42 x105y3 INMUX plane 6,5
00  // 43 x105y3 INMUX plane 8,7
00  // 44 x105y3 INMUX plane 10,9
00  // 45 x105y3 INMUX plane 12,11
00  // 46 x105y4 INMUX plane 2,1
00  // 47 x105y4 INMUX plane 4,3
00  // 48 x105y4 INMUX plane 6,5
00  // 49 x105y4 INMUX plane 8,7
00  // 50 x105y4 INMUX plane 10,9
00  // 51 x105y4 INMUX plane 12,11
00  // 52 x106y3 INMUX plane 2,1
00  // 53 x106y3 INMUX plane 4,3
00  // 54 x106y3 INMUX plane 6,5
00  // 55 x106y3 INMUX plane 8,7
00  // 56 x106y3 INMUX plane 10,9
00  // 57 x106y3 INMUX plane 12,11
00  // 58 x106y4 INMUX plane 2,1
00  // 59 x106y4 INMUX plane 4,3
00  // 60 x106y4 INMUX plane 6,5
00  // 61 x106y4 INMUX plane 8,7
00  // 62 x106y4 INMUX plane 10,9
00  // 63 x106y4 INMUX plane 12,11
00  // 64 x106y4 SB_BIG plane 1
00  // 65 x106y4 SB_BIG plane 1
00  // 66 x106y4 SB_DRIVE plane 2,1
00  // 67 x106y4 SB_BIG plane 2
00  // 68 x106y4 SB_BIG plane 2
00  // 69 x106y4 SB_BIG plane 3
00  // 70 x106y4 SB_BIG plane 3
00  // 71 x106y4 SB_DRIVE plane 4,3
00  // 72 x106y4 SB_BIG plane 4
00  // 73 x106y4 SB_BIG plane 4
00  // 74 x106y4 SB_BIG plane 5
00  // 75 x106y4 SB_BIG plane 5
00  // 76 x106y4 SB_DRIVE plane 6,5
00  // 77 x106y4 SB_BIG plane 6
00  // 78 x106y4 SB_BIG plane 6
00  // 79 x106y4 SB_BIG plane 7
00  // 80 x106y4 SB_BIG plane 7
00  // 81 x106y4 SB_DRIVE plane 8,7
00  // 82 x106y4 SB_BIG plane 8
00  // 83 x106y4 SB_BIG plane 8
00  // 84 x106y4 SB_BIG plane 9
00  // 85 x106y4 SB_BIG plane 9
00  // 86 x106y4 SB_DRIVE plane 10,9
00  // 87 x106y4 SB_BIG plane 10
00  // 88 x106y4 SB_BIG plane 10
00  // 89 x106y4 SB_BIG plane 11
00  // 90 x106y4 SB_BIG plane 11
00  // 91 x106y4 SB_DRIVE plane 12,11
00  // 92 x106y4 SB_BIG plane 12
00  // 93 x106y4 SB_BIG plane 12
00  // 94 x105y3 SB_SML plane 1
00  // 95 x105y3 SB_SML plane 2,1
00  // 96 x105y3 SB_SML plane 2
00  // 97 x105y3 SB_SML plane 3
00  // 98 x105y3 SB_SML plane 4,3
00  // 99 x105y3 SB_SML plane 4
00  // 100 x105y3 SB_SML plane 5
00  // 101 x105y3 SB_SML plane 6,5
00  // 102 x105y3 SB_SML plane 6
00  // 103 x105y3 SB_SML plane 7
00  // 104 x105y3 SB_SML plane 8,7
00  // 105 x105y3 SB_SML plane 8
40  // 106 x105y3 SB_SML plane 9
60 // -- CRC low byte
6C // -- CRC high byte


// Config Latches on x107y3
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 363C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
02 // y_sel: 3
BE // -- CRC low byte
3D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3644
64 // Length: 100
BF // -- CRC low byte
1D // -- CRC high byte
00  //  0 x107y3 CPE[0]
00  //  1 x107y3 CPE[1]
00  //  2 x107y3 CPE[2]
00  //  3 x107y3 CPE[3]
00  //  4 x107y3 CPE[4]
00  //  5 x107y3 CPE[5]
00  //  6 x107y3 CPE[6]
00  //  7 x107y3 CPE[7]
00  //  8 x107y3 CPE[8]
00  //  9 x107y3 CPE[9]
00  // 10 x107y4 CPE[0]
00  // 11 x107y4 CPE[1]
00  // 12 x107y4 CPE[2]
00  // 13 x107y4 CPE[3]
00  // 14 x107y4 CPE[4]
00  // 15 x107y4 CPE[5]
00  // 16 x107y4 CPE[6]
00  // 17 x107y4 CPE[7]
00  // 18 x107y4 CPE[8]
00  // 19 x107y4 CPE[9]
00  // 20 x108y3 CPE[0]
00  // 21 x108y3 CPE[1]
00  // 22 x108y3 CPE[2]
00  // 23 x108y3 CPE[3]
00  // 24 x108y3 CPE[4]
00  // 25 x108y3 CPE[5]
00  // 26 x108y3 CPE[6]
00  // 27 x108y3 CPE[7]
00  // 28 x108y3 CPE[8]
00  // 29 x108y3 CPE[9]
00  // 30 x108y4 CPE[0]
00  // 31 x108y4 CPE[1]
00  // 32 x108y4 CPE[2]
00  // 33 x108y4 CPE[3]
00  // 34 x108y4 CPE[4]
00  // 35 x108y4 CPE[5]
00  // 36 x108y4 CPE[6]
00  // 37 x108y4 CPE[7]
00  // 38 x108y4 CPE[8]
00  // 39 x108y4 CPE[9]
00  // 40 x107y3 INMUX plane 2,1
00  // 41 x107y3 INMUX plane 4,3
00  // 42 x107y3 INMUX plane 6,5
00  // 43 x107y3 INMUX plane 8,7
00  // 44 x107y3 INMUX plane 10,9
00  // 45 x107y3 INMUX plane 12,11
00  // 46 x107y4 INMUX plane 2,1
00  // 47 x107y4 INMUX plane 4,3
00  // 48 x107y4 INMUX plane 6,5
00  // 49 x107y4 INMUX plane 8,7
00  // 50 x107y4 INMUX plane 10,9
00  // 51 x107y4 INMUX plane 12,11
00  // 52 x108y3 INMUX plane 2,1
00  // 53 x108y3 INMUX plane 4,3
00  // 54 x108y3 INMUX plane 6,5
00  // 55 x108y3 INMUX plane 8,7
00  // 56 x108y3 INMUX plane 10,9
00  // 57 x108y3 INMUX plane 12,11
00  // 58 x108y4 INMUX plane 2,1
00  // 59 x108y4 INMUX plane 4,3
00  // 60 x108y4 INMUX plane 6,5
18  // 61 x108y4 INMUX plane 8,7
00  // 62 x108y4 INMUX plane 10,9
00  // 63 x108y4 INMUX plane 12,11
00  // 64 x107y3 SB_BIG plane 1
00  // 65 x107y3 SB_BIG plane 1
00  // 66 x107y3 SB_DRIVE plane 2,1
00  // 67 x107y3 SB_BIG plane 2
00  // 68 x107y3 SB_BIG plane 2
00  // 69 x107y3 SB_BIG plane 3
00  // 70 x107y3 SB_BIG plane 3
00  // 71 x107y3 SB_DRIVE plane 4,3
00  // 72 x107y3 SB_BIG plane 4
00  // 73 x107y3 SB_BIG plane 4
00  // 74 x107y3 SB_BIG plane 5
00  // 75 x107y3 SB_BIG plane 5
00  // 76 x107y3 SB_DRIVE plane 6,5
00  // 77 x107y3 SB_BIG plane 6
00  // 78 x107y3 SB_BIG plane 6
00  // 79 x107y3 SB_BIG plane 7
00  // 80 x107y3 SB_BIG plane 7
00  // 81 x107y3 SB_DRIVE plane 8,7
00  // 82 x107y3 SB_BIG plane 8
00  // 83 x107y3 SB_BIG plane 8
00  // 84 x107y3 SB_BIG plane 9
00  // 85 x107y3 SB_BIG plane 9
00  // 86 x107y3 SB_DRIVE plane 10,9
00  // 87 x107y3 SB_BIG plane 10
00  // 88 x107y3 SB_BIG plane 10
00  // 89 x107y3 SB_BIG plane 11
00  // 90 x107y3 SB_BIG plane 11
00  // 91 x107y3 SB_DRIVE plane 12,11
00  // 92 x107y3 SB_BIG plane 12
00  // 93 x107y3 SB_BIG plane 12
00  // 94 x108y4 SB_SML plane 1
06  // 95 x108y4 SB_SML plane 2,1
00  // 96 x108y4 SB_SML plane 2
00  // 97 x108y4 SB_SML plane 3
00  // 98 x108y4 SB_SML plane 4,3
60  // 99 x108y4 SB_SML plane 4
1C // -- CRC low byte
D3 // -- CRC high byte


// Config Latches on x109y3
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 36AE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
02 // y_sel: 3
66 // -- CRC low byte
24 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 36B6
61 // Length: 97
12 // -- CRC low byte
4A // -- CRC high byte
00  //  0 x109y3 CPE[0]
00  //  1 x109y3 CPE[1]
00  //  2 x109y3 CPE[2]
00  //  3 x109y3 CPE[3]
00  //  4 x109y3 CPE[4]
00  //  5 x109y3 CPE[5]
00  //  6 x109y3 CPE[6]
00  //  7 x109y3 CPE[7]
00  //  8 x109y3 CPE[8]
00  //  9 x109y3 CPE[9]
00  // 10 x109y4 CPE[0]
00  // 11 x109y4 CPE[1]
00  // 12 x109y4 CPE[2]
00  // 13 x109y4 CPE[3]
00  // 14 x109y4 CPE[4]
00  // 15 x109y4 CPE[5]
00  // 16 x109y4 CPE[6]
00  // 17 x109y4 CPE[7]
00  // 18 x109y4 CPE[8]
00  // 19 x109y4 CPE[9]
00  // 20 x110y3 CPE[0]
00  // 21 x110y3 CPE[1]
00  // 22 x110y3 CPE[2]
00  // 23 x110y3 CPE[3]
00  // 24 x110y3 CPE[4]
00  // 25 x110y3 CPE[5]
00  // 26 x110y3 CPE[6]
00  // 27 x110y3 CPE[7]
00  // 28 x110y3 CPE[8]
00  // 29 x110y3 CPE[9]
00  // 30 x110y4 CPE[0]
00  // 31 x110y4 CPE[1]
00  // 32 x110y4 CPE[2]
00  // 33 x110y4 CPE[3]
00  // 34 x110y4 CPE[4]
00  // 35 x110y4 CPE[5]
00  // 36 x110y4 CPE[6]
00  // 37 x110y4 CPE[7]
00  // 38 x110y4 CPE[8]
00  // 39 x110y4 CPE[9]
00  // 40 x109y3 INMUX plane 2,1
00  // 41 x109y3 INMUX plane 4,3
00  // 42 x109y3 INMUX plane 6,5
00  // 43 x109y3 INMUX plane 8,7
00  // 44 x109y3 INMUX plane 10,9
00  // 45 x109y3 INMUX plane 12,11
00  // 46 x109y4 INMUX plane 2,1
00  // 47 x109y4 INMUX plane 4,3
00  // 48 x109y4 INMUX plane 6,5
00  // 49 x109y4 INMUX plane 8,7
00  // 50 x109y4 INMUX plane 10,9
00  // 51 x109y4 INMUX plane 12,11
00  // 52 x110y3 INMUX plane 2,1
00  // 53 x110y3 INMUX plane 4,3
00  // 54 x110y3 INMUX plane 6,5
00  // 55 x110y3 INMUX plane 8,7
00  // 56 x110y3 INMUX plane 10,9
00  // 57 x110y3 INMUX plane 12,11
00  // 58 x110y4 INMUX plane 2,1
00  // 59 x110y4 INMUX plane 4,3
00  // 60 x110y4 INMUX plane 6,5
00  // 61 x110y4 INMUX plane 8,7
00  // 62 x110y4 INMUX plane 10,9
00  // 63 x110y4 INMUX plane 12,11
00  // 64 x110y4 SB_BIG plane 1
00  // 65 x110y4 SB_BIG plane 1
00  // 66 x110y4 SB_DRIVE plane 2,1
00  // 67 x110y4 SB_BIG plane 2
00  // 68 x110y4 SB_BIG plane 2
00  // 69 x110y4 SB_BIG plane 3
00  // 70 x110y4 SB_BIG plane 3
00  // 71 x110y4 SB_DRIVE plane 4,3
00  // 72 x110y4 SB_BIG plane 4
00  // 73 x110y4 SB_BIG plane 4
00  // 74 x110y4 SB_BIG plane 5
00  // 75 x110y4 SB_BIG plane 5
00  // 76 x110y4 SB_DRIVE plane 6,5
00  // 77 x110y4 SB_BIG plane 6
00  // 78 x110y4 SB_BIG plane 6
00  // 79 x110y4 SB_BIG plane 7
00  // 80 x110y4 SB_BIG plane 7
00  // 81 x110y4 SB_DRIVE plane 8,7
00  // 82 x110y4 SB_BIG plane 8
00  // 83 x110y4 SB_BIG plane 8
00  // 84 x110y4 SB_BIG plane 9
00  // 85 x110y4 SB_BIG plane 9
00  // 86 x110y4 SB_DRIVE plane 10,9
00  // 87 x110y4 SB_BIG plane 10
00  // 88 x110y4 SB_BIG plane 10
00  // 89 x110y4 SB_BIG plane 11
00  // 90 x110y4 SB_BIG plane 11
00  // 91 x110y4 SB_DRIVE plane 12,11
00  // 92 x110y4 SB_BIG plane 12
00  // 93 x110y4 SB_BIG plane 12
00  // 94 x109y3 SB_SML plane 1
30  // 95 x109y3 SB_SML plane 2,1
60  // 96 x109y3 SB_SML plane 2
A6 // -- CRC low byte
22 // -- CRC high byte


// Config Latches on x121y3
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 371D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3D // x_sel: 121
02 // y_sel: 3
16 // -- CRC low byte
D9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3725
29 // Length: 41
5E // -- CRC low byte
84 // -- CRC high byte
00  //  0 x121y3 CPE[0]
00  //  1 x121y3 CPE[1]
00  //  2 x121y3 CPE[2]
00  //  3 x121y3 CPE[3]
00  //  4 x121y3 CPE[4]
00  //  5 x121y3 CPE[5]
00  //  6 x121y3 CPE[6]
00  //  7 x121y3 CPE[7]
00  //  8 x121y3 CPE[8]
00  //  9 x121y3 CPE[9]
00  // 10 x121y4 CPE[0]
00  // 11 x121y4 CPE[1]
00  // 12 x121y4 CPE[2]
00  // 13 x121y4 CPE[3]
00  // 14 x121y4 CPE[4]
00  // 15 x121y4 CPE[5]
00  // 16 x121y4 CPE[6]
00  // 17 x121y4 CPE[7]
00  // 18 x121y4 CPE[8]
00  // 19 x121y4 CPE[9]
00  // 20 x122y3 CPE[0]
00  // 21 x122y3 CPE[1]
00  // 22 x122y3 CPE[2]
00  // 23 x122y3 CPE[3]
00  // 24 x122y3 CPE[4]
00  // 25 x122y3 CPE[5]
00  // 26 x122y3 CPE[6]
00  // 27 x122y3 CPE[7]
00  // 28 x122y3 CPE[8]
00  // 29 x122y3 CPE[9]
00  // 30 x122y4 CPE[0]
00  // 31 x122y4 CPE[1]
00  // 32 x122y4 CPE[2]
00  // 33 x122y4 CPE[3]
00  // 34 x122y4 CPE[4]
00  // 35 x122y4 CPE[5]
00  // 36 x122y4 CPE[6]
00  // 37 x122y4 CPE[7]
00  // 38 x122y4 CPE[8]
00  // 39 x122y4 CPE[9]
18  // 40 x121y3 INMUX plane 2,1
C8 // -- CRC low byte
CB // -- CRC high byte


// Config Latches on x123y3
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3754     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3E // x_sel: 123
02 // y_sel: 3
7E // -- CRC low byte
F3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 375C
41 // Length: 65
10 // -- CRC low byte
6B // -- CRC high byte
00  //  0 x123y3 CPE[0]
00  //  1 x123y3 CPE[1]
00  //  2 x123y3 CPE[2]
00  //  3 x123y3 CPE[3]
00  //  4 x123y3 CPE[4]
00  //  5 x123y3 CPE[5]
00  //  6 x123y3 CPE[6]
00  //  7 x123y3 CPE[7]
00  //  8 x123y3 CPE[8]
00  //  9 x123y3 CPE[9]
00  // 10 x123y4 CPE[0]
00  // 11 x123y4 CPE[1]
00  // 12 x123y4 CPE[2]
00  // 13 x123y4 CPE[3]
00  // 14 x123y4 CPE[4]
00  // 15 x123y4 CPE[5]
00  // 16 x123y4 CPE[6]
00  // 17 x123y4 CPE[7]
00  // 18 x123y4 CPE[8]
00  // 19 x123y4 CPE[9]
00  // 20 x124y3 CPE[0]
00  // 21 x124y3 CPE[1]
00  // 22 x124y3 CPE[2]
00  // 23 x124y3 CPE[3]
00  // 24 x124y3 CPE[4]
00  // 25 x124y3 CPE[5]
00  // 26 x124y3 CPE[6]
00  // 27 x124y3 CPE[7]
00  // 28 x124y3 CPE[8]
00  // 29 x124y3 CPE[9]
00  // 30 x124y4 CPE[0]
00  // 31 x124y4 CPE[1]
00  // 32 x124y4 CPE[2]
00  // 33 x124y4 CPE[3]
00  // 34 x124y4 CPE[4]
00  // 35 x124y4 CPE[5]
00  // 36 x124y4 CPE[6]
00  // 37 x124y4 CPE[7]
00  // 38 x124y4 CPE[8]
00  // 39 x124y4 CPE[9]
00  // 40 x123y3 INMUX plane 2,1
00  // 41 x123y3 INMUX plane 4,3
00  // 42 x123y3 INMUX plane 6,5
00  // 43 x123y3 INMUX plane 8,7
00  // 44 x123y3 INMUX plane 10,9
00  // 45 x123y3 INMUX plane 12,11
00  // 46 x123y4 INMUX plane 2,1
00  // 47 x123y4 INMUX plane 4,3
00  // 48 x123y4 INMUX plane 6,5
00  // 49 x123y4 INMUX plane 8,7
00  // 50 x123y4 INMUX plane 10,9
00  // 51 x123y4 INMUX plane 12,11
01  // 52 x124y3 INMUX plane 2,1
00  // 53 x124y3 INMUX plane 4,3
00  // 54 x124y3 INMUX plane 6,5
00  // 55 x124y3 INMUX plane 8,7
00  // 56 x124y3 INMUX plane 10,9
00  // 57 x124y3 INMUX plane 12,11
00  // 58 x124y4 INMUX plane 2,1
00  // 59 x124y4 INMUX plane 4,3
00  // 60 x124y4 INMUX plane 6,5
00  // 61 x124y4 INMUX plane 8,7
00  // 62 x124y4 INMUX plane 10,9
00  // 63 x124y4 INMUX plane 12,11
39  // 64 x123y3 SB_BIG plane 1
A4 // -- CRC low byte
4D // -- CRC high byte


// Config Latches on x125y3
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 37A3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3F // x_sel: 125
02 // y_sel: 3
A6 // -- CRC low byte
EA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 37AB
61 // Length: 97
12 // -- CRC low byte
4A // -- CRC high byte
00  //  0 x125y3 CPE[0]
00  //  1 x125y3 CPE[1]
00  //  2 x125y3 CPE[2]
00  //  3 x125y3 CPE[3]
00  //  4 x125y3 CPE[4]
00  //  5 x125y3 CPE[5]
00  //  6 x125y3 CPE[6]
00  //  7 x125y3 CPE[7]
00  //  8 x125y3 CPE[8]
00  //  9 x125y3 CPE[9]
00  // 10 x125y4 CPE[0]
00  // 11 x125y4 CPE[1]
00  // 12 x125y4 CPE[2]
00  // 13 x125y4 CPE[3]
00  // 14 x125y4 CPE[4]
00  // 15 x125y4 CPE[5]
00  // 16 x125y4 CPE[6]
00  // 17 x125y4 CPE[7]
00  // 18 x125y4 CPE[8]
00  // 19 x125y4 CPE[9]
00  // 20 x126y3 CPE[0]
00  // 21 x126y3 CPE[1]
00  // 22 x126y3 CPE[2]
00  // 23 x126y3 CPE[3]
00  // 24 x126y3 CPE[4]
00  // 25 x126y3 CPE[5]
00  // 26 x126y3 CPE[6]
00  // 27 x126y3 CPE[7]
00  // 28 x126y3 CPE[8]
00  // 29 x126y3 CPE[9]
00  // 30 x126y4 CPE[0]
00  // 31 x126y4 CPE[1]
00  // 32 x126y4 CPE[2]
00  // 33 x126y4 CPE[3]
00  // 34 x126y4 CPE[4]
00  // 35 x126y4 CPE[5]
00  // 36 x126y4 CPE[6]
00  // 37 x126y4 CPE[7]
00  // 38 x126y4 CPE[8]
00  // 39 x126y4 CPE[9]
00  // 40 x125y3 INMUX plane 2,1
00  // 41 x125y3 INMUX plane 4,3
00  // 42 x125y3 INMUX plane 6,5
00  // 43 x125y3 INMUX plane 8,7
00  // 44 x125y3 INMUX plane 10,9
00  // 45 x125y3 INMUX plane 12,11
00  // 46 x125y4 INMUX plane 2,1
00  // 47 x125y4 INMUX plane 4,3
00  // 48 x125y4 INMUX plane 6,5
00  // 49 x125y4 INMUX plane 8,7
00  // 50 x125y4 INMUX plane 10,9
00  // 51 x125y4 INMUX plane 12,11
00  // 52 x126y3 INMUX plane 2,1
00  // 53 x126y3 INMUX plane 4,3
00  // 54 x126y3 INMUX plane 6,5
00  // 55 x126y3 INMUX plane 8,7
00  // 56 x126y3 INMUX plane 10,9
00  // 57 x126y3 INMUX plane 12,11
00  // 58 x126y4 INMUX plane 2,1
00  // 59 x126y4 INMUX plane 4,3
00  // 60 x126y4 INMUX plane 6,5
00  // 61 x126y4 INMUX plane 8,7
00  // 62 x126y4 INMUX plane 10,9
00  // 63 x126y4 INMUX plane 12,11
00  // 64 x126y4 SB_BIG plane 1
00  // 65 x126y4 SB_BIG plane 1
00  // 66 x126y4 SB_DRIVE plane 2,1
00  // 67 x126y4 SB_BIG plane 2
00  // 68 x126y4 SB_BIG plane 2
00  // 69 x126y4 SB_BIG plane 3
00  // 70 x126y4 SB_BIG plane 3
00  // 71 x126y4 SB_DRIVE plane 4,3
00  // 72 x126y4 SB_BIG plane 4
00  // 73 x126y4 SB_BIG plane 4
00  // 74 x126y4 SB_BIG plane 5
00  // 75 x126y4 SB_BIG plane 5
00  // 76 x126y4 SB_DRIVE plane 6,5
00  // 77 x126y4 SB_BIG plane 6
00  // 78 x126y4 SB_BIG plane 6
00  // 79 x126y4 SB_BIG plane 7
00  // 80 x126y4 SB_BIG plane 7
00  // 81 x126y4 SB_DRIVE plane 8,7
00  // 82 x126y4 SB_BIG plane 8
00  // 83 x126y4 SB_BIG plane 8
00  // 84 x126y4 SB_BIG plane 9
00  // 85 x126y4 SB_BIG plane 9
00  // 86 x126y4 SB_DRIVE plane 10,9
00  // 87 x126y4 SB_BIG plane 10
00  // 88 x126y4 SB_BIG plane 10
00  // 89 x126y4 SB_BIG plane 11
00  // 90 x126y4 SB_BIG plane 11
00  // 91 x126y4 SB_DRIVE plane 12,11
00  // 92 x126y4 SB_BIG plane 12
00  // 93 x126y4 SB_BIG plane 12
00  // 94 x125y3 SB_SML plane 1
00  // 95 x125y3 SB_SML plane 2,1
60  // 96 x125y3 SB_SML plane 2
04 // -- CRC low byte
94 // -- CRC high byte


// Config Latches on x127y3
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3812     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
40 // x_sel: 127
02 // y_sel: 3
AA // -- CRC low byte
99 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 381A
4A // Length: 74
C3 // -- CRC low byte
D5 // -- CRC high byte
00  //  0 x127y3 CPE[0]
00  //  1 x127y3 CPE[1]
00  //  2 x127y3 CPE[2]
00  //  3 x127y3 CPE[3]
00  //  4 x127y3 CPE[4]
00  //  5 x127y3 CPE[5]
00  //  6 x127y3 CPE[6]
00  //  7 x127y3 CPE[7]
00  //  8 x127y3 CPE[8]
00  //  9 x127y3 CPE[9]
00  // 10 x127y4 CPE[0]
00  // 11 x127y4 CPE[1]
00  // 12 x127y4 CPE[2]
00  // 13 x127y4 CPE[3]
00  // 14 x127y4 CPE[4]
00  // 15 x127y4 CPE[5]
00  // 16 x127y4 CPE[6]
00  // 17 x127y4 CPE[7]
00  // 18 x127y4 CPE[8]
00  // 19 x127y4 CPE[9]
00  // 20 x128y3 CPE[0]
00  // 21 x128y3 CPE[1]
00  // 22 x128y3 CPE[2]
00  // 23 x128y3 CPE[3]
00  // 24 x128y3 CPE[4]
00  // 25 x128y3 CPE[5]
00  // 26 x128y3 CPE[6]
00  // 27 x128y3 CPE[7]
00  // 28 x128y3 CPE[8]
00  // 29 x128y3 CPE[9]
00  // 30 x128y4 CPE[0]
00  // 31 x128y4 CPE[1]
00  // 32 x128y4 CPE[2]
00  // 33 x128y4 CPE[3]
00  // 34 x128y4 CPE[4]
00  // 35 x128y4 CPE[5]
00  // 36 x128y4 CPE[6]
00  // 37 x128y4 CPE[7]
00  // 38 x128y4 CPE[8]
00  // 39 x128y4 CPE[9]
00  // 40 x127y3 INMUX plane 2,1
00  // 41 x127y3 INMUX plane 4,3
00  // 42 x127y3 INMUX plane 6,5
00  // 43 x127y3 INMUX plane 8,7
00  // 44 x127y3 INMUX plane 10,9
00  // 45 x127y3 INMUX plane 12,11
00  // 46 x127y4 INMUX plane 2,1
00  // 47 x127y4 INMUX plane 4,3
00  // 48 x127y4 INMUX plane 6,5
00  // 49 x127y4 INMUX plane 8,7
00  // 50 x127y4 INMUX plane 10,9
00  // 51 x127y4 INMUX plane 12,11
00  // 52 x128y3 INMUX plane 2,1
00  // 53 x128y3 INMUX plane 4,3
00  // 54 x128y3 INMUX plane 6,5
00  // 55 x128y3 INMUX plane 8,7
00  // 56 x128y3 INMUX plane 10,9
00  // 57 x128y3 INMUX plane 12,11
00  // 58 x128y4 INMUX plane 2,1
00  // 59 x128y4 INMUX plane 4,3
00  // 60 x128y4 INMUX plane 6,5
00  // 61 x128y4 INMUX plane 8,7
00  // 62 x128y4 INMUX plane 10,9
00  // 63 x128y4 INMUX plane 12,11
00  // 64 x127y3 SB_BIG plane 1
00  // 65 x127y3 SB_BIG plane 1
00  // 66 x127y3 SB_DRIVE plane 2,1
00  // 67 x127y3 SB_BIG plane 2
00  // 68 x127y3 SB_BIG plane 2
00  // 69 x127y3 SB_BIG plane 3
00  // 70 x127y3 SB_BIG plane 3
00  // 71 x127y3 SB_DRIVE plane 4,3
00  // 72 x127y3 SB_BIG plane 4
50  // 73 x127y3 SB_BIG plane 4
F1 // -- CRC low byte
A2 // -- CRC high byte


// Config Latches on x129y3
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 386A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
41 // x_sel: 129
02 // y_sel: 3
72 // -- CRC low byte
80 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3872
42 // Length: 66
8B // -- CRC low byte
59 // -- CRC high byte
00  //  0 x129y3 CPE[0]
00  //  1 x129y3 CPE[1]
00  //  2 x129y3 CPE[2]
00  //  3 x129y3 CPE[3]
00  //  4 x129y3 CPE[4]
00  //  5 x129y3 CPE[5]
00  //  6 x129y3 CPE[6]
00  //  7 x129y3 CPE[7]
00  //  8 x129y3 CPE[8]
00  //  9 x129y3 CPE[9]
00  // 10 x129y4 CPE[0]
00  // 11 x129y4 CPE[1]
00  // 12 x129y4 CPE[2]
00  // 13 x129y4 CPE[3]
00  // 14 x129y4 CPE[4]
00  // 15 x129y4 CPE[5]
00  // 16 x129y4 CPE[6]
00  // 17 x129y4 CPE[7]
00  // 18 x129y4 CPE[8]
00  // 19 x129y4 CPE[9]
00  // 20 x130y3 CPE[0]
00  // 21 x130y3 CPE[1]
00  // 22 x130y3 CPE[2]
00  // 23 x130y3 CPE[3]
00  // 24 x130y3 CPE[4]
00  // 25 x130y3 CPE[5]
00  // 26 x130y3 CPE[6]
00  // 27 x130y3 CPE[7]
00  // 28 x130y3 CPE[8]
00  // 29 x130y3 CPE[9]
00  // 30 x130y4 CPE[0]
00  // 31 x130y4 CPE[1]
00  // 32 x130y4 CPE[2]
00  // 33 x130y4 CPE[3]
00  // 34 x130y4 CPE[4]
00  // 35 x130y4 CPE[5]
00  // 36 x130y4 CPE[6]
00  // 37 x130y4 CPE[7]
00  // 38 x130y4 CPE[8]
00  // 39 x130y4 CPE[9]
00  // 40 x129y3 INMUX plane 2,1
00  // 41 x129y3 INMUX plane 4,3
00  // 42 x129y3 INMUX plane 6,5
00  // 43 x129y3 INMUX plane 8,7
00  // 44 x129y3 INMUX plane 10,9
00  // 45 x129y3 INMUX plane 12,11
00  // 46 x129y4 INMUX plane 2,1
00  // 47 x129y4 INMUX plane 4,3
00  // 48 x129y4 INMUX plane 6,5
00  // 49 x129y4 INMUX plane 8,7
00  // 50 x129y4 INMUX plane 10,9
00  // 51 x129y4 INMUX plane 12,11
00  // 52 x130y3 INMUX plane 2,1
00  // 53 x130y3 INMUX plane 4,3
00  // 54 x130y3 INMUX plane 6,5
00  // 55 x130y3 INMUX plane 8,7
00  // 56 x130y3 INMUX plane 10,9
00  // 57 x130y3 INMUX plane 12,11
00  // 58 x130y4 INMUX plane 2,1
00  // 59 x130y4 INMUX plane 4,3
00  // 60 x130y4 INMUX plane 6,5
00  // 61 x130y4 INMUX plane 8,7
00  // 62 x130y4 INMUX plane 10,9
00  // 63 x130y4 INMUX plane 12,11
00  // 64 x130y4 SB_BIG plane 1
40  // 65 x130y4 SB_BIG plane 1
4F // -- CRC low byte
4E // -- CRC high byte


// Config Latches on x133y3
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 38BA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
43 // x_sel: 133
02 // y_sel: 3
C2 // -- CRC low byte
B3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 38C2
47 // Length: 71
26 // -- CRC low byte
0E // -- CRC high byte
00  //  0 x133y3 CPE[0]
00  //  1 x133y3 CPE[1]
00  //  2 x133y3 CPE[2]
00  //  3 x133y3 CPE[3]
00  //  4 x133y3 CPE[4]
00  //  5 x133y3 CPE[5]
00  //  6 x133y3 CPE[6]
00  //  7 x133y3 CPE[7]
00  //  8 x133y3 CPE[8]
00  //  9 x133y3 CPE[9]
00  // 10 x133y4 CPE[0]
00  // 11 x133y4 CPE[1]
00  // 12 x133y4 CPE[2]
00  // 13 x133y4 CPE[3]
00  // 14 x133y4 CPE[4]
00  // 15 x133y4 CPE[5]
00  // 16 x133y4 CPE[6]
00  // 17 x133y4 CPE[7]
00  // 18 x133y4 CPE[8]
00  // 19 x133y4 CPE[9]
00  // 20 x134y3 CPE[0]
00  // 21 x134y3 CPE[1]
00  // 22 x134y3 CPE[2]
00  // 23 x134y3 CPE[3]
00  // 24 x134y3 CPE[4]
00  // 25 x134y3 CPE[5]
00  // 26 x134y3 CPE[6]
00  // 27 x134y3 CPE[7]
00  // 28 x134y3 CPE[8]
00  // 29 x134y3 CPE[9]
00  // 30 x134y4 CPE[0]
00  // 31 x134y4 CPE[1]
00  // 32 x134y4 CPE[2]
00  // 33 x134y4 CPE[3]
00  // 34 x134y4 CPE[4]
00  // 35 x134y4 CPE[5]
00  // 36 x134y4 CPE[6]
00  // 37 x134y4 CPE[7]
00  // 38 x134y4 CPE[8]
00  // 39 x134y4 CPE[9]
00  // 40 x133y3 INMUX plane 2,1
00  // 41 x133y3 INMUX plane 4,3
00  // 42 x133y3 INMUX plane 6,5
00  // 43 x133y3 INMUX plane 8,7
00  // 44 x133y3 INMUX plane 10,9
00  // 45 x133y3 INMUX plane 12,11
00  // 46 x133y4 INMUX plane 2,1
00  // 47 x133y4 INMUX plane 4,3
00  // 48 x133y4 INMUX plane 6,5
00  // 49 x133y4 INMUX plane 8,7
00  // 50 x133y4 INMUX plane 10,9
00  // 51 x133y4 INMUX plane 12,11
00  // 52 x134y3 INMUX plane 2,1
00  // 53 x134y3 INMUX plane 4,3
00  // 54 x134y3 INMUX plane 6,5
00  // 55 x134y3 INMUX plane 8,7
00  // 56 x134y3 INMUX plane 10,9
00  // 57 x134y3 INMUX plane 12,11
00  // 58 x134y4 INMUX plane 2,1
00  // 59 x134y4 INMUX plane 4,3
00  // 60 x134y4 INMUX plane 6,5
00  // 61 x134y4 INMUX plane 8,7
00  // 62 x134y4 INMUX plane 10,9
00  // 63 x134y4 INMUX plane 12,11
00  // 64 x134y4 SB_BIG plane 1
00  // 65 x134y4 SB_BIG plane 1
00  // 66 x134y4 SB_DRIVE plane 2,1
00  // 67 x134y4 SB_BIG plane 2
00  // 68 x134y4 SB_BIG plane 2
00  // 69 x134y4 SB_BIG plane 3
40  // 70 x134y4 SB_BIG plane 3
89 // -- CRC low byte
9C // -- CRC high byte


// Config Latches on x161y3
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 390F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
02 // y_sel: 3
E3 // -- CRC low byte
15 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3917
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y3
00  // 14 right_edge_EN1 at x163y3
00  // 15 right_edge_EN2 at x163y3
00  // 16 right_edge_EN0 at x163y4
00  // 17 right_edge_EN1 at x163y4
00  // 18 right_edge_EN2 at x163y4
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y4 SB_BIG plane 1
12  // 65 x162y4 SB_BIG plane 1
00  // 66 x162y4 SB_DRIVE plane 2,1
48  // 67 x162y4 SB_BIG plane 2
12  // 68 x162y4 SB_BIG plane 2
48  // 69 x162y4 SB_BIG plane 3
12  // 70 x162y4 SB_BIG plane 3
00  // 71 x162y4 SB_DRIVE plane 4,3
48  // 72 x162y4 SB_BIG plane 4
12  // 73 x162y4 SB_BIG plane 4
48  // 74 x162y4 SB_BIG plane 5
12  // 75 x162y4 SB_BIG plane 5
00  // 76 x162y4 SB_DRIVE plane 6,5
48  // 77 x162y4 SB_BIG plane 6
12  // 78 x162y4 SB_BIG plane 6
48  // 79 x162y4 SB_BIG plane 7
12  // 80 x162y4 SB_BIG plane 7
00  // 81 x162y4 SB_DRIVE plane 8,7
48  // 82 x162y4 SB_BIG plane 8
12  // 83 x162y4 SB_BIG plane 8
48  // 84 x162y4 SB_BIG plane 9
12  // 85 x162y4 SB_BIG plane 9
00  // 86 x162y4 SB_DRIVE plane 10,9
48  // 87 x162y4 SB_BIG plane 10
12  // 88 x162y4 SB_BIG plane 10
48  // 89 x162y4 SB_BIG plane 11
12  // 90 x162y4 SB_BIG plane 11
00  // 91 x162y4 SB_DRIVE plane 12,11
48  // 92 x162y4 SB_BIG plane 12
12  // 93 x162y4 SB_BIG plane 12
A8  // 94 x161y3 SB_SML plane 1
82  // 95 x161y3 SB_SML plane 2,1
2A  // 96 x161y3 SB_SML plane 2
A8  // 97 x161y3 SB_SML plane 3
82  // 98 x161y3 SB_SML plane 4,3
2A  // 99 x161y3 SB_SML plane 4
A8  // 100 x161y3 SB_SML plane 5
82  // 101 x161y3 SB_SML plane 6,5
2A  // 102 x161y3 SB_SML plane 6
A8  // 103 x161y3 SB_SML plane 7
82  // 104 x161y3 SB_SML plane 8,7
2A  // 105 x161y3 SB_SML plane 8
A8  // 106 x161y3 SB_SML plane 9
82  // 107 x161y3 SB_SML plane 10,9
2A  // 108 x161y3 SB_SML plane 10
A8  // 109 x161y3 SB_SML plane 11
82  // 110 x161y3 SB_SML plane 12,11
2A  // 111 x161y3 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y5
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 398D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
03 // y_sel: 5
45 // -- CRC low byte
CE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3995
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y5
00  // 14 left_edge_EN1 at x-2y5
00  // 15 left_edge_EN2 at x-2y5
00  // 16 left_edge_EN0 at x-2y6
00  // 17 left_edge_EN1 at x-2y6
00  // 18 left_edge_EN2 at x-2y6
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y6 SB_BIG plane 1
12  // 65 x0y6 SB_BIG plane 1
00  // 66 x0y6 SB_DRIVE plane 2,1
48  // 67 x0y6 SB_BIG plane 2
12  // 68 x0y6 SB_BIG plane 2
48  // 69 x0y6 SB_BIG plane 3
12  // 70 x0y6 SB_BIG plane 3
00  // 71 x0y6 SB_DRIVE plane 4,3
48  // 72 x0y6 SB_BIG plane 4
12  // 73 x0y6 SB_BIG plane 4
48  // 74 x0y6 SB_BIG plane 5
12  // 75 x0y6 SB_BIG plane 5
00  // 76 x0y6 SB_DRIVE plane 6,5
48  // 77 x0y6 SB_BIG plane 6
12  // 78 x0y6 SB_BIG plane 6
48  // 79 x0y6 SB_BIG plane 7
12  // 80 x0y6 SB_BIG plane 7
00  // 81 x0y6 SB_DRIVE plane 8,7
48  // 82 x0y6 SB_BIG plane 8
12  // 83 x0y6 SB_BIG plane 8
48  // 84 x0y6 SB_BIG plane 9
12  // 85 x0y6 SB_BIG plane 9
00  // 86 x0y6 SB_DRIVE plane 10,9
48  // 87 x0y6 SB_BIG plane 10
12  // 88 x0y6 SB_BIG plane 10
48  // 89 x0y6 SB_BIG plane 11
12  // 90 x0y6 SB_BIG plane 11
00  // 91 x0y6 SB_DRIVE plane 12,11
48  // 92 x0y6 SB_BIG plane 12
12  // 93 x0y6 SB_BIG plane 12
A8  // 94 x-1y5 SB_SML plane 1
82  // 95 x-1y5 SB_SML plane 2,1
2A  // 96 x-1y5 SB_SML plane 2
A8  // 97 x-1y5 SB_SML plane 3
82  // 98 x-1y5 SB_SML plane 4,3
2A  // 99 x-1y5 SB_SML plane 4
A8  // 100 x-1y5 SB_SML plane 5
82  // 101 x-1y5 SB_SML plane 6,5
2A  // 102 x-1y5 SB_SML plane 6
A8  // 103 x-1y5 SB_SML plane 7
82  // 104 x-1y5 SB_SML plane 8,7
2A  // 105 x-1y5 SB_SML plane 8
A8  // 106 x-1y5 SB_SML plane 9
82  // 107 x-1y5 SB_SML plane 10,9
2A  // 108 x-1y5 SB_SML plane 10
A8  // 109 x-1y5 SB_SML plane 11
82  // 110 x-1y5 SB_SML plane 12,11
2A  // 111 x-1y5 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x89y5
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3A0B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
03 // y_sel: 5
0E // -- CRC low byte
5D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3A13
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x89y5 CPE[0]
00  //  1 x89y5 CPE[1]
00  //  2 x89y5 CPE[2]
00  //  3 x89y5 CPE[3]
00  //  4 x89y5 CPE[4]
00  //  5 x89y5 CPE[5]
00  //  6 x89y5 CPE[6]
00  //  7 x89y5 CPE[7]
00  //  8 x89y5 CPE[8]
00  //  9 x89y5 CPE[9]
00  // 10 x89y6 CPE[0]
00  // 11 x89y6 CPE[1]
00  // 12 x89y6 CPE[2]
00  // 13 x89y6 CPE[3]
00  // 14 x89y6 CPE[4]
00  // 15 x89y6 CPE[5]
00  // 16 x89y6 CPE[6]
00  // 17 x89y6 CPE[7]
00  // 18 x89y6 CPE[8]
00  // 19 x89y6 CPE[9]
00  // 20 x90y5 CPE[0]
00  // 21 x90y5 CPE[1]
00  // 22 x90y5 CPE[2]
00  // 23 x90y5 CPE[3]
00  // 24 x90y5 CPE[4]
00  // 25 x90y5 CPE[5]
00  // 26 x90y5 CPE[6]
00  // 27 x90y5 CPE[7]
00  // 28 x90y5 CPE[8]
00  // 29 x90y5 CPE[9]
00  // 30 x90y6 CPE[0]
00  // 31 x90y6 CPE[1]
00  // 32 x90y6 CPE[2]
00  // 33 x90y6 CPE[3]
00  // 34 x90y6 CPE[4]
00  // 35 x90y6 CPE[5]
00  // 36 x90y6 CPE[6]
00  // 37 x90y6 CPE[7]
00  // 38 x90y6 CPE[8]
00  // 39 x90y6 CPE[9]
00  // 40 x89y5 INMUX plane 2,1
00  // 41 x89y5 INMUX plane 4,3
00  // 42 x89y5 INMUX plane 6,5
00  // 43 x89y5 INMUX plane 8,7
00  // 44 x89y5 INMUX plane 10,9
00  // 45 x89y5 INMUX plane 12,11
00  // 46 x89y6 INMUX plane 2,1
00  // 47 x89y6 INMUX plane 4,3
00  // 48 x89y6 INMUX plane 6,5
00  // 49 x89y6 INMUX plane 8,7
00  // 50 x89y6 INMUX plane 10,9
00  // 51 x89y6 INMUX plane 12,11
00  // 52 x90y5 INMUX plane 2,1
00  // 53 x90y5 INMUX plane 4,3
00  // 54 x90y5 INMUX plane 6,5
00  // 55 x90y5 INMUX plane 8,7
00  // 56 x90y5 INMUX plane 10,9
00  // 57 x90y5 INMUX plane 12,11
00  // 58 x90y6 INMUX plane 2,1
00  // 59 x90y6 INMUX plane 4,3
00  // 60 x90y6 INMUX plane 6,5
00  // 61 x90y6 INMUX plane 8,7
00  // 62 x90y6 INMUX plane 10,9
00  // 63 x90y6 INMUX plane 12,11
00  // 64 x89y5 SB_BIG plane 1
00  // 65 x89y5 SB_BIG plane 1
00  // 66 x89y5 SB_DRIVE plane 2,1
00  // 67 x89y5 SB_BIG plane 2
00  // 68 x89y5 SB_BIG plane 2
00  // 69 x89y5 SB_BIG plane 3
00  // 70 x89y5 SB_BIG plane 3
00  // 71 x89y5 SB_DRIVE plane 4,3
00  // 72 x89y5 SB_BIG plane 4
00  // 73 x89y5 SB_BIG plane 4
00  // 74 x89y5 SB_BIG plane 5
00  // 75 x89y5 SB_BIG plane 5
00  // 76 x89y5 SB_DRIVE plane 6,5
00  // 77 x89y5 SB_BIG plane 6
00  // 78 x89y5 SB_BIG plane 6
00  // 79 x89y5 SB_BIG plane 7
00  // 80 x89y5 SB_BIG plane 7
00  // 81 x89y5 SB_DRIVE plane 8,7
00  // 82 x89y5 SB_BIG plane 8
00  // 83 x89y5 SB_BIG plane 8
00  // 84 x89y5 SB_BIG plane 9
00  // 85 x89y5 SB_BIG plane 9
08  // 86 x89y5 SB_DRIVE plane 10,9
FE // -- CRC low byte
1E // -- CRC high byte


// Config Latches on x91y5
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3A70     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
03 // y_sel: 5
66 // -- CRC low byte
77 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3A78
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x91y5 CPE[0]
00  //  1 x91y5 CPE[1]
00  //  2 x91y5 CPE[2]
00  //  3 x91y5 CPE[3]
00  //  4 x91y5 CPE[4]
00  //  5 x91y5 CPE[5]
00  //  6 x91y5 CPE[6]
00  //  7 x91y5 CPE[7]
00  //  8 x91y5 CPE[8]
00  //  9 x91y5 CPE[9]
00  // 10 x91y6 CPE[0]
00  // 11 x91y6 CPE[1]
00  // 12 x91y6 CPE[2]
00  // 13 x91y6 CPE[3]
00  // 14 x91y6 CPE[4]
00  // 15 x91y6 CPE[5]
00  // 16 x91y6 CPE[6]
00  // 17 x91y6 CPE[7]
00  // 18 x91y6 CPE[8]
00  // 19 x91y6 CPE[9]
00  // 20 x92y5 CPE[0]
00  // 21 x92y5 CPE[1]
00  // 22 x92y5 CPE[2]
00  // 23 x92y5 CPE[3]
00  // 24 x92y5 CPE[4]
00  // 25 x92y5 CPE[5]
00  // 26 x92y5 CPE[6]
00  // 27 x92y5 CPE[7]
00  // 28 x92y5 CPE[8]
00  // 29 x92y5 CPE[9]
00  // 30 x92y6 CPE[0]
00  // 31 x92y6 CPE[1]
00  // 32 x92y6 CPE[2]
00  // 33 x92y6 CPE[3]
00  // 34 x92y6 CPE[4]
00  // 35 x92y6 CPE[5]
00  // 36 x92y6 CPE[6]
00  // 37 x92y6 CPE[7]
00  // 38 x92y6 CPE[8]
00  // 39 x92y6 CPE[9]
00  // 40 x91y5 INMUX plane 2,1
00  // 41 x91y5 INMUX plane 4,3
00  // 42 x91y5 INMUX plane 6,5
00  // 43 x91y5 INMUX plane 8,7
00  // 44 x91y5 INMUX plane 10,9
00  // 45 x91y5 INMUX plane 12,11
00  // 46 x91y6 INMUX plane 2,1
00  // 47 x91y6 INMUX plane 4,3
00  // 48 x91y6 INMUX plane 6,5
00  // 49 x91y6 INMUX plane 8,7
00  // 50 x91y6 INMUX plane 10,9
00  // 51 x91y6 INMUX plane 12,11
00  // 52 x92y5 INMUX plane 2,1
00  // 53 x92y5 INMUX plane 4,3
00  // 54 x92y5 INMUX plane 6,5
00  // 55 x92y5 INMUX plane 8,7
00  // 56 x92y5 INMUX plane 10,9
00  // 57 x92y5 INMUX plane 12,11
00  // 58 x92y6 INMUX plane 2,1
00  // 59 x92y6 INMUX plane 4,3
00  // 60 x92y6 INMUX plane 6,5
00  // 61 x92y6 INMUX plane 8,7
00  // 62 x92y6 INMUX plane 10,9
00  // 63 x92y6 INMUX plane 12,11
00  // 64 x92y6 SB_BIG plane 1
00  // 65 x92y6 SB_BIG plane 1
00  // 66 x92y6 SB_DRIVE plane 2,1
00  // 67 x92y6 SB_BIG plane 2
00  // 68 x92y6 SB_BIG plane 2
00  // 69 x92y6 SB_BIG plane 3
00  // 70 x92y6 SB_BIG plane 3
00  // 71 x92y6 SB_DRIVE plane 4,3
00  // 72 x92y6 SB_BIG plane 4
00  // 73 x92y6 SB_BIG plane 4
00  // 74 x92y6 SB_BIG plane 5
00  // 75 x92y6 SB_BIG plane 5
00  // 76 x92y6 SB_DRIVE plane 6,5
00  // 77 x92y6 SB_BIG plane 6
00  // 78 x92y6 SB_BIG plane 6
00  // 79 x92y6 SB_BIG plane 7
00  // 80 x92y6 SB_BIG plane 7
00  // 81 x92y6 SB_DRIVE plane 8,7
00  // 82 x92y6 SB_BIG plane 8
00  // 83 x92y6 SB_BIG plane 8
C0  // 84 x92y6 SB_BIG plane 9
00  // 85 x92y6 SB_BIG plane 9
08  // 86 x92y6 SB_DRIVE plane 10,9
64 // -- CRC low byte
14 // -- CRC high byte


// Config Latches on x93y5
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3AD5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
03 // y_sel: 5
BE // -- CRC low byte
6E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3ADD
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x93y5 CPE[0]
00  //  1 x93y5 CPE[1]
00  //  2 x93y5 CPE[2]
00  //  3 x93y5 CPE[3]
00  //  4 x93y5 CPE[4]
00  //  5 x93y5 CPE[5]
00  //  6 x93y5 CPE[6]
00  //  7 x93y5 CPE[7]
00  //  8 x93y5 CPE[8]
00  //  9 x93y5 CPE[9]
00  // 10 x93y6 CPE[0]
00  // 11 x93y6 CPE[1]
00  // 12 x93y6 CPE[2]
00  // 13 x93y6 CPE[3]
00  // 14 x93y6 CPE[4]
00  // 15 x93y6 CPE[5]
00  // 16 x93y6 CPE[6]
00  // 17 x93y6 CPE[7]
00  // 18 x93y6 CPE[8]
00  // 19 x93y6 CPE[9]
00  // 20 x94y5 CPE[0]
00  // 21 x94y5 CPE[1]
00  // 22 x94y5 CPE[2]
00  // 23 x94y5 CPE[3]
00  // 24 x94y5 CPE[4]
00  // 25 x94y5 CPE[5]
00  // 26 x94y5 CPE[6]
00  // 27 x94y5 CPE[7]
00  // 28 x94y5 CPE[8]
00  // 29 x94y5 CPE[9]
00  // 30 x94y6 CPE[0]
00  // 31 x94y6 CPE[1]
00  // 32 x94y6 CPE[2]
00  // 33 x94y6 CPE[3]
00  // 34 x94y6 CPE[4]
00  // 35 x94y6 CPE[5]
00  // 36 x94y6 CPE[6]
00  // 37 x94y6 CPE[7]
00  // 38 x94y6 CPE[8]
00  // 39 x94y6 CPE[9]
00  // 40 x93y5 INMUX plane 2,1
00  // 41 x93y5 INMUX plane 4,3
00  // 42 x93y5 INMUX plane 6,5
00  // 43 x93y5 INMUX plane 8,7
00  // 44 x93y5 INMUX plane 10,9
00  // 45 x93y5 INMUX plane 12,11
00  // 46 x93y6 INMUX plane 2,1
00  // 47 x93y6 INMUX plane 4,3
00  // 48 x93y6 INMUX plane 6,5
00  // 49 x93y6 INMUX plane 8,7
00  // 50 x93y6 INMUX plane 10,9
00  // 51 x93y6 INMUX plane 12,11
00  // 52 x94y5 INMUX plane 2,1
00  // 53 x94y5 INMUX plane 4,3
00  // 54 x94y5 INMUX plane 6,5
00  // 55 x94y5 INMUX plane 8,7
00  // 56 x94y5 INMUX plane 10,9
00  // 57 x94y5 INMUX plane 12,11
00  // 58 x94y6 INMUX plane 2,1
00  // 59 x94y6 INMUX plane 4,3
00  // 60 x94y6 INMUX plane 6,5
00  // 61 x94y6 INMUX plane 8,7
00  // 62 x94y6 INMUX plane 10,9
00  // 63 x94y6 INMUX plane 12,11
00  // 64 x93y5 SB_BIG plane 1
00  // 65 x93y5 SB_BIG plane 1
00  // 66 x93y5 SB_DRIVE plane 2,1
00  // 67 x93y5 SB_BIG plane 2
00  // 68 x93y5 SB_BIG plane 2
00  // 69 x93y5 SB_BIG plane 3
00  // 70 x93y5 SB_BIG plane 3
00  // 71 x93y5 SB_DRIVE plane 4,3
00  // 72 x93y5 SB_BIG plane 4
00  // 73 x93y5 SB_BIG plane 4
00  // 74 x93y5 SB_BIG plane 5
00  // 75 x93y5 SB_BIG plane 5
00  // 76 x93y5 SB_DRIVE plane 6,5
00  // 77 x93y5 SB_BIG plane 6
00  // 78 x93y5 SB_BIG plane 6
00  // 79 x93y5 SB_BIG plane 7
00  // 80 x93y5 SB_BIG plane 7
00  // 81 x93y5 SB_DRIVE plane 8,7
00  // 82 x93y5 SB_BIG plane 8
00  // 83 x93y5 SB_BIG plane 8
00  // 84 x93y5 SB_BIG plane 9
00  // 85 x93y5 SB_BIG plane 9
08  // 86 x93y5 SB_DRIVE plane 10,9
FE // -- CRC low byte
1E // -- CRC high byte


// Config Latches on x95y5
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3B3A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
03 // y_sel: 5
E7 // -- CRC low byte
78 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3B42
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x95y5 CPE[0]
00  //  1 x95y5 CPE[1]
00  //  2 x95y5 CPE[2]
00  //  3 x95y5 CPE[3]
00  //  4 x95y5 CPE[4]
00  //  5 x95y5 CPE[5]
00  //  6 x95y5 CPE[6]
00  //  7 x95y5 CPE[7]
00  //  8 x95y5 CPE[8]
00  //  9 x95y5 CPE[9]
00  // 10 x95y6 CPE[0]
00  // 11 x95y6 CPE[1]
00  // 12 x95y6 CPE[2]
00  // 13 x95y6 CPE[3]
00  // 14 x95y6 CPE[4]
00  // 15 x95y6 CPE[5]
00  // 16 x95y6 CPE[6]
00  // 17 x95y6 CPE[7]
00  // 18 x95y6 CPE[8]
00  // 19 x95y6 CPE[9]
00  // 20 x96y5 CPE[0]
00  // 21 x96y5 CPE[1]
00  // 22 x96y5 CPE[2]
00  // 23 x96y5 CPE[3]
00  // 24 x96y5 CPE[4]
00  // 25 x96y5 CPE[5]
00  // 26 x96y5 CPE[6]
00  // 27 x96y5 CPE[7]
00  // 28 x96y5 CPE[8]
00  // 29 x96y5 CPE[9]
00  // 30 x96y6 CPE[0]
00  // 31 x96y6 CPE[1]
00  // 32 x96y6 CPE[2]
00  // 33 x96y6 CPE[3]
00  // 34 x96y6 CPE[4]
00  // 35 x96y6 CPE[5]
00  // 36 x96y6 CPE[6]
00  // 37 x96y6 CPE[7]
00  // 38 x96y6 CPE[8]
00  // 39 x96y6 CPE[9]
00  // 40 x95y5 INMUX plane 2,1
00  // 41 x95y5 INMUX plane 4,3
00  // 42 x95y5 INMUX plane 6,5
00  // 43 x95y5 INMUX plane 8,7
00  // 44 x95y5 INMUX plane 10,9
00  // 45 x95y5 INMUX plane 12,11
00  // 46 x95y6 INMUX plane 2,1
00  // 47 x95y6 INMUX plane 4,3
00  // 48 x95y6 INMUX plane 6,5
00  // 49 x95y6 INMUX plane 8,7
00  // 50 x95y6 INMUX plane 10,9
00  // 51 x95y6 INMUX plane 12,11
00  // 52 x96y5 INMUX plane 2,1
00  // 53 x96y5 INMUX plane 4,3
00  // 54 x96y5 INMUX plane 6,5
00  // 55 x96y5 INMUX plane 8,7
00  // 56 x96y5 INMUX plane 10,9
00  // 57 x96y5 INMUX plane 12,11
00  // 58 x96y6 INMUX plane 2,1
00  // 59 x96y6 INMUX plane 4,3
00  // 60 x96y6 INMUX plane 6,5
00  // 61 x96y6 INMUX plane 8,7
00  // 62 x96y6 INMUX plane 10,9
00  // 63 x96y6 INMUX plane 12,11
00  // 64 x96y6 SB_BIG plane 1
00  // 65 x96y6 SB_BIG plane 1
00  // 66 x96y6 SB_DRIVE plane 2,1
00  // 67 x96y6 SB_BIG plane 2
00  // 68 x96y6 SB_BIG plane 2
00  // 69 x96y6 SB_BIG plane 3
00  // 70 x96y6 SB_BIG plane 3
00  // 71 x96y6 SB_DRIVE plane 4,3
00  // 72 x96y6 SB_BIG plane 4
00  // 73 x96y6 SB_BIG plane 4
00  // 74 x96y6 SB_BIG plane 5
00  // 75 x96y6 SB_BIG plane 5
00  // 76 x96y6 SB_DRIVE plane 6,5
44  // 77 x96y6 SB_BIG plane 6
00  // 78 x96y6 SB_BIG plane 6
00  // 79 x96y6 SB_BIG plane 7
00  // 80 x96y6 SB_BIG plane 7
00  // 81 x96y6 SB_DRIVE plane 8,7
00  // 82 x96y6 SB_BIG plane 8
00  // 83 x96y6 SB_BIG plane 8
00  // 84 x96y6 SB_BIG plane 9
00  // 85 x96y6 SB_BIG plane 9
08  // 86 x96y6 SB_DRIVE plane 10,9
19 // -- CRC low byte
FF // -- CRC high byte


// Config Latches on x97y5
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3B9F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
03 // y_sel: 5
3F // -- CRC low byte
61 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3BA7
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x97y5 CPE[0]
00  //  1 x97y5 CPE[1]
00  //  2 x97y5 CPE[2]
00  //  3 x97y5 CPE[3]
00  //  4 x97y5 CPE[4]
00  //  5 x97y5 CPE[5]
00  //  6 x97y5 CPE[6]
00  //  7 x97y5 CPE[7]
00  //  8 x97y5 CPE[8]
00  //  9 x97y5 CPE[9]
00  // 10 x97y6 CPE[0]
00  // 11 x97y6 CPE[1]
00  // 12 x97y6 CPE[2]
00  // 13 x97y6 CPE[3]
00  // 14 x97y6 CPE[4]
00  // 15 x97y6 CPE[5]
00  // 16 x97y6 CPE[6]
00  // 17 x97y6 CPE[7]
00  // 18 x97y6 CPE[8]
00  // 19 x97y6 CPE[9]
00  // 20 x98y5 CPE[0]
00  // 21 x98y5 CPE[1]
00  // 22 x98y5 CPE[2]
00  // 23 x98y5 CPE[3]
00  // 24 x98y5 CPE[4]
00  // 25 x98y5 CPE[5]
00  // 26 x98y5 CPE[6]
00  // 27 x98y5 CPE[7]
00  // 28 x98y5 CPE[8]
00  // 29 x98y5 CPE[9]
00  // 30 x98y6 CPE[0]
00  // 31 x98y6 CPE[1]
00  // 32 x98y6 CPE[2]
00  // 33 x98y6 CPE[3]
00  // 34 x98y6 CPE[4]
00  // 35 x98y6 CPE[5]
00  // 36 x98y6 CPE[6]
00  // 37 x98y6 CPE[7]
00  // 38 x98y6 CPE[8]
00  // 39 x98y6 CPE[9]
00  // 40 x97y5 INMUX plane 2,1
00  // 41 x97y5 INMUX plane 4,3
00  // 42 x97y5 INMUX plane 6,5
00  // 43 x97y5 INMUX plane 8,7
00  // 44 x97y5 INMUX plane 10,9
00  // 45 x97y5 INMUX plane 12,11
00  // 46 x97y6 INMUX plane 2,1
00  // 47 x97y6 INMUX plane 4,3
00  // 48 x97y6 INMUX plane 6,5
00  // 49 x97y6 INMUX plane 8,7
00  // 50 x97y6 INMUX plane 10,9
00  // 51 x97y6 INMUX plane 12,11
00  // 52 x98y5 INMUX plane 2,1
00  // 53 x98y5 INMUX plane 4,3
00  // 54 x98y5 INMUX plane 6,5
00  // 55 x98y5 INMUX plane 8,7
00  // 56 x98y5 INMUX plane 10,9
00  // 57 x98y5 INMUX plane 12,11
00  // 58 x98y6 INMUX plane 2,1
00  // 59 x98y6 INMUX plane 4,3
00  // 60 x98y6 INMUX plane 6,5
00  // 61 x98y6 INMUX plane 8,7
00  // 62 x98y6 INMUX plane 10,9
00  // 63 x98y6 INMUX plane 12,11
00  // 64 x97y5 SB_BIG plane 1
00  // 65 x97y5 SB_BIG plane 1
00  // 66 x97y5 SB_DRIVE plane 2,1
00  // 67 x97y5 SB_BIG plane 2
00  // 68 x97y5 SB_BIG plane 2
00  // 69 x97y5 SB_BIG plane 3
00  // 70 x97y5 SB_BIG plane 3
00  // 71 x97y5 SB_DRIVE plane 4,3
00  // 72 x97y5 SB_BIG plane 4
00  // 73 x97y5 SB_BIG plane 4
00  // 74 x97y5 SB_BIG plane 5
00  // 75 x97y5 SB_BIG plane 5
00  // 76 x97y5 SB_DRIVE plane 6,5
00  // 77 x97y5 SB_BIG plane 6
00  // 78 x97y5 SB_BIG plane 6
00  // 79 x97y5 SB_BIG plane 7
00  // 80 x97y5 SB_BIG plane 7
00  // 81 x97y5 SB_DRIVE plane 8,7
00  // 82 x97y5 SB_BIG plane 8
00  // 83 x97y5 SB_BIG plane 8
00  // 84 x97y5 SB_BIG plane 9
00  // 85 x97y5 SB_BIG plane 9
08  // 86 x97y5 SB_DRIVE plane 10,9
FE // -- CRC low byte
1E // -- CRC high byte


// Config Latches on x99y5
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3C04     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
03 // y_sel: 5
57 // -- CRC low byte
4B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3C0C
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x99y5 CPE[0]
00  //  1 x99y5 CPE[1]
00  //  2 x99y5 CPE[2]
00  //  3 x99y5 CPE[3]
00  //  4 x99y5 CPE[4]
00  //  5 x99y5 CPE[5]
00  //  6 x99y5 CPE[6]
00  //  7 x99y5 CPE[7]
00  //  8 x99y5 CPE[8]
00  //  9 x99y5 CPE[9]
00  // 10 x99y6 CPE[0]
00  // 11 x99y6 CPE[1]
00  // 12 x99y6 CPE[2]
00  // 13 x99y6 CPE[3]
00  // 14 x99y6 CPE[4]
00  // 15 x99y6 CPE[5]
00  // 16 x99y6 CPE[6]
00  // 17 x99y6 CPE[7]
00  // 18 x99y6 CPE[8]
00  // 19 x99y6 CPE[9]
00  // 20 x100y5 CPE[0]
00  // 21 x100y5 CPE[1]
00  // 22 x100y5 CPE[2]
00  // 23 x100y5 CPE[3]
00  // 24 x100y5 CPE[4]
00  // 25 x100y5 CPE[5]
00  // 26 x100y5 CPE[6]
00  // 27 x100y5 CPE[7]
00  // 28 x100y5 CPE[8]
00  // 29 x100y5 CPE[9]
00  // 30 x100y6 CPE[0]
00  // 31 x100y6 CPE[1]
00  // 32 x100y6 CPE[2]
00  // 33 x100y6 CPE[3]
00  // 34 x100y6 CPE[4]
00  // 35 x100y6 CPE[5]
00  // 36 x100y6 CPE[6]
00  // 37 x100y6 CPE[7]
00  // 38 x100y6 CPE[8]
00  // 39 x100y6 CPE[9]
00  // 40 x99y5 INMUX plane 2,1
00  // 41 x99y5 INMUX plane 4,3
00  // 42 x99y5 INMUX plane 6,5
00  // 43 x99y5 INMUX plane 8,7
00  // 44 x99y5 INMUX plane 10,9
00  // 45 x99y5 INMUX plane 12,11
00  // 46 x99y6 INMUX plane 2,1
00  // 47 x99y6 INMUX plane 4,3
00  // 48 x99y6 INMUX plane 6,5
00  // 49 x99y6 INMUX plane 8,7
00  // 50 x99y6 INMUX plane 10,9
00  // 51 x99y6 INMUX plane 12,11
00  // 52 x100y5 INMUX plane 2,1
00  // 53 x100y5 INMUX plane 4,3
00  // 54 x100y5 INMUX plane 6,5
00  // 55 x100y5 INMUX plane 8,7
00  // 56 x100y5 INMUX plane 10,9
00  // 57 x100y5 INMUX plane 12,11
00  // 58 x100y6 INMUX plane 2,1
00  // 59 x100y6 INMUX plane 4,3
00  // 60 x100y6 INMUX plane 6,5
00  // 61 x100y6 INMUX plane 8,7
00  // 62 x100y6 INMUX plane 10,9
00  // 63 x100y6 INMUX plane 12,11
00  // 64 x100y6 SB_BIG plane 1
00  // 65 x100y6 SB_BIG plane 1
00  // 66 x100y6 SB_DRIVE plane 2,1
00  // 67 x100y6 SB_BIG plane 2
00  // 68 x100y6 SB_BIG plane 2
00  // 69 x100y6 SB_BIG plane 3
00  // 70 x100y6 SB_BIG plane 3
00  // 71 x100y6 SB_DRIVE plane 4,3
00  // 72 x100y6 SB_BIG plane 4
00  // 73 x100y6 SB_BIG plane 4
00  // 74 x100y6 SB_BIG plane 5
00  // 75 x100y6 SB_BIG plane 5
00  // 76 x100y6 SB_DRIVE plane 6,5
00  // 77 x100y6 SB_BIG plane 6
00  // 78 x100y6 SB_BIG plane 6
00  // 79 x100y6 SB_BIG plane 7
00  // 80 x100y6 SB_BIG plane 7
00  // 81 x100y6 SB_DRIVE plane 8,7
00  // 82 x100y6 SB_BIG plane 8
00  // 83 x100y6 SB_BIG plane 8
C0  // 84 x100y6 SB_BIG plane 9
00  // 85 x100y6 SB_BIG plane 9
08  // 86 x100y6 SB_DRIVE plane 10,9
64 // -- CRC low byte
14 // -- CRC high byte


// Config Latches on x101y5
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3C69     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
03 // y_sel: 5
8F // -- CRC low byte
52 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3C71
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x101y5 CPE[0]
00  //  1 x101y5 CPE[1]
00  //  2 x101y5 CPE[2]
00  //  3 x101y5 CPE[3]
00  //  4 x101y5 CPE[4]
00  //  5 x101y5 CPE[5]
00  //  6 x101y5 CPE[6]
00  //  7 x101y5 CPE[7]
00  //  8 x101y5 CPE[8]
00  //  9 x101y5 CPE[9]
00  // 10 x101y6 CPE[0]
00  // 11 x101y6 CPE[1]
00  // 12 x101y6 CPE[2]
00  // 13 x101y6 CPE[3]
00  // 14 x101y6 CPE[4]
00  // 15 x101y6 CPE[5]
00  // 16 x101y6 CPE[6]
00  // 17 x101y6 CPE[7]
00  // 18 x101y6 CPE[8]
00  // 19 x101y6 CPE[9]
00  // 20 x102y5 CPE[0]
00  // 21 x102y5 CPE[1]
00  // 22 x102y5 CPE[2]
00  // 23 x102y5 CPE[3]
00  // 24 x102y5 CPE[4]
00  // 25 x102y5 CPE[5]
00  // 26 x102y5 CPE[6]
00  // 27 x102y5 CPE[7]
00  // 28 x102y5 CPE[8]
00  // 29 x102y5 CPE[9]
00  // 30 x102y6 CPE[0]
00  // 31 x102y6 CPE[1]
00  // 32 x102y6 CPE[2]
00  // 33 x102y6 CPE[3]
00  // 34 x102y6 CPE[4]
00  // 35 x102y6 CPE[5]
00  // 36 x102y6 CPE[6]
00  // 37 x102y6 CPE[7]
00  // 38 x102y6 CPE[8]
00  // 39 x102y6 CPE[9]
00  // 40 x101y5 INMUX plane 2,1
00  // 41 x101y5 INMUX plane 4,3
00  // 42 x101y5 INMUX plane 6,5
00  // 43 x101y5 INMUX plane 8,7
00  // 44 x101y5 INMUX plane 10,9
00  // 45 x101y5 INMUX plane 12,11
00  // 46 x101y6 INMUX plane 2,1
00  // 47 x101y6 INMUX plane 4,3
00  // 48 x101y6 INMUX plane 6,5
00  // 49 x101y6 INMUX plane 8,7
00  // 50 x101y6 INMUX plane 10,9
00  // 51 x101y6 INMUX plane 12,11
00  // 52 x102y5 INMUX plane 2,1
00  // 53 x102y5 INMUX plane 4,3
00  // 54 x102y5 INMUX plane 6,5
00  // 55 x102y5 INMUX plane 8,7
00  // 56 x102y5 INMUX plane 10,9
00  // 57 x102y5 INMUX plane 12,11
00  // 58 x102y6 INMUX plane 2,1
00  // 59 x102y6 INMUX plane 4,3
03  // 60 x102y6 INMUX plane 6,5
00  // 61 x102y6 INMUX plane 8,7
00  // 62 x102y6 INMUX plane 10,9
00  // 63 x102y6 INMUX plane 12,11
00  // 64 x101y5 SB_BIG plane 1
00  // 65 x101y5 SB_BIG plane 1
00  // 66 x101y5 SB_DRIVE plane 2,1
00  // 67 x101y5 SB_BIG plane 2
00  // 68 x101y5 SB_BIG plane 2
00  // 69 x101y5 SB_BIG plane 3
00  // 70 x101y5 SB_BIG plane 3
00  // 71 x101y5 SB_DRIVE plane 4,3
00  // 72 x101y5 SB_BIG plane 4
00  // 73 x101y5 SB_BIG plane 4
00  // 74 x101y5 SB_BIG plane 5
00  // 75 x101y5 SB_BIG plane 5
00  // 76 x101y5 SB_DRIVE plane 6,5
00  // 77 x101y5 SB_BIG plane 6
00  // 78 x101y5 SB_BIG plane 6
00  // 79 x101y5 SB_BIG plane 7
00  // 80 x101y5 SB_BIG plane 7
00  // 81 x101y5 SB_DRIVE plane 8,7
00  // 82 x101y5 SB_BIG plane 8
00  // 83 x101y5 SB_BIG plane 8
00  // 84 x101y5 SB_BIG plane 9
00  // 85 x101y5 SB_BIG plane 9
08  // 86 x101y5 SB_DRIVE plane 10,9
26 // -- CRC low byte
E8 // -- CRC high byte


// Config Latches on x103y5
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3CCE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
03 // y_sel: 5
87 // -- CRC low byte
1F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3CD6
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x103y5 CPE[0]
00  //  1 x103y5 CPE[1]
00  //  2 x103y5 CPE[2]
00  //  3 x103y5 CPE[3]
00  //  4 x103y5 CPE[4]
00  //  5 x103y5 CPE[5]
00  //  6 x103y5 CPE[6]
00  //  7 x103y5 CPE[7]
00  //  8 x103y5 CPE[8]
00  //  9 x103y5 CPE[9]
00  // 10 x103y6 CPE[0]
00  // 11 x103y6 CPE[1]
00  // 12 x103y6 CPE[2]
00  // 13 x103y6 CPE[3]
00  // 14 x103y6 CPE[4]
00  // 15 x103y6 CPE[5]
00  // 16 x103y6 CPE[6]
00  // 17 x103y6 CPE[7]
00  // 18 x103y6 CPE[8]
00  // 19 x103y6 CPE[9]
00  // 20 x104y5 CPE[0]
00  // 21 x104y5 CPE[1]
00  // 22 x104y5 CPE[2]
00  // 23 x104y5 CPE[3]
00  // 24 x104y5 CPE[4]
00  // 25 x104y5 CPE[5]
00  // 26 x104y5 CPE[6]
00  // 27 x104y5 CPE[7]
00  // 28 x104y5 CPE[8]
00  // 29 x104y5 CPE[9]
00  // 30 x104y6 CPE[0]
00  // 31 x104y6 CPE[1]
00  // 32 x104y6 CPE[2]
00  // 33 x104y6 CPE[3]
00  // 34 x104y6 CPE[4]
00  // 35 x104y6 CPE[5]
00  // 36 x104y6 CPE[6]
00  // 37 x104y6 CPE[7]
00  // 38 x104y6 CPE[8]
00  // 39 x104y6 CPE[9]
00  // 40 x103y5 INMUX plane 2,1
00  // 41 x103y5 INMUX plane 4,3
00  // 42 x103y5 INMUX plane 6,5
00  // 43 x103y5 INMUX plane 8,7
00  // 44 x103y5 INMUX plane 10,9
00  // 45 x103y5 INMUX plane 12,11
00  // 46 x103y6 INMUX plane 2,1
00  // 47 x103y6 INMUX plane 4,3
00  // 48 x103y6 INMUX plane 6,5
00  // 49 x103y6 INMUX plane 8,7
00  // 50 x103y6 INMUX plane 10,9
00  // 51 x103y6 INMUX plane 12,11
00  // 52 x104y5 INMUX plane 2,1
00  // 53 x104y5 INMUX plane 4,3
00  // 54 x104y5 INMUX plane 6,5
00  // 55 x104y5 INMUX plane 8,7
00  // 56 x104y5 INMUX plane 10,9
00  // 57 x104y5 INMUX plane 12,11
00  // 58 x104y6 INMUX plane 2,1
00  // 59 x104y6 INMUX plane 4,3
00  // 60 x104y6 INMUX plane 6,5
00  // 61 x104y6 INMUX plane 8,7
00  // 62 x104y6 INMUX plane 10,9
00  // 63 x104y6 INMUX plane 12,11
00  // 64 x104y6 SB_BIG plane 1
00  // 65 x104y6 SB_BIG plane 1
00  // 66 x104y6 SB_DRIVE plane 2,1
00  // 67 x104y6 SB_BIG plane 2
00  // 68 x104y6 SB_BIG plane 2
00  // 69 x104y6 SB_BIG plane 3
00  // 70 x104y6 SB_BIG plane 3
00  // 71 x104y6 SB_DRIVE plane 4,3
00  // 72 x104y6 SB_BIG plane 4
00  // 73 x104y6 SB_BIG plane 4
00  // 74 x104y6 SB_BIG plane 5
00  // 75 x104y6 SB_BIG plane 5
00  // 76 x104y6 SB_DRIVE plane 6,5
00  // 77 x104y6 SB_BIG plane 6
00  // 78 x104y6 SB_BIG plane 6
00  // 79 x104y6 SB_BIG plane 7
00  // 80 x104y6 SB_BIG plane 7
00  // 81 x104y6 SB_DRIVE plane 8,7
00  // 82 x104y6 SB_BIG plane 8
00  // 83 x104y6 SB_BIG plane 8
00  // 84 x104y6 SB_BIG plane 9
00  // 85 x104y6 SB_BIG plane 9
08  // 86 x104y6 SB_DRIVE plane 10,9
FE // -- CRC low byte
1E // -- CRC high byte


// Config Latches on x105y5
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3D33     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
03 // y_sel: 5
5F // -- CRC low byte
06 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3D3B
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
00  //  0 x105y5 CPE[0]
00  //  1 x105y5 CPE[1]
00  //  2 x105y5 CPE[2]
00  //  3 x105y5 CPE[3]
00  //  4 x105y5 CPE[4]
00  //  5 x105y5 CPE[5]
00  //  6 x105y5 CPE[6]
00  //  7 x105y5 CPE[7]
00  //  8 x105y5 CPE[8]
00  //  9 x105y5 CPE[9]
00  // 10 x105y6 CPE[0]
00  // 11 x105y6 CPE[1]
00  // 12 x105y6 CPE[2]
00  // 13 x105y6 CPE[3]
00  // 14 x105y6 CPE[4]
00  // 15 x105y6 CPE[5]
00  // 16 x105y6 CPE[6]
00  // 17 x105y6 CPE[7]
00  // 18 x105y6 CPE[8]
00  // 19 x105y6 CPE[9]
00  // 20 x106y5 CPE[0]
00  // 21 x106y5 CPE[1]
00  // 22 x106y5 CPE[2]
00  // 23 x106y5 CPE[3]
00  // 24 x106y5 CPE[4]
00  // 25 x106y5 CPE[5]
00  // 26 x106y5 CPE[6]
00  // 27 x106y5 CPE[7]
00  // 28 x106y5 CPE[8]
00  // 29 x106y5 CPE[9]
00  // 30 x106y6 CPE[0]
00  // 31 x106y6 CPE[1]
00  // 32 x106y6 CPE[2]
00  // 33 x106y6 CPE[3]
00  // 34 x106y6 CPE[4]
00  // 35 x106y6 CPE[5]
00  // 36 x106y6 CPE[6]
00  // 37 x106y6 CPE[7]
00  // 38 x106y6 CPE[8]
00  // 39 x106y6 CPE[9]
00  // 40 x105y5 INMUX plane 2,1
00  // 41 x105y5 INMUX plane 4,3
00  // 42 x105y5 INMUX plane 6,5
03  // 43 x105y5 INMUX plane 8,7
00  // 44 x105y5 INMUX plane 10,9
00  // 45 x105y5 INMUX plane 12,11
00  // 46 x105y6 INMUX plane 2,1
00  // 47 x105y6 INMUX plane 4,3
02  // 48 x105y6 INMUX plane 6,5
00  // 49 x105y6 INMUX plane 8,7
00  // 50 x105y6 INMUX plane 10,9
00  // 51 x105y6 INMUX plane 12,11
00  // 52 x106y5 INMUX plane 2,1
00  // 53 x106y5 INMUX plane 4,3
00  // 54 x106y5 INMUX plane 6,5
00  // 55 x106y5 INMUX plane 8,7
00  // 56 x106y5 INMUX plane 10,9
00  // 57 x106y5 INMUX plane 12,11
03  // 58 x106y6 INMUX plane 2,1
10  // 59 x106y6 INMUX plane 4,3
03  // 60 x106y6 INMUX plane 6,5
04  // 61 x106y6 INMUX plane 8,7
00  // 62 x106y6 INMUX plane 10,9
00  // 63 x106y6 INMUX plane 12,11
00  // 64 x105y5 SB_BIG plane 1
00  // 65 x105y5 SB_BIG plane 1
00  // 66 x105y5 SB_DRIVE plane 2,1
00  // 67 x105y5 SB_BIG plane 2
00  // 68 x105y5 SB_BIG plane 2
00  // 69 x105y5 SB_BIG plane 3
00  // 70 x105y5 SB_BIG plane 3
00  // 71 x105y5 SB_DRIVE plane 4,3
00  // 72 x105y5 SB_BIG plane 4
00  // 73 x105y5 SB_BIG plane 4
00  // 74 x105y5 SB_BIG plane 5
00  // 75 x105y5 SB_BIG plane 5
00  // 76 x105y5 SB_DRIVE plane 6,5
00  // 77 x105y5 SB_BIG plane 6
00  // 78 x105y5 SB_BIG plane 6
00  // 79 x105y5 SB_BIG plane 7
00  // 80 x105y5 SB_BIG plane 7
00  // 81 x105y5 SB_DRIVE plane 8,7
00  // 82 x105y5 SB_BIG plane 8
00  // 83 x105y5 SB_BIG plane 8
00  // 84 x105y5 SB_BIG plane 9
00  // 85 x105y5 SB_BIG plane 9
08  // 86 x105y5 SB_DRIVE plane 10,9
00  // 87 x105y5 SB_BIG plane 10
00  // 88 x105y5 SB_BIG plane 10
00  // 89 x105y5 SB_BIG plane 11
00  // 90 x105y5 SB_BIG plane 11
00  // 91 x105y5 SB_DRIVE plane 12,11
00  // 92 x105y5 SB_BIG plane 12
00  // 93 x105y5 SB_BIG plane 12
00  // 94 x106y6 SB_SML plane 1
00  // 95 x106y6 SB_SML plane 2,1
00  // 96 x106y6 SB_SML plane 2
00  // 97 x106y6 SB_SML plane 3
00  // 98 x106y6 SB_SML plane 4,3
00  // 99 x106y6 SB_SML plane 4
80  // 100 x106y6 SB_SML plane 5
01  // 101 x106y6 SB_SML plane 6,5
4F // -- CRC low byte
68 // -- CRC high byte


// Config Latches on x107y5
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3DA7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
03 // y_sel: 5
37 // -- CRC low byte
2C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3DAF
64 // Length: 100
BF // -- CRC low byte
1D // -- CRC high byte
00  //  0 x107y5 CPE[0]
00  //  1 x107y5 CPE[1]
00  //  2 x107y5 CPE[2]
00  //  3 x107y5 CPE[3]
00  //  4 x107y5 CPE[4]
00  //  5 x107y5 CPE[5]
00  //  6 x107y5 CPE[6]
00  //  7 x107y5 CPE[7]
00  //  8 x107y5 CPE[8]
00  //  9 x107y5 CPE[9]
00  // 10 x107y6 CPE[0]
00  // 11 x107y6 CPE[1]
00  // 12 x107y6 CPE[2]
00  // 13 x107y6 CPE[3]
00  // 14 x107y6 CPE[4]
00  // 15 x107y6 CPE[5]
00  // 16 x107y6 CPE[6]
00  // 17 x107y6 CPE[7]
00  // 18 x107y6 CPE[8]
00  // 19 x107y6 CPE[9]
00  // 20 x108y5 CPE[0]
00  // 21 x108y5 CPE[1]
00  // 22 x108y5 CPE[2]
00  // 23 x108y5 CPE[3]
00  // 24 x108y5 CPE[4]
00  // 25 x108y5 CPE[5]
00  // 26 x108y5 CPE[6]
00  // 27 x108y5 CPE[7]
00  // 28 x108y5 CPE[8]
00  // 29 x108y5 CPE[9]
00  // 30 x108y6 CPE[0]
00  // 31 x108y6 CPE[1]
00  // 32 x108y6 CPE[2]
00  // 33 x108y6 CPE[3]
00  // 34 x108y6 CPE[4]
00  // 35 x108y6 CPE[5]
00  // 36 x108y6 CPE[6]
00  // 37 x108y6 CPE[7]
00  // 38 x108y6 CPE[8]
00  // 39 x108y6 CPE[9]
00  // 40 x107y5 INMUX plane 2,1
00  // 41 x107y5 INMUX plane 4,3
00  // 42 x107y5 INMUX plane 6,5
00  // 43 x107y5 INMUX plane 8,7
00  // 44 x107y5 INMUX plane 10,9
00  // 45 x107y5 INMUX plane 12,11
00  // 46 x107y6 INMUX plane 2,1
00  // 47 x107y6 INMUX plane 4,3
00  // 48 x107y6 INMUX plane 6,5
00  // 49 x107y6 INMUX plane 8,7
00  // 50 x107y6 INMUX plane 10,9
00  // 51 x107y6 INMUX plane 12,11
00  // 52 x108y5 INMUX plane 2,1
00  // 53 x108y5 INMUX plane 4,3
00  // 54 x108y5 INMUX plane 6,5
00  // 55 x108y5 INMUX plane 8,7
00  // 56 x108y5 INMUX plane 10,9
00  // 57 x108y5 INMUX plane 12,11
00  // 58 x108y6 INMUX plane 2,1
00  // 59 x108y6 INMUX plane 4,3
00  // 60 x108y6 INMUX plane 6,5
00  // 61 x108y6 INMUX plane 8,7
00  // 62 x108y6 INMUX plane 10,9
00  // 63 x108y6 INMUX plane 12,11
00  // 64 x108y6 SB_BIG plane 1
00  // 65 x108y6 SB_BIG plane 1
00  // 66 x108y6 SB_DRIVE plane 2,1
00  // 67 x108y6 SB_BIG plane 2
00  // 68 x108y6 SB_BIG plane 2
00  // 69 x108y6 SB_BIG plane 3
00  // 70 x108y6 SB_BIG plane 3
00  // 71 x108y6 SB_DRIVE plane 4,3
03  // 72 x108y6 SB_BIG plane 4
42  // 73 x108y6 SB_BIG plane 4
00  // 74 x108y6 SB_BIG plane 5
00  // 75 x108y6 SB_BIG plane 5
00  // 76 x108y6 SB_DRIVE plane 6,5
00  // 77 x108y6 SB_BIG plane 6
00  // 78 x108y6 SB_BIG plane 6
00  // 79 x108y6 SB_BIG plane 7
00  // 80 x108y6 SB_BIG plane 7
00  // 81 x108y6 SB_DRIVE plane 8,7
00  // 82 x108y6 SB_BIG plane 8
20  // 83 x108y6 SB_BIG plane 8
C0  // 84 x108y6 SB_BIG plane 9
00  // 85 x108y6 SB_BIG plane 9
08  // 86 x108y6 SB_DRIVE plane 10,9
00  // 87 x108y6 SB_BIG plane 10
00  // 88 x108y6 SB_BIG plane 10
00  // 89 x108y6 SB_BIG plane 11
00  // 90 x108y6 SB_BIG plane 11
00  // 91 x108y6 SB_DRIVE plane 12,11
00  // 92 x108y6 SB_BIG plane 12
00  // 93 x108y6 SB_BIG plane 12
00  // 94 x107y5 SB_SML plane 1
00  // 95 x107y5 SB_SML plane 2,1
00  // 96 x107y5 SB_SML plane 2
00  // 97 x107y5 SB_SML plane 3
00  // 98 x107y5 SB_SML plane 4,3
60  // 99 x107y5 SB_SML plane 4
33 // -- CRC low byte
A0 // -- CRC high byte


// Config Latches on x109y5
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3E19     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
03 // y_sel: 5
EF // -- CRC low byte
35 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3E21
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
00  //  0 x109y5 CPE[0]  _a840  C_////Bridge
00  //  1 x109y5 CPE[1]
00  //  2 x109y5 CPE[2]
00  //  3 x109y5 CPE[3]
00  //  4 x109y5 CPE[4]
00  //  5 x109y5 CPE[5]
00  //  6 x109y5 CPE[6]
00  //  7 x109y5 CPE[7]
00  //  8 x109y5 CPE[8]
00  //  9 x109y5 CPE[9]
00  // 10 x109y6 CPE[0]  _a802  C_////Bridge
00  // 11 x109y6 CPE[1]
00  // 12 x109y6 CPE[2]
00  // 13 x109y6 CPE[3]
00  // 14 x109y6 CPE[4]
00  // 15 x109y6 CPE[5]
00  // 16 x109y6 CPE[6]
00  // 17 x109y6 CPE[7]
00  // 18 x109y6 CPE[8]
00  // 19 x109y6 CPE[9]
00  // 20 x110y5 CPE[0]
00  // 21 x110y5 CPE[1]
00  // 22 x110y5 CPE[2]
00  // 23 x110y5 CPE[3]
00  // 24 x110y5 CPE[4]
00  // 25 x110y5 CPE[5]
00  // 26 x110y5 CPE[6]
00  // 27 x110y5 CPE[7]
00  // 28 x110y5 CPE[8]
00  // 29 x110y5 CPE[9]
00  // 30 x110y6 CPE[0]
00  // 31 x110y6 CPE[1]
00  // 32 x110y6 CPE[2]
00  // 33 x110y6 CPE[3]
00  // 34 x110y6 CPE[4]
00  // 35 x110y6 CPE[5]
00  // 36 x110y6 CPE[6]
00  // 37 x110y6 CPE[7]
00  // 38 x110y6 CPE[8]
00  // 39 x110y6 CPE[9]
00  // 40 x109y5 INMUX plane 2,1
30  // 41 x109y5 INMUX plane 4,3
00  // 42 x109y5 INMUX plane 6,5
20  // 43 x109y5 INMUX plane 8,7
00  // 44 x109y5 INMUX plane 10,9
00  // 45 x109y5 INMUX plane 12,11
00  // 46 x109y6 INMUX plane 2,1
18  // 47 x109y6 INMUX plane 4,3
00  // 48 x109y6 INMUX plane 6,5
00  // 49 x109y6 INMUX plane 8,7
00  // 50 x109y6 INMUX plane 10,9
00  // 51 x109y6 INMUX plane 12,11
00  // 52 x110y5 INMUX plane 2,1
00  // 53 x110y5 INMUX plane 4,3
80  // 54 x110y5 INMUX plane 6,5
00  // 55 x110y5 INMUX plane 8,7
80  // 56 x110y5 INMUX plane 10,9
00  // 57 x110y5 INMUX plane 12,11
00  // 58 x110y6 INMUX plane 2,1
00  // 59 x110y6 INMUX plane 4,3
80  // 60 x110y6 INMUX plane 6,5
00  // 61 x110y6 INMUX plane 8,7
80  // 62 x110y6 INMUX plane 10,9
00  // 63 x110y6 INMUX plane 12,11
48  // 64 x109y5 SB_BIG plane 1
12  // 65 x109y5 SB_BIG plane 1
00  // 66 x109y5 SB_DRIVE plane 2,1
48  // 67 x109y5 SB_BIG plane 2
12  // 68 x109y5 SB_BIG plane 2
00  // 69 x109y5 SB_BIG plane 3
00  // 70 x109y5 SB_BIG plane 3
00  // 71 x109y5 SB_DRIVE plane 4,3
00  // 72 x109y5 SB_BIG plane 4
00  // 73 x109y5 SB_BIG plane 4
48  // 74 x109y5 SB_BIG plane 5
12  // 75 x109y5 SB_BIG plane 5
00  // 76 x109y5 SB_DRIVE plane 6,5
48  // 77 x109y5 SB_BIG plane 6
12  // 78 x109y5 SB_BIG plane 6
00  // 79 x109y5 SB_BIG plane 7
00  // 80 x109y5 SB_BIG plane 7
00  // 81 x109y5 SB_DRIVE plane 8,7
00  // 82 x109y5 SB_BIG plane 8
00  // 83 x109y5 SB_BIG plane 8
C0  // 84 x109y5 SB_BIG plane 9
00  // 85 x109y5 SB_BIG plane 9
08  // 86 x109y5 SB_DRIVE plane 10,9
00  // 87 x109y5 SB_BIG plane 10
00  // 88 x109y5 SB_BIG plane 10
00  // 89 x109y5 SB_BIG plane 11
00  // 90 x109y5 SB_BIG plane 11
00  // 91 x109y5 SB_DRIVE plane 12,11
00  // 92 x109y5 SB_BIG plane 12
00  // 93 x109y5 SB_BIG plane 12
A8  // 94 x110y6 SB_SML plane 1
82  // 95 x110y6 SB_SML plane 2,1
28  // 96 x110y6 SB_SML plane 2
00  // 97 x110y6 SB_SML plane 3
00  // 98 x110y6 SB_SML plane 4,3
00  // 99 x110y6 SB_SML plane 4
28  // 100 x110y6 SB_SML plane 5
82  // 101 x110y6 SB_SML plane 6,5
2A  // 102 x110y6 SB_SML plane 6
B3 // -- CRC low byte
E9 // -- CRC high byte


// Config Latches on x111y5
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3E8E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
38 // x_sel: 111
03 // y_sel: 5
27 // -- CRC low byte
B6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3E96
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x111y5 CPE[0]
00  //  1 x111y5 CPE[1]
00  //  2 x111y5 CPE[2]
00  //  3 x111y5 CPE[3]
00  //  4 x111y5 CPE[4]
00  //  5 x111y5 CPE[5]
00  //  6 x111y5 CPE[6]
00  //  7 x111y5 CPE[7]
00  //  8 x111y5 CPE[8]
00  //  9 x111y5 CPE[9]
00  // 10 x111y6 CPE[0]
00  // 11 x111y6 CPE[1]
00  // 12 x111y6 CPE[2]
00  // 13 x111y6 CPE[3]
00  // 14 x111y6 CPE[4]
00  // 15 x111y6 CPE[5]
00  // 16 x111y6 CPE[6]
00  // 17 x111y6 CPE[7]
00  // 18 x111y6 CPE[8]
00  // 19 x111y6 CPE[9]
00  // 20 x112y5 CPE[0]
00  // 21 x112y5 CPE[1]
00  // 22 x112y5 CPE[2]
00  // 23 x112y5 CPE[3]
00  // 24 x112y5 CPE[4]
00  // 25 x112y5 CPE[5]
00  // 26 x112y5 CPE[6]
00  // 27 x112y5 CPE[7]
00  // 28 x112y5 CPE[8]
00  // 29 x112y5 CPE[9]
00  // 30 x112y6 CPE[0]
00  // 31 x112y6 CPE[1]
00  // 32 x112y6 CPE[2]
00  // 33 x112y6 CPE[3]
00  // 34 x112y6 CPE[4]
00  // 35 x112y6 CPE[5]
00  // 36 x112y6 CPE[6]
00  // 37 x112y6 CPE[7]
00  // 38 x112y6 CPE[8]
00  // 39 x112y6 CPE[9]
00  // 40 x111y5 INMUX plane 2,1
00  // 41 x111y5 INMUX plane 4,3
00  // 42 x111y5 INMUX plane 6,5
00  // 43 x111y5 INMUX plane 8,7
00  // 44 x111y5 INMUX plane 10,9
00  // 45 x111y5 INMUX plane 12,11
00  // 46 x111y6 INMUX plane 2,1
00  // 47 x111y6 INMUX plane 4,3
00  // 48 x111y6 INMUX plane 6,5
00  // 49 x111y6 INMUX plane 8,7
00  // 50 x111y6 INMUX plane 10,9
00  // 51 x111y6 INMUX plane 12,11
00  // 52 x112y5 INMUX plane 2,1
00  // 53 x112y5 INMUX plane 4,3
00  // 54 x112y5 INMUX plane 6,5
00  // 55 x112y5 INMUX plane 8,7
00  // 56 x112y5 INMUX plane 10,9
00  // 57 x112y5 INMUX plane 12,11
00  // 58 x112y6 INMUX plane 2,1
00  // 59 x112y6 INMUX plane 4,3
00  // 60 x112y6 INMUX plane 6,5
00  // 61 x112y6 INMUX plane 8,7
00  // 62 x112y6 INMUX plane 10,9
00  // 63 x112y6 INMUX plane 12,11
00  // 64 x112y6 SB_BIG plane 1
00  // 65 x112y6 SB_BIG plane 1
00  // 66 x112y6 SB_DRIVE plane 2,1
00  // 67 x112y6 SB_BIG plane 2
00  // 68 x112y6 SB_BIG plane 2
00  // 69 x112y6 SB_BIG plane 3
00  // 70 x112y6 SB_BIG plane 3
00  // 71 x112y6 SB_DRIVE plane 4,3
00  // 72 x112y6 SB_BIG plane 4
00  // 73 x112y6 SB_BIG plane 4
00  // 74 x112y6 SB_BIG plane 5
00  // 75 x112y6 SB_BIG plane 5
00  // 76 x112y6 SB_DRIVE plane 6,5
00  // 77 x112y6 SB_BIG plane 6
00  // 78 x112y6 SB_BIG plane 6
00  // 79 x112y6 SB_BIG plane 7
00  // 80 x112y6 SB_BIG plane 7
00  // 81 x112y6 SB_DRIVE plane 8,7
00  // 82 x112y6 SB_BIG plane 8
00  // 83 x112y6 SB_BIG plane 8
00  // 84 x112y6 SB_BIG plane 9
00  // 85 x112y6 SB_BIG plane 9
08  // 86 x112y6 SB_DRIVE plane 10,9
FE // -- CRC low byte
1E // -- CRC high byte


// Config Latches on x121y5
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3EF3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3D // x_sel: 121
03 // y_sel: 5
9F // -- CRC low byte
C8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3EFB
45 // Length: 69
34 // -- CRC low byte
2D // -- CRC high byte
00  //  0 x121y5 CPE[0]
00  //  1 x121y5 CPE[1]
00  //  2 x121y5 CPE[2]
00  //  3 x121y5 CPE[3]
00  //  4 x121y5 CPE[4]
00  //  5 x121y5 CPE[5]
00  //  6 x121y5 CPE[6]
00  //  7 x121y5 CPE[7]
00  //  8 x121y5 CPE[8]
00  //  9 x121y5 CPE[9]
00  // 10 x121y6 CPE[0]
00  // 11 x121y6 CPE[1]
00  // 12 x121y6 CPE[2]
00  // 13 x121y6 CPE[3]
00  // 14 x121y6 CPE[4]
00  // 15 x121y6 CPE[5]
00  // 16 x121y6 CPE[6]
00  // 17 x121y6 CPE[7]
00  // 18 x121y6 CPE[8]
00  // 19 x121y6 CPE[9]
00  // 20 x122y5 CPE[0]
00  // 21 x122y5 CPE[1]
00  // 22 x122y5 CPE[2]
00  // 23 x122y5 CPE[3]
00  // 24 x122y5 CPE[4]
00  // 25 x122y5 CPE[5]
00  // 26 x122y5 CPE[6]
00  // 27 x122y5 CPE[7]
00  // 28 x122y5 CPE[8]
00  // 29 x122y5 CPE[9]
00  // 30 x122y6 CPE[0]
00  // 31 x122y6 CPE[1]
00  // 32 x122y6 CPE[2]
00  // 33 x122y6 CPE[3]
00  // 34 x122y6 CPE[4]
00  // 35 x122y6 CPE[5]
00  // 36 x122y6 CPE[6]
00  // 37 x122y6 CPE[7]
00  // 38 x122y6 CPE[8]
00  // 39 x122y6 CPE[9]
00  // 40 x121y5 INMUX plane 2,1
00  // 41 x121y5 INMUX plane 4,3
00  // 42 x121y5 INMUX plane 6,5
00  // 43 x121y5 INMUX plane 8,7
00  // 44 x121y5 INMUX plane 10,9
00  // 45 x121y5 INMUX plane 12,11
00  // 46 x121y6 INMUX plane 2,1
00  // 47 x121y6 INMUX plane 4,3
00  // 48 x121y6 INMUX plane 6,5
00  // 49 x121y6 INMUX plane 8,7
00  // 50 x121y6 INMUX plane 10,9
00  // 51 x121y6 INMUX plane 12,11
00  // 52 x122y5 INMUX plane 2,1
00  // 53 x122y5 INMUX plane 4,3
00  // 54 x122y5 INMUX plane 6,5
00  // 55 x122y5 INMUX plane 8,7
00  // 56 x122y5 INMUX plane 10,9
00  // 57 x122y5 INMUX plane 12,11
00  // 58 x122y6 INMUX plane 2,1
00  // 59 x122y6 INMUX plane 4,3
00  // 60 x122y6 INMUX plane 6,5
00  // 61 x122y6 INMUX plane 8,7
00  // 62 x122y6 INMUX plane 10,9
00  // 63 x122y6 INMUX plane 12,11
00  // 64 x121y5 SB_BIG plane 1
00  // 65 x121y5 SB_BIG plane 1
00  // 66 x121y5 SB_DRIVE plane 2,1
00  // 67 x121y5 SB_BIG plane 2
20  // 68 x121y5 SB_BIG plane 2
BE // -- CRC low byte
61 // -- CRC high byte


// Config Latches on x125y5
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3F46     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3F // x_sel: 125
03 // y_sel: 5
2F // -- CRC low byte
FB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3F4E
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x125y5 CPE[0]
00  //  1 x125y5 CPE[1]
00  //  2 x125y5 CPE[2]
00  //  3 x125y5 CPE[3]
00  //  4 x125y5 CPE[4]
00  //  5 x125y5 CPE[5]
00  //  6 x125y5 CPE[6]
00  //  7 x125y5 CPE[7]
00  //  8 x125y5 CPE[8]
00  //  9 x125y5 CPE[9]
00  // 10 x125y6 CPE[0]
00  // 11 x125y6 CPE[1]
00  // 12 x125y6 CPE[2]
00  // 13 x125y6 CPE[3]
00  // 14 x125y6 CPE[4]
00  // 15 x125y6 CPE[5]
00  // 16 x125y6 CPE[6]
00  // 17 x125y6 CPE[7]
00  // 18 x125y6 CPE[8]
00  // 19 x125y6 CPE[9]
00  // 20 x126y5 CPE[0]
00  // 21 x126y5 CPE[1]
00  // 22 x126y5 CPE[2]
00  // 23 x126y5 CPE[3]
00  // 24 x126y5 CPE[4]
00  // 25 x126y5 CPE[5]
00  // 26 x126y5 CPE[6]
00  // 27 x126y5 CPE[7]
00  // 28 x126y5 CPE[8]
00  // 29 x126y5 CPE[9]
00  // 30 x126y6 CPE[0]
00  // 31 x126y6 CPE[1]
00  // 32 x126y6 CPE[2]
00  // 33 x126y6 CPE[3]
00  // 34 x126y6 CPE[4]
00  // 35 x126y6 CPE[5]
00  // 36 x126y6 CPE[6]
00  // 37 x126y6 CPE[7]
00  // 38 x126y6 CPE[8]
00  // 39 x126y6 CPE[9]
00  // 40 x125y5 INMUX plane 2,1
00  // 41 x125y5 INMUX plane 4,3
00  // 42 x125y5 INMUX plane 6,5
00  // 43 x125y5 INMUX plane 8,7
00  // 44 x125y5 INMUX plane 10,9
00  // 45 x125y5 INMUX plane 12,11
00  // 46 x125y6 INMUX plane 2,1
00  // 47 x125y6 INMUX plane 4,3
00  // 48 x125y6 INMUX plane 6,5
00  // 49 x125y6 INMUX plane 8,7
00  // 50 x125y6 INMUX plane 10,9
00  // 51 x125y6 INMUX plane 12,11
00  // 52 x126y5 INMUX plane 2,1
00  // 53 x126y5 INMUX plane 4,3
00  // 54 x126y5 INMUX plane 6,5
00  // 55 x126y5 INMUX plane 8,7
00  // 56 x126y5 INMUX plane 10,9
00  // 57 x126y5 INMUX plane 12,11
00  // 58 x126y6 INMUX plane 2,1
00  // 59 x126y6 INMUX plane 4,3
00  // 60 x126y6 INMUX plane 6,5
00  // 61 x126y6 INMUX plane 8,7
00  // 62 x126y6 INMUX plane 10,9
00  // 63 x126y6 INMUX plane 12,11
00  // 64 x125y5 SB_BIG plane 1
00  // 65 x125y5 SB_BIG plane 1
00  // 66 x125y5 SB_DRIVE plane 2,1
00  // 67 x125y5 SB_BIG plane 2
00  // 68 x125y5 SB_BIG plane 2
00  // 69 x125y5 SB_BIG plane 3
00  // 70 x125y5 SB_BIG plane 3
80  // 71 x125y5 SB_DRIVE plane 4,3
43 // -- CRC low byte
2B // -- CRC high byte


// Config Latches on x133y5
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3F9C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
43 // x_sel: 133
03 // y_sel: 5
4B // -- CRC low byte
A2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3FA4
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x133y5 CPE[0]
00  //  1 x133y5 CPE[1]
00  //  2 x133y5 CPE[2]
00  //  3 x133y5 CPE[3]
00  //  4 x133y5 CPE[4]
00  //  5 x133y5 CPE[5]
00  //  6 x133y5 CPE[6]
00  //  7 x133y5 CPE[7]
00  //  8 x133y5 CPE[8]
00  //  9 x133y5 CPE[9]
00  // 10 x133y6 CPE[0]
00  // 11 x133y6 CPE[1]
00  // 12 x133y6 CPE[2]
00  // 13 x133y6 CPE[3]
00  // 14 x133y6 CPE[4]
00  // 15 x133y6 CPE[5]
00  // 16 x133y6 CPE[6]
00  // 17 x133y6 CPE[7]
00  // 18 x133y6 CPE[8]
00  // 19 x133y6 CPE[9]
00  // 20 x134y5 CPE[0]
00  // 21 x134y5 CPE[1]
00  // 22 x134y5 CPE[2]
00  // 23 x134y5 CPE[3]
00  // 24 x134y5 CPE[4]
00  // 25 x134y5 CPE[5]
00  // 26 x134y5 CPE[6]
00  // 27 x134y5 CPE[7]
00  // 28 x134y5 CPE[8]
00  // 29 x134y5 CPE[9]
00  // 30 x134y6 CPE[0]
00  // 31 x134y6 CPE[1]
00  // 32 x134y6 CPE[2]
00  // 33 x134y6 CPE[3]
00  // 34 x134y6 CPE[4]
00  // 35 x134y6 CPE[5]
00  // 36 x134y6 CPE[6]
00  // 37 x134y6 CPE[7]
00  // 38 x134y6 CPE[8]
00  // 39 x134y6 CPE[9]
00  // 40 x133y5 INMUX plane 2,1
00  // 41 x133y5 INMUX plane 4,3
00  // 42 x133y5 INMUX plane 6,5
00  // 43 x133y5 INMUX plane 8,7
00  // 44 x133y5 INMUX plane 10,9
00  // 45 x133y5 INMUX plane 12,11
00  // 46 x133y6 INMUX plane 2,1
00  // 47 x133y6 INMUX plane 4,3
00  // 48 x133y6 INMUX plane 6,5
00  // 49 x133y6 INMUX plane 8,7
00  // 50 x133y6 INMUX plane 10,9
00  // 51 x133y6 INMUX plane 12,11
00  // 52 x134y5 INMUX plane 2,1
00  // 53 x134y5 INMUX plane 4,3
00  // 54 x134y5 INMUX plane 6,5
00  // 55 x134y5 INMUX plane 8,7
00  // 56 x134y5 INMUX plane 10,9
00  // 57 x134y5 INMUX plane 12,11
00  // 58 x134y6 INMUX plane 2,1
00  // 59 x134y6 INMUX plane 4,3
00  // 60 x134y6 INMUX plane 6,5
00  // 61 x134y6 INMUX plane 8,7
00  // 62 x134y6 INMUX plane 10,9
00  // 63 x134y6 INMUX plane 12,11
00  // 64 x133y5 SB_BIG plane 1
00  // 65 x133y5 SB_BIG plane 1
00  // 66 x133y5 SB_DRIVE plane 2,1
00  // 67 x133y5 SB_BIG plane 2
00  // 68 x133y5 SB_BIG plane 2
00  // 69 x133y5 SB_BIG plane 3
00  // 70 x133y5 SB_BIG plane 3
80  // 71 x133y5 SB_DRIVE plane 4,3
43 // -- CRC low byte
2B // -- CRC high byte


// Config Latches on x161y5
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3FF2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
03 // y_sel: 5
6A // -- CRC low byte
04 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3FFA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y5
00  // 14 right_edge_EN1 at x163y5
00  // 15 right_edge_EN2 at x163y5
00  // 16 right_edge_EN0 at x163y6
00  // 17 right_edge_EN1 at x163y6
00  // 18 right_edge_EN2 at x163y6
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y5 SB_BIG plane 1
12  // 65 x161y5 SB_BIG plane 1
00  // 66 x161y5 SB_DRIVE plane 2,1
48  // 67 x161y5 SB_BIG plane 2
12  // 68 x161y5 SB_BIG plane 2
48  // 69 x161y5 SB_BIG plane 3
12  // 70 x161y5 SB_BIG plane 3
00  // 71 x161y5 SB_DRIVE plane 4,3
48  // 72 x161y5 SB_BIG plane 4
12  // 73 x161y5 SB_BIG plane 4
48  // 74 x161y5 SB_BIG plane 5
12  // 75 x161y5 SB_BIG plane 5
00  // 76 x161y5 SB_DRIVE plane 6,5
48  // 77 x161y5 SB_BIG plane 6
12  // 78 x161y5 SB_BIG plane 6
48  // 79 x161y5 SB_BIG plane 7
12  // 80 x161y5 SB_BIG plane 7
00  // 81 x161y5 SB_DRIVE plane 8,7
48  // 82 x161y5 SB_BIG plane 8
12  // 83 x161y5 SB_BIG plane 8
48  // 84 x161y5 SB_BIG plane 9
12  // 85 x161y5 SB_BIG plane 9
00  // 86 x161y5 SB_DRIVE plane 10,9
48  // 87 x161y5 SB_BIG plane 10
12  // 88 x161y5 SB_BIG plane 10
48  // 89 x161y5 SB_BIG plane 11
12  // 90 x161y5 SB_BIG plane 11
00  // 91 x161y5 SB_DRIVE plane 12,11
48  // 92 x161y5 SB_BIG plane 12
12  // 93 x161y5 SB_BIG plane 12
A8  // 94 x162y6 SB_SML plane 1
82  // 95 x162y6 SB_SML plane 2,1
2A  // 96 x162y6 SB_SML plane 2
A8  // 97 x162y6 SB_SML plane 3
82  // 98 x162y6 SB_SML plane 4,3
2A  // 99 x162y6 SB_SML plane 4
A8  // 100 x162y6 SB_SML plane 5
82  // 101 x162y6 SB_SML plane 6,5
2A  // 102 x162y6 SB_SML plane 6
A8  // 103 x162y6 SB_SML plane 7
82  // 104 x162y6 SB_SML plane 8,7
2A  // 105 x162y6 SB_SML plane 8
A8  // 106 x162y6 SB_SML plane 9
82  // 107 x162y6 SB_SML plane 10,9
2A  // 108 x162y6 SB_SML plane 10
A8  // 109 x162y6 SB_SML plane 11
82  // 110 x162y6 SB_SML plane 12,11
2A  // 111 x162y6 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4070     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
04 // y_sel: 7
FA // -- CRC low byte
BA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4078
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y7
00  // 14 left_edge_EN1 at x-2y7
00  // 15 left_edge_EN2 at x-2y7
00  // 16 left_edge_EN0 at x-2y8
00  // 17 left_edge_EN1 at x-2y8
00  // 18 left_edge_EN2 at x-2y8
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y7 SB_BIG plane 1
12  // 65 x-1y7 SB_BIG plane 1
00  // 66 x-1y7 SB_DRIVE plane 2,1
48  // 67 x-1y7 SB_BIG plane 2
12  // 68 x-1y7 SB_BIG plane 2
48  // 69 x-1y7 SB_BIG plane 3
12  // 70 x-1y7 SB_BIG plane 3
00  // 71 x-1y7 SB_DRIVE plane 4,3
48  // 72 x-1y7 SB_BIG plane 4
12  // 73 x-1y7 SB_BIG plane 4
48  // 74 x-1y7 SB_BIG plane 5
12  // 75 x-1y7 SB_BIG plane 5
00  // 76 x-1y7 SB_DRIVE plane 6,5
48  // 77 x-1y7 SB_BIG plane 6
12  // 78 x-1y7 SB_BIG plane 6
48  // 79 x-1y7 SB_BIG plane 7
12  // 80 x-1y7 SB_BIG plane 7
00  // 81 x-1y7 SB_DRIVE plane 8,7
48  // 82 x-1y7 SB_BIG plane 8
12  // 83 x-1y7 SB_BIG plane 8
48  // 84 x-1y7 SB_BIG plane 9
12  // 85 x-1y7 SB_BIG plane 9
00  // 86 x-1y7 SB_DRIVE plane 10,9
48  // 87 x-1y7 SB_BIG plane 10
12  // 88 x-1y7 SB_BIG plane 10
8B  // 89 x-1y7 SB_BIG plane 11
64  // 90 x-1y7 SB_BIG plane 11
01  // 91 x-1y7 SB_DRIVE plane 12,11
48  // 92 x-1y7 SB_BIG plane 12
12  // 93 x-1y7 SB_BIG plane 12
A8  // 94 x0y8 SB_SML plane 1
82  // 95 x0y8 SB_SML plane 2,1
2A  // 96 x0y8 SB_SML plane 2
A8  // 97 x0y8 SB_SML plane 3
82  // 98 x0y8 SB_SML plane 4,3
2A  // 99 x0y8 SB_SML plane 4
A8  // 100 x0y8 SB_SML plane 5
82  // 101 x0y8 SB_SML plane 6,5
2A  // 102 x0y8 SB_SML plane 6
A8  // 103 x0y8 SB_SML plane 7
82  // 104 x0y8 SB_SML plane 8,7
2A  // 105 x0y8 SB_SML plane 8
A8  // 106 x0y8 SB_SML plane 9
82  // 107 x0y8 SB_SML plane 10,9
2A  // 108 x0y8 SB_SML plane 10
A8  // 109 x0y8 SB_SML plane 11
82  // 110 x0y8 SB_SML plane 12,11
2A  // 111 x0y8 SB_SML plane 12
70 // -- CRC low byte
62 // -- CRC high byte


// Config Latches on x1y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 40EE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
04 // y_sel: 7
22 // -- CRC low byte
A3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 40F6
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x1y7 CPE[0]
00  //  1 x1y7 CPE[1]
00  //  2 x1y7 CPE[2]
00  //  3 x1y7 CPE[3]
00  //  4 x1y7 CPE[4]
00  //  5 x1y7 CPE[5]
00  //  6 x1y7 CPE[6]
00  //  7 x1y7 CPE[7]
00  //  8 x1y7 CPE[8]
00  //  9 x1y7 CPE[9]
00  // 10 x1y8 CPE[0]
00  // 11 x1y8 CPE[1]
00  // 12 x1y8 CPE[2]
00  // 13 x1y8 CPE[3]
00  // 14 x1y8 CPE[4]
00  // 15 x1y8 CPE[5]
00  // 16 x1y8 CPE[6]
00  // 17 x1y8 CPE[7]
00  // 18 x1y8 CPE[8]
00  // 19 x1y8 CPE[9]
00  // 20 x2y7 CPE[0]
00  // 21 x2y7 CPE[1]
00  // 22 x2y7 CPE[2]
00  // 23 x2y7 CPE[3]
00  // 24 x2y7 CPE[4]
00  // 25 x2y7 CPE[5]
00  // 26 x2y7 CPE[6]
00  // 27 x2y7 CPE[7]
00  // 28 x2y7 CPE[8]
00  // 29 x2y7 CPE[9]
00  // 30 x2y8 CPE[0]
00  // 31 x2y8 CPE[1]
00  // 32 x2y8 CPE[2]
00  // 33 x2y8 CPE[3]
00  // 34 x2y8 CPE[4]
00  // 35 x2y8 CPE[5]
00  // 36 x2y8 CPE[6]
00  // 37 x2y8 CPE[7]
00  // 38 x2y8 CPE[8]
00  // 39 x2y8 CPE[9]
00  // 40 x1y7 INMUX plane 2,1
00  // 41 x1y7 INMUX plane 4,3
00  // 42 x1y7 INMUX plane 6,5
00  // 43 x1y7 INMUX plane 8,7
00  // 44 x1y7 INMUX plane 10,9
01  // 45 x1y7 INMUX plane 12,11
8D // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x19y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 412A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
04 // y_sel: 7
8A // -- CRC low byte
47 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4132
5A // Length: 90
42 // -- CRC low byte
C5 // -- CRC high byte
00  //  0 x19y7 CPE[0]
00  //  1 x19y7 CPE[1]
00  //  2 x19y7 CPE[2]
00  //  3 x19y7 CPE[3]
00  //  4 x19y7 CPE[4]
00  //  5 x19y7 CPE[5]
00  //  6 x19y7 CPE[6]
00  //  7 x19y7 CPE[7]
00  //  8 x19y7 CPE[8]
00  //  9 x19y7 CPE[9]
00  // 10 x19y8 CPE[0]
00  // 11 x19y8 CPE[1]
00  // 12 x19y8 CPE[2]
00  // 13 x19y8 CPE[3]
00  // 14 x19y8 CPE[4]
00  // 15 x19y8 CPE[5]
00  // 16 x19y8 CPE[6]
00  // 17 x19y8 CPE[7]
00  // 18 x19y8 CPE[8]
00  // 19 x19y8 CPE[9]
00  // 20 x20y7 CPE[0]
00  // 21 x20y7 CPE[1]
00  // 22 x20y7 CPE[2]
00  // 23 x20y7 CPE[3]
00  // 24 x20y7 CPE[4]
00  // 25 x20y7 CPE[5]
00  // 26 x20y7 CPE[6]
00  // 27 x20y7 CPE[7]
00  // 28 x20y7 CPE[8]
00  // 29 x20y7 CPE[9]
00  // 30 x20y8 CPE[0]
00  // 31 x20y8 CPE[1]
00  // 32 x20y8 CPE[2]
00  // 33 x20y8 CPE[3]
00  // 34 x20y8 CPE[4]
00  // 35 x20y8 CPE[5]
00  // 36 x20y8 CPE[6]
00  // 37 x20y8 CPE[7]
00  // 38 x20y8 CPE[8]
00  // 39 x20y8 CPE[9]
00  // 40 x19y7 INMUX plane 2,1
00  // 41 x19y7 INMUX plane 4,3
00  // 42 x19y7 INMUX plane 6,5
00  // 43 x19y7 INMUX plane 8,7
00  // 44 x19y7 INMUX plane 10,9
00  // 45 x19y7 INMUX plane 12,11
00  // 46 x19y8 INMUX plane 2,1
00  // 47 x19y8 INMUX plane 4,3
00  // 48 x19y8 INMUX plane 6,5
00  // 49 x19y8 INMUX plane 8,7
00  // 50 x19y8 INMUX plane 10,9
00  // 51 x19y8 INMUX plane 12,11
00  // 52 x20y7 INMUX plane 2,1
00  // 53 x20y7 INMUX plane 4,3
00  // 54 x20y7 INMUX plane 6,5
00  // 55 x20y7 INMUX plane 8,7
00  // 56 x20y7 INMUX plane 10,9
01  // 57 x20y7 INMUX plane 12,11
00  // 58 x20y8 INMUX plane 2,1
00  // 59 x20y8 INMUX plane 4,3
00  // 60 x20y8 INMUX plane 6,5
00  // 61 x20y8 INMUX plane 8,7
00  // 62 x20y8 INMUX plane 10,9
00  // 63 x20y8 INMUX plane 12,11
00  // 64 x19y7 SB_BIG plane 1
00  // 65 x19y7 SB_BIG plane 1
00  // 66 x19y7 SB_DRIVE plane 2,1
00  // 67 x19y7 SB_BIG plane 2
00  // 68 x19y7 SB_BIG plane 2
00  // 69 x19y7 SB_BIG plane 3
00  // 70 x19y7 SB_BIG plane 3
00  // 71 x19y7 SB_DRIVE plane 4,3
00  // 72 x19y7 SB_BIG plane 4
00  // 73 x19y7 SB_BIG plane 4
00  // 74 x19y7 SB_BIG plane 5
00  // 75 x19y7 SB_BIG plane 5
00  // 76 x19y7 SB_DRIVE plane 6,5
00  // 77 x19y7 SB_BIG plane 6
00  // 78 x19y7 SB_BIG plane 6
00  // 79 x19y7 SB_BIG plane 7
00  // 80 x19y7 SB_BIG plane 7
00  // 81 x19y7 SB_DRIVE plane 8,7
00  // 82 x19y7 SB_BIG plane 8
00  // 83 x19y7 SB_BIG plane 8
00  // 84 x19y7 SB_BIG plane 9
00  // 85 x19y7 SB_BIG plane 9
00  // 86 x19y7 SB_DRIVE plane 10,9
00  // 87 x19y7 SB_BIG plane 10
00  // 88 x19y7 SB_BIG plane 10
39  // 89 x19y7 SB_BIG plane 11
9B // -- CRC low byte
5C // -- CRC high byte


// Config Latches on x21y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4192     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
04 // y_sel: 7
52 // -- CRC low byte
5E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 419A
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x21y7 CPE[0]
00  //  1 x21y7 CPE[1]
00  //  2 x21y7 CPE[2]
00  //  3 x21y7 CPE[3]
00  //  4 x21y7 CPE[4]
00  //  5 x21y7 CPE[5]
00  //  6 x21y7 CPE[6]
00  //  7 x21y7 CPE[7]
00  //  8 x21y7 CPE[8]
00  //  9 x21y7 CPE[9]
00  // 10 x21y8 CPE[0]
00  // 11 x21y8 CPE[1]
00  // 12 x21y8 CPE[2]
00  // 13 x21y8 CPE[3]
00  // 14 x21y8 CPE[4]
00  // 15 x21y8 CPE[5]
00  // 16 x21y8 CPE[6]
00  // 17 x21y8 CPE[7]
00  // 18 x21y8 CPE[8]
00  // 19 x21y8 CPE[9]
00  // 20 x22y7 CPE[0]
00  // 21 x22y7 CPE[1]
00  // 22 x22y7 CPE[2]
00  // 23 x22y7 CPE[3]
00  // 24 x22y7 CPE[4]
00  // 25 x22y7 CPE[5]
00  // 26 x22y7 CPE[6]
00  // 27 x22y7 CPE[7]
00  // 28 x22y7 CPE[8]
00  // 29 x22y7 CPE[9]
00  // 30 x22y8 CPE[0]
00  // 31 x22y8 CPE[1]
00  // 32 x22y8 CPE[2]
00  // 33 x22y8 CPE[3]
00  // 34 x22y8 CPE[4]
00  // 35 x22y8 CPE[5]
00  // 36 x22y8 CPE[6]
00  // 37 x22y8 CPE[7]
00  // 38 x22y8 CPE[8]
00  // 39 x22y8 CPE[9]
00  // 40 x21y7 INMUX plane 2,1
00  // 41 x21y7 INMUX plane 4,3
00  // 42 x21y7 INMUX plane 6,5
00  // 43 x21y7 INMUX plane 8,7
00  // 44 x21y7 INMUX plane 10,9
01  // 45 x21y7 INMUX plane 12,11
8D // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x23y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 41CE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
04 // y_sel: 7
5A // -- CRC low byte
13 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 41D6
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x23y7 CPE[0]
00  //  1 x23y7 CPE[1]
00  //  2 x23y7 CPE[2]
00  //  3 x23y7 CPE[3]
00  //  4 x23y7 CPE[4]
00  //  5 x23y7 CPE[5]
00  //  6 x23y7 CPE[6]
00  //  7 x23y7 CPE[7]
00  //  8 x23y7 CPE[8]
00  //  9 x23y7 CPE[9]
00  // 10 x23y8 CPE[0]
00  // 11 x23y8 CPE[1]
00  // 12 x23y8 CPE[2]
00  // 13 x23y8 CPE[3]
00  // 14 x23y8 CPE[4]
00  // 15 x23y8 CPE[5]
00  // 16 x23y8 CPE[6]
00  // 17 x23y8 CPE[7]
00  // 18 x23y8 CPE[8]
00  // 19 x23y8 CPE[9]
00  // 20 x24y7 CPE[0]
00  // 21 x24y7 CPE[1]
00  // 22 x24y7 CPE[2]
00  // 23 x24y7 CPE[3]
00  // 24 x24y7 CPE[4]
00  // 25 x24y7 CPE[5]
00  // 26 x24y7 CPE[6]
00  // 27 x24y7 CPE[7]
00  // 28 x24y7 CPE[8]
00  // 29 x24y7 CPE[9]
00  // 30 x24y8 CPE[0]
00  // 31 x24y8 CPE[1]
00  // 32 x24y8 CPE[2]
00  // 33 x24y8 CPE[3]
00  // 34 x24y8 CPE[4]
00  // 35 x24y8 CPE[5]
00  // 36 x24y8 CPE[6]
00  // 37 x24y8 CPE[7]
00  // 38 x24y8 CPE[8]
00  // 39 x24y8 CPE[9]
00  // 40 x23y7 INMUX plane 2,1
00  // 41 x23y7 INMUX plane 4,3
00  // 42 x23y7 INMUX plane 6,5
00  // 43 x23y7 INMUX plane 8,7
00  // 44 x23y7 INMUX plane 10,9
00  // 45 x23y7 INMUX plane 12,11
00  // 46 x23y8 INMUX plane 2,1
00  // 47 x23y8 INMUX plane 4,3
00  // 48 x23y8 INMUX plane 6,5
00  // 49 x23y8 INMUX plane 8,7
00  // 50 x23y8 INMUX plane 10,9
00  // 51 x23y8 INMUX plane 12,11
00  // 52 x24y7 INMUX plane 2,1
00  // 53 x24y7 INMUX plane 4,3
00  // 54 x24y7 INMUX plane 6,5
00  // 55 x24y7 INMUX plane 8,7
00  // 56 x24y7 INMUX plane 10,9
00  // 57 x24y7 INMUX plane 12,11
00  // 58 x24y8 INMUX plane 2,1
00  // 59 x24y8 INMUX plane 4,3
00  // 60 x24y8 INMUX plane 6,5
00  // 61 x24y8 INMUX plane 8,7
00  // 62 x24y8 INMUX plane 10,9
00  // 63 x24y8 INMUX plane 12,11
00  // 64 x23y7 SB_BIG plane 1
00  // 65 x23y7 SB_BIG plane 1
00  // 66 x23y7 SB_DRIVE plane 2,1
00  // 67 x23y7 SB_BIG plane 2
00  // 68 x23y7 SB_BIG plane 2
00  // 69 x23y7 SB_BIG plane 3
00  // 70 x23y7 SB_BIG plane 3
00  // 71 x23y7 SB_DRIVE plane 4,3
00  // 72 x23y7 SB_BIG plane 4
00  // 73 x23y7 SB_BIG plane 4
00  // 74 x23y7 SB_BIG plane 5
00  // 75 x23y7 SB_BIG plane 5
00  // 76 x23y7 SB_DRIVE plane 6,5
00  // 77 x23y7 SB_BIG plane 6
00  // 78 x23y7 SB_BIG plane 6
00  // 79 x23y7 SB_BIG plane 7
00  // 80 x23y7 SB_BIG plane 7
00  // 81 x23y7 SB_DRIVE plane 8,7
00  // 82 x23y7 SB_BIG plane 8
00  // 83 x23y7 SB_BIG plane 8
00  // 84 x23y7 SB_BIG plane 9
00  // 85 x23y7 SB_BIG plane 9
00  // 86 x23y7 SB_DRIVE plane 10,9
00  // 87 x23y7 SB_BIG plane 10
00  // 88 x23y7 SB_BIG plane 10
00  // 89 x23y7 SB_BIG plane 11
00  // 90 x23y7 SB_BIG plane 11
04  // 91 x23y7 SB_DRIVE plane 12,11
F6 // -- CRC low byte
3B // -- CRC high byte


// Config Latches on x39y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4238     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
04 // y_sel: 7
0B // -- CRC low byte
48 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4240
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x39y7 CPE[0]
00  //  1 x39y7 CPE[1]
00  //  2 x39y7 CPE[2]
00  //  3 x39y7 CPE[3]
00  //  4 x39y7 CPE[4]
00  //  5 x39y7 CPE[5]
00  //  6 x39y7 CPE[6]
00  //  7 x39y7 CPE[7]
00  //  8 x39y7 CPE[8]
00  //  9 x39y7 CPE[9]
00  // 10 x39y8 CPE[0]
00  // 11 x39y8 CPE[1]
00  // 12 x39y8 CPE[2]
00  // 13 x39y8 CPE[3]
00  // 14 x39y8 CPE[4]
00  // 15 x39y8 CPE[5]
00  // 16 x39y8 CPE[6]
00  // 17 x39y8 CPE[7]
00  // 18 x39y8 CPE[8]
00  // 19 x39y8 CPE[9]
00  // 20 x40y7 CPE[0]
00  // 21 x40y7 CPE[1]
00  // 22 x40y7 CPE[2]
00  // 23 x40y7 CPE[3]
00  // 24 x40y7 CPE[4]
00  // 25 x40y7 CPE[5]
00  // 26 x40y7 CPE[6]
00  // 27 x40y7 CPE[7]
00  // 28 x40y7 CPE[8]
00  // 29 x40y7 CPE[9]
00  // 30 x40y8 CPE[0]
00  // 31 x40y8 CPE[1]
00  // 32 x40y8 CPE[2]
00  // 33 x40y8 CPE[3]
00  // 34 x40y8 CPE[4]
00  // 35 x40y8 CPE[5]
00  // 36 x40y8 CPE[6]
00  // 37 x40y8 CPE[7]
00  // 38 x40y8 CPE[8]
00  // 39 x40y8 CPE[9]
00  // 40 x39y7 INMUX plane 2,1
00  // 41 x39y7 INMUX plane 4,3
00  // 42 x39y7 INMUX plane 6,5
00  // 43 x39y7 INMUX plane 8,7
00  // 44 x39y7 INMUX plane 10,9
00  // 45 x39y7 INMUX plane 12,11
00  // 46 x39y8 INMUX plane 2,1
00  // 47 x39y8 INMUX plane 4,3
00  // 48 x39y8 INMUX plane 6,5
00  // 49 x39y8 INMUX plane 8,7
00  // 50 x39y8 INMUX plane 10,9
00  // 51 x39y8 INMUX plane 12,11
00  // 52 x40y7 INMUX plane 2,1
00  // 53 x40y7 INMUX plane 4,3
00  // 54 x40y7 INMUX plane 6,5
00  // 55 x40y7 INMUX plane 8,7
00  // 56 x40y7 INMUX plane 10,9
01  // 57 x40y7 INMUX plane 12,11
00  // 58 x40y8 INMUX plane 2,1
00  // 59 x40y8 INMUX plane 4,3
00  // 60 x40y8 INMUX plane 6,5
00  // 61 x40y8 INMUX plane 8,7
00  // 62 x40y8 INMUX plane 10,9
00  // 63 x40y8 INMUX plane 12,11
00  // 64 x39y7 SB_BIG plane 1
00  // 65 x39y7 SB_BIG plane 1
00  // 66 x39y7 SB_DRIVE plane 2,1
00  // 67 x39y7 SB_BIG plane 2
00  // 68 x39y7 SB_BIG plane 2
00  // 69 x39y7 SB_BIG plane 3
00  // 70 x39y7 SB_BIG plane 3
00  // 71 x39y7 SB_DRIVE plane 4,3
00  // 72 x39y7 SB_BIG plane 4
00  // 73 x39y7 SB_BIG plane 4
00  // 74 x39y7 SB_BIG plane 5
00  // 75 x39y7 SB_BIG plane 5
00  // 76 x39y7 SB_DRIVE plane 6,5
00  // 77 x39y7 SB_BIG plane 6
00  // 78 x39y7 SB_BIG plane 6
00  // 79 x39y7 SB_BIG plane 7
00  // 80 x39y7 SB_BIG plane 7
00  // 81 x39y7 SB_DRIVE plane 8,7
00  // 82 x39y7 SB_BIG plane 8
00  // 83 x39y7 SB_BIG plane 8
00  // 84 x39y7 SB_BIG plane 9
00  // 85 x39y7 SB_BIG plane 9
00  // 86 x39y7 SB_DRIVE plane 10,9
00  // 87 x39y7 SB_BIG plane 10
00  // 88 x39y7 SB_BIG plane 10
39  // 89 x39y7 SB_BIG plane 11
00  // 90 x39y7 SB_BIG plane 11
01  // 91 x39y7 SB_DRIVE plane 12,11
D2 // -- CRC low byte
7B // -- CRC high byte


// Config Latches on x41y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 42A2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
04 // y_sel: 7
D3 // -- CRC low byte
51 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 42AA
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x41y7 CPE[0]
00  //  1 x41y7 CPE[1]
00  //  2 x41y7 CPE[2]
00  //  3 x41y7 CPE[3]
00  //  4 x41y7 CPE[4]
00  //  5 x41y7 CPE[5]
00  //  6 x41y7 CPE[6]
00  //  7 x41y7 CPE[7]
00  //  8 x41y7 CPE[8]
00  //  9 x41y7 CPE[9]
00  // 10 x41y8 CPE[0]
00  // 11 x41y8 CPE[1]
00  // 12 x41y8 CPE[2]
00  // 13 x41y8 CPE[3]
00  // 14 x41y8 CPE[4]
00  // 15 x41y8 CPE[5]
00  // 16 x41y8 CPE[6]
00  // 17 x41y8 CPE[7]
00  // 18 x41y8 CPE[8]
00  // 19 x41y8 CPE[9]
00  // 20 x42y7 CPE[0]
00  // 21 x42y7 CPE[1]
00  // 22 x42y7 CPE[2]
00  // 23 x42y7 CPE[3]
00  // 24 x42y7 CPE[4]
00  // 25 x42y7 CPE[5]
00  // 26 x42y7 CPE[6]
00  // 27 x42y7 CPE[7]
00  // 28 x42y7 CPE[8]
00  // 29 x42y7 CPE[9]
00  // 30 x42y8 CPE[0]
00  // 31 x42y8 CPE[1]
00  // 32 x42y8 CPE[2]
00  // 33 x42y8 CPE[3]
00  // 34 x42y8 CPE[4]
00  // 35 x42y8 CPE[5]
00  // 36 x42y8 CPE[6]
00  // 37 x42y8 CPE[7]
00  // 38 x42y8 CPE[8]
00  // 39 x42y8 CPE[9]
00  // 40 x41y7 INMUX plane 2,1
00  // 41 x41y7 INMUX plane 4,3
00  // 42 x41y7 INMUX plane 6,5
00  // 43 x41y7 INMUX plane 8,7
00  // 44 x41y7 INMUX plane 10,9
01  // 45 x41y7 INMUX plane 12,11
8D // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x55y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 42DE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1C // x_sel: 55
04 // y_sel: 7
CB // -- CRC low byte
86 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 42E6
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x55y7 CPE[0]
00  //  1 x55y7 CPE[1]
00  //  2 x55y7 CPE[2]
00  //  3 x55y7 CPE[3]
00  //  4 x55y7 CPE[4]
00  //  5 x55y7 CPE[5]
00  //  6 x55y7 CPE[6]
00  //  7 x55y7 CPE[7]
00  //  8 x55y7 CPE[8]
00  //  9 x55y7 CPE[9]
00  // 10 x55y8 CPE[0]
00  // 11 x55y8 CPE[1]
00  // 12 x55y8 CPE[2]
00  // 13 x55y8 CPE[3]
00  // 14 x55y8 CPE[4]
00  // 15 x55y8 CPE[5]
00  // 16 x55y8 CPE[6]
00  // 17 x55y8 CPE[7]
00  // 18 x55y8 CPE[8]
00  // 19 x55y8 CPE[9]
00  // 20 x56y7 CPE[0]
00  // 21 x56y7 CPE[1]
00  // 22 x56y7 CPE[2]
00  // 23 x56y7 CPE[3]
00  // 24 x56y7 CPE[4]
00  // 25 x56y7 CPE[5]
00  // 26 x56y7 CPE[6]
00  // 27 x56y7 CPE[7]
00  // 28 x56y7 CPE[8]
00  // 29 x56y7 CPE[9]
00  // 30 x56y8 CPE[0]
00  // 31 x56y8 CPE[1]
00  // 32 x56y8 CPE[2]
00  // 33 x56y8 CPE[3]
00  // 34 x56y8 CPE[4]
00  // 35 x56y8 CPE[5]
00  // 36 x56y8 CPE[6]
00  // 37 x56y8 CPE[7]
00  // 38 x56y8 CPE[8]
00  // 39 x56y8 CPE[9]
00  // 40 x55y7 INMUX plane 2,1
00  // 41 x55y7 INMUX plane 4,3
00  // 42 x55y7 INMUX plane 6,5
00  // 43 x55y7 INMUX plane 8,7
00  // 44 x55y7 INMUX plane 10,9
00  // 45 x55y7 INMUX plane 12,11
00  // 46 x55y8 INMUX plane 2,1
00  // 47 x55y8 INMUX plane 4,3
00  // 48 x55y8 INMUX plane 6,5
00  // 49 x55y8 INMUX plane 8,7
00  // 50 x55y8 INMUX plane 10,9
00  // 51 x55y8 INMUX plane 12,11
00  // 52 x56y7 INMUX plane 2,1
00  // 53 x56y7 INMUX plane 4,3
00  // 54 x56y7 INMUX plane 6,5
00  // 55 x56y7 INMUX plane 8,7
00  // 56 x56y7 INMUX plane 10,9
01  // 57 x56y7 INMUX plane 12,11
00  // 58 x56y8 INMUX plane 2,1
00  // 59 x56y8 INMUX plane 4,3
00  // 60 x56y8 INMUX plane 6,5
00  // 61 x56y8 INMUX plane 8,7
00  // 62 x56y8 INMUX plane 10,9
00  // 63 x56y8 INMUX plane 12,11
00  // 64 x55y7 SB_BIG plane 1
00  // 65 x55y7 SB_BIG plane 1
00  // 66 x55y7 SB_DRIVE plane 2,1
00  // 67 x55y7 SB_BIG plane 2
00  // 68 x55y7 SB_BIG plane 2
00  // 69 x55y7 SB_BIG plane 3
00  // 70 x55y7 SB_BIG plane 3
00  // 71 x55y7 SB_DRIVE plane 4,3
00  // 72 x55y7 SB_BIG plane 4
00  // 73 x55y7 SB_BIG plane 4
00  // 74 x55y7 SB_BIG plane 5
00  // 75 x55y7 SB_BIG plane 5
00  // 76 x55y7 SB_DRIVE plane 6,5
00  // 77 x55y7 SB_BIG plane 6
00  // 78 x55y7 SB_BIG plane 6
00  // 79 x55y7 SB_BIG plane 7
00  // 80 x55y7 SB_BIG plane 7
00  // 81 x55y7 SB_DRIVE plane 8,7
00  // 82 x55y7 SB_BIG plane 8
00  // 83 x55y7 SB_BIG plane 8
00  // 84 x55y7 SB_BIG plane 9
00  // 85 x55y7 SB_BIG plane 9
00  // 86 x55y7 SB_DRIVE plane 10,9
00  // 87 x55y7 SB_BIG plane 10
00  // 88 x55y7 SB_BIG plane 10
31  // 89 x55y7 SB_BIG plane 11
00  // 90 x55y7 SB_BIG plane 11
01  // 91 x55y7 SB_DRIVE plane 12,11
10 // -- CRC low byte
BD // -- CRC high byte


// Config Latches on x57y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4348     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1D // x_sel: 57
04 // y_sel: 7
13 // -- CRC low byte
9F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4350
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x57y7 CPE[0]
00  //  1 x57y7 CPE[1]
00  //  2 x57y7 CPE[2]
00  //  3 x57y7 CPE[3]
00  //  4 x57y7 CPE[4]
00  //  5 x57y7 CPE[5]
00  //  6 x57y7 CPE[6]
00  //  7 x57y7 CPE[7]
00  //  8 x57y7 CPE[8]
00  //  9 x57y7 CPE[9]
00  // 10 x57y8 CPE[0]
00  // 11 x57y8 CPE[1]
00  // 12 x57y8 CPE[2]
00  // 13 x57y8 CPE[3]
00  // 14 x57y8 CPE[4]
00  // 15 x57y8 CPE[5]
00  // 16 x57y8 CPE[6]
00  // 17 x57y8 CPE[7]
00  // 18 x57y8 CPE[8]
00  // 19 x57y8 CPE[9]
00  // 20 x58y7 CPE[0]
00  // 21 x58y7 CPE[1]
00  // 22 x58y7 CPE[2]
00  // 23 x58y7 CPE[3]
00  // 24 x58y7 CPE[4]
00  // 25 x58y7 CPE[5]
00  // 26 x58y7 CPE[6]
00  // 27 x58y7 CPE[7]
00  // 28 x58y7 CPE[8]
00  // 29 x58y7 CPE[9]
00  // 30 x58y8 CPE[0]
00  // 31 x58y8 CPE[1]
00  // 32 x58y8 CPE[2]
00  // 33 x58y8 CPE[3]
00  // 34 x58y8 CPE[4]
00  // 35 x58y8 CPE[5]
00  // 36 x58y8 CPE[6]
00  // 37 x58y8 CPE[7]
00  // 38 x58y8 CPE[8]
00  // 39 x58y8 CPE[9]
00  // 40 x57y7 INMUX plane 2,1
00  // 41 x57y7 INMUX plane 4,3
00  // 42 x57y7 INMUX plane 6,5
00  // 43 x57y7 INMUX plane 8,7
00  // 44 x57y7 INMUX plane 10,9
01  // 45 x57y7 INMUX plane 12,11
8D // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x59y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4384     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1E // x_sel: 59
04 // y_sel: 7
7B // -- CRC low byte
B5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 438C
5A // Length: 90
42 // -- CRC low byte
C5 // -- CRC high byte
00  //  0 x59y7 CPE[0]
00  //  1 x59y7 CPE[1]
00  //  2 x59y7 CPE[2]
00  //  3 x59y7 CPE[3]
00  //  4 x59y7 CPE[4]
00  //  5 x59y7 CPE[5]
00  //  6 x59y7 CPE[6]
00  //  7 x59y7 CPE[7]
00  //  8 x59y7 CPE[8]
00  //  9 x59y7 CPE[9]
00  // 10 x59y8 CPE[0]
00  // 11 x59y8 CPE[1]
00  // 12 x59y8 CPE[2]
00  // 13 x59y8 CPE[3]
00  // 14 x59y8 CPE[4]
00  // 15 x59y8 CPE[5]
00  // 16 x59y8 CPE[6]
00  // 17 x59y8 CPE[7]
00  // 18 x59y8 CPE[8]
00  // 19 x59y8 CPE[9]
00  // 20 x60y7 CPE[0]
00  // 21 x60y7 CPE[1]
00  // 22 x60y7 CPE[2]
00  // 23 x60y7 CPE[3]
00  // 24 x60y7 CPE[4]
00  // 25 x60y7 CPE[5]
00  // 26 x60y7 CPE[6]
00  // 27 x60y7 CPE[7]
00  // 28 x60y7 CPE[8]
00  // 29 x60y7 CPE[9]
00  // 30 x60y8 CPE[0]
00  // 31 x60y8 CPE[1]
00  // 32 x60y8 CPE[2]
00  // 33 x60y8 CPE[3]
00  // 34 x60y8 CPE[4]
00  // 35 x60y8 CPE[5]
00  // 36 x60y8 CPE[6]
00  // 37 x60y8 CPE[7]
00  // 38 x60y8 CPE[8]
00  // 39 x60y8 CPE[9]
00  // 40 x59y7 INMUX plane 2,1
00  // 41 x59y7 INMUX plane 4,3
00  // 42 x59y7 INMUX plane 6,5
00  // 43 x59y7 INMUX plane 8,7
00  // 44 x59y7 INMUX plane 10,9
00  // 45 x59y7 INMUX plane 12,11
00  // 46 x59y8 INMUX plane 2,1
00  // 47 x59y8 INMUX plane 4,3
00  // 48 x59y8 INMUX plane 6,5
00  // 49 x59y8 INMUX plane 8,7
00  // 50 x59y8 INMUX plane 10,9
00  // 51 x59y8 INMUX plane 12,11
00  // 52 x60y7 INMUX plane 2,1
00  // 53 x60y7 INMUX plane 4,3
00  // 54 x60y7 INMUX plane 6,5
00  // 55 x60y7 INMUX plane 8,7
00  // 56 x60y7 INMUX plane 10,9
01  // 57 x60y7 INMUX plane 12,11
00  // 58 x60y8 INMUX plane 2,1
00  // 59 x60y8 INMUX plane 4,3
00  // 60 x60y8 INMUX plane 6,5
00  // 61 x60y8 INMUX plane 8,7
00  // 62 x60y8 INMUX plane 10,9
00  // 63 x60y8 INMUX plane 12,11
00  // 64 x59y7 SB_BIG plane 1
00  // 65 x59y7 SB_BIG plane 1
00  // 66 x59y7 SB_DRIVE plane 2,1
00  // 67 x59y7 SB_BIG plane 2
00  // 68 x59y7 SB_BIG plane 2
00  // 69 x59y7 SB_BIG plane 3
00  // 70 x59y7 SB_BIG plane 3
00  // 71 x59y7 SB_DRIVE plane 4,3
00  // 72 x59y7 SB_BIG plane 4
00  // 73 x59y7 SB_BIG plane 4
00  // 74 x59y7 SB_BIG plane 5
00  // 75 x59y7 SB_BIG plane 5
00  // 76 x59y7 SB_DRIVE plane 6,5
00  // 77 x59y7 SB_BIG plane 6
00  // 78 x59y7 SB_BIG plane 6
00  // 79 x59y7 SB_BIG plane 7
00  // 80 x59y7 SB_BIG plane 7
00  // 81 x59y7 SB_DRIVE plane 8,7
00  // 82 x59y7 SB_BIG plane 8
00  // 83 x59y7 SB_BIG plane 8
00  // 84 x59y7 SB_BIG plane 9
00  // 85 x59y7 SB_BIG plane 9
00  // 86 x59y7 SB_DRIVE plane 10,9
00  // 87 x59y7 SB_BIG plane 10
00  // 88 x59y7 SB_BIG plane 10
39  // 89 x59y7 SB_BIG plane 11
9B // -- CRC low byte
5C // -- CRC high byte


// Config Latches on x61y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 43EC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1F // x_sel: 61
04 // y_sel: 7
A3 // -- CRC low byte
AC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 43F4
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x61y7 CPE[0]
00  //  1 x61y7 CPE[1]
00  //  2 x61y7 CPE[2]
00  //  3 x61y7 CPE[3]
00  //  4 x61y7 CPE[4]
00  //  5 x61y7 CPE[5]
00  //  6 x61y7 CPE[6]
00  //  7 x61y7 CPE[7]
00  //  8 x61y7 CPE[8]
00  //  9 x61y7 CPE[9]
00  // 10 x61y8 CPE[0]
00  // 11 x61y8 CPE[1]
00  // 12 x61y8 CPE[2]
00  // 13 x61y8 CPE[3]
00  // 14 x61y8 CPE[4]
00  // 15 x61y8 CPE[5]
00  // 16 x61y8 CPE[6]
00  // 17 x61y8 CPE[7]
00  // 18 x61y8 CPE[8]
00  // 19 x61y8 CPE[9]
00  // 20 x62y7 CPE[0]
00  // 21 x62y7 CPE[1]
00  // 22 x62y7 CPE[2]
00  // 23 x62y7 CPE[3]
00  // 24 x62y7 CPE[4]
00  // 25 x62y7 CPE[5]
00  // 26 x62y7 CPE[6]
00  // 27 x62y7 CPE[7]
00  // 28 x62y7 CPE[8]
00  // 29 x62y7 CPE[9]
00  // 30 x62y8 CPE[0]
00  // 31 x62y8 CPE[1]
00  // 32 x62y8 CPE[2]
00  // 33 x62y8 CPE[3]
00  // 34 x62y8 CPE[4]
00  // 35 x62y8 CPE[5]
00  // 36 x62y8 CPE[6]
00  // 37 x62y8 CPE[7]
00  // 38 x62y8 CPE[8]
00  // 39 x62y8 CPE[9]
00  // 40 x61y7 INMUX plane 2,1
00  // 41 x61y7 INMUX plane 4,3
00  // 42 x61y7 INMUX plane 6,5
00  // 43 x61y7 INMUX plane 8,7
00  // 44 x61y7 INMUX plane 10,9
01  // 45 x61y7 INMUX plane 12,11
8D // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x63y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4428     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
20 // x_sel: 63
04 // y_sel: 7
C9 // -- CRC low byte
99 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4430
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x63y7 CPE[0]
00  //  1 x63y7 CPE[1]
00  //  2 x63y7 CPE[2]
00  //  3 x63y7 CPE[3]
00  //  4 x63y7 CPE[4]
00  //  5 x63y7 CPE[5]
00  //  6 x63y7 CPE[6]
00  //  7 x63y7 CPE[7]
00  //  8 x63y7 CPE[8]
00  //  9 x63y7 CPE[9]
00  // 10 x63y8 CPE[0]
00  // 11 x63y8 CPE[1]
00  // 12 x63y8 CPE[2]
00  // 13 x63y8 CPE[3]
00  // 14 x63y8 CPE[4]
00  // 15 x63y8 CPE[5]
00  // 16 x63y8 CPE[6]
00  // 17 x63y8 CPE[7]
00  // 18 x63y8 CPE[8]
00  // 19 x63y8 CPE[9]
00  // 20 x64y7 CPE[0]
00  // 21 x64y7 CPE[1]
00  // 22 x64y7 CPE[2]
00  // 23 x64y7 CPE[3]
00  // 24 x64y7 CPE[4]
00  // 25 x64y7 CPE[5]
00  // 26 x64y7 CPE[6]
00  // 27 x64y7 CPE[7]
00  // 28 x64y7 CPE[8]
00  // 29 x64y7 CPE[9]
00  // 30 x64y8 CPE[0]
00  // 31 x64y8 CPE[1]
00  // 32 x64y8 CPE[2]
00  // 33 x64y8 CPE[3]
00  // 34 x64y8 CPE[4]
00  // 35 x64y8 CPE[5]
00  // 36 x64y8 CPE[6]
00  // 37 x64y8 CPE[7]
00  // 38 x64y8 CPE[8]
00  // 39 x64y8 CPE[9]
00  // 40 x63y7 INMUX plane 2,1
00  // 41 x63y7 INMUX plane 4,3
00  // 42 x63y7 INMUX plane 6,5
00  // 43 x63y7 INMUX plane 8,7
00  // 44 x63y7 INMUX plane 10,9
00  // 45 x63y7 INMUX plane 12,11
00  // 46 x63y8 INMUX plane 2,1
00  // 47 x63y8 INMUX plane 4,3
00  // 48 x63y8 INMUX plane 6,5
00  // 49 x63y8 INMUX plane 8,7
00  // 50 x63y8 INMUX plane 10,9
00  // 51 x63y8 INMUX plane 12,11
00  // 52 x64y7 INMUX plane 2,1
00  // 53 x64y7 INMUX plane 4,3
00  // 54 x64y7 INMUX plane 6,5
00  // 55 x64y7 INMUX plane 8,7
00  // 56 x64y7 INMUX plane 10,9
00  // 57 x64y7 INMUX plane 12,11
00  // 58 x64y8 INMUX plane 2,1
00  // 59 x64y8 INMUX plane 4,3
00  // 60 x64y8 INMUX plane 6,5
00  // 61 x64y8 INMUX plane 8,7
00  // 62 x64y8 INMUX plane 10,9
00  // 63 x64y8 INMUX plane 12,11
00  // 64 x63y7 SB_BIG plane 1
00  // 65 x63y7 SB_BIG plane 1
00  // 66 x63y7 SB_DRIVE plane 2,1
00  // 67 x63y7 SB_BIG plane 2
00  // 68 x63y7 SB_BIG plane 2
00  // 69 x63y7 SB_BIG plane 3
00  // 70 x63y7 SB_BIG plane 3
00  // 71 x63y7 SB_DRIVE plane 4,3
00  // 72 x63y7 SB_BIG plane 4
00  // 73 x63y7 SB_BIG plane 4
00  // 74 x63y7 SB_BIG plane 5
00  // 75 x63y7 SB_BIG plane 5
00  // 76 x63y7 SB_DRIVE plane 6,5
00  // 77 x63y7 SB_BIG plane 6
00  // 78 x63y7 SB_BIG plane 6
00  // 79 x63y7 SB_BIG plane 7
00  // 80 x63y7 SB_BIG plane 7
00  // 81 x63y7 SB_DRIVE plane 8,7
00  // 82 x63y7 SB_BIG plane 8
00  // 83 x63y7 SB_BIG plane 8
00  // 84 x63y7 SB_BIG plane 9
00  // 85 x63y7 SB_BIG plane 9
00  // 86 x63y7 SB_DRIVE plane 10,9
00  // 87 x63y7 SB_BIG plane 10
00  // 88 x63y7 SB_BIG plane 10
00  // 89 x63y7 SB_BIG plane 11
00  // 90 x63y7 SB_BIG plane 11
04  // 91 x63y7 SB_DRIVE plane 12,11
F6 // -- CRC low byte
3B // -- CRC high byte


// Config Latches on x71y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4492     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
24 // x_sel: 71
04 // y_sel: 7
A9 // -- CRC low byte
FE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 449A
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x71y7 CPE[0]
00  //  1 x71y7 CPE[1]
00  //  2 x71y7 CPE[2]
00  //  3 x71y7 CPE[3]
00  //  4 x71y7 CPE[4]
00  //  5 x71y7 CPE[5]
00  //  6 x71y7 CPE[6]
00  //  7 x71y7 CPE[7]
00  //  8 x71y7 CPE[8]
00  //  9 x71y7 CPE[9]
00  // 10 x71y8 CPE[0]
00  // 11 x71y8 CPE[1]
00  // 12 x71y8 CPE[2]
00  // 13 x71y8 CPE[3]
00  // 14 x71y8 CPE[4]
00  // 15 x71y8 CPE[5]
00  // 16 x71y8 CPE[6]
00  // 17 x71y8 CPE[7]
00  // 18 x71y8 CPE[8]
00  // 19 x71y8 CPE[9]
00  // 20 x72y7 CPE[0]
00  // 21 x72y7 CPE[1]
00  // 22 x72y7 CPE[2]
00  // 23 x72y7 CPE[3]
00  // 24 x72y7 CPE[4]
00  // 25 x72y7 CPE[5]
00  // 26 x72y7 CPE[6]
00  // 27 x72y7 CPE[7]
00  // 28 x72y7 CPE[8]
00  // 29 x72y7 CPE[9]
00  // 30 x72y8 CPE[0]
00  // 31 x72y8 CPE[1]
00  // 32 x72y8 CPE[2]
00  // 33 x72y8 CPE[3]
00  // 34 x72y8 CPE[4]
00  // 35 x72y8 CPE[5]
00  // 36 x72y8 CPE[6]
00  // 37 x72y8 CPE[7]
00  // 38 x72y8 CPE[8]
00  // 39 x72y8 CPE[9]
00  // 40 x71y7 INMUX plane 2,1
00  // 41 x71y7 INMUX plane 4,3
00  // 42 x71y7 INMUX plane 6,5
00  // 43 x71y7 INMUX plane 8,7
00  // 44 x71y7 INMUX plane 10,9
00  // 45 x71y7 INMUX plane 12,11
00  // 46 x71y8 INMUX plane 2,1
00  // 47 x71y8 INMUX plane 4,3
00  // 48 x71y8 INMUX plane 6,5
00  // 49 x71y8 INMUX plane 8,7
00  // 50 x71y8 INMUX plane 10,9
00  // 51 x71y8 INMUX plane 12,11
00  // 52 x72y7 INMUX plane 2,1
00  // 53 x72y7 INMUX plane 4,3
00  // 54 x72y7 INMUX plane 6,5
00  // 55 x72y7 INMUX plane 8,7
00  // 56 x72y7 INMUX plane 10,9
01  // 57 x72y7 INMUX plane 12,11
00  // 58 x72y8 INMUX plane 2,1
00  // 59 x72y8 INMUX plane 4,3
00  // 60 x72y8 INMUX plane 6,5
00  // 61 x72y8 INMUX plane 8,7
00  // 62 x72y8 INMUX plane 10,9
00  // 63 x72y8 INMUX plane 12,11
00  // 64 x71y7 SB_BIG plane 1
00  // 65 x71y7 SB_BIG plane 1
00  // 66 x71y7 SB_DRIVE plane 2,1
00  // 67 x71y7 SB_BIG plane 2
00  // 68 x71y7 SB_BIG plane 2
00  // 69 x71y7 SB_BIG plane 3
00  // 70 x71y7 SB_BIG plane 3
00  // 71 x71y7 SB_DRIVE plane 4,3
00  // 72 x71y7 SB_BIG plane 4
00  // 73 x71y7 SB_BIG plane 4
00  // 74 x71y7 SB_BIG plane 5
00  // 75 x71y7 SB_BIG plane 5
00  // 76 x71y7 SB_DRIVE plane 6,5
00  // 77 x71y7 SB_BIG plane 6
00  // 78 x71y7 SB_BIG plane 6
00  // 79 x71y7 SB_BIG plane 7
00  // 80 x71y7 SB_BIG plane 7
00  // 81 x71y7 SB_DRIVE plane 8,7
00  // 82 x71y7 SB_BIG plane 8
00  // 83 x71y7 SB_BIG plane 8
00  // 84 x71y7 SB_BIG plane 9
00  // 85 x71y7 SB_BIG plane 9
00  // 86 x71y7 SB_DRIVE plane 10,9
00  // 87 x71y7 SB_BIG plane 10
00  // 88 x71y7 SB_BIG plane 10
31  // 89 x71y7 SB_BIG plane 11
00  // 90 x71y7 SB_BIG plane 11
01  // 91 x71y7 SB_DRIVE plane 12,11
10 // -- CRC low byte
BD // -- CRC high byte


// Config Latches on x73y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 44FC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
25 // x_sel: 73
04 // y_sel: 7
71 // -- CRC low byte
E7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4504
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x73y7 CPE[0]
00  //  1 x73y7 CPE[1]
00  //  2 x73y7 CPE[2]
00  //  3 x73y7 CPE[3]
00  //  4 x73y7 CPE[4]
00  //  5 x73y7 CPE[5]
00  //  6 x73y7 CPE[6]
00  //  7 x73y7 CPE[7]
00  //  8 x73y7 CPE[8]
00  //  9 x73y7 CPE[9]
00  // 10 x73y8 CPE[0]
00  // 11 x73y8 CPE[1]
00  // 12 x73y8 CPE[2]
00  // 13 x73y8 CPE[3]
00  // 14 x73y8 CPE[4]
00  // 15 x73y8 CPE[5]
00  // 16 x73y8 CPE[6]
00  // 17 x73y8 CPE[7]
00  // 18 x73y8 CPE[8]
00  // 19 x73y8 CPE[9]
00  // 20 x74y7 CPE[0]
00  // 21 x74y7 CPE[1]
00  // 22 x74y7 CPE[2]
00  // 23 x74y7 CPE[3]
00  // 24 x74y7 CPE[4]
00  // 25 x74y7 CPE[5]
00  // 26 x74y7 CPE[6]
00  // 27 x74y7 CPE[7]
00  // 28 x74y7 CPE[8]
00  // 29 x74y7 CPE[9]
00  // 30 x74y8 CPE[0]
00  // 31 x74y8 CPE[1]
00  // 32 x74y8 CPE[2]
00  // 33 x74y8 CPE[3]
00  // 34 x74y8 CPE[4]
00  // 35 x74y8 CPE[5]
00  // 36 x74y8 CPE[6]
00  // 37 x74y8 CPE[7]
00  // 38 x74y8 CPE[8]
00  // 39 x74y8 CPE[9]
00  // 40 x73y7 INMUX plane 2,1
00  // 41 x73y7 INMUX plane 4,3
00  // 42 x73y7 INMUX plane 6,5
00  // 43 x73y7 INMUX plane 8,7
00  // 44 x73y7 INMUX plane 10,9
01  // 45 x73y7 INMUX plane 12,11
8D // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x75y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4538     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
26 // x_sel: 75
04 // y_sel: 7
19 // -- CRC low byte
CD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4540
5A // Length: 90
42 // -- CRC low byte
C5 // -- CRC high byte
00  //  0 x75y7 CPE[0]
00  //  1 x75y7 CPE[1]
00  //  2 x75y7 CPE[2]
00  //  3 x75y7 CPE[3]
00  //  4 x75y7 CPE[4]
00  //  5 x75y7 CPE[5]
00  //  6 x75y7 CPE[6]
00  //  7 x75y7 CPE[7]
00  //  8 x75y7 CPE[8]
00  //  9 x75y7 CPE[9]
00  // 10 x75y8 CPE[0]
00  // 11 x75y8 CPE[1]
00  // 12 x75y8 CPE[2]
00  // 13 x75y8 CPE[3]
00  // 14 x75y8 CPE[4]
00  // 15 x75y8 CPE[5]
00  // 16 x75y8 CPE[6]
00  // 17 x75y8 CPE[7]
00  // 18 x75y8 CPE[8]
00  // 19 x75y8 CPE[9]
00  // 20 x76y7 CPE[0]
00  // 21 x76y7 CPE[1]
00  // 22 x76y7 CPE[2]
00  // 23 x76y7 CPE[3]
00  // 24 x76y7 CPE[4]
00  // 25 x76y7 CPE[5]
00  // 26 x76y7 CPE[6]
00  // 27 x76y7 CPE[7]
00  // 28 x76y7 CPE[8]
00  // 29 x76y7 CPE[9]
00  // 30 x76y8 CPE[0]
00  // 31 x76y8 CPE[1]
00  // 32 x76y8 CPE[2]
00  // 33 x76y8 CPE[3]
00  // 34 x76y8 CPE[4]
00  // 35 x76y8 CPE[5]
00  // 36 x76y8 CPE[6]
00  // 37 x76y8 CPE[7]
00  // 38 x76y8 CPE[8]
00  // 39 x76y8 CPE[9]
00  // 40 x75y7 INMUX plane 2,1
00  // 41 x75y7 INMUX plane 4,3
00  // 42 x75y7 INMUX plane 6,5
00  // 43 x75y7 INMUX plane 8,7
00  // 44 x75y7 INMUX plane 10,9
00  // 45 x75y7 INMUX plane 12,11
00  // 46 x75y8 INMUX plane 2,1
00  // 47 x75y8 INMUX plane 4,3
00  // 48 x75y8 INMUX plane 6,5
00  // 49 x75y8 INMUX plane 8,7
00  // 50 x75y8 INMUX plane 10,9
00  // 51 x75y8 INMUX plane 12,11
00  // 52 x76y7 INMUX plane 2,1
00  // 53 x76y7 INMUX plane 4,3
00  // 54 x76y7 INMUX plane 6,5
00  // 55 x76y7 INMUX plane 8,7
00  // 56 x76y7 INMUX plane 10,9
01  // 57 x76y7 INMUX plane 12,11
00  // 58 x76y8 INMUX plane 2,1
00  // 59 x76y8 INMUX plane 4,3
00  // 60 x76y8 INMUX plane 6,5
00  // 61 x76y8 INMUX plane 8,7
00  // 62 x76y8 INMUX plane 10,9
00  // 63 x76y8 INMUX plane 12,11
00  // 64 x75y7 SB_BIG plane 1
00  // 65 x75y7 SB_BIG plane 1
00  // 66 x75y7 SB_DRIVE plane 2,1
00  // 67 x75y7 SB_BIG plane 2
00  // 68 x75y7 SB_BIG plane 2
00  // 69 x75y7 SB_BIG plane 3
00  // 70 x75y7 SB_BIG plane 3
00  // 71 x75y7 SB_DRIVE plane 4,3
00  // 72 x75y7 SB_BIG plane 4
00  // 73 x75y7 SB_BIG plane 4
00  // 74 x75y7 SB_BIG plane 5
00  // 75 x75y7 SB_BIG plane 5
00  // 76 x75y7 SB_DRIVE plane 6,5
00  // 77 x75y7 SB_BIG plane 6
00  // 78 x75y7 SB_BIG plane 6
00  // 79 x75y7 SB_BIG plane 7
00  // 80 x75y7 SB_BIG plane 7
00  // 81 x75y7 SB_DRIVE plane 8,7
00  // 82 x75y7 SB_BIG plane 8
00  // 83 x75y7 SB_BIG plane 8
00  // 84 x75y7 SB_BIG plane 9
00  // 85 x75y7 SB_BIG plane 9
00  // 86 x75y7 SB_DRIVE plane 10,9
00  // 87 x75y7 SB_BIG plane 10
00  // 88 x75y7 SB_BIG plane 10
31  // 89 x75y7 SB_BIG plane 11
D3 // -- CRC low byte
D0 // -- CRC high byte


// Config Latches on x77y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 45A0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
27 // x_sel: 77
04 // y_sel: 7
C1 // -- CRC low byte
D4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 45A8
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x77y7 CPE[0]
00  //  1 x77y7 CPE[1]
00  //  2 x77y7 CPE[2]
00  //  3 x77y7 CPE[3]
00  //  4 x77y7 CPE[4]
00  //  5 x77y7 CPE[5]
00  //  6 x77y7 CPE[6]
00  //  7 x77y7 CPE[7]
00  //  8 x77y7 CPE[8]
00  //  9 x77y7 CPE[9]
00  // 10 x77y8 CPE[0]
00  // 11 x77y8 CPE[1]
00  // 12 x77y8 CPE[2]
00  // 13 x77y8 CPE[3]
00  // 14 x77y8 CPE[4]
00  // 15 x77y8 CPE[5]
00  // 16 x77y8 CPE[6]
00  // 17 x77y8 CPE[7]
00  // 18 x77y8 CPE[8]
00  // 19 x77y8 CPE[9]
00  // 20 x78y7 CPE[0]
00  // 21 x78y7 CPE[1]
00  // 22 x78y7 CPE[2]
00  // 23 x78y7 CPE[3]
00  // 24 x78y7 CPE[4]
00  // 25 x78y7 CPE[5]
00  // 26 x78y7 CPE[6]
00  // 27 x78y7 CPE[7]
00  // 28 x78y7 CPE[8]
00  // 29 x78y7 CPE[9]
00  // 30 x78y8 CPE[0]
00  // 31 x78y8 CPE[1]
00  // 32 x78y8 CPE[2]
00  // 33 x78y8 CPE[3]
00  // 34 x78y8 CPE[4]
00  // 35 x78y8 CPE[5]
00  // 36 x78y8 CPE[6]
00  // 37 x78y8 CPE[7]
00  // 38 x78y8 CPE[8]
00  // 39 x78y8 CPE[9]
00  // 40 x77y7 INMUX plane 2,1
00  // 41 x77y7 INMUX plane 4,3
00  // 42 x77y7 INMUX plane 6,5
00  // 43 x77y7 INMUX plane 8,7
00  // 44 x77y7 INMUX plane 10,9
01  // 45 x77y7 INMUX plane 12,11
8D // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x79y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 45DC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
28 // x_sel: 79
04 // y_sel: 7
09 // -- CRC low byte
57 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 45E4
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x79y7 CPE[0]
00  //  1 x79y7 CPE[1]
00  //  2 x79y7 CPE[2]
00  //  3 x79y7 CPE[3]
00  //  4 x79y7 CPE[4]
00  //  5 x79y7 CPE[5]
00  //  6 x79y7 CPE[6]
00  //  7 x79y7 CPE[7]
00  //  8 x79y7 CPE[8]
00  //  9 x79y7 CPE[9]
00  // 10 x79y8 CPE[0]
00  // 11 x79y8 CPE[1]
00  // 12 x79y8 CPE[2]
00  // 13 x79y8 CPE[3]
00  // 14 x79y8 CPE[4]
00  // 15 x79y8 CPE[5]
00  // 16 x79y8 CPE[6]
00  // 17 x79y8 CPE[7]
00  // 18 x79y8 CPE[8]
00  // 19 x79y8 CPE[9]
00  // 20 x80y7 CPE[0]
00  // 21 x80y7 CPE[1]
00  // 22 x80y7 CPE[2]
00  // 23 x80y7 CPE[3]
00  // 24 x80y7 CPE[4]
00  // 25 x80y7 CPE[5]
00  // 26 x80y7 CPE[6]
00  // 27 x80y7 CPE[7]
00  // 28 x80y7 CPE[8]
00  // 29 x80y7 CPE[9]
00  // 30 x80y8 CPE[0]
00  // 31 x80y8 CPE[1]
00  // 32 x80y8 CPE[2]
00  // 33 x80y8 CPE[3]
00  // 34 x80y8 CPE[4]
00  // 35 x80y8 CPE[5]
00  // 36 x80y8 CPE[6]
00  // 37 x80y8 CPE[7]
00  // 38 x80y8 CPE[8]
00  // 39 x80y8 CPE[9]
00  // 40 x79y7 INMUX plane 2,1
00  // 41 x79y7 INMUX plane 4,3
00  // 42 x79y7 INMUX plane 6,5
00  // 43 x79y7 INMUX plane 8,7
00  // 44 x79y7 INMUX plane 10,9
00  // 45 x79y7 INMUX plane 12,11
00  // 46 x79y8 INMUX plane 2,1
00  // 47 x79y8 INMUX plane 4,3
00  // 48 x79y8 INMUX plane 6,5
00  // 49 x79y8 INMUX plane 8,7
00  // 50 x79y8 INMUX plane 10,9
00  // 51 x79y8 INMUX plane 12,11
00  // 52 x80y7 INMUX plane 2,1
00  // 53 x80y7 INMUX plane 4,3
00  // 54 x80y7 INMUX plane 6,5
00  // 55 x80y7 INMUX plane 8,7
00  // 56 x80y7 INMUX plane 10,9
01  // 57 x80y7 INMUX plane 12,11
00  // 58 x80y8 INMUX plane 2,1
00  // 59 x80y8 INMUX plane 4,3
00  // 60 x80y8 INMUX plane 6,5
00  // 61 x80y8 INMUX plane 8,7
00  // 62 x80y8 INMUX plane 10,9
00  // 63 x80y8 INMUX plane 12,11
00  // 64 x79y7 SB_BIG plane 1
00  // 65 x79y7 SB_BIG plane 1
00  // 66 x79y7 SB_DRIVE plane 2,1
00  // 67 x79y7 SB_BIG plane 2
00  // 68 x79y7 SB_BIG plane 2
00  // 69 x79y7 SB_BIG plane 3
00  // 70 x79y7 SB_BIG plane 3
00  // 71 x79y7 SB_DRIVE plane 4,3
00  // 72 x79y7 SB_BIG plane 4
00  // 73 x79y7 SB_BIG plane 4
00  // 74 x79y7 SB_BIG plane 5
00  // 75 x79y7 SB_BIG plane 5
00  // 76 x79y7 SB_DRIVE plane 6,5
00  // 77 x79y7 SB_BIG plane 6
00  // 78 x79y7 SB_BIG plane 6
00  // 79 x79y7 SB_BIG plane 7
00  // 80 x79y7 SB_BIG plane 7
00  // 81 x79y7 SB_DRIVE plane 8,7
00  // 82 x79y7 SB_BIG plane 8
00  // 83 x79y7 SB_BIG plane 8
00  // 84 x79y7 SB_BIG plane 9
00  // 85 x79y7 SB_BIG plane 9
00  // 86 x79y7 SB_DRIVE plane 10,9
00  // 87 x79y7 SB_BIG plane 10
00  // 88 x79y7 SB_BIG plane 10
39  // 89 x79y7 SB_BIG plane 11
00  // 90 x79y7 SB_BIG plane 11
05  // 91 x79y7 SB_DRIVE plane 12,11
F6 // -- CRC low byte
3D // -- CRC high byte


// Config Latches on x81y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4646     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
29 // x_sel: 81
04 // y_sel: 7
D1 // -- CRC low byte
4E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 464E
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x81y7 CPE[0]
00  //  1 x81y7 CPE[1]
00  //  2 x81y7 CPE[2]
00  //  3 x81y7 CPE[3]
00  //  4 x81y7 CPE[4]
00  //  5 x81y7 CPE[5]
00  //  6 x81y7 CPE[6]
00  //  7 x81y7 CPE[7]
00  //  8 x81y7 CPE[8]
00  //  9 x81y7 CPE[9]
00  // 10 x81y8 CPE[0]
00  // 11 x81y8 CPE[1]
00  // 12 x81y8 CPE[2]
00  // 13 x81y8 CPE[3]
00  // 14 x81y8 CPE[4]
00  // 15 x81y8 CPE[5]
00  // 16 x81y8 CPE[6]
00  // 17 x81y8 CPE[7]
00  // 18 x81y8 CPE[8]
00  // 19 x81y8 CPE[9]
00  // 20 x82y7 CPE[0]
00  // 21 x82y7 CPE[1]
00  // 22 x82y7 CPE[2]
00  // 23 x82y7 CPE[3]
00  // 24 x82y7 CPE[4]
00  // 25 x82y7 CPE[5]
00  // 26 x82y7 CPE[6]
00  // 27 x82y7 CPE[7]
00  // 28 x82y7 CPE[8]
00  // 29 x82y7 CPE[9]
00  // 30 x82y8 CPE[0]
00  // 31 x82y8 CPE[1]
00  // 32 x82y8 CPE[2]
00  // 33 x82y8 CPE[3]
00  // 34 x82y8 CPE[4]
00  // 35 x82y8 CPE[5]
00  // 36 x82y8 CPE[6]
00  // 37 x82y8 CPE[7]
00  // 38 x82y8 CPE[8]
00  // 39 x82y8 CPE[9]
00  // 40 x81y7 INMUX plane 2,1
00  // 41 x81y7 INMUX plane 4,3
00  // 42 x81y7 INMUX plane 6,5
00  // 43 x81y7 INMUX plane 8,7
00  // 44 x81y7 INMUX plane 10,9
01  // 45 x81y7 INMUX plane 12,11
8D // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x87y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4682     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2C // x_sel: 87
04 // y_sel: 7
69 // -- CRC low byte
30 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 468A
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x87y7 CPE[0]
00  //  1 x87y7 CPE[1]
00  //  2 x87y7 CPE[2]
00  //  3 x87y7 CPE[3]
00  //  4 x87y7 CPE[4]
00  //  5 x87y7 CPE[5]
00  //  6 x87y7 CPE[6]
00  //  7 x87y7 CPE[7]
00  //  8 x87y7 CPE[8]
00  //  9 x87y7 CPE[9]
00  // 10 x87y8 CPE[0]
00  // 11 x87y8 CPE[1]
00  // 12 x87y8 CPE[2]
00  // 13 x87y8 CPE[3]
00  // 14 x87y8 CPE[4]
00  // 15 x87y8 CPE[5]
00  // 16 x87y8 CPE[6]
00  // 17 x87y8 CPE[7]
00  // 18 x87y8 CPE[8]
00  // 19 x87y8 CPE[9]
00  // 20 x88y7 CPE[0]
00  // 21 x88y7 CPE[1]
00  // 22 x88y7 CPE[2]
00  // 23 x88y7 CPE[3]
00  // 24 x88y7 CPE[4]
00  // 25 x88y7 CPE[5]
00  // 26 x88y7 CPE[6]
00  // 27 x88y7 CPE[7]
00  // 28 x88y7 CPE[8]
00  // 29 x88y7 CPE[9]
00  // 30 x88y8 CPE[0]
00  // 31 x88y8 CPE[1]
00  // 32 x88y8 CPE[2]
00  // 33 x88y8 CPE[3]
00  // 34 x88y8 CPE[4]
00  // 35 x88y8 CPE[5]
00  // 36 x88y8 CPE[6]
00  // 37 x88y8 CPE[7]
00  // 38 x88y8 CPE[8]
00  // 39 x88y8 CPE[9]
00  // 40 x87y7 INMUX plane 2,1
00  // 41 x87y7 INMUX plane 4,3
00  // 42 x87y7 INMUX plane 6,5
00  // 43 x87y7 INMUX plane 8,7
00  // 44 x87y7 INMUX plane 10,9
00  // 45 x87y7 INMUX plane 12,11
00  // 46 x87y8 INMUX plane 2,1
00  // 47 x87y8 INMUX plane 4,3
00  // 48 x87y8 INMUX plane 6,5
00  // 49 x87y8 INMUX plane 8,7
00  // 50 x87y8 INMUX plane 10,9
01  // 51 x87y8 INMUX plane 12,11
00  // 52 x88y7 INMUX plane 2,1
00  // 53 x88y7 INMUX plane 4,3
00  // 54 x88y7 INMUX plane 6,5
00  // 55 x88y7 INMUX plane 8,7
00  // 56 x88y7 INMUX plane 10,9
01  // 57 x88y7 INMUX plane 12,11
00  // 58 x88y8 INMUX plane 2,1
00  // 59 x88y8 INMUX plane 4,3
00  // 60 x88y8 INMUX plane 6,5
00  // 61 x88y8 INMUX plane 8,7
00  // 62 x88y8 INMUX plane 10,9
00  // 63 x88y8 INMUX plane 12,11
00  // 64 x87y7 SB_BIG plane 1
00  // 65 x87y7 SB_BIG plane 1
00  // 66 x87y7 SB_DRIVE plane 2,1
00  // 67 x87y7 SB_BIG plane 2
00  // 68 x87y7 SB_BIG plane 2
00  // 69 x87y7 SB_BIG plane 3
00  // 70 x87y7 SB_BIG plane 3
00  // 71 x87y7 SB_DRIVE plane 4,3
00  // 72 x87y7 SB_BIG plane 4
00  // 73 x87y7 SB_BIG plane 4
00  // 74 x87y7 SB_BIG plane 5
00  // 75 x87y7 SB_BIG plane 5
00  // 76 x87y7 SB_DRIVE plane 6,5
00  // 77 x87y7 SB_BIG plane 6
00  // 78 x87y7 SB_BIG plane 6
00  // 79 x87y7 SB_BIG plane 7
00  // 80 x87y7 SB_BIG plane 7
00  // 81 x87y7 SB_DRIVE plane 8,7
00  // 82 x87y7 SB_BIG plane 8
00  // 83 x87y7 SB_BIG plane 8
00  // 84 x87y7 SB_BIG plane 9
00  // 85 x87y7 SB_BIG plane 9
00  // 86 x87y7 SB_DRIVE plane 10,9
00  // 87 x87y7 SB_BIG plane 10
00  // 88 x87y7 SB_BIG plane 10
70  // 89 x87y7 SB_BIG plane 11
00  // 90 x87y7 SB_BIG plane 11
01  // 91 x87y7 SB_DRIVE plane 12,11
6D // -- CRC low byte
7F // -- CRC high byte


// Config Latches on x89y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 46EC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
04 // y_sel: 7
B1 // -- CRC low byte
29 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 46F4
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x89y7 CPE[0]
00  //  1 x89y7 CPE[1]
00  //  2 x89y7 CPE[2]
00  //  3 x89y7 CPE[3]
00  //  4 x89y7 CPE[4]
00  //  5 x89y7 CPE[5]
00  //  6 x89y7 CPE[6]
00  //  7 x89y7 CPE[7]
00  //  8 x89y7 CPE[8]
00  //  9 x89y7 CPE[9]
00  // 10 x89y8 CPE[0]  _a277  C_AND////    _a106  C_///AND/
00  // 11 x89y8 CPE[1]
00  // 12 x89y8 CPE[2]
00  // 13 x89y8 CPE[3]
00  // 14 x89y8 CPE[4]
00  // 15 x89y8 CPE[5]
00  // 16 x89y8 CPE[6]
00  // 17 x89y8 CPE[7]
00  // 18 x89y8 CPE[8]
00  // 19 x89y8 CPE[9]
00  // 20 x90y7 CPE[0]
00  // 21 x90y7 CPE[1]
00  // 22 x90y7 CPE[2]
00  // 23 x90y7 CPE[3]
00  // 24 x90y7 CPE[4]
00  // 25 x90y7 CPE[5]
00  // 26 x90y7 CPE[6]
00  // 27 x90y7 CPE[7]
00  // 28 x90y7 CPE[8]
00  // 29 x90y7 CPE[9]
00  // 30 x90y8 CPE[0]
00  // 31 x90y8 CPE[1]
00  // 32 x90y8 CPE[2]
00  // 33 x90y8 CPE[3]
00  // 34 x90y8 CPE[4]
00  // 35 x90y8 CPE[5]
00  // 36 x90y8 CPE[6]
00  // 37 x90y8 CPE[7]
00  // 38 x90y8 CPE[8]
00  // 39 x90y8 CPE[9]
00  // 40 x89y7 INMUX plane 2,1
00  // 41 x89y7 INMUX plane 4,3
00  // 42 x89y7 INMUX plane 6,5
00  // 43 x89y7 INMUX plane 8,7
00  // 44 x89y7 INMUX plane 10,9
00  // 45 x89y7 INMUX plane 12,11
2D  // 46 x89y8 INMUX plane 2,1
28  // 47 x89y8 INMUX plane 4,3
18  // 48 x89y8 INMUX plane 6,5
30  // 49 x89y8 INMUX plane 8,7
08  // 50 x89y8 INMUX plane 10,9
00  // 51 x89y8 INMUX plane 12,11
18  // 52 x90y7 INMUX plane 2,1
00  // 53 x90y7 INMUX plane 4,3
00  // 54 x90y7 INMUX plane 6,5
40  // 55 x90y7 INMUX plane 8,7
00  // 56 x90y7 INMUX plane 10,9
01  // 57 x90y7 INMUX plane 12,11
00  // 58 x90y8 INMUX plane 2,1
00  // 59 x90y8 INMUX plane 4,3
10  // 60 x90y8 INMUX plane 6,5
00  // 61 x90y8 INMUX plane 8,7
00  // 62 x90y8 INMUX plane 10,9
04  // 63 x90y8 INMUX plane 12,11
00  // 64 x90y8 SB_BIG plane 1
01  // 65 x90y8 SB_BIG plane 1
00  // 66 x90y8 SB_DRIVE plane 2,1
41  // 67 x90y8 SB_BIG plane 2
42  // 68 x90y8 SB_BIG plane 2
00  // 69 x90y8 SB_BIG plane 3
00  // 70 x90y8 SB_BIG plane 3
00  // 71 x90y8 SB_DRIVE plane 4,3
00  // 72 x90y8 SB_BIG plane 4
00  // 73 x90y8 SB_BIG plane 4
00  // 74 x90y8 SB_BIG plane 5
00  // 75 x90y8 SB_BIG plane 5
00  // 76 x90y8 SB_DRIVE plane 6,5
48  // 77 x90y8 SB_BIG plane 6
12  // 78 x90y8 SB_BIG plane 6
00  // 79 x90y8 SB_BIG plane 7
00  // 80 x90y8 SB_BIG plane 7
00  // 81 x90y8 SB_DRIVE plane 8,7
00  // 82 x90y8 SB_BIG plane 8
00  // 83 x90y8 SB_BIG plane 8
01  // 84 x90y8 SB_BIG plane 9
01  // 85 x90y8 SB_BIG plane 9
00  // 86 x90y8 SB_DRIVE plane 10,9
00  // 87 x90y8 SB_BIG plane 10
00  // 88 x90y8 SB_BIG plane 10
00  // 89 x90y8 SB_BIG plane 11
00  // 90 x90y8 SB_BIG plane 11
00  // 91 x90y8 SB_DRIVE plane 12,11
00  // 92 x90y8 SB_BIG plane 12
00  // 93 x90y8 SB_BIG plane 12
00  // 94 x89y7 SB_SML plane 1
80  // 95 x89y7 SB_SML plane 2,1
2A  // 96 x89y7 SB_SML plane 2
00  // 97 x89y7 SB_SML plane 3
00  // 98 x89y7 SB_SML plane 4,3
00  // 99 x89y7 SB_SML plane 4
00  // 100 x89y7 SB_SML plane 5
80  // 101 x89y7 SB_SML plane 6,5
2A  // 102 x89y7 SB_SML plane 6
00  // 103 x89y7 SB_SML plane 7
00  // 104 x89y7 SB_SML plane 8,7
00  // 105 x89y7 SB_SML plane 8
00  // 106 x89y7 SB_SML plane 9
00  // 107 x89y7 SB_SML plane 10,9
00  // 108 x89y7 SB_SML plane 10
11  // 109 x89y7 SB_SML plane 11
54 // -- CRC low byte
46 // -- CRC high byte


// Config Latches on x91y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4768     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
04 // y_sel: 7
D9 // -- CRC low byte
03 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4770
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x91y7 CPE[0]
00  //  1 x91y7 CPE[1]
00  //  2 x91y7 CPE[2]
00  //  3 x91y7 CPE[3]
00  //  4 x91y7 CPE[4]
00  //  5 x91y7 CPE[5]
00  //  6 x91y7 CPE[6]
00  //  7 x91y7 CPE[7]
00  //  8 x91y7 CPE[8]
00  //  9 x91y7 CPE[9]
00  // 10 x91y8 CPE[0]
00  // 11 x91y8 CPE[1]
00  // 12 x91y8 CPE[2]
00  // 13 x91y8 CPE[3]
00  // 14 x91y8 CPE[4]
00  // 15 x91y8 CPE[5]
00  // 16 x91y8 CPE[6]
00  // 17 x91y8 CPE[7]
00  // 18 x91y8 CPE[8]
00  // 19 x91y8 CPE[9]
00  // 20 x92y7 CPE[0]  net1 = net2: _a502  C_AND/D//AND/D
00  // 21 x92y7 CPE[1]
00  // 22 x92y7 CPE[2]
00  // 23 x92y7 CPE[3]
00  // 24 x92y7 CPE[4]
00  // 25 x92y7 CPE[5]
00  // 26 x92y7 CPE[6]
00  // 27 x92y7 CPE[7]
00  // 28 x92y7 CPE[8]
00  // 29 x92y7 CPE[9]
00  // 30 x92y8 CPE[0]
00  // 31 x92y8 CPE[1]
00  // 32 x92y8 CPE[2]
00  // 33 x92y8 CPE[3]
00  // 34 x92y8 CPE[4]
00  // 35 x92y8 CPE[5]
00  // 36 x92y8 CPE[6]
00  // 37 x92y8 CPE[7]
00  // 38 x92y8 CPE[8]
00  // 39 x92y8 CPE[9]
03  // 40 x91y7 INMUX plane 2,1
00  // 41 x91y7 INMUX plane 4,3
00  // 42 x91y7 INMUX plane 6,5
03  // 43 x91y7 INMUX plane 8,7
00  // 44 x91y7 INMUX plane 10,9
00  // 45 x91y7 INMUX plane 12,11
20  // 46 x91y8 INMUX plane 2,1
00  // 47 x91y8 INMUX plane 4,3
00  // 48 x91y8 INMUX plane 6,5
18  // 49 x91y8 INMUX plane 8,7
00  // 50 x91y8 INMUX plane 10,9
00  // 51 x91y8 INMUX plane 12,11
00  // 52 x92y7 INMUX plane 2,1
30  // 53 x92y7 INMUX plane 4,3
00  // 54 x92y7 INMUX plane 6,5
2B  // 55 x92y7 INMUX plane 8,7
29  // 56 x92y7 INMUX plane 10,9
00  // 57 x92y7 INMUX plane 12,11
0C  // 58 x92y8 INMUX plane 2,1
00  // 59 x92y8 INMUX plane 4,3
00  // 60 x92y8 INMUX plane 6,5
04  // 61 x92y8 INMUX plane 8,7
80  // 62 x92y8 INMUX plane 10,9
04  // 63 x92y8 INMUX plane 12,11
00  // 64 x91y7 SB_BIG plane 1
00  // 65 x91y7 SB_BIG plane 1
00  // 66 x91y7 SB_DRIVE plane 2,1
00  // 67 x91y7 SB_BIG plane 2
00  // 68 x91y7 SB_BIG plane 2
48  // 69 x91y7 SB_BIG plane 3
12  // 70 x91y7 SB_BIG plane 3
00  // 71 x91y7 SB_DRIVE plane 4,3
00  // 72 x91y7 SB_BIG plane 4
00  // 73 x91y7 SB_BIG plane 4
00  // 74 x91y7 SB_BIG plane 5
00  // 75 x91y7 SB_BIG plane 5
00  // 76 x91y7 SB_DRIVE plane 6,5
00  // 77 x91y7 SB_BIG plane 6
00  // 78 x91y7 SB_BIG plane 6
41  // 79 x91y7 SB_BIG plane 7
12  // 80 x91y7 SB_BIG plane 7
00  // 81 x91y7 SB_DRIVE plane 8,7
00  // 82 x91y7 SB_BIG plane 8
00  // 83 x91y7 SB_BIG plane 8
00  // 84 x91y7 SB_BIG plane 9
00  // 85 x91y7 SB_BIG plane 9
00  // 86 x91y7 SB_DRIVE plane 10,9
00  // 87 x91y7 SB_BIG plane 10
00  // 88 x91y7 SB_BIG plane 10
70  // 89 x91y7 SB_BIG plane 11
00  // 90 x91y7 SB_BIG plane 11
00  // 91 x91y7 SB_DRIVE plane 12,11
00  // 92 x91y7 SB_BIG plane 12
00  // 93 x91y7 SB_BIG plane 12
00  // 94 x92y8 SB_SML plane 1
00  // 95 x92y8 SB_SML plane 2,1
00  // 96 x92y8 SB_SML plane 2
A1  // 97 x92y8 SB_SML plane 3
02  // 98 x92y8 SB_SML plane 4,3
00  // 99 x92y8 SB_SML plane 4
00  // 100 x92y8 SB_SML plane 5
00  // 101 x92y8 SB_SML plane 6,5
18  // 102 x92y8 SB_SML plane 6
A1  // 103 x92y8 SB_SML plane 7
00  // 104 x92y8 SB_SML plane 8,7
00  // 105 x92y8 SB_SML plane 8
00  // 106 x92y8 SB_SML plane 9
00  // 107 x92y8 SB_SML plane 10,9
00  // 108 x92y8 SB_SML plane 10
26  // 109 x92y8 SB_SML plane 11
26 // -- CRC low byte
94 // -- CRC high byte


// Config Latches on x93y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 47E4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
04 // y_sel: 7
01 // -- CRC low byte
1A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 47EC
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x93y7 CPE[0]
00  //  1 x93y7 CPE[1]
00  //  2 x93y7 CPE[2]
00  //  3 x93y7 CPE[3]
00  //  4 x93y7 CPE[4]
00  //  5 x93y7 CPE[5]
00  //  6 x93y7 CPE[6]
00  //  7 x93y7 CPE[7]
00  //  8 x93y7 CPE[8]
00  //  9 x93y7 CPE[9]
00  // 10 x93y8 CPE[0]
00  // 11 x93y8 CPE[1]
00  // 12 x93y8 CPE[2]
00  // 13 x93y8 CPE[3]
00  // 14 x93y8 CPE[4]
00  // 15 x93y8 CPE[5]
00  // 16 x93y8 CPE[6]
00  // 17 x93y8 CPE[7]
00  // 18 x93y8 CPE[8]
00  // 19 x93y8 CPE[9]
00  // 20 x94y7 CPE[0]  _a18  C_AND////    
00  // 21 x94y7 CPE[1]
00  // 22 x94y7 CPE[2]
00  // 23 x94y7 CPE[3]
00  // 24 x94y7 CPE[4]
00  // 25 x94y7 CPE[5]
00  // 26 x94y7 CPE[6]
00  // 27 x94y7 CPE[7]
00  // 28 x94y7 CPE[8]
00  // 29 x94y7 CPE[9]
00  // 30 x94y8 CPE[0]
00  // 31 x94y8 CPE[1]
00  // 32 x94y8 CPE[2]
00  // 33 x94y8 CPE[3]
00  // 34 x94y8 CPE[4]
00  // 35 x94y8 CPE[5]
00  // 36 x94y8 CPE[6]
00  // 37 x94y8 CPE[7]
00  // 38 x94y8 CPE[8]
00  // 39 x94y8 CPE[9]
00  // 40 x93y7 INMUX plane 2,1
00  // 41 x93y7 INMUX plane 4,3
00  // 42 x93y7 INMUX plane 6,5
01  // 43 x93y7 INMUX plane 8,7
10  // 44 x93y7 INMUX plane 10,9
01  // 45 x93y7 INMUX plane 12,11
00  // 46 x93y8 INMUX plane 2,1
01  // 47 x93y8 INMUX plane 4,3
00  // 48 x93y8 INMUX plane 6,5
2A  // 49 x93y8 INMUX plane 8,7
28  // 50 x93y8 INMUX plane 10,9
01  // 51 x93y8 INMUX plane 12,11
2D  // 52 x94y7 INMUX plane 2,1
07  // 53 x94y7 INMUX plane 4,3
2E  // 54 x94y7 INMUX plane 6,5
00  // 55 x94y7 INMUX plane 8,7
00  // 56 x94y7 INMUX plane 10,9
05  // 57 x94y7 INMUX plane 12,11
00  // 58 x94y8 INMUX plane 2,1
00  // 59 x94y8 INMUX plane 4,3
00  // 60 x94y8 INMUX plane 6,5
00  // 61 x94y8 INMUX plane 8,7
20  // 62 x94y8 INMUX plane 10,9
01  // 63 x94y8 INMUX plane 12,11
00  // 64 x94y8 SB_BIG plane 1
00  // 65 x94y8 SB_BIG plane 1
40  // 66 x94y8 SB_DRIVE plane 2,1
00  // 67 x94y8 SB_BIG plane 2
00  // 68 x94y8 SB_BIG plane 2
08  // 69 x94y8 SB_BIG plane 3
12  // 70 x94y8 SB_BIG plane 3
00  // 71 x94y8 SB_DRIVE plane 4,3
00  // 72 x94y8 SB_BIG plane 4
00  // 73 x94y8 SB_BIG plane 4
00  // 74 x94y8 SB_BIG plane 5
00  // 75 x94y8 SB_BIG plane 5
00  // 76 x94y8 SB_DRIVE plane 6,5
0B  // 77 x94y8 SB_BIG plane 6
40  // 78 x94y8 SB_BIG plane 6
9B  // 79 x94y8 SB_BIG plane 7
32  // 80 x94y8 SB_BIG plane 7
00  // 81 x94y8 SB_DRIVE plane 8,7
00  // 82 x94y8 SB_BIG plane 8
00  // 83 x94y8 SB_BIG plane 8
00  // 84 x94y8 SB_BIG plane 9
00  // 85 x94y8 SB_BIG plane 9
00  // 86 x94y8 SB_DRIVE plane 10,9
00  // 87 x94y8 SB_BIG plane 10
00  // 88 x94y8 SB_BIG plane 10
11  // 89 x94y8 SB_BIG plane 11
00  // 90 x94y8 SB_BIG plane 11
00  // 91 x94y8 SB_DRIVE plane 12,11
00  // 92 x94y8 SB_BIG plane 12
00  // 93 x94y8 SB_BIG plane 12
00  // 94 x93y7 SB_SML plane 1
00  // 95 x93y7 SB_SML plane 2,1
00  // 96 x93y7 SB_SML plane 2
A8  // 97 x93y7 SB_SML plane 3
02  // 98 x93y7 SB_SML plane 4,3
00  // 99 x93y7 SB_SML plane 4
00  // 100 x93y7 SB_SML plane 5
00  // 101 x93y7 SB_SML plane 6,5
00  // 102 x93y7 SB_SML plane 6
B1  // 103 x93y7 SB_SML plane 7
02  // 104 x93y7 SB_SML plane 8,7
A4 // -- CRC low byte
3B // -- CRC high byte


// Config Latches on x95y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 485B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
04 // y_sel: 7
58 // -- CRC low byte
0C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4863
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x95y7 CPE[0]
00  //  1 x95y7 CPE[1]
00  //  2 x95y7 CPE[2]
00  //  3 x95y7 CPE[3]
00  //  4 x95y7 CPE[4]
00  //  5 x95y7 CPE[5]
00  //  6 x95y7 CPE[6]
00  //  7 x95y7 CPE[7]
00  //  8 x95y7 CPE[8]
00  //  9 x95y7 CPE[9]
00  // 10 x95y8 CPE[0]
00  // 11 x95y8 CPE[1]
00  // 12 x95y8 CPE[2]
00  // 13 x95y8 CPE[3]
00  // 14 x95y8 CPE[4]
00  // 15 x95y8 CPE[5]
00  // 16 x95y8 CPE[6]
00  // 17 x95y8 CPE[7]
00  // 18 x95y8 CPE[8]
00  // 19 x95y8 CPE[9]
00  // 20 x96y7 CPE[0]  _a16  C_MX4a////    
00  // 21 x96y7 CPE[1]
00  // 22 x96y7 CPE[2]
00  // 23 x96y7 CPE[3]
00  // 24 x96y7 CPE[4]
00  // 25 x96y7 CPE[5]
00  // 26 x96y7 CPE[6]
00  // 27 x96y7 CPE[7]
00  // 28 x96y7 CPE[8]
00  // 29 x96y7 CPE[9]
00  // 30 x96y8 CPE[0]
00  // 31 x96y8 CPE[1]
00  // 32 x96y8 CPE[2]
00  // 33 x96y8 CPE[3]
00  // 34 x96y8 CPE[4]
00  // 35 x96y8 CPE[5]
00  // 36 x96y8 CPE[6]
00  // 37 x96y8 CPE[7]
00  // 38 x96y8 CPE[8]
00  // 39 x96y8 CPE[9]
00  // 40 x95y7 INMUX plane 2,1
00  // 41 x95y7 INMUX plane 4,3
00  // 42 x95y7 INMUX plane 6,5
01  // 43 x95y7 INMUX plane 8,7
00  // 44 x95y7 INMUX plane 10,9
00  // 45 x95y7 INMUX plane 12,11
1D  // 46 x95y8 INMUX plane 2,1
00  // 47 x95y8 INMUX plane 4,3
18  // 48 x95y8 INMUX plane 6,5
00  // 49 x95y8 INMUX plane 8,7
00  // 50 x95y8 INMUX plane 10,9
00  // 51 x95y8 INMUX plane 12,11
29  // 52 x96y7 INMUX plane 2,1
12  // 53 x96y7 INMUX plane 4,3
30  // 54 x96y7 INMUX plane 6,5
10  // 55 x96y7 INMUX plane 8,7
18  // 56 x96y7 INMUX plane 10,9
00  // 57 x96y7 INMUX plane 12,11
10  // 58 x96y8 INMUX plane 2,1
00  // 59 x96y8 INMUX plane 4,3
18  // 60 x96y8 INMUX plane 6,5
00  // 61 x96y8 INMUX plane 8,7
00  // 62 x96y8 INMUX plane 10,9
01  // 63 x96y8 INMUX plane 12,11
0B  // 64 x95y7 SB_BIG plane 1
30  // 65 x95y7 SB_BIG plane 1
00  // 66 x95y7 SB_DRIVE plane 2,1
00  // 67 x95y7 SB_BIG plane 2
00  // 68 x95y7 SB_BIG plane 2
48  // 69 x95y7 SB_BIG plane 3
12  // 70 x95y7 SB_BIG plane 3
00  // 71 x95y7 SB_DRIVE plane 4,3
00  // 72 x95y7 SB_BIG plane 4
00  // 73 x95y7 SB_BIG plane 4
00  // 74 x95y7 SB_BIG plane 5
00  // 75 x95y7 SB_BIG plane 5
00  // 76 x95y7 SB_DRIVE plane 6,5
00  // 77 x95y7 SB_BIG plane 6
00  // 78 x95y7 SB_BIG plane 6
19  // 79 x95y7 SB_BIG plane 7
24  // 80 x95y7 SB_BIG plane 7
00  // 81 x95y7 SB_DRIVE plane 8,7
00  // 82 x95y7 SB_BIG plane 8
00  // 83 x95y7 SB_BIG plane 8
00  // 84 x95y7 SB_BIG plane 9
00  // 85 x95y7 SB_BIG plane 9
00  // 86 x95y7 SB_DRIVE plane 10,9
03  // 87 x95y7 SB_BIG plane 10
22  // 88 x95y7 SB_BIG plane 10
30  // 89 x95y7 SB_BIG plane 11
00  // 90 x95y7 SB_BIG plane 11
04  // 91 x95y7 SB_DRIVE plane 12,11
00  // 92 x95y7 SB_BIG plane 12
00  // 93 x95y7 SB_BIG plane 12
00  // 94 x96y8 SB_SML plane 1
00  // 95 x96y8 SB_SML plane 2,1
00  // 96 x96y8 SB_SML plane 2
A8  // 97 x96y8 SB_SML plane 3
02  // 98 x96y8 SB_SML plane 4,3
00  // 99 x96y8 SB_SML plane 4
00  // 100 x96y8 SB_SML plane 5
40  // 101 x96y8 SB_SML plane 6,5
12  // 102 x96y8 SB_SML plane 6
4E  // 103 x96y8 SB_SML plane 7
05  // 104 x96y8 SB_SML plane 8,7
00  // 105 x96y8 SB_SML plane 8
00  // 106 x96y8 SB_SML plane 9
00  // 107 x96y8 SB_SML plane 10,9
40  // 108 x96y8 SB_SML plane 10
26  // 109 x96y8 SB_SML plane 11
19 // -- CRC low byte
FA // -- CRC high byte


// Config Latches on x97y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 48D7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
04 // y_sel: 7
80 // -- CRC low byte
15 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 48DF
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x97y7 CPE[0]
00  //  1 x97y7 CPE[1]
00  //  2 x97y7 CPE[2]
00  //  3 x97y7 CPE[3]
00  //  4 x97y7 CPE[4]
00  //  5 x97y7 CPE[5]
00  //  6 x97y7 CPE[6]
00  //  7 x97y7 CPE[7]
00  //  8 x97y7 CPE[8]
00  //  9 x97y7 CPE[9]
00  // 10 x97y8 CPE[0]  _a500  C_AND/D///    
00  // 11 x97y8 CPE[1]
00  // 12 x97y8 CPE[2]
00  // 13 x97y8 CPE[3]
00  // 14 x97y8 CPE[4]
00  // 15 x97y8 CPE[5]
00  // 16 x97y8 CPE[6]
00  // 17 x97y8 CPE[7]
00  // 18 x97y8 CPE[8]
00  // 19 x97y8 CPE[9]
00  // 20 x98y7 CPE[0]  _a789  C_////Bridge
00  // 21 x98y7 CPE[1]
00  // 22 x98y7 CPE[2]
00  // 23 x98y7 CPE[3]
00  // 24 x98y7 CPE[4]
00  // 25 x98y7 CPE[5]
00  // 26 x98y7 CPE[6]
00  // 27 x98y7 CPE[7]
00  // 28 x98y7 CPE[8]
00  // 29 x98y7 CPE[9]
00  // 30 x98y8 CPE[0]  _a790  C_////Bridge
00  // 31 x98y8 CPE[1]
00  // 32 x98y8 CPE[2]
00  // 33 x98y8 CPE[3]
00  // 34 x98y8 CPE[4]
00  // 35 x98y8 CPE[5]
00  // 36 x98y8 CPE[6]
00  // 37 x98y8 CPE[7]
00  // 38 x98y8 CPE[8]
00  // 39 x98y8 CPE[9]
00  // 40 x97y7 INMUX plane 2,1
00  // 41 x97y7 INMUX plane 4,3
00  // 42 x97y7 INMUX plane 6,5
03  // 43 x97y7 INMUX plane 8,7
00  // 44 x97y7 INMUX plane 10,9
01  // 45 x97y7 INMUX plane 12,11
10  // 46 x97y8 INMUX plane 2,1
00  // 47 x97y8 INMUX plane 4,3
00  // 48 x97y8 INMUX plane 6,5
04  // 49 x97y8 INMUX plane 8,7
21  // 50 x97y8 INMUX plane 10,9
04  // 51 x97y8 INMUX plane 12,11
00  // 52 x98y7 INMUX plane 2,1
13  // 53 x98y7 INMUX plane 4,3
00  // 54 x98y7 INMUX plane 6,5
40  // 55 x98y7 INMUX plane 8,7
08  // 56 x98y7 INMUX plane 10,9
00  // 57 x98y7 INMUX plane 12,11
04  // 58 x98y8 INMUX plane 2,1
00  // 59 x98y8 INMUX plane 4,3
00  // 60 x98y8 INMUX plane 6,5
04  // 61 x98y8 INMUX plane 8,7
00  // 62 x98y8 INMUX plane 10,9
00  // 63 x98y8 INMUX plane 12,11
00  // 64 x98y8 SB_BIG plane 1
00  // 65 x98y8 SB_BIG plane 1
00  // 66 x98y8 SB_DRIVE plane 2,1
48  // 67 x98y8 SB_BIG plane 2
16  // 68 x98y8 SB_BIG plane 2
48  // 69 x98y8 SB_BIG plane 3
32  // 70 x98y8 SB_BIG plane 3
00  // 71 x98y8 SB_DRIVE plane 4,3
48  // 72 x98y8 SB_BIG plane 4
12  // 73 x98y8 SB_BIG plane 4
00  // 74 x98y8 SB_BIG plane 5
00  // 75 x98y8 SB_BIG plane 5
00  // 76 x98y8 SB_DRIVE plane 6,5
1B  // 77 x98y8 SB_BIG plane 6
10  // 78 x98y8 SB_BIG plane 6
51  // 79 x98y8 SB_BIG plane 7
12  // 80 x98y8 SB_BIG plane 7
00  // 81 x98y8 SB_DRIVE plane 8,7
52  // 82 x98y8 SB_BIG plane 8
24  // 83 x98y8 SB_BIG plane 8
00  // 84 x98y8 SB_BIG plane 9
00  // 85 x98y8 SB_BIG plane 9
00  // 86 x98y8 SB_DRIVE plane 10,9
00  // 87 x98y8 SB_BIG plane 10
00  // 88 x98y8 SB_BIG plane 10
00  // 89 x98y8 SB_BIG plane 11
00  // 90 x98y8 SB_BIG plane 11
00  // 91 x98y8 SB_DRIVE plane 12,11
00  // 92 x98y8 SB_BIG plane 12
00  // 93 x98y8 SB_BIG plane 12
00  // 94 x97y7 SB_SML plane 1
80  // 95 x97y7 SB_SML plane 2,1
2A  // 96 x97y7 SB_SML plane 2
28  // 97 x97y7 SB_SML plane 3
82  // 98 x97y7 SB_SML plane 4,3
32  // 99 x97y7 SB_SML plane 4
00  // 100 x97y7 SB_SML plane 5
20  // 101 x97y7 SB_SML plane 6,5
5D  // 102 x97y7 SB_SML plane 6
A8  // 103 x97y7 SB_SML plane 7
82  // 104 x97y7 SB_SML plane 8,7
20  // 105 x97y7 SB_SML plane 8
60  // 106 x97y7 SB_SML plane 9
10  // 107 x97y7 SB_SML plane 10,9
00  // 108 x97y7 SB_SML plane 10
11  // 109 x97y7 SB_SML plane 11
72 // -- CRC low byte
C0 // -- CRC high byte


// Config Latches on x99y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4953     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
04 // y_sel: 7
E8 // -- CRC low byte
3F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 495B
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x99y7 CPE[0]  _a791  C_////Bridge
00  //  1 x99y7 CPE[1]
00  //  2 x99y7 CPE[2]
00  //  3 x99y7 CPE[3]
00  //  4 x99y7 CPE[4]
00  //  5 x99y7 CPE[5]
00  //  6 x99y7 CPE[6]
00  //  7 x99y7 CPE[7]
00  //  8 x99y7 CPE[8]
00  //  9 x99y7 CPE[9]
00  // 10 x99y8 CPE[0]
00  // 11 x99y8 CPE[1]
00  // 12 x99y8 CPE[2]
00  // 13 x99y8 CPE[3]
00  // 14 x99y8 CPE[4]
00  // 15 x99y8 CPE[5]
00  // 16 x99y8 CPE[6]
00  // 17 x99y8 CPE[7]
00  // 18 x99y8 CPE[8]
00  // 19 x99y8 CPE[9]
00  // 20 x100y7 CPE[0]
00  // 21 x100y7 CPE[1]
00  // 22 x100y7 CPE[2]
00  // 23 x100y7 CPE[3]
00  // 24 x100y7 CPE[4]
00  // 25 x100y7 CPE[5]
00  // 26 x100y7 CPE[6]
00  // 27 x100y7 CPE[7]
00  // 28 x100y7 CPE[8]
00  // 29 x100y7 CPE[9]
00  // 30 x100y8 CPE[0]  _a11  C_OR/D///    
00  // 31 x100y8 CPE[1]
00  // 32 x100y8 CPE[2]
00  // 33 x100y8 CPE[3]
00  // 34 x100y8 CPE[4]
00  // 35 x100y8 CPE[5]
00  // 36 x100y8 CPE[6]
00  // 37 x100y8 CPE[7]
00  // 38 x100y8 CPE[8]
00  // 39 x100y8 CPE[9]
00  // 40 x99y7 INMUX plane 2,1
03  // 41 x99y7 INMUX plane 4,3
00  // 42 x99y7 INMUX plane 6,5
00  // 43 x99y7 INMUX plane 8,7
08  // 44 x99y7 INMUX plane 10,9
00  // 45 x99y7 INMUX plane 12,11
00  // 46 x99y8 INMUX plane 2,1
04  // 47 x99y8 INMUX plane 4,3
00  // 48 x99y8 INMUX plane 6,5
01  // 49 x99y8 INMUX plane 8,7
00  // 50 x99y8 INMUX plane 10,9
04  // 51 x99y8 INMUX plane 12,11
00  // 52 x100y7 INMUX plane 2,1
00  // 53 x100y7 INMUX plane 4,3
00  // 54 x100y7 INMUX plane 6,5
00  // 55 x100y7 INMUX plane 8,7
48  // 56 x100y7 INMUX plane 10,9
01  // 57 x100y7 INMUX plane 12,11
00  // 58 x100y8 INMUX plane 2,1
00  // 59 x100y8 INMUX plane 4,3
40  // 60 x100y8 INMUX plane 6,5
28  // 61 x100y8 INMUX plane 8,7
59  // 62 x100y8 INMUX plane 10,9
04  // 63 x100y8 INMUX plane 12,11
48  // 64 x99y7 SB_BIG plane 1
12  // 65 x99y7 SB_BIG plane 1
00  // 66 x99y7 SB_DRIVE plane 2,1
00  // 67 x99y7 SB_BIG plane 2
00  // 68 x99y7 SB_BIG plane 2
00  // 69 x99y7 SB_BIG plane 3
00  // 70 x99y7 SB_BIG plane 3
20  // 71 x99y7 SB_DRIVE plane 4,3
08  // 72 x99y7 SB_BIG plane 4
10  // 73 x99y7 SB_BIG plane 4
48  // 74 x99y7 SB_BIG plane 5
12  // 75 x99y7 SB_BIG plane 5
00  // 76 x99y7 SB_DRIVE plane 6,5
00  // 77 x99y7 SB_BIG plane 6
00  // 78 x99y7 SB_BIG plane 6
00  // 79 x99y7 SB_BIG plane 7
00  // 80 x99y7 SB_BIG plane 7
00  // 81 x99y7 SB_DRIVE plane 8,7
48  // 82 x99y7 SB_BIG plane 8
12  // 83 x99y7 SB_BIG plane 8
00  // 84 x99y7 SB_BIG plane 9
00  // 85 x99y7 SB_BIG plane 9
00  // 86 x99y7 SB_DRIVE plane 10,9
50  // 87 x99y7 SB_BIG plane 10
00  // 88 x99y7 SB_BIG plane 10
38  // 89 x99y7 SB_BIG plane 11
00  // 90 x99y7 SB_BIG plane 11
00  // 91 x99y7 SB_DRIVE plane 12,11
00  // 92 x99y7 SB_BIG plane 12
00  // 93 x99y7 SB_BIG plane 12
34  // 94 x100y8 SB_SML plane 1
01  // 95 x100y8 SB_SML plane 2,1
00  // 96 x100y8 SB_SML plane 2
00  // 97 x100y8 SB_SML plane 3
80  // 98 x100y8 SB_SML plane 4,3
2A  // 99 x100y8 SB_SML plane 4
A8  // 100 x100y8 SB_SML plane 5
02  // 101 x100y8 SB_SML plane 6,5
00  // 102 x100y8 SB_SML plane 6
00  // 103 x100y8 SB_SML plane 7
80  // 104 x100y8 SB_SML plane 8,7
22  // 105 x100y8 SB_SML plane 8
40  // 106 x100y8 SB_SML plane 9
00  // 107 x100y8 SB_SML plane 10,9
00  // 108 x100y8 SB_SML plane 10
26  // 109 x100y8 SB_SML plane 11
DF // -- CRC low byte
EA // -- CRC high byte


// Config Latches on x101y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 49CF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
04 // y_sel: 7
30 // -- CRC low byte
26 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 49D7
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x101y7 CPE[0]
00  //  1 x101y7 CPE[1]
00  //  2 x101y7 CPE[2]
00  //  3 x101y7 CPE[3]
00  //  4 x101y7 CPE[4]
00  //  5 x101y7 CPE[5]
00  //  6 x101y7 CPE[6]
00  //  7 x101y7 CPE[7]
00  //  8 x101y7 CPE[8]
00  //  9 x101y7 CPE[9]
00  // 10 x101y8 CPE[0]  _a17  C_///AND/
00  // 11 x101y8 CPE[1]
00  // 12 x101y8 CPE[2]
00  // 13 x101y8 CPE[3]
00  // 14 x101y8 CPE[4]
00  // 15 x101y8 CPE[5]
00  // 16 x101y8 CPE[6]
00  // 17 x101y8 CPE[7]
00  // 18 x101y8 CPE[8]
00  // 19 x101y8 CPE[9]
00  // 20 x102y7 CPE[0]
00  // 21 x102y7 CPE[1]
00  // 22 x102y7 CPE[2]
00  // 23 x102y7 CPE[3]
00  // 24 x102y7 CPE[4]
00  // 25 x102y7 CPE[5]
00  // 26 x102y7 CPE[6]
00  // 27 x102y7 CPE[7]
00  // 28 x102y7 CPE[8]
00  // 29 x102y7 CPE[9]
00  // 30 x102y8 CPE[0]  _a25  C_MX2b////    
00  // 31 x102y8 CPE[1]
00  // 32 x102y8 CPE[2]
00  // 33 x102y8 CPE[3]
00  // 34 x102y8 CPE[4]
00  // 35 x102y8 CPE[5]
00  // 36 x102y8 CPE[6]
00  // 37 x102y8 CPE[7]
00  // 38 x102y8 CPE[8]
00  // 39 x102y8 CPE[9]
00  // 40 x101y7 INMUX plane 2,1
00  // 41 x101y7 INMUX plane 4,3
00  // 42 x101y7 INMUX plane 6,5
00  // 43 x101y7 INMUX plane 8,7
08  // 44 x101y7 INMUX plane 10,9
01  // 45 x101y7 INMUX plane 12,11
2D  // 46 x101y8 INMUX plane 2,1
00  // 47 x101y8 INMUX plane 4,3
00  // 48 x101y8 INMUX plane 6,5
03  // 49 x101y8 INMUX plane 8,7
00  // 50 x101y8 INMUX plane 10,9
01  // 51 x101y8 INMUX plane 12,11
00  // 52 x102y7 INMUX plane 2,1
00  // 53 x102y7 INMUX plane 4,3
08  // 54 x102y7 INMUX plane 6,5
00  // 55 x102y7 INMUX plane 8,7
01  // 56 x102y7 INMUX plane 10,9
01  // 57 x102y7 INMUX plane 12,11
30  // 58 x102y8 INMUX plane 2,1
00  // 59 x102y8 INMUX plane 4,3
28  // 60 x102y8 INMUX plane 6,5
2F  // 61 x102y8 INMUX plane 8,7
00  // 62 x102y8 INMUX plane 10,9
05  // 63 x102y8 INMUX plane 12,11
0B  // 64 x102y8 SB_BIG plane 1
40  // 65 x102y8 SB_BIG plane 1
00  // 66 x102y8 SB_DRIVE plane 2,1
48  // 67 x102y8 SB_BIG plane 2
10  // 68 x102y8 SB_BIG plane 2
00  // 69 x102y8 SB_BIG plane 3
00  // 70 x102y8 SB_BIG plane 3
00  // 71 x102y8 SB_DRIVE plane 4,3
48  // 72 x102y8 SB_BIG plane 4
12  // 73 x102y8 SB_BIG plane 4
00  // 74 x102y8 SB_BIG plane 5
40  // 75 x102y8 SB_BIG plane 5
00  // 76 x102y8 SB_DRIVE plane 6,5
48  // 77 x102y8 SB_BIG plane 6
12  // 78 x102y8 SB_BIG plane 6
00  // 79 x102y8 SB_BIG plane 7
00  // 80 x102y8 SB_BIG plane 7
00  // 81 x102y8 SB_DRIVE plane 8,7
48  // 82 x102y8 SB_BIG plane 8
12  // 83 x102y8 SB_BIG plane 8
00  // 84 x102y8 SB_BIG plane 9
00  // 85 x102y8 SB_BIG plane 9
00  // 86 x102y8 SB_DRIVE plane 10,9
00  // 87 x102y8 SB_BIG plane 10
00  // 88 x102y8 SB_BIG plane 10
00  // 89 x102y8 SB_BIG plane 11
00  // 90 x102y8 SB_BIG plane 11
00  // 91 x102y8 SB_DRIVE plane 12,11
00  // 92 x102y8 SB_BIG plane 12
00  // 93 x102y8 SB_BIG plane 12
00  // 94 x101y7 SB_SML plane 1
80  // 95 x101y7 SB_SML plane 2,1
2A  // 96 x101y7 SB_SML plane 2
00  // 97 x101y7 SB_SML plane 3
80  // 98 x101y7 SB_SML plane 4,3
28  // 99 x101y7 SB_SML plane 4
00  // 100 x101y7 SB_SML plane 5
10  // 101 x101y7 SB_SML plane 6,5
22  // 102 x101y7 SB_SML plane 6
00  // 103 x101y7 SB_SML plane 7
80  // 104 x101y7 SB_SML plane 8,7
2A  // 105 x101y7 SB_SML plane 8
69  // 106 x101y7 SB_SML plane 9
00  // 107 x101y7 SB_SML plane 10,9
00  // 108 x101y7 SB_SML plane 10
30  // 109 x101y7 SB_SML plane 11
0D // -- CRC low byte
AF // -- CRC high byte


// Config Latches on x103y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4A4B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
04 // y_sel: 7
38 // -- CRC low byte
6B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4A53
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
00  //  0 x103y7 CPE[0]  _a210  C_OR/D///    
00  //  1 x103y7 CPE[1]
00  //  2 x103y7 CPE[2]
00  //  3 x103y7 CPE[3]
00  //  4 x103y7 CPE[4]
00  //  5 x103y7 CPE[5]
00  //  6 x103y7 CPE[6]
00  //  7 x103y7 CPE[7]
00  //  8 x103y7 CPE[8]
00  //  9 x103y7 CPE[9]
00  // 10 x103y8 CPE[0]
00  // 11 x103y8 CPE[1]
00  // 12 x103y8 CPE[2]
00  // 13 x103y8 CPE[3]
00  // 14 x103y8 CPE[4]
00  // 15 x103y8 CPE[5]
00  // 16 x103y8 CPE[6]
00  // 17 x103y8 CPE[7]
00  // 18 x103y8 CPE[8]
00  // 19 x103y8 CPE[9]
00  // 20 x104y7 CPE[0]
00  // 21 x104y7 CPE[1]
00  // 22 x104y7 CPE[2]
00  // 23 x104y7 CPE[3]
00  // 24 x104y7 CPE[4]
00  // 25 x104y7 CPE[5]
00  // 26 x104y7 CPE[6]
00  // 27 x104y7 CPE[7]
00  // 28 x104y7 CPE[8]
00  // 29 x104y7 CPE[9]
00  // 30 x104y8 CPE[0]
00  // 31 x104y8 CPE[1]
00  // 32 x104y8 CPE[2]
00  // 33 x104y8 CPE[3]
00  // 34 x104y8 CPE[4]
00  // 35 x104y8 CPE[5]
00  // 36 x104y8 CPE[6]
00  // 37 x104y8 CPE[7]
00  // 38 x104y8 CPE[8]
00  // 39 x104y8 CPE[9]
1D  // 40 x103y7 INMUX plane 2,1
3D  // 41 x103y7 INMUX plane 4,3
0C  // 42 x103y7 INMUX plane 6,5
05  // 43 x103y7 INMUX plane 8,7
10  // 44 x103y7 INMUX plane 10,9
28  // 45 x103y7 INMUX plane 12,11
00  // 46 x103y8 INMUX plane 2,1
00  // 47 x103y8 INMUX plane 4,3
00  // 48 x103y8 INMUX plane 6,5
00  // 49 x103y8 INMUX plane 8,7
00  // 50 x103y8 INMUX plane 10,9
00  // 51 x103y8 INMUX plane 12,11
00  // 52 x104y7 INMUX plane 2,1
00  // 53 x104y7 INMUX plane 4,3
08  // 54 x104y7 INMUX plane 6,5
40  // 55 x104y7 INMUX plane 8,7
00  // 56 x104y7 INMUX plane 10,9
41  // 57 x104y7 INMUX plane 12,11
02  // 58 x104y8 INMUX plane 2,1
05  // 59 x104y8 INMUX plane 4,3
00  // 60 x104y8 INMUX plane 6,5
45  // 61 x104y8 INMUX plane 8,7
00  // 62 x104y8 INMUX plane 10,9
58  // 63 x104y8 INMUX plane 12,11
48  // 64 x103y7 SB_BIG plane 1
12  // 65 x103y7 SB_BIG plane 1
00  // 66 x103y7 SB_DRIVE plane 2,1
00  // 67 x103y7 SB_BIG plane 2
00  // 68 x103y7 SB_BIG plane 2
00  // 69 x103y7 SB_BIG plane 3
00  // 70 x103y7 SB_BIG plane 3
00  // 71 x103y7 SB_DRIVE plane 4,3
00  // 72 x103y7 SB_BIG plane 4
00  // 73 x103y7 SB_BIG plane 4
48  // 74 x103y7 SB_BIG plane 5
12  // 75 x103y7 SB_BIG plane 5
00  // 76 x103y7 SB_DRIVE plane 6,5
50  // 77 x103y7 SB_BIG plane 6
00  // 78 x103y7 SB_BIG plane 6
00  // 79 x103y7 SB_BIG plane 7
00  // 80 x103y7 SB_BIG plane 7
00  // 81 x103y7 SB_DRIVE plane 8,7
00  // 82 x103y7 SB_BIG plane 8
00  // 83 x103y7 SB_BIG plane 8
00  // 84 x103y7 SB_BIG plane 9
00  // 85 x103y7 SB_BIG plane 9
00  // 86 x103y7 SB_DRIVE plane 10,9
00  // 87 x103y7 SB_BIG plane 10
00  // 88 x103y7 SB_BIG plane 10
31  // 89 x103y7 SB_BIG plane 11
00  // 90 x103y7 SB_BIG plane 11
00  // 91 x103y7 SB_DRIVE plane 12,11
00  // 92 x103y7 SB_BIG plane 12
00  // 93 x103y7 SB_BIG plane 12
A8  // 94 x104y8 SB_SML plane 1
00  // 95 x104y8 SB_SML plane 2,1
00  // 96 x104y8 SB_SML plane 2
00  // 97 x104y8 SB_SML plane 3
00  // 98 x104y8 SB_SML plane 4,3
00  // 99 x104y8 SB_SML plane 4
A8  // 100 x104y8 SB_SML plane 5
02  // 101 x104y8 SB_SML plane 6,5
90 // -- CRC low byte
B5 // -- CRC high byte


// Config Latches on x105y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4ABF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
04 // y_sel: 7
E0 // -- CRC low byte
72 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4AC7
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x105y7 CPE[0]
00  //  1 x105y7 CPE[1]
00  //  2 x105y7 CPE[2]
00  //  3 x105y7 CPE[3]
00  //  4 x105y7 CPE[4]
00  //  5 x105y7 CPE[5]
00  //  6 x105y7 CPE[6]
00  //  7 x105y7 CPE[7]
00  //  8 x105y7 CPE[8]
00  //  9 x105y7 CPE[9]
00  // 10 x105y8 CPE[0]
00  // 11 x105y8 CPE[1]
00  // 12 x105y8 CPE[2]
00  // 13 x105y8 CPE[3]
00  // 14 x105y8 CPE[4]
00  // 15 x105y8 CPE[5]
00  // 16 x105y8 CPE[6]
00  // 17 x105y8 CPE[7]
00  // 18 x105y8 CPE[8]
00  // 19 x105y8 CPE[9]
00  // 20 x106y7 CPE[0]
00  // 21 x106y7 CPE[1]
00  // 22 x106y7 CPE[2]
00  // 23 x106y7 CPE[3]
00  // 24 x106y7 CPE[4]
00  // 25 x106y7 CPE[5]
00  // 26 x106y7 CPE[6]
00  // 27 x106y7 CPE[7]
00  // 28 x106y7 CPE[8]
00  // 29 x106y7 CPE[9]
00  // 30 x106y8 CPE[0]
00  // 31 x106y8 CPE[1]
00  // 32 x106y8 CPE[2]
00  // 33 x106y8 CPE[3]
00  // 34 x106y8 CPE[4]
00  // 35 x106y8 CPE[5]
00  // 36 x106y8 CPE[6]
00  // 37 x106y8 CPE[7]
00  // 38 x106y8 CPE[8]
00  // 39 x106y8 CPE[9]
00  // 40 x105y7 INMUX plane 2,1
00  // 41 x105y7 INMUX plane 4,3
08  // 42 x105y7 INMUX plane 6,5
00  // 43 x105y7 INMUX plane 8,7
00  // 44 x105y7 INMUX plane 10,9
01  // 45 x105y7 INMUX plane 12,11
00  // 46 x105y8 INMUX plane 2,1
00  // 47 x105y8 INMUX plane 4,3
00  // 48 x105y8 INMUX plane 6,5
00  // 49 x105y8 INMUX plane 8,7
00  // 50 x105y8 INMUX plane 10,9
00  // 51 x105y8 INMUX plane 12,11
00  // 52 x106y7 INMUX plane 2,1
00  // 53 x106y7 INMUX plane 4,3
1C  // 54 x106y7 INMUX plane 6,5
00  // 55 x106y7 INMUX plane 8,7
02  // 56 x106y7 INMUX plane 10,9
01  // 57 x106y7 INMUX plane 12,11
00  // 58 x106y8 INMUX plane 2,1
03  // 59 x106y8 INMUX plane 4,3
00  // 60 x106y8 INMUX plane 6,5
10  // 61 x106y8 INMUX plane 8,7
00  // 62 x106y8 INMUX plane 10,9
00  // 63 x106y8 INMUX plane 12,11
1B  // 64 x106y8 SB_BIG plane 1
32  // 65 x106y8 SB_BIG plane 1
00  // 66 x106y8 SB_DRIVE plane 2,1
31  // 67 x106y8 SB_BIG plane 2
00  // 68 x106y8 SB_BIG plane 2
00  // 69 x106y8 SB_BIG plane 3
00  // 70 x106y8 SB_BIG plane 3
00  // 71 x106y8 SB_DRIVE plane 4,3
00  // 72 x106y8 SB_BIG plane 4
00  // 73 x106y8 SB_BIG plane 4
00  // 74 x106y8 SB_BIG plane 5
40  // 75 x106y8 SB_BIG plane 5
00  // 76 x106y8 SB_DRIVE plane 6,5
00  // 77 x106y8 SB_BIG plane 6
30  // 78 x106y8 SB_BIG plane 6
00  // 79 x106y8 SB_BIG plane 7
00  // 80 x106y8 SB_BIG plane 7
00  // 81 x106y8 SB_DRIVE plane 8,7
00  // 82 x106y8 SB_BIG plane 8
00  // 83 x106y8 SB_BIG plane 8
00  // 84 x106y8 SB_BIG plane 9
00  // 85 x106y8 SB_BIG plane 9
00  // 86 x106y8 SB_DRIVE plane 10,9
00  // 87 x106y8 SB_BIG plane 10
00  // 88 x106y8 SB_BIG plane 10
46  // 89 x106y8 SB_BIG plane 11
00  // 90 x106y8 SB_BIG plane 11
02  // 91 x106y8 SB_DRIVE plane 12,11
00  // 92 x106y8 SB_BIG plane 12
00  // 93 x106y8 SB_BIG plane 12
00  // 94 x105y7 SB_SML plane 1
00  // 95 x105y7 SB_SML plane 2,1
00  // 96 x105y7 SB_SML plane 2
00  // 97 x105y7 SB_SML plane 3
00  // 98 x105y7 SB_SML plane 4,3
00  // 99 x105y7 SB_SML plane 4
00  // 100 x105y7 SB_SML plane 5
00  // 101 x105y7 SB_SML plane 6,5
00  // 102 x105y7 SB_SML plane 6
00  // 103 x105y7 SB_SML plane 7
06  // 104 x105y7 SB_SML plane 8,7
00  // 105 x105y7 SB_SML plane 8
69  // 106 x105y7 SB_SML plane 9
00  // 107 x105y7 SB_SML plane 10,9
10  // 108 x105y7 SB_SML plane 10
10  // 109 x105y7 SB_SML plane 11
CC // -- CRC low byte
EC // -- CRC high byte


// Config Latches on x107y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4B3B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
04 // y_sel: 7
88 // -- CRC low byte
58 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4B43
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x107y7 CPE[0]  _a182  C_OR/D///    
00  //  1 x107y7 CPE[1]
00  //  2 x107y7 CPE[2]
00  //  3 x107y7 CPE[3]
00  //  4 x107y7 CPE[4]
00  //  5 x107y7 CPE[5]
00  //  6 x107y7 CPE[6]
00  //  7 x107y7 CPE[7]
00  //  8 x107y7 CPE[8]
00  //  9 x107y7 CPE[9]
00  // 10 x107y8 CPE[0]  _a267  C_MX2b////    
00  // 11 x107y8 CPE[1]
00  // 12 x107y8 CPE[2]
00  // 13 x107y8 CPE[3]
00  // 14 x107y8 CPE[4]
00  // 15 x107y8 CPE[5]
00  // 16 x107y8 CPE[6]
00  // 17 x107y8 CPE[7]
00  // 18 x107y8 CPE[8]
00  // 19 x107y8 CPE[9]
00  // 20 x108y7 CPE[0]
00  // 21 x108y7 CPE[1]
00  // 22 x108y7 CPE[2]
00  // 23 x108y7 CPE[3]
00  // 24 x108y7 CPE[4]
00  // 25 x108y7 CPE[5]
00  // 26 x108y7 CPE[6]
00  // 27 x108y7 CPE[7]
00  // 28 x108y7 CPE[8]
00  // 29 x108y7 CPE[9]
00  // 30 x108y8 CPE[0]  net1 = net2: _a266  C_ORAND////DST
00  // 31 x108y8 CPE[1]
00  // 32 x108y8 CPE[2]
00  // 33 x108y8 CPE[3]
00  // 34 x108y8 CPE[4]
00  // 35 x108y8 CPE[5]
00  // 36 x108y8 CPE[6]
00  // 37 x108y8 CPE[7]
00  // 38 x108y8 CPE[8]
00  // 39 x108y8 CPE[9]
1C  // 40 x107y7 INMUX plane 2,1
23  // 41 x107y7 INMUX plane 4,3
04  // 42 x107y7 INMUX plane 6,5
04  // 43 x107y7 INMUX plane 8,7
18  // 44 x107y7 INMUX plane 10,9
00  // 45 x107y7 INMUX plane 12,11
08  // 46 x107y8 INMUX plane 2,1
00  // 47 x107y8 INMUX plane 4,3
24  // 48 x107y8 INMUX plane 6,5
03  // 49 x107y8 INMUX plane 8,7
04  // 50 x107y8 INMUX plane 10,9
00  // 51 x107y8 INMUX plane 12,11
00  // 52 x108y7 INMUX plane 2,1
00  // 53 x108y7 INMUX plane 4,3
00  // 54 x108y7 INMUX plane 6,5
40  // 55 x108y7 INMUX plane 8,7
00  // 56 x108y7 INMUX plane 10,9
80  // 57 x108y7 INMUX plane 12,11
29  // 58 x108y8 INMUX plane 2,1
2D  // 59 x108y8 INMUX plane 4,3
00  // 60 x108y8 INMUX plane 6,5
85  // 61 x108y8 INMUX plane 8,7
29  // 62 x108y8 INMUX plane 10,9
84  // 63 x108y8 INMUX plane 12,11
48  // 64 x107y7 SB_BIG plane 1
12  // 65 x107y7 SB_BIG plane 1
00  // 66 x107y7 SB_DRIVE plane 2,1
48  // 67 x107y7 SB_BIG plane 2
12  // 68 x107y7 SB_BIG plane 2
00  // 69 x107y7 SB_BIG plane 3
00  // 70 x107y7 SB_BIG plane 3
00  // 71 x107y7 SB_DRIVE plane 4,3
48  // 72 x107y7 SB_BIG plane 4
12  // 73 x107y7 SB_BIG plane 4
48  // 74 x107y7 SB_BIG plane 5
12  // 75 x107y7 SB_BIG plane 5
00  // 76 x107y7 SB_DRIVE plane 6,5
48  // 77 x107y7 SB_BIG plane 6
12  // 78 x107y7 SB_BIG plane 6
00  // 79 x107y7 SB_BIG plane 7
00  // 80 x107y7 SB_BIG plane 7
00  // 81 x107y7 SB_DRIVE plane 8,7
48  // 82 x107y7 SB_BIG plane 8
12  // 83 x107y7 SB_BIG plane 8
00  // 84 x107y7 SB_BIG plane 9
04  // 85 x107y7 SB_BIG plane 9
00  // 86 x107y7 SB_DRIVE plane 10,9
03  // 87 x107y7 SB_BIG plane 10
32  // 88 x107y7 SB_BIG plane 10
30  // 89 x107y7 SB_BIG plane 11
00  // 90 x107y7 SB_BIG plane 11
00  // 91 x107y7 SB_DRIVE plane 12,11
00  // 92 x107y7 SB_BIG plane 12
00  // 93 x107y7 SB_BIG plane 12
A8  // 94 x108y8 SB_SML plane 1
80  // 95 x108y8 SB_SML plane 2,1
2A  // 96 x108y8 SB_SML plane 2
00  // 97 x108y8 SB_SML plane 3
80  // 98 x108y8 SB_SML plane 4,3
0A  // 99 x108y8 SB_SML plane 4
A8  // 100 x108y8 SB_SML plane 5
82  // 101 x108y8 SB_SML plane 6,5
2A  // 102 x108y8 SB_SML plane 6
00  // 103 x108y8 SB_SML plane 7
10  // 104 x108y8 SB_SML plane 8,7
02  // 105 x108y8 SB_SML plane 8
40  // 106 x108y8 SB_SML plane 9
00  // 107 x108y8 SB_SML plane 10,9
00  // 108 x108y8 SB_SML plane 10
26  // 109 x108y8 SB_SML plane 11
DF // -- CRC low byte
55 // -- CRC high byte


// Config Latches on x109y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4BB7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
04 // y_sel: 7
50 // -- CRC low byte
41 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4BBF
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x109y7 CPE[0]  _a485  C_///AND/D
00  //  1 x109y7 CPE[1]
00  //  2 x109y7 CPE[2]
00  //  3 x109y7 CPE[3]
00  //  4 x109y7 CPE[4]
00  //  5 x109y7 CPE[5]
00  //  6 x109y7 CPE[6]
00  //  7 x109y7 CPE[7]
00  //  8 x109y7 CPE[8]
00  //  9 x109y7 CPE[9]
00  // 10 x109y8 CPE[0]  _a590  C_AND/DST///    
00  // 11 x109y8 CPE[1]
00  // 12 x109y8 CPE[2]
00  // 13 x109y8 CPE[3]
00  // 14 x109y8 CPE[4]
00  // 15 x109y8 CPE[5]
00  // 16 x109y8 CPE[6]
00  // 17 x109y8 CPE[7]
00  // 18 x109y8 CPE[8]
00  // 19 x109y8 CPE[9]
00  // 20 x110y7 CPE[0]
00  // 21 x110y7 CPE[1]
00  // 22 x110y7 CPE[2]
00  // 23 x110y7 CPE[3]
00  // 24 x110y7 CPE[4]
00  // 25 x110y7 CPE[5]
00  // 26 x110y7 CPE[6]
00  // 27 x110y7 CPE[7]
00  // 28 x110y7 CPE[8]
00  // 29 x110y7 CPE[9]
00  // 30 x110y8 CPE[0]
00  // 31 x110y8 CPE[1]
00  // 32 x110y8 CPE[2]
00  // 33 x110y8 CPE[3]
00  // 34 x110y8 CPE[4]
00  // 35 x110y8 CPE[5]
00  // 36 x110y8 CPE[6]
00  // 37 x110y8 CPE[7]
00  // 38 x110y8 CPE[8]
00  // 39 x110y8 CPE[9]
06  // 40 x109y7 INMUX plane 2,1
00  // 41 x109y7 INMUX plane 4,3
05  // 42 x109y7 INMUX plane 6,5
00  // 43 x109y7 INMUX plane 8,7
31  // 44 x109y7 INMUX plane 10,9
19  // 45 x109y7 INMUX plane 12,11
00  // 46 x109y8 INMUX plane 2,1
00  // 47 x109y8 INMUX plane 4,3
00  // 48 x109y8 INMUX plane 6,5
00  // 49 x109y8 INMUX plane 8,7
21  // 50 x109y8 INMUX plane 10,9
04  // 51 x109y8 INMUX plane 12,11
00  // 52 x110y7 INMUX plane 2,1
00  // 53 x110y7 INMUX plane 4,3
00  // 54 x110y7 INMUX plane 6,5
00  // 55 x110y7 INMUX plane 8,7
40  // 56 x110y7 INMUX plane 10,9
00  // 57 x110y7 INMUX plane 12,11
00  // 58 x110y8 INMUX plane 2,1
00  // 59 x110y8 INMUX plane 4,3
45  // 60 x110y8 INMUX plane 6,5
08  // 61 x110y8 INMUX plane 8,7
40  // 62 x110y8 INMUX plane 10,9
00  // 63 x110y8 INMUX plane 12,11
48  // 64 x110y8 SB_BIG plane 1
12  // 65 x110y8 SB_BIG plane 1
40  // 66 x110y8 SB_DRIVE plane 2,1
88  // 67 x110y8 SB_BIG plane 2
12  // 68 x110y8 SB_BIG plane 2
00  // 69 x110y8 SB_BIG plane 3
00  // 70 x110y8 SB_BIG plane 3
00  // 71 x110y8 SB_DRIVE plane 4,3
00  // 72 x110y8 SB_BIG plane 4
00  // 73 x110y8 SB_BIG plane 4
48  // 74 x110y8 SB_BIG plane 5
12  // 75 x110y8 SB_BIG plane 5
00  // 76 x110y8 SB_DRIVE plane 6,5
48  // 77 x110y8 SB_BIG plane 6
12  // 78 x110y8 SB_BIG plane 6
00  // 79 x110y8 SB_BIG plane 7
00  // 80 x110y8 SB_BIG plane 7
00  // 81 x110y8 SB_DRIVE plane 8,7
00  // 82 x110y8 SB_BIG plane 8
00  // 83 x110y8 SB_BIG plane 8
00  // 84 x110y8 SB_BIG plane 9
00  // 85 x110y8 SB_BIG plane 9
00  // 86 x110y8 SB_DRIVE plane 10,9
00  // 87 x110y8 SB_BIG plane 10
00  // 88 x110y8 SB_BIG plane 10
00  // 89 x110y8 SB_BIG plane 11
00  // 90 x110y8 SB_BIG plane 11
00  // 91 x110y8 SB_DRIVE plane 12,11
00  // 92 x110y8 SB_BIG plane 12
00  // 93 x110y8 SB_BIG plane 12
A8  // 94 x109y7 SB_SML plane 1
82  // 95 x109y7 SB_SML plane 2,1
0A  // 96 x109y7 SB_SML plane 2
00  // 97 x109y7 SB_SML plane 3
00  // 98 x109y7 SB_SML plane 4,3
40  // 99 x109y7 SB_SML plane 4
A8  // 100 x109y7 SB_SML plane 5
82  // 101 x109y7 SB_SML plane 6,5
2A  // 102 x109y7 SB_SML plane 6
00  // 103 x109y7 SB_SML plane 7
00  // 104 x109y7 SB_SML plane 8,7
00  // 105 x109y7 SB_SML plane 8
40  // 106 x109y7 SB_SML plane 9
48 // -- CRC low byte
3B // -- CRC high byte


// Config Latches on x121y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4C30     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3D // x_sel: 121
04 // y_sel: 7
20 // -- CRC low byte
BC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4C38
61 // Length: 97
12 // -- CRC low byte
4A // -- CRC high byte
00  //  0 x121y7 CPE[0]
00  //  1 x121y7 CPE[1]
00  //  2 x121y7 CPE[2]
00  //  3 x121y7 CPE[3]
00  //  4 x121y7 CPE[4]
00  //  5 x121y7 CPE[5]
00  //  6 x121y7 CPE[6]
00  //  7 x121y7 CPE[7]
00  //  8 x121y7 CPE[8]
00  //  9 x121y7 CPE[9]
00  // 10 x121y8 CPE[0]
00  // 11 x121y8 CPE[1]
00  // 12 x121y8 CPE[2]
00  // 13 x121y8 CPE[3]
00  // 14 x121y8 CPE[4]
00  // 15 x121y8 CPE[5]
00  // 16 x121y8 CPE[6]
00  // 17 x121y8 CPE[7]
00  // 18 x121y8 CPE[8]
00  // 19 x121y8 CPE[9]
00  // 20 x122y7 CPE[0]
00  // 21 x122y7 CPE[1]
00  // 22 x122y7 CPE[2]
00  // 23 x122y7 CPE[3]
00  // 24 x122y7 CPE[4]
00  // 25 x122y7 CPE[5]
00  // 26 x122y7 CPE[6]
00  // 27 x122y7 CPE[7]
00  // 28 x122y7 CPE[8]
00  // 29 x122y7 CPE[9]
00  // 30 x122y8 CPE[0]
00  // 31 x122y8 CPE[1]
00  // 32 x122y8 CPE[2]
00  // 33 x122y8 CPE[3]
00  // 34 x122y8 CPE[4]
00  // 35 x122y8 CPE[5]
00  // 36 x122y8 CPE[6]
00  // 37 x122y8 CPE[7]
00  // 38 x122y8 CPE[8]
00  // 39 x122y8 CPE[9]
00  // 40 x121y7 INMUX plane 2,1
00  // 41 x121y7 INMUX plane 4,3
00  // 42 x121y7 INMUX plane 6,5
00  // 43 x121y7 INMUX plane 8,7
00  // 44 x121y7 INMUX plane 10,9
00  // 45 x121y7 INMUX plane 12,11
00  // 46 x121y8 INMUX plane 2,1
00  // 47 x121y8 INMUX plane 4,3
00  // 48 x121y8 INMUX plane 6,5
00  // 49 x121y8 INMUX plane 8,7
00  // 50 x121y8 INMUX plane 10,9
00  // 51 x121y8 INMUX plane 12,11
00  // 52 x122y7 INMUX plane 2,1
00  // 53 x122y7 INMUX plane 4,3
00  // 54 x122y7 INMUX plane 6,5
00  // 55 x122y7 INMUX plane 8,7
00  // 56 x122y7 INMUX plane 10,9
00  // 57 x122y7 INMUX plane 12,11
00  // 58 x122y8 INMUX plane 2,1
00  // 59 x122y8 INMUX plane 4,3
00  // 60 x122y8 INMUX plane 6,5
00  // 61 x122y8 INMUX plane 8,7
00  // 62 x122y8 INMUX plane 10,9
00  // 63 x122y8 INMUX plane 12,11
00  // 64 x122y8 SB_BIG plane 1
00  // 65 x122y8 SB_BIG plane 1
00  // 66 x122y8 SB_DRIVE plane 2,1
30  // 67 x122y8 SB_BIG plane 2
00  // 68 x122y8 SB_BIG plane 2
00  // 69 x122y8 SB_BIG plane 3
00  // 70 x122y8 SB_BIG plane 3
00  // 71 x122y8 SB_DRIVE plane 4,3
00  // 72 x122y8 SB_BIG plane 4
00  // 73 x122y8 SB_BIG plane 4
00  // 74 x122y8 SB_BIG plane 5
00  // 75 x122y8 SB_BIG plane 5
00  // 76 x122y8 SB_DRIVE plane 6,5
00  // 77 x122y8 SB_BIG plane 6
00  // 78 x122y8 SB_BIG plane 6
00  // 79 x122y8 SB_BIG plane 7
00  // 80 x122y8 SB_BIG plane 7
00  // 81 x122y8 SB_DRIVE plane 8,7
00  // 82 x122y8 SB_BIG plane 8
00  // 83 x122y8 SB_BIG plane 8
00  // 84 x122y8 SB_BIG plane 9
00  // 85 x122y8 SB_BIG plane 9
00  // 86 x122y8 SB_DRIVE plane 10,9
00  // 87 x122y8 SB_BIG plane 10
00  // 88 x122y8 SB_BIG plane 10
00  // 89 x122y8 SB_BIG plane 11
00  // 90 x122y8 SB_BIG plane 11
00  // 91 x122y8 SB_DRIVE plane 12,11
00  // 92 x122y8 SB_BIG plane 12
00  // 93 x122y8 SB_BIG plane 12
00  // 94 x121y7 SB_SML plane 1
40  // 95 x121y7 SB_SML plane 2,1
20  // 96 x121y7 SB_SML plane 2
50 // -- CRC low byte
B1 // -- CRC high byte


// Config Latches on x123y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4C9F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3E // x_sel: 123
04 // y_sel: 7
48 // -- CRC low byte
96 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4CA7
3B // Length: 59
CD // -- CRC low byte
B7 // -- CRC high byte
00  //  0 x123y7 CPE[0]
00  //  1 x123y7 CPE[1]
00  //  2 x123y7 CPE[2]
00  //  3 x123y7 CPE[3]
00  //  4 x123y7 CPE[4]
00  //  5 x123y7 CPE[5]
00  //  6 x123y7 CPE[6]
00  //  7 x123y7 CPE[7]
00  //  8 x123y7 CPE[8]
00  //  9 x123y7 CPE[9]
00  // 10 x123y8 CPE[0]
00  // 11 x123y8 CPE[1]
00  // 12 x123y8 CPE[2]
00  // 13 x123y8 CPE[3]
00  // 14 x123y8 CPE[4]
00  // 15 x123y8 CPE[5]
00  // 16 x123y8 CPE[6]
00  // 17 x123y8 CPE[7]
00  // 18 x123y8 CPE[8]
00  // 19 x123y8 CPE[9]
00  // 20 x124y7 CPE[0]
00  // 21 x124y7 CPE[1]
00  // 22 x124y7 CPE[2]
00  // 23 x124y7 CPE[3]
00  // 24 x124y7 CPE[4]
00  // 25 x124y7 CPE[5]
00  // 26 x124y7 CPE[6]
00  // 27 x124y7 CPE[7]
00  // 28 x124y7 CPE[8]
00  // 29 x124y7 CPE[9]
00  // 30 x124y8 CPE[0]
00  // 31 x124y8 CPE[1]
00  // 32 x124y8 CPE[2]
00  // 33 x124y8 CPE[3]
00  // 34 x124y8 CPE[4]
00  // 35 x124y8 CPE[5]
00  // 36 x124y8 CPE[6]
00  // 37 x124y8 CPE[7]
00  // 38 x124y8 CPE[8]
00  // 39 x124y8 CPE[9]
00  // 40 x123y7 INMUX plane 2,1
00  // 41 x123y7 INMUX plane 4,3
00  // 42 x123y7 INMUX plane 6,5
00  // 43 x123y7 INMUX plane 8,7
00  // 44 x123y7 INMUX plane 10,9
00  // 45 x123y7 INMUX plane 12,11
08  // 46 x123y8 INMUX plane 2,1
00  // 47 x123y8 INMUX plane 4,3
00  // 48 x123y8 INMUX plane 6,5
00  // 49 x123y8 INMUX plane 8,7
00  // 50 x123y8 INMUX plane 10,9
00  // 51 x123y8 INMUX plane 12,11
00  // 52 x124y7 INMUX plane 2,1
00  // 53 x124y7 INMUX plane 4,3
00  // 54 x124y7 INMUX plane 6,5
00  // 55 x124y7 INMUX plane 8,7
00  // 56 x124y7 INMUX plane 10,9
00  // 57 x124y7 INMUX plane 12,11
08  // 58 x124y8 INMUX plane 2,1
D2 // -- CRC low byte
28 // -- CRC high byte


// Config Latches on x125y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4CE8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3F // x_sel: 125
04 // y_sel: 7
90 // -- CRC low byte
8F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4CF0
61 // Length: 97
12 // -- CRC low byte
4A // -- CRC high byte
00  //  0 x125y7 CPE[0]
00  //  1 x125y7 CPE[1]
00  //  2 x125y7 CPE[2]
00  //  3 x125y7 CPE[3]
00  //  4 x125y7 CPE[4]
00  //  5 x125y7 CPE[5]
00  //  6 x125y7 CPE[6]
00  //  7 x125y7 CPE[7]
00  //  8 x125y7 CPE[8]
00  //  9 x125y7 CPE[9]
00  // 10 x125y8 CPE[0]
00  // 11 x125y8 CPE[1]
00  // 12 x125y8 CPE[2]
00  // 13 x125y8 CPE[3]
00  // 14 x125y8 CPE[4]
00  // 15 x125y8 CPE[5]
00  // 16 x125y8 CPE[6]
00  // 17 x125y8 CPE[7]
00  // 18 x125y8 CPE[8]
00  // 19 x125y8 CPE[9]
00  // 20 x126y7 CPE[0]
00  // 21 x126y7 CPE[1]
00  // 22 x126y7 CPE[2]
00  // 23 x126y7 CPE[3]
00  // 24 x126y7 CPE[4]
00  // 25 x126y7 CPE[5]
00  // 26 x126y7 CPE[6]
00  // 27 x126y7 CPE[7]
00  // 28 x126y7 CPE[8]
00  // 29 x126y7 CPE[9]
00  // 30 x126y8 CPE[0]
00  // 31 x126y8 CPE[1]
00  // 32 x126y8 CPE[2]
00  // 33 x126y8 CPE[3]
00  // 34 x126y8 CPE[4]
00  // 35 x126y8 CPE[5]
00  // 36 x126y8 CPE[6]
00  // 37 x126y8 CPE[7]
00  // 38 x126y8 CPE[8]
00  // 39 x126y8 CPE[9]
00  // 40 x125y7 INMUX plane 2,1
00  // 41 x125y7 INMUX plane 4,3
00  // 42 x125y7 INMUX plane 6,5
00  // 43 x125y7 INMUX plane 8,7
00  // 44 x125y7 INMUX plane 10,9
00  // 45 x125y7 INMUX plane 12,11
00  // 46 x125y8 INMUX plane 2,1
00  // 47 x125y8 INMUX plane 4,3
00  // 48 x125y8 INMUX plane 6,5
00  // 49 x125y8 INMUX plane 8,7
00  // 50 x125y8 INMUX plane 10,9
00  // 51 x125y8 INMUX plane 12,11
00  // 52 x126y7 INMUX plane 2,1
00  // 53 x126y7 INMUX plane 4,3
00  // 54 x126y7 INMUX plane 6,5
00  // 55 x126y7 INMUX plane 8,7
00  // 56 x126y7 INMUX plane 10,9
00  // 57 x126y7 INMUX plane 12,11
00  // 58 x126y8 INMUX plane 2,1
00  // 59 x126y8 INMUX plane 4,3
00  // 60 x126y8 INMUX plane 6,5
00  // 61 x126y8 INMUX plane 8,7
00  // 62 x126y8 INMUX plane 10,9
00  // 63 x126y8 INMUX plane 12,11
00  // 64 x126y8 SB_BIG plane 1
00  // 65 x126y8 SB_BIG plane 1
00  // 66 x126y8 SB_DRIVE plane 2,1
00  // 67 x126y8 SB_BIG plane 2
00  // 68 x126y8 SB_BIG plane 2
00  // 69 x126y8 SB_BIG plane 3
00  // 70 x126y8 SB_BIG plane 3
00  // 71 x126y8 SB_DRIVE plane 4,3
00  // 72 x126y8 SB_BIG plane 4
00  // 73 x126y8 SB_BIG plane 4
00  // 74 x126y8 SB_BIG plane 5
00  // 75 x126y8 SB_BIG plane 5
00  // 76 x126y8 SB_DRIVE plane 6,5
00  // 77 x126y8 SB_BIG plane 6
00  // 78 x126y8 SB_BIG plane 6
00  // 79 x126y8 SB_BIG plane 7
00  // 80 x126y8 SB_BIG plane 7
00  // 81 x126y8 SB_DRIVE plane 8,7
00  // 82 x126y8 SB_BIG plane 8
00  // 83 x126y8 SB_BIG plane 8
00  // 84 x126y8 SB_BIG plane 9
00  // 85 x126y8 SB_BIG plane 9
00  // 86 x126y8 SB_DRIVE plane 10,9
00  // 87 x126y8 SB_BIG plane 10
00  // 88 x126y8 SB_BIG plane 10
00  // 89 x126y8 SB_BIG plane 11
00  // 90 x126y8 SB_BIG plane 11
00  // 91 x126y8 SB_DRIVE plane 12,11
00  // 92 x126y8 SB_BIG plane 12
00  // 93 x126y8 SB_BIG plane 12
00  // 94 x125y7 SB_SML plane 1
00  // 95 x125y7 SB_SML plane 2,1
40  // 96 x125y7 SB_SML plane 2
06 // -- CRC low byte
B5 // -- CRC high byte


// Config Latches on x161y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4D57     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
04 // y_sel: 7
D5 // -- CRC low byte
70 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4D5F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y7
00  // 14 right_edge_EN1 at x163y7
00  // 15 right_edge_EN2 at x163y7
00  // 16 right_edge_EN0 at x163y8
00  // 17 right_edge_EN1 at x163y8
00  // 18 right_edge_EN2 at x163y8
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y8 SB_BIG plane 1
12  // 65 x162y8 SB_BIG plane 1
00  // 66 x162y8 SB_DRIVE plane 2,1
48  // 67 x162y8 SB_BIG plane 2
12  // 68 x162y8 SB_BIG plane 2
48  // 69 x162y8 SB_BIG plane 3
12  // 70 x162y8 SB_BIG plane 3
00  // 71 x162y8 SB_DRIVE plane 4,3
48  // 72 x162y8 SB_BIG plane 4
12  // 73 x162y8 SB_BIG plane 4
48  // 74 x162y8 SB_BIG plane 5
12  // 75 x162y8 SB_BIG plane 5
00  // 76 x162y8 SB_DRIVE plane 6,5
48  // 77 x162y8 SB_BIG plane 6
12  // 78 x162y8 SB_BIG plane 6
48  // 79 x162y8 SB_BIG plane 7
12  // 80 x162y8 SB_BIG plane 7
00  // 81 x162y8 SB_DRIVE plane 8,7
48  // 82 x162y8 SB_BIG plane 8
12  // 83 x162y8 SB_BIG plane 8
48  // 84 x162y8 SB_BIG plane 9
12  // 85 x162y8 SB_BIG plane 9
00  // 86 x162y8 SB_DRIVE plane 10,9
48  // 87 x162y8 SB_BIG plane 10
12  // 88 x162y8 SB_BIG plane 10
48  // 89 x162y8 SB_BIG plane 11
12  // 90 x162y8 SB_BIG plane 11
00  // 91 x162y8 SB_DRIVE plane 12,11
48  // 92 x162y8 SB_BIG plane 12
12  // 93 x162y8 SB_BIG plane 12
A8  // 94 x161y7 SB_SML plane 1
82  // 95 x161y7 SB_SML plane 2,1
2A  // 96 x161y7 SB_SML plane 2
A8  // 97 x161y7 SB_SML plane 3
82  // 98 x161y7 SB_SML plane 4,3
2A  // 99 x161y7 SB_SML plane 4
A8  // 100 x161y7 SB_SML plane 5
82  // 101 x161y7 SB_SML plane 6,5
2A  // 102 x161y7 SB_SML plane 6
A8  // 103 x161y7 SB_SML plane 7
82  // 104 x161y7 SB_SML plane 8,7
2A  // 105 x161y7 SB_SML plane 8
A8  // 106 x161y7 SB_SML plane 9
82  // 107 x161y7 SB_SML plane 10,9
2A  // 108 x161y7 SB_SML plane 10
A8  // 109 x161y7 SB_SML plane 11
82  // 110 x161y7 SB_SML plane 12,11
2A  // 111 x161y7 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4DD5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
05 // y_sel: 9
73 // -- CRC low byte
AB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4DDD
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y9
00  // 14 left_edge_EN1 at x-2y9
00  // 15 left_edge_EN2 at x-2y9
00  // 16 left_edge_EN0 at x-2y10
00  // 17 left_edge_EN1 at x-2y10
00  // 18 left_edge_EN2 at x-2y10
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y10 SB_BIG plane 1
12  // 65 x0y10 SB_BIG plane 1
00  // 66 x0y10 SB_DRIVE plane 2,1
48  // 67 x0y10 SB_BIG plane 2
12  // 68 x0y10 SB_BIG plane 2
48  // 69 x0y10 SB_BIG plane 3
12  // 70 x0y10 SB_BIG plane 3
00  // 71 x0y10 SB_DRIVE plane 4,3
48  // 72 x0y10 SB_BIG plane 4
12  // 73 x0y10 SB_BIG plane 4
48  // 74 x0y10 SB_BIG plane 5
12  // 75 x0y10 SB_BIG plane 5
00  // 76 x0y10 SB_DRIVE plane 6,5
48  // 77 x0y10 SB_BIG plane 6
12  // 78 x0y10 SB_BIG plane 6
48  // 79 x0y10 SB_BIG plane 7
12  // 80 x0y10 SB_BIG plane 7
00  // 81 x0y10 SB_DRIVE plane 8,7
48  // 82 x0y10 SB_BIG plane 8
12  // 83 x0y10 SB_BIG plane 8
48  // 84 x0y10 SB_BIG plane 9
12  // 85 x0y10 SB_BIG plane 9
00  // 86 x0y10 SB_DRIVE plane 10,9
48  // 87 x0y10 SB_BIG plane 10
12  // 88 x0y10 SB_BIG plane 10
48  // 89 x0y10 SB_BIG plane 11
12  // 90 x0y10 SB_BIG plane 11
00  // 91 x0y10 SB_DRIVE plane 12,11
48  // 92 x0y10 SB_BIG plane 12
12  // 93 x0y10 SB_BIG plane 12
A8  // 94 x-1y9 SB_SML plane 1
82  // 95 x-1y9 SB_SML plane 2,1
2A  // 96 x-1y9 SB_SML plane 2
A8  // 97 x-1y9 SB_SML plane 3
82  // 98 x-1y9 SB_SML plane 4,3
2A  // 99 x-1y9 SB_SML plane 4
A8  // 100 x-1y9 SB_SML plane 5
82  // 101 x-1y9 SB_SML plane 6,5
2A  // 102 x-1y9 SB_SML plane 6
A8  // 103 x-1y9 SB_SML plane 7
82  // 104 x-1y9 SB_SML plane 8,7
2A  // 105 x-1y9 SB_SML plane 8
A8  // 106 x-1y9 SB_SML plane 9
82  // 107 x-1y9 SB_SML plane 10,9
2A  // 108 x-1y9 SB_SML plane 10
A8  // 109 x-1y9 SB_SML plane 11
82  // 110 x-1y9 SB_SML plane 12,11
2A  // 111 x-1y9 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x87y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4E53     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2C // x_sel: 87
05 // y_sel: 9
E0 // -- CRC low byte
21 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4E5B
3A // Length: 58
44 // -- CRC low byte
A6 // -- CRC high byte
00  //  0 x87y9 CPE[0]
00  //  1 x87y9 CPE[1]
00  //  2 x87y9 CPE[2]
00  //  3 x87y9 CPE[3]
00  //  4 x87y9 CPE[4]
00  //  5 x87y9 CPE[5]
00  //  6 x87y9 CPE[6]
00  //  7 x87y9 CPE[7]
00  //  8 x87y9 CPE[8]
00  //  9 x87y9 CPE[9]
00  // 10 x87y10 CPE[0]
00  // 11 x87y10 CPE[1]
00  // 12 x87y10 CPE[2]
00  // 13 x87y10 CPE[3]
00  // 14 x87y10 CPE[4]
00  // 15 x87y10 CPE[5]
00  // 16 x87y10 CPE[6]
00  // 17 x87y10 CPE[7]
00  // 18 x87y10 CPE[8]
00  // 19 x87y10 CPE[9]
00  // 20 x88y9 CPE[0]
00  // 21 x88y9 CPE[1]
00  // 22 x88y9 CPE[2]
00  // 23 x88y9 CPE[3]
00  // 24 x88y9 CPE[4]
00  // 25 x88y9 CPE[5]
00  // 26 x88y9 CPE[6]
00  // 27 x88y9 CPE[7]
00  // 28 x88y9 CPE[8]
00  // 29 x88y9 CPE[9]
00  // 30 x88y10 CPE[0]
00  // 31 x88y10 CPE[1]
00  // 32 x88y10 CPE[2]
00  // 33 x88y10 CPE[3]
00  // 34 x88y10 CPE[4]
00  // 35 x88y10 CPE[5]
00  // 36 x88y10 CPE[6]
00  // 37 x88y10 CPE[7]
00  // 38 x88y10 CPE[8]
00  // 39 x88y10 CPE[9]
00  // 40 x87y9 INMUX plane 2,1
00  // 41 x87y9 INMUX plane 4,3
00  // 42 x87y9 INMUX plane 6,5
00  // 43 x87y9 INMUX plane 8,7
00  // 44 x87y9 INMUX plane 10,9
00  // 45 x87y9 INMUX plane 12,11
00  // 46 x87y10 INMUX plane 2,1
00  // 47 x87y10 INMUX plane 4,3
00  // 48 x87y10 INMUX plane 6,5
00  // 49 x87y10 INMUX plane 8,7
00  // 50 x87y10 INMUX plane 10,9
00  // 51 x87y10 INMUX plane 12,11
00  // 52 x88y9 INMUX plane 2,1
00  // 53 x88y9 INMUX plane 4,3
00  // 54 x88y9 INMUX plane 6,5
00  // 55 x88y9 INMUX plane 8,7
00  // 56 x88y9 INMUX plane 10,9
04  // 57 x88y9 INMUX plane 12,11
FE // -- CRC low byte
1B // -- CRC high byte


// Config Latches on x89y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4E9B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
05 // y_sel: 9
38 // -- CRC low byte
38 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4EA3
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x89y9 CPE[0]  _a794  C_////Bridge
00  //  1 x89y9 CPE[1]
00  //  2 x89y9 CPE[2]
00  //  3 x89y9 CPE[3]
00  //  4 x89y9 CPE[4]
00  //  5 x89y9 CPE[5]
00  //  6 x89y9 CPE[6]
00  //  7 x89y9 CPE[7]
00  //  8 x89y9 CPE[8]
00  //  9 x89y9 CPE[9]
00  // 10 x89y10 CPE[0]  _a34  C_AND/D///    
00  // 11 x89y10 CPE[1]
00  // 12 x89y10 CPE[2]
00  // 13 x89y10 CPE[3]
00  // 14 x89y10 CPE[4]
00  // 15 x89y10 CPE[5]
00  // 16 x89y10 CPE[6]
00  // 17 x89y10 CPE[7]
00  // 18 x89y10 CPE[8]
00  // 19 x89y10 CPE[9]
00  // 20 x90y9 CPE[0]
00  // 21 x90y9 CPE[1]
00  // 22 x90y9 CPE[2]
00  // 23 x90y9 CPE[3]
00  // 24 x90y9 CPE[4]
00  // 25 x90y9 CPE[5]
00  // 26 x90y9 CPE[6]
00  // 27 x90y9 CPE[7]
00  // 28 x90y9 CPE[8]
00  // 29 x90y9 CPE[9]
00  // 30 x90y10 CPE[0]  net1 = net2: _a30  C_AND/D//AND/D
00  // 31 x90y10 CPE[1]
00  // 32 x90y10 CPE[2]
00  // 33 x90y10 CPE[3]
00  // 34 x90y10 CPE[4]
00  // 35 x90y10 CPE[5]
00  // 36 x90y10 CPE[6]
00  // 37 x90y10 CPE[7]
00  // 38 x90y10 CPE[8]
00  // 39 x90y10 CPE[9]
18  // 40 x89y9 INMUX plane 2,1
03  // 41 x89y9 INMUX plane 4,3
00  // 42 x89y9 INMUX plane 6,5
00  // 43 x89y9 INMUX plane 8,7
00  // 44 x89y9 INMUX plane 10,9
00  // 45 x89y9 INMUX plane 12,11
18  // 46 x89y10 INMUX plane 2,1
00  // 47 x89y10 INMUX plane 4,3
30  // 48 x89y10 INMUX plane 6,5
18  // 49 x89y10 INMUX plane 8,7
01  // 50 x89y10 INMUX plane 10,9
04  // 51 x89y10 INMUX plane 12,11
29  // 52 x90y9 INMUX plane 2,1
28  // 53 x90y9 INMUX plane 4,3
40  // 54 x90y9 INMUX plane 6,5
00  // 55 x90y9 INMUX plane 8,7
62  // 56 x90y9 INMUX plane 10,9
00  // 57 x90y9 INMUX plane 12,11
20  // 58 x90y10 INMUX plane 2,1
03  // 59 x90y10 INMUX plane 4,3
70  // 60 x90y10 INMUX plane 6,5
38  // 61 x90y10 INMUX plane 8,7
41  // 62 x90y10 INMUX plane 10,9
ED  // 63 x90y10 INMUX plane 12,11
48  // 64 x89y9 SB_BIG plane 1
12  // 65 x89y9 SB_BIG plane 1
00  // 66 x89y9 SB_DRIVE plane 2,1
08  // 67 x89y9 SB_BIG plane 2
12  // 68 x89y9 SB_BIG plane 2
00  // 69 x89y9 SB_BIG plane 3
00  // 70 x89y9 SB_BIG plane 3
00  // 71 x89y9 SB_DRIVE plane 4,3
48  // 72 x89y9 SB_BIG plane 4
12  // 73 x89y9 SB_BIG plane 4
48  // 74 x89y9 SB_BIG plane 5
12  // 75 x89y9 SB_BIG plane 5
00  // 76 x89y9 SB_DRIVE plane 6,5
48  // 77 x89y9 SB_BIG plane 6
32  // 78 x89y9 SB_BIG plane 6
00  // 79 x89y9 SB_BIG plane 7
00  // 80 x89y9 SB_BIG plane 7
00  // 81 x89y9 SB_DRIVE plane 8,7
08  // 82 x89y9 SB_BIG plane 8
12  // 83 x89y9 SB_BIG plane 8
09  // 84 x89y9 SB_BIG plane 9
01  // 85 x89y9 SB_BIG plane 9
00  // 86 x89y9 SB_DRIVE plane 10,9
00  // 87 x89y9 SB_BIG plane 10
00  // 88 x89y9 SB_BIG plane 10
00  // 89 x89y9 SB_BIG plane 11
00  // 90 x89y9 SB_BIG plane 11
00  // 91 x89y9 SB_DRIVE plane 12,11
00  // 92 x89y9 SB_BIG plane 12
00  // 93 x89y9 SB_BIG plane 12
B2  // 94 x90y10 SB_SML plane 1
B5  // 95 x90y10 SB_SML plane 2,1
7C  // 96 x90y10 SB_SML plane 2
00  // 97 x90y10 SB_SML plane 3
80  // 98 x90y10 SB_SML plane 4,3
2A  // 99 x90y10 SB_SML plane 4
88  // 100 x90y10 SB_SML plane 5
82  // 101 x90y10 SB_SML plane 6,5
2A  // 102 x90y10 SB_SML plane 6
00  // 103 x90y10 SB_SML plane 7
80  // 104 x90y10 SB_SML plane 8,7
28  // 105 x90y10 SB_SML plane 8
0E  // 106 x90y10 SB_SML plane 9
92 // -- CRC low byte
7B // -- CRC high byte


// Config Latches on x91y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4F14     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
05 // y_sel: 9
50 // -- CRC low byte
12 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4F1C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x91y9 CPE[0]  _a504  C_///AND/D
00  //  1 x91y9 CPE[1]
00  //  2 x91y9 CPE[2]
00  //  3 x91y9 CPE[3]
00  //  4 x91y9 CPE[4]
00  //  5 x91y9 CPE[5]
00  //  6 x91y9 CPE[6]
00  //  7 x91y9 CPE[7]
00  //  8 x91y9 CPE[8]
00  //  9 x91y9 CPE[9]
00  // 10 x91y10 CPE[0]  _a620  C_///AND/DST
00  // 11 x91y10 CPE[1]
00  // 12 x91y10 CPE[2]
00  // 13 x91y10 CPE[3]
00  // 14 x91y10 CPE[4]
00  // 15 x91y10 CPE[5]
00  // 16 x91y10 CPE[6]
00  // 17 x91y10 CPE[7]
00  // 18 x91y10 CPE[8]
00  // 19 x91y10 CPE[9]
00  // 20 x92y9 CPE[0]  _a55  C_AND////    
00  // 21 x92y9 CPE[1]
00  // 22 x92y9 CPE[2]
00  // 23 x92y9 CPE[3]
00  // 24 x92y9 CPE[4]
00  // 25 x92y9 CPE[5]
00  // 26 x92y9 CPE[6]
00  // 27 x92y9 CPE[7]
00  // 28 x92y9 CPE[8]
00  // 29 x92y9 CPE[9]
00  // 30 x92y10 CPE[0]  _a631  C_OR////    _a389  C_///AND/D
00  // 31 x92y10 CPE[1]
00  // 32 x92y10 CPE[2]
00  // 33 x92y10 CPE[3]
00  // 34 x92y10 CPE[4]
00  // 35 x92y10 CPE[5]
00  // 36 x92y10 CPE[6]
00  // 37 x92y10 CPE[7]
00  // 38 x92y10 CPE[8]
00  // 39 x92y10 CPE[9]
30  // 40 x91y9 INMUX plane 2,1
03  // 41 x91y9 INMUX plane 4,3
20  // 42 x91y9 INMUX plane 6,5
00  // 43 x91y9 INMUX plane 8,7
10  // 44 x91y9 INMUX plane 10,9
04  // 45 x91y9 INMUX plane 12,11
10  // 46 x91y10 INMUX plane 2,1
10  // 47 x91y10 INMUX plane 4,3
00  // 48 x91y10 INMUX plane 6,5
18  // 49 x91y10 INMUX plane 8,7
20  // 50 x91y10 INMUX plane 10,9
01  // 51 x91y10 INMUX plane 12,11
21  // 52 x92y9 INMUX plane 2,1
00  // 53 x92y9 INMUX plane 4,3
B3  // 54 x92y9 INMUX plane 6,5
25  // 55 x92y9 INMUX plane 8,7
81  // 56 x92y9 INMUX plane 10,9
01  // 57 x92y9 INMUX plane 12,11
00  // 58 x92y10 INMUX plane 2,1
04  // 59 x92y10 INMUX plane 4,3
B0  // 60 x92y10 INMUX plane 6,5
05  // 61 x92y10 INMUX plane 8,7
80  // 62 x92y10 INMUX plane 10,9
C4  // 63 x92y10 INMUX plane 12,11
48  // 64 x92y10 SB_BIG plane 1
12  // 65 x92y10 SB_BIG plane 1
00  // 66 x92y10 SB_DRIVE plane 2,1
48  // 67 x92y10 SB_BIG plane 2
10  // 68 x92y10 SB_BIG plane 2
08  // 69 x92y10 SB_BIG plane 3
12  // 70 x92y10 SB_BIG plane 3
00  // 71 x92y10 SB_DRIVE plane 4,3
08  // 72 x92y10 SB_BIG plane 4
16  // 73 x92y10 SB_BIG plane 4
02  // 74 x92y10 SB_BIG plane 5
32  // 75 x92y10 SB_BIG plane 5
00  // 76 x92y10 SB_DRIVE plane 6,5
48  // 77 x92y10 SB_BIG plane 6
12  // 78 x92y10 SB_BIG plane 6
8B  // 79 x92y10 SB_BIG plane 7
46  // 80 x92y10 SB_BIG plane 7
00  // 81 x92y10 SB_DRIVE plane 8,7
48  // 82 x92y10 SB_BIG plane 8
12  // 83 x92y10 SB_BIG plane 8
19  // 84 x92y10 SB_BIG plane 9
35  // 85 x92y10 SB_BIG plane 9
00  // 86 x92y10 SB_DRIVE plane 10,9
48  // 87 x92y10 SB_BIG plane 10
12  // 88 x92y10 SB_BIG plane 10
48  // 89 x92y10 SB_BIG plane 11
12  // 90 x92y10 SB_BIG plane 11
00  // 91 x92y10 SB_DRIVE plane 12,11
08  // 92 x92y10 SB_BIG plane 12
12  // 93 x92y10 SB_BIG plane 12
42  // 94 x91y9 SB_SML plane 1
83  // 95 x91y9 SB_SML plane 2,1
2A  // 96 x91y9 SB_SML plane 2
A8  // 97 x91y9 SB_SML plane 3
82  // 98 x91y9 SB_SML plane 4,3
28  // 99 x91y9 SB_SML plane 4
A8  // 100 x91y9 SB_SML plane 5
82  // 101 x91y9 SB_SML plane 6,5
2A  // 102 x91y9 SB_SML plane 6
A8  // 103 x91y9 SB_SML plane 7
86  // 104 x91y9 SB_SML plane 8,7
6A  // 105 x91y9 SB_SML plane 8
4E  // 106 x91y9 SB_SML plane 9
85  // 107 x91y9 SB_SML plane 10,9
2A  // 108 x91y9 SB_SML plane 10
C8  // 109 x91y9 SB_SML plane 11
82  // 110 x91y9 SB_SML plane 12,11
2A  // 111 x91y9 SB_SML plane 12
EB // -- CRC low byte
C6 // -- CRC high byte


// Config Latches on x93y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4F92     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
05 // y_sel: 9
88 // -- CRC low byte
0B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4F9A
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x93y9 CPE[0]  net1 = net2: _a385  C_AND/D//AND/D
00  //  1 x93y9 CPE[1]
00  //  2 x93y9 CPE[2]
00  //  3 x93y9 CPE[3]
00  //  4 x93y9 CPE[4]
00  //  5 x93y9 CPE[5]
00  //  6 x93y9 CPE[6]
00  //  7 x93y9 CPE[7]
00  //  8 x93y9 CPE[8]
00  //  9 x93y9 CPE[9]
00  // 10 x93y10 CPE[0]  _a387  C_AND/D///    
00  // 11 x93y10 CPE[1]
00  // 12 x93y10 CPE[2]
00  // 13 x93y10 CPE[3]
00  // 14 x93y10 CPE[4]
00  // 15 x93y10 CPE[5]
00  // 16 x93y10 CPE[6]
00  // 17 x93y10 CPE[7]
00  // 18 x93y10 CPE[8]
00  // 19 x93y10 CPE[9]
00  // 20 x94y9 CPE[0]
00  // 21 x94y9 CPE[1]
00  // 22 x94y9 CPE[2]
00  // 23 x94y9 CPE[3]
00  // 24 x94y9 CPE[4]
00  // 25 x94y9 CPE[5]
00  // 26 x94y9 CPE[6]
00  // 27 x94y9 CPE[7]
00  // 28 x94y9 CPE[8]
00  // 29 x94y9 CPE[9]
00  // 30 x94y10 CPE[0]
00  // 31 x94y10 CPE[1]
00  // 32 x94y10 CPE[2]
00  // 33 x94y10 CPE[3]
00  // 34 x94y10 CPE[4]
00  // 35 x94y10 CPE[5]
00  // 36 x94y10 CPE[6]
00  // 37 x94y10 CPE[7]
00  // 38 x94y10 CPE[8]
00  // 39 x94y10 CPE[9]
04  // 40 x93y9 INMUX plane 2,1
00  // 41 x93y9 INMUX plane 4,3
00  // 42 x93y9 INMUX plane 6,5
04  // 43 x93y9 INMUX plane 8,7
00  // 44 x93y9 INMUX plane 10,9
04  // 45 x93y9 INMUX plane 12,11
00  // 46 x93y10 INMUX plane 2,1
00  // 47 x93y10 INMUX plane 4,3
01  // 48 x93y10 INMUX plane 6,5
22  // 49 x93y10 INMUX plane 8,7
01  // 50 x93y10 INMUX plane 10,9
04  // 51 x93y10 INMUX plane 12,11
00  // 52 x94y9 INMUX plane 2,1
00  // 53 x94y9 INMUX plane 4,3
40  // 54 x94y9 INMUX plane 6,5
94  // 55 x94y9 INMUX plane 8,7
50  // 56 x94y9 INMUX plane 10,9
80  // 57 x94y9 INMUX plane 12,11
00  // 58 x94y10 INMUX plane 2,1
01  // 59 x94y10 INMUX plane 4,3
42  // 60 x94y10 INMUX plane 6,5
80  // 61 x94y10 INMUX plane 8,7
40  // 62 x94y10 INMUX plane 10,9
80  // 63 x94y10 INMUX plane 12,11
48  // 64 x93y9 SB_BIG plane 1
10  // 65 x93y9 SB_BIG plane 1
00  // 66 x93y9 SB_DRIVE plane 2,1
08  // 67 x93y9 SB_BIG plane 2
12  // 68 x93y9 SB_BIG plane 2
00  // 69 x93y9 SB_BIG plane 3
00  // 70 x93y9 SB_BIG plane 3
00  // 71 x93y9 SB_DRIVE plane 4,3
00  // 72 x93y9 SB_BIG plane 4
00  // 73 x93y9 SB_BIG plane 4
48  // 74 x93y9 SB_BIG plane 5
12  // 75 x93y9 SB_BIG plane 5
00  // 76 x93y9 SB_DRIVE plane 6,5
48  // 77 x93y9 SB_BIG plane 6
12  // 78 x93y9 SB_BIG plane 6
00  // 79 x93y9 SB_BIG plane 7
00  // 80 x93y9 SB_BIG plane 7
00  // 81 x93y9 SB_DRIVE plane 8,7
00  // 82 x93y9 SB_BIG plane 8
00  // 83 x93y9 SB_BIG plane 8
01  // 84 x93y9 SB_BIG plane 9
01  // 85 x93y9 SB_BIG plane 9
00  // 86 x93y9 SB_DRIVE plane 10,9
00  // 87 x93y9 SB_BIG plane 10
04  // 88 x93y9 SB_BIG plane 10
00  // 89 x93y9 SB_BIG plane 11
00  // 90 x93y9 SB_BIG plane 11
00  // 91 x93y9 SB_DRIVE plane 12,11
00  // 92 x93y9 SB_BIG plane 12
00  // 93 x93y9 SB_BIG plane 12
28  // 94 x94y10 SB_SML plane 1
82  // 95 x94y10 SB_SML plane 2,1
2A  // 96 x94y10 SB_SML plane 2
00  // 97 x94y10 SB_SML plane 3
00  // 98 x94y10 SB_SML plane 4,3
00  // 99 x94y10 SB_SML plane 4
92  // 100 x94y10 SB_SML plane 5
82  // 101 x94y10 SB_SML plane 6,5
2A  // 102 x94y10 SB_SML plane 6
83  // 103 x94y10 SB_SML plane 7
06  // 104 x94y10 SB_SML plane 8,7
00  // 105 x94y10 SB_SML plane 8
0E  // 106 x94y10 SB_SML plane 9
DF // -- CRC low byte
6A // -- CRC high byte


// Config Latches on x95y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 500B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
05 // y_sel: 9
D1 // -- CRC low byte
1D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5013
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x95y9 CPE[0]  _a624  C_AND////    
00  //  1 x95y9 CPE[1]
00  //  2 x95y9 CPE[2]
00  //  3 x95y9 CPE[3]
00  //  4 x95y9 CPE[4]
00  //  5 x95y9 CPE[5]
00  //  6 x95y9 CPE[6]
00  //  7 x95y9 CPE[7]
00  //  8 x95y9 CPE[8]
00  //  9 x95y9 CPE[9]
00  // 10 x95y10 CPE[0]  net1 = net2: _a501  C_AND/D//AND/D
00  // 11 x95y10 CPE[1]
00  // 12 x95y10 CPE[2]
00  // 13 x95y10 CPE[3]
00  // 14 x95y10 CPE[4]
00  // 15 x95y10 CPE[5]
00  // 16 x95y10 CPE[6]
00  // 17 x95y10 CPE[7]
00  // 18 x95y10 CPE[8]
00  // 19 x95y10 CPE[9]
00  // 20 x96y9 CPE[0]
00  // 21 x96y9 CPE[1]
00  // 22 x96y9 CPE[2]
00  // 23 x96y9 CPE[3]
00  // 24 x96y9 CPE[4]
00  // 25 x96y9 CPE[5]
00  // 26 x96y9 CPE[6]
00  // 27 x96y9 CPE[7]
00  // 28 x96y9 CPE[8]
00  // 29 x96y9 CPE[9]
00  // 30 x96y10 CPE[0]  _a503  C_AND/D///    
00  // 31 x96y10 CPE[1]
00  // 32 x96y10 CPE[2]
00  // 33 x96y10 CPE[3]
00  // 34 x96y10 CPE[4]
00  // 35 x96y10 CPE[5]
00  // 36 x96y10 CPE[6]
00  // 37 x96y10 CPE[7]
00  // 38 x96y10 CPE[8]
00  // 39 x96y10 CPE[9]
3E  // 40 x95y9 INMUX plane 2,1
14  // 41 x95y9 INMUX plane 4,3
2D  // 42 x95y9 INMUX plane 6,5
04  // 43 x95y9 INMUX plane 8,7
20  // 44 x95y9 INMUX plane 10,9
00  // 45 x95y9 INMUX plane 12,11
08  // 46 x95y10 INMUX plane 2,1
00  // 47 x95y10 INMUX plane 4,3
01  // 48 x95y10 INMUX plane 6,5
04  // 49 x95y10 INMUX plane 8,7
20  // 50 x95y10 INMUX plane 10,9
05  // 51 x95y10 INMUX plane 12,11
00  // 52 x96y9 INMUX plane 2,1
00  // 53 x96y9 INMUX plane 4,3
10  // 54 x96y9 INMUX plane 6,5
40  // 55 x96y9 INMUX plane 8,7
00  // 56 x96y9 INMUX plane 10,9
80  // 57 x96y9 INMUX plane 12,11
00  // 58 x96y10 INMUX plane 2,1
00  // 59 x96y10 INMUX plane 4,3
08  // 60 x96y10 INMUX plane 6,5
80  // 61 x96y10 INMUX plane 8,7
18  // 62 x96y10 INMUX plane 10,9
C1  // 63 x96y10 INMUX plane 12,11
41  // 64 x96y10 SB_BIG plane 1
12  // 65 x96y10 SB_BIG plane 1
00  // 66 x96y10 SB_DRIVE plane 2,1
48  // 67 x96y10 SB_BIG plane 2
12  // 68 x96y10 SB_BIG plane 2
42  // 69 x96y10 SB_BIG plane 3
06  // 70 x96y10 SB_BIG plane 3
10  // 71 x96y10 SB_DRIVE plane 4,3
8C  // 72 x96y10 SB_BIG plane 4
22  // 73 x96y10 SB_BIG plane 4
A3  // 74 x96y10 SB_BIG plane 5
26  // 75 x96y10 SB_BIG plane 5
00  // 76 x96y10 SB_DRIVE plane 6,5
C8  // 77 x96y10 SB_BIG plane 6
12  // 78 x96y10 SB_BIG plane 6
00  // 79 x96y10 SB_BIG plane 7
00  // 80 x96y10 SB_BIG plane 7
00  // 81 x96y10 SB_DRIVE plane 8,7
93  // 82 x96y10 SB_BIG plane 8
04  // 83 x96y10 SB_BIG plane 8
00  // 84 x96y10 SB_BIG plane 9
01  // 85 x96y10 SB_BIG plane 9
00  // 86 x96y10 SB_DRIVE plane 10,9
03  // 87 x96y10 SB_BIG plane 10
30  // 88 x96y10 SB_BIG plane 10
80  // 89 x96y10 SB_BIG plane 11
00  // 90 x96y10 SB_BIG plane 11
00  // 91 x96y10 SB_DRIVE plane 12,11
01  // 92 x96y10 SB_BIG plane 12
00  // 93 x96y10 SB_BIG plane 12
B9  // 94 x95y9 SB_SML plane 1
82  // 95 x95y9 SB_SML plane 2,1
08  // 96 x95y9 SB_SML plane 2
00  // 97 x95y9 SB_SML plane 3
80  // 98 x95y9 SB_SML plane 4,3
2A  // 99 x95y9 SB_SML plane 4
A8  // 100 x95y9 SB_SML plane 5
12  // 101 x95y9 SB_SML plane 6,5
0A  // 102 x95y9 SB_SML plane 6
00  // 103 x95y9 SB_SML plane 7
40  // 104 x95y9 SB_SML plane 8,7
4D  // 105 x95y9 SB_SML plane 8
00  // 106 x95y9 SB_SML plane 9
40  // 107 x95y9 SB_SML plane 10,9
08  // 108 x95y9 SB_SML plane 10
D7 // -- CRC low byte
5D // -- CRC high byte


// Config Latches on x97y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5086     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
05 // y_sel: 9
09 // -- CRC low byte
04 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 508E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x97y9 CPE[0]  _a27  C_MX4a////    
00  //  1 x97y9 CPE[1]
00  //  2 x97y9 CPE[2]
00  //  3 x97y9 CPE[3]
00  //  4 x97y9 CPE[4]
00  //  5 x97y9 CPE[5]
00  //  6 x97y9 CPE[6]
00  //  7 x97y9 CPE[7]
00  //  8 x97y9 CPE[8]
00  //  9 x97y9 CPE[9]
00  // 10 x97y10 CPE[0]
00  // 11 x97y10 CPE[1]
00  // 12 x97y10 CPE[2]
00  // 13 x97y10 CPE[3]
00  // 14 x97y10 CPE[4]
00  // 15 x97y10 CPE[5]
00  // 16 x97y10 CPE[6]
00  // 17 x97y10 CPE[7]
00  // 18 x97y10 CPE[8]
00  // 19 x97y10 CPE[9]
00  // 20 x98y9 CPE[0]  _a621  C_/C_0_1///    
00  // 21 x98y9 CPE[1]
00  // 22 x98y9 CPE[2]
00  // 23 x98y9 CPE[3]
00  // 24 x98y9 CPE[4]
00  // 25 x98y9 CPE[5]
00  // 26 x98y9 CPE[6]
00  // 27 x98y9 CPE[7]
00  // 28 x98y9 CPE[8]
00  // 29 x98y9 CPE[9]
00  // 30 x98y10 CPE[0]  net1 = net2: _a362  C_ADDF2///ADDF2/
00  // 31 x98y10 CPE[1]
00  // 32 x98y10 CPE[2]
00  // 33 x98y10 CPE[3]
00  // 34 x98y10 CPE[4]
00  // 35 x98y10 CPE[5]
00  // 36 x98y10 CPE[6]
00  // 37 x98y10 CPE[7]
00  // 38 x98y10 CPE[8]
00  // 39 x98y10 CPE[9]
21  // 40 x97y9 INMUX plane 2,1
3D  // 41 x97y9 INMUX plane 4,3
30  // 42 x97y9 INMUX plane 6,5
08  // 43 x97y9 INMUX plane 8,7
00  // 44 x97y9 INMUX plane 10,9
28  // 45 x97y9 INMUX plane 12,11
01  // 46 x97y10 INMUX plane 2,1
08  // 47 x97y10 INMUX plane 4,3
00  // 48 x97y10 INMUX plane 6,5
00  // 49 x97y10 INMUX plane 8,7
00  // 50 x97y10 INMUX plane 10,9
08  // 51 x97y10 INMUX plane 12,11
00  // 52 x98y9 INMUX plane 2,1
00  // 53 x98y9 INMUX plane 4,3
11  // 54 x98y9 INMUX plane 6,5
40  // 55 x98y9 INMUX plane 8,7
00  // 56 x98y9 INMUX plane 10,9
C8  // 57 x98y9 INMUX plane 12,11
01  // 58 x98y10 INMUX plane 2,1
0A  // 59 x98y10 INMUX plane 4,3
07  // 60 x98y10 INMUX plane 6,5
48  // 61 x98y10 INMUX plane 8,7
05  // 62 x98y10 INMUX plane 10,9
68  // 63 x98y10 INMUX plane 12,11
48  // 64 x97y9 SB_BIG plane 1
12  // 65 x97y9 SB_BIG plane 1
00  // 66 x97y9 SB_DRIVE plane 2,1
00  // 67 x97y9 SB_BIG plane 2
00  // 68 x97y9 SB_BIG plane 2
48  // 69 x97y9 SB_BIG plane 3
12  // 70 x97y9 SB_BIG plane 3
00  // 71 x97y9 SB_DRIVE plane 4,3
48  // 72 x97y9 SB_BIG plane 4
14  // 73 x97y9 SB_BIG plane 4
41  // 74 x97y9 SB_BIG plane 5
12  // 75 x97y9 SB_BIG plane 5
00  // 76 x97y9 SB_DRIVE plane 6,5
10  // 77 x97y9 SB_BIG plane 6
00  // 78 x97y9 SB_BIG plane 6
48  // 79 x97y9 SB_BIG plane 7
32  // 80 x97y9 SB_BIG plane 7
00  // 81 x97y9 SB_DRIVE plane 8,7
48  // 82 x97y9 SB_BIG plane 8
12  // 83 x97y9 SB_BIG plane 8
00  // 84 x97y9 SB_BIG plane 9
00  // 85 x97y9 SB_BIG plane 9
00  // 86 x97y9 SB_DRIVE plane 10,9
00  // 87 x97y9 SB_BIG plane 10
00  // 88 x97y9 SB_BIG plane 10
00  // 89 x97y9 SB_BIG plane 11
00  // 90 x97y9 SB_BIG plane 11
00  // 91 x97y9 SB_DRIVE plane 12,11
01  // 92 x97y9 SB_BIG plane 12
00  // 93 x97y9 SB_BIG plane 12
B1  // 94 x98y10 SB_SML plane 1
02  // 95 x98y10 SB_SML plane 2,1
00  // 96 x98y10 SB_SML plane 2
A8  // 97 x98y10 SB_SML plane 3
82  // 98 x98y10 SB_SML plane 4,3
2A  // 99 x98y10 SB_SML plane 4
A8  // 100 x98y10 SB_SML plane 5
02  // 101 x98y10 SB_SML plane 6,5
04  // 102 x98y10 SB_SML plane 6
A8  // 103 x98y10 SB_SML plane 7
12  // 104 x98y10 SB_SML plane 8,7
2A  // 105 x98y10 SB_SML plane 8
00  // 106 x98y10 SB_SML plane 9
00  // 107 x98y10 SB_SML plane 10,9
00  // 108 x98y10 SB_SML plane 10
00  // 109 x98y10 SB_SML plane 11
00  // 110 x98y10 SB_SML plane 12,11
03  // 111 x98y10 SB_SML plane 12
28 // -- CRC low byte
01 // -- CRC high byte


// Config Latches on x99y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5104     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
05 // y_sel: 9
61 // -- CRC low byte
2E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 510C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x99y9 CPE[0]  _a849  C_////Bridge
00  //  1 x99y9 CPE[1]
00  //  2 x99y9 CPE[2]
00  //  3 x99y9 CPE[3]
00  //  4 x99y9 CPE[4]
00  //  5 x99y9 CPE[5]
00  //  6 x99y9 CPE[6]
00  //  7 x99y9 CPE[7]
00  //  8 x99y9 CPE[8]
00  //  9 x99y9 CPE[9]
00  // 10 x99y10 CPE[0]
00  // 11 x99y10 CPE[1]
00  // 12 x99y10 CPE[2]
00  // 13 x99y10 CPE[3]
00  // 14 x99y10 CPE[4]
00  // 15 x99y10 CPE[5]
00  // 16 x99y10 CPE[6]
00  // 17 x99y10 CPE[7]
00  // 18 x99y10 CPE[8]
00  // 19 x99y10 CPE[9]
00  // 20 x100y9 CPE[0]  net1 = net2: _a26  C_OR/D//OR/D
00  // 21 x100y9 CPE[1]
00  // 22 x100y9 CPE[2]
00  // 23 x100y9 CPE[3]
00  // 24 x100y9 CPE[4]
00  // 25 x100y9 CPE[5]
00  // 26 x100y9 CPE[6]
00  // 27 x100y9 CPE[7]
00  // 28 x100y9 CPE[8]
00  // 29 x100y9 CPE[9]
00  // 30 x100y10 CPE[0]  _a20  C_AND////    
00  // 31 x100y10 CPE[1]
00  // 32 x100y10 CPE[2]
00  // 33 x100y10 CPE[3]
00  // 34 x100y10 CPE[4]
00  // 35 x100y10 CPE[5]
00  // 36 x100y10 CPE[6]
00  // 37 x100y10 CPE[7]
00  // 38 x100y10 CPE[8]
00  // 39 x100y10 CPE[9]
00  // 40 x99y9 INMUX plane 2,1
06  // 41 x99y9 INMUX plane 4,3
09  // 42 x99y9 INMUX plane 6,5
04  // 43 x99y9 INMUX plane 8,7
08  // 44 x99y9 INMUX plane 10,9
08  // 45 x99y9 INMUX plane 12,11
02  // 46 x99y10 INMUX plane 2,1
10  // 47 x99y10 INMUX plane 4,3
00  // 48 x99y10 INMUX plane 6,5
08  // 49 x99y10 INMUX plane 8,7
00  // 50 x99y10 INMUX plane 10,9
10  // 51 x99y10 INMUX plane 12,11
03  // 52 x100y9 INMUX plane 2,1
04  // 53 x100y9 INMUX plane 4,3
60  // 54 x100y9 INMUX plane 6,5
2B  // 55 x100y9 INMUX plane 8,7
41  // 56 x100y9 INMUX plane 10,9
0C  // 57 x100y9 INMUX plane 12,11
01  // 58 x100y10 INMUX plane 2,1
00  // 59 x100y10 INMUX plane 4,3
7E  // 60 x100y10 INMUX plane 6,5
3B  // 61 x100y10 INMUX plane 8,7
A0  // 62 x100y10 INMUX plane 10,9
00  // 63 x100y10 INMUX plane 12,11
48  // 64 x100y10 SB_BIG plane 1
22  // 65 x100y10 SB_BIG plane 1
00  // 66 x100y10 SB_DRIVE plane 2,1
00  // 67 x100y10 SB_BIG plane 2
00  // 68 x100y10 SB_BIG plane 2
48  // 69 x100y10 SB_BIG plane 3
10  // 70 x100y10 SB_BIG plane 3
00  // 71 x100y10 SB_DRIVE plane 4,3
59  // 72 x100y10 SB_BIG plane 4
18  // 73 x100y10 SB_BIG plane 4
48  // 74 x100y10 SB_BIG plane 5
10  // 75 x100y10 SB_BIG plane 5
00  // 76 x100y10 SB_DRIVE plane 6,5
00  // 77 x100y10 SB_BIG plane 6
00  // 78 x100y10 SB_BIG plane 6
48  // 79 x100y10 SB_BIG plane 7
42  // 80 x100y10 SB_BIG plane 7
00  // 81 x100y10 SB_DRIVE plane 8,7
48  // 82 x100y10 SB_BIG plane 8
12  // 83 x100y10 SB_BIG plane 8
09  // 84 x100y10 SB_BIG plane 9
01  // 85 x100y10 SB_BIG plane 9
00  // 86 x100y10 SB_DRIVE plane 10,9
00  // 87 x100y10 SB_BIG plane 10
50  // 88 x100y10 SB_BIG plane 10
02  // 89 x100y10 SB_BIG plane 11
00  // 90 x100y10 SB_BIG plane 11
00  // 91 x100y10 SB_DRIVE plane 12,11
00  // 92 x100y10 SB_BIG plane 12
00  // 93 x100y10 SB_BIG plane 12
82  // 94 x99y9 SB_SML plane 1
02  // 95 x99y9 SB_SML plane 2,1
00  // 96 x99y9 SB_SML plane 2
A8  // 97 x99y9 SB_SML plane 3
80  // 98 x99y9 SB_SML plane 4,3
22  // 99 x99y9 SB_SML plane 4
B1  // 100 x99y9 SB_SML plane 5
02  // 101 x99y9 SB_SML plane 6,5
00  // 102 x99y9 SB_SML plane 6
A8  // 103 x99y9 SB_SML plane 7
82  // 104 x99y9 SB_SML plane 8,7
2A  // 105 x99y9 SB_SML plane 8
40  // 106 x99y9 SB_SML plane 9
00  // 107 x99y9 SB_SML plane 10,9
00  // 108 x99y9 SB_SML plane 10
00  // 109 x99y9 SB_SML plane 11
00  // 110 x99y9 SB_SML plane 12,11
03  // 111 x99y9 SB_SML plane 12
F3 // -- CRC low byte
F2 // -- CRC high byte


// Config Latches on x101y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5182     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
05 // y_sel: 9
B9 // -- CRC low byte
37 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 518A
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x101y9 CPE[0]  _a447  C_///AND/D
00  //  1 x101y9 CPE[1]
00  //  2 x101y9 CPE[2]
00  //  3 x101y9 CPE[3]
00  //  4 x101y9 CPE[4]
00  //  5 x101y9 CPE[5]
00  //  6 x101y9 CPE[6]
00  //  7 x101y9 CPE[7]
00  //  8 x101y9 CPE[8]
00  //  9 x101y9 CPE[9]
00  // 10 x101y10 CPE[0]  _a188  C_AND////    _a454  C_///AND/D
00  // 11 x101y10 CPE[1]
00  // 12 x101y10 CPE[2]
00  // 13 x101y10 CPE[3]
00  // 14 x101y10 CPE[4]
00  // 15 x101y10 CPE[5]
00  // 16 x101y10 CPE[6]
00  // 17 x101y10 CPE[7]
00  // 18 x101y10 CPE[8]
00  // 19 x101y10 CPE[9]
00  // 20 x102y9 CPE[0]
00  // 21 x102y9 CPE[1]
00  // 22 x102y9 CPE[2]
00  // 23 x102y9 CPE[3]
00  // 24 x102y9 CPE[4]
00  // 25 x102y9 CPE[5]
00  // 26 x102y9 CPE[6]
00  // 27 x102y9 CPE[7]
00  // 28 x102y9 CPE[8]
00  // 29 x102y9 CPE[9]
00  // 30 x102y10 CPE[0]  _a455  C_AND/D///    
00  // 31 x102y10 CPE[1]
00  // 32 x102y10 CPE[2]
00  // 33 x102y10 CPE[3]
00  // 34 x102y10 CPE[4]
00  // 35 x102y10 CPE[5]
00  // 36 x102y10 CPE[6]
00  // 37 x102y10 CPE[7]
00  // 38 x102y10 CPE[8]
00  // 39 x102y10 CPE[9]
06  // 40 x101y9 INMUX plane 2,1
00  // 41 x101y9 INMUX plane 4,3
05  // 42 x101y9 INMUX plane 6,5
28  // 43 x101y9 INMUX plane 8,7
21  // 44 x101y9 INMUX plane 10,9
09  // 45 x101y9 INMUX plane 12,11
05  // 46 x101y10 INMUX plane 2,1
00  // 47 x101y10 INMUX plane 4,3
1A  // 48 x101y10 INMUX plane 6,5
2C  // 49 x101y10 INMUX plane 8,7
29  // 50 x101y10 INMUX plane 10,9
01  // 51 x101y10 INMUX plane 12,11
1D  // 52 x102y9 INMUX plane 2,1
00  // 53 x102y9 INMUX plane 4,3
80  // 54 x102y9 INMUX plane 6,5
04  // 55 x102y9 INMUX plane 8,7
81  // 56 x102y9 INMUX plane 10,9
04  // 57 x102y9 INMUX plane 12,11
00  // 58 x102y10 INMUX plane 2,1
08  // 59 x102y10 INMUX plane 4,3
82  // 60 x102y10 INMUX plane 6,5
18  // 61 x102y10 INMUX plane 8,7
98  // 62 x102y10 INMUX plane 10,9
04  // 63 x102y10 INMUX plane 12,11
90  // 64 x101y9 SB_BIG plane 1
44  // 65 x101y9 SB_BIG plane 1
00  // 66 x101y9 SB_DRIVE plane 2,1
41  // 67 x101y9 SB_BIG plane 2
12  // 68 x101y9 SB_BIG plane 2
00  // 69 x101y9 SB_BIG plane 3
00  // 70 x101y9 SB_BIG plane 3
00  // 71 x101y9 SB_DRIVE plane 4,3
48  // 72 x101y9 SB_BIG plane 4
12  // 73 x101y9 SB_BIG plane 4
48  // 74 x101y9 SB_BIG plane 5
12  // 75 x101y9 SB_BIG plane 5
00  // 76 x101y9 SB_DRIVE plane 6,5
48  // 77 x101y9 SB_BIG plane 6
12  // 78 x101y9 SB_BIG plane 6
00  // 79 x101y9 SB_BIG plane 7
30  // 80 x101y9 SB_BIG plane 7
00  // 81 x101y9 SB_DRIVE plane 8,7
48  // 82 x101y9 SB_BIG plane 8
12  // 83 x101y9 SB_BIG plane 8
09  // 84 x101y9 SB_BIG plane 9
01  // 85 x101y9 SB_BIG plane 9
00  // 86 x101y9 SB_DRIVE plane 10,9
00  // 87 x101y9 SB_BIG plane 10
00  // 88 x101y9 SB_BIG plane 10
00  // 89 x101y9 SB_BIG plane 11
00  // 90 x101y9 SB_BIG plane 11
00  // 91 x101y9 SB_DRIVE plane 12,11
00  // 92 x101y9 SB_BIG plane 12
00  // 93 x101y9 SB_BIG plane 12
B9  // 94 x102y10 SB_SML plane 1
82  // 95 x102y10 SB_SML plane 2,1
68  // 96 x102y10 SB_SML plane 2
00  // 97 x102y10 SB_SML plane 3
80  // 98 x102y10 SB_SML plane 4,3
2A  // 99 x102y10 SB_SML plane 4
53  // 100 x102y10 SB_SML plane 5
86  // 101 x102y10 SB_SML plane 6,5
2A  // 102 x102y10 SB_SML plane 6
00  // 103 x102y10 SB_SML plane 7
A0  // 104 x102y10 SB_SML plane 8,7
29  // 105 x102y10 SB_SML plane 8
0E  // 106 x102y10 SB_SML plane 9
00  // 107 x102y10 SB_SML plane 10,9
00  // 108 x102y10 SB_SML plane 10
11  // 109 x102y10 SB_SML plane 11
56 // -- CRC low byte
70 // -- CRC high byte


// Config Latches on x103y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 51FE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
05 // y_sel: 9
B1 // -- CRC low byte
7A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5206
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x103y9 CPE[0]  _a446  C_///AND/D
00  //  1 x103y9 CPE[1]
00  //  2 x103y9 CPE[2]
00  //  3 x103y9 CPE[3]
00  //  4 x103y9 CPE[4]
00  //  5 x103y9 CPE[5]
00  //  6 x103y9 CPE[6]
00  //  7 x103y9 CPE[7]
00  //  8 x103y9 CPE[8]
00  //  9 x103y9 CPE[9]
00  // 10 x103y10 CPE[0]  net1 = net2: _a226  C_OR////DST
00  // 11 x103y10 CPE[1]
00  // 12 x103y10 CPE[2]
00  // 13 x103y10 CPE[3]
00  // 14 x103y10 CPE[4]
00  // 15 x103y10 CPE[5]
00  // 16 x103y10 CPE[6]
00  // 17 x103y10 CPE[7]
00  // 18 x103y10 CPE[8]
00  // 19 x103y10 CPE[9]
00  // 20 x104y9 CPE[0]
00  // 21 x104y9 CPE[1]
00  // 22 x104y9 CPE[2]
00  // 23 x104y9 CPE[3]
00  // 24 x104y9 CPE[4]
00  // 25 x104y9 CPE[5]
00  // 26 x104y9 CPE[6]
00  // 27 x104y9 CPE[7]
00  // 28 x104y9 CPE[8]
00  // 29 x104y9 CPE[9]
00  // 30 x104y10 CPE[0]
00  // 31 x104y10 CPE[1]
00  // 32 x104y10 CPE[2]
00  // 33 x104y10 CPE[3]
00  // 34 x104y10 CPE[4]
00  // 35 x104y10 CPE[5]
00  // 36 x104y10 CPE[6]
00  // 37 x104y10 CPE[7]
00  // 38 x104y10 CPE[8]
00  // 39 x104y10 CPE[9]
03  // 40 x103y9 INMUX plane 2,1
00  // 41 x103y9 INMUX plane 4,3
08  // 42 x103y9 INMUX plane 6,5
28  // 43 x103y9 INMUX plane 8,7
28  // 44 x103y9 INMUX plane 10,9
05  // 45 x103y9 INMUX plane 12,11
00  // 46 x103y10 INMUX plane 2,1
05  // 47 x103y10 INMUX plane 4,3
00  // 48 x103y10 INMUX plane 6,5
0C  // 49 x103y10 INMUX plane 8,7
30  // 50 x103y10 INMUX plane 10,9
2C  // 51 x103y10 INMUX plane 12,11
0C  // 52 x104y9 INMUX plane 2,1
00  // 53 x104y9 INMUX plane 4,3
80  // 54 x104y9 INMUX plane 6,5
40  // 55 x104y9 INMUX plane 8,7
80  // 56 x104y9 INMUX plane 10,9
00  // 57 x104y9 INMUX plane 12,11
23  // 58 x104y10 INMUX plane 2,1
00  // 59 x104y10 INMUX plane 4,3
83  // 60 x104y10 INMUX plane 6,5
00  // 61 x104y10 INMUX plane 8,7
A9  // 62 x104y10 INMUX plane 10,9
00  // 63 x104y10 INMUX plane 12,11
48  // 64 x104y10 SB_BIG plane 1
12  // 65 x104y10 SB_BIG plane 1
80  // 66 x104y10 SB_DRIVE plane 2,1
56  // 67 x104y10 SB_BIG plane 2
04  // 68 x104y10 SB_BIG plane 2
0B  // 69 x104y10 SB_BIG plane 3
40  // 70 x104y10 SB_BIG plane 3
00  // 71 x104y10 SB_DRIVE plane 4,3
00  // 72 x104y10 SB_BIG plane 4
00  // 73 x104y10 SB_BIG plane 4
14  // 74 x104y10 SB_BIG plane 5
62  // 75 x104y10 SB_BIG plane 5
00  // 76 x104y10 SB_DRIVE plane 6,5
48  // 77 x104y10 SB_BIG plane 6
12  // 78 x104y10 SB_BIG plane 6
0E  // 79 x104y10 SB_BIG plane 7
00  // 80 x104y10 SB_BIG plane 7
00  // 81 x104y10 SB_DRIVE plane 8,7
00  // 82 x104y10 SB_BIG plane 8
00  // 83 x104y10 SB_BIG plane 8
09  // 84 x104y10 SB_BIG plane 9
01  // 85 x104y10 SB_BIG plane 9
00  // 86 x104y10 SB_DRIVE plane 10,9
00  // 87 x104y10 SB_BIG plane 10
00  // 88 x104y10 SB_BIG plane 10
00  // 89 x104y10 SB_BIG plane 11
00  // 90 x104y10 SB_BIG plane 11
00  // 91 x104y10 SB_DRIVE plane 12,11
02  // 92 x104y10 SB_BIG plane 12
14  // 93 x104y10 SB_BIG plane 12
A8  // 94 x103y9 SB_SML plane 1
02  // 95 x103y9 SB_SML plane 2,1
54  // 96 x103y9 SB_SML plane 2
00  // 97 x103y9 SB_SML plane 3
00  // 98 x103y9 SB_SML plane 4,3
00  // 99 x103y9 SB_SML plane 4
A8  // 100 x103y9 SB_SML plane 5
82  // 101 x103y9 SB_SML plane 6,5
2A  // 102 x103y9 SB_SML plane 6
03  // 103 x103y9 SB_SML plane 7
06  // 104 x103y9 SB_SML plane 8,7
0E // -- CRC low byte
67 // -- CRC high byte


// Config Latches on x105y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5275     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
05 // y_sel: 9
69 // -- CRC low byte
63 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 527D
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x105y9 CPE[0]  _a471  C_AND/D///    _a470  C_///AND/D
00  //  1 x105y9 CPE[1]
00  //  2 x105y9 CPE[2]
00  //  3 x105y9 CPE[3]
00  //  4 x105y9 CPE[4]
00  //  5 x105y9 CPE[5]
00  //  6 x105y9 CPE[6]
00  //  7 x105y9 CPE[7]
00  //  8 x105y9 CPE[8]
00  //  9 x105y9 CPE[9]
00  // 10 x105y10 CPE[0]  _a265  C_MX2b////    
00  // 11 x105y10 CPE[1]
00  // 12 x105y10 CPE[2]
00  // 13 x105y10 CPE[3]
00  // 14 x105y10 CPE[4]
00  // 15 x105y10 CPE[5]
00  // 16 x105y10 CPE[6]
00  // 17 x105y10 CPE[7]
00  // 18 x105y10 CPE[8]
00  // 19 x105y10 CPE[9]
00  // 20 x106y9 CPE[0]
00  // 21 x106y9 CPE[1]
00  // 22 x106y9 CPE[2]
00  // 23 x106y9 CPE[3]
00  // 24 x106y9 CPE[4]
00  // 25 x106y9 CPE[5]
00  // 26 x106y9 CPE[6]
00  // 27 x106y9 CPE[7]
00  // 28 x106y9 CPE[8]
00  // 29 x106y9 CPE[9]
00  // 30 x106y10 CPE[0]  _a723  C_OR////    _a484  C_///AND/D
00  // 31 x106y10 CPE[1]
00  // 32 x106y10 CPE[2]
00  // 33 x106y10 CPE[3]
00  // 34 x106y10 CPE[4]
00  // 35 x106y10 CPE[5]
00  // 36 x106y10 CPE[6]
00  // 37 x106y10 CPE[7]
00  // 38 x106y10 CPE[8]
00  // 39 x106y10 CPE[9]
0D  // 40 x105y9 INMUX plane 2,1
02  // 41 x105y9 INMUX plane 4,3
03  // 42 x105y9 INMUX plane 6,5
03  // 43 x105y9 INMUX plane 8,7
39  // 44 x105y9 INMUX plane 10,9
05  // 45 x105y9 INMUX plane 12,11
04  // 46 x105y10 INMUX plane 2,1
01  // 47 x105y10 INMUX plane 4,3
2F  // 48 x105y10 INMUX plane 6,5
01  // 49 x105y10 INMUX plane 8,7
02  // 50 x105y10 INMUX plane 10,9
03  // 51 x105y10 INMUX plane 12,11
01  // 52 x106y9 INMUX plane 2,1
00  // 53 x106y9 INMUX plane 4,3
41  // 54 x106y9 INMUX plane 6,5
48  // 55 x106y9 INMUX plane 8,7
48  // 56 x106y9 INMUX plane 10,9
80  // 57 x106y9 INMUX plane 12,11
05  // 58 x106y10 INMUX plane 2,1
01  // 59 x106y10 INMUX plane 4,3
45  // 60 x106y10 INMUX plane 6,5
80  // 61 x106y10 INMUX plane 8,7
70  // 62 x106y10 INMUX plane 10,9
ED  // 63 x106y10 INMUX plane 12,11
80  // 64 x105y9 SB_BIG plane 1
34  // 65 x105y9 SB_BIG plane 1
00  // 66 x105y9 SB_DRIVE plane 2,1
48  // 67 x105y9 SB_BIG plane 2
12  // 68 x105y9 SB_BIG plane 2
00  // 69 x105y9 SB_BIG plane 3
00  // 70 x105y9 SB_BIG plane 3
00  // 71 x105y9 SB_DRIVE plane 4,3
48  // 72 x105y9 SB_BIG plane 4
12  // 73 x105y9 SB_BIG plane 4
41  // 74 x105y9 SB_BIG plane 5
12  // 75 x105y9 SB_BIG plane 5
00  // 76 x105y9 SB_DRIVE plane 6,5
48  // 77 x105y9 SB_BIG plane 6
12  // 78 x105y9 SB_BIG plane 6
00  // 79 x105y9 SB_BIG plane 7
00  // 80 x105y9 SB_BIG plane 7
00  // 81 x105y9 SB_DRIVE plane 8,7
41  // 82 x105y9 SB_BIG plane 8
12  // 83 x105y9 SB_BIG plane 8
00  // 84 x105y9 SB_BIG plane 9
00  // 85 x105y9 SB_BIG plane 9
00  // 86 x105y9 SB_DRIVE plane 10,9
01  // 87 x105y9 SB_BIG plane 10
00  // 88 x105y9 SB_BIG plane 10
00  // 89 x105y9 SB_BIG plane 11
00  // 90 x105y9 SB_BIG plane 11
00  // 91 x105y9 SB_DRIVE plane 12,11
00  // 92 x105y9 SB_BIG plane 12
00  // 93 x105y9 SB_BIG plane 12
36  // 94 x106y10 SB_SML plane 1
87  // 95 x106y10 SB_SML plane 2,1
2A  // 96 x106y10 SB_SML plane 2
00  // 97 x106y10 SB_SML plane 3
86  // 98 x106y10 SB_SML plane 4,3
2A  // 99 x106y10 SB_SML plane 4
A8  // 100 x106y10 SB_SML plane 5
82  // 101 x106y10 SB_SML plane 6,5
2A  // 102 x106y10 SB_SML plane 6
00  // 103 x106y10 SB_SML plane 7
80  // 104 x106y10 SB_SML plane 8,7
2A  // 105 x106y10 SB_SML plane 8
00  // 106 x106y10 SB_SML plane 9
01  // 107 x106y10 SB_SML plane 10,9
0E // -- CRC low byte
F7 // -- CRC high byte


// Config Latches on x107y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 52EF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
05 // y_sel: 9
01 // -- CRC low byte
49 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 52F7
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x107y9 CPE[0]  _a753  C_AND////    
00  //  1 x107y9 CPE[1]
00  //  2 x107y9 CPE[2]
00  //  3 x107y9 CPE[3]
00  //  4 x107y9 CPE[4]
00  //  5 x107y9 CPE[5]
00  //  6 x107y9 CPE[6]
00  //  7 x107y9 CPE[7]
00  //  8 x107y9 CPE[8]
00  //  9 x107y9 CPE[9]
00  // 10 x107y10 CPE[0]
00  // 11 x107y10 CPE[1]
00  // 12 x107y10 CPE[2]
00  // 13 x107y10 CPE[3]
00  // 14 x107y10 CPE[4]
00  // 15 x107y10 CPE[5]
00  // 16 x107y10 CPE[6]
00  // 17 x107y10 CPE[7]
00  // 18 x107y10 CPE[8]
00  // 19 x107y10 CPE[9]
00  // 20 x108y9 CPE[0]  _a724  C_///AND/
00  // 21 x108y9 CPE[1]
00  // 22 x108y9 CPE[2]
00  // 23 x108y9 CPE[3]
00  // 24 x108y9 CPE[4]
00  // 25 x108y9 CPE[5]
00  // 26 x108y9 CPE[6]
00  // 27 x108y9 CPE[7]
00  // 28 x108y9 CPE[8]
00  // 29 x108y9 CPE[9]
00  // 30 x108y10 CPE[0]  _a208  C_AND/D///    
00  // 31 x108y10 CPE[1]
00  // 32 x108y10 CPE[2]
00  // 33 x108y10 CPE[3]
00  // 34 x108y10 CPE[4]
00  // 35 x108y10 CPE[5]
00  // 36 x108y10 CPE[6]
00  // 37 x108y10 CPE[7]
00  // 38 x108y10 CPE[8]
00  // 39 x108y10 CPE[9]
03  // 40 x107y9 INMUX plane 2,1
04  // 41 x107y9 INMUX plane 4,3
06  // 42 x107y9 INMUX plane 6,5
20  // 43 x107y9 INMUX plane 8,7
08  // 44 x107y9 INMUX plane 10,9
00  // 45 x107y9 INMUX plane 12,11
00  // 46 x107y10 INMUX plane 2,1
00  // 47 x107y10 INMUX plane 4,3
03  // 48 x107y10 INMUX plane 6,5
03  // 49 x107y10 INMUX plane 8,7
00  // 50 x107y10 INMUX plane 10,9
03  // 51 x107y10 INMUX plane 12,11
07  // 52 x108y9 INMUX plane 2,1
03  // 53 x108y9 INMUX plane 4,3
03  // 54 x108y9 INMUX plane 6,5
4C  // 55 x108y9 INMUX plane 8,7
0C  // 56 x108y9 INMUX plane 10,9
41  // 57 x108y9 INMUX plane 12,11
2B  // 58 x108y10 INMUX plane 2,1
2C  // 59 x108y10 INMUX plane 4,3
2B  // 60 x108y10 INMUX plane 6,5
6D  // 61 x108y10 INMUX plane 8,7
29  // 62 x108y10 INMUX plane 10,9
41  // 63 x108y10 INMUX plane 12,11
48  // 64 x108y10 SB_BIG plane 1
12  // 65 x108y10 SB_BIG plane 1
00  // 66 x108y10 SB_DRIVE plane 2,1
00  // 67 x108y10 SB_BIG plane 2
00  // 68 x108y10 SB_BIG plane 2
59  // 69 x108y10 SB_BIG plane 3
32  // 70 x108y10 SB_BIG plane 3
60  // 71 x108y10 SB_DRIVE plane 4,3
AB  // 72 x108y10 SB_BIG plane 4
42  // 73 x108y10 SB_BIG plane 4
48  // 74 x108y10 SB_BIG plane 5
32  // 75 x108y10 SB_BIG plane 5
00  // 76 x108y10 SB_DRIVE plane 6,5
00  // 77 x108y10 SB_BIG plane 6
00  // 78 x108y10 SB_BIG plane 6
48  // 79 x108y10 SB_BIG plane 7
12  // 80 x108y10 SB_BIG plane 7
00  // 81 x108y10 SB_DRIVE plane 8,7
48  // 82 x108y10 SB_BIG plane 8
12  // 83 x108y10 SB_BIG plane 8
09  // 84 x108y10 SB_BIG plane 9
01  // 85 x108y10 SB_BIG plane 9
00  // 86 x108y10 SB_DRIVE plane 10,9
00  // 87 x108y10 SB_BIG plane 10
00  // 88 x108y10 SB_BIG plane 10
80  // 89 x108y10 SB_BIG plane 11
00  // 90 x108y10 SB_BIG plane 11
00  // 91 x108y10 SB_DRIVE plane 12,11
00  // 92 x108y10 SB_BIG plane 12
00  // 93 x108y10 SB_BIG plane 12
A8  // 94 x107y9 SB_SML plane 1
02  // 95 x107y9 SB_SML plane 2,1
40  // 96 x107y9 SB_SML plane 2
28  // 97 x107y9 SB_SML plane 3
84  // 98 x107y9 SB_SML plane 4,3
0A  // 99 x107y9 SB_SML plane 4
30  // 100 x107y9 SB_SML plane 5
01  // 101 x107y9 SB_SML plane 6,5
00  // 102 x107y9 SB_SML plane 6
A8  // 103 x107y9 SB_SML plane 7
06  // 104 x107y9 SB_SML plane 8,7
53  // 105 x107y9 SB_SML plane 8
00  // 106 x107y9 SB_SML plane 9
10  // 107 x107y9 SB_SML plane 10,9
41  // 108 x107y9 SB_SML plane 10
BC // -- CRC low byte
B7 // -- CRC high byte


// Config Latches on x109y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 536A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
05 // y_sel: 9
D9 // -- CRC low byte
50 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5372
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
00  //  0 x109y9 CPE[0]
00  //  1 x109y9 CPE[1]
00  //  2 x109y9 CPE[2]
00  //  3 x109y9 CPE[3]
00  //  4 x109y9 CPE[4]
00  //  5 x109y9 CPE[5]
00  //  6 x109y9 CPE[6]
00  //  7 x109y9 CPE[7]
00  //  8 x109y9 CPE[8]
00  //  9 x109y9 CPE[9]
00  // 10 x109y10 CPE[0]  _a212  C_OR/D///    
00  // 11 x109y10 CPE[1]
00  // 12 x109y10 CPE[2]
00  // 13 x109y10 CPE[3]
00  // 14 x109y10 CPE[4]
00  // 15 x109y10 CPE[5]
00  // 16 x109y10 CPE[6]
00  // 17 x109y10 CPE[7]
00  // 18 x109y10 CPE[8]
00  // 19 x109y10 CPE[9]
00  // 20 x110y9 CPE[0]
00  // 21 x110y9 CPE[1]
00  // 22 x110y9 CPE[2]
00  // 23 x110y9 CPE[3]
00  // 24 x110y9 CPE[4]
00  // 25 x110y9 CPE[5]
00  // 26 x110y9 CPE[6]
00  // 27 x110y9 CPE[7]
00  // 28 x110y9 CPE[8]
00  // 29 x110y9 CPE[9]
00  // 30 x110y10 CPE[0]
00  // 31 x110y10 CPE[1]
00  // 32 x110y10 CPE[2]
00  // 33 x110y10 CPE[3]
00  // 34 x110y10 CPE[4]
00  // 35 x110y10 CPE[5]
00  // 36 x110y10 CPE[6]
00  // 37 x110y10 CPE[7]
00  // 38 x110y10 CPE[8]
00  // 39 x110y10 CPE[9]
28  // 40 x109y9 INMUX plane 2,1
2B  // 41 x109y9 INMUX plane 4,3
01  // 42 x109y9 INMUX plane 6,5
0B  // 43 x109y9 INMUX plane 8,7
00  // 44 x109y9 INMUX plane 10,9
00  // 45 x109y9 INMUX plane 12,11
05  // 46 x109y10 INMUX plane 2,1
18  // 47 x109y10 INMUX plane 4,3
04  // 48 x109y10 INMUX plane 6,5
1C  // 49 x109y10 INMUX plane 8,7
28  // 50 x109y10 INMUX plane 10,9
04  // 51 x109y10 INMUX plane 12,11
10  // 52 x110y9 INMUX plane 2,1
00  // 53 x110y9 INMUX plane 4,3
00  // 54 x110y9 INMUX plane 6,5
00  // 55 x110y9 INMUX plane 8,7
00  // 56 x110y9 INMUX plane 10,9
00  // 57 x110y9 INMUX plane 12,11
08  // 58 x110y10 INMUX plane 2,1
01  // 59 x110y10 INMUX plane 4,3
00  // 60 x110y10 INMUX plane 6,5
00  // 61 x110y10 INMUX plane 8,7
01  // 62 x110y10 INMUX plane 10,9
00  // 63 x110y10 INMUX plane 12,11
00  // 64 x109y9 SB_BIG plane 1
00  // 65 x109y9 SB_BIG plane 1
10  // 66 x109y9 SB_DRIVE plane 2,1
41  // 67 x109y9 SB_BIG plane 2
12  // 68 x109y9 SB_BIG plane 2
00  // 69 x109y9 SB_BIG plane 3
00  // 70 x109y9 SB_BIG plane 3
00  // 71 x109y9 SB_DRIVE plane 4,3
00  // 72 x109y9 SB_BIG plane 4
70  // 73 x109y9 SB_BIG plane 4
00  // 74 x109y9 SB_BIG plane 5
00  // 75 x109y9 SB_BIG plane 5
00  // 76 x109y9 SB_DRIVE plane 6,5
48  // 77 x109y9 SB_BIG plane 6
12  // 78 x109y9 SB_BIG plane 6
00  // 79 x109y9 SB_BIG plane 7
00  // 80 x109y9 SB_BIG plane 7
00  // 81 x109y9 SB_DRIVE plane 8,7
00  // 82 x109y9 SB_BIG plane 8
00  // 83 x109y9 SB_BIG plane 8
00  // 84 x109y9 SB_BIG plane 9
00  // 85 x109y9 SB_BIG plane 9
00  // 86 x109y9 SB_DRIVE plane 10,9
00  // 87 x109y9 SB_BIG plane 10
00  // 88 x109y9 SB_BIG plane 10
00  // 89 x109y9 SB_BIG plane 11
00  // 90 x109y9 SB_BIG plane 11
00  // 91 x109y9 SB_DRIVE plane 12,11
00  // 92 x109y9 SB_BIG plane 12
40  // 93 x109y9 SB_BIG plane 12
00  // 94 x110y10 SB_SML plane 1
80  // 95 x110y10 SB_SML plane 2,1
2A  // 96 x110y10 SB_SML plane 2
00  // 97 x110y10 SB_SML plane 3
00  // 98 x110y10 SB_SML plane 4,3
00  // 99 x110y10 SB_SML plane 4
00  // 100 x110y10 SB_SML plane 5
80  // 101 x110y10 SB_SML plane 6,5
2A  // 102 x110y10 SB_SML plane 6
FC // -- CRC low byte
81 // -- CRC high byte


// Config Latches on x111y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 53DF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
38 // x_sel: 111
05 // y_sel: 9
11 // -- CRC low byte
D3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 53E7
2B // Length: 43
4C // -- CRC low byte
A7 // -- CRC high byte
00  //  0 x111y9 CPE[0]
00  //  1 x111y9 CPE[1]
00  //  2 x111y9 CPE[2]
00  //  3 x111y9 CPE[3]
00  //  4 x111y9 CPE[4]
00  //  5 x111y9 CPE[5]
00  //  6 x111y9 CPE[6]
00  //  7 x111y9 CPE[7]
00  //  8 x111y9 CPE[8]
00  //  9 x111y9 CPE[9]
00  // 10 x111y10 CPE[0]
00  // 11 x111y10 CPE[1]
00  // 12 x111y10 CPE[2]
00  // 13 x111y10 CPE[3]
00  // 14 x111y10 CPE[4]
00  // 15 x111y10 CPE[5]
00  // 16 x111y10 CPE[6]
00  // 17 x111y10 CPE[7]
00  // 18 x111y10 CPE[8]
00  // 19 x111y10 CPE[9]
00  // 20 x112y9 CPE[0]
00  // 21 x112y9 CPE[1]
00  // 22 x112y9 CPE[2]
00  // 23 x112y9 CPE[3]
00  // 24 x112y9 CPE[4]
00  // 25 x112y9 CPE[5]
00  // 26 x112y9 CPE[6]
00  // 27 x112y9 CPE[7]
00  // 28 x112y9 CPE[8]
00  // 29 x112y9 CPE[9]
00  // 30 x112y10 CPE[0]
00  // 31 x112y10 CPE[1]
00  // 32 x112y10 CPE[2]
00  // 33 x112y10 CPE[3]
00  // 34 x112y10 CPE[4]
00  // 35 x112y10 CPE[5]
00  // 36 x112y10 CPE[6]
00  // 37 x112y10 CPE[7]
00  // 38 x112y10 CPE[8]
00  // 39 x112y10 CPE[9]
08  // 40 x111y9 INMUX plane 2,1
00  // 41 x111y9 INMUX plane 4,3
03  // 42 x111y9 INMUX plane 6,5
FC // -- CRC low byte
C4 // -- CRC high byte


// Config Latches on x125y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5418     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3F // x_sel: 125
05 // y_sel: 9
19 // -- CRC low byte
9E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5420
45 // Length: 69
34 // -- CRC low byte
2D // -- CRC high byte
00  //  0 x125y9 CPE[0]
00  //  1 x125y9 CPE[1]
00  //  2 x125y9 CPE[2]
00  //  3 x125y9 CPE[3]
00  //  4 x125y9 CPE[4]
00  //  5 x125y9 CPE[5]
00  //  6 x125y9 CPE[6]
00  //  7 x125y9 CPE[7]
00  //  8 x125y9 CPE[8]
00  //  9 x125y9 CPE[9]
00  // 10 x125y10 CPE[0]
00  // 11 x125y10 CPE[1]
00  // 12 x125y10 CPE[2]
00  // 13 x125y10 CPE[3]
00  // 14 x125y10 CPE[4]
00  // 15 x125y10 CPE[5]
00  // 16 x125y10 CPE[6]
00  // 17 x125y10 CPE[7]
00  // 18 x125y10 CPE[8]
00  // 19 x125y10 CPE[9]
00  // 20 x126y9 CPE[0]
00  // 21 x126y9 CPE[1]
00  // 22 x126y9 CPE[2]
00  // 23 x126y9 CPE[3]
00  // 24 x126y9 CPE[4]
00  // 25 x126y9 CPE[5]
00  // 26 x126y9 CPE[6]
00  // 27 x126y9 CPE[7]
00  // 28 x126y9 CPE[8]
00  // 29 x126y9 CPE[9]
00  // 30 x126y10 CPE[0]
00  // 31 x126y10 CPE[1]
00  // 32 x126y10 CPE[2]
00  // 33 x126y10 CPE[3]
00  // 34 x126y10 CPE[4]
00  // 35 x126y10 CPE[5]
00  // 36 x126y10 CPE[6]
00  // 37 x126y10 CPE[7]
00  // 38 x126y10 CPE[8]
00  // 39 x126y10 CPE[9]
00  // 40 x125y9 INMUX plane 2,1
00  // 41 x125y9 INMUX plane 4,3
00  // 42 x125y9 INMUX plane 6,5
00  // 43 x125y9 INMUX plane 8,7
00  // 44 x125y9 INMUX plane 10,9
00  // 45 x125y9 INMUX plane 12,11
00  // 46 x125y10 INMUX plane 2,1
00  // 47 x125y10 INMUX plane 4,3
00  // 48 x125y10 INMUX plane 6,5
00  // 49 x125y10 INMUX plane 8,7
00  // 50 x125y10 INMUX plane 10,9
00  // 51 x125y10 INMUX plane 12,11
08  // 52 x126y9 INMUX plane 2,1
00  // 53 x126y9 INMUX plane 4,3
00  // 54 x126y9 INMUX plane 6,5
00  // 55 x126y9 INMUX plane 8,7
00  // 56 x126y9 INMUX plane 10,9
00  // 57 x126y9 INMUX plane 12,11
00  // 58 x126y10 INMUX plane 2,1
00  // 59 x126y10 INMUX plane 4,3
00  // 60 x126y10 INMUX plane 6,5
00  // 61 x126y10 INMUX plane 8,7
00  // 62 x126y10 INMUX plane 10,9
00  // 63 x126y10 INMUX plane 12,11
00  // 64 x125y9 SB_BIG plane 1
00  // 65 x125y9 SB_BIG plane 1
00  // 66 x125y9 SB_DRIVE plane 2,1
30  // 67 x125y9 SB_BIG plane 2
10  // 68 x125y9 SB_BIG plane 2
E7 // -- CRC low byte
66 // -- CRC high byte


// Config Latches on x127y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 546B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
40 // x_sel: 127
05 // y_sel: 9
15 // -- CRC low byte
ED // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5473
29 // Length: 41
5E // -- CRC low byte
84 // -- CRC high byte
00  //  0 x127y9 CPE[0]
00  //  1 x127y9 CPE[1]
00  //  2 x127y9 CPE[2]
00  //  3 x127y9 CPE[3]
00  //  4 x127y9 CPE[4]
00  //  5 x127y9 CPE[5]
00  //  6 x127y9 CPE[6]
00  //  7 x127y9 CPE[7]
00  //  8 x127y9 CPE[8]
00  //  9 x127y9 CPE[9]
00  // 10 x127y10 CPE[0]
00  // 11 x127y10 CPE[1]
00  // 12 x127y10 CPE[2]
00  // 13 x127y10 CPE[3]
00  // 14 x127y10 CPE[4]
00  // 15 x127y10 CPE[5]
00  // 16 x127y10 CPE[6]
00  // 17 x127y10 CPE[7]
00  // 18 x127y10 CPE[8]
00  // 19 x127y10 CPE[9]
00  // 20 x128y9 CPE[0]
00  // 21 x128y9 CPE[1]
00  // 22 x128y9 CPE[2]
00  // 23 x128y9 CPE[3]
00  // 24 x128y9 CPE[4]
00  // 25 x128y9 CPE[5]
00  // 26 x128y9 CPE[6]
00  // 27 x128y9 CPE[7]
00  // 28 x128y9 CPE[8]
00  // 29 x128y9 CPE[9]
00  // 30 x128y10 CPE[0]
00  // 31 x128y10 CPE[1]
00  // 32 x128y10 CPE[2]
00  // 33 x128y10 CPE[3]
00  // 34 x128y10 CPE[4]
00  // 35 x128y10 CPE[5]
00  // 36 x128y10 CPE[6]
00  // 37 x128y10 CPE[7]
00  // 38 x128y10 CPE[8]
00  // 39 x128y10 CPE[9]
08  // 40 x127y9 INMUX plane 2,1
49 // -- CRC low byte
DB // -- CRC high byte


// Config Latches on x161y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 54A2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
05 // y_sel: 9
5C // -- CRC low byte
61 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 54AA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y9
00  // 14 right_edge_EN1 at x163y9
00  // 15 right_edge_EN2 at x163y9
00  // 16 right_edge_EN0 at x163y10
00  // 17 right_edge_EN1 at x163y10
00  // 18 right_edge_EN2 at x163y10
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y9 SB_BIG plane 1
12  // 65 x161y9 SB_BIG plane 1
00  // 66 x161y9 SB_DRIVE plane 2,1
48  // 67 x161y9 SB_BIG plane 2
12  // 68 x161y9 SB_BIG plane 2
48  // 69 x161y9 SB_BIG plane 3
12  // 70 x161y9 SB_BIG plane 3
00  // 71 x161y9 SB_DRIVE plane 4,3
48  // 72 x161y9 SB_BIG plane 4
12  // 73 x161y9 SB_BIG plane 4
48  // 74 x161y9 SB_BIG plane 5
12  // 75 x161y9 SB_BIG plane 5
00  // 76 x161y9 SB_DRIVE plane 6,5
48  // 77 x161y9 SB_BIG plane 6
12  // 78 x161y9 SB_BIG plane 6
48  // 79 x161y9 SB_BIG plane 7
12  // 80 x161y9 SB_BIG plane 7
00  // 81 x161y9 SB_DRIVE plane 8,7
48  // 82 x161y9 SB_BIG plane 8
12  // 83 x161y9 SB_BIG plane 8
48  // 84 x161y9 SB_BIG plane 9
12  // 85 x161y9 SB_BIG plane 9
00  // 86 x161y9 SB_DRIVE plane 10,9
48  // 87 x161y9 SB_BIG plane 10
12  // 88 x161y9 SB_BIG plane 10
48  // 89 x161y9 SB_BIG plane 11
12  // 90 x161y9 SB_BIG plane 11
00  // 91 x161y9 SB_DRIVE plane 12,11
48  // 92 x161y9 SB_BIG plane 12
12  // 93 x161y9 SB_BIG plane 12
A8  // 94 x162y10 SB_SML plane 1
82  // 95 x162y10 SB_SML plane 2,1
2A  // 96 x162y10 SB_SML plane 2
A8  // 97 x162y10 SB_SML plane 3
82  // 98 x162y10 SB_SML plane 4,3
2A  // 99 x162y10 SB_SML plane 4
A8  // 100 x162y10 SB_SML plane 5
82  // 101 x162y10 SB_SML plane 6,5
2A  // 102 x162y10 SB_SML plane 6
A8  // 103 x162y10 SB_SML plane 7
82  // 104 x162y10 SB_SML plane 8,7
2A  // 105 x162y10 SB_SML plane 8
A8  // 106 x162y10 SB_SML plane 9
82  // 107 x162y10 SB_SML plane 10,9
2A  // 108 x162y10 SB_SML plane 10
A8  // 109 x162y10 SB_SML plane 11
82  // 110 x162y10 SB_SML plane 12,11
2A  // 111 x162y10 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5520     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
06 // y_sel: 11
E8 // -- CRC low byte
99 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5528
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y11
00  // 14 left_edge_EN1 at x-2y11
00  // 15 left_edge_EN2 at x-2y11
00  // 16 left_edge_EN0 at x-2y12
00  // 17 left_edge_EN1 at x-2y12
00  // 18 left_edge_EN2 at x-2y12
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y11 SB_BIG plane 1
12  // 65 x-1y11 SB_BIG plane 1
00  // 66 x-1y11 SB_DRIVE plane 2,1
48  // 67 x-1y11 SB_BIG plane 2
12  // 68 x-1y11 SB_BIG plane 2
48  // 69 x-1y11 SB_BIG plane 3
12  // 70 x-1y11 SB_BIG plane 3
00  // 71 x-1y11 SB_DRIVE plane 4,3
48  // 72 x-1y11 SB_BIG plane 4
12  // 73 x-1y11 SB_BIG plane 4
48  // 74 x-1y11 SB_BIG plane 5
12  // 75 x-1y11 SB_BIG plane 5
00  // 76 x-1y11 SB_DRIVE plane 6,5
48  // 77 x-1y11 SB_BIG plane 6
12  // 78 x-1y11 SB_BIG plane 6
48  // 79 x-1y11 SB_BIG plane 7
12  // 80 x-1y11 SB_BIG plane 7
00  // 81 x-1y11 SB_DRIVE plane 8,7
48  // 82 x-1y11 SB_BIG plane 8
12  // 83 x-1y11 SB_BIG plane 8
48  // 84 x-1y11 SB_BIG plane 9
12  // 85 x-1y11 SB_BIG plane 9
00  // 86 x-1y11 SB_DRIVE plane 10,9
48  // 87 x-1y11 SB_BIG plane 10
12  // 88 x-1y11 SB_BIG plane 10
48  // 89 x-1y11 SB_BIG plane 11
12  // 90 x-1y11 SB_BIG plane 11
00  // 91 x-1y11 SB_DRIVE plane 12,11
48  // 92 x-1y11 SB_BIG plane 12
12  // 93 x-1y11 SB_BIG plane 12
A8  // 94 x0y12 SB_SML plane 1
82  // 95 x0y12 SB_SML plane 2,1
2A  // 96 x0y12 SB_SML plane 2
A8  // 97 x0y12 SB_SML plane 3
82  // 98 x0y12 SB_SML plane 4,3
2A  // 99 x0y12 SB_SML plane 4
A8  // 100 x0y12 SB_SML plane 5
82  // 101 x0y12 SB_SML plane 6,5
2A  // 102 x0y12 SB_SML plane 6
A8  // 103 x0y12 SB_SML plane 7
82  // 104 x0y12 SB_SML plane 8,7
2A  // 105 x0y12 SB_SML plane 8
A8  // 106 x0y12 SB_SML plane 9
82  // 107 x0y12 SB_SML plane 10,9
2A  // 108 x0y12 SB_SML plane 10
A8  // 109 x0y12 SB_SML plane 11
82  // 110 x0y12 SB_SML plane 12,11
2A  // 111 x0y12 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x89y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 559E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
06 // y_sel: 11
A3 // -- CRC low byte
0A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 55A6
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x89y11 CPE[0]
00  //  1 x89y11 CPE[1]
00  //  2 x89y11 CPE[2]
00  //  3 x89y11 CPE[3]
00  //  4 x89y11 CPE[4]
00  //  5 x89y11 CPE[5]
00  //  6 x89y11 CPE[6]
00  //  7 x89y11 CPE[7]
00  //  8 x89y11 CPE[8]
00  //  9 x89y11 CPE[9]
00  // 10 x89y12 CPE[0]
00  // 11 x89y12 CPE[1]
00  // 12 x89y12 CPE[2]
00  // 13 x89y12 CPE[3]
00  // 14 x89y12 CPE[4]
00  // 15 x89y12 CPE[5]
00  // 16 x89y12 CPE[6]
00  // 17 x89y12 CPE[7]
00  // 18 x89y12 CPE[8]
00  // 19 x89y12 CPE[9]
00  // 20 x90y11 CPE[0]  _a338  C_/C_0_1///    
00  // 21 x90y11 CPE[1]
00  // 22 x90y11 CPE[2]
00  // 23 x90y11 CPE[3]
00  // 24 x90y11 CPE[4]
00  // 25 x90y11 CPE[5]
00  // 26 x90y11 CPE[6]
00  // 27 x90y11 CPE[7]
00  // 28 x90y11 CPE[8]
00  // 29 x90y11 CPE[9]
00  // 30 x90y12 CPE[0]  net1 = net2: _a333  C_ADDF2///ADDF2/
00  // 31 x90y12 CPE[1]
00  // 32 x90y12 CPE[2]
00  // 33 x90y12 CPE[3]
00  // 34 x90y12 CPE[4]
00  // 35 x90y12 CPE[5]
00  // 36 x90y12 CPE[6]
00  // 37 x90y12 CPE[7]
00  // 38 x90y12 CPE[8]
00  // 39 x90y12 CPE[9]
08  // 40 x89y11 INMUX plane 2,1
00  // 41 x89y11 INMUX plane 4,3
00  // 42 x89y11 INMUX plane 6,5
00  // 43 x89y11 INMUX plane 8,7
00  // 44 x89y11 INMUX plane 10,9
00  // 45 x89y11 INMUX plane 12,11
00  // 46 x89y12 INMUX plane 2,1
00  // 47 x89y12 INMUX plane 4,3
02  // 48 x89y12 INMUX plane 6,5
08  // 49 x89y12 INMUX plane 8,7
00  // 50 x89y12 INMUX plane 10,9
00  // 51 x89y12 INMUX plane 12,11
01  // 52 x90y11 INMUX plane 2,1
00  // 53 x90y11 INMUX plane 4,3
00  // 54 x90y11 INMUX plane 6,5
00  // 55 x90y11 INMUX plane 8,7
01  // 56 x90y11 INMUX plane 10,9
00  // 57 x90y11 INMUX plane 12,11
20  // 58 x90y12 INMUX plane 2,1
00  // 59 x90y12 INMUX plane 4,3
01  // 60 x90y12 INMUX plane 6,5
08  // 61 x90y12 INMUX plane 8,7
00  // 62 x90y12 INMUX plane 10,9
00  // 63 x90y12 INMUX plane 12,11
00  // 64 x90y12 SB_BIG plane 1
00  // 65 x90y12 SB_BIG plane 1
20  // 66 x90y12 SB_DRIVE plane 2,1
0B  // 67 x90y12 SB_BIG plane 2
30  // 68 x90y12 SB_BIG plane 2
48  // 69 x90y12 SB_BIG plane 3
22  // 70 x90y12 SB_BIG plane 3
00  // 71 x90y12 SB_DRIVE plane 4,3
48  // 72 x90y12 SB_BIG plane 4
12  // 73 x90y12 SB_BIG plane 4
00  // 74 x90y12 SB_BIG plane 5
04  // 75 x90y12 SB_BIG plane 5
00  // 76 x90y12 SB_DRIVE plane 6,5
00  // 77 x90y12 SB_BIG plane 6
00  // 78 x90y12 SB_BIG plane 6
48  // 79 x90y12 SB_BIG plane 7
12  // 80 x90y12 SB_BIG plane 7
00  // 81 x90y12 SB_DRIVE plane 8,7
08  // 82 x90y12 SB_BIG plane 8
12  // 83 x90y12 SB_BIG plane 8
00  // 84 x90y12 SB_BIG plane 9
00  // 85 x90y12 SB_BIG plane 9
00  // 86 x90y12 SB_DRIVE plane 10,9
00  // 87 x90y12 SB_BIG plane 10
00  // 88 x90y12 SB_BIG plane 10
00  // 89 x90y12 SB_BIG plane 11
00  // 90 x90y12 SB_BIG plane 11
00  // 91 x90y12 SB_DRIVE plane 12,11
89  // 92 x90y12 SB_BIG plane 12
00  // 93 x90y12 SB_BIG plane 12
00  // 94 x89y11 SB_SML plane 1
00  // 95 x89y11 SB_SML plane 2,1
64  // 96 x89y11 SB_SML plane 2
A8  // 97 x89y11 SB_SML plane 3
86  // 98 x89y11 SB_SML plane 4,3
2A  // 99 x89y11 SB_SML plane 4
00  // 100 x89y11 SB_SML plane 5
00  // 101 x89y11 SB_SML plane 6,5
00  // 102 x89y11 SB_SML plane 6
A8  // 103 x89y11 SB_SML plane 7
82  // 104 x89y11 SB_SML plane 8,7
0C  // 105 x89y11 SB_SML plane 8
49  // 106 x89y11 SB_SML plane 9
F7 // -- CRC low byte
82 // -- CRC high byte


// Config Latches on x91y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5617     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
06 // y_sel: 11
CB // -- CRC low byte
20 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 561F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x91y11 CPE[0]  _a36  C_///AND/D
00  //  1 x91y11 CPE[1]
00  //  2 x91y11 CPE[2]
00  //  3 x91y11 CPE[3]
00  //  4 x91y11 CPE[4]
00  //  5 x91y11 CPE[5]
00  //  6 x91y11 CPE[6]
00  //  7 x91y11 CPE[7]
00  //  8 x91y11 CPE[8]
00  //  9 x91y11 CPE[9]
00  // 10 x91y12 CPE[0]  _a639  C_ORAND////    
00  // 11 x91y12 CPE[1]
00  // 12 x91y12 CPE[2]
00  // 13 x91y12 CPE[3]
00  // 14 x91y12 CPE[4]
00  // 15 x91y12 CPE[5]
00  // 16 x91y12 CPE[6]
00  // 17 x91y12 CPE[7]
00  // 18 x91y12 CPE[8]
00  // 19 x91y12 CPE[9]
00  // 20 x92y11 CPE[0]  _a58  C_///AND/
00  // 21 x92y11 CPE[1]
00  // 22 x92y11 CPE[2]
00  // 23 x92y11 CPE[3]
00  // 24 x92y11 CPE[4]
00  // 25 x92y11 CPE[5]
00  // 26 x92y11 CPE[6]
00  // 27 x92y11 CPE[7]
00  // 28 x92y11 CPE[8]
00  // 29 x92y11 CPE[9]
00  // 30 x92y12 CPE[0]  _a329  C_/C_0_1///    _a792  C_////Bridge
00  // 31 x92y12 CPE[1]
00  // 32 x92y12 CPE[2]
00  // 33 x92y12 CPE[3]
00  // 34 x92y12 CPE[4]
00  // 35 x92y12 CPE[5]
00  // 36 x92y12 CPE[6]
00  // 37 x92y12 CPE[7]
00  // 38 x92y12 CPE[8]
00  // 39 x92y12 CPE[9]
20  // 40 x91y11 INMUX plane 2,1
05  // 41 x91y11 INMUX plane 4,3
00  // 42 x91y11 INMUX plane 6,5
00  // 43 x91y11 INMUX plane 8,7
00  // 44 x91y11 INMUX plane 10,9
29  // 45 x91y11 INMUX plane 12,11
2C  // 46 x91y12 INMUX plane 2,1
0D  // 47 x91y12 INMUX plane 4,3
00  // 48 x91y12 INMUX plane 6,5
37  // 49 x91y12 INMUX plane 8,7
00  // 50 x91y12 INMUX plane 10,9
0B  // 51 x91y12 INMUX plane 12,11
30  // 52 x92y11 INMUX plane 2,1
1E  // 53 x92y11 INMUX plane 4,3
58  // 54 x92y11 INMUX plane 6,5
65  // 55 x92y11 INMUX plane 8,7
40  // 56 x92y11 INMUX plane 10,9
04  // 57 x92y11 INMUX plane 12,11
00  // 58 x92y12 INMUX plane 2,1
05  // 59 x92y12 INMUX plane 4,3
40  // 60 x92y12 INMUX plane 6,5
00  // 61 x92y12 INMUX plane 8,7
40  // 62 x92y12 INMUX plane 10,9
00  // 63 x92y12 INMUX plane 12,11
48  // 64 x91y11 SB_BIG plane 1
12  // 65 x91y11 SB_BIG plane 1
00  // 66 x91y11 SB_DRIVE plane 2,1
48  // 67 x91y11 SB_BIG plane 2
12  // 68 x91y11 SB_BIG plane 2
48  // 69 x91y11 SB_BIG plane 3
32  // 70 x91y11 SB_BIG plane 3
00  // 71 x91y11 SB_DRIVE plane 4,3
89  // 72 x91y11 SB_BIG plane 4
24  // 73 x91y11 SB_BIG plane 4
48  // 74 x91y11 SB_BIG plane 5
12  // 75 x91y11 SB_BIG plane 5
00  // 76 x91y11 SB_DRIVE plane 6,5
48  // 77 x91y11 SB_BIG plane 6
12  // 78 x91y11 SB_BIG plane 6
48  // 79 x91y11 SB_BIG plane 7
12  // 80 x91y11 SB_BIG plane 7
00  // 81 x91y11 SB_DRIVE plane 8,7
48  // 82 x91y11 SB_BIG plane 8
32  // 83 x91y11 SB_BIG plane 8
48  // 84 x91y11 SB_BIG plane 9
12  // 85 x91y11 SB_BIG plane 9
00  // 86 x91y11 SB_DRIVE plane 10,9
08  // 87 x91y11 SB_BIG plane 10
12  // 88 x91y11 SB_BIG plane 10
48  // 89 x91y11 SB_BIG plane 11
12  // 90 x91y11 SB_BIG plane 11
00  // 91 x91y11 SB_DRIVE plane 12,11
48  // 92 x91y11 SB_BIG plane 12
12  // 93 x91y11 SB_BIG plane 12
A8  // 94 x92y12 SB_SML plane 1
82  // 95 x92y12 SB_SML plane 2,1
2A  // 96 x92y12 SB_SML plane 2
C8  // 97 x92y12 SB_SML plane 3
82  // 98 x92y12 SB_SML plane 4,3
0A  // 99 x92y12 SB_SML plane 4
08  // 100 x92y12 SB_SML plane 5
82  // 101 x92y12 SB_SML plane 6,5
6A  // 102 x92y12 SB_SML plane 6
40  // 103 x92y12 SB_SML plane 7
37  // 104 x92y12 SB_SML plane 8,7
55  // 105 x92y12 SB_SML plane 8
49  // 106 x92y12 SB_SML plane 9
85  // 107 x92y12 SB_SML plane 10,9
2A  // 108 x92y12 SB_SML plane 10
A8  // 109 x92y12 SB_SML plane 11
A2  // 110 x92y12 SB_SML plane 12,11
5B  // 111 x92y12 SB_SML plane 12
43 // -- CRC low byte
9F // -- CRC high byte


// Config Latches on x93y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5695     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
06 // y_sel: 11
13 // -- CRC low byte
39 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 569D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x93y11 CPE[0]  net1 = net2: _a42  C_AND///AND/
00  //  1 x93y11 CPE[1]
00  //  2 x93y11 CPE[2]
00  //  3 x93y11 CPE[3]
00  //  4 x93y11 CPE[4]
00  //  5 x93y11 CPE[5]
00  //  6 x93y11 CPE[6]
00  //  7 x93y11 CPE[7]
00  //  8 x93y11 CPE[8]
00  //  9 x93y11 CPE[9]
00  // 10 x93y12 CPE[0]  _a391  C_AND/D///    
00  // 11 x93y12 CPE[1]
00  // 12 x93y12 CPE[2]
00  // 13 x93y12 CPE[3]
00  // 14 x93y12 CPE[4]
00  // 15 x93y12 CPE[5]
00  // 16 x93y12 CPE[6]
00  // 17 x93y12 CPE[7]
00  // 18 x93y12 CPE[8]
00  // 19 x93y12 CPE[9]
00  // 20 x94y11 CPE[0]  _a221  C_///ORAND/D
00  // 21 x94y11 CPE[1]
00  // 22 x94y11 CPE[2]
00  // 23 x94y11 CPE[3]
00  // 24 x94y11 CPE[4]
00  // 25 x94y11 CPE[5]
00  // 26 x94y11 CPE[6]
00  // 27 x94y11 CPE[7]
00  // 28 x94y11 CPE[8]
00  // 29 x94y11 CPE[9]
00  // 30 x94y12 CPE[0]  _a634  C_ORAND////    
00  // 31 x94y12 CPE[1]
00  // 32 x94y12 CPE[2]
00  // 33 x94y12 CPE[3]
00  // 34 x94y12 CPE[4]
00  // 35 x94y12 CPE[5]
00  // 36 x94y12 CPE[6]
00  // 37 x94y12 CPE[7]
00  // 38 x94y12 CPE[8]
00  // 39 x94y12 CPE[9]
03  // 40 x93y11 INMUX plane 2,1
07  // 41 x93y11 INMUX plane 4,3
18  // 42 x93y11 INMUX plane 6,5
3D  // 43 x93y11 INMUX plane 8,7
18  // 44 x93y11 INMUX plane 10,9
2B  // 45 x93y11 INMUX plane 12,11
00  // 46 x93y12 INMUX plane 2,1
00  // 47 x93y12 INMUX plane 4,3
00  // 48 x93y12 INMUX plane 6,5
25  // 49 x93y12 INMUX plane 8,7
00  // 50 x93y12 INMUX plane 10,9
04  // 51 x93y12 INMUX plane 12,11
36  // 52 x94y11 INMUX plane 2,1
2E  // 53 x94y11 INMUX plane 4,3
5B  // 54 x94y11 INMUX plane 6,5
83  // 55 x94y11 INMUX plane 8,7
40  // 56 x94y11 INMUX plane 10,9
84  // 57 x94y11 INMUX plane 12,11
38  // 58 x94y12 INMUX plane 2,1
23  // 59 x94y12 INMUX plane 4,3
18  // 60 x94y12 INMUX plane 6,5
93  // 61 x94y12 INMUX plane 8,7
61  // 62 x94y12 INMUX plane 10,9
EA  // 63 x94y12 INMUX plane 12,11
48  // 64 x94y12 SB_BIG plane 1
12  // 65 x94y12 SB_BIG plane 1
00  // 66 x94y12 SB_DRIVE plane 2,1
48  // 67 x94y12 SB_BIG plane 2
12  // 68 x94y12 SB_BIG plane 2
48  // 69 x94y12 SB_BIG plane 3
12  // 70 x94y12 SB_BIG plane 3
00  // 71 x94y12 SB_DRIVE plane 4,3
48  // 72 x94y12 SB_BIG plane 4
12  // 73 x94y12 SB_BIG plane 4
41  // 74 x94y12 SB_BIG plane 5
52  // 75 x94y12 SB_BIG plane 5
20  // 76 x94y12 SB_DRIVE plane 6,5
8B  // 77 x94y12 SB_BIG plane 6
34  // 78 x94y12 SB_BIG plane 6
41  // 79 x94y12 SB_BIG plane 7
02  // 80 x94y12 SB_BIG plane 7
00  // 81 x94y12 SB_DRIVE plane 8,7
48  // 82 x94y12 SB_BIG plane 8
12  // 83 x94y12 SB_BIG plane 8
41  // 84 x94y12 SB_BIG plane 9
12  // 85 x94y12 SB_BIG plane 9
00  // 86 x94y12 SB_DRIVE plane 10,9
48  // 87 x94y12 SB_BIG plane 10
12  // 88 x94y12 SB_BIG plane 10
48  // 89 x94y12 SB_BIG plane 11
12  // 90 x94y12 SB_BIG plane 11
00  // 91 x94y12 SB_DRIVE plane 12,11
08  // 92 x94y12 SB_BIG plane 12
12  // 93 x94y12 SB_BIG plane 12
A8  // 94 x93y11 SB_SML plane 1
82  // 95 x93y11 SB_SML plane 2,1
28  // 96 x93y11 SB_SML plane 2
A8  // 97 x93y11 SB_SML plane 3
82  // 98 x93y11 SB_SML plane 4,3
2A  // 99 x93y11 SB_SML plane 4
A8  // 100 x93y11 SB_SML plane 5
82  // 101 x93y11 SB_SML plane 6,5
2A  // 102 x93y11 SB_SML plane 6
A8  // 103 x93y11 SB_SML plane 7
82  // 104 x93y11 SB_SML plane 8,7
2A  // 105 x93y11 SB_SML plane 8
6E  // 106 x93y11 SB_SML plane 9
85  // 107 x93y11 SB_SML plane 10,9
2A  // 108 x93y11 SB_SML plane 10
A8  // 109 x93y11 SB_SML plane 11
82  // 110 x93y11 SB_SML plane 12,11
2A  // 111 x93y11 SB_SML plane 12
8E // -- CRC low byte
84 // -- CRC high byte


// Config Latches on x95y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5713     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
06 // y_sel: 11
4A // -- CRC low byte
2F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 571B
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x95y11 CPE[0]  _a21  C_///AND/
00  //  1 x95y11 CPE[1]
00  //  2 x95y11 CPE[2]
00  //  3 x95y11 CPE[3]
00  //  4 x95y11 CPE[4]
00  //  5 x95y11 CPE[5]
00  //  6 x95y11 CPE[6]
00  //  7 x95y11 CPE[7]
00  //  8 x95y11 CPE[8]
00  //  9 x95y11 CPE[9]
00  // 10 x95y12 CPE[0]
00  // 11 x95y12 CPE[1]
00  // 12 x95y12 CPE[2]
00  // 13 x95y12 CPE[3]
00  // 14 x95y12 CPE[4]
00  // 15 x95y12 CPE[5]
00  // 16 x95y12 CPE[6]
00  // 17 x95y12 CPE[7]
00  // 18 x95y12 CPE[8]
00  // 19 x95y12 CPE[9]
00  // 20 x96y11 CPE[0]  _a29  C_MX2b////    
00  // 21 x96y11 CPE[1]
00  // 22 x96y11 CPE[2]
00  // 23 x96y11 CPE[3]
00  // 24 x96y11 CPE[4]
00  // 25 x96y11 CPE[5]
00  // 26 x96y11 CPE[6]
00  // 27 x96y11 CPE[7]
00  // 28 x96y11 CPE[8]
00  // 29 x96y11 CPE[9]
00  // 30 x96y12 CPE[0]  _a393  C_AND/D///    
00  // 31 x96y12 CPE[1]
00  // 32 x96y12 CPE[2]
00  // 33 x96y12 CPE[3]
00  // 34 x96y12 CPE[4]
00  // 35 x96y12 CPE[5]
00  // 36 x96y12 CPE[6]
00  // 37 x96y12 CPE[7]
00  // 38 x96y12 CPE[8]
00  // 39 x96y12 CPE[9]
06  // 40 x95y11 INMUX plane 2,1
1C  // 41 x95y11 INMUX plane 4,3
04  // 42 x95y11 INMUX plane 6,5
04  // 43 x95y11 INMUX plane 8,7
01  // 44 x95y11 INMUX plane 10,9
00  // 45 x95y11 INMUX plane 12,11
00  // 46 x95y12 INMUX plane 2,1
18  // 47 x95y12 INMUX plane 4,3
09  // 48 x95y12 INMUX plane 6,5
01  // 49 x95y12 INMUX plane 8,7
01  // 50 x95y12 INMUX plane 10,9
00  // 51 x95y12 INMUX plane 12,11
30  // 52 x96y11 INMUX plane 2,1
00  // 53 x96y11 INMUX plane 4,3
48  // 54 x96y11 INMUX plane 6,5
2A  // 55 x96y11 INMUX plane 8,7
43  // 56 x96y11 INMUX plane 10,9
01  // 57 x96y11 INMUX plane 12,11
00  // 58 x96y12 INMUX plane 2,1
00  // 59 x96y12 INMUX plane 4,3
59  // 60 x96y12 INMUX plane 6,5
04  // 61 x96y12 INMUX plane 8,7
41  // 62 x96y12 INMUX plane 10,9
C1  // 63 x96y12 INMUX plane 12,11
48  // 64 x95y11 SB_BIG plane 1
02  // 65 x95y11 SB_BIG plane 1
00  // 66 x95y11 SB_DRIVE plane 2,1
00  // 67 x95y11 SB_BIG plane 2
00  // 68 x95y11 SB_BIG plane 2
48  // 69 x95y11 SB_BIG plane 3
12  // 70 x95y11 SB_BIG plane 3
00  // 71 x95y11 SB_DRIVE plane 4,3
48  // 72 x95y11 SB_BIG plane 4
12  // 73 x95y11 SB_BIG plane 4
48  // 74 x95y11 SB_BIG plane 5
12  // 75 x95y11 SB_BIG plane 5
00  // 76 x95y11 SB_DRIVE plane 6,5
00  // 77 x95y11 SB_BIG plane 6
00  // 78 x95y11 SB_BIG plane 6
48  // 79 x95y11 SB_BIG plane 7
12  // 80 x95y11 SB_BIG plane 7
00  // 81 x95y11 SB_DRIVE plane 8,7
48  // 82 x95y11 SB_BIG plane 8
12  // 83 x95y11 SB_BIG plane 8
00  // 84 x95y11 SB_BIG plane 9
00  // 85 x95y11 SB_BIG plane 9
00  // 86 x95y11 SB_DRIVE plane 10,9
0B  // 87 x95y11 SB_BIG plane 10
50  // 88 x95y11 SB_BIG plane 10
00  // 89 x95y11 SB_BIG plane 11
00  // 90 x95y11 SB_BIG plane 11
00  // 91 x95y11 SB_DRIVE plane 12,11
00  // 92 x95y11 SB_BIG plane 12
00  // 93 x95y11 SB_BIG plane 12
4B  // 94 x96y12 SB_SML plane 1
07  // 95 x96y12 SB_SML plane 2,1
00  // 96 x96y12 SB_SML plane 2
C2  // 97 x96y12 SB_SML plane 3
82  // 98 x96y12 SB_SML plane 4,3
2A  // 99 x96y12 SB_SML plane 4
30  // 100 x96y12 SB_SML plane 5
11  // 101 x96y12 SB_SML plane 6,5
01  // 102 x96y12 SB_SML plane 6
B1  // 103 x96y12 SB_SML plane 7
82  // 104 x96y12 SB_SML plane 8,7
3A  // 105 x96y12 SB_SML plane 8
30  // 106 x96y12 SB_SML plane 9
06  // 107 x96y12 SB_SML plane 10,9
40  // 108 x96y12 SB_SML plane 10
00  // 109 x96y12 SB_SML plane 11
01  // 110 x96y12 SB_SML plane 12,11
48 // -- CRC low byte
EC // -- CRC high byte


// Config Latches on x97y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5790     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
06 // y_sel: 11
92 // -- CRC low byte
36 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5798
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x97y11 CPE[0]  _a622  C_OR////    _a262  C_///AND/
00  //  1 x97y11 CPE[1]
00  //  2 x97y11 CPE[2]
00  //  3 x97y11 CPE[3]
00  //  4 x97y11 CPE[4]
00  //  5 x97y11 CPE[5]
00  //  6 x97y11 CPE[6]
00  //  7 x97y11 CPE[7]
00  //  8 x97y11 CPE[8]
00  //  9 x97y11 CPE[9]
00  // 10 x97y12 CPE[0]
00  // 11 x97y12 CPE[1]
00  // 12 x97y12 CPE[2]
00  // 13 x97y12 CPE[3]
00  // 14 x97y12 CPE[4]
00  // 15 x97y12 CPE[5]
00  // 16 x97y12 CPE[6]
00  // 17 x97y12 CPE[7]
00  // 18 x97y12 CPE[8]
00  // 19 x97y12 CPE[9]
00  // 20 x98y11 CPE[0]  _a364  C_ADDF////    _a799  C_////Bridge
00  // 21 x98y11 CPE[1]
00  // 22 x98y11 CPE[2]
00  // 23 x98y11 CPE[3]
00  // 24 x98y11 CPE[4]
00  // 25 x98y11 CPE[5]
00  // 26 x98y11 CPE[6]
00  // 27 x98y11 CPE[7]
00  // 28 x98y11 CPE[8]
00  // 29 x98y11 CPE[9]
00  // 30 x98y12 CPE[0]
00  // 31 x98y12 CPE[1]
00  // 32 x98y12 CPE[2]
00  // 33 x98y12 CPE[3]
00  // 34 x98y12 CPE[4]
00  // 35 x98y12 CPE[5]
00  // 36 x98y12 CPE[6]
00  // 37 x98y12 CPE[7]
00  // 38 x98y12 CPE[8]
00  // 39 x98y12 CPE[9]
38  // 40 x97y11 INMUX plane 2,1
18  // 41 x97y11 INMUX plane 4,3
28  // 42 x97y11 INMUX plane 6,5
3D  // 43 x97y11 INMUX plane 8,7
28  // 44 x97y11 INMUX plane 10,9
28  // 45 x97y11 INMUX plane 12,11
02  // 46 x97y12 INMUX plane 2,1
01  // 47 x97y12 INMUX plane 4,3
01  // 48 x97y12 INMUX plane 6,5
11  // 49 x97y12 INMUX plane 8,7
24  // 50 x97y12 INMUX plane 10,9
03  // 51 x97y12 INMUX plane 12,11
39  // 52 x98y11 INMUX plane 2,1
30  // 53 x98y11 INMUX plane 4,3
41  // 54 x98y11 INMUX plane 6,5
68  // 55 x98y11 INMUX plane 8,7
58  // 56 x98y11 INMUX plane 10,9
40  // 57 x98y11 INMUX plane 12,11
18  // 58 x98y12 INMUX plane 2,1
01  // 59 x98y12 INMUX plane 4,3
49  // 60 x98y12 INMUX plane 6,5
40  // 61 x98y12 INMUX plane 8,7
A9  // 62 x98y12 INMUX plane 10,9
48  // 63 x98y12 INMUX plane 12,11
41  // 64 x98y12 SB_BIG plane 1
12  // 65 x98y12 SB_BIG plane 1
00  // 66 x98y12 SB_DRIVE plane 2,1
00  // 67 x98y12 SB_BIG plane 2
00  // 68 x98y12 SB_BIG plane 2
51  // 69 x98y12 SB_BIG plane 3
22  // 70 x98y12 SB_BIG plane 3
00  // 71 x98y12 SB_DRIVE plane 4,3
46  // 72 x98y12 SB_BIG plane 4
00  // 73 x98y12 SB_BIG plane 4
48  // 74 x98y12 SB_BIG plane 5
12  // 75 x98y12 SB_BIG plane 5
00  // 76 x98y12 SB_DRIVE plane 6,5
00  // 77 x98y12 SB_BIG plane 6
00  // 78 x98y12 SB_BIG plane 6
48  // 79 x98y12 SB_BIG plane 7
12  // 80 x98y12 SB_BIG plane 7
00  // 81 x98y12 SB_DRIVE plane 8,7
00  // 82 x98y12 SB_BIG plane 8
04  // 83 x98y12 SB_BIG plane 8
00  // 84 x98y12 SB_BIG plane 9
00  // 85 x98y12 SB_BIG plane 9
00  // 86 x98y12 SB_DRIVE plane 10,9
00  // 87 x98y12 SB_BIG plane 10
20  // 88 x98y12 SB_BIG plane 10
00  // 89 x98y12 SB_BIG plane 11
00  // 90 x98y12 SB_BIG plane 11
00  // 91 x98y12 SB_DRIVE plane 12,11
00  // 92 x98y12 SB_BIG plane 12
00  // 93 x98y12 SB_BIG plane 12
82  // 94 x97y11 SB_SML plane 1
02  // 95 x97y11 SB_SML plane 2,1
00  // 96 x97y11 SB_SML plane 2
A8  // 97 x97y11 SB_SML plane 3
32  // 98 x97y11 SB_SML plane 4,3
40  // 99 x97y11 SB_SML plane 4
0E  // 100 x97y11 SB_SML plane 5
05  // 101 x97y11 SB_SML plane 6,5
00  // 102 x97y11 SB_SML plane 6
28  // 103 x97y11 SB_SML plane 7
02  // 104 x97y11 SB_SML plane 8,7
99 // -- CRC low byte
CB // -- CRC high byte


// Config Latches on x99y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5807     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
06 // y_sel: 11
FA // -- CRC low byte
1C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 580F
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x99y11 CPE[0]  _a625  C_ORAND////    
00  //  1 x99y11 CPE[1]
00  //  2 x99y11 CPE[2]
00  //  3 x99y11 CPE[3]
00  //  4 x99y11 CPE[4]
00  //  5 x99y11 CPE[5]
00  //  6 x99y11 CPE[6]
00  //  7 x99y11 CPE[7]
00  //  8 x99y11 CPE[8]
00  //  9 x99y11 CPE[9]
00  // 10 x99y12 CPE[0]
00  // 11 x99y12 CPE[1]
00  // 12 x99y12 CPE[2]
00  // 13 x99y12 CPE[3]
00  // 14 x99y12 CPE[4]
00  // 15 x99y12 CPE[5]
00  // 16 x99y12 CPE[6]
00  // 17 x99y12 CPE[7]
00  // 18 x99y12 CPE[8]
00  // 19 x99y12 CPE[9]
00  // 20 x100y11 CPE[0]  _a187  C_///AND/
00  // 21 x100y11 CPE[1]
00  // 22 x100y11 CPE[2]
00  // 23 x100y11 CPE[3]
00  // 24 x100y11 CPE[4]
00  // 25 x100y11 CPE[5]
00  // 26 x100y11 CPE[6]
00  // 27 x100y11 CPE[7]
00  // 28 x100y11 CPE[8]
00  // 29 x100y11 CPE[9]
00  // 30 x100y12 CPE[0]  _a28  C_ORAND/D///    
00  // 31 x100y12 CPE[1]
00  // 32 x100y12 CPE[2]
00  // 33 x100y12 CPE[3]
00  // 34 x100y12 CPE[4]
00  // 35 x100y12 CPE[5]
00  // 36 x100y12 CPE[6]
00  // 37 x100y12 CPE[7]
00  // 38 x100y12 CPE[8]
00  // 39 x100y12 CPE[9]
31  // 40 x99y11 INMUX plane 2,1
10  // 41 x99y11 INMUX plane 4,3
28  // 42 x99y11 INMUX plane 6,5
00  // 43 x99y11 INMUX plane 8,7
01  // 44 x99y11 INMUX plane 10,9
08  // 45 x99y11 INMUX plane 12,11
01  // 46 x99y12 INMUX plane 2,1
01  // 47 x99y12 INMUX plane 4,3
00  // 48 x99y12 INMUX plane 6,5
10  // 49 x99y12 INMUX plane 8,7
00  // 50 x99y12 INMUX plane 10,9
00  // 51 x99y12 INMUX plane 12,11
2D  // 52 x100y11 INMUX plane 2,1
21  // 53 x100y11 INMUX plane 4,3
00  // 54 x100y11 INMUX plane 6,5
40  // 55 x100y11 INMUX plane 8,7
00  // 56 x100y11 INMUX plane 10,9
40  // 57 x100y11 INMUX plane 12,11
06  // 58 x100y12 INMUX plane 2,1
30  // 59 x100y12 INMUX plane 4,3
2C  // 60 x100y12 INMUX plane 6,5
50  // 61 x100y12 INMUX plane 8,7
01  // 62 x100y12 INMUX plane 10,9
45  // 63 x100y12 INMUX plane 12,11
51  // 64 x99y11 SB_BIG plane 1
12  // 65 x99y11 SB_BIG plane 1
00  // 66 x99y11 SB_DRIVE plane 2,1
00  // 67 x99y11 SB_BIG plane 2
00  // 68 x99y11 SB_BIG plane 2
41  // 69 x99y11 SB_BIG plane 3
12  // 70 x99y11 SB_BIG plane 3
00  // 71 x99y11 SB_DRIVE plane 4,3
48  // 72 x99y11 SB_BIG plane 4
12  // 73 x99y11 SB_BIG plane 4
48  // 74 x99y11 SB_BIG plane 5
12  // 75 x99y11 SB_BIG plane 5
00  // 76 x99y11 SB_DRIVE plane 6,5
00  // 77 x99y11 SB_BIG plane 6
00  // 78 x99y11 SB_BIG plane 6
48  // 79 x99y11 SB_BIG plane 7
12  // 80 x99y11 SB_BIG plane 7
00  // 81 x99y11 SB_DRIVE plane 8,7
48  // 82 x99y11 SB_BIG plane 8
13  // 83 x99y11 SB_BIG plane 8
00  // 84 x99y11 SB_BIG plane 9
00  // 85 x99y11 SB_BIG plane 9
00  // 86 x99y11 SB_DRIVE plane 10,9
00  // 87 x99y11 SB_BIG plane 10
00  // 88 x99y11 SB_BIG plane 10
00  // 89 x99y11 SB_BIG plane 11
00  // 90 x99y11 SB_BIG plane 11
00  // 91 x99y11 SB_DRIVE plane 12,11
00  // 92 x99y11 SB_BIG plane 12
00  // 93 x99y11 SB_BIG plane 12
B1  // 94 x100y12 SB_SML plane 1
00  // 95 x100y12 SB_SML plane 2,1
00  // 96 x100y12 SB_SML plane 2
A8  // 97 x100y12 SB_SML plane 3
82  // 98 x100y12 SB_SML plane 4,3
2A  // 99 x100y12 SB_SML plane 4
A8  // 100 x100y12 SB_SML plane 5
02  // 101 x100y12 SB_SML plane 6,5
00  // 102 x100y12 SB_SML plane 6
58  // 103 x100y12 SB_SML plane 7
83  // 104 x100y12 SB_SML plane 8,7
22  // 105 x100y12 SB_SML plane 8
40  // 106 x100y12 SB_SML plane 9
00  // 107 x100y12 SB_SML plane 10,9
00  // 108 x100y12 SB_SML plane 10
60  // 109 x100y12 SB_SML plane 11
AF // -- CRC low byte
73 // -- CRC high byte


// Config Latches on x101y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5883     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
06 // y_sel: 11
22 // -- CRC low byte
05 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 588B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x101y11 CPE[0]  _a278  C_MX2b////    
00  //  1 x101y11 CPE[1]
00  //  2 x101y11 CPE[2]
00  //  3 x101y11 CPE[3]
00  //  4 x101y11 CPE[4]
00  //  5 x101y11 CPE[5]
00  //  6 x101y11 CPE[6]
00  //  7 x101y11 CPE[7]
00  //  8 x101y11 CPE[8]
00  //  9 x101y11 CPE[9]
00  // 10 x101y12 CPE[0]  net1 = net2: _a370  C_AND/D//AND/D
00  // 11 x101y12 CPE[1]
00  // 12 x101y12 CPE[2]
00  // 13 x101y12 CPE[3]
00  // 14 x101y12 CPE[4]
00  // 15 x101y12 CPE[5]
00  // 16 x101y12 CPE[6]
00  // 17 x101y12 CPE[7]
00  // 18 x101y12 CPE[8]
00  // 19 x101y12 CPE[9]
00  // 20 x102y11 CPE[0]  _a826  C_////Bridge
00  // 21 x102y11 CPE[1]
00  // 22 x102y11 CPE[2]
00  // 23 x102y11 CPE[3]
00  // 24 x102y11 CPE[4]
00  // 25 x102y11 CPE[5]
00  // 26 x102y11 CPE[6]
00  // 27 x102y11 CPE[7]
00  // 28 x102y11 CPE[8]
00  // 29 x102y11 CPE[9]
00  // 30 x102y12 CPE[0]  _a12  C_AND////    
00  // 31 x102y12 CPE[1]
00  // 32 x102y12 CPE[2]
00  // 33 x102y12 CPE[3]
00  // 34 x102y12 CPE[4]
00  // 35 x102y12 CPE[5]
00  // 36 x102y12 CPE[6]
00  // 37 x102y12 CPE[7]
00  // 38 x102y12 CPE[8]
00  // 39 x102y12 CPE[9]
07  // 40 x101y11 INMUX plane 2,1
01  // 41 x101y11 INMUX plane 4,3
1A  // 42 x101y11 INMUX plane 6,5
00  // 43 x101y11 INMUX plane 8,7
05  // 44 x101y11 INMUX plane 10,9
00  // 45 x101y11 INMUX plane 12,11
13  // 46 x101y12 INMUX plane 2,1
20  // 47 x101y12 INMUX plane 4,3
0B  // 48 x101y12 INMUX plane 6,5
01  // 49 x101y12 INMUX plane 8,7
31  // 50 x101y12 INMUX plane 10,9
29  // 51 x101y12 INMUX plane 12,11
12  // 52 x102y11 INMUX plane 2,1
20  // 53 x102y11 INMUX plane 4,3
20  // 54 x102y11 INMUX plane 6,5
98  // 55 x102y11 INMUX plane 8,7
19  // 56 x102y11 INMUX plane 10,9
08  // 57 x102y11 INMUX plane 12,11
00  // 58 x102y12 INMUX plane 2,1
00  // 59 x102y12 INMUX plane 4,3
06  // 60 x102y12 INMUX plane 6,5
9B  // 61 x102y12 INMUX plane 8,7
03  // 62 x102y12 INMUX plane 10,9
80  // 63 x102y12 INMUX plane 12,11
8B  // 64 x102y12 SB_BIG plane 1
34  // 65 x102y12 SB_BIG plane 1
02  // 66 x102y12 SB_DRIVE plane 2,1
D4  // 67 x102y12 SB_BIG plane 2
52  // 68 x102y12 SB_BIG plane 2
48  // 69 x102y12 SB_BIG plane 3
12  // 70 x102y12 SB_BIG plane 3
00  // 71 x102y12 SB_DRIVE plane 4,3
48  // 72 x102y12 SB_BIG plane 4
12  // 73 x102y12 SB_BIG plane 4
48  // 74 x102y12 SB_BIG plane 5
12  // 75 x102y12 SB_BIG plane 5
02  // 76 x102y12 SB_DRIVE plane 6,5
48  // 77 x102y12 SB_BIG plane 6
12  // 78 x102y12 SB_BIG plane 6
08  // 79 x102y12 SB_BIG plane 7
12  // 80 x102y12 SB_BIG plane 7
00  // 81 x102y12 SB_DRIVE plane 8,7
88  // 82 x102y12 SB_BIG plane 8
00  // 83 x102y12 SB_BIG plane 8
48  // 84 x102y12 SB_BIG plane 9
12  // 85 x102y12 SB_BIG plane 9
00  // 86 x102y12 SB_DRIVE plane 10,9
48  // 87 x102y12 SB_BIG plane 10
52  // 88 x102y12 SB_BIG plane 10
48  // 89 x102y12 SB_BIG plane 11
12  // 90 x102y12 SB_BIG plane 11
00  // 91 x102y12 SB_DRIVE plane 12,11
48  // 92 x102y12 SB_BIG plane 12
12  // 93 x102y12 SB_BIG plane 12
38  // 94 x101y11 SB_SML plane 1
16  // 95 x101y11 SB_SML plane 2,1
2A  // 96 x101y11 SB_SML plane 2
A8  // 97 x101y11 SB_SML plane 3
12  // 98 x101y11 SB_SML plane 4,3
4F  // 99 x101y11 SB_SML plane 4
A8  // 100 x101y11 SB_SML plane 5
22  // 101 x101y11 SB_SML plane 6,5
68  // 102 x101y11 SB_SML plane 6
A8  // 103 x101y11 SB_SML plane 7
82  // 104 x101y11 SB_SML plane 8,7
2A  // 105 x101y11 SB_SML plane 8
4E  // 106 x101y11 SB_SML plane 9
85  // 107 x101y11 SB_SML plane 10,9
2A  // 108 x101y11 SB_SML plane 10
E8  // 109 x101y11 SB_SML plane 11
12  // 110 x101y11 SB_SML plane 12,11
2A  // 111 x101y11 SB_SML plane 12
9C // -- CRC low byte
14 // -- CRC high byte


// Config Latches on x103y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5901     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
06 // y_sel: 11
2A // -- CRC low byte
48 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5909
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x103y11 CPE[0]  net1 = net2: _a532  C_AND/D//AND/D
00  //  1 x103y11 CPE[1]
00  //  2 x103y11 CPE[2]
00  //  3 x103y11 CPE[3]
00  //  4 x103y11 CPE[4]
00  //  5 x103y11 CPE[5]
00  //  6 x103y11 CPE[6]
00  //  7 x103y11 CPE[7]
00  //  8 x103y11 CPE[8]
00  //  9 x103y11 CPE[9]
00  // 10 x103y12 CPE[0]  _a175  C_ORAND////    
00  // 11 x103y12 CPE[1]
00  // 12 x103y12 CPE[2]
00  // 13 x103y12 CPE[3]
00  // 14 x103y12 CPE[4]
00  // 15 x103y12 CPE[5]
00  // 16 x103y12 CPE[6]
00  // 17 x103y12 CPE[7]
00  // 18 x103y12 CPE[8]
00  // 19 x103y12 CPE[9]
00  // 20 x104y11 CPE[0]
00  // 21 x104y11 CPE[1]
00  // 22 x104y11 CPE[2]
00  // 23 x104y11 CPE[3]
00  // 24 x104y11 CPE[4]
00  // 25 x104y11 CPE[5]
00  // 26 x104y11 CPE[6]
00  // 27 x104y11 CPE[7]
00  // 28 x104y11 CPE[8]
00  // 29 x104y11 CPE[9]
00  // 30 x104y12 CPE[0]  net1 = net2: _a463  C_AND/D//AND/D
00  // 31 x104y12 CPE[1]
00  // 32 x104y12 CPE[2]
00  // 33 x104y12 CPE[3]
00  // 34 x104y12 CPE[4]
00  // 35 x104y12 CPE[5]
00  // 36 x104y12 CPE[6]
00  // 37 x104y12 CPE[7]
00  // 38 x104y12 CPE[8]
00  // 39 x104y12 CPE[9]
01  // 40 x103y11 INMUX plane 2,1
00  // 41 x103y11 INMUX plane 4,3
04  // 42 x103y11 INMUX plane 6,5
00  // 43 x103y11 INMUX plane 8,7
30  // 44 x103y11 INMUX plane 10,9
2C  // 45 x103y11 INMUX plane 12,11
29  // 46 x103y12 INMUX plane 2,1
26  // 47 x103y12 INMUX plane 4,3
28  // 48 x103y12 INMUX plane 6,5
05  // 49 x103y12 INMUX plane 8,7
00  // 50 x103y12 INMUX plane 10,9
00  // 51 x103y12 INMUX plane 12,11
11  // 52 x104y11 INMUX plane 2,1
0D  // 53 x104y11 INMUX plane 4,3
41  // 54 x104y11 INMUX plane 6,5
80  // 55 x104y11 INMUX plane 8,7
40  // 56 x104y11 INMUX plane 10,9
80  // 57 x104y11 INMUX plane 12,11
11  // 58 x104y12 INMUX plane 2,1
03  // 59 x104y12 INMUX plane 4,3
5C  // 60 x104y12 INMUX plane 6,5
80  // 61 x104y12 INMUX plane 8,7
69  // 62 x104y12 INMUX plane 10,9
A8  // 63 x104y12 INMUX plane 12,11
41  // 64 x103y11 SB_BIG plane 1
00  // 65 x103y11 SB_BIG plane 1
04  // 66 x103y11 SB_DRIVE plane 2,1
41  // 67 x103y11 SB_BIG plane 2
02  // 68 x103y11 SB_BIG plane 2
19  // 69 x103y11 SB_BIG plane 3
00  // 70 x103y11 SB_BIG plane 3
00  // 71 x103y11 SB_DRIVE plane 4,3
0B  // 72 x103y11 SB_BIG plane 4
44  // 73 x103y11 SB_BIG plane 4
86  // 74 x103y11 SB_BIG plane 5
22  // 75 x103y11 SB_BIG plane 5
01  // 76 x103y11 SB_DRIVE plane 6,5
48  // 77 x103y11 SB_BIG plane 6
12  // 78 x103y11 SB_BIG plane 6
00  // 79 x103y11 SB_BIG plane 7
00  // 80 x103y11 SB_BIG plane 7
00  // 81 x103y11 SB_DRIVE plane 8,7
08  // 82 x103y11 SB_BIG plane 8
12  // 83 x103y11 SB_BIG plane 8
00  // 84 x103y11 SB_BIG plane 9
00  // 85 x103y11 SB_BIG plane 9
00  // 86 x103y11 SB_DRIVE plane 10,9
00  // 87 x103y11 SB_BIG plane 10
00  // 88 x103y11 SB_BIG plane 10
00  // 89 x103y11 SB_BIG plane 11
00  // 90 x103y11 SB_BIG plane 11
00  // 91 x103y11 SB_DRIVE plane 12,11
11  // 92 x103y11 SB_BIG plane 12
00  // 93 x103y11 SB_BIG plane 12
88  // 94 x104y12 SB_SML plane 1
84  // 95 x104y12 SB_SML plane 2,1
2A  // 96 x104y12 SB_SML plane 2
00  // 97 x104y12 SB_SML plane 3
E0  // 98 x104y12 SB_SML plane 4,3
54  // 99 x104y12 SB_SML plane 4
88  // 100 x104y12 SB_SML plane 5
84  // 101 x104y12 SB_SML plane 6,5
2A  // 102 x104y12 SB_SML plane 6
00  // 103 x104y12 SB_SML plane 7
80  // 104 x104y12 SB_SML plane 8,7
2A  // 105 x104y12 SB_SML plane 8
47 // -- CRC low byte
4E // -- CRC high byte


// Config Latches on x105y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5979     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
06 // y_sel: 11
F2 // -- CRC low byte
51 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5981
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x105y11 CPE[0]  _a696  C_AND////    
00  //  1 x105y11 CPE[1]
00  //  2 x105y11 CPE[2]
00  //  3 x105y11 CPE[3]
00  //  4 x105y11 CPE[4]
00  //  5 x105y11 CPE[5]
00  //  6 x105y11 CPE[6]
00  //  7 x105y11 CPE[7]
00  //  8 x105y11 CPE[8]
00  //  9 x105y11 CPE[9]
00  // 10 x105y12 CPE[0]  _a685  C_OR////    
00  // 11 x105y12 CPE[1]
00  // 12 x105y12 CPE[2]
00  // 13 x105y12 CPE[3]
00  // 14 x105y12 CPE[4]
00  // 15 x105y12 CPE[5]
00  // 16 x105y12 CPE[6]
00  // 17 x105y12 CPE[7]
00  // 18 x105y12 CPE[8]
00  // 19 x105y12 CPE[9]
00  // 20 x106y11 CPE[0]  _a720  C_///OR/
00  // 21 x106y11 CPE[1]
00  // 22 x106y11 CPE[2]
00  // 23 x106y11 CPE[3]
00  // 24 x106y11 CPE[4]
00  // 25 x106y11 CPE[5]
00  // 26 x106y11 CPE[6]
00  // 27 x106y11 CPE[7]
00  // 28 x106y11 CPE[8]
00  // 29 x106y11 CPE[9]
00  // 30 x106y12 CPE[0]
00  // 31 x106y12 CPE[1]
00  // 32 x106y12 CPE[2]
00  // 33 x106y12 CPE[3]
00  // 34 x106y12 CPE[4]
00  // 35 x106y12 CPE[5]
00  // 36 x106y12 CPE[6]
00  // 37 x106y12 CPE[7]
00  // 38 x106y12 CPE[8]
00  // 39 x106y12 CPE[9]
24  // 40 x105y11 INMUX plane 2,1
38  // 41 x105y11 INMUX plane 4,3
1C  // 42 x105y11 INMUX plane 6,5
00  // 43 x105y11 INMUX plane 8,7
18  // 44 x105y11 INMUX plane 10,9
28  // 45 x105y11 INMUX plane 12,11
00  // 46 x105y12 INMUX plane 2,1
0B  // 47 x105y12 INMUX plane 4,3
04  // 48 x105y12 INMUX plane 6,5
03  // 49 x105y12 INMUX plane 8,7
00  // 50 x105y12 INMUX plane 10,9
00  // 51 x105y12 INMUX plane 12,11
01  // 52 x106y11 INMUX plane 2,1
07  // 53 x106y11 INMUX plane 4,3
1B  // 54 x106y11 INMUX plane 6,5
80  // 55 x106y11 INMUX plane 8,7
18  // 56 x106y11 INMUX plane 10,9
84  // 57 x106y11 INMUX plane 12,11
00  // 58 x106y12 INMUX plane 2,1
08  // 59 x106y12 INMUX plane 4,3
20  // 60 x106y12 INMUX plane 6,5
80  // 61 x106y12 INMUX plane 8,7
00  // 62 x106y12 INMUX plane 10,9
98  // 63 x106y12 INMUX plane 12,11
59  // 64 x106y12 SB_BIG plane 1
02  // 65 x106y12 SB_BIG plane 1
00  // 66 x106y12 SB_DRIVE plane 2,1
93  // 67 x106y12 SB_BIG plane 2
32  // 68 x106y12 SB_BIG plane 2
48  // 69 x106y12 SB_BIG plane 3
12  // 70 x106y12 SB_BIG plane 3
00  // 71 x106y12 SB_DRIVE plane 4,3
11  // 72 x106y12 SB_BIG plane 4
00  // 73 x106y12 SB_BIG plane 4
48  // 74 x106y12 SB_BIG plane 5
42  // 75 x106y12 SB_BIG plane 5
02  // 76 x106y12 SB_DRIVE plane 6,5
41  // 77 x106y12 SB_BIG plane 6
22  // 78 x106y12 SB_BIG plane 6
82  // 79 x106y12 SB_BIG plane 7
24  // 80 x106y12 SB_BIG plane 7
00  // 81 x106y12 SB_DRIVE plane 8,7
00  // 82 x106y12 SB_BIG plane 8
00  // 83 x106y12 SB_BIG plane 8
40  // 84 x106y12 SB_BIG plane 9
01  // 85 x106y12 SB_BIG plane 9
00  // 86 x106y12 SB_DRIVE plane 10,9
00  // 87 x106y12 SB_BIG plane 10
50  // 88 x106y12 SB_BIG plane 10
00  // 89 x106y12 SB_BIG plane 11
00  // 90 x106y12 SB_BIG plane 11
00  // 91 x106y12 SB_DRIVE plane 12,11
00  // 92 x106y12 SB_BIG plane 12
00  // 93 x106y12 SB_BIG plane 12
B0  // 94 x105y11 SB_SML plane 1
85  // 95 x105y11 SB_SML plane 2,1
2A  // 96 x105y11 SB_SML plane 2
A8  // 97 x105y11 SB_SML plane 3
02  // 98 x105y11 SB_SML plane 4,3
00  // 99 x105y11 SB_SML plane 4
D0  // 100 x105y11 SB_SML plane 5
83  // 101 x105y11 SB_SML plane 6,5
2A  // 102 x105y11 SB_SML plane 6
54  // 103 x105y11 SB_SML plane 7
03  // 104 x105y11 SB_SML plane 8,7
00  // 105 x105y11 SB_SML plane 8
00  // 106 x105y11 SB_SML plane 9
00  // 107 x105y11 SB_SML plane 10,9
00  // 108 x105y11 SB_SML plane 10
00  // 109 x105y11 SB_SML plane 11
06  // 110 x105y11 SB_SML plane 12,11
B1 // -- CRC low byte
8A // -- CRC high byte


// Config Latches on x107y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 59F6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
06 // y_sel: 11
9A // -- CRC low byte
7B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 59FE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x107y11 CPE[0]  _a721  C_AND////    
00  //  1 x107y11 CPE[1]
00  //  2 x107y11 CPE[2]
00  //  3 x107y11 CPE[3]
00  //  4 x107y11 CPE[4]
00  //  5 x107y11 CPE[5]
00  //  6 x107y11 CPE[6]
00  //  7 x107y11 CPE[7]
00  //  8 x107y11 CPE[8]
00  //  9 x107y11 CPE[9]
00  // 10 x107y12 CPE[0]  _a297  C_MX2b////    
00  // 11 x107y12 CPE[1]
00  // 12 x107y12 CPE[2]
00  // 13 x107y12 CPE[3]
00  // 14 x107y12 CPE[4]
00  // 15 x107y12 CPE[5]
00  // 16 x107y12 CPE[6]
00  // 17 x107y12 CPE[7]
00  // 18 x107y12 CPE[8]
00  // 19 x107y12 CPE[9]
00  // 20 x108y11 CPE[0]  net1 = net2: _a703  C_AND///AND/
00  // 21 x108y11 CPE[1]
00  // 22 x108y11 CPE[2]
00  // 23 x108y11 CPE[3]
00  // 24 x108y11 CPE[4]
00  // 25 x108y11 CPE[5]
00  // 26 x108y11 CPE[6]
00  // 27 x108y11 CPE[7]
00  // 28 x108y11 CPE[8]
00  // 29 x108y11 CPE[9]
00  // 30 x108y12 CPE[0]  _a713  C_///AND/
00  // 31 x108y12 CPE[1]
00  // 32 x108y12 CPE[2]
00  // 33 x108y12 CPE[3]
00  // 34 x108y12 CPE[4]
00  // 35 x108y12 CPE[5]
00  // 36 x108y12 CPE[6]
00  // 37 x108y12 CPE[7]
00  // 38 x108y12 CPE[8]
00  // 39 x108y12 CPE[9]
00  // 40 x107y11 INMUX plane 2,1
05  // 41 x107y11 INMUX plane 4,3
01  // 42 x107y11 INMUX plane 6,5
0E  // 43 x107y11 INMUX plane 8,7
00  // 44 x107y11 INMUX plane 10,9
2A  // 45 x107y11 INMUX plane 12,11
00  // 46 x107y12 INMUX plane 2,1
08  // 47 x107y12 INMUX plane 4,3
24  // 48 x107y12 INMUX plane 6,5
01  // 49 x107y12 INMUX plane 8,7
20  // 50 x107y12 INMUX plane 10,9
00  // 51 x107y12 INMUX plane 12,11
09  // 52 x108y11 INMUX plane 2,1
07  // 53 x108y11 INMUX plane 4,3
04  // 54 x108y11 INMUX plane 6,5
44  // 55 x108y11 INMUX plane 8,7
1A  // 56 x108y11 INMUX plane 10,9
CC  // 57 x108y11 INMUX plane 12,11
29  // 58 x108y12 INMUX plane 2,1
03  // 59 x108y12 INMUX plane 4,3
08  // 60 x108y12 INMUX plane 6,5
C1  // 61 x108y12 INMUX plane 8,7
00  // 62 x108y12 INMUX plane 10,9
D8  // 63 x108y12 INMUX plane 12,11
A0  // 64 x107y11 SB_BIG plane 1
14  // 65 x107y11 SB_BIG plane 1
00  // 66 x107y11 SB_DRIVE plane 2,1
98  // 67 x107y11 SB_BIG plane 2
14  // 68 x107y11 SB_BIG plane 2
94  // 69 x107y11 SB_BIG plane 3
14  // 70 x107y11 SB_BIG plane 3
00  // 71 x107y11 SB_DRIVE plane 4,3
59  // 72 x107y11 SB_BIG plane 4
12  // 73 x107y11 SB_BIG plane 4
C0  // 74 x107y11 SB_BIG plane 5
24  // 75 x107y11 SB_BIG plane 5
00  // 76 x107y11 SB_DRIVE plane 6,5
48  // 77 x107y11 SB_BIG plane 6
12  // 78 x107y11 SB_BIG plane 6
48  // 79 x107y11 SB_BIG plane 7
32  // 80 x107y11 SB_BIG plane 7
00  // 81 x107y11 SB_DRIVE plane 8,7
48  // 82 x107y11 SB_BIG plane 8
12  // 83 x107y11 SB_BIG plane 8
49  // 84 x107y11 SB_BIG plane 9
25  // 85 x107y11 SB_BIG plane 9
00  // 86 x107y11 SB_DRIVE plane 10,9
02  // 87 x107y11 SB_BIG plane 10
02  // 88 x107y11 SB_BIG plane 10
48  // 89 x107y11 SB_BIG plane 11
22  // 90 x107y11 SB_BIG plane 11
00  // 91 x107y11 SB_DRIVE plane 12,11
41  // 92 x107y11 SB_BIG plane 12
12  // 93 x107y11 SB_BIG plane 12
A8  // 94 x108y12 SB_SML plane 1
86  // 95 x108y12 SB_SML plane 2,1
2A  // 96 x108y12 SB_SML plane 2
52  // 97 x108y12 SB_SML plane 3
80  // 98 x108y12 SB_SML plane 4,3
2A  // 99 x108y12 SB_SML plane 4
56  // 100 x108y12 SB_SML plane 5
13  // 101 x108y12 SB_SML plane 6,5
2B  // 102 x108y12 SB_SML plane 6
31  // 103 x108y12 SB_SML plane 7
82  // 104 x108y12 SB_SML plane 8,7
2A  // 105 x108y12 SB_SML plane 8
C8  // 106 x108y12 SB_SML plane 9
82  // 107 x108y12 SB_SML plane 10,9
6A  // 108 x108y12 SB_SML plane 10
E8  // 109 x108y12 SB_SML plane 11
82  // 110 x108y12 SB_SML plane 12,11
2A  // 111 x108y12 SB_SML plane 12
A0 // -- CRC low byte
C0 // -- CRC high byte


// Config Latches on x109y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5A74     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
06 // y_sel: 11
42 // -- CRC low byte
62 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5A7C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x109y11 CPE[0]  _a169  C_AND/D///    
00  //  1 x109y11 CPE[1]
00  //  2 x109y11 CPE[2]
00  //  3 x109y11 CPE[3]
00  //  4 x109y11 CPE[4]
00  //  5 x109y11 CPE[5]
00  //  6 x109y11 CPE[6]
00  //  7 x109y11 CPE[7]
00  //  8 x109y11 CPE[8]
00  //  9 x109y11 CPE[9]
00  // 10 x109y12 CPE[0]
00  // 11 x109y12 CPE[1]
00  // 12 x109y12 CPE[2]
00  // 13 x109y12 CPE[3]
00  // 14 x109y12 CPE[4]
00  // 15 x109y12 CPE[5]
00  // 16 x109y12 CPE[6]
00  // 17 x109y12 CPE[7]
00  // 18 x109y12 CPE[8]
00  // 19 x109y12 CPE[9]
00  // 20 x110y11 CPE[0]  _a192  C_OR/D///    
00  // 21 x110y11 CPE[1]
00  // 22 x110y11 CPE[2]
00  // 23 x110y11 CPE[3]
00  // 24 x110y11 CPE[4]
00  // 25 x110y11 CPE[5]
00  // 26 x110y11 CPE[6]
00  // 27 x110y11 CPE[7]
00  // 28 x110y11 CPE[8]
00  // 29 x110y11 CPE[9]
00  // 30 x110y12 CPE[0]
00  // 31 x110y12 CPE[1]
00  // 32 x110y12 CPE[2]
00  // 33 x110y12 CPE[3]
00  // 34 x110y12 CPE[4]
00  // 35 x110y12 CPE[5]
00  // 36 x110y12 CPE[6]
00  // 37 x110y12 CPE[7]
00  // 38 x110y12 CPE[8]
00  // 39 x110y12 CPE[9]
04  // 40 x109y11 INMUX plane 2,1
2C  // 41 x109y11 INMUX plane 4,3
2D  // 42 x109y11 INMUX plane 6,5
2D  // 43 x109y11 INMUX plane 8,7
00  // 44 x109y11 INMUX plane 10,9
0C  // 45 x109y11 INMUX plane 12,11
00  // 46 x109y12 INMUX plane 2,1
00  // 47 x109y12 INMUX plane 4,3
08  // 48 x109y12 INMUX plane 6,5
01  // 49 x109y12 INMUX plane 8,7
20  // 50 x109y12 INMUX plane 10,9
00  // 51 x109y12 INMUX plane 12,11
03  // 52 x110y11 INMUX plane 2,1
3C  // 53 x110y11 INMUX plane 4,3
04  // 54 x110y11 INMUX plane 6,5
60  // 55 x110y11 INMUX plane 8,7
00  // 56 x110y11 INMUX plane 10,9
44  // 57 x110y11 INMUX plane 12,11
00  // 58 x110y12 INMUX plane 2,1
28  // 59 x110y12 INMUX plane 4,3
03  // 60 x110y12 INMUX plane 6,5
68  // 61 x110y12 INMUX plane 8,7
00  // 62 x110y12 INMUX plane 10,9
40  // 63 x110y12 INMUX plane 12,11
41  // 64 x110y12 SB_BIG plane 1
32  // 65 x110y12 SB_BIG plane 1
01  // 66 x110y12 SB_DRIVE plane 2,1
00  // 67 x110y12 SB_BIG plane 2
00  // 68 x110y12 SB_BIG plane 2
41  // 69 x110y12 SB_BIG plane 3
12  // 70 x110y12 SB_BIG plane 3
03  // 71 x110y12 SB_DRIVE plane 4,3
00  // 72 x110y12 SB_BIG plane 4
00  // 73 x110y12 SB_BIG plane 4
48  // 74 x110y12 SB_BIG plane 5
12  // 75 x110y12 SB_BIG plane 5
00  // 76 x110y12 SB_DRIVE plane 6,5
00  // 77 x110y12 SB_BIG plane 6
00  // 78 x110y12 SB_BIG plane 6
48  // 79 x110y12 SB_BIG plane 7
12  // 80 x110y12 SB_BIG plane 7
00  // 81 x110y12 SB_DRIVE plane 8,7
00  // 82 x110y12 SB_BIG plane 8
00  // 83 x110y12 SB_BIG plane 8
00  // 84 x110y12 SB_BIG plane 9
00  // 85 x110y12 SB_BIG plane 9
00  // 86 x110y12 SB_DRIVE plane 10,9
00  // 87 x110y12 SB_BIG plane 10
00  // 88 x110y12 SB_BIG plane 10
03  // 89 x110y12 SB_BIG plane 11
40  // 90 x110y12 SB_BIG plane 11
00  // 91 x110y12 SB_DRIVE plane 12,11
00  // 92 x110y12 SB_BIG plane 12
00  // 93 x110y12 SB_BIG plane 12
A8  // 94 x109y11 SB_SML plane 1
02  // 95 x109y11 SB_SML plane 2,1
00  // 96 x109y11 SB_SML plane 2
A8  // 97 x109y11 SB_SML plane 3
06  // 98 x109y11 SB_SML plane 4,3
40  // 99 x109y11 SB_SML plane 4
A8  // 100 x109y11 SB_SML plane 5
02  // 101 x109y11 SB_SML plane 6,5
00  // 102 x109y11 SB_SML plane 6
A8  // 103 x109y11 SB_SML plane 7
04  // 104 x109y11 SB_SML plane 8,7
40  // 105 x109y11 SB_SML plane 8
0E  // 106 x109y11 SB_SML plane 9
10  // 107 x109y11 SB_SML plane 10,9
01  // 108 x109y11 SB_SML plane 10
84  // 109 x109y11 SB_SML plane 11
10  // 110 x109y11 SB_SML plane 12,11
01  // 111 x109y11 SB_SML plane 12
AE // -- CRC low byte
AF // -- CRC high byte


// Config Latches on x111y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5AF2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
38 // x_sel: 111
06 // y_sel: 11
8A // -- CRC low byte
E1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5AFA
4C // Length: 76
F5 // -- CRC low byte
B0 // -- CRC high byte
00  //  0 x111y11 CPE[0]
00  //  1 x111y11 CPE[1]
00  //  2 x111y11 CPE[2]
00  //  3 x111y11 CPE[3]
00  //  4 x111y11 CPE[4]
00  //  5 x111y11 CPE[5]
00  //  6 x111y11 CPE[6]
00  //  7 x111y11 CPE[7]
00  //  8 x111y11 CPE[8]
00  //  9 x111y11 CPE[9]
00  // 10 x111y12 CPE[0]
00  // 11 x111y12 CPE[1]
00  // 12 x111y12 CPE[2]
00  // 13 x111y12 CPE[3]
00  // 14 x111y12 CPE[4]
00  // 15 x111y12 CPE[5]
00  // 16 x111y12 CPE[6]
00  // 17 x111y12 CPE[7]
00  // 18 x111y12 CPE[8]
00  // 19 x111y12 CPE[9]
00  // 20 x112y11 CPE[0]
00  // 21 x112y11 CPE[1]
00  // 22 x112y11 CPE[2]
00  // 23 x112y11 CPE[3]
00  // 24 x112y11 CPE[4]
00  // 25 x112y11 CPE[5]
00  // 26 x112y11 CPE[6]
00  // 27 x112y11 CPE[7]
00  // 28 x112y11 CPE[8]
00  // 29 x112y11 CPE[9]
00  // 30 x112y12 CPE[0]
00  // 31 x112y12 CPE[1]
00  // 32 x112y12 CPE[2]
00  // 33 x112y12 CPE[3]
00  // 34 x112y12 CPE[4]
00  // 35 x112y12 CPE[5]
00  // 36 x112y12 CPE[6]
00  // 37 x112y12 CPE[7]
00  // 38 x112y12 CPE[8]
00  // 39 x112y12 CPE[9]
00  // 40 x111y11 INMUX plane 2,1
00  // 41 x111y11 INMUX plane 4,3
00  // 42 x111y11 INMUX plane 6,5
00  // 43 x111y11 INMUX plane 8,7
09  // 44 x111y11 INMUX plane 10,9
08  // 45 x111y11 INMUX plane 12,11
01  // 46 x111y12 INMUX plane 2,1
01  // 47 x111y12 INMUX plane 4,3
00  // 48 x111y12 INMUX plane 6,5
00  // 49 x111y12 INMUX plane 8,7
00  // 50 x111y12 INMUX plane 10,9
00  // 51 x111y12 INMUX plane 12,11
00  // 52 x112y11 INMUX plane 2,1
00  // 53 x112y11 INMUX plane 4,3
01  // 54 x112y11 INMUX plane 6,5
00  // 55 x112y11 INMUX plane 8,7
00  // 56 x112y11 INMUX plane 10,9
00  // 57 x112y11 INMUX plane 12,11
01  // 58 x112y12 INMUX plane 2,1
01  // 59 x112y12 INMUX plane 4,3
00  // 60 x112y12 INMUX plane 6,5
00  // 61 x112y12 INMUX plane 8,7
00  // 62 x112y12 INMUX plane 10,9
00  // 63 x112y12 INMUX plane 12,11
00  // 64 x111y11 SB_BIG plane 1
00  // 65 x111y11 SB_BIG plane 1
00  // 66 x111y11 SB_DRIVE plane 2,1
00  // 67 x111y11 SB_BIG plane 2
00  // 68 x111y11 SB_BIG plane 2
00  // 69 x111y11 SB_BIG plane 3
00  // 70 x111y11 SB_BIG plane 3
00  // 71 x111y11 SB_DRIVE plane 4,3
00  // 72 x111y11 SB_BIG plane 4
00  // 73 x111y11 SB_BIG plane 4
20  // 74 x111y11 SB_BIG plane 5
10  // 75 x111y11 SB_BIG plane 5
2E // -- CRC low byte
09 // -- CRC high byte


// Config Latches on x113y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5B4C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
39 // x_sel: 113
06 // y_sel: 11
52 // -- CRC low byte
F8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5B54
2B // Length: 43
4C // -- CRC low byte
A7 // -- CRC high byte
00  //  0 x113y11 CPE[0]
00  //  1 x113y11 CPE[1]
00  //  2 x113y11 CPE[2]
00  //  3 x113y11 CPE[3]
00  //  4 x113y11 CPE[4]
00  //  5 x113y11 CPE[5]
00  //  6 x113y11 CPE[6]
00  //  7 x113y11 CPE[7]
00  //  8 x113y11 CPE[8]
00  //  9 x113y11 CPE[9]
00  // 10 x113y12 CPE[0]
00  // 11 x113y12 CPE[1]
00  // 12 x113y12 CPE[2]
00  // 13 x113y12 CPE[3]
00  // 14 x113y12 CPE[4]
00  // 15 x113y12 CPE[5]
00  // 16 x113y12 CPE[6]
00  // 17 x113y12 CPE[7]
00  // 18 x113y12 CPE[8]
00  // 19 x113y12 CPE[9]
00  // 20 x114y11 CPE[0]
00  // 21 x114y11 CPE[1]
00  // 22 x114y11 CPE[2]
00  // 23 x114y11 CPE[3]
00  // 24 x114y11 CPE[4]
00  // 25 x114y11 CPE[5]
00  // 26 x114y11 CPE[6]
00  // 27 x114y11 CPE[7]
00  // 28 x114y11 CPE[8]
00  // 29 x114y11 CPE[9]
00  // 30 x114y12 CPE[0]
00  // 31 x114y12 CPE[1]
00  // 32 x114y12 CPE[2]
00  // 33 x114y12 CPE[3]
00  // 34 x114y12 CPE[4]
00  // 35 x114y12 CPE[5]
00  // 36 x114y12 CPE[6]
00  // 37 x114y12 CPE[7]
00  // 38 x114y12 CPE[8]
00  // 39 x114y12 CPE[9]
00  // 40 x113y11 INMUX plane 2,1
00  // 41 x113y11 INMUX plane 4,3
01  // 42 x113y11 INMUX plane 6,5
2C // -- CRC low byte
21 // -- CRC high byte


// Config Latches on x121y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5B85     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3D // x_sel: 121
06 // y_sel: 11
32 // -- CRC low byte
9F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5B8D
46 // Length: 70
AF // -- CRC low byte
1F // -- CRC high byte
00  //  0 x121y11 CPE[0]
00  //  1 x121y11 CPE[1]
00  //  2 x121y11 CPE[2]
00  //  3 x121y11 CPE[3]
00  //  4 x121y11 CPE[4]
00  //  5 x121y11 CPE[5]
00  //  6 x121y11 CPE[6]
00  //  7 x121y11 CPE[7]
00  //  8 x121y11 CPE[8]
00  //  9 x121y11 CPE[9]
00  // 10 x121y12 CPE[0]
00  // 11 x121y12 CPE[1]
00  // 12 x121y12 CPE[2]
00  // 13 x121y12 CPE[3]
00  // 14 x121y12 CPE[4]
00  // 15 x121y12 CPE[5]
00  // 16 x121y12 CPE[6]
00  // 17 x121y12 CPE[7]
00  // 18 x121y12 CPE[8]
00  // 19 x121y12 CPE[9]
00  // 20 x122y11 CPE[0]
00  // 21 x122y11 CPE[1]
00  // 22 x122y11 CPE[2]
00  // 23 x122y11 CPE[3]
00  // 24 x122y11 CPE[4]
00  // 25 x122y11 CPE[5]
00  // 26 x122y11 CPE[6]
00  // 27 x122y11 CPE[7]
00  // 28 x122y11 CPE[8]
00  // 29 x122y11 CPE[9]
00  // 30 x122y12 CPE[0]
00  // 31 x122y12 CPE[1]
00  // 32 x122y12 CPE[2]
00  // 33 x122y12 CPE[3]
00  // 34 x122y12 CPE[4]
00  // 35 x122y12 CPE[5]
00  // 36 x122y12 CPE[6]
00  // 37 x122y12 CPE[7]
00  // 38 x122y12 CPE[8]
00  // 39 x122y12 CPE[9]
00  // 40 x121y11 INMUX plane 2,1
00  // 41 x121y11 INMUX plane 4,3
00  // 42 x121y11 INMUX plane 6,5
00  // 43 x121y11 INMUX plane 8,7
00  // 44 x121y11 INMUX plane 10,9
00  // 45 x121y11 INMUX plane 12,11
00  // 46 x121y12 INMUX plane 2,1
00  // 47 x121y12 INMUX plane 4,3
00  // 48 x121y12 INMUX plane 6,5
00  // 49 x121y12 INMUX plane 8,7
00  // 50 x121y12 INMUX plane 10,9
00  // 51 x121y12 INMUX plane 12,11
00  // 52 x122y11 INMUX plane 2,1
00  // 53 x122y11 INMUX plane 4,3
00  // 54 x122y11 INMUX plane 6,5
00  // 55 x122y11 INMUX plane 8,7
00  // 56 x122y11 INMUX plane 10,9
00  // 57 x122y11 INMUX plane 12,11
00  // 58 x122y12 INMUX plane 2,1
00  // 59 x122y12 INMUX plane 4,3
00  // 60 x122y12 INMUX plane 6,5
00  // 61 x122y12 INMUX plane 8,7
00  // 62 x122y12 INMUX plane 10,9
00  // 63 x122y12 INMUX plane 12,11
00  // 64 x122y12 SB_BIG plane 1
00  // 65 x122y12 SB_BIG plane 1
00  // 66 x122y12 SB_DRIVE plane 2,1
00  // 67 x122y12 SB_BIG plane 2
00  // 68 x122y12 SB_BIG plane 2
29  // 69 x122y12 SB_BIG plane 3
1C // -- CRC low byte
33 // -- CRC high byte


// Config Latches on x123y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5BD9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3E // x_sel: 123
06 // y_sel: 11
5A // -- CRC low byte
B5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5BE1
3C // Length: 60
72 // -- CRC low byte
C3 // -- CRC high byte
00  //  0 x123y11 CPE[0]
00  //  1 x123y11 CPE[1]
00  //  2 x123y11 CPE[2]
00  //  3 x123y11 CPE[3]
00  //  4 x123y11 CPE[4]
00  //  5 x123y11 CPE[5]
00  //  6 x123y11 CPE[6]
00  //  7 x123y11 CPE[7]
00  //  8 x123y11 CPE[8]
00  //  9 x123y11 CPE[9]
00  // 10 x123y12 CPE[0]
00  // 11 x123y12 CPE[1]
00  // 12 x123y12 CPE[2]
00  // 13 x123y12 CPE[3]
00  // 14 x123y12 CPE[4]
00  // 15 x123y12 CPE[5]
00  // 16 x123y12 CPE[6]
00  // 17 x123y12 CPE[7]
00  // 18 x123y12 CPE[8]
00  // 19 x123y12 CPE[9]
00  // 20 x124y11 CPE[0]
00  // 21 x124y11 CPE[1]
00  // 22 x124y11 CPE[2]
00  // 23 x124y11 CPE[3]
00  // 24 x124y11 CPE[4]
00  // 25 x124y11 CPE[5]
00  // 26 x124y11 CPE[6]
00  // 27 x124y11 CPE[7]
00  // 28 x124y11 CPE[8]
00  // 29 x124y11 CPE[9]
00  // 30 x124y12 CPE[0]
00  // 31 x124y12 CPE[1]
00  // 32 x124y12 CPE[2]
00  // 33 x124y12 CPE[3]
00  // 34 x124y12 CPE[4]
00  // 35 x124y12 CPE[5]
00  // 36 x124y12 CPE[6]
00  // 37 x124y12 CPE[7]
00  // 38 x124y12 CPE[8]
00  // 39 x124y12 CPE[9]
00  // 40 x123y11 INMUX plane 2,1
00  // 41 x123y11 INMUX plane 4,3
00  // 42 x123y11 INMUX plane 6,5
00  // 43 x123y11 INMUX plane 8,7
00  // 44 x123y11 INMUX plane 10,9
00  // 45 x123y11 INMUX plane 12,11
00  // 46 x123y12 INMUX plane 2,1
01  // 47 x123y12 INMUX plane 4,3
00  // 48 x123y12 INMUX plane 6,5
00  // 49 x123y12 INMUX plane 8,7
00  // 50 x123y12 INMUX plane 10,9
00  // 51 x123y12 INMUX plane 12,11
00  // 52 x124y11 INMUX plane 2,1
00  // 53 x124y11 INMUX plane 4,3
00  // 54 x124y11 INMUX plane 6,5
00  // 55 x124y11 INMUX plane 8,7
00  // 56 x124y11 INMUX plane 10,9
00  // 57 x124y11 INMUX plane 12,11
00  // 58 x124y12 INMUX plane 2,1
01  // 59 x124y12 INMUX plane 4,3
48 // -- CRC low byte
30 // -- CRC high byte


// Config Latches on x125y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5C23     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3F // x_sel: 125
06 // y_sel: 11
82 // -- CRC low byte
AC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5C2B
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x125y11 CPE[0]
00  //  1 x125y11 CPE[1]
00  //  2 x125y11 CPE[2]
00  //  3 x125y11 CPE[3]
00  //  4 x125y11 CPE[4]
00  //  5 x125y11 CPE[5]
00  //  6 x125y11 CPE[6]
00  //  7 x125y11 CPE[7]
00  //  8 x125y11 CPE[8]
00  //  9 x125y11 CPE[9]
00  // 10 x125y12 CPE[0]
00  // 11 x125y12 CPE[1]
00  // 12 x125y12 CPE[2]
00  // 13 x125y12 CPE[3]
00  // 14 x125y12 CPE[4]
00  // 15 x125y12 CPE[5]
00  // 16 x125y12 CPE[6]
00  // 17 x125y12 CPE[7]
00  // 18 x125y12 CPE[8]
00  // 19 x125y12 CPE[9]
00  // 20 x126y11 CPE[0]
00  // 21 x126y11 CPE[1]
00  // 22 x126y11 CPE[2]
00  // 23 x126y11 CPE[3]
00  // 24 x126y11 CPE[4]
00  // 25 x126y11 CPE[5]
00  // 26 x126y11 CPE[6]
00  // 27 x126y11 CPE[7]
00  // 28 x126y11 CPE[8]
00  // 29 x126y11 CPE[9]
00  // 30 x126y12 CPE[0]
00  // 31 x126y12 CPE[1]
00  // 32 x126y12 CPE[2]
00  // 33 x126y12 CPE[3]
00  // 34 x126y12 CPE[4]
00  // 35 x126y12 CPE[5]
00  // 36 x126y12 CPE[6]
00  // 37 x126y12 CPE[7]
00  // 38 x126y12 CPE[8]
00  // 39 x126y12 CPE[9]
00  // 40 x125y11 INMUX plane 2,1
00  // 41 x125y11 INMUX plane 4,3
00  // 42 x125y11 INMUX plane 6,5
00  // 43 x125y11 INMUX plane 8,7
00  // 44 x125y11 INMUX plane 10,9
00  // 45 x125y11 INMUX plane 12,11
00  // 46 x125y12 INMUX plane 2,1
00  // 47 x125y12 INMUX plane 4,3
00  // 48 x125y12 INMUX plane 6,5
00  // 49 x125y12 INMUX plane 8,7
00  // 50 x125y12 INMUX plane 10,9
00  // 51 x125y12 INMUX plane 12,11
00  // 52 x126y11 INMUX plane 2,1
00  // 53 x126y11 INMUX plane 4,3
00  // 54 x126y11 INMUX plane 6,5
00  // 55 x126y11 INMUX plane 8,7
00  // 56 x126y11 INMUX plane 10,9
00  // 57 x126y11 INMUX plane 12,11
00  // 58 x126y12 INMUX plane 2,1
00  // 59 x126y12 INMUX plane 4,3
00  // 60 x126y12 INMUX plane 6,5
00  // 61 x126y12 INMUX plane 8,7
00  // 62 x126y12 INMUX plane 10,9
00  // 63 x126y12 INMUX plane 12,11
00  // 64 x126y12 SB_BIG plane 1
00  // 65 x126y12 SB_BIG plane 1
00  // 66 x126y12 SB_DRIVE plane 2,1
00  // 67 x126y12 SB_BIG plane 2
00  // 68 x126y12 SB_BIG plane 2
00  // 69 x126y12 SB_BIG plane 3
00  // 70 x126y12 SB_BIG plane 3
04  // 71 x126y12 SB_DRIVE plane 4,3
6F // -- CRC low byte
E9 // -- CRC high byte


// Config Latches on x127y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5C79     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
40 // x_sel: 127
06 // y_sel: 11
8E // -- CRC low byte
DF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5C81
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x127y11 CPE[0]
00  //  1 x127y11 CPE[1]
00  //  2 x127y11 CPE[2]
00  //  3 x127y11 CPE[3]
00  //  4 x127y11 CPE[4]
00  //  5 x127y11 CPE[5]
00  //  6 x127y11 CPE[6]
00  //  7 x127y11 CPE[7]
00  //  8 x127y11 CPE[8]
00  //  9 x127y11 CPE[9]
00  // 10 x127y12 CPE[0]
00  // 11 x127y12 CPE[1]
00  // 12 x127y12 CPE[2]
00  // 13 x127y12 CPE[3]
00  // 14 x127y12 CPE[4]
00  // 15 x127y12 CPE[5]
00  // 16 x127y12 CPE[6]
00  // 17 x127y12 CPE[7]
00  // 18 x127y12 CPE[8]
00  // 19 x127y12 CPE[9]
00  // 20 x128y11 CPE[0]
00  // 21 x128y11 CPE[1]
00  // 22 x128y11 CPE[2]
00  // 23 x128y11 CPE[3]
00  // 24 x128y11 CPE[4]
00  // 25 x128y11 CPE[5]
00  // 26 x128y11 CPE[6]
00  // 27 x128y11 CPE[7]
00  // 28 x128y11 CPE[8]
00  // 29 x128y11 CPE[9]
00  // 30 x128y12 CPE[0]
00  // 31 x128y12 CPE[1]
00  // 32 x128y12 CPE[2]
00  // 33 x128y12 CPE[3]
00  // 34 x128y12 CPE[4]
00  // 35 x128y12 CPE[5]
00  // 36 x128y12 CPE[6]
00  // 37 x128y12 CPE[7]
00  // 38 x128y12 CPE[8]
00  // 39 x128y12 CPE[9]
00  // 40 x127y11 INMUX plane 2,1
00  // 41 x127y11 INMUX plane 4,3
00  // 42 x127y11 INMUX plane 6,5
00  // 43 x127y11 INMUX plane 8,7
00  // 44 x127y11 INMUX plane 10,9
00  // 45 x127y11 INMUX plane 12,11
00  // 46 x127y12 INMUX plane 2,1
00  // 47 x127y12 INMUX plane 4,3
00  // 48 x127y12 INMUX plane 6,5
00  // 49 x127y12 INMUX plane 8,7
00  // 50 x127y12 INMUX plane 10,9
00  // 51 x127y12 INMUX plane 12,11
00  // 52 x128y11 INMUX plane 2,1
00  // 53 x128y11 INMUX plane 4,3
00  // 54 x128y11 INMUX plane 6,5
00  // 55 x128y11 INMUX plane 8,7
00  // 56 x128y11 INMUX plane 10,9
00  // 57 x128y11 INMUX plane 12,11
00  // 58 x128y12 INMUX plane 2,1
00  // 59 x128y12 INMUX plane 4,3
00  // 60 x128y12 INMUX plane 6,5
00  // 61 x128y12 INMUX plane 8,7
00  // 62 x128y12 INMUX plane 10,9
00  // 63 x128y12 INMUX plane 12,11
00  // 64 x127y11 SB_BIG plane 1
00  // 65 x127y11 SB_BIG plane 1
00  // 66 x127y11 SB_DRIVE plane 2,1
00  // 67 x127y11 SB_BIG plane 2
00  // 68 x127y11 SB_BIG plane 2
00  // 69 x127y11 SB_BIG plane 3
00  // 70 x127y11 SB_BIG plane 3
20  // 71 x127y11 SB_DRIVE plane 4,3
49 // -- CRC low byte
8E // -- CRC high byte


// Config Latches on x129y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5CCF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
41 // x_sel: 129
06 // y_sel: 11
56 // -- CRC low byte
C6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5CD7
43 // Length: 67
02 // -- CRC low byte
48 // -- CRC high byte
00  //  0 x129y11 CPE[0]
00  //  1 x129y11 CPE[1]
00  //  2 x129y11 CPE[2]
00  //  3 x129y11 CPE[3]
00  //  4 x129y11 CPE[4]
00  //  5 x129y11 CPE[5]
00  //  6 x129y11 CPE[6]
00  //  7 x129y11 CPE[7]
00  //  8 x129y11 CPE[8]
00  //  9 x129y11 CPE[9]
00  // 10 x129y12 CPE[0]
00  // 11 x129y12 CPE[1]
00  // 12 x129y12 CPE[2]
00  // 13 x129y12 CPE[3]
00  // 14 x129y12 CPE[4]
00  // 15 x129y12 CPE[5]
00  // 16 x129y12 CPE[6]
00  // 17 x129y12 CPE[7]
00  // 18 x129y12 CPE[8]
00  // 19 x129y12 CPE[9]
00  // 20 x130y11 CPE[0]
00  // 21 x130y11 CPE[1]
00  // 22 x130y11 CPE[2]
00  // 23 x130y11 CPE[3]
00  // 24 x130y11 CPE[4]
00  // 25 x130y11 CPE[5]
00  // 26 x130y11 CPE[6]
00  // 27 x130y11 CPE[7]
00  // 28 x130y11 CPE[8]
00  // 29 x130y11 CPE[9]
00  // 30 x130y12 CPE[0]
00  // 31 x130y12 CPE[1]
00  // 32 x130y12 CPE[2]
00  // 33 x130y12 CPE[3]
00  // 34 x130y12 CPE[4]
00  // 35 x130y12 CPE[5]
00  // 36 x130y12 CPE[6]
00  // 37 x130y12 CPE[7]
00  // 38 x130y12 CPE[8]
00  // 39 x130y12 CPE[9]
00  // 40 x129y11 INMUX plane 2,1
00  // 41 x129y11 INMUX plane 4,3
00  // 42 x129y11 INMUX plane 6,5
00  // 43 x129y11 INMUX plane 8,7
00  // 44 x129y11 INMUX plane 10,9
00  // 45 x129y11 INMUX plane 12,11
00  // 46 x129y12 INMUX plane 2,1
00  // 47 x129y12 INMUX plane 4,3
00  // 48 x129y12 INMUX plane 6,5
00  // 49 x129y12 INMUX plane 8,7
00  // 50 x129y12 INMUX plane 10,9
00  // 51 x129y12 INMUX plane 12,11
00  // 52 x130y11 INMUX plane 2,1
00  // 53 x130y11 INMUX plane 4,3
00  // 54 x130y11 INMUX plane 6,5
00  // 55 x130y11 INMUX plane 8,7
00  // 56 x130y11 INMUX plane 10,9
00  // 57 x130y11 INMUX plane 12,11
00  // 58 x130y12 INMUX plane 2,1
00  // 59 x130y12 INMUX plane 4,3
00  // 60 x130y12 INMUX plane 6,5
00  // 61 x130y12 INMUX plane 8,7
00  // 62 x130y12 INMUX plane 10,9
00  // 63 x130y12 INMUX plane 12,11
38  // 64 x130y12 SB_BIG plane 1
10  // 65 x130y12 SB_BIG plane 1
08  // 66 x130y12 SB_DRIVE plane 2,1
16 // -- CRC low byte
55 // -- CRC high byte


// Config Latches on x131y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5D20     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
42 // x_sel: 131
06 // y_sel: 11
3E // -- CRC low byte
EC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5D28
3B // Length: 59
CD // -- CRC low byte
B7 // -- CRC high byte
00  //  0 x131y11 CPE[0]
00  //  1 x131y11 CPE[1]
00  //  2 x131y11 CPE[2]
00  //  3 x131y11 CPE[3]
00  //  4 x131y11 CPE[4]
00  //  5 x131y11 CPE[5]
00  //  6 x131y11 CPE[6]
00  //  7 x131y11 CPE[7]
00  //  8 x131y11 CPE[8]
00  //  9 x131y11 CPE[9]
00  // 10 x131y12 CPE[0]
00  // 11 x131y12 CPE[1]
00  // 12 x131y12 CPE[2]
00  // 13 x131y12 CPE[3]
00  // 14 x131y12 CPE[4]
00  // 15 x131y12 CPE[5]
00  // 16 x131y12 CPE[6]
00  // 17 x131y12 CPE[7]
00  // 18 x131y12 CPE[8]
00  // 19 x131y12 CPE[9]
00  // 20 x132y11 CPE[0]
00  // 21 x132y11 CPE[1]
00  // 22 x132y11 CPE[2]
00  // 23 x132y11 CPE[3]
00  // 24 x132y11 CPE[4]
00  // 25 x132y11 CPE[5]
00  // 26 x132y11 CPE[6]
00  // 27 x132y11 CPE[7]
00  // 28 x132y11 CPE[8]
00  // 29 x132y11 CPE[9]
00  // 30 x132y12 CPE[0]
00  // 31 x132y12 CPE[1]
00  // 32 x132y12 CPE[2]
00  // 33 x132y12 CPE[3]
00  // 34 x132y12 CPE[4]
00  // 35 x132y12 CPE[5]
00  // 36 x132y12 CPE[6]
00  // 37 x132y12 CPE[7]
00  // 38 x132y12 CPE[8]
00  // 39 x132y12 CPE[9]
00  // 40 x131y11 INMUX plane 2,1
00  // 41 x131y11 INMUX plane 4,3
00  // 42 x131y11 INMUX plane 6,5
00  // 43 x131y11 INMUX plane 8,7
00  // 44 x131y11 INMUX plane 10,9
00  // 45 x131y11 INMUX plane 12,11
01  // 46 x131y12 INMUX plane 2,1
00  // 47 x131y12 INMUX plane 4,3
00  // 48 x131y12 INMUX plane 6,5
00  // 49 x131y12 INMUX plane 8,7
00  // 50 x131y12 INMUX plane 10,9
00  // 51 x131y12 INMUX plane 12,11
00  // 52 x132y11 INMUX plane 2,1
00  // 53 x132y11 INMUX plane 4,3
00  // 54 x132y11 INMUX plane 6,5
00  // 55 x132y11 INMUX plane 8,7
00  // 56 x132y11 INMUX plane 10,9
00  // 57 x132y11 INMUX plane 12,11
01  // 58 x132y12 INMUX plane 2,1
D6 // -- CRC low byte
9D // -- CRC high byte


// Config Latches on x133y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5D69     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
43 // x_sel: 133
06 // y_sel: 11
E6 // -- CRC low byte
F5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5D71
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x133y11 CPE[0]
00  //  1 x133y11 CPE[1]
00  //  2 x133y11 CPE[2]
00  //  3 x133y11 CPE[3]
00  //  4 x133y11 CPE[4]
00  //  5 x133y11 CPE[5]
00  //  6 x133y11 CPE[6]
00  //  7 x133y11 CPE[7]
00  //  8 x133y11 CPE[8]
00  //  9 x133y11 CPE[9]
00  // 10 x133y12 CPE[0]
00  // 11 x133y12 CPE[1]
00  // 12 x133y12 CPE[2]
00  // 13 x133y12 CPE[3]
00  // 14 x133y12 CPE[4]
00  // 15 x133y12 CPE[5]
00  // 16 x133y12 CPE[6]
00  // 17 x133y12 CPE[7]
00  // 18 x133y12 CPE[8]
00  // 19 x133y12 CPE[9]
00  // 20 x134y11 CPE[0]
00  // 21 x134y11 CPE[1]
00  // 22 x134y11 CPE[2]
00  // 23 x134y11 CPE[3]
00  // 24 x134y11 CPE[4]
00  // 25 x134y11 CPE[5]
00  // 26 x134y11 CPE[6]
00  // 27 x134y11 CPE[7]
00  // 28 x134y11 CPE[8]
00  // 29 x134y11 CPE[9]
00  // 30 x134y12 CPE[0]
00  // 31 x134y12 CPE[1]
00  // 32 x134y12 CPE[2]
00  // 33 x134y12 CPE[3]
00  // 34 x134y12 CPE[4]
00  // 35 x134y12 CPE[5]
00  // 36 x134y12 CPE[6]
00  // 37 x134y12 CPE[7]
00  // 38 x134y12 CPE[8]
00  // 39 x134y12 CPE[9]
00  // 40 x133y11 INMUX plane 2,1
00  // 41 x133y11 INMUX plane 4,3
00  // 42 x133y11 INMUX plane 6,5
00  // 43 x133y11 INMUX plane 8,7
00  // 44 x133y11 INMUX plane 10,9
00  // 45 x133y11 INMUX plane 12,11
00  // 46 x133y12 INMUX plane 2,1
00  // 47 x133y12 INMUX plane 4,3
00  // 48 x133y12 INMUX plane 6,5
00  // 49 x133y12 INMUX plane 8,7
00  // 50 x133y12 INMUX plane 10,9
00  // 51 x133y12 INMUX plane 12,11
00  // 52 x134y11 INMUX plane 2,1
00  // 53 x134y11 INMUX plane 4,3
00  // 54 x134y11 INMUX plane 6,5
00  // 55 x134y11 INMUX plane 8,7
00  // 56 x134y11 INMUX plane 10,9
00  // 57 x134y11 INMUX plane 12,11
00  // 58 x134y12 INMUX plane 2,1
00  // 59 x134y12 INMUX plane 4,3
00  // 60 x134y12 INMUX plane 6,5
00  // 61 x134y12 INMUX plane 8,7
00  // 62 x134y12 INMUX plane 10,9
00  // 63 x134y12 INMUX plane 12,11
00  // 64 x134y12 SB_BIG plane 1
00  // 65 x134y12 SB_BIG plane 1
00  // 66 x134y12 SB_DRIVE plane 2,1
00  // 67 x134y12 SB_BIG plane 2
00  // 68 x134y12 SB_BIG plane 2
28  // 69 x134y12 SB_BIG plane 3
10  // 70 x134y12 SB_BIG plane 3
08  // 71 x134y12 SB_DRIVE plane 4,3
6B // -- CRC low byte
73 // -- CRC high byte


// Config Latches on x135y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5DBF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
44 // x_sel: 135
06 // y_sel: 11
EE // -- CRC low byte
B8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5DC7
3C // Length: 60
72 // -- CRC low byte
C3 // -- CRC high byte
00  //  0 x135y11 CPE[0]
00  //  1 x135y11 CPE[1]
00  //  2 x135y11 CPE[2]
00  //  3 x135y11 CPE[3]
00  //  4 x135y11 CPE[4]
00  //  5 x135y11 CPE[5]
00  //  6 x135y11 CPE[6]
00  //  7 x135y11 CPE[7]
00  //  8 x135y11 CPE[8]
00  //  9 x135y11 CPE[9]
00  // 10 x135y12 CPE[0]
00  // 11 x135y12 CPE[1]
00  // 12 x135y12 CPE[2]
00  // 13 x135y12 CPE[3]
00  // 14 x135y12 CPE[4]
00  // 15 x135y12 CPE[5]
00  // 16 x135y12 CPE[6]
00  // 17 x135y12 CPE[7]
00  // 18 x135y12 CPE[8]
00  // 19 x135y12 CPE[9]
00  // 20 x136y11 CPE[0]
00  // 21 x136y11 CPE[1]
00  // 22 x136y11 CPE[2]
00  // 23 x136y11 CPE[3]
00  // 24 x136y11 CPE[4]
00  // 25 x136y11 CPE[5]
00  // 26 x136y11 CPE[6]
00  // 27 x136y11 CPE[7]
00  // 28 x136y11 CPE[8]
00  // 29 x136y11 CPE[9]
00  // 30 x136y12 CPE[0]
00  // 31 x136y12 CPE[1]
00  // 32 x136y12 CPE[2]
00  // 33 x136y12 CPE[3]
00  // 34 x136y12 CPE[4]
00  // 35 x136y12 CPE[5]
00  // 36 x136y12 CPE[6]
00  // 37 x136y12 CPE[7]
00  // 38 x136y12 CPE[8]
00  // 39 x136y12 CPE[9]
00  // 40 x135y11 INMUX plane 2,1
00  // 41 x135y11 INMUX plane 4,3
00  // 42 x135y11 INMUX plane 6,5
00  // 43 x135y11 INMUX plane 8,7
00  // 44 x135y11 INMUX plane 10,9
00  // 45 x135y11 INMUX plane 12,11
00  // 46 x135y12 INMUX plane 2,1
01  // 47 x135y12 INMUX plane 4,3
00  // 48 x135y12 INMUX plane 6,5
00  // 49 x135y12 INMUX plane 8,7
00  // 50 x135y12 INMUX plane 10,9
00  // 51 x135y12 INMUX plane 12,11
00  // 52 x136y11 INMUX plane 2,1
00  // 53 x136y11 INMUX plane 4,3
00  // 54 x136y11 INMUX plane 6,5
00  // 55 x136y11 INMUX plane 8,7
00  // 56 x136y11 INMUX plane 10,9
00  // 57 x136y11 INMUX plane 12,11
00  // 58 x136y12 INMUX plane 2,1
01  // 59 x136y12 INMUX plane 4,3
48 // -- CRC low byte
30 // -- CRC high byte


// Config Latches on x161y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5E09     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
06 // y_sel: 11
C7 // -- CRC low byte
53 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5E11
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y11
00  // 14 right_edge_EN1 at x163y11
00  // 15 right_edge_EN2 at x163y11
00  // 16 right_edge_EN0 at x163y12
00  // 17 right_edge_EN1 at x163y12
00  // 18 right_edge_EN2 at x163y12
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y12 SB_BIG plane 1
12  // 65 x162y12 SB_BIG plane 1
00  // 66 x162y12 SB_DRIVE plane 2,1
48  // 67 x162y12 SB_BIG plane 2
12  // 68 x162y12 SB_BIG plane 2
48  // 69 x162y12 SB_BIG plane 3
12  // 70 x162y12 SB_BIG plane 3
00  // 71 x162y12 SB_DRIVE plane 4,3
48  // 72 x162y12 SB_BIG plane 4
12  // 73 x162y12 SB_BIG plane 4
48  // 74 x162y12 SB_BIG plane 5
12  // 75 x162y12 SB_BIG plane 5
00  // 76 x162y12 SB_DRIVE plane 6,5
48  // 77 x162y12 SB_BIG plane 6
12  // 78 x162y12 SB_BIG plane 6
48  // 79 x162y12 SB_BIG plane 7
12  // 80 x162y12 SB_BIG plane 7
00  // 81 x162y12 SB_DRIVE plane 8,7
48  // 82 x162y12 SB_BIG plane 8
12  // 83 x162y12 SB_BIG plane 8
48  // 84 x162y12 SB_BIG plane 9
12  // 85 x162y12 SB_BIG plane 9
00  // 86 x162y12 SB_DRIVE plane 10,9
48  // 87 x162y12 SB_BIG plane 10
12  // 88 x162y12 SB_BIG plane 10
48  // 89 x162y12 SB_BIG plane 11
12  // 90 x162y12 SB_BIG plane 11
00  // 91 x162y12 SB_DRIVE plane 12,11
48  // 92 x162y12 SB_BIG plane 12
12  // 93 x162y12 SB_BIG plane 12
A8  // 94 x161y11 SB_SML plane 1
82  // 95 x161y11 SB_SML plane 2,1
2A  // 96 x161y11 SB_SML plane 2
A8  // 97 x161y11 SB_SML plane 3
82  // 98 x161y11 SB_SML plane 4,3
2A  // 99 x161y11 SB_SML plane 4
A8  // 100 x161y11 SB_SML plane 5
82  // 101 x161y11 SB_SML plane 6,5
2A  // 102 x161y11 SB_SML plane 6
A8  // 103 x161y11 SB_SML plane 7
82  // 104 x161y11 SB_SML plane 8,7
2A  // 105 x161y11 SB_SML plane 8
A8  // 106 x161y11 SB_SML plane 9
82  // 107 x161y11 SB_SML plane 10,9
2A  // 108 x161y11 SB_SML plane 10
A8  // 109 x161y11 SB_SML plane 11
82  // 110 x161y11 SB_SML plane 12,11
2A  // 111 x161y11 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y13
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5E87     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
07 // y_sel: 13
61 // -- CRC low byte
88 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5E8F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y13
00  // 14 left_edge_EN1 at x-2y13
00  // 15 left_edge_EN2 at x-2y13
00  // 16 left_edge_EN0 at x-2y14
00  // 17 left_edge_EN1 at x-2y14
00  // 18 left_edge_EN2 at x-2y14
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y14 SB_BIG plane 1
12  // 65 x0y14 SB_BIG plane 1
00  // 66 x0y14 SB_DRIVE plane 2,1
48  // 67 x0y14 SB_BIG plane 2
12  // 68 x0y14 SB_BIG plane 2
48  // 69 x0y14 SB_BIG plane 3
12  // 70 x0y14 SB_BIG plane 3
00  // 71 x0y14 SB_DRIVE plane 4,3
48  // 72 x0y14 SB_BIG plane 4
12  // 73 x0y14 SB_BIG plane 4
48  // 74 x0y14 SB_BIG plane 5
12  // 75 x0y14 SB_BIG plane 5
00  // 76 x0y14 SB_DRIVE plane 6,5
48  // 77 x0y14 SB_BIG plane 6
12  // 78 x0y14 SB_BIG plane 6
48  // 79 x0y14 SB_BIG plane 7
12  // 80 x0y14 SB_BIG plane 7
00  // 81 x0y14 SB_DRIVE plane 8,7
48  // 82 x0y14 SB_BIG plane 8
12  // 83 x0y14 SB_BIG plane 8
48  // 84 x0y14 SB_BIG plane 9
12  // 85 x0y14 SB_BIG plane 9
00  // 86 x0y14 SB_DRIVE plane 10,9
48  // 87 x0y14 SB_BIG plane 10
12  // 88 x0y14 SB_BIG plane 10
48  // 89 x0y14 SB_BIG plane 11
12  // 90 x0y14 SB_BIG plane 11
00  // 91 x0y14 SB_DRIVE plane 12,11
48  // 92 x0y14 SB_BIG plane 12
12  // 93 x0y14 SB_BIG plane 12
A8  // 94 x-1y13 SB_SML plane 1
82  // 95 x-1y13 SB_SML plane 2,1
2A  // 96 x-1y13 SB_SML plane 2
A8  // 97 x-1y13 SB_SML plane 3
82  // 98 x-1y13 SB_SML plane 4,3
2A  // 99 x-1y13 SB_SML plane 4
A8  // 100 x-1y13 SB_SML plane 5
82  // 101 x-1y13 SB_SML plane 6,5
2A  // 102 x-1y13 SB_SML plane 6
A8  // 103 x-1y13 SB_SML plane 7
82  // 104 x-1y13 SB_SML plane 8,7
2A  // 105 x-1y13 SB_SML plane 8
A8  // 106 x-1y13 SB_SML plane 9
82  // 107 x-1y13 SB_SML plane 10,9
2A  // 108 x-1y13 SB_SML plane 10
A8  // 109 x-1y13 SB_SML plane 11
82  // 110 x-1y13 SB_SML plane 12,11
2A  // 111 x-1y13 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x89y13
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5F05     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
07 // y_sel: 13
2A // -- CRC low byte
1B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5F0D
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x89y13 CPE[0]
00  //  1 x89y13 CPE[1]
00  //  2 x89y13 CPE[2]
00  //  3 x89y13 CPE[3]
00  //  4 x89y13 CPE[4]
00  //  5 x89y13 CPE[5]
00  //  6 x89y13 CPE[6]
00  //  7 x89y13 CPE[7]
00  //  8 x89y13 CPE[8]
00  //  9 x89y13 CPE[9]
00  // 10 x89y14 CPE[0]
00  // 11 x89y14 CPE[1]
00  // 12 x89y14 CPE[2]
00  // 13 x89y14 CPE[3]
00  // 14 x89y14 CPE[4]
00  // 15 x89y14 CPE[5]
00  // 16 x89y14 CPE[6]
00  // 17 x89y14 CPE[7]
00  // 18 x89y14 CPE[8]
00  // 19 x89y14 CPE[9]
00  // 20 x90y13 CPE[0]  net1 = net2: _a335  C_ADDF2///ADDF2/
00  // 21 x90y13 CPE[1]
00  // 22 x90y13 CPE[2]
00  // 23 x90y13 CPE[3]
00  // 24 x90y13 CPE[4]
00  // 25 x90y13 CPE[5]
00  // 26 x90y13 CPE[6]
00  // 27 x90y13 CPE[7]
00  // 28 x90y13 CPE[8]
00  // 29 x90y13 CPE[9]
00  // 30 x90y14 CPE[0]  _a337  C_ADDF////    
00  // 31 x90y14 CPE[1]
00  // 32 x90y14 CPE[2]
00  // 33 x90y14 CPE[3]
00  // 34 x90y14 CPE[4]
00  // 35 x90y14 CPE[5]
00  // 36 x90y14 CPE[6]
00  // 37 x90y14 CPE[7]
00  // 38 x90y14 CPE[8]
00  // 39 x90y14 CPE[9]
00  // 40 x89y13 INMUX plane 2,1
00  // 41 x89y13 INMUX plane 4,3
00  // 42 x89y13 INMUX plane 6,5
00  // 43 x89y13 INMUX plane 8,7
00  // 44 x89y13 INMUX plane 10,9
00  // 45 x89y13 INMUX plane 12,11
00  // 46 x89y14 INMUX plane 2,1
08  // 47 x89y14 INMUX plane 4,3
00  // 48 x89y14 INMUX plane 6,5
00  // 49 x89y14 INMUX plane 8,7
00  // 50 x89y14 INMUX plane 10,9
00  // 51 x89y14 INMUX plane 12,11
06  // 52 x90y13 INMUX plane 2,1
01  // 53 x90y13 INMUX plane 4,3
04  // 54 x90y13 INMUX plane 6,5
20  // 55 x90y13 INMUX plane 8,7
00  // 56 x90y13 INMUX plane 10,9
00  // 57 x90y13 INMUX plane 12,11
00  // 58 x90y14 INMUX plane 2,1
07  // 59 x90y14 INMUX plane 4,3
00  // 60 x90y14 INMUX plane 6,5
18  // 61 x90y14 INMUX plane 8,7
00  // 62 x90y14 INMUX plane 10,9
03  // 63 x90y14 INMUX plane 12,11
00  // 64 x89y13 SB_BIG plane 1
00  // 65 x89y13 SB_BIG plane 1
00  // 66 x89y13 SB_DRIVE plane 2,1
00  // 67 x89y13 SB_BIG plane 2
00  // 68 x89y13 SB_BIG plane 2
41  // 69 x89y13 SB_BIG plane 3
12  // 70 x89y13 SB_BIG plane 3
00  // 71 x89y13 SB_DRIVE plane 4,3
08  // 72 x89y13 SB_BIG plane 4
12  // 73 x89y13 SB_BIG plane 4
00  // 74 x89y13 SB_BIG plane 5
00  // 75 x89y13 SB_BIG plane 5
00  // 76 x89y13 SB_DRIVE plane 6,5
02  // 77 x89y13 SB_BIG plane 6
18  // 78 x89y13 SB_BIG plane 6
48  // 79 x89y13 SB_BIG plane 7
12  // 80 x89y13 SB_BIG plane 7
00  // 81 x89y13 SB_DRIVE plane 8,7
48  // 82 x89y13 SB_BIG plane 8
12  // 83 x89y13 SB_BIG plane 8
40  // 84 x89y13 SB_BIG plane 9
01  // 85 x89y13 SB_BIG plane 9
02  // 86 x89y13 SB_DRIVE plane 10,9
00  // 87 x89y13 SB_BIG plane 10
00  // 88 x89y13 SB_BIG plane 10
00  // 89 x89y13 SB_BIG plane 11
00  // 90 x89y13 SB_BIG plane 11
00  // 91 x89y13 SB_DRIVE plane 12,11
00  // 92 x89y13 SB_BIG plane 12
00  // 93 x89y13 SB_BIG plane 12
00  // 94 x90y14 SB_SML plane 1
B0  // 95 x90y14 SB_SML plane 2,1
40  // 96 x90y14 SB_SML plane 2
A8  // 97 x90y14 SB_SML plane 3
80  // 98 x90y14 SB_SML plane 4,3
2A  // 99 x90y14 SB_SML plane 4
00  // 100 x90y14 SB_SML plane 5
00  // 101 x90y14 SB_SML plane 6,5
00  // 102 x90y14 SB_SML plane 6
A8  // 103 x90y14 SB_SML plane 7
82  // 104 x90y14 SB_SML plane 8,7
2C  // 105 x90y14 SB_SML plane 8
11 // -- CRC low byte
8F // -- CRC high byte


// Config Latches on x91y13
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5F7D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
07 // y_sel: 13
42 // -- CRC low byte
31 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5F85
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x91y13 CPE[0]
00  //  1 x91y13 CPE[1]
00  //  2 x91y13 CPE[2]
00  //  3 x91y13 CPE[3]
00  //  4 x91y13 CPE[4]
00  //  5 x91y13 CPE[5]
00  //  6 x91y13 CPE[6]
00  //  7 x91y13 CPE[7]
00  //  8 x91y13 CPE[8]
00  //  9 x91y13 CPE[9]
00  // 10 x91y14 CPE[0]  _a361  C_/C_0_1///    
00  // 11 x91y14 CPE[1]
00  // 12 x91y14 CPE[2]
00  // 13 x91y14 CPE[3]
00  // 14 x91y14 CPE[4]
00  // 15 x91y14 CPE[5]
00  // 16 x91y14 CPE[6]
00  // 17 x91y14 CPE[7]
00  // 18 x91y14 CPE[8]
00  // 19 x91y14 CPE[9]
00  // 20 x92y13 CPE[0]  net1 = net2: _a312  C_ADDF2/D//ADDF2/
00  // 21 x92y13 CPE[1]
00  // 22 x92y13 CPE[2]
00  // 23 x92y13 CPE[3]
00  // 24 x92y13 CPE[4]
00  // 25 x92y13 CPE[5]
00  // 26 x92y13 CPE[6]
00  // 27 x92y13 CPE[7]
00  // 28 x92y13 CPE[8]
00  // 29 x92y13 CPE[9]
00  // 30 x92y14 CPE[0]  net1 = net2: _a322  C_ADDF2/D//ADDF2/
00  // 31 x92y14 CPE[1]
00  // 32 x92y14 CPE[2]
00  // 33 x92y14 CPE[3]
00  // 34 x92y14 CPE[4]
00  // 35 x92y14 CPE[5]
00  // 36 x92y14 CPE[6]
00  // 37 x92y14 CPE[7]
00  // 38 x92y14 CPE[8]
00  // 39 x92y14 CPE[9]
00  // 40 x91y13 INMUX plane 2,1
01  // 41 x91y13 INMUX plane 4,3
00  // 42 x91y13 INMUX plane 6,5
10  // 43 x91y13 INMUX plane 8,7
00  // 44 x91y13 INMUX plane 10,9
00  // 45 x91y13 INMUX plane 12,11
08  // 46 x91y14 INMUX plane 2,1
00  // 47 x91y14 INMUX plane 4,3
03  // 48 x91y14 INMUX plane 6,5
10  // 49 x91y14 INMUX plane 8,7
00  // 50 x91y14 INMUX plane 10,9
00  // 51 x91y14 INMUX plane 12,11
14  // 52 x92y13 INMUX plane 2,1
01  // 53 x92y13 INMUX plane 4,3
05  // 54 x92y13 INMUX plane 6,5
00  // 55 x92y13 INMUX plane 8,7
01  // 56 x92y13 INMUX plane 10,9
05  // 57 x92y13 INMUX plane 12,11
28  // 58 x92y14 INMUX plane 2,1
00  // 59 x92y14 INMUX plane 4,3
00  // 60 x92y14 INMUX plane 6,5
20  // 61 x92y14 INMUX plane 8,7
01  // 62 x92y14 INMUX plane 10,9
05  // 63 x92y14 INMUX plane 12,11
00  // 64 x92y14 SB_BIG plane 1
00  // 65 x92y14 SB_BIG plane 1
00  // 66 x92y14 SB_DRIVE plane 2,1
48  // 67 x92y14 SB_BIG plane 2
12  // 68 x92y14 SB_BIG plane 2
48  // 69 x92y14 SB_BIG plane 3
12  // 70 x92y14 SB_BIG plane 3
00  // 71 x92y14 SB_DRIVE plane 4,3
C8  // 72 x92y14 SB_BIG plane 4
12  // 73 x92y14 SB_BIG plane 4
C1  // 74 x92y14 SB_BIG plane 5
20  // 75 x92y14 SB_BIG plane 5
00  // 76 x92y14 SB_DRIVE plane 6,5
48  // 77 x92y14 SB_BIG plane 6
12  // 78 x92y14 SB_BIG plane 6
92  // 79 x92y14 SB_BIG plane 7
20  // 80 x92y14 SB_BIG plane 7
00  // 81 x92y14 SB_DRIVE plane 8,7
48  // 82 x92y14 SB_BIG plane 8
06  // 83 x92y14 SB_BIG plane 8
40  // 84 x92y14 SB_BIG plane 9
01  // 85 x92y14 SB_BIG plane 9
00  // 86 x92y14 SB_DRIVE plane 10,9
00  // 87 x92y14 SB_BIG plane 10
00  // 88 x92y14 SB_BIG plane 10
00  // 89 x92y14 SB_BIG plane 11
00  // 90 x92y14 SB_BIG plane 11
00  // 91 x92y14 SB_DRIVE plane 12,11
C9  // 92 x92y14 SB_BIG plane 12
00  // 93 x92y14 SB_BIG plane 12
00  // 94 x91y13 SB_SML plane 1
80  // 95 x91y13 SB_SML plane 2,1
2A  // 96 x91y13 SB_SML plane 2
B1  // 97 x91y13 SB_SML plane 3
82  // 98 x91y13 SB_SML plane 4,3
2A  // 99 x91y13 SB_SML plane 4
00  // 100 x91y13 SB_SML plane 5
80  // 101 x91y13 SB_SML plane 6,5
2A  // 102 x91y13 SB_SML plane 6
44  // 103 x91y13 SB_SML plane 7
83  // 104 x91y13 SB_SML plane 8,7
0A  // 105 x91y13 SB_SML plane 8
00  // 106 x91y13 SB_SML plane 9
00  // 107 x91y13 SB_SML plane 10,9
00  // 108 x91y13 SB_SML plane 10
00  // 109 x91y13 SB_SML plane 11
04  // 110 x91y13 SB_SML plane 12,11
58 // -- CRC low byte
B3 // -- CRC high byte


// Config Latches on x93y13
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5FFA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
07 // y_sel: 13
9A // -- CRC low byte
28 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6002
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x93y13 CPE[0]
00  //  1 x93y13 CPE[1]
00  //  2 x93y13 CPE[2]
00  //  3 x93y13 CPE[3]
00  //  4 x93y13 CPE[4]
00  //  5 x93y13 CPE[5]
00  //  6 x93y13 CPE[6]
00  //  7 x93y13 CPE[7]
00  //  8 x93y13 CPE[8]
00  //  9 x93y13 CPE[9]
00  // 10 x93y14 CPE[0]  _a41  C_///OR/D
00  // 11 x93y14 CPE[1]
00  // 12 x93y14 CPE[2]
00  // 13 x93y14 CPE[3]
00  // 14 x93y14 CPE[4]
00  // 15 x93y14 CPE[5]
00  // 16 x93y14 CPE[6]
00  // 17 x93y14 CPE[7]
00  // 18 x93y14 CPE[8]
00  // 19 x93y14 CPE[9]
00  // 20 x94y13 CPE[0]
00  // 21 x94y13 CPE[1]
00  // 22 x94y13 CPE[2]
00  // 23 x94y13 CPE[3]
00  // 24 x94y13 CPE[4]
00  // 25 x94y13 CPE[5]
00  // 26 x94y13 CPE[6]
00  // 27 x94y13 CPE[7]
00  // 28 x94y13 CPE[8]
00  // 29 x94y13 CPE[9]
00  // 30 x94y14 CPE[0]
00  // 31 x94y14 CPE[1]
00  // 32 x94y14 CPE[2]
00  // 33 x94y14 CPE[3]
00  // 34 x94y14 CPE[4]
00  // 35 x94y14 CPE[5]
00  // 36 x94y14 CPE[6]
00  // 37 x94y14 CPE[7]
00  // 38 x94y14 CPE[8]
00  // 39 x94y14 CPE[9]
00  // 40 x93y13 INMUX plane 2,1
00  // 41 x93y13 INMUX plane 4,3
00  // 42 x93y13 INMUX plane 6,5
01  // 43 x93y13 INMUX plane 8,7
00  // 44 x93y13 INMUX plane 10,9
00  // 45 x93y13 INMUX plane 12,11
22  // 46 x93y14 INMUX plane 2,1
03  // 47 x93y14 INMUX plane 4,3
05  // 48 x93y14 INMUX plane 6,5
01  // 49 x93y14 INMUX plane 8,7
01  // 50 x93y14 INMUX plane 10,9
05  // 51 x93y14 INMUX plane 12,11
00  // 52 x94y13 INMUX plane 2,1
00  // 53 x94y13 INMUX plane 4,3
03  // 54 x94y13 INMUX plane 6,5
03  // 55 x94y13 INMUX plane 8,7
00  // 56 x94y13 INMUX plane 10,9
08  // 57 x94y13 INMUX plane 12,11
00  // 58 x94y14 INMUX plane 2,1
00  // 59 x94y14 INMUX plane 4,3
00  // 60 x94y14 INMUX plane 6,5
40  // 61 x94y14 INMUX plane 8,7
00  // 62 x94y14 INMUX plane 10,9
10  // 63 x94y14 INMUX plane 12,11
00  // 64 x93y13 SB_BIG plane 1
40  // 65 x93y13 SB_BIG plane 1
00  // 66 x93y13 SB_DRIVE plane 2,1
C8  // 67 x93y13 SB_BIG plane 2
14  // 68 x93y13 SB_BIG plane 2
00  // 69 x93y13 SB_BIG plane 3
00  // 70 x93y13 SB_BIG plane 3
00  // 71 x93y13 SB_DRIVE plane 4,3
00  // 72 x93y13 SB_BIG plane 4
00  // 73 x93y13 SB_BIG plane 4
00  // 74 x93y13 SB_BIG plane 5
00  // 75 x93y13 SB_BIG plane 5
00  // 76 x93y13 SB_DRIVE plane 6,5
12  // 77 x93y13 SB_BIG plane 6
04  // 78 x93y13 SB_BIG plane 6
46  // 79 x93y13 SB_BIG plane 7
00  // 80 x93y13 SB_BIG plane 7
00  // 81 x93y13 SB_DRIVE plane 8,7
06  // 82 x93y13 SB_BIG plane 8
02  // 83 x93y13 SB_BIG plane 8
40  // 84 x93y13 SB_BIG plane 9
01  // 85 x93y13 SB_BIG plane 9
02  // 86 x93y13 SB_DRIVE plane 10,9
02  // 87 x93y13 SB_BIG plane 10
14  // 88 x93y13 SB_BIG plane 10
00  // 89 x93y13 SB_BIG plane 11
30  // 90 x93y13 SB_BIG plane 11
00  // 91 x93y13 SB_DRIVE plane 12,11
00  // 92 x93y13 SB_BIG plane 12
00  // 93 x93y13 SB_BIG plane 12
00  // 94 x94y14 SB_SML plane 1
91  // 95 x94y14 SB_SML plane 2,1
2B  // 96 x94y14 SB_SML plane 2
24  // 97 x94y14 SB_SML plane 3
02  // 98 x94y14 SB_SML plane 4,3
00  // 99 x94y14 SB_SML plane 4
60  // 100 x94y14 SB_SML plane 5
66  // 101 x94y14 SB_SML plane 6,5
3D  // 102 x94y14 SB_SML plane 6
00  // 103 x94y14 SB_SML plane 7
04  // 104 x94y14 SB_SML plane 8,7
00  // 105 x94y14 SB_SML plane 8
00  // 106 x94y14 SB_SML plane 9
10  // 107 x94y14 SB_SML plane 10,9
89 // -- CRC low byte
8A // -- CRC high byte


// Config Latches on x95y13
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6074     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
07 // y_sel: 13
C3 // -- CRC low byte
3E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 607C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x95y13 CPE[0]  _a629  C_ORAND////    
00  //  1 x95y13 CPE[1]
00  //  2 x95y13 CPE[2]
00  //  3 x95y13 CPE[3]
00  //  4 x95y13 CPE[4]
00  //  5 x95y13 CPE[5]
00  //  6 x95y13 CPE[6]
00  //  7 x95y13 CPE[7]
00  //  8 x95y13 CPE[8]
00  //  9 x95y13 CPE[9]
00  // 10 x95y14 CPE[0]  net1 = net2: _a49  C_AND///AND/
00  // 11 x95y14 CPE[1]
00  // 12 x95y14 CPE[2]
00  // 13 x95y14 CPE[3]
00  // 14 x95y14 CPE[4]
00  // 15 x95y14 CPE[5]
00  // 16 x95y14 CPE[6]
00  // 17 x95y14 CPE[7]
00  // 18 x95y14 CPE[8]
00  // 19 x95y14 CPE[9]
00  // 20 x96y13 CPE[0]  _a801  C_////Bridge
00  // 21 x96y13 CPE[1]
00  // 22 x96y13 CPE[2]
00  // 23 x96y13 CPE[3]
00  // 24 x96y13 CPE[4]
00  // 25 x96y13 CPE[5]
00  // 26 x96y13 CPE[6]
00  // 27 x96y13 CPE[7]
00  // 28 x96y13 CPE[8]
00  // 29 x96y13 CPE[9]
00  // 30 x96y14 CPE[0]  _a14  C_AND////    
00  // 31 x96y14 CPE[1]
00  // 32 x96y14 CPE[2]
00  // 33 x96y14 CPE[3]
00  // 34 x96y14 CPE[4]
00  // 35 x96y14 CPE[5]
00  // 36 x96y14 CPE[6]
00  // 37 x96y14 CPE[7]
00  // 38 x96y14 CPE[8]
00  // 39 x96y14 CPE[9]
07  // 40 x95y13 INMUX plane 2,1
27  // 41 x95y13 INMUX plane 4,3
05  // 42 x95y13 INMUX plane 6,5
20  // 43 x95y13 INMUX plane 8,7
05  // 44 x95y13 INMUX plane 10,9
1C  // 45 x95y13 INMUX plane 12,11
07  // 46 x95y14 INMUX plane 2,1
06  // 47 x95y14 INMUX plane 4,3
3C  // 48 x95y14 INMUX plane 6,5
04  // 49 x95y14 INMUX plane 8,7
1B  // 50 x95y14 INMUX plane 10,9
20  // 51 x95y14 INMUX plane 12,11
02  // 52 x96y13 INMUX plane 2,1
08  // 53 x96y13 INMUX plane 4,3
02  // 54 x96y13 INMUX plane 6,5
40  // 55 x96y13 INMUX plane 8,7
18  // 56 x96y13 INMUX plane 10,9
80  // 57 x96y13 INMUX plane 12,11
00  // 58 x96y14 INMUX plane 2,1
11  // 59 x96y14 INMUX plane 4,3
01  // 60 x96y14 INMUX plane 6,5
E7  // 61 x96y14 INMUX plane 8,7
09  // 62 x96y14 INMUX plane 10,9
82  // 63 x96y14 INMUX plane 12,11
93  // 64 x96y14 SB_BIG plane 1
20  // 65 x96y14 SB_BIG plane 1
00  // 66 x96y14 SB_DRIVE plane 2,1
48  // 67 x96y14 SB_BIG plane 2
12  // 68 x96y14 SB_BIG plane 2
48  // 69 x96y14 SB_BIG plane 3
12  // 70 x96y14 SB_BIG plane 3
00  // 71 x96y14 SB_DRIVE plane 4,3
48  // 72 x96y14 SB_BIG plane 4
12  // 73 x96y14 SB_BIG plane 4
88  // 74 x96y14 SB_BIG plane 5
12  // 75 x96y14 SB_BIG plane 5
00  // 76 x96y14 SB_DRIVE plane 6,5
93  // 77 x96y14 SB_BIG plane 6
54  // 78 x96y14 SB_BIG plane 6
48  // 79 x96y14 SB_BIG plane 7
12  // 80 x96y14 SB_BIG plane 7
10  // 81 x96y14 SB_DRIVE plane 8,7
41  // 82 x96y14 SB_BIG plane 8
10  // 83 x96y14 SB_BIG plane 8
51  // 84 x96y14 SB_BIG plane 9
45  // 85 x96y14 SB_BIG plane 9
02  // 86 x96y14 SB_DRIVE plane 10,9
48  // 87 x96y14 SB_BIG plane 10
02  // 88 x96y14 SB_BIG plane 10
48  // 89 x96y14 SB_BIG plane 11
12  // 90 x96y14 SB_BIG plane 11
00  // 91 x96y14 SB_DRIVE plane 12,11
48  // 92 x96y14 SB_BIG plane 12
12  // 93 x96y14 SB_BIG plane 12
A8  // 94 x95y13 SB_SML plane 1
82  // 95 x95y13 SB_SML plane 2,1
22  // 96 x95y13 SB_SML plane 2
88  // 97 x95y13 SB_SML plane 3
12  // 98 x95y13 SB_SML plane 4,3
0A  // 99 x95y13 SB_SML plane 4
A8  // 100 x95y13 SB_SML plane 5
82  // 101 x95y13 SB_SML plane 6,5
22  // 102 x95y13 SB_SML plane 6
A8  // 103 x95y13 SB_SML plane 7
82  // 104 x95y13 SB_SML plane 8,7
2A  // 105 x95y13 SB_SML plane 8
A8  // 106 x95y13 SB_SML plane 9
82  // 107 x95y13 SB_SML plane 10,9
22  // 108 x95y13 SB_SML plane 10
A8  // 109 x95y13 SB_SML plane 11
82  // 110 x95y13 SB_SML plane 12,11
2A  // 111 x95y13 SB_SML plane 12
95 // -- CRC low byte
51 // -- CRC high byte


// Config Latches on x97y13
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 60F2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
07 // y_sel: 13
1B // -- CRC low byte
27 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 60FA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x97y13 CPE[0]  net1 = net2: _a130  C_AND///AND/
00  //  1 x97y13 CPE[1]
00  //  2 x97y13 CPE[2]
00  //  3 x97y13 CPE[3]
00  //  4 x97y13 CPE[4]
00  //  5 x97y13 CPE[5]
00  //  6 x97y13 CPE[6]
00  //  7 x97y13 CPE[7]
00  //  8 x97y13 CPE[8]
00  //  9 x97y13 CPE[9]
00  // 10 x97y14 CPE[0]  net1 = net2: _a737  C_AND///AND/
00  // 11 x97y14 CPE[1]
00  // 12 x97y14 CPE[2]
00  // 13 x97y14 CPE[3]
00  // 14 x97y14 CPE[4]
00  // 15 x97y14 CPE[5]
00  // 16 x97y14 CPE[6]
00  // 17 x97y14 CPE[7]
00  // 18 x97y14 CPE[8]
00  // 19 x97y14 CPE[9]
00  // 20 x98y13 CPE[0]  _a23  C_AND////    _a736  C_///AND/
00  // 21 x98y13 CPE[1]
00  // 22 x98y13 CPE[2]
00  // 23 x98y13 CPE[3]
00  // 24 x98y13 CPE[4]
00  // 25 x98y13 CPE[5]
00  // 26 x98y13 CPE[6]
00  // 27 x98y13 CPE[7]
00  // 28 x98y13 CPE[8]
00  // 29 x98y13 CPE[9]
00  // 30 x98y14 CPE[0]  net1 = net2: _a111  C_AND///AND/
00  // 31 x98y14 CPE[1]
00  // 32 x98y14 CPE[2]
00  // 33 x98y14 CPE[3]
00  // 34 x98y14 CPE[4]
00  // 35 x98y14 CPE[5]
00  // 36 x98y14 CPE[6]
00  // 37 x98y14 CPE[7]
00  // 38 x98y14 CPE[8]
00  // 39 x98y14 CPE[9]
3D  // 40 x97y13 INMUX plane 2,1
2A  // 41 x97y13 INMUX plane 4,3
26  // 42 x97y13 INMUX plane 6,5
1D  // 43 x97y13 INMUX plane 8,7
18  // 44 x97y13 INMUX plane 10,9
00  // 45 x97y13 INMUX plane 12,11
2D  // 46 x97y14 INMUX plane 2,1
36  // 47 x97y14 INMUX plane 4,3
1C  // 48 x97y14 INMUX plane 6,5
2D  // 49 x97y14 INMUX plane 8,7
20  // 50 x97y14 INMUX plane 10,9
00  // 51 x97y14 INMUX plane 12,11
3F  // 52 x98y13 INMUX plane 2,1
3D  // 53 x98y13 INMUX plane 4,3
24  // 54 x98y13 INMUX plane 6,5
6F  // 55 x98y13 INMUX plane 8,7
24  // 56 x98y13 INMUX plane 10,9
DC  // 57 x98y13 INMUX plane 12,11
1B  // 58 x98y14 INMUX plane 2,1
0A  // 59 x98y14 INMUX plane 4,3
12  // 60 x98y14 INMUX plane 6,5
13  // 61 x98y14 INMUX plane 8,7
00  // 62 x98y14 INMUX plane 10,9
C0  // 63 x98y14 INMUX plane 12,11
94  // 64 x97y13 SB_BIG plane 1
42  // 65 x97y13 SB_BIG plane 1
00  // 66 x97y13 SB_DRIVE plane 2,1
48  // 67 x97y13 SB_BIG plane 2
12  // 68 x97y13 SB_BIG plane 2
41  // 69 x97y13 SB_BIG plane 3
12  // 70 x97y13 SB_BIG plane 3
20  // 71 x97y13 SB_DRIVE plane 4,3
08  // 72 x97y13 SB_BIG plane 4
02  // 73 x97y13 SB_BIG plane 4
08  // 74 x97y13 SB_BIG plane 5
16  // 75 x97y13 SB_BIG plane 5
42  // 76 x97y13 SB_DRIVE plane 6,5
48  // 77 x97y13 SB_BIG plane 6
10  // 78 x97y13 SB_BIG plane 6
48  // 79 x97y13 SB_BIG plane 7
22  // 80 x97y13 SB_BIG plane 7
00  // 81 x97y13 SB_DRIVE plane 8,7
08  // 82 x97y13 SB_BIG plane 8
12  // 83 x97y13 SB_BIG plane 8
41  // 84 x97y13 SB_BIG plane 9
12  // 85 x97y13 SB_BIG plane 9
00  // 86 x97y13 SB_DRIVE plane 10,9
41  // 87 x97y13 SB_BIG plane 10
12  // 88 x97y13 SB_BIG plane 10
48  // 89 x97y13 SB_BIG plane 11
22  // 90 x97y13 SB_BIG plane 11
00  // 91 x97y13 SB_DRIVE plane 12,11
08  // 92 x97y13 SB_BIG plane 12
12  // 93 x97y13 SB_BIG plane 12
03  // 94 x98y14 SB_SML plane 1
27  // 95 x98y14 SB_SML plane 2,1
08  // 96 x98y14 SB_SML plane 2
A8  // 97 x98y14 SB_SML plane 3
40  // 98 x98y14 SB_SML plane 4,3
4E  // 99 x98y14 SB_SML plane 4
88  // 100 x98y14 SB_SML plane 5
82  // 101 x98y14 SB_SML plane 6,5
2A  // 102 x98y14 SB_SML plane 6
A8  // 103 x98y14 SB_SML plane 7
12  // 104 x98y14 SB_SML plane 8,7
2B  // 105 x98y14 SB_SML plane 8
A8  // 106 x98y14 SB_SML plane 9
82  // 107 x98y14 SB_SML plane 10,9
35  // 108 x98y14 SB_SML plane 10
28  // 109 x98y14 SB_SML plane 11
23  // 110 x98y14 SB_SML plane 12,11
68  // 111 x98y14 SB_SML plane 12
B9 // -- CRC low byte
77 // -- CRC high byte


// Config Latches on x99y13
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6170     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
07 // y_sel: 13
73 // -- CRC low byte
0D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6178
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x99y13 CPE[0]  _a293  C_OR////    _a841  C_////Bridge
00  //  1 x99y13 CPE[1]
00  //  2 x99y13 CPE[2]
00  //  3 x99y13 CPE[3]
00  //  4 x99y13 CPE[4]
00  //  5 x99y13 CPE[5]
00  //  6 x99y13 CPE[6]
00  //  7 x99y13 CPE[7]
00  //  8 x99y13 CPE[8]
00  //  9 x99y13 CPE[9]
00  // 10 x99y14 CPE[0]
00  // 11 x99y14 CPE[1]
00  // 12 x99y14 CPE[2]
00  // 13 x99y14 CPE[3]
00  // 14 x99y14 CPE[4]
00  // 15 x99y14 CPE[5]
00  // 16 x99y14 CPE[6]
00  // 17 x99y14 CPE[7]
00  // 18 x99y14 CPE[8]
00  // 19 x99y14 CPE[9]
00  // 20 x100y13 CPE[0]  _a228  C_///AND/
00  // 21 x100y13 CPE[1]
00  // 22 x100y13 CPE[2]
00  // 23 x100y13 CPE[3]
00  // 24 x100y13 CPE[4]
00  // 25 x100y13 CPE[5]
00  // 26 x100y13 CPE[6]
00  // 27 x100y13 CPE[7]
00  // 28 x100y13 CPE[8]
00  // 29 x100y13 CPE[9]
00  // 30 x100y14 CPE[0]  _a164  C_OR/D///    
00  // 31 x100y14 CPE[1]
00  // 32 x100y14 CPE[2]
00  // 33 x100y14 CPE[3]
00  // 34 x100y14 CPE[4]
00  // 35 x100y14 CPE[5]
00  // 36 x100y14 CPE[6]
00  // 37 x100y14 CPE[7]
00  // 38 x100y14 CPE[8]
00  // 39 x100y14 CPE[9]
24  // 40 x99y13 INMUX plane 2,1
12  // 41 x99y13 INMUX plane 4,3
36  // 42 x99y13 INMUX plane 6,5
16  // 43 x99y13 INMUX plane 8,7
19  // 44 x99y13 INMUX plane 10,9
00  // 45 x99y13 INMUX plane 12,11
09  // 46 x99y14 INMUX plane 2,1
12  // 47 x99y14 INMUX plane 4,3
00  // 48 x99y14 INMUX plane 6,5
03  // 49 x99y14 INMUX plane 8,7
10  // 50 x99y14 INMUX plane 10,9
08  // 51 x99y14 INMUX plane 12,11
30  // 52 x100y13 INMUX plane 2,1
06  // 53 x100y13 INMUX plane 4,3
6B  // 54 x100y13 INMUX plane 6,5
85  // 55 x100y13 INMUX plane 8,7
40  // 56 x100y13 INMUX plane 10,9
88  // 57 x100y13 INMUX plane 12,11
12  // 58 x100y14 INMUX plane 2,1
05  // 59 x100y14 INMUX plane 4,3
5D  // 60 x100y14 INMUX plane 6,5
5D  // 61 x100y14 INMUX plane 8,7
69  // 62 x100y14 INMUX plane 10,9
41  // 63 x100y14 INMUX plane 12,11
51  // 64 x100y14 SB_BIG plane 1
12  // 65 x100y14 SB_BIG plane 1
00  // 66 x100y14 SB_DRIVE plane 2,1
00  // 67 x100y14 SB_BIG plane 2
00  // 68 x100y14 SB_BIG plane 2
93  // 69 x100y14 SB_BIG plane 3
42  // 70 x100y14 SB_BIG plane 3
00  // 71 x100y14 SB_DRIVE plane 4,3
5C  // 72 x100y14 SB_BIG plane 4
24  // 73 x100y14 SB_BIG plane 4
08  // 74 x100y14 SB_BIG plane 5
44  // 75 x100y14 SB_BIG plane 5
00  // 76 x100y14 SB_DRIVE plane 6,5
00  // 77 x100y14 SB_BIG plane 6
06  // 78 x100y14 SB_BIG plane 6
48  // 79 x100y14 SB_BIG plane 7
12  // 80 x100y14 SB_BIG plane 7
00  // 81 x100y14 SB_DRIVE plane 8,7
21  // 82 x100y14 SB_BIG plane 8
40  // 83 x100y14 SB_BIG plane 8
00  // 84 x100y14 SB_BIG plane 9
00  // 85 x100y14 SB_BIG plane 9
00  // 86 x100y14 SB_DRIVE plane 10,9
44  // 87 x100y14 SB_BIG plane 10
00  // 88 x100y14 SB_BIG plane 10
C1  // 89 x100y14 SB_BIG plane 11
02  // 90 x100y14 SB_BIG plane 11
00  // 91 x100y14 SB_DRIVE plane 12,11
00  // 92 x100y14 SB_BIG plane 12
00  // 93 x100y14 SB_BIG plane 12
A8  // 94 x99y13 SB_SML plane 1
02  // 95 x99y13 SB_SML plane 2,1
00  // 96 x99y13 SB_SML plane 2
A8  // 97 x99y13 SB_SML plane 3
A3  // 98 x99y13 SB_SML plane 4,3
29  // 99 x99y13 SB_SML plane 4
88  // 100 x99y13 SB_SML plane 5
02  // 101 x99y13 SB_SML plane 6,5
00  // 102 x99y13 SB_SML plane 6
A8  // 103 x99y13 SB_SML plane 7
82  // 104 x99y13 SB_SML plane 8,7
2A  // 105 x99y13 SB_SML plane 8
00  // 106 x99y13 SB_SML plane 9
00  // 107 x99y13 SB_SML plane 10,9
00  // 108 x99y13 SB_SML plane 10
00  // 109 x99y13 SB_SML plane 11
10  // 110 x99y13 SB_SML plane 12,11
9C // -- CRC low byte
CA // -- CRC high byte


// Config Latches on x101y13
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 61ED     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
07 // y_sel: 13
AB // -- CRC low byte
14 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 61F5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x101y13 CPE[0]  _a759  C_///AND/
00  //  1 x101y13 CPE[1]
00  //  2 x101y13 CPE[2]
00  //  3 x101y13 CPE[3]
00  //  4 x101y13 CPE[4]
00  //  5 x101y13 CPE[5]
00  //  6 x101y13 CPE[6]
00  //  7 x101y13 CPE[7]
00  //  8 x101y13 CPE[8]
00  //  9 x101y13 CPE[9]
00  // 10 x101y14 CPE[0]  _a827  C_////Bridge
00  // 11 x101y14 CPE[1]
00  // 12 x101y14 CPE[2]
00  // 13 x101y14 CPE[3]
00  // 14 x101y14 CPE[4]
00  // 15 x101y14 CPE[5]
00  // 16 x101y14 CPE[6]
00  // 17 x101y14 CPE[7]
00  // 18 x101y14 CPE[8]
00  // 19 x101y14 CPE[9]
00  // 20 x102y13 CPE[0]  _a227  C_MX4b////    
00  // 21 x102y13 CPE[1]
00  // 22 x102y13 CPE[2]
00  // 23 x102y13 CPE[3]
00  // 24 x102y13 CPE[4]
00  // 25 x102y13 CPE[5]
00  // 26 x102y13 CPE[6]
00  // 27 x102y13 CPE[7]
00  // 28 x102y13 CPE[8]
00  // 29 x102y13 CPE[9]
00  // 30 x102y14 CPE[0]  _a697  C_OR////    _a820  C_////Bridge
00  // 31 x102y14 CPE[1]
00  // 32 x102y14 CPE[2]
00  // 33 x102y14 CPE[3]
00  // 34 x102y14 CPE[4]
00  // 35 x102y14 CPE[5]
00  // 36 x102y14 CPE[6]
00  // 37 x102y14 CPE[7]
00  // 38 x102y14 CPE[8]
00  // 39 x102y14 CPE[9]
39  // 40 x101y13 INMUX plane 2,1
10  // 41 x101y13 INMUX plane 4,3
28  // 42 x101y13 INMUX plane 6,5
00  // 43 x101y13 INMUX plane 8,7
10  // 44 x101y13 INMUX plane 10,9
09  // 45 x101y13 INMUX plane 12,11
06  // 46 x101y14 INMUX plane 2,1
00  // 47 x101y14 INMUX plane 4,3
2C  // 48 x101y14 INMUX plane 6,5
05  // 49 x101y14 INMUX plane 8,7
00  // 50 x101y14 INMUX plane 10,9
00  // 51 x101y14 INMUX plane 12,11
28  // 52 x102y13 INMUX plane 2,1
30  // 53 x102y13 INMUX plane 4,3
BC  // 54 x102y13 INMUX plane 6,5
2A  // 55 x102y13 INMUX plane 8,7
80  // 56 x102y13 INMUX plane 10,9
00  // 57 x102y13 INMUX plane 12,11
00  // 58 x102y14 INMUX plane 2,1
00  // 59 x102y14 INMUX plane 4,3
98  // 60 x102y14 INMUX plane 6,5
0F  // 61 x102y14 INMUX plane 8,7
80  // 62 x102y14 INMUX plane 10,9
C5  // 63 x102y14 INMUX plane 12,11
48  // 64 x101y13 SB_BIG plane 1
42  // 65 x101y13 SB_BIG plane 1
00  // 66 x101y13 SB_DRIVE plane 2,1
54  // 67 x101y13 SB_BIG plane 2
26  // 68 x101y13 SB_BIG plane 2
48  // 69 x101y13 SB_BIG plane 3
16  // 70 x101y13 SB_BIG plane 3
04  // 71 x101y13 SB_DRIVE plane 4,3
48  // 72 x101y13 SB_BIG plane 4
16  // 73 x101y13 SB_BIG plane 4
93  // 74 x101y13 SB_BIG plane 5
32  // 75 x101y13 SB_BIG plane 5
20  // 76 x101y13 SB_DRIVE plane 6,5
54  // 77 x101y13 SB_BIG plane 6
14  // 78 x101y13 SB_BIG plane 6
41  // 79 x101y13 SB_BIG plane 7
02  // 80 x101y13 SB_BIG plane 7
01  // 81 x101y13 SB_DRIVE plane 8,7
48  // 82 x101y13 SB_BIG plane 8
10  // 83 x101y13 SB_BIG plane 8
48  // 84 x101y13 SB_BIG plane 9
13  // 85 x101y13 SB_BIG plane 9
06  // 86 x101y13 SB_DRIVE plane 10,9
59  // 87 x101y13 SB_BIG plane 10
12  // 88 x101y13 SB_BIG plane 10
48  // 89 x101y13 SB_BIG plane 11
12  // 90 x101y13 SB_BIG plane 11
00  // 91 x101y13 SB_DRIVE plane 12,11
51  // 92 x101y13 SB_BIG plane 12
12  // 93 x101y13 SB_BIG plane 12
DB  // 94 x102y14 SB_SML plane 1
86  // 95 x102y14 SB_SML plane 2,1
47  // 96 x102y14 SB_SML plane 2
A8  // 97 x102y14 SB_SML plane 3
82  // 98 x102y14 SB_SML plane 4,3
2A  // 99 x102y14 SB_SML plane 4
D6  // 100 x102y14 SB_SML plane 5
20  // 101 x102y14 SB_SML plane 6,5
1D  // 102 x102y14 SB_SML plane 6
C8  // 103 x102y14 SB_SML plane 7
84  // 104 x102y14 SB_SML plane 8,7
39  // 105 x102y14 SB_SML plane 8
A8  // 106 x102y14 SB_SML plane 9
84  // 107 x102y14 SB_SML plane 10,9
2A  // 108 x102y14 SB_SML plane 10
A8  // 109 x102y14 SB_SML plane 11
12  // 110 x102y14 SB_SML plane 12,11
2A  // 111 x102y14 SB_SML plane 12
8A // -- CRC low byte
C5 // -- CRC high byte


// Config Latches on x103y13
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 626B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
07 // y_sel: 13
A3 // -- CRC low byte
59 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6273
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x103y13 CPE[0]  net1 = net2: _a698  C_AND///AND/
00  //  1 x103y13 CPE[1]
00  //  2 x103y13 CPE[2]
00  //  3 x103y13 CPE[3]
00  //  4 x103y13 CPE[4]
00  //  5 x103y13 CPE[5]
00  //  6 x103y13 CPE[6]
00  //  7 x103y13 CPE[7]
00  //  8 x103y13 CPE[8]
00  //  9 x103y13 CPE[9]
00  // 10 x103y14 CPE[0]  _a451  C_AND/D///    
00  // 11 x103y14 CPE[1]
00  // 12 x103y14 CPE[2]
00  // 13 x103y14 CPE[3]
00  // 14 x103y14 CPE[4]
00  // 15 x103y14 CPE[5]
00  // 16 x103y14 CPE[6]
00  // 17 x103y14 CPE[7]
00  // 18 x103y14 CPE[8]
00  // 19 x103y14 CPE[9]
00  // 20 x104y13 CPE[0]
00  // 21 x104y13 CPE[1]
00  // 22 x104y13 CPE[2]
00  // 23 x104y13 CPE[3]
00  // 24 x104y13 CPE[4]
00  // 25 x104y13 CPE[5]
00  // 26 x104y13 CPE[6]
00  // 27 x104y13 CPE[7]
00  // 28 x104y13 CPE[8]
00  // 29 x104y13 CPE[9]
00  // 30 x104y14 CPE[0]  _a817  C_////Bridge
00  // 31 x104y14 CPE[1]
00  // 32 x104y14 CPE[2]
00  // 33 x104y14 CPE[3]
00  // 34 x104y14 CPE[4]
00  // 35 x104y14 CPE[5]
00  // 36 x104y14 CPE[6]
00  // 37 x104y14 CPE[7]
00  // 38 x104y14 CPE[8]
00  // 39 x104y14 CPE[9]
18  // 40 x103y13 INMUX plane 2,1
08  // 41 x103y13 INMUX plane 4,3
18  // 42 x103y13 INMUX plane 6,5
09  // 43 x103y13 INMUX plane 8,7
08  // 44 x103y13 INMUX plane 10,9
08  // 45 x103y13 INMUX plane 12,11
00  // 46 x103y14 INMUX plane 2,1
00  // 47 x103y14 INMUX plane 4,3
2C  // 48 x103y14 INMUX plane 6,5
28  // 49 x103y14 INMUX plane 8,7
2A  // 50 x103y14 INMUX plane 10,9
13  // 51 x103y14 INMUX plane 12,11
28  // 52 x104y13 INMUX plane 2,1
00  // 53 x104y13 INMUX plane 4,3
68  // 54 x104y13 INMUX plane 6,5
83  // 55 x104y13 INMUX plane 8,7
40  // 56 x104y13 INMUX plane 10,9
C0  // 57 x104y13 INMUX plane 12,11
0A  // 58 x104y14 INMUX plane 2,1
03  // 59 x104y14 INMUX plane 4,3
40  // 60 x104y14 INMUX plane 6,5
88  // 61 x104y14 INMUX plane 8,7
40  // 62 x104y14 INMUX plane 10,9
88  // 63 x104y14 INMUX plane 12,11
88  // 64 x104y14 SB_BIG plane 1
02  // 65 x104y14 SB_BIG plane 1
80  // 66 x104y14 SB_DRIVE plane 2,1
48  // 67 x104y14 SB_BIG plane 2
12  // 68 x104y14 SB_BIG plane 2
00  // 69 x104y14 SB_BIG plane 3
40  // 70 x104y14 SB_BIG plane 3
00  // 71 x104y14 SB_DRIVE plane 4,3
48  // 72 x104y14 SB_BIG plane 4
12  // 73 x104y14 SB_BIG plane 4
8A  // 74 x104y14 SB_BIG plane 5
04  // 75 x104y14 SB_BIG plane 5
02  // 76 x104y14 SB_DRIVE plane 6,5
48  // 77 x104y14 SB_BIG plane 6
34  // 78 x104y14 SB_BIG plane 6
00  // 79 x104y14 SB_BIG plane 7
20  // 80 x104y14 SB_BIG plane 7
00  // 81 x104y14 SB_DRIVE plane 8,7
60  // 82 x104y14 SB_BIG plane 8
34  // 83 x104y14 SB_BIG plane 8
41  // 84 x104y14 SB_BIG plane 9
03  // 85 x104y14 SB_BIG plane 9
02  // 86 x104y14 SB_DRIVE plane 10,9
00  // 87 x104y14 SB_BIG plane 10
00  // 88 x104y14 SB_BIG plane 10
00  // 89 x104y14 SB_BIG plane 11
00  // 90 x104y14 SB_BIG plane 11
00  // 91 x104y14 SB_DRIVE plane 12,11
00  // 92 x104y14 SB_BIG plane 12
00  // 93 x104y14 SB_BIG plane 12
A8  // 94 x103y13 SB_SML plane 1
32  // 95 x103y13 SB_SML plane 2,1
15  // 96 x103y13 SB_SML plane 2
83  // 97 x103y13 SB_SML plane 3
84  // 98 x103y13 SB_SML plane 4,3
2A  // 99 x103y13 SB_SML plane 4
A8  // 100 x103y13 SB_SML plane 5
82  // 101 x103y13 SB_SML plane 6,5
2A  // 102 x103y13 SB_SML plane 6
00  // 103 x103y13 SB_SML plane 7
84  // 104 x103y13 SB_SML plane 8,7
28  // 105 x103y13 SB_SML plane 8
24  // 106 x103y13 SB_SML plane 9
10  // 107 x103y13 SB_SML plane 10,9
0E  // 108 x103y13 SB_SML plane 10
CA // -- CRC low byte
21 // -- CRC high byte


// Config Latches on x105y13
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 62E6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
07 // y_sel: 13
7B // -- CRC low byte
40 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 62EE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x105y13 CPE[0]  _a462  C_///AND/D
00  //  1 x105y13 CPE[1]
00  //  2 x105y13 CPE[2]
00  //  3 x105y13 CPE[3]
00  //  4 x105y13 CPE[4]
00  //  5 x105y13 CPE[5]
00  //  6 x105y13 CPE[6]
00  //  7 x105y13 CPE[7]
00  //  8 x105y13 CPE[8]
00  //  9 x105y13 CPE[9]
00  // 10 x105y14 CPE[0]  _a430  C_AND/D///    
00  // 11 x105y14 CPE[1]
00  // 12 x105y14 CPE[2]
00  // 13 x105y14 CPE[3]
00  // 14 x105y14 CPE[4]
00  // 15 x105y14 CPE[5]
00  // 16 x105y14 CPE[6]
00  // 17 x105y14 CPE[7]
00  // 18 x105y14 CPE[8]
00  // 19 x105y14 CPE[9]
00  // 20 x106y13 CPE[0]  _a811  C_////Bridge
00  // 21 x106y13 CPE[1]
00  // 22 x106y13 CPE[2]
00  // 23 x106y13 CPE[3]
00  // 24 x106y13 CPE[4]
00  // 25 x106y13 CPE[5]
00  // 26 x106y13 CPE[6]
00  // 27 x106y13 CPE[7]
00  // 28 x106y13 CPE[8]
00  // 29 x106y13 CPE[9]
00  // 30 x106y14 CPE[0]  net1 = net2: _a171  C_AND///AND/
00  // 31 x106y14 CPE[1]
00  // 32 x106y14 CPE[2]
00  // 33 x106y14 CPE[3]
00  // 34 x106y14 CPE[4]
00  // 35 x106y14 CPE[5]
00  // 36 x106y14 CPE[6]
00  // 37 x106y14 CPE[7]
00  // 38 x106y14 CPE[8]
00  // 39 x106y14 CPE[9]
01  // 40 x105y13 INMUX plane 2,1
04  // 41 x105y13 INMUX plane 4,3
20  // 42 x105y13 INMUX plane 6,5
00  // 43 x105y13 INMUX plane 8,7
2B  // 44 x105y13 INMUX plane 10,9
18  // 45 x105y13 INMUX plane 12,11
18  // 46 x105y14 INMUX plane 2,1
00  // 47 x105y14 INMUX plane 4,3
19  // 48 x105y14 INMUX plane 6,5
0D  // 49 x105y14 INMUX plane 8,7
31  // 50 x105y14 INMUX plane 10,9
28  // 51 x105y14 INMUX plane 12,11
38  // 52 x106y13 INMUX plane 2,1
09  // 53 x106y13 INMUX plane 4,3
48  // 54 x106y13 INMUX plane 6,5
08  // 55 x106y13 INMUX plane 8,7
6A  // 56 x106y13 INMUX plane 10,9
00  // 57 x106y13 INMUX plane 12,11
17  // 58 x106y14 INMUX plane 2,1
1C  // 59 x106y14 INMUX plane 4,3
60  // 60 x106y14 INMUX plane 6,5
1A  // 61 x106y14 INMUX plane 8,7
5D  // 62 x106y14 INMUX plane 10,9
00  // 63 x106y14 INMUX plane 12,11
48  // 64 x105y13 SB_BIG plane 1
12  // 65 x105y13 SB_BIG plane 1
00  // 66 x105y13 SB_DRIVE plane 2,1
48  // 67 x105y13 SB_BIG plane 2
12  // 68 x105y13 SB_BIG plane 2
20  // 69 x105y13 SB_BIG plane 3
10  // 70 x105y13 SB_BIG plane 3
00  // 71 x105y13 SB_DRIVE plane 4,3
83  // 72 x105y13 SB_BIG plane 4
42  // 73 x105y13 SB_BIG plane 4
48  // 74 x105y13 SB_BIG plane 5
12  // 75 x105y13 SB_BIG plane 5
00  // 76 x105y13 SB_DRIVE plane 6,5
8B  // 77 x105y13 SB_BIG plane 6
34  // 78 x105y13 SB_BIG plane 6
48  // 79 x105y13 SB_BIG plane 7
32  // 80 x105y13 SB_BIG plane 7
00  // 81 x105y13 SB_DRIVE plane 8,7
41  // 82 x105y13 SB_BIG plane 8
12  // 83 x105y13 SB_BIG plane 8
62  // 84 x105y13 SB_BIG plane 9
13  // 85 x105y13 SB_BIG plane 9
02  // 86 x105y13 SB_DRIVE plane 10,9
48  // 87 x105y13 SB_BIG plane 10
42  // 88 x105y13 SB_BIG plane 10
48  // 89 x105y13 SB_BIG plane 11
12  // 90 x105y13 SB_BIG plane 11
00  // 91 x105y13 SB_DRIVE plane 12,11
48  // 92 x105y13 SB_BIG plane 12
12  // 93 x105y13 SB_BIG plane 12
A8  // 94 x106y14 SB_SML plane 1
82  // 95 x106y14 SB_SML plane 2,1
2A  // 96 x106y14 SB_SML plane 2
A8  // 97 x106y14 SB_SML plane 3
84  // 98 x106y14 SB_SML plane 4,3
2A  // 99 x106y14 SB_SML plane 4
28  // 100 x106y14 SB_SML plane 5
82  // 101 x106y14 SB_SML plane 6,5
02  // 102 x106y14 SB_SML plane 6
A8  // 103 x106y14 SB_SML plane 7
82  // 104 x106y14 SB_SML plane 8,7
2A  // 105 x106y14 SB_SML plane 8
C8  // 106 x106y14 SB_SML plane 9
82  // 107 x106y14 SB_SML plane 10,9
2A  // 108 x106y14 SB_SML plane 10
A8  // 109 x106y14 SB_SML plane 11
82  // 110 x106y14 SB_SML plane 12,11
35  // 111 x106y14 SB_SML plane 12
04 // -- CRC low byte
8D // -- CRC high byte


// Config Latches on x107y13
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6364     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
07 // y_sel: 13
13 // -- CRC low byte
6A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 636C
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x107y13 CPE[0]  _a489  C_AND/D///    _a486  C_///AND/D
00  //  1 x107y13 CPE[1]
00  //  2 x107y13 CPE[2]
00  //  3 x107y13 CPE[3]
00  //  4 x107y13 CPE[4]
00  //  5 x107y13 CPE[5]
00  //  6 x107y13 CPE[6]
00  //  7 x107y13 CPE[7]
00  //  8 x107y13 CPE[8]
00  //  9 x107y13 CPE[9]
00  // 10 x107y14 CPE[0]
00  // 11 x107y14 CPE[1]
00  // 12 x107y14 CPE[2]
00  // 13 x107y14 CPE[3]
00  // 14 x107y14 CPE[4]
00  // 15 x107y14 CPE[5]
00  // 16 x107y14 CPE[6]
00  // 17 x107y14 CPE[7]
00  // 18 x107y14 CPE[8]
00  // 19 x107y14 CPE[9]
00  // 20 x108y13 CPE[0]  _a459  C_AND/D///    
00  // 21 x108y13 CPE[1]
00  // 22 x108y13 CPE[2]
00  // 23 x108y13 CPE[3]
00  // 24 x108y13 CPE[4]
00  // 25 x108y13 CPE[5]
00  // 26 x108y13 CPE[6]
00  // 27 x108y13 CPE[7]
00  // 28 x108y13 CPE[8]
00  // 29 x108y13 CPE[9]
00  // 30 x108y14 CPE[0]  _a702  C_///OR/
00  // 31 x108y14 CPE[1]
00  // 32 x108y14 CPE[2]
00  // 33 x108y14 CPE[3]
00  // 34 x108y14 CPE[4]
00  // 35 x108y14 CPE[5]
00  // 36 x108y14 CPE[6]
00  // 37 x108y14 CPE[7]
00  // 38 x108y14 CPE[8]
00  // 39 x108y14 CPE[9]
18  // 40 x107y13 INMUX plane 2,1
09  // 41 x107y13 INMUX plane 4,3
20  // 42 x107y13 INMUX plane 6,5
08  // 43 x107y13 INMUX plane 8,7
31  // 44 x107y13 INMUX plane 10,9
28  // 45 x107y13 INMUX plane 12,11
00  // 46 x107y14 INMUX plane 2,1
00  // 47 x107y14 INMUX plane 4,3
00  // 48 x107y14 INMUX plane 6,5
00  // 49 x107y14 INMUX plane 8,7
28  // 50 x107y14 INMUX plane 10,9
08  // 51 x107y14 INMUX plane 12,11
00  // 52 x108y13 INMUX plane 2,1
00  // 53 x108y13 INMUX plane 4,3
40  // 54 x108y13 INMUX plane 6,5
40  // 55 x108y13 INMUX plane 8,7
A1  // 56 x108y13 INMUX plane 10,9
41  // 57 x108y13 INMUX plane 12,11
30  // 58 x108y14 INMUX plane 2,1
05  // 59 x108y14 INMUX plane 4,3
58  // 60 x108y14 INMUX plane 6,5
40  // 61 x108y14 INMUX plane 8,7
40  // 62 x108y14 INMUX plane 10,9
68  // 63 x108y14 INMUX plane 12,11
48  // 64 x108y14 SB_BIG plane 1
12  // 65 x108y14 SB_BIG plane 1
00  // 66 x108y14 SB_DRIVE plane 2,1
00  // 67 x108y14 SB_BIG plane 2
04  // 68 x108y14 SB_BIG plane 2
48  // 69 x108y14 SB_BIG plane 3
22  // 70 x108y14 SB_BIG plane 3
00  // 71 x108y14 SB_DRIVE plane 4,3
48  // 72 x108y14 SB_BIG plane 4
02  // 73 x108y14 SB_BIG plane 4
41  // 74 x108y14 SB_BIG plane 5
22  // 75 x108y14 SB_BIG plane 5
00  // 76 x108y14 SB_DRIVE plane 6,5
00  // 77 x108y14 SB_BIG plane 6
00  // 78 x108y14 SB_BIG plane 6
94  // 79 x108y14 SB_BIG plane 7
22  // 80 x108y14 SB_BIG plane 7
00  // 81 x108y14 SB_DRIVE plane 8,7
48  // 82 x108y14 SB_BIG plane 8
12  // 83 x108y14 SB_BIG plane 8
41  // 84 x108y14 SB_BIG plane 9
01  // 85 x108y14 SB_BIG plane 9
00  // 86 x108y14 SB_DRIVE plane 10,9
0E  // 87 x108y14 SB_BIG plane 10
00  // 88 x108y14 SB_BIG plane 10
C0  // 89 x108y14 SB_BIG plane 11
00  // 90 x108y14 SB_BIG plane 11
00  // 91 x108y14 SB_DRIVE plane 12,11
00  // 92 x108y14 SB_BIG plane 12
30  // 93 x108y14 SB_BIG plane 12
A8  // 94 x107y13 SB_SML plane 1
02  // 95 x107y13 SB_SML plane 2,1
00  // 96 x107y13 SB_SML plane 2
A8  // 97 x107y13 SB_SML plane 3
82  // 98 x107y13 SB_SML plane 4,3
2A  // 99 x107y13 SB_SML plane 4
A8  // 100 x107y13 SB_SML plane 5
10  // 101 x107y13 SB_SML plane 6,5
01  // 102 x107y13 SB_SML plane 6
52  // 103 x107y13 SB_SML plane 7
83  // 104 x107y13 SB_SML plane 8,7
2A  // 105 x107y13 SB_SML plane 8
30  // 106 x107y13 SB_SML plane 9
10  // 107 x107y13 SB_SML plane 10,9
04  // 108 x107y13 SB_SML plane 10
E7 // -- CRC low byte
1D // -- CRC high byte


// Config Latches on x109y13
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 63DF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
07 // y_sel: 13
CB // -- CRC low byte
73 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 63E7
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x109y13 CPE[0]
00  //  1 x109y13 CPE[1]
00  //  2 x109y13 CPE[2]
00  //  3 x109y13 CPE[3]
00  //  4 x109y13 CPE[4]
00  //  5 x109y13 CPE[5]
00  //  6 x109y13 CPE[6]
00  //  7 x109y13 CPE[7]
00  //  8 x109y13 CPE[8]
00  //  9 x109y13 CPE[9]
00  // 10 x109y14 CPE[0]
00  // 11 x109y14 CPE[1]
00  // 12 x109y14 CPE[2]
00  // 13 x109y14 CPE[3]
00  // 14 x109y14 CPE[4]
00  // 15 x109y14 CPE[5]
00  // 16 x109y14 CPE[6]
00  // 17 x109y14 CPE[7]
00  // 18 x109y14 CPE[8]
00  // 19 x109y14 CPE[9]
00  // 20 x110y13 CPE[0]  _a726  C_OR////    
00  // 21 x110y13 CPE[1]
00  // 22 x110y13 CPE[2]
00  // 23 x110y13 CPE[3]
00  // 24 x110y13 CPE[4]
00  // 25 x110y13 CPE[5]
00  // 26 x110y13 CPE[6]
00  // 27 x110y13 CPE[7]
00  // 28 x110y13 CPE[8]
00  // 29 x110y13 CPE[9]
00  // 30 x110y14 CPE[0]  _a727  C_AND////    _a711  C_///AND/
00  // 31 x110y14 CPE[1]
00  // 32 x110y14 CPE[2]
00  // 33 x110y14 CPE[3]
00  // 34 x110y14 CPE[4]
00  // 35 x110y14 CPE[5]
00  // 36 x110y14 CPE[6]
00  // 37 x110y14 CPE[7]
00  // 38 x110y14 CPE[8]
00  // 39 x110y14 CPE[9]
18  // 40 x109y13 INMUX plane 2,1
24  // 41 x109y13 INMUX plane 4,3
08  // 42 x109y13 INMUX plane 6,5
00  // 43 x109y13 INMUX plane 8,7
01  // 44 x109y13 INMUX plane 10,9
00  // 45 x109y13 INMUX plane 12,11
02  // 46 x109y14 INMUX plane 2,1
00  // 47 x109y14 INMUX plane 4,3
01  // 48 x109y14 INMUX plane 6,5
00  // 49 x109y14 INMUX plane 8,7
00  // 50 x109y14 INMUX plane 10,9
04  // 51 x109y14 INMUX plane 12,11
00  // 52 x110y13 INMUX plane 2,1
0D  // 53 x110y13 INMUX plane 4,3
38  // 54 x110y13 INMUX plane 6,5
0E  // 55 x110y13 INMUX plane 8,7
20  // 56 x110y13 INMUX plane 10,9
00  // 57 x110y13 INMUX plane 12,11
05  // 58 x110y14 INMUX plane 2,1
24  // 59 x110y14 INMUX plane 4,3
00  // 60 x110y14 INMUX plane 6,5
06  // 61 x110y14 INMUX plane 8,7
08  // 62 x110y14 INMUX plane 10,9
00  // 63 x110y14 INMUX plane 12,11
00  // 64 x109y13 SB_BIG plane 1
00  // 65 x109y13 SB_BIG plane 1
00  // 66 x109y13 SB_DRIVE plane 2,1
00  // 67 x109y13 SB_BIG plane 2
00  // 68 x109y13 SB_BIG plane 2
48  // 69 x109y13 SB_BIG plane 3
12  // 70 x109y13 SB_BIG plane 3
00  // 71 x109y13 SB_DRIVE plane 4,3
59  // 72 x109y13 SB_BIG plane 4
02  // 73 x109y13 SB_BIG plane 4
00  // 74 x109y13 SB_BIG plane 5
00  // 75 x109y13 SB_BIG plane 5
00  // 76 x109y13 SB_DRIVE plane 6,5
00  // 77 x109y13 SB_BIG plane 6
00  // 78 x109y13 SB_BIG plane 6
A0  // 79 x109y13 SB_BIG plane 7
10  // 80 x109y13 SB_BIG plane 7
00  // 81 x109y13 SB_DRIVE plane 8,7
59  // 82 x109y13 SB_BIG plane 8
02  // 83 x109y13 SB_BIG plane 8
00  // 84 x109y13 SB_BIG plane 9
00  // 85 x109y13 SB_BIG plane 9
00  // 86 x109y13 SB_DRIVE plane 10,9
00  // 87 x109y13 SB_BIG plane 10
00  // 88 x109y13 SB_BIG plane 10
00  // 89 x109y13 SB_BIG plane 11
00  // 90 x109y13 SB_BIG plane 11
00  // 91 x109y13 SB_DRIVE plane 12,11
00  // 92 x109y13 SB_BIG plane 12
00  // 93 x109y13 SB_BIG plane 12
83  // 94 x110y14 SB_SML plane 1
46  // 95 x110y14 SB_SML plane 2,1
08  // 96 x110y14 SB_SML plane 2
A8  // 97 x110y14 SB_SML plane 3
82  // 98 x110y14 SB_SML plane 4,3
2A  // 99 x110y14 SB_SML plane 4
00  // 100 x110y14 SB_SML plane 5
04  // 101 x110y14 SB_SML plane 6,5
00  // 102 x110y14 SB_SML plane 6
A8  // 103 x110y14 SB_SML plane 7
82  // 104 x110y14 SB_SML plane 8,7
2A  // 105 x110y14 SB_SML plane 8
E6 // -- CRC low byte
FA // -- CRC high byte


// Config Latches on x111y13
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6457     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
38 // x_sel: 111
07 // y_sel: 13
03 // -- CRC low byte
F0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 645F
30 // Length: 48
1E // -- CRC low byte
09 // -- CRC high byte
00  //  0 x111y13 CPE[0]
00  //  1 x111y13 CPE[1]
00  //  2 x111y13 CPE[2]
00  //  3 x111y13 CPE[3]
00  //  4 x111y13 CPE[4]
00  //  5 x111y13 CPE[5]
00  //  6 x111y13 CPE[6]
00  //  7 x111y13 CPE[7]
00  //  8 x111y13 CPE[8]
00  //  9 x111y13 CPE[9]
00  // 10 x111y14 CPE[0]
00  // 11 x111y14 CPE[1]
00  // 12 x111y14 CPE[2]
00  // 13 x111y14 CPE[3]
00  // 14 x111y14 CPE[4]
00  // 15 x111y14 CPE[5]
00  // 16 x111y14 CPE[6]
00  // 17 x111y14 CPE[7]
00  // 18 x111y14 CPE[8]
00  // 19 x111y14 CPE[9]
00  // 20 x112y13 CPE[0]
00  // 21 x112y13 CPE[1]
00  // 22 x112y13 CPE[2]
00  // 23 x112y13 CPE[3]
00  // 24 x112y13 CPE[4]
00  // 25 x112y13 CPE[5]
00  // 26 x112y13 CPE[6]
00  // 27 x112y13 CPE[7]
00  // 28 x112y13 CPE[8]
00  // 29 x112y13 CPE[9]
00  // 30 x112y14 CPE[0]
00  // 31 x112y14 CPE[1]
00  // 32 x112y14 CPE[2]
00  // 33 x112y14 CPE[3]
00  // 34 x112y14 CPE[4]
00  // 35 x112y14 CPE[5]
00  // 36 x112y14 CPE[6]
00  // 37 x112y14 CPE[7]
00  // 38 x112y14 CPE[8]
00  // 39 x112y14 CPE[9]
00  // 40 x111y13 INMUX plane 2,1
00  // 41 x111y13 INMUX plane 4,3
00  // 42 x111y13 INMUX plane 6,5
01  // 43 x111y13 INMUX plane 8,7
00  // 44 x111y13 INMUX plane 10,9
00  // 45 x111y13 INMUX plane 12,11
00  // 46 x111y14 INMUX plane 2,1
05  // 47 x111y14 INMUX plane 4,3
FC // -- CRC low byte
13 // -- CRC high byte


// Config Latches on x161y13
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6495     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
07 // y_sel: 13
4E // -- CRC low byte
42 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 649D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y13
00  // 14 right_edge_EN1 at x163y13
00  // 15 right_edge_EN2 at x163y13
00  // 16 right_edge_EN0 at x163y14
00  // 17 right_edge_EN1 at x163y14
00  // 18 right_edge_EN2 at x163y14
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y13 SB_BIG plane 1
12  // 65 x161y13 SB_BIG plane 1
00  // 66 x161y13 SB_DRIVE plane 2,1
48  // 67 x161y13 SB_BIG plane 2
12  // 68 x161y13 SB_BIG plane 2
48  // 69 x161y13 SB_BIG plane 3
12  // 70 x161y13 SB_BIG plane 3
00  // 71 x161y13 SB_DRIVE plane 4,3
48  // 72 x161y13 SB_BIG plane 4
12  // 73 x161y13 SB_BIG plane 4
48  // 74 x161y13 SB_BIG plane 5
12  // 75 x161y13 SB_BIG plane 5
00  // 76 x161y13 SB_DRIVE plane 6,5
48  // 77 x161y13 SB_BIG plane 6
12  // 78 x161y13 SB_BIG plane 6
48  // 79 x161y13 SB_BIG plane 7
12  // 80 x161y13 SB_BIG plane 7
00  // 81 x161y13 SB_DRIVE plane 8,7
48  // 82 x161y13 SB_BIG plane 8
12  // 83 x161y13 SB_BIG plane 8
48  // 84 x161y13 SB_BIG plane 9
12  // 85 x161y13 SB_BIG plane 9
00  // 86 x161y13 SB_DRIVE plane 10,9
48  // 87 x161y13 SB_BIG plane 10
12  // 88 x161y13 SB_BIG plane 10
48  // 89 x161y13 SB_BIG plane 11
12  // 90 x161y13 SB_BIG plane 11
00  // 91 x161y13 SB_DRIVE plane 12,11
48  // 92 x161y13 SB_BIG plane 12
12  // 93 x161y13 SB_BIG plane 12
A8  // 94 x162y14 SB_SML plane 1
82  // 95 x162y14 SB_SML plane 2,1
2A  // 96 x162y14 SB_SML plane 2
A8  // 97 x162y14 SB_SML plane 3
82  // 98 x162y14 SB_SML plane 4,3
2A  // 99 x162y14 SB_SML plane 4
A8  // 100 x162y14 SB_SML plane 5
82  // 101 x162y14 SB_SML plane 6,5
2A  // 102 x162y14 SB_SML plane 6
A8  // 103 x162y14 SB_SML plane 7
82  // 104 x162y14 SB_SML plane 8,7
2A  // 105 x162y14 SB_SML plane 8
A8  // 106 x162y14 SB_SML plane 9
82  // 107 x162y14 SB_SML plane 10,9
2A  // 108 x162y14 SB_SML plane 10
A8  // 109 x162y14 SB_SML plane 11
82  // 110 x162y14 SB_SML plane 12,11
2A  // 111 x162y14 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6513     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
08 // y_sel: 15
96 // -- CRC low byte
70 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 651B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y15
00  // 14 left_edge_EN1 at x-2y15
00  // 15 left_edge_EN2 at x-2y15
00  // 16 left_edge_EN0 at x-2y16
00  // 17 left_edge_EN1 at x-2y16
00  // 18 left_edge_EN2 at x-2y16
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y15 SB_BIG plane 1
12  // 65 x-1y15 SB_BIG plane 1
00  // 66 x-1y15 SB_DRIVE plane 2,1
48  // 67 x-1y15 SB_BIG plane 2
12  // 68 x-1y15 SB_BIG plane 2
48  // 69 x-1y15 SB_BIG plane 3
12  // 70 x-1y15 SB_BIG plane 3
00  // 71 x-1y15 SB_DRIVE plane 4,3
48  // 72 x-1y15 SB_BIG plane 4
12  // 73 x-1y15 SB_BIG plane 4
48  // 74 x-1y15 SB_BIG plane 5
12  // 75 x-1y15 SB_BIG plane 5
00  // 76 x-1y15 SB_DRIVE plane 6,5
48  // 77 x-1y15 SB_BIG plane 6
12  // 78 x-1y15 SB_BIG plane 6
48  // 79 x-1y15 SB_BIG plane 7
12  // 80 x-1y15 SB_BIG plane 7
00  // 81 x-1y15 SB_DRIVE plane 8,7
48  // 82 x-1y15 SB_BIG plane 8
12  // 83 x-1y15 SB_BIG plane 8
48  // 84 x-1y15 SB_BIG plane 9
12  // 85 x-1y15 SB_BIG plane 9
00  // 86 x-1y15 SB_DRIVE plane 10,9
48  // 87 x-1y15 SB_BIG plane 10
12  // 88 x-1y15 SB_BIG plane 10
8B  // 89 x-1y15 SB_BIG plane 11
64  // 90 x-1y15 SB_BIG plane 11
01  // 91 x-1y15 SB_DRIVE plane 12,11
48  // 92 x-1y15 SB_BIG plane 12
12  // 93 x-1y15 SB_BIG plane 12
A8  // 94 x0y16 SB_SML plane 1
82  // 95 x0y16 SB_SML plane 2,1
2A  // 96 x0y16 SB_SML plane 2
A8  // 97 x0y16 SB_SML plane 3
82  // 98 x0y16 SB_SML plane 4,3
2A  // 99 x0y16 SB_SML plane 4
A8  // 100 x0y16 SB_SML plane 5
82  // 101 x0y16 SB_SML plane 6,5
2A  // 102 x0y16 SB_SML plane 6
A8  // 103 x0y16 SB_SML plane 7
82  // 104 x0y16 SB_SML plane 8,7
2A  // 105 x0y16 SB_SML plane 8
A8  // 106 x0y16 SB_SML plane 9
82  // 107 x0y16 SB_SML plane 10,9
2A  // 108 x0y16 SB_SML plane 10
A8  // 109 x0y16 SB_SML plane 11
82  // 110 x0y16 SB_SML plane 12,11
2A  // 111 x0y16 SB_SML plane 12
70 // -- CRC low byte
62 // -- CRC high byte


// Config Latches on x1y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6591     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
08 // y_sel: 15
4E // -- CRC low byte
69 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6599
45 // Length: 69
34 // -- CRC low byte
2D // -- CRC high byte
00  //  0 x1y15 CPE[0]
00  //  1 x1y15 CPE[1]
00  //  2 x1y15 CPE[2]
00  //  3 x1y15 CPE[3]
00  //  4 x1y15 CPE[4]
00  //  5 x1y15 CPE[5]
00  //  6 x1y15 CPE[6]
00  //  7 x1y15 CPE[7]
00  //  8 x1y15 CPE[8]
00  //  9 x1y15 CPE[9]
00  // 10 x1y16 CPE[0]
00  // 11 x1y16 CPE[1]
00  // 12 x1y16 CPE[2]
00  // 13 x1y16 CPE[3]
00  // 14 x1y16 CPE[4]
00  // 15 x1y16 CPE[5]
00  // 16 x1y16 CPE[6]
00  // 17 x1y16 CPE[7]
00  // 18 x1y16 CPE[8]
00  // 19 x1y16 CPE[9]
00  // 20 x2y15 CPE[0]
00  // 21 x2y15 CPE[1]
00  // 22 x2y15 CPE[2]
00  // 23 x2y15 CPE[3]
00  // 24 x2y15 CPE[4]
00  // 25 x2y15 CPE[5]
00  // 26 x2y15 CPE[6]
00  // 27 x2y15 CPE[7]
00  // 28 x2y15 CPE[8]
00  // 29 x2y15 CPE[9]
00  // 30 x2y16 CPE[0]
00  // 31 x2y16 CPE[1]
00  // 32 x2y16 CPE[2]
00  // 33 x2y16 CPE[3]
00  // 34 x2y16 CPE[4]
00  // 35 x2y16 CPE[5]
00  // 36 x2y16 CPE[6]
00  // 37 x2y16 CPE[7]
00  // 38 x2y16 CPE[8]
00  // 39 x2y16 CPE[9]
00  // 40 x1y15 INMUX plane 2,1
00  // 41 x1y15 INMUX plane 4,3
00  // 42 x1y15 INMUX plane 6,5
00  // 43 x1y15 INMUX plane 8,7
00  // 44 x1y15 INMUX plane 10,9
01  // 45 x1y15 INMUX plane 12,11
00  // 46 x1y16 INMUX plane 2,1
00  // 47 x1y16 INMUX plane 4,3
00  // 48 x1y16 INMUX plane 6,5
00  // 49 x1y16 INMUX plane 8,7
00  // 50 x1y16 INMUX plane 10,9
00  // 51 x1y16 INMUX plane 12,11
00  // 52 x2y15 INMUX plane 2,1
00  // 53 x2y15 INMUX plane 4,3
00  // 54 x2y15 INMUX plane 6,5
00  // 55 x2y15 INMUX plane 8,7
00  // 56 x2y15 INMUX plane 10,9
00  // 57 x2y15 INMUX plane 12,11
00  // 58 x2y16 INMUX plane 2,1
00  // 59 x2y16 INMUX plane 4,3
00  // 60 x2y16 INMUX plane 6,5
00  // 61 x2y16 INMUX plane 8,7
00  // 62 x2y16 INMUX plane 10,9
00  // 63 x2y16 INMUX plane 12,11
00  // 64 x2y16 SB_BIG plane 1
00  // 65 x2y16 SB_BIG plane 1
20  // 66 x2y16 SB_DRIVE plane 2,1
42  // 67 x2y16 SB_BIG plane 2
0C  // 68 x2y16 SB_BIG plane 2
79 // -- CRC low byte
A7 // -- CRC high byte


// Config Latches on x17y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 65E4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
08 // y_sel: 15
8E // -- CRC low byte
A7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 65EC
45 // Length: 69
34 // -- CRC low byte
2D // -- CRC high byte
00  //  0 x17y15 CPE[0]
00  //  1 x17y15 CPE[1]
00  //  2 x17y15 CPE[2]
00  //  3 x17y15 CPE[3]
00  //  4 x17y15 CPE[4]
00  //  5 x17y15 CPE[5]
00  //  6 x17y15 CPE[6]
00  //  7 x17y15 CPE[7]
00  //  8 x17y15 CPE[8]
00  //  9 x17y15 CPE[9]
00  // 10 x17y16 CPE[0]
00  // 11 x17y16 CPE[1]
00  // 12 x17y16 CPE[2]
00  // 13 x17y16 CPE[3]
00  // 14 x17y16 CPE[4]
00  // 15 x17y16 CPE[5]
00  // 16 x17y16 CPE[6]
00  // 17 x17y16 CPE[7]
00  // 18 x17y16 CPE[8]
00  // 19 x17y16 CPE[9]
00  // 20 x18y15 CPE[0]
00  // 21 x18y15 CPE[1]
00  // 22 x18y15 CPE[2]
00  // 23 x18y15 CPE[3]
00  // 24 x18y15 CPE[4]
00  // 25 x18y15 CPE[5]
00  // 26 x18y15 CPE[6]
00  // 27 x18y15 CPE[7]
00  // 28 x18y15 CPE[8]
00  // 29 x18y15 CPE[9]
00  // 30 x18y16 CPE[0]
00  // 31 x18y16 CPE[1]
00  // 32 x18y16 CPE[2]
00  // 33 x18y16 CPE[3]
00  // 34 x18y16 CPE[4]
00  // 35 x18y16 CPE[5]
00  // 36 x18y16 CPE[6]
00  // 37 x18y16 CPE[7]
00  // 38 x18y16 CPE[8]
00  // 39 x18y16 CPE[9]
00  // 40 x17y15 INMUX plane 2,1
00  // 41 x17y15 INMUX plane 4,3
00  // 42 x17y15 INMUX plane 6,5
00  // 43 x17y15 INMUX plane 8,7
00  // 44 x17y15 INMUX plane 10,9
00  // 45 x17y15 INMUX plane 12,11
00  // 46 x17y16 INMUX plane 2,1
00  // 47 x17y16 INMUX plane 4,3
00  // 48 x17y16 INMUX plane 6,5
00  // 49 x17y16 INMUX plane 8,7
00  // 50 x17y16 INMUX plane 10,9
00  // 51 x17y16 INMUX plane 12,11
00  // 52 x18y15 INMUX plane 2,1
00  // 53 x18y15 INMUX plane 4,3
00  // 54 x18y15 INMUX plane 6,5
00  // 55 x18y15 INMUX plane 8,7
00  // 56 x18y15 INMUX plane 10,9
00  // 57 x18y15 INMUX plane 12,11
00  // 58 x18y16 INMUX plane 2,1
00  // 59 x18y16 INMUX plane 4,3
00  // 60 x18y16 INMUX plane 6,5
00  // 61 x18y16 INMUX plane 8,7
00  // 62 x18y16 INMUX plane 10,9
00  // 63 x18y16 INMUX plane 12,11
00  // 64 x18y16 SB_BIG plane 1
00  // 65 x18y16 SB_BIG plane 1
40  // 66 x18y16 SB_DRIVE plane 2,1
00  // 67 x18y16 SB_BIG plane 2
0C  // 68 x18y16 SB_BIG plane 2
A6 // -- CRC low byte
8C // -- CRC high byte


// Config Latches on x19y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6637     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
08 // y_sel: 15
E6 // -- CRC low byte
8D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 663F
5A // Length: 90
42 // -- CRC low byte
C5 // -- CRC high byte
00  //  0 x19y15 CPE[0]
00  //  1 x19y15 CPE[1]
00  //  2 x19y15 CPE[2]
00  //  3 x19y15 CPE[3]
00  //  4 x19y15 CPE[4]
00  //  5 x19y15 CPE[5]
00  //  6 x19y15 CPE[6]
00  //  7 x19y15 CPE[7]
00  //  8 x19y15 CPE[8]
00  //  9 x19y15 CPE[9]
00  // 10 x19y16 CPE[0]
00  // 11 x19y16 CPE[1]
00  // 12 x19y16 CPE[2]
00  // 13 x19y16 CPE[3]
00  // 14 x19y16 CPE[4]
00  // 15 x19y16 CPE[5]
00  // 16 x19y16 CPE[6]
00  // 17 x19y16 CPE[7]
00  // 18 x19y16 CPE[8]
00  // 19 x19y16 CPE[9]
00  // 20 x20y15 CPE[0]
00  // 21 x20y15 CPE[1]
00  // 22 x20y15 CPE[2]
00  // 23 x20y15 CPE[3]
00  // 24 x20y15 CPE[4]
00  // 25 x20y15 CPE[5]
00  // 26 x20y15 CPE[6]
00  // 27 x20y15 CPE[7]
00  // 28 x20y15 CPE[8]
00  // 29 x20y15 CPE[9]
00  // 30 x20y16 CPE[0]
00  // 31 x20y16 CPE[1]
00  // 32 x20y16 CPE[2]
00  // 33 x20y16 CPE[3]
00  // 34 x20y16 CPE[4]
00  // 35 x20y16 CPE[5]
00  // 36 x20y16 CPE[6]
00  // 37 x20y16 CPE[7]
00  // 38 x20y16 CPE[8]
00  // 39 x20y16 CPE[9]
00  // 40 x19y15 INMUX plane 2,1
00  // 41 x19y15 INMUX plane 4,3
00  // 42 x19y15 INMUX plane 6,5
00  // 43 x19y15 INMUX plane 8,7
00  // 44 x19y15 INMUX plane 10,9
00  // 45 x19y15 INMUX plane 12,11
00  // 46 x19y16 INMUX plane 2,1
00  // 47 x19y16 INMUX plane 4,3
00  // 48 x19y16 INMUX plane 6,5
00  // 49 x19y16 INMUX plane 8,7
00  // 50 x19y16 INMUX plane 10,9
00  // 51 x19y16 INMUX plane 12,11
00  // 52 x20y15 INMUX plane 2,1
00  // 53 x20y15 INMUX plane 4,3
00  // 54 x20y15 INMUX plane 6,5
00  // 55 x20y15 INMUX plane 8,7
00  // 56 x20y15 INMUX plane 10,9
01  // 57 x20y15 INMUX plane 12,11
00  // 58 x20y16 INMUX plane 2,1
00  // 59 x20y16 INMUX plane 4,3
00  // 60 x20y16 INMUX plane 6,5
00  // 61 x20y16 INMUX plane 8,7
00  // 62 x20y16 INMUX plane 10,9
00  // 63 x20y16 INMUX plane 12,11
00  // 64 x19y15 SB_BIG plane 1
00  // 65 x19y15 SB_BIG plane 1
00  // 66 x19y15 SB_DRIVE plane 2,1
00  // 67 x19y15 SB_BIG plane 2
00  // 68 x19y15 SB_BIG plane 2
00  // 69 x19y15 SB_BIG plane 3
00  // 70 x19y15 SB_BIG plane 3
00  // 71 x19y15 SB_DRIVE plane 4,3
00  // 72 x19y15 SB_BIG plane 4
00  // 73 x19y15 SB_BIG plane 4
00  // 74 x19y15 SB_BIG plane 5
00  // 75 x19y15 SB_BIG plane 5
00  // 76 x19y15 SB_DRIVE plane 6,5
00  // 77 x19y15 SB_BIG plane 6
00  // 78 x19y15 SB_BIG plane 6
00  // 79 x19y15 SB_BIG plane 7
00  // 80 x19y15 SB_BIG plane 7
00  // 81 x19y15 SB_DRIVE plane 8,7
00  // 82 x19y15 SB_BIG plane 8
00  // 83 x19y15 SB_BIG plane 8
00  // 84 x19y15 SB_BIG plane 9
00  // 85 x19y15 SB_BIG plane 9
00  // 86 x19y15 SB_DRIVE plane 10,9
00  // 87 x19y15 SB_BIG plane 10
00  // 88 x19y15 SB_BIG plane 10
39  // 89 x19y15 SB_BIG plane 11
9B // -- CRC low byte
5C // -- CRC high byte


// Config Latches on x21y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 669F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
08 // y_sel: 15
3E // -- CRC low byte
94 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 66A7
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x21y15 CPE[0]
00  //  1 x21y15 CPE[1]
00  //  2 x21y15 CPE[2]
00  //  3 x21y15 CPE[3]
00  //  4 x21y15 CPE[4]
00  //  5 x21y15 CPE[5]
00  //  6 x21y15 CPE[6]
00  //  7 x21y15 CPE[7]
00  //  8 x21y15 CPE[8]
00  //  9 x21y15 CPE[9]
00  // 10 x21y16 CPE[0]
00  // 11 x21y16 CPE[1]
00  // 12 x21y16 CPE[2]
00  // 13 x21y16 CPE[3]
00  // 14 x21y16 CPE[4]
00  // 15 x21y16 CPE[5]
00  // 16 x21y16 CPE[6]
00  // 17 x21y16 CPE[7]
00  // 18 x21y16 CPE[8]
00  // 19 x21y16 CPE[9]
00  // 20 x22y15 CPE[0]
00  // 21 x22y15 CPE[1]
00  // 22 x22y15 CPE[2]
00  // 23 x22y15 CPE[3]
00  // 24 x22y15 CPE[4]
00  // 25 x22y15 CPE[5]
00  // 26 x22y15 CPE[6]
00  // 27 x22y15 CPE[7]
00  // 28 x22y15 CPE[8]
00  // 29 x22y15 CPE[9]
00  // 30 x22y16 CPE[0]
00  // 31 x22y16 CPE[1]
00  // 32 x22y16 CPE[2]
00  // 33 x22y16 CPE[3]
00  // 34 x22y16 CPE[4]
00  // 35 x22y16 CPE[5]
00  // 36 x22y16 CPE[6]
00  // 37 x22y16 CPE[7]
00  // 38 x22y16 CPE[8]
00  // 39 x22y16 CPE[9]
00  // 40 x21y15 INMUX plane 2,1
00  // 41 x21y15 INMUX plane 4,3
00  // 42 x21y15 INMUX plane 6,5
00  // 43 x21y15 INMUX plane 8,7
00  // 44 x21y15 INMUX plane 10,9
01  // 45 x21y15 INMUX plane 12,11
8D // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x23y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 66DB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
08 // y_sel: 15
36 // -- CRC low byte
D9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 66E3
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x23y15 CPE[0]
00  //  1 x23y15 CPE[1]
00  //  2 x23y15 CPE[2]
00  //  3 x23y15 CPE[3]
00  //  4 x23y15 CPE[4]
00  //  5 x23y15 CPE[5]
00  //  6 x23y15 CPE[6]
00  //  7 x23y15 CPE[7]
00  //  8 x23y15 CPE[8]
00  //  9 x23y15 CPE[9]
00  // 10 x23y16 CPE[0]
00  // 11 x23y16 CPE[1]
00  // 12 x23y16 CPE[2]
00  // 13 x23y16 CPE[3]
00  // 14 x23y16 CPE[4]
00  // 15 x23y16 CPE[5]
00  // 16 x23y16 CPE[6]
00  // 17 x23y16 CPE[7]
00  // 18 x23y16 CPE[8]
00  // 19 x23y16 CPE[9]
00  // 20 x24y15 CPE[0]
00  // 21 x24y15 CPE[1]
00  // 22 x24y15 CPE[2]
00  // 23 x24y15 CPE[3]
00  // 24 x24y15 CPE[4]
00  // 25 x24y15 CPE[5]
00  // 26 x24y15 CPE[6]
00  // 27 x24y15 CPE[7]
00  // 28 x24y15 CPE[8]
00  // 29 x24y15 CPE[9]
00  // 30 x24y16 CPE[0]
00  // 31 x24y16 CPE[1]
00  // 32 x24y16 CPE[2]
00  // 33 x24y16 CPE[3]
00  // 34 x24y16 CPE[4]
00  // 35 x24y16 CPE[5]
00  // 36 x24y16 CPE[6]
00  // 37 x24y16 CPE[7]
00  // 38 x24y16 CPE[8]
00  // 39 x24y16 CPE[9]
00  // 40 x23y15 INMUX plane 2,1
00  // 41 x23y15 INMUX plane 4,3
00  // 42 x23y15 INMUX plane 6,5
00  // 43 x23y15 INMUX plane 8,7
00  // 44 x23y15 INMUX plane 10,9
00  // 45 x23y15 INMUX plane 12,11
00  // 46 x23y16 INMUX plane 2,1
00  // 47 x23y16 INMUX plane 4,3
00  // 48 x23y16 INMUX plane 6,5
00  // 49 x23y16 INMUX plane 8,7
00  // 50 x23y16 INMUX plane 10,9
00  // 51 x23y16 INMUX plane 12,11
00  // 52 x24y15 INMUX plane 2,1
00  // 53 x24y15 INMUX plane 4,3
00  // 54 x24y15 INMUX plane 6,5
00  // 55 x24y15 INMUX plane 8,7
00  // 56 x24y15 INMUX plane 10,9
00  // 57 x24y15 INMUX plane 12,11
00  // 58 x24y16 INMUX plane 2,1
00  // 59 x24y16 INMUX plane 4,3
00  // 60 x24y16 INMUX plane 6,5
00  // 61 x24y16 INMUX plane 8,7
00  // 62 x24y16 INMUX plane 10,9
00  // 63 x24y16 INMUX plane 12,11
00  // 64 x23y15 SB_BIG plane 1
00  // 65 x23y15 SB_BIG plane 1
00  // 66 x23y15 SB_DRIVE plane 2,1
00  // 67 x23y15 SB_BIG plane 2
00  // 68 x23y15 SB_BIG plane 2
00  // 69 x23y15 SB_BIG plane 3
00  // 70 x23y15 SB_BIG plane 3
00  // 71 x23y15 SB_DRIVE plane 4,3
00  // 72 x23y15 SB_BIG plane 4
00  // 73 x23y15 SB_BIG plane 4
00  // 74 x23y15 SB_BIG plane 5
00  // 75 x23y15 SB_BIG plane 5
00  // 76 x23y15 SB_DRIVE plane 6,5
00  // 77 x23y15 SB_BIG plane 6
00  // 78 x23y15 SB_BIG plane 6
00  // 79 x23y15 SB_BIG plane 7
00  // 80 x23y15 SB_BIG plane 7
00  // 81 x23y15 SB_DRIVE plane 8,7
00  // 82 x23y15 SB_BIG plane 8
00  // 83 x23y15 SB_BIG plane 8
00  // 84 x23y15 SB_BIG plane 9
00  // 85 x23y15 SB_BIG plane 9
00  // 86 x23y15 SB_DRIVE plane 10,9
00  // 87 x23y15 SB_BIG plane 10
00  // 88 x23y15 SB_BIG plane 10
00  // 89 x23y15 SB_BIG plane 11
00  // 90 x23y15 SB_BIG plane 11
04  // 91 x23y15 SB_DRIVE plane 12,11
F6 // -- CRC low byte
3B // -- CRC high byte


// Config Latches on x33y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6745     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
08 // y_sel: 15
DF // -- CRC low byte
FC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 674D
45 // Length: 69
34 // -- CRC low byte
2D // -- CRC high byte
00  //  0 x33y15 CPE[0]
00  //  1 x33y15 CPE[1]
00  //  2 x33y15 CPE[2]
00  //  3 x33y15 CPE[3]
00  //  4 x33y15 CPE[4]
00  //  5 x33y15 CPE[5]
00  //  6 x33y15 CPE[6]
00  //  7 x33y15 CPE[7]
00  //  8 x33y15 CPE[8]
00  //  9 x33y15 CPE[9]
00  // 10 x33y16 CPE[0]
00  // 11 x33y16 CPE[1]
00  // 12 x33y16 CPE[2]
00  // 13 x33y16 CPE[3]
00  // 14 x33y16 CPE[4]
00  // 15 x33y16 CPE[5]
00  // 16 x33y16 CPE[6]
00  // 17 x33y16 CPE[7]
00  // 18 x33y16 CPE[8]
00  // 19 x33y16 CPE[9]
00  // 20 x34y15 CPE[0]
00  // 21 x34y15 CPE[1]
00  // 22 x34y15 CPE[2]
00  // 23 x34y15 CPE[3]
00  // 24 x34y15 CPE[4]
00  // 25 x34y15 CPE[5]
00  // 26 x34y15 CPE[6]
00  // 27 x34y15 CPE[7]
00  // 28 x34y15 CPE[8]
00  // 29 x34y15 CPE[9]
00  // 30 x34y16 CPE[0]
00  // 31 x34y16 CPE[1]
00  // 32 x34y16 CPE[2]
00  // 33 x34y16 CPE[3]
00  // 34 x34y16 CPE[4]
00  // 35 x34y16 CPE[5]
00  // 36 x34y16 CPE[6]
00  // 37 x34y16 CPE[7]
00  // 38 x34y16 CPE[8]
00  // 39 x34y16 CPE[9]
00  // 40 x33y15 INMUX plane 2,1
00  // 41 x33y15 INMUX plane 4,3
00  // 42 x33y15 INMUX plane 6,5
00  // 43 x33y15 INMUX plane 8,7
00  // 44 x33y15 INMUX plane 10,9
00  // 45 x33y15 INMUX plane 12,11
00  // 46 x33y16 INMUX plane 2,1
00  // 47 x33y16 INMUX plane 4,3
00  // 48 x33y16 INMUX plane 6,5
00  // 49 x33y16 INMUX plane 8,7
00  // 50 x33y16 INMUX plane 10,9
00  // 51 x33y16 INMUX plane 12,11
00  // 52 x34y15 INMUX plane 2,1
00  // 53 x34y15 INMUX plane 4,3
00  // 54 x34y15 INMUX plane 6,5
00  // 55 x34y15 INMUX plane 8,7
00  // 56 x34y15 INMUX plane 10,9
00  // 57 x34y15 INMUX plane 12,11
00  // 58 x34y16 INMUX plane 2,1
00  // 59 x34y16 INMUX plane 4,3
00  // 60 x34y16 INMUX plane 6,5
00  // 61 x34y16 INMUX plane 8,7
00  // 62 x34y16 INMUX plane 10,9
00  // 63 x34y16 INMUX plane 12,11
00  // 64 x34y16 SB_BIG plane 1
00  // 65 x34y16 SB_BIG plane 1
40  // 66 x34y16 SB_DRIVE plane 2,1
00  // 67 x34y16 SB_BIG plane 2
0C  // 68 x34y16 SB_BIG plane 2
A6 // -- CRC low byte
8C // -- CRC high byte


// Config Latches on x39y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6798     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
08 // y_sel: 15
67 // -- CRC low byte
82 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 67A0
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x39y15 CPE[0]
00  //  1 x39y15 CPE[1]
00  //  2 x39y15 CPE[2]
00  //  3 x39y15 CPE[3]
00  //  4 x39y15 CPE[4]
00  //  5 x39y15 CPE[5]
00  //  6 x39y15 CPE[6]
00  //  7 x39y15 CPE[7]
00  //  8 x39y15 CPE[8]
00  //  9 x39y15 CPE[9]
00  // 10 x39y16 CPE[0]
00  // 11 x39y16 CPE[1]
00  // 12 x39y16 CPE[2]
00  // 13 x39y16 CPE[3]
00  // 14 x39y16 CPE[4]
00  // 15 x39y16 CPE[5]
00  // 16 x39y16 CPE[6]
00  // 17 x39y16 CPE[7]
00  // 18 x39y16 CPE[8]
00  // 19 x39y16 CPE[9]
00  // 20 x40y15 CPE[0]
00  // 21 x40y15 CPE[1]
00  // 22 x40y15 CPE[2]
00  // 23 x40y15 CPE[3]
00  // 24 x40y15 CPE[4]
00  // 25 x40y15 CPE[5]
00  // 26 x40y15 CPE[6]
00  // 27 x40y15 CPE[7]
00  // 28 x40y15 CPE[8]
00  // 29 x40y15 CPE[9]
00  // 30 x40y16 CPE[0]
00  // 31 x40y16 CPE[1]
00  // 32 x40y16 CPE[2]
00  // 33 x40y16 CPE[3]
00  // 34 x40y16 CPE[4]
00  // 35 x40y16 CPE[5]
00  // 36 x40y16 CPE[6]
00  // 37 x40y16 CPE[7]
00  // 38 x40y16 CPE[8]
00  // 39 x40y16 CPE[9]
00  // 40 x39y15 INMUX plane 2,1
00  // 41 x39y15 INMUX plane 4,3
00  // 42 x39y15 INMUX plane 6,5
00  // 43 x39y15 INMUX plane 8,7
00  // 44 x39y15 INMUX plane 10,9
00  // 45 x39y15 INMUX plane 12,11
00  // 46 x39y16 INMUX plane 2,1
00  // 47 x39y16 INMUX plane 4,3
00  // 48 x39y16 INMUX plane 6,5
00  // 49 x39y16 INMUX plane 8,7
00  // 50 x39y16 INMUX plane 10,9
00  // 51 x39y16 INMUX plane 12,11
00  // 52 x40y15 INMUX plane 2,1
00  // 53 x40y15 INMUX plane 4,3
00  // 54 x40y15 INMUX plane 6,5
00  // 55 x40y15 INMUX plane 8,7
00  // 56 x40y15 INMUX plane 10,9
01  // 57 x40y15 INMUX plane 12,11
00  // 58 x40y16 INMUX plane 2,1
00  // 59 x40y16 INMUX plane 4,3
00  // 60 x40y16 INMUX plane 6,5
00  // 61 x40y16 INMUX plane 8,7
00  // 62 x40y16 INMUX plane 10,9
00  // 63 x40y16 INMUX plane 12,11
00  // 64 x39y15 SB_BIG plane 1
00  // 65 x39y15 SB_BIG plane 1
00  // 66 x39y15 SB_DRIVE plane 2,1
00  // 67 x39y15 SB_BIG plane 2
00  // 68 x39y15 SB_BIG plane 2
00  // 69 x39y15 SB_BIG plane 3
00  // 70 x39y15 SB_BIG plane 3
00  // 71 x39y15 SB_DRIVE plane 4,3
00  // 72 x39y15 SB_BIG plane 4
00  // 73 x39y15 SB_BIG plane 4
00  // 74 x39y15 SB_BIG plane 5
00  // 75 x39y15 SB_BIG plane 5
00  // 76 x39y15 SB_DRIVE plane 6,5
00  // 77 x39y15 SB_BIG plane 6
00  // 78 x39y15 SB_BIG plane 6
00  // 79 x39y15 SB_BIG plane 7
00  // 80 x39y15 SB_BIG plane 7
00  // 81 x39y15 SB_DRIVE plane 8,7
00  // 82 x39y15 SB_BIG plane 8
00  // 83 x39y15 SB_BIG plane 8
00  // 84 x39y15 SB_BIG plane 9
00  // 85 x39y15 SB_BIG plane 9
00  // 86 x39y15 SB_DRIVE plane 10,9
00  // 87 x39y15 SB_BIG plane 10
00  // 88 x39y15 SB_BIG plane 10
39  // 89 x39y15 SB_BIG plane 11
00  // 90 x39y15 SB_BIG plane 11
01  // 91 x39y15 SB_DRIVE plane 12,11
D2 // -- CRC low byte
7B // -- CRC high byte


// Config Latches on x41y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6802     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
08 // y_sel: 15
BF // -- CRC low byte
9B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 680A
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x41y15 CPE[0]
00  //  1 x41y15 CPE[1]
00  //  2 x41y15 CPE[2]
00  //  3 x41y15 CPE[3]
00  //  4 x41y15 CPE[4]
00  //  5 x41y15 CPE[5]
00  //  6 x41y15 CPE[6]
00  //  7 x41y15 CPE[7]
00  //  8 x41y15 CPE[8]
00  //  9 x41y15 CPE[9]
00  // 10 x41y16 CPE[0]
00  // 11 x41y16 CPE[1]
00  // 12 x41y16 CPE[2]
00  // 13 x41y16 CPE[3]
00  // 14 x41y16 CPE[4]
00  // 15 x41y16 CPE[5]
00  // 16 x41y16 CPE[6]
00  // 17 x41y16 CPE[7]
00  // 18 x41y16 CPE[8]
00  // 19 x41y16 CPE[9]
00  // 20 x42y15 CPE[0]
00  // 21 x42y15 CPE[1]
00  // 22 x42y15 CPE[2]
00  // 23 x42y15 CPE[3]
00  // 24 x42y15 CPE[4]
00  // 25 x42y15 CPE[5]
00  // 26 x42y15 CPE[6]
00  // 27 x42y15 CPE[7]
00  // 28 x42y15 CPE[8]
00  // 29 x42y15 CPE[9]
00  // 30 x42y16 CPE[0]
00  // 31 x42y16 CPE[1]
00  // 32 x42y16 CPE[2]
00  // 33 x42y16 CPE[3]
00  // 34 x42y16 CPE[4]
00  // 35 x42y16 CPE[5]
00  // 36 x42y16 CPE[6]
00  // 37 x42y16 CPE[7]
00  // 38 x42y16 CPE[8]
00  // 39 x42y16 CPE[9]
00  // 40 x41y15 INMUX plane 2,1
00  // 41 x41y15 INMUX plane 4,3
00  // 42 x41y15 INMUX plane 6,5
00  // 43 x41y15 INMUX plane 8,7
00  // 44 x41y15 INMUX plane 10,9
01  // 45 x41y15 INMUX plane 12,11
8D // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x49y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 683E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
08 // y_sel: 15
1F // -- CRC low byte
32 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6846
45 // Length: 69
34 // -- CRC low byte
2D // -- CRC high byte
00  //  0 x49y15 CPE[0]
00  //  1 x49y15 CPE[1]
00  //  2 x49y15 CPE[2]
00  //  3 x49y15 CPE[3]
00  //  4 x49y15 CPE[4]
00  //  5 x49y15 CPE[5]
00  //  6 x49y15 CPE[6]
00  //  7 x49y15 CPE[7]
00  //  8 x49y15 CPE[8]
00  //  9 x49y15 CPE[9]
00  // 10 x49y16 CPE[0]
00  // 11 x49y16 CPE[1]
00  // 12 x49y16 CPE[2]
00  // 13 x49y16 CPE[3]
00  // 14 x49y16 CPE[4]
00  // 15 x49y16 CPE[5]
00  // 16 x49y16 CPE[6]
00  // 17 x49y16 CPE[7]
00  // 18 x49y16 CPE[8]
00  // 19 x49y16 CPE[9]
00  // 20 x50y15 CPE[0]
00  // 21 x50y15 CPE[1]
00  // 22 x50y15 CPE[2]
00  // 23 x50y15 CPE[3]
00  // 24 x50y15 CPE[4]
00  // 25 x50y15 CPE[5]
00  // 26 x50y15 CPE[6]
00  // 27 x50y15 CPE[7]
00  // 28 x50y15 CPE[8]
00  // 29 x50y15 CPE[9]
00  // 30 x50y16 CPE[0]
00  // 31 x50y16 CPE[1]
00  // 32 x50y16 CPE[2]
00  // 33 x50y16 CPE[3]
00  // 34 x50y16 CPE[4]
00  // 35 x50y16 CPE[5]
00  // 36 x50y16 CPE[6]
00  // 37 x50y16 CPE[7]
00  // 38 x50y16 CPE[8]
00  // 39 x50y16 CPE[9]
00  // 40 x49y15 INMUX plane 2,1
00  // 41 x49y15 INMUX plane 4,3
00  // 42 x49y15 INMUX plane 6,5
00  // 43 x49y15 INMUX plane 8,7
00  // 44 x49y15 INMUX plane 10,9
00  // 45 x49y15 INMUX plane 12,11
00  // 46 x49y16 INMUX plane 2,1
00  // 47 x49y16 INMUX plane 4,3
00  // 48 x49y16 INMUX plane 6,5
00  // 49 x49y16 INMUX plane 8,7
00  // 50 x49y16 INMUX plane 10,9
00  // 51 x49y16 INMUX plane 12,11
00  // 52 x50y15 INMUX plane 2,1
00  // 53 x50y15 INMUX plane 4,3
00  // 54 x50y15 INMUX plane 6,5
00  // 55 x50y15 INMUX plane 8,7
00  // 56 x50y15 INMUX plane 10,9
00  // 57 x50y15 INMUX plane 12,11
00  // 58 x50y16 INMUX plane 2,1
00  // 59 x50y16 INMUX plane 4,3
00  // 60 x50y16 INMUX plane 6,5
00  // 61 x50y16 INMUX plane 8,7
00  // 62 x50y16 INMUX plane 10,9
00  // 63 x50y16 INMUX plane 12,11
00  // 64 x50y16 SB_BIG plane 1
00  // 65 x50y16 SB_BIG plane 1
40  // 66 x50y16 SB_DRIVE plane 2,1
00  // 67 x50y16 SB_BIG plane 2
0E  // 68 x50y16 SB_BIG plane 2
B4 // -- CRC low byte
AF // -- CRC high byte


// Config Latches on x55y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6891     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1C // x_sel: 55
08 // y_sel: 15
A7 // -- CRC low byte
4C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6899
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x55y15 CPE[0]
00  //  1 x55y15 CPE[1]
00  //  2 x55y15 CPE[2]
00  //  3 x55y15 CPE[3]
00  //  4 x55y15 CPE[4]
00  //  5 x55y15 CPE[5]
00  //  6 x55y15 CPE[6]
00  //  7 x55y15 CPE[7]
00  //  8 x55y15 CPE[8]
00  //  9 x55y15 CPE[9]
00  // 10 x55y16 CPE[0]
00  // 11 x55y16 CPE[1]
00  // 12 x55y16 CPE[2]
00  // 13 x55y16 CPE[3]
00  // 14 x55y16 CPE[4]
00  // 15 x55y16 CPE[5]
00  // 16 x55y16 CPE[6]
00  // 17 x55y16 CPE[7]
00  // 18 x55y16 CPE[8]
00  // 19 x55y16 CPE[9]
00  // 20 x56y15 CPE[0]
00  // 21 x56y15 CPE[1]
00  // 22 x56y15 CPE[2]
00  // 23 x56y15 CPE[3]
00  // 24 x56y15 CPE[4]
00  // 25 x56y15 CPE[5]
00  // 26 x56y15 CPE[6]
00  // 27 x56y15 CPE[7]
00  // 28 x56y15 CPE[8]
00  // 29 x56y15 CPE[9]
00  // 30 x56y16 CPE[0]
00  // 31 x56y16 CPE[1]
00  // 32 x56y16 CPE[2]
00  // 33 x56y16 CPE[3]
00  // 34 x56y16 CPE[4]
00  // 35 x56y16 CPE[5]
00  // 36 x56y16 CPE[6]
00  // 37 x56y16 CPE[7]
00  // 38 x56y16 CPE[8]
00  // 39 x56y16 CPE[9]
00  // 40 x55y15 INMUX plane 2,1
00  // 41 x55y15 INMUX plane 4,3
00  // 42 x55y15 INMUX plane 6,5
00  // 43 x55y15 INMUX plane 8,7
00  // 44 x55y15 INMUX plane 10,9
00  // 45 x55y15 INMUX plane 12,11
00  // 46 x55y16 INMUX plane 2,1
00  // 47 x55y16 INMUX plane 4,3
00  // 48 x55y16 INMUX plane 6,5
00  // 49 x55y16 INMUX plane 8,7
00  // 50 x55y16 INMUX plane 10,9
00  // 51 x55y16 INMUX plane 12,11
00  // 52 x56y15 INMUX plane 2,1
00  // 53 x56y15 INMUX plane 4,3
00  // 54 x56y15 INMUX plane 6,5
00  // 55 x56y15 INMUX plane 8,7
00  // 56 x56y15 INMUX plane 10,9
01  // 57 x56y15 INMUX plane 12,11
00  // 58 x56y16 INMUX plane 2,1
00  // 59 x56y16 INMUX plane 4,3
00  // 60 x56y16 INMUX plane 6,5
00  // 61 x56y16 INMUX plane 8,7
00  // 62 x56y16 INMUX plane 10,9
00  // 63 x56y16 INMUX plane 12,11
00  // 64 x55y15 SB_BIG plane 1
00  // 65 x55y15 SB_BIG plane 1
00  // 66 x55y15 SB_DRIVE plane 2,1
00  // 67 x55y15 SB_BIG plane 2
00  // 68 x55y15 SB_BIG plane 2
00  // 69 x55y15 SB_BIG plane 3
00  // 70 x55y15 SB_BIG plane 3
00  // 71 x55y15 SB_DRIVE plane 4,3
00  // 72 x55y15 SB_BIG plane 4
00  // 73 x55y15 SB_BIG plane 4
00  // 74 x55y15 SB_BIG plane 5
00  // 75 x55y15 SB_BIG plane 5
00  // 76 x55y15 SB_DRIVE plane 6,5
00  // 77 x55y15 SB_BIG plane 6
00  // 78 x55y15 SB_BIG plane 6
00  // 79 x55y15 SB_BIG plane 7
00  // 80 x55y15 SB_BIG plane 7
00  // 81 x55y15 SB_DRIVE plane 8,7
00  // 82 x55y15 SB_BIG plane 8
00  // 83 x55y15 SB_BIG plane 8
00  // 84 x55y15 SB_BIG plane 9
00  // 85 x55y15 SB_BIG plane 9
00  // 86 x55y15 SB_DRIVE plane 10,9
00  // 87 x55y15 SB_BIG plane 10
00  // 88 x55y15 SB_BIG plane 10
31  // 89 x55y15 SB_BIG plane 11
00  // 90 x55y15 SB_BIG plane 11
01  // 91 x55y15 SB_DRIVE plane 12,11
10 // -- CRC low byte
BD // -- CRC high byte


// Config Latches on x57y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 68FB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1D // x_sel: 57
08 // y_sel: 15
7F // -- CRC low byte
55 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6903
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x57y15 CPE[0]
00  //  1 x57y15 CPE[1]
00  //  2 x57y15 CPE[2]
00  //  3 x57y15 CPE[3]
00  //  4 x57y15 CPE[4]
00  //  5 x57y15 CPE[5]
00  //  6 x57y15 CPE[6]
00  //  7 x57y15 CPE[7]
00  //  8 x57y15 CPE[8]
00  //  9 x57y15 CPE[9]
00  // 10 x57y16 CPE[0]
00  // 11 x57y16 CPE[1]
00  // 12 x57y16 CPE[2]
00  // 13 x57y16 CPE[3]
00  // 14 x57y16 CPE[4]
00  // 15 x57y16 CPE[5]
00  // 16 x57y16 CPE[6]
00  // 17 x57y16 CPE[7]
00  // 18 x57y16 CPE[8]
00  // 19 x57y16 CPE[9]
00  // 20 x58y15 CPE[0]
00  // 21 x58y15 CPE[1]
00  // 22 x58y15 CPE[2]
00  // 23 x58y15 CPE[3]
00  // 24 x58y15 CPE[4]
00  // 25 x58y15 CPE[5]
00  // 26 x58y15 CPE[6]
00  // 27 x58y15 CPE[7]
00  // 28 x58y15 CPE[8]
00  // 29 x58y15 CPE[9]
00  // 30 x58y16 CPE[0]
00  // 31 x58y16 CPE[1]
00  // 32 x58y16 CPE[2]
00  // 33 x58y16 CPE[3]
00  // 34 x58y16 CPE[4]
00  // 35 x58y16 CPE[5]
00  // 36 x58y16 CPE[6]
00  // 37 x58y16 CPE[7]
00  // 38 x58y16 CPE[8]
00  // 39 x58y16 CPE[9]
00  // 40 x57y15 INMUX plane 2,1
00  // 41 x57y15 INMUX plane 4,3
00  // 42 x57y15 INMUX plane 6,5
00  // 43 x57y15 INMUX plane 8,7
00  // 44 x57y15 INMUX plane 10,9
01  // 45 x57y15 INMUX plane 12,11
8D // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x59y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6937     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1E // x_sel: 59
08 // y_sel: 15
17 // -- CRC low byte
7F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 693F
5A // Length: 90
42 // -- CRC low byte
C5 // -- CRC high byte
00  //  0 x59y15 CPE[0]
00  //  1 x59y15 CPE[1]
00  //  2 x59y15 CPE[2]
00  //  3 x59y15 CPE[3]
00  //  4 x59y15 CPE[4]
00  //  5 x59y15 CPE[5]
00  //  6 x59y15 CPE[6]
00  //  7 x59y15 CPE[7]
00  //  8 x59y15 CPE[8]
00  //  9 x59y15 CPE[9]
00  // 10 x59y16 CPE[0]
00  // 11 x59y16 CPE[1]
00  // 12 x59y16 CPE[2]
00  // 13 x59y16 CPE[3]
00  // 14 x59y16 CPE[4]
00  // 15 x59y16 CPE[5]
00  // 16 x59y16 CPE[6]
00  // 17 x59y16 CPE[7]
00  // 18 x59y16 CPE[8]
00  // 19 x59y16 CPE[9]
00  // 20 x60y15 CPE[0]
00  // 21 x60y15 CPE[1]
00  // 22 x60y15 CPE[2]
00  // 23 x60y15 CPE[3]
00  // 24 x60y15 CPE[4]
00  // 25 x60y15 CPE[5]
00  // 26 x60y15 CPE[6]
00  // 27 x60y15 CPE[7]
00  // 28 x60y15 CPE[8]
00  // 29 x60y15 CPE[9]
00  // 30 x60y16 CPE[0]
00  // 31 x60y16 CPE[1]
00  // 32 x60y16 CPE[2]
00  // 33 x60y16 CPE[3]
00  // 34 x60y16 CPE[4]
00  // 35 x60y16 CPE[5]
00  // 36 x60y16 CPE[6]
00  // 37 x60y16 CPE[7]
00  // 38 x60y16 CPE[8]
00  // 39 x60y16 CPE[9]
00  // 40 x59y15 INMUX plane 2,1
00  // 41 x59y15 INMUX plane 4,3
00  // 42 x59y15 INMUX plane 6,5
00  // 43 x59y15 INMUX plane 8,7
00  // 44 x59y15 INMUX plane 10,9
00  // 45 x59y15 INMUX plane 12,11
00  // 46 x59y16 INMUX plane 2,1
00  // 47 x59y16 INMUX plane 4,3
00  // 48 x59y16 INMUX plane 6,5
00  // 49 x59y16 INMUX plane 8,7
00  // 50 x59y16 INMUX plane 10,9
00  // 51 x59y16 INMUX plane 12,11
00  // 52 x60y15 INMUX plane 2,1
00  // 53 x60y15 INMUX plane 4,3
00  // 54 x60y15 INMUX plane 6,5
00  // 55 x60y15 INMUX plane 8,7
00  // 56 x60y15 INMUX plane 10,9
01  // 57 x60y15 INMUX plane 12,11
00  // 58 x60y16 INMUX plane 2,1
00  // 59 x60y16 INMUX plane 4,3
00  // 60 x60y16 INMUX plane 6,5
00  // 61 x60y16 INMUX plane 8,7
00  // 62 x60y16 INMUX plane 10,9
00  // 63 x60y16 INMUX plane 12,11
00  // 64 x59y15 SB_BIG plane 1
00  // 65 x59y15 SB_BIG plane 1
00  // 66 x59y15 SB_DRIVE plane 2,1
00  // 67 x59y15 SB_BIG plane 2
00  // 68 x59y15 SB_BIG plane 2
00  // 69 x59y15 SB_BIG plane 3
00  // 70 x59y15 SB_BIG plane 3
00  // 71 x59y15 SB_DRIVE plane 4,3
00  // 72 x59y15 SB_BIG plane 4
00  // 73 x59y15 SB_BIG plane 4
00  // 74 x59y15 SB_BIG plane 5
00  // 75 x59y15 SB_BIG plane 5
00  // 76 x59y15 SB_DRIVE plane 6,5
00  // 77 x59y15 SB_BIG plane 6
00  // 78 x59y15 SB_BIG plane 6
00  // 79 x59y15 SB_BIG plane 7
00  // 80 x59y15 SB_BIG plane 7
00  // 81 x59y15 SB_DRIVE plane 8,7
00  // 82 x59y15 SB_BIG plane 8
00  // 83 x59y15 SB_BIG plane 8
00  // 84 x59y15 SB_BIG plane 9
00  // 85 x59y15 SB_BIG plane 9
00  // 86 x59y15 SB_DRIVE plane 10,9
00  // 87 x59y15 SB_BIG plane 10
00  // 88 x59y15 SB_BIG plane 10
39  // 89 x59y15 SB_BIG plane 11
9B // -- CRC low byte
5C // -- CRC high byte


// Config Latches on x61y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 699F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1F // x_sel: 61
08 // y_sel: 15
CF // -- CRC low byte
66 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 69A7
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x61y15 CPE[0]
00  //  1 x61y15 CPE[1]
00  //  2 x61y15 CPE[2]
00  //  3 x61y15 CPE[3]
00  //  4 x61y15 CPE[4]
00  //  5 x61y15 CPE[5]
00  //  6 x61y15 CPE[6]
00  //  7 x61y15 CPE[7]
00  //  8 x61y15 CPE[8]
00  //  9 x61y15 CPE[9]
00  // 10 x61y16 CPE[0]
00  // 11 x61y16 CPE[1]
00  // 12 x61y16 CPE[2]
00  // 13 x61y16 CPE[3]
00  // 14 x61y16 CPE[4]
00  // 15 x61y16 CPE[5]
00  // 16 x61y16 CPE[6]
00  // 17 x61y16 CPE[7]
00  // 18 x61y16 CPE[8]
00  // 19 x61y16 CPE[9]
00  // 20 x62y15 CPE[0]
00  // 21 x62y15 CPE[1]
00  // 22 x62y15 CPE[2]
00  // 23 x62y15 CPE[3]
00  // 24 x62y15 CPE[4]
00  // 25 x62y15 CPE[5]
00  // 26 x62y15 CPE[6]
00  // 27 x62y15 CPE[7]
00  // 28 x62y15 CPE[8]
00  // 29 x62y15 CPE[9]
00  // 30 x62y16 CPE[0]
00  // 31 x62y16 CPE[1]
00  // 32 x62y16 CPE[2]
00  // 33 x62y16 CPE[3]
00  // 34 x62y16 CPE[4]
00  // 35 x62y16 CPE[5]
00  // 36 x62y16 CPE[6]
00  // 37 x62y16 CPE[7]
00  // 38 x62y16 CPE[8]
00  // 39 x62y16 CPE[9]
00  // 40 x61y15 INMUX plane 2,1
00  // 41 x61y15 INMUX plane 4,3
00  // 42 x61y15 INMUX plane 6,5
00  // 43 x61y15 INMUX plane 8,7
00  // 44 x61y15 INMUX plane 10,9
01  // 45 x61y15 INMUX plane 12,11
8D // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x63y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 69DB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
20 // x_sel: 63
08 // y_sel: 15
A5 // -- CRC low byte
53 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 69E3
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x63y15 CPE[0]
00  //  1 x63y15 CPE[1]
00  //  2 x63y15 CPE[2]
00  //  3 x63y15 CPE[3]
00  //  4 x63y15 CPE[4]
00  //  5 x63y15 CPE[5]
00  //  6 x63y15 CPE[6]
00  //  7 x63y15 CPE[7]
00  //  8 x63y15 CPE[8]
00  //  9 x63y15 CPE[9]
00  // 10 x63y16 CPE[0]
00  // 11 x63y16 CPE[1]
00  // 12 x63y16 CPE[2]
00  // 13 x63y16 CPE[3]
00  // 14 x63y16 CPE[4]
00  // 15 x63y16 CPE[5]
00  // 16 x63y16 CPE[6]
00  // 17 x63y16 CPE[7]
00  // 18 x63y16 CPE[8]
00  // 19 x63y16 CPE[9]
00  // 20 x64y15 CPE[0]
00  // 21 x64y15 CPE[1]
00  // 22 x64y15 CPE[2]
00  // 23 x64y15 CPE[3]
00  // 24 x64y15 CPE[4]
00  // 25 x64y15 CPE[5]
00  // 26 x64y15 CPE[6]
00  // 27 x64y15 CPE[7]
00  // 28 x64y15 CPE[8]
00  // 29 x64y15 CPE[9]
00  // 30 x64y16 CPE[0]
00  // 31 x64y16 CPE[1]
00  // 32 x64y16 CPE[2]
00  // 33 x64y16 CPE[3]
00  // 34 x64y16 CPE[4]
00  // 35 x64y16 CPE[5]
00  // 36 x64y16 CPE[6]
00  // 37 x64y16 CPE[7]
00  // 38 x64y16 CPE[8]
00  // 39 x64y16 CPE[9]
00  // 40 x63y15 INMUX plane 2,1
00  // 41 x63y15 INMUX plane 4,3
00  // 42 x63y15 INMUX plane 6,5
00  // 43 x63y15 INMUX plane 8,7
00  // 44 x63y15 INMUX plane 10,9
00  // 45 x63y15 INMUX plane 12,11
00  // 46 x63y16 INMUX plane 2,1
00  // 47 x63y16 INMUX plane 4,3
00  // 48 x63y16 INMUX plane 6,5
00  // 49 x63y16 INMUX plane 8,7
00  // 50 x63y16 INMUX plane 10,9
00  // 51 x63y16 INMUX plane 12,11
00  // 52 x64y15 INMUX plane 2,1
00  // 53 x64y15 INMUX plane 4,3
00  // 54 x64y15 INMUX plane 6,5
00  // 55 x64y15 INMUX plane 8,7
00  // 56 x64y15 INMUX plane 10,9
00  // 57 x64y15 INMUX plane 12,11
00  // 58 x64y16 INMUX plane 2,1
00  // 59 x64y16 INMUX plane 4,3
00  // 60 x64y16 INMUX plane 6,5
00  // 61 x64y16 INMUX plane 8,7
00  // 62 x64y16 INMUX plane 10,9
00  // 63 x64y16 INMUX plane 12,11
00  // 64 x63y15 SB_BIG plane 1
00  // 65 x63y15 SB_BIG plane 1
00  // 66 x63y15 SB_DRIVE plane 2,1
00  // 67 x63y15 SB_BIG plane 2
00  // 68 x63y15 SB_BIG plane 2
00  // 69 x63y15 SB_BIG plane 3
00  // 70 x63y15 SB_BIG plane 3
00  // 71 x63y15 SB_DRIVE plane 4,3
00  // 72 x63y15 SB_BIG plane 4
00  // 73 x63y15 SB_BIG plane 4
00  // 74 x63y15 SB_BIG plane 5
00  // 75 x63y15 SB_BIG plane 5
00  // 76 x63y15 SB_DRIVE plane 6,5
00  // 77 x63y15 SB_BIG plane 6
00  // 78 x63y15 SB_BIG plane 6
00  // 79 x63y15 SB_BIG plane 7
00  // 80 x63y15 SB_BIG plane 7
00  // 81 x63y15 SB_DRIVE plane 8,7
00  // 82 x63y15 SB_BIG plane 8
00  // 83 x63y15 SB_BIG plane 8
00  // 84 x63y15 SB_BIG plane 9
00  // 85 x63y15 SB_BIG plane 9
00  // 86 x63y15 SB_DRIVE plane 10,9
00  // 87 x63y15 SB_BIG plane 10
00  // 88 x63y15 SB_BIG plane 10
00  // 89 x63y15 SB_BIG plane 11
00  // 90 x63y15 SB_BIG plane 11
04  // 91 x63y15 SB_DRIVE plane 12,11
F6 // -- CRC low byte
3B // -- CRC high byte


// Config Latches on x65y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6A45     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
21 // x_sel: 65
08 // y_sel: 15
7D // -- CRC low byte
4A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6A4D
43 // Length: 67
02 // -- CRC low byte
48 // -- CRC high byte
00  //  0 x65y15 CPE[0]
00  //  1 x65y15 CPE[1]
00  //  2 x65y15 CPE[2]
00  //  3 x65y15 CPE[3]
00  //  4 x65y15 CPE[4]
00  //  5 x65y15 CPE[5]
00  //  6 x65y15 CPE[6]
00  //  7 x65y15 CPE[7]
00  //  8 x65y15 CPE[8]
00  //  9 x65y15 CPE[9]
00  // 10 x65y16 CPE[0]
00  // 11 x65y16 CPE[1]
00  // 12 x65y16 CPE[2]
00  // 13 x65y16 CPE[3]
00  // 14 x65y16 CPE[4]
00  // 15 x65y16 CPE[5]
00  // 16 x65y16 CPE[6]
00  // 17 x65y16 CPE[7]
00  // 18 x65y16 CPE[8]
00  // 19 x65y16 CPE[9]
00  // 20 x66y15 CPE[0]
00  // 21 x66y15 CPE[1]
00  // 22 x66y15 CPE[2]
00  // 23 x66y15 CPE[3]
00  // 24 x66y15 CPE[4]
00  // 25 x66y15 CPE[5]
00  // 26 x66y15 CPE[6]
00  // 27 x66y15 CPE[7]
00  // 28 x66y15 CPE[8]
00  // 29 x66y15 CPE[9]
00  // 30 x66y16 CPE[0]
00  // 31 x66y16 CPE[1]
00  // 32 x66y16 CPE[2]
00  // 33 x66y16 CPE[3]
00  // 34 x66y16 CPE[4]
00  // 35 x66y16 CPE[5]
00  // 36 x66y16 CPE[6]
00  // 37 x66y16 CPE[7]
00  // 38 x66y16 CPE[8]
00  // 39 x66y16 CPE[9]
00  // 40 x65y15 INMUX plane 2,1
00  // 41 x65y15 INMUX plane 4,3
00  // 42 x65y15 INMUX plane 6,5
00  // 43 x65y15 INMUX plane 8,7
00  // 44 x65y15 INMUX plane 10,9
00  // 45 x65y15 INMUX plane 12,11
00  // 46 x65y16 INMUX plane 2,1
00  // 47 x65y16 INMUX plane 4,3
00  // 48 x65y16 INMUX plane 6,5
00  // 49 x65y16 INMUX plane 8,7
00  // 50 x65y16 INMUX plane 10,9
00  // 51 x65y16 INMUX plane 12,11
00  // 52 x66y15 INMUX plane 2,1
00  // 53 x66y15 INMUX plane 4,3
00  // 54 x66y15 INMUX plane 6,5
00  // 55 x66y15 INMUX plane 8,7
00  // 56 x66y15 INMUX plane 10,9
00  // 57 x66y15 INMUX plane 12,11
00  // 58 x66y16 INMUX plane 2,1
00  // 59 x66y16 INMUX plane 4,3
00  // 60 x66y16 INMUX plane 6,5
00  // 61 x66y16 INMUX plane 8,7
00  // 62 x66y16 INMUX plane 10,9
00  // 63 x66y16 INMUX plane 12,11
00  // 64 x66y16 SB_BIG plane 1
00  // 65 x66y16 SB_BIG plane 1
10  // 66 x66y16 SB_DRIVE plane 2,1
22 // -- CRC low byte
1C // -- CRC high byte


// Config Latches on x69y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6A96     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
23 // x_sel: 69
08 // y_sel: 15
CD // -- CRC low byte
79 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6A9E
45 // Length: 69
34 // -- CRC low byte
2D // -- CRC high byte
00  //  0 x69y15 CPE[0]
00  //  1 x69y15 CPE[1]
00  //  2 x69y15 CPE[2]
00  //  3 x69y15 CPE[3]
00  //  4 x69y15 CPE[4]
00  //  5 x69y15 CPE[5]
00  //  6 x69y15 CPE[6]
00  //  7 x69y15 CPE[7]
00  //  8 x69y15 CPE[8]
00  //  9 x69y15 CPE[9]
00  // 10 x69y16 CPE[0]
00  // 11 x69y16 CPE[1]
00  // 12 x69y16 CPE[2]
00  // 13 x69y16 CPE[3]
00  // 14 x69y16 CPE[4]
00  // 15 x69y16 CPE[5]
00  // 16 x69y16 CPE[6]
00  // 17 x69y16 CPE[7]
00  // 18 x69y16 CPE[8]
00  // 19 x69y16 CPE[9]
00  // 20 x70y15 CPE[0]
00  // 21 x70y15 CPE[1]
00  // 22 x70y15 CPE[2]
00  // 23 x70y15 CPE[3]
00  // 24 x70y15 CPE[4]
00  // 25 x70y15 CPE[5]
00  // 26 x70y15 CPE[6]
00  // 27 x70y15 CPE[7]
00  // 28 x70y15 CPE[8]
00  // 29 x70y15 CPE[9]
00  // 30 x70y16 CPE[0]
00  // 31 x70y16 CPE[1]
00  // 32 x70y16 CPE[2]
00  // 33 x70y16 CPE[3]
00  // 34 x70y16 CPE[4]
00  // 35 x70y16 CPE[5]
00  // 36 x70y16 CPE[6]
00  // 37 x70y16 CPE[7]
00  // 38 x70y16 CPE[8]
00  // 39 x70y16 CPE[9]
00  // 40 x69y15 INMUX plane 2,1
00  // 41 x69y15 INMUX plane 4,3
00  // 42 x69y15 INMUX plane 6,5
00  // 43 x69y15 INMUX plane 8,7
00  // 44 x69y15 INMUX plane 10,9
00  // 45 x69y15 INMUX plane 12,11
00  // 46 x69y16 INMUX plane 2,1
00  // 47 x69y16 INMUX plane 4,3
00  // 48 x69y16 INMUX plane 6,5
00  // 49 x69y16 INMUX plane 8,7
00  // 50 x69y16 INMUX plane 10,9
00  // 51 x69y16 INMUX plane 12,11
00  // 52 x70y15 INMUX plane 2,1
00  // 53 x70y15 INMUX plane 4,3
00  // 54 x70y15 INMUX plane 6,5
00  // 55 x70y15 INMUX plane 8,7
00  // 56 x70y15 INMUX plane 10,9
00  // 57 x70y15 INMUX plane 12,11
00  // 58 x70y16 INMUX plane 2,1
00  // 59 x70y16 INMUX plane 4,3
00  // 60 x70y16 INMUX plane 6,5
00  // 61 x70y16 INMUX plane 8,7
00  // 62 x70y16 INMUX plane 10,9
00  // 63 x70y16 INMUX plane 12,11
00  // 64 x70y16 SB_BIG plane 1
00  // 65 x70y16 SB_BIG plane 1
00  // 66 x70y16 SB_DRIVE plane 2,1
00  // 67 x70y16 SB_BIG plane 2
0E  // 68 x70y16 SB_BIG plane 2
C2 // -- CRC low byte
A9 // -- CRC high byte


// Config Latches on x71y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6AE9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
24 // x_sel: 71
08 // y_sel: 15
C5 // -- CRC low byte
34 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6AF1
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x71y15 CPE[0]
00  //  1 x71y15 CPE[1]
00  //  2 x71y15 CPE[2]
00  //  3 x71y15 CPE[3]
00  //  4 x71y15 CPE[4]
00  //  5 x71y15 CPE[5]
00  //  6 x71y15 CPE[6]
00  //  7 x71y15 CPE[7]
00  //  8 x71y15 CPE[8]
00  //  9 x71y15 CPE[9]
00  // 10 x71y16 CPE[0]
00  // 11 x71y16 CPE[1]
00  // 12 x71y16 CPE[2]
00  // 13 x71y16 CPE[3]
00  // 14 x71y16 CPE[4]
00  // 15 x71y16 CPE[5]
00  // 16 x71y16 CPE[6]
00  // 17 x71y16 CPE[7]
00  // 18 x71y16 CPE[8]
00  // 19 x71y16 CPE[9]
00  // 20 x72y15 CPE[0]
00  // 21 x72y15 CPE[1]
00  // 22 x72y15 CPE[2]
00  // 23 x72y15 CPE[3]
00  // 24 x72y15 CPE[4]
00  // 25 x72y15 CPE[5]
00  // 26 x72y15 CPE[6]
00  // 27 x72y15 CPE[7]
00  // 28 x72y15 CPE[8]
00  // 29 x72y15 CPE[9]
00  // 30 x72y16 CPE[0]
00  // 31 x72y16 CPE[1]
00  // 32 x72y16 CPE[2]
00  // 33 x72y16 CPE[3]
00  // 34 x72y16 CPE[4]
00  // 35 x72y16 CPE[5]
00  // 36 x72y16 CPE[6]
00  // 37 x72y16 CPE[7]
00  // 38 x72y16 CPE[8]
00  // 39 x72y16 CPE[9]
00  // 40 x71y15 INMUX plane 2,1
00  // 41 x71y15 INMUX plane 4,3
00  // 42 x71y15 INMUX plane 6,5
00  // 43 x71y15 INMUX plane 8,7
00  // 44 x71y15 INMUX plane 10,9
00  // 45 x71y15 INMUX plane 12,11
00  // 46 x71y16 INMUX plane 2,1
00  // 47 x71y16 INMUX plane 4,3
00  // 48 x71y16 INMUX plane 6,5
00  // 49 x71y16 INMUX plane 8,7
00  // 50 x71y16 INMUX plane 10,9
00  // 51 x71y16 INMUX plane 12,11
00  // 52 x72y15 INMUX plane 2,1
00  // 53 x72y15 INMUX plane 4,3
00  // 54 x72y15 INMUX plane 6,5
00  // 55 x72y15 INMUX plane 8,7
00  // 56 x72y15 INMUX plane 10,9
01  // 57 x72y15 INMUX plane 12,11
00  // 58 x72y16 INMUX plane 2,1
00  // 59 x72y16 INMUX plane 4,3
00  // 60 x72y16 INMUX plane 6,5
00  // 61 x72y16 INMUX plane 8,7
00  // 62 x72y16 INMUX plane 10,9
00  // 63 x72y16 INMUX plane 12,11
00  // 64 x71y15 SB_BIG plane 1
00  // 65 x71y15 SB_BIG plane 1
00  // 66 x71y15 SB_DRIVE plane 2,1
00  // 67 x71y15 SB_BIG plane 2
00  // 68 x71y15 SB_BIG plane 2
00  // 69 x71y15 SB_BIG plane 3
00  // 70 x71y15 SB_BIG plane 3
00  // 71 x71y15 SB_DRIVE plane 4,3
00  // 72 x71y15 SB_BIG plane 4
00  // 73 x71y15 SB_BIG plane 4
00  // 74 x71y15 SB_BIG plane 5
00  // 75 x71y15 SB_BIG plane 5
00  // 76 x71y15 SB_DRIVE plane 6,5
00  // 77 x71y15 SB_BIG plane 6
00  // 78 x71y15 SB_BIG plane 6
00  // 79 x71y15 SB_BIG plane 7
00  // 80 x71y15 SB_BIG plane 7
00  // 81 x71y15 SB_DRIVE plane 8,7
00  // 82 x71y15 SB_BIG plane 8
00  // 83 x71y15 SB_BIG plane 8
00  // 84 x71y15 SB_BIG plane 9
00  // 85 x71y15 SB_BIG plane 9
00  // 86 x71y15 SB_DRIVE plane 10,9
00  // 87 x71y15 SB_BIG plane 10
00  // 88 x71y15 SB_BIG plane 10
31  // 89 x71y15 SB_BIG plane 11
00  // 90 x71y15 SB_BIG plane 11
01  // 91 x71y15 SB_DRIVE plane 12,11
10 // -- CRC low byte
BD // -- CRC high byte


// Config Latches on x73y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6B53     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
25 // x_sel: 73
08 // y_sel: 15
1D // -- CRC low byte
2D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6B5B
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x73y15 CPE[0]
00  //  1 x73y15 CPE[1]
00  //  2 x73y15 CPE[2]
00  //  3 x73y15 CPE[3]
00  //  4 x73y15 CPE[4]
00  //  5 x73y15 CPE[5]
00  //  6 x73y15 CPE[6]
00  //  7 x73y15 CPE[7]
00  //  8 x73y15 CPE[8]
00  //  9 x73y15 CPE[9]
00  // 10 x73y16 CPE[0]
00  // 11 x73y16 CPE[1]
00  // 12 x73y16 CPE[2]
00  // 13 x73y16 CPE[3]
00  // 14 x73y16 CPE[4]
00  // 15 x73y16 CPE[5]
00  // 16 x73y16 CPE[6]
00  // 17 x73y16 CPE[7]
00  // 18 x73y16 CPE[8]
00  // 19 x73y16 CPE[9]
00  // 20 x74y15 CPE[0]
00  // 21 x74y15 CPE[1]
00  // 22 x74y15 CPE[2]
00  // 23 x74y15 CPE[3]
00  // 24 x74y15 CPE[4]
00  // 25 x74y15 CPE[5]
00  // 26 x74y15 CPE[6]
00  // 27 x74y15 CPE[7]
00  // 28 x74y15 CPE[8]
00  // 29 x74y15 CPE[9]
00  // 30 x74y16 CPE[0]
00  // 31 x74y16 CPE[1]
00  // 32 x74y16 CPE[2]
00  // 33 x74y16 CPE[3]
00  // 34 x74y16 CPE[4]
00  // 35 x74y16 CPE[5]
00  // 36 x74y16 CPE[6]
00  // 37 x74y16 CPE[7]
00  // 38 x74y16 CPE[8]
00  // 39 x74y16 CPE[9]
00  // 40 x73y15 INMUX plane 2,1
00  // 41 x73y15 INMUX plane 4,3
00  // 42 x73y15 INMUX plane 6,5
00  // 43 x73y15 INMUX plane 8,7
00  // 44 x73y15 INMUX plane 10,9
01  // 45 x73y15 INMUX plane 12,11
8D // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x75y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6B8F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
26 // x_sel: 75
08 // y_sel: 15
75 // -- CRC low byte
07 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6B97
5A // Length: 90
42 // -- CRC low byte
C5 // -- CRC high byte
00  //  0 x75y15 CPE[0]
00  //  1 x75y15 CPE[1]
00  //  2 x75y15 CPE[2]
00  //  3 x75y15 CPE[3]
00  //  4 x75y15 CPE[4]
00  //  5 x75y15 CPE[5]
00  //  6 x75y15 CPE[6]
00  //  7 x75y15 CPE[7]
00  //  8 x75y15 CPE[8]
00  //  9 x75y15 CPE[9]
00  // 10 x75y16 CPE[0]
00  // 11 x75y16 CPE[1]
00  // 12 x75y16 CPE[2]
00  // 13 x75y16 CPE[3]
00  // 14 x75y16 CPE[4]
00  // 15 x75y16 CPE[5]
00  // 16 x75y16 CPE[6]
00  // 17 x75y16 CPE[7]
00  // 18 x75y16 CPE[8]
00  // 19 x75y16 CPE[9]
00  // 20 x76y15 CPE[0]
00  // 21 x76y15 CPE[1]
00  // 22 x76y15 CPE[2]
00  // 23 x76y15 CPE[3]
00  // 24 x76y15 CPE[4]
00  // 25 x76y15 CPE[5]
00  // 26 x76y15 CPE[6]
00  // 27 x76y15 CPE[7]
00  // 28 x76y15 CPE[8]
00  // 29 x76y15 CPE[9]
00  // 30 x76y16 CPE[0]
00  // 31 x76y16 CPE[1]
00  // 32 x76y16 CPE[2]
00  // 33 x76y16 CPE[3]
00  // 34 x76y16 CPE[4]
00  // 35 x76y16 CPE[5]
00  // 36 x76y16 CPE[6]
00  // 37 x76y16 CPE[7]
00  // 38 x76y16 CPE[8]
00  // 39 x76y16 CPE[9]
00  // 40 x75y15 INMUX plane 2,1
00  // 41 x75y15 INMUX plane 4,3
00  // 42 x75y15 INMUX plane 6,5
00  // 43 x75y15 INMUX plane 8,7
00  // 44 x75y15 INMUX plane 10,9
00  // 45 x75y15 INMUX plane 12,11
00  // 46 x75y16 INMUX plane 2,1
00  // 47 x75y16 INMUX plane 4,3
00  // 48 x75y16 INMUX plane 6,5
00  // 49 x75y16 INMUX plane 8,7
00  // 50 x75y16 INMUX plane 10,9
00  // 51 x75y16 INMUX plane 12,11
00  // 52 x76y15 INMUX plane 2,1
00  // 53 x76y15 INMUX plane 4,3
00  // 54 x76y15 INMUX plane 6,5
00  // 55 x76y15 INMUX plane 8,7
00  // 56 x76y15 INMUX plane 10,9
01  // 57 x76y15 INMUX plane 12,11
00  // 58 x76y16 INMUX plane 2,1
00  // 59 x76y16 INMUX plane 4,3
00  // 60 x76y16 INMUX plane 6,5
00  // 61 x76y16 INMUX plane 8,7
00  // 62 x76y16 INMUX plane 10,9
00  // 63 x76y16 INMUX plane 12,11
00  // 64 x75y15 SB_BIG plane 1
00  // 65 x75y15 SB_BIG plane 1
00  // 66 x75y15 SB_DRIVE plane 2,1
00  // 67 x75y15 SB_BIG plane 2
00  // 68 x75y15 SB_BIG plane 2
00  // 69 x75y15 SB_BIG plane 3
00  // 70 x75y15 SB_BIG plane 3
00  // 71 x75y15 SB_DRIVE plane 4,3
00  // 72 x75y15 SB_BIG plane 4
00  // 73 x75y15 SB_BIG plane 4
00  // 74 x75y15 SB_BIG plane 5
00  // 75 x75y15 SB_BIG plane 5
00  // 76 x75y15 SB_DRIVE plane 6,5
00  // 77 x75y15 SB_BIG plane 6
00  // 78 x75y15 SB_BIG plane 6
00  // 79 x75y15 SB_BIG plane 7
00  // 80 x75y15 SB_BIG plane 7
00  // 81 x75y15 SB_DRIVE plane 8,7
00  // 82 x75y15 SB_BIG plane 8
00  // 83 x75y15 SB_BIG plane 8
00  // 84 x75y15 SB_BIG plane 9
00  // 85 x75y15 SB_BIG plane 9
00  // 86 x75y15 SB_DRIVE plane 10,9
00  // 87 x75y15 SB_BIG plane 10
00  // 88 x75y15 SB_BIG plane 10
31  // 89 x75y15 SB_BIG plane 11
D3 // -- CRC low byte
D0 // -- CRC high byte


// Config Latches on x77y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6BF7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
27 // x_sel: 77
08 // y_sel: 15
AD // -- CRC low byte
1E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6BFF
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x77y15 CPE[0]
00  //  1 x77y15 CPE[1]
00  //  2 x77y15 CPE[2]
00  //  3 x77y15 CPE[3]
00  //  4 x77y15 CPE[4]
00  //  5 x77y15 CPE[5]
00  //  6 x77y15 CPE[6]
00  //  7 x77y15 CPE[7]
00  //  8 x77y15 CPE[8]
00  //  9 x77y15 CPE[9]
00  // 10 x77y16 CPE[0]
00  // 11 x77y16 CPE[1]
00  // 12 x77y16 CPE[2]
00  // 13 x77y16 CPE[3]
00  // 14 x77y16 CPE[4]
00  // 15 x77y16 CPE[5]
00  // 16 x77y16 CPE[6]
00  // 17 x77y16 CPE[7]
00  // 18 x77y16 CPE[8]
00  // 19 x77y16 CPE[9]
00  // 20 x78y15 CPE[0]
00  // 21 x78y15 CPE[1]
00  // 22 x78y15 CPE[2]
00  // 23 x78y15 CPE[3]
00  // 24 x78y15 CPE[4]
00  // 25 x78y15 CPE[5]
00  // 26 x78y15 CPE[6]
00  // 27 x78y15 CPE[7]
00  // 28 x78y15 CPE[8]
00  // 29 x78y15 CPE[9]
00  // 30 x78y16 CPE[0]
00  // 31 x78y16 CPE[1]
00  // 32 x78y16 CPE[2]
00  // 33 x78y16 CPE[3]
00  // 34 x78y16 CPE[4]
00  // 35 x78y16 CPE[5]
00  // 36 x78y16 CPE[6]
00  // 37 x78y16 CPE[7]
00  // 38 x78y16 CPE[8]
00  // 39 x78y16 CPE[9]
00  // 40 x77y15 INMUX plane 2,1
00  // 41 x77y15 INMUX plane 4,3
00  // 42 x77y15 INMUX plane 6,5
00  // 43 x77y15 INMUX plane 8,7
00  // 44 x77y15 INMUX plane 10,9
01  // 45 x77y15 INMUX plane 12,11
8D // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x79y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6C33     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
28 // x_sel: 79
08 // y_sel: 15
65 // -- CRC low byte
9D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6C3B
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x79y15 CPE[0]
00  //  1 x79y15 CPE[1]
00  //  2 x79y15 CPE[2]
00  //  3 x79y15 CPE[3]
00  //  4 x79y15 CPE[4]
00  //  5 x79y15 CPE[5]
00  //  6 x79y15 CPE[6]
00  //  7 x79y15 CPE[7]
00  //  8 x79y15 CPE[8]
00  //  9 x79y15 CPE[9]
00  // 10 x79y16 CPE[0]
00  // 11 x79y16 CPE[1]
00  // 12 x79y16 CPE[2]
00  // 13 x79y16 CPE[3]
00  // 14 x79y16 CPE[4]
00  // 15 x79y16 CPE[5]
00  // 16 x79y16 CPE[6]
00  // 17 x79y16 CPE[7]
00  // 18 x79y16 CPE[8]
00  // 19 x79y16 CPE[9]
00  // 20 x80y15 CPE[0]
00  // 21 x80y15 CPE[1]
00  // 22 x80y15 CPE[2]
00  // 23 x80y15 CPE[3]
00  // 24 x80y15 CPE[4]
00  // 25 x80y15 CPE[5]
00  // 26 x80y15 CPE[6]
00  // 27 x80y15 CPE[7]
00  // 28 x80y15 CPE[8]
00  // 29 x80y15 CPE[9]
00  // 30 x80y16 CPE[0]
00  // 31 x80y16 CPE[1]
00  // 32 x80y16 CPE[2]
00  // 33 x80y16 CPE[3]
00  // 34 x80y16 CPE[4]
00  // 35 x80y16 CPE[5]
00  // 36 x80y16 CPE[6]
00  // 37 x80y16 CPE[7]
00  // 38 x80y16 CPE[8]
00  // 39 x80y16 CPE[9]
00  // 40 x79y15 INMUX plane 2,1
00  // 41 x79y15 INMUX plane 4,3
00  // 42 x79y15 INMUX plane 6,5
00  // 43 x79y15 INMUX plane 8,7
00  // 44 x79y15 INMUX plane 10,9
00  // 45 x79y15 INMUX plane 12,11
00  // 46 x79y16 INMUX plane 2,1
00  // 47 x79y16 INMUX plane 4,3
00  // 48 x79y16 INMUX plane 6,5
00  // 49 x79y16 INMUX plane 8,7
00  // 50 x79y16 INMUX plane 10,9
00  // 51 x79y16 INMUX plane 12,11
00  // 52 x80y15 INMUX plane 2,1
00  // 53 x80y15 INMUX plane 4,3
00  // 54 x80y15 INMUX plane 6,5
00  // 55 x80y15 INMUX plane 8,7
00  // 56 x80y15 INMUX plane 10,9
01  // 57 x80y15 INMUX plane 12,11
00  // 58 x80y16 INMUX plane 2,1
00  // 59 x80y16 INMUX plane 4,3
00  // 60 x80y16 INMUX plane 6,5
00  // 61 x80y16 INMUX plane 8,7
00  // 62 x80y16 INMUX plane 10,9
00  // 63 x80y16 INMUX plane 12,11
00  // 64 x79y15 SB_BIG plane 1
00  // 65 x79y15 SB_BIG plane 1
00  // 66 x79y15 SB_DRIVE plane 2,1
00  // 67 x79y15 SB_BIG plane 2
00  // 68 x79y15 SB_BIG plane 2
00  // 69 x79y15 SB_BIG plane 3
00  // 70 x79y15 SB_BIG plane 3
00  // 71 x79y15 SB_DRIVE plane 4,3
00  // 72 x79y15 SB_BIG plane 4
00  // 73 x79y15 SB_BIG plane 4
00  // 74 x79y15 SB_BIG plane 5
00  // 75 x79y15 SB_BIG plane 5
00  // 76 x79y15 SB_DRIVE plane 6,5
00  // 77 x79y15 SB_BIG plane 6
00  // 78 x79y15 SB_BIG plane 6
00  // 79 x79y15 SB_BIG plane 7
00  // 80 x79y15 SB_BIG plane 7
00  // 81 x79y15 SB_DRIVE plane 8,7
00  // 82 x79y15 SB_BIG plane 8
00  // 83 x79y15 SB_BIG plane 8
00  // 84 x79y15 SB_BIG plane 9
00  // 85 x79y15 SB_BIG plane 9
00  // 86 x79y15 SB_DRIVE plane 10,9
00  // 87 x79y15 SB_BIG plane 10
00  // 88 x79y15 SB_BIG plane 10
39  // 89 x79y15 SB_BIG plane 11
00  // 90 x79y15 SB_BIG plane 11
05  // 91 x79y15 SB_DRIVE plane 12,11
F6 // -- CRC low byte
3D // -- CRC high byte


// Config Latches on x81y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6C9D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
29 // x_sel: 81
08 // y_sel: 15
BD // -- CRC low byte
84 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6CA5
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x81y15 CPE[0]
00  //  1 x81y15 CPE[1]
00  //  2 x81y15 CPE[2]
00  //  3 x81y15 CPE[3]
00  //  4 x81y15 CPE[4]
00  //  5 x81y15 CPE[5]
00  //  6 x81y15 CPE[6]
00  //  7 x81y15 CPE[7]
00  //  8 x81y15 CPE[8]
00  //  9 x81y15 CPE[9]
00  // 10 x81y16 CPE[0]
00  // 11 x81y16 CPE[1]
00  // 12 x81y16 CPE[2]
00  // 13 x81y16 CPE[3]
00  // 14 x81y16 CPE[4]
00  // 15 x81y16 CPE[5]
00  // 16 x81y16 CPE[6]
00  // 17 x81y16 CPE[7]
00  // 18 x81y16 CPE[8]
00  // 19 x81y16 CPE[9]
00  // 20 x82y15 CPE[0]
00  // 21 x82y15 CPE[1]
00  // 22 x82y15 CPE[2]
00  // 23 x82y15 CPE[3]
00  // 24 x82y15 CPE[4]
00  // 25 x82y15 CPE[5]
00  // 26 x82y15 CPE[6]
00  // 27 x82y15 CPE[7]
00  // 28 x82y15 CPE[8]
00  // 29 x82y15 CPE[9]
00  // 30 x82y16 CPE[0]
00  // 31 x82y16 CPE[1]
00  // 32 x82y16 CPE[2]
00  // 33 x82y16 CPE[3]
00  // 34 x82y16 CPE[4]
00  // 35 x82y16 CPE[5]
00  // 36 x82y16 CPE[6]
00  // 37 x82y16 CPE[7]
00  // 38 x82y16 CPE[8]
00  // 39 x82y16 CPE[9]
00  // 40 x81y15 INMUX plane 2,1
00  // 41 x81y15 INMUX plane 4,3
00  // 42 x81y15 INMUX plane 6,5
00  // 43 x81y15 INMUX plane 8,7
00  // 44 x81y15 INMUX plane 10,9
01  // 45 x81y15 INMUX plane 12,11
8D // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x87y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6CD9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2C // x_sel: 87
08 // y_sel: 15
05 // -- CRC low byte
FA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6CE1
5A // Length: 90
42 // -- CRC low byte
C5 // -- CRC high byte
00  //  0 x87y15 CPE[0]
00  //  1 x87y15 CPE[1]
00  //  2 x87y15 CPE[2]
00  //  3 x87y15 CPE[3]
00  //  4 x87y15 CPE[4]
00  //  5 x87y15 CPE[5]
00  //  6 x87y15 CPE[6]
00  //  7 x87y15 CPE[7]
00  //  8 x87y15 CPE[8]
00  //  9 x87y15 CPE[9]
00  // 10 x87y16 CPE[0]
00  // 11 x87y16 CPE[1]
00  // 12 x87y16 CPE[2]
00  // 13 x87y16 CPE[3]
00  // 14 x87y16 CPE[4]
00  // 15 x87y16 CPE[5]
00  // 16 x87y16 CPE[6]
00  // 17 x87y16 CPE[7]
00  // 18 x87y16 CPE[8]
00  // 19 x87y16 CPE[9]
00  // 20 x88y15 CPE[0]
00  // 21 x88y15 CPE[1]
00  // 22 x88y15 CPE[2]
00  // 23 x88y15 CPE[3]
00  // 24 x88y15 CPE[4]
00  // 25 x88y15 CPE[5]
00  // 26 x88y15 CPE[6]
00  // 27 x88y15 CPE[7]
00  // 28 x88y15 CPE[8]
00  // 29 x88y15 CPE[9]
00  // 30 x88y16 CPE[0]
00  // 31 x88y16 CPE[1]
00  // 32 x88y16 CPE[2]
00  // 33 x88y16 CPE[3]
00  // 34 x88y16 CPE[4]
00  // 35 x88y16 CPE[5]
00  // 36 x88y16 CPE[6]
00  // 37 x88y16 CPE[7]
00  // 38 x88y16 CPE[8]
00  // 39 x88y16 CPE[9]
00  // 40 x87y15 INMUX plane 2,1
00  // 41 x87y15 INMUX plane 4,3
00  // 42 x87y15 INMUX plane 6,5
00  // 43 x87y15 INMUX plane 8,7
00  // 44 x87y15 INMUX plane 10,9
00  // 45 x87y15 INMUX plane 12,11
00  // 46 x87y16 INMUX plane 2,1
00  // 47 x87y16 INMUX plane 4,3
00  // 48 x87y16 INMUX plane 6,5
00  // 49 x87y16 INMUX plane 8,7
00  // 50 x87y16 INMUX plane 10,9
00  // 51 x87y16 INMUX plane 12,11
00  // 52 x88y15 INMUX plane 2,1
00  // 53 x88y15 INMUX plane 4,3
00  // 54 x88y15 INMUX plane 6,5
00  // 55 x88y15 INMUX plane 8,7
00  // 56 x88y15 INMUX plane 10,9
00  // 57 x88y15 INMUX plane 12,11
00  // 58 x88y16 INMUX plane 2,1
00  // 59 x88y16 INMUX plane 4,3
00  // 60 x88y16 INMUX plane 6,5
00  // 61 x88y16 INMUX plane 8,7
00  // 62 x88y16 INMUX plane 10,9
00  // 63 x88y16 INMUX plane 12,11
00  // 64 x87y15 SB_BIG plane 1
00  // 65 x87y15 SB_BIG plane 1
00  // 66 x87y15 SB_DRIVE plane 2,1
00  // 67 x87y15 SB_BIG plane 2
00  // 68 x87y15 SB_BIG plane 2
00  // 69 x87y15 SB_BIG plane 3
00  // 70 x87y15 SB_BIG plane 3
00  // 71 x87y15 SB_DRIVE plane 4,3
00  // 72 x87y15 SB_BIG plane 4
00  // 73 x87y15 SB_BIG plane 4
00  // 74 x87y15 SB_BIG plane 5
00  // 75 x87y15 SB_BIG plane 5
00  // 76 x87y15 SB_DRIVE plane 6,5
00  // 77 x87y15 SB_BIG plane 6
00  // 78 x87y15 SB_BIG plane 6
00  // 79 x87y15 SB_BIG plane 7
00  // 80 x87y15 SB_BIG plane 7
00  // 81 x87y15 SB_DRIVE plane 8,7
00  // 82 x87y15 SB_BIG plane 8
00  // 83 x87y15 SB_BIG plane 8
00  // 84 x87y15 SB_BIG plane 9
00  // 85 x87y15 SB_BIG plane 9
00  // 86 x87y15 SB_DRIVE plane 10,9
00  // 87 x87y15 SB_BIG plane 10
00  // 88 x87y15 SB_BIG plane 10
31  // 89 x87y15 SB_BIG plane 11
B0 // -- CRC low byte
90 // -- CRC high byte


// Config Latches on x89y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6D41     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
08 // y_sel: 15
DD // -- CRC low byte
E3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6D49
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x89y15 CPE[0]
00  //  1 x89y15 CPE[1]
00  //  2 x89y15 CPE[2]
00  //  3 x89y15 CPE[3]
00  //  4 x89y15 CPE[4]
00  //  5 x89y15 CPE[5]
00  //  6 x89y15 CPE[6]
00  //  7 x89y15 CPE[7]
00  //  8 x89y15 CPE[8]
00  //  9 x89y15 CPE[9]
00  // 10 x89y16 CPE[0]  net1 = net2: _a31  C_AND////D
00  // 11 x89y16 CPE[1]
00  // 12 x89y16 CPE[2]
00  // 13 x89y16 CPE[3]
00  // 14 x89y16 CPE[4]
00  // 15 x89y16 CPE[5]
00  // 16 x89y16 CPE[6]
00  // 17 x89y16 CPE[7]
00  // 18 x89y16 CPE[8]
00  // 19 x89y16 CPE[9]
00  // 20 x90y15 CPE[0]  net1 = net2: _a33  C_AND/D//AND/D
00  // 21 x90y15 CPE[1]
00  // 22 x90y15 CPE[2]
00  // 23 x90y15 CPE[3]
00  // 24 x90y15 CPE[4]
00  // 25 x90y15 CPE[5]
00  // 26 x90y15 CPE[6]
00  // 27 x90y15 CPE[7]
00  // 28 x90y15 CPE[8]
00  // 29 x90y15 CPE[9]
00  // 30 x90y16 CPE[0]  _a332  C_/C_0_1///    
00  // 31 x90y16 CPE[1]
00  // 32 x90y16 CPE[2]
00  // 33 x90y16 CPE[3]
00  // 34 x90y16 CPE[4]
00  // 35 x90y16 CPE[5]
00  // 36 x90y16 CPE[6]
00  // 37 x90y16 CPE[7]
00  // 38 x90y16 CPE[8]
00  // 39 x90y16 CPE[9]
00  // 40 x89y15 INMUX plane 2,1
00  // 41 x89y15 INMUX plane 4,3
00  // 42 x89y15 INMUX plane 6,5
00  // 43 x89y15 INMUX plane 8,7
00  // 44 x89y15 INMUX plane 10,9
01  // 45 x89y15 INMUX plane 12,11
0E  // 46 x89y16 INMUX plane 2,1
3A  // 47 x89y16 INMUX plane 4,3
02  // 48 x89y16 INMUX plane 6,5
0A  // 49 x89y16 INMUX plane 8,7
39  // 50 x89y16 INMUX plane 10,9
14  // 51 x89y16 INMUX plane 12,11
00  // 52 x90y15 INMUX plane 2,1
20  // 53 x90y15 INMUX plane 4,3
30  // 54 x90y15 INMUX plane 6,5
08  // 55 x90y15 INMUX plane 8,7
00  // 56 x90y15 INMUX plane 10,9
00  // 57 x90y15 INMUX plane 12,11
00  // 58 x90y16 INMUX plane 2,1
00  // 59 x90y16 INMUX plane 4,3
00  // 60 x90y16 INMUX plane 6,5
00  // 61 x90y16 INMUX plane 8,7
80  // 62 x90y16 INMUX plane 10,9
10  // 63 x90y16 INMUX plane 12,11
00  // 64 x90y16 SB_BIG plane 1
00  // 65 x90y16 SB_BIG plane 1
40  // 66 x90y16 SB_DRIVE plane 2,1
41  // 67 x90y16 SB_BIG plane 2
00  // 68 x90y16 SB_BIG plane 2
92  // 69 x90y16 SB_BIG plane 3
20  // 70 x90y16 SB_BIG plane 3
00  // 71 x90y16 SB_DRIVE plane 4,3
48  // 72 x90y16 SB_BIG plane 4
12  // 73 x90y16 SB_BIG plane 4
00  // 74 x90y16 SB_BIG plane 5
04  // 75 x90y16 SB_BIG plane 5
00  // 76 x90y16 SB_DRIVE plane 6,5
48  // 77 x90y16 SB_BIG plane 6
12  // 78 x90y16 SB_BIG plane 6
48  // 79 x90y16 SB_BIG plane 7
10  // 80 x90y16 SB_BIG plane 7
00  // 81 x90y16 SB_DRIVE plane 8,7
12  // 82 x90y16 SB_BIG plane 8
15  // 83 x90y16 SB_BIG plane 8
00  // 84 x90y16 SB_BIG plane 9
00  // 85 x90y16 SB_BIG plane 9
00  // 86 x90y16 SB_DRIVE plane 10,9
00  // 87 x90y16 SB_BIG plane 10
00  // 88 x90y16 SB_BIG plane 10
00  // 89 x90y16 SB_BIG plane 11
00  // 90 x90y16 SB_BIG plane 11
00  // 91 x90y16 SB_DRIVE plane 12,11
C1  // 92 x90y16 SB_BIG plane 12
02  // 93 x90y16 SB_BIG plane 12
00  // 94 x89y15 SB_SML plane 1
20  // 95 x89y15 SB_SML plane 2,1
0E  // 96 x89y15 SB_SML plane 2
54  // 97 x89y15 SB_SML plane 3
83  // 98 x89y15 SB_SML plane 4,3
2A  // 99 x89y15 SB_SML plane 4
00  // 100 x89y15 SB_SML plane 5
80  // 101 x89y15 SB_SML plane 6,5
2A  // 102 x89y15 SB_SML plane 6
A8  // 103 x89y15 SB_SML plane 7
82  // 104 x89y15 SB_SML plane 8,7
2E  // 105 x89y15 SB_SML plane 8
49  // 106 x89y15 SB_SML plane 9
00  // 107 x89y15 SB_SML plane 10,9
00  // 108 x89y15 SB_SML plane 10
11  // 109 x89y15 SB_SML plane 11
DE // -- CRC low byte
00 // -- CRC high byte


// Config Latches on x91y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6DBD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
08 // y_sel: 15
B5 // -- CRC low byte
C9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6DC5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x91y15 CPE[0]  net1 = net2: _a358  C_ADDF2///ADDF2/
00  //  1 x91y15 CPE[1]
00  //  2 x91y15 CPE[2]
00  //  3 x91y15 CPE[3]
00  //  4 x91y15 CPE[4]
00  //  5 x91y15 CPE[5]
00  //  6 x91y15 CPE[6]
00  //  7 x91y15 CPE[7]
00  //  8 x91y15 CPE[8]
00  //  9 x91y15 CPE[9]
00  // 10 x91y16 CPE[0]  _a360  C_ADDF////    
00  // 11 x91y16 CPE[1]
00  // 12 x91y16 CPE[2]
00  // 13 x91y16 CPE[3]
00  // 14 x91y16 CPE[4]
00  // 15 x91y16 CPE[5]
00  // 16 x91y16 CPE[6]
00  // 17 x91y16 CPE[7]
00  // 18 x91y16 CPE[8]
00  // 19 x91y16 CPE[9]
00  // 20 x92y15 CPE[0]  net1 = net2: _a324  C_ADDF2/D//ADDF2/
00  // 21 x92y15 CPE[1]
00  // 22 x92y15 CPE[2]
00  // 23 x92y15 CPE[3]
00  // 24 x92y15 CPE[4]
00  // 25 x92y15 CPE[5]
00  // 26 x92y15 CPE[6]
00  // 27 x92y15 CPE[7]
00  // 28 x92y15 CPE[8]
00  // 29 x92y15 CPE[9]
00  // 30 x92y16 CPE[0]  net1 = net2: _a326  C_ADDF2/D//ADDF2/
00  // 31 x92y16 CPE[1]
00  // 32 x92y16 CPE[2]
00  // 33 x92y16 CPE[3]
00  // 34 x92y16 CPE[4]
00  // 35 x92y16 CPE[5]
00  // 36 x92y16 CPE[6]
00  // 37 x92y16 CPE[7]
00  // 38 x92y16 CPE[8]
00  // 39 x92y16 CPE[9]
08  // 40 x91y15 INMUX plane 2,1
05  // 41 x91y15 INMUX plane 4,3
28  // 42 x91y15 INMUX plane 6,5
25  // 43 x91y15 INMUX plane 8,7
01  // 44 x91y15 INMUX plane 10,9
18  // 45 x91y15 INMUX plane 12,11
0E  // 46 x91y16 INMUX plane 2,1
00  // 47 x91y16 INMUX plane 4,3
05  // 48 x91y16 INMUX plane 6,5
00  // 49 x91y16 INMUX plane 8,7
00  // 50 x91y16 INMUX plane 10,9
00  // 51 x91y16 INMUX plane 12,11
00  // 52 x92y15 INMUX plane 2,1
08  // 53 x92y15 INMUX plane 4,3
44  // 54 x92y15 INMUX plane 6,5
20  // 55 x92y15 INMUX plane 8,7
49  // 56 x92y15 INMUX plane 10,9
00  // 57 x92y15 INMUX plane 12,11
28  // 58 x92y16 INMUX plane 2,1
02  // 59 x92y16 INMUX plane 4,3
28  // 60 x92y16 INMUX plane 6,5
22  // 61 x92y16 INMUX plane 8,7
41  // 62 x92y16 INMUX plane 10,9
24  // 63 x92y16 INMUX plane 12,11
48  // 64 x91y15 SB_BIG plane 1
12  // 65 x91y15 SB_BIG plane 1
00  // 66 x91y15 SB_DRIVE plane 2,1
48  // 67 x91y15 SB_BIG plane 2
12  // 68 x91y15 SB_BIG plane 2
48  // 69 x91y15 SB_BIG plane 3
02  // 70 x91y15 SB_BIG plane 3
00  // 71 x91y15 SB_DRIVE plane 4,3
48  // 72 x91y15 SB_BIG plane 4
12  // 73 x91y15 SB_BIG plane 4
52  // 74 x91y15 SB_BIG plane 5
44  // 75 x91y15 SB_BIG plane 5
00  // 76 x91y15 SB_DRIVE plane 6,5
48  // 77 x91y15 SB_BIG plane 6
12  // 78 x91y15 SB_BIG plane 6
41  // 79 x91y15 SB_BIG plane 7
12  // 80 x91y15 SB_BIG plane 7
00  // 81 x91y15 SB_DRIVE plane 8,7
48  // 82 x91y15 SB_BIG plane 8
02  // 83 x91y15 SB_BIG plane 8
88  // 84 x91y15 SB_BIG plane 9
13  // 85 x91y15 SB_BIG plane 9
02  // 86 x91y15 SB_DRIVE plane 10,9
C9  // 87 x91y15 SB_BIG plane 10
24  // 88 x91y15 SB_BIG plane 10
B2  // 89 x91y15 SB_BIG plane 11
16  // 90 x91y15 SB_BIG plane 11
00  // 91 x91y15 SB_DRIVE plane 12,11
48  // 92 x91y15 SB_BIG plane 12
12  // 93 x91y15 SB_BIG plane 12
A8  // 94 x92y16 SB_SML plane 1
82  // 95 x92y16 SB_SML plane 2,1
2A  // 96 x92y16 SB_SML plane 2
A8  // 97 x92y16 SB_SML plane 3
82  // 98 x92y16 SB_SML plane 4,3
2A  // 99 x92y16 SB_SML plane 4
F1  // 100 x92y16 SB_SML plane 5
80  // 101 x92y16 SB_SML plane 6,5
0A  // 102 x92y16 SB_SML plane 6
A8  // 103 x92y16 SB_SML plane 7
82  // 104 x92y16 SB_SML plane 8,7
22  // 105 x92y16 SB_SML plane 8
A1  // 106 x92y16 SB_SML plane 9
82  // 107 x92y16 SB_SML plane 10,9
2A  // 108 x92y16 SB_SML plane 10
A8  // 109 x92y16 SB_SML plane 11
32  // 110 x92y16 SB_SML plane 12,11
4F  // 111 x92y16 SB_SML plane 12
C8 // -- CRC low byte
5E // -- CRC high byte


// Config Latches on x93y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6E3B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
08 // y_sel: 15
6D // -- CRC low byte
D0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6E43
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x93y15 CPE[0]  _a395  C_AND/D///    
00  //  1 x93y15 CPE[1]
00  //  2 x93y15 CPE[2]
00  //  3 x93y15 CPE[3]
00  //  4 x93y15 CPE[4]
00  //  5 x93y15 CPE[5]
00  //  6 x93y15 CPE[6]
00  //  7 x93y15 CPE[7]
00  //  8 x93y15 CPE[8]
00  //  9 x93y15 CPE[9]
00  // 10 x93y16 CPE[0]  _a237  C_ORAND/DST///    
00  // 11 x93y16 CPE[1]
00  // 12 x93y16 CPE[2]
00  // 13 x93y16 CPE[3]
00  // 14 x93y16 CPE[4]
00  // 15 x93y16 CPE[5]
00  // 16 x93y16 CPE[6]
00  // 17 x93y16 CPE[7]
00  // 18 x93y16 CPE[8]
00  // 19 x93y16 CPE[9]
00  // 20 x94y15 CPE[0]  _a630  C_///AND/
00  // 21 x94y15 CPE[1]
00  // 22 x94y15 CPE[2]
00  // 23 x94y15 CPE[3]
00  // 24 x94y15 CPE[4]
00  // 25 x94y15 CPE[5]
00  // 26 x94y15 CPE[6]
00  // 27 x94y15 CPE[7]
00  // 28 x94y15 CPE[8]
00  // 29 x94y15 CPE[9]
00  // 30 x94y16 CPE[0]
00  // 31 x94y16 CPE[1]
00  // 32 x94y16 CPE[2]
00  // 33 x94y16 CPE[3]
00  // 34 x94y16 CPE[4]
00  // 35 x94y16 CPE[5]
00  // 36 x94y16 CPE[6]
00  // 37 x94y16 CPE[7]
00  // 38 x94y16 CPE[8]
00  // 39 x94y16 CPE[9]
08  // 40 x93y15 INMUX plane 2,1
00  // 41 x93y15 INMUX plane 4,3
00  // 42 x93y15 INMUX plane 6,5
2A  // 43 x93y15 INMUX plane 8,7
09  // 44 x93y15 INMUX plane 10,9
00  // 45 x93y15 INMUX plane 12,11
00  // 46 x93y16 INMUX plane 2,1
00  // 47 x93y16 INMUX plane 4,3
14  // 48 x93y16 INMUX plane 6,5
21  // 49 x93y16 INMUX plane 8,7
01  // 50 x93y16 INMUX plane 10,9
04  // 51 x93y16 INMUX plane 12,11
25  // 52 x94y15 INMUX plane 2,1
1B  // 53 x94y15 INMUX plane 4,3
01  // 54 x94y15 INMUX plane 6,5
84  // 55 x94y15 INMUX plane 8,7
00  // 56 x94y15 INMUX plane 10,9
A0  // 57 x94y15 INMUX plane 12,11
00  // 58 x94y16 INMUX plane 2,1
01  // 59 x94y16 INMUX plane 4,3
00  // 60 x94y16 INMUX plane 6,5
A8  // 61 x94y16 INMUX plane 8,7
01  // 62 x94y16 INMUX plane 10,9
80  // 63 x94y16 INMUX plane 12,11
48  // 64 x94y16 SB_BIG plane 1
12  // 65 x94y16 SB_BIG plane 1
40  // 66 x94y16 SB_DRIVE plane 2,1
98  // 67 x94y16 SB_BIG plane 2
2A  // 68 x94y16 SB_BIG plane 2
48  // 69 x94y16 SB_BIG plane 3
14  // 70 x94y16 SB_BIG plane 3
00  // 71 x94y16 SB_DRIVE plane 4,3
00  // 72 x94y16 SB_BIG plane 4
40  // 73 x94y16 SB_BIG plane 4
54  // 74 x94y16 SB_BIG plane 5
34  // 75 x94y16 SB_BIG plane 5
10  // 76 x94y16 SB_DRIVE plane 6,5
41  // 77 x94y16 SB_BIG plane 6
00  // 78 x94y16 SB_BIG plane 6
48  // 79 x94y16 SB_BIG plane 7
04  // 80 x94y16 SB_BIG plane 7
00  // 81 x94y16 SB_DRIVE plane 8,7
44  // 82 x94y16 SB_BIG plane 8
00  // 83 x94y16 SB_BIG plane 8
46  // 84 x94y16 SB_BIG plane 9
00  // 85 x94y16 SB_BIG plane 9
00  // 86 x94y16 SB_DRIVE plane 10,9
00  // 87 x94y16 SB_BIG plane 10
00  // 88 x94y16 SB_BIG plane 10
00  // 89 x94y16 SB_BIG plane 11
00  // 90 x94y16 SB_BIG plane 11
00  // 91 x94y16 SB_DRIVE plane 12,11
00  // 92 x94y16 SB_BIG plane 12
00  // 93 x94y16 SB_BIG plane 12
A8  // 94 x93y15 SB_SML plane 1
82  // 95 x93y15 SB_SML plane 2,1
2E  // 96 x93y15 SB_SML plane 2
CB  // 97 x93y15 SB_SML plane 3
07  // 98 x93y15 SB_SML plane 4,3
00  // 99 x93y15 SB_SML plane 4
4E  // 100 x93y15 SB_SML plane 5
86  // 101 x93y15 SB_SML plane 6,5
2C  // 102 x93y15 SB_SML plane 6
BA  // 103 x93y15 SB_SML plane 7
05  // 104 x93y15 SB_SML plane 8,7
00  // 105 x93y15 SB_SML plane 8
42  // 106 x93y15 SB_SML plane 9
01  // 107 x93y15 SB_SML plane 10,9
00  // 108 x93y15 SB_SML plane 10
11  // 109 x93y15 SB_SML plane 11
D5 // -- CRC low byte
F2 // -- CRC high byte


// Config Latches on x95y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6EB7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
08 // y_sel: 15
34 // -- CRC low byte
C6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6EBF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x95y15 CPE[0]  _a837  C_////Bridge
00  //  1 x95y15 CPE[1]
00  //  2 x95y15 CPE[2]
00  //  3 x95y15 CPE[3]
00  //  4 x95y15 CPE[4]
00  //  5 x95y15 CPE[5]
00  //  6 x95y15 CPE[6]
00  //  7 x95y15 CPE[7]
00  //  8 x95y15 CPE[8]
00  //  9 x95y15 CPE[9]
00  // 10 x95y16 CPE[0]  _a644  C_ORAND////    
00  // 11 x95y16 CPE[1]
00  // 12 x95y16 CPE[2]
00  // 13 x95y16 CPE[3]
00  // 14 x95y16 CPE[4]
00  // 15 x95y16 CPE[5]
00  // 16 x95y16 CPE[6]
00  // 17 x95y16 CPE[7]
00  // 18 x95y16 CPE[8]
00  // 19 x95y16 CPE[9]
00  // 20 x96y15 CPE[0]  net1 = net2: _a53  C_AND/D//AND/D
00  // 21 x96y15 CPE[1]
00  // 22 x96y15 CPE[2]
00  // 23 x96y15 CPE[3]
00  // 24 x96y15 CPE[4]
00  // 25 x96y15 CPE[5]
00  // 26 x96y15 CPE[6]
00  // 27 x96y15 CPE[7]
00  // 28 x96y15 CPE[8]
00  // 29 x96y15 CPE[9]
00  // 30 x96y16 CPE[0]  _a793  C_////Bridge
00  // 31 x96y16 CPE[1]
00  // 32 x96y16 CPE[2]
00  // 33 x96y16 CPE[3]
00  // 34 x96y16 CPE[4]
00  // 35 x96y16 CPE[5]
00  // 36 x96y16 CPE[6]
00  // 37 x96y16 CPE[7]
00  // 38 x96y16 CPE[8]
00  // 39 x96y16 CPE[9]
00  // 40 x95y15 INMUX plane 2,1
00  // 41 x95y15 INMUX plane 4,3
03  // 42 x95y15 INMUX plane 6,5
00  // 43 x95y15 INMUX plane 8,7
18  // 44 x95y15 INMUX plane 10,9
01  // 45 x95y15 INMUX plane 12,11
23  // 46 x95y16 INMUX plane 2,1
39  // 47 x95y16 INMUX plane 4,3
10  // 48 x95y16 INMUX plane 6,5
04  // 49 x95y16 INMUX plane 8,7
00  // 50 x95y16 INMUX plane 10,9
20  // 51 x95y16 INMUX plane 12,11
0E  // 52 x96y15 INMUX plane 2,1
38  // 53 x96y15 INMUX plane 4,3
39  // 54 x96y15 INMUX plane 6,5
00  // 55 x96y15 INMUX plane 8,7
81  // 56 x96y15 INMUX plane 10,9
E0  // 57 x96y15 INMUX plane 12,11
00  // 58 x96y16 INMUX plane 2,1
04  // 59 x96y16 INMUX plane 4,3
4C  // 60 x96y16 INMUX plane 6,5
00  // 61 x96y16 INMUX plane 8,7
60  // 62 x96y16 INMUX plane 10,9
00  // 63 x96y16 INMUX plane 12,11
48  // 64 x95y15 SB_BIG plane 1
12  // 65 x95y15 SB_BIG plane 1
20  // 66 x95y15 SB_DRIVE plane 2,1
83  // 67 x95y15 SB_BIG plane 2
47  // 68 x95y15 SB_BIG plane 2
9A  // 69 x95y15 SB_BIG plane 3
20  // 70 x95y15 SB_BIG plane 3
00  // 71 x95y15 SB_DRIVE plane 4,3
48  // 72 x95y15 SB_BIG plane 4
12  // 73 x95y15 SB_BIG plane 4
48  // 74 x95y15 SB_BIG plane 5
12  // 75 x95y15 SB_BIG plane 5
20  // 76 x95y15 SB_DRIVE plane 6,5
88  // 77 x95y15 SB_BIG plane 6
13  // 78 x95y15 SB_BIG plane 6
08  // 79 x95y15 SB_BIG plane 7
12  // 80 x95y15 SB_BIG plane 7
00  // 81 x95y15 SB_DRIVE plane 8,7
48  // 82 x95y15 SB_BIG plane 8
12  // 83 x95y15 SB_BIG plane 8
94  // 84 x95y15 SB_BIG plane 9
11  // 85 x95y15 SB_BIG plane 9
02  // 86 x95y15 SB_DRIVE plane 10,9
59  // 87 x95y15 SB_BIG plane 10
32  // 88 x95y15 SB_BIG plane 10
71  // 89 x95y15 SB_BIG plane 11
10  // 90 x95y15 SB_BIG plane 11
00  // 91 x95y15 SB_DRIVE plane 12,11
08  // 92 x95y15 SB_BIG plane 12
02  // 93 x95y15 SB_BIG plane 12
53  // 94 x96y16 SB_SML plane 1
E6  // 95 x96y16 SB_SML plane 2,1
5C  // 96 x96y16 SB_SML plane 2
08  // 97 x96y16 SB_SML plane 3
82  // 98 x96y16 SB_SML plane 4,3
2A  // 99 x96y16 SB_SML plane 4
A8  // 100 x96y16 SB_SML plane 5
82  // 101 x96y16 SB_SML plane 6,5
2A  // 102 x96y16 SB_SML plane 6
08  // 103 x96y16 SB_SML plane 7
82  // 104 x96y16 SB_SML plane 8,7
2A  // 105 x96y16 SB_SML plane 8
18  // 106 x96y16 SB_SML plane 9
85  // 107 x96y16 SB_SML plane 10,9
2A  // 108 x96y16 SB_SML plane 10
52  // 109 x96y16 SB_SML plane 11
85  // 110 x96y16 SB_SML plane 12,11
2A  // 111 x96y16 SB_SML plane 12
64 // -- CRC low byte
CE // -- CRC high byte


// Config Latches on x97y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6F35     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
08 // y_sel: 15
EC // -- CRC low byte
DF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6F3D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x97y15 CPE[0]  _a296  C_///AND/
00  //  1 x97y15 CPE[1]
00  //  2 x97y15 CPE[2]
00  //  3 x97y15 CPE[3]
00  //  4 x97y15 CPE[4]
00  //  5 x97y15 CPE[5]
00  //  6 x97y15 CPE[6]
00  //  7 x97y15 CPE[7]
00  //  8 x97y15 CPE[8]
00  //  9 x97y15 CPE[9]
00  // 10 x97y16 CPE[0]  _a118  C_///AND/
00  // 11 x97y16 CPE[1]
00  // 12 x97y16 CPE[2]
00  // 13 x97y16 CPE[3]
00  // 14 x97y16 CPE[4]
00  // 15 x97y16 CPE[5]
00  // 16 x97y16 CPE[6]
00  // 17 x97y16 CPE[7]
00  // 18 x97y16 CPE[8]
00  // 19 x97y16 CPE[9]
00  // 20 x98y15 CPE[0]  _a497  C_AND/D///    _a829  C_////Bridge
00  // 21 x98y15 CPE[1]
00  // 22 x98y15 CPE[2]
00  // 23 x98y15 CPE[3]
00  // 24 x98y15 CPE[4]
00  // 25 x98y15 CPE[5]
00  // 26 x98y15 CPE[6]
00  // 27 x98y15 CPE[7]
00  // 28 x98y15 CPE[8]
00  // 29 x98y15 CPE[9]
00  // 30 x98y16 CPE[0]  net1 = net2: _a147  C_AND///AND/
00  // 31 x98y16 CPE[1]
00  // 32 x98y16 CPE[2]
00  // 33 x98y16 CPE[3]
00  // 34 x98y16 CPE[4]
00  // 35 x98y16 CPE[5]
00  // 36 x98y16 CPE[6]
00  // 37 x98y16 CPE[7]
00  // 38 x98y16 CPE[8]
00  // 39 x98y16 CPE[9]
31  // 40 x97y15 INMUX plane 2,1
3B  // 41 x97y15 INMUX plane 4,3
10  // 42 x97y15 INMUX plane 6,5
08  // 43 x97y15 INMUX plane 8,7
08  // 44 x97y15 INMUX plane 10,9
1B  // 45 x97y15 INMUX plane 12,11
10  // 46 x97y16 INMUX plane 2,1
2A  // 47 x97y16 INMUX plane 4,3
00  // 48 x97y16 INMUX plane 6,5
00  // 49 x97y16 INMUX plane 8,7
02  // 50 x97y16 INMUX plane 10,9
00  // 51 x97y16 INMUX plane 12,11
2B  // 52 x98y15 INMUX plane 2,1
38  // 53 x98y15 INMUX plane 4,3
00  // 54 x98y15 INMUX plane 6,5
1B  // 55 x98y15 INMUX plane 8,7
A0  // 56 x98y15 INMUX plane 10,9
ED  // 57 x98y15 INMUX plane 12,11
02  // 58 x98y16 INMUX plane 2,1
3B  // 59 x98y16 INMUX plane 4,3
18  // 60 x98y16 INMUX plane 6,5
67  // 61 x98y16 INMUX plane 8,7
81  // 62 x98y16 INMUX plane 10,9
0C  // 63 x98y16 INMUX plane 12,11
8B  // 64 x98y16 SB_BIG plane 1
38  // 65 x98y16 SB_BIG plane 1
00  // 66 x98y16 SB_DRIVE plane 2,1
A9  // 67 x98y16 SB_BIG plane 2
14  // 68 x98y16 SB_BIG plane 2
48  // 69 x98y16 SB_BIG plane 3
14  // 70 x98y16 SB_BIG plane 3
00  // 71 x98y16 SB_DRIVE plane 4,3
48  // 72 x98y16 SB_BIG plane 4
12  // 73 x98y16 SB_BIG plane 4
52  // 74 x98y16 SB_BIG plane 5
26  // 75 x98y16 SB_BIG plane 5
00  // 76 x98y16 SB_DRIVE plane 6,5
48  // 77 x98y16 SB_BIG plane 6
12  // 78 x98y16 SB_BIG plane 6
48  // 79 x98y16 SB_BIG plane 7
22  // 80 x98y16 SB_BIG plane 7
00  // 81 x98y16 SB_DRIVE plane 8,7
48  // 82 x98y16 SB_BIG plane 8
32  // 83 x98y16 SB_BIG plane 8
88  // 84 x98y16 SB_BIG plane 9
13  // 85 x98y16 SB_BIG plane 9
02  // 86 x98y16 SB_DRIVE plane 10,9
41  // 87 x98y16 SB_BIG plane 10
12  // 88 x98y16 SB_BIG plane 10
48  // 89 x98y16 SB_BIG plane 11
10  // 90 x98y16 SB_BIG plane 11
00  // 91 x98y16 SB_DRIVE plane 12,11
48  // 92 x98y16 SB_BIG plane 12
12  // 93 x98y16 SB_BIG plane 12
0E  // 94 x97y15 SB_SML plane 1
07  // 95 x97y15 SB_SML plane 2,1
73  // 96 x97y15 SB_SML plane 2
A8  // 97 x97y15 SB_SML plane 3
22  // 98 x97y15 SB_SML plane 4,3
2C  // 99 x97y15 SB_SML plane 4
B9  // 100 x97y15 SB_SML plane 5
E2  // 101 x97y15 SB_SML plane 6,5
64  // 102 x97y15 SB_SML plane 6
21  // 103 x97y15 SB_SML plane 7
80  // 104 x97y15 SB_SML plane 8,7
4A  // 105 x97y15 SB_SML plane 8
0E  // 106 x97y15 SB_SML plane 9
85  // 107 x97y15 SB_SML plane 10,9
4A  // 108 x97y15 SB_SML plane 10
A8  // 109 x97y15 SB_SML plane 11
20  // 110 x97y15 SB_SML plane 12,11
2C  // 111 x97y15 SB_SML plane 12
DF // -- CRC low byte
EC // -- CRC high byte


// Config Latches on x99y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6FB3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
08 // y_sel: 15
84 // -- CRC low byte
F5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6FBB
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x99y15 CPE[0]  _a279  C_MX2b////    _a810  C_////Bridge
00  //  1 x99y15 CPE[1]
00  //  2 x99y15 CPE[2]
00  //  3 x99y15 CPE[3]
00  //  4 x99y15 CPE[4]
00  //  5 x99y15 CPE[5]
00  //  6 x99y15 CPE[6]
00  //  7 x99y15 CPE[7]
00  //  8 x99y15 CPE[8]
00  //  9 x99y15 CPE[9]
00  // 10 x99y16 CPE[0]  net1 = net2: _a114  C_AND///AND/
00  // 11 x99y16 CPE[1]
00  // 12 x99y16 CPE[2]
00  // 13 x99y16 CPE[3]
00  // 14 x99y16 CPE[4]
00  // 15 x99y16 CPE[5]
00  // 16 x99y16 CPE[6]
00  // 17 x99y16 CPE[7]
00  // 18 x99y16 CPE[8]
00  // 19 x99y16 CPE[9]
00  // 20 x100y15 CPE[0]  _a120  C_AND////    _a850  C_////Bridge
00  // 21 x100y15 CPE[1]
00  // 22 x100y15 CPE[2]
00  // 23 x100y15 CPE[3]
00  // 24 x100y15 CPE[4]
00  // 25 x100y15 CPE[5]
00  // 26 x100y15 CPE[6]
00  // 27 x100y15 CPE[7]
00  // 28 x100y15 CPE[8]
00  // 29 x100y15 CPE[9]
00  // 30 x100y16 CPE[0]
00  // 31 x100y16 CPE[1]
00  // 32 x100y16 CPE[2]
00  // 33 x100y16 CPE[3]
00  // 34 x100y16 CPE[4]
00  // 35 x100y16 CPE[5]
00  // 36 x100y16 CPE[6]
00  // 37 x100y16 CPE[7]
00  // 38 x100y16 CPE[8]
00  // 39 x100y16 CPE[9]
3D  // 40 x99y15 INMUX plane 2,1
0B  // 41 x99y15 INMUX plane 4,3
25  // 42 x99y15 INMUX plane 6,5
02  // 43 x99y15 INMUX plane 8,7
29  // 44 x99y15 INMUX plane 10,9
08  // 45 x99y15 INMUX plane 12,11
34  // 46 x99y16 INMUX plane 2,1
36  // 47 x99y16 INMUX plane 4,3
26  // 48 x99y16 INMUX plane 6,5
24  // 49 x99y16 INMUX plane 8,7
10  // 50 x99y16 INMUX plane 10,9
2D  // 51 x99y16 INMUX plane 12,11
1F  // 52 x100y15 INMUX plane 2,1
00  // 53 x100y15 INMUX plane 4,3
D5  // 54 x100y15 INMUX plane 6,5
4C  // 55 x100y15 INMUX plane 8,7
DD  // 56 x100y15 INMUX plane 10,9
08  // 57 x100y15 INMUX plane 12,11
02  // 58 x100y16 INMUX plane 2,1
24  // 59 x100y16 INMUX plane 4,3
C1  // 60 x100y16 INMUX plane 6,5
C4  // 61 x100y16 INMUX plane 8,7
88  // 62 x100y16 INMUX plane 10,9
C0  // 63 x100y16 INMUX plane 12,11
08  // 64 x99y15 SB_BIG plane 1
12  // 65 x99y15 SB_BIG plane 1
20  // 66 x99y15 SB_DRIVE plane 2,1
88  // 67 x99y15 SB_BIG plane 2
13  // 68 x99y15 SB_BIG plane 2
48  // 69 x99y15 SB_BIG plane 3
12  // 70 x99y15 SB_BIG plane 3
00  // 71 x99y15 SB_DRIVE plane 4,3
01  // 72 x99y15 SB_BIG plane 4
01  // 73 x99y15 SB_BIG plane 4
48  // 74 x99y15 SB_BIG plane 5
12  // 75 x99y15 SB_BIG plane 5
00  // 76 x99y15 SB_DRIVE plane 6,5
44  // 77 x99y15 SB_BIG plane 6
26  // 78 x99y15 SB_BIG plane 6
48  // 79 x99y15 SB_BIG plane 7
32  // 80 x99y15 SB_BIG plane 7
A0  // 81 x99y15 SB_DRIVE plane 8,7
80  // 82 x99y15 SB_BIG plane 8
01  // 83 x99y15 SB_BIG plane 8
00  // 84 x99y15 SB_BIG plane 9
00  // 85 x99y15 SB_BIG plane 9
20  // 86 x99y15 SB_DRIVE plane 10,9
82  // 87 x99y15 SB_BIG plane 10
30  // 88 x99y15 SB_BIG plane 10
00  // 89 x99y15 SB_BIG plane 11
00  // 90 x99y15 SB_BIG plane 11
00  // 91 x99y15 SB_DRIVE plane 12,11
01  // 92 x99y15 SB_BIG plane 12
00  // 93 x99y15 SB_BIG plane 12
31  // 94 x100y16 SB_SML plane 1
83  // 95 x100y16 SB_SML plane 2,1
68  // 96 x100y16 SB_SML plane 2
0B  // 97 x100y16 SB_SML plane 3
06  // 98 x100y16 SB_SML plane 4,3
04  // 99 x100y16 SB_SML plane 4
A8  // 100 x100y16 SB_SML plane 5
32  // 101 x100y16 SB_SML plane 6,5
41  // 102 x100y16 SB_SML plane 6
A8  // 103 x100y16 SB_SML plane 7
02  // 104 x100y16 SB_SML plane 8,7
44  // 105 x100y16 SB_SML plane 8
00  // 106 x100y16 SB_SML plane 9
00  // 107 x100y16 SB_SML plane 10,9
03  // 108 x100y16 SB_SML plane 10
80 // -- CRC low byte
86 // -- CRC high byte


// Config Latches on x101y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 702E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
08 // y_sel: 15
5C // -- CRC low byte
EC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7036
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x101y15 CPE[0]  net1 = net2: _a110  C_AND///AND/
00  //  1 x101y15 CPE[1]
00  //  2 x101y15 CPE[2]
00  //  3 x101y15 CPE[3]
00  //  4 x101y15 CPE[4]
00  //  5 x101y15 CPE[5]
00  //  6 x101y15 CPE[6]
00  //  7 x101y15 CPE[7]
00  //  8 x101y15 CPE[8]
00  //  9 x101y15 CPE[9]
00  // 10 x101y16 CPE[0]  _a824  C_////Bridge
00  // 11 x101y16 CPE[1]
00  // 12 x101y16 CPE[2]
00  // 13 x101y16 CPE[3]
00  // 14 x101y16 CPE[4]
00  // 15 x101y16 CPE[5]
00  // 16 x101y16 CPE[6]
00  // 17 x101y16 CPE[7]
00  // 18 x101y16 CPE[8]
00  // 19 x101y16 CPE[9]
00  // 20 x102y15 CPE[0]  _a813  C_////Bridge
00  // 21 x102y15 CPE[1]
00  // 22 x102y15 CPE[2]
00  // 23 x102y15 CPE[3]
00  // 24 x102y15 CPE[4]
00  // 25 x102y15 CPE[5]
00  // 26 x102y15 CPE[6]
00  // 27 x102y15 CPE[7]
00  // 28 x102y15 CPE[8]
00  // 29 x102y15 CPE[9]
00  // 30 x102y16 CPE[0]  _a809  C_////Bridge
00  // 31 x102y16 CPE[1]
00  // 32 x102y16 CPE[2]
00  // 33 x102y16 CPE[3]
00  // 34 x102y16 CPE[4]
00  // 35 x102y16 CPE[5]
00  // 36 x102y16 CPE[6]
00  // 37 x102y16 CPE[7]
00  // 38 x102y16 CPE[8]
00  // 39 x102y16 CPE[9]
0D  // 40 x101y15 INMUX plane 2,1
2D  // 41 x101y15 INMUX plane 4,3
2D  // 42 x101y15 INMUX plane 6,5
3D  // 43 x101y15 INMUX plane 8,7
18  // 44 x101y15 INMUX plane 10,9
20  // 45 x101y15 INMUX plane 12,11
20  // 46 x101y16 INMUX plane 2,1
01  // 47 x101y16 INMUX plane 4,3
03  // 48 x101y16 INMUX plane 6,5
00  // 49 x101y16 INMUX plane 8,7
0B  // 50 x101y16 INMUX plane 10,9
00  // 51 x101y16 INMUX plane 12,11
08  // 52 x102y15 INMUX plane 2,1
08  // 53 x102y15 INMUX plane 4,3
19  // 54 x102y15 INMUX plane 6,5
50  // 55 x102y15 INMUX plane 8,7
0A  // 56 x102y15 INMUX plane 10,9
4B  // 57 x102y15 INMUX plane 12,11
20  // 58 x102y16 INMUX plane 2,1
13  // 59 x102y16 INMUX plane 4,3
1B  // 60 x102y16 INMUX plane 6,5
41  // 61 x102y16 INMUX plane 8,7
08  // 62 x102y16 INMUX plane 10,9
40  // 63 x102y16 INMUX plane 12,11
08  // 64 x102y16 SB_BIG plane 1
00  // 65 x102y16 SB_BIG plane 1
00  // 66 x102y16 SB_DRIVE plane 2,1
E8  // 67 x102y16 SB_BIG plane 2
14  // 68 x102y16 SB_BIG plane 2
51  // 69 x102y16 SB_BIG plane 3
12  // 70 x102y16 SB_BIG plane 3
00  // 71 x102y16 SB_DRIVE plane 4,3
08  // 72 x102y16 SB_BIG plane 4
12  // 73 x102y16 SB_BIG plane 4
56  // 74 x102y16 SB_BIG plane 5
10  // 75 x102y16 SB_BIG plane 5
00  // 76 x102y16 SB_DRIVE plane 6,5
A0  // 77 x102y16 SB_BIG plane 6
18  // 78 x102y16 SB_BIG plane 6
16  // 79 x102y16 SB_BIG plane 7
15  // 80 x102y16 SB_BIG plane 7
00  // 81 x102y16 SB_DRIVE plane 8,7
48  // 82 x102y16 SB_BIG plane 8
12  // 83 x102y16 SB_BIG plane 8
48  // 84 x102y16 SB_BIG plane 9
02  // 85 x102y16 SB_BIG plane 9
00  // 86 x102y16 SB_DRIVE plane 10,9
48  // 87 x102y16 SB_BIG plane 10
12  // 88 x102y16 SB_BIG plane 10
48  // 89 x102y16 SB_BIG plane 11
32  // 90 x102y16 SB_BIG plane 11
00  // 91 x102y16 SB_DRIVE plane 12,11
48  // 92 x102y16 SB_BIG plane 12
12  // 93 x102y16 SB_BIG plane 12
9A  // 94 x101y15 SB_SML plane 1
82  // 95 x101y15 SB_SML plane 2,1
2A  // 96 x101y15 SB_SML plane 2
0E  // 97 x101y15 SB_SML plane 3
85  // 98 x101y15 SB_SML plane 4,3
55  // 99 x101y15 SB_SML plane 4
40  // 100 x101y15 SB_SML plane 5
07  // 101 x101y15 SB_SML plane 6,5
43  // 102 x101y15 SB_SML plane 6
D8  // 103 x101y15 SB_SML plane 7
E7  // 104 x101y15 SB_SML plane 8,7
1C  // 105 x101y15 SB_SML plane 8
C8  // 106 x101y15 SB_SML plane 9
02  // 107 x101y15 SB_SML plane 10,9
05  // 108 x101y15 SB_SML plane 10
A8  // 109 x101y15 SB_SML plane 11
82  // 110 x101y15 SB_SML plane 12,11
5B  // 111 x101y15 SB_SML plane 12
1D // -- CRC low byte
09 // -- CRC high byte


// Config Latches on x103y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 70AC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
08 // y_sel: 15
54 // -- CRC low byte
A1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 70B4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x103y15 CPE[0]  _a448  C_///AND/D
00  //  1 x103y15 CPE[1]
00  //  2 x103y15 CPE[2]
00  //  3 x103y15 CPE[3]
00  //  4 x103y15 CPE[4]
00  //  5 x103y15 CPE[5]
00  //  6 x103y15 CPE[6]
00  //  7 x103y15 CPE[7]
00  //  8 x103y15 CPE[8]
00  //  9 x103y15 CPE[9]
00  // 10 x103y16 CPE[0]  _a180  C_ORAND////    
00  // 11 x103y16 CPE[1]
00  // 12 x103y16 CPE[2]
00  // 13 x103y16 CPE[3]
00  // 14 x103y16 CPE[4]
00  // 15 x103y16 CPE[5]
00  // 16 x103y16 CPE[6]
00  // 17 x103y16 CPE[7]
00  // 18 x103y16 CPE[8]
00  // 19 x103y16 CPE[9]
00  // 20 x104y15 CPE[0]  _a121  C_AND////    _a819  C_////Bridge
00  // 21 x104y15 CPE[1]
00  // 22 x104y15 CPE[2]
00  // 23 x104y15 CPE[3]
00  // 24 x104y15 CPE[4]
00  // 25 x104y15 CPE[5]
00  // 26 x104y15 CPE[6]
00  // 27 x104y15 CPE[7]
00  // 28 x104y15 CPE[8]
00  // 29 x104y15 CPE[9]
00  // 30 x104y16 CPE[0]  _a833  C_////Bridge
00  // 31 x104y16 CPE[1]
00  // 32 x104y16 CPE[2]
00  // 33 x104y16 CPE[3]
00  // 34 x104y16 CPE[4]
00  // 35 x104y16 CPE[5]
00  // 36 x104y16 CPE[6]
00  // 37 x104y16 CPE[7]
00  // 38 x104y16 CPE[8]
00  // 39 x104y16 CPE[9]
13  // 40 x103y15 INMUX plane 2,1
09  // 41 x103y15 INMUX plane 4,3
09  // 42 x103y15 INMUX plane 6,5
10  // 43 x103y15 INMUX plane 8,7
29  // 44 x103y15 INMUX plane 10,9
15  // 45 x103y15 INMUX plane 12,11
20  // 46 x103y16 INMUX plane 2,1
04  // 47 x103y16 INMUX plane 4,3
3D  // 48 x103y16 INMUX plane 6,5
00  // 49 x103y16 INMUX plane 8,7
2C  // 50 x103y16 INMUX plane 10,9
04  // 51 x103y16 INMUX plane 12,11
0C  // 52 x104y15 INMUX plane 2,1
01  // 53 x104y15 INMUX plane 4,3
6C  // 54 x104y15 INMUX plane 6,5
07  // 55 x104y15 INMUX plane 8,7
90  // 56 x104y15 INMUX plane 10,9
0C  // 57 x104y15 INMUX plane 12,11
0C  // 58 x104y16 INMUX plane 2,1
00  // 59 x104y16 INMUX plane 4,3
48  // 60 x104y16 INMUX plane 6,5
0C  // 61 x104y16 INMUX plane 8,7
68  // 62 x104y16 INMUX plane 10,9
03  // 63 x104y16 INMUX plane 12,11
48  // 64 x103y15 SB_BIG plane 1
12  // 65 x103y15 SB_BIG plane 1
30  // 66 x103y15 SB_DRIVE plane 2,1
82  // 67 x103y15 SB_BIG plane 2
23  // 68 x103y15 SB_BIG plane 2
51  // 69 x103y15 SB_BIG plane 3
42  // 70 x103y15 SB_BIG plane 3
00  // 71 x103y15 SB_DRIVE plane 4,3
48  // 72 x103y15 SB_BIG plane 4
12  // 73 x103y15 SB_BIG plane 4
48  // 74 x103y15 SB_BIG plane 5
12  // 75 x103y15 SB_BIG plane 5
40  // 76 x103y15 SB_DRIVE plane 6,5
A3  // 77 x103y15 SB_BIG plane 6
22  // 78 x103y15 SB_BIG plane 6
48  // 79 x103y15 SB_BIG plane 7
02  // 80 x103y15 SB_BIG plane 7
00  // 81 x103y15 SB_DRIVE plane 8,7
91  // 82 x103y15 SB_BIG plane 8
24  // 83 x103y15 SB_BIG plane 8
48  // 84 x103y15 SB_BIG plane 9
16  // 85 x103y15 SB_BIG plane 9
40  // 86 x103y15 SB_DRIVE plane 10,9
58  // 87 x103y15 SB_BIG plane 10
26  // 88 x103y15 SB_BIG plane 10
41  // 89 x103y15 SB_BIG plane 11
42  // 90 x103y15 SB_BIG plane 11
00  // 91 x103y15 SB_DRIVE plane 12,11
D8  // 92 x103y15 SB_BIG plane 12
24  // 93 x103y15 SB_BIG plane 12
A8  // 94 x104y16 SB_SML plane 1
82  // 95 x104y16 SB_SML plane 2,1
2A  // 96 x104y16 SB_SML plane 2
A1  // 97 x104y16 SB_SML plane 3
80  // 98 x104y16 SB_SML plane 4,3
22  // 99 x104y16 SB_SML plane 4
0B  // 100 x104y16 SB_SML plane 5
C6  // 101 x104y16 SB_SML plane 6,5
1C  // 102 x104y16 SB_SML plane 6
88  // 103 x104y16 SB_SML plane 7
E0  // 104 x104y16 SB_SML plane 8,7
56  // 105 x104y16 SB_SML plane 8
A8  // 106 x104y16 SB_SML plane 9
82  // 107 x104y16 SB_SML plane 10,9
2A  // 108 x104y16 SB_SML plane 10
A8  // 109 x104y16 SB_SML plane 11
62  // 110 x104y16 SB_SML plane 12,11
53  // 111 x104y16 SB_SML plane 12
39 // -- CRC low byte
A3 // -- CRC high byte


// Config Latches on x105y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 712A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
08 // y_sel: 15
8C // -- CRC low byte
B8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7132
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x105y15 CPE[0]  _a694  C_///OR/
00  //  1 x105y15 CPE[1]
00  //  2 x105y15 CPE[2]
00  //  3 x105y15 CPE[3]
00  //  4 x105y15 CPE[4]
00  //  5 x105y15 CPE[5]
00  //  6 x105y15 CPE[6]
00  //  7 x105y15 CPE[7]
00  //  8 x105y15 CPE[8]
00  //  9 x105y15 CPE[9]
00  // 10 x105y16 CPE[0]  net1 = net2: _a533  C_AND/D//AND/D
00  // 11 x105y16 CPE[1]
00  // 12 x105y16 CPE[2]
00  // 13 x105y16 CPE[3]
00  // 14 x105y16 CPE[4]
00  // 15 x105y16 CPE[5]
00  // 16 x105y16 CPE[6]
00  // 17 x105y16 CPE[7]
00  // 18 x105y16 CPE[8]
00  // 19 x105y16 CPE[9]
00  // 20 x106y15 CPE[0]  _a686  C_AND////    
00  // 21 x106y15 CPE[1]
00  // 22 x106y15 CPE[2]
00  // 23 x106y15 CPE[3]
00  // 24 x106y15 CPE[4]
00  // 25 x106y15 CPE[5]
00  // 26 x106y15 CPE[6]
00  // 27 x106y15 CPE[7]
00  // 28 x106y15 CPE[8]
00  // 29 x106y15 CPE[9]
00  // 30 x106y16 CPE[0]  _a456  C_///AND/D
00  // 31 x106y16 CPE[1]
00  // 32 x106y16 CPE[2]
00  // 33 x106y16 CPE[3]
00  // 34 x106y16 CPE[4]
00  // 35 x106y16 CPE[5]
00  // 36 x106y16 CPE[6]
00  // 37 x106y16 CPE[7]
00  // 38 x106y16 CPE[8]
00  // 39 x106y16 CPE[9]
0B  // 40 x105y15 INMUX plane 2,1
36  // 41 x105y15 INMUX plane 4,3
00  // 42 x105y15 INMUX plane 6,5
2D  // 43 x105y15 INMUX plane 8,7
08  // 44 x105y15 INMUX plane 10,9
09  // 45 x105y15 INMUX plane 12,11
00  // 46 x105y16 INMUX plane 2,1
2A  // 47 x105y16 INMUX plane 4,3
08  // 48 x105y16 INMUX plane 6,5
38  // 49 x105y16 INMUX plane 8,7
19  // 50 x105y16 INMUX plane 10,9
2D  // 51 x105y16 INMUX plane 12,11
00  // 52 x106y15 INMUX plane 2,1
01  // 53 x106y15 INMUX plane 4,3
9D  // 54 x106y15 INMUX plane 6,5
03  // 55 x106y15 INMUX plane 8,7
88  // 56 x106y15 INMUX plane 10,9
19  // 57 x106y15 INMUX plane 12,11
2C  // 58 x106y16 INMUX plane 2,1
00  // 59 x106y16 INMUX plane 4,3
89  // 60 x106y16 INMUX plane 6,5
05  // 61 x106y16 INMUX plane 8,7
99  // 62 x106y16 INMUX plane 10,9
00  // 63 x106y16 INMUX plane 12,11
48  // 64 x106y16 SB_BIG plane 1
12  // 65 x106y16 SB_BIG plane 1
00  // 66 x106y16 SB_DRIVE plane 2,1
48  // 67 x106y16 SB_BIG plane 2
02  // 68 x106y16 SB_BIG plane 2
51  // 69 x106y16 SB_BIG plane 3
02  // 70 x106y16 SB_BIG plane 3
00  // 71 x106y16 SB_DRIVE plane 4,3
08  // 72 x106y16 SB_BIG plane 4
42  // 73 x106y16 SB_BIG plane 4
86  // 74 x106y16 SB_BIG plane 5
18  // 75 x106y16 SB_BIG plane 5
00  // 76 x106y16 SB_DRIVE plane 6,5
94  // 77 x106y16 SB_BIG plane 6
14  // 78 x106y16 SB_BIG plane 6
48  // 79 x106y16 SB_BIG plane 7
22  // 80 x106y16 SB_BIG plane 7
00  // 81 x106y16 SB_DRIVE plane 8,7
48  // 82 x106y16 SB_BIG plane 8
52  // 83 x106y16 SB_BIG plane 8
48  // 84 x106y16 SB_BIG plane 9
12  // 85 x106y16 SB_BIG plane 9
00  // 86 x106y16 SB_DRIVE plane 10,9
48  // 87 x106y16 SB_BIG plane 10
32  // 88 x106y16 SB_BIG plane 10
08  // 89 x106y16 SB_BIG plane 11
13  // 90 x106y16 SB_BIG plane 11
00  // 91 x106y16 SB_DRIVE plane 12,11
48  // 92 x106y16 SB_BIG plane 12
22  // 93 x106y16 SB_BIG plane 12
A8  // 94 x105y15 SB_SML plane 1
02  // 95 x105y15 SB_SML plane 2,1
60  // 96 x105y15 SB_SML plane 2
49  // 97 x105y15 SB_SML plane 3
85  // 98 x105y15 SB_SML plane 4,3
2A  // 99 x105y15 SB_SML plane 4
58  // 100 x105y15 SB_SML plane 5
B5  // 101 x105y15 SB_SML plane 6,5
70  // 102 x105y15 SB_SML plane 6
28  // 103 x105y15 SB_SML plane 7
83  // 104 x105y15 SB_SML plane 8,7
2A  // 105 x105y15 SB_SML plane 8
D6  // 106 x105y15 SB_SML plane 9
33  // 107 x105y15 SB_SML plane 10,9
6C  // 108 x105y15 SB_SML plane 10
50  // 109 x105y15 SB_SML plane 11
83  // 110 x105y15 SB_SML plane 12,11
4A  // 111 x105y15 SB_SML plane 12
BE // -- CRC low byte
0C // -- CRC high byte


// Config Latches on x107y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 71A8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
08 // y_sel: 15
E4 // -- CRC low byte
92 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 71B0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x107y15 CPE[0]  _a695  C_AND////    _a821  C_////Bridge
00  //  1 x107y15 CPE[1]
00  //  2 x107y15 CPE[2]
00  //  3 x107y15 CPE[3]
00  //  4 x107y15 CPE[4]
00  //  5 x107y15 CPE[5]
00  //  6 x107y15 CPE[6]
00  //  7 x107y15 CPE[7]
00  //  8 x107y15 CPE[8]
00  //  9 x107y15 CPE[9]
00  // 10 x107y16 CPE[0]  _a475  C_AND/D///    _a472  C_///AND/D
00  // 11 x107y16 CPE[1]
00  // 12 x107y16 CPE[2]
00  // 13 x107y16 CPE[3]
00  // 14 x107y16 CPE[4]
00  // 15 x107y16 CPE[5]
00  // 16 x107y16 CPE[6]
00  // 17 x107y16 CPE[7]
00  // 18 x107y16 CPE[8]
00  // 19 x107y16 CPE[9]
00  // 20 x108y15 CPE[0]  _a168  C_AND////    
00  // 21 x108y15 CPE[1]
00  // 22 x108y15 CPE[2]
00  // 23 x108y15 CPE[3]
00  // 24 x108y15 CPE[4]
00  // 25 x108y15 CPE[5]
00  // 26 x108y15 CPE[6]
00  // 27 x108y15 CPE[7]
00  // 28 x108y15 CPE[8]
00  // 29 x108y15 CPE[9]
00  // 30 x108y16 CPE[0]  _a214  C_OR/D///    
00  // 31 x108y16 CPE[1]
00  // 32 x108y16 CPE[2]
00  // 33 x108y16 CPE[3]
00  // 34 x108y16 CPE[4]
00  // 35 x108y16 CPE[5]
00  // 36 x108y16 CPE[6]
00  // 37 x108y16 CPE[7]
00  // 38 x108y16 CPE[8]
00  // 39 x108y16 CPE[9]
1B  // 40 x107y15 INMUX plane 2,1
01  // 41 x107y15 INMUX plane 4,3
01  // 42 x107y15 INMUX plane 6,5
24  // 43 x107y15 INMUX plane 8,7
09  // 44 x107y15 INMUX plane 10,9
01  // 45 x107y15 INMUX plane 12,11
20  // 46 x107y16 INMUX plane 2,1
01  // 47 x107y16 INMUX plane 4,3
05  // 48 x107y16 INMUX plane 6,5
00  // 49 x107y16 INMUX plane 8,7
39  // 50 x107y16 INMUX plane 10,9
05  // 51 x107y16 INMUX plane 12,11
08  // 52 x108y15 INMUX plane 2,1
08  // 53 x108y15 INMUX plane 4,3
00  // 54 x108y15 INMUX plane 6,5
06  // 55 x108y15 INMUX plane 8,7
80  // 56 x108y15 INMUX plane 10,9
00  // 57 x108y15 INMUX plane 12,11
1C  // 58 x108y16 INMUX plane 2,1
2B  // 59 x108y16 INMUX plane 4,3
A3  // 60 x108y16 INMUX plane 6,5
6A  // 61 x108y16 INMUX plane 8,7
A1  // 62 x108y16 INMUX plane 10,9
01  // 63 x108y16 INMUX plane 12,11
48  // 64 x107y15 SB_BIG plane 1
12  // 65 x107y15 SB_BIG plane 1
00  // 66 x107y15 SB_DRIVE plane 2,1
50  // 67 x107y15 SB_BIG plane 2
14  // 68 x107y15 SB_BIG plane 2
59  // 69 x107y15 SB_BIG plane 3
12  // 70 x107y15 SB_BIG plane 3
00  // 71 x107y15 SB_DRIVE plane 4,3
41  // 72 x107y15 SB_BIG plane 4
12  // 73 x107y15 SB_BIG plane 4
48  // 74 x107y15 SB_BIG plane 5
12  // 75 x107y15 SB_BIG plane 5
00  // 76 x107y15 SB_DRIVE plane 6,5
61  // 77 x107y15 SB_BIG plane 6
12  // 78 x107y15 SB_BIG plane 6
41  // 79 x107y15 SB_BIG plane 7
00  // 80 x107y15 SB_BIG plane 7
00  // 81 x107y15 SB_DRIVE plane 8,7
48  // 82 x107y15 SB_BIG plane 8
12  // 83 x107y15 SB_BIG plane 8
88  // 84 x107y15 SB_BIG plane 9
11  // 85 x107y15 SB_BIG plane 9
0A  // 86 x107y15 SB_DRIVE plane 10,9
61  // 87 x107y15 SB_BIG plane 10
12  // 88 x107y15 SB_BIG plane 10
48  // 89 x107y15 SB_BIG plane 11
12  // 90 x107y15 SB_BIG plane 11
00  // 91 x107y15 SB_DRIVE plane 12,11
48  // 92 x107y15 SB_BIG plane 12
12  // 93 x107y15 SB_BIG plane 12
A8  // 94 x108y16 SB_SML plane 1
80  // 95 x108y16 SB_SML plane 2,1
2A  // 96 x108y16 SB_SML plane 2
B9  // 97 x108y16 SB_SML plane 3
80  // 98 x108y16 SB_SML plane 4,3
2A  // 99 x108y16 SB_SML plane 4
42  // 100 x108y16 SB_SML plane 5
83  // 101 x108y16 SB_SML plane 6,5
0A  // 102 x108y16 SB_SML plane 6
A8  // 103 x108y16 SB_SML plane 7
82  // 104 x108y16 SB_SML plane 8,7
2A  // 105 x108y16 SB_SML plane 8
A8  // 106 x108y16 SB_SML plane 9
82  // 107 x108y16 SB_SML plane 10,9
0A  // 108 x108y16 SB_SML plane 10
A8  // 109 x108y16 SB_SML plane 11
82  // 110 x108y16 SB_SML plane 12,11
2A  // 111 x108y16 SB_SML plane 12
E0 // -- CRC low byte
65 // -- CRC high byte


// Config Latches on x109y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7226     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
08 // y_sel: 15
3C // -- CRC low byte
8B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 722E
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x109y15 CPE[0]  net1 = net2: _a710  C_OR///OR/
00  //  1 x109y15 CPE[1]
00  //  2 x109y15 CPE[2]
00  //  3 x109y15 CPE[3]
00  //  4 x109y15 CPE[4]
00  //  5 x109y15 CPE[5]
00  //  6 x109y15 CPE[6]
00  //  7 x109y15 CPE[7]
00  //  8 x109y15 CPE[8]
00  //  9 x109y15 CPE[9]
00  // 10 x109y16 CPE[0]
00  // 11 x109y16 CPE[1]
00  // 12 x109y16 CPE[2]
00  // 13 x109y16 CPE[3]
00  // 14 x109y16 CPE[4]
00  // 15 x109y16 CPE[5]
00  // 16 x109y16 CPE[6]
00  // 17 x109y16 CPE[7]
00  // 18 x109y16 CPE[8]
00  // 19 x109y16 CPE[9]
00  // 20 x110y15 CPE[0]  _a199  C_OR/D///    
00  // 21 x110y15 CPE[1]
00  // 22 x110y15 CPE[2]
00  // 23 x110y15 CPE[3]
00  // 24 x110y15 CPE[4]
00  // 25 x110y15 CPE[5]
00  // 26 x110y15 CPE[6]
00  // 27 x110y15 CPE[7]
00  // 28 x110y15 CPE[8]
00  // 29 x110y15 CPE[9]
00  // 30 x110y16 CPE[0]
00  // 31 x110y16 CPE[1]
00  // 32 x110y16 CPE[2]
00  // 33 x110y16 CPE[3]
00  // 34 x110y16 CPE[4]
00  // 35 x110y16 CPE[5]
00  // 36 x110y16 CPE[6]
00  // 37 x110y16 CPE[7]
00  // 38 x110y16 CPE[8]
00  // 39 x110y16 CPE[9]
08  // 40 x109y15 INMUX plane 2,1
2D  // 41 x109y15 INMUX plane 4,3
28  // 42 x109y15 INMUX plane 6,5
29  // 43 x109y15 INMUX plane 8,7
08  // 44 x109y15 INMUX plane 10,9
18  // 45 x109y15 INMUX plane 12,11
00  // 46 x109y16 INMUX plane 2,1
01  // 47 x109y16 INMUX plane 4,3
01  // 48 x109y16 INMUX plane 6,5
01  // 49 x109y16 INMUX plane 8,7
00  // 50 x109y16 INMUX plane 10,9
00  // 51 x109y16 INMUX plane 12,11
1C  // 52 x110y15 INMUX plane 2,1
1D  // 53 x110y15 INMUX plane 4,3
45  // 54 x110y15 INMUX plane 6,5
6D  // 55 x110y15 INMUX plane 8,7
60  // 56 x110y15 INMUX plane 10,9
44  // 57 x110y15 INMUX plane 12,11
00  // 58 x110y16 INMUX plane 2,1
28  // 59 x110y16 INMUX plane 4,3
69  // 60 x110y16 INMUX plane 6,5
58  // 61 x110y16 INMUX plane 8,7
40  // 62 x110y16 INMUX plane 10,9
40  // 63 x110y16 INMUX plane 12,11
48  // 64 x110y16 SB_BIG plane 1
02  // 65 x110y16 SB_BIG plane 1
00  // 66 x110y16 SB_DRIVE plane 2,1
00  // 67 x110y16 SB_BIG plane 2
40  // 68 x110y16 SB_BIG plane 2
58  // 69 x110y16 SB_BIG plane 3
06  // 70 x110y16 SB_BIG plane 3
00  // 71 x110y16 SB_DRIVE plane 4,3
00  // 72 x110y16 SB_BIG plane 4
30  // 73 x110y16 SB_BIG plane 4
98  // 74 x110y16 SB_BIG plane 5
10  // 75 x110y16 SB_BIG plane 5
00  // 76 x110y16 SB_DRIVE plane 6,5
00  // 77 x110y16 SB_BIG plane 6
00  // 78 x110y16 SB_BIG plane 6
48  // 79 x110y16 SB_BIG plane 7
14  // 80 x110y16 SB_BIG plane 7
00  // 81 x110y16 SB_DRIVE plane 8,7
00  // 82 x110y16 SB_BIG plane 8
00  // 83 x110y16 SB_BIG plane 8
00  // 84 x110y16 SB_BIG plane 9
00  // 85 x110y16 SB_BIG plane 9
00  // 86 x110y16 SB_DRIVE plane 10,9
00  // 87 x110y16 SB_BIG plane 10
00  // 88 x110y16 SB_BIG plane 10
00  // 89 x110y16 SB_BIG plane 11
00  // 90 x110y16 SB_BIG plane 11
00  // 91 x110y16 SB_DRIVE plane 12,11
00  // 92 x110y16 SB_BIG plane 12
00  // 93 x110y16 SB_BIG plane 12
A8  // 94 x109y15 SB_SML plane 1
02  // 95 x109y15 SB_SML plane 2,1
60  // 96 x109y15 SB_SML plane 2
58  // 97 x109y15 SB_SML plane 3
03  // 98 x109y15 SB_SML plane 4,3
00  // 99 x109y15 SB_SML plane 4
A8  // 100 x109y15 SB_SML plane 5
92  // 101 x109y15 SB_SML plane 6,5
01  // 102 x109y15 SB_SML plane 6
30  // 103 x109y15 SB_SML plane 7
05  // 104 x109y15 SB_SML plane 8,7
00  // 105 x109y15 SB_SML plane 8
0E  // 106 x109y15 SB_SML plane 9
75 // -- CRC low byte
61 // -- CRC high byte


// Config Latches on x111y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 729F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
38 // x_sel: 111
08 // y_sel: 15
F4 // -- CRC low byte
08 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 72A7
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x111y15 CPE[0]
00  //  1 x111y15 CPE[1]
00  //  2 x111y15 CPE[2]
00  //  3 x111y15 CPE[3]
00  //  4 x111y15 CPE[4]
00  //  5 x111y15 CPE[5]
00  //  6 x111y15 CPE[6]
00  //  7 x111y15 CPE[7]
00  //  8 x111y15 CPE[8]
00  //  9 x111y15 CPE[9]
00  // 10 x111y16 CPE[0]
00  // 11 x111y16 CPE[1]
00  // 12 x111y16 CPE[2]
00  // 13 x111y16 CPE[3]
00  // 14 x111y16 CPE[4]
00  // 15 x111y16 CPE[5]
00  // 16 x111y16 CPE[6]
00  // 17 x111y16 CPE[7]
00  // 18 x111y16 CPE[8]
00  // 19 x111y16 CPE[9]
00  // 20 x112y15 CPE[0]  _a822  C_////Bridge
00  // 21 x112y15 CPE[1]
00  // 22 x112y15 CPE[2]
00  // 23 x112y15 CPE[3]
00  // 24 x112y15 CPE[4]
00  // 25 x112y15 CPE[5]
00  // 26 x112y15 CPE[6]
00  // 27 x112y15 CPE[7]
00  // 28 x112y15 CPE[8]
00  // 29 x112y15 CPE[9]
00  // 30 x112y16 CPE[0]
00  // 31 x112y16 CPE[1]
00  // 32 x112y16 CPE[2]
00  // 33 x112y16 CPE[3]
00  // 34 x112y16 CPE[4]
00  // 35 x112y16 CPE[5]
00  // 36 x112y16 CPE[6]
00  // 37 x112y16 CPE[7]
00  // 38 x112y16 CPE[8]
00  // 39 x112y16 CPE[9]
03  // 40 x111y15 INMUX plane 2,1
01  // 41 x111y15 INMUX plane 4,3
08  // 42 x111y15 INMUX plane 6,5
01  // 43 x111y15 INMUX plane 8,7
01  // 44 x111y15 INMUX plane 10,9
00  // 45 x111y15 INMUX plane 12,11
00  // 46 x111y16 INMUX plane 2,1
05  // 47 x111y16 INMUX plane 4,3
05  // 48 x111y16 INMUX plane 6,5
2A  // 49 x111y16 INMUX plane 8,7
00  // 50 x111y16 INMUX plane 10,9
00  // 51 x111y16 INMUX plane 12,11
28  // 52 x112y15 INMUX plane 2,1
03  // 53 x112y15 INMUX plane 4,3
00  // 54 x112y15 INMUX plane 6,5
00  // 55 x112y15 INMUX plane 8,7
00  // 56 x112y15 INMUX plane 10,9
00  // 57 x112y15 INMUX plane 12,11
00  // 58 x112y16 INMUX plane 2,1
01  // 59 x112y16 INMUX plane 4,3
01  // 60 x112y16 INMUX plane 6,5
00  // 61 x112y16 INMUX plane 8,7
00  // 62 x112y16 INMUX plane 10,9
00  // 63 x112y16 INMUX plane 12,11
00  // 64 x111y15 SB_BIG plane 1
00  // 65 x111y15 SB_BIG plane 1
00  // 66 x111y15 SB_DRIVE plane 2,1
20  // 67 x111y15 SB_BIG plane 2
00  // 68 x111y15 SB_BIG plane 2
48  // 69 x111y15 SB_BIG plane 3
12  // 70 x111y15 SB_BIG plane 3
40  // 71 x111y15 SB_DRIVE plane 4,3
00  // 72 x111y15 SB_BIG plane 4
00  // 73 x111y15 SB_BIG plane 4
00  // 74 x111y15 SB_BIG plane 5
00  // 75 x111y15 SB_BIG plane 5
00  // 76 x111y15 SB_DRIVE plane 6,5
00  // 77 x111y15 SB_BIG plane 6
00  // 78 x111y15 SB_BIG plane 6
48  // 79 x111y15 SB_BIG plane 7
12  // 80 x111y15 SB_BIG plane 7
00  // 81 x111y15 SB_DRIVE plane 8,7
00  // 82 x111y15 SB_BIG plane 8
00  // 83 x111y15 SB_BIG plane 8
00  // 84 x111y15 SB_BIG plane 9
00  // 85 x111y15 SB_BIG plane 9
00  // 86 x111y15 SB_DRIVE plane 10,9
00  // 87 x111y15 SB_BIG plane 10
00  // 88 x111y15 SB_BIG plane 10
00  // 89 x111y15 SB_BIG plane 11
00  // 90 x111y15 SB_BIG plane 11
00  // 91 x111y15 SB_DRIVE plane 12,11
00  // 92 x111y15 SB_BIG plane 12
00  // 93 x111y15 SB_BIG plane 12
00  // 94 x112y16 SB_SML plane 1
00  // 95 x112y16 SB_SML plane 2,1
00  // 96 x112y16 SB_SML plane 2
58  // 97 x112y16 SB_SML plane 3
03  // 98 x112y16 SB_SML plane 4,3
00  // 99 x112y16 SB_SML plane 4
00  // 100 x112y16 SB_SML plane 5
00  // 101 x112y16 SB_SML plane 6,5
00  // 102 x112y16 SB_SML plane 6
28  // 103 x112y16 SB_SML plane 7
02  // 104 x112y16 SB_SML plane 8,7
E3 // -- CRC low byte
59 // -- CRC high byte


// Config Latches on x113y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7316     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
39 // x_sel: 113
08 // y_sel: 15
2C // -- CRC low byte
11 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 731E
3C // Length: 60
72 // -- CRC low byte
C3 // -- CRC high byte
00  //  0 x113y15 CPE[0]
00  //  1 x113y15 CPE[1]
00  //  2 x113y15 CPE[2]
00  //  3 x113y15 CPE[3]
00  //  4 x113y15 CPE[4]
00  //  5 x113y15 CPE[5]
00  //  6 x113y15 CPE[6]
00  //  7 x113y15 CPE[7]
00  //  8 x113y15 CPE[8]
00  //  9 x113y15 CPE[9]
00  // 10 x113y16 CPE[0]
00  // 11 x113y16 CPE[1]
00  // 12 x113y16 CPE[2]
00  // 13 x113y16 CPE[3]
00  // 14 x113y16 CPE[4]
00  // 15 x113y16 CPE[5]
00  // 16 x113y16 CPE[6]
00  // 17 x113y16 CPE[7]
00  // 18 x113y16 CPE[8]
00  // 19 x113y16 CPE[9]
00  // 20 x114y15 CPE[0]
00  // 21 x114y15 CPE[1]
00  // 22 x114y15 CPE[2]
00  // 23 x114y15 CPE[3]
00  // 24 x114y15 CPE[4]
00  // 25 x114y15 CPE[5]
00  // 26 x114y15 CPE[6]
00  // 27 x114y15 CPE[7]
00  // 28 x114y15 CPE[8]
00  // 29 x114y15 CPE[9]
00  // 30 x114y16 CPE[0]
00  // 31 x114y16 CPE[1]
00  // 32 x114y16 CPE[2]
00  // 33 x114y16 CPE[3]
00  // 34 x114y16 CPE[4]
00  // 35 x114y16 CPE[5]
00  // 36 x114y16 CPE[6]
00  // 37 x114y16 CPE[7]
00  // 38 x114y16 CPE[8]
00  // 39 x114y16 CPE[9]
08  // 40 x113y15 INMUX plane 2,1
00  // 41 x113y15 INMUX plane 4,3
00  // 42 x113y15 INMUX plane 6,5
00  // 43 x113y15 INMUX plane 8,7
00  // 44 x113y15 INMUX plane 10,9
00  // 45 x113y15 INMUX plane 12,11
28  // 46 x113y16 INMUX plane 2,1
01  // 47 x113y16 INMUX plane 4,3
00  // 48 x113y16 INMUX plane 6,5
00  // 49 x113y16 INMUX plane 8,7
00  // 50 x113y16 INMUX plane 10,9
00  // 51 x113y16 INMUX plane 12,11
00  // 52 x114y15 INMUX plane 2,1
00  // 53 x114y15 INMUX plane 4,3
00  // 54 x114y15 INMUX plane 6,5
00  // 55 x114y15 INMUX plane 8,7
00  // 56 x114y15 INMUX plane 10,9
00  // 57 x114y15 INMUX plane 12,11
00  // 58 x114y16 INMUX plane 2,1
01  // 59 x114y16 INMUX plane 4,3
42 // -- CRC low byte
B0 // -- CRC high byte


// Config Latches on x127y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7360     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
40 // x_sel: 127
08 // y_sel: 15
F0 // -- CRC low byte
36 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7368
4A // Length: 74
C3 // -- CRC low byte
D5 // -- CRC high byte
00  //  0 x127y15 CPE[0]
00  //  1 x127y15 CPE[1]
00  //  2 x127y15 CPE[2]
00  //  3 x127y15 CPE[3]
00  //  4 x127y15 CPE[4]
00  //  5 x127y15 CPE[5]
00  //  6 x127y15 CPE[6]
00  //  7 x127y15 CPE[7]
00  //  8 x127y15 CPE[8]
00  //  9 x127y15 CPE[9]
00  // 10 x127y16 CPE[0]
00  // 11 x127y16 CPE[1]
00  // 12 x127y16 CPE[2]
00  // 13 x127y16 CPE[3]
00  // 14 x127y16 CPE[4]
00  // 15 x127y16 CPE[5]
00  // 16 x127y16 CPE[6]
00  // 17 x127y16 CPE[7]
00  // 18 x127y16 CPE[8]
00  // 19 x127y16 CPE[9]
00  // 20 x128y15 CPE[0]
00  // 21 x128y15 CPE[1]
00  // 22 x128y15 CPE[2]
00  // 23 x128y15 CPE[3]
00  // 24 x128y15 CPE[4]
00  // 25 x128y15 CPE[5]
00  // 26 x128y15 CPE[6]
00  // 27 x128y15 CPE[7]
00  // 28 x128y15 CPE[8]
00  // 29 x128y15 CPE[9]
00  // 30 x128y16 CPE[0]
00  // 31 x128y16 CPE[1]
00  // 32 x128y16 CPE[2]
00  // 33 x128y16 CPE[3]
00  // 34 x128y16 CPE[4]
00  // 35 x128y16 CPE[5]
00  // 36 x128y16 CPE[6]
00  // 37 x128y16 CPE[7]
00  // 38 x128y16 CPE[8]
00  // 39 x128y16 CPE[9]
00  // 40 x127y15 INMUX plane 2,1
00  // 41 x127y15 INMUX plane 4,3
00  // 42 x127y15 INMUX plane 6,5
00  // 43 x127y15 INMUX plane 8,7
00  // 44 x127y15 INMUX plane 10,9
00  // 45 x127y15 INMUX plane 12,11
00  // 46 x127y16 INMUX plane 2,1
00  // 47 x127y16 INMUX plane 4,3
00  // 48 x127y16 INMUX plane 6,5
00  // 49 x127y16 INMUX plane 8,7
00  // 50 x127y16 INMUX plane 10,9
00  // 51 x127y16 INMUX plane 12,11
00  // 52 x128y15 INMUX plane 2,1
08  // 53 x128y15 INMUX plane 4,3
00  // 54 x128y15 INMUX plane 6,5
00  // 55 x128y15 INMUX plane 8,7
00  // 56 x128y15 INMUX plane 10,9
00  // 57 x128y15 INMUX plane 12,11
00  // 58 x128y16 INMUX plane 2,1
00  // 59 x128y16 INMUX plane 4,3
00  // 60 x128y16 INMUX plane 6,5
00  // 61 x128y16 INMUX plane 8,7
00  // 62 x128y16 INMUX plane 10,9
00  // 63 x128y16 INMUX plane 12,11
00  // 64 x127y15 SB_BIG plane 1
00  // 65 x127y15 SB_BIG plane 1
00  // 66 x127y15 SB_DRIVE plane 2,1
00  // 67 x127y15 SB_BIG plane 2
00  // 68 x127y15 SB_BIG plane 2
00  // 69 x127y15 SB_BIG plane 3
00  // 70 x127y15 SB_BIG plane 3
00  // 71 x127y15 SB_DRIVE plane 4,3
38  // 72 x127y15 SB_BIG plane 4
10  // 73 x127y15 SB_BIG plane 4
E6 // -- CRC low byte
2B // -- CRC high byte


// Config Latches on x129y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 73B8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
41 // x_sel: 129
08 // y_sel: 15
28 // -- CRC low byte
2F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 73C0
2A // Length: 42
C5 // -- CRC low byte
B6 // -- CRC high byte
00  //  0 x129y15 CPE[0]
00  //  1 x129y15 CPE[1]
00  //  2 x129y15 CPE[2]
00  //  3 x129y15 CPE[3]
00  //  4 x129y15 CPE[4]
00  //  5 x129y15 CPE[5]
00  //  6 x129y15 CPE[6]
00  //  7 x129y15 CPE[7]
00  //  8 x129y15 CPE[8]
00  //  9 x129y15 CPE[9]
00  // 10 x129y16 CPE[0]
00  // 11 x129y16 CPE[1]
00  // 12 x129y16 CPE[2]
00  // 13 x129y16 CPE[3]
00  // 14 x129y16 CPE[4]
00  // 15 x129y16 CPE[5]
00  // 16 x129y16 CPE[6]
00  // 17 x129y16 CPE[7]
00  // 18 x129y16 CPE[8]
00  // 19 x129y16 CPE[9]
00  // 20 x130y15 CPE[0]
00  // 21 x130y15 CPE[1]
00  // 22 x130y15 CPE[2]
00  // 23 x130y15 CPE[3]
00  // 24 x130y15 CPE[4]
00  // 25 x130y15 CPE[5]
00  // 26 x130y15 CPE[6]
00  // 27 x130y15 CPE[7]
00  // 28 x130y15 CPE[8]
00  // 29 x130y15 CPE[9]
00  // 30 x130y16 CPE[0]
00  // 31 x130y16 CPE[1]
00  // 32 x130y16 CPE[2]
00  // 33 x130y16 CPE[3]
00  // 34 x130y16 CPE[4]
00  // 35 x130y16 CPE[5]
00  // 36 x130y16 CPE[6]
00  // 37 x130y16 CPE[7]
00  // 38 x130y16 CPE[8]
00  // 39 x130y16 CPE[9]
00  // 40 x129y15 INMUX plane 2,1
08  // 41 x129y15 INMUX plane 4,3
EE // -- CRC low byte
6D // -- CRC high byte


// Config Latches on x135y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 73F0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
44 // x_sel: 135
08 // y_sel: 15
90 // -- CRC low byte
51 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 73F8
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x135y15 CPE[0]
00  //  1 x135y15 CPE[1]
00  //  2 x135y15 CPE[2]
00  //  3 x135y15 CPE[3]
00  //  4 x135y15 CPE[4]
00  //  5 x135y15 CPE[5]
00  //  6 x135y15 CPE[6]
00  //  7 x135y15 CPE[7]
00  //  8 x135y15 CPE[8]
00  //  9 x135y15 CPE[9]
00  // 10 x135y16 CPE[0]
00  // 11 x135y16 CPE[1]
00  // 12 x135y16 CPE[2]
00  // 13 x135y16 CPE[3]
00  // 14 x135y16 CPE[4]
00  // 15 x135y16 CPE[5]
00  // 16 x135y16 CPE[6]
00  // 17 x135y16 CPE[7]
00  // 18 x135y16 CPE[8]
00  // 19 x135y16 CPE[9]
00  // 20 x136y15 CPE[0]
00  // 21 x136y15 CPE[1]
00  // 22 x136y15 CPE[2]
00  // 23 x136y15 CPE[3]
00  // 24 x136y15 CPE[4]
00  // 25 x136y15 CPE[5]
00  // 26 x136y15 CPE[6]
00  // 27 x136y15 CPE[7]
00  // 28 x136y15 CPE[8]
00  // 29 x136y15 CPE[9]
00  // 30 x136y16 CPE[0]
00  // 31 x136y16 CPE[1]
00  // 32 x136y16 CPE[2]
00  // 33 x136y16 CPE[3]
00  // 34 x136y16 CPE[4]
00  // 35 x136y16 CPE[5]
00  // 36 x136y16 CPE[6]
00  // 37 x136y16 CPE[7]
00  // 38 x136y16 CPE[8]
00  // 39 x136y16 CPE[9]
00  // 40 x135y15 INMUX plane 2,1
00  // 41 x135y15 INMUX plane 4,3
00  // 42 x135y15 INMUX plane 6,5
00  // 43 x135y15 INMUX plane 8,7
00  // 44 x135y15 INMUX plane 10,9
00  // 45 x135y15 INMUX plane 12,11
00  // 46 x135y16 INMUX plane 2,1
00  // 47 x135y16 INMUX plane 4,3
00  // 48 x135y16 INMUX plane 6,5
00  // 49 x135y16 INMUX plane 8,7
00  // 50 x135y16 INMUX plane 10,9
00  // 51 x135y16 INMUX plane 12,11
00  // 52 x136y15 INMUX plane 2,1
00  // 53 x136y15 INMUX plane 4,3
00  // 54 x136y15 INMUX plane 6,5
00  // 55 x136y15 INMUX plane 8,7
00  // 56 x136y15 INMUX plane 10,9
00  // 57 x136y15 INMUX plane 12,11
00  // 58 x136y16 INMUX plane 2,1
00  // 59 x136y16 INMUX plane 4,3
00  // 60 x136y16 INMUX plane 6,5
00  // 61 x136y16 INMUX plane 8,7
00  // 62 x136y16 INMUX plane 10,9
00  // 63 x136y16 INMUX plane 12,11
00  // 64 x135y15 SB_BIG plane 1
00  // 65 x135y15 SB_BIG plane 1
00  // 66 x135y15 SB_DRIVE plane 2,1
00  // 67 x135y15 SB_BIG plane 2
00  // 68 x135y15 SB_BIG plane 2
80  // 69 x135y15 SB_BIG plane 3
01  // 70 x135y15 SB_BIG plane 3
02  // 71 x135y15 SB_DRIVE plane 4,3
6D // -- CRC low byte
99 // -- CRC high byte


// Config Latches on x161y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7446     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
08 // y_sel: 15
B9 // -- CRC low byte
BA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 744E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y15
00  // 14 right_edge_EN1 at x163y15
00  // 15 right_edge_EN2 at x163y15
00  // 16 right_edge_EN0 at x163y16
00  // 17 right_edge_EN1 at x163y16
00  // 18 right_edge_EN2 at x163y16
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y16 SB_BIG plane 1
12  // 65 x162y16 SB_BIG plane 1
00  // 66 x162y16 SB_DRIVE plane 2,1
48  // 67 x162y16 SB_BIG plane 2
12  // 68 x162y16 SB_BIG plane 2
48  // 69 x162y16 SB_BIG plane 3
12  // 70 x162y16 SB_BIG plane 3
00  // 71 x162y16 SB_DRIVE plane 4,3
48  // 72 x162y16 SB_BIG plane 4
12  // 73 x162y16 SB_BIG plane 4
48  // 74 x162y16 SB_BIG plane 5
12  // 75 x162y16 SB_BIG plane 5
00  // 76 x162y16 SB_DRIVE plane 6,5
48  // 77 x162y16 SB_BIG plane 6
12  // 78 x162y16 SB_BIG plane 6
48  // 79 x162y16 SB_BIG plane 7
12  // 80 x162y16 SB_BIG plane 7
00  // 81 x162y16 SB_DRIVE plane 8,7
48  // 82 x162y16 SB_BIG plane 8
12  // 83 x162y16 SB_BIG plane 8
48  // 84 x162y16 SB_BIG plane 9
12  // 85 x162y16 SB_BIG plane 9
00  // 86 x162y16 SB_DRIVE plane 10,9
48  // 87 x162y16 SB_BIG plane 10
12  // 88 x162y16 SB_BIG plane 10
48  // 89 x162y16 SB_BIG plane 11
12  // 90 x162y16 SB_BIG plane 11
00  // 91 x162y16 SB_DRIVE plane 12,11
48  // 92 x162y16 SB_BIG plane 12
12  // 93 x162y16 SB_BIG plane 12
A8  // 94 x161y15 SB_SML plane 1
82  // 95 x161y15 SB_SML plane 2,1
2A  // 96 x161y15 SB_SML plane 2
A8  // 97 x161y15 SB_SML plane 3
82  // 98 x161y15 SB_SML plane 4,3
2A  // 99 x161y15 SB_SML plane 4
A8  // 100 x161y15 SB_SML plane 5
82  // 101 x161y15 SB_SML plane 6,5
2A  // 102 x161y15 SB_SML plane 6
A8  // 103 x161y15 SB_SML plane 7
82  // 104 x161y15 SB_SML plane 8,7
2A  // 105 x161y15 SB_SML plane 8
A8  // 106 x161y15 SB_SML plane 9
82  // 107 x161y15 SB_SML plane 10,9
2A  // 108 x161y15 SB_SML plane 10
A8  // 109 x161y15 SB_SML plane 11
82  // 110 x161y15 SB_SML plane 12,11
2A  // 111 x161y15 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 74C4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
09 // y_sel: 17
1F // -- CRC low byte
61 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 74CC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y17
00  // 14 left_edge_EN1 at x-2y17
00  // 15 left_edge_EN2 at x-2y17
00  // 16 left_edge_EN0 at x-2y18
00  // 17 left_edge_EN1 at x-2y18
00  // 18 left_edge_EN2 at x-2y18
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y18 SB_BIG plane 1
12  // 65 x0y18 SB_BIG plane 1
00  // 66 x0y18 SB_DRIVE plane 2,1
48  // 67 x0y18 SB_BIG plane 2
12  // 68 x0y18 SB_BIG plane 2
48  // 69 x0y18 SB_BIG plane 3
12  // 70 x0y18 SB_BIG plane 3
00  // 71 x0y18 SB_DRIVE plane 4,3
48  // 72 x0y18 SB_BIG plane 4
12  // 73 x0y18 SB_BIG plane 4
48  // 74 x0y18 SB_BIG plane 5
12  // 75 x0y18 SB_BIG plane 5
00  // 76 x0y18 SB_DRIVE plane 6,5
48  // 77 x0y18 SB_BIG plane 6
12  // 78 x0y18 SB_BIG plane 6
48  // 79 x0y18 SB_BIG plane 7
12  // 80 x0y18 SB_BIG plane 7
00  // 81 x0y18 SB_DRIVE plane 8,7
48  // 82 x0y18 SB_BIG plane 8
12  // 83 x0y18 SB_BIG plane 8
48  // 84 x0y18 SB_BIG plane 9
12  // 85 x0y18 SB_BIG plane 9
00  // 86 x0y18 SB_DRIVE plane 10,9
48  // 87 x0y18 SB_BIG plane 10
12  // 88 x0y18 SB_BIG plane 10
48  // 89 x0y18 SB_BIG plane 11
12  // 90 x0y18 SB_BIG plane 11
00  // 91 x0y18 SB_DRIVE plane 12,11
48  // 92 x0y18 SB_BIG plane 12
12  // 93 x0y18 SB_BIG plane 12
A8  // 94 x-1y17 SB_SML plane 1
82  // 95 x-1y17 SB_SML plane 2,1
2A  // 96 x-1y17 SB_SML plane 2
A8  // 97 x-1y17 SB_SML plane 3
82  // 98 x-1y17 SB_SML plane 4,3
2A  // 99 x-1y17 SB_SML plane 4
A8  // 100 x-1y17 SB_SML plane 5
82  // 101 x-1y17 SB_SML plane 6,5
2A  // 102 x-1y17 SB_SML plane 6
A8  // 103 x-1y17 SB_SML plane 7
82  // 104 x-1y17 SB_SML plane 8,7
2A  // 105 x-1y17 SB_SML plane 8
A8  // 106 x-1y17 SB_SML plane 9
82  // 107 x-1y17 SB_SML plane 10,9
2A  // 108 x-1y17 SB_SML plane 10
A8  // 109 x-1y17 SB_SML plane 11
82  // 110 x-1y17 SB_SML plane 12,11
2A  // 111 x-1y17 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x87y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7542     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2C // x_sel: 87
09 // y_sel: 17
8C // -- CRC low byte
EB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 754A
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x87y17 CPE[0]
00  //  1 x87y17 CPE[1]
00  //  2 x87y17 CPE[2]
00  //  3 x87y17 CPE[3]
00  //  4 x87y17 CPE[4]
00  //  5 x87y17 CPE[5]
00  //  6 x87y17 CPE[6]
00  //  7 x87y17 CPE[7]
00  //  8 x87y17 CPE[8]
00  //  9 x87y17 CPE[9]
00  // 10 x87y18 CPE[0]
00  // 11 x87y18 CPE[1]
00  // 12 x87y18 CPE[2]
00  // 13 x87y18 CPE[3]
00  // 14 x87y18 CPE[4]
00  // 15 x87y18 CPE[5]
00  // 16 x87y18 CPE[6]
00  // 17 x87y18 CPE[7]
00  // 18 x87y18 CPE[8]
00  // 19 x87y18 CPE[9]
00  // 20 x88y17 CPE[0]  _a805  C_////Bridge
00  // 21 x88y17 CPE[1]
00  // 22 x88y17 CPE[2]
00  // 23 x88y17 CPE[3]
00  // 24 x88y17 CPE[4]
00  // 25 x88y17 CPE[5]
00  // 26 x88y17 CPE[6]
00  // 27 x88y17 CPE[7]
00  // 28 x88y17 CPE[8]
00  // 29 x88y17 CPE[9]
00  // 30 x88y18 CPE[0]
00  // 31 x88y18 CPE[1]
00  // 32 x88y18 CPE[2]
00  // 33 x88y18 CPE[3]
00  // 34 x88y18 CPE[4]
00  // 35 x88y18 CPE[5]
00  // 36 x88y18 CPE[6]
00  // 37 x88y18 CPE[7]
00  // 38 x88y18 CPE[8]
00  // 39 x88y18 CPE[9]
00  // 40 x87y17 INMUX plane 2,1
00  // 41 x87y17 INMUX plane 4,3
00  // 42 x87y17 INMUX plane 6,5
00  // 43 x87y17 INMUX plane 8,7
00  // 44 x87y17 INMUX plane 10,9
00  // 45 x87y17 INMUX plane 12,11
00  // 46 x87y18 INMUX plane 2,1
00  // 47 x87y18 INMUX plane 4,3
00  // 48 x87y18 INMUX plane 6,5
00  // 49 x87y18 INMUX plane 8,7
00  // 50 x87y18 INMUX plane 10,9
00  // 51 x87y18 INMUX plane 12,11
00  // 52 x88y17 INMUX plane 2,1
00  // 53 x88y17 INMUX plane 4,3
00  // 54 x88y17 INMUX plane 6,5
28  // 55 x88y17 INMUX plane 8,7
00  // 56 x88y17 INMUX plane 10,9
00  // 57 x88y17 INMUX plane 12,11
00  // 58 x88y18 INMUX plane 2,1
00  // 59 x88y18 INMUX plane 4,3
00  // 60 x88y18 INMUX plane 6,5
00  // 61 x88y18 INMUX plane 8,7
80  // 62 x88y18 INMUX plane 10,9
00  // 63 x88y18 INMUX plane 12,11
00  // 64 x88y18 SB_BIG plane 1
00  // 65 x88y18 SB_BIG plane 1
00  // 66 x88y18 SB_DRIVE plane 2,1
00  // 67 x88y18 SB_BIG plane 2
00  // 68 x88y18 SB_BIG plane 2
48  // 69 x88y18 SB_BIG plane 3
12  // 70 x88y18 SB_BIG plane 3
00  // 71 x88y18 SB_DRIVE plane 4,3
00  // 72 x88y18 SB_BIG plane 4
00  // 73 x88y18 SB_BIG plane 4
00  // 74 x88y18 SB_BIG plane 5
00  // 75 x88y18 SB_BIG plane 5
00  // 76 x88y18 SB_DRIVE plane 6,5
00  // 77 x88y18 SB_BIG plane 6
00  // 78 x88y18 SB_BIG plane 6
02  // 79 x88y18 SB_BIG plane 7
12  // 80 x88y18 SB_BIG plane 7
00  // 81 x88y18 SB_DRIVE plane 8,7
00  // 82 x88y18 SB_BIG plane 8
00  // 83 x88y18 SB_BIG plane 8
00  // 84 x88y18 SB_BIG plane 9
00  // 85 x88y18 SB_BIG plane 9
00  // 86 x88y18 SB_DRIVE plane 10,9
00  // 87 x88y18 SB_BIG plane 10
00  // 88 x88y18 SB_BIG plane 10
01  // 89 x88y18 SB_BIG plane 11
00  // 90 x88y18 SB_BIG plane 11
00  // 91 x88y18 SB_DRIVE plane 12,11
44  // 92 x88y18 SB_BIG plane 12
00  // 93 x88y18 SB_BIG plane 12
00  // 94 x87y17 SB_SML plane 1
00  // 95 x87y17 SB_SML plane 2,1
00  // 96 x87y17 SB_SML plane 2
A8  // 97 x87y17 SB_SML plane 3
02  // 98 x87y17 SB_SML plane 4,3
00  // 99 x87y17 SB_SML plane 4
00  // 100 x87y17 SB_SML plane 5
00  // 101 x87y17 SB_SML plane 6,5
00  // 102 x87y17 SB_SML plane 6
A8  // 103 x87y17 SB_SML plane 7
02  // 104 x87y17 SB_SML plane 8,7
C2 // -- CRC low byte
D1 // -- CRC high byte


// Config Latches on x89y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 75B9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
09 // y_sel: 17
54 // -- CRC low byte
F2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 75C1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x89y17 CPE[0]  _a282  C_AND////    _a397  C_///AND/D
00  //  1 x89y17 CPE[1]
00  //  2 x89y17 CPE[2]
00  //  3 x89y17 CPE[3]
00  //  4 x89y17 CPE[4]
00  //  5 x89y17 CPE[5]
00  //  6 x89y17 CPE[6]
00  //  7 x89y17 CPE[7]
00  //  8 x89y17 CPE[8]
00  //  9 x89y17 CPE[9]
00  // 10 x89y18 CPE[0]
00  // 11 x89y18 CPE[1]
00  // 12 x89y18 CPE[2]
00  // 13 x89y18 CPE[3]
00  // 14 x89y18 CPE[4]
00  // 15 x89y18 CPE[5]
00  // 16 x89y18 CPE[6]
00  // 17 x89y18 CPE[7]
00  // 18 x89y18 CPE[8]
00  // 19 x89y18 CPE[9]
00  // 20 x90y17 CPE[0]  net1 = net2: _a330  C_ADDF2///ADDF2/
00  // 21 x90y17 CPE[1]
00  // 22 x90y17 CPE[2]
00  // 23 x90y17 CPE[3]
00  // 24 x90y17 CPE[4]
00  // 25 x90y17 CPE[5]
00  // 26 x90y17 CPE[6]
00  // 27 x90y17 CPE[7]
00  // 28 x90y17 CPE[8]
00  // 29 x90y17 CPE[9]
00  // 30 x90y18 CPE[0]
00  // 31 x90y18 CPE[1]
00  // 32 x90y18 CPE[2]
00  // 33 x90y18 CPE[3]
00  // 34 x90y18 CPE[4]
00  // 35 x90y18 CPE[5]
00  // 36 x90y18 CPE[6]
00  // 37 x90y18 CPE[7]
00  // 38 x90y18 CPE[8]
00  // 39 x90y18 CPE[9]
00  // 40 x89y17 INMUX plane 2,1
03  // 41 x89y17 INMUX plane 4,3
1B  // 42 x89y17 INMUX plane 6,5
2D  // 43 x89y17 INMUX plane 8,7
01  // 44 x89y17 INMUX plane 10,9
05  // 45 x89y17 INMUX plane 12,11
00  // 46 x89y18 INMUX plane 2,1
00  // 47 x89y18 INMUX plane 4,3
03  // 48 x89y18 INMUX plane 6,5
18  // 49 x89y18 INMUX plane 8,7
00  // 50 x89y18 INMUX plane 10,9
01  // 51 x89y18 INMUX plane 12,11
00  // 52 x90y17 INMUX plane 2,1
38  // 53 x90y17 INMUX plane 4,3
68  // 54 x90y17 INMUX plane 6,5
68  // 55 x90y17 INMUX plane 8,7
40  // 56 x90y17 INMUX plane 10,9
28  // 57 x90y17 INMUX plane 12,11
00  // 58 x90y18 INMUX plane 2,1
00  // 59 x90y18 INMUX plane 4,3
40  // 60 x90y18 INMUX plane 6,5
58  // 61 x90y18 INMUX plane 8,7
40  // 62 x90y18 INMUX plane 10,9
45  // 63 x90y18 INMUX plane 12,11
41  // 64 x89y17 SB_BIG plane 1
12  // 65 x89y17 SB_BIG plane 1
00  // 66 x89y17 SB_DRIVE plane 2,1
00  // 67 x89y17 SB_BIG plane 2
00  // 68 x89y17 SB_BIG plane 2
48  // 69 x89y17 SB_BIG plane 3
12  // 70 x89y17 SB_BIG plane 3
00  // 71 x89y17 SB_DRIVE plane 4,3
00  // 72 x89y17 SB_BIG plane 4
00  // 73 x89y17 SB_BIG plane 4
48  // 74 x89y17 SB_BIG plane 5
12  // 75 x89y17 SB_BIG plane 5
00  // 76 x89y17 SB_DRIVE plane 6,5
00  // 77 x89y17 SB_BIG plane 6
00  // 78 x89y17 SB_BIG plane 6
48  // 79 x89y17 SB_BIG plane 7
12  // 80 x89y17 SB_BIG plane 7
00  // 81 x89y17 SB_DRIVE plane 8,7
00  // 82 x89y17 SB_BIG plane 8
00  // 83 x89y17 SB_BIG plane 8
81  // 84 x89y17 SB_BIG plane 9
01  // 85 x89y17 SB_BIG plane 9
00  // 86 x89y17 SB_DRIVE plane 10,9
00  // 87 x89y17 SB_BIG plane 10
00  // 88 x89y17 SB_BIG plane 10
00  // 89 x89y17 SB_BIG plane 11
00  // 90 x89y17 SB_BIG plane 11
00  // 91 x89y17 SB_DRIVE plane 12,11
00  // 92 x89y17 SB_BIG plane 12
00  // 93 x89y17 SB_BIG plane 12
A8  // 94 x90y18 SB_SML plane 1
02  // 95 x90y18 SB_SML plane 2,1
00  // 96 x90y18 SB_SML plane 2
88  // 97 x90y18 SB_SML plane 3
02  // 98 x90y18 SB_SML plane 4,3
00  // 99 x90y18 SB_SML plane 4
A8  // 100 x90y18 SB_SML plane 5
02  // 101 x90y18 SB_SML plane 6,5
00  // 102 x90y18 SB_SML plane 6
92  // 103 x90y18 SB_SML plane 7
02  // 104 x90y18 SB_SML plane 8,7
00  // 105 x90y18 SB_SML plane 8
0E  // 106 x90y18 SB_SML plane 9
00  // 107 x90y18 SB_SML plane 10,9
00  // 108 x90y18 SB_SML plane 10
00  // 109 x90y18 SB_SML plane 11
60  // 110 x90y18 SB_SML plane 12,11
02  // 111 x90y18 SB_SML plane 12
6B // -- CRC low byte
13 // -- CRC high byte


// Config Latches on x91y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7637     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
09 // y_sel: 17
3C // -- CRC low byte
D8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 763F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x91y17 CPE[0]
00  //  1 x91y17 CPE[1]
00  //  2 x91y17 CPE[2]
00  //  3 x91y17 CPE[3]
00  //  4 x91y17 CPE[4]
00  //  5 x91y17 CPE[5]
00  //  6 x91y17 CPE[6]
00  //  7 x91y17 CPE[7]
00  //  8 x91y17 CPE[8]
00  //  9 x91y17 CPE[9]
00  // 10 x91y18 CPE[0]
00  // 11 x91y18 CPE[1]
00  // 12 x91y18 CPE[2]
00  // 13 x91y18 CPE[3]
00  // 14 x91y18 CPE[4]
00  // 15 x91y18 CPE[5]
00  // 16 x91y18 CPE[6]
00  // 17 x91y18 CPE[7]
00  // 18 x91y18 CPE[8]
00  // 19 x91y18 CPE[9]
00  // 20 x92y17 CPE[0]  net1 = net2: _a328  C_ADDF2/D//ADDF2/
00  // 21 x92y17 CPE[1]
00  // 22 x92y17 CPE[2]
00  // 23 x92y17 CPE[3]
00  // 24 x92y17 CPE[4]
00  // 25 x92y17 CPE[5]
00  // 26 x92y17 CPE[6]
00  // 27 x92y17 CPE[7]
00  // 28 x92y17 CPE[8]
00  // 29 x92y17 CPE[9]
00  // 30 x92y18 CPE[0]  net1 = net2: _a303  C_ADDF2/D//ADDF2/
00  // 31 x92y18 CPE[1]
00  // 32 x92y18 CPE[2]
00  // 33 x92y18 CPE[3]
00  // 34 x92y18 CPE[4]
00  // 35 x92y18 CPE[5]
00  // 36 x92y18 CPE[6]
00  // 37 x92y18 CPE[7]
00  // 38 x92y18 CPE[8]
00  // 39 x92y18 CPE[9]
01  // 40 x91y17 INMUX plane 2,1
00  // 41 x91y17 INMUX plane 4,3
01  // 42 x91y17 INMUX plane 6,5
00  // 43 x91y17 INMUX plane 8,7
00  // 44 x91y17 INMUX plane 10,9
20  // 45 x91y17 INMUX plane 12,11
04  // 46 x91y18 INMUX plane 2,1
00  // 47 x91y18 INMUX plane 4,3
28  // 48 x91y18 INMUX plane 6,5
29  // 49 x91y18 INMUX plane 8,7
02  // 50 x91y18 INMUX plane 10,9
28  // 51 x91y18 INMUX plane 12,11
00  // 52 x92y17 INMUX plane 2,1
39  // 53 x92y17 INMUX plane 4,3
02  // 54 x92y17 INMUX plane 6,5
08  // 55 x92y17 INMUX plane 8,7
00  // 56 x92y17 INMUX plane 10,9
0D  // 57 x92y17 INMUX plane 12,11
06  // 58 x92y18 INMUX plane 2,1
00  // 59 x92y18 INMUX plane 4,3
04  // 60 x92y18 INMUX plane 6,5
38  // 61 x92y18 INMUX plane 8,7
00  // 62 x92y18 INMUX plane 10,9
E5  // 63 x92y18 INMUX plane 12,11
00  // 64 x92y18 SB_BIG plane 1
00  // 65 x92y18 SB_BIG plane 1
00  // 66 x92y18 SB_DRIVE plane 2,1
00  // 67 x92y18 SB_BIG plane 2
00  // 68 x92y18 SB_BIG plane 2
48  // 69 x92y18 SB_BIG plane 3
12  // 70 x92y18 SB_BIG plane 3
00  // 71 x92y18 SB_DRIVE plane 4,3
54  // 72 x92y18 SB_BIG plane 4
24  // 73 x92y18 SB_BIG plane 4
00  // 74 x92y18 SB_BIG plane 5
00  // 75 x92y18 SB_BIG plane 5
00  // 76 x92y18 SB_DRIVE plane 6,5
00  // 77 x92y18 SB_BIG plane 6
00  // 78 x92y18 SB_BIG plane 6
48  // 79 x92y18 SB_BIG plane 7
02  // 80 x92y18 SB_BIG plane 7
08  // 81 x92y18 SB_DRIVE plane 8,7
48  // 82 x92y18 SB_BIG plane 8
12  // 83 x92y18 SB_BIG plane 8
80  // 84 x92y18 SB_BIG plane 9
01  // 85 x92y18 SB_BIG plane 9
00  // 86 x92y18 SB_DRIVE plane 10,9
00  // 87 x92y18 SB_BIG plane 10
00  // 88 x92y18 SB_BIG plane 10
19  // 89 x92y18 SB_BIG plane 11
00  // 90 x92y18 SB_BIG plane 11
00  // 91 x92y18 SB_DRIVE plane 12,11
00  // 92 x92y18 SB_BIG plane 12
00  // 93 x92y18 SB_BIG plane 12
00  // 94 x91y17 SB_SML plane 1
00  // 95 x91y17 SB_SML plane 2,1
00  // 96 x91y17 SB_SML plane 2
4B  // 97 x91y17 SB_SML plane 3
87  // 98 x91y17 SB_SML plane 4,3
2A  // 99 x91y17 SB_SML plane 4
00  // 100 x91y17 SB_SML plane 5
00  // 101 x91y17 SB_SML plane 6,5
00  // 102 x91y17 SB_SML plane 6
A1  // 103 x91y17 SB_SML plane 7
12  // 104 x91y17 SB_SML plane 8,7
2A  // 105 x91y17 SB_SML plane 8
49  // 106 x91y17 SB_SML plane 9
00  // 107 x91y17 SB_SML plane 10,9
00  // 108 x91y17 SB_SML plane 10
00  // 109 x91y17 SB_SML plane 11
00  // 110 x91y17 SB_SML plane 12,11
40  // 111 x91y17 SB_SML plane 12
9C // -- CRC low byte
26 // -- CRC high byte


// Config Latches on x93y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 76B5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
09 // y_sel: 17
E4 // -- CRC low byte
C1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 76BD
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x93y17 CPE[0]  _a399  C_AND/D///    _a401  C_///AND/D
00  //  1 x93y17 CPE[1]
00  //  2 x93y17 CPE[2]
00  //  3 x93y17 CPE[3]
00  //  4 x93y17 CPE[4]
00  //  5 x93y17 CPE[5]
00  //  6 x93y17 CPE[6]
00  //  7 x93y17 CPE[7]
00  //  8 x93y17 CPE[8]
00  //  9 x93y17 CPE[9]
00  // 10 x93y18 CPE[0]
00  // 11 x93y18 CPE[1]
00  // 12 x93y18 CPE[2]
00  // 13 x93y18 CPE[3]
00  // 14 x93y18 CPE[4]
00  // 15 x93y18 CPE[5]
00  // 16 x93y18 CPE[6]
00  // 17 x93y18 CPE[7]
00  // 18 x93y18 CPE[8]
00  // 19 x93y18 CPE[9]
00  // 20 x94y17 CPE[0]  _a633  C_MX2b////    
00  // 21 x94y17 CPE[1]
00  // 22 x94y17 CPE[2]
00  // 23 x94y17 CPE[3]
00  // 24 x94y17 CPE[4]
00  // 25 x94y17 CPE[5]
00  // 26 x94y17 CPE[6]
00  // 27 x94y17 CPE[7]
00  // 28 x94y17 CPE[8]
00  // 29 x94y17 CPE[9]
00  // 30 x94y18 CPE[0]
00  // 31 x94y18 CPE[1]
00  // 32 x94y18 CPE[2]
00  // 33 x94y18 CPE[3]
00  // 34 x94y18 CPE[4]
00  // 35 x94y18 CPE[5]
00  // 36 x94y18 CPE[6]
00  // 37 x94y18 CPE[7]
00  // 38 x94y18 CPE[8]
00  // 39 x94y18 CPE[9]
08  // 40 x93y17 INMUX plane 2,1
00  // 41 x93y17 INMUX plane 4,3
08  // 42 x93y17 INMUX plane 6,5
3A  // 43 x93y17 INMUX plane 8,7
01  // 44 x93y17 INMUX plane 10,9
24  // 45 x93y17 INMUX plane 12,11
00  // 46 x93y18 INMUX plane 2,1
00  // 47 x93y18 INMUX plane 4,3
09  // 48 x93y18 INMUX plane 6,5
00  // 49 x93y18 INMUX plane 8,7
00  // 50 x93y18 INMUX plane 10,9
05  // 51 x93y18 INMUX plane 12,11
02  // 52 x94y17 INMUX plane 2,1
00  // 53 x94y17 INMUX plane 4,3
7F  // 54 x94y17 INMUX plane 6,5
58  // 55 x94y17 INMUX plane 8,7
A9  // 56 x94y17 INMUX plane 10,9
40  // 57 x94y17 INMUX plane 12,11
00  // 58 x94y18 INMUX plane 2,1
00  // 59 x94y18 INMUX plane 4,3
40  // 60 x94y18 INMUX plane 6,5
40  // 61 x94y18 INMUX plane 8,7
40  // 62 x94y18 INMUX plane 10,9
40  // 63 x94y18 INMUX plane 12,11
08  // 64 x93y17 SB_BIG plane 1
12  // 65 x93y17 SB_BIG plane 1
02  // 66 x93y17 SB_DRIVE plane 2,1
00  // 67 x93y17 SB_BIG plane 2
00  // 68 x93y17 SB_BIG plane 2
48  // 69 x93y17 SB_BIG plane 3
12  // 70 x93y17 SB_BIG plane 3
00  // 71 x93y17 SB_DRIVE plane 4,3
00  // 72 x93y17 SB_BIG plane 4
00  // 73 x93y17 SB_BIG plane 4
42  // 74 x93y17 SB_BIG plane 5
26  // 75 x93y17 SB_BIG plane 5
00  // 76 x93y17 SB_DRIVE plane 6,5
C0  // 77 x93y17 SB_BIG plane 6
00  // 78 x93y17 SB_BIG plane 6
48  // 79 x93y17 SB_BIG plane 7
12  // 80 x93y17 SB_BIG plane 7
00  // 81 x93y17 SB_DRIVE plane 8,7
11  // 82 x93y17 SB_BIG plane 8
00  // 83 x93y17 SB_BIG plane 8
80  // 84 x93y17 SB_BIG plane 9
01  // 85 x93y17 SB_BIG plane 9
00  // 86 x93y17 SB_DRIVE plane 10,9
02  // 87 x93y17 SB_BIG plane 10
08  // 88 x93y17 SB_BIG plane 10
00  // 89 x93y17 SB_BIG plane 11
00  // 90 x93y17 SB_BIG plane 11
00  // 91 x93y17 SB_DRIVE plane 12,11
00  // 92 x93y17 SB_BIG plane 12
00  // 93 x93y17 SB_BIG plane 12
A8  // 94 x94y18 SB_SML plane 1
02  // 95 x94y18 SB_SML plane 2,1
00  // 96 x94y18 SB_SML plane 2
A8  // 97 x94y18 SB_SML plane 3
02  // 98 x94y18 SB_SML plane 4,3
00  // 99 x94y18 SB_SML plane 4
A8  // 100 x94y18 SB_SML plane 5
26  // 101 x94y18 SB_SML plane 6,5
18  // 102 x94y18 SB_SML plane 6
B2  // 103 x94y18 SB_SML plane 7
05  // 104 x94y18 SB_SML plane 8,7
00  // 105 x94y18 SB_SML plane 8
00  // 106 x94y18 SB_SML plane 9
60  // 107 x94y18 SB_SML plane 10,9
02  // 108 x94y18 SB_SML plane 10
00  // 109 x94y18 SB_SML plane 11
B0  // 110 x94y18 SB_SML plane 12,11
60  // 111 x94y18 SB_SML plane 12
7F // -- CRC low byte
7A // -- CRC high byte


// Config Latches on x95y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7733     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
09 // y_sel: 17
BD // -- CRC low byte
D7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 773B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x95y17 CPE[0]  _a140  C_AND////    
00  //  1 x95y17 CPE[1]
00  //  2 x95y17 CPE[2]
00  //  3 x95y17 CPE[3]
00  //  4 x95y17 CPE[4]
00  //  5 x95y17 CPE[5]
00  //  6 x95y17 CPE[6]
00  //  7 x95y17 CPE[7]
00  //  8 x95y17 CPE[8]
00  //  9 x95y17 CPE[9]
00  // 10 x95y18 CPE[0]  net1 = net2: _a144  C_ORAND///ORAND/
00  // 11 x95y18 CPE[1]
00  // 12 x95y18 CPE[2]
00  // 13 x95y18 CPE[3]
00  // 14 x95y18 CPE[4]
00  // 15 x95y18 CPE[5]
00  // 16 x95y18 CPE[6]
00  // 17 x95y18 CPE[7]
00  // 18 x95y18 CPE[8]
00  // 19 x95y18 CPE[9]
00  // 20 x96y17 CPE[0]
00  // 21 x96y17 CPE[1]
00  // 22 x96y17 CPE[2]
00  // 23 x96y17 CPE[3]
00  // 24 x96y17 CPE[4]
00  // 25 x96y17 CPE[5]
00  // 26 x96y17 CPE[6]
00  // 27 x96y17 CPE[7]
00  // 28 x96y17 CPE[8]
00  // 29 x96y17 CPE[9]
00  // 30 x96y18 CPE[0]  _a800  C_////Bridge
00  // 31 x96y18 CPE[1]
00  // 32 x96y18 CPE[2]
00  // 33 x96y18 CPE[3]
00  // 34 x96y18 CPE[4]
00  // 35 x96y18 CPE[5]
00  // 36 x96y18 CPE[6]
00  // 37 x96y18 CPE[7]
00  // 38 x96y18 CPE[8]
00  // 39 x96y18 CPE[9]
03  // 40 x95y17 INMUX plane 2,1
04  // 41 x95y17 INMUX plane 4,3
06  // 42 x95y17 INMUX plane 6,5
02  // 43 x95y17 INMUX plane 8,7
00  // 44 x95y17 INMUX plane 10,9
00  // 45 x95y17 INMUX plane 12,11
2D  // 46 x95y18 INMUX plane 2,1
02  // 47 x95y18 INMUX plane 4,3
2D  // 48 x95y18 INMUX plane 6,5
06  // 49 x95y18 INMUX plane 8,7
18  // 50 x95y18 INMUX plane 10,9
10  // 51 x95y18 INMUX plane 12,11
08  // 52 x96y17 INMUX plane 2,1
00  // 53 x96y17 INMUX plane 4,3
19  // 54 x96y17 INMUX plane 6,5
88  // 55 x96y17 INMUX plane 8,7
02  // 56 x96y17 INMUX plane 10,9
80  // 57 x96y17 INMUX plane 12,11
02  // 58 x96y18 INMUX plane 2,1
04  // 59 x96y18 INMUX plane 4,3
00  // 60 x96y18 INMUX plane 6,5
82  // 61 x96y18 INMUX plane 8,7
00  // 62 x96y18 INMUX plane 10,9
80  // 63 x96y18 INMUX plane 12,11
13  // 64 x96y18 SB_BIG plane 1
38  // 65 x96y18 SB_BIG plane 1
00  // 66 x96y18 SB_DRIVE plane 2,1
48  // 67 x96y18 SB_BIG plane 2
12  // 68 x96y18 SB_BIG plane 2
00  // 69 x96y18 SB_BIG plane 3
06  // 70 x96y18 SB_BIG plane 3
00  // 71 x96y18 SB_DRIVE plane 4,3
48  // 72 x96y18 SB_BIG plane 4
12  // 73 x96y18 SB_BIG plane 4
48  // 74 x96y18 SB_BIG plane 5
12  // 75 x96y18 SB_BIG plane 5
00  // 76 x96y18 SB_DRIVE plane 6,5
41  // 77 x96y18 SB_BIG plane 6
42  // 78 x96y18 SB_BIG plane 6
00  // 79 x96y18 SB_BIG plane 7
00  // 80 x96y18 SB_BIG plane 7
00  // 81 x96y18 SB_DRIVE plane 8,7
54  // 82 x96y18 SB_BIG plane 8
28  // 83 x96y18 SB_BIG plane 8
81  // 84 x96y18 SB_BIG plane 9
01  // 85 x96y18 SB_BIG plane 9
00  // 86 x96y18 SB_DRIVE plane 10,9
00  // 87 x96y18 SB_BIG plane 10
00  // 88 x96y18 SB_BIG plane 10
00  // 89 x96y18 SB_BIG plane 11
00  // 90 x96y18 SB_BIG plane 11
00  // 91 x96y18 SB_DRIVE plane 12,11
00  // 92 x96y18 SB_BIG plane 12
00  // 93 x96y18 SB_BIG plane 12
D4  // 94 x95y17 SB_SML plane 1
66  // 95 x95y17 SB_SML plane 2,1
5A  // 96 x95y17 SB_SML plane 2
00  // 97 x95y17 SB_SML plane 3
80  // 98 x95y17 SB_SML plane 4,3
2A  // 99 x95y17 SB_SML plane 4
D0  // 100 x95y17 SB_SML plane 5
17  // 101 x95y17 SB_SML plane 6,5
2A  // 102 x95y17 SB_SML plane 6
40  // 103 x95y17 SB_SML plane 7
20  // 104 x95y17 SB_SML plane 8,7
44  // 105 x95y17 SB_SML plane 8
0C  // 106 x95y17 SB_SML plane 9
00  // 107 x95y17 SB_SML plane 10,9
40  // 108 x95y17 SB_SML plane 10
00  // 109 x95y17 SB_SML plane 11
00  // 110 x95y17 SB_SML plane 12,11
04  // 111 x95y17 SB_SML plane 12
BC // -- CRC low byte
87 // -- CRC high byte


// Config Latches on x97y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 77B1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
09 // y_sel: 17
65 // -- CRC low byte
CE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 77B9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x97y17 CPE[0]  _a56  C_ORAND/D///    
00  //  1 x97y17 CPE[1]
00  //  2 x97y17 CPE[2]
00  //  3 x97y17 CPE[3]
00  //  4 x97y17 CPE[4]
00  //  5 x97y17 CPE[5]
00  //  6 x97y17 CPE[6]
00  //  7 x97y17 CPE[7]
00  //  8 x97y17 CPE[8]
00  //  9 x97y17 CPE[9]
00  // 10 x97y18 CPE[0]  _a112  C_AND////    
00  // 11 x97y18 CPE[1]
00  // 12 x97y18 CPE[2]
00  // 13 x97y18 CPE[3]
00  // 14 x97y18 CPE[4]
00  // 15 x97y18 CPE[5]
00  // 16 x97y18 CPE[6]
00  // 17 x97y18 CPE[7]
00  // 18 x97y18 CPE[8]
00  // 19 x97y18 CPE[9]
00  // 20 x98y17 CPE[0]
00  // 21 x98y17 CPE[1]
00  // 22 x98y17 CPE[2]
00  // 23 x98y17 CPE[3]
00  // 24 x98y17 CPE[4]
00  // 25 x98y17 CPE[5]
00  // 26 x98y17 CPE[6]
00  // 27 x98y17 CPE[7]
00  // 28 x98y17 CPE[8]
00  // 29 x98y17 CPE[9]
00  // 30 x98y18 CPE[0]  _a133  C_///ORAND/
00  // 31 x98y18 CPE[1]
00  // 32 x98y18 CPE[2]
00  // 33 x98y18 CPE[3]
00  // 34 x98y18 CPE[4]
00  // 35 x98y18 CPE[5]
00  // 36 x98y18 CPE[6]
00  // 37 x98y18 CPE[7]
00  // 38 x98y18 CPE[8]
00  // 39 x98y18 CPE[9]
08  // 40 x97y17 INMUX plane 2,1
0C  // 41 x97y17 INMUX plane 4,3
3C  // 42 x97y17 INMUX plane 6,5
08  // 43 x97y17 INMUX plane 8,7
20  // 44 x97y17 INMUX plane 10,9
05  // 45 x97y17 INMUX plane 12,11
05  // 46 x97y18 INMUX plane 2,1
00  // 47 x97y18 INMUX plane 4,3
26  // 48 x97y18 INMUX plane 6,5
2D  // 49 x97y18 INMUX plane 8,7
10  // 50 x97y18 INMUX plane 10,9
00  // 51 x97y18 INMUX plane 12,11
12  // 52 x98y17 INMUX plane 2,1
28  // 53 x98y17 INMUX plane 4,3
01  // 54 x98y17 INMUX plane 6,5
40  // 55 x98y17 INMUX plane 8,7
08  // 56 x98y17 INMUX plane 10,9
80  // 57 x98y17 INMUX plane 12,11
0D  // 58 x98y18 INMUX plane 2,1
20  // 59 x98y18 INMUX plane 4,3
08  // 60 x98y18 INMUX plane 6,5
80  // 61 x98y18 INMUX plane 8,7
00  // 62 x98y18 INMUX plane 10,9
85  // 63 x98y18 INMUX plane 12,11
0E  // 64 x97y17 SB_BIG plane 1
25  // 65 x97y17 SB_BIG plane 1
00  // 66 x97y17 SB_DRIVE plane 2,1
50  // 67 x97y17 SB_BIG plane 2
24  // 68 x97y17 SB_BIG plane 2
02  // 69 x97y17 SB_BIG plane 3
14  // 70 x97y17 SB_BIG plane 3
00  // 71 x97y17 SB_DRIVE plane 4,3
48  // 72 x97y17 SB_BIG plane 4
12  // 73 x97y17 SB_BIG plane 4
48  // 74 x97y17 SB_BIG plane 5
10  // 75 x97y17 SB_BIG plane 5
00  // 76 x97y17 SB_DRIVE plane 6,5
50  // 77 x97y17 SB_BIG plane 6
34  // 78 x97y17 SB_BIG plane 6
04  // 79 x97y17 SB_BIG plane 7
02  // 80 x97y17 SB_BIG plane 7
00  // 81 x97y17 SB_DRIVE plane 8,7
24  // 82 x97y17 SB_BIG plane 8
14  // 83 x97y17 SB_BIG plane 8
80  // 84 x97y17 SB_BIG plane 9
01  // 85 x97y17 SB_BIG plane 9
10  // 86 x97y17 SB_DRIVE plane 10,9
01  // 87 x97y17 SB_BIG plane 10
00  // 88 x97y17 SB_BIG plane 10
06  // 89 x97y17 SB_BIG plane 11
10  // 90 x97y17 SB_BIG plane 11
00  // 91 x97y17 SB_DRIVE plane 12,11
02  // 92 x97y17 SB_BIG plane 12
16  // 93 x97y17 SB_BIG plane 12
28  // 94 x98y18 SB_SML plane 1
81  // 95 x98y18 SB_SML plane 2,1
2A  // 96 x98y18 SB_SML plane 2
00  // 97 x98y18 SB_SML plane 3
84  // 98 x98y18 SB_SML plane 4,3
2A  // 99 x98y18 SB_SML plane 4
E8  // 100 x98y18 SB_SML plane 5
62  // 101 x98y18 SB_SML plane 6,5
38  // 102 x98y18 SB_SML plane 6
84  // 103 x98y18 SB_SML plane 7
B3  // 104 x98y18 SB_SML plane 8,7
64  // 105 x98y18 SB_SML plane 8
00  // 106 x98y18 SB_SML plane 9
00  // 107 x98y18 SB_SML plane 10,9
10  // 108 x98y18 SB_SML plane 10
00  // 109 x98y18 SB_SML plane 11
90  // 110 x98y18 SB_SML plane 12,11
66  // 111 x98y18 SB_SML plane 12
9D // -- CRC low byte
BD // -- CRC high byte


// Config Latches on x99y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 782F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
09 // y_sel: 17
0D // -- CRC low byte
E4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7837
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x99y17 CPE[0]  _a142  C_AND////    
00  //  1 x99y17 CPE[1]
00  //  2 x99y17 CPE[2]
00  //  3 x99y17 CPE[3]
00  //  4 x99y17 CPE[4]
00  //  5 x99y17 CPE[5]
00  //  6 x99y17 CPE[6]
00  //  7 x99y17 CPE[7]
00  //  8 x99y17 CPE[8]
00  //  9 x99y17 CPE[9]
00  // 10 x99y18 CPE[0]  _a832  C_////Bridge
00  // 11 x99y18 CPE[1]
00  // 12 x99y18 CPE[2]
00  // 13 x99y18 CPE[3]
00  // 14 x99y18 CPE[4]
00  // 15 x99y18 CPE[5]
00  // 16 x99y18 CPE[6]
00  // 17 x99y18 CPE[7]
00  // 18 x99y18 CPE[8]
00  // 19 x99y18 CPE[9]
00  // 20 x100y17 CPE[0]  net1 = net2: _a173  C_ORAND///ORAND/
00  // 21 x100y17 CPE[1]
00  // 22 x100y17 CPE[2]
00  // 23 x100y17 CPE[3]
00  // 24 x100y17 CPE[4]
00  // 25 x100y17 CPE[5]
00  // 26 x100y17 CPE[6]
00  // 27 x100y17 CPE[7]
00  // 28 x100y17 CPE[8]
00  // 29 x100y17 CPE[9]
00  // 30 x100y18 CPE[0]  _a119  C_AND////    
00  // 31 x100y18 CPE[1]
00  // 32 x100y18 CPE[2]
00  // 33 x100y18 CPE[3]
00  // 34 x100y18 CPE[4]
00  // 35 x100y18 CPE[5]
00  // 36 x100y18 CPE[6]
00  // 37 x100y18 CPE[7]
00  // 38 x100y18 CPE[8]
00  // 39 x100y18 CPE[9]
24  // 40 x99y17 INMUX plane 2,1
2D  // 41 x99y17 INMUX plane 4,3
0D  // 42 x99y17 INMUX plane 6,5
3F  // 43 x99y17 INMUX plane 8,7
20  // 44 x99y17 INMUX plane 10,9
2D  // 45 x99y17 INMUX plane 12,11
00  // 46 x99y18 INMUX plane 2,1
0E  // 47 x99y18 INMUX plane 4,3
24  // 48 x99y18 INMUX plane 6,5
0B  // 49 x99y18 INMUX plane 8,7
00  // 50 x99y18 INMUX plane 10,9
08  // 51 x99y18 INMUX plane 12,11
28  // 52 x100y17 INMUX plane 2,1
2B  // 53 x100y17 INMUX plane 4,3
3E  // 54 x100y17 INMUX plane 6,5
46  // 55 x100y17 INMUX plane 8,7
98  // 56 x100y17 INMUX plane 10,9
5B  // 57 x100y17 INMUX plane 12,11
00  // 58 x100y18 INMUX plane 2,1
0A  // 59 x100y18 INMUX plane 4,3
1B  // 60 x100y18 INMUX plane 6,5
42  // 61 x100y18 INMUX plane 8,7
88  // 62 x100y18 INMUX plane 10,9
E9  // 63 x100y18 INMUX plane 12,11
08  // 64 x100y18 SB_BIG plane 1
10  // 65 x100y18 SB_BIG plane 1
00  // 66 x100y18 SB_DRIVE plane 2,1
91  // 67 x100y18 SB_BIG plane 2
46  // 68 x100y18 SB_BIG plane 2
C3  // 69 x100y18 SB_BIG plane 3
32  // 70 x100y18 SB_BIG plane 3
02  // 71 x100y18 SB_DRIVE plane 4,3
48  // 72 x100y18 SB_BIG plane 4
12  // 73 x100y18 SB_BIG plane 4
48  // 74 x100y18 SB_BIG plane 5
12  // 75 x100y18 SB_BIG plane 5
02  // 76 x100y18 SB_DRIVE plane 6,5
98  // 77 x100y18 SB_BIG plane 6
16  // 78 x100y18 SB_BIG plane 6
86  // 79 x100y18 SB_BIG plane 7
1A  // 80 x100y18 SB_BIG plane 7
08  // 81 x100y18 SB_DRIVE plane 8,7
04  // 82 x100y18 SB_BIG plane 8
17  // 83 x100y18 SB_BIG plane 8
88  // 84 x100y18 SB_BIG plane 9
13  // 85 x100y18 SB_BIG plane 9
20  // 86 x100y18 SB_DRIVE plane 10,9
0E  // 87 x100y18 SB_BIG plane 10
21  // 88 x100y18 SB_BIG plane 10
44  // 89 x100y18 SB_BIG plane 11
15  // 90 x100y18 SB_BIG plane 11
00  // 91 x100y18 SB_DRIVE plane 12,11
84  // 92 x100y18 SB_BIG plane 12
16  // 93 x100y18 SB_BIG plane 12
D2  // 94 x99y17 SB_SML plane 1
82  // 95 x99y17 SB_SML plane 2,1
2A  // 96 x99y17 SB_SML plane 2
28  // 97 x99y17 SB_SML plane 3
86  // 98 x99y17 SB_SML plane 4,3
28  // 99 x99y17 SB_SML plane 4
E8  // 100 x99y17 SB_SML plane 5
82  // 101 x99y17 SB_SML plane 6,5
2A  // 102 x99y17 SB_SML plane 6
C0  // 103 x99y17 SB_SML plane 7
81  // 104 x99y17 SB_SML plane 8,7
2A  // 105 x99y17 SB_SML plane 8
A8  // 106 x99y17 SB_SML plane 9
12  // 107 x99y17 SB_SML plane 10,9
7F  // 108 x99y17 SB_SML plane 10
A1  // 109 x99y17 SB_SML plane 11
82  // 110 x99y17 SB_SML plane 12,11
2A  // 111 x99y17 SB_SML plane 12
D1 // -- CRC low byte
9C // -- CRC high byte


// Config Latches on x101y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 78AD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
09 // y_sel: 17
D5 // -- CRC low byte
FD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 78B5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x101y17 CPE[0]  _a167  C_AND/D///    _a681  C_///AND/
00  //  1 x101y17 CPE[1]
00  //  2 x101y17 CPE[2]
00  //  3 x101y17 CPE[3]
00  //  4 x101y17 CPE[4]
00  //  5 x101y17 CPE[5]
00  //  6 x101y17 CPE[6]
00  //  7 x101y17 CPE[7]
00  //  8 x101y17 CPE[8]
00  //  9 x101y17 CPE[9]
00  // 10 x101y18 CPE[0]  _a157  C_MX2b////    _a808  C_////Bridge
00  // 11 x101y18 CPE[1]
00  // 12 x101y18 CPE[2]
00  // 13 x101y18 CPE[3]
00  // 14 x101y18 CPE[4]
00  // 15 x101y18 CPE[5]
00  // 16 x101y18 CPE[6]
00  // 17 x101y18 CPE[7]
00  // 18 x101y18 CPE[8]
00  // 19 x101y18 CPE[9]
00  // 20 x102y17 CPE[0]  _a156  C_///OR/
00  // 21 x102y17 CPE[1]
00  // 22 x102y17 CPE[2]
00  // 23 x102y17 CPE[3]
00  // 24 x102y17 CPE[4]
00  // 25 x102y17 CPE[5]
00  // 26 x102y17 CPE[6]
00  // 27 x102y17 CPE[7]
00  // 28 x102y17 CPE[8]
00  // 29 x102y17 CPE[9]
00  // 30 x102y18 CPE[0]  _a206  C_///ORAND/
00  // 31 x102y18 CPE[1]
00  // 32 x102y18 CPE[2]
00  // 33 x102y18 CPE[3]
00  // 34 x102y18 CPE[4]
00  // 35 x102y18 CPE[5]
00  // 36 x102y18 CPE[6]
00  // 37 x102y18 CPE[7]
00  // 38 x102y18 CPE[8]
00  // 39 x102y18 CPE[9]
01  // 40 x101y17 INMUX plane 2,1
24  // 41 x101y17 INMUX plane 4,3
00  // 42 x101y17 INMUX plane 6,5
3C  // 43 x101y17 INMUX plane 8,7
19  // 44 x101y17 INMUX plane 10,9
2D  // 45 x101y17 INMUX plane 12,11
12  // 46 x101y18 INMUX plane 2,1
29  // 47 x101y18 INMUX plane 4,3
0A  // 48 x101y18 INMUX plane 6,5
3B  // 49 x101y18 INMUX plane 8,7
08  // 50 x101y18 INMUX plane 10,9
2A  // 51 x101y18 INMUX plane 12,11
20  // 52 x102y17 INMUX plane 2,1
2C  // 53 x102y17 INMUX plane 4,3
08  // 54 x102y17 INMUX plane 6,5
49  // 55 x102y17 INMUX plane 8,7
00  // 56 x102y17 INMUX plane 10,9
C1  // 57 x102y17 INMUX plane 12,11
04  // 58 x102y18 INMUX plane 2,1
2E  // 59 x102y18 INMUX plane 4,3
08  // 60 x102y18 INMUX plane 6,5
8A  // 61 x102y18 INMUX plane 8,7
08  // 62 x102y18 INMUX plane 10,9
AD  // 63 x102y18 INMUX plane 12,11
48  // 64 x101y17 SB_BIG plane 1
12  // 65 x101y17 SB_BIG plane 1
02  // 66 x101y17 SB_DRIVE plane 2,1
48  // 67 x101y17 SB_BIG plane 2
12  // 68 x101y17 SB_BIG plane 2
48  // 69 x101y17 SB_BIG plane 3
12  // 70 x101y17 SB_BIG plane 3
00  // 71 x101y17 SB_DRIVE plane 4,3
48  // 72 x101y17 SB_BIG plane 4
12  // 73 x101y17 SB_BIG plane 4
08  // 74 x101y17 SB_BIG plane 5
02  // 75 x101y17 SB_BIG plane 5
00  // 76 x101y17 SB_DRIVE plane 6,5
98  // 77 x101y17 SB_BIG plane 6
14  // 78 x101y17 SB_BIG plane 6
50  // 79 x101y17 SB_BIG plane 7
24  // 80 x101y17 SB_BIG plane 7
10  // 81 x101y17 SB_DRIVE plane 8,7
44  // 82 x101y17 SB_BIG plane 8
34  // 83 x101y17 SB_BIG plane 8
88  // 84 x101y17 SB_BIG plane 9
33  // 85 x101y17 SB_BIG plane 9
00  // 86 x101y17 SB_DRIVE plane 10,9
48  // 87 x101y17 SB_BIG plane 10
30  // 88 x101y17 SB_BIG plane 10
50  // 89 x101y17 SB_BIG plane 11
34  // 90 x101y17 SB_BIG plane 11
00  // 91 x101y17 SB_DRIVE plane 12,11
88  // 92 x101y17 SB_BIG plane 12
10  // 93 x101y17 SB_BIG plane 12
48  // 94 x102y18 SB_SML plane 1
86  // 95 x102y18 SB_SML plane 2,1
22  // 96 x102y18 SB_SML plane 2
DB  // 97 x102y18 SB_SML plane 3
86  // 98 x102y18 SB_SML plane 4,3
2C  // 99 x102y18 SB_SML plane 4
53  // 100 x102y18 SB_SML plane 5
86  // 101 x102y18 SB_SML plane 6,5
23  // 102 x102y18 SB_SML plane 6
50  // 103 x102y18 SB_SML plane 7
04  // 104 x102y18 SB_SML plane 8,7
55  // 105 x102y18 SB_SML plane 8
A8  // 106 x102y18 SB_SML plane 9
82  // 107 x102y18 SB_SML plane 10,9
2A  // 108 x102y18 SB_SML plane 10
A8  // 109 x102y18 SB_SML plane 11
A2  // 110 x102y18 SB_SML plane 12,11
5B  // 111 x102y18 SB_SML plane 12
98 // -- CRC low byte
AF // -- CRC high byte


// Config Latches on x103y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 792B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
09 // y_sel: 17
DD // -- CRC low byte
B0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7933
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x103y17 CPE[0]  _a851  C_////Bridge
00  //  1 x103y17 CPE[1]
00  //  2 x103y17 CPE[2]
00  //  3 x103y17 CPE[3]
00  //  4 x103y17 CPE[4]
00  //  5 x103y17 CPE[5]
00  //  6 x103y17 CPE[6]
00  //  7 x103y17 CPE[7]
00  //  8 x103y17 CPE[8]
00  //  9 x103y17 CPE[9]
00  // 10 x103y18 CPE[0]  net1 = net2: _a186  C_ORAND///ORAND/
00  // 11 x103y18 CPE[1]
00  // 12 x103y18 CPE[2]
00  // 13 x103y18 CPE[3]
00  // 14 x103y18 CPE[4]
00  // 15 x103y18 CPE[5]
00  // 16 x103y18 CPE[6]
00  // 17 x103y18 CPE[7]
00  // 18 x103y18 CPE[8]
00  // 19 x103y18 CPE[9]
00  // 20 x104y17 CPE[0]  _a704  C_AND////    
00  // 21 x104y17 CPE[1]
00  // 22 x104y17 CPE[2]
00  // 23 x104y17 CPE[3]
00  // 24 x104y17 CPE[4]
00  // 25 x104y17 CPE[5]
00  // 26 x104y17 CPE[6]
00  // 27 x104y17 CPE[7]
00  // 28 x104y17 CPE[8]
00  // 29 x104y17 CPE[9]
00  // 30 x104y18 CPE[0]
00  // 31 x104y18 CPE[1]
00  // 32 x104y18 CPE[2]
00  // 33 x104y18 CPE[3]
00  // 34 x104y18 CPE[4]
00  // 35 x104y18 CPE[5]
00  // 36 x104y18 CPE[6]
00  // 37 x104y18 CPE[7]
00  // 38 x104y18 CPE[8]
00  // 39 x104y18 CPE[9]
20  // 40 x103y17 INMUX plane 2,1
00  // 41 x103y17 INMUX plane 4,3
08  // 42 x103y17 INMUX plane 6,5
11  // 43 x103y17 INMUX plane 8,7
00  // 44 x103y17 INMUX plane 10,9
01  // 45 x103y17 INMUX plane 12,11
1B  // 46 x103y18 INMUX plane 2,1
3C  // 47 x103y18 INMUX plane 4,3
3E  // 48 x103y18 INMUX plane 6,5
37  // 49 x103y18 INMUX plane 8,7
10  // 50 x103y18 INMUX plane 10,9
05  // 51 x103y18 INMUX plane 12,11
2F  // 52 x104y17 INMUX plane 2,1
17  // 53 x104y17 INMUX plane 4,3
AB  // 54 x104y17 INMUX plane 6,5
2D  // 55 x104y17 INMUX plane 8,7
84  // 56 x104y17 INMUX plane 10,9
04  // 57 x104y17 INMUX plane 12,11
00  // 58 x104y18 INMUX plane 2,1
00  // 59 x104y18 INMUX plane 4,3
88  // 60 x104y18 INMUX plane 6,5
0B  // 61 x104y18 INMUX plane 8,7
80  // 62 x104y18 INMUX plane 10,9
18  // 63 x104y18 INMUX plane 12,11
C8  // 64 x104y18 SB_BIG plane 1
12  // 65 x104y18 SB_BIG plane 1
00  // 66 x104y18 SB_DRIVE plane 2,1
08  // 67 x104y18 SB_BIG plane 2
13  // 68 x104y18 SB_BIG plane 2
59  // 69 x104y18 SB_BIG plane 3
02  // 70 x104y18 SB_BIG plane 3
0A  // 71 x104y18 SB_DRIVE plane 4,3
00  // 72 x104y18 SB_BIG plane 4
00  // 73 x104y18 SB_BIG plane 4
89  // 74 x104y18 SB_BIG plane 5
04  // 75 x104y18 SB_BIG plane 5
00  // 76 x104y18 SB_DRIVE plane 6,5
41  // 77 x104y18 SB_BIG plane 6
02  // 78 x104y18 SB_BIG plane 6
99  // 79 x104y18 SB_BIG plane 7
22  // 80 x104y18 SB_BIG plane 7
00  // 81 x104y18 SB_DRIVE plane 8,7
00  // 82 x104y18 SB_BIG plane 8
00  // 83 x104y18 SB_BIG plane 8
00  // 84 x104y18 SB_BIG plane 9
00  // 85 x104y18 SB_BIG plane 9
00  // 86 x104y18 SB_DRIVE plane 10,9
19  // 87 x104y18 SB_BIG plane 10
04  // 88 x104y18 SB_BIG plane 10
18  // 89 x104y18 SB_BIG plane 11
10  // 90 x104y18 SB_BIG plane 11
00  // 91 x104y18 SB_DRIVE plane 12,11
9A  // 92 x104y18 SB_BIG plane 12
00  // 93 x104y18 SB_BIG plane 12
52  // 94 x103y17 SB_SML plane 1
83  // 95 x103y17 SB_SML plane 2,1
08  // 96 x103y17 SB_SML plane 2
A8  // 97 x103y17 SB_SML plane 3
02  // 98 x103y17 SB_SML plane 4,3
00  // 99 x103y17 SB_SML plane 4
A8  // 100 x103y17 SB_SML plane 5
22  // 101 x103y17 SB_SML plane 6,5
08  // 102 x103y17 SB_SML plane 6
A8  // 103 x103y17 SB_SML plane 7
12  // 104 x103y17 SB_SML plane 8,7
01  // 105 x103y17 SB_SML plane 8
00  // 106 x103y17 SB_SML plane 9
90  // 107 x103y17 SB_SML plane 10,9
01  // 108 x103y17 SB_SML plane 10
00  // 109 x103y17 SB_SML plane 11
00  // 110 x103y17 SB_SML plane 12,11
06  // 111 x103y17 SB_SML plane 12
9E // -- CRC low byte
99 // -- CRC high byte


// Config Latches on x105y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 79A9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
09 // y_sel: 17
05 // -- CRC low byte
A9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 79B1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x105y17 CPE[0]  net1 = net2: _a97  C_AND////D
00  //  1 x105y17 CPE[1]
00  //  2 x105y17 CPE[2]
00  //  3 x105y17 CPE[3]
00  //  4 x105y17 CPE[4]
00  //  5 x105y17 CPE[5]
00  //  6 x105y17 CPE[6]
00  //  7 x105y17 CPE[7]
00  //  8 x105y17 CPE[8]
00  //  9 x105y17 CPE[9]
00  // 10 x105y18 CPE[0]  _a815  C_////Bridge
00  // 11 x105y18 CPE[1]
00  // 12 x105y18 CPE[2]
00  // 13 x105y18 CPE[3]
00  // 14 x105y18 CPE[4]
00  // 15 x105y18 CPE[5]
00  // 16 x105y18 CPE[6]
00  // 17 x105y18 CPE[7]
00  // 18 x105y18 CPE[8]
00  // 19 x105y18 CPE[9]
00  // 20 x106y17 CPE[0]  _a249  C_ORAND////    
00  // 21 x106y17 CPE[1]
00  // 22 x106y17 CPE[2]
00  // 23 x106y17 CPE[3]
00  // 24 x106y17 CPE[4]
00  // 25 x106y17 CPE[5]
00  // 26 x106y17 CPE[6]
00  // 27 x106y17 CPE[7]
00  // 28 x106y17 CPE[8]
00  // 29 x106y17 CPE[9]
00  // 30 x106y18 CPE[0]  net1 = net2: _a706  C_AND///AND/
00  // 31 x106y18 CPE[1]
00  // 32 x106y18 CPE[2]
00  // 33 x106y18 CPE[3]
00  // 34 x106y18 CPE[4]
00  // 35 x106y18 CPE[5]
00  // 36 x106y18 CPE[6]
00  // 37 x106y18 CPE[7]
00  // 38 x106y18 CPE[8]
00  // 39 x106y18 CPE[9]
04  // 40 x105y17 INMUX plane 2,1
00  // 41 x105y17 INMUX plane 4,3
10  // 42 x105y17 INMUX plane 6,5
24  // 43 x105y17 INMUX plane 8,7
19  // 44 x105y17 INMUX plane 10,9
05  // 45 x105y17 INMUX plane 12,11
10  // 46 x105y18 INMUX plane 2,1
39  // 47 x105y18 INMUX plane 4,3
29  // 48 x105y18 INMUX plane 6,5
12  // 49 x105y18 INMUX plane 8,7
00  // 50 x105y18 INMUX plane 10,9
01  // 51 x105y18 INMUX plane 12,11
2D  // 52 x106y17 INMUX plane 2,1
2F  // 53 x106y17 INMUX plane 4,3
B4  // 54 x106y17 INMUX plane 6,5
01  // 55 x106y17 INMUX plane 8,7
88  // 56 x106y17 INMUX plane 10,9
29  // 57 x106y17 INMUX plane 12,11
1E  // 58 x106y18 INMUX plane 2,1
08  // 59 x106y18 INMUX plane 4,3
88  // 60 x106y18 INMUX plane 6,5
70  // 61 x106y18 INMUX plane 8,7
80  // 62 x106y18 INMUX plane 10,9
89  // 63 x106y18 INMUX plane 12,11
08  // 64 x105y17 SB_BIG plane 1
40  // 65 x105y17 SB_BIG plane 1
00  // 66 x105y17 SB_DRIVE plane 2,1
CB  // 67 x105y17 SB_BIG plane 2
26  // 68 x105y17 SB_BIG plane 2
48  // 69 x105y17 SB_BIG plane 3
12  // 70 x105y17 SB_BIG plane 3
20  // 71 x105y17 SB_DRIVE plane 4,3
94  // 72 x105y17 SB_BIG plane 4
22  // 73 x105y17 SB_BIG plane 4
48  // 74 x105y17 SB_BIG plane 5
12  // 75 x105y17 SB_BIG plane 5
00  // 76 x105y17 SB_DRIVE plane 6,5
91  // 77 x105y17 SB_BIG plane 6
16  // 78 x105y17 SB_BIG plane 6
98  // 79 x105y17 SB_BIG plane 7
14  // 80 x105y17 SB_BIG plane 7
00  // 81 x105y17 SB_DRIVE plane 8,7
48  // 82 x105y17 SB_BIG plane 8
12  // 83 x105y17 SB_BIG plane 8
88  // 84 x105y17 SB_BIG plane 9
13  // 85 x105y17 SB_BIG plane 9
20  // 86 x105y17 SB_DRIVE plane 10,9
02  // 87 x105y17 SB_BIG plane 10
02  // 88 x105y17 SB_BIG plane 10
48  // 89 x105y17 SB_BIG plane 11
12  // 90 x105y17 SB_BIG plane 11
00  // 91 x105y17 SB_DRIVE plane 12,11
48  // 92 x105y17 SB_BIG plane 12
02  // 93 x105y17 SB_BIG plane 12
A8  // 94 x106y18 SB_SML plane 1
42  // 95 x106y18 SB_SML plane 2,1
6D  // 96 x106y18 SB_SML plane 2
A8  // 97 x106y18 SB_SML plane 3
32  // 98 x106y18 SB_SML plane 4,3
17  // 99 x106y18 SB_SML plane 4
A8  // 100 x106y18 SB_SML plane 5
02  // 101 x106y18 SB_SML plane 6,5
5D  // 102 x106y18 SB_SML plane 6
44  // 103 x106y18 SB_SML plane 7
83  // 104 x106y18 SB_SML plane 8,7
22  // 105 x106y18 SB_SML plane 8
A8  // 106 x106y18 SB_SML plane 9
82  // 107 x106y18 SB_SML plane 10,9
62  // 108 x106y18 SB_SML plane 10
A8  // 109 x106y18 SB_SML plane 11
82  // 110 x106y18 SB_SML plane 12,11
02  // 111 x106y18 SB_SML plane 12
F0 // -- CRC low byte
E3 // -- CRC high byte


// Config Latches on x107y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7A27     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
09 // y_sel: 17
6D // -- CRC low byte
83 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7A2F
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x107y17 CPE[0]  _a464  C_AND/D///    _a729  C_///OR/
00  //  1 x107y17 CPE[1]
00  //  2 x107y17 CPE[2]
00  //  3 x107y17 CPE[3]
00  //  4 x107y17 CPE[4]
00  //  5 x107y17 CPE[5]
00  //  6 x107y17 CPE[6]
00  //  7 x107y17 CPE[7]
00  //  8 x107y17 CPE[8]
00  //  9 x107y17 CPE[9]
00  // 10 x107y18 CPE[0]  _a301  C_/C_0_1///    
00  // 11 x107y18 CPE[1]
00  // 12 x107y18 CPE[2]
00  // 13 x107y18 CPE[3]
00  // 14 x107y18 CPE[4]
00  // 15 x107y18 CPE[5]
00  // 16 x107y18 CPE[6]
00  // 17 x107y18 CPE[7]
00  // 18 x107y18 CPE[8]
00  // 19 x107y18 CPE[9]
00  // 20 x108y17 CPE[0]  _a823  C_////Bridge
00  // 21 x108y17 CPE[1]
00  // 22 x108y17 CPE[2]
00  // 23 x108y17 CPE[3]
00  // 24 x108y17 CPE[4]
00  // 25 x108y17 CPE[5]
00  // 26 x108y17 CPE[6]
00  // 27 x108y17 CPE[7]
00  // 28 x108y17 CPE[8]
00  // 29 x108y17 CPE[9]
00  // 30 x108y18 CPE[0]
00  // 31 x108y18 CPE[1]
00  // 32 x108y18 CPE[2]
00  // 33 x108y18 CPE[3]
00  // 34 x108y18 CPE[4]
00  // 35 x108y18 CPE[5]
00  // 36 x108y18 CPE[6]
00  // 37 x108y18 CPE[7]
00  // 38 x108y18 CPE[8]
00  // 39 x108y18 CPE[9]
0C  // 40 x107y17 INMUX plane 2,1
04  // 41 x107y17 INMUX plane 4,3
30  // 42 x107y17 INMUX plane 6,5
03  // 43 x107y17 INMUX plane 8,7
19  // 44 x107y17 INMUX plane 10,9
00  // 45 x107y17 INMUX plane 12,11
2D  // 46 x107y18 INMUX plane 2,1
18  // 47 x107y18 INMUX plane 4,3
08  // 48 x107y18 INMUX plane 6,5
01  // 49 x107y18 INMUX plane 8,7
00  // 50 x107y18 INMUX plane 10,9
1C  // 51 x107y18 INMUX plane 12,11
30  // 52 x108y17 INMUX plane 2,1
00  // 53 x108y17 INMUX plane 4,3
6A  // 54 x108y17 INMUX plane 6,5
88  // 55 x108y17 INMUX plane 8,7
40  // 56 x108y17 INMUX plane 10,9
85  // 57 x108y17 INMUX plane 12,11
00  // 58 x108y18 INMUX plane 2,1
00  // 59 x108y18 INMUX plane 4,3
48  // 60 x108y18 INMUX plane 6,5
81  // 61 x108y18 INMUX plane 8,7
40  // 62 x108y18 INMUX plane 10,9
80  // 63 x108y18 INMUX plane 12,11
48  // 64 x108y18 SB_BIG plane 1
12  // 65 x108y18 SB_BIG plane 1
00  // 66 x108y18 SB_DRIVE plane 2,1
48  // 67 x108y18 SB_BIG plane 2
32  // 68 x108y18 SB_BIG plane 2
48  // 69 x108y18 SB_BIG plane 3
22  // 70 x108y18 SB_BIG plane 3
80  // 71 x108y18 SB_DRIVE plane 4,3
00  // 72 x108y18 SB_BIG plane 4
20  // 73 x108y18 SB_BIG plane 4
48  // 74 x108y18 SB_BIG plane 5
02  // 75 x108y18 SB_BIG plane 5
00  // 76 x108y18 SB_DRIVE plane 6,5
8B  // 77 x108y18 SB_BIG plane 6
44  // 78 x108y18 SB_BIG plane 6
48  // 79 x108y18 SB_BIG plane 7
10  // 80 x108y18 SB_BIG plane 7
00  // 81 x108y18 SB_DRIVE plane 8,7
00  // 82 x108y18 SB_BIG plane 8
00  // 83 x108y18 SB_BIG plane 8
80  // 84 x108y18 SB_BIG plane 9
01  // 85 x108y18 SB_BIG plane 9
00  // 86 x108y18 SB_DRIVE plane 10,9
00  // 87 x108y18 SB_BIG plane 10
00  // 88 x108y18 SB_BIG plane 10
00  // 89 x108y18 SB_BIG plane 11
00  // 90 x108y18 SB_BIG plane 11
00  // 91 x108y18 SB_DRIVE plane 12,11
04  // 92 x108y18 SB_BIG plane 12
10  // 93 x108y18 SB_BIG plane 12
52  // 94 x107y17 SB_SML plane 1
03  // 95 x107y17 SB_SML plane 2,1
37  // 96 x107y17 SB_SML plane 2
A8  // 97 x107y17 SB_SML plane 3
02  // 98 x107y17 SB_SML plane 4,3
00  // 99 x107y17 SB_SML plane 4
88  // 100 x107y17 SB_SML plane 5
82  // 101 x107y17 SB_SML plane 6,5
75  // 102 x107y17 SB_SML plane 6
A8  // 103 x107y17 SB_SML plane 7
92  // 104 x107y17 SB_SML plane 8,7
01  // 105 x107y17 SB_SML plane 8
27 // -- CRC low byte
30 // -- CRC high byte


// Config Latches on x109y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7A9F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
09 // y_sel: 17
B5 // -- CRC low byte
9A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7AA7
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x109y17 CPE[0]  _a719  C_AND////    _a730  C_///AND/
00  //  1 x109y17 CPE[1]
00  //  2 x109y17 CPE[2]
00  //  3 x109y17 CPE[3]
00  //  4 x109y17 CPE[4]
00  //  5 x109y17 CPE[5]
00  //  6 x109y17 CPE[6]
00  //  7 x109y17 CPE[7]
00  //  8 x109y17 CPE[8]
00  //  9 x109y17 CPE[9]
00  // 10 x109y18 CPE[0]
00  // 11 x109y18 CPE[1]
00  // 12 x109y18 CPE[2]
00  // 13 x109y18 CPE[3]
00  // 14 x109y18 CPE[4]
00  // 15 x109y18 CPE[5]
00  // 16 x109y18 CPE[6]
00  // 17 x109y18 CPE[7]
00  // 18 x109y18 CPE[8]
00  // 19 x109y18 CPE[9]
00  // 20 x110y17 CPE[0]
00  // 21 x110y17 CPE[1]
00  // 22 x110y17 CPE[2]
00  // 23 x110y17 CPE[3]
00  // 24 x110y17 CPE[4]
00  // 25 x110y17 CPE[5]
00  // 26 x110y17 CPE[6]
00  // 27 x110y17 CPE[7]
00  // 28 x110y17 CPE[8]
00  // 29 x110y17 CPE[9]
00  // 30 x110y18 CPE[0]
00  // 31 x110y18 CPE[1]
00  // 32 x110y18 CPE[2]
00  // 33 x110y18 CPE[3]
00  // 34 x110y18 CPE[4]
00  // 35 x110y18 CPE[5]
00  // 36 x110y18 CPE[6]
00  // 37 x110y18 CPE[7]
00  // 38 x110y18 CPE[8]
00  // 39 x110y18 CPE[9]
28  // 40 x109y17 INMUX plane 2,1
2F  // 41 x109y17 INMUX plane 4,3
28  // 42 x109y17 INMUX plane 6,5
01  // 43 x109y17 INMUX plane 8,7
00  // 44 x109y17 INMUX plane 10,9
05  // 45 x109y17 INMUX plane 12,11
00  // 46 x109y18 INMUX plane 2,1
00  // 47 x109y18 INMUX plane 4,3
28  // 48 x109y18 INMUX plane 6,5
00  // 49 x109y18 INMUX plane 8,7
00  // 50 x109y18 INMUX plane 10,9
03  // 51 x109y18 INMUX plane 12,11
00  // 52 x110y17 INMUX plane 2,1
00  // 53 x110y17 INMUX plane 4,3
48  // 54 x110y17 INMUX plane 6,5
4C  // 55 x110y17 INMUX plane 8,7
48  // 56 x110y17 INMUX plane 10,9
40  // 57 x110y17 INMUX plane 12,11
10  // 58 x110y18 INMUX plane 2,1
19  // 59 x110y18 INMUX plane 4,3
40  // 60 x110y18 INMUX plane 6,5
40  // 61 x110y18 INMUX plane 8,7
40  // 62 x110y18 INMUX plane 10,9
45  // 63 x110y18 INMUX plane 12,11
48  // 64 x109y17 SB_BIG plane 1
10  // 65 x109y17 SB_BIG plane 1
40  // 66 x109y17 SB_DRIVE plane 2,1
00  // 67 x109y17 SB_BIG plane 2
00  // 68 x109y17 SB_BIG plane 2
00  // 69 x109y17 SB_BIG plane 3
00  // 70 x109y17 SB_BIG plane 3
00  // 71 x109y17 SB_DRIVE plane 4,3
00  // 72 x109y17 SB_BIG plane 4
00  // 73 x109y17 SB_BIG plane 4
93  // 74 x109y17 SB_BIG plane 5
32  // 75 x109y17 SB_BIG plane 5
00  // 76 x109y17 SB_DRIVE plane 6,5
19  // 77 x109y17 SB_BIG plane 6
00  // 78 x109y17 SB_BIG plane 6
00  // 79 x109y17 SB_BIG plane 7
00  // 80 x109y17 SB_BIG plane 7
00  // 81 x109y17 SB_DRIVE plane 8,7
21  // 82 x109y17 SB_BIG plane 8
00  // 83 x109y17 SB_BIG plane 8
00  // 84 x109y17 SB_BIG plane 9
00  // 85 x109y17 SB_BIG plane 9
00  // 86 x109y17 SB_DRIVE plane 10,9
58  // 87 x109y17 SB_BIG plane 10
00  // 88 x109y17 SB_BIG plane 10
00  // 89 x109y17 SB_BIG plane 11
00  // 90 x109y17 SB_BIG plane 11
80  // 91 x109y17 SB_DRIVE plane 12,11
00  // 92 x109y17 SB_BIG plane 12
20  // 93 x109y17 SB_BIG plane 12
A8  // 94 x110y18 SB_SML plane 1
00  // 95 x110y18 SB_SML plane 2,1
00  // 96 x110y18 SB_SML plane 2
00  // 97 x110y18 SB_SML plane 3
00  // 98 x110y18 SB_SML plane 4,3
00  // 99 x110y18 SB_SML plane 4
A8  // 100 x110y18 SB_SML plane 5
02  // 101 x110y18 SB_SML plane 6,5
00  // 102 x110y18 SB_SML plane 6
00  // 103 x110y18 SB_SML plane 7
00  // 104 x110y18 SB_SML plane 8,7
40  // 105 x110y18 SB_SML plane 8
E7 // -- CRC low byte
32 // -- CRC high byte


// Config Latches on x111y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7B17     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
38 // x_sel: 111
09 // y_sel: 17
7D // -- CRC low byte
19 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7B1F
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x111y17 CPE[0]
00  //  1 x111y17 CPE[1]
00  //  2 x111y17 CPE[2]
00  //  3 x111y17 CPE[3]
00  //  4 x111y17 CPE[4]
00  //  5 x111y17 CPE[5]
00  //  6 x111y17 CPE[6]
00  //  7 x111y17 CPE[7]
00  //  8 x111y17 CPE[8]
00  //  9 x111y17 CPE[9]
00  // 10 x111y18 CPE[0]  _a834  C_////Bridge
00  // 11 x111y18 CPE[1]
00  // 12 x111y18 CPE[2]
00  // 13 x111y18 CPE[3]
00  // 14 x111y18 CPE[4]
00  // 15 x111y18 CPE[5]
00  // 16 x111y18 CPE[6]
00  // 17 x111y18 CPE[7]
00  // 18 x111y18 CPE[8]
00  // 19 x111y18 CPE[9]
00  // 20 x112y17 CPE[0]
00  // 21 x112y17 CPE[1]
00  // 22 x112y17 CPE[2]
00  // 23 x112y17 CPE[3]
00  // 24 x112y17 CPE[4]
00  // 25 x112y17 CPE[5]
00  // 26 x112y17 CPE[6]
00  // 27 x112y17 CPE[7]
00  // 28 x112y17 CPE[8]
00  // 29 x112y17 CPE[9]
00  // 30 x112y18 CPE[0]
00  // 31 x112y18 CPE[1]
00  // 32 x112y18 CPE[2]
00  // 33 x112y18 CPE[3]
00  // 34 x112y18 CPE[4]
00  // 35 x112y18 CPE[5]
00  // 36 x112y18 CPE[6]
00  // 37 x112y18 CPE[7]
00  // 38 x112y18 CPE[8]
00  // 39 x112y18 CPE[9]
00  // 40 x111y17 INMUX plane 2,1
18  // 41 x111y17 INMUX plane 4,3
00  // 42 x111y17 INMUX plane 6,5
08  // 43 x111y17 INMUX plane 8,7
08  // 44 x111y17 INMUX plane 10,9
00  // 45 x111y17 INMUX plane 12,11
00  // 46 x111y18 INMUX plane 2,1
06  // 47 x111y18 INMUX plane 4,3
00  // 48 x111y18 INMUX plane 6,5
04  // 49 x111y18 INMUX plane 8,7
00  // 50 x111y18 INMUX plane 10,9
00  // 51 x111y18 INMUX plane 12,11
00  // 52 x112y17 INMUX plane 2,1
03  // 53 x112y17 INMUX plane 4,3
03  // 54 x112y17 INMUX plane 6,5
00  // 55 x112y17 INMUX plane 8,7
00  // 56 x112y17 INMUX plane 10,9
00  // 57 x112y17 INMUX plane 12,11
00  // 58 x112y18 INMUX plane 2,1
00  // 59 x112y18 INMUX plane 4,3
00  // 60 x112y18 INMUX plane 6,5
00  // 61 x112y18 INMUX plane 8,7
00  // 62 x112y18 INMUX plane 10,9
00  // 63 x112y18 INMUX plane 12,11
00  // 64 x112y18 SB_BIG plane 1
00  // 65 x112y18 SB_BIG plane 1
00  // 66 x112y18 SB_DRIVE plane 2,1
48  // 67 x112y18 SB_BIG plane 2
10  // 68 x112y18 SB_BIG plane 2
00  // 69 x112y18 SB_BIG plane 3
20  // 70 x112y18 SB_BIG plane 3
00  // 71 x112y18 SB_DRIVE plane 4,3
00  // 72 x112y18 SB_BIG plane 4
00  // 73 x112y18 SB_BIG plane 4
00  // 74 x112y18 SB_BIG plane 5
20  // 75 x112y18 SB_BIG plane 5
00  // 76 x112y18 SB_DRIVE plane 6,5
48  // 77 x112y18 SB_BIG plane 6
12  // 78 x112y18 SB_BIG plane 6
00  // 79 x112y18 SB_BIG plane 7
00  // 80 x112y18 SB_BIG plane 7
00  // 81 x112y18 SB_DRIVE plane 8,7
00  // 82 x112y18 SB_BIG plane 8
00  // 83 x112y18 SB_BIG plane 8
00  // 84 x112y18 SB_BIG plane 9
00  // 85 x112y18 SB_BIG plane 9
00  // 86 x112y18 SB_DRIVE plane 10,9
00  // 87 x112y18 SB_BIG plane 10
00  // 88 x112y18 SB_BIG plane 10
00  // 89 x112y18 SB_BIG plane 11
00  // 90 x112y18 SB_BIG plane 11
00  // 91 x112y18 SB_DRIVE plane 12,11
00  // 92 x112y18 SB_BIG plane 12
00  // 93 x112y18 SB_BIG plane 12
00  // 94 x111y17 SB_SML plane 1
86  // 95 x111y17 SB_SML plane 2,1
2A  // 96 x111y17 SB_SML plane 2
00  // 97 x111y17 SB_SML plane 3
00  // 98 x111y17 SB_SML plane 4,3
00  // 99 x111y17 SB_SML plane 4
00  // 100 x111y17 SB_SML plane 5
80  // 101 x111y17 SB_SML plane 6,5
2A  // 102 x111y17 SB_SML plane 6
00  // 103 x111y17 SB_SML plane 7
10  // 104 x111y17 SB_SML plane 8,7
01  // 105 x111y17 SB_SML plane 8
86 // -- CRC low byte
76 // -- CRC high byte


// Config Latches on x113y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7B8F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
39 // x_sel: 113
09 // y_sel: 17
A5 // -- CRC low byte
00 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7B97
44 // Length: 68
BD // -- CRC low byte
3C // -- CRC high byte
00  //  0 x113y17 CPE[0]
00  //  1 x113y17 CPE[1]
00  //  2 x113y17 CPE[2]
00  //  3 x113y17 CPE[3]
00  //  4 x113y17 CPE[4]
00  //  5 x113y17 CPE[5]
00  //  6 x113y17 CPE[6]
00  //  7 x113y17 CPE[7]
00  //  8 x113y17 CPE[8]
00  //  9 x113y17 CPE[9]
00  // 10 x113y18 CPE[0]
00  // 11 x113y18 CPE[1]
00  // 12 x113y18 CPE[2]
00  // 13 x113y18 CPE[3]
00  // 14 x113y18 CPE[4]
00  // 15 x113y18 CPE[5]
00  // 16 x113y18 CPE[6]
00  // 17 x113y18 CPE[7]
00  // 18 x113y18 CPE[8]
00  // 19 x113y18 CPE[9]
00  // 20 x114y17 CPE[0]
00  // 21 x114y17 CPE[1]
00  // 22 x114y17 CPE[2]
00  // 23 x114y17 CPE[3]
00  // 24 x114y17 CPE[4]
00  // 25 x114y17 CPE[5]
00  // 26 x114y17 CPE[6]
00  // 27 x114y17 CPE[7]
00  // 28 x114y17 CPE[8]
00  // 29 x114y17 CPE[9]
00  // 30 x114y18 CPE[0]
00  // 31 x114y18 CPE[1]
00  // 32 x114y18 CPE[2]
00  // 33 x114y18 CPE[3]
00  // 34 x114y18 CPE[4]
00  // 35 x114y18 CPE[5]
00  // 36 x114y18 CPE[6]
00  // 37 x114y18 CPE[7]
00  // 38 x114y18 CPE[8]
00  // 39 x114y18 CPE[9]
00  // 40 x113y17 INMUX plane 2,1
00  // 41 x113y17 INMUX plane 4,3
00  // 42 x113y17 INMUX plane 6,5
08  // 43 x113y17 INMUX plane 8,7
00  // 44 x113y17 INMUX plane 10,9
00  // 45 x113y17 INMUX plane 12,11
00  // 46 x113y18 INMUX plane 2,1
00  // 47 x113y18 INMUX plane 4,3
00  // 48 x113y18 INMUX plane 6,5
00  // 49 x113y18 INMUX plane 8,7
00  // 50 x113y18 INMUX plane 10,9
00  // 51 x113y18 INMUX plane 12,11
00  // 52 x114y17 INMUX plane 2,1
00  // 53 x114y17 INMUX plane 4,3
00  // 54 x114y17 INMUX plane 6,5
00  // 55 x114y17 INMUX plane 8,7
00  // 56 x114y17 INMUX plane 10,9
00  // 57 x114y17 INMUX plane 12,11
00  // 58 x114y18 INMUX plane 2,1
00  // 59 x114y18 INMUX plane 4,3
00  // 60 x114y18 INMUX plane 6,5
00  // 61 x114y18 INMUX plane 8,7
00  // 62 x114y18 INMUX plane 10,9
00  // 63 x114y18 INMUX plane 12,11
00  // 64 x113y17 SB_BIG plane 1
00  // 65 x113y17 SB_BIG plane 1
00  // 66 x113y17 SB_DRIVE plane 2,1
21  // 67 x113y17 SB_BIG plane 2
B6 // -- CRC low byte
74 // -- CRC high byte


// Config Latches on x115y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7BE1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3A // x_sel: 115
09 // y_sel: 17
CD // -- CRC low byte
2A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7BE9
29 // Length: 41
5E // -- CRC low byte
84 // -- CRC high byte
00  //  0 x115y17 CPE[0]
00  //  1 x115y17 CPE[1]
00  //  2 x115y17 CPE[2]
00  //  3 x115y17 CPE[3]
00  //  4 x115y17 CPE[4]
00  //  5 x115y17 CPE[5]
00  //  6 x115y17 CPE[6]
00  //  7 x115y17 CPE[7]
00  //  8 x115y17 CPE[8]
00  //  9 x115y17 CPE[9]
00  // 10 x115y18 CPE[0]
00  // 11 x115y18 CPE[1]
00  // 12 x115y18 CPE[2]
00  // 13 x115y18 CPE[3]
00  // 14 x115y18 CPE[4]
00  // 15 x115y18 CPE[5]
00  // 16 x115y18 CPE[6]
00  // 17 x115y18 CPE[7]
00  // 18 x115y18 CPE[8]
00  // 19 x115y18 CPE[9]
00  // 20 x116y17 CPE[0]
00  // 21 x116y17 CPE[1]
00  // 22 x116y17 CPE[2]
00  // 23 x116y17 CPE[3]
00  // 24 x116y17 CPE[4]
00  // 25 x116y17 CPE[5]
00  // 26 x116y17 CPE[6]
00  // 27 x116y17 CPE[7]
00  // 28 x116y17 CPE[8]
00  // 29 x116y17 CPE[9]
00  // 30 x116y18 CPE[0]
00  // 31 x116y18 CPE[1]
00  // 32 x116y18 CPE[2]
00  // 33 x116y18 CPE[3]
00  // 34 x116y18 CPE[4]
00  // 35 x116y18 CPE[5]
00  // 36 x116y18 CPE[6]
00  // 37 x116y18 CPE[7]
00  // 38 x116y18 CPE[8]
00  // 39 x116y18 CPE[9]
08  // 40 x115y17 INMUX plane 2,1
49 // -- CRC low byte
DB // -- CRC high byte


// Config Latches on x125y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7C18     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3F // x_sel: 125
09 // y_sel: 17
75 // -- CRC low byte
54 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7C20
4A // Length: 74
C3 // -- CRC low byte
D5 // -- CRC high byte
00  //  0 x125y17 CPE[0]
00  //  1 x125y17 CPE[1]
00  //  2 x125y17 CPE[2]
00  //  3 x125y17 CPE[3]
00  //  4 x125y17 CPE[4]
00  //  5 x125y17 CPE[5]
00  //  6 x125y17 CPE[6]
00  //  7 x125y17 CPE[7]
00  //  8 x125y17 CPE[8]
00  //  9 x125y17 CPE[9]
00  // 10 x125y18 CPE[0]
00  // 11 x125y18 CPE[1]
00  // 12 x125y18 CPE[2]
00  // 13 x125y18 CPE[3]
00  // 14 x125y18 CPE[4]
00  // 15 x125y18 CPE[5]
00  // 16 x125y18 CPE[6]
00  // 17 x125y18 CPE[7]
00  // 18 x125y18 CPE[8]
00  // 19 x125y18 CPE[9]
00  // 20 x126y17 CPE[0]
00  // 21 x126y17 CPE[1]
00  // 22 x126y17 CPE[2]
00  // 23 x126y17 CPE[3]
00  // 24 x126y17 CPE[4]
00  // 25 x126y17 CPE[5]
00  // 26 x126y17 CPE[6]
00  // 27 x126y17 CPE[7]
00  // 28 x126y17 CPE[8]
00  // 29 x126y17 CPE[9]
00  // 30 x126y18 CPE[0]
00  // 31 x126y18 CPE[1]
00  // 32 x126y18 CPE[2]
00  // 33 x126y18 CPE[3]
00  // 34 x126y18 CPE[4]
00  // 35 x126y18 CPE[5]
00  // 36 x126y18 CPE[6]
00  // 37 x126y18 CPE[7]
00  // 38 x126y18 CPE[8]
00  // 39 x126y18 CPE[9]
00  // 40 x125y17 INMUX plane 2,1
00  // 41 x125y17 INMUX plane 4,3
00  // 42 x125y17 INMUX plane 6,5
00  // 43 x125y17 INMUX plane 8,7
00  // 44 x125y17 INMUX plane 10,9
00  // 45 x125y17 INMUX plane 12,11
00  // 46 x125y18 INMUX plane 2,1
00  // 47 x125y18 INMUX plane 4,3
00  // 48 x125y18 INMUX plane 6,5
00  // 49 x125y18 INMUX plane 8,7
00  // 50 x125y18 INMUX plane 10,9
00  // 51 x125y18 INMUX plane 12,11
00  // 52 x126y17 INMUX plane 2,1
00  // 53 x126y17 INMUX plane 4,3
00  // 54 x126y17 INMUX plane 6,5
00  // 55 x126y17 INMUX plane 8,7
00  // 56 x126y17 INMUX plane 10,9
00  // 57 x126y17 INMUX plane 12,11
00  // 58 x126y18 INMUX plane 2,1
00  // 59 x126y18 INMUX plane 4,3
00  // 60 x126y18 INMUX plane 6,5
00  // 61 x126y18 INMUX plane 8,7
00  // 62 x126y18 INMUX plane 10,9
00  // 63 x126y18 INMUX plane 12,11
00  // 64 x125y17 SB_BIG plane 1
00  // 65 x125y17 SB_BIG plane 1
00  // 66 x125y17 SB_DRIVE plane 2,1
00  // 67 x125y17 SB_BIG plane 2
00  // 68 x125y17 SB_BIG plane 2
00  // 69 x125y17 SB_BIG plane 3
00  // 70 x125y17 SB_BIG plane 3
00  // 71 x125y17 SB_DRIVE plane 4,3
80  // 72 x125y17 SB_BIG plane 4
01  // 73 x125y17 SB_BIG plane 4
31 // -- CRC low byte
6D // -- CRC high byte


// Config Latches on x133y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7C70     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
43 // x_sel: 133
09 // y_sel: 17
11 // -- CRC low byte
0D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7C78
4A // Length: 74
C3 // -- CRC low byte
D5 // -- CRC high byte
00  //  0 x133y17 CPE[0]
00  //  1 x133y17 CPE[1]
00  //  2 x133y17 CPE[2]
00  //  3 x133y17 CPE[3]
00  //  4 x133y17 CPE[4]
00  //  5 x133y17 CPE[5]
00  //  6 x133y17 CPE[6]
00  //  7 x133y17 CPE[7]
00  //  8 x133y17 CPE[8]
00  //  9 x133y17 CPE[9]
00  // 10 x133y18 CPE[0]
00  // 11 x133y18 CPE[1]
00  // 12 x133y18 CPE[2]
00  // 13 x133y18 CPE[3]
00  // 14 x133y18 CPE[4]
00  // 15 x133y18 CPE[5]
00  // 16 x133y18 CPE[6]
00  // 17 x133y18 CPE[7]
00  // 18 x133y18 CPE[8]
00  // 19 x133y18 CPE[9]
00  // 20 x134y17 CPE[0]
00  // 21 x134y17 CPE[1]
00  // 22 x134y17 CPE[2]
00  // 23 x134y17 CPE[3]
00  // 24 x134y17 CPE[4]
00  // 25 x134y17 CPE[5]
00  // 26 x134y17 CPE[6]
00  // 27 x134y17 CPE[7]
00  // 28 x134y17 CPE[8]
00  // 29 x134y17 CPE[9]
00  // 30 x134y18 CPE[0]
00  // 31 x134y18 CPE[1]
00  // 32 x134y18 CPE[2]
00  // 33 x134y18 CPE[3]
00  // 34 x134y18 CPE[4]
00  // 35 x134y18 CPE[5]
00  // 36 x134y18 CPE[6]
00  // 37 x134y18 CPE[7]
00  // 38 x134y18 CPE[8]
00  // 39 x134y18 CPE[9]
00  // 40 x133y17 INMUX plane 2,1
00  // 41 x133y17 INMUX plane 4,3
00  // 42 x133y17 INMUX plane 6,5
00  // 43 x133y17 INMUX plane 8,7
00  // 44 x133y17 INMUX plane 10,9
00  // 45 x133y17 INMUX plane 12,11
00  // 46 x133y18 INMUX plane 2,1
00  // 47 x133y18 INMUX plane 4,3
00  // 48 x133y18 INMUX plane 6,5
00  // 49 x133y18 INMUX plane 8,7
00  // 50 x133y18 INMUX plane 10,9
00  // 51 x133y18 INMUX plane 12,11
00  // 52 x134y17 INMUX plane 2,1
00  // 53 x134y17 INMUX plane 4,3
00  // 54 x134y17 INMUX plane 6,5
00  // 55 x134y17 INMUX plane 8,7
00  // 56 x134y17 INMUX plane 10,9
00  // 57 x134y17 INMUX plane 12,11
00  // 58 x134y18 INMUX plane 2,1
00  // 59 x134y18 INMUX plane 4,3
00  // 60 x134y18 INMUX plane 6,5
00  // 61 x134y18 INMUX plane 8,7
00  // 62 x134y18 INMUX plane 10,9
00  // 63 x134y18 INMUX plane 12,11
00  // 64 x133y17 SB_BIG plane 1
00  // 65 x133y17 SB_BIG plane 1
00  // 66 x133y17 SB_DRIVE plane 2,1
00  // 67 x133y17 SB_BIG plane 2
00  // 68 x133y17 SB_BIG plane 2
00  // 69 x133y17 SB_BIG plane 3
00  // 70 x133y17 SB_BIG plane 3
00  // 71 x133y17 SB_DRIVE plane 4,3
80  // 72 x133y17 SB_BIG plane 4
01  // 73 x133y17 SB_BIG plane 4
31 // -- CRC low byte
6D // -- CRC high byte


// Config Latches on x161y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7CC8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
09 // y_sel: 17
30 // -- CRC low byte
AB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7CD0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y17
00  // 14 right_edge_EN1 at x163y17
00  // 15 right_edge_EN2 at x163y17
00  // 16 right_edge_EN0 at x163y18
00  // 17 right_edge_EN1 at x163y18
00  // 18 right_edge_EN2 at x163y18
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y17 SB_BIG plane 1
12  // 65 x161y17 SB_BIG plane 1
00  // 66 x161y17 SB_DRIVE plane 2,1
48  // 67 x161y17 SB_BIG plane 2
12  // 68 x161y17 SB_BIG plane 2
48  // 69 x161y17 SB_BIG plane 3
12  // 70 x161y17 SB_BIG plane 3
00  // 71 x161y17 SB_DRIVE plane 4,3
48  // 72 x161y17 SB_BIG plane 4
12  // 73 x161y17 SB_BIG plane 4
48  // 74 x161y17 SB_BIG plane 5
12  // 75 x161y17 SB_BIG plane 5
00  // 76 x161y17 SB_DRIVE plane 6,5
48  // 77 x161y17 SB_BIG plane 6
12  // 78 x161y17 SB_BIG plane 6
48  // 79 x161y17 SB_BIG plane 7
12  // 80 x161y17 SB_BIG plane 7
00  // 81 x161y17 SB_DRIVE plane 8,7
48  // 82 x161y17 SB_BIG plane 8
12  // 83 x161y17 SB_BIG plane 8
48  // 84 x161y17 SB_BIG plane 9
12  // 85 x161y17 SB_BIG plane 9
00  // 86 x161y17 SB_DRIVE plane 10,9
48  // 87 x161y17 SB_BIG plane 10
12  // 88 x161y17 SB_BIG plane 10
48  // 89 x161y17 SB_BIG plane 11
12  // 90 x161y17 SB_BIG plane 11
00  // 91 x161y17 SB_DRIVE plane 12,11
48  // 92 x161y17 SB_BIG plane 12
12  // 93 x161y17 SB_BIG plane 12
A8  // 94 x162y18 SB_SML plane 1
82  // 95 x162y18 SB_SML plane 2,1
2A  // 96 x162y18 SB_SML plane 2
A8  // 97 x162y18 SB_SML plane 3
82  // 98 x162y18 SB_SML plane 4,3
2A  // 99 x162y18 SB_SML plane 4
A8  // 100 x162y18 SB_SML plane 5
82  // 101 x162y18 SB_SML plane 6,5
2A  // 102 x162y18 SB_SML plane 6
A8  // 103 x162y18 SB_SML plane 7
82  // 104 x162y18 SB_SML plane 8,7
2A  // 105 x162y18 SB_SML plane 8
A8  // 106 x162y18 SB_SML plane 9
82  // 107 x162y18 SB_SML plane 10,9
2A  // 108 x162y18 SB_SML plane 10
A8  // 109 x162y18 SB_SML plane 11
82  // 110 x162y18 SB_SML plane 12,11
2A  // 111 x162y18 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7D46     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
0A // y_sel: 19
84 // -- CRC low byte
53 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7D4E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y19
00  // 14 left_edge_EN1 at x-2y19
00  // 15 left_edge_EN2 at x-2y19
00  // 16 left_edge_EN0 at x-2y20
00  // 17 left_edge_EN1 at x-2y20
00  // 18 left_edge_EN2 at x-2y20
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y19 SB_BIG plane 1
12  // 65 x-1y19 SB_BIG plane 1
00  // 66 x-1y19 SB_DRIVE plane 2,1
48  // 67 x-1y19 SB_BIG plane 2
12  // 68 x-1y19 SB_BIG plane 2
48  // 69 x-1y19 SB_BIG plane 3
12  // 70 x-1y19 SB_BIG plane 3
10  // 71 x-1y19 SB_DRIVE plane 4,3
8B  // 72 x-1y19 SB_BIG plane 4
44  // 73 x-1y19 SB_BIG plane 4
48  // 74 x-1y19 SB_BIG plane 5
12  // 75 x-1y19 SB_BIG plane 5
00  // 76 x-1y19 SB_DRIVE plane 6,5
48  // 77 x-1y19 SB_BIG plane 6
12  // 78 x-1y19 SB_BIG plane 6
48  // 79 x-1y19 SB_BIG plane 7
12  // 80 x-1y19 SB_BIG plane 7
00  // 81 x-1y19 SB_DRIVE plane 8,7
48  // 82 x-1y19 SB_BIG plane 8
12  // 83 x-1y19 SB_BIG plane 8
48  // 84 x-1y19 SB_BIG plane 9
12  // 85 x-1y19 SB_BIG plane 9
00  // 86 x-1y19 SB_DRIVE plane 10,9
48  // 87 x-1y19 SB_BIG plane 10
12  // 88 x-1y19 SB_BIG plane 10
8B  // 89 x-1y19 SB_BIG plane 11
74  // 90 x-1y19 SB_BIG plane 11
01  // 91 x-1y19 SB_DRIVE plane 12,11
48  // 92 x-1y19 SB_BIG plane 12
12  // 93 x-1y19 SB_BIG plane 12
A8  // 94 x0y20 SB_SML plane 1
82  // 95 x0y20 SB_SML plane 2,1
2A  // 96 x0y20 SB_SML plane 2
A8  // 97 x0y20 SB_SML plane 3
82  // 98 x0y20 SB_SML plane 4,3
2A  // 99 x0y20 SB_SML plane 4
A8  // 100 x0y20 SB_SML plane 5
82  // 101 x0y20 SB_SML plane 6,5
2A  // 102 x0y20 SB_SML plane 6
A8  // 103 x0y20 SB_SML plane 7
82  // 104 x0y20 SB_SML plane 8,7
2A  // 105 x0y20 SB_SML plane 8
A8  // 106 x0y20 SB_SML plane 9
82  // 107 x0y20 SB_SML plane 10,9
2A  // 108 x0y20 SB_SML plane 10
A8  // 109 x0y20 SB_SML plane 11
82  // 110 x0y20 SB_SML plane 12,11
2A  // 111 x0y20 SB_SML plane 12
0A // -- CRC low byte
B1 // -- CRC high byte


// Config Latches on x1y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7DC4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
0A // y_sel: 19
5C // -- CRC low byte
4A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7DCC
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x1y19 CPE[0]
00  //  1 x1y19 CPE[1]
00  //  2 x1y19 CPE[2]
00  //  3 x1y19 CPE[3]
00  //  4 x1y19 CPE[4]
00  //  5 x1y19 CPE[5]
00  //  6 x1y19 CPE[6]
00  //  7 x1y19 CPE[7]
00  //  8 x1y19 CPE[8]
00  //  9 x1y19 CPE[9]
00  // 10 x1y20 CPE[0]
00  // 11 x1y20 CPE[1]
00  // 12 x1y20 CPE[2]
00  // 13 x1y20 CPE[3]
00  // 14 x1y20 CPE[4]
00  // 15 x1y20 CPE[5]
00  // 16 x1y20 CPE[6]
00  // 17 x1y20 CPE[7]
00  // 18 x1y20 CPE[8]
00  // 19 x1y20 CPE[9]
00  // 20 x2y19 CPE[0]
00  // 21 x2y19 CPE[1]
00  // 22 x2y19 CPE[2]
00  // 23 x2y19 CPE[3]
00  // 24 x2y19 CPE[4]
00  // 25 x2y19 CPE[5]
00  // 26 x2y19 CPE[6]
00  // 27 x2y19 CPE[7]
00  // 28 x2y19 CPE[8]
00  // 29 x2y19 CPE[9]
00  // 30 x2y20 CPE[0]
00  // 31 x2y20 CPE[1]
00  // 32 x2y20 CPE[2]
00  // 33 x2y20 CPE[3]
00  // 34 x2y20 CPE[4]
00  // 35 x2y20 CPE[5]
00  // 36 x2y20 CPE[6]
00  // 37 x2y20 CPE[7]
00  // 38 x2y20 CPE[8]
00  // 39 x2y20 CPE[9]
00  // 40 x1y19 INMUX plane 2,1
08  // 41 x1y19 INMUX plane 4,3
00  // 42 x1y19 INMUX plane 6,5
00  // 43 x1y19 INMUX plane 8,7
00  // 44 x1y19 INMUX plane 10,9
01  // 45 x1y19 INMUX plane 12,11
AD // -- CRC low byte
0D // -- CRC high byte


// Config Latches on x19y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7E00     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
0A // y_sel: 19
F4 // -- CRC low byte
AE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7E08
5A // Length: 90
42 // -- CRC low byte
C5 // -- CRC high byte
00  //  0 x19y19 CPE[0]
00  //  1 x19y19 CPE[1]
00  //  2 x19y19 CPE[2]
00  //  3 x19y19 CPE[3]
00  //  4 x19y19 CPE[4]
00  //  5 x19y19 CPE[5]
00  //  6 x19y19 CPE[6]
00  //  7 x19y19 CPE[7]
00  //  8 x19y19 CPE[8]
00  //  9 x19y19 CPE[9]
00  // 10 x19y20 CPE[0]
00  // 11 x19y20 CPE[1]
00  // 12 x19y20 CPE[2]
00  // 13 x19y20 CPE[3]
00  // 14 x19y20 CPE[4]
00  // 15 x19y20 CPE[5]
00  // 16 x19y20 CPE[6]
00  // 17 x19y20 CPE[7]
00  // 18 x19y20 CPE[8]
00  // 19 x19y20 CPE[9]
00  // 20 x20y19 CPE[0]
00  // 21 x20y19 CPE[1]
00  // 22 x20y19 CPE[2]
00  // 23 x20y19 CPE[3]
00  // 24 x20y19 CPE[4]
00  // 25 x20y19 CPE[5]
00  // 26 x20y19 CPE[6]
00  // 27 x20y19 CPE[7]
00  // 28 x20y19 CPE[8]
00  // 29 x20y19 CPE[9]
00  // 30 x20y20 CPE[0]
00  // 31 x20y20 CPE[1]
00  // 32 x20y20 CPE[2]
00  // 33 x20y20 CPE[3]
00  // 34 x20y20 CPE[4]
00  // 35 x20y20 CPE[5]
00  // 36 x20y20 CPE[6]
00  // 37 x20y20 CPE[7]
00  // 38 x20y20 CPE[8]
00  // 39 x20y20 CPE[9]
00  // 40 x19y19 INMUX plane 2,1
00  // 41 x19y19 INMUX plane 4,3
00  // 42 x19y19 INMUX plane 6,5
00  // 43 x19y19 INMUX plane 8,7
00  // 44 x19y19 INMUX plane 10,9
00  // 45 x19y19 INMUX plane 12,11
00  // 46 x19y20 INMUX plane 2,1
00  // 47 x19y20 INMUX plane 4,3
00  // 48 x19y20 INMUX plane 6,5
00  // 49 x19y20 INMUX plane 8,7
00  // 50 x19y20 INMUX plane 10,9
00  // 51 x19y20 INMUX plane 12,11
00  // 52 x20y19 INMUX plane 2,1
08  // 53 x20y19 INMUX plane 4,3
00  // 54 x20y19 INMUX plane 6,5
00  // 55 x20y19 INMUX plane 8,7
00  // 56 x20y19 INMUX plane 10,9
01  // 57 x20y19 INMUX plane 12,11
00  // 58 x20y20 INMUX plane 2,1
00  // 59 x20y20 INMUX plane 4,3
00  // 60 x20y20 INMUX plane 6,5
00  // 61 x20y20 INMUX plane 8,7
00  // 62 x20y20 INMUX plane 10,9
00  // 63 x20y20 INMUX plane 12,11
00  // 64 x19y19 SB_BIG plane 1
00  // 65 x19y19 SB_BIG plane 1
00  // 66 x19y19 SB_DRIVE plane 2,1
00  // 67 x19y19 SB_BIG plane 2
00  // 68 x19y19 SB_BIG plane 2
00  // 69 x19y19 SB_BIG plane 3
00  // 70 x19y19 SB_BIG plane 3
00  // 71 x19y19 SB_DRIVE plane 4,3
39  // 72 x19y19 SB_BIG plane 4
00  // 73 x19y19 SB_BIG plane 4
00  // 74 x19y19 SB_BIG plane 5
00  // 75 x19y19 SB_BIG plane 5
00  // 76 x19y19 SB_DRIVE plane 6,5
00  // 77 x19y19 SB_BIG plane 6
00  // 78 x19y19 SB_BIG plane 6
00  // 79 x19y19 SB_BIG plane 7
00  // 80 x19y19 SB_BIG plane 7
00  // 81 x19y19 SB_DRIVE plane 8,7
00  // 82 x19y19 SB_BIG plane 8
00  // 83 x19y19 SB_BIG plane 8
00  // 84 x19y19 SB_BIG plane 9
00  // 85 x19y19 SB_BIG plane 9
00  // 86 x19y19 SB_DRIVE plane 10,9
00  // 87 x19y19 SB_BIG plane 10
00  // 88 x19y19 SB_BIG plane 10
39  // 89 x19y19 SB_BIG plane 11
1E // -- CRC low byte
B2 // -- CRC high byte


// Config Latches on x21y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7E68     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
0A // y_sel: 19
2C // -- CRC low byte
B7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7E70
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x21y19 CPE[0]
00  //  1 x21y19 CPE[1]
00  //  2 x21y19 CPE[2]
00  //  3 x21y19 CPE[3]
00  //  4 x21y19 CPE[4]
00  //  5 x21y19 CPE[5]
00  //  6 x21y19 CPE[6]
00  //  7 x21y19 CPE[7]
00  //  8 x21y19 CPE[8]
00  //  9 x21y19 CPE[9]
00  // 10 x21y20 CPE[0]
00  // 11 x21y20 CPE[1]
00  // 12 x21y20 CPE[2]
00  // 13 x21y20 CPE[3]
00  // 14 x21y20 CPE[4]
00  // 15 x21y20 CPE[5]
00  // 16 x21y20 CPE[6]
00  // 17 x21y20 CPE[7]
00  // 18 x21y20 CPE[8]
00  // 19 x21y20 CPE[9]
00  // 20 x22y19 CPE[0]
00  // 21 x22y19 CPE[1]
00  // 22 x22y19 CPE[2]
00  // 23 x22y19 CPE[3]
00  // 24 x22y19 CPE[4]
00  // 25 x22y19 CPE[5]
00  // 26 x22y19 CPE[6]
00  // 27 x22y19 CPE[7]
00  // 28 x22y19 CPE[8]
00  // 29 x22y19 CPE[9]
00  // 30 x22y20 CPE[0]
00  // 31 x22y20 CPE[1]
00  // 32 x22y20 CPE[2]
00  // 33 x22y20 CPE[3]
00  // 34 x22y20 CPE[4]
00  // 35 x22y20 CPE[5]
00  // 36 x22y20 CPE[6]
00  // 37 x22y20 CPE[7]
00  // 38 x22y20 CPE[8]
00  // 39 x22y20 CPE[9]
00  // 40 x21y19 INMUX plane 2,1
08  // 41 x21y19 INMUX plane 4,3
00  // 42 x21y19 INMUX plane 6,5
00  // 43 x21y19 INMUX plane 8,7
00  // 44 x21y19 INMUX plane 10,9
01  // 45 x21y19 INMUX plane 12,11
AD // -- CRC low byte
0D // -- CRC high byte


// Config Latches on x23y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7EA4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
0A // y_sel: 19
24 // -- CRC low byte
FA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7EAC
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x23y19 CPE[0]
00  //  1 x23y19 CPE[1]
00  //  2 x23y19 CPE[2]
00  //  3 x23y19 CPE[3]
00  //  4 x23y19 CPE[4]
00  //  5 x23y19 CPE[5]
00  //  6 x23y19 CPE[6]
00  //  7 x23y19 CPE[7]
00  //  8 x23y19 CPE[8]
00  //  9 x23y19 CPE[9]
00  // 10 x23y20 CPE[0]
00  // 11 x23y20 CPE[1]
00  // 12 x23y20 CPE[2]
00  // 13 x23y20 CPE[3]
00  // 14 x23y20 CPE[4]
00  // 15 x23y20 CPE[5]
00  // 16 x23y20 CPE[6]
00  // 17 x23y20 CPE[7]
00  // 18 x23y20 CPE[8]
00  // 19 x23y20 CPE[9]
00  // 20 x24y19 CPE[0]
00  // 21 x24y19 CPE[1]
00  // 22 x24y19 CPE[2]
00  // 23 x24y19 CPE[3]
00  // 24 x24y19 CPE[4]
00  // 25 x24y19 CPE[5]
00  // 26 x24y19 CPE[6]
00  // 27 x24y19 CPE[7]
00  // 28 x24y19 CPE[8]
00  // 29 x24y19 CPE[9]
00  // 30 x24y20 CPE[0]
00  // 31 x24y20 CPE[1]
00  // 32 x24y20 CPE[2]
00  // 33 x24y20 CPE[3]
00  // 34 x24y20 CPE[4]
00  // 35 x24y20 CPE[5]
00  // 36 x24y20 CPE[6]
00  // 37 x24y20 CPE[7]
00  // 38 x24y20 CPE[8]
00  // 39 x24y20 CPE[9]
00  // 40 x23y19 INMUX plane 2,1
00  // 41 x23y19 INMUX plane 4,3
00  // 42 x23y19 INMUX plane 6,5
00  // 43 x23y19 INMUX plane 8,7
00  // 44 x23y19 INMUX plane 10,9
00  // 45 x23y19 INMUX plane 12,11
00  // 46 x23y20 INMUX plane 2,1
00  // 47 x23y20 INMUX plane 4,3
00  // 48 x23y20 INMUX plane 6,5
00  // 49 x23y20 INMUX plane 8,7
00  // 50 x23y20 INMUX plane 10,9
00  // 51 x23y20 INMUX plane 12,11
00  // 52 x24y19 INMUX plane 2,1
00  // 53 x24y19 INMUX plane 4,3
00  // 54 x24y19 INMUX plane 6,5
00  // 55 x24y19 INMUX plane 8,7
00  // 56 x24y19 INMUX plane 10,9
00  // 57 x24y19 INMUX plane 12,11
00  // 58 x24y20 INMUX plane 2,1
00  // 59 x24y20 INMUX plane 4,3
00  // 60 x24y20 INMUX plane 6,5
00  // 61 x24y20 INMUX plane 8,7
00  // 62 x24y20 INMUX plane 10,9
00  // 63 x24y20 INMUX plane 12,11
00  // 64 x23y19 SB_BIG plane 1
00  // 65 x23y19 SB_BIG plane 1
00  // 66 x23y19 SB_DRIVE plane 2,1
00  // 67 x23y19 SB_BIG plane 2
00  // 68 x23y19 SB_BIG plane 2
00  // 69 x23y19 SB_BIG plane 3
00  // 70 x23y19 SB_BIG plane 3
40  // 71 x23y19 SB_DRIVE plane 4,3
00  // 72 x23y19 SB_BIG plane 4
00  // 73 x23y19 SB_BIG plane 4
00  // 74 x23y19 SB_BIG plane 5
00  // 75 x23y19 SB_BIG plane 5
00  // 76 x23y19 SB_DRIVE plane 6,5
00  // 77 x23y19 SB_BIG plane 6
00  // 78 x23y19 SB_BIG plane 6
00  // 79 x23y19 SB_BIG plane 7
00  // 80 x23y19 SB_BIG plane 7
00  // 81 x23y19 SB_DRIVE plane 8,7
00  // 82 x23y19 SB_BIG plane 8
00  // 83 x23y19 SB_BIG plane 8
00  // 84 x23y19 SB_BIG plane 9
00  // 85 x23y19 SB_BIG plane 9
00  // 86 x23y19 SB_DRIVE plane 10,9
00  // 87 x23y19 SB_BIG plane 10
00  // 88 x23y19 SB_BIG plane 10
00  // 89 x23y19 SB_BIG plane 11
00  // 90 x23y19 SB_BIG plane 11
04  // 91 x23y19 SB_DRIVE plane 12,11
2B // -- CRC low byte
88 // -- CRC high byte


// Config Latches on x39y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7F0E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
0A // y_sel: 19
75 // -- CRC low byte
A1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7F16
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x39y19 CPE[0]
00  //  1 x39y19 CPE[1]
00  //  2 x39y19 CPE[2]
00  //  3 x39y19 CPE[3]
00  //  4 x39y19 CPE[4]
00  //  5 x39y19 CPE[5]
00  //  6 x39y19 CPE[6]
00  //  7 x39y19 CPE[7]
00  //  8 x39y19 CPE[8]
00  //  9 x39y19 CPE[9]
00  // 10 x39y20 CPE[0]
00  // 11 x39y20 CPE[1]
00  // 12 x39y20 CPE[2]
00  // 13 x39y20 CPE[3]
00  // 14 x39y20 CPE[4]
00  // 15 x39y20 CPE[5]
00  // 16 x39y20 CPE[6]
00  // 17 x39y20 CPE[7]
00  // 18 x39y20 CPE[8]
00  // 19 x39y20 CPE[9]
00  // 20 x40y19 CPE[0]
00  // 21 x40y19 CPE[1]
00  // 22 x40y19 CPE[2]
00  // 23 x40y19 CPE[3]
00  // 24 x40y19 CPE[4]
00  // 25 x40y19 CPE[5]
00  // 26 x40y19 CPE[6]
00  // 27 x40y19 CPE[7]
00  // 28 x40y19 CPE[8]
00  // 29 x40y19 CPE[9]
00  // 30 x40y20 CPE[0]
00  // 31 x40y20 CPE[1]
00  // 32 x40y20 CPE[2]
00  // 33 x40y20 CPE[3]
00  // 34 x40y20 CPE[4]
00  // 35 x40y20 CPE[5]
00  // 36 x40y20 CPE[6]
00  // 37 x40y20 CPE[7]
00  // 38 x40y20 CPE[8]
00  // 39 x40y20 CPE[9]
00  // 40 x39y19 INMUX plane 2,1
00  // 41 x39y19 INMUX plane 4,3
00  // 42 x39y19 INMUX plane 6,5
00  // 43 x39y19 INMUX plane 8,7
00  // 44 x39y19 INMUX plane 10,9
00  // 45 x39y19 INMUX plane 12,11
00  // 46 x39y20 INMUX plane 2,1
00  // 47 x39y20 INMUX plane 4,3
00  // 48 x39y20 INMUX plane 6,5
00  // 49 x39y20 INMUX plane 8,7
00  // 50 x39y20 INMUX plane 10,9
00  // 51 x39y20 INMUX plane 12,11
00  // 52 x40y19 INMUX plane 2,1
08  // 53 x40y19 INMUX plane 4,3
00  // 54 x40y19 INMUX plane 6,5
00  // 55 x40y19 INMUX plane 8,7
00  // 56 x40y19 INMUX plane 10,9
01  // 57 x40y19 INMUX plane 12,11
00  // 58 x40y20 INMUX plane 2,1
00  // 59 x40y20 INMUX plane 4,3
00  // 60 x40y20 INMUX plane 6,5
00  // 61 x40y20 INMUX plane 8,7
00  // 62 x40y20 INMUX plane 10,9
00  // 63 x40y20 INMUX plane 12,11
00  // 64 x39y19 SB_BIG plane 1
00  // 65 x39y19 SB_BIG plane 1
00  // 66 x39y19 SB_DRIVE plane 2,1
00  // 67 x39y19 SB_BIG plane 2
00  // 68 x39y19 SB_BIG plane 2
00  // 69 x39y19 SB_BIG plane 3
00  // 70 x39y19 SB_BIG plane 3
10  // 71 x39y19 SB_DRIVE plane 4,3
39  // 72 x39y19 SB_BIG plane 4
00  // 73 x39y19 SB_BIG plane 4
00  // 74 x39y19 SB_BIG plane 5
00  // 75 x39y19 SB_BIG plane 5
00  // 76 x39y19 SB_DRIVE plane 6,5
00  // 77 x39y19 SB_BIG plane 6
00  // 78 x39y19 SB_BIG plane 6
00  // 79 x39y19 SB_BIG plane 7
00  // 80 x39y19 SB_BIG plane 7
00  // 81 x39y19 SB_DRIVE plane 8,7
00  // 82 x39y19 SB_BIG plane 8
00  // 83 x39y19 SB_BIG plane 8
00  // 84 x39y19 SB_BIG plane 9
00  // 85 x39y19 SB_BIG plane 9
00  // 86 x39y19 SB_DRIVE plane 10,9
00  // 87 x39y19 SB_BIG plane 10
00  // 88 x39y19 SB_BIG plane 10
39  // 89 x39y19 SB_BIG plane 11
00  // 90 x39y19 SB_BIG plane 11
01  // 91 x39y19 SB_DRIVE plane 12,11
25 // -- CRC low byte
E9 // -- CRC high byte


// Config Latches on x41y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7F78     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
0A // y_sel: 19
AD // -- CRC low byte
B8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7F80
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x41y19 CPE[0]
00  //  1 x41y19 CPE[1]
00  //  2 x41y19 CPE[2]
00  //  3 x41y19 CPE[3]
00  //  4 x41y19 CPE[4]
00  //  5 x41y19 CPE[5]
00  //  6 x41y19 CPE[6]
00  //  7 x41y19 CPE[7]
00  //  8 x41y19 CPE[8]
00  //  9 x41y19 CPE[9]
00  // 10 x41y20 CPE[0]
00  // 11 x41y20 CPE[1]
00  // 12 x41y20 CPE[2]
00  // 13 x41y20 CPE[3]
00  // 14 x41y20 CPE[4]
00  // 15 x41y20 CPE[5]
00  // 16 x41y20 CPE[6]
00  // 17 x41y20 CPE[7]
00  // 18 x41y20 CPE[8]
00  // 19 x41y20 CPE[9]
00  // 20 x42y19 CPE[0]
00  // 21 x42y19 CPE[1]
00  // 22 x42y19 CPE[2]
00  // 23 x42y19 CPE[3]
00  // 24 x42y19 CPE[4]
00  // 25 x42y19 CPE[5]
00  // 26 x42y19 CPE[6]
00  // 27 x42y19 CPE[7]
00  // 28 x42y19 CPE[8]
00  // 29 x42y19 CPE[9]
00  // 30 x42y20 CPE[0]
00  // 31 x42y20 CPE[1]
00  // 32 x42y20 CPE[2]
00  // 33 x42y20 CPE[3]
00  // 34 x42y20 CPE[4]
00  // 35 x42y20 CPE[5]
00  // 36 x42y20 CPE[6]
00  // 37 x42y20 CPE[7]
00  // 38 x42y20 CPE[8]
00  // 39 x42y20 CPE[9]
00  // 40 x41y19 INMUX plane 2,1
08  // 41 x41y19 INMUX plane 4,3
00  // 42 x41y19 INMUX plane 6,5
00  // 43 x41y19 INMUX plane 8,7
00  // 44 x41y19 INMUX plane 10,9
01  // 45 x41y19 INMUX plane 12,11
AD // -- CRC low byte
0D // -- CRC high byte


// Config Latches on x55y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7FB4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1C // x_sel: 55
0A // y_sel: 19
B5 // -- CRC low byte
6F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7FBC
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x55y19 CPE[0]
00  //  1 x55y19 CPE[1]
00  //  2 x55y19 CPE[2]
00  //  3 x55y19 CPE[3]
00  //  4 x55y19 CPE[4]
00  //  5 x55y19 CPE[5]
00  //  6 x55y19 CPE[6]
00  //  7 x55y19 CPE[7]
00  //  8 x55y19 CPE[8]
00  //  9 x55y19 CPE[9]
00  // 10 x55y20 CPE[0]
00  // 11 x55y20 CPE[1]
00  // 12 x55y20 CPE[2]
00  // 13 x55y20 CPE[3]
00  // 14 x55y20 CPE[4]
00  // 15 x55y20 CPE[5]
00  // 16 x55y20 CPE[6]
00  // 17 x55y20 CPE[7]
00  // 18 x55y20 CPE[8]
00  // 19 x55y20 CPE[9]
00  // 20 x56y19 CPE[0]
00  // 21 x56y19 CPE[1]
00  // 22 x56y19 CPE[2]
00  // 23 x56y19 CPE[3]
00  // 24 x56y19 CPE[4]
00  // 25 x56y19 CPE[5]
00  // 26 x56y19 CPE[6]
00  // 27 x56y19 CPE[7]
00  // 28 x56y19 CPE[8]
00  // 29 x56y19 CPE[9]
00  // 30 x56y20 CPE[0]
00  // 31 x56y20 CPE[1]
00  // 32 x56y20 CPE[2]
00  // 33 x56y20 CPE[3]
00  // 34 x56y20 CPE[4]
00  // 35 x56y20 CPE[5]
00  // 36 x56y20 CPE[6]
00  // 37 x56y20 CPE[7]
00  // 38 x56y20 CPE[8]
00  // 39 x56y20 CPE[9]
00  // 40 x55y19 INMUX plane 2,1
00  // 41 x55y19 INMUX plane 4,3
00  // 42 x55y19 INMUX plane 6,5
00  // 43 x55y19 INMUX plane 8,7
00  // 44 x55y19 INMUX plane 10,9
00  // 45 x55y19 INMUX plane 12,11
00  // 46 x55y20 INMUX plane 2,1
00  // 47 x55y20 INMUX plane 4,3
00  // 48 x55y20 INMUX plane 6,5
00  // 49 x55y20 INMUX plane 8,7
00  // 50 x55y20 INMUX plane 10,9
00  // 51 x55y20 INMUX plane 12,11
00  // 52 x56y19 INMUX plane 2,1
08  // 53 x56y19 INMUX plane 4,3
00  // 54 x56y19 INMUX plane 6,5
00  // 55 x56y19 INMUX plane 8,7
00  // 56 x56y19 INMUX plane 10,9
01  // 57 x56y19 INMUX plane 12,11
00  // 58 x56y20 INMUX plane 2,1
00  // 59 x56y20 INMUX plane 4,3
00  // 60 x56y20 INMUX plane 6,5
00  // 61 x56y20 INMUX plane 8,7
00  // 62 x56y20 INMUX plane 10,9
00  // 63 x56y20 INMUX plane 12,11
00  // 64 x55y19 SB_BIG plane 1
00  // 65 x55y19 SB_BIG plane 1
00  // 66 x55y19 SB_DRIVE plane 2,1
00  // 67 x55y19 SB_BIG plane 2
00  // 68 x55y19 SB_BIG plane 2
00  // 69 x55y19 SB_BIG plane 3
00  // 70 x55y19 SB_BIG plane 3
10  // 71 x55y19 SB_DRIVE plane 4,3
31  // 72 x55y19 SB_BIG plane 4
00  // 73 x55y19 SB_BIG plane 4
00  // 74 x55y19 SB_BIG plane 5
00  // 75 x55y19 SB_BIG plane 5
00  // 76 x55y19 SB_DRIVE plane 6,5
00  // 77 x55y19 SB_BIG plane 6
00  // 78 x55y19 SB_BIG plane 6
00  // 79 x55y19 SB_BIG plane 7
00  // 80 x55y19 SB_BIG plane 7
00  // 81 x55y19 SB_DRIVE plane 8,7
00  // 82 x55y19 SB_BIG plane 8
00  // 83 x55y19 SB_BIG plane 8
00  // 84 x55y19 SB_BIG plane 9
00  // 85 x55y19 SB_BIG plane 9
00  // 86 x55y19 SB_DRIVE plane 10,9
00  // 87 x55y19 SB_BIG plane 10
00  // 88 x55y19 SB_BIG plane 10
31  // 89 x55y19 SB_BIG plane 11
00  // 90 x55y19 SB_BIG plane 11
01  // 91 x55y19 SB_DRIVE plane 12,11
31 // -- CRC low byte
E5 // -- CRC high byte


// Config Latches on x57y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 801E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1D // x_sel: 57
0A // y_sel: 19
6D // -- CRC low byte
76 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8026
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x57y19 CPE[0]
00  //  1 x57y19 CPE[1]
00  //  2 x57y19 CPE[2]
00  //  3 x57y19 CPE[3]
00  //  4 x57y19 CPE[4]
00  //  5 x57y19 CPE[5]
00  //  6 x57y19 CPE[6]
00  //  7 x57y19 CPE[7]
00  //  8 x57y19 CPE[8]
00  //  9 x57y19 CPE[9]
00  // 10 x57y20 CPE[0]
00  // 11 x57y20 CPE[1]
00  // 12 x57y20 CPE[2]
00  // 13 x57y20 CPE[3]
00  // 14 x57y20 CPE[4]
00  // 15 x57y20 CPE[5]
00  // 16 x57y20 CPE[6]
00  // 17 x57y20 CPE[7]
00  // 18 x57y20 CPE[8]
00  // 19 x57y20 CPE[9]
00  // 20 x58y19 CPE[0]
00  // 21 x58y19 CPE[1]
00  // 22 x58y19 CPE[2]
00  // 23 x58y19 CPE[3]
00  // 24 x58y19 CPE[4]
00  // 25 x58y19 CPE[5]
00  // 26 x58y19 CPE[6]
00  // 27 x58y19 CPE[7]
00  // 28 x58y19 CPE[8]
00  // 29 x58y19 CPE[9]
00  // 30 x58y20 CPE[0]
00  // 31 x58y20 CPE[1]
00  // 32 x58y20 CPE[2]
00  // 33 x58y20 CPE[3]
00  // 34 x58y20 CPE[4]
00  // 35 x58y20 CPE[5]
00  // 36 x58y20 CPE[6]
00  // 37 x58y20 CPE[7]
00  // 38 x58y20 CPE[8]
00  // 39 x58y20 CPE[9]
00  // 40 x57y19 INMUX plane 2,1
08  // 41 x57y19 INMUX plane 4,3
00  // 42 x57y19 INMUX plane 6,5
00  // 43 x57y19 INMUX plane 8,7
00  // 44 x57y19 INMUX plane 10,9
01  // 45 x57y19 INMUX plane 12,11
AD // -- CRC low byte
0D // -- CRC high byte


// Config Latches on x59y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 805A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1E // x_sel: 59
0A // y_sel: 19
05 // -- CRC low byte
5C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8062
5A // Length: 90
42 // -- CRC low byte
C5 // -- CRC high byte
00  //  0 x59y19 CPE[0]
00  //  1 x59y19 CPE[1]
00  //  2 x59y19 CPE[2]
00  //  3 x59y19 CPE[3]
00  //  4 x59y19 CPE[4]
00  //  5 x59y19 CPE[5]
00  //  6 x59y19 CPE[6]
00  //  7 x59y19 CPE[7]
00  //  8 x59y19 CPE[8]
00  //  9 x59y19 CPE[9]
00  // 10 x59y20 CPE[0]
00  // 11 x59y20 CPE[1]
00  // 12 x59y20 CPE[2]
00  // 13 x59y20 CPE[3]
00  // 14 x59y20 CPE[4]
00  // 15 x59y20 CPE[5]
00  // 16 x59y20 CPE[6]
00  // 17 x59y20 CPE[7]
00  // 18 x59y20 CPE[8]
00  // 19 x59y20 CPE[9]
00  // 20 x60y19 CPE[0]
00  // 21 x60y19 CPE[1]
00  // 22 x60y19 CPE[2]
00  // 23 x60y19 CPE[3]
00  // 24 x60y19 CPE[4]
00  // 25 x60y19 CPE[5]
00  // 26 x60y19 CPE[6]
00  // 27 x60y19 CPE[7]
00  // 28 x60y19 CPE[8]
00  // 29 x60y19 CPE[9]
00  // 30 x60y20 CPE[0]
00  // 31 x60y20 CPE[1]
00  // 32 x60y20 CPE[2]
00  // 33 x60y20 CPE[3]
00  // 34 x60y20 CPE[4]
00  // 35 x60y20 CPE[5]
00  // 36 x60y20 CPE[6]
00  // 37 x60y20 CPE[7]
00  // 38 x60y20 CPE[8]
00  // 39 x60y20 CPE[9]
00  // 40 x59y19 INMUX plane 2,1
00  // 41 x59y19 INMUX plane 4,3
00  // 42 x59y19 INMUX plane 6,5
00  // 43 x59y19 INMUX plane 8,7
00  // 44 x59y19 INMUX plane 10,9
00  // 45 x59y19 INMUX plane 12,11
00  // 46 x59y20 INMUX plane 2,1
00  // 47 x59y20 INMUX plane 4,3
00  // 48 x59y20 INMUX plane 6,5
00  // 49 x59y20 INMUX plane 8,7
00  // 50 x59y20 INMUX plane 10,9
00  // 51 x59y20 INMUX plane 12,11
00  // 52 x60y19 INMUX plane 2,1
00  // 53 x60y19 INMUX plane 4,3
00  // 54 x60y19 INMUX plane 6,5
00  // 55 x60y19 INMUX plane 8,7
00  // 56 x60y19 INMUX plane 10,9
01  // 57 x60y19 INMUX plane 12,11
00  // 58 x60y20 INMUX plane 2,1
00  // 59 x60y20 INMUX plane 4,3
00  // 60 x60y20 INMUX plane 6,5
00  // 61 x60y20 INMUX plane 8,7
00  // 62 x60y20 INMUX plane 10,9
00  // 63 x60y20 INMUX plane 12,11
00  // 64 x59y19 SB_BIG plane 1
00  // 65 x59y19 SB_BIG plane 1
00  // 66 x59y19 SB_DRIVE plane 2,1
00  // 67 x59y19 SB_BIG plane 2
00  // 68 x59y19 SB_BIG plane 2
00  // 69 x59y19 SB_BIG plane 3
00  // 70 x59y19 SB_BIG plane 3
00  // 71 x59y19 SB_DRIVE plane 4,3
00  // 72 x59y19 SB_BIG plane 4
00  // 73 x59y19 SB_BIG plane 4
00  // 74 x59y19 SB_BIG plane 5
00  // 75 x59y19 SB_BIG plane 5
00  // 76 x59y19 SB_DRIVE plane 6,5
00  // 77 x59y19 SB_BIG plane 6
00  // 78 x59y19 SB_BIG plane 6
00  // 79 x59y19 SB_BIG plane 7
00  // 80 x59y19 SB_BIG plane 7
00  // 81 x59y19 SB_DRIVE plane 8,7
00  // 82 x59y19 SB_BIG plane 8
00  // 83 x59y19 SB_BIG plane 8
00  // 84 x59y19 SB_BIG plane 9
00  // 85 x59y19 SB_BIG plane 9
00  // 86 x59y19 SB_DRIVE plane 10,9
00  // 87 x59y19 SB_BIG plane 10
00  // 88 x59y19 SB_BIG plane 10
39  // 89 x59y19 SB_BIG plane 11
9B // -- CRC low byte
5C // -- CRC high byte


// Config Latches on x61y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 80C2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1F // x_sel: 61
0A // y_sel: 19
DD // -- CRC low byte
45 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 80CA
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x61y19 CPE[0]
00  //  1 x61y19 CPE[1]
00  //  2 x61y19 CPE[2]
00  //  3 x61y19 CPE[3]
00  //  4 x61y19 CPE[4]
00  //  5 x61y19 CPE[5]
00  //  6 x61y19 CPE[6]
00  //  7 x61y19 CPE[7]
00  //  8 x61y19 CPE[8]
00  //  9 x61y19 CPE[9]
00  // 10 x61y20 CPE[0]
00  // 11 x61y20 CPE[1]
00  // 12 x61y20 CPE[2]
00  // 13 x61y20 CPE[3]
00  // 14 x61y20 CPE[4]
00  // 15 x61y20 CPE[5]
00  // 16 x61y20 CPE[6]
00  // 17 x61y20 CPE[7]
00  // 18 x61y20 CPE[8]
00  // 19 x61y20 CPE[9]
00  // 20 x62y19 CPE[0]
00  // 21 x62y19 CPE[1]
00  // 22 x62y19 CPE[2]
00  // 23 x62y19 CPE[3]
00  // 24 x62y19 CPE[4]
00  // 25 x62y19 CPE[5]
00  // 26 x62y19 CPE[6]
00  // 27 x62y19 CPE[7]
00  // 28 x62y19 CPE[8]
00  // 29 x62y19 CPE[9]
00  // 30 x62y20 CPE[0]
00  // 31 x62y20 CPE[1]
00  // 32 x62y20 CPE[2]
00  // 33 x62y20 CPE[3]
00  // 34 x62y20 CPE[4]
00  // 35 x62y20 CPE[5]
00  // 36 x62y20 CPE[6]
00  // 37 x62y20 CPE[7]
00  // 38 x62y20 CPE[8]
00  // 39 x62y20 CPE[9]
00  // 40 x61y19 INMUX plane 2,1
00  // 41 x61y19 INMUX plane 4,3
00  // 42 x61y19 INMUX plane 6,5
00  // 43 x61y19 INMUX plane 8,7
00  // 44 x61y19 INMUX plane 10,9
01  // 45 x61y19 INMUX plane 12,11
8D // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x63y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 80FE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
20 // x_sel: 63
0A // y_sel: 19
B7 // -- CRC low byte
70 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8106
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x63y19 CPE[0]
00  //  1 x63y19 CPE[1]
00  //  2 x63y19 CPE[2]
00  //  3 x63y19 CPE[3]
00  //  4 x63y19 CPE[4]
00  //  5 x63y19 CPE[5]
00  //  6 x63y19 CPE[6]
00  //  7 x63y19 CPE[7]
00  //  8 x63y19 CPE[8]
00  //  9 x63y19 CPE[9]
00  // 10 x63y20 CPE[0]
00  // 11 x63y20 CPE[1]
00  // 12 x63y20 CPE[2]
00  // 13 x63y20 CPE[3]
00  // 14 x63y20 CPE[4]
00  // 15 x63y20 CPE[5]
00  // 16 x63y20 CPE[6]
00  // 17 x63y20 CPE[7]
00  // 18 x63y20 CPE[8]
00  // 19 x63y20 CPE[9]
00  // 20 x64y19 CPE[0]
00  // 21 x64y19 CPE[1]
00  // 22 x64y19 CPE[2]
00  // 23 x64y19 CPE[3]
00  // 24 x64y19 CPE[4]
00  // 25 x64y19 CPE[5]
00  // 26 x64y19 CPE[6]
00  // 27 x64y19 CPE[7]
00  // 28 x64y19 CPE[8]
00  // 29 x64y19 CPE[9]
00  // 30 x64y20 CPE[0]
00  // 31 x64y20 CPE[1]
00  // 32 x64y20 CPE[2]
00  // 33 x64y20 CPE[3]
00  // 34 x64y20 CPE[4]
00  // 35 x64y20 CPE[5]
00  // 36 x64y20 CPE[6]
00  // 37 x64y20 CPE[7]
00  // 38 x64y20 CPE[8]
00  // 39 x64y20 CPE[9]
00  // 40 x63y19 INMUX plane 2,1
00  // 41 x63y19 INMUX plane 4,3
00  // 42 x63y19 INMUX plane 6,5
00  // 43 x63y19 INMUX plane 8,7
00  // 44 x63y19 INMUX plane 10,9
00  // 45 x63y19 INMUX plane 12,11
00  // 46 x63y20 INMUX plane 2,1
00  // 47 x63y20 INMUX plane 4,3
00  // 48 x63y20 INMUX plane 6,5
00  // 49 x63y20 INMUX plane 8,7
00  // 50 x63y20 INMUX plane 10,9
00  // 51 x63y20 INMUX plane 12,11
00  // 52 x64y19 INMUX plane 2,1
00  // 53 x64y19 INMUX plane 4,3
00  // 54 x64y19 INMUX plane 6,5
00  // 55 x64y19 INMUX plane 8,7
00  // 56 x64y19 INMUX plane 10,9
00  // 57 x64y19 INMUX plane 12,11
00  // 58 x64y20 INMUX plane 2,1
00  // 59 x64y20 INMUX plane 4,3
00  // 60 x64y20 INMUX plane 6,5
00  // 61 x64y20 INMUX plane 8,7
00  // 62 x64y20 INMUX plane 10,9
00  // 63 x64y20 INMUX plane 12,11
00  // 64 x63y19 SB_BIG plane 1
00  // 65 x63y19 SB_BIG plane 1
00  // 66 x63y19 SB_DRIVE plane 2,1
00  // 67 x63y19 SB_BIG plane 2
00  // 68 x63y19 SB_BIG plane 2
00  // 69 x63y19 SB_BIG plane 3
00  // 70 x63y19 SB_BIG plane 3
00  // 71 x63y19 SB_DRIVE plane 4,3
00  // 72 x63y19 SB_BIG plane 4
00  // 73 x63y19 SB_BIG plane 4
00  // 74 x63y19 SB_BIG plane 5
00  // 75 x63y19 SB_BIG plane 5
00  // 76 x63y19 SB_DRIVE plane 6,5
00  // 77 x63y19 SB_BIG plane 6
00  // 78 x63y19 SB_BIG plane 6
00  // 79 x63y19 SB_BIG plane 7
00  // 80 x63y19 SB_BIG plane 7
00  // 81 x63y19 SB_DRIVE plane 8,7
00  // 82 x63y19 SB_BIG plane 8
00  // 83 x63y19 SB_BIG plane 8
00  // 84 x63y19 SB_BIG plane 9
00  // 85 x63y19 SB_BIG plane 9
00  // 86 x63y19 SB_DRIVE plane 10,9
00  // 87 x63y19 SB_BIG plane 10
00  // 88 x63y19 SB_BIG plane 10
00  // 89 x63y19 SB_BIG plane 11
00  // 90 x63y19 SB_BIG plane 11
04  // 91 x63y19 SB_DRIVE plane 12,11
F6 // -- CRC low byte
3B // -- CRC high byte


// Config Latches on x71y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8168     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
24 // x_sel: 71
0A // y_sel: 19
D7 // -- CRC low byte
17 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8170
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x71y19 CPE[0]
00  //  1 x71y19 CPE[1]
00  //  2 x71y19 CPE[2]
00  //  3 x71y19 CPE[3]
00  //  4 x71y19 CPE[4]
00  //  5 x71y19 CPE[5]
00  //  6 x71y19 CPE[6]
00  //  7 x71y19 CPE[7]
00  //  8 x71y19 CPE[8]
00  //  9 x71y19 CPE[9]
00  // 10 x71y20 CPE[0]
00  // 11 x71y20 CPE[1]
00  // 12 x71y20 CPE[2]
00  // 13 x71y20 CPE[3]
00  // 14 x71y20 CPE[4]
00  // 15 x71y20 CPE[5]
00  // 16 x71y20 CPE[6]
00  // 17 x71y20 CPE[7]
00  // 18 x71y20 CPE[8]
00  // 19 x71y20 CPE[9]
00  // 20 x72y19 CPE[0]
00  // 21 x72y19 CPE[1]
00  // 22 x72y19 CPE[2]
00  // 23 x72y19 CPE[3]
00  // 24 x72y19 CPE[4]
00  // 25 x72y19 CPE[5]
00  // 26 x72y19 CPE[6]
00  // 27 x72y19 CPE[7]
00  // 28 x72y19 CPE[8]
00  // 29 x72y19 CPE[9]
00  // 30 x72y20 CPE[0]
00  // 31 x72y20 CPE[1]
00  // 32 x72y20 CPE[2]
00  // 33 x72y20 CPE[3]
00  // 34 x72y20 CPE[4]
00  // 35 x72y20 CPE[5]
00  // 36 x72y20 CPE[6]
00  // 37 x72y20 CPE[7]
00  // 38 x72y20 CPE[8]
00  // 39 x72y20 CPE[9]
00  // 40 x71y19 INMUX plane 2,1
00  // 41 x71y19 INMUX plane 4,3
00  // 42 x71y19 INMUX plane 6,5
00  // 43 x71y19 INMUX plane 8,7
00  // 44 x71y19 INMUX plane 10,9
00  // 45 x71y19 INMUX plane 12,11
00  // 46 x71y20 INMUX plane 2,1
00  // 47 x71y20 INMUX plane 4,3
00  // 48 x71y20 INMUX plane 6,5
00  // 49 x71y20 INMUX plane 8,7
00  // 50 x71y20 INMUX plane 10,9
00  // 51 x71y20 INMUX plane 12,11
00  // 52 x72y19 INMUX plane 2,1
08  // 53 x72y19 INMUX plane 4,3
00  // 54 x72y19 INMUX plane 6,5
00  // 55 x72y19 INMUX plane 8,7
00  // 56 x72y19 INMUX plane 10,9
01  // 57 x72y19 INMUX plane 12,11
00  // 58 x72y20 INMUX plane 2,1
00  // 59 x72y20 INMUX plane 4,3
00  // 60 x72y20 INMUX plane 6,5
00  // 61 x72y20 INMUX plane 8,7
00  // 62 x72y20 INMUX plane 10,9
00  // 63 x72y20 INMUX plane 12,11
00  // 64 x71y19 SB_BIG plane 1
00  // 65 x71y19 SB_BIG plane 1
00  // 66 x71y19 SB_DRIVE plane 2,1
00  // 67 x71y19 SB_BIG plane 2
00  // 68 x71y19 SB_BIG plane 2
00  // 69 x71y19 SB_BIG plane 3
00  // 70 x71y19 SB_BIG plane 3
10  // 71 x71y19 SB_DRIVE plane 4,3
31  // 72 x71y19 SB_BIG plane 4
00  // 73 x71y19 SB_BIG plane 4
00  // 74 x71y19 SB_BIG plane 5
00  // 75 x71y19 SB_BIG plane 5
00  // 76 x71y19 SB_DRIVE plane 6,5
00  // 77 x71y19 SB_BIG plane 6
00  // 78 x71y19 SB_BIG plane 6
00  // 79 x71y19 SB_BIG plane 7
00  // 80 x71y19 SB_BIG plane 7
00  // 81 x71y19 SB_DRIVE plane 8,7
00  // 82 x71y19 SB_BIG plane 8
00  // 83 x71y19 SB_BIG plane 8
00  // 84 x71y19 SB_BIG plane 9
00  // 85 x71y19 SB_BIG plane 9
00  // 86 x71y19 SB_DRIVE plane 10,9
00  // 87 x71y19 SB_BIG plane 10
00  // 88 x71y19 SB_BIG plane 10
31  // 89 x71y19 SB_BIG plane 11
00  // 90 x71y19 SB_BIG plane 11
01  // 91 x71y19 SB_DRIVE plane 12,11
31 // -- CRC low byte
E5 // -- CRC high byte


// Config Latches on x73y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 81D2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
25 // x_sel: 73
0A // y_sel: 19
0F // -- CRC low byte
0E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 81DA
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x73y19 CPE[0]
00  //  1 x73y19 CPE[1]
00  //  2 x73y19 CPE[2]
00  //  3 x73y19 CPE[3]
00  //  4 x73y19 CPE[4]
00  //  5 x73y19 CPE[5]
00  //  6 x73y19 CPE[6]
00  //  7 x73y19 CPE[7]
00  //  8 x73y19 CPE[8]
00  //  9 x73y19 CPE[9]
00  // 10 x73y20 CPE[0]
00  // 11 x73y20 CPE[1]
00  // 12 x73y20 CPE[2]
00  // 13 x73y20 CPE[3]
00  // 14 x73y20 CPE[4]
00  // 15 x73y20 CPE[5]
00  // 16 x73y20 CPE[6]
00  // 17 x73y20 CPE[7]
00  // 18 x73y20 CPE[8]
00  // 19 x73y20 CPE[9]
00  // 20 x74y19 CPE[0]
00  // 21 x74y19 CPE[1]
00  // 22 x74y19 CPE[2]
00  // 23 x74y19 CPE[3]
00  // 24 x74y19 CPE[4]
00  // 25 x74y19 CPE[5]
00  // 26 x74y19 CPE[6]
00  // 27 x74y19 CPE[7]
00  // 28 x74y19 CPE[8]
00  // 29 x74y19 CPE[9]
00  // 30 x74y20 CPE[0]
00  // 31 x74y20 CPE[1]
00  // 32 x74y20 CPE[2]
00  // 33 x74y20 CPE[3]
00  // 34 x74y20 CPE[4]
00  // 35 x74y20 CPE[5]
00  // 36 x74y20 CPE[6]
00  // 37 x74y20 CPE[7]
00  // 38 x74y20 CPE[8]
00  // 39 x74y20 CPE[9]
00  // 40 x73y19 INMUX plane 2,1
08  // 41 x73y19 INMUX plane 4,3
00  // 42 x73y19 INMUX plane 6,5
00  // 43 x73y19 INMUX plane 8,7
00  // 44 x73y19 INMUX plane 10,9
01  // 45 x73y19 INMUX plane 12,11
AD // -- CRC low byte
0D // -- CRC high byte


// Config Latches on x75y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 820E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
26 // x_sel: 75
0A // y_sel: 19
67 // -- CRC low byte
24 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8216
5A // Length: 90
42 // -- CRC low byte
C5 // -- CRC high byte
00  //  0 x75y19 CPE[0]
00  //  1 x75y19 CPE[1]
00  //  2 x75y19 CPE[2]
00  //  3 x75y19 CPE[3]
00  //  4 x75y19 CPE[4]
00  //  5 x75y19 CPE[5]
00  //  6 x75y19 CPE[6]
00  //  7 x75y19 CPE[7]
00  //  8 x75y19 CPE[8]
00  //  9 x75y19 CPE[9]
00  // 10 x75y20 CPE[0]
00  // 11 x75y20 CPE[1]
00  // 12 x75y20 CPE[2]
00  // 13 x75y20 CPE[3]
00  // 14 x75y20 CPE[4]
00  // 15 x75y20 CPE[5]
00  // 16 x75y20 CPE[6]
00  // 17 x75y20 CPE[7]
00  // 18 x75y20 CPE[8]
00  // 19 x75y20 CPE[9]
00  // 20 x76y19 CPE[0]
00  // 21 x76y19 CPE[1]
00  // 22 x76y19 CPE[2]
00  // 23 x76y19 CPE[3]
00  // 24 x76y19 CPE[4]
00  // 25 x76y19 CPE[5]
00  // 26 x76y19 CPE[6]
00  // 27 x76y19 CPE[7]
00  // 28 x76y19 CPE[8]
00  // 29 x76y19 CPE[9]
00  // 30 x76y20 CPE[0]
00  // 31 x76y20 CPE[1]
00  // 32 x76y20 CPE[2]
00  // 33 x76y20 CPE[3]
00  // 34 x76y20 CPE[4]
00  // 35 x76y20 CPE[5]
00  // 36 x76y20 CPE[6]
00  // 37 x76y20 CPE[7]
00  // 38 x76y20 CPE[8]
00  // 39 x76y20 CPE[9]
00  // 40 x75y19 INMUX plane 2,1
00  // 41 x75y19 INMUX plane 4,3
00  // 42 x75y19 INMUX plane 6,5
00  // 43 x75y19 INMUX plane 8,7
00  // 44 x75y19 INMUX plane 10,9
00  // 45 x75y19 INMUX plane 12,11
00  // 46 x75y20 INMUX plane 2,1
00  // 47 x75y20 INMUX plane 4,3
00  // 48 x75y20 INMUX plane 6,5
00  // 49 x75y20 INMUX plane 8,7
00  // 50 x75y20 INMUX plane 10,9
00  // 51 x75y20 INMUX plane 12,11
00  // 52 x76y19 INMUX plane 2,1
00  // 53 x76y19 INMUX plane 4,3
00  // 54 x76y19 INMUX plane 6,5
00  // 55 x76y19 INMUX plane 8,7
00  // 56 x76y19 INMUX plane 10,9
01  // 57 x76y19 INMUX plane 12,11
00  // 58 x76y20 INMUX plane 2,1
00  // 59 x76y20 INMUX plane 4,3
00  // 60 x76y20 INMUX plane 6,5
00  // 61 x76y20 INMUX plane 8,7
00  // 62 x76y20 INMUX plane 10,9
00  // 63 x76y20 INMUX plane 12,11
00  // 64 x75y19 SB_BIG plane 1
00  // 65 x75y19 SB_BIG plane 1
00  // 66 x75y19 SB_DRIVE plane 2,1
00  // 67 x75y19 SB_BIG plane 2
00  // 68 x75y19 SB_BIG plane 2
00  // 69 x75y19 SB_BIG plane 3
00  // 70 x75y19 SB_BIG plane 3
00  // 71 x75y19 SB_DRIVE plane 4,3
00  // 72 x75y19 SB_BIG plane 4
00  // 73 x75y19 SB_BIG plane 4
00  // 74 x75y19 SB_BIG plane 5
00  // 75 x75y19 SB_BIG plane 5
00  // 76 x75y19 SB_DRIVE plane 6,5
00  // 77 x75y19 SB_BIG plane 6
00  // 78 x75y19 SB_BIG plane 6
00  // 79 x75y19 SB_BIG plane 7
00  // 80 x75y19 SB_BIG plane 7
00  // 81 x75y19 SB_DRIVE plane 8,7
00  // 82 x75y19 SB_BIG plane 8
00  // 83 x75y19 SB_BIG plane 8
00  // 84 x75y19 SB_BIG plane 9
00  // 85 x75y19 SB_BIG plane 9
00  // 86 x75y19 SB_DRIVE plane 10,9
00  // 87 x75y19 SB_BIG plane 10
00  // 88 x75y19 SB_BIG plane 10
31  // 89 x75y19 SB_BIG plane 11
D3 // -- CRC low byte
D0 // -- CRC high byte


// Config Latches on x77y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8276     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
27 // x_sel: 77
0A // y_sel: 19
BF // -- CRC low byte
3D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 827E
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x77y19 CPE[0]
00  //  1 x77y19 CPE[1]
00  //  2 x77y19 CPE[2]
00  //  3 x77y19 CPE[3]
00  //  4 x77y19 CPE[4]
00  //  5 x77y19 CPE[5]
00  //  6 x77y19 CPE[6]
00  //  7 x77y19 CPE[7]
00  //  8 x77y19 CPE[8]
00  //  9 x77y19 CPE[9]
00  // 10 x77y20 CPE[0]
00  // 11 x77y20 CPE[1]
00  // 12 x77y20 CPE[2]
00  // 13 x77y20 CPE[3]
00  // 14 x77y20 CPE[4]
00  // 15 x77y20 CPE[5]
00  // 16 x77y20 CPE[6]
00  // 17 x77y20 CPE[7]
00  // 18 x77y20 CPE[8]
00  // 19 x77y20 CPE[9]
00  // 20 x78y19 CPE[0]
00  // 21 x78y19 CPE[1]
00  // 22 x78y19 CPE[2]
00  // 23 x78y19 CPE[3]
00  // 24 x78y19 CPE[4]
00  // 25 x78y19 CPE[5]
00  // 26 x78y19 CPE[6]
00  // 27 x78y19 CPE[7]
00  // 28 x78y19 CPE[8]
00  // 29 x78y19 CPE[9]
00  // 30 x78y20 CPE[0]
00  // 31 x78y20 CPE[1]
00  // 32 x78y20 CPE[2]
00  // 33 x78y20 CPE[3]
00  // 34 x78y20 CPE[4]
00  // 35 x78y20 CPE[5]
00  // 36 x78y20 CPE[6]
00  // 37 x78y20 CPE[7]
00  // 38 x78y20 CPE[8]
00  // 39 x78y20 CPE[9]
00  // 40 x77y19 INMUX plane 2,1
00  // 41 x77y19 INMUX plane 4,3
00  // 42 x77y19 INMUX plane 6,5
00  // 43 x77y19 INMUX plane 8,7
00  // 44 x77y19 INMUX plane 10,9
01  // 45 x77y19 INMUX plane 12,11
8D // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x79y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 82B2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
28 // x_sel: 79
0A // y_sel: 19
77 // -- CRC low byte
BE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 82BA
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x79y19 CPE[0]
00  //  1 x79y19 CPE[1]
00  //  2 x79y19 CPE[2]
00  //  3 x79y19 CPE[3]
00  //  4 x79y19 CPE[4]
00  //  5 x79y19 CPE[5]
00  //  6 x79y19 CPE[6]
00  //  7 x79y19 CPE[7]
00  //  8 x79y19 CPE[8]
00  //  9 x79y19 CPE[9]
00  // 10 x79y20 CPE[0]
00  // 11 x79y20 CPE[1]
00  // 12 x79y20 CPE[2]
00  // 13 x79y20 CPE[3]
00  // 14 x79y20 CPE[4]
00  // 15 x79y20 CPE[5]
00  // 16 x79y20 CPE[6]
00  // 17 x79y20 CPE[7]
00  // 18 x79y20 CPE[8]
00  // 19 x79y20 CPE[9]
00  // 20 x80y19 CPE[0]
00  // 21 x80y19 CPE[1]
00  // 22 x80y19 CPE[2]
00  // 23 x80y19 CPE[3]
00  // 24 x80y19 CPE[4]
00  // 25 x80y19 CPE[5]
00  // 26 x80y19 CPE[6]
00  // 27 x80y19 CPE[7]
00  // 28 x80y19 CPE[8]
00  // 29 x80y19 CPE[9]
00  // 30 x80y20 CPE[0]
00  // 31 x80y20 CPE[1]
00  // 32 x80y20 CPE[2]
00  // 33 x80y20 CPE[3]
00  // 34 x80y20 CPE[4]
00  // 35 x80y20 CPE[5]
00  // 36 x80y20 CPE[6]
00  // 37 x80y20 CPE[7]
00  // 38 x80y20 CPE[8]
00  // 39 x80y20 CPE[9]
00  // 40 x79y19 INMUX plane 2,1
00  // 41 x79y19 INMUX plane 4,3
00  // 42 x79y19 INMUX plane 6,5
00  // 43 x79y19 INMUX plane 8,7
00  // 44 x79y19 INMUX plane 10,9
00  // 45 x79y19 INMUX plane 12,11
00  // 46 x79y20 INMUX plane 2,1
00  // 47 x79y20 INMUX plane 4,3
00  // 48 x79y20 INMUX plane 6,5
00  // 49 x79y20 INMUX plane 8,7
00  // 50 x79y20 INMUX plane 10,9
00  // 51 x79y20 INMUX plane 12,11
00  // 52 x80y19 INMUX plane 2,1
00  // 53 x80y19 INMUX plane 4,3
00  // 54 x80y19 INMUX plane 6,5
00  // 55 x80y19 INMUX plane 8,7
00  // 56 x80y19 INMUX plane 10,9
01  // 57 x80y19 INMUX plane 12,11
00  // 58 x80y20 INMUX plane 2,1
00  // 59 x80y20 INMUX plane 4,3
00  // 60 x80y20 INMUX plane 6,5
00  // 61 x80y20 INMUX plane 8,7
00  // 62 x80y20 INMUX plane 10,9
00  // 63 x80y20 INMUX plane 12,11
00  // 64 x79y19 SB_BIG plane 1
00  // 65 x79y19 SB_BIG plane 1
00  // 66 x79y19 SB_DRIVE plane 2,1
00  // 67 x79y19 SB_BIG plane 2
00  // 68 x79y19 SB_BIG plane 2
00  // 69 x79y19 SB_BIG plane 3
00  // 70 x79y19 SB_BIG plane 3
00  // 71 x79y19 SB_DRIVE plane 4,3
00  // 72 x79y19 SB_BIG plane 4
00  // 73 x79y19 SB_BIG plane 4
00  // 74 x79y19 SB_BIG plane 5
00  // 75 x79y19 SB_BIG plane 5
00  // 76 x79y19 SB_DRIVE plane 6,5
00  // 77 x79y19 SB_BIG plane 6
00  // 78 x79y19 SB_BIG plane 6
00  // 79 x79y19 SB_BIG plane 7
00  // 80 x79y19 SB_BIG plane 7
00  // 81 x79y19 SB_DRIVE plane 8,7
00  // 82 x79y19 SB_BIG plane 8
00  // 83 x79y19 SB_BIG plane 8
00  // 84 x79y19 SB_BIG plane 9
00  // 85 x79y19 SB_BIG plane 9
00  // 86 x79y19 SB_DRIVE plane 10,9
00  // 87 x79y19 SB_BIG plane 10
00  // 88 x79y19 SB_BIG plane 10
39  // 89 x79y19 SB_BIG plane 11
00  // 90 x79y19 SB_BIG plane 11
05  // 91 x79y19 SB_DRIVE plane 12,11
F6 // -- CRC low byte
3D // -- CRC high byte


// Config Latches on x81y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 831C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
29 // x_sel: 81
0A // y_sel: 19
AF // -- CRC low byte
A7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8324
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x81y19 CPE[0]
00  //  1 x81y19 CPE[1]
00  //  2 x81y19 CPE[2]
00  //  3 x81y19 CPE[3]
00  //  4 x81y19 CPE[4]
00  //  5 x81y19 CPE[5]
00  //  6 x81y19 CPE[6]
00  //  7 x81y19 CPE[7]
00  //  8 x81y19 CPE[8]
00  //  9 x81y19 CPE[9]
00  // 10 x81y20 CPE[0]
00  // 11 x81y20 CPE[1]
00  // 12 x81y20 CPE[2]
00  // 13 x81y20 CPE[3]
00  // 14 x81y20 CPE[4]
00  // 15 x81y20 CPE[5]
00  // 16 x81y20 CPE[6]
00  // 17 x81y20 CPE[7]
00  // 18 x81y20 CPE[8]
00  // 19 x81y20 CPE[9]
00  // 20 x82y19 CPE[0]
00  // 21 x82y19 CPE[1]
00  // 22 x82y19 CPE[2]
00  // 23 x82y19 CPE[3]
00  // 24 x82y19 CPE[4]
00  // 25 x82y19 CPE[5]
00  // 26 x82y19 CPE[6]
00  // 27 x82y19 CPE[7]
00  // 28 x82y19 CPE[8]
00  // 29 x82y19 CPE[9]
00  // 30 x82y20 CPE[0]
00  // 31 x82y20 CPE[1]
00  // 32 x82y20 CPE[2]
00  // 33 x82y20 CPE[3]
00  // 34 x82y20 CPE[4]
00  // 35 x82y20 CPE[5]
00  // 36 x82y20 CPE[6]
00  // 37 x82y20 CPE[7]
00  // 38 x82y20 CPE[8]
00  // 39 x82y20 CPE[9]
00  // 40 x81y19 INMUX plane 2,1
00  // 41 x81y19 INMUX plane 4,3
00  // 42 x81y19 INMUX plane 6,5
00  // 43 x81y19 INMUX plane 8,7
00  // 44 x81y19 INMUX plane 10,9
01  // 45 x81y19 INMUX plane 12,11
8D // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x85y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8358     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2B // x_sel: 85
0A // y_sel: 19
1F // -- CRC low byte
94 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8360
54 // Length: 84
3C // -- CRC low byte
2C // -- CRC high byte
00  //  0 x85y19 CPE[0]
00  //  1 x85y19 CPE[1]
00  //  2 x85y19 CPE[2]
00  //  3 x85y19 CPE[3]
00  //  4 x85y19 CPE[4]
00  //  5 x85y19 CPE[5]
00  //  6 x85y19 CPE[6]
00  //  7 x85y19 CPE[7]
00  //  8 x85y19 CPE[8]
00  //  9 x85y19 CPE[9]
00  // 10 x85y20 CPE[0]
00  // 11 x85y20 CPE[1]
00  // 12 x85y20 CPE[2]
00  // 13 x85y20 CPE[3]
00  // 14 x85y20 CPE[4]
00  // 15 x85y20 CPE[5]
00  // 16 x85y20 CPE[6]
00  // 17 x85y20 CPE[7]
00  // 18 x85y20 CPE[8]
00  // 19 x85y20 CPE[9]
00  // 20 x86y19 CPE[0]
00  // 21 x86y19 CPE[1]
00  // 22 x86y19 CPE[2]
00  // 23 x86y19 CPE[3]
00  // 24 x86y19 CPE[4]
00  // 25 x86y19 CPE[5]
00  // 26 x86y19 CPE[6]
00  // 27 x86y19 CPE[7]
00  // 28 x86y19 CPE[8]
00  // 29 x86y19 CPE[9]
00  // 30 x86y20 CPE[0]
00  // 31 x86y20 CPE[1]
00  // 32 x86y20 CPE[2]
00  // 33 x86y20 CPE[3]
00  // 34 x86y20 CPE[4]
00  // 35 x86y20 CPE[5]
00  // 36 x86y20 CPE[6]
00  // 37 x86y20 CPE[7]
00  // 38 x86y20 CPE[8]
00  // 39 x86y20 CPE[9]
00  // 40 x85y19 INMUX plane 2,1
00  // 41 x85y19 INMUX plane 4,3
00  // 42 x85y19 INMUX plane 6,5
00  // 43 x85y19 INMUX plane 8,7
00  // 44 x85y19 INMUX plane 10,9
00  // 45 x85y19 INMUX plane 12,11
00  // 46 x85y20 INMUX plane 2,1
00  // 47 x85y20 INMUX plane 4,3
00  // 48 x85y20 INMUX plane 6,5
00  // 49 x85y20 INMUX plane 8,7
00  // 50 x85y20 INMUX plane 10,9
00  // 51 x85y20 INMUX plane 12,11
00  // 52 x86y19 INMUX plane 2,1
00  // 53 x86y19 INMUX plane 4,3
00  // 54 x86y19 INMUX plane 6,5
00  // 55 x86y19 INMUX plane 8,7
00  // 56 x86y19 INMUX plane 10,9
00  // 57 x86y19 INMUX plane 12,11
00  // 58 x86y20 INMUX plane 2,1
00  // 59 x86y20 INMUX plane 4,3
00  // 60 x86y20 INMUX plane 6,5
00  // 61 x86y20 INMUX plane 8,7
00  // 62 x86y20 INMUX plane 10,9
00  // 63 x86y20 INMUX plane 12,11
00  // 64 x86y20 SB_BIG plane 1
00  // 65 x86y20 SB_BIG plane 1
00  // 66 x86y20 SB_DRIVE plane 2,1
00  // 67 x86y20 SB_BIG plane 2
00  // 68 x86y20 SB_BIG plane 2
00  // 69 x86y20 SB_BIG plane 3
00  // 70 x86y20 SB_BIG plane 3
00  // 71 x86y20 SB_DRIVE plane 4,3
00  // 72 x86y20 SB_BIG plane 4
00  // 73 x86y20 SB_BIG plane 4
00  // 74 x86y20 SB_BIG plane 5
00  // 75 x86y20 SB_BIG plane 5
00  // 76 x86y20 SB_DRIVE plane 6,5
00  // 77 x86y20 SB_BIG plane 6
00  // 78 x86y20 SB_BIG plane 6
00  // 79 x86y20 SB_BIG plane 7
00  // 80 x86y20 SB_BIG plane 7
00  // 81 x86y20 SB_DRIVE plane 8,7
02  // 82 x86y20 SB_BIG plane 8
08  // 83 x86y20 SB_BIG plane 8
99 // -- CRC low byte
69 // -- CRC high byte


// Config Latches on x87y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 83BA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2C // x_sel: 87
0A // y_sel: 19
17 // -- CRC low byte
D9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 83C2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x87y19 CPE[0]
00  //  1 x87y19 CPE[1]
00  //  2 x87y19 CPE[2]
00  //  3 x87y19 CPE[3]
00  //  4 x87y19 CPE[4]
00  //  5 x87y19 CPE[5]
00  //  6 x87y19 CPE[6]
00  //  7 x87y19 CPE[7]
00  //  8 x87y19 CPE[8]
00  //  9 x87y19 CPE[9]
00  // 10 x87y20 CPE[0]
00  // 11 x87y20 CPE[1]
00  // 12 x87y20 CPE[2]
00  // 13 x87y20 CPE[3]
00  // 14 x87y20 CPE[4]
00  // 15 x87y20 CPE[5]
00  // 16 x87y20 CPE[6]
00  // 17 x87y20 CPE[7]
00  // 18 x87y20 CPE[8]
00  // 19 x87y20 CPE[9]
00  // 20 x88y19 CPE[0]
00  // 21 x88y19 CPE[1]
00  // 22 x88y19 CPE[2]
00  // 23 x88y19 CPE[3]
00  // 24 x88y19 CPE[4]
00  // 25 x88y19 CPE[5]
00  // 26 x88y19 CPE[6]
00  // 27 x88y19 CPE[7]
00  // 28 x88y19 CPE[8]
00  // 29 x88y19 CPE[9]
00  // 30 x88y20 CPE[0]
00  // 31 x88y20 CPE[1]
00  // 32 x88y20 CPE[2]
00  // 33 x88y20 CPE[3]
00  // 34 x88y20 CPE[4]
00  // 35 x88y20 CPE[5]
00  // 36 x88y20 CPE[6]
00  // 37 x88y20 CPE[7]
00  // 38 x88y20 CPE[8]
00  // 39 x88y20 CPE[9]
00  // 40 x87y19 INMUX plane 2,1
00  // 41 x87y19 INMUX plane 4,3
00  // 42 x87y19 INMUX plane 6,5
00  // 43 x87y19 INMUX plane 8,7
00  // 44 x87y19 INMUX plane 10,9
00  // 45 x87y19 INMUX plane 12,11
00  // 46 x87y20 INMUX plane 2,1
00  // 47 x87y20 INMUX plane 4,3
00  // 48 x87y20 INMUX plane 6,5
10  // 49 x87y20 INMUX plane 8,7
00  // 50 x87y20 INMUX plane 10,9
00  // 51 x87y20 INMUX plane 12,11
00  // 52 x88y19 INMUX plane 2,1
10  // 53 x88y19 INMUX plane 4,3
00  // 54 x88y19 INMUX plane 6,5
01  // 55 x88y19 INMUX plane 8,7
00  // 56 x88y19 INMUX plane 10,9
01  // 57 x88y19 INMUX plane 12,11
00  // 58 x88y20 INMUX plane 2,1
00  // 59 x88y20 INMUX plane 4,3
00  // 60 x88y20 INMUX plane 6,5
11  // 61 x88y20 INMUX plane 8,7
00  // 62 x88y20 INMUX plane 10,9
00  // 63 x88y20 INMUX plane 12,11
00  // 64 x87y19 SB_BIG plane 1
00  // 65 x87y19 SB_BIG plane 1
00  // 66 x87y19 SB_DRIVE plane 2,1
00  // 67 x87y19 SB_BIG plane 2
00  // 68 x87y19 SB_BIG plane 2
00  // 69 x87y19 SB_BIG plane 3
00  // 70 x87y19 SB_BIG plane 3
10  // 71 x87y19 SB_DRIVE plane 4,3
31  // 72 x87y19 SB_BIG plane 4
00  // 73 x87y19 SB_BIG plane 4
00  // 74 x87y19 SB_BIG plane 5
00  // 75 x87y19 SB_BIG plane 5
00  // 76 x87y19 SB_DRIVE plane 6,5
00  // 77 x87y19 SB_BIG plane 6
00  // 78 x87y19 SB_BIG plane 6
00  // 79 x87y19 SB_BIG plane 7
00  // 80 x87y19 SB_BIG plane 7
00  // 81 x87y19 SB_DRIVE plane 8,7
00  // 82 x87y19 SB_BIG plane 8
00  // 83 x87y19 SB_BIG plane 8
00  // 84 x87y19 SB_BIG plane 9
00  // 85 x87y19 SB_BIG plane 9
00  // 86 x87y19 SB_DRIVE plane 10,9
00  // 87 x87y19 SB_BIG plane 10
00  // 88 x87y19 SB_BIG plane 10
31  // 89 x87y19 SB_BIG plane 11
00  // 90 x87y19 SB_BIG plane 11
00  // 91 x87y19 SB_DRIVE plane 12,11
00  // 92 x87y19 SB_BIG plane 12
00  // 93 x87y19 SB_BIG plane 12
00  // 94 x88y20 SB_SML plane 1
00  // 95 x88y20 SB_SML plane 2,1
00  // 96 x88y20 SB_SML plane 2
00  // 97 x88y20 SB_SML plane 3
00  // 98 x88y20 SB_SML plane 4,3
00  // 99 x88y20 SB_SML plane 4
00  // 100 x88y20 SB_SML plane 5
00  // 101 x88y20 SB_SML plane 6,5
00  // 102 x88y20 SB_SML plane 6
40  // 103 x88y20 SB_SML plane 7
20  // 104 x88y20 SB_SML plane 8,7
1A  // 105 x88y20 SB_SML plane 8
00  // 106 x88y20 SB_SML plane 9
00  // 107 x88y20 SB_SML plane 10,9
00  // 108 x88y20 SB_SML plane 10
00  // 109 x88y20 SB_SML plane 11
00  // 110 x88y20 SB_SML plane 12,11
04  // 111 x88y20 SB_SML plane 12
60 // -- CRC low byte
AB // -- CRC high byte


// Config Latches on x89y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8438     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
0A // y_sel: 19
CF // -- CRC low byte
C0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8440
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x89y19 CPE[0]
00  //  1 x89y19 CPE[1]
00  //  2 x89y19 CPE[2]
00  //  3 x89y19 CPE[3]
00  //  4 x89y19 CPE[4]
00  //  5 x89y19 CPE[5]
00  //  6 x89y19 CPE[6]
00  //  7 x89y19 CPE[7]
00  //  8 x89y19 CPE[8]
00  //  9 x89y19 CPE[9]
00  // 10 x89y20 CPE[0]  _a285  C_AND////    _a90  C_///AND/D
00  // 11 x89y20 CPE[1]
00  // 12 x89y20 CPE[2]
00  // 13 x89y20 CPE[3]
00  // 14 x89y20 CPE[4]
00  // 15 x89y20 CPE[5]
00  // 16 x89y20 CPE[6]
00  // 17 x89y20 CPE[7]
00  // 18 x89y20 CPE[8]
00  // 19 x89y20 CPE[9]
00  // 20 x90y19 CPE[0]  _a286  C_AND////    _a219  C_///AND/
00  // 21 x90y19 CPE[1]
00  // 22 x90y19 CPE[2]
00  // 23 x90y19 CPE[3]
00  // 24 x90y19 CPE[4]
00  // 25 x90y19 CPE[5]
00  // 26 x90y19 CPE[6]
00  // 27 x90y19 CPE[7]
00  // 28 x90y19 CPE[8]
00  // 29 x90y19 CPE[9]
00  // 30 x90y20 CPE[0]
00  // 31 x90y20 CPE[1]
00  // 32 x90y20 CPE[2]
00  // 33 x90y20 CPE[3]
00  // 34 x90y20 CPE[4]
00  // 35 x90y20 CPE[5]
00  // 36 x90y20 CPE[6]
00  // 37 x90y20 CPE[7]
00  // 38 x90y20 CPE[8]
00  // 39 x90y20 CPE[9]
00  // 40 x89y19 INMUX plane 2,1
08  // 41 x89y19 INMUX plane 4,3
00  // 42 x89y19 INMUX plane 6,5
00  // 43 x89y19 INMUX plane 8,7
00  // 44 x89y19 INMUX plane 10,9
01  // 45 x89y19 INMUX plane 12,11
00  // 46 x89y20 INMUX plane 2,1
25  // 47 x89y20 INMUX plane 4,3
0B  // 48 x89y20 INMUX plane 6,5
14  // 49 x89y20 INMUX plane 8,7
19  // 50 x89y20 INMUX plane 10,9
00  // 51 x89y20 INMUX plane 12,11
36  // 52 x90y19 INMUX plane 2,1
36  // 53 x90y19 INMUX plane 4,3
04  // 54 x90y19 INMUX plane 6,5
AC  // 55 x90y19 INMUX plane 8,7
08  // 56 x90y19 INMUX plane 10,9
40  // 57 x90y19 INMUX plane 12,11
00  // 58 x90y20 INMUX plane 2,1
00  // 59 x90y20 INMUX plane 4,3
00  // 60 x90y20 INMUX plane 6,5
98  // 61 x90y20 INMUX plane 8,7
00  // 62 x90y20 INMUX plane 10,9
00  // 63 x90y20 INMUX plane 12,11
00  // 64 x90y20 SB_BIG plane 1
00  // 65 x90y20 SB_BIG plane 1
00  // 66 x90y20 SB_DRIVE plane 2,1
48  // 67 x90y20 SB_BIG plane 2
12  // 68 x90y20 SB_BIG plane 2
88  // 69 x90y20 SB_BIG plane 3
12  // 70 x90y20 SB_BIG plane 3
00  // 71 x90y20 SB_DRIVE plane 4,3
00  // 72 x90y20 SB_BIG plane 4
00  // 73 x90y20 SB_BIG plane 4
00  // 74 x90y20 SB_BIG plane 5
00  // 75 x90y20 SB_BIG plane 5
00  // 76 x90y20 SB_DRIVE plane 6,5
56  // 77 x90y20 SB_BIG plane 6
24  // 78 x90y20 SB_BIG plane 6
89  // 79 x90y20 SB_BIG plane 7
24  // 80 x90y20 SB_BIG plane 7
10  // 81 x90y20 SB_DRIVE plane 8,7
02  // 82 x90y20 SB_BIG plane 8
16  // 83 x90y20 SB_BIG plane 8
C0  // 84 x90y20 SB_BIG plane 9
01  // 85 x90y20 SB_BIG plane 9
00  // 86 x90y20 SB_DRIVE plane 10,9
00  // 87 x90y20 SB_BIG plane 10
00  // 88 x90y20 SB_BIG plane 10
00  // 89 x90y20 SB_BIG plane 11
00  // 90 x90y20 SB_BIG plane 11
00  // 91 x90y20 SB_DRIVE plane 12,11
00  // 92 x90y20 SB_BIG plane 12
00  // 93 x90y20 SB_BIG plane 12
00  // 94 x89y19 SB_SML plane 1
80  // 95 x89y19 SB_SML plane 2,1
2A  // 96 x89y19 SB_SML plane 2
12  // 97 x89y19 SB_SML plane 3
03  // 98 x89y19 SB_SML plane 4,3
18  // 99 x89y19 SB_SML plane 4
00  // 100 x89y19 SB_SML plane 5
06  // 101 x89y19 SB_SML plane 6,5
10  // 102 x89y19 SB_SML plane 6
A8  // 103 x89y19 SB_SML plane 7
22  // 104 x89y19 SB_SML plane 8,7
38  // 105 x89y19 SB_SML plane 8
40  // 106 x89y19 SB_SML plane 9
B0  // 107 x89y19 SB_SML plane 10,9
60  // 108 x89y19 SB_SML plane 10
11  // 109 x89y19 SB_SML plane 11
20  // 110 x89y19 SB_SML plane 12,11
F2 // -- CRC low byte
13 // -- CRC high byte


// Config Latches on x91y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 84B5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
0A // y_sel: 19
A7 // -- CRC low byte
EA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 84BD
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x91y19 CPE[0]
00  //  1 x91y19 CPE[1]
00  //  2 x91y19 CPE[2]
00  //  3 x91y19 CPE[3]
00  //  4 x91y19 CPE[4]
00  //  5 x91y19 CPE[5]
00  //  6 x91y19 CPE[6]
00  //  7 x91y19 CPE[7]
00  //  8 x91y19 CPE[8]
00  //  9 x91y19 CPE[9]
00  // 10 x91y20 CPE[0]
00  // 11 x91y20 CPE[1]
00  // 12 x91y20 CPE[2]
00  // 13 x91y20 CPE[3]
00  // 14 x91y20 CPE[4]
00  // 15 x91y20 CPE[5]
00  // 16 x91y20 CPE[6]
00  // 17 x91y20 CPE[7]
00  // 18 x91y20 CPE[8]
00  // 19 x91y20 CPE[9]
00  // 20 x92y19 CPE[0]  net1 = net2: _a305  C_ADDF2/D//ADDF2/
00  // 21 x92y19 CPE[1]
00  // 22 x92y19 CPE[2]
00  // 23 x92y19 CPE[3]
00  // 24 x92y19 CPE[4]
00  // 25 x92y19 CPE[5]
00  // 26 x92y19 CPE[6]
00  // 27 x92y19 CPE[7]
00  // 28 x92y19 CPE[8]
00  // 29 x92y19 CPE[9]
00  // 30 x92y20 CPE[0]  net1 = net2: _a307  C_ADDF2/D//ADDF2/
00  // 31 x92y20 CPE[1]
00  // 32 x92y20 CPE[2]
00  // 33 x92y20 CPE[3]
00  // 34 x92y20 CPE[4]
00  // 35 x92y20 CPE[5]
00  // 36 x92y20 CPE[6]
00  // 37 x92y20 CPE[7]
00  // 38 x92y20 CPE[8]
00  // 39 x92y20 CPE[9]
00  // 40 x91y19 INMUX plane 2,1
00  // 41 x91y19 INMUX plane 4,3
08  // 42 x91y19 INMUX plane 6,5
00  // 43 x91y19 INMUX plane 8,7
08  // 44 x91y19 INMUX plane 10,9
00  // 45 x91y19 INMUX plane 12,11
00  // 46 x91y20 INMUX plane 2,1
00  // 47 x91y20 INMUX plane 4,3
00  // 48 x91y20 INMUX plane 6,5
11  // 49 x91y20 INMUX plane 8,7
00  // 50 x91y20 INMUX plane 10,9
04  // 51 x91y20 INMUX plane 12,11
04  // 52 x92y19 INMUX plane 2,1
18  // 53 x92y19 INMUX plane 4,3
00  // 54 x92y19 INMUX plane 6,5
10  // 55 x92y19 INMUX plane 8,7
01  // 56 x92y19 INMUX plane 10,9
D8  // 57 x92y19 INMUX plane 12,11
06  // 58 x92y20 INMUX plane 2,1
08  // 59 x92y20 INMUX plane 4,3
05  // 60 x92y20 INMUX plane 6,5
31  // 61 x92y20 INMUX plane 8,7
01  // 62 x92y20 INMUX plane 10,9
04  // 63 x92y20 INMUX plane 12,11
00  // 64 x91y19 SB_BIG plane 1
00  // 65 x91y19 SB_BIG plane 1
00  // 66 x91y19 SB_DRIVE plane 2,1
00  // 67 x91y19 SB_BIG plane 2
00  // 68 x91y19 SB_BIG plane 2
48  // 69 x91y19 SB_BIG plane 3
10  // 70 x91y19 SB_BIG plane 3
00  // 71 x91y19 SB_DRIVE plane 4,3
41  // 72 x91y19 SB_BIG plane 4
12  // 73 x91y19 SB_BIG plane 4
00  // 74 x91y19 SB_BIG plane 5
00  // 75 x91y19 SB_BIG plane 5
02  // 76 x91y19 SB_DRIVE plane 6,5
11  // 77 x91y19 SB_BIG plane 6
00  // 78 x91y19 SB_BIG plane 6
41  // 79 x91y19 SB_BIG plane 7
12  // 80 x91y19 SB_BIG plane 7
00  // 81 x91y19 SB_DRIVE plane 8,7
48  // 82 x91y19 SB_BIG plane 8
12  // 83 x91y19 SB_BIG plane 8
00  // 84 x91y19 SB_BIG plane 9
00  // 85 x91y19 SB_BIG plane 9
00  // 86 x91y19 SB_DRIVE plane 10,9
00  // 87 x91y19 SB_BIG plane 10
00  // 88 x91y19 SB_BIG plane 10
31  // 89 x91y19 SB_BIG plane 11
00  // 90 x91y19 SB_BIG plane 11
00  // 91 x91y19 SB_DRIVE plane 12,11
00  // 92 x91y19 SB_BIG plane 12
00  // 93 x91y19 SB_BIG plane 12
00  // 94 x92y20 SB_SML plane 1
00  // 95 x92y20 SB_SML plane 2,1
00  // 96 x92y20 SB_SML plane 2
A8  // 97 x92y20 SB_SML plane 3
82  // 98 x92y20 SB_SML plane 4,3
2A  // 99 x92y20 SB_SML plane 4
00  // 100 x92y20 SB_SML plane 5
00  // 101 x92y20 SB_SML plane 6,5
00  // 102 x92y20 SB_SML plane 6
A8  // 103 x92y20 SB_SML plane 7
82  // 104 x92y20 SB_SML plane 8,7
3A  // 105 x92y20 SB_SML plane 8
40  // 106 x92y20 SB_SML plane 9
00  // 107 x92y20 SB_SML plane 10,9
00  // 108 x92y20 SB_SML plane 10
00  // 109 x92y20 SB_SML plane 11
20  // 110 x92y20 SB_SML plane 12,11
38  // 111 x92y20 SB_SML plane 12
94 // -- CRC low byte
84 // -- CRC high byte


// Config Latches on x93y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8533     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
0A // y_sel: 19
7F // -- CRC low byte
F3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 853B
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x93y19 CPE[0]
00  //  1 x93y19 CPE[1]
00  //  2 x93y19 CPE[2]
00  //  3 x93y19 CPE[3]
00  //  4 x93y19 CPE[4]
00  //  5 x93y19 CPE[5]
00  //  6 x93y19 CPE[6]
00  //  7 x93y19 CPE[7]
00  //  8 x93y19 CPE[8]
00  //  9 x93y19 CPE[9]
00  // 10 x93y20 CPE[0]  _a652  C_OR////    
00  // 11 x93y20 CPE[1]
00  // 12 x93y20 CPE[2]
00  // 13 x93y20 CPE[3]
00  // 14 x93y20 CPE[4]
00  // 15 x93y20 CPE[5]
00  // 16 x93y20 CPE[6]
00  // 17 x93y20 CPE[7]
00  // 18 x93y20 CPE[8]
00  // 19 x93y20 CPE[9]
00  // 20 x94y19 CPE[0]  _a235  C_///ORAND/DST
00  // 21 x94y19 CPE[1]
00  // 22 x94y19 CPE[2]
00  // 23 x94y19 CPE[3]
00  // 24 x94y19 CPE[4]
00  // 25 x94y19 CPE[5]
00  // 26 x94y19 CPE[6]
00  // 27 x94y19 CPE[7]
00  // 28 x94y19 CPE[8]
00  // 29 x94y19 CPE[9]
00  // 30 x94y20 CPE[0]  _a660  C_OR////    
00  // 31 x94y20 CPE[1]
00  // 32 x94y20 CPE[2]
00  // 33 x94y20 CPE[3]
00  // 34 x94y20 CPE[4]
00  // 35 x94y20 CPE[5]
00  // 36 x94y20 CPE[6]
00  // 37 x94y20 CPE[7]
00  // 38 x94y20 CPE[8]
00  // 39 x94y20 CPE[9]
00  // 40 x93y19 INMUX plane 2,1
08  // 41 x93y19 INMUX plane 4,3
00  // 42 x93y19 INMUX plane 6,5
04  // 43 x93y19 INMUX plane 8,7
00  // 44 x93y19 INMUX plane 10,9
00  // 45 x93y19 INMUX plane 12,11
35  // 46 x93y20 INMUX plane 2,1
05  // 47 x93y20 INMUX plane 4,3
09  // 48 x93y20 INMUX plane 6,5
2D  // 49 x93y20 INMUX plane 8,7
00  // 50 x93y20 INMUX plane 10,9
00  // 51 x93y20 INMUX plane 12,11
3D  // 52 x94y19 INMUX plane 2,1
28  // 53 x94y19 INMUX plane 4,3
24  // 54 x94y19 INMUX plane 6,5
00  // 55 x94y19 INMUX plane 8,7
10  // 56 x94y19 INMUX plane 10,9
00  // 57 x94y19 INMUX plane 12,11
00  // 58 x94y20 INMUX plane 2,1
00  // 59 x94y20 INMUX plane 4,3
20  // 60 x94y20 INMUX plane 6,5
14  // 61 x94y20 INMUX plane 8,7
00  // 62 x94y20 INMUX plane 10,9
00  // 63 x94y20 INMUX plane 12,11
00  // 64 x94y20 SB_BIG plane 1
00  // 65 x94y20 SB_BIG plane 1
00  // 66 x94y20 SB_DRIVE plane 2,1
48  // 67 x94y20 SB_BIG plane 2
12  // 68 x94y20 SB_BIG plane 2
48  // 69 x94y20 SB_BIG plane 3
12  // 70 x94y20 SB_BIG plane 3
20  // 71 x94y20 SB_DRIVE plane 4,3
48  // 72 x94y20 SB_BIG plane 4
12  // 73 x94y20 SB_BIG plane 4
C0  // 74 x94y20 SB_BIG plane 5
00  // 75 x94y20 SB_BIG plane 5
02  // 76 x94y20 SB_DRIVE plane 6,5
52  // 77 x94y20 SB_BIG plane 6
2A  // 78 x94y20 SB_BIG plane 6
1A  // 79 x94y20 SB_BIG plane 7
12  // 80 x94y20 SB_BIG plane 7
00  // 81 x94y20 SB_DRIVE plane 8,7
C3  // 82 x94y20 SB_BIG plane 8
14  // 83 x94y20 SB_BIG plane 8
00  // 84 x94y20 SB_BIG plane 9
00  // 85 x94y20 SB_BIG plane 9
00  // 86 x94y20 SB_DRIVE plane 10,9
00  // 87 x94y20 SB_BIG plane 10
00  // 88 x94y20 SB_BIG plane 10
00  // 89 x94y20 SB_BIG plane 11
00  // 90 x94y20 SB_BIG plane 11
00  // 91 x94y20 SB_DRIVE plane 12,11
00  // 92 x94y20 SB_BIG plane 12
00  // 93 x94y20 SB_BIG plane 12
00  // 94 x93y19 SB_SML plane 1
80  // 95 x93y19 SB_SML plane 2,1
28  // 96 x93y19 SB_SML plane 2
82  // 97 x93y19 SB_SML plane 3
00  // 98 x93y19 SB_SML plane 4,3
45  // 99 x93y19 SB_SML plane 4
40  // 100 x93y19 SB_SML plane 5
80  // 101 x93y19 SB_SML plane 6,5
2C  // 102 x93y19 SB_SML plane 6
A8  // 103 x93y19 SB_SML plane 7
82  // 104 x93y19 SB_SML plane 8,7
32  // 105 x93y19 SB_SML plane 8
49  // 106 x93y19 SB_SML plane 9
90  // 107 x93y19 SB_SML plane 10,9
01  // 108 x93y19 SB_SML plane 10
11  // 109 x93y19 SB_SML plane 11
AB // -- CRC low byte
14 // -- CRC high byte


// Config Latches on x95y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 85AF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
0A // y_sel: 19
26 // -- CRC low byte
E5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 85B7
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x95y19 CPE[0]  net1 = net2: _a117  C_AND///AND/
00  //  1 x95y19 CPE[1]
00  //  2 x95y19 CPE[2]
00  //  3 x95y19 CPE[3]
00  //  4 x95y19 CPE[4]
00  //  5 x95y19 CPE[5]
00  //  6 x95y19 CPE[6]
00  //  7 x95y19 CPE[7]
00  //  8 x95y19 CPE[8]
00  //  9 x95y19 CPE[9]
00  // 10 x95y20 CPE[0]  _a46  C_AND////    
00  // 11 x95y20 CPE[1]
00  // 12 x95y20 CPE[2]
00  // 13 x95y20 CPE[3]
00  // 14 x95y20 CPE[4]
00  // 15 x95y20 CPE[5]
00  // 16 x95y20 CPE[6]
00  // 17 x95y20 CPE[7]
00  // 18 x95y20 CPE[8]
00  // 19 x95y20 CPE[9]
00  // 20 x96y19 CPE[0]
00  // 21 x96y19 CPE[1]
00  // 22 x96y19 CPE[2]
00  // 23 x96y19 CPE[3]
00  // 24 x96y19 CPE[4]
00  // 25 x96y19 CPE[5]
00  // 26 x96y19 CPE[6]
00  // 27 x96y19 CPE[7]
00  // 28 x96y19 CPE[8]
00  // 29 x96y19 CPE[9]
00  // 30 x96y20 CPE[0]  net1 = net2: _a89  C_AND/D//AND/D
00  // 31 x96y20 CPE[1]
00  // 32 x96y20 CPE[2]
00  // 33 x96y20 CPE[3]
00  // 34 x96y20 CPE[4]
00  // 35 x96y20 CPE[5]
00  // 36 x96y20 CPE[6]
00  // 37 x96y20 CPE[7]
00  // 38 x96y20 CPE[8]
00  // 39 x96y20 CPE[9]
35  // 40 x95y19 INMUX plane 2,1
3E  // 41 x95y19 INMUX plane 4,3
2E  // 42 x95y19 INMUX plane 6,5
32  // 43 x95y19 INMUX plane 8,7
01  // 44 x95y19 INMUX plane 10,9
2C  // 45 x95y19 INMUX plane 12,11
0B  // 46 x95y20 INMUX plane 2,1
2D  // 47 x95y20 INMUX plane 4,3
24  // 48 x95y20 INMUX plane 6,5
0A  // 49 x95y20 INMUX plane 8,7
00  // 50 x95y20 INMUX plane 10,9
00  // 51 x95y20 INMUX plane 12,11
13  // 52 x96y19 INMUX plane 2,1
00  // 53 x96y19 INMUX plane 4,3
53  // 54 x96y19 INMUX plane 6,5
40  // 55 x96y19 INMUX plane 8,7
40  // 56 x96y19 INMUX plane 10,9
81  // 57 x96y19 INMUX plane 12,11
02  // 58 x96y20 INMUX plane 2,1
37  // 59 x96y20 INMUX plane 4,3
58  // 60 x96y20 INMUX plane 6,5
80  // 61 x96y20 INMUX plane 8,7
61  // 62 x96y20 INMUX plane 10,9
D4  // 63 x96y20 INMUX plane 12,11
94  // 64 x95y19 SB_BIG plane 1
14  // 65 x95y19 SB_BIG plane 1
20  // 66 x95y19 SB_DRIVE plane 2,1
88  // 67 x95y19 SB_BIG plane 2
12  // 68 x95y19 SB_BIG plane 2
C0  // 69 x95y19 SB_BIG plane 3
01  // 70 x95y19 SB_BIG plane 3
00  // 71 x95y19 SB_DRIVE plane 4,3
48  // 72 x95y19 SB_BIG plane 4
12  // 73 x95y19 SB_BIG plane 4
48  // 74 x95y19 SB_BIG plane 5
12  // 75 x95y19 SB_BIG plane 5
00  // 76 x95y19 SB_DRIVE plane 6,5
CE  // 77 x95y19 SB_BIG plane 6
29  // 78 x95y19 SB_BIG plane 6
0E  // 79 x95y19 SB_BIG plane 7
00  // 80 x95y19 SB_BIG plane 7
00  // 81 x95y19 SB_DRIVE plane 8,7
48  // 82 x95y19 SB_BIG plane 8
10  // 83 x95y19 SB_BIG plane 8
42  // 84 x95y19 SB_BIG plane 9
04  // 85 x95y19 SB_BIG plane 9
20  // 86 x95y19 SB_DRIVE plane 10,9
0E  // 87 x95y19 SB_BIG plane 10
00  // 88 x95y19 SB_BIG plane 10
31  // 89 x95y19 SB_BIG plane 11
00  // 90 x95y19 SB_BIG plane 11
00  // 91 x95y19 SB_DRIVE plane 12,11
00  // 92 x95y19 SB_BIG plane 12
00  // 93 x95y19 SB_BIG plane 12
32  // 94 x96y20 SB_SML plane 1
81  // 95 x96y20 SB_SML plane 2,1
2A  // 96 x96y20 SB_SML plane 2
E2  // 97 x96y20 SB_SML plane 3
81  // 98 x96y20 SB_SML plane 4,3
2A  // 99 x96y20 SB_SML plane 4
A8  // 100 x96y20 SB_SML plane 5
80  // 101 x96y20 SB_SML plane 6,5
2A  // 102 x96y20 SB_SML plane 6
E1  // 103 x96y20 SB_SML plane 7
80  // 104 x96y20 SB_SML plane 8,7
22  // 105 x96y20 SB_SML plane 8
40  // 106 x96y20 SB_SML plane 9
F4 // -- CRC low byte
23 // -- CRC high byte


// Config Latches on x97y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8628     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
0A // y_sel: 19
FE // -- CRC low byte
FC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8630
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x97y19 CPE[0]  _a141  C_OR/D///    _a852  C_////Bridge
00  //  1 x97y19 CPE[1]
00  //  2 x97y19 CPE[2]
00  //  3 x97y19 CPE[3]
00  //  4 x97y19 CPE[4]
00  //  5 x97y19 CPE[5]
00  //  6 x97y19 CPE[6]
00  //  7 x97y19 CPE[7]
00  //  8 x97y19 CPE[8]
00  //  9 x97y19 CPE[9]
00  // 10 x97y20 CPE[0]
00  // 11 x97y20 CPE[1]
00  // 12 x97y20 CPE[2]
00  // 13 x97y20 CPE[3]
00  // 14 x97y20 CPE[4]
00  // 15 x97y20 CPE[5]
00  // 16 x97y20 CPE[6]
00  // 17 x97y20 CPE[7]
00  // 18 x97y20 CPE[8]
00  // 19 x97y20 CPE[9]
00  // 20 x98y19 CPE[0]  _a679  C_MX4b////    
00  // 21 x98y19 CPE[1]
00  // 22 x98y19 CPE[2]
00  // 23 x98y19 CPE[3]
00  // 24 x98y19 CPE[4]
00  // 25 x98y19 CPE[5]
00  // 26 x98y19 CPE[6]
00  // 27 x98y19 CPE[7]
00  // 28 x98y19 CPE[8]
00  // 29 x98y19 CPE[9]
00  // 30 x98y20 CPE[0]
00  // 31 x98y20 CPE[1]
00  // 32 x98y20 CPE[2]
00  // 33 x98y20 CPE[3]
00  // 34 x98y20 CPE[4]
00  // 35 x98y20 CPE[5]
00  // 36 x98y20 CPE[6]
00  // 37 x98y20 CPE[7]
00  // 38 x98y20 CPE[8]
00  // 39 x98y20 CPE[9]
0C  // 40 x97y19 INMUX plane 2,1
15  // 41 x97y19 INMUX plane 4,3
0D  // 42 x97y19 INMUX plane 6,5
3C  // 43 x97y19 INMUX plane 8,7
29  // 44 x97y19 INMUX plane 10,9
20  // 45 x97y19 INMUX plane 12,11
00  // 46 x97y20 INMUX plane 2,1
00  // 47 x97y20 INMUX plane 4,3
00  // 48 x97y20 INMUX plane 6,5
0C  // 49 x97y20 INMUX plane 8,7
20  // 50 x97y20 INMUX plane 10,9
00  // 51 x97y20 INMUX plane 12,11
1D  // 52 x98y19 INMUX plane 2,1
38  // 53 x98y19 INMUX plane 4,3
38  // 54 x98y19 INMUX plane 6,5
5A  // 55 x98y19 INMUX plane 8,7
61  // 56 x98y19 INMUX plane 10,9
51  // 57 x98y19 INMUX plane 12,11
00  // 58 x98y20 INMUX plane 2,1
05  // 59 x98y20 INMUX plane 4,3
02  // 60 x98y20 INMUX plane 6,5
40  // 61 x98y20 INMUX plane 8,7
68  // 62 x98y20 INMUX plane 10,9
40  // 63 x98y20 INMUX plane 12,11
C1  // 64 x98y20 SB_BIG plane 1
00  // 65 x98y20 SB_BIG plane 1
00  // 66 x98y20 SB_DRIVE plane 2,1
00  // 67 x98y20 SB_BIG plane 2
20  // 68 x98y20 SB_BIG plane 2
48  // 69 x98y20 SB_BIG plane 3
02  // 70 x98y20 SB_BIG plane 3
00  // 71 x98y20 SB_DRIVE plane 4,3
0E  // 72 x98y20 SB_BIG plane 4
00  // 73 x98y20 SB_BIG plane 4
89  // 74 x98y20 SB_BIG plane 5
26  // 75 x98y20 SB_BIG plane 5
00  // 76 x98y20 SB_DRIVE plane 6,5
02  // 77 x98y20 SB_BIG plane 6
04  // 78 x98y20 SB_BIG plane 6
48  // 79 x98y20 SB_BIG plane 7
12  // 80 x98y20 SB_BIG plane 7
00  // 81 x98y20 SB_DRIVE plane 8,7
00  // 82 x98y20 SB_BIG plane 8
20  // 83 x98y20 SB_BIG plane 8
C2  // 84 x98y20 SB_BIG plane 9
01  // 85 x98y20 SB_BIG plane 9
00  // 86 x98y20 SB_DRIVE plane 10,9
00  // 87 x98y20 SB_BIG plane 10
00  // 88 x98y20 SB_BIG plane 10
00  // 89 x98y20 SB_BIG plane 11
00  // 90 x98y20 SB_BIG plane 11
00  // 91 x98y20 SB_DRIVE plane 12,11
83  // 92 x98y20 SB_BIG plane 12
22  // 93 x98y20 SB_BIG plane 12
A8  // 94 x97y19 SB_SML plane 1
02  // 95 x97y19 SB_SML plane 2,1
10  // 96 x97y19 SB_SML plane 2
A8  // 97 x97y19 SB_SML plane 3
92  // 98 x97y19 SB_SML plane 4,3
06  // 99 x97y19 SB_SML plane 4
88  // 100 x97y19 SB_SML plane 5
42  // 101 x97y19 SB_SML plane 6,5
30  // 102 x97y19 SB_SML plane 6
3A  // 103 x97y19 SB_SML plane 7
27  // 104 x97y19 SB_SML plane 8,7
1C  // 105 x97y19 SB_SML plane 8
69  // 106 x97y19 SB_SML plane 9
00  // 107 x97y19 SB_SML plane 10,9
00  // 108 x97y19 SB_SML plane 10
11  // 109 x97y19 SB_SML plane 11
90  // 110 x97y19 SB_SML plane 12,11
06  // 111 x97y19 SB_SML plane 12
41 // -- CRC low byte
92 // -- CRC high byte


// Config Latches on x99y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 86A6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
0A // y_sel: 19
96 // -- CRC low byte
D6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 86AE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x99y19 CPE[0]  _a762  C_ORAND////    _a814  C_////Bridge
00  //  1 x99y19 CPE[1]
00  //  2 x99y19 CPE[2]
00  //  3 x99y19 CPE[3]
00  //  4 x99y19 CPE[4]
00  //  5 x99y19 CPE[5]
00  //  6 x99y19 CPE[6]
00  //  7 x99y19 CPE[7]
00  //  8 x99y19 CPE[8]
00  //  9 x99y19 CPE[9]
00  // 10 x99y20 CPE[0]  net1 = net2: _a150  C_AND///AND/
00  // 11 x99y20 CPE[1]
00  // 12 x99y20 CPE[2]
00  // 13 x99y20 CPE[3]
00  // 14 x99y20 CPE[4]
00  // 15 x99y20 CPE[5]
00  // 16 x99y20 CPE[6]
00  // 17 x99y20 CPE[7]
00  // 18 x99y20 CPE[8]
00  // 19 x99y20 CPE[9]
00  // 20 x100y19 CPE[0]  _a161  C_OR/D///    
00  // 21 x100y19 CPE[1]
00  // 22 x100y19 CPE[2]
00  // 23 x100y19 CPE[3]
00  // 24 x100y19 CPE[4]
00  // 25 x100y19 CPE[5]
00  // 26 x100y19 CPE[6]
00  // 27 x100y19 CPE[7]
00  // 28 x100y19 CPE[8]
00  // 29 x100y19 CPE[9]
00  // 30 x100y20 CPE[0]  _a825  C_////Bridge
00  // 31 x100y20 CPE[1]
00  // 32 x100y20 CPE[2]
00  // 33 x100y20 CPE[3]
00  // 34 x100y20 CPE[4]
00  // 35 x100y20 CPE[5]
00  // 36 x100y20 CPE[6]
00  // 37 x100y20 CPE[7]
00  // 38 x100y20 CPE[8]
00  // 39 x100y20 CPE[9]
01  // 40 x99y19 INMUX plane 2,1
0D  // 41 x99y19 INMUX plane 4,3
01  // 42 x99y19 INMUX plane 6,5
2E  // 43 x99y19 INMUX plane 8,7
01  // 44 x99y19 INMUX plane 10,9
08  // 45 x99y19 INMUX plane 12,11
30  // 46 x99y20 INMUX plane 2,1
36  // 47 x99y20 INMUX plane 4,3
2E  // 48 x99y20 INMUX plane 6,5
21  // 49 x99y20 INMUX plane 8,7
01  // 50 x99y20 INMUX plane 10,9
00  // 51 x99y20 INMUX plane 12,11
29  // 52 x100y19 INMUX plane 2,1
12  // 53 x100y19 INMUX plane 4,3
A4  // 54 x100y19 INMUX plane 6,5
D6  // 55 x100y19 INMUX plane 8,7
A9  // 56 x100y19 INMUX plane 10,9
C0  // 57 x100y19 INMUX plane 12,11
00  // 58 x100y20 INMUX plane 2,1
03  // 59 x100y20 INMUX plane 4,3
88  // 60 x100y20 INMUX plane 6,5
6A  // 61 x100y20 INMUX plane 8,7
82  // 62 x100y20 INMUX plane 10,9
C0  // 63 x100y20 INMUX plane 12,11
41  // 64 x99y19 SB_BIG plane 1
12  // 65 x99y19 SB_BIG plane 1
00  // 66 x99y19 SB_DRIVE plane 2,1
48  // 67 x99y19 SB_BIG plane 2
10  // 68 x99y19 SB_BIG plane 2
48  // 69 x99y19 SB_BIG plane 3
12  // 70 x99y19 SB_BIG plane 3
00  // 71 x99y19 SB_DRIVE plane 4,3
48  // 72 x99y19 SB_BIG plane 4
14  // 73 x99y19 SB_BIG plane 4
08  // 74 x99y19 SB_BIG plane 5
12  // 75 x99y19 SB_BIG plane 5
00  // 76 x99y19 SB_DRIVE plane 6,5
1B  // 77 x99y19 SB_BIG plane 6
10  // 78 x99y19 SB_BIG plane 6
02  // 79 x99y19 SB_BIG plane 7
00  // 80 x99y19 SB_BIG plane 7
00  // 81 x99y19 SB_DRIVE plane 8,7
48  // 82 x99y19 SB_BIG plane 8
12  // 83 x99y19 SB_BIG plane 8
51  // 84 x99y19 SB_BIG plane 9
12  // 85 x99y19 SB_BIG plane 9
00  // 86 x99y19 SB_DRIVE plane 10,9
14  // 87 x99y19 SB_BIG plane 10
15  // 88 x99y19 SB_BIG plane 10
79  // 89 x99y19 SB_BIG plane 11
12  // 90 x99y19 SB_BIG plane 11
00  // 91 x99y19 SB_DRIVE plane 12,11
48  // 92 x99y19 SB_BIG plane 12
10  // 93 x99y19 SB_BIG plane 12
30  // 94 x100y20 SB_SML plane 1
85  // 95 x100y20 SB_SML plane 2,1
4A  // 96 x100y20 SB_SML plane 2
69  // 97 x100y20 SB_SML plane 3
80  // 98 x100y20 SB_SML plane 4,3
2A  // 99 x100y20 SB_SML plane 4
DB  // 100 x100y20 SB_SML plane 5
06  // 101 x100y20 SB_SML plane 6,5
60  // 102 x100y20 SB_SML plane 6
A8  // 103 x100y20 SB_SML plane 7
12  // 104 x100y20 SB_SML plane 8,7
57  // 105 x100y20 SB_SML plane 8
B1  // 106 x100y20 SB_SML plane 9
22  // 107 x100y20 SB_SML plane 10,9
05  // 108 x100y20 SB_SML plane 10
A8  // 109 x100y20 SB_SML plane 11
82  // 110 x100y20 SB_SML plane 12,11
2A  // 111 x100y20 SB_SML plane 12
BB // -- CRC low byte
B9 // -- CRC high byte


// Config Latches on x101y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8724     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
0A // y_sel: 19
4E // -- CRC low byte
CF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 872C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x101y19 CPE[0]  _a765  C_AND////    
00  //  1 x101y19 CPE[1]
00  //  2 x101y19 CPE[2]
00  //  3 x101y19 CPE[3]
00  //  4 x101y19 CPE[4]
00  //  5 x101y19 CPE[5]
00  //  6 x101y19 CPE[6]
00  //  7 x101y19 CPE[7]
00  //  8 x101y19 CPE[8]
00  //  9 x101y19 CPE[9]
00  // 10 x101y20 CPE[0]  _a115  C_MX2b////    _a828  C_////Bridge
00  // 11 x101y20 CPE[1]
00  // 12 x101y20 CPE[2]
00  // 13 x101y20 CPE[3]
00  // 14 x101y20 CPE[4]
00  // 15 x101y20 CPE[5]
00  // 16 x101y20 CPE[6]
00  // 17 x101y20 CPE[7]
00  // 18 x101y20 CPE[8]
00  // 19 x101y20 CPE[9]
00  // 20 x102y19 CPE[0]  _a807  C_////Bridge
00  // 21 x102y19 CPE[1]
00  // 22 x102y19 CPE[2]
00  // 23 x102y19 CPE[3]
00  // 24 x102y19 CPE[4]
00  // 25 x102y19 CPE[5]
00  // 26 x102y19 CPE[6]
00  // 27 x102y19 CPE[7]
00  // 28 x102y19 CPE[8]
00  // 29 x102y19 CPE[9]
00  // 30 x102y20 CPE[0]  net1 = net2: _a148  C_ORAND///ORAND/
00  // 31 x102y20 CPE[1]
00  // 32 x102y20 CPE[2]
00  // 33 x102y20 CPE[3]
00  // 34 x102y20 CPE[4]
00  // 35 x102y20 CPE[5]
00  // 36 x102y20 CPE[6]
00  // 37 x102y20 CPE[7]
00  // 38 x102y20 CPE[8]
00  // 39 x102y20 CPE[9]
3F  // 40 x101y19 INMUX plane 2,1
3F  // 41 x101y19 INMUX plane 4,3
02  // 42 x101y19 INMUX plane 6,5
2C  // 43 x101y19 INMUX plane 8,7
20  // 44 x101y19 INMUX plane 10,9
09  // 45 x101y19 INMUX plane 12,11
16  // 46 x101y20 INMUX plane 2,1
3A  // 47 x101y20 INMUX plane 4,3
09  // 48 x101y20 INMUX plane 6,5
0E  // 49 x101y20 INMUX plane 8,7
1A  // 50 x101y20 INMUX plane 10,9
08  // 51 x101y20 INMUX plane 12,11
19  // 52 x102y19 INMUX plane 2,1
08  // 53 x102y19 INMUX plane 4,3
06  // 54 x102y19 INMUX plane 6,5
80  // 55 x102y19 INMUX plane 8,7
01  // 56 x102y19 INMUX plane 10,9
C1  // 57 x102y19 INMUX plane 12,11
2D  // 58 x102y20 INMUX plane 2,1
00  // 59 x102y20 INMUX plane 4,3
0D  // 60 x102y20 INMUX plane 6,5
97  // 61 x102y20 INMUX plane 8,7
01  // 62 x102y20 INMUX plane 10,9
85  // 63 x102y20 INMUX plane 12,11
C8  // 64 x102y20 SB_BIG plane 1
12  // 65 x102y20 SB_BIG plane 1
00  // 66 x102y20 SB_DRIVE plane 2,1
48  // 67 x102y20 SB_BIG plane 2
40  // 68 x102y20 SB_BIG plane 2
51  // 69 x102y20 SB_BIG plane 3
18  // 70 x102y20 SB_BIG plane 3
00  // 71 x102y20 SB_DRIVE plane 4,3
0B  // 72 x102y20 SB_BIG plane 4
45  // 73 x102y20 SB_BIG plane 4
48  // 74 x102y20 SB_BIG plane 5
12  // 75 x102y20 SB_BIG plane 5
00  // 76 x102y20 SB_DRIVE plane 6,5
11  // 77 x102y20 SB_BIG plane 6
34  // 78 x102y20 SB_BIG plane 6
48  // 79 x102y20 SB_BIG plane 7
16  // 80 x102y20 SB_BIG plane 7
00  // 81 x102y20 SB_DRIVE plane 8,7
48  // 82 x102y20 SB_BIG plane 8
12  // 83 x102y20 SB_BIG plane 8
66  // 84 x102y20 SB_BIG plane 9
24  // 85 x102y20 SB_BIG plane 9
20  // 86 x102y20 SB_DRIVE plane 10,9
48  // 87 x102y20 SB_BIG plane 10
12  // 88 x102y20 SB_BIG plane 10
48  // 89 x102y20 SB_BIG plane 11
22  // 90 x102y20 SB_BIG plane 11
00  // 91 x102y20 SB_DRIVE plane 12,11
88  // 92 x102y20 SB_BIG plane 12
12  // 93 x102y20 SB_BIG plane 12
A8  // 94 x101y19 SB_SML plane 1
E2  // 95 x101y19 SB_SML plane 2,1
74  // 96 x101y19 SB_SML plane 2
28  // 97 x101y19 SB_SML plane 3
92  // 98 x101y19 SB_SML plane 4,3
23  // 99 x101y19 SB_SML plane 4
C2  // 100 x101y19 SB_SML plane 5
82  // 101 x101y19 SB_SML plane 6,5
2A  // 102 x101y19 SB_SML plane 6
A8  // 103 x101y19 SB_SML plane 7
22  // 104 x101y19 SB_SML plane 8,7
45  // 105 x101y19 SB_SML plane 8
0B  // 106 x101y19 SB_SML plane 9
85  // 107 x101y19 SB_SML plane 10,9
4A  // 108 x101y19 SB_SML plane 10
70  // 109 x101y19 SB_SML plane 11
A5  // 110 x101y19 SB_SML plane 12,11
47  // 111 x101y19 SB_SML plane 12
A0 // -- CRC low byte
49 // -- CRC high byte


// Config Latches on x103y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 87A2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
0A // y_sel: 19
46 // -- CRC low byte
82 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 87AA
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x103y19 CPE[0]  _a816  C_////Bridge
00  //  1 x103y19 CPE[1]
00  //  2 x103y19 CPE[2]
00  //  3 x103y19 CPE[3]
00  //  4 x103y19 CPE[4]
00  //  5 x103y19 CPE[5]
00  //  6 x103y19 CPE[6]
00  //  7 x103y19 CPE[7]
00  //  8 x103y19 CPE[8]
00  //  9 x103y19 CPE[9]
00  // 10 x103y20 CPE[0]
00  // 11 x103y20 CPE[1]
00  // 12 x103y20 CPE[2]
00  // 13 x103y20 CPE[3]
00  // 14 x103y20 CPE[4]
00  // 15 x103y20 CPE[5]
00  // 16 x103y20 CPE[6]
00  // 17 x103y20 CPE[7]
00  // 18 x103y20 CPE[8]
00  // 19 x103y20 CPE[9]
00  // 20 x104y19 CPE[0]  _a746  C_///AND/
00  // 21 x104y19 CPE[1]
00  // 22 x104y19 CPE[2]
00  // 23 x104y19 CPE[3]
00  // 24 x104y19 CPE[4]
00  // 25 x104y19 CPE[5]
00  // 26 x104y19 CPE[6]
00  // 27 x104y19 CPE[7]
00  // 28 x104y19 CPE[8]
00  // 29 x104y19 CPE[9]
00  // 30 x104y20 CPE[0]  _a190  C_ORAND////    
00  // 31 x104y20 CPE[1]
00  // 32 x104y20 CPE[2]
00  // 33 x104y20 CPE[3]
00  // 34 x104y20 CPE[4]
00  // 35 x104y20 CPE[5]
00  // 36 x104y20 CPE[6]
00  // 37 x104y20 CPE[7]
00  // 38 x104y20 CPE[8]
00  // 39 x104y20 CPE[9]
10  // 40 x103y19 INMUX plane 2,1
05  // 41 x103y19 INMUX plane 4,3
01  // 42 x103y19 INMUX plane 6,5
00  // 43 x103y19 INMUX plane 8,7
01  // 44 x103y19 INMUX plane 10,9
08  // 45 x103y19 INMUX plane 12,11
20  // 46 x103y20 INMUX plane 2,1
09  // 47 x103y20 INMUX plane 4,3
10  // 48 x103y20 INMUX plane 6,5
00  // 49 x103y20 INMUX plane 8,7
08  // 50 x103y20 INMUX plane 10,9
00  // 51 x103y20 INMUX plane 12,11
32  // 52 x104y19 INMUX plane 2,1
09  // 53 x104y19 INMUX plane 4,3
58  // 54 x104y19 INMUX plane 6,5
00  // 55 x104y19 INMUX plane 8,7
40  // 56 x104y19 INMUX plane 10,9
25  // 57 x104y19 INMUX plane 12,11
09  // 58 x104y20 INMUX plane 2,1
08  // 59 x104y20 INMUX plane 4,3
42  // 60 x104y20 INMUX plane 6,5
07  // 61 x104y20 INMUX plane 8,7
58  // 62 x104y20 INMUX plane 10,9
CD  // 63 x104y20 INMUX plane 12,11
58  // 64 x103y19 SB_BIG plane 1
08  // 65 x103y19 SB_BIG plane 1
00  // 66 x103y19 SB_DRIVE plane 2,1
80  // 67 x103y19 SB_BIG plane 2
30  // 68 x103y19 SB_BIG plane 2
8C  // 69 x103y19 SB_BIG plane 3
26  // 70 x103y19 SB_BIG plane 3
82  // 71 x103y19 SB_DRIVE plane 4,3
71  // 72 x103y19 SB_BIG plane 4
02  // 73 x103y19 SB_BIG plane 4
9E  // 74 x103y19 SB_BIG plane 5
22  // 75 x103y19 SB_BIG plane 5
00  // 76 x103y19 SB_DRIVE plane 6,5
80  // 77 x103y19 SB_BIG plane 6
00  // 78 x103y19 SB_BIG plane 6
5E  // 79 x103y19 SB_BIG plane 7
28  // 80 x103y19 SB_BIG plane 7
00  // 81 x103y19 SB_DRIVE plane 8,7
48  // 82 x103y19 SB_BIG plane 8
12  // 83 x103y19 SB_BIG plane 8
00  // 84 x103y19 SB_BIG plane 9
00  // 85 x103y19 SB_BIG plane 9
00  // 86 x103y19 SB_DRIVE plane 10,9
C0  // 87 x103y19 SB_BIG plane 10
00  // 88 x103y19 SB_BIG plane 10
00  // 89 x103y19 SB_BIG plane 11
00  // 90 x103y19 SB_BIG plane 11
02  // 91 x103y19 SB_DRIVE plane 12,11
00  // 92 x103y19 SB_BIG plane 12
00  // 93 x103y19 SB_BIG plane 12
A8  // 94 x104y20 SB_SML plane 1
02  // 95 x104y20 SB_SML plane 2,1
00  // 96 x104y20 SB_SML plane 2
43  // 97 x104y20 SB_SML plane 3
87  // 98 x104y20 SB_SML plane 4,3
2A  // 99 x104y20 SB_SML plane 4
33  // 100 x104y20 SB_SML plane 5
04  // 101 x104y20 SB_SML plane 6,5
40  // 102 x104y20 SB_SML plane 6
A1  // 103 x104y20 SB_SML plane 7
82  // 104 x104y20 SB_SML plane 8,7
22  // 105 x104y20 SB_SML plane 8
19  // 106 x104y20 SB_SML plane 9
00  // 107 x104y20 SB_SML plane 10,9
00  // 108 x104y20 SB_SML plane 10
00  // 109 x104y20 SB_SML plane 11
10  // 110 x104y20 SB_SML plane 12,11
5A // -- CRC low byte
42 // -- CRC high byte


// Config Latches on x105y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 881F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
0A // y_sel: 19
9E // -- CRC low byte
9B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8827
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x105y19 CPE[0]  _a803  C_////Bridge
00  //  1 x105y19 CPE[1]
00  //  2 x105y19 CPE[2]
00  //  3 x105y19 CPE[3]
00  //  4 x105y19 CPE[4]
00  //  5 x105y19 CPE[5]
00  //  6 x105y19 CPE[6]
00  //  7 x105y19 CPE[7]
00  //  8 x105y19 CPE[8]
00  //  9 x105y19 CPE[9]
00  // 10 x105y20 CPE[0]  net1 = net2: _a136  C_AND///AND/
00  // 11 x105y20 CPE[1]
00  // 12 x105y20 CPE[2]
00  // 13 x105y20 CPE[3]
00  // 14 x105y20 CPE[4]
00  // 15 x105y20 CPE[5]
00  // 16 x105y20 CPE[6]
00  // 17 x105y20 CPE[7]
00  // 18 x105y20 CPE[8]
00  // 19 x105y20 CPE[9]
00  // 20 x106y19 CPE[0]  _a812  C_////Bridge
00  // 21 x106y19 CPE[1]
00  // 22 x106y19 CPE[2]
00  // 23 x106y19 CPE[3]
00  // 24 x106y19 CPE[4]
00  // 25 x106y19 CPE[5]
00  // 26 x106y19 CPE[6]
00  // 27 x106y19 CPE[7]
00  // 28 x106y19 CPE[8]
00  // 29 x106y19 CPE[9]
00  // 30 x106y20 CPE[0]  _a257  C_MX4b////    
00  // 31 x106y20 CPE[1]
00  // 32 x106y20 CPE[2]
00  // 33 x106y20 CPE[3]
00  // 34 x106y20 CPE[4]
00  // 35 x106y20 CPE[5]
00  // 36 x106y20 CPE[6]
00  // 37 x106y20 CPE[7]
00  // 38 x106y20 CPE[8]
00  // 39 x106y20 CPE[9]
01  // 40 x105y19 INMUX plane 2,1
07  // 41 x105y19 INMUX plane 4,3
00  // 42 x105y19 INMUX plane 6,5
01  // 43 x105y19 INMUX plane 8,7
00  // 44 x105y19 INMUX plane 10,9
05  // 45 x105y19 INMUX plane 12,11
0D  // 46 x105y20 INMUX plane 2,1
2A  // 47 x105y20 INMUX plane 4,3
1F  // 48 x105y20 INMUX plane 6,5
3C  // 49 x105y20 INMUX plane 8,7
00  // 50 x105y20 INMUX plane 10,9
22  // 51 x105y20 INMUX plane 12,11
00  // 52 x106y19 INMUX plane 2,1
01  // 53 x106y19 INMUX plane 4,3
D1  // 54 x106y19 INMUX plane 6,5
01  // 55 x106y19 INMUX plane 8,7
C0  // 56 x106y19 INMUX plane 10,9
00  // 57 x106y19 INMUX plane 12,11
14  // 58 x106y20 INMUX plane 2,1
21  // 59 x106y20 INMUX plane 4,3
EE  // 60 x106y20 INMUX plane 6,5
00  // 61 x106y20 INMUX plane 8,7
81  // 62 x106y20 INMUX plane 10,9
CB  // 63 x106y20 INMUX plane 12,11
48  // 64 x106y20 SB_BIG plane 1
12  // 65 x106y20 SB_BIG plane 1
00  // 66 x106y20 SB_DRIVE plane 2,1
48  // 67 x106y20 SB_BIG plane 2
32  // 68 x106y20 SB_BIG plane 2
48  // 69 x106y20 SB_BIG plane 3
12  // 70 x106y20 SB_BIG plane 3
21  // 71 x106y20 SB_DRIVE plane 4,3
59  // 72 x106y20 SB_BIG plane 4
12  // 73 x106y20 SB_BIG plane 4
96  // 74 x106y20 SB_BIG plane 5
10  // 75 x106y20 SB_BIG plane 5
48  // 76 x106y20 SB_DRIVE plane 6,5
48  // 77 x106y20 SB_BIG plane 6
10  // 78 x106y20 SB_BIG plane 6
48  // 79 x106y20 SB_BIG plane 7
10  // 80 x106y20 SB_BIG plane 7
00  // 81 x106y20 SB_DRIVE plane 8,7
48  // 82 x106y20 SB_BIG plane 8
12  // 83 x106y20 SB_BIG plane 8
C8  // 84 x106y20 SB_BIG plane 9
13  // 85 x106y20 SB_BIG plane 9
20  // 86 x106y20 SB_DRIVE plane 10,9
94  // 87 x106y20 SB_BIG plane 10
14  // 88 x106y20 SB_BIG plane 10
48  // 89 x106y20 SB_BIG plane 11
10  // 90 x106y20 SB_BIG plane 11
00  // 91 x106y20 SB_DRIVE plane 12,11
12  // 92 x106y20 SB_BIG plane 12
12  // 93 x106y20 SB_BIG plane 12
D9  // 94 x105y19 SB_SML plane 1
A4  // 95 x105y19 SB_SML plane 2,1
0F  // 96 x105y19 SB_SML plane 2
6B  // 97 x105y19 SB_SML plane 3
87  // 98 x105y19 SB_SML plane 4,3
2A  // 99 x105y19 SB_SML plane 4
D8  // 100 x105y19 SB_SML plane 5
15  // 101 x105y19 SB_SML plane 6,5
0A  // 102 x105y19 SB_SML plane 6
CB  // 103 x105y19 SB_SML plane 7
87  // 104 x105y19 SB_SML plane 8,7
2A  // 105 x105y19 SB_SML plane 8
DA  // 106 x105y19 SB_SML plane 9
22  // 107 x105y19 SB_SML plane 10,9
7B  // 108 x105y19 SB_SML plane 10
A8  // 109 x105y19 SB_SML plane 11
82  // 110 x105y19 SB_SML plane 12,11
2A  // 111 x105y19 SB_SML plane 12
D0 // -- CRC low byte
19 // -- CRC high byte


// Config Latches on x107y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 889D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
0A // y_sel: 19
F6 // -- CRC low byte
B1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 88A5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x107y19 CPE[0]  net1 = net2: _a299  C_ADDF2///ADDF2/
00  //  1 x107y19 CPE[1]
00  //  2 x107y19 CPE[2]
00  //  3 x107y19 CPE[3]
00  //  4 x107y19 CPE[4]
00  //  5 x107y19 CPE[5]
00  //  6 x107y19 CPE[6]
00  //  7 x107y19 CPE[7]
00  //  8 x107y19 CPE[8]
00  //  9 x107y19 CPE[9]
00  // 10 x107y20 CPE[0]  net1 = net2: _a705  C_OR///OR/
00  // 11 x107y20 CPE[1]
00  // 12 x107y20 CPE[2]
00  // 13 x107y20 CPE[3]
00  // 14 x107y20 CPE[4]
00  // 15 x107y20 CPE[5]
00  // 16 x107y20 CPE[6]
00  // 17 x107y20 CPE[7]
00  // 18 x107y20 CPE[8]
00  // 19 x107y20 CPE[9]
00  // 20 x108y19 CPE[0]  _a288  C_ORAND/D///    
00  // 21 x108y19 CPE[1]
00  // 22 x108y19 CPE[2]
00  // 23 x108y19 CPE[3]
00  // 24 x108y19 CPE[4]
00  // 25 x108y19 CPE[5]
00  // 26 x108y19 CPE[6]
00  // 27 x108y19 CPE[7]
00  // 28 x108y19 CPE[8]
00  // 29 x108y19 CPE[9]
00  // 30 x108y20 CPE[0]  net1 = net2: _a375  C_AND/D//AND/D
00  // 31 x108y20 CPE[1]
00  // 32 x108y20 CPE[2]
00  // 33 x108y20 CPE[3]
00  // 34 x108y20 CPE[4]
00  // 35 x108y20 CPE[5]
00  // 36 x108y20 CPE[6]
00  // 37 x108y20 CPE[7]
00  // 38 x108y20 CPE[8]
00  // 39 x108y20 CPE[9]
20  // 40 x107y19 INMUX plane 2,1
28  // 41 x107y19 INMUX plane 4,3
32  // 42 x107y19 INMUX plane 6,5
38  // 43 x107y19 INMUX plane 8,7
21  // 44 x107y19 INMUX plane 10,9
2C  // 45 x107y19 INMUX plane 12,11
07  // 46 x107y20 INMUX plane 2,1
00  // 47 x107y20 INMUX plane 4,3
09  // 48 x107y20 INMUX plane 6,5
00  // 49 x107y20 INMUX plane 8,7
04  // 50 x107y20 INMUX plane 10,9
10  // 51 x107y20 INMUX plane 12,11
1A  // 52 x108y19 INMUX plane 2,1
38  // 53 x108y19 INMUX plane 4,3
A9  // 54 x108y19 INMUX plane 6,5
28  // 55 x108y19 INMUX plane 8,7
81  // 56 x108y19 INMUX plane 10,9
EC  // 57 x108y19 INMUX plane 12,11
00  // 58 x108y20 INMUX plane 2,1
2C  // 59 x108y20 INMUX plane 4,3
80  // 60 x108y20 INMUX plane 6,5
04  // 61 x108y20 INMUX plane 8,7
A1  // 62 x108y20 INMUX plane 10,9
EC  // 63 x108y20 INMUX plane 12,11
80  // 64 x107y19 SB_BIG plane 1
26  // 65 x107y19 SB_BIG plane 1
00  // 66 x107y19 SB_DRIVE plane 2,1
9B  // 67 x107y19 SB_BIG plane 2
04  // 68 x107y19 SB_BIG plane 2
59  // 69 x107y19 SB_BIG plane 3
12  // 70 x107y19 SB_BIG plane 3
00  // 71 x107y19 SB_DRIVE plane 4,3
48  // 72 x107y19 SB_BIG plane 4
02  // 73 x107y19 SB_BIG plane 4
80  // 74 x107y19 SB_BIG plane 5
24  // 75 x107y19 SB_BIG plane 5
00  // 76 x107y19 SB_DRIVE plane 6,5
5E  // 77 x107y19 SB_BIG plane 6
20  // 78 x107y19 SB_BIG plane 6
BA  // 79 x107y19 SB_BIG plane 7
40  // 80 x107y19 SB_BIG plane 7
00  // 81 x107y19 SB_DRIVE plane 8,7
48  // 82 x107y19 SB_BIG plane 8
12  // 83 x107y19 SB_BIG plane 8
C8  // 84 x107y19 SB_BIG plane 9
13  // 85 x107y19 SB_BIG plane 9
00  // 86 x107y19 SB_DRIVE plane 10,9
52  // 87 x107y19 SB_BIG plane 10
24  // 88 x107y19 SB_BIG plane 10
48  // 89 x107y19 SB_BIG plane 11
12  // 90 x107y19 SB_BIG plane 11
00  // 91 x107y19 SB_DRIVE plane 12,11
52  // 92 x107y19 SB_BIG plane 12
04  // 93 x107y19 SB_BIG plane 12
36  // 94 x108y20 SB_SML plane 1
45  // 95 x108y20 SB_SML plane 2,1
2D  // 96 x108y20 SB_SML plane 2
94  // 97 x108y20 SB_SML plane 3
83  // 98 x108y20 SB_SML plane 4,3
0A  // 99 x108y20 SB_SML plane 4
36  // 100 x108y20 SB_SML plane 5
85  // 101 x108y20 SB_SML plane 6,5
2A  // 102 x108y20 SB_SML plane 6
A8  // 103 x108y20 SB_SML plane 7
82  // 104 x108y20 SB_SML plane 8,7
2A  // 105 x108y20 SB_SML plane 8
6C  // 106 x108y20 SB_SML plane 9
85  // 107 x108y20 SB_SML plane 10,9
2A  // 108 x108y20 SB_SML plane 10
A8  // 109 x108y20 SB_SML plane 11
82  // 110 x108y20 SB_SML plane 12,11
28  // 111 x108y20 SB_SML plane 12
7F // -- CRC low byte
F7 // -- CRC high byte


// Config Latches on x109y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 891B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
0A // y_sel: 19
2E // -- CRC low byte
A8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8923
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x109y19 CPE[0]
00  //  1 x109y19 CPE[1]
00  //  2 x109y19 CPE[2]
00  //  3 x109y19 CPE[3]
00  //  4 x109y19 CPE[4]
00  //  5 x109y19 CPE[5]
00  //  6 x109y19 CPE[6]
00  //  7 x109y19 CPE[7]
00  //  8 x109y19 CPE[8]
00  //  9 x109y19 CPE[9]
00  // 10 x109y20 CPE[0]  _a232  C_AND////    
00  // 11 x109y20 CPE[1]
00  // 12 x109y20 CPE[2]
00  // 13 x109y20 CPE[3]
00  // 14 x109y20 CPE[4]
00  // 15 x109y20 CPE[5]
00  // 16 x109y20 CPE[6]
00  // 17 x109y20 CPE[7]
00  // 18 x109y20 CPE[8]
00  // 19 x109y20 CPE[9]
00  // 20 x110y19 CPE[0]  _a796  C_////Bridge
00  // 21 x110y19 CPE[1]
00  // 22 x110y19 CPE[2]
00  // 23 x110y19 CPE[3]
00  // 24 x110y19 CPE[4]
00  // 25 x110y19 CPE[5]
00  // 26 x110y19 CPE[6]
00  // 27 x110y19 CPE[7]
00  // 28 x110y19 CPE[8]
00  // 29 x110y19 CPE[9]
00  // 30 x110y20 CPE[0]  _a468  C_AND/D///    _a230  C_///AND/
00  // 31 x110y20 CPE[1]
00  // 32 x110y20 CPE[2]
00  // 33 x110y20 CPE[3]
00  // 34 x110y20 CPE[4]
00  // 35 x110y20 CPE[5]
00  // 36 x110y20 CPE[6]
00  // 37 x110y20 CPE[7]
00  // 38 x110y20 CPE[8]
00  // 39 x110y20 CPE[9]
01  // 40 x109y19 INMUX plane 2,1
19  // 41 x109y19 INMUX plane 4,3
01  // 42 x109y19 INMUX plane 6,5
00  // 43 x109y19 INMUX plane 8,7
00  // 44 x109y19 INMUX plane 10,9
00  // 45 x109y19 INMUX plane 12,11
2B  // 46 x109y20 INMUX plane 2,1
19  // 47 x109y20 INMUX plane 4,3
36  // 48 x109y20 INMUX plane 6,5
36  // 49 x109y20 INMUX plane 8,7
01  // 50 x109y20 INMUX plane 10,9
18  // 51 x109y20 INMUX plane 12,11
00  // 52 x110y19 INMUX plane 2,1
30  // 53 x110y19 INMUX plane 4,3
00  // 54 x110y19 INMUX plane 6,5
E8  // 55 x110y19 INMUX plane 8,7
00  // 56 x110y19 INMUX plane 10,9
40  // 57 x110y19 INMUX plane 12,11
1D  // 58 x110y20 INMUX plane 2,1
23  // 59 x110y20 INMUX plane 4,3
00  // 60 x110y20 INMUX plane 6,5
07  // 61 x110y20 INMUX plane 8,7
E8  // 62 x110y20 INMUX plane 10,9
03  // 63 x110y20 INMUX plane 12,11
03  // 64 x110y20 SB_BIG plane 1
30  // 65 x110y20 SB_BIG plane 1
20  // 66 x110y20 SB_DRIVE plane 2,1
48  // 67 x110y20 SB_BIG plane 2
12  // 68 x110y20 SB_BIG plane 2
D1  // 69 x110y20 SB_BIG plane 3
42  // 70 x110y20 SB_BIG plane 3
00  // 71 x110y20 SB_DRIVE plane 4,3
48  // 72 x110y20 SB_BIG plane 4
22  // 73 x110y20 SB_BIG plane 4
00  // 74 x110y20 SB_BIG plane 5
00  // 75 x110y20 SB_BIG plane 5
00  // 76 x110y20 SB_DRIVE plane 6,5
48  // 77 x110y20 SB_BIG plane 6
12  // 78 x110y20 SB_BIG plane 6
48  // 79 x110y20 SB_BIG plane 7
12  // 80 x110y20 SB_BIG plane 7
00  // 81 x110y20 SB_DRIVE plane 8,7
48  // 82 x110y20 SB_BIG plane 8
02  // 83 x110y20 SB_BIG plane 8
00  // 84 x110y20 SB_BIG plane 9
00  // 85 x110y20 SB_BIG plane 9
00  // 86 x110y20 SB_DRIVE plane 10,9
00  // 87 x110y20 SB_BIG plane 10
00  // 88 x110y20 SB_BIG plane 10
02  // 89 x110y20 SB_BIG plane 11
00  // 90 x110y20 SB_BIG plane 11
08  // 91 x110y20 SB_DRIVE plane 12,11
58  // 92 x110y20 SB_BIG plane 12
00  // 93 x110y20 SB_BIG plane 12
84  // 94 x109y19 SB_SML plane 1
80  // 95 x109y19 SB_SML plane 2,1
4A  // 96 x109y19 SB_SML plane 2
88  // 97 x109y19 SB_SML plane 3
82  // 98 x109y19 SB_SML plane 4,3
2A  // 99 x109y19 SB_SML plane 4
00  // 100 x109y19 SB_SML plane 5
90  // 101 x109y19 SB_SML plane 6,5
2B  // 102 x109y19 SB_SML plane 6
A8  // 103 x109y19 SB_SML plane 7
82  // 104 x109y19 SB_SML plane 8,7
2A  // 105 x109y19 SB_SML plane 8
00  // 106 x109y19 SB_SML plane 9
00  // 107 x109y19 SB_SML plane 10,9
00  // 108 x109y19 SB_SML plane 10
04  // 109 x109y19 SB_SML plane 11
22  // 110 x109y19 SB_SML plane 12,11
E2 // -- CRC low byte
EC // -- CRC high byte


// Config Latches on x111y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8998     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
38 // x_sel: 111
0A // y_sel: 19
E6 // -- CRC low byte
2B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 89A0
65 // Length: 101
36 // -- CRC low byte
0C // -- CRC high byte
00  //  0 x111y19 CPE[0]  _a718  C_///OR/
00  //  1 x111y19 CPE[1]
00  //  2 x111y19 CPE[2]
00  //  3 x111y19 CPE[3]
00  //  4 x111y19 CPE[4]
00  //  5 x111y19 CPE[5]
00  //  6 x111y19 CPE[6]
00  //  7 x111y19 CPE[7]
00  //  8 x111y19 CPE[8]
00  //  9 x111y19 CPE[9]
00  // 10 x111y20 CPE[0]
00  // 11 x111y20 CPE[1]
00  // 12 x111y20 CPE[2]
00  // 13 x111y20 CPE[3]
00  // 14 x111y20 CPE[4]
00  // 15 x111y20 CPE[5]
00  // 16 x111y20 CPE[6]
00  // 17 x111y20 CPE[7]
00  // 18 x111y20 CPE[8]
00  // 19 x111y20 CPE[9]
00  // 20 x112y19 CPE[0]
00  // 21 x112y19 CPE[1]
00  // 22 x112y19 CPE[2]
00  // 23 x112y19 CPE[3]
00  // 24 x112y19 CPE[4]
00  // 25 x112y19 CPE[5]
00  // 26 x112y19 CPE[6]
00  // 27 x112y19 CPE[7]
00  // 28 x112y19 CPE[8]
00  // 29 x112y19 CPE[9]
00  // 30 x112y20 CPE[0]
00  // 31 x112y20 CPE[1]
00  // 32 x112y20 CPE[2]
00  // 33 x112y20 CPE[3]
00  // 34 x112y20 CPE[4]
00  // 35 x112y20 CPE[5]
00  // 36 x112y20 CPE[6]
00  // 37 x112y20 CPE[7]
00  // 38 x112y20 CPE[8]
00  // 39 x112y20 CPE[9]
18  // 40 x111y19 INMUX plane 2,1
04  // 41 x111y19 INMUX plane 4,3
08  // 42 x111y19 INMUX plane 6,5
00  // 43 x111y19 INMUX plane 8,7
00  // 44 x111y19 INMUX plane 10,9
03  // 45 x111y19 INMUX plane 12,11
00  // 46 x111y20 INMUX plane 2,1
00  // 47 x111y20 INMUX plane 4,3
00  // 48 x111y20 INMUX plane 6,5
18  // 49 x111y20 INMUX plane 8,7
00  // 50 x111y20 INMUX plane 10,9
08  // 51 x111y20 INMUX plane 12,11
00  // 52 x112y19 INMUX plane 2,1
00  // 53 x112y19 INMUX plane 4,3
40  // 54 x112y19 INMUX plane 6,5
00  // 55 x112y19 INMUX plane 8,7
40  // 56 x112y19 INMUX plane 10,9
00  // 57 x112y19 INMUX plane 12,11
00  // 58 x112y20 INMUX plane 2,1
00  // 59 x112y20 INMUX plane 4,3
40  // 60 x112y20 INMUX plane 6,5
00  // 61 x112y20 INMUX plane 8,7
40  // 62 x112y20 INMUX plane 10,9
08  // 63 x112y20 INMUX plane 12,11
48  // 64 x111y19 SB_BIG plane 1
12  // 65 x111y19 SB_BIG plane 1
00  // 66 x111y19 SB_DRIVE plane 2,1
00  // 67 x111y19 SB_BIG plane 2
00  // 68 x111y19 SB_BIG plane 2
00  // 69 x111y19 SB_BIG plane 3
00  // 70 x111y19 SB_BIG plane 3
00  // 71 x111y19 SB_DRIVE plane 4,3
00  // 72 x111y19 SB_BIG plane 4
30  // 73 x111y19 SB_BIG plane 4
48  // 74 x111y19 SB_BIG plane 5
12  // 75 x111y19 SB_BIG plane 5
00  // 76 x111y19 SB_DRIVE plane 6,5
00  // 77 x111y19 SB_BIG plane 6
00  // 78 x111y19 SB_BIG plane 6
00  // 79 x111y19 SB_BIG plane 7
00  // 80 x111y19 SB_BIG plane 7
00  // 81 x111y19 SB_DRIVE plane 8,7
00  // 82 x111y19 SB_BIG plane 8
00  // 83 x111y19 SB_BIG plane 8
00  // 84 x111y19 SB_BIG plane 9
00  // 85 x111y19 SB_BIG plane 9
00  // 86 x111y19 SB_DRIVE plane 10,9
00  // 87 x111y19 SB_BIG plane 10
00  // 88 x111y19 SB_BIG plane 10
00  // 89 x111y19 SB_BIG plane 11
00  // 90 x111y19 SB_BIG plane 11
00  // 91 x111y19 SB_DRIVE plane 12,11
00  // 92 x111y19 SB_BIG plane 12
00  // 93 x111y19 SB_BIG plane 12
A8  // 94 x112y20 SB_SML plane 1
02  // 95 x112y20 SB_SML plane 2,1
00  // 96 x112y20 SB_SML plane 2
04  // 97 x112y20 SB_SML plane 3
02  // 98 x112y20 SB_SML plane 4,3
00  // 99 x112y20 SB_SML plane 4
A8  // 100 x112y20 SB_SML plane 5
29 // -- CRC low byte
F0 // -- CRC high byte


// Config Latches on x123y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8A0B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3E // x_sel: 123
0A // y_sel: 19
36 // -- CRC low byte
7F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8A13
4A // Length: 74
C3 // -- CRC low byte
D5 // -- CRC high byte
00  //  0 x123y19 CPE[0]
00  //  1 x123y19 CPE[1]
00  //  2 x123y19 CPE[2]
00  //  3 x123y19 CPE[3]
00  //  4 x123y19 CPE[4]
00  //  5 x123y19 CPE[5]
00  //  6 x123y19 CPE[6]
00  //  7 x123y19 CPE[7]
00  //  8 x123y19 CPE[8]
00  //  9 x123y19 CPE[9]
00  // 10 x123y20 CPE[0]
00  // 11 x123y20 CPE[1]
00  // 12 x123y20 CPE[2]
00  // 13 x123y20 CPE[3]
00  // 14 x123y20 CPE[4]
00  // 15 x123y20 CPE[5]
00  // 16 x123y20 CPE[6]
00  // 17 x123y20 CPE[7]
00  // 18 x123y20 CPE[8]
00  // 19 x123y20 CPE[9]
00  // 20 x124y19 CPE[0]
00  // 21 x124y19 CPE[1]
00  // 22 x124y19 CPE[2]
00  // 23 x124y19 CPE[3]
00  // 24 x124y19 CPE[4]
00  // 25 x124y19 CPE[5]
00  // 26 x124y19 CPE[6]
00  // 27 x124y19 CPE[7]
00  // 28 x124y19 CPE[8]
00  // 29 x124y19 CPE[9]
00  // 30 x124y20 CPE[0]
00  // 31 x124y20 CPE[1]
00  // 32 x124y20 CPE[2]
00  // 33 x124y20 CPE[3]
00  // 34 x124y20 CPE[4]
00  // 35 x124y20 CPE[5]
00  // 36 x124y20 CPE[6]
00  // 37 x124y20 CPE[7]
00  // 38 x124y20 CPE[8]
00  // 39 x124y20 CPE[9]
00  // 40 x123y19 INMUX plane 2,1
00  // 41 x123y19 INMUX plane 4,3
00  // 42 x123y19 INMUX plane 6,5
00  // 43 x123y19 INMUX plane 8,7
00  // 44 x123y19 INMUX plane 10,9
00  // 45 x123y19 INMUX plane 12,11
00  // 46 x123y20 INMUX plane 2,1
00  // 47 x123y20 INMUX plane 4,3
00  // 48 x123y20 INMUX plane 6,5
00  // 49 x123y20 INMUX plane 8,7
00  // 50 x123y20 INMUX plane 10,9
00  // 51 x123y20 INMUX plane 12,11
00  // 52 x124y19 INMUX plane 2,1
00  // 53 x124y19 INMUX plane 4,3
00  // 54 x124y19 INMUX plane 6,5
00  // 55 x124y19 INMUX plane 8,7
00  // 56 x124y19 INMUX plane 10,9
00  // 57 x124y19 INMUX plane 12,11
00  // 58 x124y20 INMUX plane 2,1
00  // 59 x124y20 INMUX plane 4,3
00  // 60 x124y20 INMUX plane 6,5
00  // 61 x124y20 INMUX plane 8,7
00  // 62 x124y20 INMUX plane 10,9
00  // 63 x124y20 INMUX plane 12,11
00  // 64 x123y19 SB_BIG plane 1
00  // 65 x123y19 SB_BIG plane 1
00  // 66 x123y19 SB_DRIVE plane 2,1
00  // 67 x123y19 SB_BIG plane 2
00  // 68 x123y19 SB_BIG plane 2
00  // 69 x123y19 SB_BIG plane 3
00  // 70 x123y19 SB_BIG plane 3
00  // 71 x123y19 SB_DRIVE plane 4,3
C0  // 72 x123y19 SB_BIG plane 4
01  // 73 x123y19 SB_BIG plane 4
57 // -- CRC low byte
2B // -- CRC high byte


// Config Latches on x161y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8A63     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
0A // y_sel: 19
AB // -- CRC low byte
99 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8A6B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y19
00  // 14 right_edge_EN1 at x163y19
00  // 15 right_edge_EN2 at x163y19
00  // 16 right_edge_EN0 at x163y20
00  // 17 right_edge_EN1 at x163y20
00  // 18 right_edge_EN2 at x163y20
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y20 SB_BIG plane 1
12  // 65 x162y20 SB_BIG plane 1
00  // 66 x162y20 SB_DRIVE plane 2,1
48  // 67 x162y20 SB_BIG plane 2
12  // 68 x162y20 SB_BIG plane 2
48  // 69 x162y20 SB_BIG plane 3
12  // 70 x162y20 SB_BIG plane 3
00  // 71 x162y20 SB_DRIVE plane 4,3
48  // 72 x162y20 SB_BIG plane 4
12  // 73 x162y20 SB_BIG plane 4
48  // 74 x162y20 SB_BIG plane 5
12  // 75 x162y20 SB_BIG plane 5
00  // 76 x162y20 SB_DRIVE plane 6,5
48  // 77 x162y20 SB_BIG plane 6
12  // 78 x162y20 SB_BIG plane 6
48  // 79 x162y20 SB_BIG plane 7
12  // 80 x162y20 SB_BIG plane 7
00  // 81 x162y20 SB_DRIVE plane 8,7
48  // 82 x162y20 SB_BIG plane 8
12  // 83 x162y20 SB_BIG plane 8
48  // 84 x162y20 SB_BIG plane 9
12  // 85 x162y20 SB_BIG plane 9
00  // 86 x162y20 SB_DRIVE plane 10,9
48  // 87 x162y20 SB_BIG plane 10
12  // 88 x162y20 SB_BIG plane 10
48  // 89 x162y20 SB_BIG plane 11
12  // 90 x162y20 SB_BIG plane 11
00  // 91 x162y20 SB_DRIVE plane 12,11
48  // 92 x162y20 SB_BIG plane 12
12  // 93 x162y20 SB_BIG plane 12
A8  // 94 x161y19 SB_SML plane 1
82  // 95 x161y19 SB_SML plane 2,1
2A  // 96 x161y19 SB_SML plane 2
A8  // 97 x161y19 SB_SML plane 3
82  // 98 x161y19 SB_SML plane 4,3
2A  // 99 x161y19 SB_SML plane 4
A8  // 100 x161y19 SB_SML plane 5
82  // 101 x161y19 SB_SML plane 6,5
2A  // 102 x161y19 SB_SML plane 6
A8  // 103 x161y19 SB_SML plane 7
82  // 104 x161y19 SB_SML plane 8,7
2A  // 105 x161y19 SB_SML plane 8
A8  // 106 x161y19 SB_SML plane 9
82  // 107 x161y19 SB_SML plane 10,9
2A  // 108 x161y19 SB_SML plane 10
A8  // 109 x161y19 SB_SML plane 11
82  // 110 x161y19 SB_SML plane 12,11
2A  // 111 x161y19 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8AE1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
0B // y_sel: 21
0D // -- CRC low byte
42 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8AE9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y21
00  // 14 left_edge_EN1 at x-2y21
00  // 15 left_edge_EN2 at x-2y21
00  // 16 left_edge_EN0 at x-2y22
00  // 17 left_edge_EN1 at x-2y22
00  // 18 left_edge_EN2 at x-2y22
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y22 SB_BIG plane 1
12  // 65 x0y22 SB_BIG plane 1
00  // 66 x0y22 SB_DRIVE plane 2,1
48  // 67 x0y22 SB_BIG plane 2
12  // 68 x0y22 SB_BIG plane 2
48  // 69 x0y22 SB_BIG plane 3
12  // 70 x0y22 SB_BIG plane 3
00  // 71 x0y22 SB_DRIVE plane 4,3
48  // 72 x0y22 SB_BIG plane 4
12  // 73 x0y22 SB_BIG plane 4
48  // 74 x0y22 SB_BIG plane 5
12  // 75 x0y22 SB_BIG plane 5
00  // 76 x0y22 SB_DRIVE plane 6,5
48  // 77 x0y22 SB_BIG plane 6
12  // 78 x0y22 SB_BIG plane 6
48  // 79 x0y22 SB_BIG plane 7
12  // 80 x0y22 SB_BIG plane 7
00  // 81 x0y22 SB_DRIVE plane 8,7
48  // 82 x0y22 SB_BIG plane 8
12  // 83 x0y22 SB_BIG plane 8
48  // 84 x0y22 SB_BIG plane 9
12  // 85 x0y22 SB_BIG plane 9
00  // 86 x0y22 SB_DRIVE plane 10,9
48  // 87 x0y22 SB_BIG plane 10
12  // 88 x0y22 SB_BIG plane 10
48  // 89 x0y22 SB_BIG plane 11
12  // 90 x0y22 SB_BIG plane 11
00  // 91 x0y22 SB_DRIVE plane 12,11
48  // 92 x0y22 SB_BIG plane 12
12  // 93 x0y22 SB_BIG plane 12
A8  // 94 x-1y21 SB_SML plane 1
82  // 95 x-1y21 SB_SML plane 2,1
2A  // 96 x-1y21 SB_SML plane 2
A8  // 97 x-1y21 SB_SML plane 3
82  // 98 x-1y21 SB_SML plane 4,3
2A  // 99 x-1y21 SB_SML plane 4
A8  // 100 x-1y21 SB_SML plane 5
82  // 101 x-1y21 SB_SML plane 6,5
2A  // 102 x-1y21 SB_SML plane 6
A8  // 103 x-1y21 SB_SML plane 7
82  // 104 x-1y21 SB_SML plane 8,7
2A  // 105 x-1y21 SB_SML plane 8
A8  // 106 x-1y21 SB_SML plane 9
82  // 107 x-1y21 SB_SML plane 10,9
2A  // 108 x-1y21 SB_SML plane 10
A8  // 109 x-1y21 SB_SML plane 11
82  // 110 x-1y21 SB_SML plane 12,11
2A  // 111 x-1y21 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x87y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8B5F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2C // x_sel: 87
0B // y_sel: 21
9E // -- CRC low byte
C8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8B67
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x87y21 CPE[0]
00  //  1 x87y21 CPE[1]
00  //  2 x87y21 CPE[2]
00  //  3 x87y21 CPE[3]
00  //  4 x87y21 CPE[4]
00  //  5 x87y21 CPE[5]
00  //  6 x87y21 CPE[6]
00  //  7 x87y21 CPE[7]
00  //  8 x87y21 CPE[8]
00  //  9 x87y21 CPE[9]
00  // 10 x87y22 CPE[0]
00  // 11 x87y22 CPE[1]
00  // 12 x87y22 CPE[2]
00  // 13 x87y22 CPE[3]
00  // 14 x87y22 CPE[4]
00  // 15 x87y22 CPE[5]
00  // 16 x87y22 CPE[6]
00  // 17 x87y22 CPE[7]
00  // 18 x87y22 CPE[8]
00  // 19 x87y22 CPE[9]
00  // 20 x88y21 CPE[0]
00  // 21 x88y21 CPE[1]
00  // 22 x88y21 CPE[2]
00  // 23 x88y21 CPE[3]
00  // 24 x88y21 CPE[4]
00  // 25 x88y21 CPE[5]
00  // 26 x88y21 CPE[6]
00  // 27 x88y21 CPE[7]
00  // 28 x88y21 CPE[8]
00  // 29 x88y21 CPE[9]
00  // 30 x88y22 CPE[0]
00  // 31 x88y22 CPE[1]
00  // 32 x88y22 CPE[2]
00  // 33 x88y22 CPE[3]
00  // 34 x88y22 CPE[4]
00  // 35 x88y22 CPE[5]
00  // 36 x88y22 CPE[6]
00  // 37 x88y22 CPE[7]
00  // 38 x88y22 CPE[8]
00  // 39 x88y22 CPE[9]
00  // 40 x87y21 INMUX plane 2,1
00  // 41 x87y21 INMUX plane 4,3
00  // 42 x87y21 INMUX plane 6,5
00  // 43 x87y21 INMUX plane 8,7
00  // 44 x87y21 INMUX plane 10,9
00  // 45 x87y21 INMUX plane 12,11
00  // 46 x87y22 INMUX plane 2,1
00  // 47 x87y22 INMUX plane 4,3
00  // 48 x87y22 INMUX plane 6,5
08  // 49 x87y22 INMUX plane 8,7
00  // 50 x87y22 INMUX plane 10,9
00  // 51 x87y22 INMUX plane 12,11
00  // 52 x88y21 INMUX plane 2,1
00  // 53 x88y21 INMUX plane 4,3
00  // 54 x88y21 INMUX plane 6,5
21  // 55 x88y21 INMUX plane 8,7
00  // 56 x88y21 INMUX plane 10,9
00  // 57 x88y21 INMUX plane 12,11
00  // 58 x88y22 INMUX plane 2,1
00  // 59 x88y22 INMUX plane 4,3
00  // 60 x88y22 INMUX plane 6,5
09  // 61 x88y22 INMUX plane 8,7
00  // 62 x88y22 INMUX plane 10,9
00  // 63 x88y22 INMUX plane 12,11
00  // 64 x88y22 SB_BIG plane 1
00  // 65 x88y22 SB_BIG plane 1
00  // 66 x88y22 SB_DRIVE plane 2,1
00  // 67 x88y22 SB_BIG plane 2
00  // 68 x88y22 SB_BIG plane 2
00  // 69 x88y22 SB_BIG plane 3
00  // 70 x88y22 SB_BIG plane 3
00  // 71 x88y22 SB_DRIVE plane 4,3
00  // 72 x88y22 SB_BIG plane 4
00  // 73 x88y22 SB_BIG plane 4
00  // 74 x88y22 SB_BIG plane 5
00  // 75 x88y22 SB_BIG plane 5
00  // 76 x88y22 SB_DRIVE plane 6,5
00  // 77 x88y22 SB_BIG plane 6
00  // 78 x88y22 SB_BIG plane 6
C0  // 79 x88y22 SB_BIG plane 7
00  // 80 x88y22 SB_BIG plane 7
00  // 81 x88y22 SB_DRIVE plane 8,7
00  // 82 x88y22 SB_BIG plane 8
00  // 83 x88y22 SB_BIG plane 8
00  // 84 x88y22 SB_BIG plane 9
00  // 85 x88y22 SB_BIG plane 9
00  // 86 x88y22 SB_DRIVE plane 10,9
00  // 87 x88y22 SB_BIG plane 10
00  // 88 x88y22 SB_BIG plane 10
00  // 89 x88y22 SB_BIG plane 11
00  // 90 x88y22 SB_BIG plane 11
00  // 91 x88y22 SB_DRIVE plane 12,11
00  // 92 x88y22 SB_BIG plane 12
00  // 93 x88y22 SB_BIG plane 12
00  // 94 x87y21 SB_SML plane 1
00  // 95 x87y21 SB_SML plane 2,1
00  // 96 x87y21 SB_SML plane 2
00  // 97 x87y21 SB_SML plane 3
00  // 98 x87y21 SB_SML plane 4,3
00  // 99 x87y21 SB_SML plane 4
00  // 100 x87y21 SB_SML plane 5
00  // 101 x87y21 SB_SML plane 6,5
00  // 102 x87y21 SB_SML plane 6
00  // 103 x87y21 SB_SML plane 7
60  // 104 x87y21 SB_SML plane 8,7
02  // 105 x87y21 SB_SML plane 8
0B // -- CRC low byte
45 // -- CRC high byte


// Config Latches on x89y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8BD7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
0B // y_sel: 21
46 // -- CRC low byte
D1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8BDF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x89y21 CPE[0]  _a289  C_AND////    _a382  C_///AND/D
00  //  1 x89y21 CPE[1]
00  //  2 x89y21 CPE[2]
00  //  3 x89y21 CPE[3]
00  //  4 x89y21 CPE[4]
00  //  5 x89y21 CPE[5]
00  //  6 x89y21 CPE[6]
00  //  7 x89y21 CPE[7]
00  //  8 x89y21 CPE[8]
00  //  9 x89y21 CPE[9]
00  // 10 x89y22 CPE[0]  _a283  C_AND////    
00  // 11 x89y22 CPE[1]
00  // 12 x89y22 CPE[2]
00  // 13 x89y22 CPE[3]
00  // 14 x89y22 CPE[4]
00  // 15 x89y22 CPE[5]
00  // 16 x89y22 CPE[6]
00  // 17 x89y22 CPE[7]
00  // 18 x89y22 CPE[8]
00  // 19 x89y22 CPE[9]
00  // 20 x90y21 CPE[0]  _a835  C_////Bridge
00  // 21 x90y21 CPE[1]
00  // 22 x90y21 CPE[2]
00  // 23 x90y21 CPE[3]
00  // 24 x90y21 CPE[4]
00  // 25 x90y21 CPE[5]
00  // 26 x90y21 CPE[6]
00  // 27 x90y21 CPE[7]
00  // 28 x90y21 CPE[8]
00  // 29 x90y21 CPE[9]
00  // 30 x90y22 CPE[0]  _a409  C_///AND/D
00  // 31 x90y22 CPE[1]
00  // 32 x90y22 CPE[2]
00  // 33 x90y22 CPE[3]
00  // 34 x90y22 CPE[4]
00  // 35 x90y22 CPE[5]
00  // 36 x90y22 CPE[6]
00  // 37 x90y22 CPE[7]
00  // 38 x90y22 CPE[8]
00  // 39 x90y22 CPE[9]
28  // 40 x89y21 INMUX plane 2,1
00  // 41 x89y21 INMUX plane 4,3
0B  // 42 x89y21 INMUX plane 6,5
24  // 43 x89y21 INMUX plane 8,7
01  // 44 x89y21 INMUX plane 10,9
00  // 45 x89y21 INMUX plane 12,11
00  // 46 x89y22 INMUX plane 2,1
00  // 47 x89y22 INMUX plane 4,3
0B  // 48 x89y22 INMUX plane 6,5
24  // 49 x89y22 INMUX plane 8,7
00  // 50 x89y22 INMUX plane 10,9
00  // 51 x89y22 INMUX plane 12,11
00  // 52 x90y21 INMUX plane 2,1
01  // 53 x90y21 INMUX plane 4,3
43  // 54 x90y21 INMUX plane 6,5
80  // 55 x90y21 INMUX plane 8,7
40  // 56 x90y21 INMUX plane 10,9
40  // 57 x90y21 INMUX plane 12,11
28  // 58 x90y22 INMUX plane 2,1
05  // 59 x90y22 INMUX plane 4,3
40  // 60 x90y22 INMUX plane 6,5
80  // 61 x90y22 INMUX plane 8,7
01  // 62 x90y22 INMUX plane 10,9
85  // 63 x90y22 INMUX plane 12,11
08  // 64 x89y21 SB_BIG plane 1
12  // 65 x89y21 SB_BIG plane 1
00  // 66 x89y21 SB_DRIVE plane 2,1
48  // 67 x89y21 SB_BIG plane 2
12  // 68 x89y21 SB_BIG plane 2
08  // 69 x89y21 SB_BIG plane 3
12  // 70 x89y21 SB_BIG plane 3
00  // 71 x89y21 SB_DRIVE plane 4,3
48  // 72 x89y21 SB_BIG plane 4
12  // 73 x89y21 SB_BIG plane 4
48  // 74 x89y21 SB_BIG plane 5
22  // 75 x89y21 SB_BIG plane 5
00  // 76 x89y21 SB_DRIVE plane 6,5
88  // 77 x89y21 SB_BIG plane 6
12  // 78 x89y21 SB_BIG plane 6
48  // 79 x89y21 SB_BIG plane 7
12  // 80 x89y21 SB_BIG plane 7
00  // 81 x89y21 SB_DRIVE plane 8,7
48  // 82 x89y21 SB_BIG plane 8
12  // 83 x89y21 SB_BIG plane 8
C8  // 84 x89y21 SB_BIG plane 9
13  // 85 x89y21 SB_BIG plane 9
28  // 86 x89y21 SB_DRIVE plane 10,9
88  // 87 x89y21 SB_BIG plane 10
22  // 88 x89y21 SB_BIG plane 10
54  // 89 x89y21 SB_BIG plane 11
24  // 90 x89y21 SB_BIG plane 11
00  // 91 x89y21 SB_DRIVE plane 12,11
08  // 92 x89y21 SB_BIG plane 12
12  // 93 x89y21 SB_BIG plane 12
A8  // 94 x90y22 SB_SML plane 1
82  // 95 x90y22 SB_SML plane 2,1
2A  // 96 x90y22 SB_SML plane 2
A8  // 97 x90y22 SB_SML plane 3
02  // 98 x90y22 SB_SML plane 4,3
50  // 99 x90y22 SB_SML plane 4
A8  // 100 x90y22 SB_SML plane 5
84  // 101 x90y22 SB_SML plane 6,5
2A  // 102 x90y22 SB_SML plane 6
A8  // 103 x90y22 SB_SML plane 7
22  // 104 x90y22 SB_SML plane 8,7
35  // 105 x90y22 SB_SML plane 8
C8  // 106 x90y22 SB_SML plane 9
82  // 107 x90y22 SB_SML plane 10,9
2A  // 108 x90y22 SB_SML plane 10
52  // 109 x90y22 SB_SML plane 11
84  // 110 x90y22 SB_SML plane 12,11
2E  // 111 x90y22 SB_SML plane 12
D2 // -- CRC low byte
FF // -- CRC high byte


// Config Latches on x91y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8C55     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
0B // y_sel: 21
2E // -- CRC low byte
FB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8C5D
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x91y21 CPE[0]
00  //  1 x91y21 CPE[1]
00  //  2 x91y21 CPE[2]
00  //  3 x91y21 CPE[3]
00  //  4 x91y21 CPE[4]
00  //  5 x91y21 CPE[5]
00  //  6 x91y21 CPE[6]
00  //  7 x91y21 CPE[7]
00  //  8 x91y21 CPE[8]
00  //  9 x91y21 CPE[9]
00  // 10 x91y22 CPE[0]
00  // 11 x91y22 CPE[1]
00  // 12 x91y22 CPE[2]
00  // 13 x91y22 CPE[3]
00  // 14 x91y22 CPE[4]
00  // 15 x91y22 CPE[5]
00  // 16 x91y22 CPE[6]
00  // 17 x91y22 CPE[7]
00  // 18 x91y22 CPE[8]
00  // 19 x91y22 CPE[9]
00  // 20 x92y21 CPE[0]  net1 = net2: _a309  C_ADDF2/D//ADDF2/
00  // 21 x92y21 CPE[1]
00  // 22 x92y21 CPE[2]
00  // 23 x92y21 CPE[3]
00  // 24 x92y21 CPE[4]
00  // 25 x92y21 CPE[5]
00  // 26 x92y21 CPE[6]
00  // 27 x92y21 CPE[7]
00  // 28 x92y21 CPE[8]
00  // 29 x92y21 CPE[9]
00  // 30 x92y22 CPE[0]  net1 = net2: _a311  C_ADDF2/D//ADDF2/
00  // 31 x92y22 CPE[1]
00  // 32 x92y22 CPE[2]
00  // 33 x92y22 CPE[3]
00  // 34 x92y22 CPE[4]
00  // 35 x92y22 CPE[5]
00  // 36 x92y22 CPE[6]
00  // 37 x92y22 CPE[7]
00  // 38 x92y22 CPE[8]
00  // 39 x92y22 CPE[9]
00  // 40 x91y21 INMUX plane 2,1
00  // 41 x91y21 INMUX plane 4,3
00  // 42 x91y21 INMUX plane 6,5
20  // 43 x91y21 INMUX plane 8,7
00  // 44 x91y21 INMUX plane 10,9
00  // 45 x91y21 INMUX plane 12,11
00  // 46 x91y22 INMUX plane 2,1
08  // 47 x91y22 INMUX plane 4,3
00  // 48 x91y22 INMUX plane 6,5
00  // 49 x91y22 INMUX plane 8,7
00  // 50 x91y22 INMUX plane 10,9
10  // 51 x91y22 INMUX plane 12,11
05  // 52 x92y21 INMUX plane 2,1
00  // 53 x92y21 INMUX plane 4,3
00  // 54 x92y21 INMUX plane 6,5
08  // 55 x92y21 INMUX plane 8,7
01  // 56 x92y21 INMUX plane 10,9
04  // 57 x92y21 INMUX plane 12,11
02  // 58 x92y22 INMUX plane 2,1
08  // 59 x92y22 INMUX plane 4,3
00  // 60 x92y22 INMUX plane 6,5
20  // 61 x92y22 INMUX plane 8,7
01  // 62 x92y22 INMUX plane 10,9
05  // 63 x92y22 INMUX plane 12,11
00  // 64 x92y22 SB_BIG plane 1
00  // 65 x92y22 SB_BIG plane 1
00  // 66 x92y22 SB_DRIVE plane 2,1
00  // 67 x92y22 SB_BIG plane 2
00  // 68 x92y22 SB_BIG plane 2
48  // 69 x92y22 SB_BIG plane 3
12  // 70 x92y22 SB_BIG plane 3
00  // 71 x92y22 SB_DRIVE plane 4,3
48  // 72 x92y22 SB_BIG plane 4
12  // 73 x92y22 SB_BIG plane 4
00  // 74 x92y22 SB_BIG plane 5
00  // 75 x92y22 SB_BIG plane 5
00  // 76 x92y22 SB_DRIVE plane 6,5
00  // 77 x92y22 SB_BIG plane 6
00  // 78 x92y22 SB_BIG plane 6
48  // 79 x92y22 SB_BIG plane 7
12  // 80 x92y22 SB_BIG plane 7
00  // 81 x92y22 SB_DRIVE plane 8,7
48  // 82 x92y22 SB_BIG plane 8
10  // 83 x92y22 SB_BIG plane 8
C9  // 84 x92y22 SB_BIG plane 9
01  // 85 x92y22 SB_BIG plane 9
00  // 86 x92y22 SB_DRIVE plane 10,9
00  // 87 x92y22 SB_BIG plane 10
00  // 88 x92y22 SB_BIG plane 10
00  // 89 x92y22 SB_BIG plane 11
00  // 90 x92y22 SB_BIG plane 11
00  // 91 x92y22 SB_DRIVE plane 12,11
03  // 92 x92y22 SB_BIG plane 12
24  // 93 x92y22 SB_BIG plane 12
00  // 94 x91y21 SB_SML plane 1
00  // 95 x91y21 SB_SML plane 2,1
00  // 96 x91y21 SB_SML plane 2
A8  // 97 x91y21 SB_SML plane 3
80  // 98 x91y21 SB_SML plane 4,3
2A  // 99 x91y21 SB_SML plane 4
00  // 100 x91y21 SB_SML plane 5
00  // 101 x91y21 SB_SML plane 6,5
00  // 102 x91y21 SB_SML plane 6
A1  // 103 x91y21 SB_SML plane 7
12  // 104 x91y21 SB_SML plane 8,7
2A  // 105 x91y21 SB_SML plane 8
2C // -- CRC low byte
96 // -- CRC high byte


// Config Latches on x93y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8CCD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
0B // y_sel: 21
F6 // -- CRC low byte
E2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8CD5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x93y21 CPE[0]  _a403  C_AND/D///    _a10  C_///AND/
00  //  1 x93y21 CPE[1]
00  //  2 x93y21 CPE[2]
00  //  3 x93y21 CPE[3]
00  //  4 x93y21 CPE[4]
00  //  5 x93y21 CPE[5]
00  //  6 x93y21 CPE[6]
00  //  7 x93y21 CPE[7]
00  //  8 x93y21 CPE[8]
00  //  9 x93y21 CPE[9]
00  // 10 x93y22 CPE[0]
00  // 11 x93y22 CPE[1]
00  // 12 x93y22 CPE[2]
00  // 13 x93y22 CPE[3]
00  // 14 x93y22 CPE[4]
00  // 15 x93y22 CPE[5]
00  // 16 x93y22 CPE[6]
00  // 17 x93y22 CPE[7]
00  // 18 x93y22 CPE[8]
00  // 19 x93y22 CPE[9]
00  // 20 x94y21 CPE[0]
00  // 21 x94y21 CPE[1]
00  // 22 x94y21 CPE[2]
00  // 23 x94y21 CPE[3]
00  // 24 x94y21 CPE[4]
00  // 25 x94y21 CPE[5]
00  // 26 x94y21 CPE[6]
00  // 27 x94y21 CPE[7]
00  // 28 x94y21 CPE[8]
00  // 29 x94y21 CPE[9]
00  // 30 x94y22 CPE[0]  _a405  C_AND/D///    
00  // 31 x94y22 CPE[1]
00  // 32 x94y22 CPE[2]
00  // 33 x94y22 CPE[3]
00  // 34 x94y22 CPE[4]
00  // 35 x94y22 CPE[5]
00  // 36 x94y22 CPE[6]
00  // 37 x94y22 CPE[7]
00  // 38 x94y22 CPE[8]
00  // 39 x94y22 CPE[9]
18  // 40 x93y21 INMUX plane 2,1
2D  // 41 x93y21 INMUX plane 4,3
05  // 42 x93y21 INMUX plane 6,5
01  // 43 x93y21 INMUX plane 8,7
01  // 44 x93y21 INMUX plane 10,9
04  // 45 x93y21 INMUX plane 12,11
01  // 46 x93y22 INMUX plane 2,1
00  // 47 x93y22 INMUX plane 4,3
02  // 48 x93y22 INMUX plane 6,5
00  // 49 x93y22 INMUX plane 8,7
02  // 50 x93y22 INMUX plane 10,9
00  // 51 x93y22 INMUX plane 12,11
03  // 52 x94y21 INMUX plane 2,1
05  // 53 x94y21 INMUX plane 4,3
40  // 54 x94y21 INMUX plane 6,5
4A  // 55 x94y21 INMUX plane 8,7
41  // 56 x94y21 INMUX plane 10,9
42  // 57 x94y21 INMUX plane 12,11
00  // 58 x94y22 INMUX plane 2,1
2D  // 59 x94y22 INMUX plane 4,3
41  // 60 x94y22 INMUX plane 6,5
45  // 61 x94y22 INMUX plane 8,7
40  // 62 x94y22 INMUX plane 10,9
C4  // 63 x94y22 INMUX plane 12,11
C0  // 64 x93y21 SB_BIG plane 1
04  // 65 x93y21 SB_BIG plane 1
20  // 66 x93y21 SB_DRIVE plane 2,1
80  // 67 x93y21 SB_BIG plane 2
00  // 68 x93y21 SB_BIG plane 2
00  // 69 x93y21 SB_BIG plane 3
00  // 70 x93y21 SB_BIG plane 3
00  // 71 x93y21 SB_DRIVE plane 4,3
48  // 72 x93y21 SB_BIG plane 4
12  // 73 x93y21 SB_BIG plane 4
48  // 74 x93y21 SB_BIG plane 5
12  // 75 x93y21 SB_BIG plane 5
00  // 76 x93y21 SB_DRIVE plane 6,5
00  // 77 x93y21 SB_BIG plane 6
00  // 78 x93y21 SB_BIG plane 6
00  // 79 x93y21 SB_BIG plane 7
00  // 80 x93y21 SB_BIG plane 7
00  // 81 x93y21 SB_DRIVE plane 8,7
48  // 82 x93y21 SB_BIG plane 8
12  // 83 x93y21 SB_BIG plane 8
C9  // 84 x93y21 SB_BIG plane 9
01  // 85 x93y21 SB_BIG plane 9
28  // 86 x93y21 SB_DRIVE plane 10,9
42  // 87 x93y21 SB_BIG plane 10
04  // 88 x93y21 SB_BIG plane 10
00  // 89 x93y21 SB_BIG plane 11
00  // 90 x93y21 SB_BIG plane 11
00  // 91 x93y21 SB_DRIVE plane 12,11
42  // 92 x93y21 SB_BIG plane 12
08  // 93 x93y21 SB_BIG plane 12
36  // 94 x94y22 SB_SML plane 1
06  // 95 x94y22 SB_SML plane 2,1
00  // 96 x94y22 SB_SML plane 2
00  // 97 x94y22 SB_SML plane 3
80  // 98 x94y22 SB_SML plane 4,3
2A  // 99 x94y22 SB_SML plane 4
88  // 100 x94y22 SB_SML plane 5
01  // 101 x94y22 SB_SML plane 6,5
00  // 102 x94y22 SB_SML plane 6
6B  // 103 x94y22 SB_SML plane 7
84  // 104 x94y22 SB_SML plane 8,7
2A  // 105 x94y22 SB_SML plane 8
00  // 106 x94y22 SB_SML plane 9
00  // 107 x94y22 SB_SML plane 10,9
06  // 108 x94y22 SB_SML plane 10
00  // 109 x94y22 SB_SML plane 11
00  // 110 x94y22 SB_SML plane 12,11
40  // 111 x94y22 SB_SML plane 12
30 // -- CRC low byte
31 // -- CRC high byte


// Config Latches on x95y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8D4B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
0B // y_sel: 21
AF // -- CRC low byte
F4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8D53
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x95y21 CPE[0]  _a45  C_AND////    _a543  C_///AND/D
00  //  1 x95y21 CPE[1]
00  //  2 x95y21 CPE[2]
00  //  3 x95y21 CPE[3]
00  //  4 x95y21 CPE[4]
00  //  5 x95y21 CPE[5]
00  //  6 x95y21 CPE[6]
00  //  7 x95y21 CPE[7]
00  //  8 x95y21 CPE[8]
00  //  9 x95y21 CPE[9]
00  // 10 x95y22 CPE[0]  _a259  C_ORAND////    
00  // 11 x95y22 CPE[1]
00  // 12 x95y22 CPE[2]
00  // 13 x95y22 CPE[3]
00  // 14 x95y22 CPE[4]
00  // 15 x95y22 CPE[5]
00  // 16 x95y22 CPE[6]
00  // 17 x95y22 CPE[7]
00  // 18 x95y22 CPE[8]
00  // 19 x95y22 CPE[9]
00  // 20 x96y21 CPE[0]  _a63  C_AND////    
00  // 21 x96y21 CPE[1]
00  // 22 x96y21 CPE[2]
00  // 23 x96y21 CPE[3]
00  // 24 x96y21 CPE[4]
00  // 25 x96y21 CPE[5]
00  // 26 x96y21 CPE[6]
00  // 27 x96y21 CPE[7]
00  // 28 x96y21 CPE[8]
00  // 29 x96y21 CPE[9]
00  // 30 x96y22 CPE[0]  _a588  C_///AND/D
00  // 31 x96y22 CPE[1]
00  // 32 x96y22 CPE[2]
00  // 33 x96y22 CPE[3]
00  // 34 x96y22 CPE[4]
00  // 35 x96y22 CPE[5]
00  // 36 x96y22 CPE[6]
00  // 37 x96y22 CPE[7]
00  // 38 x96y22 CPE[8]
00  // 39 x96y22 CPE[9]
01  // 40 x95y21 INMUX plane 2,1
31  // 41 x95y21 INMUX plane 4,3
00  // 42 x95y21 INMUX plane 6,5
2B  // 43 x95y21 INMUX plane 8,7
08  // 44 x95y21 INMUX plane 10,9
05  // 45 x95y21 INMUX plane 12,11
3F  // 46 x95y22 INMUX plane 2,1
3A  // 47 x95y22 INMUX plane 4,3
31  // 48 x95y22 INMUX plane 6,5
18  // 49 x95y22 INMUX plane 8,7
09  // 50 x95y22 INMUX plane 10,9
0C  // 51 x95y22 INMUX plane 12,11
01  // 52 x96y21 INMUX plane 2,1
11  // 53 x96y21 INMUX plane 4,3
5E  // 54 x96y21 INMUX plane 6,5
6D  // 55 x96y21 INMUX plane 8,7
40  // 56 x96y21 INMUX plane 10,9
C0  // 57 x96y21 INMUX plane 12,11
01  // 58 x96y22 INMUX plane 2,1
04  // 59 x96y22 INMUX plane 4,3
40  // 60 x96y22 INMUX plane 6,5
DA  // 61 x96y22 INMUX plane 8,7
69  // 62 x96y22 INMUX plane 10,9
C5  // 63 x96y22 INMUX plane 12,11
D1  // 64 x96y22 SB_BIG plane 1
04  // 65 x96y22 SB_BIG plane 1
00  // 66 x96y22 SB_DRIVE plane 2,1
48  // 67 x96y22 SB_BIG plane 2
12  // 68 x96y22 SB_BIG plane 2
C4  // 69 x96y22 SB_BIG plane 3
22  // 70 x96y22 SB_BIG plane 3
00  // 71 x96y22 SB_DRIVE plane 4,3
48  // 72 x96y22 SB_BIG plane 4
12  // 73 x96y22 SB_BIG plane 4
56  // 74 x96y22 SB_BIG plane 5
2A  // 75 x96y22 SB_BIG plane 5
00  // 76 x96y22 SB_DRIVE plane 6,5
48  // 77 x96y22 SB_BIG plane 6
32  // 78 x96y22 SB_BIG plane 6
48  // 79 x96y22 SB_BIG plane 7
12  // 80 x96y22 SB_BIG plane 7
80  // 81 x96y22 SB_DRIVE plane 8,7
48  // 82 x96y22 SB_BIG plane 8
12  // 83 x96y22 SB_BIG plane 8
48  // 84 x96y22 SB_BIG plane 9
12  // 85 x96y22 SB_BIG plane 9
08  // 86 x96y22 SB_DRIVE plane 10,9
48  // 87 x96y22 SB_BIG plane 10
12  // 88 x96y22 SB_BIG plane 10
48  // 89 x96y22 SB_BIG plane 11
12  // 90 x96y22 SB_BIG plane 11
00  // 91 x96y22 SB_DRIVE plane 12,11
48  // 92 x96y22 SB_BIG plane 12
12  // 93 x96y22 SB_BIG plane 12
88  // 94 x95y21 SB_SML plane 1
80  // 95 x95y21 SB_SML plane 2,1
2A  // 96 x95y21 SB_SML plane 2
A8  // 97 x95y21 SB_SML plane 3
82  // 98 x95y21 SB_SML plane 4,3
2A  // 99 x95y21 SB_SML plane 4
12  // 100 x95y21 SB_SML plane 5
81  // 101 x95y21 SB_SML plane 6,5
2C  // 102 x95y21 SB_SML plane 6
F1  // 103 x95y21 SB_SML plane 7
86  // 104 x95y21 SB_SML plane 8,7
28  // 105 x95y21 SB_SML plane 8
C8  // 106 x95y21 SB_SML plane 9
92  // 107 x95y21 SB_SML plane 10,9
04  // 108 x95y21 SB_SML plane 10
A8  // 109 x95y21 SB_SML plane 11
83  // 110 x95y21 SB_SML plane 12,11
2E  // 111 x95y21 SB_SML plane 12
19 // -- CRC low byte
97 // -- CRC high byte


// Config Latches on x97y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8DC9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
0B // y_sel: 21
77 // -- CRC low byte
ED // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8DD1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x97y21 CPE[0]  _a125  C_AND////    _a831  C_////Bridge
00  //  1 x97y21 CPE[1]
00  //  2 x97y21 CPE[2]
00  //  3 x97y21 CPE[3]
00  //  4 x97y21 CPE[4]
00  //  5 x97y21 CPE[5]
00  //  6 x97y21 CPE[6]
00  //  7 x97y21 CPE[7]
00  //  8 x97y21 CPE[8]
00  //  9 x97y21 CPE[9]
00  // 10 x97y22 CPE[0]  _a153  C_///AND/
00  // 11 x97y22 CPE[1]
00  // 12 x97y22 CPE[2]
00  // 13 x97y22 CPE[3]
00  // 14 x97y22 CPE[4]
00  // 15 x97y22 CPE[5]
00  // 16 x97y22 CPE[6]
00  // 17 x97y22 CPE[7]
00  // 18 x97y22 CPE[8]
00  // 19 x97y22 CPE[9]
00  // 20 x98y21 CPE[0]  _a667  C_AND////    
00  // 21 x98y21 CPE[1]
00  // 22 x98y21 CPE[2]
00  // 23 x98y21 CPE[3]
00  // 24 x98y21 CPE[4]
00  // 25 x98y21 CPE[5]
00  // 26 x98y21 CPE[6]
00  // 27 x98y21 CPE[7]
00  // 28 x98y21 CPE[8]
00  // 29 x98y21 CPE[9]
00  // 30 x98y22 CPE[0]  _a108  C_ORAND/D///    
00  // 31 x98y22 CPE[1]
00  // 32 x98y22 CPE[2]
00  // 33 x98y22 CPE[3]
00  // 34 x98y22 CPE[4]
00  // 35 x98y22 CPE[5]
00  // 36 x98y22 CPE[6]
00  // 37 x98y22 CPE[7]
00  // 38 x98y22 CPE[8]
00  // 39 x98y22 CPE[9]
04  // 40 x97y21 INMUX plane 2,1
28  // 41 x97y21 INMUX plane 4,3
16  // 42 x97y21 INMUX plane 6,5
39  // 43 x97y21 INMUX plane 8,7
10  // 44 x97y21 INMUX plane 10,9
28  // 45 x97y21 INMUX plane 12,11
30  // 46 x97y22 INMUX plane 2,1
32  // 47 x97y22 INMUX plane 4,3
20  // 48 x97y22 INMUX plane 6,5
11  // 49 x97y22 INMUX plane 8,7
20  // 50 x97y22 INMUX plane 10,9
00  // 51 x97y22 INMUX plane 12,11
03  // 52 x98y21 INMUX plane 2,1
28  // 53 x98y21 INMUX plane 4,3
BF  // 54 x98y21 INMUX plane 6,5
64  // 55 x98y21 INMUX plane 8,7
A3  // 56 x98y21 INMUX plane 10,9
40  // 57 x98y21 INMUX plane 12,11
30  // 58 x98y22 INMUX plane 2,1
2A  // 59 x98y22 INMUX plane 4,3
A2  // 60 x98y22 INMUX plane 6,5
6D  // 61 x98y22 INMUX plane 8,7
A1  // 62 x98y22 INMUX plane 10,9
CD  // 63 x98y22 INMUX plane 12,11
48  // 64 x97y21 SB_BIG plane 1
12  // 65 x97y21 SB_BIG plane 1
00  // 66 x97y21 SB_DRIVE plane 2,1
48  // 67 x97y21 SB_BIG plane 2
12  // 68 x97y21 SB_BIG plane 2
56  // 69 x97y21 SB_BIG plane 3
34  // 70 x97y21 SB_BIG plane 3
00  // 71 x97y21 SB_DRIVE plane 4,3
C3  // 72 x97y21 SB_BIG plane 4
32  // 73 x97y21 SB_BIG plane 4
09  // 74 x97y21 SB_BIG plane 5
21  // 75 x97y21 SB_BIG plane 5
00  // 76 x97y21 SB_DRIVE plane 6,5
48  // 77 x97y21 SB_BIG plane 6
12  // 78 x97y21 SB_BIG plane 6
82  // 79 x97y21 SB_BIG plane 7
24  // 80 x97y21 SB_BIG plane 7
80  // 81 x97y21 SB_DRIVE plane 8,7
48  // 82 x97y21 SB_BIG plane 8
12  // 83 x97y21 SB_BIG plane 8
48  // 84 x97y21 SB_BIG plane 9
12  // 85 x97y21 SB_BIG plane 9
08  // 86 x97y21 SB_DRIVE plane 10,9
48  // 87 x97y21 SB_BIG plane 10
12  // 88 x97y21 SB_BIG plane 10
48  // 89 x97y21 SB_BIG plane 11
12  // 90 x97y21 SB_BIG plane 11
10  // 91 x97y21 SB_DRIVE plane 12,11
48  // 92 x97y21 SB_BIG plane 12
12  // 93 x97y21 SB_BIG plane 12
A1  // 94 x98y22 SB_SML plane 1
80  // 95 x98y22 SB_SML plane 2,1
0A  // 96 x98y22 SB_SML plane 2
B1  // 97 x98y22 SB_SML plane 3
82  // 98 x98y22 SB_SML plane 4,3
2A  // 99 x98y22 SB_SML plane 4
28  // 100 x98y22 SB_SML plane 5
82  // 101 x98y22 SB_SML plane 6,5
2E  // 102 x98y22 SB_SML plane 6
36  // 103 x98y22 SB_SML plane 7
05  // 104 x98y22 SB_SML plane 8,7
00  // 105 x98y22 SB_SML plane 8
C8  // 106 x98y22 SB_SML plane 9
84  // 107 x98y22 SB_SML plane 10,9
2A  // 108 x98y22 SB_SML plane 10
A8  // 109 x98y22 SB_SML plane 11
82  // 110 x98y22 SB_SML plane 12,11
0A  // 111 x98y22 SB_SML plane 12
CA // -- CRC low byte
19 // -- CRC high byte


// Config Latches on x99y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8E47     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
0B // y_sel: 21
1F // -- CRC low byte
C7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8E4F
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x99y21 CPE[0]  _a818  C_////Bridge
00  //  1 x99y21 CPE[1]
00  //  2 x99y21 CPE[2]
00  //  3 x99y21 CPE[3]
00  //  4 x99y21 CPE[4]
00  //  5 x99y21 CPE[5]
00  //  6 x99y21 CPE[6]
00  //  7 x99y21 CPE[7]
00  //  8 x99y21 CPE[8]
00  //  9 x99y21 CPE[9]
00  // 10 x99y22 CPE[0]  _a680  C_///AND/
00  // 11 x99y22 CPE[1]
00  // 12 x99y22 CPE[2]
00  // 13 x99y22 CPE[3]
00  // 14 x99y22 CPE[4]
00  // 15 x99y22 CPE[5]
00  // 16 x99y22 CPE[6]
00  // 17 x99y22 CPE[7]
00  // 18 x99y22 CPE[8]
00  // 19 x99y22 CPE[9]
00  // 20 x100y21 CPE[0]  net1 = net2: _a62  C_AND///AND/
00  // 21 x100y21 CPE[1]
00  // 22 x100y21 CPE[2]
00  // 23 x100y21 CPE[3]
00  // 24 x100y21 CPE[4]
00  // 25 x100y21 CPE[5]
00  // 26 x100y21 CPE[6]
00  // 27 x100y21 CPE[7]
00  // 28 x100y21 CPE[8]
00  // 29 x100y21 CPE[9]
00  // 30 x100y22 CPE[0]
00  // 31 x100y22 CPE[1]
00  // 32 x100y22 CPE[2]
00  // 33 x100y22 CPE[3]
00  // 34 x100y22 CPE[4]
00  // 35 x100y22 CPE[5]
00  // 36 x100y22 CPE[6]
00  // 37 x100y22 CPE[7]
00  // 38 x100y22 CPE[8]
00  // 39 x100y22 CPE[9]
00  // 40 x99y21 INMUX plane 2,1
0A  // 41 x99y21 INMUX plane 4,3
03  // 42 x99y21 INMUX plane 6,5
06  // 43 x99y21 INMUX plane 8,7
10  // 44 x99y21 INMUX plane 10,9
00  // 45 x99y21 INMUX plane 12,11
37  // 46 x99y22 INMUX plane 2,1
28  // 47 x99y22 INMUX plane 4,3
08  // 48 x99y22 INMUX plane 6,5
08  // 49 x99y22 INMUX plane 8,7
03  // 50 x99y22 INMUX plane 10,9
00  // 51 x99y22 INMUX plane 12,11
34  // 52 x100y21 INMUX plane 2,1
26  // 53 x100y21 INMUX plane 4,3
DA  // 54 x100y21 INMUX plane 6,5
0C  // 55 x100y21 INMUX plane 8,7
82  // 56 x100y21 INMUX plane 10,9
01  // 57 x100y21 INMUX plane 12,11
02  // 58 x100y22 INMUX plane 2,1
03  // 59 x100y22 INMUX plane 4,3
C0  // 60 x100y22 INMUX plane 6,5
18  // 61 x100y22 INMUX plane 8,7
80  // 62 x100y22 INMUX plane 10,9
00  // 63 x100y22 INMUX plane 12,11
88  // 64 x100y22 SB_BIG plane 1
12  // 65 x100y22 SB_BIG plane 1
00  // 66 x100y22 SB_DRIVE plane 2,1
48  // 67 x100y22 SB_BIG plane 2
02  // 68 x100y22 SB_BIG plane 2
00  // 69 x100y22 SB_BIG plane 3
04  // 70 x100y22 SB_BIG plane 3
00  // 71 x100y22 SB_DRIVE plane 4,3
00  // 72 x100y22 SB_BIG plane 4
00  // 73 x100y22 SB_BIG plane 4
48  // 74 x100y22 SB_BIG plane 5
20  // 75 x100y22 SB_BIG plane 5
00  // 76 x100y22 SB_DRIVE plane 6,5
89  // 77 x100y22 SB_BIG plane 6
34  // 78 x100y22 SB_BIG plane 6
08  // 79 x100y22 SB_BIG plane 7
12  // 80 x100y22 SB_BIG plane 7
00  // 81 x100y22 SB_DRIVE plane 8,7
50  // 82 x100y22 SB_BIG plane 8
00  // 83 x100y22 SB_BIG plane 8
C1  // 84 x100y22 SB_BIG plane 9
01  // 85 x100y22 SB_BIG plane 9
08  // 86 x100y22 SB_DRIVE plane 10,9
04  // 87 x100y22 SB_BIG plane 10
10  // 88 x100y22 SB_BIG plane 10
01  // 89 x100y22 SB_BIG plane 11
00  // 90 x100y22 SB_BIG plane 11
00  // 91 x100y22 SB_DRIVE plane 12,11
00  // 92 x100y22 SB_BIG plane 12
00  // 93 x100y22 SB_BIG plane 12
4E  // 94 x99y21 SB_SML plane 1
85  // 95 x99y21 SB_SML plane 2,1
2A  // 96 x99y21 SB_SML plane 2
A8  // 97 x99y21 SB_SML plane 3
00  // 98 x99y21 SB_SML plane 4,3
00  // 99 x99y21 SB_SML plane 4
A8  // 100 x99y21 SB_SML plane 5
82  // 101 x99y21 SB_SML plane 6,5
3C  // 102 x99y21 SB_SML plane 6
30  // 103 x99y21 SB_SML plane 7
04  // 104 x99y21 SB_SML plane 8,7
00  // 105 x99y21 SB_SML plane 8
00  // 106 x99y21 SB_SML plane 9
00  // 107 x99y21 SB_SML plane 10,9
10  // 108 x99y21 SB_SML plane 10
01  // 109 x99y21 SB_SML plane 11
C9 // -- CRC low byte
49 // -- CRC high byte


// Config Latches on x101y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8EC3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
0B // y_sel: 21
C7 // -- CRC low byte
DE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8ECB
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x101y21 CPE[0]  net1 = net2: _a683  C_ORAND///ORAND/
00  //  1 x101y21 CPE[1]
00  //  2 x101y21 CPE[2]
00  //  3 x101y21 CPE[3]
00  //  4 x101y21 CPE[4]
00  //  5 x101y21 CPE[5]
00  //  6 x101y21 CPE[6]
00  //  7 x101y21 CPE[7]
00  //  8 x101y21 CPE[8]
00  //  9 x101y21 CPE[9]
00  // 10 x101y22 CPE[0]  _a271  C_ORAND////    
00  // 11 x101y22 CPE[1]
00  // 12 x101y22 CPE[2]
00  // 13 x101y22 CPE[3]
00  // 14 x101y22 CPE[4]
00  // 15 x101y22 CPE[5]
00  // 16 x101y22 CPE[6]
00  // 17 x101y22 CPE[7]
00  // 18 x101y22 CPE[8]
00  // 19 x101y22 CPE[9]
00  // 20 x102y21 CPE[0]  net1 = net2: _a123  C_AND///AND/
00  // 21 x102y21 CPE[1]
00  // 22 x102y21 CPE[2]
00  // 23 x102y21 CPE[3]
00  // 24 x102y21 CPE[4]
00  // 25 x102y21 CPE[5]
00  // 26 x102y21 CPE[6]
00  // 27 x102y21 CPE[7]
00  // 28 x102y21 CPE[8]
00  // 29 x102y21 CPE[9]
00  // 30 x102y22 CPE[0]
00  // 31 x102y22 CPE[1]
00  // 32 x102y22 CPE[2]
00  // 33 x102y22 CPE[3]
00  // 34 x102y22 CPE[4]
00  // 35 x102y22 CPE[5]
00  // 36 x102y22 CPE[6]
00  // 37 x102y22 CPE[7]
00  // 38 x102y22 CPE[8]
00  // 39 x102y22 CPE[9]
30  // 40 x101y21 INMUX plane 2,1
24  // 41 x101y21 INMUX plane 4,3
24  // 42 x101y21 INMUX plane 6,5
34  // 43 x101y21 INMUX plane 8,7
00  // 44 x101y21 INMUX plane 10,9
01  // 45 x101y21 INMUX plane 12,11
07  // 46 x101y22 INMUX plane 2,1
1D  // 47 x101y22 INMUX plane 4,3
0A  // 48 x101y22 INMUX plane 6,5
08  // 49 x101y22 INMUX plane 8,7
04  // 50 x101y22 INMUX plane 10,9
01  // 51 x101y22 INMUX plane 12,11
19  // 52 x102y21 INMUX plane 2,1
05  // 53 x102y21 INMUX plane 4,3
1C  // 54 x102y21 INMUX plane 6,5
47  // 55 x102y21 INMUX plane 8,7
40  // 56 x102y21 INMUX plane 10,9
4A  // 57 x102y21 INMUX plane 12,11
00  // 58 x102y22 INMUX plane 2,1
01  // 59 x102y22 INMUX plane 4,3
40  // 60 x102y22 INMUX plane 6,5
C8  // 61 x102y22 INMUX plane 8,7
80  // 62 x102y22 INMUX plane 10,9
C1  // 63 x102y22 INMUX plane 12,11
48  // 64 x101y21 SB_BIG plane 1
02  // 65 x101y21 SB_BIG plane 1
00  // 66 x101y21 SB_DRIVE plane 2,1
52  // 67 x101y21 SB_BIG plane 2
26  // 68 x101y21 SB_BIG plane 2
41  // 69 x101y21 SB_BIG plane 3
10  // 70 x101y21 SB_BIG plane 3
41  // 71 x101y21 SB_DRIVE plane 4,3
00  // 72 x101y21 SB_BIG plane 4
00  // 73 x101y21 SB_BIG plane 4
D9  // 74 x101y21 SB_BIG plane 5
22  // 75 x101y21 SB_BIG plane 5
00  // 76 x101y21 SB_DRIVE plane 6,5
08  // 77 x101y21 SB_BIG plane 6
13  // 78 x101y21 SB_BIG plane 6
48  // 79 x101y21 SB_BIG plane 7
12  // 80 x101y21 SB_BIG plane 7
08  // 81 x101y21 SB_DRIVE plane 8,7
0E  // 82 x101y21 SB_BIG plane 8
00  // 83 x101y21 SB_BIG plane 8
C1  // 84 x101y21 SB_BIG plane 9
07  // 85 x101y21 SB_BIG plane 9
08  // 86 x101y21 SB_DRIVE plane 10,9
00  // 87 x101y21 SB_BIG plane 10
00  // 88 x101y21 SB_BIG plane 10
11  // 89 x101y21 SB_BIG plane 11
00  // 90 x101y21 SB_BIG plane 11
00  // 91 x101y21 SB_DRIVE plane 12,11
00  // 92 x101y21 SB_BIG plane 12
00  // 93 x101y21 SB_BIG plane 12
B9  // 94 x102y22 SB_SML plane 1
80  // 95 x102y22 SB_SML plane 2,1
6A  // 96 x102y22 SB_SML plane 2
4C  // 97 x102y22 SB_SML plane 3
00  // 98 x102y22 SB_SML plane 4,3
00  // 99 x102y22 SB_SML plane 4
F1  // 100 x102y22 SB_SML plane 5
80  // 101 x102y22 SB_SML plane 6,5
6A  // 102 x102y22 SB_SML plane 6
A8  // 103 x102y22 SB_SML plane 7
02  // 104 x102y22 SB_SML plane 8,7
00  // 105 x102y22 SB_SML plane 8
0E  // 106 x102y22 SB_SML plane 9
00  // 107 x102y22 SB_SML plane 10,9
00  // 108 x102y22 SB_SML plane 10
10  // 109 x102y22 SB_SML plane 11
9B // -- CRC low byte
51 // -- CRC high byte


// Config Latches on x103y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8F3F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
0B // y_sel: 21
CF // -- CRC low byte
93 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8F47
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x103y21 CPE[0]  _a842  C_////Bridge
00  //  1 x103y21 CPE[1]
00  //  2 x103y21 CPE[2]
00  //  3 x103y21 CPE[3]
00  //  4 x103y21 CPE[4]
00  //  5 x103y21 CPE[5]
00  //  6 x103y21 CPE[6]
00  //  7 x103y21 CPE[7]
00  //  8 x103y21 CPE[8]
00  //  9 x103y21 CPE[9]
00  // 10 x103y22 CPE[0]  _a258  C_ORAND/DST///    
00  // 11 x103y22 CPE[1]
00  // 12 x103y22 CPE[2]
00  // 13 x103y22 CPE[3]
00  // 14 x103y22 CPE[4]
00  // 15 x103y22 CPE[5]
00  // 16 x103y22 CPE[6]
00  // 17 x103y22 CPE[7]
00  // 18 x103y22 CPE[8]
00  // 19 x103y22 CPE[9]
00  // 20 x104y21 CPE[0]  _a179  C_ORAND////    _a806  C_////Bridge
00  // 21 x104y21 CPE[1]
00  // 22 x104y21 CPE[2]
00  // 23 x104y21 CPE[3]
00  // 24 x104y21 CPE[4]
00  // 25 x104y21 CPE[5]
00  // 26 x104y21 CPE[6]
00  // 27 x104y21 CPE[7]
00  // 28 x104y21 CPE[8]
00  // 29 x104y21 CPE[9]
00  // 30 x104y22 CPE[0]
00  // 31 x104y22 CPE[1]
00  // 32 x104y22 CPE[2]
00  // 33 x104y22 CPE[3]
00  // 34 x104y22 CPE[4]
00  // 35 x104y22 CPE[5]
00  // 36 x104y22 CPE[6]
00  // 37 x104y22 CPE[7]
00  // 38 x104y22 CPE[8]
00  // 39 x104y22 CPE[9]
19  // 40 x103y21 INMUX plane 2,1
05  // 41 x103y21 INMUX plane 4,3
00  // 42 x103y21 INMUX plane 6,5
09  // 43 x103y21 INMUX plane 8,7
00  // 44 x103y21 INMUX plane 10,9
00  // 45 x103y21 INMUX plane 12,11
23  // 46 x103y22 INMUX plane 2,1
03  // 47 x103y22 INMUX plane 4,3
15  // 48 x103y22 INMUX plane 6,5
2D  // 49 x103y22 INMUX plane 8,7
00  // 50 x103y22 INMUX plane 10,9
25  // 51 x103y22 INMUX plane 12,11
20  // 52 x104y21 INMUX plane 2,1
05  // 53 x104y21 INMUX plane 4,3
7E  // 54 x104y21 INMUX plane 6,5
28  // 55 x104y21 INMUX plane 8,7
60  // 56 x104y21 INMUX plane 10,9
01  // 57 x104y21 INMUX plane 12,11
01  // 58 x104y22 INMUX plane 2,1
00  // 59 x104y22 INMUX plane 4,3
40  // 60 x104y22 INMUX plane 6,5
1C  // 61 x104y22 INMUX plane 8,7
81  // 62 x104y22 INMUX plane 10,9
01  // 63 x104y22 INMUX plane 12,11
48  // 64 x104y22 SB_BIG plane 1
12  // 65 x104y22 SB_BIG plane 1
00  // 66 x104y22 SB_DRIVE plane 2,1
48  // 67 x104y22 SB_BIG plane 2
12  // 68 x104y22 SB_BIG plane 2
59  // 69 x104y22 SB_BIG plane 3
02  // 70 x104y22 SB_BIG plane 3
00  // 71 x104y22 SB_DRIVE plane 4,3
00  // 72 x104y22 SB_BIG plane 4
00  // 73 x104y22 SB_BIG plane 4
09  // 74 x104y22 SB_BIG plane 5
07  // 75 x104y22 SB_BIG plane 5
00  // 76 x104y22 SB_DRIVE plane 6,5
41  // 77 x104y22 SB_BIG plane 6
00  // 78 x104y22 SB_BIG plane 6
48  // 79 x104y22 SB_BIG plane 7
12  // 80 x104y22 SB_BIG plane 7
00  // 81 x104y22 SB_DRIVE plane 8,7
19  // 82 x104y22 SB_BIG plane 8
00  // 83 x104y22 SB_BIG plane 8
C0  // 84 x104y22 SB_BIG plane 9
01  // 85 x104y22 SB_BIG plane 9
22  // 86 x104y22 SB_DRIVE plane 10,9
44  // 87 x104y22 SB_BIG plane 10
20  // 88 x104y22 SB_BIG plane 10
03  // 89 x104y22 SB_BIG plane 11
00  // 90 x104y22 SB_BIG plane 11
00  // 91 x104y22 SB_DRIVE plane 12,11
44  // 92 x104y22 SB_BIG plane 12
00  // 93 x104y22 SB_BIG plane 12
B9  // 94 x103y21 SB_SML plane 1
82  // 95 x103y21 SB_SML plane 2,1
2A  // 96 x103y21 SB_SML plane 2
A8  // 97 x103y21 SB_SML plane 3
02  // 98 x103y21 SB_SML plane 4,3
00  // 99 x103y21 SB_SML plane 4
A8  // 100 x103y21 SB_SML plane 5
62  // 101 x103y21 SB_SML plane 6,5
49  // 102 x103y21 SB_SML plane 6
A8  // 103 x103y21 SB_SML plane 7
02  // 104 x103y21 SB_SML plane 8,7
00  // 105 x103y21 SB_SML plane 8
00  // 106 x103y21 SB_SML plane 9
00  // 107 x103y21 SB_SML plane 10,9
00  // 108 x103y21 SB_SML plane 10
9C  // 109 x103y21 SB_SML plane 11
D9 // -- CRC low byte
B3 // -- CRC high byte


// Config Latches on x105y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8FBB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
0B // y_sel: 21
17 // -- CRC low byte
8A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8FC3
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x105y21 CPE[0]  net1 = net2: _a438  C_AND/D//AND/D
00  //  1 x105y21 CPE[1]
00  //  2 x105y21 CPE[2]
00  //  3 x105y21 CPE[3]
00  //  4 x105y21 CPE[4]
00  //  5 x105y21 CPE[5]
00  //  6 x105y21 CPE[6]
00  //  7 x105y21 CPE[7]
00  //  8 x105y21 CPE[8]
00  //  9 x105y21 CPE[9]
00  // 10 x105y22 CPE[0]
00  // 11 x105y22 CPE[1]
00  // 12 x105y22 CPE[2]
00  // 13 x105y22 CPE[3]
00  // 14 x105y22 CPE[4]
00  // 15 x105y22 CPE[5]
00  // 16 x105y22 CPE[6]
00  // 17 x105y22 CPE[7]
00  // 18 x105y22 CPE[8]
00  // 19 x105y22 CPE[9]
00  // 20 x106y21 CPE[0]  net1 = net2: _a443  C_AND/D//AND/D
00  // 21 x106y21 CPE[1]
00  // 22 x106y21 CPE[2]
00  // 23 x106y21 CPE[3]
00  // 24 x106y21 CPE[4]
00  // 25 x106y21 CPE[5]
00  // 26 x106y21 CPE[6]
00  // 27 x106y21 CPE[7]
00  // 28 x106y21 CPE[8]
00  // 29 x106y21 CPE[9]
00  // 30 x106y22 CPE[0]  net1 = net2: _a280  C_ORAND////DST
00  // 31 x106y22 CPE[1]
00  // 32 x106y22 CPE[2]
00  // 33 x106y22 CPE[3]
00  // 34 x106y22 CPE[4]
00  // 35 x106y22 CPE[5]
00  // 36 x106y22 CPE[6]
00  // 37 x106y22 CPE[7]
00  // 38 x106y22 CPE[8]
00  // 39 x106y22 CPE[9]
24  // 40 x105y21 INMUX plane 2,1
01  // 41 x105y21 INMUX plane 4,3
05  // 42 x105y21 INMUX plane 6,5
00  // 43 x105y21 INMUX plane 8,7
21  // 44 x105y21 INMUX plane 10,9
20  // 45 x105y21 INMUX plane 12,11
00  // 46 x105y22 INMUX plane 2,1
00  // 47 x105y22 INMUX plane 4,3
11  // 48 x105y22 INMUX plane 6,5
00  // 49 x105y22 INMUX plane 8,7
00  // 50 x105y22 INMUX plane 10,9
00  // 51 x105y22 INMUX plane 12,11
25  // 52 x106y21 INMUX plane 2,1
01  // 53 x106y21 INMUX plane 4,3
01  // 54 x106y21 INMUX plane 6,5
50  // 55 x106y21 INMUX plane 8,7
B1  // 56 x106y21 INMUX plane 10,9
C0  // 57 x106y21 INMUX plane 12,11
20  // 58 x106y22 INMUX plane 2,1
2C  // 59 x106y22 INMUX plane 4,3
48  // 60 x106y22 INMUX plane 6,5
48  // 61 x106y22 INMUX plane 8,7
71  // 62 x106y22 INMUX plane 10,9
65  // 63 x106y22 INMUX plane 12,11
41  // 64 x105y21 SB_BIG plane 1
12  // 65 x105y21 SB_BIG plane 1
08  // 66 x105y21 SB_DRIVE plane 2,1
03  // 67 x105y21 SB_BIG plane 2
34  // 68 x105y21 SB_BIG plane 2
CE  // 69 x105y21 SB_BIG plane 3
44  // 70 x105y21 SB_BIG plane 3
00  // 71 x105y21 SB_DRIVE plane 4,3
61  // 72 x105y21 SB_BIG plane 4
02  // 73 x105y21 SB_BIG plane 4
41  // 74 x105y21 SB_BIG plane 5
12  // 75 x105y21 SB_BIG plane 5
00  // 76 x105y21 SB_DRIVE plane 6,5
C9  // 77 x105y21 SB_BIG plane 6
30  // 78 x105y21 SB_BIG plane 6
48  // 79 x105y21 SB_BIG plane 7
12  // 80 x105y21 SB_BIG plane 7
00  // 81 x105y21 SB_DRIVE plane 8,7
08  // 82 x105y21 SB_BIG plane 8
12  // 83 x105y21 SB_BIG plane 8
C3  // 84 x105y21 SB_BIG plane 9
43  // 85 x105y21 SB_BIG plane 9
88  // 86 x105y21 SB_DRIVE plane 10,9
00  // 87 x105y21 SB_BIG plane 10
20  // 88 x105y21 SB_BIG plane 10
00  // 89 x105y21 SB_BIG plane 11
00  // 90 x105y21 SB_BIG plane 11
00  // 91 x105y21 SB_DRIVE plane 12,11
0B  // 92 x105y21 SB_BIG plane 12
30  // 93 x105y21 SB_BIG plane 12
9A  // 94 x106y22 SB_SML plane 1
E2  // 95 x106y22 SB_SML plane 2,1
00  // 96 x106y22 SB_SML plane 2
88  // 97 x106y22 SB_SML plane 3
82  // 98 x106y22 SB_SML plane 4,3
2A  // 99 x106y22 SB_SML plane 4
3C  // 100 x106y22 SB_SML plane 5
17  // 101 x106y22 SB_SML plane 6,5
01  // 102 x106y22 SB_SML plane 6
88  // 103 x106y22 SB_SML plane 7
82  // 104 x106y22 SB_SML plane 8,7
2A  // 105 x106y22 SB_SML plane 8
00  // 106 x106y22 SB_SML plane 9
00  // 107 x106y22 SB_SML plane 10,9
40  // 108 x106y22 SB_SML plane 10
18  // 109 x106y22 SB_SML plane 11
92  // 110 x106y22 SB_SML plane 12,11
04  // 111 x106y22 SB_SML plane 12
47 // -- CRC low byte
44 // -- CRC high byte


// Config Latches on x107y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9039     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
0B // y_sel: 21
7F // -- CRC low byte
A0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9041
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x107y21 CPE[0]
00  //  1 x107y21 CPE[1]
00  //  2 x107y21 CPE[2]
00  //  3 x107y21 CPE[3]
00  //  4 x107y21 CPE[4]
00  //  5 x107y21 CPE[5]
00  //  6 x107y21 CPE[6]
00  //  7 x107y21 CPE[7]
00  //  8 x107y21 CPE[8]
00  //  9 x107y21 CPE[9]
00  // 10 x107y22 CPE[0]  _a238  C_ORAND/D///    
00  // 11 x107y22 CPE[1]
00  // 12 x107y22 CPE[2]
00  // 13 x107y22 CPE[3]
00  // 14 x107y22 CPE[4]
00  // 15 x107y22 CPE[5]
00  // 16 x107y22 CPE[6]
00  // 17 x107y22 CPE[7]
00  // 18 x107y22 CPE[8]
00  // 19 x107y22 CPE[9]
00  // 20 x108y21 CPE[0]  _a245  C_///AND/
00  // 21 x108y21 CPE[1]
00  // 22 x108y21 CPE[2]
00  // 23 x108y21 CPE[3]
00  // 24 x108y21 CPE[4]
00  // 25 x108y21 CPE[5]
00  // 26 x108y21 CPE[6]
00  // 27 x108y21 CPE[7]
00  // 28 x108y21 CPE[8]
00  // 29 x108y21 CPE[9]
00  // 30 x108y22 CPE[0]
00  // 31 x108y22 CPE[1]
00  // 32 x108y22 CPE[2]
00  // 33 x108y22 CPE[3]
00  // 34 x108y22 CPE[4]
00  // 35 x108y22 CPE[5]
00  // 36 x108y22 CPE[6]
00  // 37 x108y22 CPE[7]
00  // 38 x108y22 CPE[8]
00  // 39 x108y22 CPE[9]
01  // 40 x107y21 INMUX plane 2,1
08  // 41 x107y21 INMUX plane 4,3
2A  // 42 x107y21 INMUX plane 6,5
00  // 43 x107y21 INMUX plane 8,7
02  // 44 x107y21 INMUX plane 10,9
10  // 45 x107y21 INMUX plane 12,11
08  // 46 x107y22 INMUX plane 2,1
00  // 47 x107y22 INMUX plane 4,3
05  // 48 x107y22 INMUX plane 6,5
22  // 49 x107y22 INMUX plane 8,7
01  // 50 x107y22 INMUX plane 10,9
0D  // 51 x107y22 INMUX plane 12,11
2D  // 52 x108y21 INMUX plane 2,1
2B  // 53 x108y21 INMUX plane 4,3
02  // 54 x108y21 INMUX plane 6,5
80  // 55 x108y21 INMUX plane 8,7
09  // 56 x108y21 INMUX plane 10,9
00  // 57 x108y21 INMUX plane 12,11
09  // 58 x108y22 INMUX plane 2,1
04  // 59 x108y22 INMUX plane 4,3
01  // 60 x108y22 INMUX plane 6,5
00  // 61 x108y22 INMUX plane 8,7
00  // 62 x108y22 INMUX plane 10,9
01  // 63 x108y22 INMUX plane 12,11
46  // 64 x108y22 SB_BIG plane 1
00  // 65 x108y22 SB_BIG plane 1
00  // 66 x108y22 SB_DRIVE plane 2,1
94  // 67 x108y22 SB_BIG plane 2
16  // 68 x108y22 SB_BIG plane 2
D4  // 69 x108y22 SB_BIG plane 3
14  // 70 x108y22 SB_BIG plane 3
00  // 71 x108y22 SB_DRIVE plane 4,3
00  // 72 x108y22 SB_BIG plane 4
00  // 73 x108y22 SB_BIG plane 4
00  // 74 x108y22 SB_BIG plane 5
00  // 75 x108y22 SB_BIG plane 5
00  // 76 x108y22 SB_DRIVE plane 6,5
48  // 77 x108y22 SB_BIG plane 6
12  // 78 x108y22 SB_BIG plane 6
48  // 79 x108y22 SB_BIG plane 7
14  // 80 x108y22 SB_BIG plane 7
00  // 81 x108y22 SB_DRIVE plane 8,7
00  // 82 x108y22 SB_BIG plane 8
00  // 83 x108y22 SB_BIG plane 8
C1  // 84 x108y22 SB_BIG plane 9
01  // 85 x108y22 SB_BIG plane 9
00  // 86 x108y22 SB_DRIVE plane 10,9
00  // 87 x108y22 SB_BIG plane 10
00  // 88 x108y22 SB_BIG plane 10
00  // 89 x108y22 SB_BIG plane 11
00  // 90 x108y22 SB_BIG plane 11
00  // 91 x108y22 SB_DRIVE plane 12,11
00  // 92 x108y22 SB_BIG plane 12
00  // 93 x108y22 SB_BIG plane 12
10  // 94 x107y21 SB_SML plane 1
10  // 95 x107y21 SB_SML plane 2,1
22  // 96 x107y21 SB_SML plane 2
A8  // 97 x107y21 SB_SML plane 3
02  // 98 x107y21 SB_SML plane 4,3
00  // 99 x107y21 SB_SML plane 4
30  // 100 x107y21 SB_SML plane 5
80  // 101 x107y21 SB_SML plane 6,5
2A  // 102 x107y21 SB_SML plane 6
A8  // 103 x107y21 SB_SML plane 7
02  // 104 x107y21 SB_SML plane 8,7
18  // 105 x107y21 SB_SML plane 8
49  // 106 x107y21 SB_SML plane 9
20  // 107 x107y21 SB_SML plane 10,9
75 // -- CRC low byte
B9 // -- CRC high byte


// Config Latches on x109y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 90B3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
0B // y_sel: 21
A7 // -- CRC low byte
B9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 90BB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x109y21 CPE[0]  _a466  C_AND/D///    
00  //  1 x109y21 CPE[1]
00  //  2 x109y21 CPE[2]
00  //  3 x109y21 CPE[3]
00  //  4 x109y21 CPE[4]
00  //  5 x109y21 CPE[5]
00  //  6 x109y21 CPE[6]
00  //  7 x109y21 CPE[7]
00  //  8 x109y21 CPE[8]
00  //  9 x109y21 CPE[9]
00  // 10 x109y22 CPE[0]  _a490  C_AND/D///    
00  // 11 x109y22 CPE[1]
00  // 12 x109y22 CPE[2]
00  // 13 x109y22 CPE[3]
00  // 14 x109y22 CPE[4]
00  // 15 x109y22 CPE[5]
00  // 16 x109y22 CPE[6]
00  // 17 x109y22 CPE[7]
00  // 18 x109y22 CPE[8]
00  // 19 x109y22 CPE[9]
00  // 20 x110y21 CPE[0]  _a839  C_////Bridge
00  // 21 x110y21 CPE[1]
00  // 22 x110y21 CPE[2]
00  // 23 x110y21 CPE[3]
00  // 24 x110y21 CPE[4]
00  // 25 x110y21 CPE[5]
00  // 26 x110y21 CPE[6]
00  // 27 x110y21 CPE[7]
00  // 28 x110y21 CPE[8]
00  // 29 x110y21 CPE[9]
00  // 30 x110y22 CPE[0]  _a205  C_///AND/
00  // 31 x110y22 CPE[1]
00  // 32 x110y22 CPE[2]
00  // 33 x110y22 CPE[3]
00  // 34 x110y22 CPE[4]
00  // 35 x110y22 CPE[5]
00  // 36 x110y22 CPE[6]
00  // 37 x110y22 CPE[7]
00  // 38 x110y22 CPE[8]
00  // 39 x110y22 CPE[9]
09  // 40 x109y21 INMUX plane 2,1
1B  // 41 x109y21 INMUX plane 4,3
05  // 42 x109y21 INMUX plane 6,5
00  // 43 x109y21 INMUX plane 8,7
00  // 44 x109y21 INMUX plane 10,9
18  // 45 x109y21 INMUX plane 12,11
1B  // 46 x109y22 INMUX plane 2,1
1B  // 47 x109y22 INMUX plane 4,3
00  // 48 x109y22 INMUX plane 6,5
06  // 49 x109y22 INMUX plane 8,7
31  // 50 x109y22 INMUX plane 10,9
08  // 51 x109y22 INMUX plane 12,11
1B  // 52 x110y21 INMUX plane 2,1
02  // 53 x110y21 INMUX plane 4,3
00  // 54 x110y21 INMUX plane 6,5
80  // 55 x110y21 INMUX plane 8,7
08  // 56 x110y21 INMUX plane 10,9
80  // 57 x110y21 INMUX plane 12,11
00  // 58 x110y22 INMUX plane 2,1
3C  // 59 x110y22 INMUX plane 4,3
03  // 60 x110y22 INMUX plane 6,5
80  // 61 x110y22 INMUX plane 8,7
00  // 62 x110y22 INMUX plane 10,9
89  // 63 x110y22 INMUX plane 12,11
48  // 64 x109y21 SB_BIG plane 1
32  // 65 x109y21 SB_BIG plane 1
00  // 66 x109y21 SB_DRIVE plane 2,1
90  // 67 x109y21 SB_BIG plane 2
04  // 68 x109y21 SB_BIG plane 2
E0  // 69 x109y21 SB_BIG plane 3
34  // 70 x109y21 SB_BIG plane 3
00  // 71 x109y21 SB_DRIVE plane 4,3
48  // 72 x109y21 SB_BIG plane 4
22  // 73 x109y21 SB_BIG plane 4
48  // 74 x109y21 SB_BIG plane 5
02  // 75 x109y21 SB_BIG plane 5
00  // 76 x109y21 SB_DRIVE plane 6,5
48  // 77 x109y21 SB_BIG plane 6
12  // 78 x109y21 SB_BIG plane 6
48  // 79 x109y21 SB_BIG plane 7
12  // 80 x109y21 SB_BIG plane 7
00  // 81 x109y21 SB_DRIVE plane 8,7
48  // 82 x109y21 SB_BIG plane 8
12  // 83 x109y21 SB_BIG plane 8
E1  // 84 x109y21 SB_BIG plane 9
25  // 85 x109y21 SB_BIG plane 9
86  // 86 x109y21 SB_DRIVE plane 10,9
51  // 87 x109y21 SB_BIG plane 10
12  // 88 x109y21 SB_BIG plane 10
48  // 89 x109y21 SB_BIG plane 11
12  // 90 x109y21 SB_BIG plane 11
00  // 91 x109y21 SB_DRIVE plane 12,11
89  // 92 x109y21 SB_BIG plane 12
24  // 93 x109y21 SB_BIG plane 12
A8  // 94 x110y22 SB_SML plane 1
64  // 95 x110y22 SB_SML plane 2,1
72  // 96 x110y22 SB_SML plane 2
A8  // 97 x110y22 SB_SML plane 3
84  // 98 x110y22 SB_SML plane 4,3
0A  // 99 x110y22 SB_SML plane 4
A8  // 100 x110y22 SB_SML plane 5
82  // 101 x110y22 SB_SML plane 6,5
2A  // 102 x110y22 SB_SML plane 6
28  // 103 x110y22 SB_SML plane 7
82  // 104 x110y22 SB_SML plane 8,7
2A  // 105 x110y22 SB_SML plane 8
A8  // 106 x110y22 SB_SML plane 9
82  // 107 x110y22 SB_SML plane 10,9
2A  // 108 x110y22 SB_SML plane 10
A8  // 109 x110y22 SB_SML plane 11
86  // 110 x110y22 SB_SML plane 12,11
2A  // 111 x110y22 SB_SML plane 12
94 // -- CRC low byte
85 // -- CRC high byte


// Config Latches on x111y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9131     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
38 // x_sel: 111
0B // y_sel: 21
6F // -- CRC low byte
3A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9139
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x111y21 CPE[0]
00  //  1 x111y21 CPE[1]
00  //  2 x111y21 CPE[2]
00  //  3 x111y21 CPE[3]
00  //  4 x111y21 CPE[4]
00  //  5 x111y21 CPE[5]
00  //  6 x111y21 CPE[6]
00  //  7 x111y21 CPE[7]
00  //  8 x111y21 CPE[8]
00  //  9 x111y21 CPE[9]
00  // 10 x111y22 CPE[0]
00  // 11 x111y22 CPE[1]
00  // 12 x111y22 CPE[2]
00  // 13 x111y22 CPE[3]
00  // 14 x111y22 CPE[4]
00  // 15 x111y22 CPE[5]
00  // 16 x111y22 CPE[6]
00  // 17 x111y22 CPE[7]
00  // 18 x111y22 CPE[8]
00  // 19 x111y22 CPE[9]
00  // 20 x112y21 CPE[0]
00  // 21 x112y21 CPE[1]
00  // 22 x112y21 CPE[2]
00  // 23 x112y21 CPE[3]
00  // 24 x112y21 CPE[4]
00  // 25 x112y21 CPE[5]
00  // 26 x112y21 CPE[6]
00  // 27 x112y21 CPE[7]
00  // 28 x112y21 CPE[8]
00  // 29 x112y21 CPE[9]
00  // 30 x112y22 CPE[0]  _a838  C_////Bridge
00  // 31 x112y22 CPE[1]
00  // 32 x112y22 CPE[2]
00  // 33 x112y22 CPE[3]
00  // 34 x112y22 CPE[4]
00  // 35 x112y22 CPE[5]
00  // 36 x112y22 CPE[6]
00  // 37 x112y22 CPE[7]
00  // 38 x112y22 CPE[8]
00  // 39 x112y22 CPE[9]
05  // 40 x111y21 INMUX plane 2,1
01  // 41 x111y21 INMUX plane 4,3
00  // 42 x111y21 INMUX plane 6,5
00  // 43 x111y21 INMUX plane 8,7
00  // 44 x111y21 INMUX plane 10,9
08  // 45 x111y21 INMUX plane 12,11
08  // 46 x111y22 INMUX plane 2,1
00  // 47 x111y22 INMUX plane 4,3
00  // 48 x111y22 INMUX plane 6,5
00  // 49 x111y22 INMUX plane 8,7
00  // 50 x111y22 INMUX plane 10,9
20  // 51 x111y22 INMUX plane 12,11
00  // 52 x112y21 INMUX plane 2,1
00  // 53 x112y21 INMUX plane 4,3
00  // 54 x112y21 INMUX plane 6,5
00  // 55 x112y21 INMUX plane 8,7
00  // 56 x112y21 INMUX plane 10,9
00  // 57 x112y21 INMUX plane 12,11
23  // 58 x112y22 INMUX plane 2,1
00  // 59 x112y22 INMUX plane 4,3
00  // 60 x112y22 INMUX plane 6,5
00  // 61 x112y22 INMUX plane 8,7
00  // 62 x112y22 INMUX plane 10,9
00  // 63 x112y22 INMUX plane 12,11
00  // 64 x112y22 SB_BIG plane 1
00  // 65 x112y22 SB_BIG plane 1
00  // 66 x112y22 SB_DRIVE plane 2,1
00  // 67 x112y22 SB_BIG plane 2
00  // 68 x112y22 SB_BIG plane 2
00  // 69 x112y22 SB_BIG plane 3
00  // 70 x112y22 SB_BIG plane 3
00  // 71 x112y22 SB_DRIVE plane 4,3
48  // 72 x112y22 SB_BIG plane 4
12  // 73 x112y22 SB_BIG plane 4
00  // 74 x112y22 SB_BIG plane 5
00  // 75 x112y22 SB_BIG plane 5
00  // 76 x112y22 SB_DRIVE plane 6,5
00  // 77 x112y22 SB_BIG plane 6
00  // 78 x112y22 SB_BIG plane 6
00  // 79 x112y22 SB_BIG plane 7
00  // 80 x112y22 SB_BIG plane 7
00  // 81 x112y22 SB_DRIVE plane 8,7
48  // 82 x112y22 SB_BIG plane 8
12  // 83 x112y22 SB_BIG plane 8
C0  // 84 x112y22 SB_BIG plane 9
01  // 85 x112y22 SB_BIG plane 9
00  // 86 x112y22 SB_DRIVE plane 10,9
00  // 87 x112y22 SB_BIG plane 10
00  // 88 x112y22 SB_BIG plane 10
00  // 89 x112y22 SB_BIG plane 11
00  // 90 x112y22 SB_BIG plane 11
00  // 91 x112y22 SB_DRIVE plane 12,11
00  // 92 x112y22 SB_BIG plane 12
00  // 93 x112y22 SB_BIG plane 12
00  // 94 x111y21 SB_SML plane 1
04  // 95 x111y21 SB_SML plane 2,1
60  // 96 x111y21 SB_SML plane 2
00  // 97 x111y21 SB_SML plane 3
80  // 98 x111y21 SB_SML plane 4,3
2A  // 99 x111y21 SB_SML plane 4
00  // 100 x111y21 SB_SML plane 5
00  // 101 x111y21 SB_SML plane 6,5
00  // 102 x111y21 SB_SML plane 6
00  // 103 x111y21 SB_SML plane 7
80  // 104 x111y21 SB_SML plane 8,7
62  // 105 x111y21 SB_SML plane 8
00  // 106 x111y21 SB_SML plane 9
00  // 107 x111y21 SB_SML plane 10,9
00  // 108 x111y21 SB_SML plane 10
00  // 109 x111y21 SB_SML plane 11
04  // 110 x111y21 SB_SML plane 12,11
41 // -- CRC low byte
77 // -- CRC high byte


// Config Latches on x113y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 91AE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
39 // x_sel: 113
0B // y_sel: 21
B7 // -- CRC low byte
23 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 91B6
46 // Length: 70
AF // -- CRC low byte
1F // -- CRC high byte
00  //  0 x113y21 CPE[0]
00  //  1 x113y21 CPE[1]
00  //  2 x113y21 CPE[2]
00  //  3 x113y21 CPE[3]
00  //  4 x113y21 CPE[4]
00  //  5 x113y21 CPE[5]
00  //  6 x113y21 CPE[6]
00  //  7 x113y21 CPE[7]
00  //  8 x113y21 CPE[8]
00  //  9 x113y21 CPE[9]
00  // 10 x113y22 CPE[0]
00  // 11 x113y22 CPE[1]
00  // 12 x113y22 CPE[2]
00  // 13 x113y22 CPE[3]
00  // 14 x113y22 CPE[4]
00  // 15 x113y22 CPE[5]
00  // 16 x113y22 CPE[6]
00  // 17 x113y22 CPE[7]
00  // 18 x113y22 CPE[8]
00  // 19 x113y22 CPE[9]
00  // 20 x114y21 CPE[0]
00  // 21 x114y21 CPE[1]
00  // 22 x114y21 CPE[2]
00  // 23 x114y21 CPE[3]
00  // 24 x114y21 CPE[4]
00  // 25 x114y21 CPE[5]
00  // 26 x114y21 CPE[6]
00  // 27 x114y21 CPE[7]
00  // 28 x114y21 CPE[8]
00  // 29 x114y21 CPE[9]
00  // 30 x114y22 CPE[0]
00  // 31 x114y22 CPE[1]
00  // 32 x114y22 CPE[2]
00  // 33 x114y22 CPE[3]
00  // 34 x114y22 CPE[4]
00  // 35 x114y22 CPE[5]
00  // 36 x114y22 CPE[6]
00  // 37 x114y22 CPE[7]
00  // 38 x114y22 CPE[8]
00  // 39 x114y22 CPE[9]
00  // 40 x113y21 INMUX plane 2,1
00  // 41 x113y21 INMUX plane 4,3
00  // 42 x113y21 INMUX plane 6,5
00  // 43 x113y21 INMUX plane 8,7
00  // 44 x113y21 INMUX plane 10,9
00  // 45 x113y21 INMUX plane 12,11
00  // 46 x113y22 INMUX plane 2,1
00  // 47 x113y22 INMUX plane 4,3
00  // 48 x113y22 INMUX plane 6,5
00  // 49 x113y22 INMUX plane 8,7
00  // 50 x113y22 INMUX plane 10,9
00  // 51 x113y22 INMUX plane 12,11
00  // 52 x114y21 INMUX plane 2,1
01  // 53 x114y21 INMUX plane 4,3
00  // 54 x114y21 INMUX plane 6,5
00  // 55 x114y21 INMUX plane 8,7
00  // 56 x114y21 INMUX plane 10,9
00  // 57 x114y21 INMUX plane 12,11
00  // 58 x114y22 INMUX plane 2,1
00  // 59 x114y22 INMUX plane 4,3
00  // 60 x114y22 INMUX plane 6,5
00  // 61 x114y22 INMUX plane 8,7
00  // 62 x114y22 INMUX plane 10,9
00  // 63 x114y22 INMUX plane 12,11
00  // 64 x113y21 SB_BIG plane 1
00  // 65 x113y21 SB_BIG plane 1
00  // 66 x113y21 SB_DRIVE plane 2,1
00  // 67 x113y21 SB_BIG plane 2
00  // 68 x113y21 SB_BIG plane 2
28  // 69 x113y21 SB_BIG plane 3
9A // -- CRC low byte
32 // -- CRC high byte


// Config Latches on x115y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9202     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3A // x_sel: 115
0B // y_sel: 21
DF // -- CRC low byte
09 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 920A
2A // Length: 42
C5 // -- CRC low byte
B6 // -- CRC high byte
00  //  0 x115y21 CPE[0]
00  //  1 x115y21 CPE[1]
00  //  2 x115y21 CPE[2]
00  //  3 x115y21 CPE[3]
00  //  4 x115y21 CPE[4]
00  //  5 x115y21 CPE[5]
00  //  6 x115y21 CPE[6]
00  //  7 x115y21 CPE[7]
00  //  8 x115y21 CPE[8]
00  //  9 x115y21 CPE[9]
00  // 10 x115y22 CPE[0]
00  // 11 x115y22 CPE[1]
00  // 12 x115y22 CPE[2]
00  // 13 x115y22 CPE[3]
00  // 14 x115y22 CPE[4]
00  // 15 x115y22 CPE[5]
00  // 16 x115y22 CPE[6]
00  // 17 x115y22 CPE[7]
00  // 18 x115y22 CPE[8]
00  // 19 x115y22 CPE[9]
00  // 20 x116y21 CPE[0]
00  // 21 x116y21 CPE[1]
00  // 22 x116y21 CPE[2]
00  // 23 x116y21 CPE[3]
00  // 24 x116y21 CPE[4]
00  // 25 x116y21 CPE[5]
00  // 26 x116y21 CPE[6]
00  // 27 x116y21 CPE[7]
00  // 28 x116y21 CPE[8]
00  // 29 x116y21 CPE[9]
00  // 30 x116y22 CPE[0]
00  // 31 x116y22 CPE[1]
00  // 32 x116y22 CPE[2]
00  // 33 x116y22 CPE[3]
00  // 34 x116y22 CPE[4]
00  // 35 x116y22 CPE[5]
00  // 36 x116y22 CPE[6]
00  // 37 x116y22 CPE[7]
00  // 38 x116y22 CPE[8]
00  // 39 x116y22 CPE[9]
00  // 40 x115y21 INMUX plane 2,1
01  // 41 x115y21 INMUX plane 4,3
2F // -- CRC low byte
F0 // -- CRC high byte


// Config Latches on x121y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 923A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3D // x_sel: 121
0B // y_sel: 21
D7 // -- CRC low byte
44 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9242
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x121y21 CPE[0]
00  //  1 x121y21 CPE[1]
00  //  2 x121y21 CPE[2]
00  //  3 x121y21 CPE[3]
00  //  4 x121y21 CPE[4]
00  //  5 x121y21 CPE[5]
00  //  6 x121y21 CPE[6]
00  //  7 x121y21 CPE[7]
00  //  8 x121y21 CPE[8]
00  //  9 x121y21 CPE[9]
00  // 10 x121y22 CPE[0]
00  // 11 x121y22 CPE[1]
00  // 12 x121y22 CPE[2]
00  // 13 x121y22 CPE[3]
00  // 14 x121y22 CPE[4]
00  // 15 x121y22 CPE[5]
00  // 16 x121y22 CPE[6]
00  // 17 x121y22 CPE[7]
00  // 18 x121y22 CPE[8]
00  // 19 x121y22 CPE[9]
00  // 20 x122y21 CPE[0]
00  // 21 x122y21 CPE[1]
00  // 22 x122y21 CPE[2]
00  // 23 x122y21 CPE[3]
00  // 24 x122y21 CPE[4]
00  // 25 x122y21 CPE[5]
00  // 26 x122y21 CPE[6]
00  // 27 x122y21 CPE[7]
00  // 28 x122y21 CPE[8]
00  // 29 x122y21 CPE[9]
00  // 30 x122y22 CPE[0]
00  // 31 x122y22 CPE[1]
00  // 32 x122y22 CPE[2]
00  // 33 x122y22 CPE[3]
00  // 34 x122y22 CPE[4]
00  // 35 x122y22 CPE[5]
00  // 36 x122y22 CPE[6]
00  // 37 x122y22 CPE[7]
00  // 38 x122y22 CPE[8]
00  // 39 x122y22 CPE[9]
00  // 40 x121y21 INMUX plane 2,1
00  // 41 x121y21 INMUX plane 4,3
00  // 42 x121y21 INMUX plane 6,5
00  // 43 x121y21 INMUX plane 8,7
00  // 44 x121y21 INMUX plane 10,9
00  // 45 x121y21 INMUX plane 12,11
00  // 46 x121y22 INMUX plane 2,1
00  // 47 x121y22 INMUX plane 4,3
00  // 48 x121y22 INMUX plane 6,5
00  // 49 x121y22 INMUX plane 8,7
00  // 50 x121y22 INMUX plane 10,9
00  // 51 x121y22 INMUX plane 12,11
00  // 52 x122y21 INMUX plane 2,1
00  // 53 x122y21 INMUX plane 4,3
00  // 54 x122y21 INMUX plane 6,5
00  // 55 x122y21 INMUX plane 8,7
01  // 56 x122y21 INMUX plane 10,9
00  // 57 x122y21 INMUX plane 12,11
00  // 58 x122y22 INMUX plane 2,1
00  // 59 x122y22 INMUX plane 4,3
00  // 60 x122y22 INMUX plane 6,5
00  // 61 x122y22 INMUX plane 8,7
00  // 62 x122y22 INMUX plane 10,9
00  // 63 x122y22 INMUX plane 12,11
00  // 64 x121y21 SB_BIG plane 1
00  // 65 x121y21 SB_BIG plane 1
00  // 66 x121y21 SB_DRIVE plane 2,1
00  // 67 x121y21 SB_BIG plane 2
00  // 68 x121y21 SB_BIG plane 2
00  // 69 x121y21 SB_BIG plane 3
00  // 70 x121y21 SB_BIG plane 3
00  // 71 x121y21 SB_DRIVE plane 4,3
00  // 72 x121y21 SB_BIG plane 4
00  // 73 x121y21 SB_BIG plane 4
00  // 74 x121y21 SB_BIG plane 5
00  // 75 x121y21 SB_BIG plane 5
00  // 76 x121y21 SB_DRIVE plane 6,5
00  // 77 x121y21 SB_BIG plane 6
00  // 78 x121y21 SB_BIG plane 6
00  // 79 x121y21 SB_BIG plane 7
00  // 80 x121y21 SB_BIG plane 7
00  // 81 x121y21 SB_DRIVE plane 8,7
00  // 82 x121y21 SB_BIG plane 8
00  // 83 x121y21 SB_BIG plane 8
70  // 84 x121y21 SB_BIG plane 9
97 // -- CRC low byte
08 // -- CRC high byte


// Config Latches on x123y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 929D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3E // x_sel: 123
0B // y_sel: 21
BF // -- CRC low byte
6E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 92A5
2D // Length: 45
7A // -- CRC low byte
C2 // -- CRC high byte
00  //  0 x123y21 CPE[0]
00  //  1 x123y21 CPE[1]
00  //  2 x123y21 CPE[2]
00  //  3 x123y21 CPE[3]
00  //  4 x123y21 CPE[4]
00  //  5 x123y21 CPE[5]
00  //  6 x123y21 CPE[6]
00  //  7 x123y21 CPE[7]
00  //  8 x123y21 CPE[8]
00  //  9 x123y21 CPE[9]
00  // 10 x123y22 CPE[0]
00  // 11 x123y22 CPE[1]
00  // 12 x123y22 CPE[2]
00  // 13 x123y22 CPE[3]
00  // 14 x123y22 CPE[4]
00  // 15 x123y22 CPE[5]
00  // 16 x123y22 CPE[6]
00  // 17 x123y22 CPE[7]
00  // 18 x123y22 CPE[8]
00  // 19 x123y22 CPE[9]
00  // 20 x124y21 CPE[0]
00  // 21 x124y21 CPE[1]
00  // 22 x124y21 CPE[2]
00  // 23 x124y21 CPE[3]
00  // 24 x124y21 CPE[4]
00  // 25 x124y21 CPE[5]
00  // 26 x124y21 CPE[6]
00  // 27 x124y21 CPE[7]
00  // 28 x124y21 CPE[8]
00  // 29 x124y21 CPE[9]
00  // 30 x124y22 CPE[0]
00  // 31 x124y22 CPE[1]
00  // 32 x124y22 CPE[2]
00  // 33 x124y22 CPE[3]
00  // 34 x124y22 CPE[4]
00  // 35 x124y22 CPE[5]
00  // 36 x124y22 CPE[6]
00  // 37 x124y22 CPE[7]
00  // 38 x124y22 CPE[8]
00  // 39 x124y22 CPE[9]
00  // 40 x123y21 INMUX plane 2,1
00  // 41 x123y21 INMUX plane 4,3
00  // 42 x123y21 INMUX plane 6,5
00  // 43 x123y21 INMUX plane 8,7
01  // 44 x123y21 INMUX plane 10,9
0A // -- CRC low byte
FE // -- CRC high byte


// Config Latches on x125y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 92D8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3F // x_sel: 125
0B // y_sel: 21
67 // -- CRC low byte
77 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 92E0
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x125y21 CPE[0]
00  //  1 x125y21 CPE[1]
00  //  2 x125y21 CPE[2]
00  //  3 x125y21 CPE[3]
00  //  4 x125y21 CPE[4]
00  //  5 x125y21 CPE[5]
00  //  6 x125y21 CPE[6]
00  //  7 x125y21 CPE[7]
00  //  8 x125y21 CPE[8]
00  //  9 x125y21 CPE[9]
00  // 10 x125y22 CPE[0]
00  // 11 x125y22 CPE[1]
00  // 12 x125y22 CPE[2]
00  // 13 x125y22 CPE[3]
00  // 14 x125y22 CPE[4]
00  // 15 x125y22 CPE[5]
00  // 16 x125y22 CPE[6]
00  // 17 x125y22 CPE[7]
00  // 18 x125y22 CPE[8]
00  // 19 x125y22 CPE[9]
00  // 20 x126y21 CPE[0]
00  // 21 x126y21 CPE[1]
00  // 22 x126y21 CPE[2]
00  // 23 x126y21 CPE[3]
00  // 24 x126y21 CPE[4]
00  // 25 x126y21 CPE[5]
00  // 26 x126y21 CPE[6]
00  // 27 x126y21 CPE[7]
00  // 28 x126y21 CPE[8]
00  // 29 x126y21 CPE[9]
00  // 30 x126y22 CPE[0]
00  // 31 x126y22 CPE[1]
00  // 32 x126y22 CPE[2]
00  // 33 x126y22 CPE[3]
00  // 34 x126y22 CPE[4]
00  // 35 x126y22 CPE[5]
00  // 36 x126y22 CPE[6]
00  // 37 x126y22 CPE[7]
00  // 38 x126y22 CPE[8]
00  // 39 x126y22 CPE[9]
00  // 40 x125y21 INMUX plane 2,1
00  // 41 x125y21 INMUX plane 4,3
00  // 42 x125y21 INMUX plane 6,5
00  // 43 x125y21 INMUX plane 8,7
00  // 44 x125y21 INMUX plane 10,9
00  // 45 x125y21 INMUX plane 12,11
00  // 46 x125y22 INMUX plane 2,1
00  // 47 x125y22 INMUX plane 4,3
00  // 48 x125y22 INMUX plane 6,5
00  // 49 x125y22 INMUX plane 8,7
00  // 50 x125y22 INMUX plane 10,9
00  // 51 x125y22 INMUX plane 12,11
00  // 52 x126y21 INMUX plane 2,1
00  // 53 x126y21 INMUX plane 4,3
00  // 54 x126y21 INMUX plane 6,5
00  // 55 x126y21 INMUX plane 8,7
00  // 56 x126y21 INMUX plane 10,9
00  // 57 x126y21 INMUX plane 12,11
00  // 58 x126y22 INMUX plane 2,1
00  // 59 x126y22 INMUX plane 4,3
00  // 60 x126y22 INMUX plane 6,5
00  // 61 x126y22 INMUX plane 8,7
00  // 62 x126y22 INMUX plane 10,9
00  // 63 x126y22 INMUX plane 12,11
00  // 64 x125y21 SB_BIG plane 1
00  // 65 x125y21 SB_BIG plane 1
00  // 66 x125y21 SB_DRIVE plane 2,1
00  // 67 x125y21 SB_BIG plane 2
00  // 68 x125y21 SB_BIG plane 2
00  // 69 x125y21 SB_BIG plane 3
00  // 70 x125y21 SB_BIG plane 3
80  // 71 x125y21 SB_DRIVE plane 4,3
43 // -- CRC low byte
2B // -- CRC high byte


// Config Latches on x133y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 932E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
43 // x_sel: 133
0B // y_sel: 21
03 // -- CRC low byte
2E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9336
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x133y21 CPE[0]
00  //  1 x133y21 CPE[1]
00  //  2 x133y21 CPE[2]
00  //  3 x133y21 CPE[3]
00  //  4 x133y21 CPE[4]
00  //  5 x133y21 CPE[5]
00  //  6 x133y21 CPE[6]
00  //  7 x133y21 CPE[7]
00  //  8 x133y21 CPE[8]
00  //  9 x133y21 CPE[9]
00  // 10 x133y22 CPE[0]
00  // 11 x133y22 CPE[1]
00  // 12 x133y22 CPE[2]
00  // 13 x133y22 CPE[3]
00  // 14 x133y22 CPE[4]
00  // 15 x133y22 CPE[5]
00  // 16 x133y22 CPE[6]
00  // 17 x133y22 CPE[7]
00  // 18 x133y22 CPE[8]
00  // 19 x133y22 CPE[9]
00  // 20 x134y21 CPE[0]
00  // 21 x134y21 CPE[1]
00  // 22 x134y21 CPE[2]
00  // 23 x134y21 CPE[3]
00  // 24 x134y21 CPE[4]
00  // 25 x134y21 CPE[5]
00  // 26 x134y21 CPE[6]
00  // 27 x134y21 CPE[7]
00  // 28 x134y21 CPE[8]
00  // 29 x134y21 CPE[9]
00  // 30 x134y22 CPE[0]
00  // 31 x134y22 CPE[1]
00  // 32 x134y22 CPE[2]
00  // 33 x134y22 CPE[3]
00  // 34 x134y22 CPE[4]
00  // 35 x134y22 CPE[5]
00  // 36 x134y22 CPE[6]
00  // 37 x134y22 CPE[7]
00  // 38 x134y22 CPE[8]
00  // 39 x134y22 CPE[9]
00  // 40 x133y21 INMUX plane 2,1
00  // 41 x133y21 INMUX plane 4,3
00  // 42 x133y21 INMUX plane 6,5
00  // 43 x133y21 INMUX plane 8,7
00  // 44 x133y21 INMUX plane 10,9
00  // 45 x133y21 INMUX plane 12,11
00  // 46 x133y22 INMUX plane 2,1
00  // 47 x133y22 INMUX plane 4,3
00  // 48 x133y22 INMUX plane 6,5
00  // 49 x133y22 INMUX plane 8,7
00  // 50 x133y22 INMUX plane 10,9
00  // 51 x133y22 INMUX plane 12,11
00  // 52 x134y21 INMUX plane 2,1
00  // 53 x134y21 INMUX plane 4,3
00  // 54 x134y21 INMUX plane 6,5
00  // 55 x134y21 INMUX plane 8,7
00  // 56 x134y21 INMUX plane 10,9
00  // 57 x134y21 INMUX plane 12,11
00  // 58 x134y22 INMUX plane 2,1
00  // 59 x134y22 INMUX plane 4,3
00  // 60 x134y22 INMUX plane 6,5
00  // 61 x134y22 INMUX plane 8,7
00  // 62 x134y22 INMUX plane 10,9
00  // 63 x134y22 INMUX plane 12,11
00  // 64 x133y21 SB_BIG plane 1
00  // 65 x133y21 SB_BIG plane 1
00  // 66 x133y21 SB_DRIVE plane 2,1
00  // 67 x133y21 SB_BIG plane 2
00  // 68 x133y21 SB_BIG plane 2
00  // 69 x133y21 SB_BIG plane 3
00  // 70 x133y21 SB_BIG plane 3
80  // 71 x133y21 SB_DRIVE plane 4,3
43 // -- CRC low byte
2B // -- CRC high byte


// Config Latches on x161y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9384     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
0B // y_sel: 21
22 // -- CRC low byte
88 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 938C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y21
00  // 14 right_edge_EN1 at x163y21
00  // 15 right_edge_EN2 at x163y21
00  // 16 right_edge_EN0 at x163y22
00  // 17 right_edge_EN1 at x163y22
00  // 18 right_edge_EN2 at x163y22
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y21 SB_BIG plane 1
12  // 65 x161y21 SB_BIG plane 1
00  // 66 x161y21 SB_DRIVE plane 2,1
48  // 67 x161y21 SB_BIG plane 2
12  // 68 x161y21 SB_BIG plane 2
48  // 69 x161y21 SB_BIG plane 3
12  // 70 x161y21 SB_BIG plane 3
00  // 71 x161y21 SB_DRIVE plane 4,3
48  // 72 x161y21 SB_BIG plane 4
12  // 73 x161y21 SB_BIG plane 4
48  // 74 x161y21 SB_BIG plane 5
12  // 75 x161y21 SB_BIG plane 5
00  // 76 x161y21 SB_DRIVE plane 6,5
48  // 77 x161y21 SB_BIG plane 6
12  // 78 x161y21 SB_BIG plane 6
48  // 79 x161y21 SB_BIG plane 7
12  // 80 x161y21 SB_BIG plane 7
00  // 81 x161y21 SB_DRIVE plane 8,7
48  // 82 x161y21 SB_BIG plane 8
12  // 83 x161y21 SB_BIG plane 8
48  // 84 x161y21 SB_BIG plane 9
12  // 85 x161y21 SB_BIG plane 9
00  // 86 x161y21 SB_DRIVE plane 10,9
48  // 87 x161y21 SB_BIG plane 10
12  // 88 x161y21 SB_BIG plane 10
48  // 89 x161y21 SB_BIG plane 11
12  // 90 x161y21 SB_BIG plane 11
00  // 91 x161y21 SB_DRIVE plane 12,11
48  // 92 x161y21 SB_BIG plane 12
12  // 93 x161y21 SB_BIG plane 12
A8  // 94 x162y22 SB_SML plane 1
82  // 95 x162y22 SB_SML plane 2,1
2A  // 96 x162y22 SB_SML plane 2
A8  // 97 x162y22 SB_SML plane 3
82  // 98 x162y22 SB_SML plane 4,3
2A  // 99 x162y22 SB_SML plane 4
A8  // 100 x162y22 SB_SML plane 5
82  // 101 x162y22 SB_SML plane 6,5
2A  // 102 x162y22 SB_SML plane 6
A8  // 103 x162y22 SB_SML plane 7
82  // 104 x162y22 SB_SML plane 8,7
2A  // 105 x162y22 SB_SML plane 8
A8  // 106 x162y22 SB_SML plane 9
82  // 107 x162y22 SB_SML plane 10,9
2A  // 108 x162y22 SB_SML plane 10
A8  // 109 x162y22 SB_SML plane 11
82  // 110 x162y22 SB_SML plane 12,11
2A  // 111 x162y22 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9402     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
0C // y_sel: 23
B2 // -- CRC low byte
36 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 940A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y23
00  // 14 left_edge_EN1 at x-2y23
00  // 15 left_edge_EN2 at x-2y23
00  // 16 left_edge_EN0 at x-2y24
00  // 17 left_edge_EN1 at x-2y24
00  // 18 left_edge_EN2 at x-2y24
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y23 SB_BIG plane 1
12  // 65 x-1y23 SB_BIG plane 1
00  // 66 x-1y23 SB_DRIVE plane 2,1
48  // 67 x-1y23 SB_BIG plane 2
12  // 68 x-1y23 SB_BIG plane 2
48  // 69 x-1y23 SB_BIG plane 3
12  // 70 x-1y23 SB_BIG plane 3
00  // 71 x-1y23 SB_DRIVE plane 4,3
48  // 72 x-1y23 SB_BIG plane 4
12  // 73 x-1y23 SB_BIG plane 4
8B  // 74 x-1y23 SB_BIG plane 5
54  // 75 x-1y23 SB_BIG plane 5
01  // 76 x-1y23 SB_DRIVE plane 6,5
48  // 77 x-1y23 SB_BIG plane 6
12  // 78 x-1y23 SB_BIG plane 6
48  // 79 x-1y23 SB_BIG plane 7
12  // 80 x-1y23 SB_BIG plane 7
00  // 81 x-1y23 SB_DRIVE plane 8,7
48  // 82 x-1y23 SB_BIG plane 8
12  // 83 x-1y23 SB_BIG plane 8
48  // 84 x-1y23 SB_BIG plane 9
12  // 85 x-1y23 SB_BIG plane 9
00  // 86 x-1y23 SB_DRIVE plane 10,9
48  // 87 x-1y23 SB_BIG plane 10
12  // 88 x-1y23 SB_BIG plane 10
8B  // 89 x-1y23 SB_BIG plane 11
64  // 90 x-1y23 SB_BIG plane 11
09  // 91 x-1y23 SB_DRIVE plane 12,11
48  // 92 x-1y23 SB_BIG plane 12
12  // 93 x-1y23 SB_BIG plane 12
A8  // 94 x0y24 SB_SML plane 1
82  // 95 x0y24 SB_SML plane 2,1
2A  // 96 x0y24 SB_SML plane 2
A8  // 97 x0y24 SB_SML plane 3
82  // 98 x0y24 SB_SML plane 4,3
2A  // 99 x0y24 SB_SML plane 4
A8  // 100 x0y24 SB_SML plane 5
82  // 101 x0y24 SB_SML plane 6,5
2A  // 102 x0y24 SB_SML plane 6
A8  // 103 x0y24 SB_SML plane 7
82  // 104 x0y24 SB_SML plane 8,7
2A  // 105 x0y24 SB_SML plane 8
A8  // 106 x0y24 SB_SML plane 9
82  // 107 x0y24 SB_SML plane 10,9
2A  // 108 x0y24 SB_SML plane 10
4E  // 109 x0y24 SB_SML plane 11
85  // 110 x0y24 SB_SML plane 12,11
2A  // 111 x0y24 SB_SML plane 12
25 // -- CRC low byte
41 // -- CRC high byte


// Config Latches on x1y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9480     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
0C // y_sel: 23
6A // -- CRC low byte
2F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9488
5A // Length: 90
42 // -- CRC low byte
C5 // -- CRC high byte
00  //  0 x1y23 CPE[0]
00  //  1 x1y23 CPE[1]
00  //  2 x1y23 CPE[2]
00  //  3 x1y23 CPE[3]
00  //  4 x1y23 CPE[4]
00  //  5 x1y23 CPE[5]
00  //  6 x1y23 CPE[6]
00  //  7 x1y23 CPE[7]
00  //  8 x1y23 CPE[8]
00  //  9 x1y23 CPE[9]
00  // 10 x1y24 CPE[0]
00  // 11 x1y24 CPE[1]
00  // 12 x1y24 CPE[2]
00  // 13 x1y24 CPE[3]
00  // 14 x1y24 CPE[4]
00  // 15 x1y24 CPE[5]
00  // 16 x1y24 CPE[6]
00  // 17 x1y24 CPE[7]
00  // 18 x1y24 CPE[8]
00  // 19 x1y24 CPE[9]
00  // 20 x2y23 CPE[0]
00  // 21 x2y23 CPE[1]
00  // 22 x2y23 CPE[2]
00  // 23 x2y23 CPE[3]
00  // 24 x2y23 CPE[4]
00  // 25 x2y23 CPE[5]
00  // 26 x2y23 CPE[6]
00  // 27 x2y23 CPE[7]
00  // 28 x2y23 CPE[8]
00  // 29 x2y23 CPE[9]
00  // 30 x2y24 CPE[0]
00  // 31 x2y24 CPE[1]
00  // 32 x2y24 CPE[2]
00  // 33 x2y24 CPE[3]
00  // 34 x2y24 CPE[4]
00  // 35 x2y24 CPE[5]
00  // 36 x2y24 CPE[6]
00  // 37 x2y24 CPE[7]
00  // 38 x2y24 CPE[8]
00  // 39 x2y24 CPE[9]
00  // 40 x1y23 INMUX plane 2,1
00  // 41 x1y23 INMUX plane 4,3
01  // 42 x1y23 INMUX plane 6,5
00  // 43 x1y23 INMUX plane 8,7
00  // 44 x1y23 INMUX plane 10,9
01  // 45 x1y23 INMUX plane 12,11
00  // 46 x1y24 INMUX plane 2,1
00  // 47 x1y24 INMUX plane 4,3
00  // 48 x1y24 INMUX plane 6,5
00  // 49 x1y24 INMUX plane 8,7
00  // 50 x1y24 INMUX plane 10,9
01  // 51 x1y24 INMUX plane 12,11
00  // 52 x2y23 INMUX plane 2,1
00  // 53 x2y23 INMUX plane 4,3
00  // 54 x2y23 INMUX plane 6,5
00  // 55 x2y23 INMUX plane 8,7
00  // 56 x2y23 INMUX plane 10,9
00  // 57 x2y23 INMUX plane 12,11
00  // 58 x2y24 INMUX plane 2,1
00  // 59 x2y24 INMUX plane 4,3
00  // 60 x2y24 INMUX plane 6,5
00  // 61 x2y24 INMUX plane 8,7
00  // 62 x2y24 INMUX plane 10,9
01  // 63 x2y24 INMUX plane 12,11
00  // 64 x2y24 SB_BIG plane 1
00  // 65 x2y24 SB_BIG plane 1
00  // 66 x2y24 SB_DRIVE plane 2,1
00  // 67 x2y24 SB_BIG plane 2
00  // 68 x2y24 SB_BIG plane 2
00  // 69 x2y24 SB_BIG plane 3
00  // 70 x2y24 SB_BIG plane 3
00  // 71 x2y24 SB_DRIVE plane 4,3
00  // 72 x2y24 SB_BIG plane 4
00  // 73 x2y24 SB_BIG plane 4
00  // 74 x2y24 SB_BIG plane 5
00  // 75 x2y24 SB_BIG plane 5
00  // 76 x2y24 SB_DRIVE plane 6,5
00  // 77 x2y24 SB_BIG plane 6
00  // 78 x2y24 SB_BIG plane 6
00  // 79 x2y24 SB_BIG plane 7
00  // 80 x2y24 SB_BIG plane 7
00  // 81 x2y24 SB_DRIVE plane 8,7
00  // 82 x2y24 SB_BIG plane 8
00  // 83 x2y24 SB_BIG plane 8
00  // 84 x2y24 SB_BIG plane 9
00  // 85 x2y24 SB_BIG plane 9
00  // 86 x2y24 SB_DRIVE plane 10,9
00  // 87 x2y24 SB_BIG plane 10
00  // 88 x2y24 SB_BIG plane 10
11  // 89 x2y24 SB_BIG plane 11
55 // -- CRC low byte
D2 // -- CRC high byte


// Config Latches on x3y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 94E8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
0C // y_sel: 23
02 // -- CRC low byte
05 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 94F0
40 // Length: 64
99 // -- CRC low byte
7A // -- CRC high byte
00  //  0 x3y23 CPE[0]
00  //  1 x3y23 CPE[1]
00  //  2 x3y23 CPE[2]
00  //  3 x3y23 CPE[3]
00  //  4 x3y23 CPE[4]
00  //  5 x3y23 CPE[5]
00  //  6 x3y23 CPE[6]
00  //  7 x3y23 CPE[7]
00  //  8 x3y23 CPE[8]
00  //  9 x3y23 CPE[9]
00  // 10 x3y24 CPE[0]
00  // 11 x3y24 CPE[1]
00  // 12 x3y24 CPE[2]
00  // 13 x3y24 CPE[3]
00  // 14 x3y24 CPE[4]
00  // 15 x3y24 CPE[5]
00  // 16 x3y24 CPE[6]
00  // 17 x3y24 CPE[7]
00  // 18 x3y24 CPE[8]
00  // 19 x3y24 CPE[9]
00  // 20 x4y23 CPE[0]
00  // 21 x4y23 CPE[1]
00  // 22 x4y23 CPE[2]
00  // 23 x4y23 CPE[3]
00  // 24 x4y23 CPE[4]
00  // 25 x4y23 CPE[5]
00  // 26 x4y23 CPE[6]
00  // 27 x4y23 CPE[7]
00  // 28 x4y23 CPE[8]
00  // 29 x4y23 CPE[9]
00  // 30 x4y24 CPE[0]
00  // 31 x4y24 CPE[1]
00  // 32 x4y24 CPE[2]
00  // 33 x4y24 CPE[3]
00  // 34 x4y24 CPE[4]
00  // 35 x4y24 CPE[5]
00  // 36 x4y24 CPE[6]
00  // 37 x4y24 CPE[7]
00  // 38 x4y24 CPE[8]
00  // 39 x4y24 CPE[9]
00  // 40 x3y23 INMUX plane 2,1
00  // 41 x3y23 INMUX plane 4,3
00  // 42 x3y23 INMUX plane 6,5
00  // 43 x3y23 INMUX plane 8,7
00  // 44 x3y23 INMUX plane 10,9
00  // 45 x3y23 INMUX plane 12,11
00  // 46 x3y24 INMUX plane 2,1
00  // 47 x3y24 INMUX plane 4,3
00  // 48 x3y24 INMUX plane 6,5
00  // 49 x3y24 INMUX plane 8,7
00  // 50 x3y24 INMUX plane 10,9
01  // 51 x3y24 INMUX plane 12,11
00  // 52 x4y23 INMUX plane 2,1
00  // 53 x4y23 INMUX plane 4,3
00  // 54 x4y23 INMUX plane 6,5
00  // 55 x4y23 INMUX plane 8,7
00  // 56 x4y23 INMUX plane 10,9
00  // 57 x4y23 INMUX plane 12,11
00  // 58 x4y24 INMUX plane 2,1
00  // 59 x4y24 INMUX plane 4,3
00  // 60 x4y24 INMUX plane 6,5
00  // 61 x4y24 INMUX plane 8,7
00  // 62 x4y24 INMUX plane 10,9
01  // 63 x4y24 INMUX plane 12,11
70 // -- CRC low byte
86 // -- CRC high byte


// Config Latches on x5y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9536     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
0C // y_sel: 23
DA // -- CRC low byte
1C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 953E
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x5y23 CPE[0]
00  //  1 x5y23 CPE[1]
00  //  2 x5y23 CPE[2]
00  //  3 x5y23 CPE[3]
00  //  4 x5y23 CPE[4]
00  //  5 x5y23 CPE[5]
00  //  6 x5y23 CPE[6]
00  //  7 x5y23 CPE[7]
00  //  8 x5y23 CPE[8]
00  //  9 x5y23 CPE[9]
00  // 10 x5y24 CPE[0]
00  // 11 x5y24 CPE[1]
00  // 12 x5y24 CPE[2]
00  // 13 x5y24 CPE[3]
00  // 14 x5y24 CPE[4]
00  // 15 x5y24 CPE[5]
00  // 16 x5y24 CPE[6]
00  // 17 x5y24 CPE[7]
00  // 18 x5y24 CPE[8]
00  // 19 x5y24 CPE[9]
00  // 20 x6y23 CPE[0]
00  // 21 x6y23 CPE[1]
00  // 22 x6y23 CPE[2]
00  // 23 x6y23 CPE[3]
00  // 24 x6y23 CPE[4]
00  // 25 x6y23 CPE[5]
00  // 26 x6y23 CPE[6]
00  // 27 x6y23 CPE[7]
00  // 28 x6y23 CPE[8]
00  // 29 x6y23 CPE[9]
00  // 30 x6y24 CPE[0]
00  // 31 x6y24 CPE[1]
00  // 32 x6y24 CPE[2]
00  // 33 x6y24 CPE[3]
00  // 34 x6y24 CPE[4]
00  // 35 x6y24 CPE[5]
00  // 36 x6y24 CPE[6]
00  // 37 x6y24 CPE[7]
00  // 38 x6y24 CPE[8]
00  // 39 x6y24 CPE[9]
00  // 40 x5y23 INMUX plane 2,1
00  // 41 x5y23 INMUX plane 4,3
00  // 42 x5y23 INMUX plane 6,5
00  // 43 x5y23 INMUX plane 8,7
00  // 44 x5y23 INMUX plane 10,9
00  // 45 x5y23 INMUX plane 12,11
00  // 46 x5y24 INMUX plane 2,1
00  // 47 x5y24 INMUX plane 4,3
00  // 48 x5y24 INMUX plane 6,5
00  // 49 x5y24 INMUX plane 8,7
00  // 50 x5y24 INMUX plane 10,9
00  // 51 x5y24 INMUX plane 12,11
00  // 52 x6y23 INMUX plane 2,1
00  // 53 x6y23 INMUX plane 4,3
00  // 54 x6y23 INMUX plane 6,5
00  // 55 x6y23 INMUX plane 8,7
00  // 56 x6y23 INMUX plane 10,9
00  // 57 x6y23 INMUX plane 12,11
00  // 58 x6y24 INMUX plane 2,1
00  // 59 x6y24 INMUX plane 4,3
00  // 60 x6y24 INMUX plane 6,5
00  // 61 x6y24 INMUX plane 8,7
00  // 62 x6y24 INMUX plane 10,9
00  // 63 x6y24 INMUX plane 12,11
00  // 64 x6y24 SB_BIG plane 1
00  // 65 x6y24 SB_BIG plane 1
00  // 66 x6y24 SB_DRIVE plane 2,1
00  // 67 x6y24 SB_BIG plane 2
00  // 68 x6y24 SB_BIG plane 2
00  // 69 x6y24 SB_BIG plane 3
00  // 70 x6y24 SB_BIG plane 3
00  // 71 x6y24 SB_DRIVE plane 4,3
00  // 72 x6y24 SB_BIG plane 4
00  // 73 x6y24 SB_BIG plane 4
00  // 74 x6y24 SB_BIG plane 5
00  // 75 x6y24 SB_BIG plane 5
00  // 76 x6y24 SB_DRIVE plane 6,5
00  // 77 x6y24 SB_BIG plane 6
00  // 78 x6y24 SB_BIG plane 6
00  // 79 x6y24 SB_BIG plane 7
00  // 80 x6y24 SB_BIG plane 7
00  // 81 x6y24 SB_DRIVE plane 8,7
00  // 82 x6y24 SB_BIG plane 8
00  // 83 x6y24 SB_BIG plane 8
00  // 84 x6y24 SB_BIG plane 9
00  // 85 x6y24 SB_BIG plane 9
00  // 86 x6y24 SB_DRIVE plane 10,9
00  // 87 x6y24 SB_BIG plane 10
00  // 88 x6y24 SB_BIG plane 10
00  // 89 x6y24 SB_BIG plane 11
00  // 90 x6y24 SB_BIG plane 11
04  // 91 x6y24 SB_DRIVE plane 12,11
F6 // -- CRC low byte
3B // -- CRC high byte


// Config Latches on x19y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 95A0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
0C // y_sel: 23
C2 // -- CRC low byte
CB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 95A8
5A // Length: 90
42 // -- CRC low byte
C5 // -- CRC high byte
00  //  0 x19y23 CPE[0]
00  //  1 x19y23 CPE[1]
00  //  2 x19y23 CPE[2]
00  //  3 x19y23 CPE[3]
00  //  4 x19y23 CPE[4]
00  //  5 x19y23 CPE[5]
00  //  6 x19y23 CPE[6]
00  //  7 x19y23 CPE[7]
00  //  8 x19y23 CPE[8]
00  //  9 x19y23 CPE[9]
00  // 10 x19y24 CPE[0]
00  // 11 x19y24 CPE[1]
00  // 12 x19y24 CPE[2]
00  // 13 x19y24 CPE[3]
00  // 14 x19y24 CPE[4]
00  // 15 x19y24 CPE[5]
00  // 16 x19y24 CPE[6]
00  // 17 x19y24 CPE[7]
00  // 18 x19y24 CPE[8]
00  // 19 x19y24 CPE[9]
00  // 20 x20y23 CPE[0]
00  // 21 x20y23 CPE[1]
00  // 22 x20y23 CPE[2]
00  // 23 x20y23 CPE[3]
00  // 24 x20y23 CPE[4]
00  // 25 x20y23 CPE[5]
00  // 26 x20y23 CPE[6]
00  // 27 x20y23 CPE[7]
00  // 28 x20y23 CPE[8]
00  // 29 x20y23 CPE[9]
00  // 30 x20y24 CPE[0]
00  // 31 x20y24 CPE[1]
00  // 32 x20y24 CPE[2]
00  // 33 x20y24 CPE[3]
00  // 34 x20y24 CPE[4]
00  // 35 x20y24 CPE[5]
00  // 36 x20y24 CPE[6]
00  // 37 x20y24 CPE[7]
00  // 38 x20y24 CPE[8]
00  // 39 x20y24 CPE[9]
00  // 40 x19y23 INMUX plane 2,1
00  // 41 x19y23 INMUX plane 4,3
00  // 42 x19y23 INMUX plane 6,5
00  // 43 x19y23 INMUX plane 8,7
00  // 44 x19y23 INMUX plane 10,9
00  // 45 x19y23 INMUX plane 12,11
00  // 46 x19y24 INMUX plane 2,1
00  // 47 x19y24 INMUX plane 4,3
00  // 48 x19y24 INMUX plane 6,5
00  // 49 x19y24 INMUX plane 8,7
00  // 50 x19y24 INMUX plane 10,9
00  // 51 x19y24 INMUX plane 12,11
00  // 52 x20y23 INMUX plane 2,1
00  // 53 x20y23 INMUX plane 4,3
01  // 54 x20y23 INMUX plane 6,5
00  // 55 x20y23 INMUX plane 8,7
00  // 56 x20y23 INMUX plane 10,9
01  // 57 x20y23 INMUX plane 12,11
00  // 58 x20y24 INMUX plane 2,1
00  // 59 x20y24 INMUX plane 4,3
00  // 60 x20y24 INMUX plane 6,5
00  // 61 x20y24 INMUX plane 8,7
00  // 62 x20y24 INMUX plane 10,9
00  // 63 x20y24 INMUX plane 12,11
00  // 64 x19y23 SB_BIG plane 1
00  // 65 x19y23 SB_BIG plane 1
00  // 66 x19y23 SB_DRIVE plane 2,1
00  // 67 x19y23 SB_BIG plane 2
00  // 68 x19y23 SB_BIG plane 2
00  // 69 x19y23 SB_BIG plane 3
00  // 70 x19y23 SB_BIG plane 3
00  // 71 x19y23 SB_DRIVE plane 4,3
00  // 72 x19y23 SB_BIG plane 4
00  // 73 x19y23 SB_BIG plane 4
39  // 74 x19y23 SB_BIG plane 5
00  // 75 x19y23 SB_BIG plane 5
00  // 76 x19y23 SB_DRIVE plane 6,5
00  // 77 x19y23 SB_BIG plane 6
00  // 78 x19y23 SB_BIG plane 6
00  // 79 x19y23 SB_BIG plane 7
00  // 80 x19y23 SB_BIG plane 7
00  // 81 x19y23 SB_DRIVE plane 8,7
00  // 82 x19y23 SB_BIG plane 8
00  // 83 x19y23 SB_BIG plane 8
00  // 84 x19y23 SB_BIG plane 9
00  // 85 x19y23 SB_BIG plane 9
00  // 86 x19y23 SB_DRIVE plane 10,9
00  // 87 x19y23 SB_BIG plane 10
00  // 88 x19y23 SB_BIG plane 10
39  // 89 x19y23 SB_BIG plane 11
89 // -- CRC low byte
C4 // -- CRC high byte


// Config Latches on x21y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9608     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
0C // y_sel: 23
1A // -- CRC low byte
D2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9610
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x21y23 CPE[0]
00  //  1 x21y23 CPE[1]
00  //  2 x21y23 CPE[2]
00  //  3 x21y23 CPE[3]
00  //  4 x21y23 CPE[4]
00  //  5 x21y23 CPE[5]
00  //  6 x21y23 CPE[6]
00  //  7 x21y23 CPE[7]
00  //  8 x21y23 CPE[8]
00  //  9 x21y23 CPE[9]
00  // 10 x21y24 CPE[0]
00  // 11 x21y24 CPE[1]
00  // 12 x21y24 CPE[2]
00  // 13 x21y24 CPE[3]
00  // 14 x21y24 CPE[4]
00  // 15 x21y24 CPE[5]
00  // 16 x21y24 CPE[6]
00  // 17 x21y24 CPE[7]
00  // 18 x21y24 CPE[8]
00  // 19 x21y24 CPE[9]
00  // 20 x22y23 CPE[0]
00  // 21 x22y23 CPE[1]
00  // 22 x22y23 CPE[2]
00  // 23 x22y23 CPE[3]
00  // 24 x22y23 CPE[4]
00  // 25 x22y23 CPE[5]
00  // 26 x22y23 CPE[6]
00  // 27 x22y23 CPE[7]
00  // 28 x22y23 CPE[8]
00  // 29 x22y23 CPE[9]
00  // 30 x22y24 CPE[0]
00  // 31 x22y24 CPE[1]
00  // 32 x22y24 CPE[2]
00  // 33 x22y24 CPE[3]
00  // 34 x22y24 CPE[4]
00  // 35 x22y24 CPE[5]
00  // 36 x22y24 CPE[6]
00  // 37 x22y24 CPE[7]
00  // 38 x22y24 CPE[8]
00  // 39 x22y24 CPE[9]
00  // 40 x21y23 INMUX plane 2,1
00  // 41 x21y23 INMUX plane 4,3
01  // 42 x21y23 INMUX plane 6,5
00  // 43 x21y23 INMUX plane 8,7
00  // 44 x21y23 INMUX plane 10,9
01  // 45 x21y23 INMUX plane 12,11
00  // 46 x21y24 INMUX plane 2,1
00  // 47 x21y24 INMUX plane 4,3
00  // 48 x21y24 INMUX plane 6,5
00  // 49 x21y24 INMUX plane 8,7
00  // 50 x21y24 INMUX plane 10,9
00  // 51 x21y24 INMUX plane 12,11
00  // 52 x22y23 INMUX plane 2,1
00  // 53 x22y23 INMUX plane 4,3
00  // 54 x22y23 INMUX plane 6,5
00  // 55 x22y23 INMUX plane 8,7
00  // 56 x22y23 INMUX plane 10,9
00  // 57 x22y23 INMUX plane 12,11
00  // 58 x22y24 INMUX plane 2,1
00  // 59 x22y24 INMUX plane 4,3
00  // 60 x22y24 INMUX plane 6,5
00  // 61 x22y24 INMUX plane 8,7
00  // 62 x22y24 INMUX plane 10,9
00  // 63 x22y24 INMUX plane 12,11
00  // 64 x22y24 SB_BIG plane 1
00  // 65 x22y24 SB_BIG plane 1
00  // 66 x22y24 SB_DRIVE plane 2,1
00  // 67 x22y24 SB_BIG plane 2
00  // 68 x22y24 SB_BIG plane 2
00  // 69 x22y24 SB_BIG plane 3
00  // 70 x22y24 SB_BIG plane 3
00  // 71 x22y24 SB_DRIVE plane 4,3
00  // 72 x22y24 SB_BIG plane 4
00  // 73 x22y24 SB_BIG plane 4
00  // 74 x22y24 SB_BIG plane 5
00  // 75 x22y24 SB_BIG plane 5
00  // 76 x22y24 SB_DRIVE plane 6,5
00  // 77 x22y24 SB_BIG plane 6
00  // 78 x22y24 SB_BIG plane 6
00  // 79 x22y24 SB_BIG plane 7
00  // 80 x22y24 SB_BIG plane 7
00  // 81 x22y24 SB_DRIVE plane 8,7
00  // 82 x22y24 SB_BIG plane 8
00  // 83 x22y24 SB_BIG plane 8
00  // 84 x22y24 SB_BIG plane 9
00  // 85 x22y24 SB_BIG plane 9
00  // 86 x22y24 SB_DRIVE plane 10,9
00  // 87 x22y24 SB_BIG plane 10
00  // 88 x22y24 SB_BIG plane 10
39  // 89 x22y24 SB_BIG plane 11
00  // 90 x22y24 SB_BIG plane 11
01  // 91 x22y24 SB_DRIVE plane 12,11
01 // -- CRC low byte
E4 // -- CRC high byte


// Config Latches on x23y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9672     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
0C // y_sel: 23
12 // -- CRC low byte
9F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 967A
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x23y23 CPE[0]
00  //  1 x23y23 CPE[1]
00  //  2 x23y23 CPE[2]
00  //  3 x23y23 CPE[3]
00  //  4 x23y23 CPE[4]
00  //  5 x23y23 CPE[5]
00  //  6 x23y23 CPE[6]
00  //  7 x23y23 CPE[7]
00  //  8 x23y23 CPE[8]
00  //  9 x23y23 CPE[9]
00  // 10 x23y24 CPE[0]
00  // 11 x23y24 CPE[1]
00  // 12 x23y24 CPE[2]
00  // 13 x23y24 CPE[3]
00  // 14 x23y24 CPE[4]
00  // 15 x23y24 CPE[5]
00  // 16 x23y24 CPE[6]
00  // 17 x23y24 CPE[7]
00  // 18 x23y24 CPE[8]
00  // 19 x23y24 CPE[9]
00  // 20 x24y23 CPE[0]
00  // 21 x24y23 CPE[1]
00  // 22 x24y23 CPE[2]
00  // 23 x24y23 CPE[3]
00  // 24 x24y23 CPE[4]
00  // 25 x24y23 CPE[5]
00  // 26 x24y23 CPE[6]
00  // 27 x24y23 CPE[7]
00  // 28 x24y23 CPE[8]
00  // 29 x24y23 CPE[9]
00  // 30 x24y24 CPE[0]
00  // 31 x24y24 CPE[1]
00  // 32 x24y24 CPE[2]
00  // 33 x24y24 CPE[3]
00  // 34 x24y24 CPE[4]
00  // 35 x24y24 CPE[5]
00  // 36 x24y24 CPE[6]
00  // 37 x24y24 CPE[7]
00  // 38 x24y24 CPE[8]
00  // 39 x24y24 CPE[9]
00  // 40 x23y23 INMUX plane 2,1
00  // 41 x23y23 INMUX plane 4,3
00  // 42 x23y23 INMUX plane 6,5
00  // 43 x23y23 INMUX plane 8,7
00  // 44 x23y23 INMUX plane 10,9
00  // 45 x23y23 INMUX plane 12,11
00  // 46 x23y24 INMUX plane 2,1
00  // 47 x23y24 INMUX plane 4,3
00  // 48 x23y24 INMUX plane 6,5
00  // 49 x23y24 INMUX plane 8,7
00  // 50 x23y24 INMUX plane 10,9
01  // 51 x23y24 INMUX plane 12,11
00  // 52 x24y23 INMUX plane 2,1
00  // 53 x24y23 INMUX plane 4,3
00  // 54 x24y23 INMUX plane 6,5
00  // 55 x24y23 INMUX plane 8,7
00  // 56 x24y23 INMUX plane 10,9
00  // 57 x24y23 INMUX plane 12,11
00  // 58 x24y24 INMUX plane 2,1
00  // 59 x24y24 INMUX plane 4,3
00  // 60 x24y24 INMUX plane 6,5
00  // 61 x24y24 INMUX plane 8,7
00  // 62 x24y24 INMUX plane 10,9
01  // 63 x24y24 INMUX plane 12,11
00  // 64 x23y23 SB_BIG plane 1
00  // 65 x23y23 SB_BIG plane 1
00  // 66 x23y23 SB_DRIVE plane 2,1
00  // 67 x23y23 SB_BIG plane 2
00  // 68 x23y23 SB_BIG plane 2
00  // 69 x23y23 SB_BIG plane 3
00  // 70 x23y23 SB_BIG plane 3
00  // 71 x23y23 SB_DRIVE plane 4,3
00  // 72 x23y23 SB_BIG plane 4
00  // 73 x23y23 SB_BIG plane 4
00  // 74 x23y23 SB_BIG plane 5
00  // 75 x23y23 SB_BIG plane 5
04  // 76 x23y23 SB_DRIVE plane 6,5
00  // 77 x23y23 SB_BIG plane 6
00  // 78 x23y23 SB_BIG plane 6
00  // 79 x23y23 SB_BIG plane 7
00  // 80 x23y23 SB_BIG plane 7
00  // 81 x23y23 SB_DRIVE plane 8,7
00  // 82 x23y23 SB_BIG plane 8
00  // 83 x23y23 SB_BIG plane 8
00  // 84 x23y23 SB_BIG plane 9
00  // 85 x23y23 SB_BIG plane 9
00  // 86 x23y23 SB_DRIVE plane 10,9
00  // 87 x23y23 SB_BIG plane 10
00  // 88 x23y23 SB_BIG plane 10
00  // 89 x23y23 SB_BIG plane 11
00  // 90 x23y23 SB_BIG plane 11
04  // 91 x23y23 SB_DRIVE plane 12,11
72 // -- CRC low byte
74 // -- CRC high byte


// Config Latches on x39y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 96DC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
0C // y_sel: 23
43 // -- CRC low byte
C4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 96E4
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x39y23 CPE[0]
00  //  1 x39y23 CPE[1]
00  //  2 x39y23 CPE[2]
00  //  3 x39y23 CPE[3]
00  //  4 x39y23 CPE[4]
00  //  5 x39y23 CPE[5]
00  //  6 x39y23 CPE[6]
00  //  7 x39y23 CPE[7]
00  //  8 x39y23 CPE[8]
00  //  9 x39y23 CPE[9]
00  // 10 x39y24 CPE[0]
00  // 11 x39y24 CPE[1]
00  // 12 x39y24 CPE[2]
00  // 13 x39y24 CPE[3]
00  // 14 x39y24 CPE[4]
00  // 15 x39y24 CPE[5]
00  // 16 x39y24 CPE[6]
00  // 17 x39y24 CPE[7]
00  // 18 x39y24 CPE[8]
00  // 19 x39y24 CPE[9]
00  // 20 x40y23 CPE[0]
00  // 21 x40y23 CPE[1]
00  // 22 x40y23 CPE[2]
00  // 23 x40y23 CPE[3]
00  // 24 x40y23 CPE[4]
00  // 25 x40y23 CPE[5]
00  // 26 x40y23 CPE[6]
00  // 27 x40y23 CPE[7]
00  // 28 x40y23 CPE[8]
00  // 29 x40y23 CPE[9]
00  // 30 x40y24 CPE[0]
00  // 31 x40y24 CPE[1]
00  // 32 x40y24 CPE[2]
00  // 33 x40y24 CPE[3]
00  // 34 x40y24 CPE[4]
00  // 35 x40y24 CPE[5]
00  // 36 x40y24 CPE[6]
00  // 37 x40y24 CPE[7]
00  // 38 x40y24 CPE[8]
00  // 39 x40y24 CPE[9]
00  // 40 x39y23 INMUX plane 2,1
00  // 41 x39y23 INMUX plane 4,3
00  // 42 x39y23 INMUX plane 6,5
00  // 43 x39y23 INMUX plane 8,7
00  // 44 x39y23 INMUX plane 10,9
00  // 45 x39y23 INMUX plane 12,11
00  // 46 x39y24 INMUX plane 2,1
00  // 47 x39y24 INMUX plane 4,3
00  // 48 x39y24 INMUX plane 6,5
00  // 49 x39y24 INMUX plane 8,7
00  // 50 x39y24 INMUX plane 10,9
00  // 51 x39y24 INMUX plane 12,11
00  // 52 x40y23 INMUX plane 2,1
00  // 53 x40y23 INMUX plane 4,3
01  // 54 x40y23 INMUX plane 6,5
00  // 55 x40y23 INMUX plane 8,7
00  // 56 x40y23 INMUX plane 10,9
01  // 57 x40y23 INMUX plane 12,11
00  // 58 x40y24 INMUX plane 2,1
00  // 59 x40y24 INMUX plane 4,3
00  // 60 x40y24 INMUX plane 6,5
00  // 61 x40y24 INMUX plane 8,7
00  // 62 x40y24 INMUX plane 10,9
00  // 63 x40y24 INMUX plane 12,11
00  // 64 x39y23 SB_BIG plane 1
00  // 65 x39y23 SB_BIG plane 1
00  // 66 x39y23 SB_DRIVE plane 2,1
00  // 67 x39y23 SB_BIG plane 2
00  // 68 x39y23 SB_BIG plane 2
00  // 69 x39y23 SB_BIG plane 3
00  // 70 x39y23 SB_BIG plane 3
00  // 71 x39y23 SB_DRIVE plane 4,3
00  // 72 x39y23 SB_BIG plane 4
00  // 73 x39y23 SB_BIG plane 4
39  // 74 x39y23 SB_BIG plane 5
00  // 75 x39y23 SB_BIG plane 5
01  // 76 x39y23 SB_DRIVE plane 6,5
00  // 77 x39y23 SB_BIG plane 6
00  // 78 x39y23 SB_BIG plane 6
00  // 79 x39y23 SB_BIG plane 7
00  // 80 x39y23 SB_BIG plane 7
00  // 81 x39y23 SB_DRIVE plane 8,7
00  // 82 x39y23 SB_BIG plane 8
00  // 83 x39y23 SB_BIG plane 8
00  // 84 x39y23 SB_BIG plane 9
00  // 85 x39y23 SB_BIG plane 9
00  // 86 x39y23 SB_DRIVE plane 10,9
00  // 87 x39y23 SB_BIG plane 10
00  // 88 x39y23 SB_BIG plane 10
39  // 89 x39y23 SB_BIG plane 11
00  // 90 x39y23 SB_BIG plane 11
01  // 91 x39y23 SB_DRIVE plane 12,11
22 // -- CRC low byte
4B // -- CRC high byte


// Config Latches on x41y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9746     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
0C // y_sel: 23
9B // -- CRC low byte
DD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 974E
5A // Length: 90
42 // -- CRC low byte
C5 // -- CRC high byte
00  //  0 x41y23 CPE[0]
00  //  1 x41y23 CPE[1]
00  //  2 x41y23 CPE[2]
00  //  3 x41y23 CPE[3]
00  //  4 x41y23 CPE[4]
00  //  5 x41y23 CPE[5]
00  //  6 x41y23 CPE[6]
00  //  7 x41y23 CPE[7]
00  //  8 x41y23 CPE[8]
00  //  9 x41y23 CPE[9]
00  // 10 x41y24 CPE[0]
00  // 11 x41y24 CPE[1]
00  // 12 x41y24 CPE[2]
00  // 13 x41y24 CPE[3]
00  // 14 x41y24 CPE[4]
00  // 15 x41y24 CPE[5]
00  // 16 x41y24 CPE[6]
00  // 17 x41y24 CPE[7]
00  // 18 x41y24 CPE[8]
00  // 19 x41y24 CPE[9]
00  // 20 x42y23 CPE[0]
00  // 21 x42y23 CPE[1]
00  // 22 x42y23 CPE[2]
00  // 23 x42y23 CPE[3]
00  // 24 x42y23 CPE[4]
00  // 25 x42y23 CPE[5]
00  // 26 x42y23 CPE[6]
00  // 27 x42y23 CPE[7]
00  // 28 x42y23 CPE[8]
00  // 29 x42y23 CPE[9]
00  // 30 x42y24 CPE[0]
00  // 31 x42y24 CPE[1]
00  // 32 x42y24 CPE[2]
00  // 33 x42y24 CPE[3]
00  // 34 x42y24 CPE[4]
00  // 35 x42y24 CPE[5]
00  // 36 x42y24 CPE[6]
00  // 37 x42y24 CPE[7]
00  // 38 x42y24 CPE[8]
00  // 39 x42y24 CPE[9]
00  // 40 x41y23 INMUX plane 2,1
00  // 41 x41y23 INMUX plane 4,3
01  // 42 x41y23 INMUX plane 6,5
00  // 43 x41y23 INMUX plane 8,7
00  // 44 x41y23 INMUX plane 10,9
01  // 45 x41y23 INMUX plane 12,11
00  // 46 x41y24 INMUX plane 2,1
00  // 47 x41y24 INMUX plane 4,3
00  // 48 x41y24 INMUX plane 6,5
00  // 49 x41y24 INMUX plane 8,7
00  // 50 x41y24 INMUX plane 10,9
00  // 51 x41y24 INMUX plane 12,11
00  // 52 x42y23 INMUX plane 2,1
00  // 53 x42y23 INMUX plane 4,3
00  // 54 x42y23 INMUX plane 6,5
00  // 55 x42y23 INMUX plane 8,7
00  // 56 x42y23 INMUX plane 10,9
00  // 57 x42y23 INMUX plane 12,11
00  // 58 x42y24 INMUX plane 2,1
00  // 59 x42y24 INMUX plane 4,3
00  // 60 x42y24 INMUX plane 6,5
00  // 61 x42y24 INMUX plane 8,7
00  // 62 x42y24 INMUX plane 10,9
00  // 63 x42y24 INMUX plane 12,11
00  // 64 x42y24 SB_BIG plane 1
00  // 65 x42y24 SB_BIG plane 1
00  // 66 x42y24 SB_DRIVE plane 2,1
00  // 67 x42y24 SB_BIG plane 2
00  // 68 x42y24 SB_BIG plane 2
00  // 69 x42y24 SB_BIG plane 3
00  // 70 x42y24 SB_BIG plane 3
00  // 71 x42y24 SB_DRIVE plane 4,3
00  // 72 x42y24 SB_BIG plane 4
00  // 73 x42y24 SB_BIG plane 4
00  // 74 x42y24 SB_BIG plane 5
00  // 75 x42y24 SB_BIG plane 5
00  // 76 x42y24 SB_DRIVE plane 6,5
00  // 77 x42y24 SB_BIG plane 6
00  // 78 x42y24 SB_BIG plane 6
00  // 79 x42y24 SB_BIG plane 7
00  // 80 x42y24 SB_BIG plane 7
00  // 81 x42y24 SB_DRIVE plane 8,7
00  // 82 x42y24 SB_BIG plane 8
00  // 83 x42y24 SB_BIG plane 8
00  // 84 x42y24 SB_BIG plane 9
00  // 85 x42y24 SB_BIG plane 9
00  // 86 x42y24 SB_DRIVE plane 10,9
00  // 87 x42y24 SB_BIG plane 10
00  // 88 x42y24 SB_BIG plane 10
39  // 89 x42y24 SB_BIG plane 11
B9 // -- CRC low byte
67 // -- CRC high byte


// Config Latches on x43y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 97AE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
0C // y_sel: 23
F3 // -- CRC low byte
F7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 97B6
40 // Length: 64
99 // -- CRC low byte
7A // -- CRC high byte
00  //  0 x43y23 CPE[0]
00  //  1 x43y23 CPE[1]
00  //  2 x43y23 CPE[2]
00  //  3 x43y23 CPE[3]
00  //  4 x43y23 CPE[4]
00  //  5 x43y23 CPE[5]
00  //  6 x43y23 CPE[6]
00  //  7 x43y23 CPE[7]
00  //  8 x43y23 CPE[8]
00  //  9 x43y23 CPE[9]
00  // 10 x43y24 CPE[0]
00  // 11 x43y24 CPE[1]
00  // 12 x43y24 CPE[2]
00  // 13 x43y24 CPE[3]
00  // 14 x43y24 CPE[4]
00  // 15 x43y24 CPE[5]
00  // 16 x43y24 CPE[6]
00  // 17 x43y24 CPE[7]
00  // 18 x43y24 CPE[8]
00  // 19 x43y24 CPE[9]
00  // 20 x44y23 CPE[0]
00  // 21 x44y23 CPE[1]
00  // 22 x44y23 CPE[2]
00  // 23 x44y23 CPE[3]
00  // 24 x44y23 CPE[4]
00  // 25 x44y23 CPE[5]
00  // 26 x44y23 CPE[6]
00  // 27 x44y23 CPE[7]
00  // 28 x44y23 CPE[8]
00  // 29 x44y23 CPE[9]
00  // 30 x44y24 CPE[0]
00  // 31 x44y24 CPE[1]
00  // 32 x44y24 CPE[2]
00  // 33 x44y24 CPE[3]
00  // 34 x44y24 CPE[4]
00  // 35 x44y24 CPE[5]
00  // 36 x44y24 CPE[6]
00  // 37 x44y24 CPE[7]
00  // 38 x44y24 CPE[8]
00  // 39 x44y24 CPE[9]
00  // 40 x43y23 INMUX plane 2,1
00  // 41 x43y23 INMUX plane 4,3
00  // 42 x43y23 INMUX plane 6,5
00  // 43 x43y23 INMUX plane 8,7
00  // 44 x43y23 INMUX plane 10,9
00  // 45 x43y23 INMUX plane 12,11
00  // 46 x43y24 INMUX plane 2,1
00  // 47 x43y24 INMUX plane 4,3
00  // 48 x43y24 INMUX plane 6,5
00  // 49 x43y24 INMUX plane 8,7
00  // 50 x43y24 INMUX plane 10,9
01  // 51 x43y24 INMUX plane 12,11
00  // 52 x44y23 INMUX plane 2,1
00  // 53 x44y23 INMUX plane 4,3
00  // 54 x44y23 INMUX plane 6,5
00  // 55 x44y23 INMUX plane 8,7
00  // 56 x44y23 INMUX plane 10,9
00  // 57 x44y23 INMUX plane 12,11
00  // 58 x44y24 INMUX plane 2,1
00  // 59 x44y24 INMUX plane 4,3
00  // 60 x44y24 INMUX plane 6,5
00  // 61 x44y24 INMUX plane 8,7
00  // 62 x44y24 INMUX plane 10,9
01  // 63 x44y24 INMUX plane 12,11
70 // -- CRC low byte
86 // -- CRC high byte


// Config Latches on x45y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 97FC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
0C // y_sel: 23
2B // -- CRC low byte
EE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9804
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x45y23 CPE[0]
00  //  1 x45y23 CPE[1]
00  //  2 x45y23 CPE[2]
00  //  3 x45y23 CPE[3]
00  //  4 x45y23 CPE[4]
00  //  5 x45y23 CPE[5]
00  //  6 x45y23 CPE[6]
00  //  7 x45y23 CPE[7]
00  //  8 x45y23 CPE[8]
00  //  9 x45y23 CPE[9]
00  // 10 x45y24 CPE[0]
00  // 11 x45y24 CPE[1]
00  // 12 x45y24 CPE[2]
00  // 13 x45y24 CPE[3]
00  // 14 x45y24 CPE[4]
00  // 15 x45y24 CPE[5]
00  // 16 x45y24 CPE[6]
00  // 17 x45y24 CPE[7]
00  // 18 x45y24 CPE[8]
00  // 19 x45y24 CPE[9]
00  // 20 x46y23 CPE[0]
00  // 21 x46y23 CPE[1]
00  // 22 x46y23 CPE[2]
00  // 23 x46y23 CPE[3]
00  // 24 x46y23 CPE[4]
00  // 25 x46y23 CPE[5]
00  // 26 x46y23 CPE[6]
00  // 27 x46y23 CPE[7]
00  // 28 x46y23 CPE[8]
00  // 29 x46y23 CPE[9]
00  // 30 x46y24 CPE[0]
00  // 31 x46y24 CPE[1]
00  // 32 x46y24 CPE[2]
00  // 33 x46y24 CPE[3]
00  // 34 x46y24 CPE[4]
00  // 35 x46y24 CPE[5]
00  // 36 x46y24 CPE[6]
00  // 37 x46y24 CPE[7]
00  // 38 x46y24 CPE[8]
00  // 39 x46y24 CPE[9]
00  // 40 x45y23 INMUX plane 2,1
00  // 41 x45y23 INMUX plane 4,3
00  // 42 x45y23 INMUX plane 6,5
00  // 43 x45y23 INMUX plane 8,7
00  // 44 x45y23 INMUX plane 10,9
00  // 45 x45y23 INMUX plane 12,11
00  // 46 x45y24 INMUX plane 2,1
00  // 47 x45y24 INMUX plane 4,3
00  // 48 x45y24 INMUX plane 6,5
00  // 49 x45y24 INMUX plane 8,7
00  // 50 x45y24 INMUX plane 10,9
00  // 51 x45y24 INMUX plane 12,11
00  // 52 x46y23 INMUX plane 2,1
00  // 53 x46y23 INMUX plane 4,3
00  // 54 x46y23 INMUX plane 6,5
00  // 55 x46y23 INMUX plane 8,7
00  // 56 x46y23 INMUX plane 10,9
00  // 57 x46y23 INMUX plane 12,11
00  // 58 x46y24 INMUX plane 2,1
00  // 59 x46y24 INMUX plane 4,3
00  // 60 x46y24 INMUX plane 6,5
00  // 61 x46y24 INMUX plane 8,7
00  // 62 x46y24 INMUX plane 10,9
00  // 63 x46y24 INMUX plane 12,11
00  // 64 x46y24 SB_BIG plane 1
00  // 65 x46y24 SB_BIG plane 1
00  // 66 x46y24 SB_DRIVE plane 2,1
00  // 67 x46y24 SB_BIG plane 2
00  // 68 x46y24 SB_BIG plane 2
00  // 69 x46y24 SB_BIG plane 3
00  // 70 x46y24 SB_BIG plane 3
00  // 71 x46y24 SB_DRIVE plane 4,3
00  // 72 x46y24 SB_BIG plane 4
00  // 73 x46y24 SB_BIG plane 4
00  // 74 x46y24 SB_BIG plane 5
00  // 75 x46y24 SB_BIG plane 5
00  // 76 x46y24 SB_DRIVE plane 6,5
00  // 77 x46y24 SB_BIG plane 6
00  // 78 x46y24 SB_BIG plane 6
00  // 79 x46y24 SB_BIG plane 7
00  // 80 x46y24 SB_BIG plane 7
00  // 81 x46y24 SB_DRIVE plane 8,7
00  // 82 x46y24 SB_BIG plane 8
00  // 83 x46y24 SB_BIG plane 8
00  // 84 x46y24 SB_BIG plane 9
00  // 85 x46y24 SB_BIG plane 9
00  // 86 x46y24 SB_DRIVE plane 10,9
00  // 87 x46y24 SB_BIG plane 10
00  // 88 x46y24 SB_BIG plane 10
00  // 89 x46y24 SB_BIG plane 11
00  // 90 x46y24 SB_BIG plane 11
04  // 91 x46y24 SB_DRIVE plane 12,11
F6 // -- CRC low byte
3B // -- CRC high byte


// Config Latches on x55y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9866     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1C // x_sel: 55
0C // y_sel: 23
83 // -- CRC low byte
0A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 986E
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x55y23 CPE[0]
00  //  1 x55y23 CPE[1]
00  //  2 x55y23 CPE[2]
00  //  3 x55y23 CPE[3]
00  //  4 x55y23 CPE[4]
00  //  5 x55y23 CPE[5]
00  //  6 x55y23 CPE[6]
00  //  7 x55y23 CPE[7]
00  //  8 x55y23 CPE[8]
00  //  9 x55y23 CPE[9]
00  // 10 x55y24 CPE[0]
00  // 11 x55y24 CPE[1]
00  // 12 x55y24 CPE[2]
00  // 13 x55y24 CPE[3]
00  // 14 x55y24 CPE[4]
00  // 15 x55y24 CPE[5]
00  // 16 x55y24 CPE[6]
00  // 17 x55y24 CPE[7]
00  // 18 x55y24 CPE[8]
00  // 19 x55y24 CPE[9]
00  // 20 x56y23 CPE[0]
00  // 21 x56y23 CPE[1]
00  // 22 x56y23 CPE[2]
00  // 23 x56y23 CPE[3]
00  // 24 x56y23 CPE[4]
00  // 25 x56y23 CPE[5]
00  // 26 x56y23 CPE[6]
00  // 27 x56y23 CPE[7]
00  // 28 x56y23 CPE[8]
00  // 29 x56y23 CPE[9]
00  // 30 x56y24 CPE[0]
00  // 31 x56y24 CPE[1]
00  // 32 x56y24 CPE[2]
00  // 33 x56y24 CPE[3]
00  // 34 x56y24 CPE[4]
00  // 35 x56y24 CPE[5]
00  // 36 x56y24 CPE[6]
00  // 37 x56y24 CPE[7]
00  // 38 x56y24 CPE[8]
00  // 39 x56y24 CPE[9]
00  // 40 x55y23 INMUX plane 2,1
00  // 41 x55y23 INMUX plane 4,3
00  // 42 x55y23 INMUX plane 6,5
00  // 43 x55y23 INMUX plane 8,7
00  // 44 x55y23 INMUX plane 10,9
00  // 45 x55y23 INMUX plane 12,11
00  // 46 x55y24 INMUX plane 2,1
00  // 47 x55y24 INMUX plane 4,3
00  // 48 x55y24 INMUX plane 6,5
00  // 49 x55y24 INMUX plane 8,7
00  // 50 x55y24 INMUX plane 10,9
00  // 51 x55y24 INMUX plane 12,11
00  // 52 x56y23 INMUX plane 2,1
00  // 53 x56y23 INMUX plane 4,3
01  // 54 x56y23 INMUX plane 6,5
00  // 55 x56y23 INMUX plane 8,7
00  // 56 x56y23 INMUX plane 10,9
01  // 57 x56y23 INMUX plane 12,11
00  // 58 x56y24 INMUX plane 2,1
00  // 59 x56y24 INMUX plane 4,3
00  // 60 x56y24 INMUX plane 6,5
00  // 61 x56y24 INMUX plane 8,7
00  // 62 x56y24 INMUX plane 10,9
00  // 63 x56y24 INMUX plane 12,11
00  // 64 x55y23 SB_BIG plane 1
00  // 65 x55y23 SB_BIG plane 1
00  // 66 x55y23 SB_DRIVE plane 2,1
00  // 67 x55y23 SB_BIG plane 2
00  // 68 x55y23 SB_BIG plane 2
00  // 69 x55y23 SB_BIG plane 3
00  // 70 x55y23 SB_BIG plane 3
00  // 71 x55y23 SB_DRIVE plane 4,3
00  // 72 x55y23 SB_BIG plane 4
00  // 73 x55y23 SB_BIG plane 4
31  // 74 x55y23 SB_BIG plane 5
00  // 75 x55y23 SB_BIG plane 5
01  // 76 x55y23 SB_DRIVE plane 6,5
00  // 77 x55y23 SB_BIG plane 6
00  // 78 x55y23 SB_BIG plane 6
00  // 79 x55y23 SB_BIG plane 7
00  // 80 x55y23 SB_BIG plane 7
00  // 81 x55y23 SB_DRIVE plane 8,7
00  // 82 x55y23 SB_BIG plane 8
00  // 83 x55y23 SB_BIG plane 8
00  // 84 x55y23 SB_BIG plane 9
00  // 85 x55y23 SB_BIG plane 9
00  // 86 x55y23 SB_DRIVE plane 10,9
00  // 87 x55y23 SB_BIG plane 10
00  // 88 x55y23 SB_BIG plane 10
31  // 89 x55y23 SB_BIG plane 11
00  // 90 x55y23 SB_BIG plane 11
01  // 91 x55y23 SB_DRIVE plane 12,11
AF // -- CRC low byte
72 // -- CRC high byte


// Config Latches on x57y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 98D0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1D // x_sel: 57
0C // y_sel: 23
5B // -- CRC low byte
13 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 98D8
5A // Length: 90
42 // -- CRC low byte
C5 // -- CRC high byte
00  //  0 x57y23 CPE[0]
00  //  1 x57y23 CPE[1]
00  //  2 x57y23 CPE[2]
00  //  3 x57y23 CPE[3]
00  //  4 x57y23 CPE[4]
00  //  5 x57y23 CPE[5]
00  //  6 x57y23 CPE[6]
00  //  7 x57y23 CPE[7]
00  //  8 x57y23 CPE[8]
00  //  9 x57y23 CPE[9]
00  // 10 x57y24 CPE[0]
00  // 11 x57y24 CPE[1]
00  // 12 x57y24 CPE[2]
00  // 13 x57y24 CPE[3]
00  // 14 x57y24 CPE[4]
00  // 15 x57y24 CPE[5]
00  // 16 x57y24 CPE[6]
00  // 17 x57y24 CPE[7]
00  // 18 x57y24 CPE[8]
00  // 19 x57y24 CPE[9]
00  // 20 x58y23 CPE[0]
00  // 21 x58y23 CPE[1]
00  // 22 x58y23 CPE[2]
00  // 23 x58y23 CPE[3]
00  // 24 x58y23 CPE[4]
00  // 25 x58y23 CPE[5]
00  // 26 x58y23 CPE[6]
00  // 27 x58y23 CPE[7]
00  // 28 x58y23 CPE[8]
00  // 29 x58y23 CPE[9]
00  // 30 x58y24 CPE[0]
00  // 31 x58y24 CPE[1]
00  // 32 x58y24 CPE[2]
00  // 33 x58y24 CPE[3]
00  // 34 x58y24 CPE[4]
00  // 35 x58y24 CPE[5]
00  // 36 x58y24 CPE[6]
00  // 37 x58y24 CPE[7]
00  // 38 x58y24 CPE[8]
00  // 39 x58y24 CPE[9]
00  // 40 x57y23 INMUX plane 2,1
00  // 41 x57y23 INMUX plane 4,3
01  // 42 x57y23 INMUX plane 6,5
00  // 43 x57y23 INMUX plane 8,7
00  // 44 x57y23 INMUX plane 10,9
01  // 45 x57y23 INMUX plane 12,11
00  // 46 x57y24 INMUX plane 2,1
00  // 47 x57y24 INMUX plane 4,3
00  // 48 x57y24 INMUX plane 6,5
00  // 49 x57y24 INMUX plane 8,7
00  // 50 x57y24 INMUX plane 10,9
00  // 51 x57y24 INMUX plane 12,11
00  // 52 x58y23 INMUX plane 2,1
00  // 53 x58y23 INMUX plane 4,3
00  // 54 x58y23 INMUX plane 6,5
00  // 55 x58y23 INMUX plane 8,7
00  // 56 x58y23 INMUX plane 10,9
00  // 57 x58y23 INMUX plane 12,11
00  // 58 x58y24 INMUX plane 2,1
00  // 59 x58y24 INMUX plane 4,3
00  // 60 x58y24 INMUX plane 6,5
00  // 61 x58y24 INMUX plane 8,7
00  // 62 x58y24 INMUX plane 10,9
00  // 63 x58y24 INMUX plane 12,11
00  // 64 x58y24 SB_BIG plane 1
00  // 65 x58y24 SB_BIG plane 1
00  // 66 x58y24 SB_DRIVE plane 2,1
00  // 67 x58y24 SB_BIG plane 2
00  // 68 x58y24 SB_BIG plane 2
00  // 69 x58y24 SB_BIG plane 3
00  // 70 x58y24 SB_BIG plane 3
00  // 71 x58y24 SB_DRIVE plane 4,3
00  // 72 x58y24 SB_BIG plane 4
00  // 73 x58y24 SB_BIG plane 4
00  // 74 x58y24 SB_BIG plane 5
00  // 75 x58y24 SB_BIG plane 5
00  // 76 x58y24 SB_DRIVE plane 6,5
00  // 77 x58y24 SB_BIG plane 6
00  // 78 x58y24 SB_BIG plane 6
00  // 79 x58y24 SB_BIG plane 7
00  // 80 x58y24 SB_BIG plane 7
00  // 81 x58y24 SB_DRIVE plane 8,7
00  // 82 x58y24 SB_BIG plane 8
00  // 83 x58y24 SB_BIG plane 8
00  // 84 x58y24 SB_BIG plane 9
00  // 85 x58y24 SB_BIG plane 9
00  // 86 x58y24 SB_DRIVE plane 10,9
00  // 87 x58y24 SB_BIG plane 10
00  // 88 x58y24 SB_BIG plane 10
31  // 89 x58y24 SB_BIG plane 11
F1 // -- CRC low byte
EB // -- CRC high byte


// Config Latches on x59y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9938     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1E // x_sel: 59
0C // y_sel: 23
33 // -- CRC low byte
39 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9940
5A // Length: 90
42 // -- CRC low byte
C5 // -- CRC high byte
00  //  0 x59y23 CPE[0]
00  //  1 x59y23 CPE[1]
00  //  2 x59y23 CPE[2]
00  //  3 x59y23 CPE[3]
00  //  4 x59y23 CPE[4]
00  //  5 x59y23 CPE[5]
00  //  6 x59y23 CPE[6]
00  //  7 x59y23 CPE[7]
00  //  8 x59y23 CPE[8]
00  //  9 x59y23 CPE[9]
00  // 10 x59y24 CPE[0]
00  // 11 x59y24 CPE[1]
00  // 12 x59y24 CPE[2]
00  // 13 x59y24 CPE[3]
00  // 14 x59y24 CPE[4]
00  // 15 x59y24 CPE[5]
00  // 16 x59y24 CPE[6]
00  // 17 x59y24 CPE[7]
00  // 18 x59y24 CPE[8]
00  // 19 x59y24 CPE[9]
00  // 20 x60y23 CPE[0]
00  // 21 x60y23 CPE[1]
00  // 22 x60y23 CPE[2]
00  // 23 x60y23 CPE[3]
00  // 24 x60y23 CPE[4]
00  // 25 x60y23 CPE[5]
00  // 26 x60y23 CPE[6]
00  // 27 x60y23 CPE[7]
00  // 28 x60y23 CPE[8]
00  // 29 x60y23 CPE[9]
00  // 30 x60y24 CPE[0]
00  // 31 x60y24 CPE[1]
00  // 32 x60y24 CPE[2]
00  // 33 x60y24 CPE[3]
00  // 34 x60y24 CPE[4]
00  // 35 x60y24 CPE[5]
00  // 36 x60y24 CPE[6]
00  // 37 x60y24 CPE[7]
00  // 38 x60y24 CPE[8]
00  // 39 x60y24 CPE[9]
00  // 40 x59y23 INMUX plane 2,1
00  // 41 x59y23 INMUX plane 4,3
00  // 42 x59y23 INMUX plane 6,5
00  // 43 x59y23 INMUX plane 8,7
00  // 44 x59y23 INMUX plane 10,9
00  // 45 x59y23 INMUX plane 12,11
00  // 46 x59y24 INMUX plane 2,1
00  // 47 x59y24 INMUX plane 4,3
00  // 48 x59y24 INMUX plane 6,5
00  // 49 x59y24 INMUX plane 8,7
00  // 50 x59y24 INMUX plane 10,9
01  // 51 x59y24 INMUX plane 12,11
00  // 52 x60y23 INMUX plane 2,1
00  // 53 x60y23 INMUX plane 4,3
01  // 54 x60y23 INMUX plane 6,5
00  // 55 x60y23 INMUX plane 8,7
00  // 56 x60y23 INMUX plane 10,9
01  // 57 x60y23 INMUX plane 12,11
00  // 58 x60y24 INMUX plane 2,1
00  // 59 x60y24 INMUX plane 4,3
00  // 60 x60y24 INMUX plane 6,5
00  // 61 x60y24 INMUX plane 8,7
00  // 62 x60y24 INMUX plane 10,9
01  // 63 x60y24 INMUX plane 12,11
00  // 64 x59y23 SB_BIG plane 1
00  // 65 x59y23 SB_BIG plane 1
00  // 66 x59y23 SB_DRIVE plane 2,1
00  // 67 x59y23 SB_BIG plane 2
00  // 68 x59y23 SB_BIG plane 2
00  // 69 x59y23 SB_BIG plane 3
00  // 70 x59y23 SB_BIG plane 3
00  // 71 x59y23 SB_DRIVE plane 4,3
00  // 72 x59y23 SB_BIG plane 4
00  // 73 x59y23 SB_BIG plane 4
39  // 74 x59y23 SB_BIG plane 5
00  // 75 x59y23 SB_BIG plane 5
00  // 76 x59y23 SB_DRIVE plane 6,5
00  // 77 x59y23 SB_BIG plane 6
00  // 78 x59y23 SB_BIG plane 6
00  // 79 x59y23 SB_BIG plane 7
00  // 80 x59y23 SB_BIG plane 7
00  // 81 x59y23 SB_DRIVE plane 8,7
00  // 82 x59y23 SB_BIG plane 8
00  // 83 x59y23 SB_BIG plane 8
00  // 84 x59y23 SB_BIG plane 9
00  // 85 x59y23 SB_BIG plane 9
00  // 86 x59y23 SB_DRIVE plane 10,9
00  // 87 x59y23 SB_BIG plane 10
00  // 88 x59y23 SB_BIG plane 10
39  // 89 x59y23 SB_BIG plane 11
2F // -- CRC low byte
DC // -- CRC high byte


// Config Latches on x61y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 99A0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1F // x_sel: 61
0C // y_sel: 23
EB // -- CRC low byte
20 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 99A8
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x61y23 CPE[0]
00  //  1 x61y23 CPE[1]
00  //  2 x61y23 CPE[2]
00  //  3 x61y23 CPE[3]
00  //  4 x61y23 CPE[4]
00  //  5 x61y23 CPE[5]
00  //  6 x61y23 CPE[6]
00  //  7 x61y23 CPE[7]
00  //  8 x61y23 CPE[8]
00  //  9 x61y23 CPE[9]
00  // 10 x61y24 CPE[0]
00  // 11 x61y24 CPE[1]
00  // 12 x61y24 CPE[2]
00  // 13 x61y24 CPE[3]
00  // 14 x61y24 CPE[4]
00  // 15 x61y24 CPE[5]
00  // 16 x61y24 CPE[6]
00  // 17 x61y24 CPE[7]
00  // 18 x61y24 CPE[8]
00  // 19 x61y24 CPE[9]
00  // 20 x62y23 CPE[0]
00  // 21 x62y23 CPE[1]
00  // 22 x62y23 CPE[2]
00  // 23 x62y23 CPE[3]
00  // 24 x62y23 CPE[4]
00  // 25 x62y23 CPE[5]
00  // 26 x62y23 CPE[6]
00  // 27 x62y23 CPE[7]
00  // 28 x62y23 CPE[8]
00  // 29 x62y23 CPE[9]
00  // 30 x62y24 CPE[0]
00  // 31 x62y24 CPE[1]
00  // 32 x62y24 CPE[2]
00  // 33 x62y24 CPE[3]
00  // 34 x62y24 CPE[4]
00  // 35 x62y24 CPE[5]
00  // 36 x62y24 CPE[6]
00  // 37 x62y24 CPE[7]
00  // 38 x62y24 CPE[8]
00  // 39 x62y24 CPE[9]
00  // 40 x61y23 INMUX plane 2,1
00  // 41 x61y23 INMUX plane 4,3
01  // 42 x61y23 INMUX plane 6,5
00  // 43 x61y23 INMUX plane 8,7
00  // 44 x61y23 INMUX plane 10,9
01  // 45 x61y23 INMUX plane 12,11
00  // 46 x61y24 INMUX plane 2,1
00  // 47 x61y24 INMUX plane 4,3
00  // 48 x61y24 INMUX plane 6,5
00  // 49 x61y24 INMUX plane 8,7
00  // 50 x61y24 INMUX plane 10,9
00  // 51 x61y24 INMUX plane 12,11
00  // 52 x62y23 INMUX plane 2,1
00  // 53 x62y23 INMUX plane 4,3
00  // 54 x62y23 INMUX plane 6,5
00  // 55 x62y23 INMUX plane 8,7
00  // 56 x62y23 INMUX plane 10,9
00  // 57 x62y23 INMUX plane 12,11
00  // 58 x62y24 INMUX plane 2,1
00  // 59 x62y24 INMUX plane 4,3
00  // 60 x62y24 INMUX plane 6,5
00  // 61 x62y24 INMUX plane 8,7
00  // 62 x62y24 INMUX plane 10,9
00  // 63 x62y24 INMUX plane 12,11
00  // 64 x62y24 SB_BIG plane 1
00  // 65 x62y24 SB_BIG plane 1
00  // 66 x62y24 SB_DRIVE plane 2,1
00  // 67 x62y24 SB_BIG plane 2
00  // 68 x62y24 SB_BIG plane 2
00  // 69 x62y24 SB_BIG plane 3
00  // 70 x62y24 SB_BIG plane 3
00  // 71 x62y24 SB_DRIVE plane 4,3
00  // 72 x62y24 SB_BIG plane 4
00  // 73 x62y24 SB_BIG plane 4
00  // 74 x62y24 SB_BIG plane 5
00  // 75 x62y24 SB_BIG plane 5
00  // 76 x62y24 SB_DRIVE plane 6,5
00  // 77 x62y24 SB_BIG plane 6
00  // 78 x62y24 SB_BIG plane 6
00  // 79 x62y24 SB_BIG plane 7
00  // 80 x62y24 SB_BIG plane 7
00  // 81 x62y24 SB_DRIVE plane 8,7
00  // 82 x62y24 SB_BIG plane 8
00  // 83 x62y24 SB_BIG plane 8
00  // 84 x62y24 SB_BIG plane 9
00  // 85 x62y24 SB_BIG plane 9
00  // 86 x62y24 SB_DRIVE plane 10,9
00  // 87 x62y24 SB_BIG plane 10
00  // 88 x62y24 SB_BIG plane 10
39  // 89 x62y24 SB_BIG plane 11
00  // 90 x62y24 SB_BIG plane 11
05  // 91 x62y24 SB_DRIVE plane 12,11
25 // -- CRC low byte
A2 // -- CRC high byte


// Config Latches on x63y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9A0A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
20 // x_sel: 63
0C // y_sel: 23
81 // -- CRC low byte
15 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9A12
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x63y23 CPE[0]
00  //  1 x63y23 CPE[1]
00  //  2 x63y23 CPE[2]
00  //  3 x63y23 CPE[3]
00  //  4 x63y23 CPE[4]
00  //  5 x63y23 CPE[5]
00  //  6 x63y23 CPE[6]
00  //  7 x63y23 CPE[7]
00  //  8 x63y23 CPE[8]
00  //  9 x63y23 CPE[9]
00  // 10 x63y24 CPE[0]
00  // 11 x63y24 CPE[1]
00  // 12 x63y24 CPE[2]
00  // 13 x63y24 CPE[3]
00  // 14 x63y24 CPE[4]
00  // 15 x63y24 CPE[5]
00  // 16 x63y24 CPE[6]
00  // 17 x63y24 CPE[7]
00  // 18 x63y24 CPE[8]
00  // 19 x63y24 CPE[9]
00  // 20 x64y23 CPE[0]
00  // 21 x64y23 CPE[1]
00  // 22 x64y23 CPE[2]
00  // 23 x64y23 CPE[3]
00  // 24 x64y23 CPE[4]
00  // 25 x64y23 CPE[5]
00  // 26 x64y23 CPE[6]
00  // 27 x64y23 CPE[7]
00  // 28 x64y23 CPE[8]
00  // 29 x64y23 CPE[9]
00  // 30 x64y24 CPE[0]
00  // 31 x64y24 CPE[1]
00  // 32 x64y24 CPE[2]
00  // 33 x64y24 CPE[3]
00  // 34 x64y24 CPE[4]
00  // 35 x64y24 CPE[5]
00  // 36 x64y24 CPE[6]
00  // 37 x64y24 CPE[7]
00  // 38 x64y24 CPE[8]
00  // 39 x64y24 CPE[9]
00  // 40 x63y23 INMUX plane 2,1
00  // 41 x63y23 INMUX plane 4,3
00  // 42 x63y23 INMUX plane 6,5
00  // 43 x63y23 INMUX plane 8,7
00  // 44 x63y23 INMUX plane 10,9
00  // 45 x63y23 INMUX plane 12,11
00  // 46 x63y24 INMUX plane 2,1
00  // 47 x63y24 INMUX plane 4,3
00  // 48 x63y24 INMUX plane 6,5
00  // 49 x63y24 INMUX plane 8,7
00  // 50 x63y24 INMUX plane 10,9
01  // 51 x63y24 INMUX plane 12,11
00  // 52 x64y23 INMUX plane 2,1
00  // 53 x64y23 INMUX plane 4,3
00  // 54 x64y23 INMUX plane 6,5
00  // 55 x64y23 INMUX plane 8,7
00  // 56 x64y23 INMUX plane 10,9
00  // 57 x64y23 INMUX plane 12,11
00  // 58 x64y24 INMUX plane 2,1
00  // 59 x64y24 INMUX plane 4,3
00  // 60 x64y24 INMUX plane 6,5
00  // 61 x64y24 INMUX plane 8,7
00  // 62 x64y24 INMUX plane 10,9
01  // 63 x64y24 INMUX plane 12,11
00  // 64 x63y23 SB_BIG plane 1
00  // 65 x63y23 SB_BIG plane 1
00  // 66 x63y23 SB_DRIVE plane 2,1
00  // 67 x63y23 SB_BIG plane 2
00  // 68 x63y23 SB_BIG plane 2
00  // 69 x63y23 SB_BIG plane 3
00  // 70 x63y23 SB_BIG plane 3
00  // 71 x63y23 SB_DRIVE plane 4,3
00  // 72 x63y23 SB_BIG plane 4
00  // 73 x63y23 SB_BIG plane 4
00  // 74 x63y23 SB_BIG plane 5
00  // 75 x63y23 SB_BIG plane 5
04  // 76 x63y23 SB_DRIVE plane 6,5
00  // 77 x63y23 SB_BIG plane 6
00  // 78 x63y23 SB_BIG plane 6
00  // 79 x63y23 SB_BIG plane 7
00  // 80 x63y23 SB_BIG plane 7
00  // 81 x63y23 SB_DRIVE plane 8,7
00  // 82 x63y23 SB_BIG plane 8
00  // 83 x63y23 SB_BIG plane 8
00  // 84 x63y23 SB_BIG plane 9
00  // 85 x63y23 SB_BIG plane 9
00  // 86 x63y23 SB_DRIVE plane 10,9
00  // 87 x63y23 SB_BIG plane 10
00  // 88 x63y23 SB_BIG plane 10
00  // 89 x63y23 SB_BIG plane 11
00  // 90 x63y23 SB_BIG plane 11
04  // 91 x63y23 SB_DRIVE plane 12,11
72 // -- CRC low byte
74 // -- CRC high byte


// Config Latches on x71y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9A74     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
24 // x_sel: 71
0C // y_sel: 23
E1 // -- CRC low byte
72 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9A7C
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x71y23 CPE[0]
00  //  1 x71y23 CPE[1]
00  //  2 x71y23 CPE[2]
00  //  3 x71y23 CPE[3]
00  //  4 x71y23 CPE[4]
00  //  5 x71y23 CPE[5]
00  //  6 x71y23 CPE[6]
00  //  7 x71y23 CPE[7]
00  //  8 x71y23 CPE[8]
00  //  9 x71y23 CPE[9]
00  // 10 x71y24 CPE[0]
00  // 11 x71y24 CPE[1]
00  // 12 x71y24 CPE[2]
00  // 13 x71y24 CPE[3]
00  // 14 x71y24 CPE[4]
00  // 15 x71y24 CPE[5]
00  // 16 x71y24 CPE[6]
00  // 17 x71y24 CPE[7]
00  // 18 x71y24 CPE[8]
00  // 19 x71y24 CPE[9]
00  // 20 x72y23 CPE[0]
00  // 21 x72y23 CPE[1]
00  // 22 x72y23 CPE[2]
00  // 23 x72y23 CPE[3]
00  // 24 x72y23 CPE[4]
00  // 25 x72y23 CPE[5]
00  // 26 x72y23 CPE[6]
00  // 27 x72y23 CPE[7]
00  // 28 x72y23 CPE[8]
00  // 29 x72y23 CPE[9]
00  // 30 x72y24 CPE[0]
00  // 31 x72y24 CPE[1]
00  // 32 x72y24 CPE[2]
00  // 33 x72y24 CPE[3]
00  // 34 x72y24 CPE[4]
00  // 35 x72y24 CPE[5]
00  // 36 x72y24 CPE[6]
00  // 37 x72y24 CPE[7]
00  // 38 x72y24 CPE[8]
00  // 39 x72y24 CPE[9]
00  // 40 x71y23 INMUX plane 2,1
00  // 41 x71y23 INMUX plane 4,3
00  // 42 x71y23 INMUX plane 6,5
00  // 43 x71y23 INMUX plane 8,7
00  // 44 x71y23 INMUX plane 10,9
00  // 45 x71y23 INMUX plane 12,11
00  // 46 x71y24 INMUX plane 2,1
00  // 47 x71y24 INMUX plane 4,3
00  // 48 x71y24 INMUX plane 6,5
00  // 49 x71y24 INMUX plane 8,7
00  // 50 x71y24 INMUX plane 10,9
00  // 51 x71y24 INMUX plane 12,11
00  // 52 x72y23 INMUX plane 2,1
00  // 53 x72y23 INMUX plane 4,3
01  // 54 x72y23 INMUX plane 6,5
00  // 55 x72y23 INMUX plane 8,7
00  // 56 x72y23 INMUX plane 10,9
01  // 57 x72y23 INMUX plane 12,11
00  // 58 x72y24 INMUX plane 2,1
00  // 59 x72y24 INMUX plane 4,3
00  // 60 x72y24 INMUX plane 6,5
00  // 61 x72y24 INMUX plane 8,7
00  // 62 x72y24 INMUX plane 10,9
00  // 63 x72y24 INMUX plane 12,11
00  // 64 x71y23 SB_BIG plane 1
00  // 65 x71y23 SB_BIG plane 1
00  // 66 x71y23 SB_DRIVE plane 2,1
00  // 67 x71y23 SB_BIG plane 2
00  // 68 x71y23 SB_BIG plane 2
00  // 69 x71y23 SB_BIG plane 3
00  // 70 x71y23 SB_BIG plane 3
00  // 71 x71y23 SB_DRIVE plane 4,3
00  // 72 x71y23 SB_BIG plane 4
00  // 73 x71y23 SB_BIG plane 4
31  // 74 x71y23 SB_BIG plane 5
00  // 75 x71y23 SB_BIG plane 5
01  // 76 x71y23 SB_DRIVE plane 6,5
00  // 77 x71y23 SB_BIG plane 6
00  // 78 x71y23 SB_BIG plane 6
00  // 79 x71y23 SB_BIG plane 7
00  // 80 x71y23 SB_BIG plane 7
00  // 81 x71y23 SB_DRIVE plane 8,7
00  // 82 x71y23 SB_BIG plane 8
00  // 83 x71y23 SB_BIG plane 8
00  // 84 x71y23 SB_BIG plane 9
00  // 85 x71y23 SB_BIG plane 9
00  // 86 x71y23 SB_DRIVE plane 10,9
00  // 87 x71y23 SB_BIG plane 10
00  // 88 x71y23 SB_BIG plane 10
31  // 89 x71y23 SB_BIG plane 11
00  // 90 x71y23 SB_BIG plane 11
01  // 91 x71y23 SB_DRIVE plane 12,11
AF // -- CRC low byte
72 // -- CRC high byte


// Config Latches on x73y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9ADE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
25 // x_sel: 73
0C // y_sel: 23
39 // -- CRC low byte
6B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9AE6
5A // Length: 90
42 // -- CRC low byte
C5 // -- CRC high byte
00  //  0 x73y23 CPE[0]
00  //  1 x73y23 CPE[1]
00  //  2 x73y23 CPE[2]
00  //  3 x73y23 CPE[3]
00  //  4 x73y23 CPE[4]
00  //  5 x73y23 CPE[5]
00  //  6 x73y23 CPE[6]
00  //  7 x73y23 CPE[7]
00  //  8 x73y23 CPE[8]
00  //  9 x73y23 CPE[9]
00  // 10 x73y24 CPE[0]
00  // 11 x73y24 CPE[1]
00  // 12 x73y24 CPE[2]
00  // 13 x73y24 CPE[3]
00  // 14 x73y24 CPE[4]
00  // 15 x73y24 CPE[5]
00  // 16 x73y24 CPE[6]
00  // 17 x73y24 CPE[7]
00  // 18 x73y24 CPE[8]
00  // 19 x73y24 CPE[9]
00  // 20 x74y23 CPE[0]
00  // 21 x74y23 CPE[1]
00  // 22 x74y23 CPE[2]
00  // 23 x74y23 CPE[3]
00  // 24 x74y23 CPE[4]
00  // 25 x74y23 CPE[5]
00  // 26 x74y23 CPE[6]
00  // 27 x74y23 CPE[7]
00  // 28 x74y23 CPE[8]
00  // 29 x74y23 CPE[9]
00  // 30 x74y24 CPE[0]
00  // 31 x74y24 CPE[1]
00  // 32 x74y24 CPE[2]
00  // 33 x74y24 CPE[3]
00  // 34 x74y24 CPE[4]
00  // 35 x74y24 CPE[5]
00  // 36 x74y24 CPE[6]
00  // 37 x74y24 CPE[7]
00  // 38 x74y24 CPE[8]
00  // 39 x74y24 CPE[9]
00  // 40 x73y23 INMUX plane 2,1
00  // 41 x73y23 INMUX plane 4,3
01  // 42 x73y23 INMUX plane 6,5
00  // 43 x73y23 INMUX plane 8,7
00  // 44 x73y23 INMUX plane 10,9
01  // 45 x73y23 INMUX plane 12,11
00  // 46 x73y24 INMUX plane 2,1
00  // 47 x73y24 INMUX plane 4,3
00  // 48 x73y24 INMUX plane 6,5
00  // 49 x73y24 INMUX plane 8,7
00  // 50 x73y24 INMUX plane 10,9
00  // 51 x73y24 INMUX plane 12,11
00  // 52 x74y23 INMUX plane 2,1
00  // 53 x74y23 INMUX plane 4,3
00  // 54 x74y23 INMUX plane 6,5
00  // 55 x74y23 INMUX plane 8,7
00  // 56 x74y23 INMUX plane 10,9
00  // 57 x74y23 INMUX plane 12,11
00  // 58 x74y24 INMUX plane 2,1
00  // 59 x74y24 INMUX plane 4,3
00  // 60 x74y24 INMUX plane 6,5
00  // 61 x74y24 INMUX plane 8,7
00  // 62 x74y24 INMUX plane 10,9
00  // 63 x74y24 INMUX plane 12,11
00  // 64 x74y24 SB_BIG plane 1
00  // 65 x74y24 SB_BIG plane 1
00  // 66 x74y24 SB_DRIVE plane 2,1
00  // 67 x74y24 SB_BIG plane 2
00  // 68 x74y24 SB_BIG plane 2
00  // 69 x74y24 SB_BIG plane 3
00  // 70 x74y24 SB_BIG plane 3
00  // 71 x74y24 SB_DRIVE plane 4,3
00  // 72 x74y24 SB_BIG plane 4
00  // 73 x74y24 SB_BIG plane 4
00  // 74 x74y24 SB_BIG plane 5
00  // 75 x74y24 SB_BIG plane 5
00  // 76 x74y24 SB_DRIVE plane 6,5
00  // 77 x74y24 SB_BIG plane 6
00  // 78 x74y24 SB_BIG plane 6
00  // 79 x74y24 SB_BIG plane 7
00  // 80 x74y24 SB_BIG plane 7
00  // 81 x74y24 SB_DRIVE plane 8,7
00  // 82 x74y24 SB_BIG plane 8
00  // 83 x74y24 SB_BIG plane 8
00  // 84 x74y24 SB_BIG plane 9
00  // 85 x74y24 SB_BIG plane 9
00  // 86 x74y24 SB_DRIVE plane 10,9
00  // 87 x74y24 SB_BIG plane 10
00  // 88 x74y24 SB_BIG plane 10
31  // 89 x74y24 SB_BIG plane 11
F1 // -- CRC low byte
EB // -- CRC high byte


// Config Latches on x75y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9B46     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
26 // x_sel: 75
0C // y_sel: 23
51 // -- CRC low byte
41 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9B4E
5A // Length: 90
42 // -- CRC low byte
C5 // -- CRC high byte
00  //  0 x75y23 CPE[0]
00  //  1 x75y23 CPE[1]
00  //  2 x75y23 CPE[2]
00  //  3 x75y23 CPE[3]
00  //  4 x75y23 CPE[4]
00  //  5 x75y23 CPE[5]
00  //  6 x75y23 CPE[6]
00  //  7 x75y23 CPE[7]
00  //  8 x75y23 CPE[8]
00  //  9 x75y23 CPE[9]
00  // 10 x75y24 CPE[0]
00  // 11 x75y24 CPE[1]
00  // 12 x75y24 CPE[2]
00  // 13 x75y24 CPE[3]
00  // 14 x75y24 CPE[4]
00  // 15 x75y24 CPE[5]
00  // 16 x75y24 CPE[6]
00  // 17 x75y24 CPE[7]
00  // 18 x75y24 CPE[8]
00  // 19 x75y24 CPE[9]
00  // 20 x76y23 CPE[0]
00  // 21 x76y23 CPE[1]
00  // 22 x76y23 CPE[2]
00  // 23 x76y23 CPE[3]
00  // 24 x76y23 CPE[4]
00  // 25 x76y23 CPE[5]
00  // 26 x76y23 CPE[6]
00  // 27 x76y23 CPE[7]
00  // 28 x76y23 CPE[8]
00  // 29 x76y23 CPE[9]
00  // 30 x76y24 CPE[0]
00  // 31 x76y24 CPE[1]
00  // 32 x76y24 CPE[2]
00  // 33 x76y24 CPE[3]
00  // 34 x76y24 CPE[4]
00  // 35 x76y24 CPE[5]
00  // 36 x76y24 CPE[6]
00  // 37 x76y24 CPE[7]
00  // 38 x76y24 CPE[8]
00  // 39 x76y24 CPE[9]
00  // 40 x75y23 INMUX plane 2,1
00  // 41 x75y23 INMUX plane 4,3
00  // 42 x75y23 INMUX plane 6,5
00  // 43 x75y23 INMUX plane 8,7
00  // 44 x75y23 INMUX plane 10,9
00  // 45 x75y23 INMUX plane 12,11
00  // 46 x75y24 INMUX plane 2,1
00  // 47 x75y24 INMUX plane 4,3
00  // 48 x75y24 INMUX plane 6,5
00  // 49 x75y24 INMUX plane 8,7
00  // 50 x75y24 INMUX plane 10,9
01  // 51 x75y24 INMUX plane 12,11
00  // 52 x76y23 INMUX plane 2,1
00  // 53 x76y23 INMUX plane 4,3
01  // 54 x76y23 INMUX plane 6,5
00  // 55 x76y23 INMUX plane 8,7
00  // 56 x76y23 INMUX plane 10,9
01  // 57 x76y23 INMUX plane 12,11
00  // 58 x76y24 INMUX plane 2,1
00  // 59 x76y24 INMUX plane 4,3
00  // 60 x76y24 INMUX plane 6,5
00  // 61 x76y24 INMUX plane 8,7
00  // 62 x76y24 INMUX plane 10,9
01  // 63 x76y24 INMUX plane 12,11
00  // 64 x75y23 SB_BIG plane 1
00  // 65 x75y23 SB_BIG plane 1
00  // 66 x75y23 SB_DRIVE plane 2,1
00  // 67 x75y23 SB_BIG plane 2
00  // 68 x75y23 SB_BIG plane 2
00  // 69 x75y23 SB_BIG plane 3
00  // 70 x75y23 SB_BIG plane 3
00  // 71 x75y23 SB_DRIVE plane 4,3
00  // 72 x75y23 SB_BIG plane 4
00  // 73 x75y23 SB_BIG plane 4
31  // 74 x75y23 SB_BIG plane 5
00  // 75 x75y23 SB_BIG plane 5
00  // 76 x75y23 SB_DRIVE plane 6,5
00  // 77 x75y23 SB_BIG plane 6
00  // 78 x75y23 SB_BIG plane 6
00  // 79 x75y23 SB_BIG plane 7
00  // 80 x75y23 SB_BIG plane 7
00  // 81 x75y23 SB_DRIVE plane 8,7
00  // 82 x75y23 SB_BIG plane 8
00  // 83 x75y23 SB_BIG plane 8
00  // 84 x75y23 SB_BIG plane 9
00  // 85 x75y23 SB_BIG plane 9
00  // 86 x75y23 SB_DRIVE plane 10,9
00  // 87 x75y23 SB_BIG plane 10
00  // 88 x75y23 SB_BIG plane 10
31  // 89 x75y23 SB_BIG plane 11
A3 // -- CRC low byte
00 // -- CRC high byte


// Config Latches on x77y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9BAE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
27 // x_sel: 77
0C // y_sel: 23
89 // -- CRC low byte
58 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9BB6
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x77y23 CPE[0]
00  //  1 x77y23 CPE[1]
00  //  2 x77y23 CPE[2]
00  //  3 x77y23 CPE[3]
00  //  4 x77y23 CPE[4]
00  //  5 x77y23 CPE[5]
00  //  6 x77y23 CPE[6]
00  //  7 x77y23 CPE[7]
00  //  8 x77y23 CPE[8]
00  //  9 x77y23 CPE[9]
00  // 10 x77y24 CPE[0]
00  // 11 x77y24 CPE[1]
00  // 12 x77y24 CPE[2]
00  // 13 x77y24 CPE[3]
00  // 14 x77y24 CPE[4]
00  // 15 x77y24 CPE[5]
00  // 16 x77y24 CPE[6]
00  // 17 x77y24 CPE[7]
00  // 18 x77y24 CPE[8]
00  // 19 x77y24 CPE[9]
00  // 20 x78y23 CPE[0]
00  // 21 x78y23 CPE[1]
00  // 22 x78y23 CPE[2]
00  // 23 x78y23 CPE[3]
00  // 24 x78y23 CPE[4]
00  // 25 x78y23 CPE[5]
00  // 26 x78y23 CPE[6]
00  // 27 x78y23 CPE[7]
00  // 28 x78y23 CPE[8]
00  // 29 x78y23 CPE[9]
00  // 30 x78y24 CPE[0]
00  // 31 x78y24 CPE[1]
00  // 32 x78y24 CPE[2]
00  // 33 x78y24 CPE[3]
00  // 34 x78y24 CPE[4]
00  // 35 x78y24 CPE[5]
00  // 36 x78y24 CPE[6]
00  // 37 x78y24 CPE[7]
00  // 38 x78y24 CPE[8]
00  // 39 x78y24 CPE[9]
00  // 40 x77y23 INMUX plane 2,1
00  // 41 x77y23 INMUX plane 4,3
01  // 42 x77y23 INMUX plane 6,5
00  // 43 x77y23 INMUX plane 8,7
00  // 44 x77y23 INMUX plane 10,9
01  // 45 x77y23 INMUX plane 12,11
00  // 46 x77y24 INMUX plane 2,1
00  // 47 x77y24 INMUX plane 4,3
00  // 48 x77y24 INMUX plane 6,5
00  // 49 x77y24 INMUX plane 8,7
00  // 50 x77y24 INMUX plane 10,9
00  // 51 x77y24 INMUX plane 12,11
00  // 52 x78y23 INMUX plane 2,1
00  // 53 x78y23 INMUX plane 4,3
00  // 54 x78y23 INMUX plane 6,5
00  // 55 x78y23 INMUX plane 8,7
00  // 56 x78y23 INMUX plane 10,9
00  // 57 x78y23 INMUX plane 12,11
00  // 58 x78y24 INMUX plane 2,1
00  // 59 x78y24 INMUX plane 4,3
00  // 60 x78y24 INMUX plane 6,5
00  // 61 x78y24 INMUX plane 8,7
00  // 62 x78y24 INMUX plane 10,9
00  // 63 x78y24 INMUX plane 12,11
00  // 64 x78y24 SB_BIG plane 1
00  // 65 x78y24 SB_BIG plane 1
00  // 66 x78y24 SB_DRIVE plane 2,1
00  // 67 x78y24 SB_BIG plane 2
00  // 68 x78y24 SB_BIG plane 2
00  // 69 x78y24 SB_BIG plane 3
00  // 70 x78y24 SB_BIG plane 3
00  // 71 x78y24 SB_DRIVE plane 4,3
00  // 72 x78y24 SB_BIG plane 4
00  // 73 x78y24 SB_BIG plane 4
00  // 74 x78y24 SB_BIG plane 5
00  // 75 x78y24 SB_BIG plane 5
00  // 76 x78y24 SB_DRIVE plane 6,5
00  // 77 x78y24 SB_BIG plane 6
00  // 78 x78y24 SB_BIG plane 6
00  // 79 x78y24 SB_BIG plane 7
00  // 80 x78y24 SB_BIG plane 7
00  // 81 x78y24 SB_DRIVE plane 8,7
00  // 82 x78y24 SB_BIG plane 8
00  // 83 x78y24 SB_BIG plane 8
00  // 84 x78y24 SB_BIG plane 9
00  // 85 x78y24 SB_BIG plane 9
00  // 86 x78y24 SB_DRIVE plane 10,9
00  // 87 x78y24 SB_BIG plane 10
00  // 88 x78y24 SB_BIG plane 10
31  // 89 x78y24 SB_BIG plane 11
00  // 90 x78y24 SB_BIG plane 11
05  // 91 x78y24 SB_DRIVE plane 12,11
E7 // -- CRC low byte
64 // -- CRC high byte


// Config Latches on x79y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9C18     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
28 // x_sel: 79
0C // y_sel: 23
41 // -- CRC low byte
DB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9C20
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x79y23 CPE[0]
00  //  1 x79y23 CPE[1]
00  //  2 x79y23 CPE[2]
00  //  3 x79y23 CPE[3]
00  //  4 x79y23 CPE[4]
00  //  5 x79y23 CPE[5]
00  //  6 x79y23 CPE[6]
00  //  7 x79y23 CPE[7]
00  //  8 x79y23 CPE[8]
00  //  9 x79y23 CPE[9]
00  // 10 x79y24 CPE[0]
00  // 11 x79y24 CPE[1]
00  // 12 x79y24 CPE[2]
00  // 13 x79y24 CPE[3]
00  // 14 x79y24 CPE[4]
00  // 15 x79y24 CPE[5]
00  // 16 x79y24 CPE[6]
00  // 17 x79y24 CPE[7]
00  // 18 x79y24 CPE[8]
00  // 19 x79y24 CPE[9]
00  // 20 x80y23 CPE[0]
00  // 21 x80y23 CPE[1]
00  // 22 x80y23 CPE[2]
00  // 23 x80y23 CPE[3]
00  // 24 x80y23 CPE[4]
00  // 25 x80y23 CPE[5]
00  // 26 x80y23 CPE[6]
00  // 27 x80y23 CPE[7]
00  // 28 x80y23 CPE[8]
00  // 29 x80y23 CPE[9]
00  // 30 x80y24 CPE[0]
00  // 31 x80y24 CPE[1]
00  // 32 x80y24 CPE[2]
00  // 33 x80y24 CPE[3]
00  // 34 x80y24 CPE[4]
00  // 35 x80y24 CPE[5]
00  // 36 x80y24 CPE[6]
00  // 37 x80y24 CPE[7]
00  // 38 x80y24 CPE[8]
00  // 39 x80y24 CPE[9]
00  // 40 x79y23 INMUX plane 2,1
00  // 41 x79y23 INMUX plane 4,3
00  // 42 x79y23 INMUX plane 6,5
00  // 43 x79y23 INMUX plane 8,7
00  // 44 x79y23 INMUX plane 10,9
00  // 45 x79y23 INMUX plane 12,11
00  // 46 x79y24 INMUX plane 2,1
00  // 47 x79y24 INMUX plane 4,3
00  // 48 x79y24 INMUX plane 6,5
00  // 49 x79y24 INMUX plane 8,7
00  // 50 x79y24 INMUX plane 10,9
01  // 51 x79y24 INMUX plane 12,11
00  // 52 x80y23 INMUX plane 2,1
00  // 53 x80y23 INMUX plane 4,3
00  // 54 x80y23 INMUX plane 6,5
00  // 55 x80y23 INMUX plane 8,7
00  // 56 x80y23 INMUX plane 10,9
01  // 57 x80y23 INMUX plane 12,11
00  // 58 x80y24 INMUX plane 2,1
00  // 59 x80y24 INMUX plane 4,3
00  // 60 x80y24 INMUX plane 6,5
00  // 61 x80y24 INMUX plane 8,7
00  // 62 x80y24 INMUX plane 10,9
01  // 63 x80y24 INMUX plane 12,11
00  // 64 x79y23 SB_BIG plane 1
00  // 65 x79y23 SB_BIG plane 1
00  // 66 x79y23 SB_DRIVE plane 2,1
00  // 67 x79y23 SB_BIG plane 2
00  // 68 x79y23 SB_BIG plane 2
00  // 69 x79y23 SB_BIG plane 3
00  // 70 x79y23 SB_BIG plane 3
00  // 71 x79y23 SB_DRIVE plane 4,3
00  // 72 x79y23 SB_BIG plane 4
00  // 73 x79y23 SB_BIG plane 4
00  // 74 x79y23 SB_BIG plane 5
00  // 75 x79y23 SB_BIG plane 5
04  // 76 x79y23 SB_DRIVE plane 6,5
00  // 77 x79y23 SB_BIG plane 6
00  // 78 x79y23 SB_BIG plane 6
00  // 79 x79y23 SB_BIG plane 7
00  // 80 x79y23 SB_BIG plane 7
00  // 81 x79y23 SB_DRIVE plane 8,7
00  // 82 x79y23 SB_BIG plane 8
00  // 83 x79y23 SB_BIG plane 8
00  // 84 x79y23 SB_BIG plane 9
00  // 85 x79y23 SB_BIG plane 9
00  // 86 x79y23 SB_DRIVE plane 10,9
00  // 87 x79y23 SB_BIG plane 10
00  // 88 x79y23 SB_BIG plane 10
39  // 89 x79y23 SB_BIG plane 11
00  // 90 x79y23 SB_BIG plane 11
05  // 91 x79y23 SB_DRIVE plane 12,11
72 // -- CRC low byte
72 // -- CRC high byte


// Config Latches on x81y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9C82     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
29 // x_sel: 81
0C // y_sel: 23
99 // -- CRC low byte
C2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9C8A
5A // Length: 90
42 // -- CRC low byte
C5 // -- CRC high byte
00  //  0 x81y23 CPE[0]
00  //  1 x81y23 CPE[1]
00  //  2 x81y23 CPE[2]
00  //  3 x81y23 CPE[3]
00  //  4 x81y23 CPE[4]
00  //  5 x81y23 CPE[5]
00  //  6 x81y23 CPE[6]
00  //  7 x81y23 CPE[7]
00  //  8 x81y23 CPE[8]
00  //  9 x81y23 CPE[9]
00  // 10 x81y24 CPE[0]
00  // 11 x81y24 CPE[1]
00  // 12 x81y24 CPE[2]
00  // 13 x81y24 CPE[3]
00  // 14 x81y24 CPE[4]
00  // 15 x81y24 CPE[5]
00  // 16 x81y24 CPE[6]
00  // 17 x81y24 CPE[7]
00  // 18 x81y24 CPE[8]
00  // 19 x81y24 CPE[9]
00  // 20 x82y23 CPE[0]
00  // 21 x82y23 CPE[1]
00  // 22 x82y23 CPE[2]
00  // 23 x82y23 CPE[3]
00  // 24 x82y23 CPE[4]
00  // 25 x82y23 CPE[5]
00  // 26 x82y23 CPE[6]
00  // 27 x82y23 CPE[7]
00  // 28 x82y23 CPE[8]
00  // 29 x82y23 CPE[9]
00  // 30 x82y24 CPE[0]
00  // 31 x82y24 CPE[1]
00  // 32 x82y24 CPE[2]
00  // 33 x82y24 CPE[3]
00  // 34 x82y24 CPE[4]
00  // 35 x82y24 CPE[5]
00  // 36 x82y24 CPE[6]
00  // 37 x82y24 CPE[7]
00  // 38 x82y24 CPE[8]
00  // 39 x82y24 CPE[9]
00  // 40 x81y23 INMUX plane 2,1
00  // 41 x81y23 INMUX plane 4,3
00  // 42 x81y23 INMUX plane 6,5
00  // 43 x81y23 INMUX plane 8,7
00  // 44 x81y23 INMUX plane 10,9
01  // 45 x81y23 INMUX plane 12,11
00  // 46 x81y24 INMUX plane 2,1
00  // 47 x81y24 INMUX plane 4,3
00  // 48 x81y24 INMUX plane 6,5
00  // 49 x81y24 INMUX plane 8,7
00  // 50 x81y24 INMUX plane 10,9
00  // 51 x81y24 INMUX plane 12,11
00  // 52 x82y23 INMUX plane 2,1
00  // 53 x82y23 INMUX plane 4,3
00  // 54 x82y23 INMUX plane 6,5
00  // 55 x82y23 INMUX plane 8,7
00  // 56 x82y23 INMUX plane 10,9
00  // 57 x82y23 INMUX plane 12,11
00  // 58 x82y24 INMUX plane 2,1
00  // 59 x82y24 INMUX plane 4,3
00  // 60 x82y24 INMUX plane 6,5
00  // 61 x82y24 INMUX plane 8,7
00  // 62 x82y24 INMUX plane 10,9
00  // 63 x82y24 INMUX plane 12,11
00  // 64 x82y24 SB_BIG plane 1
00  // 65 x82y24 SB_BIG plane 1
00  // 66 x82y24 SB_DRIVE plane 2,1
00  // 67 x82y24 SB_BIG plane 2
00  // 68 x82y24 SB_BIG plane 2
00  // 69 x82y24 SB_BIG plane 3
00  // 70 x82y24 SB_BIG plane 3
00  // 71 x82y24 SB_DRIVE plane 4,3
00  // 72 x82y24 SB_BIG plane 4
00  // 73 x82y24 SB_BIG plane 4
00  // 74 x82y24 SB_BIG plane 5
00  // 75 x82y24 SB_BIG plane 5
00  // 76 x82y24 SB_DRIVE plane 6,5
00  // 77 x82y24 SB_BIG plane 6
00  // 78 x82y24 SB_BIG plane 6
00  // 79 x82y24 SB_BIG plane 7
00  // 80 x82y24 SB_BIG plane 7
00  // 81 x82y24 SB_DRIVE plane 8,7
00  // 82 x82y24 SB_BIG plane 8
00  // 83 x82y24 SB_BIG plane 8
00  // 84 x82y24 SB_BIG plane 9
00  // 85 x82y24 SB_BIG plane 9
00  // 86 x82y24 SB_DRIVE plane 10,9
00  // 87 x82y24 SB_BIG plane 10
00  // 88 x82y24 SB_BIG plane 10
39  // 89 x82y24 SB_BIG plane 11
C3 // -- CRC low byte
2A // -- CRC high byte


// Config Latches on x83y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9CEA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2A // x_sel: 83
0C // y_sel: 23
F1 // -- CRC low byte
E8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9CF2
40 // Length: 64
99 // -- CRC low byte
7A // -- CRC high byte
00  //  0 x83y23 CPE[0]
00  //  1 x83y23 CPE[1]
00  //  2 x83y23 CPE[2]
00  //  3 x83y23 CPE[3]
00  //  4 x83y23 CPE[4]
00  //  5 x83y23 CPE[5]
00  //  6 x83y23 CPE[6]
00  //  7 x83y23 CPE[7]
00  //  8 x83y23 CPE[8]
00  //  9 x83y23 CPE[9]
00  // 10 x83y24 CPE[0]
00  // 11 x83y24 CPE[1]
00  // 12 x83y24 CPE[2]
00  // 13 x83y24 CPE[3]
00  // 14 x83y24 CPE[4]
00  // 15 x83y24 CPE[5]
00  // 16 x83y24 CPE[6]
00  // 17 x83y24 CPE[7]
00  // 18 x83y24 CPE[8]
00  // 19 x83y24 CPE[9]
00  // 20 x84y23 CPE[0]
00  // 21 x84y23 CPE[1]
00  // 22 x84y23 CPE[2]
00  // 23 x84y23 CPE[3]
00  // 24 x84y23 CPE[4]
00  // 25 x84y23 CPE[5]
00  // 26 x84y23 CPE[6]
00  // 27 x84y23 CPE[7]
00  // 28 x84y23 CPE[8]
00  // 29 x84y23 CPE[9]
00  // 30 x84y24 CPE[0]
00  // 31 x84y24 CPE[1]
00  // 32 x84y24 CPE[2]
00  // 33 x84y24 CPE[3]
00  // 34 x84y24 CPE[4]
00  // 35 x84y24 CPE[5]
00  // 36 x84y24 CPE[6]
00  // 37 x84y24 CPE[7]
00  // 38 x84y24 CPE[8]
00  // 39 x84y24 CPE[9]
00  // 40 x83y23 INMUX plane 2,1
00  // 41 x83y23 INMUX plane 4,3
00  // 42 x83y23 INMUX plane 6,5
00  // 43 x83y23 INMUX plane 8,7
00  // 44 x83y23 INMUX plane 10,9
00  // 45 x83y23 INMUX plane 12,11
00  // 46 x83y24 INMUX plane 2,1
00  // 47 x83y24 INMUX plane 4,3
00  // 48 x83y24 INMUX plane 6,5
00  // 49 x83y24 INMUX plane 8,7
00  // 50 x83y24 INMUX plane 10,9
01  // 51 x83y24 INMUX plane 12,11
00  // 52 x84y23 INMUX plane 2,1
00  // 53 x84y23 INMUX plane 4,3
00  // 54 x84y23 INMUX plane 6,5
00  // 55 x84y23 INMUX plane 8,7
00  // 56 x84y23 INMUX plane 10,9
00  // 57 x84y23 INMUX plane 12,11
00  // 58 x84y24 INMUX plane 2,1
00  // 59 x84y24 INMUX plane 4,3
00  // 60 x84y24 INMUX plane 6,5
00  // 61 x84y24 INMUX plane 8,7
00  // 62 x84y24 INMUX plane 10,9
01  // 63 x84y24 INMUX plane 12,11
70 // -- CRC low byte
86 // -- CRC high byte


// Config Latches on x85y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9D38     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2B // x_sel: 85
0C // y_sel: 23
29 // -- CRC low byte
F1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9D40
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x85y23 CPE[0]
00  //  1 x85y23 CPE[1]
00  //  2 x85y23 CPE[2]
00  //  3 x85y23 CPE[3]
00  //  4 x85y23 CPE[4]
00  //  5 x85y23 CPE[5]
00  //  6 x85y23 CPE[6]
00  //  7 x85y23 CPE[7]
00  //  8 x85y23 CPE[8]
00  //  9 x85y23 CPE[9]
00  // 10 x85y24 CPE[0]
00  // 11 x85y24 CPE[1]
00  // 12 x85y24 CPE[2]
00  // 13 x85y24 CPE[3]
00  // 14 x85y24 CPE[4]
00  // 15 x85y24 CPE[5]
00  // 16 x85y24 CPE[6]
00  // 17 x85y24 CPE[7]
00  // 18 x85y24 CPE[8]
00  // 19 x85y24 CPE[9]
00  // 20 x86y23 CPE[0]
00  // 21 x86y23 CPE[1]
00  // 22 x86y23 CPE[2]
00  // 23 x86y23 CPE[3]
00  // 24 x86y23 CPE[4]
00  // 25 x86y23 CPE[5]
00  // 26 x86y23 CPE[6]
00  // 27 x86y23 CPE[7]
00  // 28 x86y23 CPE[8]
00  // 29 x86y23 CPE[9]
00  // 30 x86y24 CPE[0]
00  // 31 x86y24 CPE[1]
00  // 32 x86y24 CPE[2]
00  // 33 x86y24 CPE[3]
00  // 34 x86y24 CPE[4]
00  // 35 x86y24 CPE[5]
00  // 36 x86y24 CPE[6]
00  // 37 x86y24 CPE[7]
00  // 38 x86y24 CPE[8]
00  // 39 x86y24 CPE[9]
00  // 40 x85y23 INMUX plane 2,1
00  // 41 x85y23 INMUX plane 4,3
00  // 42 x85y23 INMUX plane 6,5
00  // 43 x85y23 INMUX plane 8,7
00  // 44 x85y23 INMUX plane 10,9
00  // 45 x85y23 INMUX plane 12,11
00  // 46 x85y24 INMUX plane 2,1
00  // 47 x85y24 INMUX plane 4,3
00  // 48 x85y24 INMUX plane 6,5
00  // 49 x85y24 INMUX plane 8,7
00  // 50 x85y24 INMUX plane 10,9
00  // 51 x85y24 INMUX plane 12,11
00  // 52 x86y23 INMUX plane 2,1
00  // 53 x86y23 INMUX plane 4,3
00  // 54 x86y23 INMUX plane 6,5
00  // 55 x86y23 INMUX plane 8,7
00  // 56 x86y23 INMUX plane 10,9
00  // 57 x86y23 INMUX plane 12,11
00  // 58 x86y24 INMUX plane 2,1
00  // 59 x86y24 INMUX plane 4,3
00  // 60 x86y24 INMUX plane 6,5
00  // 61 x86y24 INMUX plane 8,7
00  // 62 x86y24 INMUX plane 10,9
00  // 63 x86y24 INMUX plane 12,11
00  // 64 x86y24 SB_BIG plane 1
00  // 65 x86y24 SB_BIG plane 1
00  // 66 x86y24 SB_DRIVE plane 2,1
00  // 67 x86y24 SB_BIG plane 2
00  // 68 x86y24 SB_BIG plane 2
00  // 69 x86y24 SB_BIG plane 3
00  // 70 x86y24 SB_BIG plane 3
00  // 71 x86y24 SB_DRIVE plane 4,3
00  // 72 x86y24 SB_BIG plane 4
00  // 73 x86y24 SB_BIG plane 4
00  // 74 x86y24 SB_BIG plane 5
00  // 75 x86y24 SB_BIG plane 5
00  // 76 x86y24 SB_DRIVE plane 6,5
00  // 77 x86y24 SB_BIG plane 6
00  // 78 x86y24 SB_BIG plane 6
00  // 79 x86y24 SB_BIG plane 7
00  // 80 x86y24 SB_BIG plane 7
00  // 81 x86y24 SB_DRIVE plane 8,7
00  // 82 x86y24 SB_BIG plane 8
00  // 83 x86y24 SB_BIG plane 8
00  // 84 x86y24 SB_BIG plane 9
00  // 85 x86y24 SB_BIG plane 9
00  // 86 x86y24 SB_DRIVE plane 10,9
00  // 87 x86y24 SB_BIG plane 10
00  // 88 x86y24 SB_BIG plane 10
00  // 89 x86y24 SB_BIG plane 11
00  // 90 x86y24 SB_BIG plane 11
04  // 91 x86y24 SB_DRIVE plane 12,11
F6 // -- CRC low byte
3B // -- CRC high byte


// Config Latches on x87y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9DA2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2C // x_sel: 87
0C // y_sel: 23
21 // -- CRC low byte
BC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9DAA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x87y23 CPE[0]
00  //  1 x87y23 CPE[1]
00  //  2 x87y23 CPE[2]
00  //  3 x87y23 CPE[3]
00  //  4 x87y23 CPE[4]
00  //  5 x87y23 CPE[5]
00  //  6 x87y23 CPE[6]
00  //  7 x87y23 CPE[7]
00  //  8 x87y23 CPE[8]
00  //  9 x87y23 CPE[9]
00  // 10 x87y24 CPE[0]
00  // 11 x87y24 CPE[1]
00  // 12 x87y24 CPE[2]
00  // 13 x87y24 CPE[3]
00  // 14 x87y24 CPE[4]
00  // 15 x87y24 CPE[5]
00  // 16 x87y24 CPE[6]
00  // 17 x87y24 CPE[7]
00  // 18 x87y24 CPE[8]
00  // 19 x87y24 CPE[9]
00  // 20 x88y23 CPE[0]
00  // 21 x88y23 CPE[1]
00  // 22 x88y23 CPE[2]
00  // 23 x88y23 CPE[3]
00  // 24 x88y23 CPE[4]
00  // 25 x88y23 CPE[5]
00  // 26 x88y23 CPE[6]
00  // 27 x88y23 CPE[7]
00  // 28 x88y23 CPE[8]
00  // 29 x88y23 CPE[9]
00  // 30 x88y24 CPE[0]
00  // 31 x88y24 CPE[1]
00  // 32 x88y24 CPE[2]
00  // 33 x88y24 CPE[3]
00  // 34 x88y24 CPE[4]
00  // 35 x88y24 CPE[5]
00  // 36 x88y24 CPE[6]
00  // 37 x88y24 CPE[7]
00  // 38 x88y24 CPE[8]
00  // 39 x88y24 CPE[9]
00  // 40 x87y23 INMUX plane 2,1
00  // 41 x87y23 INMUX plane 4,3
00  // 42 x87y23 INMUX plane 6,5
00  // 43 x87y23 INMUX plane 8,7
00  // 44 x87y23 INMUX plane 10,9
00  // 45 x87y23 INMUX plane 12,11
00  // 46 x87y24 INMUX plane 2,1
00  // 47 x87y24 INMUX plane 4,3
00  // 48 x87y24 INMUX plane 6,5
00  // 49 x87y24 INMUX plane 8,7
00  // 50 x87y24 INMUX plane 10,9
00  // 51 x87y24 INMUX plane 12,11
00  // 52 x88y23 INMUX plane 2,1
00  // 53 x88y23 INMUX plane 4,3
01  // 54 x88y23 INMUX plane 6,5
21  // 55 x88y23 INMUX plane 8,7
00  // 56 x88y23 INMUX plane 10,9
00  // 57 x88y23 INMUX plane 12,11
00  // 58 x88y24 INMUX plane 2,1
00  // 59 x88y24 INMUX plane 4,3
00  // 60 x88y24 INMUX plane 6,5
00  // 61 x88y24 INMUX plane 8,7
00  // 62 x88y24 INMUX plane 10,9
00  // 63 x88y24 INMUX plane 12,11
00  // 64 x87y23 SB_BIG plane 1
00  // 65 x87y23 SB_BIG plane 1
00  // 66 x87y23 SB_DRIVE plane 2,1
00  // 67 x87y23 SB_BIG plane 2
00  // 68 x87y23 SB_BIG plane 2
00  // 69 x87y23 SB_BIG plane 3
00  // 70 x87y23 SB_BIG plane 3
00  // 71 x87y23 SB_DRIVE plane 4,3
00  // 72 x87y23 SB_BIG plane 4
00  // 73 x87y23 SB_BIG plane 4
31  // 74 x87y23 SB_BIG plane 5
00  // 75 x87y23 SB_BIG plane 5
01  // 76 x87y23 SB_DRIVE plane 6,5
00  // 77 x87y23 SB_BIG plane 6
00  // 78 x87y23 SB_BIG plane 6
00  // 79 x87y23 SB_BIG plane 7
00  // 80 x87y23 SB_BIG plane 7
00  // 81 x87y23 SB_DRIVE plane 8,7
00  // 82 x87y23 SB_BIG plane 8
00  // 83 x87y23 SB_BIG plane 8
00  // 84 x87y23 SB_BIG plane 9
00  // 85 x87y23 SB_BIG plane 9
00  // 86 x87y23 SB_DRIVE plane 10,9
00  // 87 x87y23 SB_BIG plane 10
00  // 88 x87y23 SB_BIG plane 10
31  // 89 x87y23 SB_BIG plane 11
00  // 90 x87y23 SB_BIG plane 11
01  // 91 x87y23 SB_DRIVE plane 12,11
00  // 92 x87y23 SB_BIG plane 12
00  // 93 x87y23 SB_BIG plane 12
00  // 94 x88y24 SB_SML plane 1
00  // 95 x88y24 SB_SML plane 2,1
00  // 96 x88y24 SB_SML plane 2
00  // 97 x88y24 SB_SML plane 3
00  // 98 x88y24 SB_SML plane 4,3
00  // 99 x88y24 SB_SML plane 4
00  // 100 x88y24 SB_SML plane 5
00  // 101 x88y24 SB_SML plane 6,5
00  // 102 x88y24 SB_SML plane 6
00  // 103 x88y24 SB_SML plane 7
00  // 104 x88y24 SB_SML plane 8,7
00  // 105 x88y24 SB_SML plane 8
00  // 106 x88y24 SB_SML plane 9
00  // 107 x88y24 SB_SML plane 10,9
00  // 108 x88y24 SB_SML plane 10
00  // 109 x88y24 SB_SML plane 11
00  // 110 x88y24 SB_SML plane 12,11
06  // 111 x88y24 SB_SML plane 12
A7 // -- CRC low byte
9C // -- CRC high byte


// Config Latches on x89y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9E20     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
0C // y_sel: 23
F9 // -- CRC low byte
A5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9E28
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x89y23 CPE[0]  net1 = net2: _a216  C_ICOMP////D
00  //  1 x89y23 CPE[1]
00  //  2 x89y23 CPE[2]
00  //  3 x89y23 CPE[3]
00  //  4 x89y23 CPE[4]
00  //  5 x89y23 CPE[5]
00  //  6 x89y23 CPE[6]
00  //  7 x89y23 CPE[7]
00  //  8 x89y23 CPE[8]
00  //  9 x89y23 CPE[9]
00  // 10 x89y24 CPE[0]  _a284  C_AND////    _a378  C_///AND/D
00  // 11 x89y24 CPE[1]
00  // 12 x89y24 CPE[2]
00  // 13 x89y24 CPE[3]
00  // 14 x89y24 CPE[4]
00  // 15 x89y24 CPE[5]
00  // 16 x89y24 CPE[6]
00  // 17 x89y24 CPE[7]
00  // 18 x89y24 CPE[8]
00  // 19 x89y24 CPE[9]
00  // 20 x90y23 CPE[0]  _a368  C_///AND/D
00  // 21 x90y23 CPE[1]
00  // 22 x90y23 CPE[2]
00  // 23 x90y23 CPE[3]
00  // 24 x90y23 CPE[4]
00  // 25 x90y23 CPE[5]
00  // 26 x90y23 CPE[6]
00  // 27 x90y23 CPE[7]
00  // 28 x90y23 CPE[8]
00  // 29 x90y23 CPE[9]
00  // 30 x90y24 CPE[0]  _a287  C_AND////    
00  // 31 x90y24 CPE[1]
00  // 32 x90y24 CPE[2]
00  // 33 x90y24 CPE[3]
00  // 34 x90y24 CPE[4]
00  // 35 x90y24 CPE[5]
00  // 36 x90y24 CPE[6]
00  // 37 x90y24 CPE[7]
00  // 38 x90y24 CPE[8]
00  // 39 x90y24 CPE[9]
29  // 40 x89y23 INMUX plane 2,1
01  // 41 x89y23 INMUX plane 4,3
09  // 42 x89y23 INMUX plane 6,5
24  // 43 x89y23 INMUX plane 8,7
31  // 44 x89y23 INMUX plane 10,9
2A  // 45 x89y23 INMUX plane 12,11
00  // 46 x89y24 INMUX plane 2,1
05  // 47 x89y24 INMUX plane 4,3
29  // 48 x89y24 INMUX plane 6,5
24  // 49 x89y24 INMUX plane 8,7
01  // 50 x89y24 INMUX plane 10,9
04  // 51 x89y24 INMUX plane 12,11
28  // 52 x90y23 INMUX plane 2,1
01  // 53 x90y23 INMUX plane 4,3
C0  // 54 x90y23 INMUX plane 6,5
00  // 55 x90y23 INMUX plane 8,7
F1  // 56 x90y23 INMUX plane 10,9
48  // 57 x90y23 INMUX plane 12,11
28  // 58 x90y24 INMUX plane 2,1
00  // 59 x90y24 INMUX plane 4,3
E5  // 60 x90y24 INMUX plane 6,5
A4  // 61 x90y24 INMUX plane 8,7
80  // 62 x90y24 INMUX plane 10,9
98  // 63 x90y24 INMUX plane 12,11
48  // 64 x90y24 SB_BIG plane 1
12  // 65 x90y24 SB_BIG plane 1
00  // 66 x90y24 SB_DRIVE plane 2,1
48  // 67 x90y24 SB_BIG plane 2
12  // 68 x90y24 SB_BIG plane 2
8B  // 69 x90y24 SB_BIG plane 3
24  // 70 x90y24 SB_BIG plane 3
00  // 71 x90y24 SB_DRIVE plane 4,3
48  // 72 x90y24 SB_BIG plane 4
12  // 73 x90y24 SB_BIG plane 4
08  // 74 x90y24 SB_BIG plane 5
02  // 75 x90y24 SB_BIG plane 5
00  // 76 x90y24 SB_DRIVE plane 6,5
C8  // 77 x90y24 SB_BIG plane 6
12  // 78 x90y24 SB_BIG plane 6
48  // 79 x90y24 SB_BIG plane 7
12  // 80 x90y24 SB_BIG plane 7
00  // 81 x90y24 SB_DRIVE plane 8,7
48  // 82 x90y24 SB_BIG plane 8
12  // 83 x90y24 SB_BIG plane 8
C8  // 84 x90y24 SB_BIG plane 9
12  // 85 x90y24 SB_BIG plane 9
08  // 86 x90y24 SB_DRIVE plane 10,9
C8  // 87 x90y24 SB_BIG plane 10
12  // 88 x90y24 SB_BIG plane 10
32  // 89 x90y24 SB_BIG plane 11
12  // 90 x90y24 SB_BIG plane 11
00  // 91 x90y24 SB_DRIVE plane 12,11
56  // 92 x90y24 SB_BIG plane 12
34  // 93 x90y24 SB_BIG plane 12
A8  // 94 x89y23 SB_SML plane 1
82  // 95 x89y23 SB_SML plane 2,1
2A  // 96 x89y23 SB_SML plane 2
69  // 97 x89y23 SB_SML plane 3
85  // 98 x89y23 SB_SML plane 4,3
2A  // 99 x89y23 SB_SML plane 4
88  // 100 x89y23 SB_SML plane 5
80  // 101 x89y23 SB_SML plane 6,5
28  // 102 x89y23 SB_SML plane 6
A8  // 103 x89y23 SB_SML plane 7
82  // 104 x89y23 SB_SML plane 8,7
2A  // 105 x89y23 SB_SML plane 8
C8  // 106 x89y23 SB_SML plane 9
82  // 107 x89y23 SB_SML plane 10,9
0A  // 108 x89y23 SB_SML plane 10
88  // 109 x89y23 SB_SML plane 11
02  // 110 x89y23 SB_SML plane 12,11
54  // 111 x89y23 SB_SML plane 12
18 // -- CRC low byte
8F // -- CRC high byte


// Config Latches on x91y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9E9E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
0C // y_sel: 23
91 // -- CRC low byte
8F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9EA6
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x91y23 CPE[0]
00  //  1 x91y23 CPE[1]
00  //  2 x91y23 CPE[2]
00  //  3 x91y23 CPE[3]
00  //  4 x91y23 CPE[4]
00  //  5 x91y23 CPE[5]
00  //  6 x91y23 CPE[6]
00  //  7 x91y23 CPE[7]
00  //  8 x91y23 CPE[8]
00  //  9 x91y23 CPE[9]
00  // 10 x91y24 CPE[0]
00  // 11 x91y24 CPE[1]
00  // 12 x91y24 CPE[2]
00  // 13 x91y24 CPE[3]
00  // 14 x91y24 CPE[4]
00  // 15 x91y24 CPE[5]
00  // 16 x91y24 CPE[6]
00  // 17 x91y24 CPE[7]
00  // 18 x91y24 CPE[8]
00  // 19 x91y24 CPE[9]
00  // 20 x92y23 CPE[0]  net1 = net2: _a314  C_ADDF2/D//ADDF2/
00  // 21 x92y23 CPE[1]
00  // 22 x92y23 CPE[2]
00  // 23 x92y23 CPE[3]
00  // 24 x92y23 CPE[4]
00  // 25 x92y23 CPE[5]
00  // 26 x92y23 CPE[6]
00  // 27 x92y23 CPE[7]
00  // 28 x92y23 CPE[8]
00  // 29 x92y23 CPE[9]
00  // 30 x92y24 CPE[0]  net1 = net2: _a316  C_ADDF2/D//ADDF2/
00  // 31 x92y24 CPE[1]
00  // 32 x92y24 CPE[2]
00  // 33 x92y24 CPE[3]
00  // 34 x92y24 CPE[4]
00  // 35 x92y24 CPE[5]
00  // 36 x92y24 CPE[6]
00  // 37 x92y24 CPE[7]
00  // 38 x92y24 CPE[8]
00  // 39 x92y24 CPE[9]
18  // 40 x91y23 INMUX plane 2,1
03  // 41 x91y23 INMUX plane 4,3
00  // 42 x91y23 INMUX plane 6,5
00  // 43 x91y23 INMUX plane 8,7
00  // 44 x91y23 INMUX plane 10,9
15  // 45 x91y23 INMUX plane 12,11
18  // 46 x91y24 INMUX plane 2,1
09  // 47 x91y24 INMUX plane 4,3
00  // 48 x91y24 INMUX plane 6,5
00  // 49 x91y24 INMUX plane 8,7
00  // 50 x91y24 INMUX plane 10,9
00  // 51 x91y24 INMUX plane 12,11
00  // 52 x92y23 INMUX plane 2,1
38  // 53 x92y23 INMUX plane 4,3
01  // 54 x92y23 INMUX plane 6,5
00  // 55 x92y23 INMUX plane 8,7
01  // 56 x92y23 INMUX plane 10,9
E0  // 57 x92y23 INMUX plane 12,11
00  // 58 x92y24 INMUX plane 2,1
00  // 59 x92y24 INMUX plane 4,3
00  // 60 x92y24 INMUX plane 6,5
38  // 61 x92y24 INMUX plane 8,7
01  // 62 x92y24 INMUX plane 10,9
E0  // 63 x92y24 INMUX plane 12,11
00  // 64 x91y23 SB_BIG plane 1
00  // 65 x91y23 SB_BIG plane 1
00  // 66 x91y23 SB_DRIVE plane 2,1
00  // 67 x91y23 SB_BIG plane 2
00  // 68 x91y23 SB_BIG plane 2
48  // 69 x91y23 SB_BIG plane 3
12  // 70 x91y23 SB_BIG plane 3
00  // 71 x91y23 SB_DRIVE plane 4,3
56  // 72 x91y23 SB_BIG plane 4
24  // 73 x91y23 SB_BIG plane 4
30  // 74 x91y23 SB_BIG plane 5
10  // 75 x91y23 SB_BIG plane 5
00  // 76 x91y23 SB_DRIVE plane 6,5
00  // 77 x91y23 SB_BIG plane 6
00  // 78 x91y23 SB_BIG plane 6
41  // 79 x91y23 SB_BIG plane 7
12  // 80 x91y23 SB_BIG plane 7
00  // 81 x91y23 SB_DRIVE plane 8,7
48  // 82 x91y23 SB_BIG plane 8
12  // 83 x91y23 SB_BIG plane 8
00  // 84 x91y23 SB_BIG plane 9
00  // 85 x91y23 SB_BIG plane 9
00  // 86 x91y23 SB_DRIVE plane 10,9
00  // 87 x91y23 SB_BIG plane 10
00  // 88 x91y23 SB_BIG plane 10
30  // 89 x91y23 SB_BIG plane 11
00  // 90 x91y23 SB_BIG plane 11
00  // 91 x91y23 SB_DRIVE plane 12,11
00  // 92 x91y23 SB_BIG plane 12
00  // 93 x91y23 SB_BIG plane 12
00  // 94 x92y24 SB_SML plane 1
00  // 95 x92y24 SB_SML plane 2,1
00  // 96 x92y24 SB_SML plane 2
A8  // 97 x92y24 SB_SML plane 3
82  // 98 x92y24 SB_SML plane 4,3
2A  // 99 x92y24 SB_SML plane 4
00  // 100 x92y24 SB_SML plane 5
00  // 101 x92y24 SB_SML plane 6,5
00  // 102 x92y24 SB_SML plane 6
A1  // 103 x92y24 SB_SML plane 7
82  // 104 x92y24 SB_SML plane 8,7
2A  // 105 x92y24 SB_SML plane 8
40  // 106 x92y24 SB_SML plane 9
00  // 107 x92y24 SB_SML plane 10,9
00  // 108 x92y24 SB_SML plane 10
36  // 109 x92y24 SB_SML plane 11
60 // -- CRC low byte
AC // -- CRC high byte


// Config Latches on x93y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9F1A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
0C // y_sel: 23
49 // -- CRC low byte
96 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9F22
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x93y23 CPE[0]  _a92  C_///AND/D
00  //  1 x93y23 CPE[1]
00  //  2 x93y23 CPE[2]
00  //  3 x93y23 CPE[3]
00  //  4 x93y23 CPE[4]
00  //  5 x93y23 CPE[5]
00  //  6 x93y23 CPE[6]
00  //  7 x93y23 CPE[7]
00  //  8 x93y23 CPE[8]
00  //  9 x93y23 CPE[9]
00  // 10 x93y24 CPE[0]  _a67  C_AND/D///    
00  // 11 x93y24 CPE[1]
00  // 12 x93y24 CPE[2]
00  // 13 x93y24 CPE[3]
00  // 14 x93y24 CPE[4]
00  // 15 x93y24 CPE[5]
00  // 16 x93y24 CPE[6]
00  // 17 x93y24 CPE[7]
00  // 18 x93y24 CPE[8]
00  // 19 x93y24 CPE[9]
00  // 20 x94y23 CPE[0]
00  // 21 x94y23 CPE[1]
00  // 22 x94y23 CPE[2]
00  // 23 x94y23 CPE[3]
00  // 24 x94y23 CPE[4]
00  // 25 x94y23 CPE[5]
00  // 26 x94y23 CPE[6]
00  // 27 x94y23 CPE[7]
00  // 28 x94y23 CPE[8]
00  // 29 x94y23 CPE[9]
00  // 30 x94y24 CPE[0]  net1 = net2: _a752  C_AND///AND/
00  // 31 x94y24 CPE[1]
00  // 32 x94y24 CPE[2]
00  // 33 x94y24 CPE[3]
00  // 34 x94y24 CPE[4]
00  // 35 x94y24 CPE[5]
00  // 36 x94y24 CPE[6]
00  // 37 x94y24 CPE[7]
00  // 38 x94y24 CPE[8]
00  // 39 x94y24 CPE[9]
1E  // 40 x93y23 INMUX plane 2,1
07  // 41 x93y23 INMUX plane 4,3
02  // 42 x93y23 INMUX plane 6,5
01  // 43 x93y23 INMUX plane 8,7
19  // 44 x93y23 INMUX plane 10,9
18  // 45 x93y23 INMUX plane 12,11
00  // 46 x93y24 INMUX plane 2,1
00  // 47 x93y24 INMUX plane 4,3
00  // 48 x93y24 INMUX plane 6,5
2F  // 49 x93y24 INMUX plane 8,7
19  // 50 x93y24 INMUX plane 10,9
08  // 51 x93y24 INMUX plane 12,11
00  // 52 x94y23 INMUX plane 2,1
00  // 53 x94y23 INMUX plane 4,3
44  // 54 x94y23 INMUX plane 6,5
09  // 55 x94y23 INMUX plane 8,7
48  // 56 x94y23 INMUX plane 10,9
C8  // 57 x94y23 INMUX plane 12,11
21  // 58 x94y24 INMUX plane 2,1
2E  // 59 x94y24 INMUX plane 4,3
72  // 60 x94y24 INMUX plane 6,5
3D  // 61 x94y24 INMUX plane 8,7
40  // 62 x94y24 INMUX plane 10,9
E1  // 63 x94y24 INMUX plane 12,11
48  // 64 x94y24 SB_BIG plane 1
12  // 65 x94y24 SB_BIG plane 1
00  // 66 x94y24 SB_DRIVE plane 2,1
48  // 67 x94y24 SB_BIG plane 2
12  // 68 x94y24 SB_BIG plane 2
00  // 69 x94y24 SB_BIG plane 3
00  // 70 x94y24 SB_BIG plane 3
00  // 71 x94y24 SB_DRIVE plane 4,3
41  // 72 x94y24 SB_BIG plane 4
02  // 73 x94y24 SB_BIG plane 4
56  // 74 x94y24 SB_BIG plane 5
17  // 75 x94y24 SB_BIG plane 5
00  // 76 x94y24 SB_DRIVE plane 6,5
C2  // 77 x94y24 SB_BIG plane 6
12  // 78 x94y24 SB_BIG plane 6
D1  // 79 x94y24 SB_BIG plane 7
10  // 80 x94y24 SB_BIG plane 7
00  // 81 x94y24 SB_DRIVE plane 8,7
48  // 82 x94y24 SB_BIG plane 8
12  // 83 x94y24 SB_BIG plane 8
00  // 84 x94y24 SB_BIG plane 9
00  // 85 x94y24 SB_BIG plane 9
00  // 86 x94y24 SB_DRIVE plane 10,9
42  // 87 x94y24 SB_BIG plane 10
04  // 88 x94y24 SB_BIG plane 10
31  // 89 x94y24 SB_BIG plane 11
00  // 90 x94y24 SB_BIG plane 11
00  // 91 x94y24 SB_DRIVE plane 12,11
00  // 92 x94y24 SB_BIG plane 12
00  // 93 x94y24 SB_BIG plane 12
88  // 94 x93y23 SB_SML plane 1
82  // 95 x93y23 SB_SML plane 2,1
4A  // 96 x93y23 SB_SML plane 2
7A  // 97 x93y23 SB_SML plane 3
80  // 98 x93y23 SB_SML plane 4,3
2A  // 99 x93y23 SB_SML plane 4
D0  // 100 x93y23 SB_SML plane 5
85  // 101 x93y23 SB_SML plane 6,5
2A  // 102 x93y23 SB_SML plane 6
00  // 103 x93y23 SB_SML plane 7
10  // 104 x93y23 SB_SML plane 8,7
2A  // 105 x93y23 SB_SML plane 8
40  // 106 x93y23 SB_SML plane 9
00  // 107 x93y23 SB_SML plane 10,9
00  // 108 x93y23 SB_SML plane 10
00  // 109 x93y23 SB_SML plane 11
60  // 110 x93y23 SB_SML plane 12,11
0C  // 111 x93y23 SB_SML plane 12
91 // -- CRC low byte
53 // -- CRC high byte


// Config Latches on x95y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9F98     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
0C // y_sel: 23
10 // -- CRC low byte
80 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9FA0
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x95y23 CPE[0]  _a836  C_////Bridge
00  //  1 x95y23 CPE[1]
00  //  2 x95y23 CPE[2]
00  //  3 x95y23 CPE[3]
00  //  4 x95y23 CPE[4]
00  //  5 x95y23 CPE[5]
00  //  6 x95y23 CPE[6]
00  //  7 x95y23 CPE[7]
00  //  8 x95y23 CPE[8]
00  //  9 x95y23 CPE[9]
00  // 10 x95y24 CPE[0]  _a154  C_AND////    
00  // 11 x95y24 CPE[1]
00  // 12 x95y24 CPE[2]
00  // 13 x95y24 CPE[3]
00  // 14 x95y24 CPE[4]
00  // 15 x95y24 CPE[5]
00  // 16 x95y24 CPE[6]
00  // 17 x95y24 CPE[7]
00  // 18 x95y24 CPE[8]
00  // 19 x95y24 CPE[9]
00  // 20 x96y23 CPE[0]  _a128  C_AND////    
00  // 21 x96y23 CPE[1]
00  // 22 x96y23 CPE[2]
00  // 23 x96y23 CPE[3]
00  // 24 x96y23 CPE[4]
00  // 25 x96y23 CPE[5]
00  // 26 x96y23 CPE[6]
00  // 27 x96y23 CPE[7]
00  // 28 x96y23 CPE[8]
00  // 29 x96y23 CPE[9]
00  // 30 x96y24 CPE[0]
00  // 31 x96y24 CPE[1]
00  // 32 x96y24 CPE[2]
00  // 33 x96y24 CPE[3]
00  // 34 x96y24 CPE[4]
00  // 35 x96y24 CPE[5]
00  // 36 x96y24 CPE[6]
00  // 37 x96y24 CPE[7]
00  // 38 x96y24 CPE[8]
00  // 39 x96y24 CPE[9]
00  // 40 x95y23 INMUX plane 2,1
1A  // 41 x95y23 INMUX plane 4,3
02  // 42 x95y23 INMUX plane 6,5
15  // 43 x95y23 INMUX plane 8,7
00  // 44 x95y23 INMUX plane 10,9
10  // 45 x95y23 INMUX plane 12,11
00  // 46 x95y24 INMUX plane 2,1
0C  // 47 x95y24 INMUX plane 4,3
3C  // 48 x95y24 INMUX plane 6,5
2C  // 49 x95y24 INMUX plane 8,7
20  // 50 x95y24 INMUX plane 10,9
01  // 51 x95y24 INMUX plane 12,11
06  // 52 x96y23 INMUX plane 2,1
37  // 53 x96y23 INMUX plane 4,3
5D  // 54 x96y23 INMUX plane 6,5
2D  // 55 x96y23 INMUX plane 8,7
40  // 56 x96y23 INMUX plane 10,9
04  // 57 x96y23 INMUX plane 12,11
00  // 58 x96y24 INMUX plane 2,1
00  // 59 x96y24 INMUX plane 4,3
49  // 60 x96y24 INMUX plane 6,5
80  // 61 x96y24 INMUX plane 8,7
40  // 62 x96y24 INMUX plane 10,9
81  // 63 x96y24 INMUX plane 12,11
88  // 64 x95y23 SB_BIG plane 1
12  // 65 x95y23 SB_BIG plane 1
00  // 66 x95y23 SB_DRIVE plane 2,1
48  // 67 x95y23 SB_BIG plane 2
02  // 68 x95y23 SB_BIG plane 2
48  // 69 x95y23 SB_BIG plane 3
12  // 70 x95y23 SB_BIG plane 3
00  // 71 x95y23 SB_DRIVE plane 4,3
00  // 72 x95y23 SB_BIG plane 4
00  // 73 x95y23 SB_BIG plane 4
EB  // 74 x95y23 SB_BIG plane 5
32  // 75 x95y23 SB_BIG plane 5
04  // 76 x95y23 SB_DRIVE plane 6,5
54  // 77 x95y23 SB_BIG plane 6
24  // 78 x95y23 SB_BIG plane 6
48  // 79 x95y23 SB_BIG plane 7
32  // 80 x95y23 SB_BIG plane 7
00  // 81 x95y23 SB_DRIVE plane 8,7
10  // 82 x95y23 SB_BIG plane 8
10  // 83 x95y23 SB_BIG plane 8
00  // 84 x95y23 SB_BIG plane 9
00  // 85 x95y23 SB_BIG plane 9
80  // 86 x95y23 SB_DRIVE plane 10,9
00  // 87 x95y23 SB_BIG plane 10
20  // 88 x95y23 SB_BIG plane 10
30  // 89 x95y23 SB_BIG plane 11
00  // 90 x95y23 SB_BIG plane 11
04  // 91 x95y23 SB_DRIVE plane 12,11
00  // 92 x95y23 SB_BIG plane 12
00  // 93 x95y23 SB_BIG plane 12
A8  // 94 x96y24 SB_SML plane 1
82  // 95 x96y24 SB_SML plane 2,1
2A  // 96 x96y24 SB_SML plane 2
88  // 97 x96y24 SB_SML plane 3
C2  // 98 x96y24 SB_SML plane 4,3
00  // 99 x96y24 SB_SML plane 4
A1  // 100 x96y24 SB_SML plane 5
03  // 101 x96y24 SB_SML plane 6,5
55  // 102 x96y24 SB_SML plane 6
A8  // 103 x96y24 SB_SML plane 7
02  // 104 x96y24 SB_SML plane 8,7
40  // 105 x96y24 SB_SML plane 8
00  // 106 x96y24 SB_SML plane 9
00  // 107 x96y24 SB_SML plane 10,9
00  // 108 x96y24 SB_SML plane 10
36  // 109 x96y24 SB_SML plane 11
F1 // -- CRC low byte
2B // -- CRC high byte


// Config Latches on x97y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A014     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
0C // y_sel: 23
C8 // -- CRC low byte
99 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A01C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x97y23 CPE[0]  _a127  C_AND////    _a137  C_///OR/
00  //  1 x97y23 CPE[1]
00  //  2 x97y23 CPE[2]
00  //  3 x97y23 CPE[3]
00  //  4 x97y23 CPE[4]
00  //  5 x97y23 CPE[5]
00  //  6 x97y23 CPE[6]
00  //  7 x97y23 CPE[7]
00  //  8 x97y23 CPE[8]
00  //  9 x97y23 CPE[9]
00  // 10 x97y24 CPE[0]  _a135  C_AND////    
00  // 11 x97y24 CPE[1]
00  // 12 x97y24 CPE[2]
00  // 13 x97y24 CPE[3]
00  // 14 x97y24 CPE[4]
00  // 15 x97y24 CPE[5]
00  // 16 x97y24 CPE[6]
00  // 17 x97y24 CPE[7]
00  // 18 x97y24 CPE[8]
00  // 19 x97y24 CPE[9]
00  // 20 x98y23 CPE[0]  _a225  C_ORAND/D///    
00  // 21 x98y23 CPE[1]
00  // 22 x98y23 CPE[2]
00  // 23 x98y23 CPE[3]
00  // 24 x98y23 CPE[4]
00  // 25 x98y23 CPE[5]
00  // 26 x98y23 CPE[6]
00  // 27 x98y23 CPE[7]
00  // 28 x98y23 CPE[8]
00  // 29 x98y23 CPE[9]
00  // 30 x98y24 CPE[0]
00  // 31 x98y24 CPE[1]
00  // 32 x98y24 CPE[2]
00  // 33 x98y24 CPE[3]
00  // 34 x98y24 CPE[4]
00  // 35 x98y24 CPE[5]
00  // 36 x98y24 CPE[6]
00  // 37 x98y24 CPE[7]
00  // 38 x98y24 CPE[8]
00  // 39 x98y24 CPE[9]
1C  // 40 x97y23 INMUX plane 2,1
01  // 41 x97y23 INMUX plane 4,3
28  // 42 x97y23 INMUX plane 6,5
0D  // 43 x97y23 INMUX plane 8,7
28  // 44 x97y23 INMUX plane 10,9
00  // 45 x97y23 INMUX plane 12,11
00  // 46 x97y24 INMUX plane 2,1
08  // 47 x97y24 INMUX plane 4,3
21  // 48 x97y24 INMUX plane 6,5
29  // 49 x97y24 INMUX plane 8,7
00  // 50 x97y24 INMUX plane 10,9
02  // 51 x97y24 INMUX plane 12,11
00  // 52 x98y23 INMUX plane 2,1
00  // 53 x98y23 INMUX plane 4,3
3D  // 54 x98y23 INMUX plane 6,5
F8  // 55 x98y23 INMUX plane 8,7
61  // 56 x98y23 INMUX plane 10,9
E8  // 57 x98y23 INMUX plane 12,11
00  // 58 x98y24 INMUX plane 2,1
08  // 59 x98y24 INMUX plane 4,3
09  // 60 x98y24 INMUX plane 6,5
C1  // 61 x98y24 INMUX plane 8,7
58  // 62 x98y24 INMUX plane 10,9
C0  // 63 x98y24 INMUX plane 12,11
48  // 64 x98y24 SB_BIG plane 1
12  // 65 x98y24 SB_BIG plane 1
00  // 66 x98y24 SB_DRIVE plane 2,1
48  // 67 x98y24 SB_BIG plane 2
12  // 68 x98y24 SB_BIG plane 2
13  // 69 x98y24 SB_BIG plane 3
06  // 70 x98y24 SB_BIG plane 3
02  // 71 x98y24 SB_DRIVE plane 4,3
11  // 72 x98y24 SB_BIG plane 4
00  // 73 x98y24 SB_BIG plane 4
51  // 74 x98y24 SB_BIG plane 5
12  // 75 x98y24 SB_BIG plane 5
00  // 76 x98y24 SB_DRIVE plane 6,5
48  // 77 x98y24 SB_BIG plane 6
12  // 78 x98y24 SB_BIG plane 6
48  // 79 x98y24 SB_BIG plane 7
12  // 80 x98y24 SB_BIG plane 7
00  // 81 x98y24 SB_DRIVE plane 8,7
80  // 82 x98y24 SB_BIG plane 8
00  // 83 x98y24 SB_BIG plane 8
00  // 84 x98y24 SB_BIG plane 9
00  // 85 x98y24 SB_BIG plane 9
00  // 86 x98y24 SB_DRIVE plane 10,9
00  // 87 x98y24 SB_BIG plane 10
00  // 88 x98y24 SB_BIG plane 10
31  // 89 x98y24 SB_BIG plane 11
00  // 90 x98y24 SB_BIG plane 11
00  // 91 x98y24 SB_DRIVE plane 12,11
00  // 92 x98y24 SB_BIG plane 12
00  // 93 x98y24 SB_BIG plane 12
4E  // 94 x97y23 SB_SML plane 1
17  // 95 x97y23 SB_SML plane 2,1
2A  // 96 x97y23 SB_SML plane 2
F4  // 97 x97y23 SB_SML plane 3
04  // 98 x97y23 SB_SML plane 4,3
00  // 99 x97y23 SB_SML plane 4
E8  // 100 x97y23 SB_SML plane 5
82  // 101 x97y23 SB_SML plane 6,5
2A  // 102 x97y23 SB_SML plane 6
E8  // 103 x97y23 SB_SML plane 7
02  // 104 x97y23 SB_SML plane 8,7
00  // 105 x97y23 SB_SML plane 8
01  // 106 x97y23 SB_SML plane 9
00  // 107 x97y23 SB_SML plane 10,9
00  // 108 x97y23 SB_SML plane 10
30  // 109 x97y23 SB_SML plane 11
80  // 110 x97y23 SB_SML plane 12,11
03  // 111 x97y23 SB_SML plane 12
D2 // -- CRC low byte
BB // -- CRC high byte


// Config Latches on x99y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A092     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
0C // y_sel: 23
A0 // -- CRC low byte
B3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A09A
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x99y23 CPE[0]  _a146  C_///OR/
00  //  1 x99y23 CPE[1]
00  //  2 x99y23 CPE[2]
00  //  3 x99y23 CPE[3]
00  //  4 x99y23 CPE[4]
00  //  5 x99y23 CPE[5]
00  //  6 x99y23 CPE[6]
00  //  7 x99y23 CPE[7]
00  //  8 x99y23 CPE[8]
00  //  9 x99y23 CPE[9]
00  // 10 x99y24 CPE[0]
00  // 11 x99y24 CPE[1]
00  // 12 x99y24 CPE[2]
00  // 13 x99y24 CPE[3]
00  // 14 x99y24 CPE[4]
00  // 15 x99y24 CPE[5]
00  // 16 x99y24 CPE[6]
00  // 17 x99y24 CPE[7]
00  // 18 x99y24 CPE[8]
00  // 19 x99y24 CPE[9]
00  // 20 x100y23 CPE[0]  _a202  C_///AND/
00  // 21 x100y23 CPE[1]
00  // 22 x100y23 CPE[2]
00  // 23 x100y23 CPE[3]
00  // 24 x100y23 CPE[4]
00  // 25 x100y23 CPE[5]
00  // 26 x100y23 CPE[6]
00  // 27 x100y23 CPE[7]
00  // 28 x100y23 CPE[8]
00  // 29 x100y23 CPE[9]
00  // 30 x100y24 CPE[0]
00  // 31 x100y24 CPE[1]
00  // 32 x100y24 CPE[2]
00  // 33 x100y24 CPE[3]
00  // 34 x100y24 CPE[4]
00  // 35 x100y24 CPE[5]
00  // 36 x100y24 CPE[6]
00  // 37 x100y24 CPE[7]
00  // 38 x100y24 CPE[8]
00  // 39 x100y24 CPE[9]
30  // 40 x99y23 INMUX plane 2,1
1D  // 41 x99y23 INMUX plane 4,3
28  // 42 x99y23 INMUX plane 6,5
29  // 43 x99y23 INMUX plane 8,7
01  // 44 x99y23 INMUX plane 10,9
08  // 45 x99y23 INMUX plane 12,11
24  // 46 x99y24 INMUX plane 2,1
08  // 47 x99y24 INMUX plane 4,3
00  // 48 x99y24 INMUX plane 6,5
00  // 49 x99y24 INMUX plane 8,7
00  // 50 x99y24 INMUX plane 10,9
28  // 51 x99y24 INMUX plane 12,11
0F  // 52 x100y23 INMUX plane 2,1
1D  // 53 x100y23 INMUX plane 4,3
40  // 54 x100y23 INMUX plane 6,5
00  // 55 x100y23 INMUX plane 8,7
45  // 56 x100y23 INMUX plane 10,9
01  // 57 x100y23 INMUX plane 12,11
00  // 58 x100y24 INMUX plane 2,1
09  // 59 x100y24 INMUX plane 4,3
59  // 60 x100y24 INMUX plane 6,5
09  // 61 x100y24 INMUX plane 8,7
40  // 62 x100y24 INMUX plane 10,9
04  // 63 x100y24 INMUX plane 12,11
48  // 64 x99y23 SB_BIG plane 1
12  // 65 x99y23 SB_BIG plane 1
00  // 66 x99y23 SB_DRIVE plane 2,1
12  // 67 x99y23 SB_BIG plane 2
06  // 68 x99y23 SB_BIG plane 2
41  // 69 x99y23 SB_BIG plane 3
12  // 70 x99y23 SB_BIG plane 3
00  // 71 x99y23 SB_DRIVE plane 4,3
00  // 72 x99y23 SB_BIG plane 4
00  // 73 x99y23 SB_BIG plane 4
48  // 74 x99y23 SB_BIG plane 5
12  // 75 x99y23 SB_BIG plane 5
88  // 76 x99y23 SB_DRIVE plane 6,5
00  // 77 x99y23 SB_BIG plane 6
00  // 78 x99y23 SB_BIG plane 6
48  // 79 x99y23 SB_BIG plane 7
12  // 80 x99y23 SB_BIG plane 7
08  // 81 x99y23 SB_DRIVE plane 8,7
40  // 82 x99y23 SB_BIG plane 8
01  // 83 x99y23 SB_BIG plane 8
10  // 84 x99y23 SB_BIG plane 9
10  // 85 x99y23 SB_BIG plane 9
00  // 86 x99y23 SB_DRIVE plane 10,9
01  // 87 x99y23 SB_BIG plane 10
01  // 88 x99y23 SB_BIG plane 10
39  // 89 x99y23 SB_BIG plane 11
00  // 90 x99y23 SB_BIG plane 11
00  // 91 x99y23 SB_DRIVE plane 12,11
00  // 92 x99y23 SB_BIG plane 12
00  // 93 x99y23 SB_BIG plane 12
A8  // 94 x100y24 SB_SML plane 1
E2  // 95 x100y24 SB_SML plane 2,1
00  // 96 x100y24 SB_SML plane 2
49  // 97 x100y24 SB_SML plane 3
45  // 98 x100y24 SB_SML plane 4,3
20  // 99 x100y24 SB_SML plane 4
28  // 100 x100y24 SB_SML plane 5
01  // 101 x100y24 SB_SML plane 6,5
40  // 102 x100y24 SB_SML plane 6
49  // 103 x100y24 SB_SML plane 7
05  // 104 x100y24 SB_SML plane 8,7
40  // 105 x100y24 SB_SML plane 8
40  // 106 x100y24 SB_SML plane 9
E0  // 107 x100y24 SB_SML plane 10,9
00  // 108 x100y24 SB_SML plane 10
11  // 109 x100y24 SB_SML plane 11
9B // -- CRC low byte
16 // -- CRC high byte


// Config Latches on x101y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A10E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
0C // y_sel: 23
78 // -- CRC low byte
AA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A116
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x101y23 CPE[0]  _a75  C_///AND/D
00  //  1 x101y23 CPE[1]
00  //  2 x101y23 CPE[2]
00  //  3 x101y23 CPE[3]
00  //  4 x101y23 CPE[4]
00  //  5 x101y23 CPE[5]
00  //  6 x101y23 CPE[6]
00  //  7 x101y23 CPE[7]
00  //  8 x101y23 CPE[8]
00  //  9 x101y23 CPE[9]
00  // 10 x101y24 CPE[0]
00  // 11 x101y24 CPE[1]
00  // 12 x101y24 CPE[2]
00  // 13 x101y24 CPE[3]
00  // 14 x101y24 CPE[4]
00  // 15 x101y24 CPE[5]
00  // 16 x101y24 CPE[6]
00  // 17 x101y24 CPE[7]
00  // 18 x101y24 CPE[8]
00  // 19 x101y24 CPE[9]
00  // 20 x102y23 CPE[0]  _a234  C_ORAND/D///    
00  // 21 x102y23 CPE[1]
00  // 22 x102y23 CPE[2]
00  // 23 x102y23 CPE[3]
00  // 24 x102y23 CPE[4]
00  // 25 x102y23 CPE[5]
00  // 26 x102y23 CPE[6]
00  // 27 x102y23 CPE[7]
00  // 28 x102y23 CPE[8]
00  // 29 x102y23 CPE[9]
00  // 30 x102y24 CPE[0]  _a178  C_ORAND////    
00  // 31 x102y24 CPE[1]
00  // 32 x102y24 CPE[2]
00  // 33 x102y24 CPE[3]
00  // 34 x102y24 CPE[4]
00  // 35 x102y24 CPE[5]
00  // 36 x102y24 CPE[6]
00  // 37 x102y24 CPE[7]
00  // 38 x102y24 CPE[8]
00  // 39 x102y24 CPE[9]
18  // 40 x101y23 INMUX plane 2,1
37  // 41 x101y23 INMUX plane 4,3
00  // 42 x101y23 INMUX plane 6,5
20  // 43 x101y23 INMUX plane 8,7
19  // 44 x101y23 INMUX plane 10,9
00  // 45 x101y23 INMUX plane 12,11
10  // 46 x101y24 INMUX plane 2,1
03  // 47 x101y24 INMUX plane 4,3
00  // 48 x101y24 INMUX plane 6,5
01  // 49 x101y24 INMUX plane 8,7
1D  // 50 x101y24 INMUX plane 10,9
00  // 51 x101y24 INMUX plane 12,11
00  // 52 x102y23 INMUX plane 2,1
0B  // 53 x102y23 INMUX plane 4,3
42  // 54 x102y23 INMUX plane 6,5
28  // 55 x102y23 INMUX plane 8,7
40  // 56 x102y23 INMUX plane 10,9
00  // 57 x102y23 INMUX plane 12,11
0B  // 58 x102y24 INMUX plane 2,1
10  // 59 x102y24 INMUX plane 4,3
40  // 60 x102y24 INMUX plane 6,5
28  // 61 x102y24 INMUX plane 8,7
48  // 62 x102y24 INMUX plane 10,9
01  // 63 x102y24 INMUX plane 12,11
48  // 64 x102y24 SB_BIG plane 1
12  // 65 x102y24 SB_BIG plane 1
00  // 66 x102y24 SB_DRIVE plane 2,1
00  // 67 x102y24 SB_BIG plane 2
00  // 68 x102y24 SB_BIG plane 2
08  // 69 x102y24 SB_BIG plane 3
32  // 70 x102y24 SB_BIG plane 3
40  // 71 x102y24 SB_DRIVE plane 4,3
48  // 72 x102y24 SB_BIG plane 4
12  // 73 x102y24 SB_BIG plane 4
48  // 74 x102y24 SB_BIG plane 5
10  // 75 x102y24 SB_BIG plane 5
00  // 76 x102y24 SB_DRIVE plane 6,5
00  // 77 x102y24 SB_BIG plane 6
00  // 78 x102y24 SB_BIG plane 6
48  // 79 x102y24 SB_BIG plane 7
12  // 80 x102y24 SB_BIG plane 7
00  // 81 x102y24 SB_DRIVE plane 8,7
48  // 82 x102y24 SB_BIG plane 8
12  // 83 x102y24 SB_BIG plane 8
C0  // 84 x102y24 SB_BIG plane 9
00  // 85 x102y24 SB_BIG plane 9
00  // 86 x102y24 SB_DRIVE plane 10,9
02  // 87 x102y24 SB_BIG plane 10
16  // 88 x102y24 SB_BIG plane 10
00  // 89 x102y24 SB_BIG plane 11
00  // 90 x102y24 SB_BIG plane 11
00  // 91 x102y24 SB_DRIVE plane 12,11
0B  // 92 x102y24 SB_BIG plane 12
30  // 93 x102y24 SB_BIG plane 12
A8  // 94 x101y23 SB_SML plane 1
02  // 95 x101y23 SB_SML plane 2,1
04  // 96 x101y23 SB_SML plane 2
B1  // 97 x101y23 SB_SML plane 3
12  // 98 x101y23 SB_SML plane 4,3
4A  // 99 x101y23 SB_SML plane 4
A8  // 100 x101y23 SB_SML plane 5
02  // 101 x101y23 SB_SML plane 6,5
00  // 102 x101y23 SB_SML plane 6
A1  // 103 x101y23 SB_SML plane 7
82  // 104 x101y23 SB_SML plane 8,7
2A  // 105 x101y23 SB_SML plane 8
0E  // 106 x101y23 SB_SML plane 9
20  // 107 x101y23 SB_SML plane 10,9
1A  // 108 x101y23 SB_SML plane 10
B2  // 109 x101y23 SB_SML plane 11
01  // 110 x101y23 SB_SML plane 12,11
A4 // -- CRC low byte
B3 // -- CRC high byte


// Config Latches on x103y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A18B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
0C // y_sel: 23
70 // -- CRC low byte
E7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A193
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x103y23 CPE[0]
00  //  1 x103y23 CPE[1]
00  //  2 x103y23 CPE[2]
00  //  3 x103y23 CPE[3]
00  //  4 x103y23 CPE[4]
00  //  5 x103y23 CPE[5]
00  //  6 x103y23 CPE[6]
00  //  7 x103y23 CPE[7]
00  //  8 x103y23 CPE[8]
00  //  9 x103y23 CPE[9]
00  // 10 x103y24 CPE[0]  net1 = net2: _a716  C_AND///AND/
00  // 11 x103y24 CPE[1]
00  // 12 x103y24 CPE[2]
00  // 13 x103y24 CPE[3]
00  // 14 x103y24 CPE[4]
00  // 15 x103y24 CPE[5]
00  // 16 x103y24 CPE[6]
00  // 17 x103y24 CPE[7]
00  // 18 x103y24 CPE[8]
00  // 19 x103y24 CPE[9]
00  // 20 x104y23 CPE[0]  _a107  C_///AND/D
00  // 21 x104y23 CPE[1]
00  // 22 x104y23 CPE[2]
00  // 23 x104y23 CPE[3]
00  // 24 x104y23 CPE[4]
00  // 25 x104y23 CPE[5]
00  // 26 x104y23 CPE[6]
00  // 27 x104y23 CPE[7]
00  // 28 x104y23 CPE[8]
00  // 29 x104y23 CPE[9]
00  // 30 x104y24 CPE[0]  _a830  C_////Bridge
00  // 31 x104y24 CPE[1]
00  // 32 x104y24 CPE[2]
00  // 33 x104y24 CPE[3]
00  // 34 x104y24 CPE[4]
00  // 35 x104y24 CPE[5]
00  // 36 x104y24 CPE[6]
00  // 37 x104y24 CPE[7]
00  // 38 x104y24 CPE[8]
00  // 39 x104y24 CPE[9]
00  // 40 x103y23 INMUX plane 2,1
09  // 41 x103y23 INMUX plane 4,3
20  // 42 x103y23 INMUX plane 6,5
01  // 43 x103y23 INMUX plane 8,7
01  // 44 x103y23 INMUX plane 10,9
01  // 45 x103y23 INMUX plane 12,11
0F  // 46 x103y24 INMUX plane 2,1
00  // 47 x103y24 INMUX plane 4,3
0A  // 48 x103y24 INMUX plane 6,5
10  // 49 x103y24 INMUX plane 8,7
12  // 50 x103y24 INMUX plane 10,9
08  // 51 x103y24 INMUX plane 12,11
24  // 52 x104y23 INMUX plane 2,1
28  // 53 x104y23 INMUX plane 4,3
00  // 54 x104y23 INMUX plane 6,5
10  // 55 x104y23 INMUX plane 8,7
31  // 56 x104y23 INMUX plane 10,9
20  // 57 x104y23 INMUX plane 12,11
30  // 58 x104y24 INMUX plane 2,1
00  // 59 x104y24 INMUX plane 4,3
20  // 60 x104y24 INMUX plane 6,5
02  // 61 x104y24 INMUX plane 8,7
00  // 62 x104y24 INMUX plane 10,9
10  // 63 x104y24 INMUX plane 12,11
00  // 64 x103y23 SB_BIG plane 1
20  // 65 x103y23 SB_BIG plane 1
00  // 66 x103y23 SB_DRIVE plane 2,1
D8  // 67 x103y23 SB_BIG plane 2
10  // 68 x103y23 SB_BIG plane 2
8C  // 69 x103y23 SB_BIG plane 3
04  // 70 x103y23 SB_BIG plane 3
00  // 71 x103y23 SB_DRIVE plane 4,3
48  // 72 x103y23 SB_BIG plane 4
12  // 73 x103y23 SB_BIG plane 4
34  // 74 x103y23 SB_BIG plane 5
02  // 75 x103y23 SB_BIG plane 5
00  // 76 x103y23 SB_DRIVE plane 6,5
C2  // 77 x103y23 SB_BIG plane 6
12  // 78 x103y23 SB_BIG plane 6
51  // 79 x103y23 SB_BIG plane 7
12  // 80 x103y23 SB_BIG plane 7
00  // 81 x103y23 SB_DRIVE plane 8,7
08  // 82 x103y23 SB_BIG plane 8
12  // 83 x103y23 SB_BIG plane 8
00  // 84 x103y23 SB_BIG plane 9
00  // 85 x103y23 SB_BIG plane 9
00  // 86 x103y23 SB_DRIVE plane 10,9
00  // 87 x103y23 SB_BIG plane 10
00  // 88 x103y23 SB_BIG plane 10
36  // 89 x103y23 SB_BIG plane 11
10  // 90 x103y23 SB_BIG plane 11
00  // 91 x103y23 SB_DRIVE plane 12,11
00  // 92 x103y23 SB_BIG plane 12
00  // 93 x103y23 SB_BIG plane 12
00  // 94 x104y24 SB_SML plane 1
90  // 95 x104y24 SB_SML plane 2,1
2B  // 96 x104y24 SB_SML plane 2
D2  // 97 x104y24 SB_SML plane 3
85  // 98 x104y24 SB_SML plane 4,3
3A  // 99 x104y24 SB_SML plane 4
61  // 100 x104y24 SB_SML plane 5
81  // 101 x104y24 SB_SML plane 6,5
2A  // 102 x104y24 SB_SML plane 6
A8  // 103 x104y24 SB_SML plane 7
42  // 104 x104y24 SB_SML plane 8,7
6D  // 105 x104y24 SB_SML plane 8
40  // 106 x104y24 SB_SML plane 9
C1  // 107 x104y24 SB_SML plane 10,9
35  // 108 x104y24 SB_SML plane 10
00  // 109 x104y24 SB_SML plane 11
10  // 110 x104y24 SB_SML plane 12,11
01  // 111 x104y24 SB_SML plane 12
13 // -- CRC low byte
44 // -- CRC high byte


// Config Latches on x105y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A209     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
0C // y_sel: 23
A8 // -- CRC low byte
FE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A211
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x105y23 CPE[0]  _a715  C_OR////    _a242  C_///AND/
00  //  1 x105y23 CPE[1]
00  //  2 x105y23 CPE[2]
00  //  3 x105y23 CPE[3]
00  //  4 x105y23 CPE[4]
00  //  5 x105y23 CPE[5]
00  //  6 x105y23 CPE[6]
00  //  7 x105y23 CPE[7]
00  //  8 x105y23 CPE[8]
00  //  9 x105y23 CPE[9]
00  // 10 x105y24 CPE[0]  _a714  C_AND////    
00  // 11 x105y24 CPE[1]
00  // 12 x105y24 CPE[2]
00  // 13 x105y24 CPE[3]
00  // 14 x105y24 CPE[4]
00  // 15 x105y24 CPE[5]
00  // 16 x105y24 CPE[6]
00  // 17 x105y24 CPE[7]
00  // 18 x105y24 CPE[8]
00  // 19 x105y24 CPE[9]
00  // 20 x106y23 CPE[0]
00  // 21 x106y23 CPE[1]
00  // 22 x106y23 CPE[2]
00  // 23 x106y23 CPE[3]
00  // 24 x106y23 CPE[4]
00  // 25 x106y23 CPE[5]
00  // 26 x106y23 CPE[6]
00  // 27 x106y23 CPE[7]
00  // 28 x106y23 CPE[8]
00  // 29 x106y23 CPE[9]
00  // 30 x106y24 CPE[0]  _a236  C_///AND/
00  // 31 x106y24 CPE[1]
00  // 32 x106y24 CPE[2]
00  // 33 x106y24 CPE[3]
00  // 34 x106y24 CPE[4]
00  // 35 x106y24 CPE[5]
00  // 36 x106y24 CPE[6]
00  // 37 x106y24 CPE[7]
00  // 38 x106y24 CPE[8]
00  // 39 x106y24 CPE[9]
2D  // 40 x105y23 INMUX plane 2,1
12  // 41 x105y23 INMUX plane 4,3
11  // 42 x105y23 INMUX plane 6,5
24  // 43 x105y23 INMUX plane 8,7
00  // 44 x105y23 INMUX plane 10,9
02  // 45 x105y23 INMUX plane 12,11
02  // 46 x105y24 INMUX plane 2,1
29  // 47 x105y24 INMUX plane 4,3
20  // 48 x105y24 INMUX plane 6,5
38  // 49 x105y24 INMUX plane 8,7
00  // 50 x105y24 INMUX plane 10,9
00  // 51 x105y24 INMUX plane 12,11
08  // 52 x106y23 INMUX plane 2,1
0B  // 53 x106y23 INMUX plane 4,3
40  // 54 x106y23 INMUX plane 6,5
C0  // 55 x106y23 INMUX plane 8,7
00  // 56 x106y23 INMUX plane 10,9
C0  // 57 x106y23 INMUX plane 12,11
1D  // 58 x106y24 INMUX plane 2,1
3E  // 59 x106y24 INMUX plane 4,3
40  // 60 x106y24 INMUX plane 6,5
02  // 61 x106y24 INMUX plane 8,7
58  // 62 x106y24 INMUX plane 10,9
10  // 63 x106y24 INMUX plane 12,11
48  // 64 x106y24 SB_BIG plane 1
10  // 65 x106y24 SB_BIG plane 1
00  // 66 x106y24 SB_DRIVE plane 2,1
48  // 67 x106y24 SB_BIG plane 2
22  // 68 x106y24 SB_BIG plane 2
00  // 69 x106y24 SB_BIG plane 3
00  // 70 x106y24 SB_BIG plane 3
00  // 71 x106y24 SB_DRIVE plane 4,3
A6  // 72 x106y24 SB_BIG plane 4
18  // 73 x106y24 SB_BIG plane 4
D3  // 74 x106y24 SB_BIG plane 5
42  // 75 x106y24 SB_BIG plane 5
00  // 76 x106y24 SB_DRIVE plane 6,5
48  // 77 x106y24 SB_BIG plane 6
12  // 78 x106y24 SB_BIG plane 6
89  // 79 x106y24 SB_BIG plane 7
04  // 80 x106y24 SB_BIG plane 7
00  // 81 x106y24 SB_DRIVE plane 8,7
48  // 82 x106y24 SB_BIG plane 8
12  // 83 x106y24 SB_BIG plane 8
C3  // 84 x106y24 SB_BIG plane 9
42  // 85 x106y24 SB_BIG plane 9
00  // 86 x106y24 SB_DRIVE plane 10,9
00  // 87 x106y24 SB_BIG plane 10
00  // 88 x106y24 SB_BIG plane 10
00  // 89 x106y24 SB_BIG plane 11
00  // 90 x106y24 SB_BIG plane 11
80  // 91 x106y24 SB_DRIVE plane 12,11
01  // 92 x106y24 SB_BIG plane 12
06  // 93 x106y24 SB_BIG plane 12
A8  // 94 x105y23 SB_SML plane 1
12  // 95 x105y23 SB_SML plane 2,1
2A  // 96 x105y23 SB_SML plane 2
38  // 97 x105y23 SB_SML plane 3
84  // 98 x105y23 SB_SML plane 4,3
45  // 99 x105y23 SB_SML plane 4
A8  // 100 x105y23 SB_SML plane 5
82  // 101 x105y23 SB_SML plane 6,5
2A  // 102 x105y23 SB_SML plane 6
00  // 103 x105y23 SB_SML plane 7
14  // 104 x105y23 SB_SML plane 8,7
4D  // 105 x105y23 SB_SML plane 8
40  // 106 x105y23 SB_SML plane 9
20  // 107 x105y23 SB_SML plane 10,9
06  // 108 x105y23 SB_SML plane 10
53  // 109 x105y23 SB_SML plane 11
20  // 110 x105y23 SB_SML plane 12,11
04  // 111 x105y23 SB_SML plane 12
C6 // -- CRC low byte
6D // -- CRC high byte


// Config Latches on x107y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A287     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
0C // y_sel: 23
C0 // -- CRC low byte
D4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A28F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x107y23 CPE[0]  _a4  C_AND////    
00  //  1 x107y23 CPE[1]
00  //  2 x107y23 CPE[2]
00  //  3 x107y23 CPE[3]
00  //  4 x107y23 CPE[4]
00  //  5 x107y23 CPE[5]
00  //  6 x107y23 CPE[6]
00  //  7 x107y23 CPE[7]
00  //  8 x107y23 CPE[8]
00  //  9 x107y23 CPE[9]
00  // 10 x107y24 CPE[0]
00  // 11 x107y24 CPE[1]
00  // 12 x107y24 CPE[2]
00  // 13 x107y24 CPE[3]
00  // 14 x107y24 CPE[4]
00  // 15 x107y24 CPE[5]
00  // 16 x107y24 CPE[6]
00  // 17 x107y24 CPE[7]
00  // 18 x107y24 CPE[8]
00  // 19 x107y24 CPE[9]
00  // 20 x108y23 CPE[0]  _a357  C_/C_0_1///    _a798  C_////Bridge
00  // 21 x108y23 CPE[1]
00  // 22 x108y23 CPE[2]
00  // 23 x108y23 CPE[3]
00  // 24 x108y23 CPE[4]
00  // 25 x108y23 CPE[5]
00  // 26 x108y23 CPE[6]
00  // 27 x108y23 CPE[7]
00  // 28 x108y23 CPE[8]
00  // 29 x108y23 CPE[9]
00  // 30 x108y24 CPE[0]  net1 = net2: _a348  C_ADDF2/D//ADDF2/
00  // 31 x108y24 CPE[1]
00  // 32 x108y24 CPE[2]
00  // 33 x108y24 CPE[3]
00  // 34 x108y24 CPE[4]
00  // 35 x108y24 CPE[5]
00  // 36 x108y24 CPE[6]
00  // 37 x108y24 CPE[7]
00  // 38 x108y24 CPE[8]
00  // 39 x108y24 CPE[9]
18  // 40 x107y23 INMUX plane 2,1
29  // 41 x107y23 INMUX plane 4,3
11  // 42 x107y23 INMUX plane 6,5
1D  // 43 x107y23 INMUX plane 8,7
00  // 44 x107y23 INMUX plane 10,9
00  // 45 x107y23 INMUX plane 12,11
00  // 46 x107y24 INMUX plane 2,1
08  // 47 x107y24 INMUX plane 4,3
00  // 48 x107y24 INMUX plane 6,5
01  // 49 x107y24 INMUX plane 8,7
00  // 50 x107y24 INMUX plane 10,9
0C  // 51 x107y24 INMUX plane 12,11
01  // 52 x108y23 INMUX plane 2,1
10  // 53 x108y23 INMUX plane 4,3
00  // 54 x108y23 INMUX plane 6,5
40  // 55 x108y23 INMUX plane 8,7
00  // 56 x108y23 INMUX plane 10,9
40  // 57 x108y23 INMUX plane 12,11
20  // 58 x108y24 INMUX plane 2,1
00  // 59 x108y24 INMUX plane 4,3
28  // 60 x108y24 INMUX plane 6,5
68  // 61 x108y24 INMUX plane 8,7
19  // 62 x108y24 INMUX plane 10,9
4C  // 63 x108y24 INMUX plane 12,11
48  // 64 x107y23 SB_BIG plane 1
12  // 65 x107y23 SB_BIG plane 1
00  // 66 x107y23 SB_DRIVE plane 2,1
00  // 67 x107y23 SB_BIG plane 2
00  // 68 x107y23 SB_BIG plane 2
48  // 69 x107y23 SB_BIG plane 3
14  // 70 x107y23 SB_BIG plane 3
00  // 71 x107y23 SB_DRIVE plane 4,3
48  // 72 x107y23 SB_BIG plane 4
14  // 73 x107y23 SB_BIG plane 4
30  // 74 x107y23 SB_BIG plane 5
24  // 75 x107y23 SB_BIG plane 5
00  // 76 x107y23 SB_DRIVE plane 6,5
00  // 77 x107y23 SB_BIG plane 6
00  // 78 x107y23 SB_BIG plane 6
48  // 79 x107y23 SB_BIG plane 7
12  // 80 x107y23 SB_BIG plane 7
00  // 81 x107y23 SB_DRIVE plane 8,7
08  // 82 x107y23 SB_BIG plane 8
12  // 83 x107y23 SB_BIG plane 8
40  // 84 x107y23 SB_BIG plane 9
01  // 85 x107y23 SB_BIG plane 9
A0  // 86 x107y23 SB_DRIVE plane 10,9
80  // 87 x107y23 SB_BIG plane 10
00  // 88 x107y23 SB_BIG plane 10
70  // 89 x107y23 SB_BIG plane 11
00  // 90 x107y23 SB_BIG plane 11
80  // 91 x107y23 SB_DRIVE plane 12,11
00  // 92 x107y23 SB_BIG plane 12
00  // 93 x107y23 SB_BIG plane 12
A8  // 94 x108y24 SB_SML plane 1
02  // 95 x108y24 SB_SML plane 2,1
00  // 96 x108y24 SB_SML plane 2
F1  // 97 x108y24 SB_SML plane 3
84  // 98 x108y24 SB_SML plane 4,3
32  // 99 x108y24 SB_SML plane 4
A8  // 100 x108y24 SB_SML plane 5
02  // 101 x108y24 SB_SML plane 6,5
00  // 102 x108y24 SB_SML plane 6
28  // 103 x108y24 SB_SML plane 7
82  // 104 x108y24 SB_SML plane 8,7
28  // 105 x108y24 SB_SML plane 8
49  // 106 x108y24 SB_SML plane 9
00  // 107 x108y24 SB_SML plane 10,9
00  // 108 x108y24 SB_SML plane 10
00  // 109 x108y24 SB_SML plane 11
00  // 110 x108y24 SB_SML plane 12,11
16  // 111 x108y24 SB_SML plane 12
2A // -- CRC low byte
5C // -- CRC high byte


// Config Latches on x109y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A305     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
0C // y_sel: 23
18 // -- CRC low byte
CD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A30D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x109y23 CPE[0]  _a240  C_ORAND////    
00  //  1 x109y23 CPE[1]
00  //  2 x109y23 CPE[2]
00  //  3 x109y23 CPE[3]
00  //  4 x109y23 CPE[4]
00  //  5 x109y23 CPE[5]
00  //  6 x109y23 CPE[6]
00  //  7 x109y23 CPE[7]
00  //  8 x109y23 CPE[8]
00  //  9 x109y23 CPE[9]
00  // 10 x109y24 CPE[0]  _a848  C_////Bridge
00  // 11 x109y24 CPE[1]
00  // 12 x109y24 CPE[2]
00  // 13 x109y24 CPE[3]
00  // 14 x109y24 CPE[4]
00  // 15 x109y24 CPE[5]
00  // 16 x109y24 CPE[6]
00  // 17 x109y24 CPE[7]
00  // 18 x109y24 CPE[8]
00  // 19 x109y24 CPE[9]
00  // 20 x110y23 CPE[0]
00  // 21 x110y23 CPE[1]
00  // 22 x110y23 CPE[2]
00  // 23 x110y23 CPE[3]
00  // 24 x110y23 CPE[4]
00  // 25 x110y23 CPE[5]
00  // 26 x110y23 CPE[6]
00  // 27 x110y23 CPE[7]
00  // 28 x110y23 CPE[8]
00  // 29 x110y23 CPE[9]
00  // 30 x110y24 CPE[0]  net1 = net2: _a39  C_AND/D//AND/D
00  // 31 x110y24 CPE[1]
00  // 32 x110y24 CPE[2]
00  // 33 x110y24 CPE[3]
00  // 34 x110y24 CPE[4]
00  // 35 x110y24 CPE[5]
00  // 36 x110y24 CPE[6]
00  // 37 x110y24 CPE[7]
00  // 38 x110y24 CPE[8]
00  // 39 x110y24 CPE[9]
1C  // 40 x109y23 INMUX plane 2,1
2C  // 41 x109y23 INMUX plane 4,3
04  // 42 x109y23 INMUX plane 6,5
28  // 43 x109y23 INMUX plane 8,7
00  // 44 x109y23 INMUX plane 10,9
20  // 45 x109y23 INMUX plane 12,11
04  // 46 x109y24 INMUX plane 2,1
00  // 47 x109y24 INMUX plane 4,3
00  // 48 x109y24 INMUX plane 6,5
00  // 49 x109y24 INMUX plane 8,7
01  // 50 x109y24 INMUX plane 10,9
00  // 51 x109y24 INMUX plane 12,11
10  // 52 x110y23 INMUX plane 2,1
00  // 53 x110y23 INMUX plane 4,3
00  // 54 x110y23 INMUX plane 6,5
49  // 55 x110y23 INMUX plane 8,7
01  // 56 x110y23 INMUX plane 10,9
40  // 57 x110y23 INMUX plane 12,11
0C  // 58 x110y24 INMUX plane 2,1
28  // 59 x110y24 INMUX plane 4,3
34  // 60 x110y24 INMUX plane 6,5
68  // 61 x110y24 INMUX plane 8,7
30  // 62 x110y24 INMUX plane 10,9
E4  // 63 x110y24 INMUX plane 12,11
48  // 64 x110y24 SB_BIG plane 1
02  // 65 x110y24 SB_BIG plane 1
00  // 66 x110y24 SB_DRIVE plane 2,1
D6  // 67 x110y24 SB_BIG plane 2
14  // 68 x110y24 SB_BIG plane 2
06  // 69 x110y24 SB_BIG plane 3
10  // 70 x110y24 SB_BIG plane 3
00  // 71 x110y24 SB_DRIVE plane 4,3
92  // 72 x110y24 SB_BIG plane 4
20  // 73 x110y24 SB_BIG plane 4
48  // 74 x110y24 SB_BIG plane 5
32  // 75 x110y24 SB_BIG plane 5
00  // 76 x110y24 SB_DRIVE plane 6,5
48  // 77 x110y24 SB_BIG plane 6
12  // 78 x110y24 SB_BIG plane 6
00  // 79 x110y24 SB_BIG plane 7
00  // 80 x110y24 SB_BIG plane 7
00  // 81 x110y24 SB_DRIVE plane 8,7
80  // 82 x110y24 SB_BIG plane 8
24  // 83 x110y24 SB_BIG plane 8
00  // 84 x110y24 SB_BIG plane 9
00  // 85 x110y24 SB_BIG plane 9
00  // 86 x110y24 SB_DRIVE plane 10,9
00  // 87 x110y24 SB_BIG plane 10
00  // 88 x110y24 SB_BIG plane 10
00  // 89 x110y24 SB_BIG plane 11
00  // 90 x110y24 SB_BIG plane 11
08  // 91 x110y24 SB_DRIVE plane 12,11
1A  // 92 x110y24 SB_BIG plane 12
00  // 93 x110y24 SB_BIG plane 12
A8  // 94 x109y23 SB_SML plane 1
84  // 95 x109y23 SB_SML plane 2,1
55  // 96 x109y23 SB_SML plane 2
E1  // 97 x109y23 SB_SML plane 3
46  // 98 x109y23 SB_SML plane 4,3
29  // 99 x109y23 SB_SML plane 4
A8  // 100 x109y23 SB_SML plane 5
82  // 101 x109y23 SB_SML plane 6,5
22  // 102 x109y23 SB_SML plane 6
0B  // 103 x109y23 SB_SML plane 7
16  // 104 x109y23 SB_SML plane 8,7
2A  // 105 x109y23 SB_SML plane 8
0E  // 106 x109y23 SB_SML plane 9
00  // 107 x109y23 SB_SML plane 10,9
00  // 108 x109y23 SB_SML plane 10
00  // 109 x109y23 SB_SML plane 11
40  // 110 x109y23 SB_SML plane 12,11
26  // 111 x109y23 SB_SML plane 12
E6 // -- CRC low byte
9F // -- CRC high byte


// Config Latches on x111y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A383     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
38 // x_sel: 111
0C // y_sel: 23
D0 // -- CRC low byte
4E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A38B
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x111y23 CPE[0]  _a460  C_///AND/D
00  //  1 x111y23 CPE[1]
00  //  2 x111y23 CPE[2]
00  //  3 x111y23 CPE[3]
00  //  4 x111y23 CPE[4]
00  //  5 x111y23 CPE[5]
00  //  6 x111y23 CPE[6]
00  //  7 x111y23 CPE[7]
00  //  8 x111y23 CPE[8]
00  //  9 x111y23 CPE[9]
00  // 10 x111y24 CPE[0]
00  // 11 x111y24 CPE[1]
00  // 12 x111y24 CPE[2]
00  // 13 x111y24 CPE[3]
00  // 14 x111y24 CPE[4]
00  // 15 x111y24 CPE[5]
00  // 16 x111y24 CPE[6]
00  // 17 x111y24 CPE[7]
00  // 18 x111y24 CPE[8]
00  // 19 x111y24 CPE[9]
00  // 20 x112y23 CPE[0]  _a487  C_AND/D///    
00  // 21 x112y23 CPE[1]
00  // 22 x112y23 CPE[2]
00  // 23 x112y23 CPE[3]
00  // 24 x112y23 CPE[4]
00  // 25 x112y23 CPE[5]
00  // 26 x112y23 CPE[6]
00  // 27 x112y23 CPE[7]
00  // 28 x112y23 CPE[8]
00  // 29 x112y23 CPE[9]
00  // 30 x112y24 CPE[0]  _a476  C_///AND/D
00  // 31 x112y24 CPE[1]
00  // 32 x112y24 CPE[2]
00  // 33 x112y24 CPE[3]
00  // 34 x112y24 CPE[4]
00  // 35 x112y24 CPE[5]
00  // 36 x112y24 CPE[6]
00  // 37 x112y24 CPE[7]
00  // 38 x112y24 CPE[8]
00  // 39 x112y24 CPE[9]
08  // 40 x111y23 INMUX plane 2,1
04  // 41 x111y23 INMUX plane 4,3
00  // 42 x111y23 INMUX plane 6,5
09  // 43 x111y23 INMUX plane 8,7
30  // 44 x111y23 INMUX plane 10,9
2C  // 45 x111y23 INMUX plane 12,11
00  // 46 x111y24 INMUX plane 2,1
00  // 47 x111y24 INMUX plane 4,3
00  // 48 x111y24 INMUX plane 6,5
10  // 49 x111y24 INMUX plane 8,7
00  // 50 x111y24 INMUX plane 10,9
08  // 51 x111y24 INMUX plane 12,11
00  // 52 x112y23 INMUX plane 2,1
00  // 53 x112y23 INMUX plane 4,3
40  // 54 x112y23 INMUX plane 6,5
08  // 55 x112y23 INMUX plane 8,7
B1  // 56 x112y23 INMUX plane 10,9
20  // 57 x112y23 INMUX plane 12,11
00  // 58 x112y24 INMUX plane 2,1
04  // 59 x112y24 INMUX plane 4,3
40  // 60 x112y24 INMUX plane 6,5
08  // 61 x112y24 INMUX plane 8,7
79  // 62 x112y24 INMUX plane 10,9
04  // 63 x112y24 INMUX plane 12,11
48  // 64 x111y23 SB_BIG plane 1
02  // 65 x111y23 SB_BIG plane 1
00  // 66 x111y23 SB_DRIVE plane 2,1
00  // 67 x111y23 SB_BIG plane 2
00  // 68 x111y23 SB_BIG plane 2
48  // 69 x111y23 SB_BIG plane 3
12  // 70 x111y23 SB_BIG plane 3
00  // 71 x111y23 SB_DRIVE plane 4,3
94  // 72 x111y23 SB_BIG plane 4
14  // 73 x111y23 SB_BIG plane 4
48  // 74 x111y23 SB_BIG plane 5
12  // 75 x111y23 SB_BIG plane 5
00  // 76 x111y23 SB_DRIVE plane 6,5
00  // 77 x111y23 SB_BIG plane 6
00  // 78 x111y23 SB_BIG plane 6
51  // 79 x111y23 SB_BIG plane 7
12  // 80 x111y23 SB_BIG plane 7
00  // 81 x111y23 SB_DRIVE plane 8,7
50  // 82 x111y23 SB_BIG plane 8
34  // 83 x111y23 SB_BIG plane 8
00  // 84 x111y23 SB_BIG plane 9
00  // 85 x111y23 SB_BIG plane 9
00  // 86 x111y23 SB_DRIVE plane 10,9
00  // 87 x111y23 SB_BIG plane 10
00  // 88 x111y23 SB_BIG plane 10
00  // 89 x111y23 SB_BIG plane 11
00  // 90 x111y23 SB_BIG plane 11
00  // 91 x111y23 SB_DRIVE plane 12,11
00  // 92 x111y23 SB_BIG plane 12
00  // 93 x111y23 SB_BIG plane 12
54  // 94 x112y24 SB_SML plane 1
03  // 95 x112y24 SB_SML plane 2,1
00  // 96 x112y24 SB_SML plane 2
A8  // 97 x112y24 SB_SML plane 3
22  // 98 x112y24 SB_SML plane 4,3
45  // 99 x112y24 SB_SML plane 4
A8  // 100 x112y24 SB_SML plane 5
02  // 101 x112y24 SB_SML plane 6,5
00  // 102 x112y24 SB_SML plane 6
A8  // 103 x112y24 SB_SML plane 7
82  // 104 x112y24 SB_SML plane 8,7
2A  // 105 x112y24 SB_SML plane 8
5A // -- CRC low byte
EE // -- CRC high byte


// Config Latches on x113y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A3FB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
39 // x_sel: 113
0C // y_sel: 23
08 // -- CRC low byte
57 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A403
2C // Length: 44
F3 // -- CRC low byte
D3 // -- CRC high byte
00  //  0 x113y23 CPE[0]
00  //  1 x113y23 CPE[1]
00  //  2 x113y23 CPE[2]
00  //  3 x113y23 CPE[3]
00  //  4 x113y23 CPE[4]
00  //  5 x113y23 CPE[5]
00  //  6 x113y23 CPE[6]
00  //  7 x113y23 CPE[7]
00  //  8 x113y23 CPE[8]
00  //  9 x113y23 CPE[9]
00  // 10 x113y24 CPE[0]
00  // 11 x113y24 CPE[1]
00  // 12 x113y24 CPE[2]
00  // 13 x113y24 CPE[3]
00  // 14 x113y24 CPE[4]
00  // 15 x113y24 CPE[5]
00  // 16 x113y24 CPE[6]
00  // 17 x113y24 CPE[7]
00  // 18 x113y24 CPE[8]
00  // 19 x113y24 CPE[9]
00  // 20 x114y23 CPE[0]
00  // 21 x114y23 CPE[1]
00  // 22 x114y23 CPE[2]
00  // 23 x114y23 CPE[3]
00  // 24 x114y23 CPE[4]
00  // 25 x114y23 CPE[5]
00  // 26 x114y23 CPE[6]
00  // 27 x114y23 CPE[7]
00  // 28 x114y23 CPE[8]
00  // 29 x114y23 CPE[9]
00  // 30 x114y24 CPE[0]
00  // 31 x114y24 CPE[1]
00  // 32 x114y24 CPE[2]
00  // 33 x114y24 CPE[3]
00  // 34 x114y24 CPE[4]
00  // 35 x114y24 CPE[5]
00  // 36 x114y24 CPE[6]
00  // 37 x114y24 CPE[7]
00  // 38 x114y24 CPE[8]
00  // 39 x114y24 CPE[9]
00  // 40 x113y23 INMUX plane 2,1
00  // 41 x113y23 INMUX plane 4,3
00  // 42 x113y23 INMUX plane 6,5
09  // 43 x113y23 INMUX plane 8,7
2E // -- CRC low byte
9F // -- CRC high byte


// Config Latches on x123y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A435     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3E // x_sel: 123
0C // y_sel: 23
00 // -- CRC low byte
1A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A43D
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x123y23 CPE[0]
00  //  1 x123y23 CPE[1]
00  //  2 x123y23 CPE[2]
00  //  3 x123y23 CPE[3]
00  //  4 x123y23 CPE[4]
00  //  5 x123y23 CPE[5]
00  //  6 x123y23 CPE[6]
00  //  7 x123y23 CPE[7]
00  //  8 x123y23 CPE[8]
00  //  9 x123y23 CPE[9]
00  // 10 x123y24 CPE[0]
00  // 11 x123y24 CPE[1]
00  // 12 x123y24 CPE[2]
00  // 13 x123y24 CPE[3]
00  // 14 x123y24 CPE[4]
00  // 15 x123y24 CPE[5]
00  // 16 x123y24 CPE[6]
00  // 17 x123y24 CPE[7]
00  // 18 x123y24 CPE[8]
00  // 19 x123y24 CPE[9]
00  // 20 x124y23 CPE[0]
00  // 21 x124y23 CPE[1]
00  // 22 x124y23 CPE[2]
00  // 23 x124y23 CPE[3]
00  // 24 x124y23 CPE[4]
00  // 25 x124y23 CPE[5]
00  // 26 x124y23 CPE[6]
00  // 27 x124y23 CPE[7]
00  // 28 x124y23 CPE[8]
00  // 29 x124y23 CPE[9]
00  // 30 x124y24 CPE[0]
00  // 31 x124y24 CPE[1]
00  // 32 x124y24 CPE[2]
00  // 33 x124y24 CPE[3]
00  // 34 x124y24 CPE[4]
00  // 35 x124y24 CPE[5]
00  // 36 x124y24 CPE[6]
00  // 37 x124y24 CPE[7]
00  // 38 x124y24 CPE[8]
00  // 39 x124y24 CPE[9]
00  // 40 x123y23 INMUX plane 2,1
00  // 41 x123y23 INMUX plane 4,3
00  // 42 x123y23 INMUX plane 6,5
00  // 43 x123y23 INMUX plane 8,7
00  // 44 x123y23 INMUX plane 10,9
00  // 45 x123y23 INMUX plane 12,11
00  // 46 x123y24 INMUX plane 2,1
00  // 47 x123y24 INMUX plane 4,3
00  // 48 x123y24 INMUX plane 6,5
00  // 49 x123y24 INMUX plane 8,7
00  // 50 x123y24 INMUX plane 10,9
00  // 51 x123y24 INMUX plane 12,11
00  // 52 x124y23 INMUX plane 2,1
00  // 53 x124y23 INMUX plane 4,3
00  // 54 x124y23 INMUX plane 6,5
00  // 55 x124y23 INMUX plane 8,7
00  // 56 x124y23 INMUX plane 10,9
00  // 57 x124y23 INMUX plane 12,11
00  // 58 x124y24 INMUX plane 2,1
00  // 59 x124y24 INMUX plane 4,3
00  // 60 x124y24 INMUX plane 6,5
00  // 61 x124y24 INMUX plane 8,7
00  // 62 x124y24 INMUX plane 10,9
00  // 63 x124y24 INMUX plane 12,11
00  // 64 x123y23 SB_BIG plane 1
00  // 65 x123y23 SB_BIG plane 1
00  // 66 x123y23 SB_DRIVE plane 2,1
00  // 67 x123y23 SB_BIG plane 2
00  // 68 x123y23 SB_BIG plane 2
00  // 69 x123y23 SB_BIG plane 3
00  // 70 x123y23 SB_BIG plane 3
80  // 71 x123y23 SB_DRIVE plane 4,3
43 // -- CRC low byte
2B // -- CRC high byte


// Config Latches on x161y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A48B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
0C // y_sel: 23
9D // -- CRC low byte
FC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A493
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y23
00  // 14 right_edge_EN1 at x163y23
00  // 15 right_edge_EN2 at x163y23
00  // 16 right_edge_EN0 at x163y24
00  // 17 right_edge_EN1 at x163y24
00  // 18 right_edge_EN2 at x163y24
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y24 SB_BIG plane 1
12  // 65 x162y24 SB_BIG plane 1
00  // 66 x162y24 SB_DRIVE plane 2,1
48  // 67 x162y24 SB_BIG plane 2
12  // 68 x162y24 SB_BIG plane 2
48  // 69 x162y24 SB_BIG plane 3
12  // 70 x162y24 SB_BIG plane 3
00  // 71 x162y24 SB_DRIVE plane 4,3
48  // 72 x162y24 SB_BIG plane 4
12  // 73 x162y24 SB_BIG plane 4
48  // 74 x162y24 SB_BIG plane 5
12  // 75 x162y24 SB_BIG plane 5
00  // 76 x162y24 SB_DRIVE plane 6,5
48  // 77 x162y24 SB_BIG plane 6
12  // 78 x162y24 SB_BIG plane 6
48  // 79 x162y24 SB_BIG plane 7
12  // 80 x162y24 SB_BIG plane 7
00  // 81 x162y24 SB_DRIVE plane 8,7
48  // 82 x162y24 SB_BIG plane 8
12  // 83 x162y24 SB_BIG plane 8
48  // 84 x162y24 SB_BIG plane 9
12  // 85 x162y24 SB_BIG plane 9
00  // 86 x162y24 SB_DRIVE plane 10,9
48  // 87 x162y24 SB_BIG plane 10
12  // 88 x162y24 SB_BIG plane 10
48  // 89 x162y24 SB_BIG plane 11
12  // 90 x162y24 SB_BIG plane 11
00  // 91 x162y24 SB_DRIVE plane 12,11
48  // 92 x162y24 SB_BIG plane 12
12  // 93 x162y24 SB_BIG plane 12
A8  // 94 x161y23 SB_SML plane 1
82  // 95 x161y23 SB_SML plane 2,1
2A  // 96 x161y23 SB_SML plane 2
A8  // 97 x161y23 SB_SML plane 3
82  // 98 x161y23 SB_SML plane 4,3
2A  // 99 x161y23 SB_SML plane 4
A8  // 100 x161y23 SB_SML plane 5
82  // 101 x161y23 SB_SML plane 6,5
2A  // 102 x161y23 SB_SML plane 6
A8  // 103 x161y23 SB_SML plane 7
82  // 104 x161y23 SB_SML plane 8,7
2A  // 105 x161y23 SB_SML plane 8
A8  // 106 x161y23 SB_SML plane 9
82  // 107 x161y23 SB_SML plane 10,9
2A  // 108 x161y23 SB_SML plane 10
A8  // 109 x161y23 SB_SML plane 11
82  // 110 x161y23 SB_SML plane 12,11
2A  // 111 x161y23 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A509     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
0D // y_sel: 25
3B // -- CRC low byte
27 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A511
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y25
00  // 14 left_edge_EN1 at x-2y25
00  // 15 left_edge_EN2 at x-2y25
00  // 16 left_edge_EN0 at x-2y26
00  // 17 left_edge_EN1 at x-2y26
00  // 18 left_edge_EN2 at x-2y26
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y26 SB_BIG plane 1
12  // 65 x0y26 SB_BIG plane 1
00  // 66 x0y26 SB_DRIVE plane 2,1
48  // 67 x0y26 SB_BIG plane 2
12  // 68 x0y26 SB_BIG plane 2
48  // 69 x0y26 SB_BIG plane 3
12  // 70 x0y26 SB_BIG plane 3
00  // 71 x0y26 SB_DRIVE plane 4,3
48  // 72 x0y26 SB_BIG plane 4
12  // 73 x0y26 SB_BIG plane 4
48  // 74 x0y26 SB_BIG plane 5
12  // 75 x0y26 SB_BIG plane 5
00  // 76 x0y26 SB_DRIVE plane 6,5
48  // 77 x0y26 SB_BIG plane 6
12  // 78 x0y26 SB_BIG plane 6
48  // 79 x0y26 SB_BIG plane 7
12  // 80 x0y26 SB_BIG plane 7
00  // 81 x0y26 SB_DRIVE plane 8,7
48  // 82 x0y26 SB_BIG plane 8
12  // 83 x0y26 SB_BIG plane 8
48  // 84 x0y26 SB_BIG plane 9
12  // 85 x0y26 SB_BIG plane 9
00  // 86 x0y26 SB_DRIVE plane 10,9
48  // 87 x0y26 SB_BIG plane 10
12  // 88 x0y26 SB_BIG plane 10
48  // 89 x0y26 SB_BIG plane 11
12  // 90 x0y26 SB_BIG plane 11
00  // 91 x0y26 SB_DRIVE plane 12,11
48  // 92 x0y26 SB_BIG plane 12
12  // 93 x0y26 SB_BIG plane 12
A8  // 94 x-1y25 SB_SML plane 1
82  // 95 x-1y25 SB_SML plane 2,1
2A  // 96 x-1y25 SB_SML plane 2
A8  // 97 x-1y25 SB_SML plane 3
82  // 98 x-1y25 SB_SML plane 4,3
2A  // 99 x-1y25 SB_SML plane 4
A8  // 100 x-1y25 SB_SML plane 5
82  // 101 x-1y25 SB_SML plane 6,5
2A  // 102 x-1y25 SB_SML plane 6
A8  // 103 x-1y25 SB_SML plane 7
82  // 104 x-1y25 SB_SML plane 8,7
2A  // 105 x-1y25 SB_SML plane 8
A8  // 106 x-1y25 SB_SML plane 9
82  // 107 x-1y25 SB_SML plane 10,9
2A  // 108 x-1y25 SB_SML plane 10
A8  // 109 x-1y25 SB_SML plane 11
82  // 110 x-1y25 SB_SML plane 12,11
2A  // 111 x-1y25 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x87y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A587     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2C // x_sel: 87
0D // y_sel: 25
A8 // -- CRC low byte
AD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A58F
3B // Length: 59
CD // -- CRC low byte
B7 // -- CRC high byte
00  //  0 x87y25 CPE[0]
00  //  1 x87y25 CPE[1]
00  //  2 x87y25 CPE[2]
00  //  3 x87y25 CPE[3]
00  //  4 x87y25 CPE[4]
00  //  5 x87y25 CPE[5]
00  //  6 x87y25 CPE[6]
00  //  7 x87y25 CPE[7]
00  //  8 x87y25 CPE[8]
00  //  9 x87y25 CPE[9]
00  // 10 x87y26 CPE[0]
00  // 11 x87y26 CPE[1]
00  // 12 x87y26 CPE[2]
00  // 13 x87y26 CPE[3]
00  // 14 x87y26 CPE[4]
00  // 15 x87y26 CPE[5]
00  // 16 x87y26 CPE[6]
00  // 17 x87y26 CPE[7]
00  // 18 x87y26 CPE[8]
00  // 19 x87y26 CPE[9]
00  // 20 x88y25 CPE[0]
00  // 21 x88y25 CPE[1]
00  // 22 x88y25 CPE[2]
00  // 23 x88y25 CPE[3]
00  // 24 x88y25 CPE[4]
00  // 25 x88y25 CPE[5]
00  // 26 x88y25 CPE[6]
00  // 27 x88y25 CPE[7]
00  // 28 x88y25 CPE[8]
00  // 29 x88y25 CPE[9]
00  // 30 x88y26 CPE[0]
00  // 31 x88y26 CPE[1]
00  // 32 x88y26 CPE[2]
00  // 33 x88y26 CPE[3]
00  // 34 x88y26 CPE[4]
00  // 35 x88y26 CPE[5]
00  // 36 x88y26 CPE[6]
00  // 37 x88y26 CPE[7]
00  // 38 x88y26 CPE[8]
00  // 39 x88y26 CPE[9]
10  // 40 x87y25 INMUX plane 2,1
00  // 41 x87y25 INMUX plane 4,3
00  // 42 x87y25 INMUX plane 6,5
00  // 43 x87y25 INMUX plane 8,7
00  // 44 x87y25 INMUX plane 10,9
00  // 45 x87y25 INMUX plane 12,11
00  // 46 x87y26 INMUX plane 2,1
00  // 47 x87y26 INMUX plane 4,3
00  // 48 x87y26 INMUX plane 6,5
00  // 49 x87y26 INMUX plane 8,7
00  // 50 x87y26 INMUX plane 10,9
00  // 51 x87y26 INMUX plane 12,11
00  // 52 x88y25 INMUX plane 2,1
00  // 53 x88y25 INMUX plane 4,3
00  // 54 x88y25 INMUX plane 6,5
00  // 55 x88y25 INMUX plane 8,7
00  // 56 x88y25 INMUX plane 10,9
08  // 57 x88y25 INMUX plane 12,11
20  // 58 x88y26 INMUX plane 2,1
39 // -- CRC low byte
1A // -- CRC high byte


// Config Latches on x89y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A5D0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
0D // y_sel: 25
70 // -- CRC low byte
B4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A5D8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x89y25 CPE[0]
00  //  1 x89y25 CPE[1]
00  //  2 x89y25 CPE[2]
00  //  3 x89y25 CPE[3]
00  //  4 x89y25 CPE[4]
00  //  5 x89y25 CPE[5]
00  //  6 x89y25 CPE[6]
00  //  7 x89y25 CPE[7]
00  //  8 x89y25 CPE[8]
00  //  9 x89y25 CPE[9]
00  // 10 x89y26 CPE[0]  _a281  C_AND////    _a540  C_///AND/D
00  // 11 x89y26 CPE[1]
00  // 12 x89y26 CPE[2]
00  // 13 x89y26 CPE[3]
00  // 14 x89y26 CPE[4]
00  // 15 x89y26 CPE[5]
00  // 16 x89y26 CPE[6]
00  // 17 x89y26 CPE[7]
00  // 18 x89y26 CPE[8]
00  // 19 x89y26 CPE[9]
00  // 20 x90y25 CPE[0]  _a407  C_AND/D///    
00  // 21 x90y25 CPE[1]
00  // 22 x90y25 CPE[2]
00  // 23 x90y25 CPE[3]
00  // 24 x90y25 CPE[4]
00  // 25 x90y25 CPE[5]
00  // 26 x90y25 CPE[6]
00  // 27 x90y25 CPE[7]
00  // 28 x90y25 CPE[8]
00  // 29 x90y25 CPE[9]
00  // 30 x90y26 CPE[0]
00  // 31 x90y26 CPE[1]
00  // 32 x90y26 CPE[2]
00  // 33 x90y26 CPE[3]
00  // 34 x90y26 CPE[4]
00  // 35 x90y26 CPE[5]
00  // 36 x90y26 CPE[6]
00  // 37 x90y26 CPE[7]
00  // 38 x90y26 CPE[8]
00  // 39 x90y26 CPE[9]
00  // 40 x89y25 INMUX plane 2,1
00  // 41 x89y25 INMUX plane 4,3
01  // 42 x89y25 INMUX plane 6,5
00  // 43 x89y25 INMUX plane 8,7
00  // 44 x89y25 INMUX plane 10,9
00  // 45 x89y25 INMUX plane 12,11
28  // 46 x89y26 INMUX plane 2,1
02  // 47 x89y26 INMUX plane 4,3
0D  // 48 x89y26 INMUX plane 6,5
06  // 49 x89y26 INMUX plane 8,7
31  // 50 x89y26 INMUX plane 10,9
20  // 51 x89y26 INMUX plane 12,11
00  // 52 x90y25 INMUX plane 2,1
03  // 53 x90y25 INMUX plane 4,3
0A  // 54 x90y25 INMUX plane 6,5
78  // 55 x90y25 INMUX plane 8,7
01  // 56 x90y25 INMUX plane 10,9
2C  // 57 x90y25 INMUX plane 12,11
00  // 58 x90y26 INMUX plane 2,1
00  // 59 x90y26 INMUX plane 4,3
04  // 60 x90y26 INMUX plane 6,5
40  // 61 x90y26 INMUX plane 8,7
08  // 62 x90y26 INMUX plane 10,9
00  // 63 x90y26 INMUX plane 12,11
00  // 64 x89y25 SB_BIG plane 1
00  // 65 x89y25 SB_BIG plane 1
00  // 66 x89y25 SB_DRIVE plane 2,1
48  // 67 x89y25 SB_BIG plane 2
16  // 68 x89y25 SB_BIG plane 2
48  // 69 x89y25 SB_BIG plane 3
12  // 70 x89y25 SB_BIG plane 3
00  // 71 x89y25 SB_DRIVE plane 4,3
00  // 72 x89y25 SB_BIG plane 4
00  // 73 x89y25 SB_BIG plane 4
89  // 74 x89y25 SB_BIG plane 5
00  // 75 x89y25 SB_BIG plane 5
00  // 76 x89y25 SB_DRIVE plane 6,5
88  // 77 x89y25 SB_BIG plane 6
12  // 78 x89y25 SB_BIG plane 6
48  // 79 x89y25 SB_BIG plane 7
12  // 80 x89y25 SB_BIG plane 7
00  // 81 x89y25 SB_DRIVE plane 8,7
00  // 82 x89y25 SB_BIG plane 8
00  // 83 x89y25 SB_BIG plane 8
40  // 84 x89y25 SB_BIG plane 9
01  // 85 x89y25 SB_BIG plane 9
00  // 86 x89y25 SB_DRIVE plane 10,9
00  // 87 x89y25 SB_BIG plane 10
00  // 88 x89y25 SB_BIG plane 10
C0  // 89 x89y25 SB_BIG plane 11
00  // 90 x89y25 SB_BIG plane 11
00  // 91 x89y25 SB_DRIVE plane 12,11
00  // 92 x89y25 SB_BIG plane 12
00  // 93 x89y25 SB_BIG plane 12
00  // 94 x90y26 SB_SML plane 1
80  // 95 x90y26 SB_SML plane 2,1
2A  // 96 x90y26 SB_SML plane 2
28  // 97 x90y26 SB_SML plane 3
00  // 98 x90y26 SB_SML plane 4,3
06  // 99 x90y26 SB_SML plane 4
40  // 100 x90y26 SB_SML plane 5
80  // 101 x90y26 SB_SML plane 6,5
2A  // 102 x90y26 SB_SML plane 6
A8  // 103 x90y26 SB_SML plane 7
02  // 104 x90y26 SB_SML plane 8,7
00  // 105 x90y26 SB_SML plane 8
60  // 106 x90y26 SB_SML plane 9
00  // 107 x90y26 SB_SML plane 10,9
00  // 108 x90y26 SB_SML plane 10
40  // 109 x90y26 SB_SML plane 11
20  // 110 x90y26 SB_SML plane 12,11
3C  // 111 x90y26 SB_SML plane 12
CA // -- CRC low byte
85 // -- CRC high byte


// Config Latches on x91y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A64E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
0D // y_sel: 25
18 // -- CRC low byte
9E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A656
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x91y25 CPE[0]
00  //  1 x91y25 CPE[1]
00  //  2 x91y25 CPE[2]
00  //  3 x91y25 CPE[3]
00  //  4 x91y25 CPE[4]
00  //  5 x91y25 CPE[5]
00  //  6 x91y25 CPE[6]
00  //  7 x91y25 CPE[7]
00  //  8 x91y25 CPE[8]
00  //  9 x91y25 CPE[9]
00  // 10 x91y26 CPE[0]
00  // 11 x91y26 CPE[1]
00  // 12 x91y26 CPE[2]
00  // 13 x91y26 CPE[3]
00  // 14 x91y26 CPE[4]
00  // 15 x91y26 CPE[5]
00  // 16 x91y26 CPE[6]
00  // 17 x91y26 CPE[7]
00  // 18 x91y26 CPE[8]
00  // 19 x91y26 CPE[9]
00  // 20 x92y25 CPE[0]  net1 = net2: _a318  C_ADDF2/D//ADDF2/
00  // 21 x92y25 CPE[1]
00  // 22 x92y25 CPE[2]
00  // 23 x92y25 CPE[3]
00  // 24 x92y25 CPE[4]
00  // 25 x92y25 CPE[5]
00  // 26 x92y25 CPE[6]
00  // 27 x92y25 CPE[7]
00  // 28 x92y25 CPE[8]
00  // 29 x92y25 CPE[9]
00  // 30 x92y26 CPE[0]  _a320  C_ADDF/D///    
00  // 31 x92y26 CPE[1]
00  // 32 x92y26 CPE[2]
00  // 33 x92y26 CPE[3]
00  // 34 x92y26 CPE[4]
00  // 35 x92y26 CPE[5]
00  // 36 x92y26 CPE[6]
00  // 37 x92y26 CPE[7]
00  // 38 x92y26 CPE[8]
00  // 39 x92y26 CPE[9]
18  // 40 x91y25 INMUX plane 2,1
00  // 41 x91y25 INMUX plane 4,3
00  // 42 x91y25 INMUX plane 6,5
00  // 43 x91y25 INMUX plane 8,7
00  // 44 x91y25 INMUX plane 10,9
00  // 45 x91y25 INMUX plane 12,11
00  // 46 x91y26 INMUX plane 2,1
00  // 47 x91y26 INMUX plane 4,3
00  // 48 x91y26 INMUX plane 6,5
00  // 49 x91y26 INMUX plane 8,7
03  // 50 x91y26 INMUX plane 10,9
08  // 51 x91y26 INMUX plane 12,11
00  // 52 x92y25 INMUX plane 2,1
20  // 53 x92y25 INMUX plane 4,3
00  // 54 x92y25 INMUX plane 6,5
00  // 55 x92y25 INMUX plane 8,7
01  // 56 x92y25 INMUX plane 10,9
04  // 57 x92y25 INMUX plane 12,11
00  // 58 x92y26 INMUX plane 2,1
38  // 59 x92y26 INMUX plane 4,3
00  // 60 x92y26 INMUX plane 6,5
00  // 61 x92y26 INMUX plane 8,7
01  // 62 x92y26 INMUX plane 10,9
E9  // 63 x92y26 INMUX plane 12,11
00  // 64 x92y26 SB_BIG plane 1
00  // 65 x92y26 SB_BIG plane 1
00  // 66 x92y26 SB_DRIVE plane 2,1
00  // 67 x92y26 SB_BIG plane 2
00  // 68 x92y26 SB_BIG plane 2
48  // 69 x92y26 SB_BIG plane 3
12  // 70 x92y26 SB_BIG plane 3
00  // 71 x92y26 SB_DRIVE plane 4,3
52  // 72 x92y26 SB_BIG plane 4
26  // 73 x92y26 SB_BIG plane 4
00  // 74 x92y26 SB_BIG plane 5
00  // 75 x92y26 SB_BIG plane 5
00  // 76 x92y26 SB_DRIVE plane 6,5
00  // 77 x92y26 SB_BIG plane 6
00  // 78 x92y26 SB_BIG plane 6
48  // 79 x92y26 SB_BIG plane 7
12  // 80 x92y26 SB_BIG plane 7
00  // 81 x92y26 SB_DRIVE plane 8,7
48  // 82 x92y26 SB_BIG plane 8
12  // 83 x92y26 SB_BIG plane 8
00  // 84 x92y26 SB_BIG plane 9
00  // 85 x92y26 SB_BIG plane 9
00  // 86 x92y26 SB_DRIVE plane 10,9
00  // 87 x92y26 SB_BIG plane 10
00  // 88 x92y26 SB_BIG plane 10
00  // 89 x92y26 SB_BIG plane 11
00  // 90 x92y26 SB_BIG plane 11
00  // 91 x92y26 SB_DRIVE plane 12,11
00  // 92 x92y26 SB_BIG plane 12
00  // 93 x92y26 SB_BIG plane 12
00  // 94 x91y25 SB_SML plane 1
00  // 95 x91y25 SB_SML plane 2,1
60  // 96 x91y25 SB_SML plane 2
A8  // 97 x91y25 SB_SML plane 3
80  // 98 x91y25 SB_SML plane 4,3
28  // 99 x91y25 SB_SML plane 4
00  // 100 x91y25 SB_SML plane 5
00  // 101 x91y25 SB_SML plane 6,5
00  // 102 x91y25 SB_SML plane 6
82  // 103 x91y25 SB_SML plane 7
82  // 104 x91y25 SB_SML plane 8,7
2A  // 105 x91y25 SB_SML plane 8
00  // 106 x91y25 SB_SML plane 9
00  // 107 x91y25 SB_SML plane 10,9
00  // 108 x91y25 SB_SML plane 10
00  // 109 x91y25 SB_SML plane 11
00  // 110 x91y25 SB_SML plane 12,11
04  // 111 x91y25 SB_SML plane 12
8B // -- CRC low byte
E0 // -- CRC high byte


// Config Latches on x93y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A6CC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
0D // y_sel: 25
C0 // -- CRC low byte
87 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A6D4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x93y25 CPE[0]  _a98  C_MX2a/D///    
00  //  1 x93y25 CPE[1]
00  //  2 x93y25 CPE[2]
00  //  3 x93y25 CPE[3]
00  //  4 x93y25 CPE[4]
00  //  5 x93y25 CPE[5]
00  //  6 x93y25 CPE[6]
00  //  7 x93y25 CPE[7]
00  //  8 x93y25 CPE[8]
00  //  9 x93y25 CPE[9]
00  // 10 x93y26 CPE[0]  _a548  C_AND/D///    _a847  C_////Bridge
00  // 11 x93y26 CPE[1]
00  // 12 x93y26 CPE[2]
00  // 13 x93y26 CPE[3]
00  // 14 x93y26 CPE[4]
00  // 15 x93y26 CPE[5]
00  // 16 x93y26 CPE[6]
00  // 17 x93y26 CPE[7]
00  // 18 x93y26 CPE[8]
00  // 19 x93y26 CPE[9]
00  // 20 x94y25 CPE[0]
00  // 21 x94y25 CPE[1]
00  // 22 x94y25 CPE[2]
00  // 23 x94y25 CPE[3]
00  // 24 x94y25 CPE[4]
00  // 25 x94y25 CPE[5]
00  // 26 x94y25 CPE[6]
00  // 27 x94y25 CPE[7]
00  // 28 x94y25 CPE[8]
00  // 29 x94y25 CPE[9]
00  // 30 x94y26 CPE[0]  _a224  C_///AND/
00  // 31 x94y26 CPE[1]
00  // 32 x94y26 CPE[2]
00  // 33 x94y26 CPE[3]
00  // 34 x94y26 CPE[4]
00  // 35 x94y26 CPE[5]
00  // 36 x94y26 CPE[6]
00  // 37 x94y26 CPE[7]
00  // 38 x94y26 CPE[8]
00  // 39 x94y26 CPE[9]
19  // 40 x93y25 INMUX plane 2,1
11  // 41 x93y25 INMUX plane 4,3
2D  // 42 x93y25 INMUX plane 6,5
01  // 43 x93y25 INMUX plane 8,7
31  // 44 x93y25 INMUX plane 10,9
2C  // 45 x93y25 INMUX plane 12,11
08  // 46 x93y26 INMUX plane 2,1
20  // 47 x93y26 INMUX plane 4,3
28  // 48 x93y26 INMUX plane 6,5
30  // 49 x93y26 INMUX plane 8,7
29  // 50 x93y26 INMUX plane 10,9
04  // 51 x93y26 INMUX plane 12,11
02  // 52 x94y25 INMUX plane 2,1
00  // 53 x94y25 INMUX plane 4,3
08  // 54 x94y25 INMUX plane 6,5
D0  // 55 x94y25 INMUX plane 8,7
11  // 56 x94y25 INMUX plane 10,9
E4  // 57 x94y25 INMUX plane 12,11
00  // 58 x94y26 INMUX plane 2,1
24  // 59 x94y26 INMUX plane 4,3
1D  // 60 x94y26 INMUX plane 6,5
80  // 61 x94y26 INMUX plane 8,7
00  // 62 x94y26 INMUX plane 10,9
AC  // 63 x94y26 INMUX plane 12,11
48  // 64 x93y25 SB_BIG plane 1
12  // 65 x93y25 SB_BIG plane 1
00  // 66 x93y25 SB_DRIVE plane 2,1
08  // 67 x93y25 SB_BIG plane 2
00  // 68 x93y25 SB_BIG plane 2
00  // 69 x93y25 SB_BIG plane 3
00  // 70 x93y25 SB_BIG plane 3
00  // 71 x93y25 SB_DRIVE plane 4,3
48  // 72 x93y25 SB_BIG plane 4
12  // 73 x93y25 SB_BIG plane 4
48  // 74 x93y25 SB_BIG plane 5
12  // 75 x93y25 SB_BIG plane 5
00  // 76 x93y25 SB_DRIVE plane 6,5
08  // 77 x93y25 SB_BIG plane 6
12  // 78 x93y25 SB_BIG plane 6
00  // 79 x93y25 SB_BIG plane 7
00  // 80 x93y25 SB_BIG plane 7
00  // 81 x93y25 SB_DRIVE plane 8,7
48  // 82 x93y25 SB_BIG plane 8
12  // 83 x93y25 SB_BIG plane 8
49  // 84 x93y25 SB_BIG plane 9
01  // 85 x93y25 SB_BIG plane 9
00  // 86 x93y25 SB_DRIVE plane 10,9
01  // 87 x93y25 SB_BIG plane 10
30  // 88 x93y25 SB_BIG plane 10
00  // 89 x93y25 SB_BIG plane 11
00  // 90 x93y25 SB_BIG plane 11
00  // 91 x93y25 SB_DRIVE plane 12,11
02  // 92 x93y25 SB_BIG plane 12
14  // 93 x93y25 SB_BIG plane 12
A8  // 94 x94y26 SB_SML plane 1
80  // 95 x94y26 SB_SML plane 2,1
2A  // 96 x94y26 SB_SML plane 2
00  // 97 x94y26 SB_SML plane 3
C0  // 98 x94y26 SB_SML plane 4,3
5C  // 99 x94y26 SB_SML plane 4
E8  // 100 x94y26 SB_SML plane 5
82  // 101 x94y26 SB_SML plane 6,5
2A  // 102 x94y26 SB_SML plane 6
00  // 103 x94y26 SB_SML plane 7
80  // 104 x94y26 SB_SML plane 8,7
2A  // 105 x94y26 SB_SML plane 8
0E  // 106 x94y26 SB_SML plane 9
00  // 107 x94y26 SB_SML plane 10,9
04  // 108 x94y26 SB_SML plane 10
00  // 109 x94y26 SB_SML plane 11
00  // 110 x94y26 SB_SML plane 12,11
10  // 111 x94y26 SB_SML plane 12
F2 // -- CRC low byte
DB // -- CRC high byte


// Config Latches on x95y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A74A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
0D // y_sel: 25
99 // -- CRC low byte
91 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A752
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x95y25 CPE[0]  _a105  C_MX2b/D///    
00  //  1 x95y25 CPE[1]
00  //  2 x95y25 CPE[2]
00  //  3 x95y25 CPE[3]
00  //  4 x95y25 CPE[4]
00  //  5 x95y25 CPE[5]
00  //  6 x95y25 CPE[6]
00  //  7 x95y25 CPE[7]
00  //  8 x95y25 CPE[8]
00  //  9 x95y25 CPE[9]
00  // 10 x95y26 CPE[0]  _a295  C_OR/D///    
00  // 11 x95y26 CPE[1]
00  // 12 x95y26 CPE[2]
00  // 13 x95y26 CPE[3]
00  // 14 x95y26 CPE[4]
00  // 15 x95y26 CPE[5]
00  // 16 x95y26 CPE[6]
00  // 17 x95y26 CPE[7]
00  // 18 x95y26 CPE[8]
00  // 19 x95y26 CPE[9]
00  // 20 x96y25 CPE[0]  _a218  C_AND////    
00  // 21 x96y25 CPE[1]
00  // 22 x96y25 CPE[2]
00  // 23 x96y25 CPE[3]
00  // 24 x96y25 CPE[4]
00  // 25 x96y25 CPE[5]
00  // 26 x96y25 CPE[6]
00  // 27 x96y25 CPE[7]
00  // 28 x96y25 CPE[8]
00  // 29 x96y25 CPE[9]
00  // 30 x96y26 CPE[0]  net1 = net2: _a550  C_AND/D//AND/D
00  // 31 x96y26 CPE[1]
00  // 32 x96y26 CPE[2]
00  // 33 x96y26 CPE[3]
00  // 34 x96y26 CPE[4]
00  // 35 x96y26 CPE[5]
00  // 36 x96y26 CPE[6]
00  // 37 x96y26 CPE[7]
00  // 38 x96y26 CPE[8]
00  // 39 x96y26 CPE[9]
1D  // 40 x95y25 INMUX plane 2,1
2B  // 41 x95y25 INMUX plane 4,3
0C  // 42 x95y25 INMUX plane 6,5
03  // 43 x95y25 INMUX plane 8,7
00  // 44 x95y25 INMUX plane 10,9
05  // 45 x95y25 INMUX plane 12,11
04  // 46 x95y26 INMUX plane 2,1
1D  // 47 x95y26 INMUX plane 4,3
25  // 48 x95y26 INMUX plane 6,5
28  // 49 x95y26 INMUX plane 8,7
30  // 50 x95y26 INMUX plane 10,9
24  // 51 x95y26 INMUX plane 12,11
01  // 52 x96y25 INMUX plane 2,1
04  // 53 x96y25 INMUX plane 4,3
05  // 54 x96y25 INMUX plane 6,5
6E  // 55 x96y25 INMUX plane 8,7
00  // 56 x96y25 INMUX plane 10,9
D1  // 57 x96y25 INMUX plane 12,11
25  // 58 x96y26 INMUX plane 2,1
04  // 59 x96y26 INMUX plane 4,3
18  // 60 x96y26 INMUX plane 6,5
00  // 61 x96y26 INMUX plane 8,7
18  // 62 x96y26 INMUX plane 10,9
A1  // 63 x96y26 INMUX plane 12,11
48  // 64 x96y26 SB_BIG plane 1
12  // 65 x96y26 SB_BIG plane 1
00  // 66 x96y26 SB_DRIVE plane 2,1
48  // 67 x96y26 SB_BIG plane 2
12  // 68 x96y26 SB_BIG plane 2
88  // 69 x96y26 SB_BIG plane 3
12  // 70 x96y26 SB_BIG plane 3
00  // 71 x96y26 SB_DRIVE plane 4,3
1A  // 72 x96y26 SB_BIG plane 4
20  // 73 x96y26 SB_BIG plane 4
48  // 74 x96y26 SB_BIG plane 5
12  // 75 x96y26 SB_BIG plane 5
80  // 76 x96y26 SB_DRIVE plane 6,5
41  // 77 x96y26 SB_BIG plane 6
02  // 78 x96y26 SB_BIG plane 6
48  // 79 x96y26 SB_BIG plane 7
12  // 80 x96y26 SB_BIG plane 7
00  // 81 x96y26 SB_DRIVE plane 8,7
08  // 82 x96y26 SB_BIG plane 8
03  // 83 x96y26 SB_BIG plane 8
59  // 84 x96y26 SB_BIG plane 9
25  // 85 x96y26 SB_BIG plane 9
00  // 86 x96y26 SB_DRIVE plane 10,9
89  // 87 x96y26 SB_BIG plane 10
48  // 88 x96y26 SB_BIG plane 10
48  // 89 x96y26 SB_BIG plane 11
12  // 90 x96y26 SB_BIG plane 11
00  // 91 x96y26 SB_DRIVE plane 12,11
91  // 92 x96y26 SB_BIG plane 12
20  // 93 x96y26 SB_BIG plane 12
69  // 94 x95y25 SB_SML plane 1
81  // 95 x95y25 SB_SML plane 2,1
2A  // 96 x95y25 SB_SML plane 2
A8  // 97 x95y25 SB_SML plane 3
42  // 98 x95y25 SB_SML plane 4,3
31  // 99 x95y25 SB_SML plane 4
88  // 100 x95y25 SB_SML plane 5
82  // 101 x95y25 SB_SML plane 6,5
2E  // 102 x95y25 SB_SML plane 6
A8  // 103 x95y25 SB_SML plane 7
12  // 104 x95y25 SB_SML plane 8,7
4F  // 105 x95y25 SB_SML plane 8
A8  // 106 x95y25 SB_SML plane 9
12  // 107 x95y25 SB_SML plane 10,9
0B  // 108 x95y25 SB_SML plane 10
A8  // 109 x95y25 SB_SML plane 11
02  // 110 x95y25 SB_SML plane 12,11
43  // 111 x95y25 SB_SML plane 12
43 // -- CRC low byte
53 // -- CRC high byte


// Config Latches on x97y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A7C8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
0D // y_sel: 25
41 // -- CRC low byte
88 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A7D0
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x97y25 CPE[0]  _a138  C_MX4a////    
00  //  1 x97y25 CPE[1]
00  //  2 x97y25 CPE[2]
00  //  3 x97y25 CPE[3]
00  //  4 x97y25 CPE[4]
00  //  5 x97y25 CPE[5]
00  //  6 x97y25 CPE[6]
00  //  7 x97y25 CPE[7]
00  //  8 x97y25 CPE[8]
00  //  9 x97y25 CPE[9]
00  // 10 x97y26 CPE[0]
00  // 11 x97y26 CPE[1]
00  // 12 x97y26 CPE[2]
00  // 13 x97y26 CPE[3]
00  // 14 x97y26 CPE[4]
00  // 15 x97y26 CPE[5]
00  // 16 x97y26 CPE[6]
00  // 17 x97y26 CPE[7]
00  // 18 x97y26 CPE[8]
00  // 19 x97y26 CPE[9]
00  // 20 x98y25 CPE[0]
00  // 21 x98y25 CPE[1]
00  // 22 x98y25 CPE[2]
00  // 23 x98y25 CPE[3]
00  // 24 x98y25 CPE[4]
00  // 25 x98y25 CPE[5]
00  // 26 x98y25 CPE[6]
00  // 27 x98y25 CPE[7]
00  // 28 x98y25 CPE[8]
00  // 29 x98y25 CPE[9]
00  // 30 x98y26 CPE[0]  _a6  C_ORAND////    
00  // 31 x98y26 CPE[1]
00  // 32 x98y26 CPE[2]
00  // 33 x98y26 CPE[3]
00  // 34 x98y26 CPE[4]
00  // 35 x98y26 CPE[5]
00  // 36 x98y26 CPE[6]
00  // 37 x98y26 CPE[7]
00  // 38 x98y26 CPE[8]
00  // 39 x98y26 CPE[9]
10  // 40 x97y25 INMUX plane 2,1
20  // 41 x97y25 INMUX plane 4,3
04  // 42 x97y25 INMUX plane 6,5
02  // 43 x97y25 INMUX plane 8,7
08  // 44 x97y25 INMUX plane 10,9
11  // 45 x97y25 INMUX plane 12,11
12  // 46 x97y26 INMUX plane 2,1
00  // 47 x97y26 INMUX plane 4,3
0B  // 48 x97y26 INMUX plane 6,5
08  // 49 x97y26 INMUX plane 8,7
20  // 50 x97y26 INMUX plane 10,9
04  // 51 x97y26 INMUX plane 12,11
00  // 52 x98y25 INMUX plane 2,1
08  // 53 x98y25 INMUX plane 4,3
08  // 54 x98y25 INMUX plane 6,5
48  // 55 x98y25 INMUX plane 8,7
01  // 56 x98y25 INMUX plane 10,9
40  // 57 x98y25 INMUX plane 12,11
04  // 58 x98y26 INMUX plane 2,1
20  // 59 x98y26 INMUX plane 4,3
1D  // 60 x98y26 INMUX plane 6,5
40  // 61 x98y26 INMUX plane 8,7
10  // 62 x98y26 INMUX plane 10,9
44  // 63 x98y26 INMUX plane 12,11
9C  // 64 x97y25 SB_BIG plane 1
22  // 65 x97y25 SB_BIG plane 1
00  // 66 x97y25 SB_DRIVE plane 2,1
02  // 67 x97y25 SB_BIG plane 2
14  // 68 x97y25 SB_BIG plane 2
00  // 69 x97y25 SB_BIG plane 3
00  // 70 x97y25 SB_BIG plane 3
00  // 71 x97y25 SB_DRIVE plane 4,3
49  // 72 x97y25 SB_BIG plane 4
01  // 73 x97y25 SB_BIG plane 4
48  // 74 x97y25 SB_BIG plane 5
12  // 75 x97y25 SB_BIG plane 5
00  // 76 x97y25 SB_DRIVE plane 6,5
0C  // 77 x97y25 SB_BIG plane 6
00  // 78 x97y25 SB_BIG plane 6
00  // 79 x97y25 SB_BIG plane 7
00  // 80 x97y25 SB_BIG plane 7
00  // 81 x97y25 SB_DRIVE plane 8,7
08  // 82 x97y25 SB_BIG plane 8
13  // 83 x97y25 SB_BIG plane 8
09  // 84 x97y25 SB_BIG plane 9
01  // 85 x97y25 SB_BIG plane 9
00  // 86 x97y25 SB_DRIVE plane 10,9
42  // 87 x97y25 SB_BIG plane 10
04  // 88 x97y25 SB_BIG plane 10
00  // 89 x97y25 SB_BIG plane 11
00  // 90 x97y25 SB_BIG plane 11
00  // 91 x97y25 SB_DRIVE plane 12,11
00  // 92 x97y25 SB_BIG plane 12
00  // 93 x97y25 SB_BIG plane 12
53  // 94 x98y26 SB_SML plane 1
01  // 95 x98y26 SB_SML plane 2,1
18  // 96 x98y26 SB_SML plane 2
00  // 97 x98y26 SB_SML plane 3
80  // 98 x98y26 SB_SML plane 4,3
2A  // 99 x98y26 SB_SML plane 4
A8  // 100 x98y26 SB_SML plane 5
22  // 101 x98y26 SB_SML plane 6,5
11  // 102 x98y26 SB_SML plane 6
00  // 103 x98y26 SB_SML plane 7
10  // 104 x98y26 SB_SML plane 8,7
70  // 105 x98y26 SB_SML plane 8
00  // 106 x98y26 SB_SML plane 9
20  // 107 x98y26 SB_SML plane 10,9
31  // 108 x98y26 SB_SML plane 10
37 // -- CRC low byte
AD // -- CRC high byte


// Config Latches on x99y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A843     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
0D // y_sel: 25
29 // -- CRC low byte
A2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A84B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x99y25 CPE[0]  _a79  C_AND/D///    _a269  C_///AND/
00  //  1 x99y25 CPE[1]
00  //  2 x99y25 CPE[2]
00  //  3 x99y25 CPE[3]
00  //  4 x99y25 CPE[4]
00  //  5 x99y25 CPE[5]
00  //  6 x99y25 CPE[6]
00  //  7 x99y25 CPE[7]
00  //  8 x99y25 CPE[8]
00  //  9 x99y25 CPE[9]
00  // 10 x99y26 CPE[0]  _a671  C_XOR////    
00  // 11 x99y26 CPE[1]
00  // 12 x99y26 CPE[2]
00  // 13 x99y26 CPE[3]
00  // 14 x99y26 CPE[4]
00  // 15 x99y26 CPE[5]
00  // 16 x99y26 CPE[6]
00  // 17 x99y26 CPE[7]
00  // 18 x99y26 CPE[8]
00  // 19 x99y26 CPE[9]
00  // 20 x100y25 CPE[0]  _a139  C_OR////    
00  // 21 x100y25 CPE[1]
00  // 22 x100y25 CPE[2]
00  // 23 x100y25 CPE[3]
00  // 24 x100y25 CPE[4]
00  // 25 x100y25 CPE[5]
00  // 26 x100y25 CPE[6]
00  // 27 x100y25 CPE[7]
00  // 28 x100y25 CPE[8]
00  // 29 x100y25 CPE[9]
00  // 30 x100y26 CPE[0]  _a598  C_AND/D///    _a5  C_///AND/
00  // 31 x100y26 CPE[1]
00  // 32 x100y26 CPE[2]
00  // 33 x100y26 CPE[3]
00  // 34 x100y26 CPE[4]
00  // 35 x100y26 CPE[5]
00  // 36 x100y26 CPE[6]
00  // 37 x100y26 CPE[7]
00  // 38 x100y26 CPE[8]
00  // 39 x100y26 CPE[9]
03  // 40 x99y25 INMUX plane 2,1
3A  // 41 x99y25 INMUX plane 4,3
08  // 42 x99y25 INMUX plane 6,5
1B  // 43 x99y25 INMUX plane 8,7
10  // 44 x99y25 INMUX plane 10,9
2C  // 45 x99y25 INMUX plane 12,11
00  // 46 x99y26 INMUX plane 2,1
00  // 47 x99y26 INMUX plane 4,3
00  // 48 x99y26 INMUX plane 6,5
20  // 49 x99y26 INMUX plane 8,7
08  // 50 x99y26 INMUX plane 10,9
00  // 51 x99y26 INMUX plane 12,11
24  // 52 x100y25 INMUX plane 2,1
09  // 53 x100y25 INMUX plane 4,3
76  // 54 x100y25 INMUX plane 6,5
C6  // 55 x100y25 INMUX plane 8,7
40  // 56 x100y25 INMUX plane 10,9
C4  // 57 x100y25 INMUX plane 12,11
34  // 58 x100y26 INMUX plane 2,1
35  // 59 x100y26 INMUX plane 4,3
68  // 60 x100y26 INMUX plane 6,5
86  // 61 x100y26 INMUX plane 8,7
41  // 62 x100y26 INMUX plane 10,9
2C  // 63 x100y26 INMUX plane 12,11
C8  // 64 x100y26 SB_BIG plane 1
10  // 65 x100y26 SB_BIG plane 1
00  // 66 x100y26 SB_DRIVE plane 2,1
48  // 67 x100y26 SB_BIG plane 2
12  // 68 x100y26 SB_BIG plane 2
C8  // 69 x100y26 SB_BIG plane 3
12  // 70 x100y26 SB_BIG plane 3
00  // 71 x100y26 SB_DRIVE plane 4,3
48  // 72 x100y26 SB_BIG plane 4
12  // 73 x100y26 SB_BIG plane 4
08  // 74 x100y26 SB_BIG plane 5
12  // 75 x100y26 SB_BIG plane 5
00  // 76 x100y26 SB_DRIVE plane 6,5
58  // 77 x100y26 SB_BIG plane 6
10  // 78 x100y26 SB_BIG plane 6
48  // 79 x100y26 SB_BIG plane 7
12  // 80 x100y26 SB_BIG plane 7
00  // 81 x100y26 SB_DRIVE plane 8,7
48  // 82 x100y26 SB_BIG plane 8
02  // 83 x100y26 SB_BIG plane 8
08  // 84 x100y26 SB_BIG plane 9
13  // 85 x100y26 SB_BIG plane 9
00  // 86 x100y26 SB_DRIVE plane 10,9
08  // 87 x100y26 SB_BIG plane 10
10  // 88 x100y26 SB_BIG plane 10
48  // 89 x100y26 SB_BIG plane 11
12  // 90 x100y26 SB_BIG plane 11
00  // 91 x100y26 SB_DRIVE plane 12,11
48  // 92 x100y26 SB_BIG plane 12
12  // 93 x100y26 SB_BIG plane 12
A8  // 94 x99y25 SB_SML plane 1
82  // 95 x99y25 SB_SML plane 2,1
22  // 96 x99y25 SB_SML plane 2
A8  // 97 x99y25 SB_SML plane 3
22  // 98 x99y25 SB_SML plane 4,3
35  // 99 x99y25 SB_SML plane 4
A8  // 100 x99y25 SB_SML plane 5
82  // 101 x99y25 SB_SML plane 6,5
2A  // 102 x99y25 SB_SML plane 6
28  // 103 x99y25 SB_SML plane 7
82  // 104 x99y25 SB_SML plane 8,7
2C  // 105 x99y25 SB_SML plane 8
A8  // 106 x99y25 SB_SML plane 9
82  // 107 x99y25 SB_SML plane 10,9
22  // 108 x99y25 SB_SML plane 10
A8  // 109 x99y25 SB_SML plane 11
A2  // 110 x99y25 SB_SML plane 12,11
29  // 111 x99y25 SB_SML plane 12
B3 // -- CRC low byte
13 // -- CRC high byte


// Config Latches on x101y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A8C1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
0D // y_sel: 25
F1 // -- CRC low byte
BB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A8C9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x101y25 CPE[0]  _a231  C_///AND/
00  //  1 x101y25 CPE[1]
00  //  2 x101y25 CPE[2]
00  //  3 x101y25 CPE[3]
00  //  4 x101y25 CPE[4]
00  //  5 x101y25 CPE[5]
00  //  6 x101y25 CPE[6]
00  //  7 x101y25 CPE[7]
00  //  8 x101y25 CPE[8]
00  //  9 x101y25 CPE[9]
00  // 10 x101y26 CPE[0]  _a755  C_AND////    _a38  C_///AND/D
00  // 11 x101y26 CPE[1]
00  // 12 x101y26 CPE[2]
00  // 13 x101y26 CPE[3]
00  // 14 x101y26 CPE[4]
00  // 15 x101y26 CPE[5]
00  // 16 x101y26 CPE[6]
00  // 17 x101y26 CPE[7]
00  // 18 x101y26 CPE[8]
00  // 19 x101y26 CPE[9]
00  // 20 x102y25 CPE[0]  _a795  C_////Bridge
00  // 21 x102y25 CPE[1]
00  // 22 x102y25 CPE[2]
00  // 23 x102y25 CPE[3]
00  // 24 x102y25 CPE[4]
00  // 25 x102y25 CPE[5]
00  // 26 x102y25 CPE[6]
00  // 27 x102y25 CPE[7]
00  // 28 x102y25 CPE[8]
00  // 29 x102y25 CPE[9]
00  // 30 x102y26 CPE[0]  _a155  C_AND////    
00  // 31 x102y26 CPE[1]
00  // 32 x102y26 CPE[2]
00  // 33 x102y26 CPE[3]
00  // 34 x102y26 CPE[4]
00  // 35 x102y26 CPE[5]
00  // 36 x102y26 CPE[6]
00  // 37 x102y26 CPE[7]
00  // 38 x102y26 CPE[8]
00  // 39 x102y26 CPE[9]
0A  // 40 x101y25 INMUX plane 2,1
07  // 41 x101y25 INMUX plane 4,3
00  // 42 x101y25 INMUX plane 6,5
04  // 43 x101y25 INMUX plane 8,7
00  // 44 x101y25 INMUX plane 10,9
0C  // 45 x101y25 INMUX plane 12,11
08  // 46 x101y26 INMUX plane 2,1
19  // 47 x101y26 INMUX plane 4,3
28  // 48 x101y26 INMUX plane 6,5
04  // 49 x101y26 INMUX plane 8,7
31  // 50 x101y26 INMUX plane 10,9
2C  // 51 x101y26 INMUX plane 12,11
19  // 52 x102y25 INMUX plane 2,1
00  // 53 x102y25 INMUX plane 4,3
C0  // 54 x102y25 INMUX plane 6,5
00  // 55 x102y25 INMUX plane 8,7
E1  // 56 x102y25 INMUX plane 10,9
04  // 57 x102y25 INMUX plane 12,11
00  // 58 x102y26 INMUX plane 2,1
21  // 59 x102y26 INMUX plane 4,3
C8  // 60 x102y26 INMUX plane 6,5
34  // 61 x102y26 INMUX plane 8,7
C0  // 62 x102y26 INMUX plane 10,9
00  // 63 x102y26 INMUX plane 12,11
41  // 64 x101y25 SB_BIG plane 1
12  // 65 x101y25 SB_BIG plane 1
01  // 66 x101y25 SB_DRIVE plane 2,1
C8  // 67 x101y25 SB_BIG plane 2
12  // 68 x101y25 SB_BIG plane 2
14  // 69 x101y25 SB_BIG plane 3
42  // 70 x101y25 SB_BIG plane 3
00  // 71 x101y25 SB_DRIVE plane 4,3
22  // 72 x101y25 SB_BIG plane 4
30  // 73 x101y25 SB_BIG plane 4
48  // 74 x101y25 SB_BIG plane 5
12  // 75 x101y25 SB_BIG plane 5
40  // 76 x101y25 SB_DRIVE plane 6,5
48  // 77 x101y25 SB_BIG plane 6
12  // 78 x101y25 SB_BIG plane 6
08  // 79 x101y25 SB_BIG plane 7
13  // 80 x101y25 SB_BIG plane 7
00  // 81 x101y25 SB_DRIVE plane 8,7
48  // 82 x101y25 SB_BIG plane 8
12  // 83 x101y25 SB_BIG plane 8
48  // 84 x101y25 SB_BIG plane 9
13  // 85 x101y25 SB_BIG plane 9
00  // 86 x101y25 SB_DRIVE plane 10,9
93  // 87 x101y25 SB_BIG plane 10
32  // 88 x101y25 SB_BIG plane 10
88  // 89 x101y25 SB_BIG plane 11
12  // 90 x101y25 SB_BIG plane 11
00  // 91 x101y25 SB_DRIVE plane 12,11
48  // 92 x101y25 SB_BIG plane 12
12  // 93 x101y25 SB_BIG plane 12
A8  // 94 x102y26 SB_SML plane 1
14  // 95 x102y26 SB_SML plane 2,1
12  // 96 x102y26 SB_SML plane 2
73  // 97 x102y26 SB_SML plane 3
87  // 98 x102y26 SB_SML plane 4,3
2A  // 99 x102y26 SB_SML plane 4
A8  // 100 x102y26 SB_SML plane 5
82  // 101 x102y26 SB_SML plane 6,5
31  // 102 x102y26 SB_SML plane 6
A8  // 103 x102y26 SB_SML plane 7
82  // 104 x102y26 SB_SML plane 8,7
2A  // 105 x102y26 SB_SML plane 8
A8  // 106 x102y26 SB_SML plane 9
62  // 107 x102y26 SB_SML plane 10,9
53  // 108 x102y26 SB_SML plane 10
A8  // 109 x102y26 SB_SML plane 11
82  // 110 x102y26 SB_SML plane 12,11
2A  // 111 x102y26 SB_SML plane 12
78 // -- CRC low byte
C1 // -- CRC high byte


// Config Latches on x103y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A93F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
0D // y_sel: 25
F9 // -- CRC low byte
F6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A947
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x103y25 CPE[0]  _a797  C_////Bridge
00  //  1 x103y25 CPE[1]
00  //  2 x103y25 CPE[2]
00  //  3 x103y25 CPE[3]
00  //  4 x103y25 CPE[4]
00  //  5 x103y25 CPE[5]
00  //  6 x103y25 CPE[6]
00  //  7 x103y25 CPE[7]
00  //  8 x103y25 CPE[8]
00  //  9 x103y25 CPE[9]
00  // 10 x103y26 CPE[0]  _a71  C_///AND/D
00  // 11 x103y26 CPE[1]
00  // 12 x103y26 CPE[2]
00  // 13 x103y26 CPE[3]
00  // 14 x103y26 CPE[4]
00  // 15 x103y26 CPE[5]
00  // 16 x103y26 CPE[6]
00  // 17 x103y26 CPE[7]
00  // 18 x103y26 CPE[8]
00  // 19 x103y26 CPE[9]
00  // 20 x104y25 CPE[0]  _a2  C_AND////    
00  // 21 x104y25 CPE[1]
00  // 22 x104y25 CPE[2]
00  // 23 x104y25 CPE[3]
00  // 24 x104y25 CPE[4]
00  // 25 x104y25 CPE[5]
00  // 26 x104y25 CPE[6]
00  // 27 x104y25 CPE[7]
00  // 28 x104y25 CPE[8]
00  // 29 x104y25 CPE[9]
00  // 30 x104y26 CPE[0]  net1 = net2: _a444  C_AND/D//AND/D
00  // 31 x104y26 CPE[1]
00  // 32 x104y26 CPE[2]
00  // 33 x104y26 CPE[3]
00  // 34 x104y26 CPE[4]
00  // 35 x104y26 CPE[5]
00  // 36 x104y26 CPE[6]
00  // 37 x104y26 CPE[7]
00  // 38 x104y26 CPE[8]
00  // 39 x104y26 CPE[9]
01  // 40 x103y25 INMUX plane 2,1
20  // 41 x103y25 INMUX plane 4,3
00  // 42 x103y25 INMUX plane 6,5
08  // 43 x103y25 INMUX plane 8,7
10  // 44 x103y25 INMUX plane 10,9
00  // 45 x103y25 INMUX plane 12,11
0E  // 46 x103y26 INMUX plane 2,1
07  // 47 x103y26 INMUX plane 4,3
0D  // 48 x103y26 INMUX plane 6,5
00  // 49 x103y26 INMUX plane 8,7
22  // 50 x103y26 INMUX plane 10,9
04  // 51 x103y26 INMUX plane 12,11
2D  // 52 x104y25 INMUX plane 2,1
05  // 53 x104y25 INMUX plane 4,3
AF  // 54 x104y25 INMUX plane 6,5
05  // 55 x104y25 INMUX plane 8,7
A2  // 56 x104y25 INMUX plane 10,9
00  // 57 x104y25 INMUX plane 12,11
08  // 58 x104y26 INMUX plane 2,1
07  // 59 x104y26 INMUX plane 4,3
88  // 60 x104y26 INMUX plane 6,5
03  // 61 x104y26 INMUX plane 8,7
A1  // 62 x104y26 INMUX plane 10,9
02  // 63 x104y26 INMUX plane 12,11
48  // 64 x104y26 SB_BIG plane 1
12  // 65 x104y26 SB_BIG plane 1
00  // 66 x104y26 SB_DRIVE plane 2,1
51  // 67 x104y26 SB_BIG plane 2
10  // 68 x104y26 SB_BIG plane 2
48  // 69 x104y26 SB_BIG plane 3
02  // 70 x104y26 SB_BIG plane 3
00  // 71 x104y26 SB_DRIVE plane 4,3
48  // 72 x104y26 SB_BIG plane 4
12  // 73 x104y26 SB_BIG plane 4
48  // 74 x104y26 SB_BIG plane 5
12  // 75 x104y26 SB_BIG plane 5
00  // 76 x104y26 SB_DRIVE plane 6,5
48  // 77 x104y26 SB_BIG plane 6
12  // 78 x104y26 SB_BIG plane 6
48  // 79 x104y26 SB_BIG plane 7
12  // 80 x104y26 SB_BIG plane 7
00  // 81 x104y26 SB_DRIVE plane 8,7
08  // 82 x104y26 SB_BIG plane 8
12  // 83 x104y26 SB_BIG plane 8
49  // 84 x104y26 SB_BIG plane 9
23  // 85 x104y26 SB_BIG plane 9
00  // 86 x104y26 SB_DRIVE plane 10,9
48  // 87 x104y26 SB_BIG plane 10
12  // 88 x104y26 SB_BIG plane 10
48  // 89 x104y26 SB_BIG plane 11
12  // 90 x104y26 SB_BIG plane 11
00  // 91 x104y26 SB_DRIVE plane 12,11
C8  // 92 x104y26 SB_BIG plane 12
12  // 93 x104y26 SB_BIG plane 12
31  // 94 x103y25 SB_SML plane 1
81  // 95 x103y25 SB_SML plane 2,1
2A  // 96 x103y25 SB_SML plane 2
A8  // 97 x103y25 SB_SML plane 3
12  // 98 x103y25 SB_SML plane 4,3
2A  // 99 x103y25 SB_SML plane 4
A8  // 100 x103y25 SB_SML plane 5
82  // 101 x103y25 SB_SML plane 6,5
2A  // 102 x103y25 SB_SML plane 6
A8  // 103 x103y25 SB_SML plane 7
12  // 104 x103y25 SB_SML plane 8,7
2A  // 105 x103y25 SB_SML plane 8
A8  // 106 x103y25 SB_SML plane 9
62  // 107 x103y25 SB_SML plane 10,9
5B  // 108 x103y25 SB_SML plane 10
A8  // 109 x103y25 SB_SML plane 11
82  // 110 x103y25 SB_SML plane 12,11
2A  // 111 x103y25 SB_SML plane 12
73 // -- CRC low byte
3A // -- CRC high byte


// Config Latches on x105y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A9BD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
0D // y_sel: 25
21 // -- CRC low byte
EF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A9C5
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x105y25 CPE[0]  _a255  C_AND////    _a473  C_///AND/D
00  //  1 x105y25 CPE[1]
00  //  2 x105y25 CPE[2]
00  //  3 x105y25 CPE[3]
00  //  4 x105y25 CPE[4]
00  //  5 x105y25 CPE[5]
00  //  6 x105y25 CPE[6]
00  //  7 x105y25 CPE[7]
00  //  8 x105y25 CPE[8]
00  //  9 x105y25 CPE[9]
00  // 10 x105y26 CPE[0]  _a461  C_AND/D///    
00  // 11 x105y26 CPE[1]
00  // 12 x105y26 CPE[2]
00  // 13 x105y26 CPE[3]
00  // 14 x105y26 CPE[4]
00  // 15 x105y26 CPE[5]
00  // 16 x105y26 CPE[6]
00  // 17 x105y26 CPE[7]
00  // 18 x105y26 CPE[8]
00  // 19 x105y26 CPE[9]
00  // 20 x106y25 CPE[0]  net1 = net2: _a376  C_AND/D//AND/D
00  // 21 x106y25 CPE[1]
00  // 22 x106y25 CPE[2]
00  // 23 x106y25 CPE[3]
00  // 24 x106y25 CPE[4]
00  // 25 x106y25 CPE[5]
00  // 26 x106y25 CPE[6]
00  // 27 x106y25 CPE[7]
00  // 28 x106y25 CPE[8]
00  // 29 x106y25 CPE[9]
00  // 30 x106y26 CPE[0]
00  // 31 x106y26 CPE[1]
00  // 32 x106y26 CPE[2]
00  // 33 x106y26 CPE[3]
00  // 34 x106y26 CPE[4]
00  // 35 x106y26 CPE[5]
00  // 36 x106y26 CPE[6]
00  // 37 x106y26 CPE[7]
00  // 38 x106y26 CPE[8]
00  // 39 x106y26 CPE[9]
28  // 40 x105y25 INMUX plane 2,1
0F  // 41 x105y25 INMUX plane 4,3
36  // 42 x105y25 INMUX plane 6,5
3C  // 43 x105y25 INMUX plane 8,7
09  // 44 x105y25 INMUX plane 10,9
25  // 45 x105y25 INMUX plane 12,11
1A  // 46 x105y26 INMUX plane 2,1
05  // 47 x105y26 INMUX plane 4,3
1B  // 48 x105y26 INMUX plane 6,5
05  // 49 x105y26 INMUX plane 8,7
20  // 50 x105y26 INMUX plane 10,9
00  // 51 x105y26 INMUX plane 12,11
01  // 52 x106y25 INMUX plane 2,1
13  // 53 x106y25 INMUX plane 4,3
48  // 54 x106y25 INMUX plane 6,5
03  // 55 x106y25 INMUX plane 8,7
61  // 56 x106y25 INMUX plane 10,9
05  // 57 x106y25 INMUX plane 12,11
00  // 58 x106y26 INMUX plane 2,1
00  // 59 x106y26 INMUX plane 4,3
40  // 60 x106y26 INMUX plane 6,5
C0  // 61 x106y26 INMUX plane 8,7
42  // 62 x106y26 INMUX plane 10,9
C2  // 63 x106y26 INMUX plane 12,11
19  // 64 x105y25 SB_BIG plane 1
03  // 65 x105y25 SB_BIG plane 1
08  // 66 x105y25 SB_DRIVE plane 2,1
48  // 67 x105y25 SB_BIG plane 2
02  // 68 x105y25 SB_BIG plane 2
48  // 69 x105y25 SB_BIG plane 3
02  // 70 x105y25 SB_BIG plane 3
00  // 71 x105y25 SB_DRIVE plane 4,3
00  // 72 x105y25 SB_BIG plane 4
00  // 73 x105y25 SB_BIG plane 4
48  // 74 x105y25 SB_BIG plane 5
12  // 75 x105y25 SB_BIG plane 5
00  // 76 x105y25 SB_DRIVE plane 6,5
A0  // 77 x105y25 SB_BIG plane 6
16  // 78 x105y25 SB_BIG plane 6
48  // 79 x105y25 SB_BIG plane 7
02  // 80 x105y25 SB_BIG plane 7
00  // 81 x105y25 SB_DRIVE plane 8,7
C1  // 82 x105y25 SB_BIG plane 8
00  // 83 x105y25 SB_BIG plane 8
40  // 84 x105y25 SB_BIG plane 9
0D  // 85 x105y25 SB_BIG plane 9
02  // 86 x105y25 SB_DRIVE plane 10,9
02  // 87 x105y25 SB_BIG plane 10
01  // 88 x105y25 SB_BIG plane 10
00  // 89 x105y25 SB_BIG plane 11
00  // 90 x105y25 SB_BIG plane 11
00  // 91 x105y25 SB_DRIVE plane 12,11
00  // 92 x105y25 SB_BIG plane 12
00  // 93 x105y25 SB_BIG plane 12
F1  // 94 x106y26 SB_SML plane 1
84  // 95 x106y26 SB_SML plane 2,1
35  // 96 x106y26 SB_SML plane 2
63  // 97 x106y26 SB_SML plane 3
05  // 98 x106y26 SB_SML plane 4,3
00  // 99 x106y26 SB_SML plane 4
E8  // 100 x106y26 SB_SML plane 5
82  // 101 x106y26 SB_SML plane 6,5
2A  // 102 x106y26 SB_SML plane 6
63  // 103 x106y26 SB_SML plane 7
05  // 104 x106y26 SB_SML plane 8,7
00  // 105 x106y26 SB_SML plane 8
40  // 106 x106y26 SB_SML plane 9
30  // 107 x106y26 SB_SML plane 10,9
60  // 108 x106y26 SB_SML plane 10
00  // 109 x106y26 SB_SML plane 11
01  // 110 x106y26 SB_SML plane 12,11
00 // -- CRC low byte
7B // -- CRC high byte


// Config Latches on x107y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AA3A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
0D // y_sel: 25
49 // -- CRC low byte
C5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AA42
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x107y25 CPE[0]  _a573  C_///AND/D
00  //  1 x107y25 CPE[1]
00  //  2 x107y25 CPE[2]
00  //  3 x107y25 CPE[3]
00  //  4 x107y25 CPE[4]
00  //  5 x107y25 CPE[5]
00  //  6 x107y25 CPE[6]
00  //  7 x107y25 CPE[7]
00  //  8 x107y25 CPE[8]
00  //  9 x107y25 CPE[9]
00  // 10 x107y26 CPE[0]  _a491  C_AND/D///    
00  // 11 x107y26 CPE[1]
00  // 12 x107y26 CPE[2]
00  // 13 x107y26 CPE[3]
00  // 14 x107y26 CPE[4]
00  // 15 x107y26 CPE[5]
00  // 16 x107y26 CPE[6]
00  // 17 x107y26 CPE[7]
00  // 18 x107y26 CPE[8]
00  // 19 x107y26 CPE[9]
00  // 20 x108y25 CPE[0]  net1 = net2: _a350  C_ADDF2/D//ADDF2/
00  // 21 x108y25 CPE[1]
00  // 22 x108y25 CPE[2]
00  // 23 x108y25 CPE[3]
00  // 24 x108y25 CPE[4]
00  // 25 x108y25 CPE[5]
00  // 26 x108y25 CPE[6]
00  // 27 x108y25 CPE[7]
00  // 28 x108y25 CPE[8]
00  // 29 x108y25 CPE[9]
00  // 30 x108y26 CPE[0]  net1 = net2: _a352  C_ADDF2/D//ADDF2/
00  // 31 x108y26 CPE[1]
00  // 32 x108y26 CPE[2]
00  // 33 x108y26 CPE[3]
00  // 34 x108y26 CPE[4]
00  // 35 x108y26 CPE[5]
00  // 36 x108y26 CPE[6]
00  // 37 x108y26 CPE[7]
00  // 38 x108y26 CPE[8]
00  // 39 x108y26 CPE[9]
00  // 40 x107y25 INMUX plane 2,1
03  // 41 x107y25 INMUX plane 4,3
08  // 42 x107y25 INMUX plane 6,5
00  // 43 x107y25 INMUX plane 8,7
21  // 44 x107y25 INMUX plane 10,9
01  // 45 x107y25 INMUX plane 12,11
09  // 46 x107y26 INMUX plane 2,1
02  // 47 x107y26 INMUX plane 4,3
05  // 48 x107y26 INMUX plane 6,5
02  // 49 x107y26 INMUX plane 8,7
31  // 50 x107y26 INMUX plane 10,9
29  // 51 x107y26 INMUX plane 12,11
03  // 52 x108y25 INMUX plane 2,1
00  // 53 x108y25 INMUX plane 4,3
48  // 54 x108y25 INMUX plane 6,5
10  // 55 x108y25 INMUX plane 8,7
59  // 56 x108y25 INMUX plane 10,9
04  // 57 x108y25 INMUX plane 12,11
28  // 58 x108y26 INMUX plane 2,1
02  // 59 x108y26 INMUX plane 4,3
40  // 60 x108y26 INMUX plane 6,5
39  // 61 x108y26 INMUX plane 8,7
61  // 62 x108y26 INMUX plane 10,9
EC  // 63 x108y26 INMUX plane 12,11
48  // 64 x108y26 SB_BIG plane 1
32  // 65 x108y26 SB_BIG plane 1
00  // 66 x108y26 SB_DRIVE plane 2,1
48  // 67 x108y26 SB_BIG plane 2
12  // 68 x108y26 SB_BIG plane 2
51  // 69 x108y26 SB_BIG plane 3
12  // 70 x108y26 SB_BIG plane 3
00  // 71 x108y26 SB_DRIVE plane 4,3
08  // 72 x108y26 SB_BIG plane 4
12  // 73 x108y26 SB_BIG plane 4
08  // 74 x108y26 SB_BIG plane 5
12  // 75 x108y26 SB_BIG plane 5
80  // 76 x108y26 SB_DRIVE plane 6,5
48  // 77 x108y26 SB_BIG plane 6
02  // 78 x108y26 SB_BIG plane 6
51  // 79 x108y26 SB_BIG plane 7
12  // 80 x108y26 SB_BIG plane 7
00  // 81 x108y26 SB_DRIVE plane 8,7
89  // 82 x108y26 SB_BIG plane 8
34  // 83 x108y26 SB_BIG plane 8
D1  // 84 x108y26 SB_BIG plane 9
24  // 85 x108y26 SB_BIG plane 9
00  // 86 x108y26 SB_DRIVE plane 10,9
48  // 87 x108y26 SB_BIG plane 10
32  // 88 x108y26 SB_BIG plane 10
94  // 89 x108y26 SB_BIG plane 11
22  // 90 x108y26 SB_BIG plane 11
00  // 91 x108y26 SB_DRIVE plane 12,11
02  // 92 x108y26 SB_BIG plane 12
12  // 93 x108y26 SB_BIG plane 12
88  // 94 x107y25 SB_SML plane 1
82  // 95 x107y25 SB_SML plane 2,1
6A  // 96 x107y25 SB_SML plane 2
88  // 97 x107y25 SB_SML plane 3
82  // 98 x107y25 SB_SML plane 4,3
32  // 99 x107y25 SB_SML plane 4
A8  // 100 x107y25 SB_SML plane 5
B2  // 101 x107y25 SB_SML plane 6,5
74  // 102 x107y25 SB_SML plane 6
82  // 103 x107y25 SB_SML plane 7
82  // 104 x107y25 SB_SML plane 8,7
35  // 105 x107y25 SB_SML plane 8
C8  // 106 x107y25 SB_SML plane 9
82  // 107 x107y25 SB_SML plane 10,9
2A  // 108 x107y25 SB_SML plane 10
C8  // 109 x107y25 SB_SML plane 11
82  // 110 x107y25 SB_SML plane 12,11
2A  // 111 x107y25 SB_SML plane 12
2F // -- CRC low byte
25 // -- CRC high byte


// Config Latches on x109y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AAB8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
0D // y_sel: 25
91 // -- CRC low byte
DC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AAC0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x109y25 CPE[0]
00  //  1 x109y25 CPE[1]
00  //  2 x109y25 CPE[2]
00  //  3 x109y25 CPE[3]
00  //  4 x109y25 CPE[4]
00  //  5 x109y25 CPE[5]
00  //  6 x109y25 CPE[6]
00  //  7 x109y25 CPE[7]
00  //  8 x109y25 CPE[8]
00  //  9 x109y25 CPE[9]
00  // 10 x109y26 CPE[0]
00  // 11 x109y26 CPE[1]
00  // 12 x109y26 CPE[2]
00  // 13 x109y26 CPE[3]
00  // 14 x109y26 CPE[4]
00  // 15 x109y26 CPE[5]
00  // 16 x109y26 CPE[6]
00  // 17 x109y26 CPE[7]
00  // 18 x109y26 CPE[8]
00  // 19 x109y26 CPE[9]
00  // 20 x110y25 CPE[0]
00  // 21 x110y25 CPE[1]
00  // 22 x110y25 CPE[2]
00  // 23 x110y25 CPE[3]
00  // 24 x110y25 CPE[4]
00  // 25 x110y25 CPE[5]
00  // 26 x110y25 CPE[6]
00  // 27 x110y25 CPE[7]
00  // 28 x110y25 CPE[8]
00  // 29 x110y25 CPE[9]
00  // 30 x110y26 CPE[0]
00  // 31 x110y26 CPE[1]
00  // 32 x110y26 CPE[2]
00  // 33 x110y26 CPE[3]
00  // 34 x110y26 CPE[4]
00  // 35 x110y26 CPE[5]
00  // 36 x110y26 CPE[6]
00  // 37 x110y26 CPE[7]
00  // 38 x110y26 CPE[8]
00  // 39 x110y26 CPE[9]
00  // 40 x109y25 INMUX plane 2,1
00  // 41 x109y25 INMUX plane 4,3
00  // 42 x109y25 INMUX plane 6,5
29  // 43 x109y25 INMUX plane 8,7
00  // 44 x109y25 INMUX plane 10,9
00  // 45 x109y25 INMUX plane 12,11
00  // 46 x109y26 INMUX plane 2,1
00  // 47 x109y26 INMUX plane 4,3
00  // 48 x109y26 INMUX plane 6,5
08  // 49 x109y26 INMUX plane 8,7
08  // 50 x109y26 INMUX plane 10,9
0C  // 51 x109y26 INMUX plane 12,11
01  // 52 x110y25 INMUX plane 2,1
08  // 53 x110y25 INMUX plane 4,3
00  // 54 x110y25 INMUX plane 6,5
00  // 55 x110y25 INMUX plane 8,7
00  // 56 x110y25 INMUX plane 10,9
00  // 57 x110y25 INMUX plane 12,11
00  // 58 x110y26 INMUX plane 2,1
01  // 59 x110y26 INMUX plane 4,3
00  // 60 x110y26 INMUX plane 6,5
01  // 61 x110y26 INMUX plane 8,7
00  // 62 x110y26 INMUX plane 10,9
08  // 63 x110y26 INMUX plane 12,11
20  // 64 x109y25 SB_BIG plane 1
10  // 65 x109y25 SB_BIG plane 1
00  // 66 x109y25 SB_DRIVE plane 2,1
04  // 67 x109y25 SB_BIG plane 2
10  // 68 x109y25 SB_BIG plane 2
00  // 69 x109y25 SB_BIG plane 3
00  // 70 x109y25 SB_BIG plane 3
20  // 71 x109y25 SB_DRIVE plane 4,3
89  // 72 x109y25 SB_BIG plane 4
02  // 73 x109y25 SB_BIG plane 4
00  // 74 x109y25 SB_BIG plane 5
00  // 75 x109y25 SB_BIG plane 5
00  // 76 x109y25 SB_DRIVE plane 6,5
00  // 77 x109y25 SB_BIG plane 6
00  // 78 x109y25 SB_BIG plane 6
00  // 79 x109y25 SB_BIG plane 7
00  // 80 x109y25 SB_BIG plane 7
00  // 81 x109y25 SB_DRIVE plane 8,7
00  // 82 x109y25 SB_BIG plane 8
00  // 83 x109y25 SB_BIG plane 8
00  // 84 x109y25 SB_BIG plane 9
00  // 85 x109y25 SB_BIG plane 9
00  // 86 x109y25 SB_DRIVE plane 10,9
00  // 87 x109y25 SB_BIG plane 10
01  // 88 x109y25 SB_BIG plane 10
00  // 89 x109y25 SB_BIG plane 11
00  // 90 x109y25 SB_BIG plane 11
00  // 91 x109y25 SB_DRIVE plane 12,11
00  // 92 x109y25 SB_BIG plane 12
00  // 93 x109y25 SB_BIG plane 12
00  // 94 x110y26 SB_SML plane 1
80  // 95 x110y26 SB_SML plane 2,1
21  // 96 x110y26 SB_SML plane 2
00  // 97 x110y26 SB_SML plane 3
00  // 98 x110y26 SB_SML plane 4,3
00  // 99 x110y26 SB_SML plane 4
00  // 100 x110y26 SB_SML plane 5
00  // 101 x110y26 SB_SML plane 6,5
00  // 102 x110y26 SB_SML plane 6
00  // 103 x110y26 SB_SML plane 7
00  // 104 x110y26 SB_SML plane 8,7
00  // 105 x110y26 SB_SML plane 8
00  // 106 x110y26 SB_SML plane 9
00  // 107 x110y26 SB_SML plane 10,9
00  // 108 x110y26 SB_SML plane 10
00  // 109 x110y26 SB_SML plane 11
04  // 110 x110y26 SB_SML plane 12,11
03  // 111 x110y26 SB_SML plane 12
1A // -- CRC low byte
32 // -- CRC high byte


// Config Latches on x111y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AB36     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
38 // x_sel: 111
0D // y_sel: 25
59 // -- CRC low byte
5F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AB3E
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x111y25 CPE[0]
00  //  1 x111y25 CPE[1]
00  //  2 x111y25 CPE[2]
00  //  3 x111y25 CPE[3]
00  //  4 x111y25 CPE[4]
00  //  5 x111y25 CPE[5]
00  //  6 x111y25 CPE[6]
00  //  7 x111y25 CPE[7]
00  //  8 x111y25 CPE[8]
00  //  9 x111y25 CPE[9]
00  // 10 x111y26 CPE[0]
00  // 11 x111y26 CPE[1]
00  // 12 x111y26 CPE[2]
00  // 13 x111y26 CPE[3]
00  // 14 x111y26 CPE[4]
00  // 15 x111y26 CPE[5]
00  // 16 x111y26 CPE[6]
00  // 17 x111y26 CPE[7]
00  // 18 x111y26 CPE[8]
00  // 19 x111y26 CPE[9]
00  // 20 x112y25 CPE[0]
00  // 21 x112y25 CPE[1]
00  // 22 x112y25 CPE[2]
00  // 23 x112y25 CPE[3]
00  // 24 x112y25 CPE[4]
00  // 25 x112y25 CPE[5]
00  // 26 x112y25 CPE[6]
00  // 27 x112y25 CPE[7]
00  // 28 x112y25 CPE[8]
00  // 29 x112y25 CPE[9]
00  // 30 x112y26 CPE[0]
00  // 31 x112y26 CPE[1]
00  // 32 x112y26 CPE[2]
00  // 33 x112y26 CPE[3]
00  // 34 x112y26 CPE[4]
00  // 35 x112y26 CPE[5]
00  // 36 x112y26 CPE[6]
00  // 37 x112y26 CPE[7]
00  // 38 x112y26 CPE[8]
00  // 39 x112y26 CPE[9]
01  // 40 x111y25 INMUX plane 2,1
00  // 41 x111y25 INMUX plane 4,3
00  // 42 x111y25 INMUX plane 6,5
08  // 43 x111y25 INMUX plane 8,7
00  // 44 x111y25 INMUX plane 10,9
00  // 45 x111y25 INMUX plane 12,11
08  // 46 x111y26 INMUX plane 2,1
00  // 47 x111y26 INMUX plane 4,3
00  // 48 x111y26 INMUX plane 6,5
00  // 49 x111y26 INMUX plane 8,7
00  // 50 x111y26 INMUX plane 10,9
08  // 51 x111y26 INMUX plane 12,11
00  // 52 x112y25 INMUX plane 2,1
00  // 53 x112y25 INMUX plane 4,3
00  // 54 x112y25 INMUX plane 6,5
00  // 55 x112y25 INMUX plane 8,7
00  // 56 x112y25 INMUX plane 10,9
00  // 57 x112y25 INMUX plane 12,11
08  // 58 x112y26 INMUX plane 2,1
00  // 59 x112y26 INMUX plane 4,3
00  // 60 x112y26 INMUX plane 6,5
00  // 61 x112y26 INMUX plane 8,7
00  // 62 x112y26 INMUX plane 10,9
08  // 63 x112y26 INMUX plane 12,11
00  // 64 x112y26 SB_BIG plane 1
00  // 65 x112y26 SB_BIG plane 1
00  // 66 x112y26 SB_DRIVE plane 2,1
00  // 67 x112y26 SB_BIG plane 2
00  // 68 x112y26 SB_BIG plane 2
00  // 69 x112y26 SB_BIG plane 3
00  // 70 x112y26 SB_BIG plane 3
00  // 71 x112y26 SB_DRIVE plane 4,3
00  // 72 x112y26 SB_BIG plane 4
00  // 73 x112y26 SB_BIG plane 4
00  // 74 x112y26 SB_BIG plane 5
00  // 75 x112y26 SB_BIG plane 5
00  // 76 x112y26 SB_DRIVE plane 6,5
00  // 77 x112y26 SB_BIG plane 6
00  // 78 x112y26 SB_BIG plane 6
00  // 79 x112y26 SB_BIG plane 7
00  // 80 x112y26 SB_BIG plane 7
00  // 81 x112y26 SB_DRIVE plane 8,7
00  // 82 x112y26 SB_BIG plane 8
00  // 83 x112y26 SB_BIG plane 8
00  // 84 x112y26 SB_BIG plane 9
00  // 85 x112y26 SB_BIG plane 9
00  // 86 x112y26 SB_DRIVE plane 10,9
00  // 87 x112y26 SB_BIG plane 10
00  // 88 x112y26 SB_BIG plane 10
00  // 89 x112y26 SB_BIG plane 11
00  // 90 x112y26 SB_BIG plane 11
00  // 91 x112y26 SB_DRIVE plane 12,11
00  // 92 x112y26 SB_BIG plane 12
00  // 93 x112y26 SB_BIG plane 12
00  // 94 x111y25 SB_SML plane 1
00  // 95 x111y25 SB_SML plane 2,1
40  // 96 x111y25 SB_SML plane 2
00  // 97 x111y25 SB_SML plane 3
00  // 98 x111y25 SB_SML plane 4,3
00  // 99 x111y25 SB_SML plane 4
00  // 100 x111y25 SB_SML plane 5
00  // 101 x111y25 SB_SML plane 6,5
00  // 102 x111y25 SB_SML plane 6
00  // 103 x111y25 SB_SML plane 7
60  // 104 x111y25 SB_SML plane 8,7
20  // 105 x111y25 SB_SML plane 8
0F // -- CRC low byte
CF // -- CRC high byte


// Config Latches on x113y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 ABAE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
39 // x_sel: 113
0D // y_sel: 25
81 // -- CRC low byte
46 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 ABB6
41 // Length: 65
10 // -- CRC low byte
6B // -- CRC high byte
00  //  0 x113y25 CPE[0]
00  //  1 x113y25 CPE[1]
00  //  2 x113y25 CPE[2]
00  //  3 x113y25 CPE[3]
00  //  4 x113y25 CPE[4]
00  //  5 x113y25 CPE[5]
00  //  6 x113y25 CPE[6]
00  //  7 x113y25 CPE[7]
00  //  8 x113y25 CPE[8]
00  //  9 x113y25 CPE[9]
00  // 10 x113y26 CPE[0]
00  // 11 x113y26 CPE[1]
00  // 12 x113y26 CPE[2]
00  // 13 x113y26 CPE[3]
00  // 14 x113y26 CPE[4]
00  // 15 x113y26 CPE[5]
00  // 16 x113y26 CPE[6]
00  // 17 x113y26 CPE[7]
00  // 18 x113y26 CPE[8]
00  // 19 x113y26 CPE[9]
00  // 20 x114y25 CPE[0]
00  // 21 x114y25 CPE[1]
00  // 22 x114y25 CPE[2]
00  // 23 x114y25 CPE[3]
00  // 24 x114y25 CPE[4]
00  // 25 x114y25 CPE[5]
00  // 26 x114y25 CPE[6]
00  // 27 x114y25 CPE[7]
00  // 28 x114y25 CPE[8]
00  // 29 x114y25 CPE[9]
00  // 30 x114y26 CPE[0]
00  // 31 x114y26 CPE[1]
00  // 32 x114y26 CPE[2]
00  // 33 x114y26 CPE[3]
00  // 34 x114y26 CPE[4]
00  // 35 x114y26 CPE[5]
00  // 36 x114y26 CPE[6]
00  // 37 x114y26 CPE[7]
00  // 38 x114y26 CPE[8]
00  // 39 x114y26 CPE[9]
00  // 40 x113y25 INMUX plane 2,1
00  // 41 x113y25 INMUX plane 4,3
00  // 42 x113y25 INMUX plane 6,5
00  // 43 x113y25 INMUX plane 8,7
00  // 44 x113y25 INMUX plane 10,9
00  // 45 x113y25 INMUX plane 12,11
00  // 46 x113y26 INMUX plane 2,1
00  // 47 x113y26 INMUX plane 4,3
00  // 48 x113y26 INMUX plane 6,5
00  // 49 x113y26 INMUX plane 8,7
00  // 50 x113y26 INMUX plane 10,9
00  // 51 x113y26 INMUX plane 12,11
01  // 52 x114y25 INMUX plane 2,1
00  // 53 x114y25 INMUX plane 4,3
00  // 54 x114y25 INMUX plane 6,5
00  // 55 x114y25 INMUX plane 8,7
00  // 56 x114y25 INMUX plane 10,9
00  // 57 x114y25 INMUX plane 12,11
00  // 58 x114y26 INMUX plane 2,1
00  // 59 x114y26 INMUX plane 4,3
00  // 60 x114y26 INMUX plane 6,5
00  // 61 x114y26 INMUX plane 8,7
00  // 62 x114y26 INMUX plane 10,9
00  // 63 x114y26 INMUX plane 12,11
28  // 64 x113y25 SB_BIG plane 1
AC // -- CRC low byte
4C // -- CRC high byte


// Config Latches on x115y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 ABFD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3A // x_sel: 115
0D // y_sel: 25
E9 // -- CRC low byte
6C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AC05
29 // Length: 41
5E // -- CRC low byte
84 // -- CRC high byte
00  //  0 x115y25 CPE[0]
00  //  1 x115y25 CPE[1]
00  //  2 x115y25 CPE[2]
00  //  3 x115y25 CPE[3]
00  //  4 x115y25 CPE[4]
00  //  5 x115y25 CPE[5]
00  //  6 x115y25 CPE[6]
00  //  7 x115y25 CPE[7]
00  //  8 x115y25 CPE[8]
00  //  9 x115y25 CPE[9]
00  // 10 x115y26 CPE[0]
00  // 11 x115y26 CPE[1]
00  // 12 x115y26 CPE[2]
00  // 13 x115y26 CPE[3]
00  // 14 x115y26 CPE[4]
00  // 15 x115y26 CPE[5]
00  // 16 x115y26 CPE[6]
00  // 17 x115y26 CPE[7]
00  // 18 x115y26 CPE[8]
00  // 19 x115y26 CPE[9]
00  // 20 x116y25 CPE[0]
00  // 21 x116y25 CPE[1]
00  // 22 x116y25 CPE[2]
00  // 23 x116y25 CPE[3]
00  // 24 x116y25 CPE[4]
00  // 25 x116y25 CPE[5]
00  // 26 x116y25 CPE[6]
00  // 27 x116y25 CPE[7]
00  // 28 x116y25 CPE[8]
00  // 29 x116y25 CPE[9]
00  // 30 x116y26 CPE[0]
00  // 31 x116y26 CPE[1]
00  // 32 x116y26 CPE[2]
00  // 33 x116y26 CPE[3]
00  // 34 x116y26 CPE[4]
00  // 35 x116y26 CPE[5]
00  // 36 x116y26 CPE[6]
00  // 37 x116y26 CPE[7]
00  // 38 x116y26 CPE[8]
00  // 39 x116y26 CPE[9]
01  // 40 x115y25 INMUX plane 2,1
88 // -- CRC low byte
46 // -- CRC high byte


// Config Latches on x121y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AC34     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3D // x_sel: 121
0D // y_sel: 25
E1 // -- CRC low byte
21 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AC3C
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x121y25 CPE[0]
00  //  1 x121y25 CPE[1]
00  //  2 x121y25 CPE[2]
00  //  3 x121y25 CPE[3]
00  //  4 x121y25 CPE[4]
00  //  5 x121y25 CPE[5]
00  //  6 x121y25 CPE[6]
00  //  7 x121y25 CPE[7]
00  //  8 x121y25 CPE[8]
00  //  9 x121y25 CPE[9]
00  // 10 x121y26 CPE[0]
00  // 11 x121y26 CPE[1]
00  // 12 x121y26 CPE[2]
00  // 13 x121y26 CPE[3]
00  // 14 x121y26 CPE[4]
00  // 15 x121y26 CPE[5]
00  // 16 x121y26 CPE[6]
00  // 17 x121y26 CPE[7]
00  // 18 x121y26 CPE[8]
00  // 19 x121y26 CPE[9]
00  // 20 x122y25 CPE[0]
00  // 21 x122y25 CPE[1]
00  // 22 x122y25 CPE[2]
00  // 23 x122y25 CPE[3]
00  // 24 x122y25 CPE[4]
00  // 25 x122y25 CPE[5]
00  // 26 x122y25 CPE[6]
00  // 27 x122y25 CPE[7]
00  // 28 x122y25 CPE[8]
00  // 29 x122y25 CPE[9]
00  // 30 x122y26 CPE[0]
00  // 31 x122y26 CPE[1]
00  // 32 x122y26 CPE[2]
00  // 33 x122y26 CPE[3]
00  // 34 x122y26 CPE[4]
00  // 35 x122y26 CPE[5]
00  // 36 x122y26 CPE[6]
00  // 37 x122y26 CPE[7]
00  // 38 x122y26 CPE[8]
00  // 39 x122y26 CPE[9]
00  // 40 x121y25 INMUX plane 2,1
00  // 41 x121y25 INMUX plane 4,3
00  // 42 x121y25 INMUX plane 6,5
00  // 43 x121y25 INMUX plane 8,7
00  // 44 x121y25 INMUX plane 10,9
00  // 45 x121y25 INMUX plane 12,11
00  // 46 x121y26 INMUX plane 2,1
00  // 47 x121y26 INMUX plane 4,3
00  // 48 x121y26 INMUX plane 6,5
00  // 49 x121y26 INMUX plane 8,7
00  // 50 x121y26 INMUX plane 10,9
00  // 51 x121y26 INMUX plane 12,11
00  // 52 x122y25 INMUX plane 2,1
00  // 53 x122y25 INMUX plane 4,3
00  // 54 x122y25 INMUX plane 6,5
00  // 55 x122y25 INMUX plane 8,7
00  // 56 x122y25 INMUX plane 10,9
00  // 57 x122y25 INMUX plane 12,11
00  // 58 x122y26 INMUX plane 2,1
00  // 59 x122y26 INMUX plane 4,3
00  // 60 x122y26 INMUX plane 6,5
00  // 61 x122y26 INMUX plane 8,7
00  // 62 x122y26 INMUX plane 10,9
00  // 63 x122y26 INMUX plane 12,11
00  // 64 x121y25 SB_BIG plane 1
00  // 65 x121y25 SB_BIG plane 1
00  // 66 x121y25 SB_DRIVE plane 2,1
00  // 67 x121y25 SB_BIG plane 2
00  // 68 x121y25 SB_BIG plane 2
00  // 69 x121y25 SB_BIG plane 3
00  // 70 x121y25 SB_BIG plane 3
00  // 71 x121y25 SB_DRIVE plane 4,3
00  // 72 x121y25 SB_BIG plane 4
00  // 73 x121y25 SB_BIG plane 4
00  // 74 x121y25 SB_BIG plane 5
00  // 75 x121y25 SB_BIG plane 5
00  // 76 x121y25 SB_DRIVE plane 6,5
00  // 77 x121y25 SB_BIG plane 6
00  // 78 x121y25 SB_BIG plane 6
00  // 79 x121y25 SB_BIG plane 7
00  // 80 x121y25 SB_BIG plane 7
00  // 81 x121y25 SB_DRIVE plane 8,7
00  // 82 x121y25 SB_BIG plane 8
00  // 83 x121y25 SB_BIG plane 8
C1  // 84 x121y25 SB_BIG plane 9
02  // 85 x121y25 SB_BIG plane 9
04  // 86 x121y25 SB_DRIVE plane 10,9
64 // -- CRC low byte
B7 // -- CRC high byte


// Config Latches on x161y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AC99     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
0D // y_sel: 25
14 // -- CRC low byte
ED // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 ACA1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y25
00  // 14 right_edge_EN1 at x163y25
00  // 15 right_edge_EN2 at x163y25
00  // 16 right_edge_EN0 at x163y26
00  // 17 right_edge_EN1 at x163y26
00  // 18 right_edge_EN2 at x163y26
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y25 SB_BIG plane 1
12  // 65 x161y25 SB_BIG plane 1
00  // 66 x161y25 SB_DRIVE plane 2,1
48  // 67 x161y25 SB_BIG plane 2
12  // 68 x161y25 SB_BIG plane 2
48  // 69 x161y25 SB_BIG plane 3
12  // 70 x161y25 SB_BIG plane 3
00  // 71 x161y25 SB_DRIVE plane 4,3
48  // 72 x161y25 SB_BIG plane 4
12  // 73 x161y25 SB_BIG plane 4
48  // 74 x161y25 SB_BIG plane 5
12  // 75 x161y25 SB_BIG plane 5
00  // 76 x161y25 SB_DRIVE plane 6,5
48  // 77 x161y25 SB_BIG plane 6
12  // 78 x161y25 SB_BIG plane 6
48  // 79 x161y25 SB_BIG plane 7
12  // 80 x161y25 SB_BIG plane 7
00  // 81 x161y25 SB_DRIVE plane 8,7
48  // 82 x161y25 SB_BIG plane 8
12  // 83 x161y25 SB_BIG plane 8
48  // 84 x161y25 SB_BIG plane 9
12  // 85 x161y25 SB_BIG plane 9
00  // 86 x161y25 SB_DRIVE plane 10,9
48  // 87 x161y25 SB_BIG plane 10
12  // 88 x161y25 SB_BIG plane 10
48  // 89 x161y25 SB_BIG plane 11
12  // 90 x161y25 SB_BIG plane 11
00  // 91 x161y25 SB_DRIVE plane 12,11
48  // 92 x161y25 SB_BIG plane 12
12  // 93 x161y25 SB_BIG plane 12
A8  // 94 x162y26 SB_SML plane 1
82  // 95 x162y26 SB_SML plane 2,1
2A  // 96 x162y26 SB_SML plane 2
A8  // 97 x162y26 SB_SML plane 3
82  // 98 x162y26 SB_SML plane 4,3
2A  // 99 x162y26 SB_SML plane 4
A8  // 100 x162y26 SB_SML plane 5
82  // 101 x162y26 SB_SML plane 6,5
2A  // 102 x162y26 SB_SML plane 6
A8  // 103 x162y26 SB_SML plane 7
82  // 104 x162y26 SB_SML plane 8,7
2A  // 105 x162y26 SB_SML plane 8
A8  // 106 x162y26 SB_SML plane 9
82  // 107 x162y26 SB_SML plane 10,9
2A  // 108 x162y26 SB_SML plane 10
A8  // 109 x162y26 SB_SML plane 11
82  // 110 x162y26 SB_SML plane 12,11
2A  // 111 x162y26 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AD17     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
0E // y_sel: 27
A0 // -- CRC low byte
15 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AD1F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y27
00  // 14 left_edge_EN1 at x-2y27
00  // 15 left_edge_EN2 at x-2y27
00  // 16 left_edge_EN0 at x-2y28
00  // 17 left_edge_EN1 at x-2y28
00  // 18 left_edge_EN2 at x-2y28
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y27 SB_BIG plane 1
12  // 65 x-1y27 SB_BIG plane 1
00  // 66 x-1y27 SB_DRIVE plane 2,1
48  // 67 x-1y27 SB_BIG plane 2
12  // 68 x-1y27 SB_BIG plane 2
48  // 69 x-1y27 SB_BIG plane 3
12  // 70 x-1y27 SB_BIG plane 3
80  // 71 x-1y27 SB_DRIVE plane 4,3
48  // 72 x-1y27 SB_BIG plane 4
62  // 73 x-1y27 SB_BIG plane 4
48  // 74 x-1y27 SB_BIG plane 5
12  // 75 x-1y27 SB_BIG plane 5
00  // 76 x-1y27 SB_DRIVE plane 6,5
48  // 77 x-1y27 SB_BIG plane 6
12  // 78 x-1y27 SB_BIG plane 6
48  // 79 x-1y27 SB_BIG plane 7
12  // 80 x-1y27 SB_BIG plane 7
00  // 81 x-1y27 SB_DRIVE plane 8,7
48  // 82 x-1y27 SB_BIG plane 8
12  // 83 x-1y27 SB_BIG plane 8
48  // 84 x-1y27 SB_BIG plane 9
12  // 85 x-1y27 SB_BIG plane 9
00  // 86 x-1y27 SB_DRIVE plane 10,9
48  // 87 x-1y27 SB_BIG plane 10
12  // 88 x-1y27 SB_BIG plane 10
48  // 89 x-1y27 SB_BIG plane 11
12  // 90 x-1y27 SB_BIG plane 11
00  // 91 x-1y27 SB_DRIVE plane 12,11
48  // 92 x-1y27 SB_BIG plane 12
12  // 93 x-1y27 SB_BIG plane 12
A8  // 94 x0y28 SB_SML plane 1
82  // 95 x0y28 SB_SML plane 2,1
2A  // 96 x0y28 SB_SML plane 2
A8  // 97 x0y28 SB_SML plane 3
82  // 98 x0y28 SB_SML plane 4,3
2A  // 99 x0y28 SB_SML plane 4
A8  // 100 x0y28 SB_SML plane 5
82  // 101 x0y28 SB_SML plane 6,5
2A  // 102 x0y28 SB_SML plane 6
A8  // 103 x0y28 SB_SML plane 7
82  // 104 x0y28 SB_SML plane 8,7
2A  // 105 x0y28 SB_SML plane 8
A8  // 106 x0y28 SB_SML plane 9
82  // 107 x0y28 SB_SML plane 10,9
2A  // 108 x0y28 SB_SML plane 10
A8  // 109 x0y28 SB_SML plane 11
82  // 110 x0y28 SB_SML plane 12,11
2A  // 111 x0y28 SB_SML plane 12
48 // -- CRC low byte
6C // -- CRC high byte


// Config Latches on x85y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AD95     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2B // x_sel: 85
0E // y_sel: 27
3B // -- CRC low byte
D2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AD9D
3D // Length: 61
FB // -- CRC low byte
D2 // -- CRC high byte
00  //  0 x85y27 CPE[0]
00  //  1 x85y27 CPE[1]
00  //  2 x85y27 CPE[2]
00  //  3 x85y27 CPE[3]
00  //  4 x85y27 CPE[4]
00  //  5 x85y27 CPE[5]
00  //  6 x85y27 CPE[6]
00  //  7 x85y27 CPE[7]
00  //  8 x85y27 CPE[8]
00  //  9 x85y27 CPE[9]
00  // 10 x85y28 CPE[0]
00  // 11 x85y28 CPE[1]
00  // 12 x85y28 CPE[2]
00  // 13 x85y28 CPE[3]
00  // 14 x85y28 CPE[4]
00  // 15 x85y28 CPE[5]
00  // 16 x85y28 CPE[6]
00  // 17 x85y28 CPE[7]
00  // 18 x85y28 CPE[8]
00  // 19 x85y28 CPE[9]
00  // 20 x86y27 CPE[0]
00  // 21 x86y27 CPE[1]
00  // 22 x86y27 CPE[2]
00  // 23 x86y27 CPE[3]
00  // 24 x86y27 CPE[4]
00  // 25 x86y27 CPE[5]
00  // 26 x86y27 CPE[6]
00  // 27 x86y27 CPE[7]
00  // 28 x86y27 CPE[8]
00  // 29 x86y27 CPE[9]
00  // 30 x86y28 CPE[0]
00  // 31 x86y28 CPE[1]
00  // 32 x86y28 CPE[2]
00  // 33 x86y28 CPE[3]
00  // 34 x86y28 CPE[4]
00  // 35 x86y28 CPE[5]
00  // 36 x86y28 CPE[6]
00  // 37 x86y28 CPE[7]
00  // 38 x86y28 CPE[8]
00  // 39 x86y28 CPE[9]
00  // 40 x85y27 INMUX plane 2,1
00  // 41 x85y27 INMUX plane 4,3
00  // 42 x85y27 INMUX plane 6,5
00  // 43 x85y27 INMUX plane 8,7
00  // 44 x85y27 INMUX plane 10,9
00  // 45 x85y27 INMUX plane 12,11
00  // 46 x85y28 INMUX plane 2,1
00  // 47 x85y28 INMUX plane 4,3
00  // 48 x85y28 INMUX plane 6,5
00  // 49 x85y28 INMUX plane 8,7
00  // 50 x85y28 INMUX plane 10,9
00  // 51 x85y28 INMUX plane 12,11
00  // 52 x86y27 INMUX plane 2,1
00  // 53 x86y27 INMUX plane 4,3
00  // 54 x86y27 INMUX plane 6,5
00  // 55 x86y27 INMUX plane 8,7
00  // 56 x86y27 INMUX plane 10,9
00  // 57 x86y27 INMUX plane 12,11
00  // 58 x86y28 INMUX plane 2,1
00  // 59 x86y28 INMUX plane 4,3
02  // 60 x86y28 INMUX plane 6,5
24 // -- CRC low byte
7A // -- CRC high byte


// Config Latches on x87y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 ADE0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2C // x_sel: 87
0E // y_sel: 27
33 // -- CRC low byte
9F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 ADE8
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x87y27 CPE[0]
00  //  1 x87y27 CPE[1]
00  //  2 x87y27 CPE[2]
00  //  3 x87y27 CPE[3]
00  //  4 x87y27 CPE[4]
00  //  5 x87y27 CPE[5]
00  //  6 x87y27 CPE[6]
00  //  7 x87y27 CPE[7]
00  //  8 x87y27 CPE[8]
00  //  9 x87y27 CPE[9]
00  // 10 x87y28 CPE[0]
00  // 11 x87y28 CPE[1]
00  // 12 x87y28 CPE[2]
00  // 13 x87y28 CPE[3]
00  // 14 x87y28 CPE[4]
00  // 15 x87y28 CPE[5]
00  // 16 x87y28 CPE[6]
00  // 17 x87y28 CPE[7]
00  // 18 x87y28 CPE[8]
00  // 19 x87y28 CPE[9]
00  // 20 x88y27 CPE[0]
00  // 21 x88y27 CPE[1]
00  // 22 x88y27 CPE[2]
00  // 23 x88y27 CPE[3]
00  // 24 x88y27 CPE[4]
00  // 25 x88y27 CPE[5]
00  // 26 x88y27 CPE[6]
00  // 27 x88y27 CPE[7]
00  // 28 x88y27 CPE[8]
00  // 29 x88y27 CPE[9]
00  // 30 x88y28 CPE[0]
00  // 31 x88y28 CPE[1]
00  // 32 x88y28 CPE[2]
00  // 33 x88y28 CPE[3]
00  // 34 x88y28 CPE[4]
00  // 35 x88y28 CPE[5]
00  // 36 x88y28 CPE[6]
00  // 37 x88y28 CPE[7]
00  // 38 x88y28 CPE[8]
00  // 39 x88y28 CPE[9]
00  // 40 x87y27 INMUX plane 2,1
00  // 41 x87y27 INMUX plane 4,3
00  // 42 x87y27 INMUX plane 6,5
00  // 43 x87y27 INMUX plane 8,7
00  // 44 x87y27 INMUX plane 10,9
00  // 45 x87y27 INMUX plane 12,11
00  // 46 x87y28 INMUX plane 2,1
00  // 47 x87y28 INMUX plane 4,3
00  // 48 x87y28 INMUX plane 6,5
00  // 49 x87y28 INMUX plane 8,7
00  // 50 x87y28 INMUX plane 10,9
00  // 51 x87y28 INMUX plane 12,11
00  // 52 x88y27 INMUX plane 2,1
00  // 53 x88y27 INMUX plane 4,3
00  // 54 x88y27 INMUX plane 6,5
00  // 55 x88y27 INMUX plane 8,7
00  // 56 x88y27 INMUX plane 10,9
00  // 57 x88y27 INMUX plane 12,11
00  // 58 x88y28 INMUX plane 2,1
00  // 59 x88y28 INMUX plane 4,3
00  // 60 x88y28 INMUX plane 6,5
00  // 61 x88y28 INMUX plane 8,7
00  // 62 x88y28 INMUX plane 10,9
00  // 63 x88y28 INMUX plane 12,11
00  // 64 x87y27 SB_BIG plane 1
00  // 65 x87y27 SB_BIG plane 1
00  // 66 x87y27 SB_DRIVE plane 2,1
00  // 67 x87y27 SB_BIG plane 2
00  // 68 x87y27 SB_BIG plane 2
00  // 69 x87y27 SB_BIG plane 3
00  // 70 x87y27 SB_BIG plane 3
00  // 71 x87y27 SB_DRIVE plane 4,3
00  // 72 x87y27 SB_BIG plane 4
00  // 73 x87y27 SB_BIG plane 4
00  // 74 x87y27 SB_BIG plane 5
00  // 75 x87y27 SB_BIG plane 5
00  // 76 x87y27 SB_DRIVE plane 6,5
00  // 77 x87y27 SB_BIG plane 6
00  // 78 x87y27 SB_BIG plane 6
00  // 79 x87y27 SB_BIG plane 7
00  // 80 x87y27 SB_BIG plane 7
00  // 81 x87y27 SB_DRIVE plane 8,7
00  // 82 x87y27 SB_BIG plane 8
00  // 83 x87y27 SB_BIG plane 8
00  // 84 x87y27 SB_BIG plane 9
00  // 85 x87y27 SB_BIG plane 9
00  // 86 x87y27 SB_DRIVE plane 10,9
00  // 87 x87y27 SB_BIG plane 10
00  // 88 x87y27 SB_BIG plane 10
00  // 89 x87y27 SB_BIG plane 11
00  // 90 x87y27 SB_BIG plane 11
00  // 91 x87y27 SB_DRIVE plane 12,11
00  // 92 x87y27 SB_BIG plane 12
00  // 93 x87y27 SB_BIG plane 12
00  // 94 x88y28 SB_SML plane 1
00  // 95 x88y28 SB_SML plane 2,1
00  // 96 x88y28 SB_SML plane 2
00  // 97 x88y28 SB_SML plane 3
00  // 98 x88y28 SB_SML plane 4,3
00  // 99 x88y28 SB_SML plane 4
80  // 100 x88y28 SB_SML plane 5
01  // 101 x88y28 SB_SML plane 6,5
00  // 102 x88y28 SB_SML plane 6
00  // 103 x88y28 SB_SML plane 7
00  // 104 x88y28 SB_SML plane 8,7
00  // 105 x88y28 SB_SML plane 8
00  // 106 x88y28 SB_SML plane 9
20  // 107 x88y28 SB_SML plane 10,9
1A  // 108 x88y28 SB_SML plane 10
D2 // -- CRC low byte
D7 // -- CRC high byte


// Config Latches on x89y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AE5B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
0E // y_sel: 27
EB // -- CRC low byte
86 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AE63
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x89y27 CPE[0]  _a656  C_///OR/
00  //  1 x89y27 CPE[1]
00  //  2 x89y27 CPE[2]
00  //  3 x89y27 CPE[3]
00  //  4 x89y27 CPE[4]
00  //  5 x89y27 CPE[5]
00  //  6 x89y27 CPE[6]
00  //  7 x89y27 CPE[7]
00  //  8 x89y27 CPE[8]
00  //  9 x89y27 CPE[9]
00  // 10 x89y28 CPE[0]
00  // 11 x89y28 CPE[1]
00  // 12 x89y28 CPE[2]
00  // 13 x89y28 CPE[3]
00  // 14 x89y28 CPE[4]
00  // 15 x89y28 CPE[5]
00  // 16 x89y28 CPE[6]
00  // 17 x89y28 CPE[7]
00  // 18 x89y28 CPE[8]
00  // 19 x89y28 CPE[9]
00  // 20 x90y27 CPE[0]  _a493  C_AND/D///    
00  // 21 x90y27 CPE[1]
00  // 22 x90y27 CPE[2]
00  // 23 x90y27 CPE[3]
00  // 24 x90y27 CPE[4]
00  // 25 x90y27 CPE[5]
00  // 26 x90y27 CPE[6]
00  // 27 x90y27 CPE[7]
00  // 28 x90y27 CPE[8]
00  // 29 x90y27 CPE[9]
00  // 30 x90y28 CPE[0]  _a366  C_AND/D///    
00  // 31 x90y28 CPE[1]
00  // 32 x90y28 CPE[2]
00  // 33 x90y28 CPE[3]
00  // 34 x90y28 CPE[4]
00  // 35 x90y28 CPE[5]
00  // 36 x90y28 CPE[6]
00  // 37 x90y28 CPE[7]
00  // 38 x90y28 CPE[8]
00  // 39 x90y28 CPE[9]
25  // 40 x89y27 INMUX plane 2,1
00  // 41 x89y27 INMUX plane 4,3
00  // 42 x89y27 INMUX plane 6,5
00  // 43 x89y27 INMUX plane 8,7
00  // 44 x89y27 INMUX plane 10,9
01  // 45 x89y27 INMUX plane 12,11
00  // 46 x89y28 INMUX plane 2,1
00  // 47 x89y28 INMUX plane 4,3
00  // 48 x89y28 INMUX plane 6,5
00  // 49 x89y28 INMUX plane 8,7
00  // 50 x89y28 INMUX plane 10,9
00  // 51 x89y28 INMUX plane 12,11
28  // 52 x90y27 INMUX plane 2,1
00  // 53 x90y27 INMUX plane 4,3
71  // 54 x90y27 INMUX plane 6,5
00  // 55 x90y27 INMUX plane 8,7
79  // 56 x90y27 INMUX plane 10,9
08  // 57 x90y27 INMUX plane 12,11
2A  // 58 x90y28 INMUX plane 2,1
00  // 59 x90y28 INMUX plane 4,3
70  // 60 x90y28 INMUX plane 6,5
00  // 61 x90y28 INMUX plane 8,7
79  // 62 x90y28 INMUX plane 10,9
C4  // 63 x90y28 INMUX plane 12,11
48  // 64 x90y28 SB_BIG plane 1
12  // 65 x90y28 SB_BIG plane 1
00  // 66 x90y28 SB_DRIVE plane 2,1
00  // 67 x90y28 SB_BIG plane 2
00  // 68 x90y28 SB_BIG plane 2
48  // 69 x90y28 SB_BIG plane 3
12  // 70 x90y28 SB_BIG plane 3
00  // 71 x90y28 SB_DRIVE plane 4,3
48  // 72 x90y28 SB_BIG plane 4
12  // 73 x90y28 SB_BIG plane 4
08  // 74 x90y28 SB_BIG plane 5
12  // 75 x90y28 SB_BIG plane 5
00  // 76 x90y28 SB_DRIVE plane 6,5
00  // 77 x90y28 SB_BIG plane 6
00  // 78 x90y28 SB_BIG plane 6
48  // 79 x90y28 SB_BIG plane 7
12  // 80 x90y28 SB_BIG plane 7
00  // 81 x90y28 SB_DRIVE plane 8,7
48  // 82 x90y28 SB_BIG plane 8
12  // 83 x90y28 SB_BIG plane 8
09  // 84 x90y28 SB_BIG plane 9
01  // 85 x90y28 SB_BIG plane 9
00  // 86 x90y28 SB_DRIVE plane 10,9
00  // 87 x90y28 SB_BIG plane 10
00  // 88 x90y28 SB_BIG plane 10
00  // 89 x90y28 SB_BIG plane 11
00  // 90 x90y28 SB_BIG plane 11
00  // 91 x90y28 SB_DRIVE plane 12,11
00  // 92 x90y28 SB_BIG plane 12
00  // 93 x90y28 SB_BIG plane 12
A8  // 94 x89y27 SB_SML plane 1
02  // 95 x89y27 SB_SML plane 2,1
00  // 96 x89y27 SB_SML plane 2
A8  // 97 x89y27 SB_SML plane 3
82  // 98 x89y27 SB_SML plane 4,3
2A  // 99 x89y27 SB_SML plane 4
A8  // 100 x89y27 SB_SML plane 5
02  // 101 x89y27 SB_SML plane 6,5
00  // 102 x89y27 SB_SML plane 6
88  // 103 x89y27 SB_SML plane 7
82  // 104 x89y27 SB_SML plane 8,7
2A  // 105 x89y27 SB_SML plane 8
0C  // 106 x89y27 SB_SML plane 9
00  // 107 x89y27 SB_SML plane 10,9
00  // 108 x89y27 SB_SML plane 10
69  // 109 x89y27 SB_SML plane 11
00  // 110 x89y27 SB_SML plane 12,11
06  // 111 x89y27 SB_SML plane 12
86 // -- CRC low byte
0C // -- CRC high byte


// Config Latches on x91y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AED9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
0E // y_sel: 27
83 // -- CRC low byte
AC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AEE1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x91y27 CPE[0]  _a220  C_AND////    _a556  C_///AND/D
00  //  1 x91y27 CPE[1]
00  //  2 x91y27 CPE[2]
00  //  3 x91y27 CPE[3]
00  //  4 x91y27 CPE[4]
00  //  5 x91y27 CPE[5]
00  //  6 x91y27 CPE[6]
00  //  7 x91y27 CPE[7]
00  //  8 x91y27 CPE[8]
00  //  9 x91y27 CPE[9]
00  // 10 x91y28 CPE[0]  _a492  C_///AND/D
00  // 11 x91y28 CPE[1]
00  // 12 x91y28 CPE[2]
00  // 13 x91y28 CPE[3]
00  // 14 x91y28 CPE[4]
00  // 15 x91y28 CPE[5]
00  // 16 x91y28 CPE[6]
00  // 17 x91y28 CPE[7]
00  // 18 x91y28 CPE[8]
00  // 19 x91y28 CPE[9]
00  // 20 x92y27 CPE[0]  _a8  C_AND////    
00  // 21 x92y27 CPE[1]
00  // 22 x92y27 CPE[2]
00  // 23 x92y27 CPE[3]
00  // 24 x92y27 CPE[4]
00  // 25 x92y27 CPE[5]
00  // 26 x92y27 CPE[6]
00  // 27 x92y27 CPE[7]
00  // 28 x92y27 CPE[8]
00  // 29 x92y27 CPE[9]
00  // 30 x92y28 CPE[0]
00  // 31 x92y28 CPE[1]
00  // 32 x92y28 CPE[2]
00  // 33 x92y28 CPE[3]
00  // 34 x92y28 CPE[4]
00  // 35 x92y28 CPE[5]
00  // 36 x92y28 CPE[6]
00  // 37 x92y28 CPE[7]
00  // 38 x92y28 CPE[8]
00  // 39 x92y28 CPE[9]
18  // 40 x91y27 INMUX plane 2,1
08  // 41 x91y27 INMUX plane 4,3
2C  // 42 x91y27 INMUX plane 6,5
31  // 43 x91y27 INMUX plane 8,7
20  // 44 x91y27 INMUX plane 10,9
01  // 45 x91y27 INMUX plane 12,11
18  // 46 x91y28 INMUX plane 2,1
00  // 47 x91y28 INMUX plane 4,3
00  // 48 x91y28 INMUX plane 6,5
00  // 49 x91y28 INMUX plane 8,7
30  // 50 x91y28 INMUX plane 10,9
20  // 51 x91y28 INMUX plane 12,11
3F  // 52 x92y27 INMUX plane 2,1
02  // 53 x92y27 INMUX plane 4,3
95  // 54 x92y27 INMUX plane 6,5
41  // 55 x92y27 INMUX plane 8,7
94  // 56 x92y27 INMUX plane 10,9
40  // 57 x92y27 INMUX plane 12,11
00  // 58 x92y28 INMUX plane 2,1
08  // 59 x92y28 INMUX plane 4,3
A8  // 60 x92y28 INMUX plane 6,5
40  // 61 x92y28 INMUX plane 8,7
81  // 62 x92y28 INMUX plane 10,9
40  // 63 x92y28 INMUX plane 12,11
48  // 64 x91y27 SB_BIG plane 1
12  // 65 x91y27 SB_BIG plane 1
00  // 66 x91y27 SB_DRIVE plane 2,1
48  // 67 x91y27 SB_BIG plane 2
32  // 68 x91y27 SB_BIG plane 2
48  // 69 x91y27 SB_BIG plane 3
12  // 70 x91y27 SB_BIG plane 3
00  // 71 x91y27 SB_DRIVE plane 4,3
00  // 72 x91y27 SB_BIG plane 4
00  // 73 x91y27 SB_BIG plane 4
41  // 74 x91y27 SB_BIG plane 5
12  // 75 x91y27 SB_BIG plane 5
00  // 76 x91y27 SB_DRIVE plane 6,5
52  // 77 x91y27 SB_BIG plane 6
26  // 78 x91y27 SB_BIG plane 6
02  // 79 x91y27 SB_BIG plane 7
12  // 80 x91y27 SB_BIG plane 7
00  // 81 x91y27 SB_DRIVE plane 8,7
00  // 82 x91y27 SB_BIG plane 8
00  // 83 x91y27 SB_BIG plane 8
00  // 84 x91y27 SB_BIG plane 9
20  // 85 x91y27 SB_BIG plane 9
00  // 86 x91y27 SB_DRIVE plane 10,9
00  // 87 x91y27 SB_BIG plane 10
00  // 88 x91y27 SB_BIG plane 10
00  // 89 x91y27 SB_BIG plane 11
00  // 90 x91y27 SB_BIG plane 11
00  // 91 x91y27 SB_DRIVE plane 12,11
00  // 92 x91y27 SB_BIG plane 12
00  // 93 x91y27 SB_BIG plane 12
A8  // 94 x92y28 SB_SML plane 1
83  // 95 x92y28 SB_SML plane 2,1
2A  // 96 x92y28 SB_SML plane 2
A8  // 97 x92y28 SB_SML plane 3
02  // 98 x92y28 SB_SML plane 4,3
00  // 99 x92y28 SB_SML plane 4
28  // 100 x92y28 SB_SML plane 5
82  // 101 x92y28 SB_SML plane 6,5
2A  // 102 x92y28 SB_SML plane 6
A8  // 103 x92y28 SB_SML plane 7
02  // 104 x92y28 SB_SML plane 8,7
00  // 105 x92y28 SB_SML plane 8
00  // 106 x92y28 SB_SML plane 9
00  // 107 x92y28 SB_SML plane 10,9
00  // 108 x92y28 SB_SML plane 10
00  // 109 x92y28 SB_SML plane 11
90  // 110 x92y28 SB_SML plane 12,11
04  // 111 x92y28 SB_SML plane 12
29 // -- CRC low byte
5A // -- CRC high byte


// Config Latches on x93y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AF57     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
0E // y_sel: 27
5B // -- CRC low byte
B5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AF5F
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x93y27 CPE[0]  _a77  C_///AND/D
00  //  1 x93y27 CPE[1]
00  //  2 x93y27 CPE[2]
00  //  3 x93y27 CPE[3]
00  //  4 x93y27 CPE[4]
00  //  5 x93y27 CPE[5]
00  //  6 x93y27 CPE[6]
00  //  7 x93y27 CPE[7]
00  //  8 x93y27 CPE[8]
00  //  9 x93y27 CPE[9]
00  // 10 x93y28 CPE[0]  _a74  C_AND/D///    
00  // 11 x93y28 CPE[1]
00  // 12 x93y28 CPE[2]
00  // 13 x93y28 CPE[3]
00  // 14 x93y28 CPE[4]
00  // 15 x93y28 CPE[5]
00  // 16 x93y28 CPE[6]
00  // 17 x93y28 CPE[7]
00  // 18 x93y28 CPE[8]
00  // 19 x93y28 CPE[9]
00  // 20 x94y27 CPE[0]
00  // 21 x94y27 CPE[1]
00  // 22 x94y27 CPE[2]
00  // 23 x94y27 CPE[3]
00  // 24 x94y27 CPE[4]
00  // 25 x94y27 CPE[5]
00  // 26 x94y27 CPE[6]
00  // 27 x94y27 CPE[7]
00  // 28 x94y27 CPE[8]
00  // 29 x94y27 CPE[9]
00  // 30 x94y28 CPE[0]
00  // 31 x94y28 CPE[1]
00  // 32 x94y28 CPE[2]
00  // 33 x94y28 CPE[3]
00  // 34 x94y28 CPE[4]
00  // 35 x94y28 CPE[5]
00  // 36 x94y28 CPE[6]
00  // 37 x94y28 CPE[7]
00  // 38 x94y28 CPE[8]
00  // 39 x94y28 CPE[9]
03  // 40 x93y27 INMUX plane 2,1
07  // 41 x93y27 INMUX plane 4,3
01  // 42 x93y27 INMUX plane 6,5
01  // 43 x93y27 INMUX plane 8,7
19  // 44 x93y27 INMUX plane 10,9
2C  // 45 x93y27 INMUX plane 12,11
01  // 46 x93y28 INMUX plane 2,1
00  // 47 x93y28 INMUX plane 4,3
1B  // 48 x93y28 INMUX plane 6,5
28  // 49 x93y28 INMUX plane 8,7
19  // 50 x93y28 INMUX plane 10,9
08  // 51 x93y28 INMUX plane 12,11
20  // 52 x94y27 INMUX plane 2,1
00  // 53 x94y27 INMUX plane 4,3
53  // 54 x94y27 INMUX plane 6,5
00  // 55 x94y27 INMUX plane 8,7
69  // 56 x94y27 INMUX plane 10,9
00  // 57 x94y27 INMUX plane 12,11
00  // 58 x94y28 INMUX plane 2,1
00  // 59 x94y28 INMUX plane 4,3
50  // 60 x94y28 INMUX plane 6,5
00  // 61 x94y28 INMUX plane 8,7
48  // 62 x94y28 INMUX plane 10,9
00  // 63 x94y28 INMUX plane 12,11
48  // 64 x94y28 SB_BIG plane 1
12  // 65 x94y28 SB_BIG plane 1
00  // 66 x94y28 SB_DRIVE plane 2,1
48  // 67 x94y28 SB_BIG plane 2
12  // 68 x94y28 SB_BIG plane 2
00  // 69 x94y28 SB_BIG plane 3
00  // 70 x94y28 SB_BIG plane 3
00  // 71 x94y28 SB_DRIVE plane 4,3
00  // 72 x94y28 SB_BIG plane 4
00  // 73 x94y28 SB_BIG plane 4
48  // 74 x94y28 SB_BIG plane 5
32  // 75 x94y28 SB_BIG plane 5
00  // 76 x94y28 SB_DRIVE plane 6,5
52  // 77 x94y28 SB_BIG plane 6
16  // 78 x94y28 SB_BIG plane 6
00  // 79 x94y28 SB_BIG plane 7
00  // 80 x94y28 SB_BIG plane 7
00  // 81 x94y28 SB_DRIVE plane 8,7
00  // 82 x94y28 SB_BIG plane 8
00  // 83 x94y28 SB_BIG plane 8
00  // 84 x94y28 SB_BIG plane 9
00  // 85 x94y28 SB_BIG plane 9
00  // 86 x94y28 SB_DRIVE plane 10,9
00  // 87 x94y28 SB_BIG plane 10
00  // 88 x94y28 SB_BIG plane 10
00  // 89 x94y28 SB_BIG plane 11
00  // 90 x94y28 SB_BIG plane 11
00  // 91 x94y28 SB_DRIVE plane 12,11
00  // 92 x94y28 SB_BIG plane 12
00  // 93 x94y28 SB_BIG plane 12
88  // 94 x93y27 SB_SML plane 1
82  // 95 x93y27 SB_SML plane 2,1
0A  // 96 x93y27 SB_SML plane 2
00  // 97 x93y27 SB_SML plane 3
01  // 98 x93y27 SB_SML plane 4,3
00  // 99 x93y27 SB_SML plane 4
B1  // 100 x93y27 SB_SML plane 5
82  // 101 x93y27 SB_SML plane 6,5
34  // 102 x93y27 SB_SML plane 6
00  // 103 x93y27 SB_SML plane 7
00  // 104 x93y27 SB_SML plane 8,7
00  // 105 x93y27 SB_SML plane 8
49  // 106 x93y27 SB_SML plane 9
00  // 107 x93y27 SB_SML plane 10,9
10  // 108 x93y27 SB_SML plane 10
EB // -- CRC low byte
CA // -- CRC high byte


// Config Latches on x95y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AFD2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
0E // y_sel: 27
02 // -- CRC low byte
A3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AFDA
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x95y27 CPE[0]  _a591  C_AND/D///    
00  //  1 x95y27 CPE[1]
00  //  2 x95y27 CPE[2]
00  //  3 x95y27 CPE[3]
00  //  4 x95y27 CPE[4]
00  //  5 x95y27 CPE[5]
00  //  6 x95y27 CPE[6]
00  //  7 x95y27 CPE[7]
00  //  8 x95y27 CPE[8]
00  //  9 x95y27 CPE[9]
00  // 10 x95y28 CPE[0]  net1 = net2: _a546  C_AND/D//AND/D
00  // 11 x95y28 CPE[1]
00  // 12 x95y28 CPE[2]
00  // 13 x95y28 CPE[3]
00  // 14 x95y28 CPE[4]
00  // 15 x95y28 CPE[5]
00  // 16 x95y28 CPE[6]
00  // 17 x95y28 CPE[7]
00  // 18 x95y28 CPE[8]
00  // 19 x95y28 CPE[9]
00  // 20 x96y27 CPE[0]  _a547  C_///AND/D
00  // 21 x96y27 CPE[1]
00  // 22 x96y27 CPE[2]
00  // 23 x96y27 CPE[3]
00  // 24 x96y27 CPE[4]
00  // 25 x96y27 CPE[5]
00  // 26 x96y27 CPE[6]
00  // 27 x96y27 CPE[7]
00  // 28 x96y27 CPE[8]
00  // 29 x96y27 CPE[9]
00  // 30 x96y28 CPE[0]
00  // 31 x96y28 CPE[1]
00  // 32 x96y28 CPE[2]
00  // 33 x96y28 CPE[3]
00  // 34 x96y28 CPE[4]
00  // 35 x96y28 CPE[5]
00  // 36 x96y28 CPE[6]
00  // 37 x96y28 CPE[7]
00  // 38 x96y28 CPE[8]
00  // 39 x96y28 CPE[9]
00  // 40 x95y27 INMUX plane 2,1
00  // 41 x95y27 INMUX plane 4,3
0B  // 42 x95y27 INMUX plane 6,5
00  // 43 x95y27 INMUX plane 8,7
28  // 44 x95y27 INMUX plane 10,9
0C  // 45 x95y27 INMUX plane 12,11
23  // 46 x95y28 INMUX plane 2,1
00  // 47 x95y28 INMUX plane 4,3
34  // 48 x95y28 INMUX plane 6,5
00  // 49 x95y28 INMUX plane 8,7
09  // 50 x95y28 INMUX plane 10,9
05  // 51 x95y28 INMUX plane 12,11
03  // 52 x96y27 INMUX plane 2,1
01  // 53 x96y27 INMUX plane 4,3
02  // 54 x96y27 INMUX plane 6,5
49  // 55 x96y27 INMUX plane 8,7
01  // 56 x96y27 INMUX plane 10,9
84  // 57 x96y27 INMUX plane 12,11
00  // 58 x96y28 INMUX plane 2,1
00  // 59 x96y28 INMUX plane 4,3
00  // 60 x96y28 INMUX plane 6,5
80  // 61 x96y28 INMUX plane 8,7
08  // 62 x96y28 INMUX plane 10,9
80  // 63 x96y28 INMUX plane 12,11
D1  // 64 x95y27 SB_BIG plane 1
34  // 65 x95y27 SB_BIG plane 1
00  // 66 x95y27 SB_DRIVE plane 2,1
52  // 67 x95y27 SB_BIG plane 2
15  // 68 x95y27 SB_BIG plane 2
08  // 69 x95y27 SB_BIG plane 3
00  // 70 x95y27 SB_BIG plane 3
00  // 71 x95y27 SB_DRIVE plane 4,3
81  // 72 x95y27 SB_BIG plane 4
00  // 73 x95y27 SB_BIG plane 4
88  // 74 x95y27 SB_BIG plane 5
02  // 75 x95y27 SB_BIG plane 5
00  // 76 x95y27 SB_DRIVE plane 6,5
48  // 77 x95y27 SB_BIG plane 6
11  // 78 x95y27 SB_BIG plane 6
98  // 79 x95y27 SB_BIG plane 7
14  // 80 x95y27 SB_BIG plane 7
00  // 81 x95y27 SB_DRIVE plane 8,7
00  // 82 x95y27 SB_BIG plane 8
00  // 83 x95y27 SB_BIG plane 8
41  // 84 x95y27 SB_BIG plane 9
01  // 85 x95y27 SB_BIG plane 9
00  // 86 x95y27 SB_DRIVE plane 10,9
09  // 87 x95y27 SB_BIG plane 10
01  // 88 x95y27 SB_BIG plane 10
00  // 89 x95y27 SB_BIG plane 11
00  // 90 x95y27 SB_BIG plane 11
00  // 91 x95y27 SB_DRIVE plane 12,11
00  // 92 x95y27 SB_BIG plane 12
00  // 93 x95y27 SB_BIG plane 12
4E  // 94 x96y28 SB_SML plane 1
65  // 95 x96y28 SB_SML plane 2,1
53  // 96 x96y28 SB_SML plane 2
A8  // 97 x96y28 SB_SML plane 3
02  // 98 x96y28 SB_SML plane 4,3
04  // 99 x96y28 SB_SML plane 4
34  // 100 x96y28 SB_SML plane 5
87  // 101 x96y28 SB_SML plane 6,5
02  // 102 x96y28 SB_SML plane 6
A8  // 103 x96y28 SB_SML plane 7
02  // 104 x96y28 SB_SML plane 8,7
00  // 105 x96y28 SB_SML plane 8
4E  // 106 x96y28 SB_SML plane 9
60  // 107 x96y28 SB_SML plane 10,9
20  // 108 x96y28 SB_SML plane 10
12 // -- CRC low byte
8E // -- CRC high byte


// Config Latches on x97y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B04D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
0E // y_sel: 27
DA // -- CRC low byte
BA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B055
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x97y27 CPE[0]  _a104  C_MX2a/D///    
00  //  1 x97y27 CPE[1]
00  //  2 x97y27 CPE[2]
00  //  3 x97y27 CPE[3]
00  //  4 x97y27 CPE[4]
00  //  5 x97y27 CPE[5]
00  //  6 x97y27 CPE[6]
00  //  7 x97y27 CPE[7]
00  //  8 x97y27 CPE[8]
00  //  9 x97y27 CPE[9]
00  // 10 x97y28 CPE[0]  _a93  C_AND/D///    
00  // 11 x97y28 CPE[1]
00  // 12 x97y28 CPE[2]
00  // 13 x97y28 CPE[3]
00  // 14 x97y28 CPE[4]
00  // 15 x97y28 CPE[5]
00  // 16 x97y28 CPE[6]
00  // 17 x97y28 CPE[7]
00  // 18 x97y28 CPE[8]
00  // 19 x97y28 CPE[9]
00  // 20 x98y27 CPE[0]  _a101  C_MX2a/D///    
00  // 21 x98y27 CPE[1]
00  // 22 x98y27 CPE[2]
00  // 23 x98y27 CPE[3]
00  // 24 x98y27 CPE[4]
00  // 25 x98y27 CPE[5]
00  // 26 x98y27 CPE[6]
00  // 27 x98y27 CPE[7]
00  // 28 x98y27 CPE[8]
00  // 29 x98y27 CPE[9]
00  // 30 x98y28 CPE[0]  _a587  C_AND/D///    
00  // 31 x98y28 CPE[1]
00  // 32 x98y28 CPE[2]
00  // 33 x98y28 CPE[3]
00  // 34 x98y28 CPE[4]
00  // 35 x98y28 CPE[5]
00  // 36 x98y28 CPE[6]
00  // 37 x98y28 CPE[7]
00  // 38 x98y28 CPE[8]
00  // 39 x98y28 CPE[9]
23  // 40 x97y27 INMUX plane 2,1
12  // 41 x97y27 INMUX plane 4,3
35  // 42 x97y27 INMUX plane 6,5
01  // 43 x97y27 INMUX plane 8,7
31  // 44 x97y27 INMUX plane 10,9
24  // 45 x97y27 INMUX plane 12,11
30  // 46 x97y28 INMUX plane 2,1
07  // 47 x97y28 INMUX plane 4,3
15  // 48 x97y28 INMUX plane 6,5
38  // 49 x97y28 INMUX plane 8,7
08  // 50 x97y28 INMUX plane 10,9
0D  // 51 x97y28 INMUX plane 12,11
24  // 52 x98y27 INMUX plane 2,1
00  // 53 x98y27 INMUX plane 4,3
1D  // 54 x98y27 INMUX plane 6,5
00  // 55 x98y27 INMUX plane 8,7
20  // 56 x98y27 INMUX plane 10,9
04  // 57 x98y27 INMUX plane 12,11
11  // 58 x98y28 INMUX plane 2,1
28  // 59 x98y28 INMUX plane 4,3
03  // 60 x98y28 INMUX plane 6,5
30  // 61 x98y28 INMUX plane 8,7
10  // 62 x98y28 INMUX plane 10,9
04  // 63 x98y28 INMUX plane 12,11
48  // 64 x98y28 SB_BIG plane 1
10  // 65 x98y28 SB_BIG plane 1
00  // 66 x98y28 SB_DRIVE plane 2,1
48  // 67 x98y28 SB_BIG plane 2
12  // 68 x98y28 SB_BIG plane 2
48  // 69 x98y28 SB_BIG plane 3
12  // 70 x98y28 SB_BIG plane 3
00  // 71 x98y28 SB_DRIVE plane 4,3
48  // 72 x98y28 SB_BIG plane 4
12  // 73 x98y28 SB_BIG plane 4
48  // 74 x98y28 SB_BIG plane 5
12  // 75 x98y28 SB_BIG plane 5
00  // 76 x98y28 SB_DRIVE plane 6,5
08  // 77 x98y28 SB_BIG plane 6
00  // 78 x98y28 SB_BIG plane 6
48  // 79 x98y28 SB_BIG plane 7
12  // 80 x98y28 SB_BIG plane 7
00  // 81 x98y28 SB_DRIVE plane 8,7
C1  // 82 x98y28 SB_BIG plane 8
24  // 83 x98y28 SB_BIG plane 8
48  // 84 x98y28 SB_BIG plane 9
13  // 85 x98y28 SB_BIG plane 9
00  // 86 x98y28 SB_DRIVE plane 10,9
8C  // 87 x98y28 SB_BIG plane 10
26  // 88 x98y28 SB_BIG plane 10
48  // 89 x98y28 SB_BIG plane 11
12  // 90 x98y28 SB_BIG plane 11
00  // 91 x98y28 SB_DRIVE plane 12,11
48  // 92 x98y28 SB_BIG plane 12
12  // 93 x98y28 SB_BIG plane 12
A8  // 94 x97y27 SB_SML plane 1
12  // 95 x97y27 SB_SML plane 2,1
22  // 96 x97y27 SB_SML plane 2
A8  // 97 x97y27 SB_SML plane 3
82  // 98 x97y27 SB_SML plane 4,3
2A  // 99 x97y27 SB_SML plane 4
58  // 100 x97y27 SB_SML plane 5
83  // 101 x97y27 SB_SML plane 6,5
2A  // 102 x97y27 SB_SML plane 6
88  // 103 x97y27 SB_SML plane 7
82  // 104 x97y27 SB_SML plane 8,7
2A  // 105 x97y27 SB_SML plane 8
6E  // 106 x97y27 SB_SML plane 9
85  // 107 x97y27 SB_SML plane 10,9
2C  // 108 x97y27 SB_SML plane 10
A8  // 109 x97y27 SB_SML plane 11
E2  // 110 x97y27 SB_SML plane 12,11
56  // 111 x97y27 SB_SML plane 12
B3 // -- CRC low byte
F6 // -- CRC high byte


// Config Latches on x99y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B0CB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
0E // y_sel: 27
B2 // -- CRC low byte
90 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B0D3
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x99y27 CPE[0]  _a584  C_AND/D///    
00  //  1 x99y27 CPE[1]
00  //  2 x99y27 CPE[2]
00  //  3 x99y27 CPE[3]
00  //  4 x99y27 CPE[4]
00  //  5 x99y27 CPE[5]
00  //  6 x99y27 CPE[6]
00  //  7 x99y27 CPE[7]
00  //  8 x99y27 CPE[8]
00  //  9 x99y27 CPE[9]
00  // 10 x99y28 CPE[0]
00  // 11 x99y28 CPE[1]
00  // 12 x99y28 CPE[2]
00  // 13 x99y28 CPE[3]
00  // 14 x99y28 CPE[4]
00  // 15 x99y28 CPE[5]
00  // 16 x99y28 CPE[6]
00  // 17 x99y28 CPE[7]
00  // 18 x99y28 CPE[8]
00  // 19 x99y28 CPE[9]
00  // 20 x100y27 CPE[0]
00  // 21 x100y27 CPE[1]
00  // 22 x100y27 CPE[2]
00  // 23 x100y27 CPE[3]
00  // 24 x100y27 CPE[4]
00  // 25 x100y27 CPE[5]
00  // 26 x100y27 CPE[6]
00  // 27 x100y27 CPE[7]
00  // 28 x100y27 CPE[8]
00  // 29 x100y27 CPE[9]
00  // 30 x100y28 CPE[0]  _a68  C_AND/D///    
00  // 31 x100y28 CPE[1]
00  // 32 x100y28 CPE[2]
00  // 33 x100y28 CPE[3]
00  // 34 x100y28 CPE[4]
00  // 35 x100y28 CPE[5]
00  // 36 x100y28 CPE[6]
00  // 37 x100y28 CPE[7]
00  // 38 x100y28 CPE[8]
00  // 39 x100y28 CPE[9]
08  // 40 x99y27 INMUX plane 2,1
00  // 41 x99y27 INMUX plane 4,3
05  // 42 x99y27 INMUX plane 6,5
08  // 43 x99y27 INMUX plane 8,7
20  // 44 x99y27 INMUX plane 10,9
14  // 45 x99y27 INMUX plane 12,11
00  // 46 x99y28 INMUX plane 2,1
00  // 47 x99y28 INMUX plane 4,3
05  // 48 x99y28 INMUX plane 6,5
08  // 49 x99y28 INMUX plane 8,7
18  // 50 x99y28 INMUX plane 10,9
24  // 51 x99y28 INMUX plane 12,11
08  // 52 x100y27 INMUX plane 2,1
00  // 53 x100y27 INMUX plane 4,3
12  // 54 x100y27 INMUX plane 6,5
40  // 55 x100y27 INMUX plane 8,7
10  // 56 x100y27 INMUX plane 10,9
40  // 57 x100y27 INMUX plane 12,11
01  // 58 x100y28 INMUX plane 2,1
01  // 59 x100y28 INMUX plane 4,3
0B  // 60 x100y28 INMUX plane 6,5
47  // 61 x100y28 INMUX plane 8,7
01  // 62 x100y28 INMUX plane 10,9
5C  // 63 x100y28 INMUX plane 12,11
48  // 64 x99y27 SB_BIG plane 1
22  // 65 x99y27 SB_BIG plane 1
00  // 66 x99y27 SB_DRIVE plane 2,1
11  // 67 x99y27 SB_BIG plane 2
00  // 68 x99y27 SB_BIG plane 2
00  // 69 x99y27 SB_BIG plane 3
04  // 70 x99y27 SB_BIG plane 3
00  // 71 x99y27 SB_DRIVE plane 4,3
48  // 72 x99y27 SB_BIG plane 4
10  // 73 x99y27 SB_BIG plane 4
01  // 74 x99y27 SB_BIG plane 5
23  // 75 x99y27 SB_BIG plane 5
00  // 76 x99y27 SB_DRIVE plane 6,5
09  // 77 x99y27 SB_BIG plane 6
01  // 78 x99y27 SB_BIG plane 6
00  // 79 x99y27 SB_BIG plane 7
21  // 80 x99y27 SB_BIG plane 7
00  // 81 x99y27 SB_DRIVE plane 8,7
4E  // 82 x99y27 SB_BIG plane 8
65  // 83 x99y27 SB_BIG plane 8
00  // 84 x99y27 SB_BIG plane 9
00  // 85 x99y27 SB_BIG plane 9
00  // 86 x99y27 SB_DRIVE plane 10,9
49  // 87 x99y27 SB_BIG plane 10
01  // 88 x99y27 SB_BIG plane 10
00  // 89 x99y27 SB_BIG plane 11
00  // 90 x99y27 SB_BIG plane 11
00  // 91 x99y27 SB_DRIVE plane 12,11
80  // 92 x99y27 SB_BIG plane 12
00  // 93 x99y27 SB_BIG plane 12
A8  // 94 x100y28 SB_SML plane 1
02  // 95 x100y28 SB_SML plane 2,1
10  // 96 x100y28 SB_SML plane 2
00  // 97 x100y28 SB_SML plane 3
80  // 98 x100y28 SB_SML plane 4,3
2A  // 99 x100y28 SB_SML plane 4
C8  // 100 x100y28 SB_SML plane 5
02  // 101 x100y28 SB_SML plane 6,5
00  // 102 x100y28 SB_SML plane 6
00  // 103 x100y28 SB_SML plane 7
80  // 104 x100y28 SB_SML plane 8,7
2A  // 105 x100y28 SB_SML plane 8
4C  // 106 x100y28 SB_SML plane 9
10  // 107 x100y28 SB_SML plane 10,9
0C  // 108 x100y28 SB_SML plane 10
64 // -- CRC low byte
53 // -- CRC high byte


// Config Latches on x101y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B146     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
0E // y_sel: 27
6A // -- CRC low byte
89 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B14E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x101y27 CPE[0]  _a458  C_AND/D///    _a650  C_///AND/
00  //  1 x101y27 CPE[1]
00  //  2 x101y27 CPE[2]
00  //  3 x101y27 CPE[3]
00  //  4 x101y27 CPE[4]
00  //  5 x101y27 CPE[5]
00  //  6 x101y27 CPE[6]
00  //  7 x101y27 CPE[7]
00  //  8 x101y27 CPE[8]
00  //  9 x101y27 CPE[9]
00  // 10 x101y28 CPE[0]  _a788  C_////Bridge
00  // 11 x101y28 CPE[1]
00  // 12 x101y28 CPE[2]
00  // 13 x101y28 CPE[3]
00  // 14 x101y28 CPE[4]
00  // 15 x101y28 CPE[5]
00  // 16 x101y28 CPE[6]
00  // 17 x101y28 CPE[7]
00  // 18 x101y28 CPE[8]
00  // 19 x101y28 CPE[9]
00  // 20 x102y27 CPE[0]  _a76  C_///AND/D
00  // 21 x102y27 CPE[1]
00  // 22 x102y27 CPE[2]
00  // 23 x102y27 CPE[3]
00  // 24 x102y27 CPE[4]
00  // 25 x102y27 CPE[5]
00  // 26 x102y27 CPE[6]
00  // 27 x102y27 CPE[7]
00  // 28 x102y27 CPE[8]
00  // 29 x102y27 CPE[9]
00  // 30 x102y28 CPE[0]  _a203  C_AND////    _a452  C_///AND/D
00  // 31 x102y28 CPE[1]
00  // 32 x102y28 CPE[2]
00  // 33 x102y28 CPE[3]
00  // 34 x102y28 CPE[4]
00  // 35 x102y28 CPE[5]
00  // 36 x102y28 CPE[6]
00  // 37 x102y28 CPE[7]
00  // 38 x102y28 CPE[8]
00  // 39 x102y28 CPE[9]
04  // 40 x101y27 INMUX plane 2,1
02  // 41 x101y27 INMUX plane 4,3
1D  // 42 x101y27 INMUX plane 6,5
09  // 43 x101y27 INMUX plane 8,7
39  // 44 x101y27 INMUX plane 10,9
19  // 45 x101y27 INMUX plane 12,11
00  // 46 x101y28 INMUX plane 2,1
00  // 47 x101y28 INMUX plane 4,3
00  // 48 x101y28 INMUX plane 6,5
20  // 49 x101y28 INMUX plane 8,7
02  // 50 x101y28 INMUX plane 10,9
00  // 51 x101y28 INMUX plane 12,11
00  // 52 x102y27 INMUX plane 2,1
26  // 53 x102y27 INMUX plane 4,3
00  // 54 x102y27 INMUX plane 6,5
45  // 55 x102y27 INMUX plane 8,7
08  // 56 x102y27 INMUX plane 10,9
68  // 57 x102y27 INMUX plane 12,11
00  // 58 x102y28 INMUX plane 2,1
07  // 59 x102y28 INMUX plane 4,3
12  // 60 x102y28 INMUX plane 6,5
44  // 61 x102y28 INMUX plane 8,7
28  // 62 x102y28 INMUX plane 10,9
C2  // 63 x102y28 INMUX plane 12,11
52  // 64 x102y28 SB_BIG plane 1
06  // 65 x102y28 SB_BIG plane 1
80  // 66 x102y28 SB_DRIVE plane 2,1
48  // 67 x102y28 SB_BIG plane 2
20  // 68 x102y28 SB_BIG plane 2
48  // 69 x102y28 SB_BIG plane 3
22  // 70 x102y28 SB_BIG plane 3
80  // 71 x102y28 SB_DRIVE plane 4,3
8E  // 72 x102y28 SB_BIG plane 4
04  // 73 x102y28 SB_BIG plane 4
08  // 74 x102y28 SB_BIG plane 5
12  // 75 x102y28 SB_BIG plane 5
00  // 76 x102y28 SB_DRIVE plane 6,5
48  // 77 x102y28 SB_BIG plane 6
12  // 78 x102y28 SB_BIG plane 6
48  // 79 x102y28 SB_BIG plane 7
12  // 80 x102y28 SB_BIG plane 7
00  // 81 x102y28 SB_DRIVE plane 8,7
48  // 82 x102y28 SB_BIG plane 8
12  // 83 x102y28 SB_BIG plane 8
48  // 84 x102y28 SB_BIG plane 9
12  // 85 x102y28 SB_BIG plane 9
00  // 86 x102y28 SB_DRIVE plane 10,9
48  // 87 x102y28 SB_BIG plane 10
12  // 88 x102y28 SB_BIG plane 10
48  // 89 x102y28 SB_BIG plane 11
12  // 90 x102y28 SB_BIG plane 11
00  // 91 x102y28 SB_DRIVE plane 12,11
48  // 92 x102y28 SB_BIG plane 12
02  // 93 x102y28 SB_BIG plane 12
B2  // 94 x101y27 SB_SML plane 1
85  // 95 x101y27 SB_SML plane 2,1
2A  // 96 x101y27 SB_SML plane 2
28  // 97 x101y27 SB_SML plane 3
12  // 98 x101y27 SB_SML plane 4,3
75  // 99 x101y27 SB_SML plane 4
A8  // 100 x101y27 SB_SML plane 5
12  // 101 x101y27 SB_SML plane 6,5
2B  // 102 x101y27 SB_SML plane 6
A8  // 103 x101y27 SB_SML plane 7
82  // 104 x101y27 SB_SML plane 8,7
2A  // 105 x101y27 SB_SML plane 8
49  // 106 x101y27 SB_SML plane 9
17  // 107 x101y27 SB_SML plane 10,9
2B  // 108 x101y27 SB_SML plane 10
A8  // 109 x101y27 SB_SML plane 11
82  // 110 x101y27 SB_SML plane 12,11
2A  // 111 x101y27 SB_SML plane 12
84 // -- CRC low byte
A4 // -- CRC high byte


// Config Latches on x103y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B1C4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
0E // y_sel: 27
62 // -- CRC low byte
C4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B1CC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x103y27 CPE[0]  _a619  C_AND////    
00  //  1 x103y27 CPE[1]
00  //  2 x103y27 CPE[2]
00  //  3 x103y27 CPE[3]
00  //  4 x103y27 CPE[4]
00  //  5 x103y27 CPE[5]
00  //  6 x103y27 CPE[6]
00  //  7 x103y27 CPE[7]
00  //  8 x103y27 CPE[8]
00  //  9 x103y27 CPE[9]
00  // 10 x103y28 CPE[0]  _a342  C_/C_0_1///    
00  // 11 x103y28 CPE[1]
00  // 12 x103y28 CPE[2]
00  // 13 x103y28 CPE[3]
00  // 14 x103y28 CPE[4]
00  // 15 x103y28 CPE[5]
00  // 16 x103y28 CPE[6]
00  // 17 x103y28 CPE[7]
00  // 18 x103y28 CPE[8]
00  // 19 x103y28 CPE[9]
00  // 20 x104y27 CPE[0]  _a474  C_///AND/D
00  // 21 x104y27 CPE[1]
00  // 22 x104y27 CPE[2]
00  // 23 x104y27 CPE[3]
00  // 24 x104y27 CPE[4]
00  // 25 x104y27 CPE[5]
00  // 26 x104y27 CPE[6]
00  // 27 x104y27 CPE[7]
00  // 28 x104y27 CPE[8]
00  // 29 x104y27 CPE[9]
00  // 30 x104y28 CPE[0]  _a457  C_AND/D///    
00  // 31 x104y28 CPE[1]
00  // 32 x104y28 CPE[2]
00  // 33 x104y28 CPE[3]
00  // 34 x104y28 CPE[4]
00  // 35 x104y28 CPE[5]
00  // 36 x104y28 CPE[6]
00  // 37 x104y28 CPE[7]
00  // 38 x104y28 CPE[8]
00  // 39 x104y28 CPE[9]
10  // 40 x103y27 INMUX plane 2,1
3C  // 41 x103y27 INMUX plane 4,3
12  // 42 x103y27 INMUX plane 6,5
2F  // 43 x103y27 INMUX plane 8,7
09  // 44 x103y27 INMUX plane 10,9
2D  // 45 x103y27 INMUX plane 12,11
02  // 46 x103y28 INMUX plane 2,1
08  // 47 x103y28 INMUX plane 4,3
02  // 48 x103y28 INMUX plane 6,5
05  // 49 x103y28 INMUX plane 8,7
00  // 50 x103y28 INMUX plane 10,9
10  // 51 x103y28 INMUX plane 12,11
02  // 52 x104y27 INMUX plane 2,1
00  // 53 x104y27 INMUX plane 4,3
00  // 54 x104y27 INMUX plane 6,5
82  // 55 x104y27 INMUX plane 8,7
39  // 56 x104y27 INMUX plane 10,9
8D  // 57 x104y27 INMUX plane 12,11
00  // 58 x104y28 INMUX plane 2,1
00  // 59 x104y28 INMUX plane 4,3
00  // 60 x104y28 INMUX plane 6,5
8D  // 61 x104y28 INMUX plane 8,7
21  // 62 x104y28 INMUX plane 10,9
AD  // 63 x104y28 INMUX plane 12,11
48  // 64 x103y27 SB_BIG plane 1
12  // 65 x103y27 SB_BIG plane 1
00  // 66 x103y27 SB_DRIVE plane 2,1
48  // 67 x103y27 SB_BIG plane 2
12  // 68 x103y27 SB_BIG plane 2
48  // 69 x103y27 SB_BIG plane 3
1C  // 70 x103y27 SB_BIG plane 3
00  // 71 x103y27 SB_DRIVE plane 4,3
48  // 72 x103y27 SB_BIG plane 4
12  // 73 x103y27 SB_BIG plane 4
1A  // 74 x103y27 SB_BIG plane 5
12  // 75 x103y27 SB_BIG plane 5
00  // 76 x103y27 SB_DRIVE plane 6,5
48  // 77 x103y27 SB_BIG plane 6
12  // 78 x103y27 SB_BIG plane 6
48  // 79 x103y27 SB_BIG plane 7
12  // 80 x103y27 SB_BIG plane 7
00  // 81 x103y27 SB_DRIVE plane 8,7
48  // 82 x103y27 SB_BIG plane 8
12  // 83 x103y27 SB_BIG plane 8
48  // 84 x103y27 SB_BIG plane 9
12  // 85 x103y27 SB_BIG plane 9
00  // 86 x103y27 SB_DRIVE plane 10,9
48  // 87 x103y27 SB_BIG plane 10
12  // 88 x103y27 SB_BIG plane 10
48  // 89 x103y27 SB_BIG plane 11
12  // 90 x103y27 SB_BIG plane 11
00  // 91 x103y27 SB_DRIVE plane 12,11
48  // 92 x103y27 SB_BIG plane 12
12  // 93 x103y27 SB_BIG plane 12
32  // 94 x104y28 SB_SML plane 1
85  // 95 x104y28 SB_SML plane 2,1
2A  // 96 x104y28 SB_SML plane 2
A8  // 97 x104y28 SB_SML plane 3
82  // 98 x104y28 SB_SML plane 4,3
2A  // 99 x104y28 SB_SML plane 4
28  // 100 x104y28 SB_SML plane 5
83  // 101 x104y28 SB_SML plane 6,5
32  // 102 x104y28 SB_SML plane 6
C2  // 103 x104y28 SB_SML plane 7
83  // 104 x104y28 SB_SML plane 8,7
0A  // 105 x104y28 SB_SML plane 8
A8  // 106 x104y28 SB_SML plane 9
82  // 107 x104y28 SB_SML plane 10,9
2E  // 108 x104y28 SB_SML plane 10
A8  // 109 x104y28 SB_SML plane 11
83  // 110 x104y28 SB_SML plane 12,11
32  // 111 x104y28 SB_SML plane 12
AF // -- CRC low byte
54 // -- CRC high byte


// Config Latches on x105y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B242     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
0E // y_sel: 27
BA // -- CRC low byte
DD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B24A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x105y27 CPE[0]  net1 = net2: _a538  C_AND/D//AND/D
00  //  1 x105y27 CPE[1]
00  //  2 x105y27 CPE[2]
00  //  3 x105y27 CPE[3]
00  //  4 x105y27 CPE[4]
00  //  5 x105y27 CPE[5]
00  //  6 x105y27 CPE[6]
00  //  7 x105y27 CPE[7]
00  //  8 x105y27 CPE[8]
00  //  9 x105y27 CPE[9]
00  // 10 x105y28 CPE[0]  _a449  C_AND/D///    
00  // 11 x105y28 CPE[1]
00  // 12 x105y28 CPE[2]
00  // 13 x105y28 CPE[3]
00  // 14 x105y28 CPE[4]
00  // 15 x105y28 CPE[5]
00  // 16 x105y28 CPE[6]
00  // 17 x105y28 CPE[7]
00  // 18 x105y28 CPE[8]
00  // 19 x105y28 CPE[9]
00  // 20 x106y27 CPE[0]  net1 = net2: _a374  C_AND/D//AND/D
00  // 21 x106y27 CPE[1]
00  // 22 x106y27 CPE[2]
00  // 23 x106y27 CPE[3]
00  // 24 x106y27 CPE[4]
00  // 25 x106y27 CPE[5]
00  // 26 x106y27 CPE[6]
00  // 27 x106y27 CPE[7]
00  // 28 x106y27 CPE[8]
00  // 29 x106y27 CPE[9]
00  // 30 x106y28 CPE[0]  _a488  C_///AND/D
00  // 31 x106y28 CPE[1]
00  // 32 x106y28 CPE[2]
00  // 33 x106y28 CPE[3]
00  // 34 x106y28 CPE[4]
00  // 35 x106y28 CPE[5]
00  // 36 x106y28 CPE[6]
00  // 37 x106y28 CPE[7]
00  // 38 x106y28 CPE[8]
00  // 39 x106y28 CPE[9]
00  // 40 x105y27 INMUX plane 2,1
02  // 41 x105y27 INMUX plane 4,3
01  // 42 x105y27 INMUX plane 6,5
02  // 43 x105y27 INMUX plane 8,7
09  // 44 x105y27 INMUX plane 10,9
05  // 45 x105y27 INMUX plane 12,11
00  // 46 x105y28 INMUX plane 2,1
00  // 47 x105y28 INMUX plane 4,3
00  // 48 x105y28 INMUX plane 6,5
04  // 49 x105y28 INMUX plane 8,7
31  // 50 x105y28 INMUX plane 10,9
25  // 51 x105y28 INMUX plane 12,11
06  // 52 x106y27 INMUX plane 2,1
01  // 53 x106y27 INMUX plane 4,3
41  // 54 x106y27 INMUX plane 6,5
F9  // 55 x106y27 INMUX plane 8,7
41  // 56 x106y27 INMUX plane 10,9
ED  // 57 x106y27 INMUX plane 12,11
05  // 58 x106y28 INMUX plane 2,1
00  // 59 x106y28 INMUX plane 4,3
58  // 60 x106y28 INMUX plane 6,5
D3  // 61 x106y28 INMUX plane 8,7
71  // 62 x106y28 INMUX plane 10,9
ED  // 63 x106y28 INMUX plane 12,11
41  // 64 x106y28 SB_BIG plane 1
10  // 65 x106y28 SB_BIG plane 1
00  // 66 x106y28 SB_DRIVE plane 2,1
48  // 67 x106y28 SB_BIG plane 2
12  // 68 x106y28 SB_BIG plane 2
48  // 69 x106y28 SB_BIG plane 3
02  // 70 x106y28 SB_BIG plane 3
00  // 71 x106y28 SB_DRIVE plane 4,3
48  // 72 x106y28 SB_BIG plane 4
12  // 73 x106y28 SB_BIG plane 4
41  // 74 x106y28 SB_BIG plane 5
10  // 75 x106y28 SB_BIG plane 5
02  // 76 x106y28 SB_DRIVE plane 6,5
48  // 77 x106y28 SB_BIG plane 6
10  // 78 x106y28 SB_BIG plane 6
10  // 79 x106y28 SB_BIG plane 7
09  // 80 x106y28 SB_BIG plane 7
80  // 81 x106y28 SB_DRIVE plane 8,7
96  // 82 x106y28 SB_BIG plane 8
16  // 83 x106y28 SB_BIG plane 8
48  // 84 x106y28 SB_BIG plane 9
12  // 85 x106y28 SB_BIG plane 9
02  // 86 x106y28 SB_DRIVE plane 10,9
48  // 87 x106y28 SB_BIG plane 10
12  // 88 x106y28 SB_BIG plane 10
48  // 89 x106y28 SB_BIG plane 11
12  // 90 x106y28 SB_BIG plane 11
00  // 91 x106y28 SB_DRIVE plane 12,11
11  // 92 x106y28 SB_BIG plane 12
23  // 93 x106y28 SB_BIG plane 12
21  // 94 x105y27 SB_SML plane 1
32  // 95 x105y27 SB_SML plane 2,1
4D  // 96 x105y27 SB_SML plane 2
A8  // 97 x105y27 SB_SML plane 3
82  // 98 x105y27 SB_SML plane 4,3
2A  // 99 x105y27 SB_SML plane 4
21  // 100 x105y27 SB_SML plane 5
31  // 101 x105y27 SB_SML plane 6,5
4D  // 102 x105y27 SB_SML plane 6
B2  // 103 x105y27 SB_SML plane 7
05  // 104 x105y27 SB_SML plane 8,7
50  // 105 x105y27 SB_SML plane 8
C8  // 106 x105y27 SB_SML plane 9
92  // 107 x105y27 SB_SML plane 10,9
2B  // 108 x105y27 SB_SML plane 10
E8  // 109 x105y27 SB_SML plane 11
82  // 110 x105y27 SB_SML plane 12,11
2E  // 111 x105y27 SB_SML plane 12
7D // -- CRC low byte
C2 // -- CRC high byte


// Config Latches on x107y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B2C0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
0E // y_sel: 27
D2 // -- CRC low byte
F7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B2C8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x107y27 CPE[0]
00  //  1 x107y27 CPE[1]
00  //  2 x107y27 CPE[2]
00  //  3 x107y27 CPE[3]
00  //  4 x107y27 CPE[4]
00  //  5 x107y27 CPE[5]
00  //  6 x107y27 CPE[6]
00  //  7 x107y27 CPE[7]
00  //  8 x107y27 CPE[8]
00  //  9 x107y27 CPE[9]
00  // 10 x107y28 CPE[0]  _a477  C_AND/D///    
00  // 11 x107y28 CPE[1]
00  // 12 x107y28 CPE[2]
00  // 13 x107y28 CPE[3]
00  // 14 x107y28 CPE[4]
00  // 15 x107y28 CPE[5]
00  // 16 x107y28 CPE[6]
00  // 17 x107y28 CPE[7]
00  // 18 x107y28 CPE[8]
00  // 19 x107y28 CPE[9]
00  // 20 x108y27 CPE[0]  net1 = net2: _a354  C_ADDF2/D//ADDF2/
00  // 21 x108y27 CPE[1]
00  // 22 x108y27 CPE[2]
00  // 23 x108y27 CPE[3]
00  // 24 x108y27 CPE[4]
00  // 25 x108y27 CPE[5]
00  // 26 x108y27 CPE[6]
00  // 27 x108y27 CPE[7]
00  // 28 x108y27 CPE[8]
00  // 29 x108y27 CPE[9]
00  // 30 x108y28 CPE[0]  net1 = net2: _a356  C_ADDF2/D//ADDF2/
00  // 31 x108y28 CPE[1]
00  // 32 x108y28 CPE[2]
00  // 33 x108y28 CPE[3]
00  // 34 x108y28 CPE[4]
00  // 35 x108y28 CPE[5]
00  // 36 x108y28 CPE[6]
00  // 37 x108y28 CPE[7]
00  // 38 x108y28 CPE[8]
00  // 39 x108y28 CPE[9]
02  // 40 x107y27 INMUX plane 2,1
03  // 41 x107y27 INMUX plane 4,3
01  // 42 x107y27 INMUX plane 6,5
10  // 43 x107y27 INMUX plane 8,7
08  // 44 x107y27 INMUX plane 10,9
01  // 45 x107y27 INMUX plane 12,11
00  // 46 x107y28 INMUX plane 2,1
00  // 47 x107y28 INMUX plane 4,3
06  // 48 x107y28 INMUX plane 6,5
06  // 49 x107y28 INMUX plane 8,7
09  // 50 x107y28 INMUX plane 10,9
29  // 51 x107y28 INMUX plane 12,11
0C  // 52 x108y27 INMUX plane 2,1
03  // 53 x108y27 INMUX plane 4,3
00  // 54 x108y27 INMUX plane 6,5
06  // 55 x108y27 INMUX plane 8,7
01  // 56 x108y27 INMUX plane 10,9
2C  // 57 x108y27 INMUX plane 12,11
01  // 58 x108y28 INMUX plane 2,1
04  // 59 x108y28 INMUX plane 4,3
02  // 60 x108y28 INMUX plane 6,5
29  // 61 x108y28 INMUX plane 8,7
29  // 62 x108y28 INMUX plane 10,9
04  // 63 x108y28 INMUX plane 12,11
50  // 64 x107y27 SB_BIG plane 1
00  // 65 x107y27 SB_BIG plane 1
00  // 66 x107y27 SB_DRIVE plane 2,1
41  // 67 x107y27 SB_BIG plane 2
12  // 68 x107y27 SB_BIG plane 2
D6  // 69 x107y27 SB_BIG plane 3
02  // 70 x107y27 SB_BIG plane 3
00  // 71 x107y27 SB_DRIVE plane 4,3
08  // 72 x107y27 SB_BIG plane 4
12  // 73 x107y27 SB_BIG plane 4
D1  // 74 x107y27 SB_BIG plane 5
02  // 75 x107y27 SB_BIG plane 5
00  // 76 x107y27 SB_DRIVE plane 6,5
48  // 77 x107y27 SB_BIG plane 6
12  // 78 x107y27 SB_BIG plane 6
96  // 79 x107y27 SB_BIG plane 7
22  // 80 x107y27 SB_BIG plane 7
08  // 81 x107y27 SB_DRIVE plane 8,7
48  // 82 x107y27 SB_BIG plane 8
12  // 83 x107y27 SB_BIG plane 8
40  // 84 x107y27 SB_BIG plane 9
01  // 85 x107y27 SB_BIG plane 9
00  // 86 x107y27 SB_DRIVE plane 10,9
0E  // 87 x107y27 SB_BIG plane 10
01  // 88 x107y27 SB_BIG plane 10
C0  // 89 x107y27 SB_BIG plane 11
00  // 90 x107y27 SB_BIG plane 11
00  // 91 x107y27 SB_DRIVE plane 12,11
00  // 92 x107y27 SB_BIG plane 12
01  // 93 x107y27 SB_BIG plane 12
00  // 94 x108y28 SB_SML plane 1
80  // 95 x108y28 SB_SML plane 2,1
2A  // 96 x108y28 SB_SML plane 2
88  // 97 x108y28 SB_SML plane 3
10  // 98 x108y28 SB_SML plane 4,3
2A  // 99 x108y28 SB_SML plane 4
00  // 100 x108y28 SB_SML plane 5
80  // 101 x108y28 SB_SML plane 6,5
2A  // 102 x108y28 SB_SML plane 6
28  // 103 x108y28 SB_SML plane 7
13  // 104 x108y28 SB_SML plane 8,7
4E  // 105 x108y28 SB_SML plane 8
40  // 106 x108y28 SB_SML plane 9
00  // 107 x108y28 SB_SML plane 10,9
00  // 108 x108y28 SB_SML plane 10
00  // 109 x108y28 SB_SML plane 11
01  // 110 x108y28 SB_SML plane 12,11
06  // 111 x108y28 SB_SML plane 12
F1 // -- CRC low byte
B1 // -- CRC high byte


// Config Latches on x109y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B33E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
0E // y_sel: 27
0A // -- CRC low byte
EE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B346
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x109y27 CPE[0]
00  //  1 x109y27 CPE[1]
00  //  2 x109y27 CPE[2]
00  //  3 x109y27 CPE[3]
00  //  4 x109y27 CPE[4]
00  //  5 x109y27 CPE[5]
00  //  6 x109y27 CPE[6]
00  //  7 x109y27 CPE[7]
00  //  8 x109y27 CPE[8]
00  //  9 x109y27 CPE[9]
00  // 10 x109y28 CPE[0]
00  // 11 x109y28 CPE[1]
00  // 12 x109y28 CPE[2]
00  // 13 x109y28 CPE[3]
00  // 14 x109y28 CPE[4]
00  // 15 x109y28 CPE[5]
00  // 16 x109y28 CPE[6]
00  // 17 x109y28 CPE[7]
00  // 18 x109y28 CPE[8]
00  // 19 x109y28 CPE[9]
00  // 20 x110y27 CPE[0]  net1 = net2: _a534  C_AND/D//AND/D
00  // 21 x110y27 CPE[1]
00  // 22 x110y27 CPE[2]
00  // 23 x110y27 CPE[3]
00  // 24 x110y27 CPE[4]
00  // 25 x110y27 CPE[5]
00  // 26 x110y27 CPE[6]
00  // 27 x110y27 CPE[7]
00  // 28 x110y27 CPE[8]
00  // 29 x110y27 CPE[9]
00  // 30 x110y28 CPE[0]
00  // 31 x110y28 CPE[1]
00  // 32 x110y28 CPE[2]
00  // 33 x110y28 CPE[3]
00  // 34 x110y28 CPE[4]
00  // 35 x110y28 CPE[5]
00  // 36 x110y28 CPE[6]
00  // 37 x110y28 CPE[7]
00  // 38 x110y28 CPE[8]
00  // 39 x110y28 CPE[9]
29  // 40 x109y27 INMUX plane 2,1
00  // 41 x109y27 INMUX plane 4,3
01  // 42 x109y27 INMUX plane 6,5
00  // 43 x109y27 INMUX plane 8,7
10  // 44 x109y27 INMUX plane 10,9
28  // 45 x109y27 INMUX plane 12,11
00  // 46 x109y28 INMUX plane 2,1
00  // 47 x109y28 INMUX plane 4,3
00  // 48 x109y28 INMUX plane 6,5
08  // 49 x109y28 INMUX plane 8,7
20  // 50 x109y28 INMUX plane 10,9
0C  // 51 x109y28 INMUX plane 12,11
00  // 52 x110y27 INMUX plane 2,1
04  // 53 x110y27 INMUX plane 4,3
00  // 54 x110y27 INMUX plane 6,5
04  // 55 x110y27 INMUX plane 8,7
A0  // 56 x110y27 INMUX plane 10,9
04  // 57 x110y27 INMUX plane 12,11
18  // 58 x110y28 INMUX plane 2,1
08  // 59 x110y28 INMUX plane 4,3
00  // 60 x110y28 INMUX plane 6,5
08  // 61 x110y28 INMUX plane 8,7
80  // 62 x110y28 INMUX plane 10,9
08  // 63 x110y28 INMUX plane 12,11
00  // 64 x110y28 SB_BIG plane 1
00  // 65 x110y28 SB_BIG plane 1
00  // 66 x110y28 SB_DRIVE plane 2,1
00  // 67 x110y28 SB_BIG plane 2
00  // 68 x110y28 SB_BIG plane 2
48  // 69 x110y28 SB_BIG plane 3
12  // 70 x110y28 SB_BIG plane 3
00  // 71 x110y28 SB_DRIVE plane 4,3
00  // 72 x110y28 SB_BIG plane 4
00  // 73 x110y28 SB_BIG plane 4
18  // 74 x110y28 SB_BIG plane 5
10  // 75 x110y28 SB_BIG plane 5
00  // 76 x110y28 SB_DRIVE plane 6,5
00  // 77 x110y28 SB_BIG plane 6
00  // 78 x110y28 SB_BIG plane 6
48  // 79 x110y28 SB_BIG plane 7
10  // 80 x110y28 SB_BIG plane 7
00  // 81 x110y28 SB_DRIVE plane 8,7
50  // 82 x110y28 SB_BIG plane 8
00  // 83 x110y28 SB_BIG plane 8
00  // 84 x110y28 SB_BIG plane 9
00  // 85 x110y28 SB_BIG plane 9
00  // 86 x110y28 SB_DRIVE plane 10,9
00  // 87 x110y28 SB_BIG plane 10
00  // 88 x110y28 SB_BIG plane 10
01  // 89 x110y28 SB_BIG plane 11
01  // 90 x110y28 SB_BIG plane 11
00  // 91 x110y28 SB_DRIVE plane 12,11
00  // 92 x110y28 SB_BIG plane 12
00  // 93 x110y28 SB_BIG plane 12
00  // 94 x109y27 SB_SML plane 1
00  // 95 x109y27 SB_SML plane 2,1
00  // 96 x109y27 SB_SML plane 2
A8  // 97 x109y27 SB_SML plane 3
00  // 98 x109y27 SB_SML plane 4,3
00  // 99 x109y27 SB_SML plane 4
00  // 100 x109y27 SB_SML plane 5
00  // 101 x109y27 SB_SML plane 6,5
00  // 102 x109y27 SB_SML plane 6
28  // 103 x109y27 SB_SML plane 7
00  // 104 x109y27 SB_SML plane 8,7
00  // 105 x109y27 SB_SML plane 8
0E  // 106 x109y27 SB_SML plane 9
00  // 107 x109y27 SB_SML plane 10,9
00  // 108 x109y27 SB_SML plane 10
03  // 109 x109y27 SB_SML plane 11
00  // 110 x109y27 SB_SML plane 12,11
06  // 111 x109y27 SB_SML plane 12
7F // -- CRC low byte
FE // -- CRC high byte


// Config Latches on x111y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B3BC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
38 // x_sel: 111
0E // y_sel: 27
C2 // -- CRC low byte
6D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B3C4
45 // Length: 69
34 // -- CRC low byte
2D // -- CRC high byte
00  //  0 x111y27 CPE[0]
00  //  1 x111y27 CPE[1]
00  //  2 x111y27 CPE[2]
00  //  3 x111y27 CPE[3]
00  //  4 x111y27 CPE[4]
00  //  5 x111y27 CPE[5]
00  //  6 x111y27 CPE[6]
00  //  7 x111y27 CPE[7]
00  //  8 x111y27 CPE[8]
00  //  9 x111y27 CPE[9]
00  // 10 x111y28 CPE[0]
00  // 11 x111y28 CPE[1]
00  // 12 x111y28 CPE[2]
00  // 13 x111y28 CPE[3]
00  // 14 x111y28 CPE[4]
00  // 15 x111y28 CPE[5]
00  // 16 x111y28 CPE[6]
00  // 17 x111y28 CPE[7]
00  // 18 x111y28 CPE[8]
00  // 19 x111y28 CPE[9]
00  // 20 x112y27 CPE[0]
00  // 21 x112y27 CPE[1]
00  // 22 x112y27 CPE[2]
00  // 23 x112y27 CPE[3]
00  // 24 x112y27 CPE[4]
00  // 25 x112y27 CPE[5]
00  // 26 x112y27 CPE[6]
00  // 27 x112y27 CPE[7]
00  // 28 x112y27 CPE[8]
00  // 29 x112y27 CPE[9]
00  // 30 x112y28 CPE[0]
00  // 31 x112y28 CPE[1]
00  // 32 x112y28 CPE[2]
00  // 33 x112y28 CPE[3]
00  // 34 x112y28 CPE[4]
00  // 35 x112y28 CPE[5]
00  // 36 x112y28 CPE[6]
00  // 37 x112y28 CPE[7]
00  // 38 x112y28 CPE[8]
00  // 39 x112y28 CPE[9]
00  // 40 x111y27 INMUX plane 2,1
00  // 41 x111y27 INMUX plane 4,3
00  // 42 x111y27 INMUX plane 6,5
00  // 43 x111y27 INMUX plane 8,7
01  // 44 x111y27 INMUX plane 10,9
00  // 45 x111y27 INMUX plane 12,11
00  // 46 x111y28 INMUX plane 2,1
00  // 47 x111y28 INMUX plane 4,3
01  // 48 x111y28 INMUX plane 6,5
08  // 49 x111y28 INMUX plane 8,7
00  // 50 x111y28 INMUX plane 10,9
00  // 51 x111y28 INMUX plane 12,11
08  // 52 x112y27 INMUX plane 2,1
00  // 53 x112y27 INMUX plane 4,3
00  // 54 x112y27 INMUX plane 6,5
00  // 55 x112y27 INMUX plane 8,7
00  // 56 x112y27 INMUX plane 10,9
00  // 57 x112y27 INMUX plane 12,11
00  // 58 x112y28 INMUX plane 2,1
00  // 59 x112y28 INMUX plane 4,3
01  // 60 x112y28 INMUX plane 6,5
08  // 61 x112y28 INMUX plane 8,7
00  // 62 x112y28 INMUX plane 10,9
00  // 63 x112y28 INMUX plane 12,11
00  // 64 x111y27 SB_BIG plane 1
00  // 65 x111y27 SB_BIG plane 1
00  // 66 x111y27 SB_DRIVE plane 2,1
18  // 67 x111y27 SB_BIG plane 2
10  // 68 x111y27 SB_BIG plane 2
94 // -- CRC low byte
12 // -- CRC high byte


// Config Latches on x113y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B40F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
39 // x_sel: 113
0E // y_sel: 27
1A // -- CRC low byte
74 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B417
29 // Length: 41
5E // -- CRC low byte
84 // -- CRC high byte
00  //  0 x113y27 CPE[0]
00  //  1 x113y27 CPE[1]
00  //  2 x113y27 CPE[2]
00  //  3 x113y27 CPE[3]
00  //  4 x113y27 CPE[4]
00  //  5 x113y27 CPE[5]
00  //  6 x113y27 CPE[6]
00  //  7 x113y27 CPE[7]
00  //  8 x113y27 CPE[8]
00  //  9 x113y27 CPE[9]
00  // 10 x113y28 CPE[0]
00  // 11 x113y28 CPE[1]
00  // 12 x113y28 CPE[2]
00  // 13 x113y28 CPE[3]
00  // 14 x113y28 CPE[4]
00  // 15 x113y28 CPE[5]
00  // 16 x113y28 CPE[6]
00  // 17 x113y28 CPE[7]
00  // 18 x113y28 CPE[8]
00  // 19 x113y28 CPE[9]
00  // 20 x114y27 CPE[0]
00  // 21 x114y27 CPE[1]
00  // 22 x114y27 CPE[2]
00  // 23 x114y27 CPE[3]
00  // 24 x114y27 CPE[4]
00  // 25 x114y27 CPE[5]
00  // 26 x114y27 CPE[6]
00  // 27 x114y27 CPE[7]
00  // 28 x114y27 CPE[8]
00  // 29 x114y27 CPE[9]
00  // 30 x114y28 CPE[0]
00  // 31 x114y28 CPE[1]
00  // 32 x114y28 CPE[2]
00  // 33 x114y28 CPE[3]
00  // 34 x114y28 CPE[4]
00  // 35 x114y28 CPE[5]
00  // 36 x114y28 CPE[6]
00  // 37 x114y28 CPE[7]
00  // 38 x114y28 CPE[8]
00  // 39 x114y28 CPE[9]
08  // 40 x113y27 INMUX plane 2,1
49 // -- CRC low byte
DB // -- CRC high byte


// Config Latches on x115y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B446     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3A // x_sel: 115
0E // y_sel: 27
72 // -- CRC low byte
5E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B44E
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x115y27 CPE[0]
00  //  1 x115y27 CPE[1]
00  //  2 x115y27 CPE[2]
00  //  3 x115y27 CPE[3]
00  //  4 x115y27 CPE[4]
00  //  5 x115y27 CPE[5]
00  //  6 x115y27 CPE[6]
00  //  7 x115y27 CPE[7]
00  //  8 x115y27 CPE[8]
00  //  9 x115y27 CPE[9]
00  // 10 x115y28 CPE[0]
00  // 11 x115y28 CPE[1]
00  // 12 x115y28 CPE[2]
00  // 13 x115y28 CPE[3]
00  // 14 x115y28 CPE[4]
00  // 15 x115y28 CPE[5]
00  // 16 x115y28 CPE[6]
00  // 17 x115y28 CPE[7]
00  // 18 x115y28 CPE[8]
00  // 19 x115y28 CPE[9]
00  // 20 x116y27 CPE[0]
00  // 21 x116y27 CPE[1]
00  // 22 x116y27 CPE[2]
00  // 23 x116y27 CPE[3]
00  // 24 x116y27 CPE[4]
00  // 25 x116y27 CPE[5]
00  // 26 x116y27 CPE[6]
00  // 27 x116y27 CPE[7]
00  // 28 x116y27 CPE[8]
00  // 29 x116y27 CPE[9]
00  // 30 x116y28 CPE[0]
00  // 31 x116y28 CPE[1]
00  // 32 x116y28 CPE[2]
00  // 33 x116y28 CPE[3]
00  // 34 x116y28 CPE[4]
00  // 35 x116y28 CPE[5]
00  // 36 x116y28 CPE[6]
00  // 37 x116y28 CPE[7]
00  // 38 x116y28 CPE[8]
00  // 39 x116y28 CPE[9]
00  // 40 x115y27 INMUX plane 2,1
00  // 41 x115y27 INMUX plane 4,3
00  // 42 x115y27 INMUX plane 6,5
00  // 43 x115y27 INMUX plane 8,7
00  // 44 x115y27 INMUX plane 10,9
00  // 45 x115y27 INMUX plane 12,11
00  // 46 x115y28 INMUX plane 2,1
00  // 47 x115y28 INMUX plane 4,3
00  // 48 x115y28 INMUX plane 6,5
00  // 49 x115y28 INMUX plane 8,7
00  // 50 x115y28 INMUX plane 10,9
00  // 51 x115y28 INMUX plane 12,11
00  // 52 x116y27 INMUX plane 2,1
00  // 53 x116y27 INMUX plane 4,3
00  // 54 x116y27 INMUX plane 6,5
00  // 55 x116y27 INMUX plane 8,7
00  // 56 x116y27 INMUX plane 10,9
00  // 57 x116y27 INMUX plane 12,11
00  // 58 x116y28 INMUX plane 2,1
00  // 59 x116y28 INMUX plane 4,3
00  // 60 x116y28 INMUX plane 6,5
00  // 61 x116y28 INMUX plane 8,7
00  // 62 x116y28 INMUX plane 10,9
00  // 63 x116y28 INMUX plane 12,11
00  // 64 x115y27 SB_BIG plane 1
00  // 65 x115y27 SB_BIG plane 1
00  // 66 x115y27 SB_DRIVE plane 2,1
00  // 67 x115y27 SB_BIG plane 2
00  // 68 x115y27 SB_BIG plane 2
00  // 69 x115y27 SB_BIG plane 3
00  // 70 x115y27 SB_BIG plane 3
01  // 71 x115y27 SB_DRIVE plane 4,3
C2 // -- CRC low byte
BE // -- CRC high byte


// Config Latches on x119y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B49C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3C // x_sel: 119
0E // y_sel: 27
A2 // -- CRC low byte
0A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B4A4
47 // Length: 71
26 // -- CRC low byte
0E // -- CRC high byte
00  //  0 x119y27 CPE[0]
00  //  1 x119y27 CPE[1]
00  //  2 x119y27 CPE[2]
00  //  3 x119y27 CPE[3]
00  //  4 x119y27 CPE[4]
00  //  5 x119y27 CPE[5]
00  //  6 x119y27 CPE[6]
00  //  7 x119y27 CPE[7]
00  //  8 x119y27 CPE[8]
00  //  9 x119y27 CPE[9]
00  // 10 x119y28 CPE[0]
00  // 11 x119y28 CPE[1]
00  // 12 x119y28 CPE[2]
00  // 13 x119y28 CPE[3]
00  // 14 x119y28 CPE[4]
00  // 15 x119y28 CPE[5]
00  // 16 x119y28 CPE[6]
00  // 17 x119y28 CPE[7]
00  // 18 x119y28 CPE[8]
00  // 19 x119y28 CPE[9]
00  // 20 x120y27 CPE[0]
00  // 21 x120y27 CPE[1]
00  // 22 x120y27 CPE[2]
00  // 23 x120y27 CPE[3]
00  // 24 x120y27 CPE[4]
00  // 25 x120y27 CPE[5]
00  // 26 x120y27 CPE[6]
00  // 27 x120y27 CPE[7]
00  // 28 x120y27 CPE[8]
00  // 29 x120y27 CPE[9]
00  // 30 x120y28 CPE[0]
00  // 31 x120y28 CPE[1]
00  // 32 x120y28 CPE[2]
00  // 33 x120y28 CPE[3]
00  // 34 x120y28 CPE[4]
00  // 35 x120y28 CPE[5]
00  // 36 x120y28 CPE[6]
00  // 37 x120y28 CPE[7]
00  // 38 x120y28 CPE[8]
00  // 39 x120y28 CPE[9]
00  // 40 x119y27 INMUX plane 2,1
00  // 41 x119y27 INMUX plane 4,3
00  // 42 x119y27 INMUX plane 6,5
00  // 43 x119y27 INMUX plane 8,7
00  // 44 x119y27 INMUX plane 10,9
00  // 45 x119y27 INMUX plane 12,11
00  // 46 x119y28 INMUX plane 2,1
00  // 47 x119y28 INMUX plane 4,3
00  // 48 x119y28 INMUX plane 6,5
00  // 49 x119y28 INMUX plane 8,7
00  // 50 x119y28 INMUX plane 10,9
00  // 51 x119y28 INMUX plane 12,11
00  // 52 x120y27 INMUX plane 2,1
00  // 53 x120y27 INMUX plane 4,3
00  // 54 x120y27 INMUX plane 6,5
00  // 55 x120y27 INMUX plane 8,7
00  // 56 x120y27 INMUX plane 10,9
00  // 57 x120y27 INMUX plane 12,11
00  // 58 x120y28 INMUX plane 2,1
00  // 59 x120y28 INMUX plane 4,3
00  // 60 x120y28 INMUX plane 6,5
00  // 61 x120y28 INMUX plane 8,7
00  // 62 x120y28 INMUX plane 10,9
00  // 63 x120y28 INMUX plane 12,11
00  // 64 x119y27 SB_BIG plane 1
00  // 65 x119y27 SB_BIG plane 1
00  // 66 x119y27 SB_DRIVE plane 2,1
00  // 67 x119y27 SB_BIG plane 2
00  // 68 x119y27 SB_BIG plane 2
00  // 69 x119y27 SB_BIG plane 3
0C  // 70 x119y27 SB_BIG plane 3
E1 // -- CRC low byte
14 // -- CRC high byte


// Config Latches on x131y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B4F1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
42 // x_sel: 131
0E // y_sel: 27
76 // -- CRC low byte
60 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B4F9
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x131y27 CPE[0]
00  //  1 x131y27 CPE[1]
00  //  2 x131y27 CPE[2]
00  //  3 x131y27 CPE[3]
00  //  4 x131y27 CPE[4]
00  //  5 x131y27 CPE[5]
00  //  6 x131y27 CPE[6]
00  //  7 x131y27 CPE[7]
00  //  8 x131y27 CPE[8]
00  //  9 x131y27 CPE[9]
00  // 10 x131y28 CPE[0]
00  // 11 x131y28 CPE[1]
00  // 12 x131y28 CPE[2]
00  // 13 x131y28 CPE[3]
00  // 14 x131y28 CPE[4]
00  // 15 x131y28 CPE[5]
00  // 16 x131y28 CPE[6]
00  // 17 x131y28 CPE[7]
00  // 18 x131y28 CPE[8]
00  // 19 x131y28 CPE[9]
00  // 20 x132y27 CPE[0]
00  // 21 x132y27 CPE[1]
00  // 22 x132y27 CPE[2]
00  // 23 x132y27 CPE[3]
00  // 24 x132y27 CPE[4]
00  // 25 x132y27 CPE[5]
00  // 26 x132y27 CPE[6]
00  // 27 x132y27 CPE[7]
00  // 28 x132y27 CPE[8]
00  // 29 x132y27 CPE[9]
00  // 30 x132y28 CPE[0]
00  // 31 x132y28 CPE[1]
00  // 32 x132y28 CPE[2]
00  // 33 x132y28 CPE[3]
00  // 34 x132y28 CPE[4]
00  // 35 x132y28 CPE[5]
00  // 36 x132y28 CPE[6]
00  // 37 x132y28 CPE[7]
00  // 38 x132y28 CPE[8]
00  // 39 x132y28 CPE[9]
00  // 40 x131y27 INMUX plane 2,1
00  // 41 x131y27 INMUX plane 4,3
00  // 42 x131y27 INMUX plane 6,5
00  // 43 x131y27 INMUX plane 8,7
00  // 44 x131y27 INMUX plane 10,9
00  // 45 x131y27 INMUX plane 12,11
00  // 46 x131y28 INMUX plane 2,1
00  // 47 x131y28 INMUX plane 4,3
00  // 48 x131y28 INMUX plane 6,5
00  // 49 x131y28 INMUX plane 8,7
00  // 50 x131y28 INMUX plane 10,9
00  // 51 x131y28 INMUX plane 12,11
00  // 52 x132y27 INMUX plane 2,1
00  // 53 x132y27 INMUX plane 4,3
00  // 54 x132y27 INMUX plane 6,5
00  // 55 x132y27 INMUX plane 8,7
00  // 56 x132y27 INMUX plane 10,9
00  // 57 x132y27 INMUX plane 12,11
00  // 58 x132y28 INMUX plane 2,1
00  // 59 x132y28 INMUX plane 4,3
00  // 60 x132y28 INMUX plane 6,5
00  // 61 x132y28 INMUX plane 8,7
00  // 62 x132y28 INMUX plane 10,9
00  // 63 x132y28 INMUX plane 12,11
00  // 64 x131y27 SB_BIG plane 1
00  // 65 x131y27 SB_BIG plane 1
00  // 66 x131y27 SB_DRIVE plane 2,1
00  // 67 x131y27 SB_BIG plane 2
00  // 68 x131y27 SB_BIG plane 2
00  // 69 x131y27 SB_BIG plane 3
00  // 70 x131y27 SB_BIG plane 3
01  // 71 x131y27 SB_DRIVE plane 4,3
C2 // -- CRC low byte
BE // -- CRC high byte


// Config Latches on x135y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B547     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
44 // x_sel: 135
0E // y_sel: 27
A6 // -- CRC low byte
34 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B54F
47 // Length: 71
26 // -- CRC low byte
0E // -- CRC high byte
00  //  0 x135y27 CPE[0]
00  //  1 x135y27 CPE[1]
00  //  2 x135y27 CPE[2]
00  //  3 x135y27 CPE[3]
00  //  4 x135y27 CPE[4]
00  //  5 x135y27 CPE[5]
00  //  6 x135y27 CPE[6]
00  //  7 x135y27 CPE[7]
00  //  8 x135y27 CPE[8]
00  //  9 x135y27 CPE[9]
00  // 10 x135y28 CPE[0]
00  // 11 x135y28 CPE[1]
00  // 12 x135y28 CPE[2]
00  // 13 x135y28 CPE[3]
00  // 14 x135y28 CPE[4]
00  // 15 x135y28 CPE[5]
00  // 16 x135y28 CPE[6]
00  // 17 x135y28 CPE[7]
00  // 18 x135y28 CPE[8]
00  // 19 x135y28 CPE[9]
00  // 20 x136y27 CPE[0]
00  // 21 x136y27 CPE[1]
00  // 22 x136y27 CPE[2]
00  // 23 x136y27 CPE[3]
00  // 24 x136y27 CPE[4]
00  // 25 x136y27 CPE[5]
00  // 26 x136y27 CPE[6]
00  // 27 x136y27 CPE[7]
00  // 28 x136y27 CPE[8]
00  // 29 x136y27 CPE[9]
00  // 30 x136y28 CPE[0]
00  // 31 x136y28 CPE[1]
00  // 32 x136y28 CPE[2]
00  // 33 x136y28 CPE[3]
00  // 34 x136y28 CPE[4]
00  // 35 x136y28 CPE[5]
00  // 36 x136y28 CPE[6]
00  // 37 x136y28 CPE[7]
00  // 38 x136y28 CPE[8]
00  // 39 x136y28 CPE[9]
00  // 40 x135y27 INMUX plane 2,1
00  // 41 x135y27 INMUX plane 4,3
00  // 42 x135y27 INMUX plane 6,5
00  // 43 x135y27 INMUX plane 8,7
00  // 44 x135y27 INMUX plane 10,9
00  // 45 x135y27 INMUX plane 12,11
00  // 46 x135y28 INMUX plane 2,1
00  // 47 x135y28 INMUX plane 4,3
00  // 48 x135y28 INMUX plane 6,5
00  // 49 x135y28 INMUX plane 8,7
00  // 50 x135y28 INMUX plane 10,9
00  // 51 x135y28 INMUX plane 12,11
00  // 52 x136y27 INMUX plane 2,1
00  // 53 x136y27 INMUX plane 4,3
00  // 54 x136y27 INMUX plane 6,5
00  // 55 x136y27 INMUX plane 8,7
00  // 56 x136y27 INMUX plane 10,9
00  // 57 x136y27 INMUX plane 12,11
00  // 58 x136y28 INMUX plane 2,1
00  // 59 x136y28 INMUX plane 4,3
00  // 60 x136y28 INMUX plane 6,5
00  // 61 x136y28 INMUX plane 8,7
00  // 62 x136y28 INMUX plane 10,9
00  // 63 x136y28 INMUX plane 12,11
00  // 64 x135y27 SB_BIG plane 1
00  // 65 x135y27 SB_BIG plane 1
00  // 66 x135y27 SB_DRIVE plane 2,1
00  // 67 x135y27 SB_BIG plane 2
00  // 68 x135y27 SB_BIG plane 2
41  // 69 x135y27 SB_BIG plane 3
03  // 70 x135y27 SB_BIG plane 3
A8 // -- CRC low byte
B3 // -- CRC high byte


// Config Latches on x161y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B59C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
0E // y_sel: 27
8F // -- CRC low byte
DF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B5A4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y27
00  // 14 right_edge_EN1 at x163y27
00  // 15 right_edge_EN2 at x163y27
00  // 16 right_edge_EN0 at x163y28
00  // 17 right_edge_EN1 at x163y28
00  // 18 right_edge_EN2 at x163y28
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y28 SB_BIG plane 1
12  // 65 x162y28 SB_BIG plane 1
00  // 66 x162y28 SB_DRIVE plane 2,1
48  // 67 x162y28 SB_BIG plane 2
12  // 68 x162y28 SB_BIG plane 2
48  // 69 x162y28 SB_BIG plane 3
12  // 70 x162y28 SB_BIG plane 3
00  // 71 x162y28 SB_DRIVE plane 4,3
48  // 72 x162y28 SB_BIG plane 4
12  // 73 x162y28 SB_BIG plane 4
48  // 74 x162y28 SB_BIG plane 5
12  // 75 x162y28 SB_BIG plane 5
00  // 76 x162y28 SB_DRIVE plane 6,5
48  // 77 x162y28 SB_BIG plane 6
12  // 78 x162y28 SB_BIG plane 6
48  // 79 x162y28 SB_BIG plane 7
12  // 80 x162y28 SB_BIG plane 7
00  // 81 x162y28 SB_DRIVE plane 8,7
48  // 82 x162y28 SB_BIG plane 8
12  // 83 x162y28 SB_BIG plane 8
48  // 84 x162y28 SB_BIG plane 9
12  // 85 x162y28 SB_BIG plane 9
00  // 86 x162y28 SB_DRIVE plane 10,9
48  // 87 x162y28 SB_BIG plane 10
12  // 88 x162y28 SB_BIG plane 10
48  // 89 x162y28 SB_BIG plane 11
12  // 90 x162y28 SB_BIG plane 11
00  // 91 x162y28 SB_DRIVE plane 12,11
48  // 92 x162y28 SB_BIG plane 12
12  // 93 x162y28 SB_BIG plane 12
A8  // 94 x161y27 SB_SML plane 1
82  // 95 x161y27 SB_SML plane 2,1
2A  // 96 x161y27 SB_SML plane 2
A8  // 97 x161y27 SB_SML plane 3
82  // 98 x161y27 SB_SML plane 4,3
2A  // 99 x161y27 SB_SML plane 4
A8  // 100 x161y27 SB_SML plane 5
82  // 101 x161y27 SB_SML plane 6,5
2A  // 102 x161y27 SB_SML plane 6
A8  // 103 x161y27 SB_SML plane 7
82  // 104 x161y27 SB_SML plane 8,7
2A  // 105 x161y27 SB_SML plane 8
A8  // 106 x161y27 SB_SML plane 9
82  // 107 x161y27 SB_SML plane 10,9
2A  // 108 x161y27 SB_SML plane 10
A8  // 109 x161y27 SB_SML plane 11
82  // 110 x161y27 SB_SML plane 12,11
2A  // 111 x161y27 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B61A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
0F // y_sel: 29
29 // -- CRC low byte
04 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B622
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y29
00  // 14 left_edge_EN1 at x-2y29
00  // 15 left_edge_EN2 at x-2y29
00  // 16 left_edge_EN0 at x-2y30
00  // 17 left_edge_EN1 at x-2y30
00  // 18 left_edge_EN2 at x-2y30
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y30 SB_BIG plane 1
12  // 65 x0y30 SB_BIG plane 1
00  // 66 x0y30 SB_DRIVE plane 2,1
48  // 67 x0y30 SB_BIG plane 2
12  // 68 x0y30 SB_BIG plane 2
48  // 69 x0y30 SB_BIG plane 3
12  // 70 x0y30 SB_BIG plane 3
00  // 71 x0y30 SB_DRIVE plane 4,3
48  // 72 x0y30 SB_BIG plane 4
12  // 73 x0y30 SB_BIG plane 4
48  // 74 x0y30 SB_BIG plane 5
12  // 75 x0y30 SB_BIG plane 5
00  // 76 x0y30 SB_DRIVE plane 6,5
48  // 77 x0y30 SB_BIG plane 6
12  // 78 x0y30 SB_BIG plane 6
48  // 79 x0y30 SB_BIG plane 7
12  // 80 x0y30 SB_BIG plane 7
00  // 81 x0y30 SB_DRIVE plane 8,7
48  // 82 x0y30 SB_BIG plane 8
12  // 83 x0y30 SB_BIG plane 8
48  // 84 x0y30 SB_BIG plane 9
12  // 85 x0y30 SB_BIG plane 9
00  // 86 x0y30 SB_DRIVE plane 10,9
48  // 87 x0y30 SB_BIG plane 10
12  // 88 x0y30 SB_BIG plane 10
48  // 89 x0y30 SB_BIG plane 11
12  // 90 x0y30 SB_BIG plane 11
00  // 91 x0y30 SB_DRIVE plane 12,11
48  // 92 x0y30 SB_BIG plane 12
12  // 93 x0y30 SB_BIG plane 12
A8  // 94 x-1y29 SB_SML plane 1
82  // 95 x-1y29 SB_SML plane 2,1
2A  // 96 x-1y29 SB_SML plane 2
A8  // 97 x-1y29 SB_SML plane 3
82  // 98 x-1y29 SB_SML plane 4,3
2A  // 99 x-1y29 SB_SML plane 4
A8  // 100 x-1y29 SB_SML plane 5
82  // 101 x-1y29 SB_SML plane 6,5
2A  // 102 x-1y29 SB_SML plane 6
A8  // 103 x-1y29 SB_SML plane 7
82  // 104 x-1y29 SB_SML plane 8,7
2A  // 105 x-1y29 SB_SML plane 8
A8  // 106 x-1y29 SB_SML plane 9
82  // 107 x-1y29 SB_SML plane 10,9
2A  // 108 x-1y29 SB_SML plane 10
A8  // 109 x-1y29 SB_SML plane 11
82  // 110 x-1y29 SB_SML plane 12,11
2A  // 111 x-1y29 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x87y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B698     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2C // x_sel: 87
0F // y_sel: 29
BA // -- CRC low byte
8E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B6A0
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x87y29 CPE[0]
00  //  1 x87y29 CPE[1]
00  //  2 x87y29 CPE[2]
00  //  3 x87y29 CPE[3]
00  //  4 x87y29 CPE[4]
00  //  5 x87y29 CPE[5]
00  //  6 x87y29 CPE[6]
00  //  7 x87y29 CPE[7]
00  //  8 x87y29 CPE[8]
00  //  9 x87y29 CPE[9]
00  // 10 x87y30 CPE[0]
00  // 11 x87y30 CPE[1]
00  // 12 x87y30 CPE[2]
00  // 13 x87y30 CPE[3]
00  // 14 x87y30 CPE[4]
00  // 15 x87y30 CPE[5]
00  // 16 x87y30 CPE[6]
00  // 17 x87y30 CPE[7]
00  // 18 x87y30 CPE[8]
00  // 19 x87y30 CPE[9]
00  // 20 x88y29 CPE[0]
00  // 21 x88y29 CPE[1]
00  // 22 x88y29 CPE[2]
00  // 23 x88y29 CPE[3]
00  // 24 x88y29 CPE[4]
00  // 25 x88y29 CPE[5]
00  // 26 x88y29 CPE[6]
00  // 27 x88y29 CPE[7]
00  // 28 x88y29 CPE[8]
00  // 29 x88y29 CPE[9]
00  // 30 x88y30 CPE[0]  _a600  C_MX4b////    
00  // 31 x88y30 CPE[1]
00  // 32 x88y30 CPE[2]
00  // 33 x88y30 CPE[3]
00  // 34 x88y30 CPE[4]
00  // 35 x88y30 CPE[5]
00  // 36 x88y30 CPE[6]
00  // 37 x88y30 CPE[7]
00  // 38 x88y30 CPE[8]
00  // 39 x88y30 CPE[9]
00  // 40 x87y29 INMUX plane 2,1
00  // 41 x87y29 INMUX plane 4,3
04  // 42 x87y29 INMUX plane 6,5
00  // 43 x87y29 INMUX plane 8,7
00  // 44 x87y29 INMUX plane 10,9
00  // 45 x87y29 INMUX plane 12,11
00  // 46 x87y30 INMUX plane 2,1
00  // 47 x87y30 INMUX plane 4,3
00  // 48 x87y30 INMUX plane 6,5
00  // 49 x87y30 INMUX plane 8,7
00  // 50 x87y30 INMUX plane 10,9
00  // 51 x87y30 INMUX plane 12,11
00  // 52 x88y29 INMUX plane 2,1
00  // 53 x88y29 INMUX plane 4,3
00  // 54 x88y29 INMUX plane 6,5
00  // 55 x88y29 INMUX plane 8,7
08  // 56 x88y29 INMUX plane 10,9
00  // 57 x88y29 INMUX plane 12,11
10  // 58 x88y30 INMUX plane 2,1
28  // 59 x88y30 INMUX plane 4,3
3C  // 60 x88y30 INMUX plane 6,5
3F  // 61 x88y30 INMUX plane 8,7
10  // 62 x88y30 INMUX plane 10,9
2D  // 63 x88y30 INMUX plane 12,11
00  // 64 x88y30 SB_BIG plane 1
00  // 65 x88y30 SB_BIG plane 1
00  // 66 x88y30 SB_DRIVE plane 2,1
00  // 67 x88y30 SB_BIG plane 2
00  // 68 x88y30 SB_BIG plane 2
00  // 69 x88y30 SB_BIG plane 3
00  // 70 x88y30 SB_BIG plane 3
00  // 71 x88y30 SB_DRIVE plane 4,3
48  // 72 x88y30 SB_BIG plane 4
12  // 73 x88y30 SB_BIG plane 4
00  // 74 x88y30 SB_BIG plane 5
00  // 75 x88y30 SB_BIG plane 5
00  // 76 x88y30 SB_DRIVE plane 6,5
00  // 77 x88y30 SB_BIG plane 6
00  // 78 x88y30 SB_BIG plane 6
00  // 79 x88y30 SB_BIG plane 7
00  // 80 x88y30 SB_BIG plane 7
00  // 81 x88y30 SB_DRIVE plane 8,7
08  // 82 x88y30 SB_BIG plane 8
12  // 83 x88y30 SB_BIG plane 8
00  // 84 x88y30 SB_BIG plane 9
00  // 85 x88y30 SB_BIG plane 9
00  // 86 x88y30 SB_DRIVE plane 10,9
00  // 87 x88y30 SB_BIG plane 10
00  // 88 x88y30 SB_BIG plane 10
00  // 89 x88y30 SB_BIG plane 11
00  // 90 x88y30 SB_BIG plane 11
00  // 91 x88y30 SB_DRIVE plane 12,11
00  // 92 x88y30 SB_BIG plane 12
00  // 93 x88y30 SB_BIG plane 12
00  // 94 x87y29 SB_SML plane 1
00  // 95 x87y29 SB_SML plane 2,1
00  // 96 x87y29 SB_SML plane 2
00  // 97 x87y29 SB_SML plane 3
80  // 98 x87y29 SB_SML plane 4,3
2A  // 99 x87y29 SB_SML plane 4
00  // 100 x87y29 SB_SML plane 5
00  // 101 x87y29 SB_SML plane 6,5
00  // 102 x87y29 SB_SML plane 6
00  // 103 x87y29 SB_SML plane 7
80  // 104 x87y29 SB_SML plane 8,7
2A  // 105 x87y29 SB_SML plane 8
20 // -- CRC low byte
E2 // -- CRC high byte


// Config Latches on x89y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B710     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
0F // y_sel: 29
62 // -- CRC low byte
97 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B718
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x89y29 CPE[0]
00  //  1 x89y29 CPE[1]
00  //  2 x89y29 CPE[2]
00  //  3 x89y29 CPE[3]
00  //  4 x89y29 CPE[4]
00  //  5 x89y29 CPE[5]
00  //  6 x89y29 CPE[6]
00  //  7 x89y29 CPE[7]
00  //  8 x89y29 CPE[8]
00  //  9 x89y29 CPE[9]
00  // 10 x89y30 CPE[0]  _a844  C_////Bridge
00  // 11 x89y30 CPE[1]
00  // 12 x89y30 CPE[2]
00  // 13 x89y30 CPE[3]
00  // 14 x89y30 CPE[4]
00  // 15 x89y30 CPE[5]
00  // 16 x89y30 CPE[6]
00  // 17 x89y30 CPE[7]
00  // 18 x89y30 CPE[8]
00  // 19 x89y30 CPE[9]
00  // 20 x90y29 CPE[0]
00  // 21 x90y29 CPE[1]
00  // 22 x90y29 CPE[2]
00  // 23 x90y29 CPE[3]
00  // 24 x90y29 CPE[4]
00  // 25 x90y29 CPE[5]
00  // 26 x90y29 CPE[6]
00  // 27 x90y29 CPE[7]
00  // 28 x90y29 CPE[8]
00  // 29 x90y29 CPE[9]
00  // 30 x90y30 CPE[0]  _a539  C_AND/D///    
00  // 31 x90y30 CPE[1]
00  // 32 x90y30 CPE[2]
00  // 33 x90y30 CPE[3]
00  // 34 x90y30 CPE[4]
00  // 35 x90y30 CPE[5]
00  // 36 x90y30 CPE[6]
00  // 37 x90y30 CPE[7]
00  // 38 x90y30 CPE[8]
00  // 39 x90y30 CPE[9]
10  // 40 x89y29 INMUX plane 2,1
00  // 41 x89y29 INMUX plane 4,3
00  // 42 x89y29 INMUX plane 6,5
00  // 43 x89y29 INMUX plane 8,7
00  // 44 x89y29 INMUX plane 10,9
08  // 45 x89y29 INMUX plane 12,11
12  // 46 x89y30 INMUX plane 2,1
38  // 47 x89y30 INMUX plane 4,3
00  // 48 x89y30 INMUX plane 6,5
01  // 49 x89y30 INMUX plane 8,7
20  // 50 x89y30 INMUX plane 10,9
10  // 51 x89y30 INMUX plane 12,11
00  // 52 x90y29 INMUX plane 2,1
00  // 53 x90y29 INMUX plane 4,3
00  // 54 x90y29 INMUX plane 6,5
00  // 55 x90y29 INMUX plane 8,7
00  // 56 x90y29 INMUX plane 10,9
00  // 57 x90y29 INMUX plane 12,11
20  // 58 x90y30 INMUX plane 2,1
00  // 59 x90y30 INMUX plane 4,3
30  // 60 x90y30 INMUX plane 6,5
00  // 61 x90y30 INMUX plane 8,7
31  // 62 x90y30 INMUX plane 10,9
20  // 63 x90y30 INMUX plane 12,11
00  // 64 x89y29 SB_BIG plane 1
00  // 65 x89y29 SB_BIG plane 1
00  // 66 x89y29 SB_DRIVE plane 2,1
48  // 67 x89y29 SB_BIG plane 2
12  // 68 x89y29 SB_BIG plane 2
00  // 69 x89y29 SB_BIG plane 3
00  // 70 x89y29 SB_BIG plane 3
00  // 71 x89y29 SB_DRIVE plane 4,3
48  // 72 x89y29 SB_BIG plane 4
12  // 73 x89y29 SB_BIG plane 4
00  // 74 x89y29 SB_BIG plane 5
00  // 75 x89y29 SB_BIG plane 5
00  // 76 x89y29 SB_DRIVE plane 6,5
48  // 77 x89y29 SB_BIG plane 6
12  // 78 x89y29 SB_BIG plane 6
80  // 79 x89y29 SB_BIG plane 7
00  // 80 x89y29 SB_BIG plane 7
00  // 81 x89y29 SB_DRIVE plane 8,7
48  // 82 x89y29 SB_BIG plane 8
12  // 83 x89y29 SB_BIG plane 8
40  // 84 x89y29 SB_BIG plane 9
01  // 85 x89y29 SB_BIG plane 9
80  // 86 x89y29 SB_DRIVE plane 10,9
00  // 87 x89y29 SB_BIG plane 10
01  // 88 x89y29 SB_BIG plane 10
00  // 89 x89y29 SB_BIG plane 11
00  // 90 x89y29 SB_BIG plane 11
00  // 91 x89y29 SB_DRIVE plane 12,11
00  // 92 x89y29 SB_BIG plane 12
00  // 93 x89y29 SB_BIG plane 12
80  // 94 x90y30 SB_SML plane 1
81  // 95 x90y30 SB_SML plane 2,1
30  // 96 x90y30 SB_SML plane 2
00  // 97 x90y30 SB_SML plane 3
80  // 98 x90y30 SB_SML plane 4,3
2E  // 99 x90y30 SB_SML plane 4
00  // 100 x90y30 SB_SML plane 5
80  // 101 x90y30 SB_SML plane 6,5
2A  // 102 x90y30 SB_SML plane 6
00  // 103 x90y30 SB_SML plane 7
80  // 104 x90y30 SB_SML plane 8,7
28  // 105 x90y30 SB_SML plane 8
00  // 106 x90y30 SB_SML plane 9
10  // 107 x90y30 SB_SML plane 10,9
0E  // 108 x90y30 SB_SML plane 10
60  // 109 x90y30 SB_SML plane 11
00  // 110 x90y30 SB_SML plane 12,11
14  // 111 x90y30 SB_SML plane 12
F1 // -- CRC low byte
D7 // -- CRC high byte


// Config Latches on x91y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B78E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
0F // y_sel: 29
0A // -- CRC low byte
BD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B796
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x91y29 CPE[0]
00  //  1 x91y29 CPE[1]
00  //  2 x91y29 CPE[2]
00  //  3 x91y29 CPE[3]
00  //  4 x91y29 CPE[4]
00  //  5 x91y29 CPE[5]
00  //  6 x91y29 CPE[6]
00  //  7 x91y29 CPE[7]
00  //  8 x91y29 CPE[8]
00  //  9 x91y29 CPE[9]
00  // 10 x91y30 CPE[0]  _a843  C_////Bridge
00  // 11 x91y30 CPE[1]
00  // 12 x91y30 CPE[2]
00  // 13 x91y30 CPE[3]
00  // 14 x91y30 CPE[4]
00  // 15 x91y30 CPE[5]
00  // 16 x91y30 CPE[6]
00  // 17 x91y30 CPE[7]
00  // 18 x91y30 CPE[8]
00  // 19 x91y30 CPE[9]
00  // 20 x92y29 CPE[0]  net1 = net2: _a86  C_AND///AND/
00  // 21 x92y29 CPE[1]
00  // 22 x92y29 CPE[2]
00  // 23 x92y29 CPE[3]
00  // 24 x92y29 CPE[4]
00  // 25 x92y29 CPE[5]
00  // 26 x92y29 CPE[6]
00  // 27 x92y29 CPE[7]
00  // 28 x92y29 CPE[8]
00  // 29 x92y29 CPE[9]
00  // 30 x92y30 CPE[0]  net1 = net2: _a651  C_AND///AND/
00  // 31 x92y30 CPE[1]
00  // 32 x92y30 CPE[2]
00  // 33 x92y30 CPE[3]
00  // 34 x92y30 CPE[4]
00  // 35 x92y30 CPE[5]
00  // 36 x92y30 CPE[6]
00  // 37 x92y30 CPE[7]
00  // 38 x92y30 CPE[8]
00  // 39 x92y30 CPE[9]
18  // 40 x91y29 INMUX plane 2,1
00  // 41 x91y29 INMUX plane 4,3
08  // 42 x91y29 INMUX plane 6,5
01  // 43 x91y29 INMUX plane 8,7
10  // 44 x91y29 INMUX plane 10,9
00  // 45 x91y29 INMUX plane 12,11
00  // 46 x91y30 INMUX plane 2,1
06  // 47 x91y30 INMUX plane 4,3
00  // 48 x91y30 INMUX plane 6,5
01  // 49 x91y30 INMUX plane 8,7
00  // 50 x91y30 INMUX plane 10,9
00  // 51 x91y30 INMUX plane 12,11
05  // 52 x92y29 INMUX plane 2,1
07  // 53 x92y29 INMUX plane 4,3
07  // 54 x92y29 INMUX plane 6,5
28  // 55 x92y29 INMUX plane 8,7
02  // 56 x92y29 INMUX plane 10,9
02  // 57 x92y29 INMUX plane 12,11
30  // 58 x92y30 INMUX plane 2,1
02  // 59 x92y30 INMUX plane 4,3
25  // 60 x92y30 INMUX plane 6,5
04  // 61 x92y30 INMUX plane 8,7
20  // 62 x92y30 INMUX plane 10,9
00  // 63 x92y30 INMUX plane 12,11
00  // 64 x92y30 SB_BIG plane 1
00  // 65 x92y30 SB_BIG plane 1
00  // 66 x92y30 SB_DRIVE plane 2,1
48  // 67 x92y30 SB_BIG plane 2
10  // 68 x92y30 SB_BIG plane 2
08  // 69 x92y30 SB_BIG plane 3
12  // 70 x92y30 SB_BIG plane 3
00  // 71 x92y30 SB_DRIVE plane 4,3
48  // 72 x92y30 SB_BIG plane 4
12  // 73 x92y30 SB_BIG plane 4
00  // 74 x92y30 SB_BIG plane 5
00  // 75 x92y30 SB_BIG plane 5
00  // 76 x92y30 SB_DRIVE plane 6,5
48  // 77 x92y30 SB_BIG plane 6
12  // 78 x92y30 SB_BIG plane 6
08  // 79 x92y30 SB_BIG plane 7
12  // 80 x92y30 SB_BIG plane 7
00  // 81 x92y30 SB_DRIVE plane 8,7
48  // 82 x92y30 SB_BIG plane 8
12  // 83 x92y30 SB_BIG plane 8
00  // 84 x92y30 SB_BIG plane 9
00  // 85 x92y30 SB_BIG plane 9
00  // 86 x92y30 SB_DRIVE plane 10,9
00  // 87 x92y30 SB_BIG plane 10
00  // 88 x92y30 SB_BIG plane 10
00  // 89 x92y30 SB_BIG plane 11
00  // 90 x92y30 SB_BIG plane 11
00  // 91 x92y30 SB_DRIVE plane 12,11
C1  // 92 x92y30 SB_BIG plane 12
02  // 93 x92y30 SB_BIG plane 12
00  // 94 x91y29 SB_SML plane 1
30  // 95 x91y29 SB_SML plane 2,1
4D  // 96 x91y29 SB_SML plane 2
A8  // 97 x91y29 SB_SML plane 3
82  // 98 x91y29 SB_SML plane 4,3
28  // 99 x91y29 SB_SML plane 4
00  // 100 x91y29 SB_SML plane 5
80  // 101 x91y29 SB_SML plane 6,5
2A  // 102 x91y29 SB_SML plane 6
E8  // 103 x91y29 SB_SML plane 7
82  // 104 x91y29 SB_SML plane 8,7
28  // 105 x91y29 SB_SML plane 8
02  // 106 x91y29 SB_SML plane 9
03  // 107 x91y29 SB_SML plane 10,9
19 // -- CRC low byte
22 // -- CRC high byte


// Config Latches on x93y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B808     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
0F // y_sel: 29
D2 // -- CRC low byte
A4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B810
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x93y29 CPE[0]  net1 = net2: _a542  C_AND/D//AND/D
00  //  1 x93y29 CPE[1]
00  //  2 x93y29 CPE[2]
00  //  3 x93y29 CPE[3]
00  //  4 x93y29 CPE[4]
00  //  5 x93y29 CPE[5]
00  //  6 x93y29 CPE[6]
00  //  7 x93y29 CPE[7]
00  //  8 x93y29 CPE[8]
00  //  9 x93y29 CPE[9]
00  // 10 x93y30 CPE[0]
00  // 11 x93y30 CPE[1]
00  // 12 x93y30 CPE[2]
00  // 13 x93y30 CPE[3]
00  // 14 x93y30 CPE[4]
00  // 15 x93y30 CPE[5]
00  // 16 x93y30 CPE[6]
00  // 17 x93y30 CPE[7]
00  // 18 x93y30 CPE[8]
00  // 19 x93y30 CPE[9]
00  // 20 x94y29 CPE[0]  _a103  C_MX2a/D///    
00  // 21 x94y29 CPE[1]
00  // 22 x94y29 CPE[2]
00  // 23 x94y29 CPE[3]
00  // 24 x94y29 CPE[4]
00  // 25 x94y29 CPE[5]
00  // 26 x94y29 CPE[6]
00  // 27 x94y29 CPE[7]
00  // 28 x94y29 CPE[8]
00  // 29 x94y29 CPE[9]
00  // 30 x94y30 CPE[0]
00  // 31 x94y30 CPE[1]
00  // 32 x94y30 CPE[2]
00  // 33 x94y30 CPE[3]
00  // 34 x94y30 CPE[4]
00  // 35 x94y30 CPE[5]
00  // 36 x94y30 CPE[6]
00  // 37 x94y30 CPE[7]
00  // 38 x94y30 CPE[8]
00  // 39 x94y30 CPE[9]
00  // 40 x93y29 INMUX plane 2,1
25  // 41 x93y29 INMUX plane 4,3
08  // 42 x93y29 INMUX plane 6,5
06  // 43 x93y29 INMUX plane 8,7
11  // 44 x93y29 INMUX plane 10,9
05  // 45 x93y29 INMUX plane 12,11
05  // 46 x93y30 INMUX plane 2,1
00  // 47 x93y30 INMUX plane 4,3
00  // 48 x93y30 INMUX plane 6,5
10  // 49 x93y30 INMUX plane 8,7
00  // 50 x93y30 INMUX plane 10,9
00  // 51 x93y30 INMUX plane 12,11
2C  // 52 x94y29 INMUX plane 2,1
00  // 53 x94y29 INMUX plane 4,3
0D  // 54 x94y29 INMUX plane 6,5
68  // 55 x94y29 INMUX plane 8,7
70  // 56 x94y29 INMUX plane 10,9
45  // 57 x94y29 INMUX plane 12,11
00  // 58 x94y30 INMUX plane 2,1
05  // 59 x94y30 INMUX plane 4,3
40  // 60 x94y30 INMUX plane 6,5
40  // 61 x94y30 INMUX plane 8,7
40  // 62 x94y30 INMUX plane 10,9
45  // 63 x94y30 INMUX plane 12,11
C2  // 64 x93y29 SB_BIG plane 1
14  // 65 x93y29 SB_BIG plane 1
00  // 66 x93y29 SB_DRIVE plane 2,1
00  // 67 x93y29 SB_BIG plane 2
00  // 68 x93y29 SB_BIG plane 2
48  // 69 x93y29 SB_BIG plane 3
12  // 70 x93y29 SB_BIG plane 3
00  // 71 x93y29 SB_DRIVE plane 4,3
00  // 72 x93y29 SB_BIG plane 4
00  // 73 x93y29 SB_BIG plane 4
48  // 74 x93y29 SB_BIG plane 5
02  // 75 x93y29 SB_BIG plane 5
00  // 76 x93y29 SB_DRIVE plane 6,5
04  // 77 x93y29 SB_BIG plane 6
10  // 78 x93y29 SB_BIG plane 6
48  // 79 x93y29 SB_BIG plane 7
12  // 80 x93y29 SB_BIG plane 7
00  // 81 x93y29 SB_DRIVE plane 8,7
00  // 82 x93y29 SB_BIG plane 8
00  // 83 x93y29 SB_BIG plane 8
49  // 84 x93y29 SB_BIG plane 9
01  // 85 x93y29 SB_BIG plane 9
00  // 86 x93y29 SB_DRIVE plane 10,9
02  // 87 x93y29 SB_BIG plane 10
18  // 88 x93y29 SB_BIG plane 10
00  // 89 x93y29 SB_BIG plane 11
04  // 90 x93y29 SB_BIG plane 11
00  // 91 x93y29 SB_DRIVE plane 12,11
C9  // 92 x93y29 SB_BIG plane 12
00  // 93 x93y29 SB_BIG plane 12
03  // 94 x94y30 SB_SML plane 1
03  // 95 x94y30 SB_SML plane 2,1
00  // 96 x94y30 SB_SML plane 2
28  // 97 x94y30 SB_SML plane 3
02  // 98 x94y30 SB_SML plane 4,3
00  // 99 x94y30 SB_SML plane 4
E8  // 100 x94y30 SB_SML plane 5
22  // 101 x94y30 SB_SML plane 6,5
10  // 102 x94y30 SB_SML plane 6
A8  // 103 x94y30 SB_SML plane 7
02  // 104 x94y30 SB_SML plane 8,7
10  // 105 x94y30 SB_SML plane 8
D4 // -- CRC low byte
0E // -- CRC high byte


// Config Latches on x95y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B880     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
0F // y_sel: 29
8B // -- CRC low byte
B2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B888
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x95y29 CPE[0]  _a88  C_ORAND////    _a596  C_///AND/D
00  //  1 x95y29 CPE[1]
00  //  2 x95y29 CPE[2]
00  //  3 x95y29 CPE[3]
00  //  4 x95y29 CPE[4]
00  //  5 x95y29 CPE[5]
00  //  6 x95y29 CPE[6]
00  //  7 x95y29 CPE[7]
00  //  8 x95y29 CPE[8]
00  //  9 x95y29 CPE[9]
00  // 10 x95y30 CPE[0]  _a581  C_AND/D///    
00  // 11 x95y30 CPE[1]
00  // 12 x95y30 CPE[2]
00  // 13 x95y30 CPE[3]
00  // 14 x95y30 CPE[4]
00  // 15 x95y30 CPE[5]
00  // 16 x95y30 CPE[6]
00  // 17 x95y30 CPE[7]
00  // 18 x95y30 CPE[8]
00  // 19 x95y30 CPE[9]
00  // 20 x96y29 CPE[0]  _a99  C_MX2b/D///    
00  // 21 x96y29 CPE[1]
00  // 22 x96y29 CPE[2]
00  // 23 x96y29 CPE[3]
00  // 24 x96y29 CPE[4]
00  // 25 x96y29 CPE[5]
00  // 26 x96y29 CPE[6]
00  // 27 x96y29 CPE[7]
00  // 28 x96y29 CPE[8]
00  // 29 x96y29 CPE[9]
00  // 30 x96y30 CPE[0]  _a102  C_MX2b/D///    
00  // 31 x96y30 CPE[1]
00  // 32 x96y30 CPE[2]
00  // 33 x96y30 CPE[3]
00  // 34 x96y30 CPE[4]
00  // 35 x96y30 CPE[5]
00  // 36 x96y30 CPE[6]
00  // 37 x96y30 CPE[7]
00  // 38 x96y30 CPE[8]
00  // 39 x96y30 CPE[9]
0A  // 40 x95y29 INMUX plane 2,1
28  // 41 x95y29 INMUX plane 4,3
21  // 42 x95y29 INMUX plane 6,5
35  // 43 x95y29 INMUX plane 8,7
21  // 44 x95y29 INMUX plane 10,9
05  // 45 x95y29 INMUX plane 12,11
2B  // 46 x95y30 INMUX plane 2,1
00  // 47 x95y30 INMUX plane 4,3
0A  // 48 x95y30 INMUX plane 6,5
18  // 49 x95y30 INMUX plane 8,7
11  // 50 x95y30 INMUX plane 10,9
05  // 51 x95y30 INMUX plane 12,11
0A  // 52 x96y29 INMUX plane 2,1
00  // 53 x96y29 INMUX plane 4,3
54  // 54 x96y29 INMUX plane 6,5
00  // 55 x96y29 INMUX plane 8,7
B0  // 56 x96y29 INMUX plane 10,9
05  // 57 x96y29 INMUX plane 12,11
0C  // 58 x96y30 INMUX plane 2,1
08  // 59 x96y30 INMUX plane 4,3
51  // 60 x96y30 INMUX plane 6,5
05  // 61 x96y30 INMUX plane 8,7
71  // 62 x96y30 INMUX plane 10,9
25  // 63 x96y30 INMUX plane 12,11
90  // 64 x96y30 SB_BIG plane 1
10  // 65 x96y30 SB_BIG plane 1
00  // 66 x96y30 SB_DRIVE plane 2,1
48  // 67 x96y30 SB_BIG plane 2
12  // 68 x96y30 SB_BIG plane 2
48  // 69 x96y30 SB_BIG plane 3
12  // 70 x96y30 SB_BIG plane 3
00  // 71 x96y30 SB_DRIVE plane 4,3
48  // 72 x96y30 SB_BIG plane 4
12  // 73 x96y30 SB_BIG plane 4
D2  // 74 x96y30 SB_BIG plane 5
26  // 75 x96y30 SB_BIG plane 5
00  // 76 x96y30 SB_DRIVE plane 6,5
48  // 77 x96y30 SB_BIG plane 6
10  // 78 x96y30 SB_BIG plane 6
48  // 79 x96y30 SB_BIG plane 7
12  // 80 x96y30 SB_BIG plane 7
00  // 81 x96y30 SB_DRIVE plane 8,7
48  // 82 x96y30 SB_BIG plane 8
10  // 83 x96y30 SB_BIG plane 8
49  // 84 x96y30 SB_BIG plane 9
25  // 85 x96y30 SB_BIG plane 9
00  // 86 x96y30 SB_DRIVE plane 10,9
C9  // 87 x96y30 SB_BIG plane 10
26  // 88 x96y30 SB_BIG plane 10
48  // 89 x96y30 SB_BIG plane 11
12  // 90 x96y30 SB_BIG plane 11
00  // 91 x96y30 SB_DRIVE plane 12,11
48  // 92 x96y30 SB_BIG plane 12
12  // 93 x96y30 SB_BIG plane 12
10  // 94 x95y29 SB_SML plane 1
82  // 95 x95y29 SB_SML plane 2,1
2A  // 96 x95y29 SB_SML plane 2
C8  // 97 x95y29 SB_SML plane 3
82  // 98 x95y29 SB_SML plane 4,3
2A  // 99 x95y29 SB_SML plane 4
94  // 100 x95y29 SB_SML plane 5
83  // 101 x95y29 SB_SML plane 6,5
2C  // 102 x95y29 SB_SML plane 6
A8  // 103 x95y29 SB_SML plane 7
82  // 104 x95y29 SB_SML plane 8,7
2A  // 105 x95y29 SB_SML plane 8
49  // 106 x95y29 SB_SML plane 9
15  // 107 x95y29 SB_SML plane 10,9
4D  // 108 x95y29 SB_SML plane 10
28  // 109 x95y29 SB_SML plane 11
12  // 110 x95y29 SB_SML plane 12,11
2B  // 111 x95y29 SB_SML plane 12
AB // -- CRC low byte
C3 // -- CRC high byte


// Config Latches on x97y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B8FE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
0F // y_sel: 29
53 // -- CRC low byte
AB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B906
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x97y29 CPE[0]  _a78  C_AND/D///    
00  //  1 x97y29 CPE[1]
00  //  2 x97y29 CPE[2]
00  //  3 x97y29 CPE[3]
00  //  4 x97y29 CPE[4]
00  //  5 x97y29 CPE[5]
00  //  6 x97y29 CPE[6]
00  //  7 x97y29 CPE[7]
00  //  8 x97y29 CPE[8]
00  //  9 x97y29 CPE[9]
00  // 10 x97y30 CPE[0]  _a585  C_AND/D///    
00  // 11 x97y30 CPE[1]
00  // 12 x97y30 CPE[2]
00  // 13 x97y30 CPE[3]
00  // 14 x97y30 CPE[4]
00  // 15 x97y30 CPE[5]
00  // 16 x97y30 CPE[6]
00  // 17 x97y30 CPE[7]
00  // 18 x97y30 CPE[8]
00  // 19 x97y30 CPE[9]
00  // 20 x98y29 CPE[0]  _a593  C_///AND/D
00  // 21 x98y29 CPE[1]
00  // 22 x98y29 CPE[2]
00  // 23 x98y29 CPE[3]
00  // 24 x98y29 CPE[4]
00  // 25 x98y29 CPE[5]
00  // 26 x98y29 CPE[6]
00  // 27 x98y29 CPE[7]
00  // 28 x98y29 CPE[8]
00  // 29 x98y29 CPE[9]
00  // 30 x98y30 CPE[0]
00  // 31 x98y30 CPE[1]
00  // 32 x98y30 CPE[2]
00  // 33 x98y30 CPE[3]
00  // 34 x98y30 CPE[4]
00  // 35 x98y30 CPE[5]
00  // 36 x98y30 CPE[6]
00  // 37 x98y30 CPE[7]
00  // 38 x98y30 CPE[8]
00  // 39 x98y30 CPE[9]
01  // 40 x97y29 INMUX plane 2,1
00  // 41 x97y29 INMUX plane 4,3
05  // 42 x97y29 INMUX plane 6,5
28  // 43 x97y29 INMUX plane 8,7
10  // 44 x97y29 INMUX plane 10,9
10  // 45 x97y29 INMUX plane 12,11
29  // 46 x97y30 INMUX plane 2,1
00  // 47 x97y30 INMUX plane 4,3
30  // 48 x97y30 INMUX plane 6,5
00  // 49 x97y30 INMUX plane 8,7
10  // 50 x97y30 INMUX plane 10,9
05  // 51 x97y30 INMUX plane 12,11
08  // 52 x98y29 INMUX plane 2,1
28  // 53 x98y29 INMUX plane 4,3
05  // 54 x98y29 INMUX plane 6,5
80  // 55 x98y29 INMUX plane 8,7
29  // 56 x98y29 INMUX plane 10,9
85  // 57 x98y29 INMUX plane 12,11
01  // 58 x98y30 INMUX plane 2,1
00  // 59 x98y30 INMUX plane 4,3
05  // 60 x98y30 INMUX plane 6,5
A8  // 61 x98y30 INMUX plane 8,7
22  // 62 x98y30 INMUX plane 10,9
80  // 63 x98y30 INMUX plane 12,11
A2  // 64 x97y29 SB_BIG plane 1
14  // 65 x97y29 SB_BIG plane 1
00  // 66 x97y29 SB_DRIVE plane 2,1
41  // 67 x97y29 SB_BIG plane 2
12  // 68 x97y29 SB_BIG plane 2
48  // 69 x97y29 SB_BIG plane 3
12  // 70 x97y29 SB_BIG plane 3
00  // 71 x97y29 SB_DRIVE plane 4,3
00  // 72 x97y29 SB_BIG plane 4
00  // 73 x97y29 SB_BIG plane 4
92  // 74 x97y29 SB_BIG plane 5
20  // 75 x97y29 SB_BIG plane 5
00  // 76 x97y29 SB_DRIVE plane 6,5
94  // 77 x97y29 SB_BIG plane 6
22  // 78 x97y29 SB_BIG plane 6
88  // 79 x97y29 SB_BIG plane 7
12  // 80 x97y29 SB_BIG plane 7
00  // 81 x97y29 SB_DRIVE plane 8,7
00  // 82 x97y29 SB_BIG plane 8
00  // 83 x97y29 SB_BIG plane 8
49  // 84 x97y29 SB_BIG plane 9
01  // 85 x97y29 SB_BIG plane 9
10  // 86 x97y29 SB_DRIVE plane 10,9
00  // 87 x97y29 SB_BIG plane 10
00  // 88 x97y29 SB_BIG plane 10
00  // 89 x97y29 SB_BIG plane 11
00  // 90 x97y29 SB_BIG plane 11
00  // 91 x97y29 SB_DRIVE plane 12,11
00  // 92 x97y29 SB_BIG plane 12
00  // 93 x97y29 SB_BIG plane 12
A8  // 94 x98y30 SB_SML plane 1
82  // 95 x98y30 SB_SML plane 2,1
2A  // 96 x98y30 SB_SML plane 2
A8  // 97 x98y30 SB_SML plane 3
02  // 98 x98y30 SB_SML plane 4,3
00  // 99 x98y30 SB_SML plane 4
32  // 100 x98y30 SB_SML plane 5
33  // 101 x98y30 SB_SML plane 6,5
55  // 102 x98y30 SB_SML plane 6
88  // 103 x98y30 SB_SML plane 7
02  // 104 x98y30 SB_SML plane 8,7
00  // 105 x98y30 SB_SML plane 8
00  // 106 x98y30 SB_SML plane 9
10  // 107 x98y30 SB_SML plane 10,9
11  // 108 x98y30 SB_SML plane 10
87 // -- CRC low byte
9F // -- CRC high byte


// Config Latches on x99y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B979     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
0F // y_sel: 29
3B // -- CRC low byte
81 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B981
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x99y29 CPE[0]  _a66  C_///ORAND/D
00  //  1 x99y29 CPE[1]
00  //  2 x99y29 CPE[2]
00  //  3 x99y29 CPE[3]
00  //  4 x99y29 CPE[4]
00  //  5 x99y29 CPE[5]
00  //  6 x99y29 CPE[6]
00  //  7 x99y29 CPE[7]
00  //  8 x99y29 CPE[8]
00  //  9 x99y29 CPE[9]
00  // 10 x99y30 CPE[0]
00  // 11 x99y30 CPE[1]
00  // 12 x99y30 CPE[2]
00  // 13 x99y30 CPE[3]
00  // 14 x99y30 CPE[4]
00  // 15 x99y30 CPE[5]
00  // 16 x99y30 CPE[6]
00  // 17 x99y30 CPE[7]
00  // 18 x99y30 CPE[8]
00  // 19 x99y30 CPE[9]
00  // 20 x100y29 CPE[0]  _a594  C_AND/D///    _a597  C_///AND/D
00  // 21 x100y29 CPE[1]
00  // 22 x100y29 CPE[2]
00  // 23 x100y29 CPE[3]
00  // 24 x100y29 CPE[4]
00  // 25 x100y29 CPE[5]
00  // 26 x100y29 CPE[6]
00  // 27 x100y29 CPE[7]
00  // 28 x100y29 CPE[8]
00  // 29 x100y29 CPE[9]
00  // 30 x100y30 CPE[0]
00  // 31 x100y30 CPE[1]
00  // 32 x100y30 CPE[2]
00  // 33 x100y30 CPE[3]
00  // 34 x100y30 CPE[4]
00  // 35 x100y30 CPE[5]
00  // 36 x100y30 CPE[6]
00  // 37 x100y30 CPE[7]
00  // 38 x100y30 CPE[8]
00  // 39 x100y30 CPE[9]
26  // 40 x99y29 INMUX plane 2,1
17  // 41 x99y29 INMUX plane 4,3
02  // 42 x99y29 INMUX plane 6,5
00  // 43 x99y29 INMUX plane 8,7
30  // 44 x99y29 INMUX plane 10,9
0C  // 45 x99y29 INMUX plane 12,11
00  // 46 x99y30 INMUX plane 2,1
28  // 47 x99y30 INMUX plane 4,3
02  // 48 x99y30 INMUX plane 6,5
00  // 49 x99y30 INMUX plane 8,7
00  // 50 x99y30 INMUX plane 10,9
05  // 51 x99y30 INMUX plane 12,11
00  // 52 x100y29 INMUX plane 2,1
10  // 53 x100y29 INMUX plane 4,3
43  // 54 x100y29 INMUX plane 6,5
21  // 55 x100y29 INMUX plane 8,7
71  // 56 x100y29 INMUX plane 10,9
24  // 57 x100y29 INMUX plane 12,11
00  // 58 x100y30 INMUX plane 2,1
00  // 59 x100y30 INMUX plane 4,3
41  // 60 x100y30 INMUX plane 6,5
00  // 61 x100y30 INMUX plane 8,7
40  // 62 x100y30 INMUX plane 10,9
00  // 63 x100y30 INMUX plane 12,11
48  // 64 x100y30 SB_BIG plane 1
12  // 65 x100y30 SB_BIG plane 1
00  // 66 x100y30 SB_DRIVE plane 2,1
00  // 67 x100y30 SB_BIG plane 2
00  // 68 x100y30 SB_BIG plane 2
48  // 69 x100y30 SB_BIG plane 3
12  // 70 x100y30 SB_BIG plane 3
00  // 71 x100y30 SB_DRIVE plane 4,3
00  // 72 x100y30 SB_BIG plane 4
00  // 73 x100y30 SB_BIG plane 4
48  // 74 x100y30 SB_BIG plane 5
00  // 75 x100y30 SB_BIG plane 5
00  // 76 x100y30 SB_DRIVE plane 6,5
04  // 77 x100y30 SB_BIG plane 6
02  // 78 x100y30 SB_BIG plane 6
41  // 79 x100y30 SB_BIG plane 7
12  // 80 x100y30 SB_BIG plane 7
00  // 81 x100y30 SB_DRIVE plane 8,7
00  // 82 x100y30 SB_BIG plane 8
00  // 83 x100y30 SB_BIG plane 8
40  // 84 x100y30 SB_BIG plane 9
01  // 85 x100y30 SB_BIG plane 9
80  // 86 x100y30 SB_DRIVE plane 10,9
C1  // 87 x100y30 SB_BIG plane 10
02  // 88 x100y30 SB_BIG plane 10
00  // 89 x100y30 SB_BIG plane 11
00  // 90 x100y30 SB_BIG plane 11
00  // 91 x100y30 SB_DRIVE plane 12,11
02  // 92 x100y30 SB_BIG plane 12
14  // 93 x100y30 SB_BIG plane 12
28  // 94 x99y29 SB_SML plane 1
00  // 95 x99y29 SB_SML plane 2,1
00  // 96 x99y29 SB_SML plane 2
A8  // 97 x99y29 SB_SML plane 3
02  // 98 x99y29 SB_SML plane 4,3
00  // 99 x99y29 SB_SML plane 4
A8  // 100 x99y29 SB_SML plane 5
02  // 101 x99y29 SB_SML plane 6,5
00  // 102 x99y29 SB_SML plane 6
49  // 103 x99y29 SB_SML plane 7
E1  // 104 x99y29 SB_SML plane 8,7
00  // 105 x99y29 SB_SML plane 8
00  // 106 x99y29 SB_SML plane 9
20  // 107 x99y29 SB_SML plane 10,9
12  // 108 x99y29 SB_SML plane 10
05 // -- CRC low byte
3C // -- CRC high byte


// Config Latches on x101y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B9F4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
0F // y_sel: 29
E3 // -- CRC low byte
98 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B9FC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x101y29 CPE[0]  _a60  C_///AND/D
00  //  1 x101y29 CPE[1]
00  //  2 x101y29 CPE[2]
00  //  3 x101y29 CPE[3]
00  //  4 x101y29 CPE[4]
00  //  5 x101y29 CPE[5]
00  //  6 x101y29 CPE[6]
00  //  7 x101y29 CPE[7]
00  //  8 x101y29 CPE[8]
00  //  9 x101y29 CPE[9]
00  // 10 x101y30 CPE[0]  _a1  C_OR////    _a450  C_///AND/D
00  // 11 x101y30 CPE[1]
00  // 12 x101y30 CPE[2]
00  // 13 x101y30 CPE[3]
00  // 14 x101y30 CPE[4]
00  // 15 x101y30 CPE[5]
00  // 16 x101y30 CPE[6]
00  // 17 x101y30 CPE[7]
00  // 18 x101y30 CPE[8]
00  // 19 x101y30 CPE[9]
00  // 20 x102y29 CPE[0]  _a270  C_AND////    
00  // 21 x102y29 CPE[1]
00  // 22 x102y29 CPE[2]
00  // 23 x102y29 CPE[3]
00  // 24 x102y29 CPE[4]
00  // 25 x102y29 CPE[5]
00  // 26 x102y29 CPE[6]
00  // 27 x102y29 CPE[7]
00  // 28 x102y29 CPE[8]
00  // 29 x102y29 CPE[9]
00  // 30 x102y30 CPE[0]  _a61  C_AND////    
00  // 31 x102y30 CPE[1]
00  // 32 x102y30 CPE[2]
00  // 33 x102y30 CPE[3]
00  // 34 x102y30 CPE[4]
00  // 35 x102y30 CPE[5]
00  // 36 x102y30 CPE[6]
00  // 37 x102y30 CPE[7]
00  // 38 x102y30 CPE[8]
00  // 39 x102y30 CPE[9]
14  // 40 x101y29 INMUX plane 2,1
3C  // 41 x101y29 INMUX plane 4,3
20  // 42 x101y29 INMUX plane 6,5
00  // 43 x101y29 INMUX plane 8,7
19  // 44 x101y29 INMUX plane 10,9
20  // 45 x101y29 INMUX plane 12,11
01  // 46 x101y30 INMUX plane 2,1
00  // 47 x101y30 INMUX plane 4,3
2D  // 48 x101y30 INMUX plane 6,5
01  // 49 x101y30 INMUX plane 8,7
09  // 50 x101y30 INMUX plane 10,9
00  // 51 x101y30 INMUX plane 12,11
08  // 52 x102y29 INMUX plane 2,1
05  // 53 x102y29 INMUX plane 4,3
BE  // 54 x102y29 INMUX plane 6,5
56  // 55 x102y29 INMUX plane 8,7
A8  // 56 x102y29 INMUX plane 10,9
40  // 57 x102y29 INMUX plane 12,11
34  // 58 x102y30 INMUX plane 2,1
04  // 59 x102y30 INMUX plane 4,3
A6  // 60 x102y30 INMUX plane 6,5
24  // 61 x102y30 INMUX plane 8,7
80  // 62 x102y30 INMUX plane 10,9
C0  // 63 x102y30 INMUX plane 12,11
82  // 64 x101y29 SB_BIG plane 1
12  // 65 x101y29 SB_BIG plane 1
00  // 66 x101y29 SB_DRIVE plane 2,1
58  // 67 x101y29 SB_BIG plane 2
26  // 68 x101y29 SB_BIG plane 2
48  // 69 x101y29 SB_BIG plane 3
12  // 70 x101y29 SB_BIG plane 3
10  // 71 x101y29 SB_DRIVE plane 4,3
41  // 72 x101y29 SB_BIG plane 4
0C  // 73 x101y29 SB_BIG plane 4
94  // 74 x101y29 SB_BIG plane 5
32  // 75 x101y29 SB_BIG plane 5
00  // 76 x101y29 SB_DRIVE plane 6,5
94  // 77 x101y29 SB_BIG plane 6
14  // 78 x101y29 SB_BIG plane 6
48  // 79 x101y29 SB_BIG plane 7
12  // 80 x101y29 SB_BIG plane 7
00  // 81 x101y29 SB_DRIVE plane 8,7
48  // 82 x101y29 SB_BIG plane 8
12  // 83 x101y29 SB_BIG plane 8
51  // 84 x101y29 SB_BIG plane 9
25  // 85 x101y29 SB_BIG plane 9
00  // 86 x101y29 SB_DRIVE plane 10,9
C8  // 87 x101y29 SB_BIG plane 10
00  // 88 x101y29 SB_BIG plane 10
48  // 89 x101y29 SB_BIG plane 11
12  // 90 x101y29 SB_BIG plane 11
00  // 91 x101y29 SB_DRIVE plane 12,11
14  // 92 x101y29 SB_BIG plane 12
14  // 93 x101y29 SB_BIG plane 12
A8  // 94 x102y30 SB_SML plane 1
82  // 95 x102y30 SB_SML plane 2,1
0A  // 96 x102y30 SB_SML plane 2
A8  // 97 x102y30 SB_SML plane 3
80  // 98 x102y30 SB_SML plane 4,3
2A  // 99 x102y30 SB_SML plane 4
51  // 100 x102y30 SB_SML plane 5
27  // 101 x102y30 SB_SML plane 6,5
47  // 102 x102y30 SB_SML plane 6
A8  // 103 x102y30 SB_SML plane 7
82  // 104 x102y30 SB_SML plane 8,7
2A  // 105 x102y30 SB_SML plane 8
A8  // 106 x102y30 SB_SML plane 9
82  // 107 x102y30 SB_SML plane 10,9
2A  // 108 x102y30 SB_SML plane 10
A8  // 109 x102y30 SB_SML plane 11
22  // 110 x102y30 SB_SML plane 12,11
45  // 111 x102y30 SB_SML plane 12
6C // -- CRC low byte
7A // -- CRC high byte


// Config Latches on x103y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BA72     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
0F // y_sel: 29
EB // -- CRC low byte
D5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BA7A
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x103y29 CPE[0]  net1 = net2: _a339  C_ADDF2///ADDF2/
00  //  1 x103y29 CPE[1]
00  //  2 x103y29 CPE[2]
00  //  3 x103y29 CPE[3]
00  //  4 x103y29 CPE[4]
00  //  5 x103y29 CPE[5]
00  //  6 x103y29 CPE[6]
00  //  7 x103y29 CPE[7]
00  //  8 x103y29 CPE[8]
00  //  9 x103y29 CPE[9]
00  // 10 x103y30 CPE[0]  _a341  C_ADDF////    
00  // 11 x103y30 CPE[1]
00  // 12 x103y30 CPE[2]
00  // 13 x103y30 CPE[3]
00  // 14 x103y30 CPE[4]
00  // 15 x103y30 CPE[5]
00  // 16 x103y30 CPE[6]
00  // 17 x103y30 CPE[7]
00  // 18 x103y30 CPE[8]
00  // 19 x103y30 CPE[9]
00  // 20 x104y29 CPE[0]
00  // 21 x104y29 CPE[1]
00  // 22 x104y29 CPE[2]
00  // 23 x104y29 CPE[3]
00  // 24 x104y29 CPE[4]
00  // 25 x104y29 CPE[5]
00  // 26 x104y29 CPE[6]
00  // 27 x104y29 CPE[7]
00  // 28 x104y29 CPE[8]
00  // 29 x104y29 CPE[9]
00  // 30 x104y30 CPE[0]  _a804  C_////Bridge
00  // 31 x104y30 CPE[1]
00  // 32 x104y30 CPE[2]
00  // 33 x104y30 CPE[3]
00  // 34 x104y30 CPE[4]
00  // 35 x104y30 CPE[5]
00  // 36 x104y30 CPE[6]
00  // 37 x104y30 CPE[7]
00  // 38 x104y30 CPE[8]
00  // 39 x104y30 CPE[9]
09  // 40 x103y29 INMUX plane 2,1
0B  // 41 x103y29 INMUX plane 4,3
28  // 42 x103y29 INMUX plane 6,5
07  // 43 x103y29 INMUX plane 8,7
28  // 44 x103y29 INMUX plane 10,9
05  // 45 x103y29 INMUX plane 12,11
04  // 46 x103y30 INMUX plane 2,1
23  // 47 x103y30 INMUX plane 4,3
00  // 48 x103y30 INMUX plane 6,5
00  // 49 x103y30 INMUX plane 8,7
10  // 50 x103y30 INMUX plane 10,9
00  // 51 x103y30 INMUX plane 12,11
04  // 52 x104y29 INMUX plane 2,1
02  // 53 x104y29 INMUX plane 4,3
44  // 54 x104y29 INMUX plane 6,5
83  // 55 x104y29 INMUX plane 8,7
40  // 56 x104y29 INMUX plane 10,9
80  // 57 x104y29 INMUX plane 12,11
01  // 58 x104y30 INMUX plane 2,1
05  // 59 x104y30 INMUX plane 4,3
58  // 60 x104y30 INMUX plane 6,5
80  // 61 x104y30 INMUX plane 8,7
48  // 62 x104y30 INMUX plane 10,9
83  // 63 x104y30 INMUX plane 12,11
08  // 64 x104y30 SB_BIG plane 1
12  // 65 x104y30 SB_BIG plane 1
00  // 66 x104y30 SB_DRIVE plane 2,1
48  // 67 x104y30 SB_BIG plane 2
12  // 68 x104y30 SB_BIG plane 2
00  // 69 x104y30 SB_BIG plane 3
00  // 70 x104y30 SB_BIG plane 3
00  // 71 x104y30 SB_DRIVE plane 4,3
48  // 72 x104y30 SB_BIG plane 4
12  // 73 x104y30 SB_BIG plane 4
08  // 74 x104y30 SB_BIG plane 5
12  // 75 x104y30 SB_BIG plane 5
00  // 76 x104y30 SB_DRIVE plane 6,5
48  // 77 x104y30 SB_BIG plane 6
12  // 78 x104y30 SB_BIG plane 6
18  // 79 x104y30 SB_BIG plane 7
10  // 80 x104y30 SB_BIG plane 7
00  // 81 x104y30 SB_DRIVE plane 8,7
48  // 82 x104y30 SB_BIG plane 8
12  // 83 x104y30 SB_BIG plane 8
00  // 84 x104y30 SB_BIG plane 9
01  // 85 x104y30 SB_BIG plane 9
00  // 86 x104y30 SB_DRIVE plane 10,9
04  // 87 x104y30 SB_BIG plane 10
02  // 88 x104y30 SB_BIG plane 10
00  // 89 x104y30 SB_BIG plane 11
00  // 90 x104y30 SB_BIG plane 11
00  // 91 x104y30 SB_DRIVE plane 12,11
00  // 92 x104y30 SB_BIG plane 12
00  // 93 x104y30 SB_BIG plane 12
A8  // 94 x103y29 SB_SML plane 1
82  // 95 x103y29 SB_SML plane 2,1
22  // 96 x103y29 SB_SML plane 2
00  // 97 x103y29 SB_SML plane 3
80  // 98 x103y29 SB_SML plane 4,3
2A  // 99 x103y29 SB_SML plane 4
A8  // 100 x103y29 SB_SML plane 5
82  // 101 x103y29 SB_SML plane 6,5
2A  // 102 x103y29 SB_SML plane 6
00  // 103 x103y29 SB_SML plane 7
80  // 104 x103y29 SB_SML plane 8,7
22  // 105 x103y29 SB_SML plane 8
5F // -- CRC low byte
77 // -- CRC high byte


// Config Latches on x105y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BAEA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
0F // y_sel: 29
33 // -- CRC low byte
CC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BAF2
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x105y29 CPE[0]  _a272  C_///AND/
00  //  1 x105y29 CPE[1]
00  //  2 x105y29 CPE[2]
00  //  3 x105y29 CPE[3]
00  //  4 x105y29 CPE[4]
00  //  5 x105y29 CPE[5]
00  //  6 x105y29 CPE[6]
00  //  7 x105y29 CPE[7]
00  //  8 x105y29 CPE[8]
00  //  9 x105y29 CPE[9]
00  // 10 x105y30 CPE[0]  net1 = net2: _a442  C_AND/D//AND/D
00  // 11 x105y30 CPE[1]
00  // 12 x105y30 CPE[2]
00  // 13 x105y30 CPE[3]
00  // 14 x105y30 CPE[4]
00  // 15 x105y30 CPE[5]
00  // 16 x105y30 CPE[6]
00  // 17 x105y30 CPE[7]
00  // 18 x105y30 CPE[8]
00  // 19 x105y30 CPE[9]
00  // 20 x106y29 CPE[0]
00  // 21 x106y29 CPE[1]
00  // 22 x106y29 CPE[2]
00  // 23 x106y29 CPE[3]
00  // 24 x106y29 CPE[4]
00  // 25 x106y29 CPE[5]
00  // 26 x106y29 CPE[6]
00  // 27 x106y29 CPE[7]
00  // 28 x106y29 CPE[8]
00  // 29 x106y29 CPE[9]
00  // 30 x106y30 CPE[0]
00  // 31 x106y30 CPE[1]
00  // 32 x106y30 CPE[2]
00  // 33 x106y30 CPE[3]
00  // 34 x106y30 CPE[4]
00  // 35 x106y30 CPE[5]
00  // 36 x106y30 CPE[6]
00  // 37 x106y30 CPE[7]
00  // 38 x106y30 CPE[8]
00  // 39 x106y30 CPE[9]
00  // 40 x105y29 INMUX plane 2,1
25  // 41 x105y29 INMUX plane 4,3
00  // 42 x105y29 INMUX plane 6,5
01  // 43 x105y29 INMUX plane 8,7
00  // 44 x105y29 INMUX plane 10,9
09  // 45 x105y29 INMUX plane 12,11
04  // 46 x105y30 INMUX plane 2,1
04  // 47 x105y30 INMUX plane 4,3
04  // 48 x105y30 INMUX plane 6,5
02  // 49 x105y30 INMUX plane 8,7
31  // 50 x105y30 INMUX plane 10,9
08  // 51 x105y30 INMUX plane 12,11
00  // 52 x106y29 INMUX plane 2,1
00  // 53 x106y29 INMUX plane 4,3
00  // 54 x106y29 INMUX plane 6,5
00  // 55 x106y29 INMUX plane 8,7
80  // 56 x106y29 INMUX plane 10,9
02  // 57 x106y29 INMUX plane 12,11
00  // 58 x106y30 INMUX plane 2,1
13  // 59 x106y30 INMUX plane 4,3
80  // 60 x106y30 INMUX plane 6,5
01  // 61 x106y30 INMUX plane 8,7
80  // 62 x106y30 INMUX plane 10,9
00  // 63 x106y30 INMUX plane 12,11
48  // 64 x105y29 SB_BIG plane 1
12  // 65 x105y29 SB_BIG plane 1
00  // 66 x105y29 SB_DRIVE plane 2,1
48  // 67 x105y29 SB_BIG plane 2
02  // 68 x105y29 SB_BIG plane 2
00  // 69 x105y29 SB_BIG plane 3
06  // 70 x105y29 SB_BIG plane 3
00  // 71 x105y29 SB_DRIVE plane 4,3
00  // 72 x105y29 SB_BIG plane 4
00  // 73 x105y29 SB_BIG plane 4
48  // 74 x105y29 SB_BIG plane 5
12  // 75 x105y29 SB_BIG plane 5
00  // 76 x105y29 SB_DRIVE plane 6,5
48  // 77 x105y29 SB_BIG plane 6
02  // 78 x105y29 SB_BIG plane 6
80  // 79 x105y29 SB_BIG plane 7
00  // 80 x105y29 SB_BIG plane 7
00  // 81 x105y29 SB_DRIVE plane 8,7
00  // 82 x105y29 SB_BIG plane 8
00  // 83 x105y29 SB_BIG plane 8
40  // 84 x105y29 SB_BIG plane 9
01  // 85 x105y29 SB_BIG plane 9
00  // 86 x105y29 SB_DRIVE plane 10,9
00  // 87 x105y29 SB_BIG plane 10
00  // 88 x105y29 SB_BIG plane 10
00  // 89 x105y29 SB_BIG plane 11
00  // 90 x105y29 SB_BIG plane 11
00  // 91 x105y29 SB_DRIVE plane 12,11
C0  // 92 x105y29 SB_BIG plane 12
00  // 93 x105y29 SB_BIG plane 12
A8  // 94 x106y30 SB_SML plane 1
82  // 95 x106y30 SB_SML plane 2,1
2A  // 96 x106y30 SB_SML plane 2
00  // 97 x106y30 SB_SML plane 3
00  // 98 x106y30 SB_SML plane 4,3
00  // 99 x106y30 SB_SML plane 4
A8  // 100 x106y30 SB_SML plane 5
22  // 101 x106y30 SB_SML plane 6,5
35  // 102 x106y30 SB_SML plane 6
00  // 103 x106y30 SB_SML plane 7
00  // 104 x106y30 SB_SML plane 8,7
00  // 105 x106y30 SB_SML plane 8
00  // 106 x106y30 SB_SML plane 9
10  // 107 x106y30 SB_SML plane 10,9
CF // -- CRC low byte
EF // -- CRC high byte


// Config Latches on x107y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BB64     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
0F // y_sel: 29
5B // -- CRC low byte
E6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BB6C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x107y29 CPE[0]  _a276  C_AND////    
00  //  1 x107y29 CPE[1]
00  //  2 x107y29 CPE[2]
00  //  3 x107y29 CPE[3]
00  //  4 x107y29 CPE[4]
00  //  5 x107y29 CPE[5]
00  //  6 x107y29 CPE[6]
00  //  7 x107y29 CPE[7]
00  //  8 x107y29 CPE[8]
00  //  9 x107y29 CPE[9]
00  // 10 x107y30 CPE[0]  net1 = net2: _a567  C_AND/D//AND/D
00  // 11 x107y30 CPE[1]
00  // 12 x107y30 CPE[2]
00  // 13 x107y30 CPE[3]
00  // 14 x107y30 CPE[4]
00  // 15 x107y30 CPE[5]
00  // 16 x107y30 CPE[6]
00  // 17 x107y30 CPE[7]
00  // 18 x107y30 CPE[8]
00  // 19 x107y30 CPE[9]
00  // 20 x108y29 CPE[0]  net1 = net2: _a344  C_ADDF2/D//ADDF2/
00  // 21 x108y29 CPE[1]
00  // 22 x108y29 CPE[2]
00  // 23 x108y29 CPE[3]
00  // 24 x108y29 CPE[4]
00  // 25 x108y29 CPE[5]
00  // 26 x108y29 CPE[6]
00  // 27 x108y29 CPE[7]
00  // 28 x108y29 CPE[8]
00  // 29 x108y29 CPE[9]
00  // 30 x108y30 CPE[0]  net1 = net2: _a346  C_ADDF2/D//ADDF2/
00  // 31 x108y30 CPE[1]
00  // 32 x108y30 CPE[2]
00  // 33 x108y30 CPE[3]
00  // 34 x108y30 CPE[4]
00  // 35 x108y30 CPE[5]
00  // 36 x108y30 CPE[6]
00  // 37 x108y30 CPE[7]
00  // 38 x108y30 CPE[8]
00  // 39 x108y30 CPE[9]
01  // 40 x107y29 INMUX plane 2,1
00  // 41 x107y29 INMUX plane 4,3
23  // 42 x107y29 INMUX plane 6,5
21  // 43 x107y29 INMUX plane 8,7
00  // 44 x107y29 INMUX plane 10,9
09  // 45 x107y29 INMUX plane 12,11
30  // 46 x107y30 INMUX plane 2,1
00  // 47 x107y30 INMUX plane 4,3
08  // 48 x107y30 INMUX plane 6,5
08  // 49 x107y30 INMUX plane 8,7
01  // 50 x107y30 INMUX plane 10,9
01  // 51 x107y30 INMUX plane 12,11
28  // 52 x108y29 INMUX plane 2,1
00  // 53 x108y29 INMUX plane 4,3
00  // 54 x108y29 INMUX plane 6,5
00  // 55 x108y29 INMUX plane 8,7
A9  // 56 x108y29 INMUX plane 10,9
0C  // 57 x108y29 INMUX plane 12,11
05  // 58 x108y30 INMUX plane 2,1
01  // 59 x108y30 INMUX plane 4,3
00  // 60 x108y30 INMUX plane 6,5
38  // 61 x108y30 INMUX plane 8,7
01  // 62 x108y30 INMUX plane 10,9
EC  // 63 x108y30 INMUX plane 12,11
08  // 64 x108y30 SB_BIG plane 1
22  // 65 x108y30 SB_BIG plane 1
00  // 66 x108y30 SB_DRIVE plane 2,1
48  // 67 x108y30 SB_BIG plane 2
12  // 68 x108y30 SB_BIG plane 2
48  // 69 x108y30 SB_BIG plane 3
12  // 70 x108y30 SB_BIG plane 3
00  // 71 x108y30 SB_DRIVE plane 4,3
C8  // 72 x108y30 SB_BIG plane 4
10  // 73 x108y30 SB_BIG plane 4
C8  // 74 x108y30 SB_BIG plane 5
12  // 75 x108y30 SB_BIG plane 5
00  // 76 x108y30 SB_DRIVE plane 6,5
48  // 77 x108y30 SB_BIG plane 6
10  // 78 x108y30 SB_BIG plane 6
08  // 79 x108y30 SB_BIG plane 7
12  // 80 x108y30 SB_BIG plane 7
00  // 81 x108y30 SB_DRIVE plane 8,7
48  // 82 x108y30 SB_BIG plane 8
12  // 83 x108y30 SB_BIG plane 8
48  // 84 x108y30 SB_BIG plane 9
12  // 85 x108y30 SB_BIG plane 9
00  // 86 x108y30 SB_DRIVE plane 10,9
50  // 87 x108y30 SB_BIG plane 10
14  // 88 x108y30 SB_BIG plane 10
56  // 89 x108y30 SB_BIG plane 11
24  // 90 x108y30 SB_BIG plane 11
00  // 91 x108y30 SB_DRIVE plane 12,11
C2  // 92 x108y30 SB_BIG plane 12
12  // 93 x108y30 SB_BIG plane 12
A8  // 94 x107y29 SB_SML plane 1
82  // 95 x107y29 SB_SML plane 2,1
0A  // 96 x107y29 SB_SML plane 2
72  // 97 x107y29 SB_SML plane 3
13  // 98 x107y29 SB_SML plane 4,3
2A  // 99 x107y29 SB_SML plane 4
A8  // 100 x107y29 SB_SML plane 5
82  // 101 x107y29 SB_SML plane 6,5
08  // 102 x107y29 SB_SML plane 6
06  // 103 x107y29 SB_SML plane 7
83  // 104 x107y29 SB_SML plane 8,7
2E  // 105 x107y29 SB_SML plane 8
C8  // 106 x107y29 SB_SML plane 9
82  // 107 x107y29 SB_SML plane 10,9
2A  // 108 x107y29 SB_SML plane 10
E0  // 109 x107y29 SB_SML plane 11
85  // 110 x107y29 SB_SML plane 12,11
2A  // 111 x107y29 SB_SML plane 12
09 // -- CRC low byte
7B // -- CRC high byte


// Config Latches on x109y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BBE2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
0F // y_sel: 29
83 // -- CRC low byte
FF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BBEA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x109y29 CPE[0]
00  //  1 x109y29 CPE[1]
00  //  2 x109y29 CPE[2]
00  //  3 x109y29 CPE[3]
00  //  4 x109y29 CPE[4]
00  //  5 x109y29 CPE[5]
00  //  6 x109y29 CPE[6]
00  //  7 x109y29 CPE[7]
00  //  8 x109y29 CPE[8]
00  //  9 x109y29 CPE[9]
00  // 10 x109y30 CPE[0]
00  // 11 x109y30 CPE[1]
00  // 12 x109y30 CPE[2]
00  // 13 x109y30 CPE[3]
00  // 14 x109y30 CPE[4]
00  // 15 x109y30 CPE[5]
00  // 16 x109y30 CPE[6]
00  // 17 x109y30 CPE[7]
00  // 18 x109y30 CPE[8]
00  // 19 x109y30 CPE[9]
00  // 20 x110y29 CPE[0]  _a575  C_///AND/D
00  // 21 x110y29 CPE[1]
00  // 22 x110y29 CPE[2]
00  // 23 x110y29 CPE[3]
00  // 24 x110y29 CPE[4]
00  // 25 x110y29 CPE[5]
00  // 26 x110y29 CPE[6]
00  // 27 x110y29 CPE[7]
00  // 28 x110y29 CPE[8]
00  // 29 x110y29 CPE[9]
00  // 30 x110y30 CPE[0]
00  // 31 x110y30 CPE[1]
00  // 32 x110y30 CPE[2]
00  // 33 x110y30 CPE[3]
00  // 34 x110y30 CPE[4]
00  // 35 x110y30 CPE[5]
00  // 36 x110y30 CPE[6]
00  // 37 x110y30 CPE[7]
00  // 38 x110y30 CPE[8]
00  // 39 x110y30 CPE[9]
00  // 40 x109y29 INMUX plane 2,1
08  // 41 x109y29 INMUX plane 4,3
00  // 42 x109y29 INMUX plane 6,5
29  // 43 x109y29 INMUX plane 8,7
28  // 44 x109y29 INMUX plane 10,9
01  // 45 x109y29 INMUX plane 12,11
18  // 46 x109y30 INMUX plane 2,1
20  // 47 x109y30 INMUX plane 4,3
00  // 48 x109y30 INMUX plane 6,5
00  // 49 x109y30 INMUX plane 8,7
00  // 50 x109y30 INMUX plane 10,9
08  // 51 x109y30 INMUX plane 12,11
00  // 52 x110y29 INMUX plane 2,1
20  // 53 x110y29 INMUX plane 4,3
00  // 54 x110y29 INMUX plane 6,5
00  // 55 x110y29 INMUX plane 8,7
20  // 56 x110y29 INMUX plane 10,9
04  // 57 x110y29 INMUX plane 12,11
00  // 58 x110y30 INMUX plane 2,1
00  // 59 x110y30 INMUX plane 4,3
00  // 60 x110y30 INMUX plane 6,5
08  // 61 x110y30 INMUX plane 8,7
00  // 62 x110y30 INMUX plane 10,9
08  // 63 x110y30 INMUX plane 12,11
00  // 64 x109y29 SB_BIG plane 1
00  // 65 x109y29 SB_BIG plane 1
00  // 66 x109y29 SB_DRIVE plane 2,1
00  // 67 x109y29 SB_BIG plane 2
00  // 68 x109y29 SB_BIG plane 2
48  // 69 x109y29 SB_BIG plane 3
10  // 70 x109y29 SB_BIG plane 3
00  // 71 x109y29 SB_DRIVE plane 4,3
20  // 72 x109y29 SB_BIG plane 4
10  // 73 x109y29 SB_BIG plane 4
00  // 74 x109y29 SB_BIG plane 5
00  // 75 x109y29 SB_BIG plane 5
00  // 76 x109y29 SB_DRIVE plane 6,5
00  // 77 x109y29 SB_BIG plane 6
00  // 78 x109y29 SB_BIG plane 6
48  // 79 x109y29 SB_BIG plane 7
12  // 80 x109y29 SB_BIG plane 7
00  // 81 x109y29 SB_DRIVE plane 8,7
00  // 82 x109y29 SB_BIG plane 8
00  // 83 x109y29 SB_BIG plane 8
09  // 84 x109y29 SB_BIG plane 9
01  // 85 x109y29 SB_BIG plane 9
00  // 86 x109y29 SB_DRIVE plane 10,9
00  // 87 x109y29 SB_BIG plane 10
00  // 88 x109y29 SB_BIG plane 10
00  // 89 x109y29 SB_BIG plane 11
00  // 90 x109y29 SB_BIG plane 11
00  // 91 x109y29 SB_DRIVE plane 12,11
00  // 92 x109y29 SB_BIG plane 12
00  // 93 x109y29 SB_BIG plane 12
00  // 94 x110y30 SB_SML plane 1
00  // 95 x110y30 SB_SML plane 2,1
40  // 96 x110y30 SB_SML plane 2
A8  // 97 x110y30 SB_SML plane 3
02  // 98 x110y30 SB_SML plane 4,3
00  // 99 x110y30 SB_SML plane 4
00  // 100 x110y30 SB_SML plane 5
00  // 101 x110y30 SB_SML plane 6,5
00  // 102 x110y30 SB_SML plane 6
A8  // 103 x110y30 SB_SML plane 7
02  // 104 x110y30 SB_SML plane 8,7
00  // 105 x110y30 SB_SML plane 8
00  // 106 x110y30 SB_SML plane 9
00  // 107 x110y30 SB_SML plane 10,9
00  // 108 x110y30 SB_SML plane 10
00  // 109 x110y30 SB_SML plane 11
00  // 110 x110y30 SB_SML plane 12,11
03  // 111 x110y30 SB_SML plane 12
DE // -- CRC low byte
BA // -- CRC high byte


// Config Latches on x111y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BC60     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
38 // x_sel: 111
0F // y_sel: 29
4B // -- CRC low byte
7C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BC68
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x111y29 CPE[0]
00  //  1 x111y29 CPE[1]
00  //  2 x111y29 CPE[2]
00  //  3 x111y29 CPE[3]
00  //  4 x111y29 CPE[4]
00  //  5 x111y29 CPE[5]
00  //  6 x111y29 CPE[6]
00  //  7 x111y29 CPE[7]
00  //  8 x111y29 CPE[8]
00  //  9 x111y29 CPE[9]
00  // 10 x111y30 CPE[0]
00  // 11 x111y30 CPE[1]
00  // 12 x111y30 CPE[2]
00  // 13 x111y30 CPE[3]
00  // 14 x111y30 CPE[4]
00  // 15 x111y30 CPE[5]
00  // 16 x111y30 CPE[6]
00  // 17 x111y30 CPE[7]
00  // 18 x111y30 CPE[8]
00  // 19 x111y30 CPE[9]
00  // 20 x112y29 CPE[0]
00  // 21 x112y29 CPE[1]
00  // 22 x112y29 CPE[2]
00  // 23 x112y29 CPE[3]
00  // 24 x112y29 CPE[4]
00  // 25 x112y29 CPE[5]
00  // 26 x112y29 CPE[6]
00  // 27 x112y29 CPE[7]
00  // 28 x112y29 CPE[8]
00  // 29 x112y29 CPE[9]
00  // 30 x112y30 CPE[0]
00  // 31 x112y30 CPE[1]
00  // 32 x112y30 CPE[2]
00  // 33 x112y30 CPE[3]
00  // 34 x112y30 CPE[4]
00  // 35 x112y30 CPE[5]
00  // 36 x112y30 CPE[6]
00  // 37 x112y30 CPE[7]
00  // 38 x112y30 CPE[8]
00  // 39 x112y30 CPE[9]
00  // 40 x111y29 INMUX plane 2,1
08  // 41 x111y29 INMUX plane 4,3
00  // 42 x111y29 INMUX plane 6,5
00  // 43 x111y29 INMUX plane 8,7
01  // 44 x111y29 INMUX plane 10,9
00  // 45 x111y29 INMUX plane 12,11
00  // 46 x111y30 INMUX plane 2,1
00  // 47 x111y30 INMUX plane 4,3
00  // 48 x111y30 INMUX plane 6,5
00  // 49 x111y30 INMUX plane 8,7
00  // 50 x111y30 INMUX plane 10,9
08  // 51 x111y30 INMUX plane 12,11
00  // 52 x112y29 INMUX plane 2,1
00  // 53 x112y29 INMUX plane 4,3
00  // 54 x112y29 INMUX plane 6,5
00  // 55 x112y29 INMUX plane 8,7
00  // 56 x112y29 INMUX plane 10,9
00  // 57 x112y29 INMUX plane 12,11
00  // 58 x112y30 INMUX plane 2,1
00  // 59 x112y30 INMUX plane 4,3
00  // 60 x112y30 INMUX plane 6,5
00  // 61 x112y30 INMUX plane 8,7
00  // 62 x112y30 INMUX plane 10,9
08  // 63 x112y30 INMUX plane 12,11
00  // 64 x112y30 SB_BIG plane 1
00  // 65 x112y30 SB_BIG plane 1
00  // 66 x112y30 SB_DRIVE plane 2,1
00  // 67 x112y30 SB_BIG plane 2
00  // 68 x112y30 SB_BIG plane 2
00  // 69 x112y30 SB_BIG plane 3
00  // 70 x112y30 SB_BIG plane 3
00  // 71 x112y30 SB_DRIVE plane 4,3
00  // 72 x112y30 SB_BIG plane 4
00  // 73 x112y30 SB_BIG plane 4
00  // 74 x112y30 SB_BIG plane 5
00  // 75 x112y30 SB_BIG plane 5
00  // 76 x112y30 SB_DRIVE plane 6,5
00  // 77 x112y30 SB_BIG plane 6
00  // 78 x112y30 SB_BIG plane 6
00  // 79 x112y30 SB_BIG plane 7
00  // 80 x112y30 SB_BIG plane 7
00  // 81 x112y30 SB_DRIVE plane 8,7
00  // 82 x112y30 SB_BIG plane 8
00  // 83 x112y30 SB_BIG plane 8
00  // 84 x112y30 SB_BIG plane 9
00  // 85 x112y30 SB_BIG plane 9
00  // 86 x112y30 SB_DRIVE plane 10,9
00  // 87 x112y30 SB_BIG plane 10
00  // 88 x112y30 SB_BIG plane 10
00  // 89 x112y30 SB_BIG plane 11
00  // 90 x112y30 SB_BIG plane 11
00  // 91 x112y30 SB_DRIVE plane 12,11
00  // 92 x112y30 SB_BIG plane 12
00  // 93 x112y30 SB_BIG plane 12
00  // 94 x111y29 SB_SML plane 1
00  // 95 x111y29 SB_SML plane 2,1
00  // 96 x111y29 SB_SML plane 2
00  // 97 x111y29 SB_SML plane 3
00  // 98 x111y29 SB_SML plane 4,3
00  // 99 x111y29 SB_SML plane 4
00  // 100 x111y29 SB_SML plane 5
00  // 101 x111y29 SB_SML plane 6,5
00  // 102 x111y29 SB_SML plane 6
00  // 103 x111y29 SB_SML plane 7
00  // 104 x111y29 SB_SML plane 8,7
00  // 105 x111y29 SB_SML plane 8
00  // 106 x111y29 SB_SML plane 9
00  // 107 x111y29 SB_SML plane 10,9
00  // 108 x111y29 SB_SML plane 10
86  // 109 x111y29 SB_SML plane 11
5E // -- CRC low byte
4E // -- CRC high byte


// Config Latches on x113y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BCDC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
39 // x_sel: 113
0F // y_sel: 29
93 // -- CRC low byte
65 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BCE4
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x113y29 CPE[0]
00  //  1 x113y29 CPE[1]
00  //  2 x113y29 CPE[2]
00  //  3 x113y29 CPE[3]
00  //  4 x113y29 CPE[4]
00  //  5 x113y29 CPE[5]
00  //  6 x113y29 CPE[6]
00  //  7 x113y29 CPE[7]
00  //  8 x113y29 CPE[8]
00  //  9 x113y29 CPE[9]
00  // 10 x113y30 CPE[0]
00  // 11 x113y30 CPE[1]
00  // 12 x113y30 CPE[2]
00  // 13 x113y30 CPE[3]
00  // 14 x113y30 CPE[4]
00  // 15 x113y30 CPE[5]
00  // 16 x113y30 CPE[6]
00  // 17 x113y30 CPE[7]
00  // 18 x113y30 CPE[8]
00  // 19 x113y30 CPE[9]
00  // 20 x114y29 CPE[0]
00  // 21 x114y29 CPE[1]
00  // 22 x114y29 CPE[2]
00  // 23 x114y29 CPE[3]
00  // 24 x114y29 CPE[4]
00  // 25 x114y29 CPE[5]
00  // 26 x114y29 CPE[6]
00  // 27 x114y29 CPE[7]
00  // 28 x114y29 CPE[8]
00  // 29 x114y29 CPE[9]
00  // 30 x114y30 CPE[0]
00  // 31 x114y30 CPE[1]
00  // 32 x114y30 CPE[2]
00  // 33 x114y30 CPE[3]
00  // 34 x114y30 CPE[4]
00  // 35 x114y30 CPE[5]
00  // 36 x114y30 CPE[6]
00  // 37 x114y30 CPE[7]
00  // 38 x114y30 CPE[8]
00  // 39 x114y30 CPE[9]
00  // 40 x113y29 INMUX plane 2,1
00  // 41 x113y29 INMUX plane 4,3
00  // 42 x113y29 INMUX plane 6,5
00  // 43 x113y29 INMUX plane 8,7
00  // 44 x113y29 INMUX plane 10,9
00  // 45 x113y29 INMUX plane 12,11
00  // 46 x113y30 INMUX plane 2,1
00  // 47 x113y30 INMUX plane 4,3
00  // 48 x113y30 INMUX plane 6,5
00  // 49 x113y30 INMUX plane 8,7
00  // 50 x113y30 INMUX plane 10,9
00  // 51 x113y30 INMUX plane 12,11
00  // 52 x114y29 INMUX plane 2,1
00  // 53 x114y29 INMUX plane 4,3
00  // 54 x114y29 INMUX plane 6,5
00  // 55 x114y29 INMUX plane 8,7
00  // 56 x114y29 INMUX plane 10,9
00  // 57 x114y29 INMUX plane 12,11
00  // 58 x114y30 INMUX plane 2,1
00  // 59 x114y30 INMUX plane 4,3
00  // 60 x114y30 INMUX plane 6,5
00  // 61 x114y30 INMUX plane 8,7
00  // 62 x114y30 INMUX plane 10,9
00  // 63 x114y30 INMUX plane 12,11
00  // 64 x113y29 SB_BIG plane 1
00  // 65 x113y29 SB_BIG plane 1
00  // 66 x113y29 SB_DRIVE plane 2,1
00  // 67 x113y29 SB_BIG plane 2
00  // 68 x113y29 SB_BIG plane 2
00  // 69 x113y29 SB_BIG plane 3
00  // 70 x113y29 SB_BIG plane 3
10  // 71 x113y29 SB_DRIVE plane 4,3
CA // -- CRC low byte
BF // -- CRC high byte


// Config Latches on x117y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BD32     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3B // x_sel: 117
0F // y_sel: 29
23 // -- CRC low byte
56 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BD3A
4A // Length: 74
C3 // -- CRC low byte
D5 // -- CRC high byte
00  //  0 x117y29 CPE[0]
00  //  1 x117y29 CPE[1]
00  //  2 x117y29 CPE[2]
00  //  3 x117y29 CPE[3]
00  //  4 x117y29 CPE[4]
00  //  5 x117y29 CPE[5]
00  //  6 x117y29 CPE[6]
00  //  7 x117y29 CPE[7]
00  //  8 x117y29 CPE[8]
00  //  9 x117y29 CPE[9]
00  // 10 x117y30 CPE[0]
00  // 11 x117y30 CPE[1]
00  // 12 x117y30 CPE[2]
00  // 13 x117y30 CPE[3]
00  // 14 x117y30 CPE[4]
00  // 15 x117y30 CPE[5]
00  // 16 x117y30 CPE[6]
00  // 17 x117y30 CPE[7]
00  // 18 x117y30 CPE[8]
00  // 19 x117y30 CPE[9]
00  // 20 x118y29 CPE[0]
00  // 21 x118y29 CPE[1]
00  // 22 x118y29 CPE[2]
00  // 23 x118y29 CPE[3]
00  // 24 x118y29 CPE[4]
00  // 25 x118y29 CPE[5]
00  // 26 x118y29 CPE[6]
00  // 27 x118y29 CPE[7]
00  // 28 x118y29 CPE[8]
00  // 29 x118y29 CPE[9]
00  // 30 x118y30 CPE[0]
00  // 31 x118y30 CPE[1]
00  // 32 x118y30 CPE[2]
00  // 33 x118y30 CPE[3]
00  // 34 x118y30 CPE[4]
00  // 35 x118y30 CPE[5]
00  // 36 x118y30 CPE[6]
00  // 37 x118y30 CPE[7]
00  // 38 x118y30 CPE[8]
00  // 39 x118y30 CPE[9]
00  // 40 x117y29 INMUX plane 2,1
00  // 41 x117y29 INMUX plane 4,3
00  // 42 x117y29 INMUX plane 6,5
00  // 43 x117y29 INMUX plane 8,7
00  // 44 x117y29 INMUX plane 10,9
00  // 45 x117y29 INMUX plane 12,11
00  // 46 x117y30 INMUX plane 2,1
00  // 47 x117y30 INMUX plane 4,3
00  // 48 x117y30 INMUX plane 6,5
00  // 49 x117y30 INMUX plane 8,7
00  // 50 x117y30 INMUX plane 10,9
00  // 51 x117y30 INMUX plane 12,11
00  // 52 x118y29 INMUX plane 2,1
00  // 53 x118y29 INMUX plane 4,3
00  // 54 x118y29 INMUX plane 6,5
00  // 55 x118y29 INMUX plane 8,7
00  // 56 x118y29 INMUX plane 10,9
00  // 57 x118y29 INMUX plane 12,11
00  // 58 x118y30 INMUX plane 2,1
00  // 59 x118y30 INMUX plane 4,3
00  // 60 x118y30 INMUX plane 6,5
00  // 61 x118y30 INMUX plane 8,7
00  // 62 x118y30 INMUX plane 10,9
00  // 63 x118y30 INMUX plane 12,11
00  // 64 x117y29 SB_BIG plane 1
00  // 65 x117y29 SB_BIG plane 1
00  // 66 x117y29 SB_DRIVE plane 2,1
00  // 67 x117y29 SB_BIG plane 2
00  // 68 x117y29 SB_BIG plane 2
00  // 69 x117y29 SB_BIG plane 3
00  // 70 x117y29 SB_BIG plane 3
00  // 71 x117y29 SB_DRIVE plane 4,3
00  // 72 x117y29 SB_BIG plane 4
0C  // 73 x117y29 SB_BIG plane 4
18 // -- CRC low byte
3A // -- CRC high byte


// Config Latches on x129y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BD8A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
41 // x_sel: 129
0F // y_sel: 29
97 // -- CRC low byte
5B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BD92
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x129y29 CPE[0]
00  //  1 x129y29 CPE[1]
00  //  2 x129y29 CPE[2]
00  //  3 x129y29 CPE[3]
00  //  4 x129y29 CPE[4]
00  //  5 x129y29 CPE[5]
00  //  6 x129y29 CPE[6]
00  //  7 x129y29 CPE[7]
00  //  8 x129y29 CPE[8]
00  //  9 x129y29 CPE[9]
00  // 10 x129y30 CPE[0]
00  // 11 x129y30 CPE[1]
00  // 12 x129y30 CPE[2]
00  // 13 x129y30 CPE[3]
00  // 14 x129y30 CPE[4]
00  // 15 x129y30 CPE[5]
00  // 16 x129y30 CPE[6]
00  // 17 x129y30 CPE[7]
00  // 18 x129y30 CPE[8]
00  // 19 x129y30 CPE[9]
00  // 20 x130y29 CPE[0]
00  // 21 x130y29 CPE[1]
00  // 22 x130y29 CPE[2]
00  // 23 x130y29 CPE[3]
00  // 24 x130y29 CPE[4]
00  // 25 x130y29 CPE[5]
00  // 26 x130y29 CPE[6]
00  // 27 x130y29 CPE[7]
00  // 28 x130y29 CPE[8]
00  // 29 x130y29 CPE[9]
00  // 30 x130y30 CPE[0]
00  // 31 x130y30 CPE[1]
00  // 32 x130y30 CPE[2]
00  // 33 x130y30 CPE[3]
00  // 34 x130y30 CPE[4]
00  // 35 x130y30 CPE[5]
00  // 36 x130y30 CPE[6]
00  // 37 x130y30 CPE[7]
00  // 38 x130y30 CPE[8]
00  // 39 x130y30 CPE[9]
00  // 40 x129y29 INMUX plane 2,1
00  // 41 x129y29 INMUX plane 4,3
00  // 42 x129y29 INMUX plane 6,5
00  // 43 x129y29 INMUX plane 8,7
00  // 44 x129y29 INMUX plane 10,9
00  // 45 x129y29 INMUX plane 12,11
00  // 46 x129y30 INMUX plane 2,1
00  // 47 x129y30 INMUX plane 4,3
00  // 48 x129y30 INMUX plane 6,5
00  // 49 x129y30 INMUX plane 8,7
00  // 50 x129y30 INMUX plane 10,9
00  // 51 x129y30 INMUX plane 12,11
00  // 52 x130y29 INMUX plane 2,1
00  // 53 x130y29 INMUX plane 4,3
00  // 54 x130y29 INMUX plane 6,5
00  // 55 x130y29 INMUX plane 8,7
00  // 56 x130y29 INMUX plane 10,9
00  // 57 x130y29 INMUX plane 12,11
00  // 58 x130y30 INMUX plane 2,1
00  // 59 x130y30 INMUX plane 4,3
00  // 60 x130y30 INMUX plane 6,5
00  // 61 x130y30 INMUX plane 8,7
00  // 62 x130y30 INMUX plane 10,9
00  // 63 x130y30 INMUX plane 12,11
00  // 64 x129y29 SB_BIG plane 1
00  // 65 x129y29 SB_BIG plane 1
00  // 66 x129y29 SB_DRIVE plane 2,1
00  // 67 x129y29 SB_BIG plane 2
00  // 68 x129y29 SB_BIG plane 2
00  // 69 x129y29 SB_BIG plane 3
00  // 70 x129y29 SB_BIG plane 3
10  // 71 x129y29 SB_DRIVE plane 4,3
CA // -- CRC low byte
BF // -- CRC high byte


// Config Latches on x133y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BDE0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
43 // x_sel: 133
0F // y_sel: 29
27 // -- CRC low byte
68 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BDE8
4A // Length: 74
C3 // -- CRC low byte
D5 // -- CRC high byte
00  //  0 x133y29 CPE[0]
00  //  1 x133y29 CPE[1]
00  //  2 x133y29 CPE[2]
00  //  3 x133y29 CPE[3]
00  //  4 x133y29 CPE[4]
00  //  5 x133y29 CPE[5]
00  //  6 x133y29 CPE[6]
00  //  7 x133y29 CPE[7]
00  //  8 x133y29 CPE[8]
00  //  9 x133y29 CPE[9]
00  // 10 x133y30 CPE[0]
00  // 11 x133y30 CPE[1]
00  // 12 x133y30 CPE[2]
00  // 13 x133y30 CPE[3]
00  // 14 x133y30 CPE[4]
00  // 15 x133y30 CPE[5]
00  // 16 x133y30 CPE[6]
00  // 17 x133y30 CPE[7]
00  // 18 x133y30 CPE[8]
00  // 19 x133y30 CPE[9]
00  // 20 x134y29 CPE[0]
00  // 21 x134y29 CPE[1]
00  // 22 x134y29 CPE[2]
00  // 23 x134y29 CPE[3]
00  // 24 x134y29 CPE[4]
00  // 25 x134y29 CPE[5]
00  // 26 x134y29 CPE[6]
00  // 27 x134y29 CPE[7]
00  // 28 x134y29 CPE[8]
00  // 29 x134y29 CPE[9]
00  // 30 x134y30 CPE[0]
00  // 31 x134y30 CPE[1]
00  // 32 x134y30 CPE[2]
00  // 33 x134y30 CPE[3]
00  // 34 x134y30 CPE[4]
00  // 35 x134y30 CPE[5]
00  // 36 x134y30 CPE[6]
00  // 37 x134y30 CPE[7]
00  // 38 x134y30 CPE[8]
00  // 39 x134y30 CPE[9]
00  // 40 x133y29 INMUX plane 2,1
00  // 41 x133y29 INMUX plane 4,3
00  // 42 x133y29 INMUX plane 6,5
00  // 43 x133y29 INMUX plane 8,7
00  // 44 x133y29 INMUX plane 10,9
00  // 45 x133y29 INMUX plane 12,11
00  // 46 x133y30 INMUX plane 2,1
00  // 47 x133y30 INMUX plane 4,3
00  // 48 x133y30 INMUX plane 6,5
00  // 49 x133y30 INMUX plane 8,7
00  // 50 x133y30 INMUX plane 10,9
00  // 51 x133y30 INMUX plane 12,11
00  // 52 x134y29 INMUX plane 2,1
00  // 53 x134y29 INMUX plane 4,3
00  // 54 x134y29 INMUX plane 6,5
00  // 55 x134y29 INMUX plane 8,7
00  // 56 x134y29 INMUX plane 10,9
00  // 57 x134y29 INMUX plane 12,11
00  // 58 x134y30 INMUX plane 2,1
00  // 59 x134y30 INMUX plane 4,3
00  // 60 x134y30 INMUX plane 6,5
00  // 61 x134y30 INMUX plane 8,7
00  // 62 x134y30 INMUX plane 10,9
00  // 63 x134y30 INMUX plane 12,11
00  // 64 x133y29 SB_BIG plane 1
00  // 65 x133y29 SB_BIG plane 1
00  // 66 x133y29 SB_DRIVE plane 2,1
00  // 67 x133y29 SB_BIG plane 2
00  // 68 x133y29 SB_BIG plane 2
00  // 69 x133y29 SB_BIG plane 3
00  // 70 x133y29 SB_BIG plane 3
00  // 71 x133y29 SB_DRIVE plane 4,3
41  // 72 x133y29 SB_BIG plane 4
03  // 73 x133y29 SB_BIG plane 4
51 // -- CRC low byte
9D // -- CRC high byte


// Config Latches on x161y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BE38     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
0F // y_sel: 29
06 // -- CRC low byte
CE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BE40
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y29
00  // 14 right_edge_EN1 at x163y29
00  // 15 right_edge_EN2 at x163y29
00  // 16 right_edge_EN0 at x163y30
00  // 17 right_edge_EN1 at x163y30
00  // 18 right_edge_EN2 at x163y30
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y29 SB_BIG plane 1
12  // 65 x161y29 SB_BIG plane 1
00  // 66 x161y29 SB_DRIVE plane 2,1
48  // 67 x161y29 SB_BIG plane 2
12  // 68 x161y29 SB_BIG plane 2
48  // 69 x161y29 SB_BIG plane 3
12  // 70 x161y29 SB_BIG plane 3
00  // 71 x161y29 SB_DRIVE plane 4,3
48  // 72 x161y29 SB_BIG plane 4
12  // 73 x161y29 SB_BIG plane 4
48  // 74 x161y29 SB_BIG plane 5
12  // 75 x161y29 SB_BIG plane 5
00  // 76 x161y29 SB_DRIVE plane 6,5
48  // 77 x161y29 SB_BIG plane 6
12  // 78 x161y29 SB_BIG plane 6
48  // 79 x161y29 SB_BIG plane 7
12  // 80 x161y29 SB_BIG plane 7
00  // 81 x161y29 SB_DRIVE plane 8,7
48  // 82 x161y29 SB_BIG plane 8
12  // 83 x161y29 SB_BIG plane 8
48  // 84 x161y29 SB_BIG plane 9
12  // 85 x161y29 SB_BIG plane 9
00  // 86 x161y29 SB_DRIVE plane 10,9
48  // 87 x161y29 SB_BIG plane 10
12  // 88 x161y29 SB_BIG plane 10
48  // 89 x161y29 SB_BIG plane 11
12  // 90 x161y29 SB_BIG plane 11
00  // 91 x161y29 SB_DRIVE plane 12,11
48  // 92 x161y29 SB_BIG plane 12
12  // 93 x161y29 SB_BIG plane 12
A8  // 94 x162y30 SB_SML plane 1
82  // 95 x162y30 SB_SML plane 2,1
2A  // 96 x162y30 SB_SML plane 2
A8  // 97 x162y30 SB_SML plane 3
82  // 98 x162y30 SB_SML plane 4,3
2A  // 99 x162y30 SB_SML plane 4
A8  // 100 x162y30 SB_SML plane 5
82  // 101 x162y30 SB_SML plane 6,5
2A  // 102 x162y30 SB_SML plane 6
A8  // 103 x162y30 SB_SML plane 7
82  // 104 x162y30 SB_SML plane 8,7
2A  // 105 x162y30 SB_SML plane 8
A8  // 106 x162y30 SB_SML plane 9
82  // 107 x162y30 SB_SML plane 10,9
2A  // 108 x162y30 SB_SML plane 10
A8  // 109 x162y30 SB_SML plane 11
82  // 110 x162y30 SB_SML plane 12,11
2A  // 111 x162y30 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BEB6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
10 // y_sel: 31
5F // -- CRC low byte
EC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BEBE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y31
00  // 14 left_edge_EN1 at x-2y31
00  // 15 left_edge_EN2 at x-2y31
00  // 16 left_edge_EN0 at x-2y32
00  // 17 left_edge_EN1 at x-2y32
00  // 18 left_edge_EN2 at x-2y32
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y31 SB_BIG plane 1
12  // 65 x-1y31 SB_BIG plane 1
00  // 66 x-1y31 SB_DRIVE plane 2,1
48  // 67 x-1y31 SB_BIG plane 2
12  // 68 x-1y31 SB_BIG plane 2
48  // 69 x-1y31 SB_BIG plane 3
12  // 70 x-1y31 SB_BIG plane 3
10  // 71 x-1y31 SB_DRIVE plane 4,3
8B  // 72 x-1y31 SB_BIG plane 4
64  // 73 x-1y31 SB_BIG plane 4
48  // 74 x-1y31 SB_BIG plane 5
12  // 75 x-1y31 SB_BIG plane 5
10  // 76 x-1y31 SB_DRIVE plane 6,5
8B  // 77 x-1y31 SB_BIG plane 6
64  // 78 x-1y31 SB_BIG plane 6
48  // 79 x-1y31 SB_BIG plane 7
12  // 80 x-1y31 SB_BIG plane 7
00  // 81 x-1y31 SB_DRIVE plane 8,7
48  // 82 x-1y31 SB_BIG plane 8
12  // 83 x-1y31 SB_BIG plane 8
48  // 84 x-1y31 SB_BIG plane 9
12  // 85 x-1y31 SB_BIG plane 9
00  // 86 x-1y31 SB_DRIVE plane 10,9
48  // 87 x-1y31 SB_BIG plane 10
12  // 88 x-1y31 SB_BIG plane 10
8B  // 89 x-1y31 SB_BIG plane 11
64  // 90 x-1y31 SB_BIG plane 11
09  // 91 x-1y31 SB_DRIVE plane 12,11
48  // 92 x-1y31 SB_BIG plane 12
12  // 93 x-1y31 SB_BIG plane 12
A8  // 94 x0y32 SB_SML plane 1
82  // 95 x0y32 SB_SML plane 2,1
2A  // 96 x0y32 SB_SML plane 2
A8  // 97 x0y32 SB_SML plane 3
82  // 98 x0y32 SB_SML plane 4,3
2A  // 99 x0y32 SB_SML plane 4
A8  // 100 x0y32 SB_SML plane 5
82  // 101 x0y32 SB_SML plane 6,5
2A  // 102 x0y32 SB_SML plane 6
A8  // 103 x0y32 SB_SML plane 7
82  // 104 x0y32 SB_SML plane 8,7
2A  // 105 x0y32 SB_SML plane 8
A8  // 106 x0y32 SB_SML plane 9
82  // 107 x0y32 SB_SML plane 10,9
2A  // 108 x0y32 SB_SML plane 10
A8  // 109 x0y32 SB_SML plane 11
82  // 110 x0y32 SB_SML plane 12,11
2A  // 111 x0y32 SB_SML plane 12
98 // -- CRC low byte
CF // -- CRC high byte


// Config Latches on x1y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BF34     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
10 // y_sel: 31
87 // -- CRC low byte
F5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BF3C
45 // Length: 69
34 // -- CRC low byte
2D // -- CRC high byte
00  //  0 x1y31 CPE[0]
00  //  1 x1y31 CPE[1]
00  //  2 x1y31 CPE[2]
00  //  3 x1y31 CPE[3]
00  //  4 x1y31 CPE[4]
00  //  5 x1y31 CPE[5]
00  //  6 x1y31 CPE[6]
00  //  7 x1y31 CPE[7]
00  //  8 x1y31 CPE[8]
00  //  9 x1y31 CPE[9]
00  // 10 x1y32 CPE[0]
00  // 11 x1y32 CPE[1]
00  // 12 x1y32 CPE[2]
00  // 13 x1y32 CPE[3]
00  // 14 x1y32 CPE[4]
00  // 15 x1y32 CPE[5]
00  // 16 x1y32 CPE[6]
00  // 17 x1y32 CPE[7]
00  // 18 x1y32 CPE[8]
00  // 19 x1y32 CPE[9]
00  // 20 x2y31 CPE[0]
00  // 21 x2y31 CPE[1]
00  // 22 x2y31 CPE[2]
00  // 23 x2y31 CPE[3]
00  // 24 x2y31 CPE[4]
00  // 25 x2y31 CPE[5]
00  // 26 x2y31 CPE[6]
00  // 27 x2y31 CPE[7]
00  // 28 x2y31 CPE[8]
00  // 29 x2y31 CPE[9]
00  // 30 x2y32 CPE[0]
00  // 31 x2y32 CPE[1]
00  // 32 x2y32 CPE[2]
00  // 33 x2y32 CPE[3]
00  // 34 x2y32 CPE[4]
00  // 35 x2y32 CPE[5]
00  // 36 x2y32 CPE[6]
00  // 37 x2y32 CPE[7]
00  // 38 x2y32 CPE[8]
00  // 39 x2y32 CPE[9]
00  // 40 x1y31 INMUX plane 2,1
08  // 41 x1y31 INMUX plane 4,3
08  // 42 x1y31 INMUX plane 6,5
00  // 43 x1y31 INMUX plane 8,7
00  // 44 x1y31 INMUX plane 10,9
01  // 45 x1y31 INMUX plane 12,11
00  // 46 x1y32 INMUX plane 2,1
00  // 47 x1y32 INMUX plane 4,3
00  // 48 x1y32 INMUX plane 6,5
00  // 49 x1y32 INMUX plane 8,7
00  // 50 x1y32 INMUX plane 10,9
00  // 51 x1y32 INMUX plane 12,11
00  // 52 x2y31 INMUX plane 2,1
00  // 53 x2y31 INMUX plane 4,3
00  // 54 x2y31 INMUX plane 6,5
00  // 55 x2y31 INMUX plane 8,7
00  // 56 x2y31 INMUX plane 10,9
00  // 57 x2y31 INMUX plane 12,11
00  // 58 x2y32 INMUX plane 2,1
00  // 59 x2y32 INMUX plane 4,3
00  // 60 x2y32 INMUX plane 6,5
00  // 61 x2y32 INMUX plane 8,7
00  // 62 x2y32 INMUX plane 10,9
00  // 63 x2y32 INMUX plane 12,11
42  // 64 x2y32 SB_BIG plane 1
0C  // 65 x2y32 SB_BIG plane 1
22  // 66 x2y32 SB_DRIVE plane 2,1
80  // 67 x2y32 SB_BIG plane 2
01  // 68 x2y32 SB_BIG plane 2
54 // -- CRC low byte
B2 // -- CRC high byte


// Config Latches on x17y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BF87     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
10 // y_sel: 31
47 // -- CRC low byte
3B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BF8F
43 // Length: 67
02 // -- CRC low byte
48 // -- CRC high byte
00  //  0 x17y31 CPE[0]
00  //  1 x17y31 CPE[1]
00  //  2 x17y31 CPE[2]
00  //  3 x17y31 CPE[3]
00  //  4 x17y31 CPE[4]
00  //  5 x17y31 CPE[5]
00  //  6 x17y31 CPE[6]
00  //  7 x17y31 CPE[7]
00  //  8 x17y31 CPE[8]
00  //  9 x17y31 CPE[9]
00  // 10 x17y32 CPE[0]
00  // 11 x17y32 CPE[1]
00  // 12 x17y32 CPE[2]
00  // 13 x17y32 CPE[3]
00  // 14 x17y32 CPE[4]
00  // 15 x17y32 CPE[5]
00  // 16 x17y32 CPE[6]
00  // 17 x17y32 CPE[7]
00  // 18 x17y32 CPE[8]
00  // 19 x17y32 CPE[9]
00  // 20 x18y31 CPE[0]
00  // 21 x18y31 CPE[1]
00  // 22 x18y31 CPE[2]
00  // 23 x18y31 CPE[3]
00  // 24 x18y31 CPE[4]
00  // 25 x18y31 CPE[5]
00  // 26 x18y31 CPE[6]
00  // 27 x18y31 CPE[7]
00  // 28 x18y31 CPE[8]
00  // 29 x18y31 CPE[9]
00  // 30 x18y32 CPE[0]
00  // 31 x18y32 CPE[1]
00  // 32 x18y32 CPE[2]
00  // 33 x18y32 CPE[3]
00  // 34 x18y32 CPE[4]
00  // 35 x18y32 CPE[5]
00  // 36 x18y32 CPE[6]
00  // 37 x18y32 CPE[7]
00  // 38 x18y32 CPE[8]
00  // 39 x18y32 CPE[9]
00  // 40 x17y31 INMUX plane 2,1
00  // 41 x17y31 INMUX plane 4,3
00  // 42 x17y31 INMUX plane 6,5
00  // 43 x17y31 INMUX plane 8,7
00  // 44 x17y31 INMUX plane 10,9
00  // 45 x17y31 INMUX plane 12,11
00  // 46 x17y32 INMUX plane 2,1
00  // 47 x17y32 INMUX plane 4,3
00  // 48 x17y32 INMUX plane 6,5
00  // 49 x17y32 INMUX plane 8,7
00  // 50 x17y32 INMUX plane 10,9
00  // 51 x17y32 INMUX plane 12,11
00  // 52 x18y31 INMUX plane 2,1
00  // 53 x18y31 INMUX plane 4,3
00  // 54 x18y31 INMUX plane 6,5
00  // 55 x18y31 INMUX plane 8,7
00  // 56 x18y31 INMUX plane 10,9
00  // 57 x18y31 INMUX plane 12,11
00  // 58 x18y32 INMUX plane 2,1
00  // 59 x18y32 INMUX plane 4,3
00  // 60 x18y32 INMUX plane 6,5
00  // 61 x18y32 INMUX plane 8,7
00  // 62 x18y32 INMUX plane 10,9
00  // 63 x18y32 INMUX plane 12,11
00  // 64 x18y32 SB_BIG plane 1
0C  // 65 x18y32 SB_BIG plane 1
04  // 66 x18y32 SB_DRIVE plane 2,1
27 // -- CRC low byte
E3 // -- CRC high byte


// Config Latches on x19y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BFD8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
10 // y_sel: 31
2F // -- CRC low byte
11 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BFE0
5A // Length: 90
42 // -- CRC low byte
C5 // -- CRC high byte
00  //  0 x19y31 CPE[0]
00  //  1 x19y31 CPE[1]
00  //  2 x19y31 CPE[2]
00  //  3 x19y31 CPE[3]
00  //  4 x19y31 CPE[4]
00  //  5 x19y31 CPE[5]
00  //  6 x19y31 CPE[6]
00  //  7 x19y31 CPE[7]
00  //  8 x19y31 CPE[8]
00  //  9 x19y31 CPE[9]
00  // 10 x19y32 CPE[0]
00  // 11 x19y32 CPE[1]
00  // 12 x19y32 CPE[2]
00  // 13 x19y32 CPE[3]
00  // 14 x19y32 CPE[4]
00  // 15 x19y32 CPE[5]
00  // 16 x19y32 CPE[6]
00  // 17 x19y32 CPE[7]
00  // 18 x19y32 CPE[8]
00  // 19 x19y32 CPE[9]
00  // 20 x20y31 CPE[0]
00  // 21 x20y31 CPE[1]
00  // 22 x20y31 CPE[2]
00  // 23 x20y31 CPE[3]
00  // 24 x20y31 CPE[4]
00  // 25 x20y31 CPE[5]
00  // 26 x20y31 CPE[6]
00  // 27 x20y31 CPE[7]
00  // 28 x20y31 CPE[8]
00  // 29 x20y31 CPE[9]
00  // 30 x20y32 CPE[0]
00  // 31 x20y32 CPE[1]
00  // 32 x20y32 CPE[2]
00  // 33 x20y32 CPE[3]
00  // 34 x20y32 CPE[4]
00  // 35 x20y32 CPE[5]
00  // 36 x20y32 CPE[6]
00  // 37 x20y32 CPE[7]
00  // 38 x20y32 CPE[8]
00  // 39 x20y32 CPE[9]
00  // 40 x19y31 INMUX plane 2,1
00  // 41 x19y31 INMUX plane 4,3
00  // 42 x19y31 INMUX plane 6,5
00  // 43 x19y31 INMUX plane 8,7
00  // 44 x19y31 INMUX plane 10,9
00  // 45 x19y31 INMUX plane 12,11
00  // 46 x19y32 INMUX plane 2,1
00  // 47 x19y32 INMUX plane 4,3
00  // 48 x19y32 INMUX plane 6,5
00  // 49 x19y32 INMUX plane 8,7
00  // 50 x19y32 INMUX plane 10,9
00  // 51 x19y32 INMUX plane 12,11
00  // 52 x20y31 INMUX plane 2,1
08  // 53 x20y31 INMUX plane 4,3
08  // 54 x20y31 INMUX plane 6,5
00  // 55 x20y31 INMUX plane 8,7
00  // 56 x20y31 INMUX plane 10,9
01  // 57 x20y31 INMUX plane 12,11
00  // 58 x20y32 INMUX plane 2,1
00  // 59 x20y32 INMUX plane 4,3
00  // 60 x20y32 INMUX plane 6,5
00  // 61 x20y32 INMUX plane 8,7
00  // 62 x20y32 INMUX plane 10,9
00  // 63 x20y32 INMUX plane 12,11
00  // 64 x19y31 SB_BIG plane 1
00  // 65 x19y31 SB_BIG plane 1
00  // 66 x19y31 SB_DRIVE plane 2,1
00  // 67 x19y31 SB_BIG plane 2
00  // 68 x19y31 SB_BIG plane 2
00  // 69 x19y31 SB_BIG plane 3
00  // 70 x19y31 SB_BIG plane 3
00  // 71 x19y31 SB_DRIVE plane 4,3
39  // 72 x19y31 SB_BIG plane 4
00  // 73 x19y31 SB_BIG plane 4
00  // 74 x19y31 SB_BIG plane 5
00  // 75 x19y31 SB_BIG plane 5
00  // 76 x19y31 SB_DRIVE plane 6,5
39  // 77 x19y31 SB_BIG plane 6
00  // 78 x19y31 SB_BIG plane 6
00  // 79 x19y31 SB_BIG plane 7
00  // 80 x19y31 SB_BIG plane 7
00  // 81 x19y31 SB_DRIVE plane 8,7
00  // 82 x19y31 SB_BIG plane 8
00  // 83 x19y31 SB_BIG plane 8
00  // 84 x19y31 SB_BIG plane 9
00  // 85 x19y31 SB_BIG plane 9
00  // 86 x19y31 SB_DRIVE plane 10,9
00  // 87 x19y31 SB_BIG plane 10
00  // 88 x19y31 SB_BIG plane 10
39  // 89 x19y31 SB_BIG plane 11
86 // -- CRC low byte
3F // -- CRC high byte


// Config Latches on x21y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C040     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
10 // y_sel: 31
F7 // -- CRC low byte
08 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C048
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x21y31 CPE[0]
00  //  1 x21y31 CPE[1]
00  //  2 x21y31 CPE[2]
00  //  3 x21y31 CPE[3]
00  //  4 x21y31 CPE[4]
00  //  5 x21y31 CPE[5]
00  //  6 x21y31 CPE[6]
00  //  7 x21y31 CPE[7]
00  //  8 x21y31 CPE[8]
00  //  9 x21y31 CPE[9]
00  // 10 x21y32 CPE[0]
00  // 11 x21y32 CPE[1]
00  // 12 x21y32 CPE[2]
00  // 13 x21y32 CPE[3]
00  // 14 x21y32 CPE[4]
00  // 15 x21y32 CPE[5]
00  // 16 x21y32 CPE[6]
00  // 17 x21y32 CPE[7]
00  // 18 x21y32 CPE[8]
00  // 19 x21y32 CPE[9]
00  // 20 x22y31 CPE[0]
00  // 21 x22y31 CPE[1]
00  // 22 x22y31 CPE[2]
00  // 23 x22y31 CPE[3]
00  // 24 x22y31 CPE[4]
00  // 25 x22y31 CPE[5]
00  // 26 x22y31 CPE[6]
00  // 27 x22y31 CPE[7]
00  // 28 x22y31 CPE[8]
00  // 29 x22y31 CPE[9]
00  // 30 x22y32 CPE[0]
00  // 31 x22y32 CPE[1]
00  // 32 x22y32 CPE[2]
00  // 33 x22y32 CPE[3]
00  // 34 x22y32 CPE[4]
00  // 35 x22y32 CPE[5]
00  // 36 x22y32 CPE[6]
00  // 37 x22y32 CPE[7]
00  // 38 x22y32 CPE[8]
00  // 39 x22y32 CPE[9]
00  // 40 x21y31 INMUX plane 2,1
08  // 41 x21y31 INMUX plane 4,3
08  // 42 x21y31 INMUX plane 6,5
00  // 43 x21y31 INMUX plane 8,7
00  // 44 x21y31 INMUX plane 10,9
01  // 45 x21y31 INMUX plane 12,11
75 // -- CRC low byte
E8 // -- CRC high byte


// Config Latches on x23y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C07C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
10 // y_sel: 31
FF // -- CRC low byte
45 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C084
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x23y31 CPE[0]
00  //  1 x23y31 CPE[1]
00  //  2 x23y31 CPE[2]
00  //  3 x23y31 CPE[3]
00  //  4 x23y31 CPE[4]
00  //  5 x23y31 CPE[5]
00  //  6 x23y31 CPE[6]
00  //  7 x23y31 CPE[7]
00  //  8 x23y31 CPE[8]
00  //  9 x23y31 CPE[9]
00  // 10 x23y32 CPE[0]
00  // 11 x23y32 CPE[1]
00  // 12 x23y32 CPE[2]
00  // 13 x23y32 CPE[3]
00  // 14 x23y32 CPE[4]
00  // 15 x23y32 CPE[5]
00  // 16 x23y32 CPE[6]
00  // 17 x23y32 CPE[7]
00  // 18 x23y32 CPE[8]
00  // 19 x23y32 CPE[9]
00  // 20 x24y31 CPE[0]
00  // 21 x24y31 CPE[1]
00  // 22 x24y31 CPE[2]
00  // 23 x24y31 CPE[3]
00  // 24 x24y31 CPE[4]
00  // 25 x24y31 CPE[5]
00  // 26 x24y31 CPE[6]
00  // 27 x24y31 CPE[7]
00  // 28 x24y31 CPE[8]
00  // 29 x24y31 CPE[9]
00  // 30 x24y32 CPE[0]
00  // 31 x24y32 CPE[1]
00  // 32 x24y32 CPE[2]
00  // 33 x24y32 CPE[3]
00  // 34 x24y32 CPE[4]
00  // 35 x24y32 CPE[5]
00  // 36 x24y32 CPE[6]
00  // 37 x24y32 CPE[7]
00  // 38 x24y32 CPE[8]
00  // 39 x24y32 CPE[9]
00  // 40 x23y31 INMUX plane 2,1
00  // 41 x23y31 INMUX plane 4,3
00  // 42 x23y31 INMUX plane 6,5
00  // 43 x23y31 INMUX plane 8,7
00  // 44 x23y31 INMUX plane 10,9
00  // 45 x23y31 INMUX plane 12,11
00  // 46 x23y32 INMUX plane 2,1
00  // 47 x23y32 INMUX plane 4,3
00  // 48 x23y32 INMUX plane 6,5
00  // 49 x23y32 INMUX plane 8,7
00  // 50 x23y32 INMUX plane 10,9
00  // 51 x23y32 INMUX plane 12,11
00  // 52 x24y31 INMUX plane 2,1
00  // 53 x24y31 INMUX plane 4,3
00  // 54 x24y31 INMUX plane 6,5
00  // 55 x24y31 INMUX plane 8,7
00  // 56 x24y31 INMUX plane 10,9
00  // 57 x24y31 INMUX plane 12,11
00  // 58 x24y32 INMUX plane 2,1
00  // 59 x24y32 INMUX plane 4,3
00  // 60 x24y32 INMUX plane 6,5
00  // 61 x24y32 INMUX plane 8,7
00  // 62 x24y32 INMUX plane 10,9
00  // 63 x24y32 INMUX plane 12,11
00  // 64 x23y31 SB_BIG plane 1
00  // 65 x23y31 SB_BIG plane 1
00  // 66 x23y31 SB_DRIVE plane 2,1
00  // 67 x23y31 SB_BIG plane 2
00  // 68 x23y31 SB_BIG plane 2
00  // 69 x23y31 SB_BIG plane 3
00  // 70 x23y31 SB_BIG plane 3
40  // 71 x23y31 SB_DRIVE plane 4,3
00  // 72 x23y31 SB_BIG plane 4
00  // 73 x23y31 SB_BIG plane 4
00  // 74 x23y31 SB_BIG plane 5
00  // 75 x23y31 SB_BIG plane 5
40  // 76 x23y31 SB_DRIVE plane 6,5
00  // 77 x23y31 SB_BIG plane 6
00  // 78 x23y31 SB_BIG plane 6
00  // 79 x23y31 SB_BIG plane 7
00  // 80 x23y31 SB_BIG plane 7
00  // 81 x23y31 SB_DRIVE plane 8,7
00  // 82 x23y31 SB_BIG plane 8
00  // 83 x23y31 SB_BIG plane 8
00  // 84 x23y31 SB_BIG plane 9
00  // 85 x23y31 SB_BIG plane 9
00  // 86 x23y31 SB_DRIVE plane 10,9
00  // 87 x23y31 SB_BIG plane 10
00  // 88 x23y31 SB_BIG plane 10
00  // 89 x23y31 SB_BIG plane 11
00  // 90 x23y31 SB_BIG plane 11
04  // 91 x23y31 SB_DRIVE plane 12,11
29 // -- CRC low byte
1E // -- CRC high byte


// Config Latches on x33y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C0E6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
10 // y_sel: 31
16 // -- CRC low byte
60 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C0EE
43 // Length: 67
02 // -- CRC low byte
48 // -- CRC high byte
00  //  0 x33y31 CPE[0]
00  //  1 x33y31 CPE[1]
00  //  2 x33y31 CPE[2]
00  //  3 x33y31 CPE[3]
00  //  4 x33y31 CPE[4]
00  //  5 x33y31 CPE[5]
00  //  6 x33y31 CPE[6]
00  //  7 x33y31 CPE[7]
00  //  8 x33y31 CPE[8]
00  //  9 x33y31 CPE[9]
00  // 10 x33y32 CPE[0]
00  // 11 x33y32 CPE[1]
00  // 12 x33y32 CPE[2]
00  // 13 x33y32 CPE[3]
00  // 14 x33y32 CPE[4]
00  // 15 x33y32 CPE[5]
00  // 16 x33y32 CPE[6]
00  // 17 x33y32 CPE[7]
00  // 18 x33y32 CPE[8]
00  // 19 x33y32 CPE[9]
00  // 20 x34y31 CPE[0]
00  // 21 x34y31 CPE[1]
00  // 22 x34y31 CPE[2]
00  // 23 x34y31 CPE[3]
00  // 24 x34y31 CPE[4]
00  // 25 x34y31 CPE[5]
00  // 26 x34y31 CPE[6]
00  // 27 x34y31 CPE[7]
00  // 28 x34y31 CPE[8]
00  // 29 x34y31 CPE[9]
00  // 30 x34y32 CPE[0]
00  // 31 x34y32 CPE[1]
00  // 32 x34y32 CPE[2]
00  // 33 x34y32 CPE[3]
00  // 34 x34y32 CPE[4]
00  // 35 x34y32 CPE[5]
00  // 36 x34y32 CPE[6]
00  // 37 x34y32 CPE[7]
00  // 38 x34y32 CPE[8]
00  // 39 x34y32 CPE[9]
00  // 40 x33y31 INMUX plane 2,1
00  // 41 x33y31 INMUX plane 4,3
00  // 42 x33y31 INMUX plane 6,5
00  // 43 x33y31 INMUX plane 8,7
00  // 44 x33y31 INMUX plane 10,9
00  // 45 x33y31 INMUX plane 12,11
00  // 46 x33y32 INMUX plane 2,1
00  // 47 x33y32 INMUX plane 4,3
00  // 48 x33y32 INMUX plane 6,5
00  // 49 x33y32 INMUX plane 8,7
00  // 50 x33y32 INMUX plane 10,9
00  // 51 x33y32 INMUX plane 12,11
00  // 52 x34y31 INMUX plane 2,1
00  // 53 x34y31 INMUX plane 4,3
00  // 54 x34y31 INMUX plane 6,5
00  // 55 x34y31 INMUX plane 8,7
00  // 56 x34y31 INMUX plane 10,9
00  // 57 x34y31 INMUX plane 12,11
00  // 58 x34y32 INMUX plane 2,1
00  // 59 x34y32 INMUX plane 4,3
00  // 60 x34y32 INMUX plane 6,5
00  // 61 x34y32 INMUX plane 8,7
00  // 62 x34y32 INMUX plane 10,9
00  // 63 x34y32 INMUX plane 12,11
00  // 64 x34y32 SB_BIG plane 1
0C  // 65 x34y32 SB_BIG plane 1
04  // 66 x34y32 SB_DRIVE plane 2,1
27 // -- CRC low byte
E3 // -- CRC high byte


// Config Latches on x39y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C137     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
10 // y_sel: 31
AE // -- CRC low byte
1E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C13F
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x39y31 CPE[0]
00  //  1 x39y31 CPE[1]
00  //  2 x39y31 CPE[2]
00  //  3 x39y31 CPE[3]
00  //  4 x39y31 CPE[4]
00  //  5 x39y31 CPE[5]
00  //  6 x39y31 CPE[6]
00  //  7 x39y31 CPE[7]
00  //  8 x39y31 CPE[8]
00  //  9 x39y31 CPE[9]
00  // 10 x39y32 CPE[0]
00  // 11 x39y32 CPE[1]
00  // 12 x39y32 CPE[2]
00  // 13 x39y32 CPE[3]
00  // 14 x39y32 CPE[4]
00  // 15 x39y32 CPE[5]
00  // 16 x39y32 CPE[6]
00  // 17 x39y32 CPE[7]
00  // 18 x39y32 CPE[8]
00  // 19 x39y32 CPE[9]
00  // 20 x40y31 CPE[0]
00  // 21 x40y31 CPE[1]
00  // 22 x40y31 CPE[2]
00  // 23 x40y31 CPE[3]
00  // 24 x40y31 CPE[4]
00  // 25 x40y31 CPE[5]
00  // 26 x40y31 CPE[6]
00  // 27 x40y31 CPE[7]
00  // 28 x40y31 CPE[8]
00  // 29 x40y31 CPE[9]
00  // 30 x40y32 CPE[0]
00  // 31 x40y32 CPE[1]
00  // 32 x40y32 CPE[2]
00  // 33 x40y32 CPE[3]
00  // 34 x40y32 CPE[4]
00  // 35 x40y32 CPE[5]
00  // 36 x40y32 CPE[6]
00  // 37 x40y32 CPE[7]
00  // 38 x40y32 CPE[8]
00  // 39 x40y32 CPE[9]
00  // 40 x39y31 INMUX plane 2,1
00  // 41 x39y31 INMUX plane 4,3
00  // 42 x39y31 INMUX plane 6,5
00  // 43 x39y31 INMUX plane 8,7
00  // 44 x39y31 INMUX plane 10,9
00  // 45 x39y31 INMUX plane 12,11
00  // 46 x39y32 INMUX plane 2,1
00  // 47 x39y32 INMUX plane 4,3
00  // 48 x39y32 INMUX plane 6,5
00  // 49 x39y32 INMUX plane 8,7
00  // 50 x39y32 INMUX plane 10,9
00  // 51 x39y32 INMUX plane 12,11
00  // 52 x40y31 INMUX plane 2,1
08  // 53 x40y31 INMUX plane 4,3
08  // 54 x40y31 INMUX plane 6,5
00  // 55 x40y31 INMUX plane 8,7
00  // 56 x40y31 INMUX plane 10,9
01  // 57 x40y31 INMUX plane 12,11
00  // 58 x40y32 INMUX plane 2,1
00  // 59 x40y32 INMUX plane 4,3
00  // 60 x40y32 INMUX plane 6,5
00  // 61 x40y32 INMUX plane 8,7
00  // 62 x40y32 INMUX plane 10,9
00  // 63 x40y32 INMUX plane 12,11
00  // 64 x39y31 SB_BIG plane 1
00  // 65 x39y31 SB_BIG plane 1
00  // 66 x39y31 SB_DRIVE plane 2,1
00  // 67 x39y31 SB_BIG plane 2
00  // 68 x39y31 SB_BIG plane 2
00  // 69 x39y31 SB_BIG plane 3
00  // 70 x39y31 SB_BIG plane 3
10  // 71 x39y31 SB_DRIVE plane 4,3
39  // 72 x39y31 SB_BIG plane 4
00  // 73 x39y31 SB_BIG plane 4
00  // 74 x39y31 SB_BIG plane 5
00  // 75 x39y31 SB_BIG plane 5
10  // 76 x39y31 SB_DRIVE plane 6,5
39  // 77 x39y31 SB_BIG plane 6
00  // 78 x39y31 SB_BIG plane 6
00  // 79 x39y31 SB_BIG plane 7
00  // 80 x39y31 SB_BIG plane 7
00  // 81 x39y31 SB_DRIVE plane 8,7
00  // 82 x39y31 SB_BIG plane 8
00  // 83 x39y31 SB_BIG plane 8
00  // 84 x39y31 SB_BIG plane 9
00  // 85 x39y31 SB_BIG plane 9
00  // 86 x39y31 SB_DRIVE plane 10,9
00  // 87 x39y31 SB_BIG plane 10
00  // 88 x39y31 SB_BIG plane 10
39  // 89 x39y31 SB_BIG plane 11
00  // 90 x39y31 SB_BIG plane 11
01  // 91 x39y31 SB_DRIVE plane 12,11
DD // -- CRC low byte
C0 // -- CRC high byte


// Config Latches on x41y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C1A1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
10 // y_sel: 31
76 // -- CRC low byte
07 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C1A9
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x41y31 CPE[0]
00  //  1 x41y31 CPE[1]
00  //  2 x41y31 CPE[2]
00  //  3 x41y31 CPE[3]
00  //  4 x41y31 CPE[4]
00  //  5 x41y31 CPE[5]
00  //  6 x41y31 CPE[6]
00  //  7 x41y31 CPE[7]
00  //  8 x41y31 CPE[8]
00  //  9 x41y31 CPE[9]
00  // 10 x41y32 CPE[0]
00  // 11 x41y32 CPE[1]
00  // 12 x41y32 CPE[2]
00  // 13 x41y32 CPE[3]
00  // 14 x41y32 CPE[4]
00  // 15 x41y32 CPE[5]
00  // 16 x41y32 CPE[6]
00  // 17 x41y32 CPE[7]
00  // 18 x41y32 CPE[8]
00  // 19 x41y32 CPE[9]
00  // 20 x42y31 CPE[0]
00  // 21 x42y31 CPE[1]
00  // 22 x42y31 CPE[2]
00  // 23 x42y31 CPE[3]
00  // 24 x42y31 CPE[4]
00  // 25 x42y31 CPE[5]
00  // 26 x42y31 CPE[6]
00  // 27 x42y31 CPE[7]
00  // 28 x42y31 CPE[8]
00  // 29 x42y31 CPE[9]
00  // 30 x42y32 CPE[0]
00  // 31 x42y32 CPE[1]
00  // 32 x42y32 CPE[2]
00  // 33 x42y32 CPE[3]
00  // 34 x42y32 CPE[4]
00  // 35 x42y32 CPE[5]
00  // 36 x42y32 CPE[6]
00  // 37 x42y32 CPE[7]
00  // 38 x42y32 CPE[8]
00  // 39 x42y32 CPE[9]
00  // 40 x41y31 INMUX plane 2,1
08  // 41 x41y31 INMUX plane 4,3
08  // 42 x41y31 INMUX plane 6,5
00  // 43 x41y31 INMUX plane 8,7
00  // 44 x41y31 INMUX plane 10,9
01  // 45 x41y31 INMUX plane 12,11
75 // -- CRC low byte
E8 // -- CRC high byte


// Config Latches on x49y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C1DD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
10 // y_sel: 31
D6 // -- CRC low byte
AE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C1E5
43 // Length: 67
02 // -- CRC low byte
48 // -- CRC high byte
00  //  0 x49y31 CPE[0]
00  //  1 x49y31 CPE[1]
00  //  2 x49y31 CPE[2]
00  //  3 x49y31 CPE[3]
00  //  4 x49y31 CPE[4]
00  //  5 x49y31 CPE[5]
00  //  6 x49y31 CPE[6]
00  //  7 x49y31 CPE[7]
00  //  8 x49y31 CPE[8]
00  //  9 x49y31 CPE[9]
00  // 10 x49y32 CPE[0]
00  // 11 x49y32 CPE[1]
00  // 12 x49y32 CPE[2]
00  // 13 x49y32 CPE[3]
00  // 14 x49y32 CPE[4]
00  // 15 x49y32 CPE[5]
00  // 16 x49y32 CPE[6]
00  // 17 x49y32 CPE[7]
00  // 18 x49y32 CPE[8]
00  // 19 x49y32 CPE[9]
00  // 20 x50y31 CPE[0]
00  // 21 x50y31 CPE[1]
00  // 22 x50y31 CPE[2]
00  // 23 x50y31 CPE[3]
00  // 24 x50y31 CPE[4]
00  // 25 x50y31 CPE[5]
00  // 26 x50y31 CPE[6]
00  // 27 x50y31 CPE[7]
00  // 28 x50y31 CPE[8]
00  // 29 x50y31 CPE[9]
00  // 30 x50y32 CPE[0]
00  // 31 x50y32 CPE[1]
00  // 32 x50y32 CPE[2]
00  // 33 x50y32 CPE[3]
00  // 34 x50y32 CPE[4]
00  // 35 x50y32 CPE[5]
00  // 36 x50y32 CPE[6]
00  // 37 x50y32 CPE[7]
00  // 38 x50y32 CPE[8]
00  // 39 x50y32 CPE[9]
00  // 40 x49y31 INMUX plane 2,1
00  // 41 x49y31 INMUX plane 4,3
00  // 42 x49y31 INMUX plane 6,5
00  // 43 x49y31 INMUX plane 8,7
00  // 44 x49y31 INMUX plane 10,9
00  // 45 x49y31 INMUX plane 12,11
00  // 46 x49y32 INMUX plane 2,1
00  // 47 x49y32 INMUX plane 4,3
00  // 48 x49y32 INMUX plane 6,5
00  // 49 x49y32 INMUX plane 8,7
00  // 50 x49y32 INMUX plane 10,9
00  // 51 x49y32 INMUX plane 12,11
00  // 52 x50y31 INMUX plane 2,1
00  // 53 x50y31 INMUX plane 4,3
00  // 54 x50y31 INMUX plane 6,5
00  // 55 x50y31 INMUX plane 8,7
00  // 56 x50y31 INMUX plane 10,9
00  // 57 x50y31 INMUX plane 12,11
00  // 58 x50y32 INMUX plane 2,1
00  // 59 x50y32 INMUX plane 4,3
00  // 60 x50y32 INMUX plane 6,5
00  // 61 x50y32 INMUX plane 8,7
00  // 62 x50y32 INMUX plane 10,9
00  // 63 x50y32 INMUX plane 12,11
00  // 64 x50y32 SB_BIG plane 1
0E  // 65 x50y32 SB_BIG plane 1
04  // 66 x50y32 SB_DRIVE plane 2,1
97 // -- CRC low byte
D0 // -- CRC high byte


// Config Latches on x55y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C22E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1C // x_sel: 55
10 // y_sel: 31
6E // -- CRC low byte
D0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C236
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x55y31 CPE[0]
00  //  1 x55y31 CPE[1]
00  //  2 x55y31 CPE[2]
00  //  3 x55y31 CPE[3]
00  //  4 x55y31 CPE[4]
00  //  5 x55y31 CPE[5]
00  //  6 x55y31 CPE[6]
00  //  7 x55y31 CPE[7]
00  //  8 x55y31 CPE[8]
00  //  9 x55y31 CPE[9]
00  // 10 x55y32 CPE[0]
00  // 11 x55y32 CPE[1]
00  // 12 x55y32 CPE[2]
00  // 13 x55y32 CPE[3]
00  // 14 x55y32 CPE[4]
00  // 15 x55y32 CPE[5]
00  // 16 x55y32 CPE[6]
00  // 17 x55y32 CPE[7]
00  // 18 x55y32 CPE[8]
00  // 19 x55y32 CPE[9]
00  // 20 x56y31 CPE[0]
00  // 21 x56y31 CPE[1]
00  // 22 x56y31 CPE[2]
00  // 23 x56y31 CPE[3]
00  // 24 x56y31 CPE[4]
00  // 25 x56y31 CPE[5]
00  // 26 x56y31 CPE[6]
00  // 27 x56y31 CPE[7]
00  // 28 x56y31 CPE[8]
00  // 29 x56y31 CPE[9]
00  // 30 x56y32 CPE[0]
00  // 31 x56y32 CPE[1]
00  // 32 x56y32 CPE[2]
00  // 33 x56y32 CPE[3]
00  // 34 x56y32 CPE[4]
00  // 35 x56y32 CPE[5]
00  // 36 x56y32 CPE[6]
00  // 37 x56y32 CPE[7]
00  // 38 x56y32 CPE[8]
00  // 39 x56y32 CPE[9]
00  // 40 x55y31 INMUX plane 2,1
00  // 41 x55y31 INMUX plane 4,3
00  // 42 x55y31 INMUX plane 6,5
00  // 43 x55y31 INMUX plane 8,7
00  // 44 x55y31 INMUX plane 10,9
00  // 45 x55y31 INMUX plane 12,11
00  // 46 x55y32 INMUX plane 2,1
00  // 47 x55y32 INMUX plane 4,3
00  // 48 x55y32 INMUX plane 6,5
00  // 49 x55y32 INMUX plane 8,7
00  // 50 x55y32 INMUX plane 10,9
00  // 51 x55y32 INMUX plane 12,11
00  // 52 x56y31 INMUX plane 2,1
00  // 53 x56y31 INMUX plane 4,3
00  // 54 x56y31 INMUX plane 6,5
00  // 55 x56y31 INMUX plane 8,7
00  // 56 x56y31 INMUX plane 10,9
01  // 57 x56y31 INMUX plane 12,11
00  // 58 x56y32 INMUX plane 2,1
00  // 59 x56y32 INMUX plane 4,3
00  // 60 x56y32 INMUX plane 6,5
00  // 61 x56y32 INMUX plane 8,7
00  // 62 x56y32 INMUX plane 10,9
00  // 63 x56y32 INMUX plane 12,11
00  // 64 x55y31 SB_BIG plane 1
00  // 65 x55y31 SB_BIG plane 1
00  // 66 x55y31 SB_DRIVE plane 2,1
00  // 67 x55y31 SB_BIG plane 2
00  // 68 x55y31 SB_BIG plane 2
00  // 69 x55y31 SB_BIG plane 3
00  // 70 x55y31 SB_BIG plane 3
00  // 71 x55y31 SB_DRIVE plane 4,3
00  // 72 x55y31 SB_BIG plane 4
00  // 73 x55y31 SB_BIG plane 4
00  // 74 x55y31 SB_BIG plane 5
00  // 75 x55y31 SB_BIG plane 5
00  // 76 x55y31 SB_DRIVE plane 6,5
00  // 77 x55y31 SB_BIG plane 6
00  // 78 x55y31 SB_BIG plane 6
00  // 79 x55y31 SB_BIG plane 7
00  // 80 x55y31 SB_BIG plane 7
00  // 81 x55y31 SB_DRIVE plane 8,7
00  // 82 x55y31 SB_BIG plane 8
00  // 83 x55y31 SB_BIG plane 8
00  // 84 x55y31 SB_BIG plane 9
00  // 85 x55y31 SB_BIG plane 9
00  // 86 x55y31 SB_DRIVE plane 10,9
00  // 87 x55y31 SB_BIG plane 10
00  // 88 x55y31 SB_BIG plane 10
31  // 89 x55y31 SB_BIG plane 11
00  // 90 x55y31 SB_BIG plane 11
01  // 91 x55y31 SB_DRIVE plane 12,11
10 // -- CRC low byte
BD // -- CRC high byte


// Config Latches on x57y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C298     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1D // x_sel: 57
10 // y_sel: 31
B6 // -- CRC low byte
C9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C2A0
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x57y31 CPE[0]
00  //  1 x57y31 CPE[1]
00  //  2 x57y31 CPE[2]
00  //  3 x57y31 CPE[3]
00  //  4 x57y31 CPE[4]
00  //  5 x57y31 CPE[5]
00  //  6 x57y31 CPE[6]
00  //  7 x57y31 CPE[7]
00  //  8 x57y31 CPE[8]
00  //  9 x57y31 CPE[9]
00  // 10 x57y32 CPE[0]
00  // 11 x57y32 CPE[1]
00  // 12 x57y32 CPE[2]
00  // 13 x57y32 CPE[3]
00  // 14 x57y32 CPE[4]
00  // 15 x57y32 CPE[5]
00  // 16 x57y32 CPE[6]
00  // 17 x57y32 CPE[7]
00  // 18 x57y32 CPE[8]
00  // 19 x57y32 CPE[9]
00  // 20 x58y31 CPE[0]
00  // 21 x58y31 CPE[1]
00  // 22 x58y31 CPE[2]
00  // 23 x58y31 CPE[3]
00  // 24 x58y31 CPE[4]
00  // 25 x58y31 CPE[5]
00  // 26 x58y31 CPE[6]
00  // 27 x58y31 CPE[7]
00  // 28 x58y31 CPE[8]
00  // 29 x58y31 CPE[9]
00  // 30 x58y32 CPE[0]
00  // 31 x58y32 CPE[1]
00  // 32 x58y32 CPE[2]
00  // 33 x58y32 CPE[3]
00  // 34 x58y32 CPE[4]
00  // 35 x58y32 CPE[5]
00  // 36 x58y32 CPE[6]
00  // 37 x58y32 CPE[7]
00  // 38 x58y32 CPE[8]
00  // 39 x58y32 CPE[9]
00  // 40 x57y31 INMUX plane 2,1
00  // 41 x57y31 INMUX plane 4,3
00  // 42 x57y31 INMUX plane 6,5
00  // 43 x57y31 INMUX plane 8,7
00  // 44 x57y31 INMUX plane 10,9
01  // 45 x57y31 INMUX plane 12,11
8D // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x59y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C2D4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1E // x_sel: 59
10 // y_sel: 31
DE // -- CRC low byte
E3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C2DC
5A // Length: 90
42 // -- CRC low byte
C5 // -- CRC high byte
00  //  0 x59y31 CPE[0]
00  //  1 x59y31 CPE[1]
00  //  2 x59y31 CPE[2]
00  //  3 x59y31 CPE[3]
00  //  4 x59y31 CPE[4]
00  //  5 x59y31 CPE[5]
00  //  6 x59y31 CPE[6]
00  //  7 x59y31 CPE[7]
00  //  8 x59y31 CPE[8]
00  //  9 x59y31 CPE[9]
00  // 10 x59y32 CPE[0]
00  // 11 x59y32 CPE[1]
00  // 12 x59y32 CPE[2]
00  // 13 x59y32 CPE[3]
00  // 14 x59y32 CPE[4]
00  // 15 x59y32 CPE[5]
00  // 16 x59y32 CPE[6]
00  // 17 x59y32 CPE[7]
00  // 18 x59y32 CPE[8]
00  // 19 x59y32 CPE[9]
00  // 20 x60y31 CPE[0]
00  // 21 x60y31 CPE[1]
00  // 22 x60y31 CPE[2]
00  // 23 x60y31 CPE[3]
00  // 24 x60y31 CPE[4]
00  // 25 x60y31 CPE[5]
00  // 26 x60y31 CPE[6]
00  // 27 x60y31 CPE[7]
00  // 28 x60y31 CPE[8]
00  // 29 x60y31 CPE[9]
00  // 30 x60y32 CPE[0]
00  // 31 x60y32 CPE[1]
00  // 32 x60y32 CPE[2]
00  // 33 x60y32 CPE[3]
00  // 34 x60y32 CPE[4]
00  // 35 x60y32 CPE[5]
00  // 36 x60y32 CPE[6]
00  // 37 x60y32 CPE[7]
00  // 38 x60y32 CPE[8]
00  // 39 x60y32 CPE[9]
00  // 40 x59y31 INMUX plane 2,1
00  // 41 x59y31 INMUX plane 4,3
00  // 42 x59y31 INMUX plane 6,5
00  // 43 x59y31 INMUX plane 8,7
00  // 44 x59y31 INMUX plane 10,9
00  // 45 x59y31 INMUX plane 12,11
00  // 46 x59y32 INMUX plane 2,1
00  // 47 x59y32 INMUX plane 4,3
00  // 48 x59y32 INMUX plane 6,5
00  // 49 x59y32 INMUX plane 8,7
00  // 50 x59y32 INMUX plane 10,9
00  // 51 x59y32 INMUX plane 12,11
00  // 52 x60y31 INMUX plane 2,1
08  // 53 x60y31 INMUX plane 4,3
08  // 54 x60y31 INMUX plane 6,5
00  // 55 x60y31 INMUX plane 8,7
00  // 56 x60y31 INMUX plane 10,9
01  // 57 x60y31 INMUX plane 12,11
00  // 58 x60y32 INMUX plane 2,1
00  // 59 x60y32 INMUX plane 4,3
00  // 60 x60y32 INMUX plane 6,5
00  // 61 x60y32 INMUX plane 8,7
00  // 62 x60y32 INMUX plane 10,9
00  // 63 x60y32 INMUX plane 12,11
00  // 64 x59y31 SB_BIG plane 1
00  // 65 x59y31 SB_BIG plane 1
00  // 66 x59y31 SB_DRIVE plane 2,1
00  // 67 x59y31 SB_BIG plane 2
00  // 68 x59y31 SB_BIG plane 2
00  // 69 x59y31 SB_BIG plane 3
00  // 70 x59y31 SB_BIG plane 3
00  // 71 x59y31 SB_DRIVE plane 4,3
39  // 72 x59y31 SB_BIG plane 4
00  // 73 x59y31 SB_BIG plane 4
00  // 74 x59y31 SB_BIG plane 5
00  // 75 x59y31 SB_BIG plane 5
00  // 76 x59y31 SB_DRIVE plane 6,5
39  // 77 x59y31 SB_BIG plane 6
00  // 78 x59y31 SB_BIG plane 6
00  // 79 x59y31 SB_BIG plane 7
00  // 80 x59y31 SB_BIG plane 7
00  // 81 x59y31 SB_DRIVE plane 8,7
00  // 82 x59y31 SB_BIG plane 8
00  // 83 x59y31 SB_BIG plane 8
00  // 84 x59y31 SB_BIG plane 9
00  // 85 x59y31 SB_BIG plane 9
00  // 86 x59y31 SB_DRIVE plane 10,9
00  // 87 x59y31 SB_BIG plane 10
00  // 88 x59y31 SB_BIG plane 10
39  // 89 x59y31 SB_BIG plane 11
86 // -- CRC low byte
3F // -- CRC high byte


// Config Latches on x61y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C33C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1F // x_sel: 61
10 // y_sel: 31
06 // -- CRC low byte
FA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C344
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x61y31 CPE[0]
00  //  1 x61y31 CPE[1]
00  //  2 x61y31 CPE[2]
00  //  3 x61y31 CPE[3]
00  //  4 x61y31 CPE[4]
00  //  5 x61y31 CPE[5]
00  //  6 x61y31 CPE[6]
00  //  7 x61y31 CPE[7]
00  //  8 x61y31 CPE[8]
00  //  9 x61y31 CPE[9]
00  // 10 x61y32 CPE[0]
00  // 11 x61y32 CPE[1]
00  // 12 x61y32 CPE[2]
00  // 13 x61y32 CPE[3]
00  // 14 x61y32 CPE[4]
00  // 15 x61y32 CPE[5]
00  // 16 x61y32 CPE[6]
00  // 17 x61y32 CPE[7]
00  // 18 x61y32 CPE[8]
00  // 19 x61y32 CPE[9]
00  // 20 x62y31 CPE[0]
00  // 21 x62y31 CPE[1]
00  // 22 x62y31 CPE[2]
00  // 23 x62y31 CPE[3]
00  // 24 x62y31 CPE[4]
00  // 25 x62y31 CPE[5]
00  // 26 x62y31 CPE[6]
00  // 27 x62y31 CPE[7]
00  // 28 x62y31 CPE[8]
00  // 29 x62y31 CPE[9]
00  // 30 x62y32 CPE[0]
00  // 31 x62y32 CPE[1]
00  // 32 x62y32 CPE[2]
00  // 33 x62y32 CPE[3]
00  // 34 x62y32 CPE[4]
00  // 35 x62y32 CPE[5]
00  // 36 x62y32 CPE[6]
00  // 37 x62y32 CPE[7]
00  // 38 x62y32 CPE[8]
00  // 39 x62y32 CPE[9]
00  // 40 x61y31 INMUX plane 2,1
08  // 41 x61y31 INMUX plane 4,3
08  // 42 x61y31 INMUX plane 6,5
00  // 43 x61y31 INMUX plane 8,7
00  // 44 x61y31 INMUX plane 10,9
01  // 45 x61y31 INMUX plane 12,11
75 // -- CRC low byte
E8 // -- CRC high byte


// Config Latches on x63y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C378     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
20 // x_sel: 63
10 // y_sel: 31
6C // -- CRC low byte
CF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C380
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x63y31 CPE[0]
00  //  1 x63y31 CPE[1]
00  //  2 x63y31 CPE[2]
00  //  3 x63y31 CPE[3]
00  //  4 x63y31 CPE[4]
00  //  5 x63y31 CPE[5]
00  //  6 x63y31 CPE[6]
00  //  7 x63y31 CPE[7]
00  //  8 x63y31 CPE[8]
00  //  9 x63y31 CPE[9]
00  // 10 x63y32 CPE[0]
00  // 11 x63y32 CPE[1]
00  // 12 x63y32 CPE[2]
00  // 13 x63y32 CPE[3]
00  // 14 x63y32 CPE[4]
00  // 15 x63y32 CPE[5]
00  // 16 x63y32 CPE[6]
00  // 17 x63y32 CPE[7]
00  // 18 x63y32 CPE[8]
00  // 19 x63y32 CPE[9]
00  // 20 x64y31 CPE[0]
00  // 21 x64y31 CPE[1]
00  // 22 x64y31 CPE[2]
00  // 23 x64y31 CPE[3]
00  // 24 x64y31 CPE[4]
00  // 25 x64y31 CPE[5]
00  // 26 x64y31 CPE[6]
00  // 27 x64y31 CPE[7]
00  // 28 x64y31 CPE[8]
00  // 29 x64y31 CPE[9]
00  // 30 x64y32 CPE[0]
00  // 31 x64y32 CPE[1]
00  // 32 x64y32 CPE[2]
00  // 33 x64y32 CPE[3]
00  // 34 x64y32 CPE[4]
00  // 35 x64y32 CPE[5]
00  // 36 x64y32 CPE[6]
00  // 37 x64y32 CPE[7]
00  // 38 x64y32 CPE[8]
00  // 39 x64y32 CPE[9]
00  // 40 x63y31 INMUX plane 2,1
00  // 41 x63y31 INMUX plane 4,3
00  // 42 x63y31 INMUX plane 6,5
00  // 43 x63y31 INMUX plane 8,7
00  // 44 x63y31 INMUX plane 10,9
00  // 45 x63y31 INMUX plane 12,11
00  // 46 x63y32 INMUX plane 2,1
00  // 47 x63y32 INMUX plane 4,3
00  // 48 x63y32 INMUX plane 6,5
00  // 49 x63y32 INMUX plane 8,7
00  // 50 x63y32 INMUX plane 10,9
00  // 51 x63y32 INMUX plane 12,11
00  // 52 x64y31 INMUX plane 2,1
00  // 53 x64y31 INMUX plane 4,3
00  // 54 x64y31 INMUX plane 6,5
00  // 55 x64y31 INMUX plane 8,7
00  // 56 x64y31 INMUX plane 10,9
00  // 57 x64y31 INMUX plane 12,11
00  // 58 x64y32 INMUX plane 2,1
00  // 59 x64y32 INMUX plane 4,3
00  // 60 x64y32 INMUX plane 6,5
00  // 61 x64y32 INMUX plane 8,7
00  // 62 x64y32 INMUX plane 10,9
00  // 63 x64y32 INMUX plane 12,11
00  // 64 x63y31 SB_BIG plane 1
00  // 65 x63y31 SB_BIG plane 1
00  // 66 x63y31 SB_DRIVE plane 2,1
00  // 67 x63y31 SB_BIG plane 2
00  // 68 x63y31 SB_BIG plane 2
00  // 69 x63y31 SB_BIG plane 3
00  // 70 x63y31 SB_BIG plane 3
40  // 71 x63y31 SB_DRIVE plane 4,3
00  // 72 x63y31 SB_BIG plane 4
00  // 73 x63y31 SB_BIG plane 4
00  // 74 x63y31 SB_BIG plane 5
00  // 75 x63y31 SB_BIG plane 5
40  // 76 x63y31 SB_DRIVE plane 6,5
00  // 77 x63y31 SB_BIG plane 6
00  // 78 x63y31 SB_BIG plane 6
00  // 79 x63y31 SB_BIG plane 7
00  // 80 x63y31 SB_BIG plane 7
00  // 81 x63y31 SB_DRIVE plane 8,7
00  // 82 x63y31 SB_BIG plane 8
00  // 83 x63y31 SB_BIG plane 8
00  // 84 x63y31 SB_BIG plane 9
00  // 85 x63y31 SB_BIG plane 9
00  // 86 x63y31 SB_DRIVE plane 10,9
00  // 87 x63y31 SB_BIG plane 10
00  // 88 x63y31 SB_BIG plane 10
00  // 89 x63y31 SB_BIG plane 11
00  // 90 x63y31 SB_BIG plane 11
04  // 91 x63y31 SB_DRIVE plane 12,11
29 // -- CRC low byte
1E // -- CRC high byte


// Config Latches on x65y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C3E2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
21 // x_sel: 65
10 // y_sel: 31
B4 // -- CRC low byte
D6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C3EA
43 // Length: 67
02 // -- CRC low byte
48 // -- CRC high byte
00  //  0 x65y31 CPE[0]
00  //  1 x65y31 CPE[1]
00  //  2 x65y31 CPE[2]
00  //  3 x65y31 CPE[3]
00  //  4 x65y31 CPE[4]
00  //  5 x65y31 CPE[5]
00  //  6 x65y31 CPE[6]
00  //  7 x65y31 CPE[7]
00  //  8 x65y31 CPE[8]
00  //  9 x65y31 CPE[9]
00  // 10 x65y32 CPE[0]
00  // 11 x65y32 CPE[1]
00  // 12 x65y32 CPE[2]
00  // 13 x65y32 CPE[3]
00  // 14 x65y32 CPE[4]
00  // 15 x65y32 CPE[5]
00  // 16 x65y32 CPE[6]
00  // 17 x65y32 CPE[7]
00  // 18 x65y32 CPE[8]
00  // 19 x65y32 CPE[9]
00  // 20 x66y31 CPE[0]
00  // 21 x66y31 CPE[1]
00  // 22 x66y31 CPE[2]
00  // 23 x66y31 CPE[3]
00  // 24 x66y31 CPE[4]
00  // 25 x66y31 CPE[5]
00  // 26 x66y31 CPE[6]
00  // 27 x66y31 CPE[7]
00  // 28 x66y31 CPE[8]
00  // 29 x66y31 CPE[9]
00  // 30 x66y32 CPE[0]
00  // 31 x66y32 CPE[1]
00  // 32 x66y32 CPE[2]
00  // 33 x66y32 CPE[3]
00  // 34 x66y32 CPE[4]
00  // 35 x66y32 CPE[5]
00  // 36 x66y32 CPE[6]
00  // 37 x66y32 CPE[7]
00  // 38 x66y32 CPE[8]
00  // 39 x66y32 CPE[9]
00  // 40 x65y31 INMUX plane 2,1
00  // 41 x65y31 INMUX plane 4,3
00  // 42 x65y31 INMUX plane 6,5
00  // 43 x65y31 INMUX plane 8,7
00  // 44 x65y31 INMUX plane 10,9
00  // 45 x65y31 INMUX plane 12,11
00  // 46 x65y32 INMUX plane 2,1
00  // 47 x65y32 INMUX plane 4,3
00  // 48 x65y32 INMUX plane 6,5
00  // 49 x65y32 INMUX plane 8,7
00  // 50 x65y32 INMUX plane 10,9
00  // 51 x65y32 INMUX plane 12,11
00  // 52 x66y31 INMUX plane 2,1
00  // 53 x66y31 INMUX plane 4,3
00  // 54 x66y31 INMUX plane 6,5
00  // 55 x66y31 INMUX plane 8,7
00  // 56 x66y31 INMUX plane 10,9
00  // 57 x66y31 INMUX plane 12,11
00  // 58 x66y32 INMUX plane 2,1
00  // 59 x66y32 INMUX plane 4,3
00  // 60 x66y32 INMUX plane 6,5
00  // 61 x66y32 INMUX plane 8,7
00  // 62 x66y32 INMUX plane 10,9
00  // 63 x66y32 INMUX plane 12,11
00  // 64 x66y32 SB_BIG plane 1
00  // 65 x66y32 SB_BIG plane 1
01  // 66 x66y32 SB_DRIVE plane 2,1
2A // -- CRC low byte
1D // -- CRC high byte


// Config Latches on x69y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C433     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
23 // x_sel: 69
10 // y_sel: 31
04 // -- CRC low byte
E5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C43B
42 // Length: 66
8B // -- CRC low byte
59 // -- CRC high byte
00  //  0 x69y31 CPE[0]
00  //  1 x69y31 CPE[1]
00  //  2 x69y31 CPE[2]
00  //  3 x69y31 CPE[3]
00  //  4 x69y31 CPE[4]
00  //  5 x69y31 CPE[5]
00  //  6 x69y31 CPE[6]
00  //  7 x69y31 CPE[7]
00  //  8 x69y31 CPE[8]
00  //  9 x69y31 CPE[9]
00  // 10 x69y32 CPE[0]
00  // 11 x69y32 CPE[1]
00  // 12 x69y32 CPE[2]
00  // 13 x69y32 CPE[3]
00  // 14 x69y32 CPE[4]
00  // 15 x69y32 CPE[5]
00  // 16 x69y32 CPE[6]
00  // 17 x69y32 CPE[7]
00  // 18 x69y32 CPE[8]
00  // 19 x69y32 CPE[9]
00  // 20 x70y31 CPE[0]
00  // 21 x70y31 CPE[1]
00  // 22 x70y31 CPE[2]
00  // 23 x70y31 CPE[3]
00  // 24 x70y31 CPE[4]
00  // 25 x70y31 CPE[5]
00  // 26 x70y31 CPE[6]
00  // 27 x70y31 CPE[7]
00  // 28 x70y31 CPE[8]
00  // 29 x70y31 CPE[9]
00  // 30 x70y32 CPE[0]
00  // 31 x70y32 CPE[1]
00  // 32 x70y32 CPE[2]
00  // 33 x70y32 CPE[3]
00  // 34 x70y32 CPE[4]
00  // 35 x70y32 CPE[5]
00  // 36 x70y32 CPE[6]
00  // 37 x70y32 CPE[7]
00  // 38 x70y32 CPE[8]
00  // 39 x70y32 CPE[9]
00  // 40 x69y31 INMUX plane 2,1
00  // 41 x69y31 INMUX plane 4,3
00  // 42 x69y31 INMUX plane 6,5
00  // 43 x69y31 INMUX plane 8,7
00  // 44 x69y31 INMUX plane 10,9
00  // 45 x69y31 INMUX plane 12,11
00  // 46 x69y32 INMUX plane 2,1
00  // 47 x69y32 INMUX plane 4,3
00  // 48 x69y32 INMUX plane 6,5
00  // 49 x69y32 INMUX plane 8,7
00  // 50 x69y32 INMUX plane 10,9
00  // 51 x69y32 INMUX plane 12,11
00  // 52 x70y31 INMUX plane 2,1
00  // 53 x70y31 INMUX plane 4,3
00  // 54 x70y31 INMUX plane 6,5
00  // 55 x70y31 INMUX plane 8,7
00  // 56 x70y31 INMUX plane 10,9
00  // 57 x70y31 INMUX plane 12,11
00  // 58 x70y32 INMUX plane 2,1
00  // 59 x70y32 INMUX plane 4,3
00  // 60 x70y32 INMUX plane 6,5
00  // 61 x70y32 INMUX plane 8,7
00  // 62 x70y32 INMUX plane 10,9
00  // 63 x70y32 INMUX plane 12,11
00  // 64 x70y32 SB_BIG plane 1
0E  // 65 x70y32 SB_BIG plane 1
35 // -- CRC low byte
E5 // -- CRC high byte


// Config Latches on x71y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C483     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
24 // x_sel: 71
10 // y_sel: 31
0C // -- CRC low byte
A8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C48B
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x71y31 CPE[0]
00  //  1 x71y31 CPE[1]
00  //  2 x71y31 CPE[2]
00  //  3 x71y31 CPE[3]
00  //  4 x71y31 CPE[4]
00  //  5 x71y31 CPE[5]
00  //  6 x71y31 CPE[6]
00  //  7 x71y31 CPE[7]
00  //  8 x71y31 CPE[8]
00  //  9 x71y31 CPE[9]
00  // 10 x71y32 CPE[0]
00  // 11 x71y32 CPE[1]
00  // 12 x71y32 CPE[2]
00  // 13 x71y32 CPE[3]
00  // 14 x71y32 CPE[4]
00  // 15 x71y32 CPE[5]
00  // 16 x71y32 CPE[6]
00  // 17 x71y32 CPE[7]
00  // 18 x71y32 CPE[8]
00  // 19 x71y32 CPE[9]
00  // 20 x72y31 CPE[0]
00  // 21 x72y31 CPE[1]
00  // 22 x72y31 CPE[2]
00  // 23 x72y31 CPE[3]
00  // 24 x72y31 CPE[4]
00  // 25 x72y31 CPE[5]
00  // 26 x72y31 CPE[6]
00  // 27 x72y31 CPE[7]
00  // 28 x72y31 CPE[8]
00  // 29 x72y31 CPE[9]
00  // 30 x72y32 CPE[0]
00  // 31 x72y32 CPE[1]
00  // 32 x72y32 CPE[2]
00  // 33 x72y32 CPE[3]
00  // 34 x72y32 CPE[4]
00  // 35 x72y32 CPE[5]
00  // 36 x72y32 CPE[6]
00  // 37 x72y32 CPE[7]
00  // 38 x72y32 CPE[8]
00  // 39 x72y32 CPE[9]
00  // 40 x71y31 INMUX plane 2,1
00  // 41 x71y31 INMUX plane 4,3
00  // 42 x71y31 INMUX plane 6,5
00  // 43 x71y31 INMUX plane 8,7
00  // 44 x71y31 INMUX plane 10,9
00  // 45 x71y31 INMUX plane 12,11
00  // 46 x71y32 INMUX plane 2,1
00  // 47 x71y32 INMUX plane 4,3
00  // 48 x71y32 INMUX plane 6,5
00  // 49 x71y32 INMUX plane 8,7
00  // 50 x71y32 INMUX plane 10,9
00  // 51 x71y32 INMUX plane 12,11
00  // 52 x72y31 INMUX plane 2,1
00  // 53 x72y31 INMUX plane 4,3
00  // 54 x72y31 INMUX plane 6,5
00  // 55 x72y31 INMUX plane 8,7
00  // 56 x72y31 INMUX plane 10,9
01  // 57 x72y31 INMUX plane 12,11
00  // 58 x72y32 INMUX plane 2,1
00  // 59 x72y32 INMUX plane 4,3
00  // 60 x72y32 INMUX plane 6,5
00  // 61 x72y32 INMUX plane 8,7
00  // 62 x72y32 INMUX plane 10,9
00  // 63 x72y32 INMUX plane 12,11
00  // 64 x71y31 SB_BIG plane 1
00  // 65 x71y31 SB_BIG plane 1
00  // 66 x71y31 SB_DRIVE plane 2,1
00  // 67 x71y31 SB_BIG plane 2
00  // 68 x71y31 SB_BIG plane 2
00  // 69 x71y31 SB_BIG plane 3
00  // 70 x71y31 SB_BIG plane 3
00  // 71 x71y31 SB_DRIVE plane 4,3
00  // 72 x71y31 SB_BIG plane 4
00  // 73 x71y31 SB_BIG plane 4
00  // 74 x71y31 SB_BIG plane 5
00  // 75 x71y31 SB_BIG plane 5
00  // 76 x71y31 SB_DRIVE plane 6,5
00  // 77 x71y31 SB_BIG plane 6
00  // 78 x71y31 SB_BIG plane 6
00  // 79 x71y31 SB_BIG plane 7
00  // 80 x71y31 SB_BIG plane 7
00  // 81 x71y31 SB_DRIVE plane 8,7
00  // 82 x71y31 SB_BIG plane 8
00  // 83 x71y31 SB_BIG plane 8
00  // 84 x71y31 SB_BIG plane 9
00  // 85 x71y31 SB_BIG plane 9
00  // 86 x71y31 SB_DRIVE plane 10,9
00  // 87 x71y31 SB_BIG plane 10
00  // 88 x71y31 SB_BIG plane 10
31  // 89 x71y31 SB_BIG plane 11
00  // 90 x71y31 SB_BIG plane 11
01  // 91 x71y31 SB_DRIVE plane 12,11
10 // -- CRC low byte
BD // -- CRC high byte


// Config Latches on x73y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C4ED     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
25 // x_sel: 73
10 // y_sel: 31
D4 // -- CRC low byte
B1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C4F5
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x73y31 CPE[0]
00  //  1 x73y31 CPE[1]
00  //  2 x73y31 CPE[2]
00  //  3 x73y31 CPE[3]
00  //  4 x73y31 CPE[4]
00  //  5 x73y31 CPE[5]
00  //  6 x73y31 CPE[6]
00  //  7 x73y31 CPE[7]
00  //  8 x73y31 CPE[8]
00  //  9 x73y31 CPE[9]
00  // 10 x73y32 CPE[0]
00  // 11 x73y32 CPE[1]
00  // 12 x73y32 CPE[2]
00  // 13 x73y32 CPE[3]
00  // 14 x73y32 CPE[4]
00  // 15 x73y32 CPE[5]
00  // 16 x73y32 CPE[6]
00  // 17 x73y32 CPE[7]
00  // 18 x73y32 CPE[8]
00  // 19 x73y32 CPE[9]
00  // 20 x74y31 CPE[0]
00  // 21 x74y31 CPE[1]
00  // 22 x74y31 CPE[2]
00  // 23 x74y31 CPE[3]
00  // 24 x74y31 CPE[4]
00  // 25 x74y31 CPE[5]
00  // 26 x74y31 CPE[6]
00  // 27 x74y31 CPE[7]
00  // 28 x74y31 CPE[8]
00  // 29 x74y31 CPE[9]
00  // 30 x74y32 CPE[0]
00  // 31 x74y32 CPE[1]
00  // 32 x74y32 CPE[2]
00  // 33 x74y32 CPE[3]
00  // 34 x74y32 CPE[4]
00  // 35 x74y32 CPE[5]
00  // 36 x74y32 CPE[6]
00  // 37 x74y32 CPE[7]
00  // 38 x74y32 CPE[8]
00  // 39 x74y32 CPE[9]
00  // 40 x73y31 INMUX plane 2,1
00  // 41 x73y31 INMUX plane 4,3
00  // 42 x73y31 INMUX plane 6,5
00  // 43 x73y31 INMUX plane 8,7
00  // 44 x73y31 INMUX plane 10,9
01  // 45 x73y31 INMUX plane 12,11
8D // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x75y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C529     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
26 // x_sel: 75
10 // y_sel: 31
BC // -- CRC low byte
9B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C531
5A // Length: 90
42 // -- CRC low byte
C5 // -- CRC high byte
00  //  0 x75y31 CPE[0]
00  //  1 x75y31 CPE[1]
00  //  2 x75y31 CPE[2]
00  //  3 x75y31 CPE[3]
00  //  4 x75y31 CPE[4]
00  //  5 x75y31 CPE[5]
00  //  6 x75y31 CPE[6]
00  //  7 x75y31 CPE[7]
00  //  8 x75y31 CPE[8]
00  //  9 x75y31 CPE[9]
00  // 10 x75y32 CPE[0]
00  // 11 x75y32 CPE[1]
00  // 12 x75y32 CPE[2]
00  // 13 x75y32 CPE[3]
00  // 14 x75y32 CPE[4]
00  // 15 x75y32 CPE[5]
00  // 16 x75y32 CPE[6]
00  // 17 x75y32 CPE[7]
00  // 18 x75y32 CPE[8]
00  // 19 x75y32 CPE[9]
00  // 20 x76y31 CPE[0]
00  // 21 x76y31 CPE[1]
00  // 22 x76y31 CPE[2]
00  // 23 x76y31 CPE[3]
00  // 24 x76y31 CPE[4]
00  // 25 x76y31 CPE[5]
00  // 26 x76y31 CPE[6]
00  // 27 x76y31 CPE[7]
00  // 28 x76y31 CPE[8]
00  // 29 x76y31 CPE[9]
00  // 30 x76y32 CPE[0]
00  // 31 x76y32 CPE[1]
00  // 32 x76y32 CPE[2]
00  // 33 x76y32 CPE[3]
00  // 34 x76y32 CPE[4]
00  // 35 x76y32 CPE[5]
00  // 36 x76y32 CPE[6]
00  // 37 x76y32 CPE[7]
00  // 38 x76y32 CPE[8]
00  // 39 x76y32 CPE[9]
00  // 40 x75y31 INMUX plane 2,1
00  // 41 x75y31 INMUX plane 4,3
00  // 42 x75y31 INMUX plane 6,5
00  // 43 x75y31 INMUX plane 8,7
00  // 44 x75y31 INMUX plane 10,9
00  // 45 x75y31 INMUX plane 12,11
00  // 46 x75y32 INMUX plane 2,1
00  // 47 x75y32 INMUX plane 4,3
00  // 48 x75y32 INMUX plane 6,5
00  // 49 x75y32 INMUX plane 8,7
00  // 50 x75y32 INMUX plane 10,9
00  // 51 x75y32 INMUX plane 12,11
00  // 52 x76y31 INMUX plane 2,1
00  // 53 x76y31 INMUX plane 4,3
00  // 54 x76y31 INMUX plane 6,5
00  // 55 x76y31 INMUX plane 8,7
00  // 56 x76y31 INMUX plane 10,9
01  // 57 x76y31 INMUX plane 12,11
00  // 58 x76y32 INMUX plane 2,1
00  // 59 x76y32 INMUX plane 4,3
00  // 60 x76y32 INMUX plane 6,5
00  // 61 x76y32 INMUX plane 8,7
00  // 62 x76y32 INMUX plane 10,9
00  // 63 x76y32 INMUX plane 12,11
00  // 64 x75y31 SB_BIG plane 1
00  // 65 x75y31 SB_BIG plane 1
00  // 66 x75y31 SB_DRIVE plane 2,1
00  // 67 x75y31 SB_BIG plane 2
00  // 68 x75y31 SB_BIG plane 2
00  // 69 x75y31 SB_BIG plane 3
00  // 70 x75y31 SB_BIG plane 3
00  // 71 x75y31 SB_DRIVE plane 4,3
00  // 72 x75y31 SB_BIG plane 4
00  // 73 x75y31 SB_BIG plane 4
00  // 74 x75y31 SB_BIG plane 5
00  // 75 x75y31 SB_BIG plane 5
00  // 76 x75y31 SB_DRIVE plane 6,5
00  // 77 x75y31 SB_BIG plane 6
00  // 78 x75y31 SB_BIG plane 6
00  // 79 x75y31 SB_BIG plane 7
00  // 80 x75y31 SB_BIG plane 7
00  // 81 x75y31 SB_DRIVE plane 8,7
00  // 82 x75y31 SB_BIG plane 8
00  // 83 x75y31 SB_BIG plane 8
00  // 84 x75y31 SB_BIG plane 9
00  // 85 x75y31 SB_BIG plane 9
00  // 86 x75y31 SB_DRIVE plane 10,9
00  // 87 x75y31 SB_BIG plane 10
00  // 88 x75y31 SB_BIG plane 10
31  // 89 x75y31 SB_BIG plane 11
D3 // -- CRC low byte
D0 // -- CRC high byte


// Config Latches on x77y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C591     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
27 // x_sel: 77
10 // y_sel: 31
64 // -- CRC low byte
82 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C599
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x77y31 CPE[0]
00  //  1 x77y31 CPE[1]
00  //  2 x77y31 CPE[2]
00  //  3 x77y31 CPE[3]
00  //  4 x77y31 CPE[4]
00  //  5 x77y31 CPE[5]
00  //  6 x77y31 CPE[6]
00  //  7 x77y31 CPE[7]
00  //  8 x77y31 CPE[8]
00  //  9 x77y31 CPE[9]
00  // 10 x77y32 CPE[0]
00  // 11 x77y32 CPE[1]
00  // 12 x77y32 CPE[2]
00  // 13 x77y32 CPE[3]
00  // 14 x77y32 CPE[4]
00  // 15 x77y32 CPE[5]
00  // 16 x77y32 CPE[6]
00  // 17 x77y32 CPE[7]
00  // 18 x77y32 CPE[8]
00  // 19 x77y32 CPE[9]
00  // 20 x78y31 CPE[0]
00  // 21 x78y31 CPE[1]
00  // 22 x78y31 CPE[2]
00  // 23 x78y31 CPE[3]
00  // 24 x78y31 CPE[4]
00  // 25 x78y31 CPE[5]
00  // 26 x78y31 CPE[6]
00  // 27 x78y31 CPE[7]
00  // 28 x78y31 CPE[8]
00  // 29 x78y31 CPE[9]
00  // 30 x78y32 CPE[0]
00  // 31 x78y32 CPE[1]
00  // 32 x78y32 CPE[2]
00  // 33 x78y32 CPE[3]
00  // 34 x78y32 CPE[4]
00  // 35 x78y32 CPE[5]
00  // 36 x78y32 CPE[6]
00  // 37 x78y32 CPE[7]
00  // 38 x78y32 CPE[8]
00  // 39 x78y32 CPE[9]
00  // 40 x77y31 INMUX plane 2,1
00  // 41 x77y31 INMUX plane 4,3
00  // 42 x77y31 INMUX plane 6,5
00  // 43 x77y31 INMUX plane 8,7
00  // 44 x77y31 INMUX plane 10,9
01  // 45 x77y31 INMUX plane 12,11
8D // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x79y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C5CD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
28 // x_sel: 79
10 // y_sel: 31
AC // -- CRC low byte
01 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C5D5
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x79y31 CPE[0]
00  //  1 x79y31 CPE[1]
00  //  2 x79y31 CPE[2]
00  //  3 x79y31 CPE[3]
00  //  4 x79y31 CPE[4]
00  //  5 x79y31 CPE[5]
00  //  6 x79y31 CPE[6]
00  //  7 x79y31 CPE[7]
00  //  8 x79y31 CPE[8]
00  //  9 x79y31 CPE[9]
00  // 10 x79y32 CPE[0]
00  // 11 x79y32 CPE[1]
00  // 12 x79y32 CPE[2]
00  // 13 x79y32 CPE[3]
00  // 14 x79y32 CPE[4]
00  // 15 x79y32 CPE[5]
00  // 16 x79y32 CPE[6]
00  // 17 x79y32 CPE[7]
00  // 18 x79y32 CPE[8]
00  // 19 x79y32 CPE[9]
00  // 20 x80y31 CPE[0]
00  // 21 x80y31 CPE[1]
00  // 22 x80y31 CPE[2]
00  // 23 x80y31 CPE[3]
00  // 24 x80y31 CPE[4]
00  // 25 x80y31 CPE[5]
00  // 26 x80y31 CPE[6]
00  // 27 x80y31 CPE[7]
00  // 28 x80y31 CPE[8]
00  // 29 x80y31 CPE[9]
00  // 30 x80y32 CPE[0]
00  // 31 x80y32 CPE[1]
00  // 32 x80y32 CPE[2]
00  // 33 x80y32 CPE[3]
00  // 34 x80y32 CPE[4]
00  // 35 x80y32 CPE[5]
00  // 36 x80y32 CPE[6]
00  // 37 x80y32 CPE[7]
00  // 38 x80y32 CPE[8]
00  // 39 x80y32 CPE[9]
00  // 40 x79y31 INMUX plane 2,1
00  // 41 x79y31 INMUX plane 4,3
00  // 42 x79y31 INMUX plane 6,5
00  // 43 x79y31 INMUX plane 8,7
00  // 44 x79y31 INMUX plane 10,9
00  // 45 x79y31 INMUX plane 12,11
00  // 46 x79y32 INMUX plane 2,1
00  // 47 x79y32 INMUX plane 4,3
00  // 48 x79y32 INMUX plane 6,5
00  // 49 x79y32 INMUX plane 8,7
00  // 50 x79y32 INMUX plane 10,9
00  // 51 x79y32 INMUX plane 12,11
00  // 52 x80y31 INMUX plane 2,1
08  // 53 x80y31 INMUX plane 4,3
08  // 54 x80y31 INMUX plane 6,5
00  // 55 x80y31 INMUX plane 8,7
00  // 56 x80y31 INMUX plane 10,9
01  // 57 x80y31 INMUX plane 12,11
00  // 58 x80y32 INMUX plane 2,1
00  // 59 x80y32 INMUX plane 4,3
00  // 60 x80y32 INMUX plane 6,5
00  // 61 x80y32 INMUX plane 8,7
00  // 62 x80y32 INMUX plane 10,9
00  // 63 x80y32 INMUX plane 12,11
00  // 64 x79y31 SB_BIG plane 1
00  // 65 x79y31 SB_BIG plane 1
00  // 66 x79y31 SB_DRIVE plane 2,1
00  // 67 x79y31 SB_BIG plane 2
00  // 68 x79y31 SB_BIG plane 2
00  // 69 x79y31 SB_BIG plane 3
00  // 70 x79y31 SB_BIG plane 3
10  // 71 x79y31 SB_DRIVE plane 4,3
39  // 72 x79y31 SB_BIG plane 4
00  // 73 x79y31 SB_BIG plane 4
00  // 74 x79y31 SB_BIG plane 5
00  // 75 x79y31 SB_BIG plane 5
10  // 76 x79y31 SB_DRIVE plane 6,5
39  // 77 x79y31 SB_BIG plane 6
00  // 78 x79y31 SB_BIG plane 6
00  // 79 x79y31 SB_BIG plane 7
00  // 80 x79y31 SB_BIG plane 7
00  // 81 x79y31 SB_DRIVE plane 8,7
00  // 82 x79y31 SB_BIG plane 8
00  // 83 x79y31 SB_BIG plane 8
00  // 84 x79y31 SB_BIG plane 9
00  // 85 x79y31 SB_BIG plane 9
00  // 86 x79y31 SB_DRIVE plane 10,9
00  // 87 x79y31 SB_BIG plane 10
00  // 88 x79y31 SB_BIG plane 10
39  // 89 x79y31 SB_BIG plane 11
00  // 90 x79y31 SB_BIG plane 11
05  // 91 x79y31 SB_DRIVE plane 12,11
F9 // -- CRC low byte
86 // -- CRC high byte


// Config Latches on x81y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C637     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
29 // x_sel: 81
10 // y_sel: 31
74 // -- CRC low byte
18 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C63F
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x81y31 CPE[0]
00  //  1 x81y31 CPE[1]
00  //  2 x81y31 CPE[2]
00  //  3 x81y31 CPE[3]
00  //  4 x81y31 CPE[4]
00  //  5 x81y31 CPE[5]
00  //  6 x81y31 CPE[6]
00  //  7 x81y31 CPE[7]
00  //  8 x81y31 CPE[8]
00  //  9 x81y31 CPE[9]
00  // 10 x81y32 CPE[0]
00  // 11 x81y32 CPE[1]
00  // 12 x81y32 CPE[2]
00  // 13 x81y32 CPE[3]
00  // 14 x81y32 CPE[4]
00  // 15 x81y32 CPE[5]
00  // 16 x81y32 CPE[6]
00  // 17 x81y32 CPE[7]
00  // 18 x81y32 CPE[8]
00  // 19 x81y32 CPE[9]
00  // 20 x82y31 CPE[0]
00  // 21 x82y31 CPE[1]
00  // 22 x82y31 CPE[2]
00  // 23 x82y31 CPE[3]
00  // 24 x82y31 CPE[4]
00  // 25 x82y31 CPE[5]
00  // 26 x82y31 CPE[6]
00  // 27 x82y31 CPE[7]
00  // 28 x82y31 CPE[8]
00  // 29 x82y31 CPE[9]
00  // 30 x82y32 CPE[0]
00  // 31 x82y32 CPE[1]
00  // 32 x82y32 CPE[2]
00  // 33 x82y32 CPE[3]
00  // 34 x82y32 CPE[4]
00  // 35 x82y32 CPE[5]
00  // 36 x82y32 CPE[6]
00  // 37 x82y32 CPE[7]
00  // 38 x82y32 CPE[8]
00  // 39 x82y32 CPE[9]
00  // 40 x81y31 INMUX plane 2,1
08  // 41 x81y31 INMUX plane 4,3
08  // 42 x81y31 INMUX plane 6,5
00  // 43 x81y31 INMUX plane 8,7
00  // 44 x81y31 INMUX plane 10,9
01  // 45 x81y31 INMUX plane 12,11
75 // -- CRC low byte
E8 // -- CRC high byte


// Config Latches on x87y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C673     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2C // x_sel: 87
10 // y_sel: 31
CC // -- CRC low byte
66 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C67B
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x87y31 CPE[0]
00  //  1 x87y31 CPE[1]
00  //  2 x87y31 CPE[2]
00  //  3 x87y31 CPE[3]
00  //  4 x87y31 CPE[4]
00  //  5 x87y31 CPE[5]
00  //  6 x87y31 CPE[6]
00  //  7 x87y31 CPE[7]
00  //  8 x87y31 CPE[8]
00  //  9 x87y31 CPE[9]
00  // 10 x87y32 CPE[0]
00  // 11 x87y32 CPE[1]
00  // 12 x87y32 CPE[2]
00  // 13 x87y32 CPE[3]
00  // 14 x87y32 CPE[4]
00  // 15 x87y32 CPE[5]
00  // 16 x87y32 CPE[6]
00  // 17 x87y32 CPE[7]
00  // 18 x87y32 CPE[8]
00  // 19 x87y32 CPE[9]
00  // 20 x88y31 CPE[0]
00  // 21 x88y31 CPE[1]
00  // 22 x88y31 CPE[2]
00  // 23 x88y31 CPE[3]
00  // 24 x88y31 CPE[4]
00  // 25 x88y31 CPE[5]
00  // 26 x88y31 CPE[6]
00  // 27 x88y31 CPE[7]
00  // 28 x88y31 CPE[8]
00  // 29 x88y31 CPE[9]
00  // 30 x88y32 CPE[0]
00  // 31 x88y32 CPE[1]
00  // 32 x88y32 CPE[2]
00  // 33 x88y32 CPE[3]
00  // 34 x88y32 CPE[4]
00  // 35 x88y32 CPE[5]
00  // 36 x88y32 CPE[6]
00  // 37 x88y32 CPE[7]
00  // 38 x88y32 CPE[8]
00  // 39 x88y32 CPE[9]
00  // 40 x87y31 INMUX plane 2,1
00  // 41 x87y31 INMUX plane 4,3
00  // 42 x87y31 INMUX plane 6,5
00  // 43 x87y31 INMUX plane 8,7
00  // 44 x87y31 INMUX plane 10,9
00  // 45 x87y31 INMUX plane 12,11
00  // 46 x87y32 INMUX plane 2,1
00  // 47 x87y32 INMUX plane 4,3
00  // 48 x87y32 INMUX plane 6,5
00  // 49 x87y32 INMUX plane 8,7
00  // 50 x87y32 INMUX plane 10,9
00  // 51 x87y32 INMUX plane 12,11
00  // 52 x88y31 INMUX plane 2,1
00  // 53 x88y31 INMUX plane 4,3
00  // 54 x88y31 INMUX plane 6,5
00  // 55 x88y31 INMUX plane 8,7
00  // 56 x88y31 INMUX plane 10,9
01  // 57 x88y31 INMUX plane 12,11
00  // 58 x88y32 INMUX plane 2,1
00  // 59 x88y32 INMUX plane 4,3
00  // 60 x88y32 INMUX plane 6,5
00  // 61 x88y32 INMUX plane 8,7
00  // 62 x88y32 INMUX plane 10,9
00  // 63 x88y32 INMUX plane 12,11
00  // 64 x87y31 SB_BIG plane 1
00  // 65 x87y31 SB_BIG plane 1
00  // 66 x87y31 SB_DRIVE plane 2,1
00  // 67 x87y31 SB_BIG plane 2
00  // 68 x87y31 SB_BIG plane 2
00  // 69 x87y31 SB_BIG plane 3
00  // 70 x87y31 SB_BIG plane 3
00  // 71 x87y31 SB_DRIVE plane 4,3
00  // 72 x87y31 SB_BIG plane 4
00  // 73 x87y31 SB_BIG plane 4
00  // 74 x87y31 SB_BIG plane 5
00  // 75 x87y31 SB_BIG plane 5
00  // 76 x87y31 SB_DRIVE plane 6,5
00  // 77 x87y31 SB_BIG plane 6
00  // 78 x87y31 SB_BIG plane 6
00  // 79 x87y31 SB_BIG plane 7
00  // 80 x87y31 SB_BIG plane 7
00  // 81 x87y31 SB_DRIVE plane 8,7
00  // 82 x87y31 SB_BIG plane 8
00  // 83 x87y31 SB_BIG plane 8
00  // 84 x87y31 SB_BIG plane 9
00  // 85 x87y31 SB_BIG plane 9
00  // 86 x87y31 SB_DRIVE plane 10,9
00  // 87 x87y31 SB_BIG plane 10
00  // 88 x87y31 SB_BIG plane 10
31  // 89 x87y31 SB_BIG plane 11
00  // 90 x87y31 SB_BIG plane 11
00  // 91 x87y31 SB_DRIVE plane 12,11
00  // 92 x87y31 SB_BIG plane 12
00  // 93 x87y31 SB_BIG plane 12
00  // 94 x88y32 SB_SML plane 1
00  // 95 x88y32 SB_SML plane 2,1
00  // 96 x88y32 SB_SML plane 2
00  // 97 x88y32 SB_SML plane 3
00  // 98 x88y32 SB_SML plane 4,3
00  // 99 x88y32 SB_SML plane 4
00  // 100 x88y32 SB_SML plane 5
00  // 101 x88y32 SB_SML plane 6,5
00  // 102 x88y32 SB_SML plane 6
00  // 103 x88y32 SB_SML plane 7
90  // 104 x88y32 SB_SML plane 8,7
04  // 105 x88y32 SB_SML plane 8
4D // -- CRC low byte
7F // -- CRC high byte


// Config Latches on x89y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C6EB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
10 // y_sel: 31
14 // -- CRC low byte
7F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C6F3
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x89y31 CPE[0]  _a96  C_MX2b/D///    
00  //  1 x89y31 CPE[1]
00  //  2 x89y31 CPE[2]
00  //  3 x89y31 CPE[3]
00  //  4 x89y31 CPE[4]
00  //  5 x89y31 CPE[5]
00  //  6 x89y31 CPE[6]
00  //  7 x89y31 CPE[7]
00  //  8 x89y31 CPE[8]
00  //  9 x89y31 CPE[9]
00  // 10 x89y32 CPE[0]
00  // 11 x89y32 CPE[1]
00  // 12 x89y32 CPE[2]
00  // 13 x89y32 CPE[3]
00  // 14 x89y32 CPE[4]
00  // 15 x89y32 CPE[5]
00  // 16 x89y32 CPE[6]
00  // 17 x89y32 CPE[7]
00  // 18 x89y32 CPE[8]
00  // 19 x89y32 CPE[9]
00  // 20 x90y31 CPE[0]  _a601  C_MX4b////    
00  // 21 x90y31 CPE[1]
00  // 22 x90y31 CPE[2]
00  // 23 x90y31 CPE[3]
00  // 24 x90y31 CPE[4]
00  // 25 x90y31 CPE[5]
00  // 26 x90y31 CPE[6]
00  // 27 x90y31 CPE[7]
00  // 28 x90y31 CPE[8]
00  // 29 x90y31 CPE[9]
00  // 30 x90y32 CPE[0]
00  // 31 x90y32 CPE[1]
00  // 32 x90y32 CPE[2]
00  // 33 x90y32 CPE[3]
00  // 34 x90y32 CPE[4]
00  // 35 x90y32 CPE[5]
00  // 36 x90y32 CPE[6]
00  // 37 x90y32 CPE[7]
00  // 38 x90y32 CPE[8]
00  // 39 x90y32 CPE[9]
28  // 40 x89y31 INMUX plane 2,1
28  // 41 x89y31 INMUX plane 4,3
00  // 42 x89y31 INMUX plane 6,5
2D  // 43 x89y31 INMUX plane 8,7
29  // 44 x89y31 INMUX plane 10,9
2D  // 45 x89y31 INMUX plane 12,11
00  // 46 x89y32 INMUX plane 2,1
00  // 47 x89y32 INMUX plane 4,3
00  // 48 x89y32 INMUX plane 6,5
08  // 49 x89y32 INMUX plane 8,7
00  // 50 x89y32 INMUX plane 10,9
00  // 51 x89y32 INMUX plane 12,11
24  // 52 x90y31 INMUX plane 2,1
08  // 53 x90y31 INMUX plane 4,3
3F  // 54 x90y31 INMUX plane 6,5
4C  // 55 x90y31 INMUX plane 8,7
22  // 56 x90y31 INMUX plane 10,9
40  // 57 x90y31 INMUX plane 12,11
08  // 58 x90y32 INMUX plane 2,1
08  // 59 x90y32 INMUX plane 4,3
00  // 60 x90y32 INMUX plane 6,5
45  // 61 x90y32 INMUX plane 8,7
28  // 62 x90y32 INMUX plane 10,9
49  // 63 x90y32 INMUX plane 12,11
48  // 64 x90y32 SB_BIG plane 1
10  // 65 x90y32 SB_BIG plane 1
04  // 66 x90y32 SB_DRIVE plane 2,1
00  // 67 x90y32 SB_BIG plane 2
00  // 68 x90y32 SB_BIG plane 2
48  // 69 x90y32 SB_BIG plane 3
12  // 70 x90y32 SB_BIG plane 3
00  // 71 x90y32 SB_DRIVE plane 4,3
00  // 72 x90y32 SB_BIG plane 4
00  // 73 x90y32 SB_BIG plane 4
C9  // 74 x90y32 SB_BIG plane 5
24  // 75 x90y32 SB_BIG plane 5
00  // 76 x90y32 SB_DRIVE plane 6,5
00  // 77 x90y32 SB_BIG plane 6
00  // 78 x90y32 SB_BIG plane 6
48  // 79 x90y32 SB_BIG plane 7
12  // 80 x90y32 SB_BIG plane 7
00  // 81 x90y32 SB_DRIVE plane 8,7
00  // 82 x90y32 SB_BIG plane 8
00  // 83 x90y32 SB_BIG plane 8
00  // 84 x90y32 SB_BIG plane 9
00  // 85 x90y32 SB_BIG plane 9
00  // 86 x90y32 SB_DRIVE plane 10,9
00  // 87 x90y32 SB_BIG plane 10
00  // 88 x90y32 SB_BIG plane 10
00  // 89 x90y32 SB_BIG plane 11
00  // 90 x90y32 SB_BIG plane 11
00  // 91 x90y32 SB_DRIVE plane 12,11
00  // 92 x90y32 SB_BIG plane 12
00  // 93 x90y32 SB_BIG plane 12
A8  // 94 x89y31 SB_SML plane 1
02  // 95 x89y31 SB_SML plane 2,1
00  // 96 x89y31 SB_SML plane 2
A8  // 97 x89y31 SB_SML plane 3
02  // 98 x89y31 SB_SML plane 4,3
00  // 99 x89y31 SB_SML plane 4
A8  // 100 x89y31 SB_SML plane 5
02  // 101 x89y31 SB_SML plane 6,5
00  // 102 x89y31 SB_SML plane 6
A1  // 103 x89y31 SB_SML plane 7
02  // 104 x89y31 SB_SML plane 8,7
00  // 105 x89y31 SB_SML plane 8
49  // 106 x89y31 SB_SML plane 9
90  // 107 x89y31 SB_SML plane 10,9
04  // 108 x89y31 SB_SML plane 10
11  // 109 x89y31 SB_SML plane 11
21 // -- CRC low byte
FE // -- CRC high byte


// Config Latches on x91y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C767     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
10 // y_sel: 31
7C // -- CRC low byte
55 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C76F
68 // Length: 104
D3 // -- CRC low byte
D7 // -- CRC high byte
00  //  0 x91y31 CPE[0]  _a494  C_///AND/D
00  //  1 x91y31 CPE[1]
00  //  2 x91y31 CPE[2]
00  //  3 x91y31 CPE[3]
00  //  4 x91y31 CPE[4]
00  //  5 x91y31 CPE[5]
00  //  6 x91y31 CPE[6]
00  //  7 x91y31 CPE[7]
00  //  8 x91y31 CPE[8]
00  //  9 x91y31 CPE[9]
00  // 10 x91y32 CPE[0]  _a82  C_OR/DST///    
00  // 11 x91y32 CPE[1]
00  // 12 x91y32 CPE[2]
00  // 13 x91y32 CPE[3]
00  // 14 x91y32 CPE[4]
00  // 15 x91y32 CPE[5]
00  // 16 x91y32 CPE[6]
00  // 17 x91y32 CPE[7]
00  // 18 x91y32 CPE[8]
00  // 19 x91y32 CPE[9]
00  // 20 x92y31 CPE[0]
00  // 21 x92y31 CPE[1]
00  // 22 x92y31 CPE[2]
00  // 23 x92y31 CPE[3]
00  // 24 x92y31 CPE[4]
00  // 25 x92y31 CPE[5]
00  // 26 x92y31 CPE[6]
00  // 27 x92y31 CPE[7]
00  // 28 x92y31 CPE[8]
00  // 29 x92y31 CPE[9]
00  // 30 x92y32 CPE[0]
00  // 31 x92y32 CPE[1]
00  // 32 x92y32 CPE[2]
00  // 33 x92y32 CPE[3]
00  // 34 x92y32 CPE[4]
00  // 35 x92y32 CPE[5]
00  // 36 x92y32 CPE[6]
00  // 37 x92y32 CPE[7]
00  // 38 x92y32 CPE[8]
00  // 39 x92y32 CPE[9]
20  // 40 x91y31 INMUX plane 2,1
00  // 41 x91y31 INMUX plane 4,3
00  // 42 x91y31 INMUX plane 6,5
02  // 43 x91y31 INMUX plane 8,7
00  // 44 x91y31 INMUX plane 10,9
01  // 45 x91y31 INMUX plane 12,11
2C  // 46 x91y32 INMUX plane 2,1
0D  // 47 x91y32 INMUX plane 4,3
10  // 48 x91y32 INMUX plane 6,5
0D  // 49 x91y32 INMUX plane 8,7
29  // 50 x91y32 INMUX plane 10,9
04  // 51 x91y32 INMUX plane 12,11
08  // 52 x92y31 INMUX plane 2,1
00  // 53 x92y31 INMUX plane 4,3
02  // 54 x92y31 INMUX plane 6,5
02  // 55 x92y31 INMUX plane 8,7
40  // 56 x92y31 INMUX plane 10,9
01  // 57 x92y31 INMUX plane 12,11
00  // 58 x92y32 INMUX plane 2,1
00  // 59 x92y32 INMUX plane 4,3
41  // 60 x92y32 INMUX plane 6,5
00  // 61 x92y32 INMUX plane 8,7
40  // 62 x92y32 INMUX plane 10,9
00  // 63 x92y32 INMUX plane 12,11
48  // 64 x91y31 SB_BIG plane 1
12  // 65 x91y31 SB_BIG plane 1
20  // 66 x91y31 SB_DRIVE plane 2,1
02  // 67 x91y31 SB_BIG plane 2
02  // 68 x91y31 SB_BIG plane 2
00  // 69 x91y31 SB_BIG plane 3
00  // 70 x91y31 SB_BIG plane 3
00  // 71 x91y31 SB_DRIVE plane 4,3
80  // 72 x91y31 SB_BIG plane 4
00  // 73 x91y31 SB_BIG plane 4
48  // 74 x91y31 SB_BIG plane 5
12  // 75 x91y31 SB_BIG plane 5
00  // 76 x91y31 SB_DRIVE plane 6,5
48  // 77 x91y31 SB_BIG plane 6
12  // 78 x91y31 SB_BIG plane 6
50  // 79 x91y31 SB_BIG plane 7
00  // 80 x91y31 SB_BIG plane 7
00  // 81 x91y31 SB_DRIVE plane 8,7
80  // 82 x91y31 SB_BIG plane 8
00  // 83 x91y31 SB_BIG plane 8
80  // 84 x91y31 SB_BIG plane 9
01  // 85 x91y31 SB_BIG plane 9
00  // 86 x91y31 SB_DRIVE plane 10,9
00  // 87 x91y31 SB_BIG plane 10
00  // 88 x91y31 SB_BIG plane 10
31  // 89 x91y31 SB_BIG plane 11
00  // 90 x91y31 SB_BIG plane 11
00  // 91 x91y31 SB_DRIVE plane 12,11
00  // 92 x91y31 SB_BIG plane 12
00  // 93 x91y31 SB_BIG plane 12
A8  // 94 x92y32 SB_SML plane 1
82  // 95 x92y32 SB_SML plane 2,1
2A  // 96 x92y32 SB_SML plane 2
40  // 97 x92y32 SB_SML plane 3
00  // 98 x92y32 SB_SML plane 4,3
00  // 99 x92y32 SB_SML plane 4
A8  // 100 x92y32 SB_SML plane 5
82  // 101 x92y32 SB_SML plane 6,5
32  // 102 x92y32 SB_SML plane 6
40  // 103 x92y32 SB_SML plane 7
C3 // -- CRC low byte
68 // -- CRC high byte


// Config Latches on x93y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C7DD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
10 // y_sel: 31
A4 // -- CRC low byte
4C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C7E5
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x93y31 CPE[0]  _a81  C_///AND/D
00  //  1 x93y31 CPE[1]
00  //  2 x93y31 CPE[2]
00  //  3 x93y31 CPE[3]
00  //  4 x93y31 CPE[4]
00  //  5 x93y31 CPE[5]
00  //  6 x93y31 CPE[6]
00  //  7 x93y31 CPE[7]
00  //  8 x93y31 CPE[8]
00  //  9 x93y31 CPE[9]
00  // 10 x93y32 CPE[0]  _a655  C_AND////    
00  // 11 x93y32 CPE[1]
00  // 12 x93y32 CPE[2]
00  // 13 x93y32 CPE[3]
00  // 14 x93y32 CPE[4]
00  // 15 x93y32 CPE[5]
00  // 16 x93y32 CPE[6]
00  // 17 x93y32 CPE[7]
00  // 18 x93y32 CPE[8]
00  // 19 x93y32 CPE[9]
00  // 20 x94y31 CPE[0]
00  // 21 x94y31 CPE[1]
00  // 22 x94y31 CPE[2]
00  // 23 x94y31 CPE[3]
00  // 24 x94y31 CPE[4]
00  // 25 x94y31 CPE[5]
00  // 26 x94y31 CPE[6]
00  // 27 x94y31 CPE[7]
00  // 28 x94y31 CPE[8]
00  // 29 x94y31 CPE[9]
00  // 30 x94y32 CPE[0]
00  // 31 x94y32 CPE[1]
00  // 32 x94y32 CPE[2]
00  // 33 x94y32 CPE[3]
00  // 34 x94y32 CPE[4]
00  // 35 x94y32 CPE[5]
00  // 36 x94y32 CPE[6]
00  // 37 x94y32 CPE[7]
00  // 38 x94y32 CPE[8]
00  // 39 x94y32 CPE[9]
0D  // 40 x93y31 INMUX plane 2,1
07  // 41 x93y31 INMUX plane 4,3
05  // 42 x93y31 INMUX plane 6,5
01  // 43 x93y31 INMUX plane 8,7
21  // 44 x93y31 INMUX plane 10,9
00  // 45 x93y31 INMUX plane 12,11
00  // 46 x93y32 INMUX plane 2,1
05  // 47 x93y32 INMUX plane 4,3
04  // 48 x93y32 INMUX plane 6,5
06  // 49 x93y32 INMUX plane 8,7
00  // 50 x93y32 INMUX plane 10,9
00  // 51 x93y32 INMUX plane 12,11
01  // 52 x94y31 INMUX plane 2,1
00  // 53 x94y31 INMUX plane 4,3
40  // 54 x94y31 INMUX plane 6,5
00  // 55 x94y31 INMUX plane 8,7
40  // 56 x94y31 INMUX plane 10,9
01  // 57 x94y31 INMUX plane 12,11
02  // 58 x94y32 INMUX plane 2,1
00  // 59 x94y32 INMUX plane 4,3
41  // 60 x94y32 INMUX plane 6,5
00  // 61 x94y32 INMUX plane 8,7
40  // 62 x94y32 INMUX plane 10,9
00  // 63 x94y32 INMUX plane 12,11
48  // 64 x94y32 SB_BIG plane 1
12  // 65 x94y32 SB_BIG plane 1
00  // 66 x94y32 SB_DRIVE plane 2,1
48  // 67 x94y32 SB_BIG plane 2
12  // 68 x94y32 SB_BIG plane 2
00  // 69 x94y32 SB_BIG plane 3
00  // 70 x94y32 SB_BIG plane 3
00  // 71 x94y32 SB_DRIVE plane 4,3
00  // 72 x94y32 SB_BIG plane 4
00  // 73 x94y32 SB_BIG plane 4
48  // 74 x94y32 SB_BIG plane 5
02  // 75 x94y32 SB_BIG plane 5
00  // 76 x94y32 SB_DRIVE plane 6,5
48  // 77 x94y32 SB_BIG plane 6
10  // 78 x94y32 SB_BIG plane 6
00  // 79 x94y32 SB_BIG plane 7
00  // 80 x94y32 SB_BIG plane 7
00  // 81 x94y32 SB_DRIVE plane 8,7
00  // 82 x94y32 SB_BIG plane 8
00  // 83 x94y32 SB_BIG plane 8
00  // 84 x94y32 SB_BIG plane 9
00  // 85 x94y32 SB_BIG plane 9
00  // 86 x94y32 SB_DRIVE plane 10,9
00  // 87 x94y32 SB_BIG plane 10
00  // 88 x94y32 SB_BIG plane 10
00  // 89 x94y32 SB_BIG plane 11
00  // 90 x94y32 SB_BIG plane 11
00  // 91 x94y32 SB_DRIVE plane 12,11
00  // 92 x94y32 SB_BIG plane 12
00  // 93 x94y32 SB_BIG plane 12
A8  // 94 x93y31 SB_SML plane 1
82  // 95 x93y31 SB_SML plane 2,1
2A  // 96 x93y31 SB_SML plane 2
00  // 97 x93y31 SB_SML plane 3
00  // 98 x93y31 SB_SML plane 4,3
00  // 99 x93y31 SB_SML plane 4
A8  // 100 x93y31 SB_SML plane 5
83  // 101 x93y31 SB_SML plane 6,5
2A  // 102 x93y31 SB_SML plane 6
00  // 103 x93y31 SB_SML plane 7
00  // 104 x93y31 SB_SML plane 8,7
00  // 105 x93y31 SB_SML plane 8
00  // 106 x93y31 SB_SML plane 9
00  // 107 x93y31 SB_SML plane 10,9
00  // 108 x93y31 SB_SML plane 10
11  // 109 x93y31 SB_SML plane 11
A9 // -- CRC low byte
A4 // -- CRC high byte


// Config Latches on x95y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C859     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
10 // y_sel: 31
FD // -- CRC low byte
5A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C861
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x95y31 CPE[0]  _a592  C_AND/D///    
00  //  1 x95y31 CPE[1]
00  //  2 x95y31 CPE[2]
00  //  3 x95y31 CPE[3]
00  //  4 x95y31 CPE[4]
00  //  5 x95y31 CPE[5]
00  //  6 x95y31 CPE[6]
00  //  7 x95y31 CPE[7]
00  //  8 x95y31 CPE[8]
00  //  9 x95y31 CPE[9]
00  // 10 x95y32 CPE[0]
00  // 11 x95y32 CPE[1]
00  // 12 x95y32 CPE[2]
00  // 13 x95y32 CPE[3]
00  // 14 x95y32 CPE[4]
00  // 15 x95y32 CPE[5]
00  // 16 x95y32 CPE[6]
00  // 17 x95y32 CPE[7]
00  // 18 x95y32 CPE[8]
00  // 19 x95y32 CPE[9]
00  // 20 x96y31 CPE[0]
00  // 21 x96y31 CPE[1]
00  // 22 x96y31 CPE[2]
00  // 23 x96y31 CPE[3]
00  // 24 x96y31 CPE[4]
00  // 25 x96y31 CPE[5]
00  // 26 x96y31 CPE[6]
00  // 27 x96y31 CPE[7]
00  // 28 x96y31 CPE[8]
00  // 29 x96y31 CPE[9]
00  // 30 x96y32 CPE[0]  _a582  C_///AND/D
00  // 31 x96y32 CPE[1]
00  // 32 x96y32 CPE[2]
00  // 33 x96y32 CPE[3]
00  // 34 x96y32 CPE[4]
00  // 35 x96y32 CPE[5]
00  // 36 x96y32 CPE[6]
00  // 37 x96y32 CPE[7]
00  // 38 x96y32 CPE[8]
00  // 39 x96y32 CPE[9]
00  // 40 x95y31 INMUX plane 2,1
2A  // 41 x95y31 INMUX plane 4,3
00  // 42 x95y31 INMUX plane 6,5
30  // 43 x95y31 INMUX plane 8,7
11  // 44 x95y31 INMUX plane 10,9
00  // 45 x95y31 INMUX plane 12,11
00  // 46 x95y32 INMUX plane 2,1
00  // 47 x95y32 INMUX plane 4,3
00  // 48 x95y32 INMUX plane 6,5
00  // 49 x95y32 INMUX plane 8,7
00  // 50 x95y32 INMUX plane 10,9
00  // 51 x95y32 INMUX plane 12,11
10  // 52 x96y31 INMUX plane 2,1
00  // 53 x96y31 INMUX plane 4,3
00  // 54 x96y31 INMUX plane 6,5
40  // 55 x96y31 INMUX plane 8,7
02  // 56 x96y31 INMUX plane 10,9
40  // 57 x96y31 INMUX plane 12,11
00  // 58 x96y32 INMUX plane 2,1
28  // 59 x96y32 INMUX plane 4,3
00  // 60 x96y32 INMUX plane 6,5
40  // 61 x96y32 INMUX plane 8,7
29  // 62 x96y32 INMUX plane 10,9
44  // 63 x96y32 INMUX plane 12,11
48  // 64 x95y31 SB_BIG plane 1
12  // 65 x95y31 SB_BIG plane 1
40  // 66 x95y31 SB_DRIVE plane 2,1
89  // 67 x95y31 SB_BIG plane 2
01  // 68 x95y31 SB_BIG plane 2
00  // 69 x95y31 SB_BIG plane 3
00  // 70 x95y31 SB_BIG plane 3
00  // 71 x95y31 SB_DRIVE plane 4,3
71  // 72 x95y31 SB_BIG plane 4
12  // 73 x95y31 SB_BIG plane 4
48  // 74 x95y31 SB_BIG plane 5
12  // 75 x95y31 SB_BIG plane 5
00  // 76 x95y31 SB_DRIVE plane 6,5
00  // 77 x95y31 SB_BIG plane 6
00  // 78 x95y31 SB_BIG plane 6
00  // 79 x95y31 SB_BIG plane 7
00  // 80 x95y31 SB_BIG plane 7
00  // 81 x95y31 SB_DRIVE plane 8,7
41  // 82 x95y31 SB_BIG plane 8
62  // 83 x95y31 SB_BIG plane 8
89  // 84 x95y31 SB_BIG plane 9
01  // 85 x95y31 SB_BIG plane 9
00  // 86 x95y31 SB_DRIVE plane 10,9
00  // 87 x95y31 SB_BIG plane 10
00  // 88 x95y31 SB_BIG plane 10
31  // 89 x95y31 SB_BIG plane 11
00  // 90 x95y31 SB_BIG plane 11
00  // 91 x95y31 SB_DRIVE plane 12,11
00  // 92 x95y31 SB_BIG plane 12
00  // 93 x95y31 SB_BIG plane 12
28  // 94 x96y32 SB_SML plane 1
02  // 95 x96y32 SB_SML plane 2,1
00  // 96 x96y32 SB_SML plane 2
00  // 97 x96y32 SB_SML plane 3
80  // 98 x96y32 SB_SML plane 4,3
2A  // 99 x96y32 SB_SML plane 4
A8  // 100 x96y32 SB_SML plane 5
02  // 101 x96y32 SB_SML plane 6,5
00  // 102 x96y32 SB_SML plane 6
00  // 103 x96y32 SB_SML plane 7
80  // 104 x96y32 SB_SML plane 8,7
2A  // 105 x96y32 SB_SML plane 8
5F // -- CRC low byte
A2 // -- CRC high byte


// Config Latches on x97y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C8D1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
10 // y_sel: 31
25 // -- CRC low byte
43 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C8D9
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x97y31 CPE[0]  _a100  C_MX2a/D///    
00  //  1 x97y31 CPE[1]
00  //  2 x97y31 CPE[2]
00  //  3 x97y31 CPE[3]
00  //  4 x97y31 CPE[4]
00  //  5 x97y31 CPE[5]
00  //  6 x97y31 CPE[6]
00  //  7 x97y31 CPE[7]
00  //  8 x97y31 CPE[8]
00  //  9 x97y31 CPE[9]
00  // 10 x97y32 CPE[0]  _a73  C_AND/D///    _a69  C_///AND/D
00  // 11 x97y32 CPE[1]
00  // 12 x97y32 CPE[2]
00  // 13 x97y32 CPE[3]
00  // 14 x97y32 CPE[4]
00  // 15 x97y32 CPE[5]
00  // 16 x97y32 CPE[6]
00  // 17 x97y32 CPE[7]
00  // 18 x97y32 CPE[8]
00  // 19 x97y32 CPE[9]
00  // 20 x98y31 CPE[0]
00  // 21 x98y31 CPE[1]
00  // 22 x98y31 CPE[2]
00  // 23 x98y31 CPE[3]
00  // 24 x98y31 CPE[4]
00  // 25 x98y31 CPE[5]
00  // 26 x98y31 CPE[6]
00  // 27 x98y31 CPE[7]
00  // 28 x98y31 CPE[8]
00  // 29 x98y31 CPE[9]
00  // 30 x98y32 CPE[0]
00  // 31 x98y32 CPE[1]
00  // 32 x98y32 CPE[2]
00  // 33 x98y32 CPE[3]
00  // 34 x98y32 CPE[4]
00  // 35 x98y32 CPE[5]
00  // 36 x98y32 CPE[6]
00  // 37 x98y32 CPE[7]
00  // 38 x98y32 CPE[8]
00  // 39 x98y32 CPE[9]
15  // 40 x97y31 INMUX plane 2,1
08  // 41 x97y31 INMUX plane 4,3
2D  // 42 x97y31 INMUX plane 6,5
09  // 43 x97y31 INMUX plane 8,7
30  // 44 x97y31 INMUX plane 10,9
20  // 45 x97y31 INMUX plane 12,11
00  // 46 x97y32 INMUX plane 2,1
25  // 47 x97y32 INMUX plane 4,3
00  // 48 x97y32 INMUX plane 6,5
27  // 49 x97y32 INMUX plane 8,7
29  // 50 x97y32 INMUX plane 10,9
04  // 51 x97y32 INMUX plane 12,11
28  // 52 x98y31 INMUX plane 2,1
00  // 53 x98y31 INMUX plane 4,3
00  // 54 x98y31 INMUX plane 6,5
80  // 55 x98y31 INMUX plane 8,7
01  // 56 x98y31 INMUX plane 10,9
80  // 57 x98y31 INMUX plane 12,11
02  // 58 x98y32 INMUX plane 2,1
00  // 59 x98y32 INMUX plane 4,3
09  // 60 x98y32 INMUX plane 6,5
80  // 61 x98y32 INMUX plane 8,7
00  // 62 x98y32 INMUX plane 10,9
80  // 63 x98y32 INMUX plane 12,11
48  // 64 x98y32 SB_BIG plane 1
12  // 65 x98y32 SB_BIG plane 1
00  // 66 x98y32 SB_DRIVE plane 2,1
93  // 67 x98y32 SB_BIG plane 2
04  // 68 x98y32 SB_BIG plane 2
01  // 69 x98y32 SB_BIG plane 3
01  // 70 x98y32 SB_BIG plane 3
00  // 71 x98y32 SB_DRIVE plane 4,3
00  // 72 x98y32 SB_BIG plane 4
00  // 73 x98y32 SB_BIG plane 4
48  // 74 x98y32 SB_BIG plane 5
12  // 75 x98y32 SB_BIG plane 5
00  // 76 x98y32 SB_DRIVE plane 6,5
48  // 77 x98y32 SB_BIG plane 6
02  // 78 x98y32 SB_BIG plane 6
89  // 79 x98y32 SB_BIG plane 7
00  // 80 x98y32 SB_BIG plane 7
00  // 81 x98y32 SB_DRIVE plane 8,7
00  // 82 x98y32 SB_BIG plane 8
00  // 83 x98y32 SB_BIG plane 8
89  // 84 x98y32 SB_BIG plane 9
01  // 85 x98y32 SB_BIG plane 9
00  // 86 x98y32 SB_DRIVE plane 10,9
00  // 87 x98y32 SB_BIG plane 10
00  // 88 x98y32 SB_BIG plane 10
00  // 89 x98y32 SB_BIG plane 11
00  // 90 x98y32 SB_BIG plane 11
00  // 91 x98y32 SB_DRIVE plane 12,11
00  // 92 x98y32 SB_BIG plane 12
00  // 93 x98y32 SB_BIG plane 12
A8  // 94 x97y31 SB_SML plane 1
C2  // 95 x97y31 SB_SML plane 2,1
4D  // 96 x97y31 SB_SML plane 2
84  // 97 x97y31 SB_SML plane 3
00  // 98 x97y31 SB_SML plane 4,3
00  // 99 x97y31 SB_SML plane 4
28  // 100 x97y31 SB_SML plane 5
82  // 101 x97y31 SB_SML plane 6,5
2A  // 102 x97y31 SB_SML plane 6
00  // 103 x97y31 SB_SML plane 7
00  // 104 x97y31 SB_SML plane 8,7
00  // 105 x97y31 SB_SML plane 8
2E  // 106 x97y31 SB_SML plane 9
60  // 107 x97y31 SB_SML plane 10,9
08  // 108 x97y31 SB_SML plane 10
11  // 109 x97y31 SB_SML plane 11
C8 // -- CRC low byte
22 // -- CRC high byte


// Config Latches on x99y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C94D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
10 // y_sel: 31
4D // -- CRC low byte
69 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C955
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x99y31 CPE[0]  _a80  C_AND/D///    
00  //  1 x99y31 CPE[1]
00  //  2 x99y31 CPE[2]
00  //  3 x99y31 CPE[3]
00  //  4 x99y31 CPE[4]
00  //  5 x99y31 CPE[5]
00  //  6 x99y31 CPE[6]
00  //  7 x99y31 CPE[7]
00  //  8 x99y31 CPE[8]
00  //  9 x99y31 CPE[9]
00  // 10 x99y32 CPE[0]  _a72  C_AND/D///    
00  // 11 x99y32 CPE[1]
00  // 12 x99y32 CPE[2]
00  // 13 x99y32 CPE[3]
00  // 14 x99y32 CPE[4]
00  // 15 x99y32 CPE[5]
00  // 16 x99y32 CPE[6]
00  // 17 x99y32 CPE[7]
00  // 18 x99y32 CPE[8]
00  // 19 x99y32 CPE[9]
00  // 20 x100y31 CPE[0]  _a583  C_AND/D///    _a586  C_///AND/D
00  // 21 x100y31 CPE[1]
00  // 22 x100y31 CPE[2]
00  // 23 x100y31 CPE[3]
00  // 24 x100y31 CPE[4]
00  // 25 x100y31 CPE[5]
00  // 26 x100y31 CPE[6]
00  // 27 x100y31 CPE[7]
00  // 28 x100y31 CPE[8]
00  // 29 x100y31 CPE[9]
00  // 30 x100y32 CPE[0]
00  // 31 x100y32 CPE[1]
00  // 32 x100y32 CPE[2]
00  // 33 x100y32 CPE[3]
00  // 34 x100y32 CPE[4]
00  // 35 x100y32 CPE[5]
00  // 36 x100y32 CPE[6]
00  // 37 x100y32 CPE[7]
00  // 38 x100y32 CPE[8]
00  // 39 x100y32 CPE[9]
00  // 40 x99y31 INMUX plane 2,1
00  // 41 x99y31 INMUX plane 4,3
02  // 42 x99y31 INMUX plane 6,5
1D  // 43 x99y31 INMUX plane 8,7
20  // 44 x99y31 INMUX plane 10,9
01  // 45 x99y31 INMUX plane 12,11
08  // 46 x99y32 INMUX plane 2,1
00  // 47 x99y32 INMUX plane 4,3
00  // 48 x99y32 INMUX plane 6,5
19  // 49 x99y32 INMUX plane 8,7
30  // 50 x99y32 INMUX plane 10,9
28  // 51 x99y32 INMUX plane 12,11
00  // 52 x100y31 INMUX plane 2,1
28  // 53 x100y31 INMUX plane 4,3
08  // 54 x100y31 INMUX plane 6,5
F0  // 55 x100y31 INMUX plane 8,7
09  // 56 x100y31 INMUX plane 10,9
C0  // 57 x100y31 INMUX plane 12,11
00  // 58 x100y32 INMUX plane 2,1
00  // 59 x100y32 INMUX plane 4,3
00  // 60 x100y32 INMUX plane 6,5
C0  // 61 x100y32 INMUX plane 8,7
02  // 62 x100y32 INMUX plane 10,9
C0  // 63 x100y32 INMUX plane 12,11
48  // 64 x99y31 SB_BIG plane 1
12  // 65 x99y31 SB_BIG plane 1
00  // 66 x99y31 SB_DRIVE plane 2,1
9B  // 67 x99y31 SB_BIG plane 2
11  // 68 x99y31 SB_BIG plane 2
08  // 69 x99y31 SB_BIG plane 3
12  // 70 x99y31 SB_BIG plane 3
00  // 71 x99y31 SB_DRIVE plane 4,3
39  // 72 x99y31 SB_BIG plane 4
00  // 73 x99y31 SB_BIG plane 4
48  // 74 x99y31 SB_BIG plane 5
12  // 75 x99y31 SB_BIG plane 5
00  // 76 x99y31 SB_DRIVE plane 6,5
79  // 77 x99y31 SB_BIG plane 6
12  // 78 x99y31 SB_BIG plane 6
08  // 79 x99y31 SB_BIG plane 7
12  // 80 x99y31 SB_BIG plane 7
00  // 81 x99y31 SB_DRIVE plane 8,7
00  // 82 x99y31 SB_BIG plane 8
00  // 83 x99y31 SB_BIG plane 8
00  // 84 x99y31 SB_BIG plane 9
00  // 85 x99y31 SB_BIG plane 9
00  // 86 x99y31 SB_DRIVE plane 10,9
00  // 87 x99y31 SB_BIG plane 10
00  // 88 x99y31 SB_BIG plane 10
39  // 89 x99y31 SB_BIG plane 11
00  // 90 x99y31 SB_BIG plane 11
00  // 91 x99y31 SB_DRIVE plane 12,11
00  // 92 x99y31 SB_BIG plane 12
00  // 93 x99y31 SB_BIG plane 12
28  // 94 x100y32 SB_SML plane 1
82  // 95 x100y32 SB_SML plane 2,1
2A  // 96 x100y32 SB_SML plane 2
A8  // 97 x100y32 SB_SML plane 3
02  // 98 x100y32 SB_SML plane 4,3
00  // 99 x100y32 SB_SML plane 4
A8  // 100 x100y32 SB_SML plane 5
82  // 101 x100y32 SB_SML plane 6,5
2A  // 102 x100y32 SB_SML plane 6
A8  // 103 x100y32 SB_SML plane 7
02  // 104 x100y32 SB_SML plane 8,7
18 // -- CRC low byte
C9 // -- CRC high byte


// Config Latches on x101y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C9C4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
10 // y_sel: 31
95 // -- CRC low byte
70 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C9CC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x101y31 CPE[0]  _a268  C_ORAND////    _a595  C_///AND/D
00  //  1 x101y31 CPE[1]
00  //  2 x101y31 CPE[2]
00  //  3 x101y31 CPE[3]
00  //  4 x101y31 CPE[4]
00  //  5 x101y31 CPE[5]
00  //  6 x101y31 CPE[6]
00  //  7 x101y31 CPE[7]
00  //  8 x101y31 CPE[8]
00  //  9 x101y31 CPE[9]
00  // 10 x101y32 CPE[0]  _a70  C_///AND/D
00  // 11 x101y32 CPE[1]
00  // 12 x101y32 CPE[2]
00  // 13 x101y32 CPE[3]
00  // 14 x101y32 CPE[4]
00  // 15 x101y32 CPE[5]
00  // 16 x101y32 CPE[6]
00  // 17 x101y32 CPE[7]
00  // 18 x101y32 CPE[8]
00  // 19 x101y32 CPE[9]
00  // 20 x102y31 CPE[0]
00  // 21 x102y31 CPE[1]
00  // 22 x102y31 CPE[2]
00  // 23 x102y31 CPE[3]
00  // 24 x102y31 CPE[4]
00  // 25 x102y31 CPE[5]
00  // 26 x102y31 CPE[6]
00  // 27 x102y31 CPE[7]
00  // 28 x102y31 CPE[8]
00  // 29 x102y31 CPE[9]
00  // 30 x102y32 CPE[0]
00  // 31 x102y32 CPE[1]
00  // 32 x102y32 CPE[2]
00  // 33 x102y32 CPE[3]
00  // 34 x102y32 CPE[4]
00  // 35 x102y32 CPE[5]
00  // 36 x102y32 CPE[6]
00  // 37 x102y32 CPE[7]
00  // 38 x102y32 CPE[8]
00  // 39 x102y32 CPE[9]
28  // 40 x101y31 INMUX plane 2,1
08  // 41 x101y31 INMUX plane 4,3
2C  // 42 x101y31 INMUX plane 6,5
07  // 43 x101y31 INMUX plane 8,7
21  // 44 x101y31 INMUX plane 10,9
00  // 45 x101y31 INMUX plane 12,11
08  // 46 x101y32 INMUX plane 2,1
2F  // 47 x101y32 INMUX plane 4,3
00  // 48 x101y32 INMUX plane 6,5
00  // 49 x101y32 INMUX plane 8,7
31  // 50 x101y32 INMUX plane 10,9
0C  // 51 x101y32 INMUX plane 12,11
00  // 52 x102y31 INMUX plane 2,1
08  // 53 x102y31 INMUX plane 4,3
85  // 54 x102y31 INMUX plane 6,5
00  // 55 x102y31 INMUX plane 8,7
88  // 56 x102y31 INMUX plane 10,9
40  // 57 x102y31 INMUX plane 12,11
28  // 58 x102y32 INMUX plane 2,1
00  // 59 x102y32 INMUX plane 4,3
88  // 60 x102y32 INMUX plane 6,5
40  // 61 x102y32 INMUX plane 8,7
80  // 62 x102y32 INMUX plane 10,9
40  // 63 x102y32 INMUX plane 12,11
C8  // 64 x102y32 SB_BIG plane 1
12  // 65 x102y32 SB_BIG plane 1
00  // 66 x102y32 SB_DRIVE plane 2,1
48  // 67 x102y32 SB_BIG plane 2
12  // 68 x102y32 SB_BIG plane 2
00  // 69 x102y32 SB_BIG plane 3
00  // 70 x102y32 SB_BIG plane 3
00  // 71 x102y32 SB_DRIVE plane 4,3
00  // 72 x102y32 SB_BIG plane 4
00  // 73 x102y32 SB_BIG plane 4
13  // 74 x102y32 SB_BIG plane 5
05  // 75 x102y32 SB_BIG plane 5
00  // 76 x102y32 SB_DRIVE plane 6,5
48  // 77 x102y32 SB_BIG plane 6
12  // 78 x102y32 SB_BIG plane 6
00  // 79 x102y32 SB_BIG plane 7
00  // 80 x102y32 SB_BIG plane 7
00  // 81 x102y32 SB_DRIVE plane 8,7
00  // 82 x102y32 SB_BIG plane 8
00  // 83 x102y32 SB_BIG plane 8
00  // 84 x102y32 SB_BIG plane 9
00  // 85 x102y32 SB_BIG plane 9
00  // 86 x102y32 SB_DRIVE plane 10,9
00  // 87 x102y32 SB_BIG plane 10
00  // 88 x102y32 SB_BIG plane 10
00  // 89 x102y32 SB_BIG plane 11
00  // 90 x102y32 SB_BIG plane 11
00  // 91 x102y32 SB_DRIVE plane 12,11
00  // 92 x102y32 SB_BIG plane 12
00  // 93 x102y32 SB_BIG plane 12
A8  // 94 x101y31 SB_SML plane 1
82  // 95 x101y31 SB_SML plane 2,1
2C  // 96 x101y31 SB_SML plane 2
00  // 97 x101y31 SB_SML plane 3
00  // 98 x101y31 SB_SML plane 4,3
21  // 99 x101y31 SB_SML plane 4
D4  // 100 x101y31 SB_SML plane 5
34  // 101 x101y31 SB_SML plane 6,5
15  // 102 x101y31 SB_SML plane 6
00  // 103 x101y31 SB_SML plane 7
00  // 104 x101y31 SB_SML plane 8,7
00  // 105 x101y31 SB_SML plane 8
40  // 106 x101y31 SB_SML plane 9
10  // 107 x101y31 SB_SML plane 10,9
00  // 108 x101y31 SB_SML plane 10
00  // 109 x101y31 SB_SML plane 11
00  // 110 x101y31 SB_SML plane 12,11
04  // 111 x101y31 SB_SML plane 12
2C // -- CRC low byte
D1 // -- CRC high byte


// Config Latches on x103y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CA42     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
10 // y_sel: 31
9D // -- CRC low byte
3D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CA4A
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x103y31 CPE[0]
00  //  1 x103y31 CPE[1]
00  //  2 x103y31 CPE[2]
00  //  3 x103y31 CPE[3]
00  //  4 x103y31 CPE[4]
00  //  5 x103y31 CPE[5]
00  //  6 x103y31 CPE[6]
00  //  7 x103y31 CPE[7]
00  //  8 x103y31 CPE[8]
00  //  9 x103y31 CPE[9]
00  // 10 x103y32 CPE[0]
00  // 11 x103y32 CPE[1]
00  // 12 x103y32 CPE[2]
00  // 13 x103y32 CPE[3]
00  // 14 x103y32 CPE[4]
00  // 15 x103y32 CPE[5]
00  // 16 x103y32 CPE[6]
00  // 17 x103y32 CPE[7]
00  // 18 x103y32 CPE[8]
00  // 19 x103y32 CPE[9]
00  // 20 x104y31 CPE[0]  net1 = net2: _a64  C_AND/D//AND/D
00  // 21 x104y31 CPE[1]
00  // 22 x104y31 CPE[2]
00  // 23 x104y31 CPE[3]
00  // 24 x104y31 CPE[4]
00  // 25 x104y31 CPE[5]
00  // 26 x104y31 CPE[6]
00  // 27 x104y31 CPE[7]
00  // 28 x104y31 CPE[8]
00  // 29 x104y31 CPE[9]
00  // 30 x104y32 CPE[0]
00  // 31 x104y32 CPE[1]
00  // 32 x104y32 CPE[2]
00  // 33 x104y32 CPE[3]
00  // 34 x104y32 CPE[4]
00  // 35 x104y32 CPE[5]
00  // 36 x104y32 CPE[6]
00  // 37 x104y32 CPE[7]
00  // 38 x104y32 CPE[8]
00  // 39 x104y32 CPE[9]
00  // 40 x103y31 INMUX plane 2,1
08  // 41 x103y31 INMUX plane 4,3
08  // 42 x103y31 INMUX plane 6,5
00  // 43 x103y31 INMUX plane 8,7
08  // 44 x103y31 INMUX plane 10,9
00  // 45 x103y31 INMUX plane 12,11
00  // 46 x103y32 INMUX plane 2,1
00  // 47 x103y32 INMUX plane 4,3
01  // 48 x103y32 INMUX plane 6,5
00  // 49 x103y32 INMUX plane 8,7
00  // 50 x103y32 INMUX plane 10,9
00  // 51 x103y32 INMUX plane 12,11
01  // 52 x104y31 INMUX plane 2,1
20  // 53 x104y31 INMUX plane 4,3
01  // 54 x104y31 INMUX plane 6,5
30  // 55 x104y31 INMUX plane 8,7
01  // 56 x104y31 INMUX plane 10,9
00  // 57 x104y31 INMUX plane 12,11
00  // 58 x104y32 INMUX plane 2,1
00  // 59 x104y32 INMUX plane 4,3
00  // 60 x104y32 INMUX plane 6,5
00  // 61 x104y32 INMUX plane 8,7
80  // 62 x104y32 INMUX plane 10,9
00  // 63 x104y32 INMUX plane 12,11
00  // 64 x103y31 SB_BIG plane 1
00  // 65 x103y31 SB_BIG plane 1
00  // 66 x103y31 SB_DRIVE plane 2,1
80  // 67 x103y31 SB_BIG plane 2
01  // 68 x103y31 SB_BIG plane 2
84  // 69 x103y31 SB_BIG plane 3
14  // 70 x103y31 SB_BIG plane 3
00  // 71 x103y31 SB_DRIVE plane 4,3
00  // 72 x103y31 SB_BIG plane 4
00  // 73 x103y31 SB_BIG plane 4
C0  // 74 x103y31 SB_BIG plane 5
00  // 75 x103y31 SB_BIG plane 5
00  // 76 x103y31 SB_DRIVE plane 6,5
00  // 77 x103y31 SB_BIG plane 6
00  // 78 x103y31 SB_BIG plane 6
48  // 79 x103y31 SB_BIG plane 7
12  // 80 x103y31 SB_BIG plane 7
00  // 81 x103y31 SB_DRIVE plane 8,7
00  // 82 x103y31 SB_BIG plane 8
00  // 83 x103y31 SB_BIG plane 8
00  // 84 x103y31 SB_BIG plane 9
00  // 85 x103y31 SB_BIG plane 9
00  // 86 x103y31 SB_DRIVE plane 10,9
11  // 87 x103y31 SB_BIG plane 10
00  // 88 x103y31 SB_BIG plane 10
00  // 89 x103y31 SB_BIG plane 11
00  // 90 x103y31 SB_BIG plane 11
00  // 91 x103y31 SB_DRIVE plane 12,11
00  // 92 x103y31 SB_BIG plane 12
00  // 93 x103y31 SB_BIG plane 12
00  // 94 x104y32 SB_SML plane 1
00  // 95 x104y32 SB_SML plane 2,1
00  // 96 x104y32 SB_SML plane 2
52  // 97 x104y32 SB_SML plane 3
04  // 98 x104y32 SB_SML plane 4,3
00  // 99 x104y32 SB_SML plane 4
00  // 100 x104y32 SB_SML plane 5
20  // 101 x104y32 SB_SML plane 6,5
30  // 102 x104y32 SB_SML plane 6
A8  // 103 x104y32 SB_SML plane 7
02  // 104 x104y32 SB_SML plane 8,7
2C // -- CRC low byte
70 // -- CRC high byte


// Config Latches on x105y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CAB9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
10 // y_sel: 31
45 // -- CRC low byte
24 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CAC1
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x105y31 CPE[0]  net1 = net2: _a465  C_AND/D//AND/D
00  //  1 x105y31 CPE[1]
00  //  2 x105y31 CPE[2]
00  //  3 x105y31 CPE[3]
00  //  4 x105y31 CPE[4]
00  //  5 x105y31 CPE[5]
00  //  6 x105y31 CPE[6]
00  //  7 x105y31 CPE[7]
00  //  8 x105y31 CPE[8]
00  //  9 x105y31 CPE[9]
00  // 10 x105y32 CPE[0]  _a65  C_AND/D///    
00  // 11 x105y32 CPE[1]
00  // 12 x105y32 CPE[2]
00  // 13 x105y32 CPE[3]
00  // 14 x105y32 CPE[4]
00  // 15 x105y32 CPE[5]
00  // 16 x105y32 CPE[6]
00  // 17 x105y32 CPE[7]
00  // 18 x105y32 CPE[8]
00  // 19 x105y32 CPE[9]
00  // 20 x106y31 CPE[0]  _a757  C_OR////    
00  // 21 x106y31 CPE[1]
00  // 22 x106y31 CPE[2]
00  // 23 x106y31 CPE[3]
00  // 24 x106y31 CPE[4]
00  // 25 x106y31 CPE[5]
00  // 26 x106y31 CPE[6]
00  // 27 x106y31 CPE[7]
00  // 28 x106y31 CPE[8]
00  // 29 x106y31 CPE[9]
00  // 30 x106y32 CPE[0]
00  // 31 x106y32 CPE[1]
00  // 32 x106y32 CPE[2]
00  // 33 x106y32 CPE[3]
00  // 34 x106y32 CPE[4]
00  // 35 x106y32 CPE[5]
00  // 36 x106y32 CPE[6]
00  // 37 x106y32 CPE[7]
00  // 38 x106y32 CPE[8]
00  // 39 x106y32 CPE[9]
04  // 40 x105y31 INMUX plane 2,1
00  // 41 x105y31 INMUX plane 4,3
00  // 42 x105y31 INMUX plane 6,5
01  // 43 x105y31 INMUX plane 8,7
29  // 44 x105y31 INMUX plane 10,9
00  // 45 x105y31 INMUX plane 12,11
04  // 46 x105y32 INMUX plane 2,1
20  // 47 x105y32 INMUX plane 4,3
06  // 48 x105y32 INMUX plane 6,5
30  // 49 x105y32 INMUX plane 8,7
21  // 50 x105y32 INMUX plane 10,9
00  // 51 x105y32 INMUX plane 12,11
02  // 52 x106y31 INMUX plane 2,1
2C  // 53 x106y31 INMUX plane 4,3
68  // 54 x106y31 INMUX plane 6,5
68  // 55 x106y31 INMUX plane 8,7
40  // 56 x106y31 INMUX plane 10,9
C0  // 57 x106y31 INMUX plane 12,11
00  // 58 x106y32 INMUX plane 2,1
00  // 59 x106y32 INMUX plane 4,3
00  // 60 x106y32 INMUX plane 6,5
C0  // 61 x106y32 INMUX plane 8,7
68  // 62 x106y32 INMUX plane 10,9
C0  // 63 x106y32 INMUX plane 12,11
48  // 64 x106y32 SB_BIG plane 1
12  // 65 x106y32 SB_BIG plane 1
00  // 66 x106y32 SB_DRIVE plane 2,1
48  // 67 x106y32 SB_BIG plane 2
12  // 68 x106y32 SB_BIG plane 2
48  // 69 x106y32 SB_BIG plane 3
02  // 70 x106y32 SB_BIG plane 3
00  // 71 x106y32 SB_DRIVE plane 4,3
00  // 72 x106y32 SB_BIG plane 4
00  // 73 x106y32 SB_BIG plane 4
48  // 74 x106y32 SB_BIG plane 5
02  // 75 x106y32 SB_BIG plane 5
00  // 76 x106y32 SB_DRIVE plane 6,5
48  // 77 x106y32 SB_BIG plane 6
10  // 78 x106y32 SB_BIG plane 6
48  // 79 x106y32 SB_BIG plane 7
12  // 80 x106y32 SB_BIG plane 7
00  // 81 x106y32 SB_DRIVE plane 8,7
00  // 82 x106y32 SB_BIG plane 8
00  // 83 x106y32 SB_BIG plane 8
00  // 84 x106y32 SB_BIG plane 9
00  // 85 x106y32 SB_BIG plane 9
00  // 86 x106y32 SB_DRIVE plane 10,9
00  // 87 x106y32 SB_BIG plane 10
00  // 88 x106y32 SB_BIG plane 10
00  // 89 x106y32 SB_BIG plane 11
00  // 90 x106y32 SB_BIG plane 11
00  // 91 x106y32 SB_DRIVE plane 12,11
00  // 92 x106y32 SB_BIG plane 12
00  // 93 x106y32 SB_BIG plane 12
A8  // 94 x105y31 SB_SML plane 1
82  // 95 x105y31 SB_SML plane 2,1
2A  // 96 x105y31 SB_SML plane 2
A8  // 97 x105y31 SB_SML plane 3
02  // 98 x105y31 SB_SML plane 4,3
00  // 99 x105y31 SB_SML plane 4
A8  // 100 x105y31 SB_SML plane 5
82  // 101 x105y31 SB_SML plane 6,5
2A  // 102 x105y31 SB_SML plane 6
A8  // 103 x105y31 SB_SML plane 7
02  // 104 x105y31 SB_SML plane 8,7
00  // 105 x105y31 SB_SML plane 8
40  // 106 x105y31 SB_SML plane 9
30  // 107 x105y31 SB_SML plane 10,9
18 // -- CRC low byte
16 // -- CRC high byte


// Config Latches on x107y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CB33     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
10 // y_sel: 31
2D // -- CRC low byte
0E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CB3B
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x107y31 CPE[0]  _a569  C_AND/D///    _a579  C_///AND/D
00  //  1 x107y31 CPE[1]
00  //  2 x107y31 CPE[2]
00  //  3 x107y31 CPE[3]
00  //  4 x107y31 CPE[4]
00  //  5 x107y31 CPE[5]
00  //  6 x107y31 CPE[6]
00  //  7 x107y31 CPE[7]
00  //  8 x107y31 CPE[8]
00  //  9 x107y31 CPE[9]
00  // 10 x107y32 CPE[0]
00  // 11 x107y32 CPE[1]
00  // 12 x107y32 CPE[2]
00  // 13 x107y32 CPE[3]
00  // 14 x107y32 CPE[4]
00  // 15 x107y32 CPE[5]
00  // 16 x107y32 CPE[6]
00  // 17 x107y32 CPE[7]
00  // 18 x107y32 CPE[8]
00  // 19 x107y32 CPE[9]
00  // 20 x108y31 CPE[0]
00  // 21 x108y31 CPE[1]
00  // 22 x108y31 CPE[2]
00  // 23 x108y31 CPE[3]
00  // 24 x108y31 CPE[4]
00  // 25 x108y31 CPE[5]
00  // 26 x108y31 CPE[6]
00  // 27 x108y31 CPE[7]
00  // 28 x108y31 CPE[8]
00  // 29 x108y31 CPE[9]
00  // 30 x108y32 CPE[0]  _a758  C_AND////    
00  // 31 x108y32 CPE[1]
00  // 32 x108y32 CPE[2]
00  // 33 x108y32 CPE[3]
00  // 34 x108y32 CPE[4]
00  // 35 x108y32 CPE[5]
00  // 36 x108y32 CPE[6]
00  // 37 x108y32 CPE[7]
00  // 38 x108y32 CPE[8]
00  // 39 x108y32 CPE[9]
00  // 40 x107y31 INMUX plane 2,1
21  // 41 x107y31 INMUX plane 4,3
00  // 42 x107y31 INMUX plane 6,5
06  // 43 x107y31 INMUX plane 8,7
29  // 44 x107y31 INMUX plane 10,9
01  // 45 x107y31 INMUX plane 12,11
00  // 46 x107y32 INMUX plane 2,1
08  // 47 x107y32 INMUX plane 4,3
08  // 48 x107y32 INMUX plane 6,5
10  // 49 x107y32 INMUX plane 8,7
00  // 50 x107y32 INMUX plane 10,9
00  // 51 x107y32 INMUX plane 12,11
02  // 52 x108y31 INMUX plane 2,1
08  // 53 x108y31 INMUX plane 4,3
40  // 54 x108y31 INMUX plane 6,5
41  // 55 x108y31 INMUX plane 8,7
60  // 56 x108y31 INMUX plane 10,9
44  // 57 x108y31 INMUX plane 12,11
29  // 58 x108y32 INMUX plane 2,1
3D  // 59 x108y32 INMUX plane 4,3
69  // 60 x108y32 INMUX plane 6,5
6F  // 61 x108y32 INMUX plane 8,7
48  // 62 x108y32 INMUX plane 10,9
49  // 63 x108y32 INMUX plane 12,11
41  // 64 x107y31 SB_BIG plane 1
10  // 65 x107y31 SB_BIG plane 1
00  // 66 x107y31 SB_DRIVE plane 2,1
00  // 67 x107y31 SB_BIG plane 2
00  // 68 x107y31 SB_BIG plane 2
00  // 69 x107y31 SB_BIG plane 3
00  // 70 x107y31 SB_BIG plane 3
00  // 71 x107y31 SB_DRIVE plane 4,3
C8  // 72 x107y31 SB_BIG plane 4
12  // 73 x107y31 SB_BIG plane 4
48  // 74 x107y31 SB_BIG plane 5
02  // 75 x107y31 SB_BIG plane 5
00  // 76 x107y31 SB_DRIVE plane 6,5
80  // 77 x107y31 SB_BIG plane 6
00  // 78 x107y31 SB_BIG plane 6
00  // 79 x107y31 SB_BIG plane 7
00  // 80 x107y31 SB_BIG plane 7
00  // 81 x107y31 SB_DRIVE plane 8,7
48  // 82 x107y31 SB_BIG plane 8
12  // 83 x107y31 SB_BIG plane 8
00  // 84 x107y31 SB_BIG plane 9
00  // 85 x107y31 SB_BIG plane 9
00  // 86 x107y31 SB_DRIVE plane 10,9
00  // 87 x107y31 SB_BIG plane 10
01  // 88 x107y31 SB_BIG plane 10
00  // 89 x107y31 SB_BIG plane 11
00  // 90 x107y31 SB_BIG plane 11
00  // 91 x107y31 SB_DRIVE plane 12,11
00  // 92 x107y31 SB_BIG plane 12
00  // 93 x107y31 SB_BIG plane 12
A8  // 94 x108y32 SB_SML plane 1
00  // 95 x108y32 SB_SML plane 2,1
00  // 96 x108y32 SB_SML plane 2
00  // 97 x108y32 SB_SML plane 3
80  // 98 x108y32 SB_SML plane 4,3
2A  // 99 x108y32 SB_SML plane 4
A8  // 100 x108y32 SB_SML plane 5
02  // 101 x108y32 SB_SML plane 6,5
00  // 102 x108y32 SB_SML plane 6
00  // 103 x108y32 SB_SML plane 7
80  // 104 x108y32 SB_SML plane 8,7
22  // 105 x108y32 SB_SML plane 8
49 // -- CRC low byte
F8 // -- CRC high byte


// Config Latches on x109y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CBAB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
10 // y_sel: 31
F5 // -- CRC low byte
17 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CBB3
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x109y31 CPE[0]
00  //  1 x109y31 CPE[1]
00  //  2 x109y31 CPE[2]
00  //  3 x109y31 CPE[3]
00  //  4 x109y31 CPE[4]
00  //  5 x109y31 CPE[5]
00  //  6 x109y31 CPE[6]
00  //  7 x109y31 CPE[7]
00  //  8 x109y31 CPE[8]
00  //  9 x109y31 CPE[9]
00  // 10 x109y32 CPE[0]  net1 = net2: _a577  C_AND/D//AND/D
00  // 11 x109y32 CPE[1]
00  // 12 x109y32 CPE[2]
00  // 13 x109y32 CPE[3]
00  // 14 x109y32 CPE[4]
00  // 15 x109y32 CPE[5]
00  // 16 x109y32 CPE[6]
00  // 17 x109y32 CPE[7]
00  // 18 x109y32 CPE[8]
00  // 19 x109y32 CPE[9]
00  // 20 x110y31 CPE[0]  _a845  C_////Bridge
00  // 21 x110y31 CPE[1]
00  // 22 x110y31 CPE[2]
00  // 23 x110y31 CPE[3]
00  // 24 x110y31 CPE[4]
00  // 25 x110y31 CPE[5]
00  // 26 x110y31 CPE[6]
00  // 27 x110y31 CPE[7]
00  // 28 x110y31 CPE[8]
00  // 29 x110y31 CPE[9]
00  // 30 x110y32 CPE[0]  _a846  C_////Bridge
00  // 31 x110y32 CPE[1]
00  // 32 x110y32 CPE[2]
00  // 33 x110y32 CPE[3]
00  // 34 x110y32 CPE[4]
00  // 35 x110y32 CPE[5]
00  // 36 x110y32 CPE[6]
00  // 37 x110y32 CPE[7]
00  // 38 x110y32 CPE[8]
00  // 39 x110y32 CPE[9]
00  // 40 x109y31 INMUX plane 2,1
04  // 41 x109y31 INMUX plane 4,3
00  // 42 x109y31 INMUX plane 6,5
00  // 43 x109y31 INMUX plane 8,7
00  // 44 x109y31 INMUX plane 10,9
28  // 45 x109y31 INMUX plane 12,11
00  // 46 x109y32 INMUX plane 2,1
20  // 47 x109y32 INMUX plane 4,3
00  // 48 x109y32 INMUX plane 6,5
04  // 49 x109y32 INMUX plane 8,7
21  // 50 x109y32 INMUX plane 10,9
04  // 51 x109y32 INMUX plane 12,11
00  // 52 x110y31 INMUX plane 2,1
20  // 53 x110y31 INMUX plane 4,3
00  // 54 x110y31 INMUX plane 6,5
00  // 55 x110y31 INMUX plane 8,7
00  // 56 x110y31 INMUX plane 10,9
00  // 57 x110y31 INMUX plane 12,11
00  // 58 x110y32 INMUX plane 2,1
04  // 59 x110y32 INMUX plane 4,3
00  // 60 x110y32 INMUX plane 6,5
00  // 61 x110y32 INMUX plane 8,7
00  // 62 x110y32 INMUX plane 10,9
08  // 63 x110y32 INMUX plane 12,11
00  // 64 x110y32 SB_BIG plane 1
00  // 65 x110y32 SB_BIG plane 1
00  // 66 x110y32 SB_DRIVE plane 2,1
48  // 67 x110y32 SB_BIG plane 2
02  // 68 x110y32 SB_BIG plane 2
48  // 69 x110y32 SB_BIG plane 3
12  // 70 x110y32 SB_BIG plane 3
00  // 71 x110y32 SB_DRIVE plane 4,3
48  // 72 x110y32 SB_BIG plane 4
12  // 73 x110y32 SB_BIG plane 4
00  // 74 x110y32 SB_BIG plane 5
00  // 75 x110y32 SB_BIG plane 5
00  // 76 x110y32 SB_DRIVE plane 6,5
48  // 77 x110y32 SB_BIG plane 6
12  // 78 x110y32 SB_BIG plane 6
48  // 79 x110y32 SB_BIG plane 7
12  // 80 x110y32 SB_BIG plane 7
00  // 81 x110y32 SB_DRIVE plane 8,7
48  // 82 x110y32 SB_BIG plane 8
12  // 83 x110y32 SB_BIG plane 8
00  // 84 x110y32 SB_BIG plane 9
00  // 85 x110y32 SB_BIG plane 9
00  // 86 x110y32 SB_DRIVE plane 10,9
00  // 87 x110y32 SB_BIG plane 10
00  // 88 x110y32 SB_BIG plane 10
00  // 89 x110y32 SB_BIG plane 11
00  // 90 x110y32 SB_BIG plane 11
00  // 91 x110y32 SB_DRIVE plane 12,11
00  // 92 x110y32 SB_BIG plane 12
00  // 93 x110y32 SB_BIG plane 12
00  // 94 x109y31 SB_SML plane 1
80  // 95 x109y31 SB_SML plane 2,1
08  // 96 x109y31 SB_SML plane 2
88  // 97 x109y31 SB_SML plane 3
82  // 98 x109y31 SB_SML plane 4,3
2A  // 99 x109y31 SB_SML plane 4
00  // 100 x109y31 SB_SML plane 5
80  // 101 x109y31 SB_SML plane 6,5
28  // 102 x109y31 SB_SML plane 6
A8  // 103 x109y31 SB_SML plane 7
82  // 104 x109y31 SB_SML plane 8,7
28  // 105 x109y31 SB_SML plane 8
40  // 106 x109y31 SB_SML plane 9
E4 // -- CRC low byte
4E // -- CRC high byte


// Config Latches on x111y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CC24     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
38 // x_sel: 111
10 // y_sel: 31
3D // -- CRC low byte
94 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CC2C
44 // Length: 68
BD // -- CRC low byte
3C // -- CRC high byte
00  //  0 x111y31 CPE[0]
00  //  1 x111y31 CPE[1]
00  //  2 x111y31 CPE[2]
00  //  3 x111y31 CPE[3]
00  //  4 x111y31 CPE[4]
00  //  5 x111y31 CPE[5]
00  //  6 x111y31 CPE[6]
00  //  7 x111y31 CPE[7]
00  //  8 x111y31 CPE[8]
00  //  9 x111y31 CPE[9]
00  // 10 x111y32 CPE[0]
00  // 11 x111y32 CPE[1]
00  // 12 x111y32 CPE[2]
00  // 13 x111y32 CPE[3]
00  // 14 x111y32 CPE[4]
00  // 15 x111y32 CPE[5]
00  // 16 x111y32 CPE[6]
00  // 17 x111y32 CPE[7]
00  // 18 x111y32 CPE[8]
00  // 19 x111y32 CPE[9]
00  // 20 x112y31 CPE[0]
00  // 21 x112y31 CPE[1]
00  // 22 x112y31 CPE[2]
00  // 23 x112y31 CPE[3]
00  // 24 x112y31 CPE[4]
00  // 25 x112y31 CPE[5]
00  // 26 x112y31 CPE[6]
00  // 27 x112y31 CPE[7]
00  // 28 x112y31 CPE[8]
00  // 29 x112y31 CPE[9]
00  // 30 x112y32 CPE[0]
00  // 31 x112y32 CPE[1]
00  // 32 x112y32 CPE[2]
00  // 33 x112y32 CPE[3]
00  // 34 x112y32 CPE[4]
00  // 35 x112y32 CPE[5]
00  // 36 x112y32 CPE[6]
00  // 37 x112y32 CPE[7]
00  // 38 x112y32 CPE[8]
00  // 39 x112y32 CPE[9]
00  // 40 x111y31 INMUX plane 2,1
00  // 41 x111y31 INMUX plane 4,3
00  // 42 x111y31 INMUX plane 6,5
00  // 43 x111y31 INMUX plane 8,7
00  // 44 x111y31 INMUX plane 10,9
00  // 45 x111y31 INMUX plane 12,11
00  // 46 x111y32 INMUX plane 2,1
00  // 47 x111y32 INMUX plane 4,3
00  // 48 x111y32 INMUX plane 6,5
00  // 49 x111y32 INMUX plane 8,7
00  // 50 x111y32 INMUX plane 10,9
00  // 51 x111y32 INMUX plane 12,11
08  // 52 x112y31 INMUX plane 2,1
00  // 53 x112y31 INMUX plane 4,3
00  // 54 x112y31 INMUX plane 6,5
00  // 55 x112y31 INMUX plane 8,7
00  // 56 x112y31 INMUX plane 10,9
00  // 57 x112y31 INMUX plane 12,11
00  // 58 x112y32 INMUX plane 2,1
00  // 59 x112y32 INMUX plane 4,3
00  // 60 x112y32 INMUX plane 6,5
00  // 61 x112y32 INMUX plane 8,7
00  // 62 x112y32 INMUX plane 10,9
00  // 63 x112y32 INMUX plane 12,11
00  // 64 x111y31 SB_BIG plane 1
00  // 65 x111y31 SB_BIG plane 1
10  // 66 x111y31 SB_DRIVE plane 2,1
39  // 67 x111y31 SB_BIG plane 2
F2 // -- CRC low byte
0E // -- CRC high byte


// Config Latches on x113y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CC76     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
39 // x_sel: 113
10 // y_sel: 31
E5 // -- CRC low byte
8D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CC7E
29 // Length: 41
5E // -- CRC low byte
84 // -- CRC high byte
00  //  0 x113y31 CPE[0]
00  //  1 x113y31 CPE[1]
00  //  2 x113y31 CPE[2]
00  //  3 x113y31 CPE[3]
00  //  4 x113y31 CPE[4]
00  //  5 x113y31 CPE[5]
00  //  6 x113y31 CPE[6]
00  //  7 x113y31 CPE[7]
00  //  8 x113y31 CPE[8]
00  //  9 x113y31 CPE[9]
00  // 10 x113y32 CPE[0]
00  // 11 x113y32 CPE[1]
00  // 12 x113y32 CPE[2]
00  // 13 x113y32 CPE[3]
00  // 14 x113y32 CPE[4]
00  // 15 x113y32 CPE[5]
00  // 16 x113y32 CPE[6]
00  // 17 x113y32 CPE[7]
00  // 18 x113y32 CPE[8]
00  // 19 x113y32 CPE[9]
00  // 20 x114y31 CPE[0]
00  // 21 x114y31 CPE[1]
00  // 22 x114y31 CPE[2]
00  // 23 x114y31 CPE[3]
00  // 24 x114y31 CPE[4]
00  // 25 x114y31 CPE[5]
00  // 26 x114y31 CPE[6]
00  // 27 x114y31 CPE[7]
00  // 28 x114y31 CPE[8]
00  // 29 x114y31 CPE[9]
00  // 30 x114y32 CPE[0]
00  // 31 x114y32 CPE[1]
00  // 32 x114y32 CPE[2]
00  // 33 x114y32 CPE[3]
00  // 34 x114y32 CPE[4]
00  // 35 x114y32 CPE[5]
00  // 36 x114y32 CPE[6]
00  // 37 x114y32 CPE[7]
00  // 38 x114y32 CPE[8]
00  // 39 x114y32 CPE[9]
08  // 40 x113y31 INMUX plane 2,1
49 // -- CRC low byte
DB // -- CRC high byte


// Config Latches on x127y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CCAD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
40 // x_sel: 127
10 // y_sel: 31
39 // -- CRC low byte
AA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CCB5
44 // Length: 68
BD // -- CRC low byte
3C // -- CRC high byte
00  //  0 x127y31 CPE[0]
00  //  1 x127y31 CPE[1]
00  //  2 x127y31 CPE[2]
00  //  3 x127y31 CPE[3]
00  //  4 x127y31 CPE[4]
00  //  5 x127y31 CPE[5]
00  //  6 x127y31 CPE[6]
00  //  7 x127y31 CPE[7]
00  //  8 x127y31 CPE[8]
00  //  9 x127y31 CPE[9]
00  // 10 x127y32 CPE[0]
00  // 11 x127y32 CPE[1]
00  // 12 x127y32 CPE[2]
00  // 13 x127y32 CPE[3]
00  // 14 x127y32 CPE[4]
00  // 15 x127y32 CPE[5]
00  // 16 x127y32 CPE[6]
00  // 17 x127y32 CPE[7]
00  // 18 x127y32 CPE[8]
00  // 19 x127y32 CPE[9]
00  // 20 x128y31 CPE[0]
00  // 21 x128y31 CPE[1]
00  // 22 x128y31 CPE[2]
00  // 23 x128y31 CPE[3]
00  // 24 x128y31 CPE[4]
00  // 25 x128y31 CPE[5]
00  // 26 x128y31 CPE[6]
00  // 27 x128y31 CPE[7]
00  // 28 x128y31 CPE[8]
00  // 29 x128y31 CPE[9]
00  // 30 x128y32 CPE[0]
00  // 31 x128y32 CPE[1]
00  // 32 x128y32 CPE[2]
00  // 33 x128y32 CPE[3]
00  // 34 x128y32 CPE[4]
00  // 35 x128y32 CPE[5]
00  // 36 x128y32 CPE[6]
00  // 37 x128y32 CPE[7]
00  // 38 x128y32 CPE[8]
00  // 39 x128y32 CPE[9]
00  // 40 x127y31 INMUX plane 2,1
00  // 41 x127y31 INMUX plane 4,3
00  // 42 x127y31 INMUX plane 6,5
00  // 43 x127y31 INMUX plane 8,7
00  // 44 x127y31 INMUX plane 10,9
00  // 45 x127y31 INMUX plane 12,11
00  // 46 x127y32 INMUX plane 2,1
00  // 47 x127y32 INMUX plane 4,3
00  // 48 x127y32 INMUX plane 6,5
00  // 49 x127y32 INMUX plane 8,7
00  // 50 x127y32 INMUX plane 10,9
00  // 51 x127y32 INMUX plane 12,11
08  // 52 x128y31 INMUX plane 2,1
00  // 53 x128y31 INMUX plane 4,3
00  // 54 x128y31 INMUX plane 6,5
00  // 55 x128y31 INMUX plane 8,7
00  // 56 x128y31 INMUX plane 10,9
00  // 57 x128y31 INMUX plane 12,11
00  // 58 x128y32 INMUX plane 2,1
00  // 59 x128y32 INMUX plane 4,3
00  // 60 x128y32 INMUX plane 6,5
00  // 61 x128y32 INMUX plane 8,7
00  // 62 x128y32 INMUX plane 10,9
00  // 63 x128y32 INMUX plane 12,11
00  // 64 x127y31 SB_BIG plane 1
00  // 65 x127y31 SB_BIG plane 1
10  // 66 x127y31 SB_DRIVE plane 2,1
31  // 67 x127y31 SB_BIG plane 2
BA // -- CRC low byte
82 // -- CRC high byte


// Config Latches on x129y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CCFF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
41 // x_sel: 129
10 // y_sel: 31
E1 // -- CRC low byte
B3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CD07
29 // Length: 41
5E // -- CRC low byte
84 // -- CRC high byte
00  //  0 x129y31 CPE[0]
00  //  1 x129y31 CPE[1]
00  //  2 x129y31 CPE[2]
00  //  3 x129y31 CPE[3]
00  //  4 x129y31 CPE[4]
00  //  5 x129y31 CPE[5]
00  //  6 x129y31 CPE[6]
00  //  7 x129y31 CPE[7]
00  //  8 x129y31 CPE[8]
00  //  9 x129y31 CPE[9]
00  // 10 x129y32 CPE[0]
00  // 11 x129y32 CPE[1]
00  // 12 x129y32 CPE[2]
00  // 13 x129y32 CPE[3]
00  // 14 x129y32 CPE[4]
00  // 15 x129y32 CPE[5]
00  // 16 x129y32 CPE[6]
00  // 17 x129y32 CPE[7]
00  // 18 x129y32 CPE[8]
00  // 19 x129y32 CPE[9]
00  // 20 x130y31 CPE[0]
00  // 21 x130y31 CPE[1]
00  // 22 x130y31 CPE[2]
00  // 23 x130y31 CPE[3]
00  // 24 x130y31 CPE[4]
00  // 25 x130y31 CPE[5]
00  // 26 x130y31 CPE[6]
00  // 27 x130y31 CPE[7]
00  // 28 x130y31 CPE[8]
00  // 29 x130y31 CPE[9]
00  // 30 x130y32 CPE[0]
00  // 31 x130y32 CPE[1]
00  // 32 x130y32 CPE[2]
00  // 33 x130y32 CPE[3]
00  // 34 x130y32 CPE[4]
00  // 35 x130y32 CPE[5]
00  // 36 x130y32 CPE[6]
00  // 37 x130y32 CPE[7]
00  // 38 x130y32 CPE[8]
00  // 39 x130y32 CPE[9]
08  // 40 x129y31 INMUX plane 2,1
49 // -- CRC low byte
DB // -- CRC high byte


// Config Latches on x143y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CD36     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
48 // x_sel: 143
10 // y_sel: 31
F9 // -- CRC low byte
64 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CD3E
44 // Length: 68
BD // -- CRC low byte
3C // -- CRC high byte
00  //  0 x143y31 CPE[0]
00  //  1 x143y31 CPE[1]
00  //  2 x143y31 CPE[2]
00  //  3 x143y31 CPE[3]
00  //  4 x143y31 CPE[4]
00  //  5 x143y31 CPE[5]
00  //  6 x143y31 CPE[6]
00  //  7 x143y31 CPE[7]
00  //  8 x143y31 CPE[8]
00  //  9 x143y31 CPE[9]
00  // 10 x143y32 CPE[0]
00  // 11 x143y32 CPE[1]
00  // 12 x143y32 CPE[2]
00  // 13 x143y32 CPE[3]
00  // 14 x143y32 CPE[4]
00  // 15 x143y32 CPE[5]
00  // 16 x143y32 CPE[6]
00  // 17 x143y32 CPE[7]
00  // 18 x143y32 CPE[8]
00  // 19 x143y32 CPE[9]
00  // 20 x144y31 CPE[0]
00  // 21 x144y31 CPE[1]
00  // 22 x144y31 CPE[2]
00  // 23 x144y31 CPE[3]
00  // 24 x144y31 CPE[4]
00  // 25 x144y31 CPE[5]
00  // 26 x144y31 CPE[6]
00  // 27 x144y31 CPE[7]
00  // 28 x144y31 CPE[8]
00  // 29 x144y31 CPE[9]
00  // 30 x144y32 CPE[0]
00  // 31 x144y32 CPE[1]
00  // 32 x144y32 CPE[2]
00  // 33 x144y32 CPE[3]
00  // 34 x144y32 CPE[4]
00  // 35 x144y32 CPE[5]
00  // 36 x144y32 CPE[6]
00  // 37 x144y32 CPE[7]
00  // 38 x144y32 CPE[8]
00  // 39 x144y32 CPE[9]
00  // 40 x143y31 INMUX plane 2,1
00  // 41 x143y31 INMUX plane 4,3
00  // 42 x143y31 INMUX plane 6,5
00  // 43 x143y31 INMUX plane 8,7
00  // 44 x143y31 INMUX plane 10,9
00  // 45 x143y31 INMUX plane 12,11
00  // 46 x143y32 INMUX plane 2,1
00  // 47 x143y32 INMUX plane 4,3
00  // 48 x143y32 INMUX plane 6,5
00  // 49 x143y32 INMUX plane 8,7
00  // 50 x143y32 INMUX plane 10,9
00  // 51 x143y32 INMUX plane 12,11
08  // 52 x144y31 INMUX plane 2,1
00  // 53 x144y31 INMUX plane 4,3
00  // 54 x144y31 INMUX plane 6,5
00  // 55 x144y31 INMUX plane 8,7
00  // 56 x144y31 INMUX plane 10,9
00  // 57 x144y31 INMUX plane 12,11
00  // 58 x144y32 INMUX plane 2,1
00  // 59 x144y32 INMUX plane 4,3
00  // 60 x144y32 INMUX plane 6,5
00  // 61 x144y32 INMUX plane 8,7
00  // 62 x144y32 INMUX plane 10,9
00  // 63 x144y32 INMUX plane 12,11
00  // 64 x143y31 SB_BIG plane 1
00  // 65 x143y31 SB_BIG plane 1
10  // 66 x143y31 SB_DRIVE plane 2,1
31  // 67 x143y31 SB_BIG plane 2
BA // -- CRC low byte
82 // -- CRC high byte


// Config Latches on x145y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CD88     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
49 // x_sel: 145
10 // y_sel: 31
21 // -- CRC low byte
7D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CD90
29 // Length: 41
5E // -- CRC low byte
84 // -- CRC high byte
00  //  0 x145y31 CPE[0]
00  //  1 x145y31 CPE[1]
00  //  2 x145y31 CPE[2]
00  //  3 x145y31 CPE[3]
00  //  4 x145y31 CPE[4]
00  //  5 x145y31 CPE[5]
00  //  6 x145y31 CPE[6]
00  //  7 x145y31 CPE[7]
00  //  8 x145y31 CPE[8]
00  //  9 x145y31 CPE[9]
00  // 10 x145y32 CPE[0]
00  // 11 x145y32 CPE[1]
00  // 12 x145y32 CPE[2]
00  // 13 x145y32 CPE[3]
00  // 14 x145y32 CPE[4]
00  // 15 x145y32 CPE[5]
00  // 16 x145y32 CPE[6]
00  // 17 x145y32 CPE[7]
00  // 18 x145y32 CPE[8]
00  // 19 x145y32 CPE[9]
00  // 20 x146y31 CPE[0]
00  // 21 x146y31 CPE[1]
00  // 22 x146y31 CPE[2]
00  // 23 x146y31 CPE[3]
00  // 24 x146y31 CPE[4]
00  // 25 x146y31 CPE[5]
00  // 26 x146y31 CPE[6]
00  // 27 x146y31 CPE[7]
00  // 28 x146y31 CPE[8]
00  // 29 x146y31 CPE[9]
00  // 30 x146y32 CPE[0]
00  // 31 x146y32 CPE[1]
00  // 32 x146y32 CPE[2]
00  // 33 x146y32 CPE[3]
00  // 34 x146y32 CPE[4]
00  // 35 x146y32 CPE[5]
00  // 36 x146y32 CPE[6]
00  // 37 x146y32 CPE[7]
00  // 38 x146y32 CPE[8]
00  // 39 x146y32 CPE[9]
08  // 40 x145y31 INMUX plane 2,1
49 // -- CRC low byte
DB // -- CRC high byte


// Config Latches on x159y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CDBF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
50 // x_sel: 159
10 // y_sel: 31
A8 // -- CRC low byte
3F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CDC7
44 // Length: 68
BD // -- CRC low byte
3C // -- CRC high byte
00  //  0 x159y31 CPE[0]
00  //  1 x159y31 CPE[1]
00  //  2 x159y31 CPE[2]
00  //  3 x159y31 CPE[3]
00  //  4 x159y31 CPE[4]
00  //  5 x159y31 CPE[5]
00  //  6 x159y31 CPE[6]
00  //  7 x159y31 CPE[7]
00  //  8 x159y31 CPE[8]
00  //  9 x159y31 CPE[9]
00  // 10 x159y32 CPE[0]
00  // 11 x159y32 CPE[1]
00  // 12 x159y32 CPE[2]
00  // 13 x159y32 CPE[3]
00  // 14 x159y32 CPE[4]
00  // 15 x159y32 CPE[5]
00  // 16 x159y32 CPE[6]
00  // 17 x159y32 CPE[7]
00  // 18 x159y32 CPE[8]
00  // 19 x159y32 CPE[9]
00  // 20 x160y31 CPE[0]
00  // 21 x160y31 CPE[1]
00  // 22 x160y31 CPE[2]
00  // 23 x160y31 CPE[3]
00  // 24 x160y31 CPE[4]
00  // 25 x160y31 CPE[5]
00  // 26 x160y31 CPE[6]
00  // 27 x160y31 CPE[7]
00  // 28 x160y31 CPE[8]
00  // 29 x160y31 CPE[9]
00  // 30 x160y32 CPE[0]
00  // 31 x160y32 CPE[1]
00  // 32 x160y32 CPE[2]
00  // 33 x160y32 CPE[3]
00  // 34 x160y32 CPE[4]
00  // 35 x160y32 CPE[5]
00  // 36 x160y32 CPE[6]
00  // 37 x160y32 CPE[7]
00  // 38 x160y32 CPE[8]
00  // 39 x160y32 CPE[9]
00  // 40 x159y31 INMUX plane 2,1
00  // 41 x159y31 INMUX plane 4,3
00  // 42 x159y31 INMUX plane 6,5
00  // 43 x159y31 INMUX plane 8,7
00  // 44 x159y31 INMUX plane 10,9
00  // 45 x159y31 INMUX plane 12,11
00  // 46 x159y32 INMUX plane 2,1
00  // 47 x159y32 INMUX plane 4,3
00  // 48 x159y32 INMUX plane 6,5
00  // 49 x159y32 INMUX plane 8,7
00  // 50 x159y32 INMUX plane 10,9
00  // 51 x159y32 INMUX plane 12,11
08  // 52 x160y31 INMUX plane 2,1
00  // 53 x160y31 INMUX plane 4,3
00  // 54 x160y31 INMUX plane 6,5
00  // 55 x160y31 INMUX plane 8,7
00  // 56 x160y31 INMUX plane 10,9
00  // 57 x160y31 INMUX plane 12,11
00  // 58 x160y32 INMUX plane 2,1
00  // 59 x160y32 INMUX plane 4,3
00  // 60 x160y32 INMUX plane 6,5
00  // 61 x160y32 INMUX plane 8,7
00  // 62 x160y32 INMUX plane 10,9
00  // 63 x160y32 INMUX plane 12,11
00  // 64 x159y31 SB_BIG plane 1
00  // 65 x159y31 SB_BIG plane 1
20  // 66 x159y31 SB_DRIVE plane 2,1
70  // 67 x159y31 SB_BIG plane 2
95 // -- CRC low byte
67 // -- CRC high byte


// Config Latches on x161y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CE11     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
10 // y_sel: 31
70 // -- CRC low byte
26 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CE19
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y31
00  // 14 right_edge_EN1 at x163y31
00  // 15 right_edge_EN2 at x163y31
00  // 16 right_edge_EN0 at x163y32
00  // 17 right_edge_EN1 at x163y32
00  // 18 right_edge_EN2 at x163y32
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y32 SB_BIG plane 1
12  // 65 x162y32 SB_BIG plane 1
00  // 66 x162y32 SB_DRIVE plane 2,1
48  // 67 x162y32 SB_BIG plane 2
12  // 68 x162y32 SB_BIG plane 2
48  // 69 x162y32 SB_BIG plane 3
12  // 70 x162y32 SB_BIG plane 3
00  // 71 x162y32 SB_DRIVE plane 4,3
48  // 72 x162y32 SB_BIG plane 4
12  // 73 x162y32 SB_BIG plane 4
48  // 74 x162y32 SB_BIG plane 5
12  // 75 x162y32 SB_BIG plane 5
00  // 76 x162y32 SB_DRIVE plane 6,5
48  // 77 x162y32 SB_BIG plane 6
12  // 78 x162y32 SB_BIG plane 6
48  // 79 x162y32 SB_BIG plane 7
12  // 80 x162y32 SB_BIG plane 7
00  // 81 x162y32 SB_DRIVE plane 8,7
48  // 82 x162y32 SB_BIG plane 8
12  // 83 x162y32 SB_BIG plane 8
48  // 84 x162y32 SB_BIG plane 9
12  // 85 x162y32 SB_BIG plane 9
00  // 86 x162y32 SB_DRIVE plane 10,9
48  // 87 x162y32 SB_BIG plane 10
12  // 88 x162y32 SB_BIG plane 10
48  // 89 x162y32 SB_BIG plane 11
12  // 90 x162y32 SB_BIG plane 11
00  // 91 x162y32 SB_DRIVE plane 12,11
48  // 92 x162y32 SB_BIG plane 12
12  // 93 x162y32 SB_BIG plane 12
A8  // 94 x161y31 SB_SML plane 1
82  // 95 x161y31 SB_SML plane 2,1
2A  // 96 x161y31 SB_SML plane 2
A8  // 97 x161y31 SB_SML plane 3
82  // 98 x161y31 SB_SML plane 4,3
2A  // 99 x161y31 SB_SML plane 4
A8  // 100 x161y31 SB_SML plane 5
82  // 101 x161y31 SB_SML plane 6,5
2A  // 102 x161y31 SB_SML plane 6
A8  // 103 x161y31 SB_SML plane 7
82  // 104 x161y31 SB_SML plane 8,7
2A  // 105 x161y31 SB_SML plane 8
A8  // 106 x161y31 SB_SML plane 9
82  // 107 x161y31 SB_SML plane 10,9
2A  // 108 x161y31 SB_SML plane 10
A8  // 109 x161y31 SB_SML plane 11
82  // 110 x161y31 SB_SML plane 12,11
2A  // 111 x161y31 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CE8F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
11 // y_sel: 33
D6 // -- CRC low byte
FD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CE97
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y33
00  // 14 left_edge_EN1 at x-2y33
00  // 15 left_edge_EN2 at x-2y33
00  // 16 left_edge_EN0 at x-2y34
00  // 17 left_edge_EN1 at x-2y34
00  // 18 left_edge_EN2 at x-2y34
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y34 SB_BIG plane 1
12  // 65 x0y34 SB_BIG plane 1
00  // 66 x0y34 SB_DRIVE plane 2,1
48  // 67 x0y34 SB_BIG plane 2
12  // 68 x0y34 SB_BIG plane 2
48  // 69 x0y34 SB_BIG plane 3
12  // 70 x0y34 SB_BIG plane 3
00  // 71 x0y34 SB_DRIVE plane 4,3
48  // 72 x0y34 SB_BIG plane 4
12  // 73 x0y34 SB_BIG plane 4
48  // 74 x0y34 SB_BIG plane 5
12  // 75 x0y34 SB_BIG plane 5
00  // 76 x0y34 SB_DRIVE plane 6,5
48  // 77 x0y34 SB_BIG plane 6
12  // 78 x0y34 SB_BIG plane 6
48  // 79 x0y34 SB_BIG plane 7
12  // 80 x0y34 SB_BIG plane 7
00  // 81 x0y34 SB_DRIVE plane 8,7
48  // 82 x0y34 SB_BIG plane 8
12  // 83 x0y34 SB_BIG plane 8
48  // 84 x0y34 SB_BIG plane 9
12  // 85 x0y34 SB_BIG plane 9
00  // 86 x0y34 SB_DRIVE plane 10,9
48  // 87 x0y34 SB_BIG plane 10
12  // 88 x0y34 SB_BIG plane 10
48  // 89 x0y34 SB_BIG plane 11
12  // 90 x0y34 SB_BIG plane 11
00  // 91 x0y34 SB_DRIVE plane 12,11
48  // 92 x0y34 SB_BIG plane 12
12  // 93 x0y34 SB_BIG plane 12
A8  // 94 x-1y33 SB_SML plane 1
82  // 95 x-1y33 SB_SML plane 2,1
2A  // 96 x-1y33 SB_SML plane 2
A8  // 97 x-1y33 SB_SML plane 3
82  // 98 x-1y33 SB_SML plane 4,3
2A  // 99 x-1y33 SB_SML plane 4
A8  // 100 x-1y33 SB_SML plane 5
82  // 101 x-1y33 SB_SML plane 6,5
2A  // 102 x-1y33 SB_SML plane 6
A8  // 103 x-1y33 SB_SML plane 7
82  // 104 x-1y33 SB_SML plane 8,7
2A  // 105 x-1y33 SB_SML plane 8
A8  // 106 x-1y33 SB_SML plane 9
82  // 107 x-1y33 SB_SML plane 10,9
2A  // 108 x-1y33 SB_SML plane 10
A8  // 109 x-1y33 SB_SML plane 11
82  // 110 x-1y33 SB_SML plane 12,11
2A  // 111 x-1y33 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x89y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CF0D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
11 // y_sel: 33
9D // -- CRC low byte
6E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CF15
59 // Length: 89
D9 // -- CRC low byte
F7 // -- CRC high byte
00  //  0 x89y33 CPE[0]
00  //  1 x89y33 CPE[1]
00  //  2 x89y33 CPE[2]
00  //  3 x89y33 CPE[3]
00  //  4 x89y33 CPE[4]
00  //  5 x89y33 CPE[5]
00  //  6 x89y33 CPE[6]
00  //  7 x89y33 CPE[7]
00  //  8 x89y33 CPE[8]
00  //  9 x89y33 CPE[9]
00  // 10 x89y34 CPE[0]
00  // 11 x89y34 CPE[1]
00  // 12 x89y34 CPE[2]
00  // 13 x89y34 CPE[3]
00  // 14 x89y34 CPE[4]
00  // 15 x89y34 CPE[5]
00  // 16 x89y34 CPE[6]
00  // 17 x89y34 CPE[7]
00  // 18 x89y34 CPE[8]
00  // 19 x89y34 CPE[9]
00  // 20 x90y33 CPE[0]
00  // 21 x90y33 CPE[1]
00  // 22 x90y33 CPE[2]
00  // 23 x90y33 CPE[3]
00  // 24 x90y33 CPE[4]
00  // 25 x90y33 CPE[5]
00  // 26 x90y33 CPE[6]
00  // 27 x90y33 CPE[7]
00  // 28 x90y33 CPE[8]
00  // 29 x90y33 CPE[9]
00  // 30 x90y34 CPE[0]
00  // 31 x90y34 CPE[1]
00  // 32 x90y34 CPE[2]
00  // 33 x90y34 CPE[3]
00  // 34 x90y34 CPE[4]
00  // 35 x90y34 CPE[5]
00  // 36 x90y34 CPE[6]
00  // 37 x90y34 CPE[7]
00  // 38 x90y34 CPE[8]
00  // 39 x90y34 CPE[9]
00  // 40 x89y33 INMUX plane 2,1
00  // 41 x89y33 INMUX plane 4,3
00  // 42 x89y33 INMUX plane 6,5
00  // 43 x89y33 INMUX plane 8,7
00  // 44 x89y33 INMUX plane 10,9
00  // 45 x89y33 INMUX plane 12,11
00  // 46 x89y34 INMUX plane 2,1
00  // 47 x89y34 INMUX plane 4,3
00  // 48 x89y34 INMUX plane 6,5
00  // 49 x89y34 INMUX plane 8,7
00  // 50 x89y34 INMUX plane 10,9
00  // 51 x89y34 INMUX plane 12,11
00  // 52 x90y33 INMUX plane 2,1
00  // 53 x90y33 INMUX plane 4,3
00  // 54 x90y33 INMUX plane 6,5
00  // 55 x90y33 INMUX plane 8,7
08  // 56 x90y33 INMUX plane 10,9
00  // 57 x90y33 INMUX plane 12,11
00  // 58 x90y34 INMUX plane 2,1
00  // 59 x90y34 INMUX plane 4,3
00  // 60 x90y34 INMUX plane 6,5
00  // 61 x90y34 INMUX plane 8,7
00  // 62 x90y34 INMUX plane 10,9
00  // 63 x90y34 INMUX plane 12,11
00  // 64 x89y33 SB_BIG plane 1
00  // 65 x89y33 SB_BIG plane 1
00  // 66 x89y33 SB_DRIVE plane 2,1
00  // 67 x89y33 SB_BIG plane 2
00  // 68 x89y33 SB_BIG plane 2
00  // 69 x89y33 SB_BIG plane 3
00  // 70 x89y33 SB_BIG plane 3
00  // 71 x89y33 SB_DRIVE plane 4,3
00  // 72 x89y33 SB_BIG plane 4
00  // 73 x89y33 SB_BIG plane 4
00  // 74 x89y33 SB_BIG plane 5
00  // 75 x89y33 SB_BIG plane 5
00  // 76 x89y33 SB_DRIVE plane 6,5
00  // 77 x89y33 SB_BIG plane 6
00  // 78 x89y33 SB_BIG plane 6
00  // 79 x89y33 SB_BIG plane 7
00  // 80 x89y33 SB_BIG plane 7
00  // 81 x89y33 SB_DRIVE plane 8,7
00  // 82 x89y33 SB_BIG plane 8
00  // 83 x89y33 SB_BIG plane 8
00  // 84 x89y33 SB_BIG plane 9
00  // 85 x89y33 SB_BIG plane 9
00  // 86 x89y33 SB_DRIVE plane 10,9
09  // 87 x89y33 SB_BIG plane 10
01  // 88 x89y33 SB_BIG plane 10
C9 // -- CRC low byte
03 // -- CRC high byte


// Config Latches on x91y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CF74     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
11 // y_sel: 33
F5 // -- CRC low byte
44 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CF7C
39 // Length: 57
DF // -- CRC low byte
94 // -- CRC high byte
00  //  0 x91y33 CPE[0]
00  //  1 x91y33 CPE[1]
00  //  2 x91y33 CPE[2]
00  //  3 x91y33 CPE[3]
00  //  4 x91y33 CPE[4]
00  //  5 x91y33 CPE[5]
00  //  6 x91y33 CPE[6]
00  //  7 x91y33 CPE[7]
00  //  8 x91y33 CPE[8]
00  //  9 x91y33 CPE[9]
00  // 10 x91y34 CPE[0]
00  // 11 x91y34 CPE[1]
00  // 12 x91y34 CPE[2]
00  // 13 x91y34 CPE[3]
00  // 14 x91y34 CPE[4]
00  // 15 x91y34 CPE[5]
00  // 16 x91y34 CPE[6]
00  // 17 x91y34 CPE[7]
00  // 18 x91y34 CPE[8]
00  // 19 x91y34 CPE[9]
00  // 20 x92y33 CPE[0]
00  // 21 x92y33 CPE[1]
00  // 22 x92y33 CPE[2]
00  // 23 x92y33 CPE[3]
00  // 24 x92y33 CPE[4]
00  // 25 x92y33 CPE[5]
00  // 26 x92y33 CPE[6]
00  // 27 x92y33 CPE[7]
00  // 28 x92y33 CPE[8]
00  // 29 x92y33 CPE[9]
00  // 30 x92y34 CPE[0]
00  // 31 x92y34 CPE[1]
00  // 32 x92y34 CPE[2]
00  // 33 x92y34 CPE[3]
00  // 34 x92y34 CPE[4]
00  // 35 x92y34 CPE[5]
00  // 36 x92y34 CPE[6]
00  // 37 x92y34 CPE[7]
00  // 38 x92y34 CPE[8]
00  // 39 x92y34 CPE[9]
00  // 40 x91y33 INMUX plane 2,1
00  // 41 x91y33 INMUX plane 4,3
00  // 42 x91y33 INMUX plane 6,5
01  // 43 x91y33 INMUX plane 8,7
00  // 44 x91y33 INMUX plane 10,9
00  // 45 x91y33 INMUX plane 12,11
00  // 46 x91y34 INMUX plane 2,1
00  // 47 x91y34 INMUX plane 4,3
00  // 48 x91y34 INMUX plane 6,5
00  // 49 x91y34 INMUX plane 8,7
00  // 50 x91y34 INMUX plane 10,9
00  // 51 x91y34 INMUX plane 12,11
28  // 52 x92y33 INMUX plane 2,1
01  // 53 x92y33 INMUX plane 4,3
00  // 54 x92y33 INMUX plane 6,5
01  // 55 x92y33 INMUX plane 8,7
28  // 56 x92y33 INMUX plane 10,9
5A // -- CRC low byte
04 // -- CRC high byte


// Config Latches on x93y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CFBB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
11 // y_sel: 33
2D // -- CRC low byte
5D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CFC3
59 // Length: 89
D9 // -- CRC low byte
F7 // -- CRC high byte
00  //  0 x93y33 CPE[0]
00  //  1 x93y33 CPE[1]
00  //  2 x93y33 CPE[2]
00  //  3 x93y33 CPE[3]
00  //  4 x93y33 CPE[4]
00  //  5 x93y33 CPE[5]
00  //  6 x93y33 CPE[6]
00  //  7 x93y33 CPE[7]
00  //  8 x93y33 CPE[8]
00  //  9 x93y33 CPE[9]
00  // 10 x93y34 CPE[0]
00  // 11 x93y34 CPE[1]
00  // 12 x93y34 CPE[2]
00  // 13 x93y34 CPE[3]
00  // 14 x93y34 CPE[4]
00  // 15 x93y34 CPE[5]
00  // 16 x93y34 CPE[6]
00  // 17 x93y34 CPE[7]
00  // 18 x93y34 CPE[8]
00  // 19 x93y34 CPE[9]
00  // 20 x94y33 CPE[0]
00  // 21 x94y33 CPE[1]
00  // 22 x94y33 CPE[2]
00  // 23 x94y33 CPE[3]
00  // 24 x94y33 CPE[4]
00  // 25 x94y33 CPE[5]
00  // 26 x94y33 CPE[6]
00  // 27 x94y33 CPE[7]
00  // 28 x94y33 CPE[8]
00  // 29 x94y33 CPE[9]
00  // 30 x94y34 CPE[0]
00  // 31 x94y34 CPE[1]
00  // 32 x94y34 CPE[2]
00  // 33 x94y34 CPE[3]
00  // 34 x94y34 CPE[4]
00  // 35 x94y34 CPE[5]
00  // 36 x94y34 CPE[6]
00  // 37 x94y34 CPE[7]
00  // 38 x94y34 CPE[8]
00  // 39 x94y34 CPE[9]
00  // 40 x93y33 INMUX plane 2,1
00  // 41 x93y33 INMUX plane 4,3
00  // 42 x93y33 INMUX plane 6,5
00  // 43 x93y33 INMUX plane 8,7
00  // 44 x93y33 INMUX plane 10,9
00  // 45 x93y33 INMUX plane 12,11
08  // 46 x93y34 INMUX plane 2,1
00  // 47 x93y34 INMUX plane 4,3
00  // 48 x93y34 INMUX plane 6,5
00  // 49 x93y34 INMUX plane 8,7
08  // 50 x93y34 INMUX plane 10,9
00  // 51 x93y34 INMUX plane 12,11
00  // 52 x94y33 INMUX plane 2,1
05  // 53 x94y33 INMUX plane 4,3
00  // 54 x94y33 INMUX plane 6,5
00  // 55 x94y33 INMUX plane 8,7
00  // 56 x94y33 INMUX plane 10,9
00  // 57 x94y33 INMUX plane 12,11
00  // 58 x94y34 INMUX plane 2,1
00  // 59 x94y34 INMUX plane 4,3
00  // 60 x94y34 INMUX plane 6,5
00  // 61 x94y34 INMUX plane 8,7
00  // 62 x94y34 INMUX plane 10,9
00  // 63 x94y34 INMUX plane 12,11
00  // 64 x93y33 SB_BIG plane 1
00  // 65 x93y33 SB_BIG plane 1
00  // 66 x93y33 SB_DRIVE plane 2,1
40  // 67 x93y33 SB_BIG plane 2
01  // 68 x93y33 SB_BIG plane 2
00  // 69 x93y33 SB_BIG plane 3
00  // 70 x93y33 SB_BIG plane 3
00  // 71 x93y33 SB_DRIVE plane 4,3
00  // 72 x93y33 SB_BIG plane 4
00  // 73 x93y33 SB_BIG plane 4
00  // 74 x93y33 SB_BIG plane 5
00  // 75 x93y33 SB_BIG plane 5
00  // 76 x93y33 SB_DRIVE plane 6,5
00  // 77 x93y33 SB_BIG plane 6
00  // 78 x93y33 SB_BIG plane 6
00  // 79 x93y33 SB_BIG plane 7
00  // 80 x93y33 SB_BIG plane 7
00  // 81 x93y33 SB_DRIVE plane 8,7
00  // 82 x93y33 SB_BIG plane 8
00  // 83 x93y33 SB_BIG plane 8
00  // 84 x93y33 SB_BIG plane 9
00  // 85 x93y33 SB_BIG plane 9
00  // 86 x93y33 SB_DRIVE plane 10,9
40  // 87 x93y33 SB_BIG plane 10
01  // 88 x93y33 SB_BIG plane 10
2A // -- CRC low byte
97 // -- CRC high byte


// Config Latches on x95y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D022     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
11 // y_sel: 33
74 // -- CRC low byte
4B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D02A
62 // Length: 98
89 // -- CRC low byte
78 // -- CRC high byte
00  //  0 x95y33 CPE[0]
00  //  1 x95y33 CPE[1]
00  //  2 x95y33 CPE[2]
00  //  3 x95y33 CPE[3]
00  //  4 x95y33 CPE[4]
00  //  5 x95y33 CPE[5]
00  //  6 x95y33 CPE[6]
00  //  7 x95y33 CPE[7]
00  //  8 x95y33 CPE[8]
00  //  9 x95y33 CPE[9]
00  // 10 x95y34 CPE[0]
00  // 11 x95y34 CPE[1]
00  // 12 x95y34 CPE[2]
00  // 13 x95y34 CPE[3]
00  // 14 x95y34 CPE[4]
00  // 15 x95y34 CPE[5]
00  // 16 x95y34 CPE[6]
00  // 17 x95y34 CPE[7]
00  // 18 x95y34 CPE[8]
00  // 19 x95y34 CPE[9]
00  // 20 x96y33 CPE[0]
00  // 21 x96y33 CPE[1]
00  // 22 x96y33 CPE[2]
00  // 23 x96y33 CPE[3]
00  // 24 x96y33 CPE[4]
00  // 25 x96y33 CPE[5]
00  // 26 x96y33 CPE[6]
00  // 27 x96y33 CPE[7]
00  // 28 x96y33 CPE[8]
00  // 29 x96y33 CPE[9]
00  // 30 x96y34 CPE[0]
00  // 31 x96y34 CPE[1]
00  // 32 x96y34 CPE[2]
00  // 33 x96y34 CPE[3]
00  // 34 x96y34 CPE[4]
00  // 35 x96y34 CPE[5]
00  // 36 x96y34 CPE[6]
00  // 37 x96y34 CPE[7]
00  // 38 x96y34 CPE[8]
00  // 39 x96y34 CPE[9]
00  // 40 x95y33 INMUX plane 2,1
00  // 41 x95y33 INMUX plane 4,3
00  // 42 x95y33 INMUX plane 6,5
00  // 43 x95y33 INMUX plane 8,7
00  // 44 x95y33 INMUX plane 10,9
00  // 45 x95y33 INMUX plane 12,11
00  // 46 x95y34 INMUX plane 2,1
01  // 47 x95y34 INMUX plane 4,3
00  // 48 x95y34 INMUX plane 6,5
00  // 49 x95y34 INMUX plane 8,7
00  // 50 x95y34 INMUX plane 10,9
00  // 51 x95y34 INMUX plane 12,11
00  // 52 x96y33 INMUX plane 2,1
00  // 53 x96y33 INMUX plane 4,3
00  // 54 x96y33 INMUX plane 6,5
00  // 55 x96y33 INMUX plane 8,7
00  // 56 x96y33 INMUX plane 10,9
00  // 57 x96y33 INMUX plane 12,11
00  // 58 x96y34 INMUX plane 2,1
00  // 59 x96y34 INMUX plane 4,3
00  // 60 x96y34 INMUX plane 6,5
00  // 61 x96y34 INMUX plane 8,7
00  // 62 x96y34 INMUX plane 10,9
00  // 63 x96y34 INMUX plane 12,11
00  // 64 x96y34 SB_BIG plane 1
00  // 65 x96y34 SB_BIG plane 1
00  // 66 x96y34 SB_DRIVE plane 2,1
00  // 67 x96y34 SB_BIG plane 2
00  // 68 x96y34 SB_BIG plane 2
00  // 69 x96y34 SB_BIG plane 3
00  // 70 x96y34 SB_BIG plane 3
00  // 71 x96y34 SB_DRIVE plane 4,3
00  // 72 x96y34 SB_BIG plane 4
00  // 73 x96y34 SB_BIG plane 4
00  // 74 x96y34 SB_BIG plane 5
00  // 75 x96y34 SB_BIG plane 5
00  // 76 x96y34 SB_DRIVE plane 6,5
00  // 77 x96y34 SB_BIG plane 6
00  // 78 x96y34 SB_BIG plane 6
00  // 79 x96y34 SB_BIG plane 7
00  // 80 x96y34 SB_BIG plane 7
00  // 81 x96y34 SB_DRIVE plane 8,7
00  // 82 x96y34 SB_BIG plane 8
00  // 83 x96y34 SB_BIG plane 8
00  // 84 x96y34 SB_BIG plane 9
00  // 85 x96y34 SB_BIG plane 9
00  // 86 x96y34 SB_DRIVE plane 10,9
00  // 87 x96y34 SB_BIG plane 10
00  // 88 x96y34 SB_BIG plane 10
00  // 89 x96y34 SB_BIG plane 11
00  // 90 x96y34 SB_BIG plane 11
00  // 91 x96y34 SB_DRIVE plane 12,11
00  // 92 x96y34 SB_BIG plane 12
00  // 93 x96y34 SB_BIG plane 12
00  // 94 x95y33 SB_SML plane 1
00  // 95 x95y33 SB_SML plane 2,1
00  // 96 x95y33 SB_SML plane 2
60  // 97 x95y33 SB_SML plane 3
27 // -- CRC low byte
B5 // -- CRC high byte


// Config Latches on x97y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D092     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
11 // y_sel: 33
AC // -- CRC low byte
52 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D09A
3F // Length: 63
E9 // -- CRC low byte
F1 // -- CRC high byte
00  //  0 x97y33 CPE[0]
00  //  1 x97y33 CPE[1]
00  //  2 x97y33 CPE[2]
00  //  3 x97y33 CPE[3]
00  //  4 x97y33 CPE[4]
00  //  5 x97y33 CPE[5]
00  //  6 x97y33 CPE[6]
00  //  7 x97y33 CPE[7]
00  //  8 x97y33 CPE[8]
00  //  9 x97y33 CPE[9]
00  // 10 x97y34 CPE[0]
00  // 11 x97y34 CPE[1]
00  // 12 x97y34 CPE[2]
00  // 13 x97y34 CPE[3]
00  // 14 x97y34 CPE[4]
00  // 15 x97y34 CPE[5]
00  // 16 x97y34 CPE[6]
00  // 17 x97y34 CPE[7]
00  // 18 x97y34 CPE[8]
00  // 19 x97y34 CPE[9]
00  // 20 x98y33 CPE[0]
00  // 21 x98y33 CPE[1]
00  // 22 x98y33 CPE[2]
00  // 23 x98y33 CPE[3]
00  // 24 x98y33 CPE[4]
00  // 25 x98y33 CPE[5]
00  // 26 x98y33 CPE[6]
00  // 27 x98y33 CPE[7]
00  // 28 x98y33 CPE[8]
00  // 29 x98y33 CPE[9]
00  // 30 x98y34 CPE[0]
00  // 31 x98y34 CPE[1]
00  // 32 x98y34 CPE[2]
00  // 33 x98y34 CPE[3]
00  // 34 x98y34 CPE[4]
00  // 35 x98y34 CPE[5]
00  // 36 x98y34 CPE[6]
00  // 37 x98y34 CPE[7]
00  // 38 x98y34 CPE[8]
00  // 39 x98y34 CPE[9]
00  // 40 x97y33 INMUX plane 2,1
28  // 41 x97y33 INMUX plane 4,3
00  // 42 x97y33 INMUX plane 6,5
00  // 43 x97y33 INMUX plane 8,7
28  // 44 x97y33 INMUX plane 10,9
00  // 45 x97y33 INMUX plane 12,11
00  // 46 x97y34 INMUX plane 2,1
00  // 47 x97y34 INMUX plane 4,3
00  // 48 x97y34 INMUX plane 6,5
00  // 49 x97y34 INMUX plane 8,7
00  // 50 x97y34 INMUX plane 10,9
00  // 51 x97y34 INMUX plane 12,11
00  // 52 x98y33 INMUX plane 2,1
05  // 53 x98y33 INMUX plane 4,3
00  // 54 x98y33 INMUX plane 6,5
00  // 55 x98y33 INMUX plane 8,7
28  // 56 x98y33 INMUX plane 10,9
00  // 57 x98y33 INMUX plane 12,11
00  // 58 x98y34 INMUX plane 2,1
10  // 59 x98y34 INMUX plane 4,3
00  // 60 x98y34 INMUX plane 6,5
00  // 61 x98y34 INMUX plane 8,7
10  // 62 x98y34 INMUX plane 10,9
C3 // -- CRC low byte
72 // -- CRC high byte


// Config Latches on x99y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D0DF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
11 // y_sel: 33
C4 // -- CRC low byte
78 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D0E7
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x99y33 CPE[0]
00  //  1 x99y33 CPE[1]
00  //  2 x99y33 CPE[2]
00  //  3 x99y33 CPE[3]
00  //  4 x99y33 CPE[4]
00  //  5 x99y33 CPE[5]
00  //  6 x99y33 CPE[6]
00  //  7 x99y33 CPE[7]
00  //  8 x99y33 CPE[8]
00  //  9 x99y33 CPE[9]
00  // 10 x99y34 CPE[0]
00  // 11 x99y34 CPE[1]
00  // 12 x99y34 CPE[2]
00  // 13 x99y34 CPE[3]
00  // 14 x99y34 CPE[4]
00  // 15 x99y34 CPE[5]
00  // 16 x99y34 CPE[6]
00  // 17 x99y34 CPE[7]
00  // 18 x99y34 CPE[8]
00  // 19 x99y34 CPE[9]
00  // 20 x100y33 CPE[0]
00  // 21 x100y33 CPE[1]
00  // 22 x100y33 CPE[2]
00  // 23 x100y33 CPE[3]
00  // 24 x100y33 CPE[4]
00  // 25 x100y33 CPE[5]
00  // 26 x100y33 CPE[6]
00  // 27 x100y33 CPE[7]
00  // 28 x100y33 CPE[8]
00  // 29 x100y33 CPE[9]
00  // 30 x100y34 CPE[0]
00  // 31 x100y34 CPE[1]
00  // 32 x100y34 CPE[2]
00  // 33 x100y34 CPE[3]
00  // 34 x100y34 CPE[4]
00  // 35 x100y34 CPE[5]
00  // 36 x100y34 CPE[6]
00  // 37 x100y34 CPE[7]
00  // 38 x100y34 CPE[8]
00  // 39 x100y34 CPE[9]
00  // 40 x99y33 INMUX plane 2,1
00  // 41 x99y33 INMUX plane 4,3
00  // 42 x99y33 INMUX plane 6,5
00  // 43 x99y33 INMUX plane 8,7
00  // 44 x99y33 INMUX plane 10,9
00  // 45 x99y33 INMUX plane 12,11
00  // 46 x99y34 INMUX plane 2,1
01  // 47 x99y34 INMUX plane 4,3
00  // 48 x99y34 INMUX plane 6,5
00  // 49 x99y34 INMUX plane 8,7
08  // 50 x99y34 INMUX plane 10,9
00  // 51 x99y34 INMUX plane 12,11
00  // 52 x100y33 INMUX plane 2,1
00  // 53 x100y33 INMUX plane 4,3
00  // 54 x100y33 INMUX plane 6,5
00  // 55 x100y33 INMUX plane 8,7
00  // 56 x100y33 INMUX plane 10,9
28  // 57 x100y33 INMUX plane 12,11
00  // 58 x100y34 INMUX plane 2,1
00  // 59 x100y34 INMUX plane 4,3
00  // 60 x100y34 INMUX plane 6,5
00  // 61 x100y34 INMUX plane 8,7
00  // 62 x100y34 INMUX plane 10,9
00  // 63 x100y34 INMUX plane 12,11
00  // 64 x100y34 SB_BIG plane 1
00  // 65 x100y34 SB_BIG plane 1
00  // 66 x100y34 SB_DRIVE plane 2,1
00  // 67 x100y34 SB_BIG plane 2
00  // 68 x100y34 SB_BIG plane 2
00  // 69 x100y34 SB_BIG plane 3
00  // 70 x100y34 SB_BIG plane 3
00  // 71 x100y34 SB_DRIVE plane 4,3
00  // 72 x100y34 SB_BIG plane 4
0E  // 73 x100y34 SB_BIG plane 4
00  // 74 x100y34 SB_BIG plane 5
00  // 75 x100y34 SB_BIG plane 5
00  // 76 x100y34 SB_DRIVE plane 6,5
00  // 77 x100y34 SB_BIG plane 6
00  // 78 x100y34 SB_BIG plane 6
00  // 79 x100y34 SB_BIG plane 7
00  // 80 x100y34 SB_BIG plane 7
00  // 81 x100y34 SB_DRIVE plane 8,7
00  // 82 x100y34 SB_BIG plane 8
00  // 83 x100y34 SB_BIG plane 8
00  // 84 x100y34 SB_BIG plane 9
00  // 85 x100y34 SB_BIG plane 9
00  // 86 x100y34 SB_DRIVE plane 10,9
01  // 87 x100y34 SB_BIG plane 10
03  // 88 x100y34 SB_BIG plane 10
00  // 89 x100y34 SB_BIG plane 11
00  // 90 x100y34 SB_BIG plane 11
00  // 91 x100y34 SB_DRIVE plane 12,11
00  // 92 x100y34 SB_BIG plane 12
00  // 93 x100y34 SB_BIG plane 12
00  // 94 x99y33 SB_SML plane 1
00  // 95 x99y33 SB_SML plane 2,1
00  // 96 x99y33 SB_SML plane 2
40  // 97 x99y33 SB_SML plane 3
00  // 98 x99y33 SB_SML plane 4,3
00  // 99 x99y33 SB_SML plane 4
00  // 100 x99y33 SB_SML plane 5
00  // 101 x99y33 SB_SML plane 6,5
00  // 102 x99y33 SB_SML plane 6
00  // 103 x99y33 SB_SML plane 7
00  // 104 x99y33 SB_SML plane 8,7
40  // 105 x99y33 SB_SML plane 8
00  // 106 x99y33 SB_SML plane 9
00  // 107 x99y33 SB_SML plane 10,9
06  // 108 x99y33 SB_SML plane 10
C5 // -- CRC low byte
28 // -- CRC high byte


// Config Latches on x101y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D15A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
11 // y_sel: 33
1C // -- CRC low byte
61 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D162
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x101y33 CPE[0]
00  //  1 x101y33 CPE[1]
00  //  2 x101y33 CPE[2]
00  //  3 x101y33 CPE[3]
00  //  4 x101y33 CPE[4]
00  //  5 x101y33 CPE[5]
00  //  6 x101y33 CPE[6]
00  //  7 x101y33 CPE[7]
00  //  8 x101y33 CPE[8]
00  //  9 x101y33 CPE[9]
00  // 10 x101y34 CPE[0]
00  // 11 x101y34 CPE[1]
00  // 12 x101y34 CPE[2]
00  // 13 x101y34 CPE[3]
00  // 14 x101y34 CPE[4]
00  // 15 x101y34 CPE[5]
00  // 16 x101y34 CPE[6]
00  // 17 x101y34 CPE[7]
00  // 18 x101y34 CPE[8]
00  // 19 x101y34 CPE[9]
00  // 20 x102y33 CPE[0]  _a453  C_///AND/D
00  // 21 x102y33 CPE[1]
00  // 22 x102y33 CPE[2]
00  // 23 x102y33 CPE[3]
00  // 24 x102y33 CPE[4]
00  // 25 x102y33 CPE[5]
00  // 26 x102y33 CPE[6]
00  // 27 x102y33 CPE[7]
00  // 28 x102y33 CPE[8]
00  // 29 x102y33 CPE[9]
00  // 30 x102y34 CPE[0]
00  // 31 x102y34 CPE[1]
00  // 32 x102y34 CPE[2]
00  // 33 x102y34 CPE[3]
00  // 34 x102y34 CPE[4]
00  // 35 x102y34 CPE[5]
00  // 36 x102y34 CPE[6]
00  // 37 x102y34 CPE[7]
00  // 38 x102y34 CPE[8]
00  // 39 x102y34 CPE[9]
00  // 40 x101y33 INMUX plane 2,1
00  // 41 x101y33 INMUX plane 4,3
00  // 42 x101y33 INMUX plane 6,5
00  // 43 x101y33 INMUX plane 8,7
00  // 44 x101y33 INMUX plane 10,9
00  // 45 x101y33 INMUX plane 12,11
00  // 46 x101y34 INMUX plane 2,1
00  // 47 x101y34 INMUX plane 4,3
00  // 48 x101y34 INMUX plane 6,5
00  // 49 x101y34 INMUX plane 8,7
00  // 50 x101y34 INMUX plane 10,9
08  // 51 x101y34 INMUX plane 12,11
01  // 52 x102y33 INMUX plane 2,1
10  // 53 x102y33 INMUX plane 4,3
00  // 54 x102y33 INMUX plane 6,5
00  // 55 x102y33 INMUX plane 8,7
28  // 56 x102y33 INMUX plane 10,9
00  // 57 x102y33 INMUX plane 12,11
00  // 58 x102y34 INMUX plane 2,1
00  // 59 x102y34 INMUX plane 4,3
00  // 60 x102y34 INMUX plane 6,5
00  // 61 x102y34 INMUX plane 8,7
00  // 62 x102y34 INMUX plane 10,9
00  // 63 x102y34 INMUX plane 12,11
00  // 64 x101y33 SB_BIG plane 1
00  // 65 x101y33 SB_BIG plane 1
00  // 66 x101y33 SB_DRIVE plane 2,1
00  // 67 x101y33 SB_BIG plane 2
00  // 68 x101y33 SB_BIG plane 2
48  // 69 x101y33 SB_BIG plane 3
02  // 70 x101y33 SB_BIG plane 3
08  // 71 x101y33 SB_DRIVE plane 4,3
00  // 72 x101y33 SB_BIG plane 4
00  // 73 x101y33 SB_BIG plane 4
00  // 74 x101y33 SB_BIG plane 5
00  // 75 x101y33 SB_BIG plane 5
00  // 76 x101y33 SB_DRIVE plane 6,5
00  // 77 x101y33 SB_BIG plane 6
00  // 78 x101y33 SB_BIG plane 6
48  // 79 x101y33 SB_BIG plane 7
12  // 80 x101y33 SB_BIG plane 7
00  // 81 x101y33 SB_DRIVE plane 8,7
00  // 82 x101y33 SB_BIG plane 8
00  // 83 x101y33 SB_BIG plane 8
89  // 84 x101y33 SB_BIG plane 9
01  // 85 x101y33 SB_BIG plane 9
00  // 86 x101y33 SB_DRIVE plane 10,9
00  // 87 x101y33 SB_BIG plane 10
00  // 88 x101y33 SB_BIG plane 10
00  // 89 x101y33 SB_BIG plane 11
00  // 90 x101y33 SB_BIG plane 11
00  // 91 x101y33 SB_DRIVE plane 12,11
C0  // 92 x101y33 SB_BIG plane 12
00  // 93 x101y33 SB_BIG plane 12
00  // 94 x102y34 SB_SML plane 1
00  // 95 x102y34 SB_SML plane 2,1
00  // 96 x102y34 SB_SML plane 2
A8  // 97 x102y34 SB_SML plane 3
02  // 98 x102y34 SB_SML plane 4,3
00  // 99 x102y34 SB_SML plane 4
00  // 100 x102y34 SB_SML plane 5
00  // 101 x102y34 SB_SML plane 6,5
00  // 102 x102y34 SB_SML plane 6
A8  // 103 x102y34 SB_SML plane 7
02  // 104 x102y34 SB_SML plane 8,7
80 // -- CRC low byte
36 // -- CRC high byte


// Config Latches on x103y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D1D1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
11 // y_sel: 33
14 // -- CRC low byte
2C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D1D9
64 // Length: 100
BF // -- CRC low byte
1D // -- CRC high byte
00  //  0 x103y33 CPE[0]
00  //  1 x103y33 CPE[1]
00  //  2 x103y33 CPE[2]
00  //  3 x103y33 CPE[3]
00  //  4 x103y33 CPE[4]
00  //  5 x103y33 CPE[5]
00  //  6 x103y33 CPE[6]
00  //  7 x103y33 CPE[7]
00  //  8 x103y33 CPE[8]
00  //  9 x103y33 CPE[9]
00  // 10 x103y34 CPE[0]
00  // 11 x103y34 CPE[1]
00  // 12 x103y34 CPE[2]
00  // 13 x103y34 CPE[3]
00  // 14 x103y34 CPE[4]
00  // 15 x103y34 CPE[5]
00  // 16 x103y34 CPE[6]
00  // 17 x103y34 CPE[7]
00  // 18 x103y34 CPE[8]
00  // 19 x103y34 CPE[9]
00  // 20 x104y33 CPE[0]
00  // 21 x104y33 CPE[1]
00  // 22 x104y33 CPE[2]
00  // 23 x104y33 CPE[3]
00  // 24 x104y33 CPE[4]
00  // 25 x104y33 CPE[5]
00  // 26 x104y33 CPE[6]
00  // 27 x104y33 CPE[7]
00  // 28 x104y33 CPE[8]
00  // 29 x104y33 CPE[9]
00  // 30 x104y34 CPE[0]
00  // 31 x104y34 CPE[1]
00  // 32 x104y34 CPE[2]
00  // 33 x104y34 CPE[3]
00  // 34 x104y34 CPE[4]
00  // 35 x104y34 CPE[5]
00  // 36 x104y34 CPE[6]
00  // 37 x104y34 CPE[7]
00  // 38 x104y34 CPE[8]
00  // 39 x104y34 CPE[9]
08  // 40 x103y33 INMUX plane 2,1
00  // 41 x103y33 INMUX plane 4,3
00  // 42 x103y33 INMUX plane 6,5
00  // 43 x103y33 INMUX plane 8,7
01  // 44 x103y33 INMUX plane 10,9
00  // 45 x103y33 INMUX plane 12,11
00  // 46 x103y34 INMUX plane 2,1
00  // 47 x103y34 INMUX plane 4,3
00  // 48 x103y34 INMUX plane 6,5
00  // 49 x103y34 INMUX plane 8,7
28  // 50 x103y34 INMUX plane 10,9
00  // 51 x103y34 INMUX plane 12,11
00  // 52 x104y33 INMUX plane 2,1
00  // 53 x104y33 INMUX plane 4,3
00  // 54 x104y33 INMUX plane 6,5
00  // 55 x104y33 INMUX plane 8,7
00  // 56 x104y33 INMUX plane 10,9
00  // 57 x104y33 INMUX plane 12,11
00  // 58 x104y34 INMUX plane 2,1
00  // 59 x104y34 INMUX plane 4,3
00  // 60 x104y34 INMUX plane 6,5
00  // 61 x104y34 INMUX plane 8,7
00  // 62 x104y34 INMUX plane 10,9
00  // 63 x104y34 INMUX plane 12,11
00  // 64 x104y34 SB_BIG plane 1
00  // 65 x104y34 SB_BIG plane 1
00  // 66 x104y34 SB_DRIVE plane 2,1
00  // 67 x104y34 SB_BIG plane 2
00  // 68 x104y34 SB_BIG plane 2
00  // 69 x104y34 SB_BIG plane 3
00  // 70 x104y34 SB_BIG plane 3
00  // 71 x104y34 SB_DRIVE plane 4,3
00  // 72 x104y34 SB_BIG plane 4
00  // 73 x104y34 SB_BIG plane 4
00  // 74 x104y34 SB_BIG plane 5
00  // 75 x104y34 SB_BIG plane 5
00  // 76 x104y34 SB_DRIVE plane 6,5
00  // 77 x104y34 SB_BIG plane 6
00  // 78 x104y34 SB_BIG plane 6
00  // 79 x104y34 SB_BIG plane 7
00  // 80 x104y34 SB_BIG plane 7
00  // 81 x104y34 SB_DRIVE plane 8,7
00  // 82 x104y34 SB_BIG plane 8
00  // 83 x104y34 SB_BIG plane 8
00  // 84 x104y34 SB_BIG plane 9
00  // 85 x104y34 SB_BIG plane 9
00  // 86 x104y34 SB_DRIVE plane 10,9
40  // 87 x104y34 SB_BIG plane 10
01  // 88 x104y34 SB_BIG plane 10
00  // 89 x104y34 SB_BIG plane 11
00  // 90 x104y34 SB_BIG plane 11
00  // 91 x104y34 SB_DRIVE plane 12,11
00  // 92 x104y34 SB_BIG plane 12
00  // 93 x104y34 SB_BIG plane 12
00  // 94 x103y33 SB_SML plane 1
00  // 95 x103y33 SB_SML plane 2,1
00  // 96 x103y33 SB_SML plane 2
00  // 97 x103y33 SB_SML plane 3
00  // 98 x103y33 SB_SML plane 4,3
10  // 99 x103y33 SB_SML plane 4
CC // -- CRC low byte
B3 // -- CRC high byte


// Config Latches on x105y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D243     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
11 // y_sel: 33
CC // -- CRC low byte
35 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D24B
4A // Length: 74
C3 // -- CRC low byte
D5 // -- CRC high byte
00  //  0 x105y33 CPE[0]
00  //  1 x105y33 CPE[1]
00  //  2 x105y33 CPE[2]
00  //  3 x105y33 CPE[3]
00  //  4 x105y33 CPE[4]
00  //  5 x105y33 CPE[5]
00  //  6 x105y33 CPE[6]
00  //  7 x105y33 CPE[7]
00  //  8 x105y33 CPE[8]
00  //  9 x105y33 CPE[9]
00  // 10 x105y34 CPE[0]
00  // 11 x105y34 CPE[1]
00  // 12 x105y34 CPE[2]
00  // 13 x105y34 CPE[3]
00  // 14 x105y34 CPE[4]
00  // 15 x105y34 CPE[5]
00  // 16 x105y34 CPE[6]
00  // 17 x105y34 CPE[7]
00  // 18 x105y34 CPE[8]
00  // 19 x105y34 CPE[9]
00  // 20 x106y33 CPE[0]
00  // 21 x106y33 CPE[1]
00  // 22 x106y33 CPE[2]
00  // 23 x106y33 CPE[3]
00  // 24 x106y33 CPE[4]
00  // 25 x106y33 CPE[5]
00  // 26 x106y33 CPE[6]
00  // 27 x106y33 CPE[7]
00  // 28 x106y33 CPE[8]
00  // 29 x106y33 CPE[9]
00  // 30 x106y34 CPE[0]
00  // 31 x106y34 CPE[1]
00  // 32 x106y34 CPE[2]
00  // 33 x106y34 CPE[3]
00  // 34 x106y34 CPE[4]
00  // 35 x106y34 CPE[5]
00  // 36 x106y34 CPE[6]
00  // 37 x106y34 CPE[7]
00  // 38 x106y34 CPE[8]
00  // 39 x106y34 CPE[9]
00  // 40 x105y33 INMUX plane 2,1
00  // 41 x105y33 INMUX plane 4,3
00  // 42 x105y33 INMUX plane 6,5
00  // 43 x105y33 INMUX plane 8,7
00  // 44 x105y33 INMUX plane 10,9
00  // 45 x105y33 INMUX plane 12,11
00  // 46 x105y34 INMUX plane 2,1
00  // 47 x105y34 INMUX plane 4,3
00  // 48 x105y34 INMUX plane 6,5
00  // 49 x105y34 INMUX plane 8,7
00  // 50 x105y34 INMUX plane 10,9
00  // 51 x105y34 INMUX plane 12,11
00  // 52 x106y33 INMUX plane 2,1
00  // 53 x106y33 INMUX plane 4,3
00  // 54 x106y33 INMUX plane 6,5
00  // 55 x106y33 INMUX plane 8,7
00  // 56 x106y33 INMUX plane 10,9
00  // 57 x106y33 INMUX plane 12,11
00  // 58 x106y34 INMUX plane 2,1
00  // 59 x106y34 INMUX plane 4,3
00  // 60 x106y34 INMUX plane 6,5
00  // 61 x106y34 INMUX plane 8,7
00  // 62 x106y34 INMUX plane 10,9
00  // 63 x106y34 INMUX plane 12,11
00  // 64 x105y33 SB_BIG plane 1
00  // 65 x105y33 SB_BIG plane 1
00  // 66 x105y33 SB_DRIVE plane 2,1
00  // 67 x105y33 SB_BIG plane 2
00  // 68 x105y33 SB_BIG plane 2
00  // 69 x105y33 SB_BIG plane 3
00  // 70 x105y33 SB_BIG plane 3
00  // 71 x105y33 SB_DRIVE plane 4,3
00  // 72 x105y33 SB_BIG plane 4
0E  // 73 x105y33 SB_BIG plane 4
0A // -- CRC low byte
19 // -- CRC high byte


// Config Latches on x107y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D29B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
11 // y_sel: 33
A4 // -- CRC low byte
1F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D2A3
2D // Length: 45
7A // -- CRC low byte
C2 // -- CRC high byte
00  //  0 x107y33 CPE[0]
00  //  1 x107y33 CPE[1]
00  //  2 x107y33 CPE[2]
00  //  3 x107y33 CPE[3]
00  //  4 x107y33 CPE[4]
00  //  5 x107y33 CPE[5]
00  //  6 x107y33 CPE[6]
00  //  7 x107y33 CPE[7]
00  //  8 x107y33 CPE[8]
00  //  9 x107y33 CPE[9]
00  // 10 x107y34 CPE[0]
00  // 11 x107y34 CPE[1]
00  // 12 x107y34 CPE[2]
00  // 13 x107y34 CPE[3]
00  // 14 x107y34 CPE[4]
00  // 15 x107y34 CPE[5]
00  // 16 x107y34 CPE[6]
00  // 17 x107y34 CPE[7]
00  // 18 x107y34 CPE[8]
00  // 19 x107y34 CPE[9]
00  // 20 x108y33 CPE[0]
00  // 21 x108y33 CPE[1]
00  // 22 x108y33 CPE[2]
00  // 23 x108y33 CPE[3]
00  // 24 x108y33 CPE[4]
00  // 25 x108y33 CPE[5]
00  // 26 x108y33 CPE[6]
00  // 27 x108y33 CPE[7]
00  // 28 x108y33 CPE[8]
00  // 29 x108y33 CPE[9]
00  // 30 x108y34 CPE[0]
00  // 31 x108y34 CPE[1]
00  // 32 x108y34 CPE[2]
00  // 33 x108y34 CPE[3]
00  // 34 x108y34 CPE[4]
00  // 35 x108y34 CPE[5]
00  // 36 x108y34 CPE[6]
00  // 37 x108y34 CPE[7]
00  // 38 x108y34 CPE[8]
00  // 39 x108y34 CPE[9]
00  // 40 x107y33 INMUX plane 2,1
00  // 41 x107y33 INMUX plane 4,3
00  // 42 x107y33 INMUX plane 6,5
00  // 43 x107y33 INMUX plane 8,7
08  // 44 x107y33 INMUX plane 10,9
CB // -- CRC low byte
63 // -- CRC high byte


// Config Latches on x109y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D2D6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
11 // y_sel: 33
7C // -- CRC low byte
06 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D2DE
2C // Length: 44
F3 // -- CRC low byte
D3 // -- CRC high byte
00  //  0 x109y33 CPE[0]
00  //  1 x109y33 CPE[1]
00  //  2 x109y33 CPE[2]
00  //  3 x109y33 CPE[3]
00  //  4 x109y33 CPE[4]
00  //  5 x109y33 CPE[5]
00  //  6 x109y33 CPE[6]
00  //  7 x109y33 CPE[7]
00  //  8 x109y33 CPE[8]
00  //  9 x109y33 CPE[9]
00  // 10 x109y34 CPE[0]
00  // 11 x109y34 CPE[1]
00  // 12 x109y34 CPE[2]
00  // 13 x109y34 CPE[3]
00  // 14 x109y34 CPE[4]
00  // 15 x109y34 CPE[5]
00  // 16 x109y34 CPE[6]
00  // 17 x109y34 CPE[7]
00  // 18 x109y34 CPE[8]
00  // 19 x109y34 CPE[9]
00  // 20 x110y33 CPE[0]
00  // 21 x110y33 CPE[1]
00  // 22 x110y33 CPE[2]
00  // 23 x110y33 CPE[3]
00  // 24 x110y33 CPE[4]
00  // 25 x110y33 CPE[5]
00  // 26 x110y33 CPE[6]
00  // 27 x110y33 CPE[7]
00  // 28 x110y33 CPE[8]
00  // 29 x110y33 CPE[9]
00  // 30 x110y34 CPE[0]
00  // 31 x110y34 CPE[1]
00  // 32 x110y34 CPE[2]
00  // 33 x110y34 CPE[3]
00  // 34 x110y34 CPE[4]
00  // 35 x110y34 CPE[5]
00  // 36 x110y34 CPE[6]
00  // 37 x110y34 CPE[7]
00  // 38 x110y34 CPE[8]
00  // 39 x110y34 CPE[9]
08  // 40 x109y33 INMUX plane 2,1
01  // 41 x109y33 INMUX plane 4,3
08  // 42 x109y33 INMUX plane 6,5
08  // 43 x109y33 INMUX plane 8,7
63 // -- CRC low byte
FF // -- CRC high byte


// Config Latches on x115y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D310     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3A // x_sel: 115
11 // y_sel: 33
04 // -- CRC low byte
B6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D318
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x115y33 CPE[0]
00  //  1 x115y33 CPE[1]
00  //  2 x115y33 CPE[2]
00  //  3 x115y33 CPE[3]
00  //  4 x115y33 CPE[4]
00  //  5 x115y33 CPE[5]
00  //  6 x115y33 CPE[6]
00  //  7 x115y33 CPE[7]
00  //  8 x115y33 CPE[8]
00  //  9 x115y33 CPE[9]
00  // 10 x115y34 CPE[0]
00  // 11 x115y34 CPE[1]
00  // 12 x115y34 CPE[2]
00  // 13 x115y34 CPE[3]
00  // 14 x115y34 CPE[4]
00  // 15 x115y34 CPE[5]
00  // 16 x115y34 CPE[6]
00  // 17 x115y34 CPE[7]
00  // 18 x115y34 CPE[8]
00  // 19 x115y34 CPE[9]
00  // 20 x116y33 CPE[0]
00  // 21 x116y33 CPE[1]
00  // 22 x116y33 CPE[2]
00  // 23 x116y33 CPE[3]
00  // 24 x116y33 CPE[4]
00  // 25 x116y33 CPE[5]
00  // 26 x116y33 CPE[6]
00  // 27 x116y33 CPE[7]
00  // 28 x116y33 CPE[8]
00  // 29 x116y33 CPE[9]
00  // 30 x116y34 CPE[0]
00  // 31 x116y34 CPE[1]
00  // 32 x116y34 CPE[2]
00  // 33 x116y34 CPE[3]
00  // 34 x116y34 CPE[4]
00  // 35 x116y34 CPE[5]
00  // 36 x116y34 CPE[6]
00  // 37 x116y34 CPE[7]
00  // 38 x116y34 CPE[8]
00  // 39 x116y34 CPE[9]
00  // 40 x115y33 INMUX plane 2,1
00  // 41 x115y33 INMUX plane 4,3
00  // 42 x115y33 INMUX plane 6,5
00  // 43 x115y33 INMUX plane 8,7
00  // 44 x115y33 INMUX plane 10,9
00  // 45 x115y33 INMUX plane 12,11
00  // 46 x115y34 INMUX plane 2,1
00  // 47 x115y34 INMUX plane 4,3
00  // 48 x115y34 INMUX plane 6,5
00  // 49 x115y34 INMUX plane 8,7
00  // 50 x115y34 INMUX plane 10,9
00  // 51 x115y34 INMUX plane 12,11
00  // 52 x116y33 INMUX plane 2,1
00  // 53 x116y33 INMUX plane 4,3
00  // 54 x116y33 INMUX plane 6,5
00  // 55 x116y33 INMUX plane 8,7
00  // 56 x116y33 INMUX plane 10,9
00  // 57 x116y33 INMUX plane 12,11
00  // 58 x116y34 INMUX plane 2,1
00  // 59 x116y34 INMUX plane 4,3
00  // 60 x116y34 INMUX plane 6,5
00  // 61 x116y34 INMUX plane 8,7
00  // 62 x116y34 INMUX plane 10,9
00  // 63 x116y34 INMUX plane 12,11
00  // 64 x116y34 SB_BIG plane 1
00  // 65 x116y34 SB_BIG plane 1
00  // 66 x116y34 SB_DRIVE plane 2,1
00  // 67 x116y34 SB_BIG plane 2
00  // 68 x116y34 SB_BIG plane 2
00  // 69 x116y34 SB_BIG plane 3
00  // 70 x116y34 SB_BIG plane 3
10  // 71 x116y34 SB_DRIVE plane 4,3
CA // -- CRC low byte
BF // -- CRC high byte


// Config Latches on x119y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D366     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3C // x_sel: 119
11 // y_sel: 33
D4 // -- CRC low byte
E2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D36E
4A // Length: 74
C3 // -- CRC low byte
D5 // -- CRC high byte
00  //  0 x119y33 CPE[0]
00  //  1 x119y33 CPE[1]
00  //  2 x119y33 CPE[2]
00  //  3 x119y33 CPE[3]
00  //  4 x119y33 CPE[4]
00  //  5 x119y33 CPE[5]
00  //  6 x119y33 CPE[6]
00  //  7 x119y33 CPE[7]
00  //  8 x119y33 CPE[8]
00  //  9 x119y33 CPE[9]
00  // 10 x119y34 CPE[0]
00  // 11 x119y34 CPE[1]
00  // 12 x119y34 CPE[2]
00  // 13 x119y34 CPE[3]
00  // 14 x119y34 CPE[4]
00  // 15 x119y34 CPE[5]
00  // 16 x119y34 CPE[6]
00  // 17 x119y34 CPE[7]
00  // 18 x119y34 CPE[8]
00  // 19 x119y34 CPE[9]
00  // 20 x120y33 CPE[0]
00  // 21 x120y33 CPE[1]
00  // 22 x120y33 CPE[2]
00  // 23 x120y33 CPE[3]
00  // 24 x120y33 CPE[4]
00  // 25 x120y33 CPE[5]
00  // 26 x120y33 CPE[6]
00  // 27 x120y33 CPE[7]
00  // 28 x120y33 CPE[8]
00  // 29 x120y33 CPE[9]
00  // 30 x120y34 CPE[0]
00  // 31 x120y34 CPE[1]
00  // 32 x120y34 CPE[2]
00  // 33 x120y34 CPE[3]
00  // 34 x120y34 CPE[4]
00  // 35 x120y34 CPE[5]
00  // 36 x120y34 CPE[6]
00  // 37 x120y34 CPE[7]
00  // 38 x120y34 CPE[8]
00  // 39 x120y34 CPE[9]
00  // 40 x119y33 INMUX plane 2,1
00  // 41 x119y33 INMUX plane 4,3
00  // 42 x119y33 INMUX plane 6,5
00  // 43 x119y33 INMUX plane 8,7
00  // 44 x119y33 INMUX plane 10,9
00  // 45 x119y33 INMUX plane 12,11
00  // 46 x119y34 INMUX plane 2,1
00  // 47 x119y34 INMUX plane 4,3
00  // 48 x119y34 INMUX plane 6,5
00  // 49 x119y34 INMUX plane 8,7
00  // 50 x119y34 INMUX plane 10,9
00  // 51 x119y34 INMUX plane 12,11
00  // 52 x120y33 INMUX plane 2,1
00  // 53 x120y33 INMUX plane 4,3
00  // 54 x120y33 INMUX plane 6,5
00  // 55 x120y33 INMUX plane 8,7
00  // 56 x120y33 INMUX plane 10,9
00  // 57 x120y33 INMUX plane 12,11
00  // 58 x120y34 INMUX plane 2,1
00  // 59 x120y34 INMUX plane 4,3
00  // 60 x120y34 INMUX plane 6,5
00  // 61 x120y34 INMUX plane 8,7
00  // 62 x120y34 INMUX plane 10,9
00  // 63 x120y34 INMUX plane 12,11
00  // 64 x120y34 SB_BIG plane 1
00  // 65 x120y34 SB_BIG plane 1
00  // 66 x120y34 SB_DRIVE plane 2,1
00  // 67 x120y34 SB_BIG plane 2
00  // 68 x120y34 SB_BIG plane 2
00  // 69 x120y34 SB_BIG plane 3
00  // 70 x120y34 SB_BIG plane 3
00  // 71 x120y34 SB_DRIVE plane 4,3
00  // 72 x120y34 SB_BIG plane 4
04  // 73 x120y34 SB_BIG plane 4
50 // -- CRC low byte
B6 // -- CRC high byte


// Config Latches on x121y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D3BE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3D // x_sel: 121
11 // y_sel: 33
0C // -- CRC low byte
FB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D3C6
64 // Length: 100
BF // -- CRC low byte
1D // -- CRC high byte
00  //  0 x121y33 CPE[0]
00  //  1 x121y33 CPE[1]
00  //  2 x121y33 CPE[2]
00  //  3 x121y33 CPE[3]
00  //  4 x121y33 CPE[4]
00  //  5 x121y33 CPE[5]
00  //  6 x121y33 CPE[6]
00  //  7 x121y33 CPE[7]
00  //  8 x121y33 CPE[8]
00  //  9 x121y33 CPE[9]
00  // 10 x121y34 CPE[0]
00  // 11 x121y34 CPE[1]
00  // 12 x121y34 CPE[2]
00  // 13 x121y34 CPE[3]
00  // 14 x121y34 CPE[4]
00  // 15 x121y34 CPE[5]
00  // 16 x121y34 CPE[6]
00  // 17 x121y34 CPE[7]
00  // 18 x121y34 CPE[8]
00  // 19 x121y34 CPE[9]
00  // 20 x122y33 CPE[0]
00  // 21 x122y33 CPE[1]
00  // 22 x122y33 CPE[2]
00  // 23 x122y33 CPE[3]
00  // 24 x122y33 CPE[4]
00  // 25 x122y33 CPE[5]
00  // 26 x122y33 CPE[6]
00  // 27 x122y33 CPE[7]
00  // 28 x122y33 CPE[8]
00  // 29 x122y33 CPE[9]
00  // 30 x122y34 CPE[0]
00  // 31 x122y34 CPE[1]
00  // 32 x122y34 CPE[2]
00  // 33 x122y34 CPE[3]
00  // 34 x122y34 CPE[4]
00  // 35 x122y34 CPE[5]
00  // 36 x122y34 CPE[6]
00  // 37 x122y34 CPE[7]
00  // 38 x122y34 CPE[8]
00  // 39 x122y34 CPE[9]
00  // 40 x121y33 INMUX plane 2,1
00  // 41 x121y33 INMUX plane 4,3
00  // 42 x121y33 INMUX plane 6,5
00  // 43 x121y33 INMUX plane 8,7
00  // 44 x121y33 INMUX plane 10,9
00  // 45 x121y33 INMUX plane 12,11
00  // 46 x121y34 INMUX plane 2,1
00  // 47 x121y34 INMUX plane 4,3
00  // 48 x121y34 INMUX plane 6,5
00  // 49 x121y34 INMUX plane 8,7
00  // 50 x121y34 INMUX plane 10,9
00  // 51 x121y34 INMUX plane 12,11
00  // 52 x122y33 INMUX plane 2,1
00  // 53 x122y33 INMUX plane 4,3
00  // 54 x122y33 INMUX plane 6,5
00  // 55 x122y33 INMUX plane 8,7
00  // 56 x122y33 INMUX plane 10,9
00  // 57 x122y33 INMUX plane 12,11
00  // 58 x122y34 INMUX plane 2,1
00  // 59 x122y34 INMUX plane 4,3
00  // 60 x122y34 INMUX plane 6,5
00  // 61 x122y34 INMUX plane 8,7
00  // 62 x122y34 INMUX plane 10,9
00  // 63 x122y34 INMUX plane 12,11
00  // 64 x121y33 SB_BIG plane 1
00  // 65 x121y33 SB_BIG plane 1
00  // 66 x121y33 SB_DRIVE plane 2,1
00  // 67 x121y33 SB_BIG plane 2
00  // 68 x121y33 SB_BIG plane 2
00  // 69 x121y33 SB_BIG plane 3
00  // 70 x121y33 SB_BIG plane 3
10  // 71 x121y33 SB_DRIVE plane 4,3
00  // 72 x121y33 SB_BIG plane 4
00  // 73 x121y33 SB_BIG plane 4
00  // 74 x121y33 SB_BIG plane 5
00  // 75 x121y33 SB_BIG plane 5
00  // 76 x121y33 SB_DRIVE plane 6,5
00  // 77 x121y33 SB_BIG plane 6
00  // 78 x121y33 SB_BIG plane 6
00  // 79 x121y33 SB_BIG plane 7
00  // 80 x121y33 SB_BIG plane 7
00  // 81 x121y33 SB_DRIVE plane 8,7
00  // 82 x121y33 SB_BIG plane 8
00  // 83 x121y33 SB_BIG plane 8
00  // 84 x121y33 SB_BIG plane 9
00  // 85 x121y33 SB_BIG plane 9
00  // 86 x121y33 SB_DRIVE plane 10,9
00  // 87 x121y33 SB_BIG plane 10
00  // 88 x121y33 SB_BIG plane 10
00  // 89 x121y33 SB_BIG plane 11
00  // 90 x121y33 SB_BIG plane 11
00  // 91 x121y33 SB_DRIVE plane 12,11
00  // 92 x121y33 SB_BIG plane 12
00  // 93 x121y33 SB_BIG plane 12
00  // 94 x122y34 SB_SML plane 1
00  // 95 x122y34 SB_SML plane 2,1
00  // 96 x122y34 SB_SML plane 2
00  // 97 x122y34 SB_SML plane 3
40  // 98 x122y34 SB_SML plane 4,3
08  // 99 x122y34 SB_SML plane 4
B5 // -- CRC low byte
63 // -- CRC high byte


// Config Latches on x125y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D430     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3F // x_sel: 125
11 // y_sel: 33
BC // -- CRC low byte
C8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D438
4A // Length: 74
C3 // -- CRC low byte
D5 // -- CRC high byte
00  //  0 x125y33 CPE[0]
00  //  1 x125y33 CPE[1]
00  //  2 x125y33 CPE[2]
00  //  3 x125y33 CPE[3]
00  //  4 x125y33 CPE[4]
00  //  5 x125y33 CPE[5]
00  //  6 x125y33 CPE[6]
00  //  7 x125y33 CPE[7]
00  //  8 x125y33 CPE[8]
00  //  9 x125y33 CPE[9]
00  // 10 x125y34 CPE[0]
00  // 11 x125y34 CPE[1]
00  // 12 x125y34 CPE[2]
00  // 13 x125y34 CPE[3]
00  // 14 x125y34 CPE[4]
00  // 15 x125y34 CPE[5]
00  // 16 x125y34 CPE[6]
00  // 17 x125y34 CPE[7]
00  // 18 x125y34 CPE[8]
00  // 19 x125y34 CPE[9]
00  // 20 x126y33 CPE[0]
00  // 21 x126y33 CPE[1]
00  // 22 x126y33 CPE[2]
00  // 23 x126y33 CPE[3]
00  // 24 x126y33 CPE[4]
00  // 25 x126y33 CPE[5]
00  // 26 x126y33 CPE[6]
00  // 27 x126y33 CPE[7]
00  // 28 x126y33 CPE[8]
00  // 29 x126y33 CPE[9]
00  // 30 x126y34 CPE[0]
00  // 31 x126y34 CPE[1]
00  // 32 x126y34 CPE[2]
00  // 33 x126y34 CPE[3]
00  // 34 x126y34 CPE[4]
00  // 35 x126y34 CPE[5]
00  // 36 x126y34 CPE[6]
00  // 37 x126y34 CPE[7]
00  // 38 x126y34 CPE[8]
00  // 39 x126y34 CPE[9]
00  // 40 x125y33 INMUX plane 2,1
00  // 41 x125y33 INMUX plane 4,3
00  // 42 x125y33 INMUX plane 6,5
00  // 43 x125y33 INMUX plane 8,7
00  // 44 x125y33 INMUX plane 10,9
00  // 45 x125y33 INMUX plane 12,11
00  // 46 x125y34 INMUX plane 2,1
00  // 47 x125y34 INMUX plane 4,3
00  // 48 x125y34 INMUX plane 6,5
00  // 49 x125y34 INMUX plane 8,7
00  // 50 x125y34 INMUX plane 10,9
00  // 51 x125y34 INMUX plane 12,11
00  // 52 x126y33 INMUX plane 2,1
00  // 53 x126y33 INMUX plane 4,3
00  // 54 x126y33 INMUX plane 6,5
00  // 55 x126y33 INMUX plane 8,7
00  // 56 x126y33 INMUX plane 10,9
00  // 57 x126y33 INMUX plane 12,11
00  // 58 x126y34 INMUX plane 2,1
00  // 59 x126y34 INMUX plane 4,3
00  // 60 x126y34 INMUX plane 6,5
00  // 61 x126y34 INMUX plane 8,7
00  // 62 x126y34 INMUX plane 10,9
00  // 63 x126y34 INMUX plane 12,11
00  // 64 x125y33 SB_BIG plane 1
00  // 65 x125y33 SB_BIG plane 1
00  // 66 x125y33 SB_DRIVE plane 2,1
00  // 67 x125y33 SB_BIG plane 2
00  // 68 x125y33 SB_BIG plane 2
00  // 69 x125y33 SB_BIG plane 3
00  // 70 x125y33 SB_BIG plane 3
00  // 71 x125y33 SB_DRIVE plane 4,3
81  // 72 x125y33 SB_BIG plane 4
03  // 73 x125y33 SB_BIG plane 4
FB // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x161y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D488     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
11 // y_sel: 33
F9 // -- CRC low byte
37 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D490
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y33
00  // 14 right_edge_EN1 at x163y33
00  // 15 right_edge_EN2 at x163y33
00  // 16 right_edge_EN0 at x163y34
00  // 17 right_edge_EN1 at x163y34
00  // 18 right_edge_EN2 at x163y34
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y33 SB_BIG plane 1
12  // 65 x161y33 SB_BIG plane 1
00  // 66 x161y33 SB_DRIVE plane 2,1
48  // 67 x161y33 SB_BIG plane 2
12  // 68 x161y33 SB_BIG plane 2
48  // 69 x161y33 SB_BIG plane 3
12  // 70 x161y33 SB_BIG plane 3
00  // 71 x161y33 SB_DRIVE plane 4,3
48  // 72 x161y33 SB_BIG plane 4
12  // 73 x161y33 SB_BIG plane 4
48  // 74 x161y33 SB_BIG plane 5
12  // 75 x161y33 SB_BIG plane 5
00  // 76 x161y33 SB_DRIVE plane 6,5
48  // 77 x161y33 SB_BIG plane 6
12  // 78 x161y33 SB_BIG plane 6
48  // 79 x161y33 SB_BIG plane 7
12  // 80 x161y33 SB_BIG plane 7
00  // 81 x161y33 SB_DRIVE plane 8,7
48  // 82 x161y33 SB_BIG plane 8
12  // 83 x161y33 SB_BIG plane 8
48  // 84 x161y33 SB_BIG plane 9
12  // 85 x161y33 SB_BIG plane 9
00  // 86 x161y33 SB_DRIVE plane 10,9
48  // 87 x161y33 SB_BIG plane 10
12  // 88 x161y33 SB_BIG plane 10
48  // 89 x161y33 SB_BIG plane 11
12  // 90 x161y33 SB_BIG plane 11
00  // 91 x161y33 SB_DRIVE plane 12,11
48  // 92 x161y33 SB_BIG plane 12
12  // 93 x161y33 SB_BIG plane 12
A8  // 94 x162y34 SB_SML plane 1
82  // 95 x162y34 SB_SML plane 2,1
2A  // 96 x162y34 SB_SML plane 2
A8  // 97 x162y34 SB_SML plane 3
82  // 98 x162y34 SB_SML plane 4,3
2A  // 99 x162y34 SB_SML plane 4
A8  // 100 x162y34 SB_SML plane 5
82  // 101 x162y34 SB_SML plane 6,5
2A  // 102 x162y34 SB_SML plane 6
A8  // 103 x162y34 SB_SML plane 7
82  // 104 x162y34 SB_SML plane 8,7
2A  // 105 x162y34 SB_SML plane 8
A8  // 106 x162y34 SB_SML plane 9
82  // 107 x162y34 SB_SML plane 10,9
2A  // 108 x162y34 SB_SML plane 10
A8  // 109 x162y34 SB_SML plane 11
82  // 110 x162y34 SB_SML plane 12,11
2A  // 111 x162y34 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y35
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D506     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
12 // y_sel: 35
4D // -- CRC low byte
CF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D50E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y35
00  // 14 left_edge_EN1 at x-2y35
00  // 15 left_edge_EN2 at x-2y35
00  // 16 left_edge_EN0 at x-2y36
00  // 17 left_edge_EN1 at x-2y36
00  // 18 left_edge_EN2 at x-2y36
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y35 SB_BIG plane 1
12  // 65 x-1y35 SB_BIG plane 1
00  // 66 x-1y35 SB_DRIVE plane 2,1
48  // 67 x-1y35 SB_BIG plane 2
12  // 68 x-1y35 SB_BIG plane 2
48  // 69 x-1y35 SB_BIG plane 3
12  // 70 x-1y35 SB_BIG plane 3
00  // 71 x-1y35 SB_DRIVE plane 4,3
48  // 72 x-1y35 SB_BIG plane 4
12  // 73 x-1y35 SB_BIG plane 4
48  // 74 x-1y35 SB_BIG plane 5
52  // 75 x-1y35 SB_BIG plane 5
08  // 76 x-1y35 SB_DRIVE plane 6,5
48  // 77 x-1y35 SB_BIG plane 6
12  // 78 x-1y35 SB_BIG plane 6
48  // 79 x-1y35 SB_BIG plane 7
12  // 80 x-1y35 SB_BIG plane 7
00  // 81 x-1y35 SB_DRIVE plane 8,7
48  // 82 x-1y35 SB_BIG plane 8
12  // 83 x-1y35 SB_BIG plane 8
48  // 84 x-1y35 SB_BIG plane 9
12  // 85 x-1y35 SB_BIG plane 9
00  // 86 x-1y35 SB_DRIVE plane 10,9
48  // 87 x-1y35 SB_BIG plane 10
12  // 88 x-1y35 SB_BIG plane 10
48  // 89 x-1y35 SB_BIG plane 11
12  // 90 x-1y35 SB_BIG plane 11
00  // 91 x-1y35 SB_DRIVE plane 12,11
48  // 92 x-1y35 SB_BIG plane 12
12  // 93 x-1y35 SB_BIG plane 12
A8  // 94 x0y36 SB_SML plane 1
82  // 95 x0y36 SB_SML plane 2,1
2A  // 96 x0y36 SB_SML plane 2
A8  // 97 x0y36 SB_SML plane 3
82  // 98 x0y36 SB_SML plane 4,3
2A  // 99 x0y36 SB_SML plane 4
A8  // 100 x0y36 SB_SML plane 5
82  // 101 x0y36 SB_SML plane 6,5
2A  // 102 x0y36 SB_SML plane 6
A8  // 103 x0y36 SB_SML plane 7
82  // 104 x0y36 SB_SML plane 8,7
2A  // 105 x0y36 SB_SML plane 8
A8  // 106 x0y36 SB_SML plane 9
82  // 107 x0y36 SB_SML plane 10,9
2A  // 108 x0y36 SB_SML plane 10
A8  // 109 x0y36 SB_SML plane 11
82  // 110 x0y36 SB_SML plane 12,11
2A  // 111 x0y36 SB_SML plane 12
28 // -- CRC low byte
7D // -- CRC high byte


// Config Latches on x99y35
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D584     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
12 // y_sel: 35
5F // -- CRC low byte
4A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D58C
54 // Length: 84
3C // -- CRC low byte
2C // -- CRC high byte
00  //  0 x99y35 CPE[0]
00  //  1 x99y35 CPE[1]
00  //  2 x99y35 CPE[2]
00  //  3 x99y35 CPE[3]
00  //  4 x99y35 CPE[4]
00  //  5 x99y35 CPE[5]
00  //  6 x99y35 CPE[6]
00  //  7 x99y35 CPE[7]
00  //  8 x99y35 CPE[8]
00  //  9 x99y35 CPE[9]
00  // 10 x99y36 CPE[0]
00  // 11 x99y36 CPE[1]
00  // 12 x99y36 CPE[2]
00  // 13 x99y36 CPE[3]
00  // 14 x99y36 CPE[4]
00  // 15 x99y36 CPE[5]
00  // 16 x99y36 CPE[6]
00  // 17 x99y36 CPE[7]
00  // 18 x99y36 CPE[8]
00  // 19 x99y36 CPE[9]
00  // 20 x100y35 CPE[0]
00  // 21 x100y35 CPE[1]
00  // 22 x100y35 CPE[2]
00  // 23 x100y35 CPE[3]
00  // 24 x100y35 CPE[4]
00  // 25 x100y35 CPE[5]
00  // 26 x100y35 CPE[6]
00  // 27 x100y35 CPE[7]
00  // 28 x100y35 CPE[8]
00  // 29 x100y35 CPE[9]
00  // 30 x100y36 CPE[0]
00  // 31 x100y36 CPE[1]
00  // 32 x100y36 CPE[2]
00  // 33 x100y36 CPE[3]
00  // 34 x100y36 CPE[4]
00  // 35 x100y36 CPE[5]
00  // 36 x100y36 CPE[6]
00  // 37 x100y36 CPE[7]
00  // 38 x100y36 CPE[8]
00  // 39 x100y36 CPE[9]
00  // 40 x99y35 INMUX plane 2,1
00  // 41 x99y35 INMUX plane 4,3
00  // 42 x99y35 INMUX plane 6,5
00  // 43 x99y35 INMUX plane 8,7
00  // 44 x99y35 INMUX plane 10,9
00  // 45 x99y35 INMUX plane 12,11
00  // 46 x99y36 INMUX plane 2,1
00  // 47 x99y36 INMUX plane 4,3
00  // 48 x99y36 INMUX plane 6,5
00  // 49 x99y36 INMUX plane 8,7
00  // 50 x99y36 INMUX plane 10,9
00  // 51 x99y36 INMUX plane 12,11
00  // 52 x100y35 INMUX plane 2,1
00  // 53 x100y35 INMUX plane 4,3
00  // 54 x100y35 INMUX plane 6,5
00  // 55 x100y35 INMUX plane 8,7
00  // 56 x100y35 INMUX plane 10,9
00  // 57 x100y35 INMUX plane 12,11
00  // 58 x100y36 INMUX plane 2,1
00  // 59 x100y36 INMUX plane 4,3
00  // 60 x100y36 INMUX plane 6,5
00  // 61 x100y36 INMUX plane 8,7
00  // 62 x100y36 INMUX plane 10,9
00  // 63 x100y36 INMUX plane 12,11
00  // 64 x99y35 SB_BIG plane 1
00  // 65 x99y35 SB_BIG plane 1
00  // 66 x99y35 SB_DRIVE plane 2,1
00  // 67 x99y35 SB_BIG plane 2
00  // 68 x99y35 SB_BIG plane 2
00  // 69 x99y35 SB_BIG plane 3
00  // 70 x99y35 SB_BIG plane 3
00  // 71 x99y35 SB_DRIVE plane 4,3
00  // 72 x99y35 SB_BIG plane 4
00  // 73 x99y35 SB_BIG plane 4
00  // 74 x99y35 SB_BIG plane 5
00  // 75 x99y35 SB_BIG plane 5
00  // 76 x99y35 SB_DRIVE plane 6,5
00  // 77 x99y35 SB_BIG plane 6
00  // 78 x99y35 SB_BIG plane 6
00  // 79 x99y35 SB_BIG plane 7
00  // 80 x99y35 SB_BIG plane 7
00  // 81 x99y35 SB_DRIVE plane 8,7
00  // 82 x99y35 SB_BIG plane 8
60  // 83 x99y35 SB_BIG plane 8
67 // -- CRC low byte
B5 // -- CRC high byte


// Config Latches on x103y35
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D5E6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
12 // y_sel: 35
8F // -- CRC low byte
1E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D5EE
39 // Length: 57
DF // -- CRC low byte
94 // -- CRC high byte
00  //  0 x103y35 CPE[0]
00  //  1 x103y35 CPE[1]
00  //  2 x103y35 CPE[2]
00  //  3 x103y35 CPE[3]
00  //  4 x103y35 CPE[4]
00  //  5 x103y35 CPE[5]
00  //  6 x103y35 CPE[6]
00  //  7 x103y35 CPE[7]
00  //  8 x103y35 CPE[8]
00  //  9 x103y35 CPE[9]
00  // 10 x103y36 CPE[0]
00  // 11 x103y36 CPE[1]
00  // 12 x103y36 CPE[2]
00  // 13 x103y36 CPE[3]
00  // 14 x103y36 CPE[4]
00  // 15 x103y36 CPE[5]
00  // 16 x103y36 CPE[6]
00  // 17 x103y36 CPE[7]
00  // 18 x103y36 CPE[8]
00  // 19 x103y36 CPE[9]
00  // 20 x104y35 CPE[0]
00  // 21 x104y35 CPE[1]
00  // 22 x104y35 CPE[2]
00  // 23 x104y35 CPE[3]
00  // 24 x104y35 CPE[4]
00  // 25 x104y35 CPE[5]
00  // 26 x104y35 CPE[6]
00  // 27 x104y35 CPE[7]
00  // 28 x104y35 CPE[8]
00  // 29 x104y35 CPE[9]
00  // 30 x104y36 CPE[0]
00  // 31 x104y36 CPE[1]
00  // 32 x104y36 CPE[2]
00  // 33 x104y36 CPE[3]
00  // 34 x104y36 CPE[4]
00  // 35 x104y36 CPE[5]
00  // 36 x104y36 CPE[6]
00  // 37 x104y36 CPE[7]
00  // 38 x104y36 CPE[8]
00  // 39 x104y36 CPE[9]
00  // 40 x103y35 INMUX plane 2,1
00  // 41 x103y35 INMUX plane 4,3
00  // 42 x103y35 INMUX plane 6,5
00  // 43 x103y35 INMUX plane 8,7
00  // 44 x103y35 INMUX plane 10,9
00  // 45 x103y35 INMUX plane 12,11
00  // 46 x103y36 INMUX plane 2,1
00  // 47 x103y36 INMUX plane 4,3
00  // 48 x103y36 INMUX plane 6,5
00  // 49 x103y36 INMUX plane 8,7
00  // 50 x103y36 INMUX plane 10,9
00  // 51 x103y36 INMUX plane 12,11
00  // 52 x104y35 INMUX plane 2,1
00  // 53 x104y35 INMUX plane 4,3
00  // 54 x104y35 INMUX plane 6,5
00  // 55 x104y35 INMUX plane 8,7
08  // 56 x104y35 INMUX plane 10,9
60 // -- CRC low byte
64 // -- CRC high byte


// Config Latches on x123y35
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D62D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3E // x_sel: 123
12 // y_sel: 35
FF // -- CRC low byte
E3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D635
4A // Length: 74
C3 // -- CRC low byte
D5 // -- CRC high byte
00  //  0 x123y35 CPE[0]
00  //  1 x123y35 CPE[1]
00  //  2 x123y35 CPE[2]
00  //  3 x123y35 CPE[3]
00  //  4 x123y35 CPE[4]
00  //  5 x123y35 CPE[5]
00  //  6 x123y35 CPE[6]
00  //  7 x123y35 CPE[7]
00  //  8 x123y35 CPE[8]
00  //  9 x123y35 CPE[9]
00  // 10 x123y36 CPE[0]
00  // 11 x123y36 CPE[1]
00  // 12 x123y36 CPE[2]
00  // 13 x123y36 CPE[3]
00  // 14 x123y36 CPE[4]
00  // 15 x123y36 CPE[5]
00  // 16 x123y36 CPE[6]
00  // 17 x123y36 CPE[7]
00  // 18 x123y36 CPE[8]
00  // 19 x123y36 CPE[9]
00  // 20 x124y35 CPE[0]
00  // 21 x124y35 CPE[1]
00  // 22 x124y35 CPE[2]
00  // 23 x124y35 CPE[3]
00  // 24 x124y35 CPE[4]
00  // 25 x124y35 CPE[5]
00  // 26 x124y35 CPE[6]
00  // 27 x124y35 CPE[7]
00  // 28 x124y35 CPE[8]
00  // 29 x124y35 CPE[9]
00  // 30 x124y36 CPE[0]
00  // 31 x124y36 CPE[1]
00  // 32 x124y36 CPE[2]
00  // 33 x124y36 CPE[3]
00  // 34 x124y36 CPE[4]
00  // 35 x124y36 CPE[5]
00  // 36 x124y36 CPE[6]
00  // 37 x124y36 CPE[7]
00  // 38 x124y36 CPE[8]
00  // 39 x124y36 CPE[9]
00  // 40 x123y35 INMUX plane 2,1
00  // 41 x123y35 INMUX plane 4,3
00  // 42 x123y35 INMUX plane 6,5
00  // 43 x123y35 INMUX plane 8,7
00  // 44 x123y35 INMUX plane 10,9
00  // 45 x123y35 INMUX plane 12,11
00  // 46 x123y36 INMUX plane 2,1
00  // 47 x123y36 INMUX plane 4,3
00  // 48 x123y36 INMUX plane 6,5
00  // 49 x123y36 INMUX plane 8,7
00  // 50 x123y36 INMUX plane 10,9
00  // 51 x123y36 INMUX plane 12,11
00  // 52 x124y35 INMUX plane 2,1
00  // 53 x124y35 INMUX plane 4,3
00  // 54 x124y35 INMUX plane 6,5
00  // 55 x124y35 INMUX plane 8,7
00  // 56 x124y35 INMUX plane 10,9
00  // 57 x124y35 INMUX plane 12,11
00  // 58 x124y36 INMUX plane 2,1
00  // 59 x124y36 INMUX plane 4,3
00  // 60 x124y36 INMUX plane 6,5
00  // 61 x124y36 INMUX plane 8,7
00  // 62 x124y36 INMUX plane 10,9
00  // 63 x124y36 INMUX plane 12,11
00  // 64 x123y35 SB_BIG plane 1
00  // 65 x123y35 SB_BIG plane 1
00  // 66 x123y35 SB_DRIVE plane 2,1
00  // 67 x123y35 SB_BIG plane 2
00  // 68 x123y35 SB_BIG plane 2
00  // 69 x123y35 SB_BIG plane 3
00  // 70 x123y35 SB_BIG plane 3
00  // 71 x123y35 SB_DRIVE plane 4,3
81  // 72 x123y35 SB_BIG plane 4
01  // 73 x123y35 SB_BIG plane 4
E9 // -- CRC low byte
74 // -- CRC high byte


// Config Latches on x161y35
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D685     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
12 // y_sel: 35
62 // -- CRC low byte
05 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D68D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y35
00  // 14 right_edge_EN1 at x163y35
00  // 15 right_edge_EN2 at x163y35
00  // 16 right_edge_EN0 at x163y36
00  // 17 right_edge_EN1 at x163y36
00  // 18 right_edge_EN2 at x163y36
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y36 SB_BIG plane 1
12  // 65 x162y36 SB_BIG plane 1
00  // 66 x162y36 SB_DRIVE plane 2,1
48  // 67 x162y36 SB_BIG plane 2
12  // 68 x162y36 SB_BIG plane 2
48  // 69 x162y36 SB_BIG plane 3
12  // 70 x162y36 SB_BIG plane 3
00  // 71 x162y36 SB_DRIVE plane 4,3
48  // 72 x162y36 SB_BIG plane 4
12  // 73 x162y36 SB_BIG plane 4
48  // 74 x162y36 SB_BIG plane 5
12  // 75 x162y36 SB_BIG plane 5
00  // 76 x162y36 SB_DRIVE plane 6,5
48  // 77 x162y36 SB_BIG plane 6
12  // 78 x162y36 SB_BIG plane 6
48  // 79 x162y36 SB_BIG plane 7
12  // 80 x162y36 SB_BIG plane 7
00  // 81 x162y36 SB_DRIVE plane 8,7
48  // 82 x162y36 SB_BIG plane 8
12  // 83 x162y36 SB_BIG plane 8
48  // 84 x162y36 SB_BIG plane 9
12  // 85 x162y36 SB_BIG plane 9
00  // 86 x162y36 SB_DRIVE plane 10,9
48  // 87 x162y36 SB_BIG plane 10
12  // 88 x162y36 SB_BIG plane 10
48  // 89 x162y36 SB_BIG plane 11
12  // 90 x162y36 SB_BIG plane 11
00  // 91 x162y36 SB_DRIVE plane 12,11
48  // 92 x162y36 SB_BIG plane 12
12  // 93 x162y36 SB_BIG plane 12
A8  // 94 x161y35 SB_SML plane 1
82  // 95 x161y35 SB_SML plane 2,1
2A  // 96 x161y35 SB_SML plane 2
A8  // 97 x161y35 SB_SML plane 3
82  // 98 x161y35 SB_SML plane 4,3
2A  // 99 x161y35 SB_SML plane 4
A8  // 100 x161y35 SB_SML plane 5
82  // 101 x161y35 SB_SML plane 6,5
2A  // 102 x161y35 SB_SML plane 6
A8  // 103 x161y35 SB_SML plane 7
82  // 104 x161y35 SB_SML plane 8,7
2A  // 105 x161y35 SB_SML plane 8
A8  // 106 x161y35 SB_SML plane 9
82  // 107 x161y35 SB_SML plane 10,9
2A  // 108 x161y35 SB_SML plane 10
A8  // 109 x161y35 SB_SML plane 11
82  // 110 x161y35 SB_SML plane 12,11
2A  // 111 x161y35 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y37
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D703     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
13 // y_sel: 37
C4 // -- CRC low byte
DE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D70B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y37
00  // 14 left_edge_EN1 at x-2y37
00  // 15 left_edge_EN2 at x-2y37
00  // 16 left_edge_EN0 at x-2y38
00  // 17 left_edge_EN1 at x-2y38
00  // 18 left_edge_EN2 at x-2y38
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y38 SB_BIG plane 1
12  // 65 x0y38 SB_BIG plane 1
00  // 66 x0y38 SB_DRIVE plane 2,1
48  // 67 x0y38 SB_BIG plane 2
12  // 68 x0y38 SB_BIG plane 2
48  // 69 x0y38 SB_BIG plane 3
12  // 70 x0y38 SB_BIG plane 3
00  // 71 x0y38 SB_DRIVE plane 4,3
48  // 72 x0y38 SB_BIG plane 4
12  // 73 x0y38 SB_BIG plane 4
48  // 74 x0y38 SB_BIG plane 5
12  // 75 x0y38 SB_BIG plane 5
00  // 76 x0y38 SB_DRIVE plane 6,5
48  // 77 x0y38 SB_BIG plane 6
12  // 78 x0y38 SB_BIG plane 6
48  // 79 x0y38 SB_BIG plane 7
12  // 80 x0y38 SB_BIG plane 7
00  // 81 x0y38 SB_DRIVE plane 8,7
48  // 82 x0y38 SB_BIG plane 8
12  // 83 x0y38 SB_BIG plane 8
48  // 84 x0y38 SB_BIG plane 9
12  // 85 x0y38 SB_BIG plane 9
00  // 86 x0y38 SB_DRIVE plane 10,9
48  // 87 x0y38 SB_BIG plane 10
12  // 88 x0y38 SB_BIG plane 10
48  // 89 x0y38 SB_BIG plane 11
12  // 90 x0y38 SB_BIG plane 11
00  // 91 x0y38 SB_DRIVE plane 12,11
48  // 92 x0y38 SB_BIG plane 12
12  // 93 x0y38 SB_BIG plane 12
A8  // 94 x-1y37 SB_SML plane 1
82  // 95 x-1y37 SB_SML plane 2,1
2A  // 96 x-1y37 SB_SML plane 2
A8  // 97 x-1y37 SB_SML plane 3
82  // 98 x-1y37 SB_SML plane 4,3
2A  // 99 x-1y37 SB_SML plane 4
A8  // 100 x-1y37 SB_SML plane 5
82  // 101 x-1y37 SB_SML plane 6,5
2A  // 102 x-1y37 SB_SML plane 6
A8  // 103 x-1y37 SB_SML plane 7
82  // 104 x-1y37 SB_SML plane 8,7
2A  // 105 x-1y37 SB_SML plane 8
A8  // 106 x-1y37 SB_SML plane 9
82  // 107 x-1y37 SB_SML plane 10,9
2A  // 108 x-1y37 SB_SML plane 10
A8  // 109 x-1y37 SB_SML plane 11
82  // 110 x-1y37 SB_SML plane 12,11
2A  // 111 x-1y37 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y37
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D781     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
13 // y_sel: 37
EB // -- CRC low byte
14 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D789
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y37
00  // 14 right_edge_EN1 at x163y37
00  // 15 right_edge_EN2 at x163y37
00  // 16 right_edge_EN0 at x163y38
00  // 17 right_edge_EN1 at x163y38
00  // 18 right_edge_EN2 at x163y38
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y37 SB_BIG plane 1
12  // 65 x161y37 SB_BIG plane 1
00  // 66 x161y37 SB_DRIVE plane 2,1
48  // 67 x161y37 SB_BIG plane 2
12  // 68 x161y37 SB_BIG plane 2
48  // 69 x161y37 SB_BIG plane 3
12  // 70 x161y37 SB_BIG plane 3
00  // 71 x161y37 SB_DRIVE plane 4,3
48  // 72 x161y37 SB_BIG plane 4
12  // 73 x161y37 SB_BIG plane 4
48  // 74 x161y37 SB_BIG plane 5
12  // 75 x161y37 SB_BIG plane 5
00  // 76 x161y37 SB_DRIVE plane 6,5
48  // 77 x161y37 SB_BIG plane 6
12  // 78 x161y37 SB_BIG plane 6
48  // 79 x161y37 SB_BIG plane 7
12  // 80 x161y37 SB_BIG plane 7
00  // 81 x161y37 SB_DRIVE plane 8,7
48  // 82 x161y37 SB_BIG plane 8
12  // 83 x161y37 SB_BIG plane 8
48  // 84 x161y37 SB_BIG plane 9
12  // 85 x161y37 SB_BIG plane 9
00  // 86 x161y37 SB_DRIVE plane 10,9
48  // 87 x161y37 SB_BIG plane 10
12  // 88 x161y37 SB_BIG plane 10
48  // 89 x161y37 SB_BIG plane 11
12  // 90 x161y37 SB_BIG plane 11
00  // 91 x161y37 SB_DRIVE plane 12,11
48  // 92 x161y37 SB_BIG plane 12
12  // 93 x161y37 SB_BIG plane 12
A8  // 94 x162y38 SB_SML plane 1
82  // 95 x162y38 SB_SML plane 2,1
2A  // 96 x162y38 SB_SML plane 2
A8  // 97 x162y38 SB_SML plane 3
82  // 98 x162y38 SB_SML plane 4,3
2A  // 99 x162y38 SB_SML plane 4
A8  // 100 x162y38 SB_SML plane 5
82  // 101 x162y38 SB_SML plane 6,5
2A  // 102 x162y38 SB_SML plane 6
A8  // 103 x162y38 SB_SML plane 7
82  // 104 x162y38 SB_SML plane 8,7
2A  // 105 x162y38 SB_SML plane 8
A8  // 106 x162y38 SB_SML plane 9
82  // 107 x162y38 SB_SML plane 10,9
2A  // 108 x162y38 SB_SML plane 10
A8  // 109 x162y38 SB_SML plane 11
82  // 110 x162y38 SB_SML plane 12,11
2A  // 111 x162y38 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y39
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D7FF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
14 // y_sel: 39
7B // -- CRC low byte
AA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D807
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y39
00  // 14 left_edge_EN1 at x-2y39
00  // 15 left_edge_EN2 at x-2y39
00  // 16 left_edge_EN0 at x-2y40
00  // 17 left_edge_EN1 at x-2y40
00  // 18 left_edge_EN2 at x-2y40
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y39 SB_BIG plane 1
12  // 65 x-1y39 SB_BIG plane 1
00  // 66 x-1y39 SB_DRIVE plane 2,1
48  // 67 x-1y39 SB_BIG plane 2
12  // 68 x-1y39 SB_BIG plane 2
48  // 69 x-1y39 SB_BIG plane 3
12  // 70 x-1y39 SB_BIG plane 3
00  // 71 x-1y39 SB_DRIVE plane 4,3
48  // 72 x-1y39 SB_BIG plane 4
12  // 73 x-1y39 SB_BIG plane 4
48  // 74 x-1y39 SB_BIG plane 5
12  // 75 x-1y39 SB_BIG plane 5
00  // 76 x-1y39 SB_DRIVE plane 6,5
48  // 77 x-1y39 SB_BIG plane 6
12  // 78 x-1y39 SB_BIG plane 6
48  // 79 x-1y39 SB_BIG plane 7
12  // 80 x-1y39 SB_BIG plane 7
00  // 81 x-1y39 SB_DRIVE plane 8,7
48  // 82 x-1y39 SB_BIG plane 8
12  // 83 x-1y39 SB_BIG plane 8
48  // 84 x-1y39 SB_BIG plane 9
12  // 85 x-1y39 SB_BIG plane 9
00  // 86 x-1y39 SB_DRIVE plane 10,9
48  // 87 x-1y39 SB_BIG plane 10
12  // 88 x-1y39 SB_BIG plane 10
48  // 89 x-1y39 SB_BIG plane 11
72  // 90 x-1y39 SB_BIG plane 11
08  // 91 x-1y39 SB_DRIVE plane 12,11
48  // 92 x-1y39 SB_BIG plane 12
12  // 93 x-1y39 SB_BIG plane 12
A8  // 94 x0y40 SB_SML plane 1
82  // 95 x0y40 SB_SML plane 2,1
2A  // 96 x0y40 SB_SML plane 2
A8  // 97 x0y40 SB_SML plane 3
82  // 98 x0y40 SB_SML plane 4,3
2A  // 99 x0y40 SB_SML plane 4
A8  // 100 x0y40 SB_SML plane 5
82  // 101 x0y40 SB_SML plane 6,5
2A  // 102 x0y40 SB_SML plane 6
A8  // 103 x0y40 SB_SML plane 7
82  // 104 x0y40 SB_SML plane 8,7
2A  // 105 x0y40 SB_SML plane 8
A8  // 106 x0y40 SB_SML plane 9
82  // 107 x0y40 SB_SML plane 10,9
2A  // 108 x0y40 SB_SML plane 10
A8  // 109 x0y40 SB_SML plane 11
82  // 110 x0y40 SB_SML plane 12,11
2A  // 111 x0y40 SB_SML plane 12
55 // -- CRC low byte
E6 // -- CRC high byte


// Config Latches on x161y39
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D87D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
14 // y_sel: 39
54 // -- CRC low byte
60 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D885
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y39
00  // 14 right_edge_EN1 at x163y39
00  // 15 right_edge_EN2 at x163y39
00  // 16 right_edge_EN0 at x163y40
00  // 17 right_edge_EN1 at x163y40
00  // 18 right_edge_EN2 at x163y40
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y40 SB_BIG plane 1
12  // 65 x162y40 SB_BIG plane 1
00  // 66 x162y40 SB_DRIVE plane 2,1
48  // 67 x162y40 SB_BIG plane 2
12  // 68 x162y40 SB_BIG plane 2
48  // 69 x162y40 SB_BIG plane 3
12  // 70 x162y40 SB_BIG plane 3
00  // 71 x162y40 SB_DRIVE plane 4,3
48  // 72 x162y40 SB_BIG plane 4
12  // 73 x162y40 SB_BIG plane 4
48  // 74 x162y40 SB_BIG plane 5
12  // 75 x162y40 SB_BIG plane 5
00  // 76 x162y40 SB_DRIVE plane 6,5
48  // 77 x162y40 SB_BIG plane 6
12  // 78 x162y40 SB_BIG plane 6
48  // 79 x162y40 SB_BIG plane 7
12  // 80 x162y40 SB_BIG plane 7
00  // 81 x162y40 SB_DRIVE plane 8,7
48  // 82 x162y40 SB_BIG plane 8
12  // 83 x162y40 SB_BIG plane 8
48  // 84 x162y40 SB_BIG plane 9
12  // 85 x162y40 SB_BIG plane 9
00  // 86 x162y40 SB_DRIVE plane 10,9
48  // 87 x162y40 SB_BIG plane 10
12  // 88 x162y40 SB_BIG plane 10
48  // 89 x162y40 SB_BIG plane 11
12  // 90 x162y40 SB_BIG plane 11
00  // 91 x162y40 SB_DRIVE plane 12,11
48  // 92 x162y40 SB_BIG plane 12
12  // 93 x162y40 SB_BIG plane 12
A8  // 94 x161y39 SB_SML plane 1
82  // 95 x161y39 SB_SML plane 2,1
2A  // 96 x161y39 SB_SML plane 2
A8  // 97 x161y39 SB_SML plane 3
82  // 98 x161y39 SB_SML plane 4,3
2A  // 99 x161y39 SB_SML plane 4
A8  // 100 x161y39 SB_SML plane 5
82  // 101 x161y39 SB_SML plane 6,5
2A  // 102 x161y39 SB_SML plane 6
A8  // 103 x161y39 SB_SML plane 7
82  // 104 x161y39 SB_SML plane 8,7
2A  // 105 x161y39 SB_SML plane 8
A8  // 106 x161y39 SB_SML plane 9
82  // 107 x161y39 SB_SML plane 10,9
2A  // 108 x161y39 SB_SML plane 10
A8  // 109 x161y39 SB_SML plane 11
82  // 110 x161y39 SB_SML plane 12,11
2A  // 111 x161y39 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D8FB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
15 // y_sel: 41
F2 // -- CRC low byte
BB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D903
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y41
00  // 14 left_edge_EN1 at x-2y41
00  // 15 left_edge_EN2 at x-2y41
00  // 16 left_edge_EN0 at x-2y42
00  // 17 left_edge_EN1 at x-2y42
00  // 18 left_edge_EN2 at x-2y42
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y42 SB_BIG plane 1
12  // 65 x0y42 SB_BIG plane 1
00  // 66 x0y42 SB_DRIVE plane 2,1
48  // 67 x0y42 SB_BIG plane 2
12  // 68 x0y42 SB_BIG plane 2
48  // 69 x0y42 SB_BIG plane 3
12  // 70 x0y42 SB_BIG plane 3
00  // 71 x0y42 SB_DRIVE plane 4,3
48  // 72 x0y42 SB_BIG plane 4
12  // 73 x0y42 SB_BIG plane 4
48  // 74 x0y42 SB_BIG plane 5
12  // 75 x0y42 SB_BIG plane 5
00  // 76 x0y42 SB_DRIVE plane 6,5
48  // 77 x0y42 SB_BIG plane 6
12  // 78 x0y42 SB_BIG plane 6
48  // 79 x0y42 SB_BIG plane 7
12  // 80 x0y42 SB_BIG plane 7
00  // 81 x0y42 SB_DRIVE plane 8,7
48  // 82 x0y42 SB_BIG plane 8
12  // 83 x0y42 SB_BIG plane 8
48  // 84 x0y42 SB_BIG plane 9
12  // 85 x0y42 SB_BIG plane 9
00  // 86 x0y42 SB_DRIVE plane 10,9
48  // 87 x0y42 SB_BIG plane 10
12  // 88 x0y42 SB_BIG plane 10
48  // 89 x0y42 SB_BIG plane 11
12  // 90 x0y42 SB_BIG plane 11
00  // 91 x0y42 SB_DRIVE plane 12,11
48  // 92 x0y42 SB_BIG plane 12
12  // 93 x0y42 SB_BIG plane 12
A8  // 94 x-1y41 SB_SML plane 1
82  // 95 x-1y41 SB_SML plane 2,1
2A  // 96 x-1y41 SB_SML plane 2
A8  // 97 x-1y41 SB_SML plane 3
82  // 98 x-1y41 SB_SML plane 4,3
2A  // 99 x-1y41 SB_SML plane 4
A8  // 100 x-1y41 SB_SML plane 5
82  // 101 x-1y41 SB_SML plane 6,5
2A  // 102 x-1y41 SB_SML plane 6
A8  // 103 x-1y41 SB_SML plane 7
82  // 104 x-1y41 SB_SML plane 8,7
2A  // 105 x-1y41 SB_SML plane 8
A8  // 106 x-1y41 SB_SML plane 9
82  // 107 x-1y41 SB_SML plane 10,9
2A  // 108 x-1y41 SB_SML plane 10
A8  // 109 x-1y41 SB_SML plane 11
82  // 110 x-1y41 SB_SML plane 12,11
2A  // 111 x-1y41 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D979     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
15 // y_sel: 41
DD // -- CRC low byte
71 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D981
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y41
00  // 14 right_edge_EN1 at x163y41
00  // 15 right_edge_EN2 at x163y41
00  // 16 right_edge_EN0 at x163y42
00  // 17 right_edge_EN1 at x163y42
00  // 18 right_edge_EN2 at x163y42
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y41 SB_BIG plane 1
12  // 65 x161y41 SB_BIG plane 1
00  // 66 x161y41 SB_DRIVE plane 2,1
48  // 67 x161y41 SB_BIG plane 2
12  // 68 x161y41 SB_BIG plane 2
48  // 69 x161y41 SB_BIG plane 3
12  // 70 x161y41 SB_BIG plane 3
00  // 71 x161y41 SB_DRIVE plane 4,3
48  // 72 x161y41 SB_BIG plane 4
12  // 73 x161y41 SB_BIG plane 4
48  // 74 x161y41 SB_BIG plane 5
12  // 75 x161y41 SB_BIG plane 5
00  // 76 x161y41 SB_DRIVE plane 6,5
48  // 77 x161y41 SB_BIG plane 6
12  // 78 x161y41 SB_BIG plane 6
48  // 79 x161y41 SB_BIG plane 7
12  // 80 x161y41 SB_BIG plane 7
00  // 81 x161y41 SB_DRIVE plane 8,7
48  // 82 x161y41 SB_BIG plane 8
12  // 83 x161y41 SB_BIG plane 8
48  // 84 x161y41 SB_BIG plane 9
12  // 85 x161y41 SB_BIG plane 9
00  // 86 x161y41 SB_DRIVE plane 10,9
48  // 87 x161y41 SB_BIG plane 10
12  // 88 x161y41 SB_BIG plane 10
48  // 89 x161y41 SB_BIG plane 11
12  // 90 x161y41 SB_BIG plane 11
00  // 91 x161y41 SB_DRIVE plane 12,11
48  // 92 x161y41 SB_BIG plane 12
12  // 93 x161y41 SB_BIG plane 12
A8  // 94 x162y42 SB_SML plane 1
82  // 95 x162y42 SB_SML plane 2,1
2A  // 96 x162y42 SB_SML plane 2
A8  // 97 x162y42 SB_SML plane 3
82  // 98 x162y42 SB_SML plane 4,3
2A  // 99 x162y42 SB_SML plane 4
A8  // 100 x162y42 SB_SML plane 5
82  // 101 x162y42 SB_SML plane 6,5
2A  // 102 x162y42 SB_SML plane 6
A8  // 103 x162y42 SB_SML plane 7
82  // 104 x162y42 SB_SML plane 8,7
2A  // 105 x162y42 SB_SML plane 8
A8  // 106 x162y42 SB_SML plane 9
82  // 107 x162y42 SB_SML plane 10,9
2A  // 108 x162y42 SB_SML plane 10
A8  // 109 x162y42 SB_SML plane 11
82  // 110 x162y42 SB_SML plane 12,11
2A  // 111 x162y42 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D9F7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
16 // y_sel: 43
69 // -- CRC low byte
89 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D9FF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y43
00  // 14 left_edge_EN1 at x-2y43
00  // 15 left_edge_EN2 at x-2y43
00  // 16 left_edge_EN0 at x-2y44
00  // 17 left_edge_EN1 at x-2y44
00  // 18 left_edge_EN2 at x-2y44
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y43 SB_BIG plane 1
12  // 65 x-1y43 SB_BIG plane 1
00  // 66 x-1y43 SB_DRIVE plane 2,1
48  // 67 x-1y43 SB_BIG plane 2
12  // 68 x-1y43 SB_BIG plane 2
48  // 69 x-1y43 SB_BIG plane 3
12  // 70 x-1y43 SB_BIG plane 3
80  // 71 x-1y43 SB_DRIVE plane 4,3
48  // 72 x-1y43 SB_BIG plane 4
22  // 73 x-1y43 SB_BIG plane 4
48  // 74 x-1y43 SB_BIG plane 5
12  // 75 x-1y43 SB_BIG plane 5
00  // 76 x-1y43 SB_DRIVE plane 6,5
48  // 77 x-1y43 SB_BIG plane 6
12  // 78 x-1y43 SB_BIG plane 6
48  // 79 x-1y43 SB_BIG plane 7
12  // 80 x-1y43 SB_BIG plane 7
00  // 81 x-1y43 SB_DRIVE plane 8,7
48  // 82 x-1y43 SB_BIG plane 8
12  // 83 x-1y43 SB_BIG plane 8
48  // 84 x-1y43 SB_BIG plane 9
12  // 85 x-1y43 SB_BIG plane 9
00  // 86 x-1y43 SB_DRIVE plane 10,9
48  // 87 x-1y43 SB_BIG plane 10
12  // 88 x-1y43 SB_BIG plane 10
48  // 89 x-1y43 SB_BIG plane 11
12  // 90 x-1y43 SB_BIG plane 11
00  // 91 x-1y43 SB_DRIVE plane 12,11
48  // 92 x-1y43 SB_BIG plane 12
12  // 93 x-1y43 SB_BIG plane 12
A8  // 94 x0y44 SB_SML plane 1
82  // 95 x0y44 SB_SML plane 2,1
2A  // 96 x0y44 SB_SML plane 2
A8  // 97 x0y44 SB_SML plane 3
82  // 98 x0y44 SB_SML plane 4,3
2A  // 99 x0y44 SB_SML plane 4
A8  // 100 x0y44 SB_SML plane 5
82  // 101 x0y44 SB_SML plane 6,5
2A  // 102 x0y44 SB_SML plane 6
A8  // 103 x0y44 SB_SML plane 7
82  // 104 x0y44 SB_SML plane 8,7
2A  // 105 x0y44 SB_SML plane 8
A8  // 106 x0y44 SB_SML plane 9
82  // 107 x0y44 SB_SML plane 10,9
2A  // 108 x0y44 SB_SML plane 10
A8  // 109 x0y44 SB_SML plane 11
82  // 110 x0y44 SB_SML plane 12,11
2A  // 111 x0y44 SB_SML plane 12
FA // -- CRC low byte
46 // -- CRC high byte


// Config Latches on x1y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DA75     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
16 // y_sel: 43
B1 // -- CRC low byte
90 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DA7D
45 // Length: 69
34 // -- CRC low byte
2D // -- CRC high byte
00  //  0 x1y43 CPE[0]
00  //  1 x1y43 CPE[1]
00  //  2 x1y43 CPE[2]
00  //  3 x1y43 CPE[3]
00  //  4 x1y43 CPE[4]
00  //  5 x1y43 CPE[5]
00  //  6 x1y43 CPE[6]
00  //  7 x1y43 CPE[7]
00  //  8 x1y43 CPE[8]
00  //  9 x1y43 CPE[9]
00  // 10 x1y44 CPE[0]
00  // 11 x1y44 CPE[1]
00  // 12 x1y44 CPE[2]
00  // 13 x1y44 CPE[3]
00  // 14 x1y44 CPE[4]
00  // 15 x1y44 CPE[5]
00  // 16 x1y44 CPE[6]
00  // 17 x1y44 CPE[7]
00  // 18 x1y44 CPE[8]
00  // 19 x1y44 CPE[9]
00  // 20 x2y43 CPE[0]
00  // 21 x2y43 CPE[1]
00  // 22 x2y43 CPE[2]
00  // 23 x2y43 CPE[3]
00  // 24 x2y43 CPE[4]
00  // 25 x2y43 CPE[5]
00  // 26 x2y43 CPE[6]
00  // 27 x2y43 CPE[7]
00  // 28 x2y43 CPE[8]
00  // 29 x2y43 CPE[9]
00  // 30 x2y44 CPE[0]
00  // 31 x2y44 CPE[1]
00  // 32 x2y44 CPE[2]
00  // 33 x2y44 CPE[3]
00  // 34 x2y44 CPE[4]
00  // 35 x2y44 CPE[5]
00  // 36 x2y44 CPE[6]
00  // 37 x2y44 CPE[7]
00  // 38 x2y44 CPE[8]
00  // 39 x2y44 CPE[9]
00  // 40 x1y43 INMUX plane 2,1
00  // 41 x1y43 INMUX plane 4,3
00  // 42 x1y43 INMUX plane 6,5
00  // 43 x1y43 INMUX plane 8,7
00  // 44 x1y43 INMUX plane 10,9
00  // 45 x1y43 INMUX plane 12,11
00  // 46 x1y44 INMUX plane 2,1
00  // 47 x1y44 INMUX plane 4,3
00  // 48 x1y44 INMUX plane 6,5
00  // 49 x1y44 INMUX plane 8,7
00  // 50 x1y44 INMUX plane 10,9
00  // 51 x1y44 INMUX plane 12,11
00  // 52 x2y43 INMUX plane 2,1
00  // 53 x2y43 INMUX plane 4,3
00  // 54 x2y43 INMUX plane 6,5
00  // 55 x2y43 INMUX plane 8,7
00  // 56 x2y43 INMUX plane 10,9
00  // 57 x2y43 INMUX plane 12,11
00  // 58 x2y44 INMUX plane 2,1
00  // 59 x2y44 INMUX plane 4,3
00  // 60 x2y44 INMUX plane 6,5
00  // 61 x2y44 INMUX plane 8,7
00  // 62 x2y44 INMUX plane 10,9
00  // 63 x2y44 INMUX plane 12,11
00  // 64 x2y44 SB_BIG plane 1
00  // 65 x2y44 SB_BIG plane 1
00  // 66 x2y44 SB_DRIVE plane 2,1
40  // 67 x2y44 SB_BIG plane 2
01  // 68 x2y44 SB_BIG plane 2
53 // -- CRC low byte
17 // -- CRC high byte


// Config Latches on x95y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DAC8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
16 // y_sel: 43
CB // -- CRC low byte
3F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DAD0
52 // Length: 82
0A // -- CRC low byte
49 // -- CRC high byte
00  //  0 x95y43 CPE[0]
00  //  1 x95y43 CPE[1]
00  //  2 x95y43 CPE[2]
00  //  3 x95y43 CPE[3]
00  //  4 x95y43 CPE[4]
00  //  5 x95y43 CPE[5]
00  //  6 x95y43 CPE[6]
00  //  7 x95y43 CPE[7]
00  //  8 x95y43 CPE[8]
00  //  9 x95y43 CPE[9]
00  // 10 x95y44 CPE[0]
00  // 11 x95y44 CPE[1]
00  // 12 x95y44 CPE[2]
00  // 13 x95y44 CPE[3]
00  // 14 x95y44 CPE[4]
00  // 15 x95y44 CPE[5]
00  // 16 x95y44 CPE[6]
00  // 17 x95y44 CPE[7]
00  // 18 x95y44 CPE[8]
00  // 19 x95y44 CPE[9]
00  // 20 x96y43 CPE[0]
00  // 21 x96y43 CPE[1]
00  // 22 x96y43 CPE[2]
00  // 23 x96y43 CPE[3]
00  // 24 x96y43 CPE[4]
00  // 25 x96y43 CPE[5]
00  // 26 x96y43 CPE[6]
00  // 27 x96y43 CPE[7]
00  // 28 x96y43 CPE[8]
00  // 29 x96y43 CPE[9]
00  // 30 x96y44 CPE[0]
00  // 31 x96y44 CPE[1]
00  // 32 x96y44 CPE[2]
00  // 33 x96y44 CPE[3]
00  // 34 x96y44 CPE[4]
00  // 35 x96y44 CPE[5]
00  // 36 x96y44 CPE[6]
00  // 37 x96y44 CPE[7]
00  // 38 x96y44 CPE[8]
00  // 39 x96y44 CPE[9]
00  // 40 x95y43 INMUX plane 2,1
00  // 41 x95y43 INMUX plane 4,3
00  // 42 x95y43 INMUX plane 6,5
00  // 43 x95y43 INMUX plane 8,7
00  // 44 x95y43 INMUX plane 10,9
00  // 45 x95y43 INMUX plane 12,11
00  // 46 x95y44 INMUX plane 2,1
00  // 47 x95y44 INMUX plane 4,3
00  // 48 x95y44 INMUX plane 6,5
00  // 49 x95y44 INMUX plane 8,7
00  // 50 x95y44 INMUX plane 10,9
00  // 51 x95y44 INMUX plane 12,11
00  // 52 x96y43 INMUX plane 2,1
00  // 53 x96y43 INMUX plane 4,3
00  // 54 x96y43 INMUX plane 6,5
00  // 55 x96y43 INMUX plane 8,7
00  // 56 x96y43 INMUX plane 10,9
00  // 57 x96y43 INMUX plane 12,11
00  // 58 x96y44 INMUX plane 2,1
00  // 59 x96y44 INMUX plane 4,3
00  // 60 x96y44 INMUX plane 6,5
00  // 61 x96y44 INMUX plane 8,7
00  // 62 x96y44 INMUX plane 10,9
00  // 63 x96y44 INMUX plane 12,11
00  // 64 x95y43 SB_BIG plane 1
00  // 65 x95y43 SB_BIG plane 1
00  // 66 x95y43 SB_DRIVE plane 2,1
00  // 67 x95y43 SB_BIG plane 2
00  // 68 x95y43 SB_BIG plane 2
00  // 69 x95y43 SB_BIG plane 3
00  // 70 x95y43 SB_BIG plane 3
00  // 71 x95y43 SB_DRIVE plane 4,3
00  // 72 x95y43 SB_BIG plane 4
00  // 73 x95y43 SB_BIG plane 4
00  // 74 x95y43 SB_BIG plane 5
00  // 75 x95y43 SB_BIG plane 5
00  // 76 x95y43 SB_DRIVE plane 6,5
00  // 77 x95y43 SB_BIG plane 6
00  // 78 x95y43 SB_BIG plane 6
00  // 79 x95y43 SB_BIG plane 7
00  // 80 x95y43 SB_BIG plane 7
20  // 81 x95y43 SB_DRIVE plane 8,7
87 // -- CRC low byte
AB // -- CRC high byte


// Config Latches on x99y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DB28     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
16 // y_sel: 43
7B // -- CRC low byte
0C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DB30
54 // Length: 84
3C // -- CRC low byte
2C // -- CRC high byte
00  //  0 x99y43 CPE[0]
00  //  1 x99y43 CPE[1]
00  //  2 x99y43 CPE[2]
00  //  3 x99y43 CPE[3]
00  //  4 x99y43 CPE[4]
00  //  5 x99y43 CPE[5]
00  //  6 x99y43 CPE[6]
00  //  7 x99y43 CPE[7]
00  //  8 x99y43 CPE[8]
00  //  9 x99y43 CPE[9]
00  // 10 x99y44 CPE[0]
00  // 11 x99y44 CPE[1]
00  // 12 x99y44 CPE[2]
00  // 13 x99y44 CPE[3]
00  // 14 x99y44 CPE[4]
00  // 15 x99y44 CPE[5]
00  // 16 x99y44 CPE[6]
00  // 17 x99y44 CPE[7]
00  // 18 x99y44 CPE[8]
00  // 19 x99y44 CPE[9]
00  // 20 x100y43 CPE[0]
00  // 21 x100y43 CPE[1]
00  // 22 x100y43 CPE[2]
00  // 23 x100y43 CPE[3]
00  // 24 x100y43 CPE[4]
00  // 25 x100y43 CPE[5]
00  // 26 x100y43 CPE[6]
00  // 27 x100y43 CPE[7]
00  // 28 x100y43 CPE[8]
00  // 29 x100y43 CPE[9]
00  // 30 x100y44 CPE[0]
00  // 31 x100y44 CPE[1]
00  // 32 x100y44 CPE[2]
00  // 33 x100y44 CPE[3]
00  // 34 x100y44 CPE[4]
00  // 35 x100y44 CPE[5]
00  // 36 x100y44 CPE[6]
00  // 37 x100y44 CPE[7]
00  // 38 x100y44 CPE[8]
00  // 39 x100y44 CPE[9]
00  // 40 x99y43 INMUX plane 2,1
00  // 41 x99y43 INMUX plane 4,3
00  // 42 x99y43 INMUX plane 6,5
00  // 43 x99y43 INMUX plane 8,7
00  // 44 x99y43 INMUX plane 10,9
00  // 45 x99y43 INMUX plane 12,11
00  // 46 x99y44 INMUX plane 2,1
00  // 47 x99y44 INMUX plane 4,3
00  // 48 x99y44 INMUX plane 6,5
00  // 49 x99y44 INMUX plane 8,7
00  // 50 x99y44 INMUX plane 10,9
00  // 51 x99y44 INMUX plane 12,11
00  // 52 x100y43 INMUX plane 2,1
00  // 53 x100y43 INMUX plane 4,3
00  // 54 x100y43 INMUX plane 6,5
00  // 55 x100y43 INMUX plane 8,7
00  // 56 x100y43 INMUX plane 10,9
00  // 57 x100y43 INMUX plane 12,11
00  // 58 x100y44 INMUX plane 2,1
00  // 59 x100y44 INMUX plane 4,3
00  // 60 x100y44 INMUX plane 6,5
00  // 61 x100y44 INMUX plane 8,7
00  // 62 x100y44 INMUX plane 10,9
00  // 63 x100y44 INMUX plane 12,11
00  // 64 x99y43 SB_BIG plane 1
00  // 65 x99y43 SB_BIG plane 1
00  // 66 x99y43 SB_DRIVE plane 2,1
00  // 67 x99y43 SB_BIG plane 2
00  // 68 x99y43 SB_BIG plane 2
00  // 69 x99y43 SB_BIG plane 3
00  // 70 x99y43 SB_BIG plane 3
00  // 71 x99y43 SB_DRIVE plane 4,3
00  // 72 x99y43 SB_BIG plane 4
00  // 73 x99y43 SB_BIG plane 4
00  // 74 x99y43 SB_BIG plane 5
00  // 75 x99y43 SB_BIG plane 5
00  // 76 x99y43 SB_DRIVE plane 6,5
00  // 77 x99y43 SB_BIG plane 6
00  // 78 x99y43 SB_BIG plane 6
00  // 79 x99y43 SB_BIG plane 7
00  // 80 x99y43 SB_BIG plane 7
80  // 81 x99y43 SB_DRIVE plane 8,7
00  // 82 x99y43 SB_BIG plane 8
60  // 83 x99y43 SB_BIG plane 8
8B // -- CRC low byte
B9 // -- CRC high byte


// Config Latches on x161y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DB8A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
16 // y_sel: 43
46 // -- CRC low byte
43 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DB92
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y43
00  // 14 right_edge_EN1 at x163y43
00  // 15 right_edge_EN2 at x163y43
00  // 16 right_edge_EN0 at x163y44
00  // 17 right_edge_EN1 at x163y44
00  // 18 right_edge_EN2 at x163y44
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y44 SB_BIG plane 1
12  // 65 x162y44 SB_BIG plane 1
00  // 66 x162y44 SB_DRIVE plane 2,1
48  // 67 x162y44 SB_BIG plane 2
12  // 68 x162y44 SB_BIG plane 2
48  // 69 x162y44 SB_BIG plane 3
12  // 70 x162y44 SB_BIG plane 3
00  // 71 x162y44 SB_DRIVE plane 4,3
48  // 72 x162y44 SB_BIG plane 4
12  // 73 x162y44 SB_BIG plane 4
48  // 74 x162y44 SB_BIG plane 5
12  // 75 x162y44 SB_BIG plane 5
00  // 76 x162y44 SB_DRIVE plane 6,5
48  // 77 x162y44 SB_BIG plane 6
12  // 78 x162y44 SB_BIG plane 6
48  // 79 x162y44 SB_BIG plane 7
12  // 80 x162y44 SB_BIG plane 7
00  // 81 x162y44 SB_DRIVE plane 8,7
48  // 82 x162y44 SB_BIG plane 8
12  // 83 x162y44 SB_BIG plane 8
48  // 84 x162y44 SB_BIG plane 9
12  // 85 x162y44 SB_BIG plane 9
00  // 86 x162y44 SB_DRIVE plane 10,9
48  // 87 x162y44 SB_BIG plane 10
12  // 88 x162y44 SB_BIG plane 10
48  // 89 x162y44 SB_BIG plane 11
12  // 90 x162y44 SB_BIG plane 11
00  // 91 x162y44 SB_DRIVE plane 12,11
48  // 92 x162y44 SB_BIG plane 12
12  // 93 x162y44 SB_BIG plane 12
A8  // 94 x161y43 SB_SML plane 1
82  // 95 x161y43 SB_SML plane 2,1
2A  // 96 x161y43 SB_SML plane 2
A8  // 97 x161y43 SB_SML plane 3
82  // 98 x161y43 SB_SML plane 4,3
2A  // 99 x161y43 SB_SML plane 4
A8  // 100 x161y43 SB_SML plane 5
82  // 101 x161y43 SB_SML plane 6,5
2A  // 102 x161y43 SB_SML plane 6
A8  // 103 x161y43 SB_SML plane 7
82  // 104 x161y43 SB_SML plane 8,7
2A  // 105 x161y43 SB_SML plane 8
A8  // 106 x161y43 SB_SML plane 9
82  // 107 x161y43 SB_SML plane 10,9
2A  // 108 x161y43 SB_SML plane 10
A8  // 109 x161y43 SB_SML plane 11
82  // 110 x161y43 SB_SML plane 12,11
2A  // 111 x161y43 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DC08     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
17 // y_sel: 45
E0 // -- CRC low byte
98 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DC10
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO_W1_A[5]  _a616  OBF  at x0y45
09  //  1 GPIO_W1_A[5]
01  //  2 GPIO_W1_A[5]
00  //  3 GPIO_W1_A[5]
01  //  4 GPIO_W1_A[5]
00  //  5 GPIO_W1_A[5]
00  //  6 GPIO_W1_A[5]
00  //  7 GPIO_W1_A[5]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x-2y45
00  // 10 edge_io_EN1 at x-2y45
00  // 11 edge_io_EN0 at x-2y46
00  // 12 edge_io_EN1 at x-2y46
00  // 13 left_edge_EN0 at x-2y45
00  // 14 left_edge_EN1 at x-2y45
00  // 15 left_edge_EN2 at x-2y45
00  // 16 left_edge_EN0 at x-2y46
00  // 17 left_edge_EN1 at x-2y46
00  // 18 left_edge_EN2 at x-2y46
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y46 SB_BIG plane 1
12  // 65 x0y46 SB_BIG plane 1
00  // 66 x0y46 SB_DRIVE plane 2,1
48  // 67 x0y46 SB_BIG plane 2
12  // 68 x0y46 SB_BIG plane 2
48  // 69 x0y46 SB_BIG plane 3
12  // 70 x0y46 SB_BIG plane 3
00  // 71 x0y46 SB_DRIVE plane 4,3
48  // 72 x0y46 SB_BIG plane 4
12  // 73 x0y46 SB_BIG plane 4
48  // 74 x0y46 SB_BIG plane 5
12  // 75 x0y46 SB_BIG plane 5
00  // 76 x0y46 SB_DRIVE plane 6,5
48  // 77 x0y46 SB_BIG plane 6
12  // 78 x0y46 SB_BIG plane 6
48  // 79 x0y46 SB_BIG plane 7
12  // 80 x0y46 SB_BIG plane 7
00  // 81 x0y46 SB_DRIVE plane 8,7
48  // 82 x0y46 SB_BIG plane 8
12  // 83 x0y46 SB_BIG plane 8
48  // 84 x0y46 SB_BIG plane 9
12  // 85 x0y46 SB_BIG plane 9
00  // 86 x0y46 SB_DRIVE plane 10,9
48  // 87 x0y46 SB_BIG plane 10
12  // 88 x0y46 SB_BIG plane 10
48  // 89 x0y46 SB_BIG plane 11
12  // 90 x0y46 SB_BIG plane 11
00  // 91 x0y46 SB_DRIVE plane 12,11
48  // 92 x0y46 SB_BIG plane 12
12  // 93 x0y46 SB_BIG plane 12
A8  // 94 x-1y45 SB_SML plane 1
82  // 95 x-1y45 SB_SML plane 2,1
2A  // 96 x-1y45 SB_SML plane 2
A8  // 97 x-1y45 SB_SML plane 3
82  // 98 x-1y45 SB_SML plane 4,3
6A  // 99 x-1y45 SB_SML plane 4
A8  // 100 x-1y45 SB_SML plane 5
82  // 101 x-1y45 SB_SML plane 6,5
2A  // 102 x-1y45 SB_SML plane 6
A8  // 103 x-1y45 SB_SML plane 7
82  // 104 x-1y45 SB_SML plane 8,7
2A  // 105 x-1y45 SB_SML plane 8
A8  // 106 x-1y45 SB_SML plane 9
82  // 107 x-1y45 SB_SML plane 10,9
2A  // 108 x-1y45 SB_SML plane 10
A8  // 109 x-1y45 SB_SML plane 11
82  // 110 x-1y45 SB_SML plane 12,11
2A  // 111 x-1y45 SB_SML plane 12
34 // -- CRC low byte
74 // -- CRC high byte


// Config Latches on x1y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DC86     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
17 // y_sel: 45
38 // -- CRC low byte
81 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DC8E
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
00  //  0 x1y45 CPE[0]  _a786  C_///AND/
00  //  1 x1y45 CPE[1]
00  //  2 x1y45 CPE[2]
00  //  3 x1y45 CPE[3]
00  //  4 x1y45 CPE[4]
00  //  5 x1y45 CPE[5]
00  //  6 x1y45 CPE[6]
00  //  7 x1y45 CPE[7]
00  //  8 x1y45 CPE[8]
00  //  9 x1y45 CPE[9]
00  // 10 x1y46 CPE[0]
00  // 11 x1y46 CPE[1]
00  // 12 x1y46 CPE[2]
00  // 13 x1y46 CPE[3]
00  // 14 x1y46 CPE[4]
00  // 15 x1y46 CPE[5]
00  // 16 x1y46 CPE[6]
00  // 17 x1y46 CPE[7]
00  // 18 x1y46 CPE[8]
00  // 19 x1y46 CPE[9]
00  // 20 x2y45 CPE[0]
00  // 21 x2y45 CPE[1]
00  // 22 x2y45 CPE[2]
00  // 23 x2y45 CPE[3]
00  // 24 x2y45 CPE[4]
00  // 25 x2y45 CPE[5]
00  // 26 x2y45 CPE[6]
00  // 27 x2y45 CPE[7]
00  // 28 x2y45 CPE[8]
00  // 29 x2y45 CPE[9]
00  // 30 x2y46 CPE[0]
00  // 31 x2y46 CPE[1]
00  // 32 x2y46 CPE[2]
00  // 33 x2y46 CPE[3]
00  // 34 x2y46 CPE[4]
00  // 35 x2y46 CPE[5]
00  // 36 x2y46 CPE[6]
00  // 37 x2y46 CPE[7]
00  // 38 x2y46 CPE[8]
00  // 39 x2y46 CPE[9]
28  // 40 x1y45 INMUX plane 2,1
00  // 41 x1y45 INMUX plane 4,3
00  // 42 x1y45 INMUX plane 6,5
00  // 43 x1y45 INMUX plane 8,7
00  // 44 x1y45 INMUX plane 10,9
00  // 45 x1y45 INMUX plane 12,11
00  // 46 x1y46 INMUX plane 2,1
00  // 47 x1y46 INMUX plane 4,3
00  // 48 x1y46 INMUX plane 6,5
00  // 49 x1y46 INMUX plane 8,7
00  // 50 x1y46 INMUX plane 10,9
00  // 51 x1y46 INMUX plane 12,11
00  // 52 x2y45 INMUX plane 2,1
00  // 53 x2y45 INMUX plane 4,3
40  // 54 x2y45 INMUX plane 6,5
00  // 55 x2y45 INMUX plane 8,7
40  // 56 x2y45 INMUX plane 10,9
00  // 57 x2y45 INMUX plane 12,11
08  // 58 x2y46 INMUX plane 2,1
00  // 59 x2y46 INMUX plane 4,3
40  // 60 x2y46 INMUX plane 6,5
00  // 61 x2y46 INMUX plane 8,7
40  // 62 x2y46 INMUX plane 10,9
00  // 63 x2y46 INMUX plane 12,11
48  // 64 x1y45 SB_BIG plane 1
12  // 65 x1y45 SB_BIG plane 1
00  // 66 x1y45 SB_DRIVE plane 2,1
00  // 67 x1y45 SB_BIG plane 2
00  // 68 x1y45 SB_BIG plane 2
00  // 69 x1y45 SB_BIG plane 3
00  // 70 x1y45 SB_BIG plane 3
00  // 71 x1y45 SB_DRIVE plane 4,3
00  // 72 x1y45 SB_BIG plane 4
00  // 73 x1y45 SB_BIG plane 4
48  // 74 x1y45 SB_BIG plane 5
12  // 75 x1y45 SB_BIG plane 5
00  // 76 x1y45 SB_DRIVE plane 6,5
00  // 77 x1y45 SB_BIG plane 6
00  // 78 x1y45 SB_BIG plane 6
00  // 79 x1y45 SB_BIG plane 7
00  // 80 x1y45 SB_BIG plane 7
00  // 81 x1y45 SB_DRIVE plane 8,7
00  // 82 x1y45 SB_BIG plane 8
00  // 83 x1y45 SB_BIG plane 8
00  // 84 x1y45 SB_BIG plane 9
00  // 85 x1y45 SB_BIG plane 9
00  // 86 x1y45 SB_DRIVE plane 10,9
00  // 87 x1y45 SB_BIG plane 10
00  // 88 x1y45 SB_BIG plane 10
00  // 89 x1y45 SB_BIG plane 11
00  // 90 x1y45 SB_BIG plane 11
00  // 91 x1y45 SB_DRIVE plane 12,11
00  // 92 x1y45 SB_BIG plane 12
00  // 93 x1y45 SB_BIG plane 12
A8  // 94 x2y46 SB_SML plane 1
02  // 95 x2y46 SB_SML plane 2,1
00  // 96 x2y46 SB_SML plane 2
00  // 97 x2y46 SB_SML plane 3
00  // 98 x2y46 SB_SML plane 4,3
00  // 99 x2y46 SB_SML plane 4
A8  // 100 x2y46 SB_SML plane 5
02  // 101 x2y46 SB_SML plane 6,5
FD // -- CRC low byte
00 // -- CRC high byte


// Config Latches on x161y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DCFA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
17 // y_sel: 45
CF // -- CRC low byte
52 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DD02
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y45
00  // 14 right_edge_EN1 at x163y45
00  // 15 right_edge_EN2 at x163y45
00  // 16 right_edge_EN0 at x163y46
00  // 17 right_edge_EN1 at x163y46
00  // 18 right_edge_EN2 at x163y46
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y45 SB_BIG plane 1
12  // 65 x161y45 SB_BIG plane 1
00  // 66 x161y45 SB_DRIVE plane 2,1
48  // 67 x161y45 SB_BIG plane 2
12  // 68 x161y45 SB_BIG plane 2
48  // 69 x161y45 SB_BIG plane 3
12  // 70 x161y45 SB_BIG plane 3
00  // 71 x161y45 SB_DRIVE plane 4,3
48  // 72 x161y45 SB_BIG plane 4
12  // 73 x161y45 SB_BIG plane 4
48  // 74 x161y45 SB_BIG plane 5
12  // 75 x161y45 SB_BIG plane 5
00  // 76 x161y45 SB_DRIVE plane 6,5
48  // 77 x161y45 SB_BIG plane 6
12  // 78 x161y45 SB_BIG plane 6
48  // 79 x161y45 SB_BIG plane 7
12  // 80 x161y45 SB_BIG plane 7
00  // 81 x161y45 SB_DRIVE plane 8,7
48  // 82 x161y45 SB_BIG plane 8
12  // 83 x161y45 SB_BIG plane 8
48  // 84 x161y45 SB_BIG plane 9
12  // 85 x161y45 SB_BIG plane 9
00  // 86 x161y45 SB_DRIVE plane 10,9
48  // 87 x161y45 SB_BIG plane 10
12  // 88 x161y45 SB_BIG plane 10
48  // 89 x161y45 SB_BIG plane 11
12  // 90 x161y45 SB_BIG plane 11
00  // 91 x161y45 SB_DRIVE plane 12,11
48  // 92 x161y45 SB_BIG plane 12
12  // 93 x161y45 SB_BIG plane 12
A8  // 94 x162y46 SB_SML plane 1
82  // 95 x162y46 SB_SML plane 2,1
2A  // 96 x162y46 SB_SML plane 2
A8  // 97 x162y46 SB_SML plane 3
82  // 98 x162y46 SB_SML plane 4,3
2A  // 99 x162y46 SB_SML plane 4
A8  // 100 x162y46 SB_SML plane 5
82  // 101 x162y46 SB_SML plane 6,5
2A  // 102 x162y46 SB_SML plane 6
A8  // 103 x162y46 SB_SML plane 7
82  // 104 x162y46 SB_SML plane 8,7
2A  // 105 x162y46 SB_SML plane 8
A8  // 106 x162y46 SB_SML plane 9
82  // 107 x162y46 SB_SML plane 10,9
2A  // 108 x162y46 SB_SML plane 10
A8  // 109 x162y46 SB_SML plane 11
82  // 110 x162y46 SB_SML plane 12,11
2A  // 111 x162y46 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DD78     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
18 // y_sel: 47
17 // -- CRC low byte
60 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DD80
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y47
00  // 14 left_edge_EN1 at x-2y47
00  // 15 left_edge_EN2 at x-2y47
00  // 16 left_edge_EN0 at x-2y48
00  // 17 left_edge_EN1 at x-2y48
00  // 18 left_edge_EN2 at x-2y48
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y47 SB_BIG plane 1
12  // 65 x-1y47 SB_BIG plane 1
00  // 66 x-1y47 SB_DRIVE plane 2,1
48  // 67 x-1y47 SB_BIG plane 2
12  // 68 x-1y47 SB_BIG plane 2
48  // 69 x-1y47 SB_BIG plane 3
12  // 70 x-1y47 SB_BIG plane 3
80  // 71 x-1y47 SB_DRIVE plane 4,3
48  // 72 x-1y47 SB_BIG plane 4
62  // 73 x-1y47 SB_BIG plane 4
48  // 74 x-1y47 SB_BIG plane 5
22  // 75 x-1y47 SB_BIG plane 5
88  // 76 x-1y47 SB_DRIVE plane 6,5
48  // 77 x-1y47 SB_BIG plane 6
62  // 78 x-1y47 SB_BIG plane 6
48  // 79 x-1y47 SB_BIG plane 7
12  // 80 x-1y47 SB_BIG plane 7
00  // 81 x-1y47 SB_DRIVE plane 8,7
48  // 82 x-1y47 SB_BIG plane 8
12  // 83 x-1y47 SB_BIG plane 8
48  // 84 x-1y47 SB_BIG plane 9
12  // 85 x-1y47 SB_BIG plane 9
00  // 86 x-1y47 SB_DRIVE plane 10,9
48  // 87 x-1y47 SB_BIG plane 10
12  // 88 x-1y47 SB_BIG plane 10
48  // 89 x-1y47 SB_BIG plane 11
62  // 90 x-1y47 SB_BIG plane 11
08  // 91 x-1y47 SB_DRIVE plane 12,11
48  // 92 x-1y47 SB_BIG plane 12
12  // 93 x-1y47 SB_BIG plane 12
A8  // 94 x0y48 SB_SML plane 1
82  // 95 x0y48 SB_SML plane 2,1
2A  // 96 x0y48 SB_SML plane 2
A8  // 97 x0y48 SB_SML plane 3
82  // 98 x0y48 SB_SML plane 4,3
2A  // 99 x0y48 SB_SML plane 4
A8  // 100 x0y48 SB_SML plane 5
82  // 101 x0y48 SB_SML plane 6,5
2A  // 102 x0y48 SB_SML plane 6
A8  // 103 x0y48 SB_SML plane 7
82  // 104 x0y48 SB_SML plane 8,7
2A  // 105 x0y48 SB_SML plane 8
A8  // 106 x0y48 SB_SML plane 9
82  // 107 x0y48 SB_SML plane 10,9
2A  // 108 x0y48 SB_SML plane 10
A8  // 109 x0y48 SB_SML plane 11
82  // 110 x0y48 SB_SML plane 12,11
2A  // 111 x0y48 SB_SML plane 12
93 // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x95y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DDF6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
18 // y_sel: 47
B5 // -- CRC low byte
D6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DDFE
54 // Length: 84
3C // -- CRC low byte
2C // -- CRC high byte
00  //  0 x95y47 CPE[0]
00  //  1 x95y47 CPE[1]
00  //  2 x95y47 CPE[2]
00  //  3 x95y47 CPE[3]
00  //  4 x95y47 CPE[4]
00  //  5 x95y47 CPE[5]
00  //  6 x95y47 CPE[6]
00  //  7 x95y47 CPE[7]
00  //  8 x95y47 CPE[8]
00  //  9 x95y47 CPE[9]
00  // 10 x95y48 CPE[0]
00  // 11 x95y48 CPE[1]
00  // 12 x95y48 CPE[2]
00  // 13 x95y48 CPE[3]
00  // 14 x95y48 CPE[4]
00  // 15 x95y48 CPE[5]
00  // 16 x95y48 CPE[6]
00  // 17 x95y48 CPE[7]
00  // 18 x95y48 CPE[8]
00  // 19 x95y48 CPE[9]
00  // 20 x96y47 CPE[0]
00  // 21 x96y47 CPE[1]
00  // 22 x96y47 CPE[2]
00  // 23 x96y47 CPE[3]
00  // 24 x96y47 CPE[4]
00  // 25 x96y47 CPE[5]
00  // 26 x96y47 CPE[6]
00  // 27 x96y47 CPE[7]
00  // 28 x96y47 CPE[8]
00  // 29 x96y47 CPE[9]
00  // 30 x96y48 CPE[0]
00  // 31 x96y48 CPE[1]
00  // 32 x96y48 CPE[2]
00  // 33 x96y48 CPE[3]
00  // 34 x96y48 CPE[4]
00  // 35 x96y48 CPE[5]
00  // 36 x96y48 CPE[6]
00  // 37 x96y48 CPE[7]
00  // 38 x96y48 CPE[8]
00  // 39 x96y48 CPE[9]
00  // 40 x95y47 INMUX plane 2,1
00  // 41 x95y47 INMUX plane 4,3
00  // 42 x95y47 INMUX plane 6,5
00  // 43 x95y47 INMUX plane 8,7
00  // 44 x95y47 INMUX plane 10,9
00  // 45 x95y47 INMUX plane 12,11
00  // 46 x95y48 INMUX plane 2,1
00  // 47 x95y48 INMUX plane 4,3
00  // 48 x95y48 INMUX plane 6,5
00  // 49 x95y48 INMUX plane 8,7
00  // 50 x95y48 INMUX plane 10,9
00  // 51 x95y48 INMUX plane 12,11
00  // 52 x96y47 INMUX plane 2,1
00  // 53 x96y47 INMUX plane 4,3
00  // 54 x96y47 INMUX plane 6,5
00  // 55 x96y47 INMUX plane 8,7
00  // 56 x96y47 INMUX plane 10,9
00  // 57 x96y47 INMUX plane 12,11
00  // 58 x96y48 INMUX plane 2,1
00  // 59 x96y48 INMUX plane 4,3
00  // 60 x96y48 INMUX plane 6,5
00  // 61 x96y48 INMUX plane 8,7
00  // 62 x96y48 INMUX plane 10,9
00  // 63 x96y48 INMUX plane 12,11
00  // 64 x95y47 SB_BIG plane 1
00  // 65 x95y47 SB_BIG plane 1
00  // 66 x95y47 SB_DRIVE plane 2,1
00  // 67 x95y47 SB_BIG plane 2
00  // 68 x95y47 SB_BIG plane 2
00  // 69 x95y47 SB_BIG plane 3
00  // 70 x95y47 SB_BIG plane 3
00  // 71 x95y47 SB_DRIVE plane 4,3
00  // 72 x95y47 SB_BIG plane 4
00  // 73 x95y47 SB_BIG plane 4
00  // 74 x95y47 SB_BIG plane 5
00  // 75 x95y47 SB_BIG plane 5
00  // 76 x95y47 SB_DRIVE plane 6,5
00  // 77 x95y47 SB_BIG plane 6
00  // 78 x95y47 SB_BIG plane 6
00  // 79 x95y47 SB_BIG plane 7
00  // 80 x95y47 SB_BIG plane 7
00  // 81 x95y47 SB_DRIVE plane 8,7
00  // 82 x95y47 SB_BIG plane 8
60  // 83 x95y47 SB_BIG plane 8
67 // -- CRC low byte
B5 // -- CRC high byte


// Config Latches on x161y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DE58     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
18 // y_sel: 47
38 // -- CRC low byte
AA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DE60
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y47
00  // 14 right_edge_EN1 at x163y47
00  // 15 right_edge_EN2 at x163y47
00  // 16 right_edge_EN0 at x163y48
00  // 17 right_edge_EN1 at x163y48
00  // 18 right_edge_EN2 at x163y48
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y48 SB_BIG plane 1
12  // 65 x162y48 SB_BIG plane 1
00  // 66 x162y48 SB_DRIVE plane 2,1
48  // 67 x162y48 SB_BIG plane 2
12  // 68 x162y48 SB_BIG plane 2
48  // 69 x162y48 SB_BIG plane 3
12  // 70 x162y48 SB_BIG plane 3
00  // 71 x162y48 SB_DRIVE plane 4,3
48  // 72 x162y48 SB_BIG plane 4
12  // 73 x162y48 SB_BIG plane 4
48  // 74 x162y48 SB_BIG plane 5
12  // 75 x162y48 SB_BIG plane 5
00  // 76 x162y48 SB_DRIVE plane 6,5
48  // 77 x162y48 SB_BIG plane 6
12  // 78 x162y48 SB_BIG plane 6
48  // 79 x162y48 SB_BIG plane 7
12  // 80 x162y48 SB_BIG plane 7
00  // 81 x162y48 SB_DRIVE plane 8,7
48  // 82 x162y48 SB_BIG plane 8
12  // 83 x162y48 SB_BIG plane 8
48  // 84 x162y48 SB_BIG plane 9
12  // 85 x162y48 SB_BIG plane 9
00  // 86 x162y48 SB_DRIVE plane 10,9
48  // 87 x162y48 SB_BIG plane 10
12  // 88 x162y48 SB_BIG plane 10
48  // 89 x162y48 SB_BIG plane 11
12  // 90 x162y48 SB_BIG plane 11
00  // 91 x162y48 SB_DRIVE plane 12,11
48  // 92 x162y48 SB_BIG plane 12
12  // 93 x162y48 SB_BIG plane 12
A8  // 94 x161y47 SB_SML plane 1
82  // 95 x161y47 SB_SML plane 2,1
2A  // 96 x161y47 SB_SML plane 2
A8  // 97 x161y47 SB_SML plane 3
82  // 98 x161y47 SB_SML plane 4,3
2A  // 99 x161y47 SB_SML plane 4
A8  // 100 x161y47 SB_SML plane 5
82  // 101 x161y47 SB_SML plane 6,5
2A  // 102 x161y47 SB_SML plane 6
A8  // 103 x161y47 SB_SML plane 7
82  // 104 x161y47 SB_SML plane 8,7
2A  // 105 x161y47 SB_SML plane 8
A8  // 106 x161y47 SB_SML plane 9
82  // 107 x161y47 SB_SML plane 10,9
2A  // 108 x161y47 SB_SML plane 10
A8  // 109 x161y47 SB_SML plane 11
82  // 110 x161y47 SB_SML plane 12,11
2A  // 111 x161y47 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DED6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
19 // y_sel: 49
9E // -- CRC low byte
71 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DEDE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
10  //  0 GPIO_W1_A[6]  _a617  IBF  at x0y49
00  //  1 GPIO_W1_A[6]
00  //  2 GPIO_W1_A[6]
00  //  3 GPIO_W1_A[6]
00  //  4 GPIO_W1_A[6]
00  //  5 GPIO_W1_A[6]
01  //  6 GPIO_W1_A[6]
00  //  7 GPIO_W1_A[6]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x-2y49
00  // 10 edge_io_EN1 at x-2y49
00  // 11 edge_io_EN0 at x-2y50
00  // 12 edge_io_EN1 at x-2y50
00  // 13 left_edge_EN0 at x-2y49
00  // 14 left_edge_EN1 at x-2y49
00  // 15 left_edge_EN2 at x-2y49
00  // 16 left_edge_EN0 at x-2y50
00  // 17 left_edge_EN1 at x-2y50
00  // 18 left_edge_EN2 at x-2y50
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y50 SB_BIG plane 1
12  // 65 x0y50 SB_BIG plane 1
00  // 66 x0y50 SB_DRIVE plane 2,1
48  // 67 x0y50 SB_BIG plane 2
12  // 68 x0y50 SB_BIG plane 2
48  // 69 x0y50 SB_BIG plane 3
12  // 70 x0y50 SB_BIG plane 3
00  // 71 x0y50 SB_DRIVE plane 4,3
48  // 72 x0y50 SB_BIG plane 4
12  // 73 x0y50 SB_BIG plane 4
48  // 74 x0y50 SB_BIG plane 5
12  // 75 x0y50 SB_BIG plane 5
00  // 76 x0y50 SB_DRIVE plane 6,5
48  // 77 x0y50 SB_BIG plane 6
12  // 78 x0y50 SB_BIG plane 6
48  // 79 x0y50 SB_BIG plane 7
12  // 80 x0y50 SB_BIG plane 7
00  // 81 x0y50 SB_DRIVE plane 8,7
48  // 82 x0y50 SB_BIG plane 8
12  // 83 x0y50 SB_BIG plane 8
48  // 84 x0y50 SB_BIG plane 9
12  // 85 x0y50 SB_BIG plane 9
00  // 86 x0y50 SB_DRIVE plane 10,9
48  // 87 x0y50 SB_BIG plane 10
12  // 88 x0y50 SB_BIG plane 10
48  // 89 x0y50 SB_BIG plane 11
12  // 90 x0y50 SB_BIG plane 11
00  // 91 x0y50 SB_DRIVE plane 12,11
48  // 92 x0y50 SB_BIG plane 12
12  // 93 x0y50 SB_BIG plane 12
A8  // 94 x-1y49 SB_SML plane 1
82  // 95 x-1y49 SB_SML plane 2,1
2A  // 96 x-1y49 SB_SML plane 2
A8  // 97 x-1y49 SB_SML plane 3
82  // 98 x-1y49 SB_SML plane 4,3
0A  // 99 x-1y49 SB_SML plane 4
A8  // 100 x-1y49 SB_SML plane 5
80  // 101 x-1y49 SB_SML plane 6,5
2A  // 102 x-1y49 SB_SML plane 6
A8  // 103 x-1y49 SB_SML plane 7
82  // 104 x-1y49 SB_SML plane 8,7
2A  // 105 x-1y49 SB_SML plane 8
A8  // 106 x-1y49 SB_SML plane 9
82  // 107 x-1y49 SB_SML plane 10,9
2A  // 108 x-1y49 SB_SML plane 10
A8  // 109 x-1y49 SB_SML plane 11
82  // 110 x-1y49 SB_SML plane 12,11
2A  // 111 x-1y49 SB_SML plane 12
90 // -- CRC low byte
1B // -- CRC high byte


// Config Latches on x161y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DF54     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
19 // y_sel: 49
B1 // -- CRC low byte
BB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DF5C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y49
00  // 14 right_edge_EN1 at x163y49
00  // 15 right_edge_EN2 at x163y49
00  // 16 right_edge_EN0 at x163y50
00  // 17 right_edge_EN1 at x163y50
00  // 18 right_edge_EN2 at x163y50
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y49 SB_BIG plane 1
12  // 65 x161y49 SB_BIG plane 1
00  // 66 x161y49 SB_DRIVE plane 2,1
48  // 67 x161y49 SB_BIG plane 2
12  // 68 x161y49 SB_BIG plane 2
48  // 69 x161y49 SB_BIG plane 3
12  // 70 x161y49 SB_BIG plane 3
00  // 71 x161y49 SB_DRIVE plane 4,3
48  // 72 x161y49 SB_BIG plane 4
12  // 73 x161y49 SB_BIG plane 4
48  // 74 x161y49 SB_BIG plane 5
12  // 75 x161y49 SB_BIG plane 5
00  // 76 x161y49 SB_DRIVE plane 6,5
48  // 77 x161y49 SB_BIG plane 6
12  // 78 x161y49 SB_BIG plane 6
48  // 79 x161y49 SB_BIG plane 7
12  // 80 x161y49 SB_BIG plane 7
00  // 81 x161y49 SB_DRIVE plane 8,7
48  // 82 x161y49 SB_BIG plane 8
12  // 83 x161y49 SB_BIG plane 8
48  // 84 x161y49 SB_BIG plane 9
12  // 85 x161y49 SB_BIG plane 9
00  // 86 x161y49 SB_DRIVE plane 10,9
48  // 87 x161y49 SB_BIG plane 10
12  // 88 x161y49 SB_BIG plane 10
48  // 89 x161y49 SB_BIG plane 11
12  // 90 x161y49 SB_BIG plane 11
00  // 91 x161y49 SB_DRIVE plane 12,11
48  // 92 x161y49 SB_BIG plane 12
12  // 93 x161y49 SB_BIG plane 12
A8  // 94 x162y50 SB_SML plane 1
82  // 95 x162y50 SB_SML plane 2,1
2A  // 96 x162y50 SB_SML plane 2
A8  // 97 x162y50 SB_SML plane 3
82  // 98 x162y50 SB_SML plane 4,3
2A  // 99 x162y50 SB_SML plane 4
A8  // 100 x162y50 SB_SML plane 5
82  // 101 x162y50 SB_SML plane 6,5
2A  // 102 x162y50 SB_SML plane 6
A8  // 103 x162y50 SB_SML plane 7
82  // 104 x162y50 SB_SML plane 8,7
2A  // 105 x162y50 SB_SML plane 8
A8  // 106 x162y50 SB_SML plane 9
82  // 107 x162y50 SB_SML plane 10,9
2A  // 108 x162y50 SB_SML plane 10
A8  // 109 x162y50 SB_SML plane 11
82  // 110 x162y50 SB_SML plane 12,11
2A  // 111 x162y50 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DFD2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
1A // y_sel: 51
05 // -- CRC low byte
43 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DFDA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO_W1_B[6]  _a618  OBF  at x0y51
09  //  1 GPIO_W1_B[6]
01  //  2 GPIO_W1_B[6]
00  //  3 GPIO_W1_B[6]
01  //  4 GPIO_W1_B[6]
00  //  5 GPIO_W1_B[6]
00  //  6 GPIO_W1_B[6]
00  //  7 GPIO_W1_B[6]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x-2y51
00  // 10 edge_io_EN1 at x-2y51
00  // 11 edge_io_EN0 at x-2y52
00  // 12 edge_io_EN1 at x-2y52
00  // 13 left_edge_EN0 at x-2y51
00  // 14 left_edge_EN1 at x-2y51
00  // 15 left_edge_EN2 at x-2y51
00  // 16 left_edge_EN0 at x-2y52
00  // 17 left_edge_EN1 at x-2y52
00  // 18 left_edge_EN2 at x-2y52
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y51 SB_BIG plane 1
12  // 65 x-1y51 SB_BIG plane 1
00  // 66 x-1y51 SB_DRIVE plane 2,1
48  // 67 x-1y51 SB_BIG plane 2
12  // 68 x-1y51 SB_BIG plane 2
48  // 69 x-1y51 SB_BIG plane 3
12  // 70 x-1y51 SB_BIG plane 3
00  // 71 x-1y51 SB_DRIVE plane 4,3
48  // 72 x-1y51 SB_BIG plane 4
12  // 73 x-1y51 SB_BIG plane 4
48  // 74 x-1y51 SB_BIG plane 5
12  // 75 x-1y51 SB_BIG plane 5
00  // 76 x-1y51 SB_DRIVE plane 6,5
48  // 77 x-1y51 SB_BIG plane 6
12  // 78 x-1y51 SB_BIG plane 6
48  // 79 x-1y51 SB_BIG plane 7
12  // 80 x-1y51 SB_BIG plane 7
00  // 81 x-1y51 SB_DRIVE plane 8,7
48  // 82 x-1y51 SB_BIG plane 8
12  // 83 x-1y51 SB_BIG plane 8
48  // 84 x-1y51 SB_BIG plane 9
12  // 85 x-1y51 SB_BIG plane 9
00  // 86 x-1y51 SB_DRIVE plane 10,9
48  // 87 x-1y51 SB_BIG plane 10
12  // 88 x-1y51 SB_BIG plane 10
48  // 89 x-1y51 SB_BIG plane 11
12  // 90 x-1y51 SB_BIG plane 11
00  // 91 x-1y51 SB_DRIVE plane 12,11
48  // 92 x-1y51 SB_BIG plane 12
12  // 93 x-1y51 SB_BIG plane 12
A8  // 94 x0y52 SB_SML plane 1
82  // 95 x0y52 SB_SML plane 2,1
2A  // 96 x0y52 SB_SML plane 2
A8  // 97 x0y52 SB_SML plane 3
82  // 98 x0y52 SB_SML plane 4,3
2A  // 99 x0y52 SB_SML plane 4
A8  // 100 x0y52 SB_SML plane 5
82  // 101 x0y52 SB_SML plane 6,5
2A  // 102 x0y52 SB_SML plane 6
A8  // 103 x0y52 SB_SML plane 7
82  // 104 x0y52 SB_SML plane 8,7
2A  // 105 x0y52 SB_SML plane 8
A8  // 106 x0y52 SB_SML plane 9
82  // 107 x0y52 SB_SML plane 10,9
2A  // 108 x0y52 SB_SML plane 10
A8  // 109 x0y52 SB_SML plane 11
82  // 110 x0y52 SB_SML plane 12,11
2A  // 111 x0y52 SB_SML plane 12
65 // -- CRC low byte
17 // -- CRC high byte


// Config Latches on x1y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E050     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
1A // y_sel: 51
DD // -- CRC low byte
5A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E058
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
00  //  0 x1y51 CPE[0]  _a787  C_///AND/
00  //  1 x1y51 CPE[1]
00  //  2 x1y51 CPE[2]
00  //  3 x1y51 CPE[3]
00  //  4 x1y51 CPE[4]
00  //  5 x1y51 CPE[5]
00  //  6 x1y51 CPE[6]
00  //  7 x1y51 CPE[7]
00  //  8 x1y51 CPE[8]
00  //  9 x1y51 CPE[9]
00  // 10 x1y52 CPE[0]
00  // 11 x1y52 CPE[1]
00  // 12 x1y52 CPE[2]
00  // 13 x1y52 CPE[3]
00  // 14 x1y52 CPE[4]
00  // 15 x1y52 CPE[5]
00  // 16 x1y52 CPE[6]
00  // 17 x1y52 CPE[7]
00  // 18 x1y52 CPE[8]
00  // 19 x1y52 CPE[9]
00  // 20 x2y51 CPE[0]
00  // 21 x2y51 CPE[1]
00  // 22 x2y51 CPE[2]
00  // 23 x2y51 CPE[3]
00  // 24 x2y51 CPE[4]
00  // 25 x2y51 CPE[5]
00  // 26 x2y51 CPE[6]
00  // 27 x2y51 CPE[7]
00  // 28 x2y51 CPE[8]
00  // 29 x2y51 CPE[9]
00  // 30 x2y52 CPE[0]
00  // 31 x2y52 CPE[1]
00  // 32 x2y52 CPE[2]
00  // 33 x2y52 CPE[3]
00  // 34 x2y52 CPE[4]
00  // 35 x2y52 CPE[5]
00  // 36 x2y52 CPE[6]
00  // 37 x2y52 CPE[7]
00  // 38 x2y52 CPE[8]
00  // 39 x2y52 CPE[9]
10  // 40 x1y51 INMUX plane 2,1
00  // 41 x1y51 INMUX plane 4,3
00  // 42 x1y51 INMUX plane 6,5
00  // 43 x1y51 INMUX plane 8,7
00  // 44 x1y51 INMUX plane 10,9
00  // 45 x1y51 INMUX plane 12,11
00  // 46 x1y52 INMUX plane 2,1
00  // 47 x1y52 INMUX plane 4,3
00  // 48 x1y52 INMUX plane 6,5
00  // 49 x1y52 INMUX plane 8,7
00  // 50 x1y52 INMUX plane 10,9
00  // 51 x1y52 INMUX plane 12,11
00  // 52 x2y51 INMUX plane 2,1
00  // 53 x2y51 INMUX plane 4,3
40  // 54 x2y51 INMUX plane 6,5
00  // 55 x2y51 INMUX plane 8,7
40  // 56 x2y51 INMUX plane 10,9
00  // 57 x2y51 INMUX plane 12,11
00  // 58 x2y52 INMUX plane 2,1
00  // 59 x2y52 INMUX plane 4,3
40  // 60 x2y52 INMUX plane 6,5
00  // 61 x2y52 INMUX plane 8,7
40  // 62 x2y52 INMUX plane 10,9
00  // 63 x2y52 INMUX plane 12,11
C8  // 64 x2y52 SB_BIG plane 1
13  // 65 x2y52 SB_BIG plane 1
00  // 66 x2y52 SB_DRIVE plane 2,1
00  // 67 x2y52 SB_BIG plane 2
00  // 68 x2y52 SB_BIG plane 2
00  // 69 x2y52 SB_BIG plane 3
00  // 70 x2y52 SB_BIG plane 3
00  // 71 x2y52 SB_DRIVE plane 4,3
00  // 72 x2y52 SB_BIG plane 4
00  // 73 x2y52 SB_BIG plane 4
48  // 74 x2y52 SB_BIG plane 5
12  // 75 x2y52 SB_BIG plane 5
00  // 76 x2y52 SB_DRIVE plane 6,5
00  // 77 x2y52 SB_BIG plane 6
00  // 78 x2y52 SB_BIG plane 6
00  // 79 x2y52 SB_BIG plane 7
00  // 80 x2y52 SB_BIG plane 7
00  // 81 x2y52 SB_DRIVE plane 8,7
00  // 82 x2y52 SB_BIG plane 8
00  // 83 x2y52 SB_BIG plane 8
00  // 84 x2y52 SB_BIG plane 9
00  // 85 x2y52 SB_BIG plane 9
00  // 86 x2y52 SB_DRIVE plane 10,9
00  // 87 x2y52 SB_BIG plane 10
00  // 88 x2y52 SB_BIG plane 10
00  // 89 x2y52 SB_BIG plane 11
00  // 90 x2y52 SB_BIG plane 11
00  // 91 x2y52 SB_DRIVE plane 12,11
00  // 92 x2y52 SB_BIG plane 12
00  // 93 x2y52 SB_BIG plane 12
A8  // 94 x1y51 SB_SML plane 1
02  // 95 x1y51 SB_SML plane 2,1
00  // 96 x1y51 SB_SML plane 2
00  // 97 x1y51 SB_SML plane 3
00  // 98 x1y51 SB_SML plane 4,3
00  // 99 x1y51 SB_SML plane 4
A8  // 100 x1y51 SB_SML plane 5
02  // 101 x1y51 SB_SML plane 6,5
C2 // -- CRC low byte
EE // -- CRC high byte


// Config Latches on x3y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E0C4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
1A // y_sel: 51
B5 // -- CRC low byte
70 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E0CC
45 // Length: 69
34 // -- CRC low byte
2D // -- CRC high byte
00  //  0 x3y51 CPE[0]
00  //  1 x3y51 CPE[1]
00  //  2 x3y51 CPE[2]
00  //  3 x3y51 CPE[3]
00  //  4 x3y51 CPE[4]
00  //  5 x3y51 CPE[5]
00  //  6 x3y51 CPE[6]
00  //  7 x3y51 CPE[7]
00  //  8 x3y51 CPE[8]
00  //  9 x3y51 CPE[9]
00  // 10 x3y52 CPE[0]
00  // 11 x3y52 CPE[1]
00  // 12 x3y52 CPE[2]
00  // 13 x3y52 CPE[3]
00  // 14 x3y52 CPE[4]
00  // 15 x3y52 CPE[5]
00  // 16 x3y52 CPE[6]
00  // 17 x3y52 CPE[7]
00  // 18 x3y52 CPE[8]
00  // 19 x3y52 CPE[9]
00  // 20 x4y51 CPE[0]
00  // 21 x4y51 CPE[1]
00  // 22 x4y51 CPE[2]
00  // 23 x4y51 CPE[3]
00  // 24 x4y51 CPE[4]
00  // 25 x4y51 CPE[5]
00  // 26 x4y51 CPE[6]
00  // 27 x4y51 CPE[7]
00  // 28 x4y51 CPE[8]
00  // 29 x4y51 CPE[9]
00  // 30 x4y52 CPE[0]
00  // 31 x4y52 CPE[1]
00  // 32 x4y52 CPE[2]
00  // 33 x4y52 CPE[3]
00  // 34 x4y52 CPE[4]
00  // 35 x4y52 CPE[5]
00  // 36 x4y52 CPE[6]
00  // 37 x4y52 CPE[7]
00  // 38 x4y52 CPE[8]
00  // 39 x4y52 CPE[9]
00  // 40 x3y51 INMUX plane 2,1
00  // 41 x3y51 INMUX plane 4,3
00  // 42 x3y51 INMUX plane 6,5
00  // 43 x3y51 INMUX plane 8,7
00  // 44 x3y51 INMUX plane 10,9
00  // 45 x3y51 INMUX plane 12,11
00  // 46 x3y52 INMUX plane 2,1
00  // 47 x3y52 INMUX plane 4,3
00  // 48 x3y52 INMUX plane 6,5
00  // 49 x3y52 INMUX plane 8,7
00  // 50 x3y52 INMUX plane 10,9
00  // 51 x3y52 INMUX plane 12,11
00  // 52 x4y51 INMUX plane 2,1
00  // 53 x4y51 INMUX plane 4,3
00  // 54 x4y51 INMUX plane 6,5
00  // 55 x4y51 INMUX plane 8,7
00  // 56 x4y51 INMUX plane 10,9
00  // 57 x4y51 INMUX plane 12,11
00  // 58 x4y52 INMUX plane 2,1
00  // 59 x4y52 INMUX plane 4,3
00  // 60 x4y52 INMUX plane 6,5
00  // 61 x4y52 INMUX plane 8,7
00  // 62 x4y52 INMUX plane 10,9
00  // 63 x4y52 INMUX plane 12,11
00  // 64 x3y51 SB_BIG plane 1
00  // 65 x3y51 SB_BIG plane 1
00  // 66 x3y51 SB_DRIVE plane 2,1
00  // 67 x3y51 SB_BIG plane 2
0C  // 68 x3y51 SB_BIG plane 2
D0 // -- CRC low byte
8A // -- CRC high byte


// Config Latches on x19y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E117     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
1A // y_sel: 51
75 // -- CRC low byte
BE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E11F
45 // Length: 69
34 // -- CRC low byte
2D // -- CRC high byte
00  //  0 x19y51 CPE[0]
00  //  1 x19y51 CPE[1]
00  //  2 x19y51 CPE[2]
00  //  3 x19y51 CPE[3]
00  //  4 x19y51 CPE[4]
00  //  5 x19y51 CPE[5]
00  //  6 x19y51 CPE[6]
00  //  7 x19y51 CPE[7]
00  //  8 x19y51 CPE[8]
00  //  9 x19y51 CPE[9]
00  // 10 x19y52 CPE[0]
00  // 11 x19y52 CPE[1]
00  // 12 x19y52 CPE[2]
00  // 13 x19y52 CPE[3]
00  // 14 x19y52 CPE[4]
00  // 15 x19y52 CPE[5]
00  // 16 x19y52 CPE[6]
00  // 17 x19y52 CPE[7]
00  // 18 x19y52 CPE[8]
00  // 19 x19y52 CPE[9]
00  // 20 x20y51 CPE[0]
00  // 21 x20y51 CPE[1]
00  // 22 x20y51 CPE[2]
00  // 23 x20y51 CPE[3]
00  // 24 x20y51 CPE[4]
00  // 25 x20y51 CPE[5]
00  // 26 x20y51 CPE[6]
00  // 27 x20y51 CPE[7]
00  // 28 x20y51 CPE[8]
00  // 29 x20y51 CPE[9]
00  // 30 x20y52 CPE[0]
00  // 31 x20y52 CPE[1]
00  // 32 x20y52 CPE[2]
00  // 33 x20y52 CPE[3]
00  // 34 x20y52 CPE[4]
00  // 35 x20y52 CPE[5]
00  // 36 x20y52 CPE[6]
00  // 37 x20y52 CPE[7]
00  // 38 x20y52 CPE[8]
00  // 39 x20y52 CPE[9]
00  // 40 x19y51 INMUX plane 2,1
00  // 41 x19y51 INMUX plane 4,3
00  // 42 x19y51 INMUX plane 6,5
00  // 43 x19y51 INMUX plane 8,7
00  // 44 x19y51 INMUX plane 10,9
00  // 45 x19y51 INMUX plane 12,11
00  // 46 x19y52 INMUX plane 2,1
00  // 47 x19y52 INMUX plane 4,3
00  // 48 x19y52 INMUX plane 6,5
00  // 49 x19y52 INMUX plane 8,7
00  // 50 x19y52 INMUX plane 10,9
00  // 51 x19y52 INMUX plane 12,11
00  // 52 x20y51 INMUX plane 2,1
00  // 53 x20y51 INMUX plane 4,3
00  // 54 x20y51 INMUX plane 6,5
00  // 55 x20y51 INMUX plane 8,7
00  // 56 x20y51 INMUX plane 10,9
00  // 57 x20y51 INMUX plane 12,11
00  // 58 x20y52 INMUX plane 2,1
00  // 59 x20y52 INMUX plane 4,3
00  // 60 x20y52 INMUX plane 6,5
00  // 61 x20y52 INMUX plane 8,7
00  // 62 x20y52 INMUX plane 10,9
00  // 63 x20y52 INMUX plane 12,11
00  // 64 x19y51 SB_BIG plane 1
00  // 65 x19y51 SB_BIG plane 1
40  // 66 x19y51 SB_DRIVE plane 2,1
00  // 67 x19y51 SB_BIG plane 2
0C  // 68 x19y51 SB_BIG plane 2
A6 // -- CRC low byte
8C // -- CRC high byte


// Config Latches on x35y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E16A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
1A // y_sel: 51
24 // -- CRC low byte
E5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E172
45 // Length: 69
34 // -- CRC low byte
2D // -- CRC high byte
00  //  0 x35y51 CPE[0]
00  //  1 x35y51 CPE[1]
00  //  2 x35y51 CPE[2]
00  //  3 x35y51 CPE[3]
00  //  4 x35y51 CPE[4]
00  //  5 x35y51 CPE[5]
00  //  6 x35y51 CPE[6]
00  //  7 x35y51 CPE[7]
00  //  8 x35y51 CPE[8]
00  //  9 x35y51 CPE[9]
00  // 10 x35y52 CPE[0]
00  // 11 x35y52 CPE[1]
00  // 12 x35y52 CPE[2]
00  // 13 x35y52 CPE[3]
00  // 14 x35y52 CPE[4]
00  // 15 x35y52 CPE[5]
00  // 16 x35y52 CPE[6]
00  // 17 x35y52 CPE[7]
00  // 18 x35y52 CPE[8]
00  // 19 x35y52 CPE[9]
00  // 20 x36y51 CPE[0]
00  // 21 x36y51 CPE[1]
00  // 22 x36y51 CPE[2]
00  // 23 x36y51 CPE[3]
00  // 24 x36y51 CPE[4]
00  // 25 x36y51 CPE[5]
00  // 26 x36y51 CPE[6]
00  // 27 x36y51 CPE[7]
00  // 28 x36y51 CPE[8]
00  // 29 x36y51 CPE[9]
00  // 30 x36y52 CPE[0]
00  // 31 x36y52 CPE[1]
00  // 32 x36y52 CPE[2]
00  // 33 x36y52 CPE[3]
00  // 34 x36y52 CPE[4]
00  // 35 x36y52 CPE[5]
00  // 36 x36y52 CPE[6]
00  // 37 x36y52 CPE[7]
00  // 38 x36y52 CPE[8]
00  // 39 x36y52 CPE[9]
00  // 40 x35y51 INMUX plane 2,1
00  // 41 x35y51 INMUX plane 4,3
00  // 42 x35y51 INMUX plane 6,5
00  // 43 x35y51 INMUX plane 8,7
00  // 44 x35y51 INMUX plane 10,9
00  // 45 x35y51 INMUX plane 12,11
00  // 46 x35y52 INMUX plane 2,1
00  // 47 x35y52 INMUX plane 4,3
00  // 48 x35y52 INMUX plane 6,5
00  // 49 x35y52 INMUX plane 8,7
00  // 50 x35y52 INMUX plane 10,9
00  // 51 x35y52 INMUX plane 12,11
00  // 52 x36y51 INMUX plane 2,1
00  // 53 x36y51 INMUX plane 4,3
00  // 54 x36y51 INMUX plane 6,5
00  // 55 x36y51 INMUX plane 8,7
00  // 56 x36y51 INMUX plane 10,9
00  // 57 x36y51 INMUX plane 12,11
00  // 58 x36y52 INMUX plane 2,1
00  // 59 x36y52 INMUX plane 4,3
00  // 60 x36y52 INMUX plane 6,5
00  // 61 x36y52 INMUX plane 8,7
00  // 62 x36y52 INMUX plane 10,9
00  // 63 x36y52 INMUX plane 12,11
00  // 64 x35y51 SB_BIG plane 1
00  // 65 x35y51 SB_BIG plane 1
40  // 66 x35y51 SB_DRIVE plane 2,1
00  // 67 x35y51 SB_BIG plane 2
0C  // 68 x35y51 SB_BIG plane 2
A6 // -- CRC low byte
8C // -- CRC high byte


// Config Latches on x51y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E1BD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
1A // y_sel: 51
E4 // -- CRC low byte
2B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E1C5
45 // Length: 69
34 // -- CRC low byte
2D // -- CRC high byte
00  //  0 x51y51 CPE[0]
00  //  1 x51y51 CPE[1]
00  //  2 x51y51 CPE[2]
00  //  3 x51y51 CPE[3]
00  //  4 x51y51 CPE[4]
00  //  5 x51y51 CPE[5]
00  //  6 x51y51 CPE[6]
00  //  7 x51y51 CPE[7]
00  //  8 x51y51 CPE[8]
00  //  9 x51y51 CPE[9]
00  // 10 x51y52 CPE[0]
00  // 11 x51y52 CPE[1]
00  // 12 x51y52 CPE[2]
00  // 13 x51y52 CPE[3]
00  // 14 x51y52 CPE[4]
00  // 15 x51y52 CPE[5]
00  // 16 x51y52 CPE[6]
00  // 17 x51y52 CPE[7]
00  // 18 x51y52 CPE[8]
00  // 19 x51y52 CPE[9]
00  // 20 x52y51 CPE[0]
00  // 21 x52y51 CPE[1]
00  // 22 x52y51 CPE[2]
00  // 23 x52y51 CPE[3]
00  // 24 x52y51 CPE[4]
00  // 25 x52y51 CPE[5]
00  // 26 x52y51 CPE[6]
00  // 27 x52y51 CPE[7]
00  // 28 x52y51 CPE[8]
00  // 29 x52y51 CPE[9]
00  // 30 x52y52 CPE[0]
00  // 31 x52y52 CPE[1]
00  // 32 x52y52 CPE[2]
00  // 33 x52y52 CPE[3]
00  // 34 x52y52 CPE[4]
00  // 35 x52y52 CPE[5]
00  // 36 x52y52 CPE[6]
00  // 37 x52y52 CPE[7]
00  // 38 x52y52 CPE[8]
00  // 39 x52y52 CPE[9]
00  // 40 x51y51 INMUX plane 2,1
00  // 41 x51y51 INMUX plane 4,3
00  // 42 x51y51 INMUX plane 6,5
00  // 43 x51y51 INMUX plane 8,7
00  // 44 x51y51 INMUX plane 10,9
00  // 45 x51y51 INMUX plane 12,11
00  // 46 x51y52 INMUX plane 2,1
00  // 47 x51y52 INMUX plane 4,3
00  // 48 x51y52 INMUX plane 6,5
00  // 49 x51y52 INMUX plane 8,7
00  // 50 x51y52 INMUX plane 10,9
00  // 51 x51y52 INMUX plane 12,11
00  // 52 x52y51 INMUX plane 2,1
00  // 53 x52y51 INMUX plane 4,3
00  // 54 x52y51 INMUX plane 6,5
00  // 55 x52y51 INMUX plane 8,7
00  // 56 x52y51 INMUX plane 10,9
00  // 57 x52y51 INMUX plane 12,11
00  // 58 x52y52 INMUX plane 2,1
00  // 59 x52y52 INMUX plane 4,3
00  // 60 x52y52 INMUX plane 6,5
00  // 61 x52y52 INMUX plane 8,7
00  // 62 x52y52 INMUX plane 10,9
00  // 63 x52y52 INMUX plane 12,11
00  // 64 x51y51 SB_BIG plane 1
00  // 65 x51y51 SB_BIG plane 1
40  // 66 x51y51 SB_DRIVE plane 2,1
00  // 67 x51y51 SB_BIG plane 2
0E  // 68 x51y51 SB_BIG plane 2
B4 // -- CRC low byte
AF // -- CRC high byte


// Config Latches on x67y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E210     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
22 // x_sel: 67
1A // y_sel: 51
86 // -- CRC low byte
53 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E218
43 // Length: 67
02 // -- CRC low byte
48 // -- CRC high byte
00  //  0 x67y51 CPE[0]
00  //  1 x67y51 CPE[1]
00  //  2 x67y51 CPE[2]
00  //  3 x67y51 CPE[3]
00  //  4 x67y51 CPE[4]
00  //  5 x67y51 CPE[5]
00  //  6 x67y51 CPE[6]
00  //  7 x67y51 CPE[7]
00  //  8 x67y51 CPE[8]
00  //  9 x67y51 CPE[9]
00  // 10 x67y52 CPE[0]
00  // 11 x67y52 CPE[1]
00  // 12 x67y52 CPE[2]
00  // 13 x67y52 CPE[3]
00  // 14 x67y52 CPE[4]
00  // 15 x67y52 CPE[5]
00  // 16 x67y52 CPE[6]
00  // 17 x67y52 CPE[7]
00  // 18 x67y52 CPE[8]
00  // 19 x67y52 CPE[9]
00  // 20 x68y51 CPE[0]
00  // 21 x68y51 CPE[1]
00  // 22 x68y51 CPE[2]
00  // 23 x68y51 CPE[3]
00  // 24 x68y51 CPE[4]
00  // 25 x68y51 CPE[5]
00  // 26 x68y51 CPE[6]
00  // 27 x68y51 CPE[7]
00  // 28 x68y51 CPE[8]
00  // 29 x68y51 CPE[9]
00  // 30 x68y52 CPE[0]
00  // 31 x68y52 CPE[1]
00  // 32 x68y52 CPE[2]
00  // 33 x68y52 CPE[3]
00  // 34 x68y52 CPE[4]
00  // 35 x68y52 CPE[5]
00  // 36 x68y52 CPE[6]
00  // 37 x68y52 CPE[7]
00  // 38 x68y52 CPE[8]
00  // 39 x68y52 CPE[9]
00  // 40 x67y51 INMUX plane 2,1
00  // 41 x67y51 INMUX plane 4,3
00  // 42 x67y51 INMUX plane 6,5
00  // 43 x67y51 INMUX plane 8,7
00  // 44 x67y51 INMUX plane 10,9
00  // 45 x67y51 INMUX plane 12,11
00  // 46 x67y52 INMUX plane 2,1
00  // 47 x67y52 INMUX plane 4,3
00  // 48 x67y52 INMUX plane 6,5
00  // 49 x67y52 INMUX plane 8,7
00  // 50 x67y52 INMUX plane 10,9
00  // 51 x67y52 INMUX plane 12,11
00  // 52 x68y51 INMUX plane 2,1
00  // 53 x68y51 INMUX plane 4,3
00  // 54 x68y51 INMUX plane 6,5
00  // 55 x68y51 INMUX plane 8,7
00  // 56 x68y51 INMUX plane 10,9
00  // 57 x68y51 INMUX plane 12,11
00  // 58 x68y52 INMUX plane 2,1
00  // 59 x68y52 INMUX plane 4,3
00  // 60 x68y52 INMUX plane 6,5
00  // 61 x68y52 INMUX plane 8,7
00  // 62 x68y52 INMUX plane 10,9
00  // 63 x68y52 INMUX plane 12,11
00  // 64 x67y51 SB_BIG plane 1
00  // 65 x67y51 SB_BIG plane 1
10  // 66 x67y51 SB_DRIVE plane 2,1
22 // -- CRC low byte
1C // -- CRC high byte


// Config Latches on x71y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E261     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
24 // x_sel: 71
1A // y_sel: 51
56 // -- CRC low byte
07 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E269
45 // Length: 69
34 // -- CRC low byte
2D // -- CRC high byte
00  //  0 x71y51 CPE[0]
00  //  1 x71y51 CPE[1]
00  //  2 x71y51 CPE[2]
00  //  3 x71y51 CPE[3]
00  //  4 x71y51 CPE[4]
00  //  5 x71y51 CPE[5]
00  //  6 x71y51 CPE[6]
00  //  7 x71y51 CPE[7]
00  //  8 x71y51 CPE[8]
00  //  9 x71y51 CPE[9]
00  // 10 x71y52 CPE[0]
00  // 11 x71y52 CPE[1]
00  // 12 x71y52 CPE[2]
00  // 13 x71y52 CPE[3]
00  // 14 x71y52 CPE[4]
00  // 15 x71y52 CPE[5]
00  // 16 x71y52 CPE[6]
00  // 17 x71y52 CPE[7]
00  // 18 x71y52 CPE[8]
00  // 19 x71y52 CPE[9]
00  // 20 x72y51 CPE[0]
00  // 21 x72y51 CPE[1]
00  // 22 x72y51 CPE[2]
00  // 23 x72y51 CPE[3]
00  // 24 x72y51 CPE[4]
00  // 25 x72y51 CPE[5]
00  // 26 x72y51 CPE[6]
00  // 27 x72y51 CPE[7]
00  // 28 x72y51 CPE[8]
00  // 29 x72y51 CPE[9]
00  // 30 x72y52 CPE[0]
00  // 31 x72y52 CPE[1]
00  // 32 x72y52 CPE[2]
00  // 33 x72y52 CPE[3]
00  // 34 x72y52 CPE[4]
00  // 35 x72y52 CPE[5]
00  // 36 x72y52 CPE[6]
00  // 37 x72y52 CPE[7]
00  // 38 x72y52 CPE[8]
00  // 39 x72y52 CPE[9]
00  // 40 x71y51 INMUX plane 2,1
00  // 41 x71y51 INMUX plane 4,3
00  // 42 x71y51 INMUX plane 6,5
00  // 43 x71y51 INMUX plane 8,7
00  // 44 x71y51 INMUX plane 10,9
00  // 45 x71y51 INMUX plane 12,11
00  // 46 x71y52 INMUX plane 2,1
00  // 47 x71y52 INMUX plane 4,3
00  // 48 x71y52 INMUX plane 6,5
00  // 49 x71y52 INMUX plane 8,7
00  // 50 x71y52 INMUX plane 10,9
00  // 51 x71y52 INMUX plane 12,11
00  // 52 x72y51 INMUX plane 2,1
00  // 53 x72y51 INMUX plane 4,3
00  // 54 x72y51 INMUX plane 6,5
00  // 55 x72y51 INMUX plane 8,7
00  // 56 x72y51 INMUX plane 10,9
00  // 57 x72y51 INMUX plane 12,11
00  // 58 x72y52 INMUX plane 2,1
00  // 59 x72y52 INMUX plane 4,3
00  // 60 x72y52 INMUX plane 6,5
00  // 61 x72y52 INMUX plane 8,7
00  // 62 x72y52 INMUX plane 10,9
00  // 63 x72y52 INMUX plane 12,11
00  // 64 x71y51 SB_BIG plane 1
00  // 65 x71y51 SB_BIG plane 1
00  // 66 x71y51 SB_DRIVE plane 2,1
00  // 67 x71y51 SB_BIG plane 2
0E  // 68 x71y51 SB_BIG plane 2
C2 // -- CRC low byte
A9 // -- CRC high byte


// Config Latches on x91y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E2B4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
1A // y_sel: 51
26 // -- CRC low byte
FA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E2BC
45 // Length: 69
34 // -- CRC low byte
2D // -- CRC high byte
00  //  0 x91y51 CPE[0]
00  //  1 x91y51 CPE[1]
00  //  2 x91y51 CPE[2]
00  //  3 x91y51 CPE[3]
00  //  4 x91y51 CPE[4]
00  //  5 x91y51 CPE[5]
00  //  6 x91y51 CPE[6]
00  //  7 x91y51 CPE[7]
00  //  8 x91y51 CPE[8]
00  //  9 x91y51 CPE[9]
00  // 10 x91y52 CPE[0]
00  // 11 x91y52 CPE[1]
00  // 12 x91y52 CPE[2]
00  // 13 x91y52 CPE[3]
00  // 14 x91y52 CPE[4]
00  // 15 x91y52 CPE[5]
00  // 16 x91y52 CPE[6]
00  // 17 x91y52 CPE[7]
00  // 18 x91y52 CPE[8]
00  // 19 x91y52 CPE[9]
00  // 20 x92y51 CPE[0]
00  // 21 x92y51 CPE[1]
00  // 22 x92y51 CPE[2]
00  // 23 x92y51 CPE[3]
00  // 24 x92y51 CPE[4]
00  // 25 x92y51 CPE[5]
00  // 26 x92y51 CPE[6]
00  // 27 x92y51 CPE[7]
00  // 28 x92y51 CPE[8]
00  // 29 x92y51 CPE[9]
00  // 30 x92y52 CPE[0]
00  // 31 x92y52 CPE[1]
00  // 32 x92y52 CPE[2]
00  // 33 x92y52 CPE[3]
00  // 34 x92y52 CPE[4]
00  // 35 x92y52 CPE[5]
00  // 36 x92y52 CPE[6]
00  // 37 x92y52 CPE[7]
00  // 38 x92y52 CPE[8]
00  // 39 x92y52 CPE[9]
00  // 40 x91y51 INMUX plane 2,1
00  // 41 x91y51 INMUX plane 4,3
00  // 42 x91y51 INMUX plane 6,5
00  // 43 x91y51 INMUX plane 8,7
00  // 44 x91y51 INMUX plane 10,9
00  // 45 x91y51 INMUX plane 12,11
00  // 46 x91y52 INMUX plane 2,1
00  // 47 x91y52 INMUX plane 4,3
00  // 48 x91y52 INMUX plane 6,5
00  // 49 x91y52 INMUX plane 8,7
00  // 50 x91y52 INMUX plane 10,9
00  // 51 x91y52 INMUX plane 12,11
00  // 52 x92y51 INMUX plane 2,1
00  // 53 x92y51 INMUX plane 4,3
00  // 54 x92y51 INMUX plane 6,5
00  // 55 x92y51 INMUX plane 8,7
00  // 56 x92y51 INMUX plane 10,9
00  // 57 x92y51 INMUX plane 12,11
00  // 58 x92y52 INMUX plane 2,1
00  // 59 x92y52 INMUX plane 4,3
00  // 60 x92y52 INMUX plane 6,5
00  // 61 x92y52 INMUX plane 8,7
00  // 62 x92y52 INMUX plane 10,9
00  // 63 x92y52 INMUX plane 12,11
00  // 64 x91y51 SB_BIG plane 1
00  // 65 x91y51 SB_BIG plane 1
40  // 66 x91y51 SB_DRIVE plane 2,1
C1  // 67 x91y51 SB_BIG plane 2
03  // 68 x91y51 SB_BIG plane 2
23 // -- CRC low byte
A7 // -- CRC high byte


// Config Latches on x99y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E307     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
1A // y_sel: 51
17 // -- CRC low byte
C6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E30F
54 // Length: 84
3C // -- CRC low byte
2C // -- CRC high byte
00  //  0 x99y51 CPE[0]
00  //  1 x99y51 CPE[1]
00  //  2 x99y51 CPE[2]
00  //  3 x99y51 CPE[3]
00  //  4 x99y51 CPE[4]
00  //  5 x99y51 CPE[5]
00  //  6 x99y51 CPE[6]
00  //  7 x99y51 CPE[7]
00  //  8 x99y51 CPE[8]
00  //  9 x99y51 CPE[9]
00  // 10 x99y52 CPE[0]
00  // 11 x99y52 CPE[1]
00  // 12 x99y52 CPE[2]
00  // 13 x99y52 CPE[3]
00  // 14 x99y52 CPE[4]
00  // 15 x99y52 CPE[5]
00  // 16 x99y52 CPE[6]
00  // 17 x99y52 CPE[7]
00  // 18 x99y52 CPE[8]
00  // 19 x99y52 CPE[9]
00  // 20 x100y51 CPE[0]
00  // 21 x100y51 CPE[1]
00  // 22 x100y51 CPE[2]
00  // 23 x100y51 CPE[3]
00  // 24 x100y51 CPE[4]
00  // 25 x100y51 CPE[5]
00  // 26 x100y51 CPE[6]
00  // 27 x100y51 CPE[7]
00  // 28 x100y51 CPE[8]
00  // 29 x100y51 CPE[9]
00  // 30 x100y52 CPE[0]
00  // 31 x100y52 CPE[1]
00  // 32 x100y52 CPE[2]
00  // 33 x100y52 CPE[3]
00  // 34 x100y52 CPE[4]
00  // 35 x100y52 CPE[5]
00  // 36 x100y52 CPE[6]
00  // 37 x100y52 CPE[7]
00  // 38 x100y52 CPE[8]
00  // 39 x100y52 CPE[9]
00  // 40 x99y51 INMUX plane 2,1
00  // 41 x99y51 INMUX plane 4,3
00  // 42 x99y51 INMUX plane 6,5
00  // 43 x99y51 INMUX plane 8,7
00  // 44 x99y51 INMUX plane 10,9
00  // 45 x99y51 INMUX plane 12,11
00  // 46 x99y52 INMUX plane 2,1
00  // 47 x99y52 INMUX plane 4,3
00  // 48 x99y52 INMUX plane 6,5
00  // 49 x99y52 INMUX plane 8,7
00  // 50 x99y52 INMUX plane 10,9
00  // 51 x99y52 INMUX plane 12,11
00  // 52 x100y51 INMUX plane 2,1
00  // 53 x100y51 INMUX plane 4,3
00  // 54 x100y51 INMUX plane 6,5
00  // 55 x100y51 INMUX plane 8,7
00  // 56 x100y51 INMUX plane 10,9
00  // 57 x100y51 INMUX plane 12,11
00  // 58 x100y52 INMUX plane 2,1
00  // 59 x100y52 INMUX plane 4,3
00  // 60 x100y52 INMUX plane 6,5
00  // 61 x100y52 INMUX plane 8,7
00  // 62 x100y52 INMUX plane 10,9
00  // 63 x100y52 INMUX plane 12,11
00  // 64 x99y51 SB_BIG plane 1
00  // 65 x99y51 SB_BIG plane 1
00  // 66 x99y51 SB_DRIVE plane 2,1
00  // 67 x99y51 SB_BIG plane 2
00  // 68 x99y51 SB_BIG plane 2
00  // 69 x99y51 SB_BIG plane 3
00  // 70 x99y51 SB_BIG plane 3
00  // 71 x99y51 SB_DRIVE plane 4,3
00  // 72 x99y51 SB_BIG plane 4
00  // 73 x99y51 SB_BIG plane 4
00  // 74 x99y51 SB_BIG plane 5
00  // 75 x99y51 SB_BIG plane 5
00  // 76 x99y51 SB_DRIVE plane 6,5
00  // 77 x99y51 SB_BIG plane 6
00  // 78 x99y51 SB_BIG plane 6
00  // 79 x99y51 SB_BIG plane 7
00  // 80 x99y51 SB_BIG plane 7
80  // 81 x99y51 SB_DRIVE plane 8,7
00  // 82 x99y51 SB_BIG plane 8
60  // 83 x99y51 SB_BIG plane 8
8B // -- CRC low byte
B9 // -- CRC high byte


// Config Latches on x159y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E369     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
50 // x_sel: 159
1A // y_sel: 51
F2 // -- CRC low byte
90 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E371
45 // Length: 69
34 // -- CRC low byte
2D // -- CRC high byte
00  //  0 x159y51 CPE[0]
00  //  1 x159y51 CPE[1]
00  //  2 x159y51 CPE[2]
00  //  3 x159y51 CPE[3]
00  //  4 x159y51 CPE[4]
00  //  5 x159y51 CPE[5]
00  //  6 x159y51 CPE[6]
00  //  7 x159y51 CPE[7]
00  //  8 x159y51 CPE[8]
00  //  9 x159y51 CPE[9]
00  // 10 x159y52 CPE[0]
00  // 11 x159y52 CPE[1]
00  // 12 x159y52 CPE[2]
00  // 13 x159y52 CPE[3]
00  // 14 x159y52 CPE[4]
00  // 15 x159y52 CPE[5]
00  // 16 x159y52 CPE[6]
00  // 17 x159y52 CPE[7]
00  // 18 x159y52 CPE[8]
00  // 19 x159y52 CPE[9]
00  // 20 x160y51 CPE[0]
00  // 21 x160y51 CPE[1]
00  // 22 x160y51 CPE[2]
00  // 23 x160y51 CPE[3]
00  // 24 x160y51 CPE[4]
00  // 25 x160y51 CPE[5]
00  // 26 x160y51 CPE[6]
00  // 27 x160y51 CPE[7]
00  // 28 x160y51 CPE[8]
00  // 29 x160y51 CPE[9]
00  // 30 x160y52 CPE[0]
00  // 31 x160y52 CPE[1]
00  // 32 x160y52 CPE[2]
00  // 33 x160y52 CPE[3]
00  // 34 x160y52 CPE[4]
00  // 35 x160y52 CPE[5]
00  // 36 x160y52 CPE[6]
00  // 37 x160y52 CPE[7]
00  // 38 x160y52 CPE[8]
00  // 39 x160y52 CPE[9]
00  // 40 x159y51 INMUX plane 2,1
00  // 41 x159y51 INMUX plane 4,3
00  // 42 x159y51 INMUX plane 6,5
00  // 43 x159y51 INMUX plane 8,7
00  // 44 x159y51 INMUX plane 10,9
00  // 45 x159y51 INMUX plane 12,11
00  // 46 x159y52 INMUX plane 2,1
00  // 47 x159y52 INMUX plane 4,3
00  // 48 x159y52 INMUX plane 6,5
00  // 49 x159y52 INMUX plane 8,7
00  // 50 x159y52 INMUX plane 10,9
00  // 51 x159y52 INMUX plane 12,11
00  // 52 x160y51 INMUX plane 2,1
00  // 53 x160y51 INMUX plane 4,3
00  // 54 x160y51 INMUX plane 6,5
00  // 55 x160y51 INMUX plane 8,7
00  // 56 x160y51 INMUX plane 10,9
00  // 57 x160y51 INMUX plane 12,11
00  // 58 x160y52 INMUX plane 2,1
00  // 59 x160y52 INMUX plane 4,3
00  // 60 x160y52 INMUX plane 6,5
00  // 61 x160y52 INMUX plane 8,7
00  // 62 x160y52 INMUX plane 10,9
00  // 63 x160y52 INMUX plane 12,11
00  // 64 x159y51 SB_BIG plane 1
00  // 65 x159y51 SB_BIG plane 1
00  // 66 x159y51 SB_DRIVE plane 2,1
C0  // 67 x159y51 SB_BIG plane 2
01  // 68 x159y51 SB_BIG plane 2
9F // -- CRC low byte
9B // -- CRC high byte


// Config Latches on x161y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E3BC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
1A // y_sel: 51
2A // -- CRC low byte
89 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E3C4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y51
00  // 14 right_edge_EN1 at x163y51
00  // 15 right_edge_EN2 at x163y51
00  // 16 right_edge_EN0 at x163y52
00  // 17 right_edge_EN1 at x163y52
00  // 18 right_edge_EN2 at x163y52
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y52 SB_BIG plane 1
12  // 65 x162y52 SB_BIG plane 1
00  // 66 x162y52 SB_DRIVE plane 2,1
48  // 67 x162y52 SB_BIG plane 2
12  // 68 x162y52 SB_BIG plane 2
48  // 69 x162y52 SB_BIG plane 3
12  // 70 x162y52 SB_BIG plane 3
00  // 71 x162y52 SB_DRIVE plane 4,3
48  // 72 x162y52 SB_BIG plane 4
12  // 73 x162y52 SB_BIG plane 4
48  // 74 x162y52 SB_BIG plane 5
12  // 75 x162y52 SB_BIG plane 5
00  // 76 x162y52 SB_DRIVE plane 6,5
48  // 77 x162y52 SB_BIG plane 6
12  // 78 x162y52 SB_BIG plane 6
48  // 79 x162y52 SB_BIG plane 7
12  // 80 x162y52 SB_BIG plane 7
00  // 81 x162y52 SB_DRIVE plane 8,7
48  // 82 x162y52 SB_BIG plane 8
12  // 83 x162y52 SB_BIG plane 8
48  // 84 x162y52 SB_BIG plane 9
12  // 85 x162y52 SB_BIG plane 9
00  // 86 x162y52 SB_DRIVE plane 10,9
48  // 87 x162y52 SB_BIG plane 10
12  // 88 x162y52 SB_BIG plane 10
48  // 89 x162y52 SB_BIG plane 11
12  // 90 x162y52 SB_BIG plane 11
00  // 91 x162y52 SB_DRIVE plane 12,11
48  // 92 x162y52 SB_BIG plane 12
12  // 93 x162y52 SB_BIG plane 12
A8  // 94 x161y51 SB_SML plane 1
82  // 95 x161y51 SB_SML plane 2,1
2A  // 96 x161y51 SB_SML plane 2
A8  // 97 x161y51 SB_SML plane 3
82  // 98 x161y51 SB_SML plane 4,3
2A  // 99 x161y51 SB_SML plane 4
A8  // 100 x161y51 SB_SML plane 5
82  // 101 x161y51 SB_SML plane 6,5
2A  // 102 x161y51 SB_SML plane 6
A8  // 103 x161y51 SB_SML plane 7
82  // 104 x161y51 SB_SML plane 8,7
2A  // 105 x161y51 SB_SML plane 8
A8  // 106 x161y51 SB_SML plane 9
82  // 107 x161y51 SB_SML plane 10,9
2A  // 108 x161y51 SB_SML plane 10
A8  // 109 x161y51 SB_SML plane 11
82  // 110 x161y51 SB_SML plane 12,11
2A  // 111 x161y51 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E43A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
1B // y_sel: 53
8C // -- CRC low byte
52 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E442
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y53
00  // 14 left_edge_EN1 at x-2y53
00  // 15 left_edge_EN2 at x-2y53
00  // 16 left_edge_EN0 at x-2y54
00  // 17 left_edge_EN1 at x-2y54
00  // 18 left_edge_EN2 at x-2y54
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y54 SB_BIG plane 1
12  // 65 x0y54 SB_BIG plane 1
00  // 66 x0y54 SB_DRIVE plane 2,1
48  // 67 x0y54 SB_BIG plane 2
12  // 68 x0y54 SB_BIG plane 2
48  // 69 x0y54 SB_BIG plane 3
12  // 70 x0y54 SB_BIG plane 3
00  // 71 x0y54 SB_DRIVE plane 4,3
48  // 72 x0y54 SB_BIG plane 4
12  // 73 x0y54 SB_BIG plane 4
48  // 74 x0y54 SB_BIG plane 5
12  // 75 x0y54 SB_BIG plane 5
00  // 76 x0y54 SB_DRIVE plane 6,5
48  // 77 x0y54 SB_BIG plane 6
12  // 78 x0y54 SB_BIG plane 6
48  // 79 x0y54 SB_BIG plane 7
12  // 80 x0y54 SB_BIG plane 7
00  // 81 x0y54 SB_DRIVE plane 8,7
48  // 82 x0y54 SB_BIG plane 8
12  // 83 x0y54 SB_BIG plane 8
48  // 84 x0y54 SB_BIG plane 9
12  // 85 x0y54 SB_BIG plane 9
00  // 86 x0y54 SB_DRIVE plane 10,9
48  // 87 x0y54 SB_BIG plane 10
12  // 88 x0y54 SB_BIG plane 10
48  // 89 x0y54 SB_BIG plane 11
12  // 90 x0y54 SB_BIG plane 11
00  // 91 x0y54 SB_DRIVE plane 12,11
48  // 92 x0y54 SB_BIG plane 12
12  // 93 x0y54 SB_BIG plane 12
A8  // 94 x-1y53 SB_SML plane 1
82  // 95 x-1y53 SB_SML plane 2,1
2A  // 96 x-1y53 SB_SML plane 2
A8  // 97 x-1y53 SB_SML plane 3
82  // 98 x-1y53 SB_SML plane 4,3
2A  // 99 x-1y53 SB_SML plane 4
A8  // 100 x-1y53 SB_SML plane 5
82  // 101 x-1y53 SB_SML plane 6,5
2A  // 102 x-1y53 SB_SML plane 6
A8  // 103 x-1y53 SB_SML plane 7
82  // 104 x-1y53 SB_SML plane 8,7
2A  // 105 x-1y53 SB_SML plane 8
A8  // 106 x-1y53 SB_SML plane 9
82  // 107 x-1y53 SB_SML plane 10,9
2A  // 108 x-1y53 SB_SML plane 10
A8  // 109 x-1y53 SB_SML plane 11
82  // 110 x-1y53 SB_SML plane 12,11
2A  // 111 x-1y53 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E4B8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
1B // y_sel: 53
A3 // -- CRC low byte
98 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E4C0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y53
00  // 14 right_edge_EN1 at x163y53
00  // 15 right_edge_EN2 at x163y53
00  // 16 right_edge_EN0 at x163y54
00  // 17 right_edge_EN1 at x163y54
00  // 18 right_edge_EN2 at x163y54
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y53 SB_BIG plane 1
12  // 65 x161y53 SB_BIG plane 1
00  // 66 x161y53 SB_DRIVE plane 2,1
48  // 67 x161y53 SB_BIG plane 2
12  // 68 x161y53 SB_BIG plane 2
48  // 69 x161y53 SB_BIG plane 3
12  // 70 x161y53 SB_BIG plane 3
00  // 71 x161y53 SB_DRIVE plane 4,3
48  // 72 x161y53 SB_BIG plane 4
12  // 73 x161y53 SB_BIG plane 4
48  // 74 x161y53 SB_BIG plane 5
12  // 75 x161y53 SB_BIG plane 5
00  // 76 x161y53 SB_DRIVE plane 6,5
48  // 77 x161y53 SB_BIG plane 6
12  // 78 x161y53 SB_BIG plane 6
48  // 79 x161y53 SB_BIG plane 7
12  // 80 x161y53 SB_BIG plane 7
00  // 81 x161y53 SB_DRIVE plane 8,7
48  // 82 x161y53 SB_BIG plane 8
12  // 83 x161y53 SB_BIG plane 8
48  // 84 x161y53 SB_BIG plane 9
12  // 85 x161y53 SB_BIG plane 9
00  // 86 x161y53 SB_DRIVE plane 10,9
48  // 87 x161y53 SB_BIG plane 10
12  // 88 x161y53 SB_BIG plane 10
48  // 89 x161y53 SB_BIG plane 11
12  // 90 x161y53 SB_BIG plane 11
00  // 91 x161y53 SB_DRIVE plane 12,11
48  // 92 x161y53 SB_BIG plane 12
12  // 93 x161y53 SB_BIG plane 12
A8  // 94 x162y54 SB_SML plane 1
82  // 95 x162y54 SB_SML plane 2,1
2A  // 96 x162y54 SB_SML plane 2
A8  // 97 x162y54 SB_SML plane 3
82  // 98 x162y54 SB_SML plane 4,3
2A  // 99 x162y54 SB_SML plane 4
A8  // 100 x162y54 SB_SML plane 5
82  // 101 x162y54 SB_SML plane 6,5
2A  // 102 x162y54 SB_SML plane 6
A8  // 103 x162y54 SB_SML plane 7
82  // 104 x162y54 SB_SML plane 8,7
2A  // 105 x162y54 SB_SML plane 8
A8  // 106 x162y54 SB_SML plane 9
82  // 107 x162y54 SB_SML plane 10,9
2A  // 108 x162y54 SB_SML plane 10
A8  // 109 x162y54 SB_SML plane 11
82  // 110 x162y54 SB_SML plane 12,11
2A  // 111 x162y54 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E536     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
1C // y_sel: 55
33 // -- CRC low byte
26 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E53E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y55
00  // 14 left_edge_EN1 at x-2y55
00  // 15 left_edge_EN2 at x-2y55
00  // 16 left_edge_EN0 at x-2y56
00  // 17 left_edge_EN1 at x-2y56
00  // 18 left_edge_EN2 at x-2y56
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y55 SB_BIG plane 1
12  // 65 x-1y55 SB_BIG plane 1
00  // 66 x-1y55 SB_DRIVE plane 2,1
48  // 67 x-1y55 SB_BIG plane 2
12  // 68 x-1y55 SB_BIG plane 2
48  // 69 x-1y55 SB_BIG plane 3
12  // 70 x-1y55 SB_BIG plane 3
00  // 71 x-1y55 SB_DRIVE plane 4,3
48  // 72 x-1y55 SB_BIG plane 4
12  // 73 x-1y55 SB_BIG plane 4
48  // 74 x-1y55 SB_BIG plane 5
12  // 75 x-1y55 SB_BIG plane 5
00  // 76 x-1y55 SB_DRIVE plane 6,5
48  // 77 x-1y55 SB_BIG plane 6
12  // 78 x-1y55 SB_BIG plane 6
48  // 79 x-1y55 SB_BIG plane 7
12  // 80 x-1y55 SB_BIG plane 7
00  // 81 x-1y55 SB_DRIVE plane 8,7
48  // 82 x-1y55 SB_BIG plane 8
12  // 83 x-1y55 SB_BIG plane 8
48  // 84 x-1y55 SB_BIG plane 9
12  // 85 x-1y55 SB_BIG plane 9
00  // 86 x-1y55 SB_DRIVE plane 10,9
48  // 87 x-1y55 SB_BIG plane 10
12  // 88 x-1y55 SB_BIG plane 10
48  // 89 x-1y55 SB_BIG plane 11
12  // 90 x-1y55 SB_BIG plane 11
00  // 91 x-1y55 SB_DRIVE plane 12,11
48  // 92 x-1y55 SB_BIG plane 12
12  // 93 x-1y55 SB_BIG plane 12
A8  // 94 x0y56 SB_SML plane 1
82  // 95 x0y56 SB_SML plane 2,1
2A  // 96 x0y56 SB_SML plane 2
A8  // 97 x0y56 SB_SML plane 3
82  // 98 x0y56 SB_SML plane 4,3
2A  // 99 x0y56 SB_SML plane 4
A8  // 100 x0y56 SB_SML plane 5
82  // 101 x0y56 SB_SML plane 6,5
2A  // 102 x0y56 SB_SML plane 6
A8  // 103 x0y56 SB_SML plane 7
82  // 104 x0y56 SB_SML plane 8,7
2A  // 105 x0y56 SB_SML plane 8
A8  // 106 x0y56 SB_SML plane 9
82  // 107 x0y56 SB_SML plane 10,9
2A  // 108 x0y56 SB_SML plane 10
A8  // 109 x0y56 SB_SML plane 11
82  // 110 x0y56 SB_SML plane 12,11
2A  // 111 x0y56 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x1y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E5B4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
1C // y_sel: 55
EB // -- CRC low byte
3F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E5BC
43 // Length: 67
02 // -- CRC low byte
48 // -- CRC high byte
00  //  0 x1y55 CPE[0]
00  //  1 x1y55 CPE[1]
00  //  2 x1y55 CPE[2]
00  //  3 x1y55 CPE[3]
00  //  4 x1y55 CPE[4]
00  //  5 x1y55 CPE[5]
00  //  6 x1y55 CPE[6]
00  //  7 x1y55 CPE[7]
00  //  8 x1y55 CPE[8]
00  //  9 x1y55 CPE[9]
00  // 10 x1y56 CPE[0]
00  // 11 x1y56 CPE[1]
00  // 12 x1y56 CPE[2]
00  // 13 x1y56 CPE[3]
00  // 14 x1y56 CPE[4]
00  // 15 x1y56 CPE[5]
00  // 16 x1y56 CPE[6]
00  // 17 x1y56 CPE[7]
00  // 18 x1y56 CPE[8]
00  // 19 x1y56 CPE[9]
00  // 20 x2y55 CPE[0]
00  // 21 x2y55 CPE[1]
00  // 22 x2y55 CPE[2]
00  // 23 x2y55 CPE[3]
00  // 24 x2y55 CPE[4]
00  // 25 x2y55 CPE[5]
00  // 26 x2y55 CPE[6]
00  // 27 x2y55 CPE[7]
00  // 28 x2y55 CPE[8]
00  // 29 x2y55 CPE[9]
00  // 30 x2y56 CPE[0]
00  // 31 x2y56 CPE[1]
00  // 32 x2y56 CPE[2]
00  // 33 x2y56 CPE[3]
00  // 34 x2y56 CPE[4]
00  // 35 x2y56 CPE[5]
00  // 36 x2y56 CPE[6]
00  // 37 x2y56 CPE[7]
00  // 38 x2y56 CPE[8]
00  // 39 x2y56 CPE[9]
00  // 40 x1y55 INMUX plane 2,1
00  // 41 x1y55 INMUX plane 4,3
00  // 42 x1y55 INMUX plane 6,5
00  // 43 x1y55 INMUX plane 8,7
00  // 44 x1y55 INMUX plane 10,9
00  // 45 x1y55 INMUX plane 12,11
00  // 46 x1y56 INMUX plane 2,1
00  // 47 x1y56 INMUX plane 4,3
00  // 48 x1y56 INMUX plane 6,5
00  // 49 x1y56 INMUX plane 8,7
00  // 50 x1y56 INMUX plane 10,9
00  // 51 x1y56 INMUX plane 12,11
00  // 52 x2y55 INMUX plane 2,1
00  // 53 x2y55 INMUX plane 4,3
00  // 54 x2y55 INMUX plane 6,5
00  // 55 x2y55 INMUX plane 8,7
00  // 56 x2y55 INMUX plane 10,9
00  // 57 x2y55 INMUX plane 12,11
00  // 58 x2y56 INMUX plane 2,1
00  // 59 x2y56 INMUX plane 4,3
00  // 60 x2y56 INMUX plane 6,5
00  // 61 x2y56 INMUX plane 8,7
00  // 62 x2y56 INMUX plane 10,9
00  // 63 x2y56 INMUX plane 12,11
00  // 64 x2y56 SB_BIG plane 1
00  // 65 x2y56 SB_BIG plane 1
08  // 66 x2y56 SB_DRIVE plane 2,1
EB // -- CRC low byte
80 // -- CRC high byte


// Config Latches on x159y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E605     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
50 // x_sel: 159
1C // y_sel: 55
C4 // -- CRC low byte
F5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E60D
43 // Length: 67
02 // -- CRC low byte
48 // -- CRC high byte
00  //  0 x159y55 CPE[0]
00  //  1 x159y55 CPE[1]
00  //  2 x159y55 CPE[2]
00  //  3 x159y55 CPE[3]
00  //  4 x159y55 CPE[4]
00  //  5 x159y55 CPE[5]
00  //  6 x159y55 CPE[6]
00  //  7 x159y55 CPE[7]
00  //  8 x159y55 CPE[8]
00  //  9 x159y55 CPE[9]
00  // 10 x159y56 CPE[0]
00  // 11 x159y56 CPE[1]
00  // 12 x159y56 CPE[2]
00  // 13 x159y56 CPE[3]
00  // 14 x159y56 CPE[4]
00  // 15 x159y56 CPE[5]
00  // 16 x159y56 CPE[6]
00  // 17 x159y56 CPE[7]
00  // 18 x159y56 CPE[8]
00  // 19 x159y56 CPE[9]
00  // 20 x160y55 CPE[0]
00  // 21 x160y55 CPE[1]
00  // 22 x160y55 CPE[2]
00  // 23 x160y55 CPE[3]
00  // 24 x160y55 CPE[4]
00  // 25 x160y55 CPE[5]
00  // 26 x160y55 CPE[6]
00  // 27 x160y55 CPE[7]
00  // 28 x160y55 CPE[8]
00  // 29 x160y55 CPE[9]
00  // 30 x160y56 CPE[0]
00  // 31 x160y56 CPE[1]
00  // 32 x160y56 CPE[2]
00  // 33 x160y56 CPE[3]
00  // 34 x160y56 CPE[4]
00  // 35 x160y56 CPE[5]
00  // 36 x160y56 CPE[6]
00  // 37 x160y56 CPE[7]
00  // 38 x160y56 CPE[8]
00  // 39 x160y56 CPE[9]
00  // 40 x159y55 INMUX plane 2,1
00  // 41 x159y55 INMUX plane 4,3
00  // 42 x159y55 INMUX plane 6,5
00  // 43 x159y55 INMUX plane 8,7
00  // 44 x159y55 INMUX plane 10,9
00  // 45 x159y55 INMUX plane 12,11
00  // 46 x159y56 INMUX plane 2,1
00  // 47 x159y56 INMUX plane 4,3
00  // 48 x159y56 INMUX plane 6,5
00  // 49 x159y56 INMUX plane 8,7
00  // 50 x159y56 INMUX plane 10,9
00  // 51 x159y56 INMUX plane 12,11
00  // 52 x160y55 INMUX plane 2,1
00  // 53 x160y55 INMUX plane 4,3
00  // 54 x160y55 INMUX plane 6,5
00  // 55 x160y55 INMUX plane 8,7
00  // 56 x160y55 INMUX plane 10,9
00  // 57 x160y55 INMUX plane 12,11
00  // 58 x160y56 INMUX plane 2,1
00  // 59 x160y56 INMUX plane 4,3
00  // 60 x160y56 INMUX plane 6,5
00  // 61 x160y56 INMUX plane 8,7
00  // 62 x160y56 INMUX plane 10,9
00  // 63 x160y56 INMUX plane 12,11
00  // 64 x159y55 SB_BIG plane 1
00  // 65 x159y55 SB_BIG plane 1
80  // 66 x159y55 SB_DRIVE plane 2,1
AB // -- CRC low byte
88 // -- CRC high byte


// Config Latches on x161y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E656     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
1C // y_sel: 55
1C // -- CRC low byte
EC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E65E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y55
00  // 14 right_edge_EN1 at x163y55
00  // 15 right_edge_EN2 at x163y55
00  // 16 right_edge_EN0 at x163y56
00  // 17 right_edge_EN1 at x163y56
00  // 18 right_edge_EN2 at x163y56
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y56 SB_BIG plane 1
12  // 65 x162y56 SB_BIG plane 1
00  // 66 x162y56 SB_DRIVE plane 2,1
48  // 67 x162y56 SB_BIG plane 2
12  // 68 x162y56 SB_BIG plane 2
48  // 69 x162y56 SB_BIG plane 3
12  // 70 x162y56 SB_BIG plane 3
00  // 71 x162y56 SB_DRIVE plane 4,3
48  // 72 x162y56 SB_BIG plane 4
12  // 73 x162y56 SB_BIG plane 4
48  // 74 x162y56 SB_BIG plane 5
12  // 75 x162y56 SB_BIG plane 5
00  // 76 x162y56 SB_DRIVE plane 6,5
48  // 77 x162y56 SB_BIG plane 6
12  // 78 x162y56 SB_BIG plane 6
48  // 79 x162y56 SB_BIG plane 7
12  // 80 x162y56 SB_BIG plane 7
00  // 81 x162y56 SB_DRIVE plane 8,7
48  // 82 x162y56 SB_BIG plane 8
12  // 83 x162y56 SB_BIG plane 8
48  // 84 x162y56 SB_BIG plane 9
12  // 85 x162y56 SB_BIG plane 9
00  // 86 x162y56 SB_DRIVE plane 10,9
48  // 87 x162y56 SB_BIG plane 10
12  // 88 x162y56 SB_BIG plane 10
48  // 89 x162y56 SB_BIG plane 11
12  // 90 x162y56 SB_BIG plane 11
00  // 91 x162y56 SB_DRIVE plane 12,11
48  // 92 x162y56 SB_BIG plane 12
12  // 93 x162y56 SB_BIG plane 12
A8  // 94 x161y55 SB_SML plane 1
82  // 95 x161y55 SB_SML plane 2,1
2A  // 96 x161y55 SB_SML plane 2
A8  // 97 x161y55 SB_SML plane 3
82  // 98 x161y55 SB_SML plane 4,3
2A  // 99 x161y55 SB_SML plane 4
A8  // 100 x161y55 SB_SML plane 5
82  // 101 x161y55 SB_SML plane 6,5
2A  // 102 x161y55 SB_SML plane 6
A8  // 103 x161y55 SB_SML plane 7
82  // 104 x161y55 SB_SML plane 8,7
2A  // 105 x161y55 SB_SML plane 8
A8  // 106 x161y55 SB_SML plane 9
82  // 107 x161y55 SB_SML plane 10,9
2A  // 108 x161y55 SB_SML plane 10
A8  // 109 x161y55 SB_SML plane 11
82  // 110 x161y55 SB_SML plane 12,11
2A  // 111 x161y55 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E6D4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
1D // y_sel: 57
BA // -- CRC low byte
37 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E6DC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y57
00  // 14 left_edge_EN1 at x-2y57
00  // 15 left_edge_EN2 at x-2y57
00  // 16 left_edge_EN0 at x-2y58
00  // 17 left_edge_EN1 at x-2y58
00  // 18 left_edge_EN2 at x-2y58
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y58 SB_BIG plane 1
12  // 65 x0y58 SB_BIG plane 1
00  // 66 x0y58 SB_DRIVE plane 2,1
48  // 67 x0y58 SB_BIG plane 2
12  // 68 x0y58 SB_BIG plane 2
48  // 69 x0y58 SB_BIG plane 3
12  // 70 x0y58 SB_BIG plane 3
00  // 71 x0y58 SB_DRIVE plane 4,3
48  // 72 x0y58 SB_BIG plane 4
12  // 73 x0y58 SB_BIG plane 4
48  // 74 x0y58 SB_BIG plane 5
12  // 75 x0y58 SB_BIG plane 5
00  // 76 x0y58 SB_DRIVE plane 6,5
48  // 77 x0y58 SB_BIG plane 6
12  // 78 x0y58 SB_BIG plane 6
48  // 79 x0y58 SB_BIG plane 7
12  // 80 x0y58 SB_BIG plane 7
00  // 81 x0y58 SB_DRIVE plane 8,7
48  // 82 x0y58 SB_BIG plane 8
12  // 83 x0y58 SB_BIG plane 8
48  // 84 x0y58 SB_BIG plane 9
12  // 85 x0y58 SB_BIG plane 9
00  // 86 x0y58 SB_DRIVE plane 10,9
48  // 87 x0y58 SB_BIG plane 10
12  // 88 x0y58 SB_BIG plane 10
48  // 89 x0y58 SB_BIG plane 11
12  // 90 x0y58 SB_BIG plane 11
00  // 91 x0y58 SB_DRIVE plane 12,11
48  // 92 x0y58 SB_BIG plane 12
12  // 93 x0y58 SB_BIG plane 12
A8  // 94 x-1y57 SB_SML plane 1
82  // 95 x-1y57 SB_SML plane 2,1
2A  // 96 x-1y57 SB_SML plane 2
A8  // 97 x-1y57 SB_SML plane 3
82  // 98 x-1y57 SB_SML plane 4,3
2A  // 99 x-1y57 SB_SML plane 4
A8  // 100 x-1y57 SB_SML plane 5
82  // 101 x-1y57 SB_SML plane 6,5
2A  // 102 x-1y57 SB_SML plane 6
A8  // 103 x-1y57 SB_SML plane 7
82  // 104 x-1y57 SB_SML plane 8,7
2A  // 105 x-1y57 SB_SML plane 8
A8  // 106 x-1y57 SB_SML plane 9
82  // 107 x-1y57 SB_SML plane 10,9
2A  // 108 x-1y57 SB_SML plane 10
A8  // 109 x-1y57 SB_SML plane 11
82  // 110 x-1y57 SB_SML plane 12,11
2A  // 111 x-1y57 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E752     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
1D // y_sel: 57
95 // -- CRC low byte
FD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E75A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y57
00  // 14 right_edge_EN1 at x163y57
00  // 15 right_edge_EN2 at x163y57
00  // 16 right_edge_EN0 at x163y58
00  // 17 right_edge_EN1 at x163y58
00  // 18 right_edge_EN2 at x163y58
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y57 SB_BIG plane 1
12  // 65 x161y57 SB_BIG plane 1
00  // 66 x161y57 SB_DRIVE plane 2,1
48  // 67 x161y57 SB_BIG plane 2
12  // 68 x161y57 SB_BIG plane 2
48  // 69 x161y57 SB_BIG plane 3
12  // 70 x161y57 SB_BIG plane 3
00  // 71 x161y57 SB_DRIVE plane 4,3
48  // 72 x161y57 SB_BIG plane 4
12  // 73 x161y57 SB_BIG plane 4
48  // 74 x161y57 SB_BIG plane 5
12  // 75 x161y57 SB_BIG plane 5
00  // 76 x161y57 SB_DRIVE plane 6,5
48  // 77 x161y57 SB_BIG plane 6
12  // 78 x161y57 SB_BIG plane 6
48  // 79 x161y57 SB_BIG plane 7
12  // 80 x161y57 SB_BIG plane 7
00  // 81 x161y57 SB_DRIVE plane 8,7
48  // 82 x161y57 SB_BIG plane 8
12  // 83 x161y57 SB_BIG plane 8
48  // 84 x161y57 SB_BIG plane 9
12  // 85 x161y57 SB_BIG plane 9
00  // 86 x161y57 SB_DRIVE plane 10,9
48  // 87 x161y57 SB_BIG plane 10
12  // 88 x161y57 SB_BIG plane 10
48  // 89 x161y57 SB_BIG plane 11
12  // 90 x161y57 SB_BIG plane 11
00  // 91 x161y57 SB_DRIVE plane 12,11
48  // 92 x161y57 SB_BIG plane 12
12  // 93 x161y57 SB_BIG plane 12
A8  // 94 x162y58 SB_SML plane 1
82  // 95 x162y58 SB_SML plane 2,1
2A  // 96 x162y58 SB_SML plane 2
A8  // 97 x162y58 SB_SML plane 3
82  // 98 x162y58 SB_SML plane 4,3
2A  // 99 x162y58 SB_SML plane 4
A8  // 100 x162y58 SB_SML plane 5
82  // 101 x162y58 SB_SML plane 6,5
2A  // 102 x162y58 SB_SML plane 6
A8  // 103 x162y58 SB_SML plane 7
82  // 104 x162y58 SB_SML plane 8,7
2A  // 105 x162y58 SB_SML plane 8
A8  // 106 x162y58 SB_SML plane 9
82  // 107 x162y58 SB_SML plane 10,9
2A  // 108 x162y58 SB_SML plane 10
A8  // 109 x162y58 SB_SML plane 11
82  // 110 x162y58 SB_SML plane 12,11
2A  // 111 x162y58 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E7D0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
1E // y_sel: 59
21 // -- CRC low byte
05 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E7D8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y59
00  // 14 left_edge_EN1 at x-2y59
00  // 15 left_edge_EN2 at x-2y59
00  // 16 left_edge_EN0 at x-2y60
00  // 17 left_edge_EN1 at x-2y60
00  // 18 left_edge_EN2 at x-2y60
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y59 SB_BIG plane 1
12  // 65 x-1y59 SB_BIG plane 1
00  // 66 x-1y59 SB_DRIVE plane 2,1
48  // 67 x-1y59 SB_BIG plane 2
12  // 68 x-1y59 SB_BIG plane 2
48  // 69 x-1y59 SB_BIG plane 3
12  // 70 x-1y59 SB_BIG plane 3
00  // 71 x-1y59 SB_DRIVE plane 4,3
48  // 72 x-1y59 SB_BIG plane 4
12  // 73 x-1y59 SB_BIG plane 4
48  // 74 x-1y59 SB_BIG plane 5
12  // 75 x-1y59 SB_BIG plane 5
00  // 76 x-1y59 SB_DRIVE plane 6,5
48  // 77 x-1y59 SB_BIG plane 6
12  // 78 x-1y59 SB_BIG plane 6
48  // 79 x-1y59 SB_BIG plane 7
12  // 80 x-1y59 SB_BIG plane 7
00  // 81 x-1y59 SB_DRIVE plane 8,7
48  // 82 x-1y59 SB_BIG plane 8
12  // 83 x-1y59 SB_BIG plane 8
48  // 84 x-1y59 SB_BIG plane 9
12  // 85 x-1y59 SB_BIG plane 9
00  // 86 x-1y59 SB_DRIVE plane 10,9
48  // 87 x-1y59 SB_BIG plane 10
12  // 88 x-1y59 SB_BIG plane 10
48  // 89 x-1y59 SB_BIG plane 11
72  // 90 x-1y59 SB_BIG plane 11
08  // 91 x-1y59 SB_DRIVE plane 12,11
48  // 92 x-1y59 SB_BIG plane 12
12  // 93 x-1y59 SB_BIG plane 12
A8  // 94 x0y60 SB_SML plane 1
82  // 95 x0y60 SB_SML plane 2,1
2A  // 96 x0y60 SB_SML plane 2
A8  // 97 x0y60 SB_SML plane 3
82  // 98 x0y60 SB_SML plane 4,3
2A  // 99 x0y60 SB_SML plane 4
A8  // 100 x0y60 SB_SML plane 5
82  // 101 x0y60 SB_SML plane 6,5
2A  // 102 x0y60 SB_SML plane 6
A8  // 103 x0y60 SB_SML plane 7
82  // 104 x0y60 SB_SML plane 8,7
2A  // 105 x0y60 SB_SML plane 8
A8  // 106 x0y60 SB_SML plane 9
82  // 107 x0y60 SB_SML plane 10,9
2A  // 108 x0y60 SB_SML plane 10
A8  // 109 x0y60 SB_SML plane 11
82  // 110 x0y60 SB_SML plane 12,11
2A  // 111 x0y60 SB_SML plane 12
55 // -- CRC low byte
E6 // -- CRC high byte


// Config Latches on x95y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E84E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
1E // y_sel: 59
83 // -- CRC low byte
B3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E856
52 // Length: 82
0A // -- CRC low byte
49 // -- CRC high byte
00  //  0 x95y59 CPE[0]
00  //  1 x95y59 CPE[1]
00  //  2 x95y59 CPE[2]
00  //  3 x95y59 CPE[3]
00  //  4 x95y59 CPE[4]
00  //  5 x95y59 CPE[5]
00  //  6 x95y59 CPE[6]
00  //  7 x95y59 CPE[7]
00  //  8 x95y59 CPE[8]
00  //  9 x95y59 CPE[9]
00  // 10 x95y60 CPE[0]
00  // 11 x95y60 CPE[1]
00  // 12 x95y60 CPE[2]
00  // 13 x95y60 CPE[3]
00  // 14 x95y60 CPE[4]
00  // 15 x95y60 CPE[5]
00  // 16 x95y60 CPE[6]
00  // 17 x95y60 CPE[7]
00  // 18 x95y60 CPE[8]
00  // 19 x95y60 CPE[9]
00  // 20 x96y59 CPE[0]
00  // 21 x96y59 CPE[1]
00  // 22 x96y59 CPE[2]
00  // 23 x96y59 CPE[3]
00  // 24 x96y59 CPE[4]
00  // 25 x96y59 CPE[5]
00  // 26 x96y59 CPE[6]
00  // 27 x96y59 CPE[7]
00  // 28 x96y59 CPE[8]
00  // 29 x96y59 CPE[9]
00  // 30 x96y60 CPE[0]
00  // 31 x96y60 CPE[1]
00  // 32 x96y60 CPE[2]
00  // 33 x96y60 CPE[3]
00  // 34 x96y60 CPE[4]
00  // 35 x96y60 CPE[5]
00  // 36 x96y60 CPE[6]
00  // 37 x96y60 CPE[7]
00  // 38 x96y60 CPE[8]
00  // 39 x96y60 CPE[9]
00  // 40 x95y59 INMUX plane 2,1
00  // 41 x95y59 INMUX plane 4,3
00  // 42 x95y59 INMUX plane 6,5
00  // 43 x95y59 INMUX plane 8,7
00  // 44 x95y59 INMUX plane 10,9
00  // 45 x95y59 INMUX plane 12,11
00  // 46 x95y60 INMUX plane 2,1
00  // 47 x95y60 INMUX plane 4,3
00  // 48 x95y60 INMUX plane 6,5
00  // 49 x95y60 INMUX plane 8,7
00  // 50 x95y60 INMUX plane 10,9
00  // 51 x95y60 INMUX plane 12,11
00  // 52 x96y59 INMUX plane 2,1
00  // 53 x96y59 INMUX plane 4,3
00  // 54 x96y59 INMUX plane 6,5
00  // 55 x96y59 INMUX plane 8,7
00  // 56 x96y59 INMUX plane 10,9
00  // 57 x96y59 INMUX plane 12,11
00  // 58 x96y60 INMUX plane 2,1
00  // 59 x96y60 INMUX plane 4,3
00  // 60 x96y60 INMUX plane 6,5
00  // 61 x96y60 INMUX plane 8,7
00  // 62 x96y60 INMUX plane 10,9
00  // 63 x96y60 INMUX plane 12,11
00  // 64 x95y59 SB_BIG plane 1
00  // 65 x95y59 SB_BIG plane 1
00  // 66 x95y59 SB_DRIVE plane 2,1
00  // 67 x95y59 SB_BIG plane 2
00  // 68 x95y59 SB_BIG plane 2
00  // 69 x95y59 SB_BIG plane 3
00  // 70 x95y59 SB_BIG plane 3
00  // 71 x95y59 SB_DRIVE plane 4,3
00  // 72 x95y59 SB_BIG plane 4
00  // 73 x95y59 SB_BIG plane 4
00  // 74 x95y59 SB_BIG plane 5
00  // 75 x95y59 SB_BIG plane 5
00  // 76 x95y59 SB_DRIVE plane 6,5
00  // 77 x95y59 SB_BIG plane 6
00  // 78 x95y59 SB_BIG plane 6
00  // 79 x95y59 SB_BIG plane 7
00  // 80 x95y59 SB_BIG plane 7
20  // 81 x95y59 SB_DRIVE plane 8,7
87 // -- CRC low byte
AB // -- CRC high byte


// Config Latches on x99y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E8AE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
1E // y_sel: 59
33 // -- CRC low byte
80 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E8B6
54 // Length: 84
3C // -- CRC low byte
2C // -- CRC high byte
00  //  0 x99y59 CPE[0]
00  //  1 x99y59 CPE[1]
00  //  2 x99y59 CPE[2]
00  //  3 x99y59 CPE[3]
00  //  4 x99y59 CPE[4]
00  //  5 x99y59 CPE[5]
00  //  6 x99y59 CPE[6]
00  //  7 x99y59 CPE[7]
00  //  8 x99y59 CPE[8]
00  //  9 x99y59 CPE[9]
00  // 10 x99y60 CPE[0]
00  // 11 x99y60 CPE[1]
00  // 12 x99y60 CPE[2]
00  // 13 x99y60 CPE[3]
00  // 14 x99y60 CPE[4]
00  // 15 x99y60 CPE[5]
00  // 16 x99y60 CPE[6]
00  // 17 x99y60 CPE[7]
00  // 18 x99y60 CPE[8]
00  // 19 x99y60 CPE[9]
00  // 20 x100y59 CPE[0]
00  // 21 x100y59 CPE[1]
00  // 22 x100y59 CPE[2]
00  // 23 x100y59 CPE[3]
00  // 24 x100y59 CPE[4]
00  // 25 x100y59 CPE[5]
00  // 26 x100y59 CPE[6]
00  // 27 x100y59 CPE[7]
00  // 28 x100y59 CPE[8]
00  // 29 x100y59 CPE[9]
00  // 30 x100y60 CPE[0]
00  // 31 x100y60 CPE[1]
00  // 32 x100y60 CPE[2]
00  // 33 x100y60 CPE[3]
00  // 34 x100y60 CPE[4]
00  // 35 x100y60 CPE[5]
00  // 36 x100y60 CPE[6]
00  // 37 x100y60 CPE[7]
00  // 38 x100y60 CPE[8]
00  // 39 x100y60 CPE[9]
00  // 40 x99y59 INMUX plane 2,1
00  // 41 x99y59 INMUX plane 4,3
00  // 42 x99y59 INMUX plane 6,5
00  // 43 x99y59 INMUX plane 8,7
00  // 44 x99y59 INMUX plane 10,9
00  // 45 x99y59 INMUX plane 12,11
00  // 46 x99y60 INMUX plane 2,1
00  // 47 x99y60 INMUX plane 4,3
00  // 48 x99y60 INMUX plane 6,5
00  // 49 x99y60 INMUX plane 8,7
00  // 50 x99y60 INMUX plane 10,9
00  // 51 x99y60 INMUX plane 12,11
00  // 52 x100y59 INMUX plane 2,1
00  // 53 x100y59 INMUX plane 4,3
00  // 54 x100y59 INMUX plane 6,5
00  // 55 x100y59 INMUX plane 8,7
00  // 56 x100y59 INMUX plane 10,9
00  // 57 x100y59 INMUX plane 12,11
00  // 58 x100y60 INMUX plane 2,1
00  // 59 x100y60 INMUX plane 4,3
00  // 60 x100y60 INMUX plane 6,5
00  // 61 x100y60 INMUX plane 8,7
00  // 62 x100y60 INMUX plane 10,9
00  // 63 x100y60 INMUX plane 12,11
00  // 64 x99y59 SB_BIG plane 1
00  // 65 x99y59 SB_BIG plane 1
00  // 66 x99y59 SB_DRIVE plane 2,1
00  // 67 x99y59 SB_BIG plane 2
00  // 68 x99y59 SB_BIG plane 2
00  // 69 x99y59 SB_BIG plane 3
00  // 70 x99y59 SB_BIG plane 3
00  // 71 x99y59 SB_DRIVE plane 4,3
00  // 72 x99y59 SB_BIG plane 4
00  // 73 x99y59 SB_BIG plane 4
00  // 74 x99y59 SB_BIG plane 5
00  // 75 x99y59 SB_BIG plane 5
00  // 76 x99y59 SB_DRIVE plane 6,5
00  // 77 x99y59 SB_BIG plane 6
00  // 78 x99y59 SB_BIG plane 6
00  // 79 x99y59 SB_BIG plane 7
00  // 80 x99y59 SB_BIG plane 7
80  // 81 x99y59 SB_DRIVE plane 8,7
00  // 82 x99y59 SB_BIG plane 8
70  // 83 x99y59 SB_BIG plane 8
0A // -- CRC low byte
A9 // -- CRC high byte


// Config Latches on x161y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E910     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
1E // y_sel: 59
0E // -- CRC low byte
CF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E918
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y59
00  // 14 right_edge_EN1 at x163y59
00  // 15 right_edge_EN2 at x163y59
00  // 16 right_edge_EN0 at x163y60
00  // 17 right_edge_EN1 at x163y60
00  // 18 right_edge_EN2 at x163y60
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y60 SB_BIG plane 1
12  // 65 x162y60 SB_BIG plane 1
00  // 66 x162y60 SB_DRIVE plane 2,1
48  // 67 x162y60 SB_BIG plane 2
12  // 68 x162y60 SB_BIG plane 2
48  // 69 x162y60 SB_BIG plane 3
12  // 70 x162y60 SB_BIG plane 3
00  // 71 x162y60 SB_DRIVE plane 4,3
48  // 72 x162y60 SB_BIG plane 4
12  // 73 x162y60 SB_BIG plane 4
48  // 74 x162y60 SB_BIG plane 5
12  // 75 x162y60 SB_BIG plane 5
00  // 76 x162y60 SB_DRIVE plane 6,5
48  // 77 x162y60 SB_BIG plane 6
12  // 78 x162y60 SB_BIG plane 6
48  // 79 x162y60 SB_BIG plane 7
12  // 80 x162y60 SB_BIG plane 7
00  // 81 x162y60 SB_DRIVE plane 8,7
48  // 82 x162y60 SB_BIG plane 8
12  // 83 x162y60 SB_BIG plane 8
48  // 84 x162y60 SB_BIG plane 9
12  // 85 x162y60 SB_BIG plane 9
00  // 86 x162y60 SB_DRIVE plane 10,9
48  // 87 x162y60 SB_BIG plane 10
12  // 88 x162y60 SB_BIG plane 10
48  // 89 x162y60 SB_BIG plane 11
12  // 90 x162y60 SB_BIG plane 11
00  // 91 x162y60 SB_DRIVE plane 12,11
48  // 92 x162y60 SB_BIG plane 12
12  // 93 x162y60 SB_BIG plane 12
A8  // 94 x161y59 SB_SML plane 1
82  // 95 x161y59 SB_SML plane 2,1
2A  // 96 x161y59 SB_SML plane 2
A8  // 97 x161y59 SB_SML plane 3
82  // 98 x161y59 SB_SML plane 4,3
2A  // 99 x161y59 SB_SML plane 4
A8  // 100 x161y59 SB_SML plane 5
82  // 101 x161y59 SB_SML plane 6,5
2A  // 102 x161y59 SB_SML plane 6
A8  // 103 x161y59 SB_SML plane 7
82  // 104 x161y59 SB_SML plane 8,7
2A  // 105 x161y59 SB_SML plane 8
A8  // 106 x161y59 SB_SML plane 9
82  // 107 x161y59 SB_SML plane 10,9
2A  // 108 x161y59 SB_SML plane 10
A8  // 109 x161y59 SB_SML plane 11
82  // 110 x161y59 SB_SML plane 12,11
2A  // 111 x161y59 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E98E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
1F // y_sel: 61
A8 // -- CRC low byte
14 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E996
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y61
00  // 14 left_edge_EN1 at x-2y61
00  // 15 left_edge_EN2 at x-2y61
00  // 16 left_edge_EN0 at x-2y62
00  // 17 left_edge_EN1 at x-2y62
00  // 18 left_edge_EN2 at x-2y62
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y62 SB_BIG plane 1
12  // 65 x0y62 SB_BIG plane 1
00  // 66 x0y62 SB_DRIVE plane 2,1
48  // 67 x0y62 SB_BIG plane 2
12  // 68 x0y62 SB_BIG plane 2
48  // 69 x0y62 SB_BIG plane 3
12  // 70 x0y62 SB_BIG plane 3
00  // 71 x0y62 SB_DRIVE plane 4,3
48  // 72 x0y62 SB_BIG plane 4
12  // 73 x0y62 SB_BIG plane 4
48  // 74 x0y62 SB_BIG plane 5
12  // 75 x0y62 SB_BIG plane 5
00  // 76 x0y62 SB_DRIVE plane 6,5
48  // 77 x0y62 SB_BIG plane 6
12  // 78 x0y62 SB_BIG plane 6
48  // 79 x0y62 SB_BIG plane 7
12  // 80 x0y62 SB_BIG plane 7
00  // 81 x0y62 SB_DRIVE plane 8,7
48  // 82 x0y62 SB_BIG plane 8
12  // 83 x0y62 SB_BIG plane 8
48  // 84 x0y62 SB_BIG plane 9
12  // 85 x0y62 SB_BIG plane 9
00  // 86 x0y62 SB_DRIVE plane 10,9
48  // 87 x0y62 SB_BIG plane 10
12  // 88 x0y62 SB_BIG plane 10
48  // 89 x0y62 SB_BIG plane 11
12  // 90 x0y62 SB_BIG plane 11
00  // 91 x0y62 SB_DRIVE plane 12,11
48  // 92 x0y62 SB_BIG plane 12
12  // 93 x0y62 SB_BIG plane 12
A8  // 94 x-1y61 SB_SML plane 1
82  // 95 x-1y61 SB_SML plane 2,1
2A  // 96 x-1y61 SB_SML plane 2
A8  // 97 x-1y61 SB_SML plane 3
82  // 98 x-1y61 SB_SML plane 4,3
2A  // 99 x-1y61 SB_SML plane 4
A8  // 100 x-1y61 SB_SML plane 5
82  // 101 x-1y61 SB_SML plane 6,5
2A  // 102 x-1y61 SB_SML plane 6
A8  // 103 x-1y61 SB_SML plane 7
82  // 104 x-1y61 SB_SML plane 8,7
2A  // 105 x-1y61 SB_SML plane 8
A8  // 106 x-1y61 SB_SML plane 9
82  // 107 x-1y61 SB_SML plane 10,9
2A  // 108 x-1y61 SB_SML plane 10
A8  // 109 x-1y61 SB_SML plane 11
82  // 110 x-1y61 SB_SML plane 12,11
2A  // 111 x-1y61 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EA0C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
1F // y_sel: 61
87 // -- CRC low byte
DE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EA14
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y61
00  // 14 right_edge_EN1 at x163y61
00  // 15 right_edge_EN2 at x163y61
00  // 16 right_edge_EN0 at x163y62
00  // 17 right_edge_EN1 at x163y62
00  // 18 right_edge_EN2 at x163y62
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y61 SB_BIG plane 1
12  // 65 x161y61 SB_BIG plane 1
00  // 66 x161y61 SB_DRIVE plane 2,1
48  // 67 x161y61 SB_BIG plane 2
12  // 68 x161y61 SB_BIG plane 2
48  // 69 x161y61 SB_BIG plane 3
12  // 70 x161y61 SB_BIG plane 3
00  // 71 x161y61 SB_DRIVE plane 4,3
48  // 72 x161y61 SB_BIG plane 4
12  // 73 x161y61 SB_BIG plane 4
48  // 74 x161y61 SB_BIG plane 5
12  // 75 x161y61 SB_BIG plane 5
00  // 76 x161y61 SB_DRIVE plane 6,5
48  // 77 x161y61 SB_BIG plane 6
12  // 78 x161y61 SB_BIG plane 6
48  // 79 x161y61 SB_BIG plane 7
12  // 80 x161y61 SB_BIG plane 7
00  // 81 x161y61 SB_DRIVE plane 8,7
48  // 82 x161y61 SB_BIG plane 8
12  // 83 x161y61 SB_BIG plane 8
48  // 84 x161y61 SB_BIG plane 9
12  // 85 x161y61 SB_BIG plane 9
00  // 86 x161y61 SB_DRIVE plane 10,9
48  // 87 x161y61 SB_BIG plane 10
12  // 88 x161y61 SB_BIG plane 10
48  // 89 x161y61 SB_BIG plane 11
12  // 90 x161y61 SB_BIG plane 11
00  // 91 x161y61 SB_DRIVE plane 12,11
48  // 92 x161y61 SB_BIG plane 12
12  // 93 x161y61 SB_BIG plane 12
A8  // 94 x162y62 SB_SML plane 1
82  // 95 x162y62 SB_SML plane 2,1
2A  // 96 x162y62 SB_SML plane 2
A8  // 97 x162y62 SB_SML plane 3
82  // 98 x162y62 SB_SML plane 4,3
2A  // 99 x162y62 SB_SML plane 4
A8  // 100 x162y62 SB_SML plane 5
82  // 101 x162y62 SB_SML plane 6,5
2A  // 102 x162y62 SB_SML plane 6
A8  // 103 x162y62 SB_SML plane 7
82  // 104 x162y62 SB_SML plane 8,7
2A  // 105 x162y62 SB_SML plane 8
A8  // 106 x162y62 SB_SML plane 9
82  // 107 x162y62 SB_SML plane 10,9
2A  // 108 x162y62 SB_SML plane 10
A8  // 109 x162y62 SB_SML plane 11
82  // 110 x162y62 SB_SML plane 12,11
2A  // 111 x162y62 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EA8A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
20 // y_sel: 63
DC // -- CRC low byte
DD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EA92
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y63
00  // 14 left_edge_EN1 at x-2y63
00  // 15 left_edge_EN2 at x-2y63
00  // 16 left_edge_EN0 at x-2y64
00  // 17 left_edge_EN1 at x-2y64
00  // 18 left_edge_EN2 at x-2y64
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y63 SB_BIG plane 1
12  // 65 x-1y63 SB_BIG plane 1
00  // 66 x-1y63 SB_DRIVE plane 2,1
48  // 67 x-1y63 SB_BIG plane 2
12  // 68 x-1y63 SB_BIG plane 2
48  // 69 x-1y63 SB_BIG plane 3
12  // 70 x-1y63 SB_BIG plane 3
80  // 71 x-1y63 SB_DRIVE plane 4,3
48  // 72 x-1y63 SB_BIG plane 4
62  // 73 x-1y63 SB_BIG plane 4
48  // 74 x-1y63 SB_BIG plane 5
12  // 75 x-1y63 SB_BIG plane 5
80  // 76 x-1y63 SB_DRIVE plane 6,5
48  // 77 x-1y63 SB_BIG plane 6
62  // 78 x-1y63 SB_BIG plane 6
48  // 79 x-1y63 SB_BIG plane 7
12  // 80 x-1y63 SB_BIG plane 7
00  // 81 x-1y63 SB_DRIVE plane 8,7
48  // 82 x-1y63 SB_BIG plane 8
12  // 83 x-1y63 SB_BIG plane 8
48  // 84 x-1y63 SB_BIG plane 9
12  // 85 x-1y63 SB_BIG plane 9
00  // 86 x-1y63 SB_DRIVE plane 10,9
48  // 87 x-1y63 SB_BIG plane 10
12  // 88 x-1y63 SB_BIG plane 10
48  // 89 x-1y63 SB_BIG plane 11
62  // 90 x-1y63 SB_BIG plane 11
08  // 91 x-1y63 SB_DRIVE plane 12,11
48  // 92 x-1y63 SB_BIG plane 12
12  // 93 x-1y63 SB_BIG plane 12
A8  // 94 x0y64 SB_SML plane 1
82  // 95 x0y64 SB_SML plane 2,1
2A  // 96 x0y64 SB_SML plane 2
A8  // 97 x0y64 SB_SML plane 3
82  // 98 x0y64 SB_SML plane 4,3
2A  // 99 x0y64 SB_SML plane 4
A8  // 100 x0y64 SB_SML plane 5
82  // 101 x0y64 SB_SML plane 6,5
2A  // 102 x0y64 SB_SML plane 6
A8  // 103 x0y64 SB_SML plane 7
82  // 104 x0y64 SB_SML plane 8,7
2A  // 105 x0y64 SB_SML plane 8
A8  // 106 x0y64 SB_SML plane 9
82  // 107 x0y64 SB_SML plane 10,9
2A  // 108 x0y64 SB_SML plane 10
A8  // 109 x0y64 SB_SML plane 11
82  // 110 x0y64 SB_SML plane 12,11
2A  // 111 x0y64 SB_SML plane 12
72 // -- CRC low byte
9F // -- CRC high byte


// Config Latches on x95y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EB08     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
20 // y_sel: 63
7E // -- CRC low byte
6B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EB10
54 // Length: 84
3C // -- CRC low byte
2C // -- CRC high byte
00  //  0 x95y63 CPE[0]
00  //  1 x95y63 CPE[1]
00  //  2 x95y63 CPE[2]
00  //  3 x95y63 CPE[3]
00  //  4 x95y63 CPE[4]
00  //  5 x95y63 CPE[5]
00  //  6 x95y63 CPE[6]
00  //  7 x95y63 CPE[7]
00  //  8 x95y63 CPE[8]
00  //  9 x95y63 CPE[9]
00  // 10 x95y64 CPE[0]
00  // 11 x95y64 CPE[1]
00  // 12 x95y64 CPE[2]
00  // 13 x95y64 CPE[3]
00  // 14 x95y64 CPE[4]
00  // 15 x95y64 CPE[5]
00  // 16 x95y64 CPE[6]
00  // 17 x95y64 CPE[7]
00  // 18 x95y64 CPE[8]
00  // 19 x95y64 CPE[9]
00  // 20 x96y63 CPE[0]
00  // 21 x96y63 CPE[1]
00  // 22 x96y63 CPE[2]
00  // 23 x96y63 CPE[3]
00  // 24 x96y63 CPE[4]
00  // 25 x96y63 CPE[5]
00  // 26 x96y63 CPE[6]
00  // 27 x96y63 CPE[7]
00  // 28 x96y63 CPE[8]
00  // 29 x96y63 CPE[9]
00  // 30 x96y64 CPE[0]
00  // 31 x96y64 CPE[1]
00  // 32 x96y64 CPE[2]
00  // 33 x96y64 CPE[3]
00  // 34 x96y64 CPE[4]
00  // 35 x96y64 CPE[5]
00  // 36 x96y64 CPE[6]
00  // 37 x96y64 CPE[7]
00  // 38 x96y64 CPE[8]
00  // 39 x96y64 CPE[9]
00  // 40 x95y63 INMUX plane 2,1
00  // 41 x95y63 INMUX plane 4,3
00  // 42 x95y63 INMUX plane 6,5
00  // 43 x95y63 INMUX plane 8,7
00  // 44 x95y63 INMUX plane 10,9
00  // 45 x95y63 INMUX plane 12,11
00  // 46 x95y64 INMUX plane 2,1
00  // 47 x95y64 INMUX plane 4,3
00  // 48 x95y64 INMUX plane 6,5
00  // 49 x95y64 INMUX plane 8,7
00  // 50 x95y64 INMUX plane 10,9
00  // 51 x95y64 INMUX plane 12,11
00  // 52 x96y63 INMUX plane 2,1
00  // 53 x96y63 INMUX plane 4,3
00  // 54 x96y63 INMUX plane 6,5
00  // 55 x96y63 INMUX plane 8,7
00  // 56 x96y63 INMUX plane 10,9
00  // 57 x96y63 INMUX plane 12,11
00  // 58 x96y64 INMUX plane 2,1
00  // 59 x96y64 INMUX plane 4,3
00  // 60 x96y64 INMUX plane 6,5
00  // 61 x96y64 INMUX plane 8,7
00  // 62 x96y64 INMUX plane 10,9
00  // 63 x96y64 INMUX plane 12,11
00  // 64 x95y63 SB_BIG plane 1
00  // 65 x95y63 SB_BIG plane 1
00  // 66 x95y63 SB_DRIVE plane 2,1
00  // 67 x95y63 SB_BIG plane 2
00  // 68 x95y63 SB_BIG plane 2
00  // 69 x95y63 SB_BIG plane 3
00  // 70 x95y63 SB_BIG plane 3
00  // 71 x95y63 SB_DRIVE plane 4,3
00  // 72 x95y63 SB_BIG plane 4
00  // 73 x95y63 SB_BIG plane 4
00  // 74 x95y63 SB_BIG plane 5
00  // 75 x95y63 SB_BIG plane 5
00  // 76 x95y63 SB_DRIVE plane 6,5
00  // 77 x95y63 SB_BIG plane 6
00  // 78 x95y63 SB_BIG plane 6
00  // 79 x95y63 SB_BIG plane 7
00  // 80 x95y63 SB_BIG plane 7
00  // 81 x95y63 SB_DRIVE plane 8,7
00  // 82 x95y63 SB_BIG plane 8
60  // 83 x95y63 SB_BIG plane 8
67 // -- CRC low byte
B5 // -- CRC high byte


// Config Latches on x161y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EB6A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
20 // y_sel: 63
F3 // -- CRC low byte
17 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EB72
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y63
00  // 14 right_edge_EN1 at x163y63
00  // 15 right_edge_EN2 at x163y63
00  // 16 right_edge_EN0 at x163y64
00  // 17 right_edge_EN1 at x163y64
00  // 18 right_edge_EN2 at x163y64
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y64 SB_BIG plane 1
12  // 65 x162y64 SB_BIG plane 1
00  // 66 x162y64 SB_DRIVE plane 2,1
48  // 67 x162y64 SB_BIG plane 2
12  // 68 x162y64 SB_BIG plane 2
48  // 69 x162y64 SB_BIG plane 3
12  // 70 x162y64 SB_BIG plane 3
00  // 71 x162y64 SB_DRIVE plane 4,3
48  // 72 x162y64 SB_BIG plane 4
12  // 73 x162y64 SB_BIG plane 4
48  // 74 x162y64 SB_BIG plane 5
12  // 75 x162y64 SB_BIG plane 5
00  // 76 x162y64 SB_DRIVE plane 6,5
48  // 77 x162y64 SB_BIG plane 6
12  // 78 x162y64 SB_BIG plane 6
48  // 79 x162y64 SB_BIG plane 7
12  // 80 x162y64 SB_BIG plane 7
00  // 81 x162y64 SB_DRIVE plane 8,7
48  // 82 x162y64 SB_BIG plane 8
12  // 83 x162y64 SB_BIG plane 8
48  // 84 x162y64 SB_BIG plane 9
12  // 85 x162y64 SB_BIG plane 9
00  // 86 x162y64 SB_DRIVE plane 10,9
48  // 87 x162y64 SB_BIG plane 10
12  // 88 x162y64 SB_BIG plane 10
48  // 89 x162y64 SB_BIG plane 11
12  // 90 x162y64 SB_BIG plane 11
00  // 91 x162y64 SB_DRIVE plane 12,11
48  // 92 x162y64 SB_BIG plane 12
12  // 93 x162y64 SB_BIG plane 12
A8  // 94 x161y63 SB_SML plane 1
82  // 95 x161y63 SB_SML plane 2,1
2A  // 96 x161y63 SB_SML plane 2
A8  // 97 x161y63 SB_SML plane 3
82  // 98 x161y63 SB_SML plane 4,3
2A  // 99 x161y63 SB_SML plane 4
A8  // 100 x161y63 SB_SML plane 5
82  // 101 x161y63 SB_SML plane 6,5
2A  // 102 x161y63 SB_SML plane 6
A8  // 103 x161y63 SB_SML plane 7
82  // 104 x161y63 SB_SML plane 8,7
2A  // 105 x161y63 SB_SML plane 8
A8  // 106 x161y63 SB_SML plane 9
82  // 107 x161y63 SB_SML plane 10,9
2A  // 108 x161y63 SB_SML plane 10
A8  // 109 x161y63 SB_SML plane 11
82  // 110 x161y63 SB_SML plane 12,11
2A  // 111 x161y63 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EBE8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
21 // y_sel: 65
55 // -- CRC low byte
CC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EBF0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y65
00  // 14 left_edge_EN1 at x-2y65
00  // 15 left_edge_EN2 at x-2y65
00  // 16 left_edge_EN0 at x-2y66
00  // 17 left_edge_EN1 at x-2y66
00  // 18 left_edge_EN2 at x-2y66
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y66 SB_BIG plane 1
12  // 65 x0y66 SB_BIG plane 1
00  // 66 x0y66 SB_DRIVE plane 2,1
48  // 67 x0y66 SB_BIG plane 2
12  // 68 x0y66 SB_BIG plane 2
48  // 69 x0y66 SB_BIG plane 3
12  // 70 x0y66 SB_BIG plane 3
00  // 71 x0y66 SB_DRIVE plane 4,3
48  // 72 x0y66 SB_BIG plane 4
12  // 73 x0y66 SB_BIG plane 4
48  // 74 x0y66 SB_BIG plane 5
12  // 75 x0y66 SB_BIG plane 5
00  // 76 x0y66 SB_DRIVE plane 6,5
48  // 77 x0y66 SB_BIG plane 6
12  // 78 x0y66 SB_BIG plane 6
48  // 79 x0y66 SB_BIG plane 7
12  // 80 x0y66 SB_BIG plane 7
00  // 81 x0y66 SB_DRIVE plane 8,7
48  // 82 x0y66 SB_BIG plane 8
12  // 83 x0y66 SB_BIG plane 8
48  // 84 x0y66 SB_BIG plane 9
12  // 85 x0y66 SB_BIG plane 9
00  // 86 x0y66 SB_DRIVE plane 10,9
48  // 87 x0y66 SB_BIG plane 10
12  // 88 x0y66 SB_BIG plane 10
48  // 89 x0y66 SB_BIG plane 11
12  // 90 x0y66 SB_BIG plane 11
00  // 91 x0y66 SB_DRIVE plane 12,11
48  // 92 x0y66 SB_BIG plane 12
12  // 93 x0y66 SB_BIG plane 12
A8  // 94 x-1y65 SB_SML plane 1
82  // 95 x-1y65 SB_SML plane 2,1
2A  // 96 x-1y65 SB_SML plane 2
A8  // 97 x-1y65 SB_SML plane 3
82  // 98 x-1y65 SB_SML plane 4,3
2A  // 99 x-1y65 SB_SML plane 4
A8  // 100 x-1y65 SB_SML plane 5
82  // 101 x-1y65 SB_SML plane 6,5
2A  // 102 x-1y65 SB_SML plane 6
A8  // 103 x-1y65 SB_SML plane 7
82  // 104 x-1y65 SB_SML plane 8,7
2A  // 105 x-1y65 SB_SML plane 8
A8  // 106 x-1y65 SB_SML plane 9
82  // 107 x-1y65 SB_SML plane 10,9
2A  // 108 x-1y65 SB_SML plane 10
A8  // 109 x-1y65 SB_SML plane 11
82  // 110 x-1y65 SB_SML plane 12,11
2A  // 111 x-1y65 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EC66     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
21 // y_sel: 65
7A // -- CRC low byte
06 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EC6E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y65
00  // 14 right_edge_EN1 at x163y65
00  // 15 right_edge_EN2 at x163y65
00  // 16 right_edge_EN0 at x163y66
00  // 17 right_edge_EN1 at x163y66
00  // 18 right_edge_EN2 at x163y66
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y65 SB_BIG plane 1
12  // 65 x161y65 SB_BIG plane 1
00  // 66 x161y65 SB_DRIVE plane 2,1
48  // 67 x161y65 SB_BIG plane 2
12  // 68 x161y65 SB_BIG plane 2
48  // 69 x161y65 SB_BIG plane 3
12  // 70 x161y65 SB_BIG plane 3
00  // 71 x161y65 SB_DRIVE plane 4,3
48  // 72 x161y65 SB_BIG plane 4
12  // 73 x161y65 SB_BIG plane 4
48  // 74 x161y65 SB_BIG plane 5
12  // 75 x161y65 SB_BIG plane 5
00  // 76 x161y65 SB_DRIVE plane 6,5
48  // 77 x161y65 SB_BIG plane 6
12  // 78 x161y65 SB_BIG plane 6
48  // 79 x161y65 SB_BIG plane 7
12  // 80 x161y65 SB_BIG plane 7
00  // 81 x161y65 SB_DRIVE plane 8,7
48  // 82 x161y65 SB_BIG plane 8
12  // 83 x161y65 SB_BIG plane 8
48  // 84 x161y65 SB_BIG plane 9
12  // 85 x161y65 SB_BIG plane 9
00  // 86 x161y65 SB_DRIVE plane 10,9
48  // 87 x161y65 SB_BIG plane 10
12  // 88 x161y65 SB_BIG plane 10
48  // 89 x161y65 SB_BIG plane 11
12  // 90 x161y65 SB_BIG plane 11
00  // 91 x161y65 SB_DRIVE plane 12,11
48  // 92 x161y65 SB_BIG plane 12
12  // 93 x161y65 SB_BIG plane 12
A8  // 94 x162y66 SB_SML plane 1
82  // 95 x162y66 SB_SML plane 2,1
2A  // 96 x162y66 SB_SML plane 2
A8  // 97 x162y66 SB_SML plane 3
82  // 98 x162y66 SB_SML plane 4,3
2A  // 99 x162y66 SB_SML plane 4
A8  // 100 x162y66 SB_SML plane 5
82  // 101 x162y66 SB_SML plane 6,5
2A  // 102 x162y66 SB_SML plane 6
A8  // 103 x162y66 SB_SML plane 7
82  // 104 x162y66 SB_SML plane 8,7
2A  // 105 x162y66 SB_SML plane 8
A8  // 106 x162y66 SB_SML plane 9
82  // 107 x162y66 SB_SML plane 10,9
2A  // 108 x162y66 SB_SML plane 10
A8  // 109 x162y66 SB_SML plane 11
82  // 110 x162y66 SB_SML plane 12,11
2A  // 111 x162y66 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 ECE4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
22 // y_sel: 67
CE // -- CRC low byte
FE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 ECEC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y67
00  // 14 left_edge_EN1 at x-2y67
00  // 15 left_edge_EN2 at x-2y67
00  // 16 left_edge_EN0 at x-2y68
00  // 17 left_edge_EN1 at x-2y68
00  // 18 left_edge_EN2 at x-2y68
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y67 SB_BIG plane 1
12  // 65 x-1y67 SB_BIG plane 1
00  // 66 x-1y67 SB_DRIVE plane 2,1
48  // 67 x-1y67 SB_BIG plane 2
12  // 68 x-1y67 SB_BIG plane 2
48  // 69 x-1y67 SB_BIG plane 3
12  // 70 x-1y67 SB_BIG plane 3
00  // 71 x-1y67 SB_DRIVE plane 4,3
48  // 72 x-1y67 SB_BIG plane 4
12  // 73 x-1y67 SB_BIG plane 4
48  // 74 x-1y67 SB_BIG plane 5
12  // 75 x-1y67 SB_BIG plane 5
00  // 76 x-1y67 SB_DRIVE plane 6,5
48  // 77 x-1y67 SB_BIG plane 6
12  // 78 x-1y67 SB_BIG plane 6
48  // 79 x-1y67 SB_BIG plane 7
12  // 80 x-1y67 SB_BIG plane 7
00  // 81 x-1y67 SB_DRIVE plane 8,7
48  // 82 x-1y67 SB_BIG plane 8
12  // 83 x-1y67 SB_BIG plane 8
48  // 84 x-1y67 SB_BIG plane 9
12  // 85 x-1y67 SB_BIG plane 9
00  // 86 x-1y67 SB_DRIVE plane 10,9
48  // 87 x-1y67 SB_BIG plane 10
12  // 88 x-1y67 SB_BIG plane 10
48  // 89 x-1y67 SB_BIG plane 11
12  // 90 x-1y67 SB_BIG plane 11
00  // 91 x-1y67 SB_DRIVE plane 12,11
48  // 92 x-1y67 SB_BIG plane 12
12  // 93 x-1y67 SB_BIG plane 12
A8  // 94 x0y68 SB_SML plane 1
82  // 95 x0y68 SB_SML plane 2,1
2A  // 96 x0y68 SB_SML plane 2
A8  // 97 x0y68 SB_SML plane 3
82  // 98 x0y68 SB_SML plane 4,3
2A  // 99 x0y68 SB_SML plane 4
A8  // 100 x0y68 SB_SML plane 5
82  // 101 x0y68 SB_SML plane 6,5
2A  // 102 x0y68 SB_SML plane 6
A8  // 103 x0y68 SB_SML plane 7
82  // 104 x0y68 SB_SML plane 8,7
2A  // 105 x0y68 SB_SML plane 8
A8  // 106 x0y68 SB_SML plane 9
82  // 107 x0y68 SB_SML plane 10,9
2A  // 108 x0y68 SB_SML plane 10
A8  // 109 x0y68 SB_SML plane 11
82  // 110 x0y68 SB_SML plane 12,11
2A  // 111 x0y68 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x99y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 ED62     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
22 // y_sel: 67
DC // -- CRC low byte
7B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 ED6A
54 // Length: 84
3C // -- CRC low byte
2C // -- CRC high byte
00  //  0 x99y67 CPE[0]
00  //  1 x99y67 CPE[1]
00  //  2 x99y67 CPE[2]
00  //  3 x99y67 CPE[3]
00  //  4 x99y67 CPE[4]
00  //  5 x99y67 CPE[5]
00  //  6 x99y67 CPE[6]
00  //  7 x99y67 CPE[7]
00  //  8 x99y67 CPE[8]
00  //  9 x99y67 CPE[9]
00  // 10 x99y68 CPE[0]
00  // 11 x99y68 CPE[1]
00  // 12 x99y68 CPE[2]
00  // 13 x99y68 CPE[3]
00  // 14 x99y68 CPE[4]
00  // 15 x99y68 CPE[5]
00  // 16 x99y68 CPE[6]
00  // 17 x99y68 CPE[7]
00  // 18 x99y68 CPE[8]
00  // 19 x99y68 CPE[9]
00  // 20 x100y67 CPE[0]
00  // 21 x100y67 CPE[1]
00  // 22 x100y67 CPE[2]
00  // 23 x100y67 CPE[3]
00  // 24 x100y67 CPE[4]
00  // 25 x100y67 CPE[5]
00  // 26 x100y67 CPE[6]
00  // 27 x100y67 CPE[7]
00  // 28 x100y67 CPE[8]
00  // 29 x100y67 CPE[9]
00  // 30 x100y68 CPE[0]
00  // 31 x100y68 CPE[1]
00  // 32 x100y68 CPE[2]
00  // 33 x100y68 CPE[3]
00  // 34 x100y68 CPE[4]
00  // 35 x100y68 CPE[5]
00  // 36 x100y68 CPE[6]
00  // 37 x100y68 CPE[7]
00  // 38 x100y68 CPE[8]
00  // 39 x100y68 CPE[9]
00  // 40 x99y67 INMUX plane 2,1
00  // 41 x99y67 INMUX plane 4,3
00  // 42 x99y67 INMUX plane 6,5
00  // 43 x99y67 INMUX plane 8,7
00  // 44 x99y67 INMUX plane 10,9
00  // 45 x99y67 INMUX plane 12,11
00  // 46 x99y68 INMUX plane 2,1
00  // 47 x99y68 INMUX plane 4,3
00  // 48 x99y68 INMUX plane 6,5
00  // 49 x99y68 INMUX plane 8,7
00  // 50 x99y68 INMUX plane 10,9
00  // 51 x99y68 INMUX plane 12,11
00  // 52 x100y67 INMUX plane 2,1
00  // 53 x100y67 INMUX plane 4,3
00  // 54 x100y67 INMUX plane 6,5
00  // 55 x100y67 INMUX plane 8,7
00  // 56 x100y67 INMUX plane 10,9
00  // 57 x100y67 INMUX plane 12,11
00  // 58 x100y68 INMUX plane 2,1
00  // 59 x100y68 INMUX plane 4,3
00  // 60 x100y68 INMUX plane 6,5
00  // 61 x100y68 INMUX plane 8,7
00  // 62 x100y68 INMUX plane 10,9
00  // 63 x100y68 INMUX plane 12,11
00  // 64 x99y67 SB_BIG plane 1
00  // 65 x99y67 SB_BIG plane 1
00  // 66 x99y67 SB_DRIVE plane 2,1
00  // 67 x99y67 SB_BIG plane 2
00  // 68 x99y67 SB_BIG plane 2
00  // 69 x99y67 SB_BIG plane 3
00  // 70 x99y67 SB_BIG plane 3
00  // 71 x99y67 SB_DRIVE plane 4,3
00  // 72 x99y67 SB_BIG plane 4
00  // 73 x99y67 SB_BIG plane 4
00  // 74 x99y67 SB_BIG plane 5
00  // 75 x99y67 SB_BIG plane 5
00  // 76 x99y67 SB_DRIVE plane 6,5
00  // 77 x99y67 SB_BIG plane 6
00  // 78 x99y67 SB_BIG plane 6
00  // 79 x99y67 SB_BIG plane 7
00  // 80 x99y67 SB_BIG plane 7
80  // 81 x99y67 SB_DRIVE plane 8,7
00  // 82 x99y67 SB_BIG plane 8
60  // 83 x99y67 SB_BIG plane 8
8B // -- CRC low byte
B9 // -- CRC high byte


// Config Latches on x161y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EDC4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
22 // y_sel: 67
E1 // -- CRC low byte
34 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EDCC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y67
00  // 14 right_edge_EN1 at x163y67
00  // 15 right_edge_EN2 at x163y67
00  // 16 right_edge_EN0 at x163y68
00  // 17 right_edge_EN1 at x163y68
00  // 18 right_edge_EN2 at x163y68
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y68 SB_BIG plane 1
12  // 65 x162y68 SB_BIG plane 1
00  // 66 x162y68 SB_DRIVE plane 2,1
48  // 67 x162y68 SB_BIG plane 2
12  // 68 x162y68 SB_BIG plane 2
48  // 69 x162y68 SB_BIG plane 3
12  // 70 x162y68 SB_BIG plane 3
00  // 71 x162y68 SB_DRIVE plane 4,3
48  // 72 x162y68 SB_BIG plane 4
12  // 73 x162y68 SB_BIG plane 4
48  // 74 x162y68 SB_BIG plane 5
12  // 75 x162y68 SB_BIG plane 5
00  // 76 x162y68 SB_DRIVE plane 6,5
48  // 77 x162y68 SB_BIG plane 6
12  // 78 x162y68 SB_BIG plane 6
48  // 79 x162y68 SB_BIG plane 7
12  // 80 x162y68 SB_BIG plane 7
00  // 81 x162y68 SB_DRIVE plane 8,7
48  // 82 x162y68 SB_BIG plane 8
12  // 83 x162y68 SB_BIG plane 8
48  // 84 x162y68 SB_BIG plane 9
12  // 85 x162y68 SB_BIG plane 9
00  // 86 x162y68 SB_DRIVE plane 10,9
48  // 87 x162y68 SB_BIG plane 10
12  // 88 x162y68 SB_BIG plane 10
48  // 89 x162y68 SB_BIG plane 11
12  // 90 x162y68 SB_BIG plane 11
00  // 91 x162y68 SB_DRIVE plane 12,11
48  // 92 x162y68 SB_BIG plane 12
12  // 93 x162y68 SB_BIG plane 12
A8  // 94 x161y67 SB_SML plane 1
82  // 95 x161y67 SB_SML plane 2,1
2A  // 96 x161y67 SB_SML plane 2
A8  // 97 x161y67 SB_SML plane 3
82  // 98 x161y67 SB_SML plane 4,3
2A  // 99 x161y67 SB_SML plane 4
A8  // 100 x161y67 SB_SML plane 5
82  // 101 x161y67 SB_SML plane 6,5
2A  // 102 x161y67 SB_SML plane 6
A8  // 103 x161y67 SB_SML plane 7
82  // 104 x161y67 SB_SML plane 8,7
2A  // 105 x161y67 SB_SML plane 8
A8  // 106 x161y67 SB_SML plane 9
82  // 107 x161y67 SB_SML plane 10,9
2A  // 108 x161y67 SB_SML plane 10
A8  // 109 x161y67 SB_SML plane 11
82  // 110 x161y67 SB_SML plane 12,11
2A  // 111 x161y67 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y69
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EE42     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
23 // y_sel: 69
47 // -- CRC low byte
EF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EE4A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y69
00  // 14 left_edge_EN1 at x-2y69
00  // 15 left_edge_EN2 at x-2y69
00  // 16 left_edge_EN0 at x-2y70
00  // 17 left_edge_EN1 at x-2y70
00  // 18 left_edge_EN2 at x-2y70
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y70 SB_BIG plane 1
12  // 65 x0y70 SB_BIG plane 1
00  // 66 x0y70 SB_DRIVE plane 2,1
48  // 67 x0y70 SB_BIG plane 2
12  // 68 x0y70 SB_BIG plane 2
48  // 69 x0y70 SB_BIG plane 3
12  // 70 x0y70 SB_BIG plane 3
00  // 71 x0y70 SB_DRIVE plane 4,3
48  // 72 x0y70 SB_BIG plane 4
12  // 73 x0y70 SB_BIG plane 4
48  // 74 x0y70 SB_BIG plane 5
12  // 75 x0y70 SB_BIG plane 5
00  // 76 x0y70 SB_DRIVE plane 6,5
48  // 77 x0y70 SB_BIG plane 6
12  // 78 x0y70 SB_BIG plane 6
48  // 79 x0y70 SB_BIG plane 7
12  // 80 x0y70 SB_BIG plane 7
00  // 81 x0y70 SB_DRIVE plane 8,7
48  // 82 x0y70 SB_BIG plane 8
12  // 83 x0y70 SB_BIG plane 8
48  // 84 x0y70 SB_BIG plane 9
12  // 85 x0y70 SB_BIG plane 9
00  // 86 x0y70 SB_DRIVE plane 10,9
48  // 87 x0y70 SB_BIG plane 10
12  // 88 x0y70 SB_BIG plane 10
48  // 89 x0y70 SB_BIG plane 11
12  // 90 x0y70 SB_BIG plane 11
00  // 91 x0y70 SB_DRIVE plane 12,11
48  // 92 x0y70 SB_BIG plane 12
12  // 93 x0y70 SB_BIG plane 12
A8  // 94 x-1y69 SB_SML plane 1
82  // 95 x-1y69 SB_SML plane 2,1
2A  // 96 x-1y69 SB_SML plane 2
A8  // 97 x-1y69 SB_SML plane 3
82  // 98 x-1y69 SB_SML plane 4,3
2A  // 99 x-1y69 SB_SML plane 4
A8  // 100 x-1y69 SB_SML plane 5
82  // 101 x-1y69 SB_SML plane 6,5
2A  // 102 x-1y69 SB_SML plane 6
A8  // 103 x-1y69 SB_SML plane 7
82  // 104 x-1y69 SB_SML plane 8,7
2A  // 105 x-1y69 SB_SML plane 8
A8  // 106 x-1y69 SB_SML plane 9
82  // 107 x-1y69 SB_SML plane 10,9
2A  // 108 x-1y69 SB_SML plane 10
A8  // 109 x-1y69 SB_SML plane 11
82  // 110 x-1y69 SB_SML plane 12,11
2A  // 111 x-1y69 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y69
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EEC0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
23 // y_sel: 69
68 // -- CRC low byte
25 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EEC8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y69
00  // 14 right_edge_EN1 at x163y69
00  // 15 right_edge_EN2 at x163y69
00  // 16 right_edge_EN0 at x163y70
00  // 17 right_edge_EN1 at x163y70
00  // 18 right_edge_EN2 at x163y70
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y69 SB_BIG plane 1
12  // 65 x161y69 SB_BIG plane 1
00  // 66 x161y69 SB_DRIVE plane 2,1
48  // 67 x161y69 SB_BIG plane 2
12  // 68 x161y69 SB_BIG plane 2
48  // 69 x161y69 SB_BIG plane 3
12  // 70 x161y69 SB_BIG plane 3
00  // 71 x161y69 SB_DRIVE plane 4,3
48  // 72 x161y69 SB_BIG plane 4
12  // 73 x161y69 SB_BIG plane 4
48  // 74 x161y69 SB_BIG plane 5
12  // 75 x161y69 SB_BIG plane 5
00  // 76 x161y69 SB_DRIVE plane 6,5
48  // 77 x161y69 SB_BIG plane 6
12  // 78 x161y69 SB_BIG plane 6
48  // 79 x161y69 SB_BIG plane 7
12  // 80 x161y69 SB_BIG plane 7
00  // 81 x161y69 SB_DRIVE plane 8,7
48  // 82 x161y69 SB_BIG plane 8
12  // 83 x161y69 SB_BIG plane 8
48  // 84 x161y69 SB_BIG plane 9
12  // 85 x161y69 SB_BIG plane 9
00  // 86 x161y69 SB_DRIVE plane 10,9
48  // 87 x161y69 SB_BIG plane 10
12  // 88 x161y69 SB_BIG plane 10
48  // 89 x161y69 SB_BIG plane 11
12  // 90 x161y69 SB_BIG plane 11
00  // 91 x161y69 SB_DRIVE plane 12,11
48  // 92 x161y69 SB_BIG plane 12
12  // 93 x161y69 SB_BIG plane 12
A8  // 94 x162y70 SB_SML plane 1
82  // 95 x162y70 SB_SML plane 2,1
2A  // 96 x162y70 SB_SML plane 2
A8  // 97 x162y70 SB_SML plane 3
82  // 98 x162y70 SB_SML plane 4,3
2A  // 99 x162y70 SB_SML plane 4
A8  // 100 x162y70 SB_SML plane 5
82  // 101 x162y70 SB_SML plane 6,5
2A  // 102 x162y70 SB_SML plane 6
A8  // 103 x162y70 SB_SML plane 7
82  // 104 x162y70 SB_SML plane 8,7
2A  // 105 x162y70 SB_SML plane 8
A8  // 106 x162y70 SB_SML plane 9
82  // 107 x162y70 SB_SML plane 10,9
2A  // 108 x162y70 SB_SML plane 10
A8  // 109 x162y70 SB_SML plane 11
82  // 110 x162y70 SB_SML plane 12,11
2A  // 111 x162y70 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y71
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EF3E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
24 // y_sel: 71
F8 // -- CRC low byte
9B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EF46
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y71
00  // 14 left_edge_EN1 at x-2y71
00  // 15 left_edge_EN2 at x-2y71
00  // 16 left_edge_EN0 at x-2y72
00  // 17 left_edge_EN1 at x-2y72
00  // 18 left_edge_EN2 at x-2y72
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y71 SB_BIG plane 1
12  // 65 x-1y71 SB_BIG plane 1
00  // 66 x-1y71 SB_DRIVE plane 2,1
48  // 67 x-1y71 SB_BIG plane 2
12  // 68 x-1y71 SB_BIG plane 2
48  // 69 x-1y71 SB_BIG plane 3
12  // 70 x-1y71 SB_BIG plane 3
00  // 71 x-1y71 SB_DRIVE plane 4,3
48  // 72 x-1y71 SB_BIG plane 4
12  // 73 x-1y71 SB_BIG plane 4
48  // 74 x-1y71 SB_BIG plane 5
12  // 75 x-1y71 SB_BIG plane 5
00  // 76 x-1y71 SB_DRIVE plane 6,5
48  // 77 x-1y71 SB_BIG plane 6
12  // 78 x-1y71 SB_BIG plane 6
48  // 79 x-1y71 SB_BIG plane 7
12  // 80 x-1y71 SB_BIG plane 7
00  // 81 x-1y71 SB_DRIVE plane 8,7
48  // 82 x-1y71 SB_BIG plane 8
12  // 83 x-1y71 SB_BIG plane 8
48  // 84 x-1y71 SB_BIG plane 9
12  // 85 x-1y71 SB_BIG plane 9
00  // 86 x-1y71 SB_DRIVE plane 10,9
48  // 87 x-1y71 SB_BIG plane 10
12  // 88 x-1y71 SB_BIG plane 10
48  // 89 x-1y71 SB_BIG plane 11
12  // 90 x-1y71 SB_BIG plane 11
00  // 91 x-1y71 SB_DRIVE plane 12,11
48  // 92 x-1y71 SB_BIG plane 12
12  // 93 x-1y71 SB_BIG plane 12
A8  // 94 x0y72 SB_SML plane 1
82  // 95 x0y72 SB_SML plane 2,1
2A  // 96 x0y72 SB_SML plane 2
A8  // 97 x0y72 SB_SML plane 3
82  // 98 x0y72 SB_SML plane 4,3
2A  // 99 x0y72 SB_SML plane 4
A8  // 100 x0y72 SB_SML plane 5
82  // 101 x0y72 SB_SML plane 6,5
2A  // 102 x0y72 SB_SML plane 6
A8  // 103 x0y72 SB_SML plane 7
82  // 104 x0y72 SB_SML plane 8,7
2A  // 105 x0y72 SB_SML plane 8
A8  // 106 x0y72 SB_SML plane 9
82  // 107 x0y72 SB_SML plane 10,9
2A  // 108 x0y72 SB_SML plane 10
A8  // 109 x0y72 SB_SML plane 11
82  // 110 x0y72 SB_SML plane 12,11
2A  // 111 x0y72 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x1y71
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EFBC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
24 // y_sel: 71
20 // -- CRC low byte
82 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EFC4
43 // Length: 67
02 // -- CRC low byte
48 // -- CRC high byte
00  //  0 x1y71 CPE[0]
00  //  1 x1y71 CPE[1]
00  //  2 x1y71 CPE[2]
00  //  3 x1y71 CPE[3]
00  //  4 x1y71 CPE[4]
00  //  5 x1y71 CPE[5]
00  //  6 x1y71 CPE[6]
00  //  7 x1y71 CPE[7]
00  //  8 x1y71 CPE[8]
00  //  9 x1y71 CPE[9]
00  // 10 x1y72 CPE[0]
00  // 11 x1y72 CPE[1]
00  // 12 x1y72 CPE[2]
00  // 13 x1y72 CPE[3]
00  // 14 x1y72 CPE[4]
00  // 15 x1y72 CPE[5]
00  // 16 x1y72 CPE[6]
00  // 17 x1y72 CPE[7]
00  // 18 x1y72 CPE[8]
00  // 19 x1y72 CPE[9]
00  // 20 x2y71 CPE[0]
00  // 21 x2y71 CPE[1]
00  // 22 x2y71 CPE[2]
00  // 23 x2y71 CPE[3]
00  // 24 x2y71 CPE[4]
00  // 25 x2y71 CPE[5]
00  // 26 x2y71 CPE[6]
00  // 27 x2y71 CPE[7]
00  // 28 x2y71 CPE[8]
00  // 29 x2y71 CPE[9]
00  // 30 x2y72 CPE[0]
00  // 31 x2y72 CPE[1]
00  // 32 x2y72 CPE[2]
00  // 33 x2y72 CPE[3]
00  // 34 x2y72 CPE[4]
00  // 35 x2y72 CPE[5]
00  // 36 x2y72 CPE[6]
00  // 37 x2y72 CPE[7]
00  // 38 x2y72 CPE[8]
00  // 39 x2y72 CPE[9]
00  // 40 x1y71 INMUX plane 2,1
00  // 41 x1y71 INMUX plane 4,3
00  // 42 x1y71 INMUX plane 6,5
00  // 43 x1y71 INMUX plane 8,7
00  // 44 x1y71 INMUX plane 10,9
00  // 45 x1y71 INMUX plane 12,11
00  // 46 x1y72 INMUX plane 2,1
00  // 47 x1y72 INMUX plane 4,3
00  // 48 x1y72 INMUX plane 6,5
00  // 49 x1y72 INMUX plane 8,7
00  // 50 x1y72 INMUX plane 10,9
00  // 51 x1y72 INMUX plane 12,11
00  // 52 x2y71 INMUX plane 2,1
00  // 53 x2y71 INMUX plane 4,3
00  // 54 x2y71 INMUX plane 6,5
00  // 55 x2y71 INMUX plane 8,7
00  // 56 x2y71 INMUX plane 10,9
00  // 57 x2y71 INMUX plane 12,11
00  // 58 x2y72 INMUX plane 2,1
00  // 59 x2y72 INMUX plane 4,3
00  // 60 x2y72 INMUX plane 6,5
00  // 61 x2y72 INMUX plane 8,7
00  // 62 x2y72 INMUX plane 10,9
00  // 63 x2y72 INMUX plane 12,11
C0  // 64 x2y72 SB_BIG plane 1
01  // 65 x2y72 SB_BIG plane 1
02  // 66 x2y72 SB_DRIVE plane 2,1
F3 // -- CRC low byte
3C // -- CRC high byte


// Config Latches on x159y71
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F00D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
50 // x_sel: 159
24 // y_sel: 71
0F // -- CRC low byte
48 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F015
45 // Length: 69
34 // -- CRC low byte
2D // -- CRC high byte
00  //  0 x159y71 CPE[0]
00  //  1 x159y71 CPE[1]
00  //  2 x159y71 CPE[2]
00  //  3 x159y71 CPE[3]
00  //  4 x159y71 CPE[4]
00  //  5 x159y71 CPE[5]
00  //  6 x159y71 CPE[6]
00  //  7 x159y71 CPE[7]
00  //  8 x159y71 CPE[8]
00  //  9 x159y71 CPE[9]
00  // 10 x159y72 CPE[0]
00  // 11 x159y72 CPE[1]
00  // 12 x159y72 CPE[2]
00  // 13 x159y72 CPE[3]
00  // 14 x159y72 CPE[4]
00  // 15 x159y72 CPE[5]
00  // 16 x159y72 CPE[6]
00  // 17 x159y72 CPE[7]
00  // 18 x159y72 CPE[8]
00  // 19 x159y72 CPE[9]
00  // 20 x160y71 CPE[0]
00  // 21 x160y71 CPE[1]
00  // 22 x160y71 CPE[2]
00  // 23 x160y71 CPE[3]
00  // 24 x160y71 CPE[4]
00  // 25 x160y71 CPE[5]
00  // 26 x160y71 CPE[6]
00  // 27 x160y71 CPE[7]
00  // 28 x160y71 CPE[8]
00  // 29 x160y71 CPE[9]
00  // 30 x160y72 CPE[0]
00  // 31 x160y72 CPE[1]
00  // 32 x160y72 CPE[2]
00  // 33 x160y72 CPE[3]
00  // 34 x160y72 CPE[4]
00  // 35 x160y72 CPE[5]
00  // 36 x160y72 CPE[6]
00  // 37 x160y72 CPE[7]
00  // 38 x160y72 CPE[8]
00  // 39 x160y72 CPE[9]
00  // 40 x159y71 INMUX plane 2,1
00  // 41 x159y71 INMUX plane 4,3
00  // 42 x159y71 INMUX plane 6,5
00  // 43 x159y71 INMUX plane 8,7
00  // 44 x159y71 INMUX plane 10,9
00  // 45 x159y71 INMUX plane 12,11
08  // 46 x159y72 INMUX plane 2,1
00  // 47 x159y72 INMUX plane 4,3
00  // 48 x159y72 INMUX plane 6,5
00  // 49 x159y72 INMUX plane 8,7
00  // 50 x159y72 INMUX plane 10,9
00  // 51 x159y72 INMUX plane 12,11
00  // 52 x160y71 INMUX plane 2,1
00  // 53 x160y71 INMUX plane 4,3
00  // 54 x160y71 INMUX plane 6,5
00  // 55 x160y71 INMUX plane 8,7
00  // 56 x160y71 INMUX plane 10,9
00  // 57 x160y71 INMUX plane 12,11
00  // 58 x160y72 INMUX plane 2,1
00  // 59 x160y72 INMUX plane 4,3
00  // 60 x160y72 INMUX plane 6,5
00  // 61 x160y72 INMUX plane 8,7
00  // 62 x160y72 INMUX plane 10,9
00  // 63 x160y72 INMUX plane 12,11
00  // 64 x159y71 SB_BIG plane 1
00  // 65 x159y71 SB_BIG plane 1
00  // 66 x159y71 SB_DRIVE plane 2,1
C0  // 67 x159y71 SB_BIG plane 2
01  // 68 x159y71 SB_BIG plane 2
93 // -- CRC low byte
F5 // -- CRC high byte


// Config Latches on x161y71
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F060     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
24 // y_sel: 71
D7 // -- CRC low byte
51 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F068
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y71
00  // 14 right_edge_EN1 at x163y71
00  // 15 right_edge_EN2 at x163y71
00  // 16 right_edge_EN0 at x163y72
00  // 17 right_edge_EN1 at x163y72
00  // 18 right_edge_EN2 at x163y72
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y72 SB_BIG plane 1
12  // 65 x162y72 SB_BIG plane 1
00  // 66 x162y72 SB_DRIVE plane 2,1
48  // 67 x162y72 SB_BIG plane 2
12  // 68 x162y72 SB_BIG plane 2
48  // 69 x162y72 SB_BIG plane 3
12  // 70 x162y72 SB_BIG plane 3
00  // 71 x162y72 SB_DRIVE plane 4,3
48  // 72 x162y72 SB_BIG plane 4
12  // 73 x162y72 SB_BIG plane 4
48  // 74 x162y72 SB_BIG plane 5
12  // 75 x162y72 SB_BIG plane 5
00  // 76 x162y72 SB_DRIVE plane 6,5
48  // 77 x162y72 SB_BIG plane 6
12  // 78 x162y72 SB_BIG plane 6
48  // 79 x162y72 SB_BIG plane 7
12  // 80 x162y72 SB_BIG plane 7
00  // 81 x162y72 SB_DRIVE plane 8,7
48  // 82 x162y72 SB_BIG plane 8
12  // 83 x162y72 SB_BIG plane 8
48  // 84 x162y72 SB_BIG plane 9
12  // 85 x162y72 SB_BIG plane 9
00  // 86 x162y72 SB_DRIVE plane 10,9
48  // 87 x162y72 SB_BIG plane 10
12  // 88 x162y72 SB_BIG plane 10
48  // 89 x162y72 SB_BIG plane 11
12  // 90 x162y72 SB_BIG plane 11
00  // 91 x162y72 SB_DRIVE plane 12,11
48  // 92 x162y72 SB_BIG plane 12
12  // 93 x162y72 SB_BIG plane 12
A8  // 94 x161y71 SB_SML plane 1
82  // 95 x161y71 SB_SML plane 2,1
2A  // 96 x161y71 SB_SML plane 2
A8  // 97 x161y71 SB_SML plane 3
82  // 98 x161y71 SB_SML plane 4,3
2A  // 99 x161y71 SB_SML plane 4
A8  // 100 x161y71 SB_SML plane 5
82  // 101 x161y71 SB_SML plane 6,5
2A  // 102 x161y71 SB_SML plane 6
A8  // 103 x161y71 SB_SML plane 7
82  // 104 x161y71 SB_SML plane 8,7
2A  // 105 x161y71 SB_SML plane 8
A8  // 106 x161y71 SB_SML plane 9
82  // 107 x161y71 SB_SML plane 10,9
2A  // 108 x161y71 SB_SML plane 10
A8  // 109 x161y71 SB_SML plane 11
82  // 110 x161y71 SB_SML plane 12,11
2A  // 111 x161y71 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y73
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F0DE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
25 // y_sel: 73
71 // -- CRC low byte
8A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F0E6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y73
00  // 14 left_edge_EN1 at x-2y73
00  // 15 left_edge_EN2 at x-2y73
00  // 16 left_edge_EN0 at x-2y74
00  // 17 left_edge_EN1 at x-2y74
00  // 18 left_edge_EN2 at x-2y74
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y74 SB_BIG plane 1
12  // 65 x0y74 SB_BIG plane 1
00  // 66 x0y74 SB_DRIVE plane 2,1
48  // 67 x0y74 SB_BIG plane 2
12  // 68 x0y74 SB_BIG plane 2
48  // 69 x0y74 SB_BIG plane 3
12  // 70 x0y74 SB_BIG plane 3
00  // 71 x0y74 SB_DRIVE plane 4,3
48  // 72 x0y74 SB_BIG plane 4
12  // 73 x0y74 SB_BIG plane 4
48  // 74 x0y74 SB_BIG plane 5
12  // 75 x0y74 SB_BIG plane 5
00  // 76 x0y74 SB_DRIVE plane 6,5
48  // 77 x0y74 SB_BIG plane 6
12  // 78 x0y74 SB_BIG plane 6
48  // 79 x0y74 SB_BIG plane 7
12  // 80 x0y74 SB_BIG plane 7
00  // 81 x0y74 SB_DRIVE plane 8,7
48  // 82 x0y74 SB_BIG plane 8
12  // 83 x0y74 SB_BIG plane 8
48  // 84 x0y74 SB_BIG plane 9
12  // 85 x0y74 SB_BIG plane 9
00  // 86 x0y74 SB_DRIVE plane 10,9
48  // 87 x0y74 SB_BIG plane 10
12  // 88 x0y74 SB_BIG plane 10
48  // 89 x0y74 SB_BIG plane 11
12  // 90 x0y74 SB_BIG plane 11
00  // 91 x0y74 SB_DRIVE plane 12,11
48  // 92 x0y74 SB_BIG plane 12
12  // 93 x0y74 SB_BIG plane 12
A8  // 94 x-1y73 SB_SML plane 1
82  // 95 x-1y73 SB_SML plane 2,1
2A  // 96 x-1y73 SB_SML plane 2
A8  // 97 x-1y73 SB_SML plane 3
82  // 98 x-1y73 SB_SML plane 4,3
2A  // 99 x-1y73 SB_SML plane 4
A8  // 100 x-1y73 SB_SML plane 5
82  // 101 x-1y73 SB_SML plane 6,5
2A  // 102 x-1y73 SB_SML plane 6
A8  // 103 x-1y73 SB_SML plane 7
82  // 104 x-1y73 SB_SML plane 8,7
2A  // 105 x-1y73 SB_SML plane 8
A8  // 106 x-1y73 SB_SML plane 9
82  // 107 x-1y73 SB_SML plane 10,9
2A  // 108 x-1y73 SB_SML plane 10
A8  // 109 x-1y73 SB_SML plane 11
82  // 110 x-1y73 SB_SML plane 12,11
2A  // 111 x-1y73 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x159y73
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F15C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
50 // x_sel: 159
25 // y_sel: 73
86 // -- CRC low byte
59 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F164
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x159y73 CPE[0]
00  //  1 x159y73 CPE[1]
00  //  2 x159y73 CPE[2]
00  //  3 x159y73 CPE[3]
00  //  4 x159y73 CPE[4]
00  //  5 x159y73 CPE[5]
00  //  6 x159y73 CPE[6]
00  //  7 x159y73 CPE[7]
00  //  8 x159y73 CPE[8]
00  //  9 x159y73 CPE[9]
00  // 10 x159y74 CPE[0]
00  // 11 x159y74 CPE[1]
00  // 12 x159y74 CPE[2]
00  // 13 x159y74 CPE[3]
00  // 14 x159y74 CPE[4]
00  // 15 x159y74 CPE[5]
00  // 16 x159y74 CPE[6]
00  // 17 x159y74 CPE[7]
00  // 18 x159y74 CPE[8]
00  // 19 x159y74 CPE[9]
00  // 20 x160y73 CPE[0]  _a785  C_///AND/
00  // 21 x160y73 CPE[1]
00  // 22 x160y73 CPE[2]
00  // 23 x160y73 CPE[3]
00  // 24 x160y73 CPE[4]
00  // 25 x160y73 CPE[5]
00  // 26 x160y73 CPE[6]
00  // 27 x160y73 CPE[7]
00  // 28 x160y73 CPE[8]
00  // 29 x160y73 CPE[9]
00  // 30 x160y74 CPE[0]
00  // 31 x160y74 CPE[1]
00  // 32 x160y74 CPE[2]
00  // 33 x160y74 CPE[3]
00  // 34 x160y74 CPE[4]
00  // 35 x160y74 CPE[5]
00  // 36 x160y74 CPE[6]
00  // 37 x160y74 CPE[7]
00  // 38 x160y74 CPE[8]
00  // 39 x160y74 CPE[9]
00  // 40 x159y73 INMUX plane 2,1
00  // 41 x159y73 INMUX plane 4,3
00  // 42 x159y73 INMUX plane 6,5
00  // 43 x159y73 INMUX plane 8,7
00  // 44 x159y73 INMUX plane 10,9
00  // 45 x159y73 INMUX plane 12,11
00  // 46 x159y74 INMUX plane 2,1
00  // 47 x159y74 INMUX plane 4,3
00  // 48 x159y74 INMUX plane 6,5
00  // 49 x159y74 INMUX plane 8,7
00  // 50 x159y74 INMUX plane 10,9
00  // 51 x159y74 INMUX plane 12,11
20  // 52 x160y73 INMUX plane 2,1
00  // 53 x160y73 INMUX plane 4,3
00  // 54 x160y73 INMUX plane 6,5
00  // 55 x160y73 INMUX plane 8,7
00  // 56 x160y73 INMUX plane 10,9
00  // 57 x160y73 INMUX plane 12,11
00  // 58 x160y74 INMUX plane 2,1
00  // 59 x160y74 INMUX plane 4,3
00  // 60 x160y74 INMUX plane 6,5
00  // 61 x160y74 INMUX plane 8,7
00  // 62 x160y74 INMUX plane 10,9
00  // 63 x160y74 INMUX plane 12,11
00  // 64 x160y74 SB_BIG plane 1
00  // 65 x160y74 SB_BIG plane 1
00  // 66 x160y74 SB_DRIVE plane 2,1
00  // 67 x160y74 SB_BIG plane 2
00  // 68 x160y74 SB_BIG plane 2
48  // 69 x160y74 SB_BIG plane 3
12  // 70 x160y74 SB_BIG plane 3
00  // 71 x160y74 SB_DRIVE plane 4,3
00  // 72 x160y74 SB_BIG plane 4
00  // 73 x160y74 SB_BIG plane 4
00  // 74 x160y74 SB_BIG plane 5
00  // 75 x160y74 SB_BIG plane 5
00  // 76 x160y74 SB_DRIVE plane 6,5
00  // 77 x160y74 SB_BIG plane 6
00  // 78 x160y74 SB_BIG plane 6
48  // 79 x160y74 SB_BIG plane 7
12  // 80 x160y74 SB_BIG plane 7
00  // 81 x160y74 SB_DRIVE plane 8,7
00  // 82 x160y74 SB_BIG plane 8
00  // 83 x160y74 SB_BIG plane 8
00  // 84 x160y74 SB_BIG plane 9
00  // 85 x160y74 SB_BIG plane 9
00  // 86 x160y74 SB_DRIVE plane 10,9
00  // 87 x160y74 SB_BIG plane 10
00  // 88 x160y74 SB_BIG plane 10
00  // 89 x160y74 SB_BIG plane 11
00  // 90 x160y74 SB_BIG plane 11
00  // 91 x160y74 SB_DRIVE plane 12,11
00  // 92 x160y74 SB_BIG plane 12
00  // 93 x160y74 SB_BIG plane 12
00  // 94 x159y73 SB_SML plane 1
00  // 95 x159y73 SB_SML plane 2,1
00  // 96 x159y73 SB_SML plane 2
A8  // 97 x159y73 SB_SML plane 3
02  // 98 x159y73 SB_SML plane 4,3
00  // 99 x159y73 SB_SML plane 4
00  // 100 x159y73 SB_SML plane 5
00  // 101 x159y73 SB_SML plane 6,5
00  // 102 x159y73 SB_SML plane 6
A8  // 103 x159y73 SB_SML plane 7
02  // 104 x159y73 SB_SML plane 8,7
A2 // -- CRC low byte
A0 // -- CRC high byte


// Config Latches on x161y73
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F1D3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
25 // y_sel: 73
5E // -- CRC low byte
40 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F1DB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO_E2_A[1]  _a615  OBF  at x161y73
09  //  1 GPIO_E2_A[1]
01  //  2 GPIO_E2_A[1]
00  //  3 GPIO_E2_A[1]
01  //  4 GPIO_E2_A[1]
00  //  5 GPIO_E2_A[1]
00  //  6 GPIO_E2_A[1]
00  //  7 GPIO_E2_A[1]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x163y73
00  // 10 edge_io_EN1 at x163y73
00  // 11 edge_io_EN0 at x163y74
00  // 12 edge_io_EN1 at x163y74
00  // 13 right_edge_EN0 at x163y73
00  // 14 right_edge_EN1 at x163y73
00  // 15 right_edge_EN2 at x163y73
00  // 16 right_edge_EN0 at x163y74
00  // 17 right_edge_EN1 at x163y74
00  // 18 right_edge_EN2 at x163y74
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y73 SB_BIG plane 1
12  // 65 x161y73 SB_BIG plane 1
00  // 66 x161y73 SB_DRIVE plane 2,1
48  // 67 x161y73 SB_BIG plane 2
12  // 68 x161y73 SB_BIG plane 2
48  // 69 x161y73 SB_BIG plane 3
12  // 70 x161y73 SB_BIG plane 3
00  // 71 x161y73 SB_DRIVE plane 4,3
48  // 72 x161y73 SB_BIG plane 4
12  // 73 x161y73 SB_BIG plane 4
48  // 74 x161y73 SB_BIG plane 5
12  // 75 x161y73 SB_BIG plane 5
00  // 76 x161y73 SB_DRIVE plane 6,5
48  // 77 x161y73 SB_BIG plane 6
12  // 78 x161y73 SB_BIG plane 6
48  // 79 x161y73 SB_BIG plane 7
12  // 80 x161y73 SB_BIG plane 7
00  // 81 x161y73 SB_DRIVE plane 8,7
48  // 82 x161y73 SB_BIG plane 8
12  // 83 x161y73 SB_BIG plane 8
48  // 84 x161y73 SB_BIG plane 9
12  // 85 x161y73 SB_BIG plane 9
00  // 86 x161y73 SB_DRIVE plane 10,9
48  // 87 x161y73 SB_BIG plane 10
12  // 88 x161y73 SB_BIG plane 10
48  // 89 x161y73 SB_BIG plane 11
12  // 90 x161y73 SB_BIG plane 11
00  // 91 x161y73 SB_DRIVE plane 12,11
48  // 92 x161y73 SB_BIG plane 12
12  // 93 x161y73 SB_BIG plane 12
A8  // 94 x162y74 SB_SML plane 1
82  // 95 x162y74 SB_SML plane 2,1
2A  // 96 x162y74 SB_SML plane 2
A8  // 97 x162y74 SB_SML plane 3
82  // 98 x162y74 SB_SML plane 4,3
2A  // 99 x162y74 SB_SML plane 4
A8  // 100 x162y74 SB_SML plane 5
82  // 101 x162y74 SB_SML plane 6,5
2A  // 102 x162y74 SB_SML plane 6
A8  // 103 x162y74 SB_SML plane 7
82  // 104 x162y74 SB_SML plane 8,7
2A  // 105 x162y74 SB_SML plane 8
A8  // 106 x162y74 SB_SML plane 9
82  // 107 x162y74 SB_SML plane 10,9
2A  // 108 x162y74 SB_SML plane 10
A8  // 109 x162y74 SB_SML plane 11
82  // 110 x162y74 SB_SML plane 12,11
2A  // 111 x162y74 SB_SML plane 12
65 // -- CRC low byte
17 // -- CRC high byte


// Config Latches on x-1y75
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F251     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
26 // y_sel: 75
EA // -- CRC low byte
B8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F259
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y75
00  // 14 left_edge_EN1 at x-2y75
00  // 15 left_edge_EN2 at x-2y75
00  // 16 left_edge_EN0 at x-2y76
00  // 17 left_edge_EN1 at x-2y76
00  // 18 left_edge_EN2 at x-2y76
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y75 SB_BIG plane 1
12  // 65 x-1y75 SB_BIG plane 1
00  // 66 x-1y75 SB_DRIVE plane 2,1
48  // 67 x-1y75 SB_BIG plane 2
12  // 68 x-1y75 SB_BIG plane 2
48  // 69 x-1y75 SB_BIG plane 3
12  // 70 x-1y75 SB_BIG plane 3
00  // 71 x-1y75 SB_DRIVE plane 4,3
48  // 72 x-1y75 SB_BIG plane 4
12  // 73 x-1y75 SB_BIG plane 4
48  // 74 x-1y75 SB_BIG plane 5
12  // 75 x-1y75 SB_BIG plane 5
00  // 76 x-1y75 SB_DRIVE plane 6,5
48  // 77 x-1y75 SB_BIG plane 6
12  // 78 x-1y75 SB_BIG plane 6
48  // 79 x-1y75 SB_BIG plane 7
12  // 80 x-1y75 SB_BIG plane 7
00  // 81 x-1y75 SB_DRIVE plane 8,7
48  // 82 x-1y75 SB_BIG plane 8
12  // 83 x-1y75 SB_BIG plane 8
48  // 84 x-1y75 SB_BIG plane 9
12  // 85 x-1y75 SB_BIG plane 9
00  // 86 x-1y75 SB_DRIVE plane 10,9
48  // 87 x-1y75 SB_BIG plane 10
12  // 88 x-1y75 SB_BIG plane 10
48  // 89 x-1y75 SB_BIG plane 11
12  // 90 x-1y75 SB_BIG plane 11
00  // 91 x-1y75 SB_DRIVE plane 12,11
48  // 92 x-1y75 SB_BIG plane 12
12  // 93 x-1y75 SB_BIG plane 12
A8  // 94 x0y76 SB_SML plane 1
82  // 95 x0y76 SB_SML plane 2,1
2A  // 96 x0y76 SB_SML plane 2
A8  // 97 x0y76 SB_SML plane 3
82  // 98 x0y76 SB_SML plane 4,3
2A  // 99 x0y76 SB_SML plane 4
A8  // 100 x0y76 SB_SML plane 5
82  // 101 x0y76 SB_SML plane 6,5
2A  // 102 x0y76 SB_SML plane 6
A8  // 103 x0y76 SB_SML plane 7
82  // 104 x0y76 SB_SML plane 8,7
2A  // 105 x0y76 SB_SML plane 8
A8  // 106 x0y76 SB_SML plane 9
82  // 107 x0y76 SB_SML plane 10,9
2A  // 108 x0y76 SB_SML plane 10
A8  // 109 x0y76 SB_SML plane 11
82  // 110 x0y76 SB_SML plane 12,11
2A  // 111 x0y76 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x95y75
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F2CF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
26 // y_sel: 75
48 // -- CRC low byte
0E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F2D7
52 // Length: 82
0A // -- CRC low byte
49 // -- CRC high byte
00  //  0 x95y75 CPE[0]
00  //  1 x95y75 CPE[1]
00  //  2 x95y75 CPE[2]
00  //  3 x95y75 CPE[3]
00  //  4 x95y75 CPE[4]
00  //  5 x95y75 CPE[5]
00  //  6 x95y75 CPE[6]
00  //  7 x95y75 CPE[7]
00  //  8 x95y75 CPE[8]
00  //  9 x95y75 CPE[9]
00  // 10 x95y76 CPE[0]
00  // 11 x95y76 CPE[1]
00  // 12 x95y76 CPE[2]
00  // 13 x95y76 CPE[3]
00  // 14 x95y76 CPE[4]
00  // 15 x95y76 CPE[5]
00  // 16 x95y76 CPE[6]
00  // 17 x95y76 CPE[7]
00  // 18 x95y76 CPE[8]
00  // 19 x95y76 CPE[9]
00  // 20 x96y75 CPE[0]
00  // 21 x96y75 CPE[1]
00  // 22 x96y75 CPE[2]
00  // 23 x96y75 CPE[3]
00  // 24 x96y75 CPE[4]
00  // 25 x96y75 CPE[5]
00  // 26 x96y75 CPE[6]
00  // 27 x96y75 CPE[7]
00  // 28 x96y75 CPE[8]
00  // 29 x96y75 CPE[9]
00  // 30 x96y76 CPE[0]
00  // 31 x96y76 CPE[1]
00  // 32 x96y76 CPE[2]
00  // 33 x96y76 CPE[3]
00  // 34 x96y76 CPE[4]
00  // 35 x96y76 CPE[5]
00  // 36 x96y76 CPE[6]
00  // 37 x96y76 CPE[7]
00  // 38 x96y76 CPE[8]
00  // 39 x96y76 CPE[9]
00  // 40 x95y75 INMUX plane 2,1
00  // 41 x95y75 INMUX plane 4,3
00  // 42 x95y75 INMUX plane 6,5
00  // 43 x95y75 INMUX plane 8,7
00  // 44 x95y75 INMUX plane 10,9
00  // 45 x95y75 INMUX plane 12,11
00  // 46 x95y76 INMUX plane 2,1
00  // 47 x95y76 INMUX plane 4,3
00  // 48 x95y76 INMUX plane 6,5
00  // 49 x95y76 INMUX plane 8,7
00  // 50 x95y76 INMUX plane 10,9
00  // 51 x95y76 INMUX plane 12,11
00  // 52 x96y75 INMUX plane 2,1
00  // 53 x96y75 INMUX plane 4,3
00  // 54 x96y75 INMUX plane 6,5
00  // 55 x96y75 INMUX plane 8,7
00  // 56 x96y75 INMUX plane 10,9
00  // 57 x96y75 INMUX plane 12,11
00  // 58 x96y76 INMUX plane 2,1
00  // 59 x96y76 INMUX plane 4,3
00  // 60 x96y76 INMUX plane 6,5
00  // 61 x96y76 INMUX plane 8,7
00  // 62 x96y76 INMUX plane 10,9
00  // 63 x96y76 INMUX plane 12,11
00  // 64 x95y75 SB_BIG plane 1
00  // 65 x95y75 SB_BIG plane 1
00  // 66 x95y75 SB_DRIVE plane 2,1
00  // 67 x95y75 SB_BIG plane 2
00  // 68 x95y75 SB_BIG plane 2
00  // 69 x95y75 SB_BIG plane 3
00  // 70 x95y75 SB_BIG plane 3
00  // 71 x95y75 SB_DRIVE plane 4,3
00  // 72 x95y75 SB_BIG plane 4
00  // 73 x95y75 SB_BIG plane 4
00  // 74 x95y75 SB_BIG plane 5
00  // 75 x95y75 SB_BIG plane 5
00  // 76 x95y75 SB_DRIVE plane 6,5
00  // 77 x95y75 SB_BIG plane 6
00  // 78 x95y75 SB_BIG plane 6
00  // 79 x95y75 SB_BIG plane 7
00  // 80 x95y75 SB_BIG plane 7
20  // 81 x95y75 SB_DRIVE plane 8,7
87 // -- CRC low byte
AB // -- CRC high byte


// Config Latches on x99y75
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F32F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
26 // y_sel: 75
F8 // -- CRC low byte
3D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F337
52 // Length: 82
0A // -- CRC low byte
49 // -- CRC high byte
00  //  0 x99y75 CPE[0]
00  //  1 x99y75 CPE[1]
00  //  2 x99y75 CPE[2]
00  //  3 x99y75 CPE[3]
00  //  4 x99y75 CPE[4]
00  //  5 x99y75 CPE[5]
00  //  6 x99y75 CPE[6]
00  //  7 x99y75 CPE[7]
00  //  8 x99y75 CPE[8]
00  //  9 x99y75 CPE[9]
00  // 10 x99y76 CPE[0]
00  // 11 x99y76 CPE[1]
00  // 12 x99y76 CPE[2]
00  // 13 x99y76 CPE[3]
00  // 14 x99y76 CPE[4]
00  // 15 x99y76 CPE[5]
00  // 16 x99y76 CPE[6]
00  // 17 x99y76 CPE[7]
00  // 18 x99y76 CPE[8]
00  // 19 x99y76 CPE[9]
00  // 20 x100y75 CPE[0]
00  // 21 x100y75 CPE[1]
00  // 22 x100y75 CPE[2]
00  // 23 x100y75 CPE[3]
00  // 24 x100y75 CPE[4]
00  // 25 x100y75 CPE[5]
00  // 26 x100y75 CPE[6]
00  // 27 x100y75 CPE[7]
00  // 28 x100y75 CPE[8]
00  // 29 x100y75 CPE[9]
00  // 30 x100y76 CPE[0]
00  // 31 x100y76 CPE[1]
00  // 32 x100y76 CPE[2]
00  // 33 x100y76 CPE[3]
00  // 34 x100y76 CPE[4]
00  // 35 x100y76 CPE[5]
00  // 36 x100y76 CPE[6]
00  // 37 x100y76 CPE[7]
00  // 38 x100y76 CPE[8]
00  // 39 x100y76 CPE[9]
00  // 40 x99y75 INMUX plane 2,1
00  // 41 x99y75 INMUX plane 4,3
00  // 42 x99y75 INMUX plane 6,5
00  // 43 x99y75 INMUX plane 8,7
00  // 44 x99y75 INMUX plane 10,9
00  // 45 x99y75 INMUX plane 12,11
00  // 46 x99y76 INMUX plane 2,1
00  // 47 x99y76 INMUX plane 4,3
00  // 48 x99y76 INMUX plane 6,5
00  // 49 x99y76 INMUX plane 8,7
00  // 50 x99y76 INMUX plane 10,9
00  // 51 x99y76 INMUX plane 12,11
00  // 52 x100y75 INMUX plane 2,1
00  // 53 x100y75 INMUX plane 4,3
00  // 54 x100y75 INMUX plane 6,5
00  // 55 x100y75 INMUX plane 8,7
00  // 56 x100y75 INMUX plane 10,9
00  // 57 x100y75 INMUX plane 12,11
00  // 58 x100y76 INMUX plane 2,1
00  // 59 x100y76 INMUX plane 4,3
00  // 60 x100y76 INMUX plane 6,5
00  // 61 x100y76 INMUX plane 8,7
00  // 62 x100y76 INMUX plane 10,9
00  // 63 x100y76 INMUX plane 12,11
00  // 64 x99y75 SB_BIG plane 1
00  // 65 x99y75 SB_BIG plane 1
00  // 66 x99y75 SB_DRIVE plane 2,1
00  // 67 x99y75 SB_BIG plane 2
00  // 68 x99y75 SB_BIG plane 2
00  // 69 x99y75 SB_BIG plane 3
00  // 70 x99y75 SB_BIG plane 3
00  // 71 x99y75 SB_DRIVE plane 4,3
00  // 72 x99y75 SB_BIG plane 4
00  // 73 x99y75 SB_BIG plane 4
00  // 74 x99y75 SB_BIG plane 5
00  // 75 x99y75 SB_BIG plane 5
00  // 76 x99y75 SB_DRIVE plane 6,5
00  // 77 x99y75 SB_BIG plane 6
00  // 78 x99y75 SB_BIG plane 6
00  // 79 x99y75 SB_BIG plane 7
00  // 80 x99y75 SB_BIG plane 7
20  // 81 x99y75 SB_DRIVE plane 8,7
87 // -- CRC low byte
AB // -- CRC high byte


// Config Latches on x161y75
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F38F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
26 // y_sel: 75
C5 // -- CRC low byte
72 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F397
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y75
00  // 14 right_edge_EN1 at x163y75
00  // 15 right_edge_EN2 at x163y75
00  // 16 right_edge_EN0 at x163y76
00  // 17 right_edge_EN1 at x163y76
00  // 18 right_edge_EN2 at x163y76
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y76 SB_BIG plane 1
12  // 65 x162y76 SB_BIG plane 1
00  // 66 x162y76 SB_DRIVE plane 2,1
48  // 67 x162y76 SB_BIG plane 2
12  // 68 x162y76 SB_BIG plane 2
48  // 69 x162y76 SB_BIG plane 3
12  // 70 x162y76 SB_BIG plane 3
00  // 71 x162y76 SB_DRIVE plane 4,3
48  // 72 x162y76 SB_BIG plane 4
12  // 73 x162y76 SB_BIG plane 4
48  // 74 x162y76 SB_BIG plane 5
12  // 75 x162y76 SB_BIG plane 5
00  // 76 x162y76 SB_DRIVE plane 6,5
48  // 77 x162y76 SB_BIG plane 6
12  // 78 x162y76 SB_BIG plane 6
48  // 79 x162y76 SB_BIG plane 7
12  // 80 x162y76 SB_BIG plane 7
00  // 81 x162y76 SB_DRIVE plane 8,7
48  // 82 x162y76 SB_BIG plane 8
12  // 83 x162y76 SB_BIG plane 8
48  // 84 x162y76 SB_BIG plane 9
12  // 85 x162y76 SB_BIG plane 9
00  // 86 x162y76 SB_DRIVE plane 10,9
48  // 87 x162y76 SB_BIG plane 10
12  // 88 x162y76 SB_BIG plane 10
48  // 89 x162y76 SB_BIG plane 11
12  // 90 x162y76 SB_BIG plane 11
00  // 91 x162y76 SB_DRIVE plane 12,11
48  // 92 x162y76 SB_BIG plane 12
12  // 93 x162y76 SB_BIG plane 12
A8  // 94 x161y75 SB_SML plane 1
82  // 95 x161y75 SB_SML plane 2,1
2A  // 96 x161y75 SB_SML plane 2
A8  // 97 x161y75 SB_SML plane 3
82  // 98 x161y75 SB_SML plane 4,3
2A  // 99 x161y75 SB_SML plane 4
A8  // 100 x161y75 SB_SML plane 5
82  // 101 x161y75 SB_SML plane 6,5
2A  // 102 x161y75 SB_SML plane 6
A8  // 103 x161y75 SB_SML plane 7
82  // 104 x161y75 SB_SML plane 8,7
2A  // 105 x161y75 SB_SML plane 8
A8  // 106 x161y75 SB_SML plane 9
82  // 107 x161y75 SB_SML plane 10,9
2A  // 108 x161y75 SB_SML plane 10
A8  // 109 x161y75 SB_SML plane 11
82  // 110 x161y75 SB_SML plane 12,11
2A  // 111 x161y75 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y77
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F40D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
27 // y_sel: 77
63 // -- CRC low byte
A9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F415
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y77
00  // 14 left_edge_EN1 at x-2y77
00  // 15 left_edge_EN2 at x-2y77
00  // 16 left_edge_EN0 at x-2y78
00  // 17 left_edge_EN1 at x-2y78
00  // 18 left_edge_EN2 at x-2y78
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y78 SB_BIG plane 1
12  // 65 x0y78 SB_BIG plane 1
00  // 66 x0y78 SB_DRIVE plane 2,1
48  // 67 x0y78 SB_BIG plane 2
12  // 68 x0y78 SB_BIG plane 2
48  // 69 x0y78 SB_BIG plane 3
12  // 70 x0y78 SB_BIG plane 3
00  // 71 x0y78 SB_DRIVE plane 4,3
48  // 72 x0y78 SB_BIG plane 4
12  // 73 x0y78 SB_BIG plane 4
48  // 74 x0y78 SB_BIG plane 5
12  // 75 x0y78 SB_BIG plane 5
00  // 76 x0y78 SB_DRIVE plane 6,5
48  // 77 x0y78 SB_BIG plane 6
12  // 78 x0y78 SB_BIG plane 6
48  // 79 x0y78 SB_BIG plane 7
12  // 80 x0y78 SB_BIG plane 7
00  // 81 x0y78 SB_DRIVE plane 8,7
48  // 82 x0y78 SB_BIG plane 8
12  // 83 x0y78 SB_BIG plane 8
48  // 84 x0y78 SB_BIG plane 9
12  // 85 x0y78 SB_BIG plane 9
00  // 86 x0y78 SB_DRIVE plane 10,9
48  // 87 x0y78 SB_BIG plane 10
12  // 88 x0y78 SB_BIG plane 10
48  // 89 x0y78 SB_BIG plane 11
12  // 90 x0y78 SB_BIG plane 11
00  // 91 x0y78 SB_DRIVE plane 12,11
48  // 92 x0y78 SB_BIG plane 12
12  // 93 x0y78 SB_BIG plane 12
A8  // 94 x-1y77 SB_SML plane 1
82  // 95 x-1y77 SB_SML plane 2,1
2A  // 96 x-1y77 SB_SML plane 2
A8  // 97 x-1y77 SB_SML plane 3
82  // 98 x-1y77 SB_SML plane 4,3
2A  // 99 x-1y77 SB_SML plane 4
A8  // 100 x-1y77 SB_SML plane 5
82  // 101 x-1y77 SB_SML plane 6,5
2A  // 102 x-1y77 SB_SML plane 6
A8  // 103 x-1y77 SB_SML plane 7
82  // 104 x-1y77 SB_SML plane 8,7
2A  // 105 x-1y77 SB_SML plane 8
A8  // 106 x-1y77 SB_SML plane 9
82  // 107 x-1y77 SB_SML plane 10,9
2A  // 108 x-1y77 SB_SML plane 10
A8  // 109 x-1y77 SB_SML plane 11
82  // 110 x-1y77 SB_SML plane 12,11
2A  // 111 x-1y77 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y77
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F48B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
27 // y_sel: 77
4C // -- CRC low byte
63 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F493
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y77
00  // 14 right_edge_EN1 at x163y77
00  // 15 right_edge_EN2 at x163y77
00  // 16 right_edge_EN0 at x163y78
00  // 17 right_edge_EN1 at x163y78
00  // 18 right_edge_EN2 at x163y78
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y77 SB_BIG plane 1
12  // 65 x161y77 SB_BIG plane 1
00  // 66 x161y77 SB_DRIVE plane 2,1
48  // 67 x161y77 SB_BIG plane 2
12  // 68 x161y77 SB_BIG plane 2
48  // 69 x161y77 SB_BIG plane 3
12  // 70 x161y77 SB_BIG plane 3
00  // 71 x161y77 SB_DRIVE plane 4,3
48  // 72 x161y77 SB_BIG plane 4
12  // 73 x161y77 SB_BIG plane 4
48  // 74 x161y77 SB_BIG plane 5
12  // 75 x161y77 SB_BIG plane 5
00  // 76 x161y77 SB_DRIVE plane 6,5
48  // 77 x161y77 SB_BIG plane 6
12  // 78 x161y77 SB_BIG plane 6
48  // 79 x161y77 SB_BIG plane 7
12  // 80 x161y77 SB_BIG plane 7
00  // 81 x161y77 SB_DRIVE plane 8,7
48  // 82 x161y77 SB_BIG plane 8
12  // 83 x161y77 SB_BIG plane 8
48  // 84 x161y77 SB_BIG plane 9
12  // 85 x161y77 SB_BIG plane 9
00  // 86 x161y77 SB_DRIVE plane 10,9
48  // 87 x161y77 SB_BIG plane 10
12  // 88 x161y77 SB_BIG plane 10
48  // 89 x161y77 SB_BIG plane 11
12  // 90 x161y77 SB_BIG plane 11
00  // 91 x161y77 SB_DRIVE plane 12,11
48  // 92 x161y77 SB_BIG plane 12
12  // 93 x161y77 SB_BIG plane 12
A8  // 94 x162y78 SB_SML plane 1
82  // 95 x162y78 SB_SML plane 2,1
2A  // 96 x162y78 SB_SML plane 2
A8  // 97 x162y78 SB_SML plane 3
82  // 98 x162y78 SB_SML plane 4,3
2A  // 99 x162y78 SB_SML plane 4
A8  // 100 x162y78 SB_SML plane 5
82  // 101 x162y78 SB_SML plane 6,5
2A  // 102 x162y78 SB_SML plane 6
A8  // 103 x162y78 SB_SML plane 7
82  // 104 x162y78 SB_SML plane 8,7
2A  // 105 x162y78 SB_SML plane 8
A8  // 106 x162y78 SB_SML plane 9
82  // 107 x162y78 SB_SML plane 10,9
2A  // 108 x162y78 SB_SML plane 10
A8  // 109 x162y78 SB_SML plane 11
82  // 110 x162y78 SB_SML plane 12,11
2A  // 111 x162y78 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y79
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F509     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
28 // y_sel: 79
94 // -- CRC low byte
51 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F511
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y79
00  // 14 left_edge_EN1 at x-2y79
00  // 15 left_edge_EN2 at x-2y79
00  // 16 left_edge_EN0 at x-2y80
00  // 17 left_edge_EN1 at x-2y80
00  // 18 left_edge_EN2 at x-2y80
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y79 SB_BIG plane 1
12  // 65 x-1y79 SB_BIG plane 1
00  // 66 x-1y79 SB_DRIVE plane 2,1
48  // 67 x-1y79 SB_BIG plane 2
12  // 68 x-1y79 SB_BIG plane 2
48  // 69 x-1y79 SB_BIG plane 3
12  // 70 x-1y79 SB_BIG plane 3
80  // 71 x-1y79 SB_DRIVE plane 4,3
48  // 72 x-1y79 SB_BIG plane 4
72  // 73 x-1y79 SB_BIG plane 4
48  // 74 x-1y79 SB_BIG plane 5
12  // 75 x-1y79 SB_BIG plane 5
80  // 76 x-1y79 SB_DRIVE plane 6,5
48  // 77 x-1y79 SB_BIG plane 6
72  // 78 x-1y79 SB_BIG plane 6
48  // 79 x-1y79 SB_BIG plane 7
12  // 80 x-1y79 SB_BIG plane 7
00  // 81 x-1y79 SB_DRIVE plane 8,7
48  // 82 x-1y79 SB_BIG plane 8
12  // 83 x-1y79 SB_BIG plane 8
48  // 84 x-1y79 SB_BIG plane 9
12  // 85 x-1y79 SB_BIG plane 9
00  // 86 x-1y79 SB_DRIVE plane 10,9
48  // 87 x-1y79 SB_BIG plane 10
12  // 88 x-1y79 SB_BIG plane 10
48  // 89 x-1y79 SB_BIG plane 11
72  // 90 x-1y79 SB_BIG plane 11
08  // 91 x-1y79 SB_DRIVE plane 12,11
48  // 92 x-1y79 SB_BIG plane 12
12  // 93 x-1y79 SB_BIG plane 12
A8  // 94 x0y80 SB_SML plane 1
82  // 95 x0y80 SB_SML plane 2,1
2A  // 96 x0y80 SB_SML plane 2
A8  // 97 x0y80 SB_SML plane 3
82  // 98 x0y80 SB_SML plane 4,3
2A  // 99 x0y80 SB_SML plane 4
A8  // 100 x0y80 SB_SML plane 5
82  // 101 x0y80 SB_SML plane 6,5
2A  // 102 x0y80 SB_SML plane 6
A8  // 103 x0y80 SB_SML plane 7
82  // 104 x0y80 SB_SML plane 8,7
2A  // 105 x0y80 SB_SML plane 8
A8  // 106 x0y80 SB_SML plane 9
82  // 107 x0y80 SB_SML plane 10,9
2A  // 108 x0y80 SB_SML plane 10
A8  // 109 x0y80 SB_SML plane 11
82  // 110 x0y80 SB_SML plane 12,11
2A  // 111 x0y80 SB_SML plane 12
29 // -- CRC low byte
E1 // -- CRC high byte


// Config Latches on x95y79
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F587     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
28 // y_sel: 79
36 // -- CRC low byte
E7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F58F
54 // Length: 84
3C // -- CRC low byte
2C // -- CRC high byte
00  //  0 x95y79 CPE[0]
00  //  1 x95y79 CPE[1]
00  //  2 x95y79 CPE[2]
00  //  3 x95y79 CPE[3]
00  //  4 x95y79 CPE[4]
00  //  5 x95y79 CPE[5]
00  //  6 x95y79 CPE[6]
00  //  7 x95y79 CPE[7]
00  //  8 x95y79 CPE[8]
00  //  9 x95y79 CPE[9]
00  // 10 x95y80 CPE[0]
00  // 11 x95y80 CPE[1]
00  // 12 x95y80 CPE[2]
00  // 13 x95y80 CPE[3]
00  // 14 x95y80 CPE[4]
00  // 15 x95y80 CPE[5]
00  // 16 x95y80 CPE[6]
00  // 17 x95y80 CPE[7]
00  // 18 x95y80 CPE[8]
00  // 19 x95y80 CPE[9]
00  // 20 x96y79 CPE[0]
00  // 21 x96y79 CPE[1]
00  // 22 x96y79 CPE[2]
00  // 23 x96y79 CPE[3]
00  // 24 x96y79 CPE[4]
00  // 25 x96y79 CPE[5]
00  // 26 x96y79 CPE[6]
00  // 27 x96y79 CPE[7]
00  // 28 x96y79 CPE[8]
00  // 29 x96y79 CPE[9]
00  // 30 x96y80 CPE[0]
00  // 31 x96y80 CPE[1]
00  // 32 x96y80 CPE[2]
00  // 33 x96y80 CPE[3]
00  // 34 x96y80 CPE[4]
00  // 35 x96y80 CPE[5]
00  // 36 x96y80 CPE[6]
00  // 37 x96y80 CPE[7]
00  // 38 x96y80 CPE[8]
00  // 39 x96y80 CPE[9]
00  // 40 x95y79 INMUX plane 2,1
00  // 41 x95y79 INMUX plane 4,3
00  // 42 x95y79 INMUX plane 6,5
00  // 43 x95y79 INMUX plane 8,7
00  // 44 x95y79 INMUX plane 10,9
00  // 45 x95y79 INMUX plane 12,11
00  // 46 x95y80 INMUX plane 2,1
00  // 47 x95y80 INMUX plane 4,3
00  // 48 x95y80 INMUX plane 6,5
00  // 49 x95y80 INMUX plane 8,7
00  // 50 x95y80 INMUX plane 10,9
00  // 51 x95y80 INMUX plane 12,11
00  // 52 x96y79 INMUX plane 2,1
00  // 53 x96y79 INMUX plane 4,3
00  // 54 x96y79 INMUX plane 6,5
00  // 55 x96y79 INMUX plane 8,7
00  // 56 x96y79 INMUX plane 10,9
00  // 57 x96y79 INMUX plane 12,11
00  // 58 x96y80 INMUX plane 2,1
00  // 59 x96y80 INMUX plane 4,3
00  // 60 x96y80 INMUX plane 6,5
00  // 61 x96y80 INMUX plane 8,7
00  // 62 x96y80 INMUX plane 10,9
00  // 63 x96y80 INMUX plane 12,11
00  // 64 x95y79 SB_BIG plane 1
00  // 65 x95y79 SB_BIG plane 1
00  // 66 x95y79 SB_DRIVE plane 2,1
00  // 67 x95y79 SB_BIG plane 2
00  // 68 x95y79 SB_BIG plane 2
00  // 69 x95y79 SB_BIG plane 3
00  // 70 x95y79 SB_BIG plane 3
00  // 71 x95y79 SB_DRIVE plane 4,3
00  // 72 x95y79 SB_BIG plane 4
00  // 73 x95y79 SB_BIG plane 4
00  // 74 x95y79 SB_BIG plane 5
00  // 75 x95y79 SB_BIG plane 5
00  // 76 x95y79 SB_DRIVE plane 6,5
00  // 77 x95y79 SB_BIG plane 6
00  // 78 x95y79 SB_BIG plane 6
00  // 79 x95y79 SB_BIG plane 7
00  // 80 x95y79 SB_BIG plane 7
00  // 81 x95y79 SB_DRIVE plane 8,7
00  // 82 x95y79 SB_BIG plane 8
70  // 83 x95y79 SB_BIG plane 8
E6 // -- CRC low byte
A5 // -- CRC high byte


// Config Latches on x99y79
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F5E9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
28 // y_sel: 79
86 // -- CRC low byte
D4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F5F1
54 // Length: 84
3C // -- CRC low byte
2C // -- CRC high byte
00  //  0 x99y79 CPE[0]
00  //  1 x99y79 CPE[1]
00  //  2 x99y79 CPE[2]
00  //  3 x99y79 CPE[3]
00  //  4 x99y79 CPE[4]
00  //  5 x99y79 CPE[5]
00  //  6 x99y79 CPE[6]
00  //  7 x99y79 CPE[7]
00  //  8 x99y79 CPE[8]
00  //  9 x99y79 CPE[9]
00  // 10 x99y80 CPE[0]
00  // 11 x99y80 CPE[1]
00  // 12 x99y80 CPE[2]
00  // 13 x99y80 CPE[3]
00  // 14 x99y80 CPE[4]
00  // 15 x99y80 CPE[5]
00  // 16 x99y80 CPE[6]
00  // 17 x99y80 CPE[7]
00  // 18 x99y80 CPE[8]
00  // 19 x99y80 CPE[9]
00  // 20 x100y79 CPE[0]
00  // 21 x100y79 CPE[1]
00  // 22 x100y79 CPE[2]
00  // 23 x100y79 CPE[3]
00  // 24 x100y79 CPE[4]
00  // 25 x100y79 CPE[5]
00  // 26 x100y79 CPE[6]
00  // 27 x100y79 CPE[7]
00  // 28 x100y79 CPE[8]
00  // 29 x100y79 CPE[9]
00  // 30 x100y80 CPE[0]
00  // 31 x100y80 CPE[1]
00  // 32 x100y80 CPE[2]
00  // 33 x100y80 CPE[3]
00  // 34 x100y80 CPE[4]
00  // 35 x100y80 CPE[5]
00  // 36 x100y80 CPE[6]
00  // 37 x100y80 CPE[7]
00  // 38 x100y80 CPE[8]
00  // 39 x100y80 CPE[9]
00  // 40 x99y79 INMUX plane 2,1
00  // 41 x99y79 INMUX plane 4,3
00  // 42 x99y79 INMUX plane 6,5
00  // 43 x99y79 INMUX plane 8,7
00  // 44 x99y79 INMUX plane 10,9
00  // 45 x99y79 INMUX plane 12,11
00  // 46 x99y80 INMUX plane 2,1
00  // 47 x99y80 INMUX plane 4,3
00  // 48 x99y80 INMUX plane 6,5
00  // 49 x99y80 INMUX plane 8,7
00  // 50 x99y80 INMUX plane 10,9
00  // 51 x99y80 INMUX plane 12,11
00  // 52 x100y79 INMUX plane 2,1
00  // 53 x100y79 INMUX plane 4,3
00  // 54 x100y79 INMUX plane 6,5
00  // 55 x100y79 INMUX plane 8,7
00  // 56 x100y79 INMUX plane 10,9
00  // 57 x100y79 INMUX plane 12,11
00  // 58 x100y80 INMUX plane 2,1
00  // 59 x100y80 INMUX plane 4,3
00  // 60 x100y80 INMUX plane 6,5
00  // 61 x100y80 INMUX plane 8,7
00  // 62 x100y80 INMUX plane 10,9
00  // 63 x100y80 INMUX plane 12,11
00  // 64 x99y79 SB_BIG plane 1
00  // 65 x99y79 SB_BIG plane 1
00  // 66 x99y79 SB_DRIVE plane 2,1
00  // 67 x99y79 SB_BIG plane 2
00  // 68 x99y79 SB_BIG plane 2
00  // 69 x99y79 SB_BIG plane 3
00  // 70 x99y79 SB_BIG plane 3
00  // 71 x99y79 SB_DRIVE plane 4,3
00  // 72 x99y79 SB_BIG plane 4
00  // 73 x99y79 SB_BIG plane 4
00  // 74 x99y79 SB_BIG plane 5
00  // 75 x99y79 SB_BIG plane 5
00  // 76 x99y79 SB_DRIVE plane 6,5
00  // 77 x99y79 SB_BIG plane 6
00  // 78 x99y79 SB_BIG plane 6
00  // 79 x99y79 SB_BIG plane 7
00  // 80 x99y79 SB_BIG plane 7
00  // 81 x99y79 SB_DRIVE plane 8,7
00  // 82 x99y79 SB_BIG plane 8
70  // 83 x99y79 SB_BIG plane 8
E6 // -- CRC low byte
A5 // -- CRC high byte


// Config Latches on x161y79
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F64B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
28 // y_sel: 79
BB // -- CRC low byte
9B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F653
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y79
00  // 14 right_edge_EN1 at x163y79
00  // 15 right_edge_EN2 at x163y79
00  // 16 right_edge_EN0 at x163y80
00  // 17 right_edge_EN1 at x163y80
00  // 18 right_edge_EN2 at x163y80
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y80 SB_BIG plane 1
12  // 65 x162y80 SB_BIG plane 1
00  // 66 x162y80 SB_DRIVE plane 2,1
48  // 67 x162y80 SB_BIG plane 2
12  // 68 x162y80 SB_BIG plane 2
48  // 69 x162y80 SB_BIG plane 3
12  // 70 x162y80 SB_BIG plane 3
00  // 71 x162y80 SB_DRIVE plane 4,3
48  // 72 x162y80 SB_BIG plane 4
12  // 73 x162y80 SB_BIG plane 4
48  // 74 x162y80 SB_BIG plane 5
12  // 75 x162y80 SB_BIG plane 5
00  // 76 x162y80 SB_DRIVE plane 6,5
48  // 77 x162y80 SB_BIG plane 6
12  // 78 x162y80 SB_BIG plane 6
48  // 79 x162y80 SB_BIG plane 7
12  // 80 x162y80 SB_BIG plane 7
00  // 81 x162y80 SB_DRIVE plane 8,7
48  // 82 x162y80 SB_BIG plane 8
12  // 83 x162y80 SB_BIG plane 8
48  // 84 x162y80 SB_BIG plane 9
12  // 85 x162y80 SB_BIG plane 9
00  // 86 x162y80 SB_DRIVE plane 10,9
48  // 87 x162y80 SB_BIG plane 10
12  // 88 x162y80 SB_BIG plane 10
48  // 89 x162y80 SB_BIG plane 11
12  // 90 x162y80 SB_BIG plane 11
00  // 91 x162y80 SB_DRIVE plane 12,11
48  // 92 x162y80 SB_BIG plane 12
12  // 93 x162y80 SB_BIG plane 12
A8  // 94 x161y79 SB_SML plane 1
82  // 95 x161y79 SB_SML plane 2,1
2A  // 96 x161y79 SB_SML plane 2
A8  // 97 x161y79 SB_SML plane 3
82  // 98 x161y79 SB_SML plane 4,3
2A  // 99 x161y79 SB_SML plane 4
A8  // 100 x161y79 SB_SML plane 5
82  // 101 x161y79 SB_SML plane 6,5
2A  // 102 x161y79 SB_SML plane 6
A8  // 103 x161y79 SB_SML plane 7
82  // 104 x161y79 SB_SML plane 8,7
2A  // 105 x161y79 SB_SML plane 8
A8  // 106 x161y79 SB_SML plane 9
82  // 107 x161y79 SB_SML plane 10,9
2A  // 108 x161y79 SB_SML plane 10
A8  // 109 x161y79 SB_SML plane 11
82  // 110 x161y79 SB_SML plane 12,11
2A  // 111 x161y79 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y81
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F6C9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
29 // y_sel: 81
1D // -- CRC low byte
40 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F6D1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y81
00  // 14 left_edge_EN1 at x-2y81
00  // 15 left_edge_EN2 at x-2y81
00  // 16 left_edge_EN0 at x-2y82
00  // 17 left_edge_EN1 at x-2y82
00  // 18 left_edge_EN2 at x-2y82
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y82 SB_BIG plane 1
12  // 65 x0y82 SB_BIG plane 1
00  // 66 x0y82 SB_DRIVE plane 2,1
48  // 67 x0y82 SB_BIG plane 2
12  // 68 x0y82 SB_BIG plane 2
48  // 69 x0y82 SB_BIG plane 3
12  // 70 x0y82 SB_BIG plane 3
00  // 71 x0y82 SB_DRIVE plane 4,3
48  // 72 x0y82 SB_BIG plane 4
12  // 73 x0y82 SB_BIG plane 4
48  // 74 x0y82 SB_BIG plane 5
12  // 75 x0y82 SB_BIG plane 5
00  // 76 x0y82 SB_DRIVE plane 6,5
48  // 77 x0y82 SB_BIG plane 6
12  // 78 x0y82 SB_BIG plane 6
48  // 79 x0y82 SB_BIG plane 7
12  // 80 x0y82 SB_BIG plane 7
00  // 81 x0y82 SB_DRIVE plane 8,7
48  // 82 x0y82 SB_BIG plane 8
12  // 83 x0y82 SB_BIG plane 8
48  // 84 x0y82 SB_BIG plane 9
12  // 85 x0y82 SB_BIG plane 9
00  // 86 x0y82 SB_DRIVE plane 10,9
48  // 87 x0y82 SB_BIG plane 10
12  // 88 x0y82 SB_BIG plane 10
48  // 89 x0y82 SB_BIG plane 11
12  // 90 x0y82 SB_BIG plane 11
00  // 91 x0y82 SB_DRIVE plane 12,11
48  // 92 x0y82 SB_BIG plane 12
12  // 93 x0y82 SB_BIG plane 12
A8  // 94 x-1y81 SB_SML plane 1
82  // 95 x-1y81 SB_SML plane 2,1
2A  // 96 x-1y81 SB_SML plane 2
A8  // 97 x-1y81 SB_SML plane 3
82  // 98 x-1y81 SB_SML plane 4,3
2A  // 99 x-1y81 SB_SML plane 4
A8  // 100 x-1y81 SB_SML plane 5
82  // 101 x-1y81 SB_SML plane 6,5
2A  // 102 x-1y81 SB_SML plane 6
A8  // 103 x-1y81 SB_SML plane 7
82  // 104 x-1y81 SB_SML plane 8,7
2A  // 105 x-1y81 SB_SML plane 8
A8  // 106 x-1y81 SB_SML plane 9
82  // 107 x-1y81 SB_SML plane 10,9
2A  // 108 x-1y81 SB_SML plane 10
A8  // 109 x-1y81 SB_SML plane 11
82  // 110 x-1y81 SB_SML plane 12,11
2A  // 111 x-1y81 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y81
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F747     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
29 // y_sel: 81
32 // -- CRC low byte
8A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F74F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y81
00  // 14 right_edge_EN1 at x163y81
00  // 15 right_edge_EN2 at x163y81
00  // 16 right_edge_EN0 at x163y82
00  // 17 right_edge_EN1 at x163y82
00  // 18 right_edge_EN2 at x163y82
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y81 SB_BIG plane 1
12  // 65 x161y81 SB_BIG plane 1
00  // 66 x161y81 SB_DRIVE plane 2,1
48  // 67 x161y81 SB_BIG plane 2
12  // 68 x161y81 SB_BIG plane 2
48  // 69 x161y81 SB_BIG plane 3
12  // 70 x161y81 SB_BIG plane 3
00  // 71 x161y81 SB_DRIVE plane 4,3
48  // 72 x161y81 SB_BIG plane 4
12  // 73 x161y81 SB_BIG plane 4
48  // 74 x161y81 SB_BIG plane 5
12  // 75 x161y81 SB_BIG plane 5
00  // 76 x161y81 SB_DRIVE plane 6,5
48  // 77 x161y81 SB_BIG plane 6
12  // 78 x161y81 SB_BIG plane 6
48  // 79 x161y81 SB_BIG plane 7
12  // 80 x161y81 SB_BIG plane 7
00  // 81 x161y81 SB_DRIVE plane 8,7
48  // 82 x161y81 SB_BIG plane 8
12  // 83 x161y81 SB_BIG plane 8
48  // 84 x161y81 SB_BIG plane 9
12  // 85 x161y81 SB_BIG plane 9
00  // 86 x161y81 SB_DRIVE plane 10,9
48  // 87 x161y81 SB_BIG plane 10
12  // 88 x161y81 SB_BIG plane 10
48  // 89 x161y81 SB_BIG plane 11
12  // 90 x161y81 SB_BIG plane 11
00  // 91 x161y81 SB_DRIVE plane 12,11
48  // 92 x161y81 SB_BIG plane 12
12  // 93 x161y81 SB_BIG plane 12
A8  // 94 x162y82 SB_SML plane 1
82  // 95 x162y82 SB_SML plane 2,1
2A  // 96 x162y82 SB_SML plane 2
A8  // 97 x162y82 SB_SML plane 3
82  // 98 x162y82 SB_SML plane 4,3
2A  // 99 x162y82 SB_SML plane 4
A8  // 100 x162y82 SB_SML plane 5
82  // 101 x162y82 SB_SML plane 6,5
2A  // 102 x162y82 SB_SML plane 6
A8  // 103 x162y82 SB_SML plane 7
82  // 104 x162y82 SB_SML plane 8,7
2A  // 105 x162y82 SB_SML plane 8
A8  // 106 x162y82 SB_SML plane 9
82  // 107 x162y82 SB_SML plane 10,9
2A  // 108 x162y82 SB_SML plane 10
A8  // 109 x162y82 SB_SML plane 11
82  // 110 x162y82 SB_SML plane 12,11
2A  // 111 x162y82 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y83
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F7C5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
2A // y_sel: 83
86 // -- CRC low byte
72 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F7CD
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y83
00  // 14 left_edge_EN1 at x-2y83
00  // 15 left_edge_EN2 at x-2y83
00  // 16 left_edge_EN0 at x-2y84
00  // 17 left_edge_EN1 at x-2y84
00  // 18 left_edge_EN2 at x-2y84
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y83 SB_BIG plane 1
12  // 65 x-1y83 SB_BIG plane 1
00  // 66 x-1y83 SB_DRIVE plane 2,1
48  // 67 x-1y83 SB_BIG plane 2
12  // 68 x-1y83 SB_BIG plane 2
48  // 69 x-1y83 SB_BIG plane 3
12  // 70 x-1y83 SB_BIG plane 3
00  // 71 x-1y83 SB_DRIVE plane 4,3
48  // 72 x-1y83 SB_BIG plane 4
12  // 73 x-1y83 SB_BIG plane 4
48  // 74 x-1y83 SB_BIG plane 5
12  // 75 x-1y83 SB_BIG plane 5
00  // 76 x-1y83 SB_DRIVE plane 6,5
48  // 77 x-1y83 SB_BIG plane 6
12  // 78 x-1y83 SB_BIG plane 6
48  // 79 x-1y83 SB_BIG plane 7
12  // 80 x-1y83 SB_BIG plane 7
00  // 81 x-1y83 SB_DRIVE plane 8,7
48  // 82 x-1y83 SB_BIG plane 8
12  // 83 x-1y83 SB_BIG plane 8
48  // 84 x-1y83 SB_BIG plane 9
12  // 85 x-1y83 SB_BIG plane 9
00  // 86 x-1y83 SB_DRIVE plane 10,9
48  // 87 x-1y83 SB_BIG plane 10
12  // 88 x-1y83 SB_BIG plane 10
48  // 89 x-1y83 SB_BIG plane 11
12  // 90 x-1y83 SB_BIG plane 11
00  // 91 x-1y83 SB_DRIVE plane 12,11
48  // 92 x-1y83 SB_BIG plane 12
12  // 93 x-1y83 SB_BIG plane 12
A8  // 94 x0y84 SB_SML plane 1
82  // 95 x0y84 SB_SML plane 2,1
2A  // 96 x0y84 SB_SML plane 2
A8  // 97 x0y84 SB_SML plane 3
82  // 98 x0y84 SB_SML plane 4,3
2A  // 99 x0y84 SB_SML plane 4
A8  // 100 x0y84 SB_SML plane 5
82  // 101 x0y84 SB_SML plane 6,5
2A  // 102 x0y84 SB_SML plane 6
A8  // 103 x0y84 SB_SML plane 7
82  // 104 x0y84 SB_SML plane 8,7
2A  // 105 x0y84 SB_SML plane 8
A8  // 106 x0y84 SB_SML plane 9
82  // 107 x0y84 SB_SML plane 10,9
2A  // 108 x0y84 SB_SML plane 10
A8  // 109 x0y84 SB_SML plane 11
82  // 110 x0y84 SB_SML plane 12,11
2A  // 111 x0y84 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x99y83
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F843     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
2A // y_sel: 83
94 // -- CRC low byte
F7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F84B
54 // Length: 84
3C // -- CRC low byte
2C // -- CRC high byte
00  //  0 x99y83 CPE[0]
00  //  1 x99y83 CPE[1]
00  //  2 x99y83 CPE[2]
00  //  3 x99y83 CPE[3]
00  //  4 x99y83 CPE[4]
00  //  5 x99y83 CPE[5]
00  //  6 x99y83 CPE[6]
00  //  7 x99y83 CPE[7]
00  //  8 x99y83 CPE[8]
00  //  9 x99y83 CPE[9]
00  // 10 x99y84 CPE[0]
00  // 11 x99y84 CPE[1]
00  // 12 x99y84 CPE[2]
00  // 13 x99y84 CPE[3]
00  // 14 x99y84 CPE[4]
00  // 15 x99y84 CPE[5]
00  // 16 x99y84 CPE[6]
00  // 17 x99y84 CPE[7]
00  // 18 x99y84 CPE[8]
00  // 19 x99y84 CPE[9]
00  // 20 x100y83 CPE[0]
00  // 21 x100y83 CPE[1]
00  // 22 x100y83 CPE[2]
00  // 23 x100y83 CPE[3]
00  // 24 x100y83 CPE[4]
00  // 25 x100y83 CPE[5]
00  // 26 x100y83 CPE[6]
00  // 27 x100y83 CPE[7]
00  // 28 x100y83 CPE[8]
00  // 29 x100y83 CPE[9]
00  // 30 x100y84 CPE[0]
00  // 31 x100y84 CPE[1]
00  // 32 x100y84 CPE[2]
00  // 33 x100y84 CPE[3]
00  // 34 x100y84 CPE[4]
00  // 35 x100y84 CPE[5]
00  // 36 x100y84 CPE[6]
00  // 37 x100y84 CPE[7]
00  // 38 x100y84 CPE[8]
00  // 39 x100y84 CPE[9]
00  // 40 x99y83 INMUX plane 2,1
00  // 41 x99y83 INMUX plane 4,3
00  // 42 x99y83 INMUX plane 6,5
00  // 43 x99y83 INMUX plane 8,7
00  // 44 x99y83 INMUX plane 10,9
00  // 45 x99y83 INMUX plane 12,11
00  // 46 x99y84 INMUX plane 2,1
00  // 47 x99y84 INMUX plane 4,3
00  // 48 x99y84 INMUX plane 6,5
00  // 49 x99y84 INMUX plane 8,7
00  // 50 x99y84 INMUX plane 10,9
00  // 51 x99y84 INMUX plane 12,11
00  // 52 x100y83 INMUX plane 2,1
00  // 53 x100y83 INMUX plane 4,3
00  // 54 x100y83 INMUX plane 6,5
00  // 55 x100y83 INMUX plane 8,7
00  // 56 x100y83 INMUX plane 10,9
00  // 57 x100y83 INMUX plane 12,11
00  // 58 x100y84 INMUX plane 2,1
00  // 59 x100y84 INMUX plane 4,3
00  // 60 x100y84 INMUX plane 6,5
00  // 61 x100y84 INMUX plane 8,7
00  // 62 x100y84 INMUX plane 10,9
00  // 63 x100y84 INMUX plane 12,11
00  // 64 x99y83 SB_BIG plane 1
00  // 65 x99y83 SB_BIG plane 1
00  // 66 x99y83 SB_DRIVE plane 2,1
00  // 67 x99y83 SB_BIG plane 2
00  // 68 x99y83 SB_BIG plane 2
00  // 69 x99y83 SB_BIG plane 3
00  // 70 x99y83 SB_BIG plane 3
00  // 71 x99y83 SB_DRIVE plane 4,3
00  // 72 x99y83 SB_BIG plane 4
00  // 73 x99y83 SB_BIG plane 4
00  // 74 x99y83 SB_BIG plane 5
00  // 75 x99y83 SB_BIG plane 5
00  // 76 x99y83 SB_DRIVE plane 6,5
00  // 77 x99y83 SB_BIG plane 6
00  // 78 x99y83 SB_BIG plane 6
00  // 79 x99y83 SB_BIG plane 7
00  // 80 x99y83 SB_BIG plane 7
80  // 81 x99y83 SB_DRIVE plane 8,7
00  // 82 x99y83 SB_BIG plane 8
60  // 83 x99y83 SB_BIG plane 8
8B // -- CRC low byte
B9 // -- CRC high byte


// Config Latches on x161y83
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F8A5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
2A // y_sel: 83
A9 // -- CRC low byte
B8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F8AD
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y83
00  // 14 right_edge_EN1 at x163y83
00  // 15 right_edge_EN2 at x163y83
00  // 16 right_edge_EN0 at x163y84
00  // 17 right_edge_EN1 at x163y84
00  // 18 right_edge_EN2 at x163y84
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y84 SB_BIG plane 1
12  // 65 x162y84 SB_BIG plane 1
00  // 66 x162y84 SB_DRIVE plane 2,1
48  // 67 x162y84 SB_BIG plane 2
12  // 68 x162y84 SB_BIG plane 2
48  // 69 x162y84 SB_BIG plane 3
12  // 70 x162y84 SB_BIG plane 3
00  // 71 x162y84 SB_DRIVE plane 4,3
48  // 72 x162y84 SB_BIG plane 4
12  // 73 x162y84 SB_BIG plane 4
48  // 74 x162y84 SB_BIG plane 5
12  // 75 x162y84 SB_BIG plane 5
00  // 76 x162y84 SB_DRIVE plane 6,5
48  // 77 x162y84 SB_BIG plane 6
12  // 78 x162y84 SB_BIG plane 6
48  // 79 x162y84 SB_BIG plane 7
12  // 80 x162y84 SB_BIG plane 7
00  // 81 x162y84 SB_DRIVE plane 8,7
48  // 82 x162y84 SB_BIG plane 8
12  // 83 x162y84 SB_BIG plane 8
48  // 84 x162y84 SB_BIG plane 9
12  // 85 x162y84 SB_BIG plane 9
00  // 86 x162y84 SB_DRIVE plane 10,9
48  // 87 x162y84 SB_BIG plane 10
12  // 88 x162y84 SB_BIG plane 10
48  // 89 x162y84 SB_BIG plane 11
12  // 90 x162y84 SB_BIG plane 11
00  // 91 x162y84 SB_DRIVE plane 12,11
48  // 92 x162y84 SB_BIG plane 12
12  // 93 x162y84 SB_BIG plane 12
A8  // 94 x161y83 SB_SML plane 1
82  // 95 x161y83 SB_SML plane 2,1
2A  // 96 x161y83 SB_SML plane 2
A8  // 97 x161y83 SB_SML plane 3
82  // 98 x161y83 SB_SML plane 4,3
2A  // 99 x161y83 SB_SML plane 4
A8  // 100 x161y83 SB_SML plane 5
82  // 101 x161y83 SB_SML plane 6,5
2A  // 102 x161y83 SB_SML plane 6
A8  // 103 x161y83 SB_SML plane 7
82  // 104 x161y83 SB_SML plane 8,7
2A  // 105 x161y83 SB_SML plane 8
A8  // 106 x161y83 SB_SML plane 9
82  // 107 x161y83 SB_SML plane 10,9
2A  // 108 x161y83 SB_SML plane 10
A8  // 109 x161y83 SB_SML plane 11
82  // 110 x161y83 SB_SML plane 12,11
2A  // 111 x161y83 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F923     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
2B // y_sel: 85
0F // -- CRC low byte
63 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F92B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y85
00  // 14 left_edge_EN1 at x-2y85
00  // 15 left_edge_EN2 at x-2y85
00  // 16 left_edge_EN0 at x-2y86
00  // 17 left_edge_EN1 at x-2y86
00  // 18 left_edge_EN2 at x-2y86
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y86 SB_BIG plane 1
12  // 65 x0y86 SB_BIG plane 1
00  // 66 x0y86 SB_DRIVE plane 2,1
48  // 67 x0y86 SB_BIG plane 2
12  // 68 x0y86 SB_BIG plane 2
48  // 69 x0y86 SB_BIG plane 3
12  // 70 x0y86 SB_BIG plane 3
00  // 71 x0y86 SB_DRIVE plane 4,3
48  // 72 x0y86 SB_BIG plane 4
12  // 73 x0y86 SB_BIG plane 4
48  // 74 x0y86 SB_BIG plane 5
12  // 75 x0y86 SB_BIG plane 5
00  // 76 x0y86 SB_DRIVE plane 6,5
48  // 77 x0y86 SB_BIG plane 6
12  // 78 x0y86 SB_BIG plane 6
48  // 79 x0y86 SB_BIG plane 7
12  // 80 x0y86 SB_BIG plane 7
00  // 81 x0y86 SB_DRIVE plane 8,7
48  // 82 x0y86 SB_BIG plane 8
12  // 83 x0y86 SB_BIG plane 8
48  // 84 x0y86 SB_BIG plane 9
12  // 85 x0y86 SB_BIG plane 9
00  // 86 x0y86 SB_DRIVE plane 10,9
48  // 87 x0y86 SB_BIG plane 10
12  // 88 x0y86 SB_BIG plane 10
48  // 89 x0y86 SB_BIG plane 11
12  // 90 x0y86 SB_BIG plane 11
00  // 91 x0y86 SB_DRIVE plane 12,11
48  // 92 x0y86 SB_BIG plane 12
12  // 93 x0y86 SB_BIG plane 12
A8  // 94 x-1y85 SB_SML plane 1
82  // 95 x-1y85 SB_SML plane 2,1
2A  // 96 x-1y85 SB_SML plane 2
A8  // 97 x-1y85 SB_SML plane 3
82  // 98 x-1y85 SB_SML plane 4,3
2A  // 99 x-1y85 SB_SML plane 4
A8  // 100 x-1y85 SB_SML plane 5
82  // 101 x-1y85 SB_SML plane 6,5
2A  // 102 x-1y85 SB_SML plane 6
A8  // 103 x-1y85 SB_SML plane 7
82  // 104 x-1y85 SB_SML plane 8,7
2A  // 105 x-1y85 SB_SML plane 8
A8  // 106 x-1y85 SB_SML plane 9
82  // 107 x-1y85 SB_SML plane 10,9
2A  // 108 x-1y85 SB_SML plane 10
A8  // 109 x-1y85 SB_SML plane 11
82  // 110 x-1y85 SB_SML plane 12,11
2A  // 111 x-1y85 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F9A1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
2B // y_sel: 85
20 // -- CRC low byte
A9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F9A9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y85
00  // 14 right_edge_EN1 at x163y85
00  // 15 right_edge_EN2 at x163y85
00  // 16 right_edge_EN0 at x163y86
00  // 17 right_edge_EN1 at x163y86
00  // 18 right_edge_EN2 at x163y86
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y85 SB_BIG plane 1
12  // 65 x161y85 SB_BIG plane 1
00  // 66 x161y85 SB_DRIVE plane 2,1
48  // 67 x161y85 SB_BIG plane 2
12  // 68 x161y85 SB_BIG plane 2
48  // 69 x161y85 SB_BIG plane 3
12  // 70 x161y85 SB_BIG plane 3
00  // 71 x161y85 SB_DRIVE plane 4,3
48  // 72 x161y85 SB_BIG plane 4
12  // 73 x161y85 SB_BIG plane 4
48  // 74 x161y85 SB_BIG plane 5
12  // 75 x161y85 SB_BIG plane 5
00  // 76 x161y85 SB_DRIVE plane 6,5
48  // 77 x161y85 SB_BIG plane 6
12  // 78 x161y85 SB_BIG plane 6
48  // 79 x161y85 SB_BIG plane 7
12  // 80 x161y85 SB_BIG plane 7
00  // 81 x161y85 SB_DRIVE plane 8,7
48  // 82 x161y85 SB_BIG plane 8
12  // 83 x161y85 SB_BIG plane 8
48  // 84 x161y85 SB_BIG plane 9
12  // 85 x161y85 SB_BIG plane 9
00  // 86 x161y85 SB_DRIVE plane 10,9
48  // 87 x161y85 SB_BIG plane 10
12  // 88 x161y85 SB_BIG plane 10
48  // 89 x161y85 SB_BIG plane 11
12  // 90 x161y85 SB_BIG plane 11
00  // 91 x161y85 SB_DRIVE plane 12,11
48  // 92 x161y85 SB_BIG plane 12
12  // 93 x161y85 SB_BIG plane 12
A8  // 94 x162y86 SB_SML plane 1
82  // 95 x162y86 SB_SML plane 2,1
2A  // 96 x162y86 SB_SML plane 2
A8  // 97 x162y86 SB_SML plane 3
82  // 98 x162y86 SB_SML plane 4,3
2A  // 99 x162y86 SB_SML plane 4
A8  // 100 x162y86 SB_SML plane 5
82  // 101 x162y86 SB_SML plane 6,5
2A  // 102 x162y86 SB_SML plane 6
A8  // 103 x162y86 SB_SML plane 7
82  // 104 x162y86 SB_SML plane 8,7
2A  // 105 x162y86 SB_SML plane 8
A8  // 106 x162y86 SB_SML plane 9
82  // 107 x162y86 SB_SML plane 10,9
2A  // 108 x162y86 SB_SML plane 10
A8  // 109 x162y86 SB_SML plane 11
82  // 110 x162y86 SB_SML plane 12,11
2A  // 111 x162y86 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FA1F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
2C // y_sel: 87
B0 // -- CRC low byte
17 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FA27
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y87
00  // 14 left_edge_EN1 at x-2y87
00  // 15 left_edge_EN2 at x-2y87
00  // 16 left_edge_EN0 at x-2y88
00  // 17 left_edge_EN1 at x-2y88
00  // 18 left_edge_EN2 at x-2y88
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y87 SB_BIG plane 1
12  // 65 x-1y87 SB_BIG plane 1
00  // 66 x-1y87 SB_DRIVE plane 2,1
48  // 67 x-1y87 SB_BIG plane 2
12  // 68 x-1y87 SB_BIG plane 2
48  // 69 x-1y87 SB_BIG plane 3
12  // 70 x-1y87 SB_BIG plane 3
00  // 71 x-1y87 SB_DRIVE plane 4,3
48  // 72 x-1y87 SB_BIG plane 4
12  // 73 x-1y87 SB_BIG plane 4
48  // 74 x-1y87 SB_BIG plane 5
12  // 75 x-1y87 SB_BIG plane 5
00  // 76 x-1y87 SB_DRIVE plane 6,5
48  // 77 x-1y87 SB_BIG plane 6
12  // 78 x-1y87 SB_BIG plane 6
48  // 79 x-1y87 SB_BIG plane 7
12  // 80 x-1y87 SB_BIG plane 7
00  // 81 x-1y87 SB_DRIVE plane 8,7
48  // 82 x-1y87 SB_BIG plane 8
12  // 83 x-1y87 SB_BIG plane 8
48  // 84 x-1y87 SB_BIG plane 9
12  // 85 x-1y87 SB_BIG plane 9
00  // 86 x-1y87 SB_DRIVE plane 10,9
48  // 87 x-1y87 SB_BIG plane 10
12  // 88 x-1y87 SB_BIG plane 10
48  // 89 x-1y87 SB_BIG plane 11
12  // 90 x-1y87 SB_BIG plane 11
00  // 91 x-1y87 SB_DRIVE plane 12,11
48  // 92 x-1y87 SB_BIG plane 12
12  // 93 x-1y87 SB_BIG plane 12
A8  // 94 x0y88 SB_SML plane 1
82  // 95 x0y88 SB_SML plane 2,1
2A  // 96 x0y88 SB_SML plane 2
A8  // 97 x0y88 SB_SML plane 3
82  // 98 x0y88 SB_SML plane 4,3
2A  // 99 x0y88 SB_SML plane 4
A8  // 100 x0y88 SB_SML plane 5
82  // 101 x0y88 SB_SML plane 6,5
2A  // 102 x0y88 SB_SML plane 6
A8  // 103 x0y88 SB_SML plane 7
82  // 104 x0y88 SB_SML plane 8,7
2A  // 105 x0y88 SB_SML plane 8
A8  // 106 x0y88 SB_SML plane 9
82  // 107 x0y88 SB_SML plane 10,9
2A  // 108 x0y88 SB_SML plane 10
A8  // 109 x0y88 SB_SML plane 11
82  // 110 x0y88 SB_SML plane 12,11
2A  // 111 x0y88 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FA9D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
2C // y_sel: 87
9F // -- CRC low byte
DD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FAA5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y87
00  // 14 right_edge_EN1 at x163y87
00  // 15 right_edge_EN2 at x163y87
00  // 16 right_edge_EN0 at x163y88
00  // 17 right_edge_EN1 at x163y88
00  // 18 right_edge_EN2 at x163y88
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y88 SB_BIG plane 1
12  // 65 x162y88 SB_BIG plane 1
00  // 66 x162y88 SB_DRIVE plane 2,1
48  // 67 x162y88 SB_BIG plane 2
12  // 68 x162y88 SB_BIG plane 2
48  // 69 x162y88 SB_BIG plane 3
12  // 70 x162y88 SB_BIG plane 3
00  // 71 x162y88 SB_DRIVE plane 4,3
48  // 72 x162y88 SB_BIG plane 4
12  // 73 x162y88 SB_BIG plane 4
48  // 74 x162y88 SB_BIG plane 5
12  // 75 x162y88 SB_BIG plane 5
00  // 76 x162y88 SB_DRIVE plane 6,5
48  // 77 x162y88 SB_BIG plane 6
12  // 78 x162y88 SB_BIG plane 6
48  // 79 x162y88 SB_BIG plane 7
12  // 80 x162y88 SB_BIG plane 7
00  // 81 x162y88 SB_DRIVE plane 8,7
48  // 82 x162y88 SB_BIG plane 8
12  // 83 x162y88 SB_BIG plane 8
48  // 84 x162y88 SB_BIG plane 9
12  // 85 x162y88 SB_BIG plane 9
00  // 86 x162y88 SB_DRIVE plane 10,9
48  // 87 x162y88 SB_BIG plane 10
12  // 88 x162y88 SB_BIG plane 10
48  // 89 x162y88 SB_BIG plane 11
12  // 90 x162y88 SB_BIG plane 11
00  // 91 x162y88 SB_DRIVE plane 12,11
48  // 92 x162y88 SB_BIG plane 12
12  // 93 x162y88 SB_BIG plane 12
A8  // 94 x161y87 SB_SML plane 1
82  // 95 x161y87 SB_SML plane 2,1
2A  // 96 x161y87 SB_SML plane 2
A8  // 97 x161y87 SB_SML plane 3
82  // 98 x161y87 SB_SML plane 4,3
2A  // 99 x161y87 SB_SML plane 4
A8  // 100 x161y87 SB_SML plane 5
82  // 101 x161y87 SB_SML plane 6,5
2A  // 102 x161y87 SB_SML plane 6
A8  // 103 x161y87 SB_SML plane 7
82  // 104 x161y87 SB_SML plane 8,7
2A  // 105 x161y87 SB_SML plane 8
A8  // 106 x161y87 SB_SML plane 9
82  // 107 x161y87 SB_SML plane 10,9
2A  // 108 x161y87 SB_SML plane 10
A8  // 109 x161y87 SB_SML plane 11
82  // 110 x161y87 SB_SML plane 12,11
2A  // 111 x161y87 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FB1B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
2D // y_sel: 89
39 // -- CRC low byte
06 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FB23
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y89
00  // 14 left_edge_EN1 at x-2y89
00  // 15 left_edge_EN2 at x-2y89
00  // 16 left_edge_EN0 at x-2y90
00  // 17 left_edge_EN1 at x-2y90
00  // 18 left_edge_EN2 at x-2y90
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y90 SB_BIG plane 1
12  // 65 x0y90 SB_BIG plane 1
00  // 66 x0y90 SB_DRIVE plane 2,1
48  // 67 x0y90 SB_BIG plane 2
12  // 68 x0y90 SB_BIG plane 2
48  // 69 x0y90 SB_BIG plane 3
12  // 70 x0y90 SB_BIG plane 3
00  // 71 x0y90 SB_DRIVE plane 4,3
48  // 72 x0y90 SB_BIG plane 4
12  // 73 x0y90 SB_BIG plane 4
48  // 74 x0y90 SB_BIG plane 5
12  // 75 x0y90 SB_BIG plane 5
00  // 76 x0y90 SB_DRIVE plane 6,5
48  // 77 x0y90 SB_BIG plane 6
12  // 78 x0y90 SB_BIG plane 6
48  // 79 x0y90 SB_BIG plane 7
12  // 80 x0y90 SB_BIG plane 7
00  // 81 x0y90 SB_DRIVE plane 8,7
48  // 82 x0y90 SB_BIG plane 8
12  // 83 x0y90 SB_BIG plane 8
48  // 84 x0y90 SB_BIG plane 9
12  // 85 x0y90 SB_BIG plane 9
00  // 86 x0y90 SB_DRIVE plane 10,9
48  // 87 x0y90 SB_BIG plane 10
12  // 88 x0y90 SB_BIG plane 10
48  // 89 x0y90 SB_BIG plane 11
12  // 90 x0y90 SB_BIG plane 11
00  // 91 x0y90 SB_DRIVE plane 12,11
48  // 92 x0y90 SB_BIG plane 12
12  // 93 x0y90 SB_BIG plane 12
A8  // 94 x-1y89 SB_SML plane 1
82  // 95 x-1y89 SB_SML plane 2,1
2A  // 96 x-1y89 SB_SML plane 2
A8  // 97 x-1y89 SB_SML plane 3
82  // 98 x-1y89 SB_SML plane 4,3
2A  // 99 x-1y89 SB_SML plane 4
A8  // 100 x-1y89 SB_SML plane 5
82  // 101 x-1y89 SB_SML plane 6,5
2A  // 102 x-1y89 SB_SML plane 6
A8  // 103 x-1y89 SB_SML plane 7
82  // 104 x-1y89 SB_SML plane 8,7
2A  // 105 x-1y89 SB_SML plane 8
A8  // 106 x-1y89 SB_SML plane 9
82  // 107 x-1y89 SB_SML plane 10,9
2A  // 108 x-1y89 SB_SML plane 10
A8  // 109 x-1y89 SB_SML plane 11
82  // 110 x-1y89 SB_SML plane 12,11
2A  // 111 x-1y89 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FB99     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
2D // y_sel: 89
16 // -- CRC low byte
CC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FBA1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y89
00  // 14 right_edge_EN1 at x163y89
00  // 15 right_edge_EN2 at x163y89
00  // 16 right_edge_EN0 at x163y90
00  // 17 right_edge_EN1 at x163y90
00  // 18 right_edge_EN2 at x163y90
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y89 SB_BIG plane 1
12  // 65 x161y89 SB_BIG plane 1
00  // 66 x161y89 SB_DRIVE plane 2,1
48  // 67 x161y89 SB_BIG plane 2
12  // 68 x161y89 SB_BIG plane 2
48  // 69 x161y89 SB_BIG plane 3
12  // 70 x161y89 SB_BIG plane 3
00  // 71 x161y89 SB_DRIVE plane 4,3
48  // 72 x161y89 SB_BIG plane 4
12  // 73 x161y89 SB_BIG plane 4
48  // 74 x161y89 SB_BIG plane 5
12  // 75 x161y89 SB_BIG plane 5
00  // 76 x161y89 SB_DRIVE plane 6,5
48  // 77 x161y89 SB_BIG plane 6
12  // 78 x161y89 SB_BIG plane 6
48  // 79 x161y89 SB_BIG plane 7
12  // 80 x161y89 SB_BIG plane 7
00  // 81 x161y89 SB_DRIVE plane 8,7
48  // 82 x161y89 SB_BIG plane 8
12  // 83 x161y89 SB_BIG plane 8
48  // 84 x161y89 SB_BIG plane 9
12  // 85 x161y89 SB_BIG plane 9
00  // 86 x161y89 SB_DRIVE plane 10,9
48  // 87 x161y89 SB_BIG plane 10
12  // 88 x161y89 SB_BIG plane 10
48  // 89 x161y89 SB_BIG plane 11
12  // 90 x161y89 SB_BIG plane 11
00  // 91 x161y89 SB_DRIVE plane 12,11
48  // 92 x161y89 SB_BIG plane 12
12  // 93 x161y89 SB_BIG plane 12
A8  // 94 x162y90 SB_SML plane 1
82  // 95 x162y90 SB_SML plane 2,1
2A  // 96 x162y90 SB_SML plane 2
A8  // 97 x162y90 SB_SML plane 3
82  // 98 x162y90 SB_SML plane 4,3
2A  // 99 x162y90 SB_SML plane 4
A8  // 100 x162y90 SB_SML plane 5
82  // 101 x162y90 SB_SML plane 6,5
2A  // 102 x162y90 SB_SML plane 6
A8  // 103 x162y90 SB_SML plane 7
82  // 104 x162y90 SB_SML plane 8,7
2A  // 105 x162y90 SB_SML plane 8
A8  // 106 x162y90 SB_SML plane 9
82  // 107 x162y90 SB_SML plane 10,9
2A  // 108 x162y90 SB_SML plane 10
A8  // 109 x162y90 SB_SML plane 11
82  // 110 x162y90 SB_SML plane 12,11
2A  // 111 x162y90 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FC17     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
2E // y_sel: 91
A2 // -- CRC low byte
34 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FC1F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y91
00  // 14 left_edge_EN1 at x-2y91
00  // 15 left_edge_EN2 at x-2y91
00  // 16 left_edge_EN0 at x-2y92
00  // 17 left_edge_EN1 at x-2y92
00  // 18 left_edge_EN2 at x-2y92
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y91 SB_BIG plane 1
12  // 65 x-1y91 SB_BIG plane 1
00  // 66 x-1y91 SB_DRIVE plane 2,1
48  // 67 x-1y91 SB_BIG plane 2
12  // 68 x-1y91 SB_BIG plane 2
48  // 69 x-1y91 SB_BIG plane 3
12  // 70 x-1y91 SB_BIG plane 3
00  // 71 x-1y91 SB_DRIVE plane 4,3
48  // 72 x-1y91 SB_BIG plane 4
12  // 73 x-1y91 SB_BIG plane 4
48  // 74 x-1y91 SB_BIG plane 5
12  // 75 x-1y91 SB_BIG plane 5
00  // 76 x-1y91 SB_DRIVE plane 6,5
48  // 77 x-1y91 SB_BIG plane 6
12  // 78 x-1y91 SB_BIG plane 6
48  // 79 x-1y91 SB_BIG plane 7
12  // 80 x-1y91 SB_BIG plane 7
00  // 81 x-1y91 SB_DRIVE plane 8,7
48  // 82 x-1y91 SB_BIG plane 8
12  // 83 x-1y91 SB_BIG plane 8
48  // 84 x-1y91 SB_BIG plane 9
12  // 85 x-1y91 SB_BIG plane 9
00  // 86 x-1y91 SB_DRIVE plane 10,9
48  // 87 x-1y91 SB_BIG plane 10
12  // 88 x-1y91 SB_BIG plane 10
48  // 89 x-1y91 SB_BIG plane 11
12  // 90 x-1y91 SB_BIG plane 11
00  // 91 x-1y91 SB_DRIVE plane 12,11
48  // 92 x-1y91 SB_BIG plane 12
12  // 93 x-1y91 SB_BIG plane 12
A8  // 94 x0y92 SB_SML plane 1
82  // 95 x0y92 SB_SML plane 2,1
2A  // 96 x0y92 SB_SML plane 2
A8  // 97 x0y92 SB_SML plane 3
82  // 98 x0y92 SB_SML plane 4,3
2A  // 99 x0y92 SB_SML plane 4
A8  // 100 x0y92 SB_SML plane 5
82  // 101 x0y92 SB_SML plane 6,5
2A  // 102 x0y92 SB_SML plane 6
A8  // 103 x0y92 SB_SML plane 7
82  // 104 x0y92 SB_SML plane 8,7
2A  // 105 x0y92 SB_SML plane 8
A8  // 106 x0y92 SB_SML plane 9
82  // 107 x0y92 SB_SML plane 10,9
2A  // 108 x0y92 SB_SML plane 10
A8  // 109 x0y92 SB_SML plane 11
82  // 110 x0y92 SB_SML plane 12,11
2A  // 111 x0y92 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x1y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FC95     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
2E // y_sel: 91
7A // -- CRC low byte
2D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FC9D
42 // Length: 66
8B // -- CRC low byte
59 // -- CRC high byte
00  //  0 x1y91 CPE[0]
00  //  1 x1y91 CPE[1]
00  //  2 x1y91 CPE[2]
00  //  3 x1y91 CPE[3]
00  //  4 x1y91 CPE[4]
00  //  5 x1y91 CPE[5]
00  //  6 x1y91 CPE[6]
00  //  7 x1y91 CPE[7]
00  //  8 x1y91 CPE[8]
00  //  9 x1y91 CPE[9]
00  // 10 x1y92 CPE[0]
00  // 11 x1y92 CPE[1]
00  // 12 x1y92 CPE[2]
00  // 13 x1y92 CPE[3]
00  // 14 x1y92 CPE[4]
00  // 15 x1y92 CPE[5]
00  // 16 x1y92 CPE[6]
00  // 17 x1y92 CPE[7]
00  // 18 x1y92 CPE[8]
00  // 19 x1y92 CPE[9]
00  // 20 x2y91 CPE[0]
00  // 21 x2y91 CPE[1]
00  // 22 x2y91 CPE[2]
00  // 23 x2y91 CPE[3]
00  // 24 x2y91 CPE[4]
00  // 25 x2y91 CPE[5]
00  // 26 x2y91 CPE[6]
00  // 27 x2y91 CPE[7]
00  // 28 x2y91 CPE[8]
00  // 29 x2y91 CPE[9]
00  // 30 x2y92 CPE[0]
00  // 31 x2y92 CPE[1]
00  // 32 x2y92 CPE[2]
00  // 33 x2y92 CPE[3]
00  // 34 x2y92 CPE[4]
00  // 35 x2y92 CPE[5]
00  // 36 x2y92 CPE[6]
00  // 37 x2y92 CPE[7]
00  // 38 x2y92 CPE[8]
00  // 39 x2y92 CPE[9]
00  // 40 x1y91 INMUX plane 2,1
00  // 41 x1y91 INMUX plane 4,3
00  // 42 x1y91 INMUX plane 6,5
00  // 43 x1y91 INMUX plane 8,7
00  // 44 x1y91 INMUX plane 10,9
00  // 45 x1y91 INMUX plane 12,11
00  // 46 x1y92 INMUX plane 2,1
00  // 47 x1y92 INMUX plane 4,3
00  // 48 x1y92 INMUX plane 6,5
00  // 49 x1y92 INMUX plane 8,7
00  // 50 x1y92 INMUX plane 10,9
00  // 51 x1y92 INMUX plane 12,11
00  // 52 x2y91 INMUX plane 2,1
00  // 53 x2y91 INMUX plane 4,3
00  // 54 x2y91 INMUX plane 6,5
00  // 55 x2y91 INMUX plane 8,7
00  // 56 x2y91 INMUX plane 10,9
00  // 57 x2y91 INMUX plane 12,11
00  // 58 x2y92 INMUX plane 2,1
00  // 59 x2y92 INMUX plane 4,3
00  // 60 x2y92 INMUX plane 6,5
00  // 61 x2y92 INMUX plane 8,7
00  // 62 x2y92 INMUX plane 10,9
00  // 63 x2y92 INMUX plane 12,11
C0  // 64 x2y92 SB_BIG plane 1
01  // 65 x2y92 SB_BIG plane 1
68 // -- CRC low byte
D7 // -- CRC high byte


// Config Latches on x161y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FCE5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
2E // y_sel: 91
8D // -- CRC low byte
FE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FCED
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y91
00  // 14 right_edge_EN1 at x163y91
00  // 15 right_edge_EN2 at x163y91
00  // 16 right_edge_EN0 at x163y92
00  // 17 right_edge_EN1 at x163y92
00  // 18 right_edge_EN2 at x163y92
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y92 SB_BIG plane 1
12  // 65 x162y92 SB_BIG plane 1
00  // 66 x162y92 SB_DRIVE plane 2,1
48  // 67 x162y92 SB_BIG plane 2
12  // 68 x162y92 SB_BIG plane 2
48  // 69 x162y92 SB_BIG plane 3
12  // 70 x162y92 SB_BIG plane 3
00  // 71 x162y92 SB_DRIVE plane 4,3
48  // 72 x162y92 SB_BIG plane 4
12  // 73 x162y92 SB_BIG plane 4
48  // 74 x162y92 SB_BIG plane 5
12  // 75 x162y92 SB_BIG plane 5
00  // 76 x162y92 SB_DRIVE plane 6,5
48  // 77 x162y92 SB_BIG plane 6
12  // 78 x162y92 SB_BIG plane 6
48  // 79 x162y92 SB_BIG plane 7
12  // 80 x162y92 SB_BIG plane 7
00  // 81 x162y92 SB_DRIVE plane 8,7
48  // 82 x162y92 SB_BIG plane 8
12  // 83 x162y92 SB_BIG plane 8
48  // 84 x162y92 SB_BIG plane 9
12  // 85 x162y92 SB_BIG plane 9
00  // 86 x162y92 SB_DRIVE plane 10,9
48  // 87 x162y92 SB_BIG plane 10
12  // 88 x162y92 SB_BIG plane 10
48  // 89 x162y92 SB_BIG plane 11
12  // 90 x162y92 SB_BIG plane 11
00  // 91 x162y92 SB_DRIVE plane 12,11
48  // 92 x162y92 SB_BIG plane 12
12  // 93 x162y92 SB_BIG plane 12
A8  // 94 x161y91 SB_SML plane 1
82  // 95 x161y91 SB_SML plane 2,1
2A  // 96 x161y91 SB_SML plane 2
A8  // 97 x161y91 SB_SML plane 3
82  // 98 x161y91 SB_SML plane 4,3
2A  // 99 x161y91 SB_SML plane 4
A8  // 100 x161y91 SB_SML plane 5
82  // 101 x161y91 SB_SML plane 6,5
2A  // 102 x161y91 SB_SML plane 6
A8  // 103 x161y91 SB_SML plane 7
82  // 104 x161y91 SB_SML plane 8,7
2A  // 105 x161y91 SB_SML plane 8
A8  // 106 x161y91 SB_SML plane 9
82  // 107 x161y91 SB_SML plane 10,9
2A  // 108 x161y91 SB_SML plane 10
A8  // 109 x161y91 SB_SML plane 11
82  // 110 x161y91 SB_SML plane 12,11
2A  // 111 x161y91 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FD63     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
2F // y_sel: 93
2B // -- CRC low byte
25 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FD6B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y93
00  // 14 left_edge_EN1 at x-2y93
00  // 15 left_edge_EN2 at x-2y93
00  // 16 left_edge_EN0 at x-2y94
00  // 17 left_edge_EN1 at x-2y94
00  // 18 left_edge_EN2 at x-2y94
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y94 SB_BIG plane 1
12  // 65 x0y94 SB_BIG plane 1
00  // 66 x0y94 SB_DRIVE plane 2,1
48  // 67 x0y94 SB_BIG plane 2
12  // 68 x0y94 SB_BIG plane 2
48  // 69 x0y94 SB_BIG plane 3
12  // 70 x0y94 SB_BIG plane 3
00  // 71 x0y94 SB_DRIVE plane 4,3
48  // 72 x0y94 SB_BIG plane 4
12  // 73 x0y94 SB_BIG plane 4
48  // 74 x0y94 SB_BIG plane 5
12  // 75 x0y94 SB_BIG plane 5
00  // 76 x0y94 SB_DRIVE plane 6,5
48  // 77 x0y94 SB_BIG plane 6
12  // 78 x0y94 SB_BIG plane 6
48  // 79 x0y94 SB_BIG plane 7
12  // 80 x0y94 SB_BIG plane 7
00  // 81 x0y94 SB_DRIVE plane 8,7
48  // 82 x0y94 SB_BIG plane 8
12  // 83 x0y94 SB_BIG plane 8
48  // 84 x0y94 SB_BIG plane 9
12  // 85 x0y94 SB_BIG plane 9
00  // 86 x0y94 SB_DRIVE plane 10,9
48  // 87 x0y94 SB_BIG plane 10
12  // 88 x0y94 SB_BIG plane 10
48  // 89 x0y94 SB_BIG plane 11
12  // 90 x0y94 SB_BIG plane 11
00  // 91 x0y94 SB_DRIVE plane 12,11
48  // 92 x0y94 SB_BIG plane 12
12  // 93 x0y94 SB_BIG plane 12
A8  // 94 x-1y93 SB_SML plane 1
82  // 95 x-1y93 SB_SML plane 2,1
2A  // 96 x-1y93 SB_SML plane 2
A8  // 97 x-1y93 SB_SML plane 3
82  // 98 x-1y93 SB_SML plane 4,3
2A  // 99 x-1y93 SB_SML plane 4
A8  // 100 x-1y93 SB_SML plane 5
82  // 101 x-1y93 SB_SML plane 6,5
2A  // 102 x-1y93 SB_SML plane 6
A8  // 103 x-1y93 SB_SML plane 7
82  // 104 x-1y93 SB_SML plane 8,7
2A  // 105 x-1y93 SB_SML plane 8
A8  // 106 x-1y93 SB_SML plane 9
82  // 107 x-1y93 SB_SML plane 10,9
2A  // 108 x-1y93 SB_SML plane 10
A8  // 109 x-1y93 SB_SML plane 11
82  // 110 x-1y93 SB_SML plane 12,11
2A  // 111 x-1y93 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x1y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FDE1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
2F // y_sel: 93
F3 // -- CRC low byte
3C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FDE9
5F // Length: 95
EF // -- CRC low byte
92 // -- CRC high byte
00  //  0 x1y93 CPE[0]
00  //  1 x1y93 CPE[1]
00  //  2 x1y93 CPE[2]
00  //  3 x1y93 CPE[3]
00  //  4 x1y93 CPE[4]
00  //  5 x1y93 CPE[5]
00  //  6 x1y93 CPE[6]
00  //  7 x1y93 CPE[7]
00  //  8 x1y93 CPE[8]
00  //  9 x1y93 CPE[9]
00  // 10 x1y94 CPE[0]
00  // 11 x1y94 CPE[1]
00  // 12 x1y94 CPE[2]
00  // 13 x1y94 CPE[3]
00  // 14 x1y94 CPE[4]
00  // 15 x1y94 CPE[5]
00  // 16 x1y94 CPE[6]
00  // 17 x1y94 CPE[7]
00  // 18 x1y94 CPE[8]
00  // 19 x1y94 CPE[9]
00  // 20 x2y93 CPE[0]
00  // 21 x2y93 CPE[1]
00  // 22 x2y93 CPE[2]
00  // 23 x2y93 CPE[3]
00  // 24 x2y93 CPE[4]
00  // 25 x2y93 CPE[5]
00  // 26 x2y93 CPE[6]
00  // 27 x2y93 CPE[7]
00  // 28 x2y93 CPE[8]
00  // 29 x2y93 CPE[9]
00  // 30 x2y94 CPE[0]
00  // 31 x2y94 CPE[1]
00  // 32 x2y94 CPE[2]
00  // 33 x2y94 CPE[3]
00  // 34 x2y94 CPE[4]
00  // 35 x2y94 CPE[5]
00  // 36 x2y94 CPE[6]
00  // 37 x2y94 CPE[7]
00  // 38 x2y94 CPE[8]
00  // 39 x2y94 CPE[9]
00  // 40 x1y93 INMUX plane 2,1
00  // 41 x1y93 INMUX plane 4,3
00  // 42 x1y93 INMUX plane 6,5
00  // 43 x1y93 INMUX plane 8,7
00  // 44 x1y93 INMUX plane 10,9
00  // 45 x1y93 INMUX plane 12,11
00  // 46 x1y94 INMUX plane 2,1
00  // 47 x1y94 INMUX plane 4,3
00  // 48 x1y94 INMUX plane 6,5
00  // 49 x1y94 INMUX plane 8,7
00  // 50 x1y94 INMUX plane 10,9
00  // 51 x1y94 INMUX plane 12,11
00  // 52 x2y93 INMUX plane 2,1
00  // 53 x2y93 INMUX plane 4,3
00  // 54 x2y93 INMUX plane 6,5
00  // 55 x2y93 INMUX plane 8,7
00  // 56 x2y93 INMUX plane 10,9
00  // 57 x2y93 INMUX plane 12,11
00  // 58 x2y94 INMUX plane 2,1
00  // 59 x2y94 INMUX plane 4,3
00  // 60 x2y94 INMUX plane 6,5
00  // 61 x2y94 INMUX plane 8,7
00  // 62 x2y94 INMUX plane 10,9
00  // 63 x2y94 INMUX plane 12,11
00  // 64 x1y93 SB_BIG plane 1
00  // 65 x1y93 SB_BIG plane 1
00  // 66 x1y93 SB_DRIVE plane 2,1
00  // 67 x1y93 SB_BIG plane 2
00  // 68 x1y93 SB_BIG plane 2
00  // 69 x1y93 SB_BIG plane 3
00  // 70 x1y93 SB_BIG plane 3
00  // 71 x1y93 SB_DRIVE plane 4,3
00  // 72 x1y93 SB_BIG plane 4
00  // 73 x1y93 SB_BIG plane 4
00  // 74 x1y93 SB_BIG plane 5
00  // 75 x1y93 SB_BIG plane 5
00  // 76 x1y93 SB_DRIVE plane 6,5
00  // 77 x1y93 SB_BIG plane 6
00  // 78 x1y93 SB_BIG plane 6
00  // 79 x1y93 SB_BIG plane 7
00  // 80 x1y93 SB_BIG plane 7
00  // 81 x1y93 SB_DRIVE plane 8,7
00  // 82 x1y93 SB_BIG plane 8
00  // 83 x1y93 SB_BIG plane 8
00  // 84 x1y93 SB_BIG plane 9
00  // 85 x1y93 SB_BIG plane 9
00  // 86 x1y93 SB_DRIVE plane 10,9
00  // 87 x1y93 SB_BIG plane 10
00  // 88 x1y93 SB_BIG plane 10
00  // 89 x1y93 SB_BIG plane 11
00  // 90 x1y93 SB_BIG plane 11
00  // 91 x1y93 SB_DRIVE plane 12,11
00  // 92 x1y93 SB_BIG plane 12
00  // 93 x1y93 SB_BIG plane 12
40  // 94 x2y94 SB_SML plane 1
C3 // -- CRC low byte
FE // -- CRC high byte


// Config Latches on x161y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FE4E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
2F // y_sel: 93
04 // -- CRC low byte
EF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FE56
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y93
00  // 14 right_edge_EN1 at x163y93
00  // 15 right_edge_EN2 at x163y93
00  // 16 right_edge_EN0 at x163y94
00  // 17 right_edge_EN1 at x163y94
00  // 18 right_edge_EN2 at x163y94
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y93 SB_BIG plane 1
12  // 65 x161y93 SB_BIG plane 1
00  // 66 x161y93 SB_DRIVE plane 2,1
48  // 67 x161y93 SB_BIG plane 2
12  // 68 x161y93 SB_BIG plane 2
48  // 69 x161y93 SB_BIG plane 3
12  // 70 x161y93 SB_BIG plane 3
00  // 71 x161y93 SB_DRIVE plane 4,3
48  // 72 x161y93 SB_BIG plane 4
12  // 73 x161y93 SB_BIG plane 4
48  // 74 x161y93 SB_BIG plane 5
12  // 75 x161y93 SB_BIG plane 5
00  // 76 x161y93 SB_DRIVE plane 6,5
48  // 77 x161y93 SB_BIG plane 6
12  // 78 x161y93 SB_BIG plane 6
48  // 79 x161y93 SB_BIG plane 7
12  // 80 x161y93 SB_BIG plane 7
00  // 81 x161y93 SB_DRIVE plane 8,7
48  // 82 x161y93 SB_BIG plane 8
12  // 83 x161y93 SB_BIG plane 8
48  // 84 x161y93 SB_BIG plane 9
12  // 85 x161y93 SB_BIG plane 9
00  // 86 x161y93 SB_DRIVE plane 10,9
48  // 87 x161y93 SB_BIG plane 10
12  // 88 x161y93 SB_BIG plane 10
48  // 89 x161y93 SB_BIG plane 11
12  // 90 x161y93 SB_BIG plane 11
00  // 91 x161y93 SB_DRIVE plane 12,11
48  // 92 x161y93 SB_BIG plane 12
12  // 93 x161y93 SB_BIG plane 12
A8  // 94 x162y94 SB_SML plane 1
82  // 95 x162y94 SB_SML plane 2,1
2A  // 96 x162y94 SB_SML plane 2
A8  // 97 x162y94 SB_SML plane 3
82  // 98 x162y94 SB_SML plane 4,3
2A  // 99 x162y94 SB_SML plane 4
A8  // 100 x162y94 SB_SML plane 5
82  // 101 x162y94 SB_SML plane 6,5
2A  // 102 x162y94 SB_SML plane 6
A8  // 103 x162y94 SB_SML plane 7
82  // 104 x162y94 SB_SML plane 8,7
2A  // 105 x162y94 SB_SML plane 8
A8  // 106 x162y94 SB_SML plane 9
82  // 107 x162y94 SB_SML plane 10,9
2A  // 108 x162y94 SB_SML plane 10
A8  // 109 x162y94 SB_SML plane 11
82  // 110 x162y94 SB_SML plane 12,11
2A  // 111 x162y94 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FECC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
30 // y_sel: 95
5D // -- CRC low byte
CD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FED4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO_W2_B[6]  _a612  OBF  at x0y95
09  //  1 GPIO_W2_B[6]
01  //  2 GPIO_W2_B[6]
00  //  3 GPIO_W2_B[6]
01  //  4 GPIO_W2_B[6]
00  //  5 GPIO_W2_B[6]
00  //  6 GPIO_W2_B[6]
00  //  7 GPIO_W2_B[6]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x-2y95
00  // 10 edge_io_EN1 at x-2y95
00  // 11 edge_io_EN0 at x-2y96
00  // 12 edge_io_EN1 at x-2y96
00  // 13 left_edge_EN0 at x-2y95
00  // 14 left_edge_EN1 at x-2y95
00  // 15 left_edge_EN2 at x-2y95
00  // 16 left_edge_EN0 at x-2y96
00  // 17 left_edge_EN1 at x-2y96
00  // 18 left_edge_EN2 at x-2y96
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y95 SB_BIG plane 1
12  // 65 x-1y95 SB_BIG plane 1
00  // 66 x-1y95 SB_DRIVE plane 2,1
48  // 67 x-1y95 SB_BIG plane 2
12  // 68 x-1y95 SB_BIG plane 2
48  // 69 x-1y95 SB_BIG plane 3
12  // 70 x-1y95 SB_BIG plane 3
00  // 71 x-1y95 SB_DRIVE plane 4,3
48  // 72 x-1y95 SB_BIG plane 4
12  // 73 x-1y95 SB_BIG plane 4
48  // 74 x-1y95 SB_BIG plane 5
12  // 75 x-1y95 SB_BIG plane 5
00  // 76 x-1y95 SB_DRIVE plane 6,5
48  // 77 x-1y95 SB_BIG plane 6
12  // 78 x-1y95 SB_BIG plane 6
48  // 79 x-1y95 SB_BIG plane 7
12  // 80 x-1y95 SB_BIG plane 7
00  // 81 x-1y95 SB_DRIVE plane 8,7
48  // 82 x-1y95 SB_BIG plane 8
12  // 83 x-1y95 SB_BIG plane 8
48  // 84 x-1y95 SB_BIG plane 9
12  // 85 x-1y95 SB_BIG plane 9
00  // 86 x-1y95 SB_DRIVE plane 10,9
48  // 87 x-1y95 SB_BIG plane 10
12  // 88 x-1y95 SB_BIG plane 10
48  // 89 x-1y95 SB_BIG plane 11
12  // 90 x-1y95 SB_BIG plane 11
00  // 91 x-1y95 SB_DRIVE plane 12,11
48  // 92 x-1y95 SB_BIG plane 12
12  // 93 x-1y95 SB_BIG plane 12
A8  // 94 x0y96 SB_SML plane 1
82  // 95 x0y96 SB_SML plane 2,1
2A  // 96 x0y96 SB_SML plane 2
A8  // 97 x0y96 SB_SML plane 3
82  // 98 x0y96 SB_SML plane 4,3
2A  // 99 x0y96 SB_SML plane 4
A8  // 100 x0y96 SB_SML plane 5
82  // 101 x0y96 SB_SML plane 6,5
2A  // 102 x0y96 SB_SML plane 6
A8  // 103 x0y96 SB_SML plane 7
82  // 104 x0y96 SB_SML plane 8,7
2A  // 105 x0y96 SB_SML plane 8
A8  // 106 x0y96 SB_SML plane 9
82  // 107 x0y96 SB_SML plane 10,9
2A  // 108 x0y96 SB_SML plane 10
A8  // 109 x0y96 SB_SML plane 11
82  // 110 x0y96 SB_SML plane 12,11
2A  // 111 x0y96 SB_SML plane 12
65 // -- CRC low byte
17 // -- CRC high byte


// Config Latches on x1y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FF4A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
30 // y_sel: 95
85 // -- CRC low byte
D4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FF52
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
00  //  0 x1y95 CPE[0]  _a782  C_///AND/
00  //  1 x1y95 CPE[1]
00  //  2 x1y95 CPE[2]
00  //  3 x1y95 CPE[3]
00  //  4 x1y95 CPE[4]
00  //  5 x1y95 CPE[5]
00  //  6 x1y95 CPE[6]
00  //  7 x1y95 CPE[7]
00  //  8 x1y95 CPE[8]
00  //  9 x1y95 CPE[9]
00  // 10 x1y96 CPE[0]
00  // 11 x1y96 CPE[1]
00  // 12 x1y96 CPE[2]
00  // 13 x1y96 CPE[3]
00  // 14 x1y96 CPE[4]
00  // 15 x1y96 CPE[5]
00  // 16 x1y96 CPE[6]
00  // 17 x1y96 CPE[7]
00  // 18 x1y96 CPE[8]
00  // 19 x1y96 CPE[9]
00  // 20 x2y95 CPE[0]
00  // 21 x2y95 CPE[1]
00  // 22 x2y95 CPE[2]
00  // 23 x2y95 CPE[3]
00  // 24 x2y95 CPE[4]
00  // 25 x2y95 CPE[5]
00  // 26 x2y95 CPE[6]
00  // 27 x2y95 CPE[7]
00  // 28 x2y95 CPE[8]
00  // 29 x2y95 CPE[9]
00  // 30 x2y96 CPE[0]
00  // 31 x2y96 CPE[1]
00  // 32 x2y96 CPE[2]
00  // 33 x2y96 CPE[3]
00  // 34 x2y96 CPE[4]
00  // 35 x2y96 CPE[5]
00  // 36 x2y96 CPE[6]
00  // 37 x2y96 CPE[7]
00  // 38 x2y96 CPE[8]
00  // 39 x2y96 CPE[9]
05  // 40 x1y95 INMUX plane 2,1
00  // 41 x1y95 INMUX plane 4,3
00  // 42 x1y95 INMUX plane 6,5
00  // 43 x1y95 INMUX plane 8,7
00  // 44 x1y95 INMUX plane 10,9
00  // 45 x1y95 INMUX plane 12,11
00  // 46 x1y96 INMUX plane 2,1
00  // 47 x1y96 INMUX plane 4,3
00  // 48 x1y96 INMUX plane 6,5
00  // 49 x1y96 INMUX plane 8,7
00  // 50 x1y96 INMUX plane 10,9
00  // 51 x1y96 INMUX plane 12,11
00  // 52 x2y95 INMUX plane 2,1
00  // 53 x2y95 INMUX plane 4,3
40  // 54 x2y95 INMUX plane 6,5
00  // 55 x2y95 INMUX plane 8,7
40  // 56 x2y95 INMUX plane 10,9
00  // 57 x2y95 INMUX plane 12,11
01  // 58 x2y96 INMUX plane 2,1
00  // 59 x2y96 INMUX plane 4,3
40  // 60 x2y96 INMUX plane 6,5
00  // 61 x2y96 INMUX plane 8,7
40  // 62 x2y96 INMUX plane 10,9
00  // 63 x2y96 INMUX plane 12,11
48  // 64 x2y96 SB_BIG plane 1
12  // 65 x2y96 SB_BIG plane 1
00  // 66 x2y96 SB_DRIVE plane 2,1
00  // 67 x2y96 SB_BIG plane 2
00  // 68 x2y96 SB_BIG plane 2
00  // 69 x2y96 SB_BIG plane 3
00  // 70 x2y96 SB_BIG plane 3
00  // 71 x2y96 SB_DRIVE plane 4,3
00  // 72 x2y96 SB_BIG plane 4
00  // 73 x2y96 SB_BIG plane 4
48  // 74 x2y96 SB_BIG plane 5
12  // 75 x2y96 SB_BIG plane 5
00  // 76 x2y96 SB_DRIVE plane 6,5
00  // 77 x2y96 SB_BIG plane 6
00  // 78 x2y96 SB_BIG plane 6
00  // 79 x2y96 SB_BIG plane 7
00  // 80 x2y96 SB_BIG plane 7
00  // 81 x2y96 SB_DRIVE plane 8,7
00  // 82 x2y96 SB_BIG plane 8
00  // 83 x2y96 SB_BIG plane 8
00  // 84 x2y96 SB_BIG plane 9
00  // 85 x2y96 SB_BIG plane 9
00  // 86 x2y96 SB_DRIVE plane 10,9
00  // 87 x2y96 SB_BIG plane 10
00  // 88 x2y96 SB_BIG plane 10
00  // 89 x2y96 SB_BIG plane 11
00  // 90 x2y96 SB_BIG plane 11
00  // 91 x2y96 SB_DRIVE plane 12,11
00  // 92 x2y96 SB_BIG plane 12
00  // 93 x2y96 SB_BIG plane 12
A8  // 94 x1y95 SB_SML plane 1
02  // 95 x1y95 SB_SML plane 2,1
00  // 96 x1y95 SB_SML plane 2
00  // 97 x1y95 SB_SML plane 3
00  // 98 x1y95 SB_SML plane 4,3
00  // 99 x1y95 SB_SML plane 4
A8  // 100 x1y95 SB_SML plane 5
02  // 101 x1y95 SB_SML plane 6,5
4B // -- CRC low byte
45 // -- CRC high byte


// Config Latches on x161y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FFBE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
30 // y_sel: 95
72 // -- CRC low byte
07 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FFC6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y95
00  // 14 right_edge_EN1 at x163y95
00  // 15 right_edge_EN2 at x163y95
00  // 16 right_edge_EN0 at x163y96
00  // 17 right_edge_EN1 at x163y96
00  // 18 right_edge_EN2 at x163y96
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y96 SB_BIG plane 1
12  // 65 x162y96 SB_BIG plane 1
00  // 66 x162y96 SB_DRIVE plane 2,1
48  // 67 x162y96 SB_BIG plane 2
12  // 68 x162y96 SB_BIG plane 2
48  // 69 x162y96 SB_BIG plane 3
12  // 70 x162y96 SB_BIG plane 3
00  // 71 x162y96 SB_DRIVE plane 4,3
48  // 72 x162y96 SB_BIG plane 4
12  // 73 x162y96 SB_BIG plane 4
48  // 74 x162y96 SB_BIG plane 5
12  // 75 x162y96 SB_BIG plane 5
00  // 76 x162y96 SB_DRIVE plane 6,5
48  // 77 x162y96 SB_BIG plane 6
12  // 78 x162y96 SB_BIG plane 6
48  // 79 x162y96 SB_BIG plane 7
12  // 80 x162y96 SB_BIG plane 7
00  // 81 x162y96 SB_DRIVE plane 8,7
48  // 82 x162y96 SB_BIG plane 8
12  // 83 x162y96 SB_BIG plane 8
48  // 84 x162y96 SB_BIG plane 9
12  // 85 x162y96 SB_BIG plane 9
00  // 86 x162y96 SB_DRIVE plane 10,9
48  // 87 x162y96 SB_BIG plane 10
12  // 88 x162y96 SB_BIG plane 10
48  // 89 x162y96 SB_BIG plane 11
12  // 90 x162y96 SB_BIG plane 11
00  // 91 x162y96 SB_DRIVE plane 12,11
48  // 92 x162y96 SB_BIG plane 12
12  // 93 x162y96 SB_BIG plane 12
A8  // 94 x161y95 SB_SML plane 1
82  // 95 x161y95 SB_SML plane 2,1
2A  // 96 x161y95 SB_SML plane 2
A8  // 97 x161y95 SB_SML plane 3
82  // 98 x161y95 SB_SML plane 4,3
2A  // 99 x161y95 SB_SML plane 4
A8  // 100 x161y95 SB_SML plane 5
82  // 101 x161y95 SB_SML plane 6,5
2A  // 102 x161y95 SB_SML plane 6
A8  // 103 x161y95 SB_SML plane 7
82  // 104 x161y95 SB_SML plane 8,7
2A  // 105 x161y95 SB_SML plane 8
A8  // 106 x161y95 SB_SML plane 9
82  // 107 x161y95 SB_SML plane 10,9
2A  // 108 x161y95 SB_SML plane 10
A8  // 109 x161y95 SB_SML plane 11
82  // 110 x161y95 SB_SML plane 12,11
2A  // 111 x161y95 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 003C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
31 // y_sel: 97
D4 // -- CRC low byte
DC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0044
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y97
00  // 14 left_edge_EN1 at x-2y97
00  // 15 left_edge_EN2 at x-2y97
00  // 16 left_edge_EN0 at x-2y98
00  // 17 left_edge_EN1 at x-2y98
00  // 18 left_edge_EN2 at x-2y98
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y98 SB_BIG plane 1
12  // 65 x0y98 SB_BIG plane 1
00  // 66 x0y98 SB_DRIVE plane 2,1
48  // 67 x0y98 SB_BIG plane 2
12  // 68 x0y98 SB_BIG plane 2
48  // 69 x0y98 SB_BIG plane 3
12  // 70 x0y98 SB_BIG plane 3
00  // 71 x0y98 SB_DRIVE plane 4,3
48  // 72 x0y98 SB_BIG plane 4
12  // 73 x0y98 SB_BIG plane 4
48  // 74 x0y98 SB_BIG plane 5
12  // 75 x0y98 SB_BIG plane 5
00  // 76 x0y98 SB_DRIVE plane 6,5
48  // 77 x0y98 SB_BIG plane 6
12  // 78 x0y98 SB_BIG plane 6
48  // 79 x0y98 SB_BIG plane 7
12  // 80 x0y98 SB_BIG plane 7
00  // 81 x0y98 SB_DRIVE plane 8,7
48  // 82 x0y98 SB_BIG plane 8
12  // 83 x0y98 SB_BIG plane 8
48  // 84 x0y98 SB_BIG plane 9
12  // 85 x0y98 SB_BIG plane 9
00  // 86 x0y98 SB_DRIVE plane 10,9
48  // 87 x0y98 SB_BIG plane 10
12  // 88 x0y98 SB_BIG plane 10
48  // 89 x0y98 SB_BIG plane 11
12  // 90 x0y98 SB_BIG plane 11
00  // 91 x0y98 SB_DRIVE plane 12,11
48  // 92 x0y98 SB_BIG plane 12
12  // 93 x0y98 SB_BIG plane 12
A8  // 94 x-1y97 SB_SML plane 1
82  // 95 x-1y97 SB_SML plane 2,1
2A  // 96 x-1y97 SB_SML plane 2
A8  // 97 x-1y97 SB_SML plane 3
82  // 98 x-1y97 SB_SML plane 4,3
2A  // 99 x-1y97 SB_SML plane 4
A8  // 100 x-1y97 SB_SML plane 5
82  // 101 x-1y97 SB_SML plane 6,5
2A  // 102 x-1y97 SB_SML plane 6
A8  // 103 x-1y97 SB_SML plane 7
82  // 104 x-1y97 SB_SML plane 8,7
2A  // 105 x-1y97 SB_SML plane 8
A8  // 106 x-1y97 SB_SML plane 9
82  // 107 x-1y97 SB_SML plane 10,9
2A  // 108 x-1y97 SB_SML plane 10
A8  // 109 x-1y97 SB_SML plane 11
82  // 110 x-1y97 SB_SML plane 12,11
2A  // 111 x-1y97 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 00BA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
31 // y_sel: 97
FB // -- CRC low byte
16 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 00C2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y97
00  // 14 right_edge_EN1 at x163y97
00  // 15 right_edge_EN2 at x163y97
00  // 16 right_edge_EN0 at x163y98
00  // 17 right_edge_EN1 at x163y98
00  // 18 right_edge_EN2 at x163y98
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y97 SB_BIG plane 1
12  // 65 x161y97 SB_BIG plane 1
00  // 66 x161y97 SB_DRIVE plane 2,1
48  // 67 x161y97 SB_BIG plane 2
12  // 68 x161y97 SB_BIG plane 2
48  // 69 x161y97 SB_BIG plane 3
12  // 70 x161y97 SB_BIG plane 3
00  // 71 x161y97 SB_DRIVE plane 4,3
48  // 72 x161y97 SB_BIG plane 4
12  // 73 x161y97 SB_BIG plane 4
48  // 74 x161y97 SB_BIG plane 5
12  // 75 x161y97 SB_BIG plane 5
00  // 76 x161y97 SB_DRIVE plane 6,5
48  // 77 x161y97 SB_BIG plane 6
12  // 78 x161y97 SB_BIG plane 6
48  // 79 x161y97 SB_BIG plane 7
12  // 80 x161y97 SB_BIG plane 7
00  // 81 x161y97 SB_DRIVE plane 8,7
48  // 82 x161y97 SB_BIG plane 8
12  // 83 x161y97 SB_BIG plane 8
48  // 84 x161y97 SB_BIG plane 9
12  // 85 x161y97 SB_BIG plane 9
00  // 86 x161y97 SB_DRIVE plane 10,9
48  // 87 x161y97 SB_BIG plane 10
12  // 88 x161y97 SB_BIG plane 10
48  // 89 x161y97 SB_BIG plane 11
12  // 90 x161y97 SB_BIG plane 11
00  // 91 x161y97 SB_DRIVE plane 12,11
48  // 92 x161y97 SB_BIG plane 12
12  // 93 x161y97 SB_BIG plane 12
A8  // 94 x162y98 SB_SML plane 1
82  // 95 x162y98 SB_SML plane 2,1
2A  // 96 x162y98 SB_SML plane 2
A8  // 97 x162y98 SB_SML plane 3
82  // 98 x162y98 SB_SML plane 4,3
2A  // 99 x162y98 SB_SML plane 4
A8  // 100 x162y98 SB_SML plane 5
82  // 101 x162y98 SB_SML plane 6,5
2A  // 102 x162y98 SB_SML plane 6
A8  // 103 x162y98 SB_SML plane 7
82  // 104 x162y98 SB_SML plane 8,7
2A  // 105 x162y98 SB_SML plane 8
A8  // 106 x162y98 SB_SML plane 9
82  // 107 x162y98 SB_SML plane 10,9
2A  // 108 x162y98 SB_SML plane 10
A8  // 109 x162y98 SB_SML plane 11
82  // 110 x162y98 SB_SML plane 12,11
2A  // 111 x162y98 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0138     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
32 // y_sel: 99
4F // -- CRC low byte
EE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0140
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
50  //  0 GPIO_W2_B[7]  _a602  IBF  at x0y99
00  //  1 GPIO_W2_B[7]
00  //  2 GPIO_W2_B[7]
00  //  3 GPIO_W2_B[7]
00  //  4 GPIO_W2_B[7]
00  //  5 GPIO_W2_B[7]
01  //  6 GPIO_W2_B[7]
00  //  7 GPIO_W2_B[7]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x-2y99
00  // 10 edge_io_EN1 at x-2y99
00  // 11 edge_io_EN0 at x-2y100
00  // 12 edge_io_EN1 at x-2y100
00  // 13 left_edge_EN0 at x-2y99
00  // 14 left_edge_EN1 at x-2y99
00  // 15 left_edge_EN2 at x-2y99
00  // 16 left_edge_EN0 at x-2y100
00  // 17 left_edge_EN1 at x-2y100
00  // 18 left_edge_EN2 at x-2y100
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y99 SB_BIG plane 1
12  // 65 x-1y99 SB_BIG plane 1
00  // 66 x-1y99 SB_DRIVE plane 2,1
48  // 67 x-1y99 SB_BIG plane 2
12  // 68 x-1y99 SB_BIG plane 2
48  // 69 x-1y99 SB_BIG plane 3
12  // 70 x-1y99 SB_BIG plane 3
80  // 71 x-1y99 SB_DRIVE plane 4,3
48  // 72 x-1y99 SB_BIG plane 4
02  // 73 x-1y99 SB_BIG plane 4
48  // 74 x-1y99 SB_BIG plane 5
12  // 75 x-1y99 SB_BIG plane 5
80  // 76 x-1y99 SB_DRIVE plane 6,5
48  // 77 x-1y99 SB_BIG plane 6
02  // 78 x-1y99 SB_BIG plane 6
48  // 79 x-1y99 SB_BIG plane 7
12  // 80 x-1y99 SB_BIG plane 7
10  // 81 x-1y99 SB_DRIVE plane 8,7
41  // 82 x-1y99 SB_BIG plane 8
12  // 83 x-1y99 SB_BIG plane 8
48  // 84 x-1y99 SB_BIG plane 9
12  // 85 x-1y99 SB_BIG plane 9
00  // 86 x-1y99 SB_DRIVE plane 10,9
48  // 87 x-1y99 SB_BIG plane 10
12  // 88 x-1y99 SB_BIG plane 10
48  // 89 x-1y99 SB_BIG plane 11
02  // 90 x-1y99 SB_BIG plane 11
08  // 91 x-1y99 SB_DRIVE plane 12,11
48  // 92 x-1y99 SB_BIG plane 12
12  // 93 x-1y99 SB_BIG plane 12
A8  // 94 x0y100 SB_SML plane 1
82  // 95 x0y100 SB_SML plane 2,1
2A  // 96 x0y100 SB_SML plane 2
A8  // 97 x0y100 SB_SML plane 3
82  // 98 x0y100 SB_SML plane 4,3
2A  // 99 x0y100 SB_SML plane 4
A8  // 100 x0y100 SB_SML plane 5
82  // 101 x0y100 SB_SML plane 6,5
2A  // 102 x0y100 SB_SML plane 6
A8  // 103 x0y100 SB_SML plane 7
82  // 104 x0y100 SB_SML plane 8,7
2A  // 105 x0y100 SB_SML plane 8
A8  // 106 x0y100 SB_SML plane 9
82  // 107 x0y100 SB_SML plane 10,9
2A  // 108 x0y100 SB_SML plane 10
A8  // 109 x0y100 SB_SML plane 11
82  // 110 x0y100 SB_SML plane 12,11
2A  // 111 x0y100 SB_SML plane 12
15 // -- CRC low byte
A7 // -- CRC high byte


// Config Latches on x1y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 01B6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
32 // y_sel: 99
97 // -- CRC low byte
F7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 01BE
2C // Length: 44
F3 // -- CRC low byte
D3 // -- CRC high byte
00  //  0 x1y99 CPE[0]
00  //  1 x1y99 CPE[1]
00  //  2 x1y99 CPE[2]
00  //  3 x1y99 CPE[3]
00  //  4 x1y99 CPE[4]
00  //  5 x1y99 CPE[5]
00  //  6 x1y99 CPE[6]
00  //  7 x1y99 CPE[7]
00  //  8 x1y99 CPE[8]
00  //  9 x1y99 CPE[9]
00  // 10 x1y100 CPE[0]
00  // 11 x1y100 CPE[1]
00  // 12 x1y100 CPE[2]
00  // 13 x1y100 CPE[3]
00  // 14 x1y100 CPE[4]
00  // 15 x1y100 CPE[5]
00  // 16 x1y100 CPE[6]
00  // 17 x1y100 CPE[7]
00  // 18 x1y100 CPE[8]
00  // 19 x1y100 CPE[9]
00  // 20 x2y99 CPE[0]
00  // 21 x2y99 CPE[1]
00  // 22 x2y99 CPE[2]
00  // 23 x2y99 CPE[3]
00  // 24 x2y99 CPE[4]
00  // 25 x2y99 CPE[5]
00  // 26 x2y99 CPE[6]
00  // 27 x2y99 CPE[7]
00  // 28 x2y99 CPE[8]
00  // 29 x2y99 CPE[9]
00  // 30 x2y100 CPE[0]
00  // 31 x2y100 CPE[1]
00  // 32 x2y100 CPE[2]
00  // 33 x2y100 CPE[3]
00  // 34 x2y100 CPE[4]
00  // 35 x2y100 CPE[5]
00  // 36 x2y100 CPE[6]
00  // 37 x2y100 CPE[7]
00  // 38 x2y100 CPE[8]
00  // 39 x2y100 CPE[9]
00  // 40 x1y99 INMUX plane 2,1
00  // 41 x1y99 INMUX plane 4,3
00  // 42 x1y99 INMUX plane 6,5
08  // 43 x1y99 INMUX plane 8,7
A7 // -- CRC low byte
8E // -- CRC high byte


// Config Latches on x19y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 01F0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
32 // y_sel: 99
3F // -- CRC low byte
13 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 01F8
53 // Length: 83
83 // -- CRC low byte
58 // -- CRC high byte
00  //  0 x19y99 CPE[0]
00  //  1 x19y99 CPE[1]
00  //  2 x19y99 CPE[2]
00  //  3 x19y99 CPE[3]
00  //  4 x19y99 CPE[4]
00  //  5 x19y99 CPE[5]
00  //  6 x19y99 CPE[6]
00  //  7 x19y99 CPE[7]
00  //  8 x19y99 CPE[8]
00  //  9 x19y99 CPE[9]
00  // 10 x19y100 CPE[0]
00  // 11 x19y100 CPE[1]
00  // 12 x19y100 CPE[2]
00  // 13 x19y100 CPE[3]
00  // 14 x19y100 CPE[4]
00  // 15 x19y100 CPE[5]
00  // 16 x19y100 CPE[6]
00  // 17 x19y100 CPE[7]
00  // 18 x19y100 CPE[8]
00  // 19 x19y100 CPE[9]
00  // 20 x20y99 CPE[0]
00  // 21 x20y99 CPE[1]
00  // 22 x20y99 CPE[2]
00  // 23 x20y99 CPE[3]
00  // 24 x20y99 CPE[4]
00  // 25 x20y99 CPE[5]
00  // 26 x20y99 CPE[6]
00  // 27 x20y99 CPE[7]
00  // 28 x20y99 CPE[8]
00  // 29 x20y99 CPE[9]
00  // 30 x20y100 CPE[0]
00  // 31 x20y100 CPE[1]
00  // 32 x20y100 CPE[2]
00  // 33 x20y100 CPE[3]
00  // 34 x20y100 CPE[4]
00  // 35 x20y100 CPE[5]
00  // 36 x20y100 CPE[6]
00  // 37 x20y100 CPE[7]
00  // 38 x20y100 CPE[8]
00  // 39 x20y100 CPE[9]
00  // 40 x19y99 INMUX plane 2,1
00  // 41 x19y99 INMUX plane 4,3
00  // 42 x19y99 INMUX plane 6,5
00  // 43 x19y99 INMUX plane 8,7
00  // 44 x19y99 INMUX plane 10,9
00  // 45 x19y99 INMUX plane 12,11
00  // 46 x19y100 INMUX plane 2,1
00  // 47 x19y100 INMUX plane 4,3
00  // 48 x19y100 INMUX plane 6,5
00  // 49 x19y100 INMUX plane 8,7
00  // 50 x19y100 INMUX plane 10,9
00  // 51 x19y100 INMUX plane 12,11
00  // 52 x20y99 INMUX plane 2,1
00  // 53 x20y99 INMUX plane 4,3
00  // 54 x20y99 INMUX plane 6,5
08  // 55 x20y99 INMUX plane 8,7
00  // 56 x20y99 INMUX plane 10,9
00  // 57 x20y99 INMUX plane 12,11
00  // 58 x20y100 INMUX plane 2,1
00  // 59 x20y100 INMUX plane 4,3
00  // 60 x20y100 INMUX plane 6,5
00  // 61 x20y100 INMUX plane 8,7
00  // 62 x20y100 INMUX plane 10,9
00  // 63 x20y100 INMUX plane 12,11
00  // 64 x19y99 SB_BIG plane 1
00  // 65 x19y99 SB_BIG plane 1
00  // 66 x19y99 SB_DRIVE plane 2,1
00  // 67 x19y99 SB_BIG plane 2
00  // 68 x19y99 SB_BIG plane 2
00  // 69 x19y99 SB_BIG plane 3
00  // 70 x19y99 SB_BIG plane 3
00  // 71 x19y99 SB_DRIVE plane 4,3
00  // 72 x19y99 SB_BIG plane 4
00  // 73 x19y99 SB_BIG plane 4
00  // 74 x19y99 SB_BIG plane 5
00  // 75 x19y99 SB_BIG plane 5
00  // 76 x19y99 SB_DRIVE plane 6,5
00  // 77 x19y99 SB_BIG plane 6
00  // 78 x19y99 SB_BIG plane 6
00  // 79 x19y99 SB_BIG plane 7
00  // 80 x19y99 SB_BIG plane 7
00  // 81 x19y99 SB_DRIVE plane 8,7
39  // 82 x19y99 SB_BIG plane 8
83 // -- CRC low byte
CF // -- CRC high byte


// Config Latches on x21y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0251     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
32 // y_sel: 99
E7 // -- CRC low byte
0A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0259
2C // Length: 44
F3 // -- CRC low byte
D3 // -- CRC high byte
00  //  0 x21y99 CPE[0]
00  //  1 x21y99 CPE[1]
00  //  2 x21y99 CPE[2]
00  //  3 x21y99 CPE[3]
00  //  4 x21y99 CPE[4]
00  //  5 x21y99 CPE[5]
00  //  6 x21y99 CPE[6]
00  //  7 x21y99 CPE[7]
00  //  8 x21y99 CPE[8]
00  //  9 x21y99 CPE[9]
00  // 10 x21y100 CPE[0]
00  // 11 x21y100 CPE[1]
00  // 12 x21y100 CPE[2]
00  // 13 x21y100 CPE[3]
00  // 14 x21y100 CPE[4]
00  // 15 x21y100 CPE[5]
00  // 16 x21y100 CPE[6]
00  // 17 x21y100 CPE[7]
00  // 18 x21y100 CPE[8]
00  // 19 x21y100 CPE[9]
00  // 20 x22y99 CPE[0]
00  // 21 x22y99 CPE[1]
00  // 22 x22y99 CPE[2]
00  // 23 x22y99 CPE[3]
00  // 24 x22y99 CPE[4]
00  // 25 x22y99 CPE[5]
00  // 26 x22y99 CPE[6]
00  // 27 x22y99 CPE[7]
00  // 28 x22y99 CPE[8]
00  // 29 x22y99 CPE[9]
00  // 30 x22y100 CPE[0]
00  // 31 x22y100 CPE[1]
00  // 32 x22y100 CPE[2]
00  // 33 x22y100 CPE[3]
00  // 34 x22y100 CPE[4]
00  // 35 x22y100 CPE[5]
00  // 36 x22y100 CPE[6]
00  // 37 x22y100 CPE[7]
00  // 38 x22y100 CPE[8]
00  // 39 x22y100 CPE[9]
00  // 40 x21y99 INMUX plane 2,1
00  // 41 x21y99 INMUX plane 4,3
00  // 42 x21y99 INMUX plane 6,5
08  // 43 x21y99 INMUX plane 8,7
A7 // -- CRC low byte
8E // -- CRC high byte


// Config Latches on x23y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 028B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
32 // y_sel: 99
EF // -- CRC low byte
47 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0293
52 // Length: 82
0A // -- CRC low byte
49 // -- CRC high byte
00  //  0 x23y99 CPE[0]
00  //  1 x23y99 CPE[1]
00  //  2 x23y99 CPE[2]
00  //  3 x23y99 CPE[3]
00  //  4 x23y99 CPE[4]
00  //  5 x23y99 CPE[5]
00  //  6 x23y99 CPE[6]
00  //  7 x23y99 CPE[7]
00  //  8 x23y99 CPE[8]
00  //  9 x23y99 CPE[9]
00  // 10 x23y100 CPE[0]
00  // 11 x23y100 CPE[1]
00  // 12 x23y100 CPE[2]
00  // 13 x23y100 CPE[3]
00  // 14 x23y100 CPE[4]
00  // 15 x23y100 CPE[5]
00  // 16 x23y100 CPE[6]
00  // 17 x23y100 CPE[7]
00  // 18 x23y100 CPE[8]
00  // 19 x23y100 CPE[9]
00  // 20 x24y99 CPE[0]
00  // 21 x24y99 CPE[1]
00  // 22 x24y99 CPE[2]
00  // 23 x24y99 CPE[3]
00  // 24 x24y99 CPE[4]
00  // 25 x24y99 CPE[5]
00  // 26 x24y99 CPE[6]
00  // 27 x24y99 CPE[7]
00  // 28 x24y99 CPE[8]
00  // 29 x24y99 CPE[9]
00  // 30 x24y100 CPE[0]
00  // 31 x24y100 CPE[1]
00  // 32 x24y100 CPE[2]
00  // 33 x24y100 CPE[3]
00  // 34 x24y100 CPE[4]
00  // 35 x24y100 CPE[5]
00  // 36 x24y100 CPE[6]
00  // 37 x24y100 CPE[7]
00  // 38 x24y100 CPE[8]
00  // 39 x24y100 CPE[9]
00  // 40 x23y99 INMUX plane 2,1
00  // 41 x23y99 INMUX plane 4,3
00  // 42 x23y99 INMUX plane 6,5
00  // 43 x23y99 INMUX plane 8,7
00  // 44 x23y99 INMUX plane 10,9
00  // 45 x23y99 INMUX plane 12,11
00  // 46 x23y100 INMUX plane 2,1
00  // 47 x23y100 INMUX plane 4,3
00  // 48 x23y100 INMUX plane 6,5
00  // 49 x23y100 INMUX plane 8,7
00  // 50 x23y100 INMUX plane 10,9
00  // 51 x23y100 INMUX plane 12,11
00  // 52 x24y99 INMUX plane 2,1
00  // 53 x24y99 INMUX plane 4,3
00  // 54 x24y99 INMUX plane 6,5
00  // 55 x24y99 INMUX plane 8,7
00  // 56 x24y99 INMUX plane 10,9
00  // 57 x24y99 INMUX plane 12,11
00  // 58 x24y100 INMUX plane 2,1
00  // 59 x24y100 INMUX plane 4,3
00  // 60 x24y100 INMUX plane 6,5
00  // 61 x24y100 INMUX plane 8,7
00  // 62 x24y100 INMUX plane 10,9
00  // 63 x24y100 INMUX plane 12,11
00  // 64 x23y99 SB_BIG plane 1
00  // 65 x23y99 SB_BIG plane 1
00  // 66 x23y99 SB_DRIVE plane 2,1
00  // 67 x23y99 SB_BIG plane 2
00  // 68 x23y99 SB_BIG plane 2
00  // 69 x23y99 SB_BIG plane 3
00  // 70 x23y99 SB_BIG plane 3
00  // 71 x23y99 SB_DRIVE plane 4,3
00  // 72 x23y99 SB_BIG plane 4
00  // 73 x23y99 SB_BIG plane 4
00  // 74 x23y99 SB_BIG plane 5
00  // 75 x23y99 SB_BIG plane 5
00  // 76 x23y99 SB_DRIVE plane 6,5
00  // 77 x23y99 SB_BIG plane 6
00  // 78 x23y99 SB_BIG plane 6
00  // 79 x23y99 SB_BIG plane 7
00  // 80 x23y99 SB_BIG plane 7
40  // 81 x23y99 SB_DRIVE plane 8,7
81 // -- CRC low byte
C8 // -- CRC high byte


// Config Latches on x39y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 02EB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
32 // y_sel: 99
BE // -- CRC low byte
1C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 02F3
53 // Length: 83
83 // -- CRC low byte
58 // -- CRC high byte
00  //  0 x39y99 CPE[0]
00  //  1 x39y99 CPE[1]
00  //  2 x39y99 CPE[2]
00  //  3 x39y99 CPE[3]
00  //  4 x39y99 CPE[4]
00  //  5 x39y99 CPE[5]
00  //  6 x39y99 CPE[6]
00  //  7 x39y99 CPE[7]
00  //  8 x39y99 CPE[8]
00  //  9 x39y99 CPE[9]
00  // 10 x39y100 CPE[0]
00  // 11 x39y100 CPE[1]
00  // 12 x39y100 CPE[2]
00  // 13 x39y100 CPE[3]
00  // 14 x39y100 CPE[4]
00  // 15 x39y100 CPE[5]
00  // 16 x39y100 CPE[6]
00  // 17 x39y100 CPE[7]
00  // 18 x39y100 CPE[8]
00  // 19 x39y100 CPE[9]
00  // 20 x40y99 CPE[0]
00  // 21 x40y99 CPE[1]
00  // 22 x40y99 CPE[2]
00  // 23 x40y99 CPE[3]
00  // 24 x40y99 CPE[4]
00  // 25 x40y99 CPE[5]
00  // 26 x40y99 CPE[6]
00  // 27 x40y99 CPE[7]
00  // 28 x40y99 CPE[8]
00  // 29 x40y99 CPE[9]
00  // 30 x40y100 CPE[0]
00  // 31 x40y100 CPE[1]
00  // 32 x40y100 CPE[2]
00  // 33 x40y100 CPE[3]
00  // 34 x40y100 CPE[4]
00  // 35 x40y100 CPE[5]
00  // 36 x40y100 CPE[6]
00  // 37 x40y100 CPE[7]
00  // 38 x40y100 CPE[8]
00  // 39 x40y100 CPE[9]
00  // 40 x39y99 INMUX plane 2,1
00  // 41 x39y99 INMUX plane 4,3
00  // 42 x39y99 INMUX plane 6,5
00  // 43 x39y99 INMUX plane 8,7
00  // 44 x39y99 INMUX plane 10,9
00  // 45 x39y99 INMUX plane 12,11
00  // 46 x39y100 INMUX plane 2,1
00  // 47 x39y100 INMUX plane 4,3
00  // 48 x39y100 INMUX plane 6,5
00  // 49 x39y100 INMUX plane 8,7
00  // 50 x39y100 INMUX plane 10,9
00  // 51 x39y100 INMUX plane 12,11
00  // 52 x40y99 INMUX plane 2,1
00  // 53 x40y99 INMUX plane 4,3
00  // 54 x40y99 INMUX plane 6,5
08  // 55 x40y99 INMUX plane 8,7
00  // 56 x40y99 INMUX plane 10,9
00  // 57 x40y99 INMUX plane 12,11
00  // 58 x40y100 INMUX plane 2,1
00  // 59 x40y100 INMUX plane 4,3
00  // 60 x40y100 INMUX plane 6,5
00  // 61 x40y100 INMUX plane 8,7
00  // 62 x40y100 INMUX plane 10,9
00  // 63 x40y100 INMUX plane 12,11
00  // 64 x39y99 SB_BIG plane 1
00  // 65 x39y99 SB_BIG plane 1
00  // 66 x39y99 SB_DRIVE plane 2,1
00  // 67 x39y99 SB_BIG plane 2
00  // 68 x39y99 SB_BIG plane 2
00  // 69 x39y99 SB_BIG plane 3
00  // 70 x39y99 SB_BIG plane 3
00  // 71 x39y99 SB_DRIVE plane 4,3
00  // 72 x39y99 SB_BIG plane 4
00  // 73 x39y99 SB_BIG plane 4
00  // 74 x39y99 SB_BIG plane 5
00  // 75 x39y99 SB_BIG plane 5
00  // 76 x39y99 SB_DRIVE plane 6,5
00  // 77 x39y99 SB_BIG plane 6
00  // 78 x39y99 SB_BIG plane 6
00  // 79 x39y99 SB_BIG plane 7
00  // 80 x39y99 SB_BIG plane 7
10  // 81 x39y99 SB_DRIVE plane 8,7
39  // 82 x39y99 SB_BIG plane 8
12 // -- CRC low byte
5A // -- CRC high byte


// Config Latches on x41y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 034C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
32 // y_sel: 99
66 // -- CRC low byte
05 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0354
2C // Length: 44
F3 // -- CRC low byte
D3 // -- CRC high byte
00  //  0 x41y99 CPE[0]
00  //  1 x41y99 CPE[1]
00  //  2 x41y99 CPE[2]
00  //  3 x41y99 CPE[3]
00  //  4 x41y99 CPE[4]
00  //  5 x41y99 CPE[5]
00  //  6 x41y99 CPE[6]
00  //  7 x41y99 CPE[7]
00  //  8 x41y99 CPE[8]
00  //  9 x41y99 CPE[9]
00  // 10 x41y100 CPE[0]
00  // 11 x41y100 CPE[1]
00  // 12 x41y100 CPE[2]
00  // 13 x41y100 CPE[3]
00  // 14 x41y100 CPE[4]
00  // 15 x41y100 CPE[5]
00  // 16 x41y100 CPE[6]
00  // 17 x41y100 CPE[7]
00  // 18 x41y100 CPE[8]
00  // 19 x41y100 CPE[9]
00  // 20 x42y99 CPE[0]
00  // 21 x42y99 CPE[1]
00  // 22 x42y99 CPE[2]
00  // 23 x42y99 CPE[3]
00  // 24 x42y99 CPE[4]
00  // 25 x42y99 CPE[5]
00  // 26 x42y99 CPE[6]
00  // 27 x42y99 CPE[7]
00  // 28 x42y99 CPE[8]
00  // 29 x42y99 CPE[9]
00  // 30 x42y100 CPE[0]
00  // 31 x42y100 CPE[1]
00  // 32 x42y100 CPE[2]
00  // 33 x42y100 CPE[3]
00  // 34 x42y100 CPE[4]
00  // 35 x42y100 CPE[5]
00  // 36 x42y100 CPE[6]
00  // 37 x42y100 CPE[7]
00  // 38 x42y100 CPE[8]
00  // 39 x42y100 CPE[9]
00  // 40 x41y99 INMUX plane 2,1
00  // 41 x41y99 INMUX plane 4,3
00  // 42 x41y99 INMUX plane 6,5
08  // 43 x41y99 INMUX plane 8,7
A7 // -- CRC low byte
8E // -- CRC high byte


// Config Latches on x59y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0386     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1E // x_sel: 59
32 // y_sel: 99
CE // -- CRC low byte
E1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 038E
53 // Length: 83
83 // -- CRC low byte
58 // -- CRC high byte
00  //  0 x59y99 CPE[0]
00  //  1 x59y99 CPE[1]
00  //  2 x59y99 CPE[2]
00  //  3 x59y99 CPE[3]
00  //  4 x59y99 CPE[4]
00  //  5 x59y99 CPE[5]
00  //  6 x59y99 CPE[6]
00  //  7 x59y99 CPE[7]
00  //  8 x59y99 CPE[8]
00  //  9 x59y99 CPE[9]
00  // 10 x59y100 CPE[0]
00  // 11 x59y100 CPE[1]
00  // 12 x59y100 CPE[2]
00  // 13 x59y100 CPE[3]
00  // 14 x59y100 CPE[4]
00  // 15 x59y100 CPE[5]
00  // 16 x59y100 CPE[6]
00  // 17 x59y100 CPE[7]
00  // 18 x59y100 CPE[8]
00  // 19 x59y100 CPE[9]
00  // 20 x60y99 CPE[0]
00  // 21 x60y99 CPE[1]
00  // 22 x60y99 CPE[2]
00  // 23 x60y99 CPE[3]
00  // 24 x60y99 CPE[4]
00  // 25 x60y99 CPE[5]
00  // 26 x60y99 CPE[6]
00  // 27 x60y99 CPE[7]
00  // 28 x60y99 CPE[8]
00  // 29 x60y99 CPE[9]
00  // 30 x60y100 CPE[0]
00  // 31 x60y100 CPE[1]
00  // 32 x60y100 CPE[2]
00  // 33 x60y100 CPE[3]
00  // 34 x60y100 CPE[4]
00  // 35 x60y100 CPE[5]
00  // 36 x60y100 CPE[6]
00  // 37 x60y100 CPE[7]
00  // 38 x60y100 CPE[8]
00  // 39 x60y100 CPE[9]
00  // 40 x59y99 INMUX plane 2,1
00  // 41 x59y99 INMUX plane 4,3
00  // 42 x59y99 INMUX plane 6,5
00  // 43 x59y99 INMUX plane 8,7
00  // 44 x59y99 INMUX plane 10,9
00  // 45 x59y99 INMUX plane 12,11
00  // 46 x59y100 INMUX plane 2,1
00  // 47 x59y100 INMUX plane 4,3
00  // 48 x59y100 INMUX plane 6,5
00  // 49 x59y100 INMUX plane 8,7
00  // 50 x59y100 INMUX plane 10,9
00  // 51 x59y100 INMUX plane 12,11
00  // 52 x60y99 INMUX plane 2,1
00  // 53 x60y99 INMUX plane 4,3
00  // 54 x60y99 INMUX plane 6,5
08  // 55 x60y99 INMUX plane 8,7
00  // 56 x60y99 INMUX plane 10,9
00  // 57 x60y99 INMUX plane 12,11
00  // 58 x60y100 INMUX plane 2,1
00  // 59 x60y100 INMUX plane 4,3
00  // 60 x60y100 INMUX plane 6,5
00  // 61 x60y100 INMUX plane 8,7
00  // 62 x60y100 INMUX plane 10,9
00  // 63 x60y100 INMUX plane 12,11
00  // 64 x59y99 SB_BIG plane 1
00  // 65 x59y99 SB_BIG plane 1
00  // 66 x59y99 SB_DRIVE plane 2,1
00  // 67 x59y99 SB_BIG plane 2
00  // 68 x59y99 SB_BIG plane 2
00  // 69 x59y99 SB_BIG plane 3
00  // 70 x59y99 SB_BIG plane 3
00  // 71 x59y99 SB_DRIVE plane 4,3
00  // 72 x59y99 SB_BIG plane 4
00  // 73 x59y99 SB_BIG plane 4
00  // 74 x59y99 SB_BIG plane 5
00  // 75 x59y99 SB_BIG plane 5
00  // 76 x59y99 SB_DRIVE plane 6,5
00  // 77 x59y99 SB_BIG plane 6
00  // 78 x59y99 SB_BIG plane 6
00  // 79 x59y99 SB_BIG plane 7
00  // 80 x59y99 SB_BIG plane 7
00  // 81 x59y99 SB_DRIVE plane 8,7
39  // 82 x59y99 SB_BIG plane 8
83 // -- CRC low byte
CF // -- CRC high byte


// Config Latches on x61y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 03E7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1F // x_sel: 61
32 // y_sel: 99
16 // -- CRC low byte
F8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 03EF
2C // Length: 44
F3 // -- CRC low byte
D3 // -- CRC high byte
00  //  0 x61y99 CPE[0]
00  //  1 x61y99 CPE[1]
00  //  2 x61y99 CPE[2]
00  //  3 x61y99 CPE[3]
00  //  4 x61y99 CPE[4]
00  //  5 x61y99 CPE[5]
00  //  6 x61y99 CPE[6]
00  //  7 x61y99 CPE[7]
00  //  8 x61y99 CPE[8]
00  //  9 x61y99 CPE[9]
00  // 10 x61y100 CPE[0]
00  // 11 x61y100 CPE[1]
00  // 12 x61y100 CPE[2]
00  // 13 x61y100 CPE[3]
00  // 14 x61y100 CPE[4]
00  // 15 x61y100 CPE[5]
00  // 16 x61y100 CPE[6]
00  // 17 x61y100 CPE[7]
00  // 18 x61y100 CPE[8]
00  // 19 x61y100 CPE[9]
00  // 20 x62y99 CPE[0]
00  // 21 x62y99 CPE[1]
00  // 22 x62y99 CPE[2]
00  // 23 x62y99 CPE[3]
00  // 24 x62y99 CPE[4]
00  // 25 x62y99 CPE[5]
00  // 26 x62y99 CPE[6]
00  // 27 x62y99 CPE[7]
00  // 28 x62y99 CPE[8]
00  // 29 x62y99 CPE[9]
00  // 30 x62y100 CPE[0]
00  // 31 x62y100 CPE[1]
00  // 32 x62y100 CPE[2]
00  // 33 x62y100 CPE[3]
00  // 34 x62y100 CPE[4]
00  // 35 x62y100 CPE[5]
00  // 36 x62y100 CPE[6]
00  // 37 x62y100 CPE[7]
00  // 38 x62y100 CPE[8]
00  // 39 x62y100 CPE[9]
00  // 40 x61y99 INMUX plane 2,1
00  // 41 x61y99 INMUX plane 4,3
00  // 42 x61y99 INMUX plane 6,5
08  // 43 x61y99 INMUX plane 8,7
A7 // -- CRC low byte
8E // -- CRC high byte


// Config Latches on x63y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0421     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
20 // x_sel: 63
32 // y_sel: 99
7C // -- CRC low byte
CD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0429
52 // Length: 82
0A // -- CRC low byte
49 // -- CRC high byte
00  //  0 x63y99 CPE[0]
00  //  1 x63y99 CPE[1]
00  //  2 x63y99 CPE[2]
00  //  3 x63y99 CPE[3]
00  //  4 x63y99 CPE[4]
00  //  5 x63y99 CPE[5]
00  //  6 x63y99 CPE[6]
00  //  7 x63y99 CPE[7]
00  //  8 x63y99 CPE[8]
00  //  9 x63y99 CPE[9]
00  // 10 x63y100 CPE[0]
00  // 11 x63y100 CPE[1]
00  // 12 x63y100 CPE[2]
00  // 13 x63y100 CPE[3]
00  // 14 x63y100 CPE[4]
00  // 15 x63y100 CPE[5]
00  // 16 x63y100 CPE[6]
00  // 17 x63y100 CPE[7]
00  // 18 x63y100 CPE[8]
00  // 19 x63y100 CPE[9]
00  // 20 x64y99 CPE[0]
00  // 21 x64y99 CPE[1]
00  // 22 x64y99 CPE[2]
00  // 23 x64y99 CPE[3]
00  // 24 x64y99 CPE[4]
00  // 25 x64y99 CPE[5]
00  // 26 x64y99 CPE[6]
00  // 27 x64y99 CPE[7]
00  // 28 x64y99 CPE[8]
00  // 29 x64y99 CPE[9]
00  // 30 x64y100 CPE[0]
00  // 31 x64y100 CPE[1]
00  // 32 x64y100 CPE[2]
00  // 33 x64y100 CPE[3]
00  // 34 x64y100 CPE[4]
00  // 35 x64y100 CPE[5]
00  // 36 x64y100 CPE[6]
00  // 37 x64y100 CPE[7]
00  // 38 x64y100 CPE[8]
00  // 39 x64y100 CPE[9]
00  // 40 x63y99 INMUX plane 2,1
00  // 41 x63y99 INMUX plane 4,3
00  // 42 x63y99 INMUX plane 6,5
00  // 43 x63y99 INMUX plane 8,7
00  // 44 x63y99 INMUX plane 10,9
00  // 45 x63y99 INMUX plane 12,11
00  // 46 x63y100 INMUX plane 2,1
00  // 47 x63y100 INMUX plane 4,3
00  // 48 x63y100 INMUX plane 6,5
00  // 49 x63y100 INMUX plane 8,7
00  // 50 x63y100 INMUX plane 10,9
00  // 51 x63y100 INMUX plane 12,11
00  // 52 x64y99 INMUX plane 2,1
00  // 53 x64y99 INMUX plane 4,3
00  // 54 x64y99 INMUX plane 6,5
00  // 55 x64y99 INMUX plane 8,7
00  // 56 x64y99 INMUX plane 10,9
00  // 57 x64y99 INMUX plane 12,11
00  // 58 x64y100 INMUX plane 2,1
00  // 59 x64y100 INMUX plane 4,3
00  // 60 x64y100 INMUX plane 6,5
00  // 61 x64y100 INMUX plane 8,7
00  // 62 x64y100 INMUX plane 10,9
00  // 63 x64y100 INMUX plane 12,11
00  // 64 x63y99 SB_BIG plane 1
00  // 65 x63y99 SB_BIG plane 1
00  // 66 x63y99 SB_DRIVE plane 2,1
00  // 67 x63y99 SB_BIG plane 2
00  // 68 x63y99 SB_BIG plane 2
00  // 69 x63y99 SB_BIG plane 3
00  // 70 x63y99 SB_BIG plane 3
00  // 71 x63y99 SB_DRIVE plane 4,3
00  // 72 x63y99 SB_BIG plane 4
00  // 73 x63y99 SB_BIG plane 4
00  // 74 x63y99 SB_BIG plane 5
00  // 75 x63y99 SB_BIG plane 5
00  // 76 x63y99 SB_DRIVE plane 6,5
00  // 77 x63y99 SB_BIG plane 6
00  // 78 x63y99 SB_BIG plane 6
00  // 79 x63y99 SB_BIG plane 7
00  // 80 x63y99 SB_BIG plane 7
40  // 81 x63y99 SB_DRIVE plane 8,7
81 // -- CRC low byte
C8 // -- CRC high byte


// Config Latches on x79y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0481     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
28 // x_sel: 79
32 // y_sel: 99
BC // -- CRC low byte
03 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0489
53 // Length: 83
83 // -- CRC low byte
58 // -- CRC high byte
00  //  0 x79y99 CPE[0]
00  //  1 x79y99 CPE[1]
00  //  2 x79y99 CPE[2]
00  //  3 x79y99 CPE[3]
00  //  4 x79y99 CPE[4]
00  //  5 x79y99 CPE[5]
00  //  6 x79y99 CPE[6]
00  //  7 x79y99 CPE[7]
00  //  8 x79y99 CPE[8]
00  //  9 x79y99 CPE[9]
00  // 10 x79y100 CPE[0]
00  // 11 x79y100 CPE[1]
00  // 12 x79y100 CPE[2]
00  // 13 x79y100 CPE[3]
00  // 14 x79y100 CPE[4]
00  // 15 x79y100 CPE[5]
00  // 16 x79y100 CPE[6]
00  // 17 x79y100 CPE[7]
00  // 18 x79y100 CPE[8]
00  // 19 x79y100 CPE[9]
00  // 20 x80y99 CPE[0]
00  // 21 x80y99 CPE[1]
00  // 22 x80y99 CPE[2]
00  // 23 x80y99 CPE[3]
00  // 24 x80y99 CPE[4]
00  // 25 x80y99 CPE[5]
00  // 26 x80y99 CPE[6]
00  // 27 x80y99 CPE[7]
00  // 28 x80y99 CPE[8]
00  // 29 x80y99 CPE[9]
00  // 30 x80y100 CPE[0]
00  // 31 x80y100 CPE[1]
00  // 32 x80y100 CPE[2]
00  // 33 x80y100 CPE[3]
00  // 34 x80y100 CPE[4]
00  // 35 x80y100 CPE[5]
00  // 36 x80y100 CPE[6]
00  // 37 x80y100 CPE[7]
00  // 38 x80y100 CPE[8]
00  // 39 x80y100 CPE[9]
00  // 40 x79y99 INMUX plane 2,1
00  // 41 x79y99 INMUX plane 4,3
00  // 42 x79y99 INMUX plane 6,5
00  // 43 x79y99 INMUX plane 8,7
00  // 44 x79y99 INMUX plane 10,9
00  // 45 x79y99 INMUX plane 12,11
00  // 46 x79y100 INMUX plane 2,1
00  // 47 x79y100 INMUX plane 4,3
00  // 48 x79y100 INMUX plane 6,5
00  // 49 x79y100 INMUX plane 8,7
00  // 50 x79y100 INMUX plane 10,9
00  // 51 x79y100 INMUX plane 12,11
00  // 52 x80y99 INMUX plane 2,1
00  // 53 x80y99 INMUX plane 4,3
00  // 54 x80y99 INMUX plane 6,5
08  // 55 x80y99 INMUX plane 8,7
00  // 56 x80y99 INMUX plane 10,9
00  // 57 x80y99 INMUX plane 12,11
00  // 58 x80y100 INMUX plane 2,1
00  // 59 x80y100 INMUX plane 4,3
00  // 60 x80y100 INMUX plane 6,5
00  // 61 x80y100 INMUX plane 8,7
00  // 62 x80y100 INMUX plane 10,9
00  // 63 x80y100 INMUX plane 12,11
00  // 64 x79y99 SB_BIG plane 1
00  // 65 x79y99 SB_BIG plane 1
00  // 66 x79y99 SB_DRIVE plane 2,1
00  // 67 x79y99 SB_BIG plane 2
00  // 68 x79y99 SB_BIG plane 2
00  // 69 x79y99 SB_BIG plane 3
00  // 70 x79y99 SB_BIG plane 3
00  // 71 x79y99 SB_DRIVE plane 4,3
00  // 72 x79y99 SB_BIG plane 4
00  // 73 x79y99 SB_BIG plane 4
00  // 74 x79y99 SB_BIG plane 5
00  // 75 x79y99 SB_BIG plane 5
00  // 76 x79y99 SB_DRIVE plane 6,5
00  // 77 x79y99 SB_BIG plane 6
00  // 78 x79y99 SB_BIG plane 6
00  // 79 x79y99 SB_BIG plane 7
00  // 80 x79y99 SB_BIG plane 7
10  // 81 x79y99 SB_DRIVE plane 8,7
39  // 82 x79y99 SB_BIG plane 8
12 // -- CRC low byte
5A // -- CRC high byte


// Config Latches on x81y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 04E2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
29 // x_sel: 81
32 // y_sel: 99
64 // -- CRC low byte
1A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 04EA
2C // Length: 44
F3 // -- CRC low byte
D3 // -- CRC high byte
00  //  0 x81y99 CPE[0]
00  //  1 x81y99 CPE[1]
00  //  2 x81y99 CPE[2]
00  //  3 x81y99 CPE[3]
00  //  4 x81y99 CPE[4]
00  //  5 x81y99 CPE[5]
00  //  6 x81y99 CPE[6]
00  //  7 x81y99 CPE[7]
00  //  8 x81y99 CPE[8]
00  //  9 x81y99 CPE[9]
00  // 10 x81y100 CPE[0]
00  // 11 x81y100 CPE[1]
00  // 12 x81y100 CPE[2]
00  // 13 x81y100 CPE[3]
00  // 14 x81y100 CPE[4]
00  // 15 x81y100 CPE[5]
00  // 16 x81y100 CPE[6]
00  // 17 x81y100 CPE[7]
00  // 18 x81y100 CPE[8]
00  // 19 x81y100 CPE[9]
00  // 20 x82y99 CPE[0]
00  // 21 x82y99 CPE[1]
00  // 22 x82y99 CPE[2]
00  // 23 x82y99 CPE[3]
00  // 24 x82y99 CPE[4]
00  // 25 x82y99 CPE[5]
00  // 26 x82y99 CPE[6]
00  // 27 x82y99 CPE[7]
00  // 28 x82y99 CPE[8]
00  // 29 x82y99 CPE[9]
00  // 30 x82y100 CPE[0]
00  // 31 x82y100 CPE[1]
00  // 32 x82y100 CPE[2]
00  // 33 x82y100 CPE[3]
00  // 34 x82y100 CPE[4]
00  // 35 x82y100 CPE[5]
00  // 36 x82y100 CPE[6]
00  // 37 x82y100 CPE[7]
00  // 38 x82y100 CPE[8]
00  // 39 x82y100 CPE[9]
00  // 40 x81y99 INMUX plane 2,1
00  // 41 x81y99 INMUX plane 4,3
00  // 42 x81y99 INMUX plane 6,5
08  // 43 x81y99 INMUX plane 8,7
A7 // -- CRC low byte
8E // -- CRC high byte


// Config Latches on x95y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 051C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
32 // y_sel: 99
ED // -- CRC low byte
58 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0524
54 // Length: 84
3C // -- CRC low byte
2C // -- CRC high byte
00  //  0 x95y99 CPE[0]
00  //  1 x95y99 CPE[1]
00  //  2 x95y99 CPE[2]
00  //  3 x95y99 CPE[3]
00  //  4 x95y99 CPE[4]
00  //  5 x95y99 CPE[5]
00  //  6 x95y99 CPE[6]
00  //  7 x95y99 CPE[7]
00  //  8 x95y99 CPE[8]
00  //  9 x95y99 CPE[9]
00  // 10 x95y100 CPE[0]
00  // 11 x95y100 CPE[1]
00  // 12 x95y100 CPE[2]
00  // 13 x95y100 CPE[3]
00  // 14 x95y100 CPE[4]
00  // 15 x95y100 CPE[5]
00  // 16 x95y100 CPE[6]
00  // 17 x95y100 CPE[7]
00  // 18 x95y100 CPE[8]
00  // 19 x95y100 CPE[9]
00  // 20 x96y99 CPE[0]
00  // 21 x96y99 CPE[1]
00  // 22 x96y99 CPE[2]
00  // 23 x96y99 CPE[3]
00  // 24 x96y99 CPE[4]
00  // 25 x96y99 CPE[5]
00  // 26 x96y99 CPE[6]
00  // 27 x96y99 CPE[7]
00  // 28 x96y99 CPE[8]
00  // 29 x96y99 CPE[9]
00  // 30 x96y100 CPE[0]
00  // 31 x96y100 CPE[1]
00  // 32 x96y100 CPE[2]
00  // 33 x96y100 CPE[3]
00  // 34 x96y100 CPE[4]
00  // 35 x96y100 CPE[5]
00  // 36 x96y100 CPE[6]
00  // 37 x96y100 CPE[7]
00  // 38 x96y100 CPE[8]
00  // 39 x96y100 CPE[9]
00  // 40 x95y99 INMUX plane 2,1
00  // 41 x95y99 INMUX plane 4,3
00  // 42 x95y99 INMUX plane 6,5
00  // 43 x95y99 INMUX plane 8,7
00  // 44 x95y99 INMUX plane 10,9
00  // 45 x95y99 INMUX plane 12,11
00  // 46 x95y100 INMUX plane 2,1
00  // 47 x95y100 INMUX plane 4,3
00  // 48 x95y100 INMUX plane 6,5
00  // 49 x95y100 INMUX plane 8,7
00  // 50 x95y100 INMUX plane 10,9
00  // 51 x95y100 INMUX plane 12,11
00  // 52 x96y99 INMUX plane 2,1
00  // 53 x96y99 INMUX plane 4,3
00  // 54 x96y99 INMUX plane 6,5
08  // 55 x96y99 INMUX plane 8,7
00  // 56 x96y99 INMUX plane 10,9
00  // 57 x96y99 INMUX plane 12,11
00  // 58 x96y100 INMUX plane 2,1
00  // 59 x96y100 INMUX plane 4,3
00  // 60 x96y100 INMUX plane 6,5
00  // 61 x96y100 INMUX plane 8,7
00  // 62 x96y100 INMUX plane 10,9
00  // 63 x96y100 INMUX plane 12,11
00  // 64 x95y99 SB_BIG plane 1
00  // 65 x95y99 SB_BIG plane 1
00  // 66 x95y99 SB_DRIVE plane 2,1
00  // 67 x95y99 SB_BIG plane 2
00  // 68 x95y99 SB_BIG plane 2
00  // 69 x95y99 SB_BIG plane 3
00  // 70 x95y99 SB_BIG plane 3
00  // 71 x95y99 SB_DRIVE plane 4,3
00  // 72 x95y99 SB_BIG plane 4
00  // 73 x95y99 SB_BIG plane 4
00  // 74 x95y99 SB_BIG plane 5
00  // 75 x95y99 SB_BIG plane 5
00  // 76 x95y99 SB_DRIVE plane 6,5
00  // 77 x95y99 SB_BIG plane 6
00  // 78 x95y99 SB_BIG plane 6
00  // 79 x95y99 SB_BIG plane 7
00  // 80 x95y99 SB_BIG plane 7
80  // 81 x95y99 SB_DRIVE plane 8,7
30  // 82 x95y99 SB_BIG plane 8
10  // 83 x95y99 SB_BIG plane 8
51 // -- CRC low byte
8D // -- CRC high byte


// Config Latches on x97y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 057E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
32 // y_sel: 99
35 // -- CRC low byte
41 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0586
2C // Length: 44
F3 // -- CRC low byte
D3 // -- CRC high byte
00  //  0 x97y99 CPE[0]
00  //  1 x97y99 CPE[1]
00  //  2 x97y99 CPE[2]
00  //  3 x97y99 CPE[3]
00  //  4 x97y99 CPE[4]
00  //  5 x97y99 CPE[5]
00  //  6 x97y99 CPE[6]
00  //  7 x97y99 CPE[7]
00  //  8 x97y99 CPE[8]
00  //  9 x97y99 CPE[9]
00  // 10 x97y100 CPE[0]
00  // 11 x97y100 CPE[1]
00  // 12 x97y100 CPE[2]
00  // 13 x97y100 CPE[3]
00  // 14 x97y100 CPE[4]
00  // 15 x97y100 CPE[5]
00  // 16 x97y100 CPE[6]
00  // 17 x97y100 CPE[7]
00  // 18 x97y100 CPE[8]
00  // 19 x97y100 CPE[9]
00  // 20 x98y99 CPE[0]
00  // 21 x98y99 CPE[1]
00  // 22 x98y99 CPE[2]
00  // 23 x98y99 CPE[3]
00  // 24 x98y99 CPE[4]
00  // 25 x98y99 CPE[5]
00  // 26 x98y99 CPE[6]
00  // 27 x98y99 CPE[7]
00  // 28 x98y99 CPE[8]
00  // 29 x98y99 CPE[9]
00  // 30 x98y100 CPE[0]
00  // 31 x98y100 CPE[1]
00  // 32 x98y100 CPE[2]
00  // 33 x98y100 CPE[3]
00  // 34 x98y100 CPE[4]
00  // 35 x98y100 CPE[5]
00  // 36 x98y100 CPE[6]
00  // 37 x98y100 CPE[7]
00  // 38 x98y100 CPE[8]
00  // 39 x98y100 CPE[9]
00  // 40 x97y99 INMUX plane 2,1
00  // 41 x97y99 INMUX plane 4,3
00  // 42 x97y99 INMUX plane 6,5
08  // 43 x97y99 INMUX plane 8,7
A7 // -- CRC low byte
8E // -- CRC high byte


// Config Latches on x99y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 05B8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
32 // y_sel: 99
5D // -- CRC low byte
6B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 05C0
54 // Length: 84
3C // -- CRC low byte
2C // -- CRC high byte
00  //  0 x99y99 CPE[0]
00  //  1 x99y99 CPE[1]
00  //  2 x99y99 CPE[2]
00  //  3 x99y99 CPE[3]
00  //  4 x99y99 CPE[4]
00  //  5 x99y99 CPE[5]
00  //  6 x99y99 CPE[6]
00  //  7 x99y99 CPE[7]
00  //  8 x99y99 CPE[8]
00  //  9 x99y99 CPE[9]
00  // 10 x99y100 CPE[0]
00  // 11 x99y100 CPE[1]
00  // 12 x99y100 CPE[2]
00  // 13 x99y100 CPE[3]
00  // 14 x99y100 CPE[4]
00  // 15 x99y100 CPE[5]
00  // 16 x99y100 CPE[6]
00  // 17 x99y100 CPE[7]
00  // 18 x99y100 CPE[8]
00  // 19 x99y100 CPE[9]
00  // 20 x100y99 CPE[0]
00  // 21 x100y99 CPE[1]
00  // 22 x100y99 CPE[2]
00  // 23 x100y99 CPE[3]
00  // 24 x100y99 CPE[4]
00  // 25 x100y99 CPE[5]
00  // 26 x100y99 CPE[6]
00  // 27 x100y99 CPE[7]
00  // 28 x100y99 CPE[8]
00  // 29 x100y99 CPE[9]
00  // 30 x100y100 CPE[0]
00  // 31 x100y100 CPE[1]
00  // 32 x100y100 CPE[2]
00  // 33 x100y100 CPE[3]
00  // 34 x100y100 CPE[4]
00  // 35 x100y100 CPE[5]
00  // 36 x100y100 CPE[6]
00  // 37 x100y100 CPE[7]
00  // 38 x100y100 CPE[8]
00  // 39 x100y100 CPE[9]
00  // 40 x99y99 INMUX plane 2,1
00  // 41 x99y99 INMUX plane 4,3
00  // 42 x99y99 INMUX plane 6,5
00  // 43 x99y99 INMUX plane 8,7
00  // 44 x99y99 INMUX plane 10,9
00  // 45 x99y99 INMUX plane 12,11
00  // 46 x99y100 INMUX plane 2,1
00  // 47 x99y100 INMUX plane 4,3
00  // 48 x99y100 INMUX plane 6,5
00  // 49 x99y100 INMUX plane 8,7
00  // 50 x99y100 INMUX plane 10,9
00  // 51 x99y100 INMUX plane 12,11
00  // 52 x100y99 INMUX plane 2,1
00  // 53 x100y99 INMUX plane 4,3
00  // 54 x100y99 INMUX plane 6,5
08  // 55 x100y99 INMUX plane 8,7
00  // 56 x100y99 INMUX plane 10,9
00  // 57 x100y99 INMUX plane 12,11
00  // 58 x100y100 INMUX plane 2,1
00  // 59 x100y100 INMUX plane 4,3
00  // 60 x100y100 INMUX plane 6,5
00  // 61 x100y100 INMUX plane 8,7
00  // 62 x100y100 INMUX plane 10,9
00  // 63 x100y100 INMUX plane 12,11
00  // 64 x99y99 SB_BIG plane 1
00  // 65 x99y99 SB_BIG plane 1
00  // 66 x99y99 SB_DRIVE plane 2,1
00  // 67 x99y99 SB_BIG plane 2
00  // 68 x99y99 SB_BIG plane 2
00  // 69 x99y99 SB_BIG plane 3
00  // 70 x99y99 SB_BIG plane 3
00  // 71 x99y99 SB_DRIVE plane 4,3
00  // 72 x99y99 SB_BIG plane 4
00  // 73 x99y99 SB_BIG plane 4
00  // 74 x99y99 SB_BIG plane 5
00  // 75 x99y99 SB_BIG plane 5
00  // 76 x99y99 SB_DRIVE plane 6,5
00  // 77 x99y99 SB_BIG plane 6
00  // 78 x99y99 SB_BIG plane 6
00  // 79 x99y99 SB_BIG plane 7
00  // 80 x99y99 SB_BIG plane 7
80  // 81 x99y99 SB_DRIVE plane 8,7
38  // 82 x99y99 SB_BIG plane 8
10  // 83 x99y99 SB_BIG plane 8
91 // -- CRC low byte
43 // -- CRC high byte


// Config Latches on x101y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 061A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
32 // y_sel: 99
85 // -- CRC low byte
72 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0622
2C // Length: 44
F3 // -- CRC low byte
D3 // -- CRC high byte
00  //  0 x101y99 CPE[0]
00  //  1 x101y99 CPE[1]
00  //  2 x101y99 CPE[2]
00  //  3 x101y99 CPE[3]
00  //  4 x101y99 CPE[4]
00  //  5 x101y99 CPE[5]
00  //  6 x101y99 CPE[6]
00  //  7 x101y99 CPE[7]
00  //  8 x101y99 CPE[8]
00  //  9 x101y99 CPE[9]
00  // 10 x101y100 CPE[0]
00  // 11 x101y100 CPE[1]
00  // 12 x101y100 CPE[2]
00  // 13 x101y100 CPE[3]
00  // 14 x101y100 CPE[4]
00  // 15 x101y100 CPE[5]
00  // 16 x101y100 CPE[6]
00  // 17 x101y100 CPE[7]
00  // 18 x101y100 CPE[8]
00  // 19 x101y100 CPE[9]
00  // 20 x102y99 CPE[0]
00  // 21 x102y99 CPE[1]
00  // 22 x102y99 CPE[2]
00  // 23 x102y99 CPE[3]
00  // 24 x102y99 CPE[4]
00  // 25 x102y99 CPE[5]
00  // 26 x102y99 CPE[6]
00  // 27 x102y99 CPE[7]
00  // 28 x102y99 CPE[8]
00  // 29 x102y99 CPE[9]
00  // 30 x102y100 CPE[0]
00  // 31 x102y100 CPE[1]
00  // 32 x102y100 CPE[2]
00  // 33 x102y100 CPE[3]
00  // 34 x102y100 CPE[4]
00  // 35 x102y100 CPE[5]
00  // 36 x102y100 CPE[6]
00  // 37 x102y100 CPE[7]
00  // 38 x102y100 CPE[8]
00  // 39 x102y100 CPE[9]
00  // 40 x101y99 INMUX plane 2,1
00  // 41 x101y99 INMUX plane 4,3
00  // 42 x101y99 INMUX plane 6,5
08  // 43 x101y99 INMUX plane 8,7
A7 // -- CRC low byte
8E // -- CRC high byte


// Config Latches on x161y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0654     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
32 // y_sel: 99
60 // -- CRC low byte
24 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 065C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y99
00  // 14 right_edge_EN1 at x163y99
00  // 15 right_edge_EN2 at x163y99
00  // 16 right_edge_EN0 at x163y100
00  // 17 right_edge_EN1 at x163y100
00  // 18 right_edge_EN2 at x163y100
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y100 SB_BIG plane 1
12  // 65 x162y100 SB_BIG plane 1
00  // 66 x162y100 SB_DRIVE plane 2,1
48  // 67 x162y100 SB_BIG plane 2
12  // 68 x162y100 SB_BIG plane 2
48  // 69 x162y100 SB_BIG plane 3
12  // 70 x162y100 SB_BIG plane 3
00  // 71 x162y100 SB_DRIVE plane 4,3
48  // 72 x162y100 SB_BIG plane 4
12  // 73 x162y100 SB_BIG plane 4
48  // 74 x162y100 SB_BIG plane 5
12  // 75 x162y100 SB_BIG plane 5
00  // 76 x162y100 SB_DRIVE plane 6,5
48  // 77 x162y100 SB_BIG plane 6
12  // 78 x162y100 SB_BIG plane 6
48  // 79 x162y100 SB_BIG plane 7
12  // 80 x162y100 SB_BIG plane 7
00  // 81 x162y100 SB_DRIVE plane 8,7
48  // 82 x162y100 SB_BIG plane 8
12  // 83 x162y100 SB_BIG plane 8
48  // 84 x162y100 SB_BIG plane 9
12  // 85 x162y100 SB_BIG plane 9
00  // 86 x162y100 SB_DRIVE plane 10,9
48  // 87 x162y100 SB_BIG plane 10
12  // 88 x162y100 SB_BIG plane 10
48  // 89 x162y100 SB_BIG plane 11
12  // 90 x162y100 SB_BIG plane 11
00  // 91 x162y100 SB_DRIVE plane 12,11
48  // 92 x162y100 SB_BIG plane 12
12  // 93 x162y100 SB_BIG plane 12
A8  // 94 x161y99 SB_SML plane 1
82  // 95 x161y99 SB_SML plane 2,1
2A  // 96 x161y99 SB_SML plane 2
A8  // 97 x161y99 SB_SML plane 3
82  // 98 x161y99 SB_SML plane 4,3
2A  // 99 x161y99 SB_SML plane 4
A8  // 100 x161y99 SB_SML plane 5
82  // 101 x161y99 SB_SML plane 6,5
2A  // 102 x161y99 SB_SML plane 6
A8  // 103 x161y99 SB_SML plane 7
82  // 104 x161y99 SB_SML plane 8,7
2A  // 105 x161y99 SB_SML plane 8
A8  // 106 x161y99 SB_SML plane 9
82  // 107 x161y99 SB_SML plane 10,9
2A  // 108 x161y99 SB_SML plane 10
A8  // 109 x161y99 SB_SML plane 11
82  // 110 x161y99 SB_SML plane 12,11
2A  // 111 x161y99 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 06D2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
33 // y_sel: 101
C6 // -- CRC low byte
FF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 06DA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
90  //  0 GPIO_W2_A[8]  _a603  IBF  at x0y101
00  //  1 GPIO_W2_A[8]
00  //  2 GPIO_W2_A[8]
00  //  3 GPIO_W2_A[8]
00  //  4 GPIO_W2_A[8]
00  //  5 GPIO_W2_A[8]
01  //  6 GPIO_W2_A[8]
00  //  7 GPIO_W2_A[8]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x-2y101
00  // 10 edge_io_EN1 at x-2y101
00  // 11 edge_io_EN0 at x-2y102
00  // 12 edge_io_EN1 at x-2y102
00  // 13 left_edge_EN0 at x-2y101
00  // 14 left_edge_EN1 at x-2y101
00  // 15 left_edge_EN2 at x-2y101
00  // 16 left_edge_EN0 at x-2y102
00  // 17 left_edge_EN1 at x-2y102
00  // 18 left_edge_EN2 at x-2y102
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y102 SB_BIG plane 1
12  // 65 x0y102 SB_BIG plane 1
00  // 66 x0y102 SB_DRIVE plane 2,1
48  // 67 x0y102 SB_BIG plane 2
12  // 68 x0y102 SB_BIG plane 2
48  // 69 x0y102 SB_BIG plane 3
12  // 70 x0y102 SB_BIG plane 3
00  // 71 x0y102 SB_DRIVE plane 4,3
48  // 72 x0y102 SB_BIG plane 4
12  // 73 x0y102 SB_BIG plane 4
48  // 74 x0y102 SB_BIG plane 5
12  // 75 x0y102 SB_BIG plane 5
00  // 76 x0y102 SB_DRIVE plane 6,5
48  // 77 x0y102 SB_BIG plane 6
12  // 78 x0y102 SB_BIG plane 6
48  // 79 x0y102 SB_BIG plane 7
12  // 80 x0y102 SB_BIG plane 7
00  // 81 x0y102 SB_DRIVE plane 8,7
48  // 82 x0y102 SB_BIG plane 8
12  // 83 x0y102 SB_BIG plane 8
48  // 84 x0y102 SB_BIG plane 9
12  // 85 x0y102 SB_BIG plane 9
00  // 86 x0y102 SB_DRIVE plane 10,9
48  // 87 x0y102 SB_BIG plane 10
12  // 88 x0y102 SB_BIG plane 10
48  // 89 x0y102 SB_BIG plane 11
12  // 90 x0y102 SB_BIG plane 11
00  // 91 x0y102 SB_DRIVE plane 12,11
48  // 92 x0y102 SB_BIG plane 12
12  // 93 x0y102 SB_BIG plane 12
A8  // 94 x-1y101 SB_SML plane 1
82  // 95 x-1y101 SB_SML plane 2,1
2A  // 96 x-1y101 SB_SML plane 2
A8  // 97 x-1y101 SB_SML plane 3
82  // 98 x-1y101 SB_SML plane 4,3
2A  // 99 x-1y101 SB_SML plane 4
A8  // 100 x-1y101 SB_SML plane 5
82  // 101 x-1y101 SB_SML plane 6,5
2A  // 102 x-1y101 SB_SML plane 6
A8  // 103 x-1y101 SB_SML plane 7
82  // 104 x-1y101 SB_SML plane 8,7
2A  // 105 x-1y101 SB_SML plane 8
A8  // 106 x-1y101 SB_SML plane 9
82  // 107 x-1y101 SB_SML plane 10,9
2A  // 108 x-1y101 SB_SML plane 10
A8  // 109 x-1y101 SB_SML plane 11
82  // 110 x-1y101 SB_SML plane 12,11
2A  // 111 x-1y101 SB_SML plane 12
A7 // -- CRC low byte
E1 // -- CRC high byte


// Config Latches on x161y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0750     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
33 // y_sel: 101
E9 // -- CRC low byte
35 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0758
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y101
00  // 14 right_edge_EN1 at x163y101
00  // 15 right_edge_EN2 at x163y101
00  // 16 right_edge_EN0 at x163y102
00  // 17 right_edge_EN1 at x163y102
00  // 18 right_edge_EN2 at x163y102
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y101 SB_BIG plane 1
12  // 65 x161y101 SB_BIG plane 1
00  // 66 x161y101 SB_DRIVE plane 2,1
48  // 67 x161y101 SB_BIG plane 2
12  // 68 x161y101 SB_BIG plane 2
48  // 69 x161y101 SB_BIG plane 3
12  // 70 x161y101 SB_BIG plane 3
00  // 71 x161y101 SB_DRIVE plane 4,3
48  // 72 x161y101 SB_BIG plane 4
12  // 73 x161y101 SB_BIG plane 4
48  // 74 x161y101 SB_BIG plane 5
12  // 75 x161y101 SB_BIG plane 5
00  // 76 x161y101 SB_DRIVE plane 6,5
48  // 77 x161y101 SB_BIG plane 6
12  // 78 x161y101 SB_BIG plane 6
48  // 79 x161y101 SB_BIG plane 7
12  // 80 x161y101 SB_BIG plane 7
00  // 81 x161y101 SB_DRIVE plane 8,7
48  // 82 x161y101 SB_BIG plane 8
12  // 83 x161y101 SB_BIG plane 8
48  // 84 x161y101 SB_BIG plane 9
12  // 85 x161y101 SB_BIG plane 9
00  // 86 x161y101 SB_DRIVE plane 10,9
48  // 87 x161y101 SB_BIG plane 10
12  // 88 x161y101 SB_BIG plane 10
48  // 89 x161y101 SB_BIG plane 11
12  // 90 x161y101 SB_BIG plane 11
00  // 91 x161y101 SB_DRIVE plane 12,11
48  // 92 x161y101 SB_BIG plane 12
12  // 93 x161y101 SB_BIG plane 12
A8  // 94 x162y102 SB_SML plane 1
82  // 95 x162y102 SB_SML plane 2,1
2A  // 96 x162y102 SB_SML plane 2
A8  // 97 x162y102 SB_SML plane 3
82  // 98 x162y102 SB_SML plane 4,3
2A  // 99 x162y102 SB_SML plane 4
A8  // 100 x162y102 SB_SML plane 5
82  // 101 x162y102 SB_SML plane 6,5
2A  // 102 x162y102 SB_SML plane 6
A8  // 103 x162y102 SB_SML plane 7
82  // 104 x162y102 SB_SML plane 8,7
2A  // 105 x162y102 SB_SML plane 8
A8  // 106 x162y102 SB_SML plane 9
82  // 107 x162y102 SB_SML plane 10,9
2A  // 108 x162y102 SB_SML plane 10
A8  // 109 x162y102 SB_SML plane 11
82  // 110 x162y102 SB_SML plane 12,11
2A  // 111 x162y102 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 07CE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
34 // y_sel: 103
79 // -- CRC low byte
8B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 07D6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y103
00  // 14 left_edge_EN1 at x-2y103
00  // 15 left_edge_EN2 at x-2y103
00  // 16 left_edge_EN0 at x-2y104
00  // 17 left_edge_EN1 at x-2y104
00  // 18 left_edge_EN2 at x-2y104
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y103 SB_BIG plane 1
12  // 65 x-1y103 SB_BIG plane 1
00  // 66 x-1y103 SB_DRIVE plane 2,1
48  // 67 x-1y103 SB_BIG plane 2
12  // 68 x-1y103 SB_BIG plane 2
48  // 69 x-1y103 SB_BIG plane 3
12  // 70 x-1y103 SB_BIG plane 3
00  // 71 x-1y103 SB_DRIVE plane 4,3
48  // 72 x-1y103 SB_BIG plane 4
12  // 73 x-1y103 SB_BIG plane 4
48  // 74 x-1y103 SB_BIG plane 5
12  // 75 x-1y103 SB_BIG plane 5
00  // 76 x-1y103 SB_DRIVE plane 6,5
48  // 77 x-1y103 SB_BIG plane 6
12  // 78 x-1y103 SB_BIG plane 6
48  // 79 x-1y103 SB_BIG plane 7
12  // 80 x-1y103 SB_BIG plane 7
00  // 81 x-1y103 SB_DRIVE plane 8,7
48  // 82 x-1y103 SB_BIG plane 8
12  // 83 x-1y103 SB_BIG plane 8
48  // 84 x-1y103 SB_BIG plane 9
12  // 85 x-1y103 SB_BIG plane 9
00  // 86 x-1y103 SB_DRIVE plane 10,9
48  // 87 x-1y103 SB_BIG plane 10
12  // 88 x-1y103 SB_BIG plane 10
48  // 89 x-1y103 SB_BIG plane 11
12  // 90 x-1y103 SB_BIG plane 11
00  // 91 x-1y103 SB_DRIVE plane 12,11
48  // 92 x-1y103 SB_BIG plane 12
12  // 93 x-1y103 SB_BIG plane 12
A8  // 94 x0y104 SB_SML plane 1
82  // 95 x0y104 SB_SML plane 2,1
2A  // 96 x0y104 SB_SML plane 2
A8  // 97 x0y104 SB_SML plane 3
82  // 98 x0y104 SB_SML plane 4,3
2A  // 99 x0y104 SB_SML plane 4
A8  // 100 x0y104 SB_SML plane 5
82  // 101 x0y104 SB_SML plane 6,5
2A  // 102 x0y104 SB_SML plane 6
A8  // 103 x0y104 SB_SML plane 7
82  // 104 x0y104 SB_SML plane 8,7
2A  // 105 x0y104 SB_SML plane 8
A8  // 106 x0y104 SB_SML plane 9
82  // 107 x0y104 SB_SML plane 10,9
2A  // 108 x0y104 SB_SML plane 10
A8  // 109 x0y104 SB_SML plane 11
82  // 110 x0y104 SB_SML plane 12,11
2A  // 111 x0y104 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 084C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
34 // y_sel: 103
56 // -- CRC low byte
41 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0854
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y103
00  // 14 right_edge_EN1 at x163y103
00  // 15 right_edge_EN2 at x163y103
00  // 16 right_edge_EN0 at x163y104
00  // 17 right_edge_EN1 at x163y104
00  // 18 right_edge_EN2 at x163y104
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y104 SB_BIG plane 1
12  // 65 x162y104 SB_BIG plane 1
00  // 66 x162y104 SB_DRIVE plane 2,1
48  // 67 x162y104 SB_BIG plane 2
12  // 68 x162y104 SB_BIG plane 2
48  // 69 x162y104 SB_BIG plane 3
12  // 70 x162y104 SB_BIG plane 3
00  // 71 x162y104 SB_DRIVE plane 4,3
48  // 72 x162y104 SB_BIG plane 4
12  // 73 x162y104 SB_BIG plane 4
48  // 74 x162y104 SB_BIG plane 5
12  // 75 x162y104 SB_BIG plane 5
00  // 76 x162y104 SB_DRIVE plane 6,5
48  // 77 x162y104 SB_BIG plane 6
12  // 78 x162y104 SB_BIG plane 6
48  // 79 x162y104 SB_BIG plane 7
12  // 80 x162y104 SB_BIG plane 7
00  // 81 x162y104 SB_DRIVE plane 8,7
48  // 82 x162y104 SB_BIG plane 8
12  // 83 x162y104 SB_BIG plane 8
48  // 84 x162y104 SB_BIG plane 9
12  // 85 x162y104 SB_BIG plane 9
00  // 86 x162y104 SB_DRIVE plane 10,9
48  // 87 x162y104 SB_BIG plane 10
12  // 88 x162y104 SB_BIG plane 10
48  // 89 x162y104 SB_BIG plane 11
12  // 90 x162y104 SB_BIG plane 11
00  // 91 x162y104 SB_DRIVE plane 12,11
48  // 92 x162y104 SB_BIG plane 12
12  // 93 x162y104 SB_BIG plane 12
A8  // 94 x161y103 SB_SML plane 1
82  // 95 x161y103 SB_SML plane 2,1
2A  // 96 x161y103 SB_SML plane 2
A8  // 97 x161y103 SB_SML plane 3
82  // 98 x161y103 SB_SML plane 4,3
2A  // 99 x161y103 SB_SML plane 4
A8  // 100 x161y103 SB_SML plane 5
82  // 101 x161y103 SB_SML plane 6,5
2A  // 102 x161y103 SB_SML plane 6
A8  // 103 x161y103 SB_SML plane 7
82  // 104 x161y103 SB_SML plane 8,7
2A  // 105 x161y103 SB_SML plane 8
A8  // 106 x161y103 SB_SML plane 9
82  // 107 x161y103 SB_SML plane 10,9
2A  // 108 x161y103 SB_SML plane 10
A8  // 109 x161y103 SB_SML plane 11
82  // 110 x161y103 SB_SML plane 12,11
2A  // 111 x161y103 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 08CA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
35 // y_sel: 105
F0 // -- CRC low byte
9A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 08D2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y105
00  // 14 left_edge_EN1 at x-2y105
00  // 15 left_edge_EN2 at x-2y105
00  // 16 left_edge_EN0 at x-2y106
00  // 17 left_edge_EN1 at x-2y106
00  // 18 left_edge_EN2 at x-2y106
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y106 SB_BIG plane 1
12  // 65 x0y106 SB_BIG plane 1
00  // 66 x0y106 SB_DRIVE plane 2,1
48  // 67 x0y106 SB_BIG plane 2
12  // 68 x0y106 SB_BIG plane 2
48  // 69 x0y106 SB_BIG plane 3
12  // 70 x0y106 SB_BIG plane 3
00  // 71 x0y106 SB_DRIVE plane 4,3
48  // 72 x0y106 SB_BIG plane 4
12  // 73 x0y106 SB_BIG plane 4
48  // 74 x0y106 SB_BIG plane 5
12  // 75 x0y106 SB_BIG plane 5
00  // 76 x0y106 SB_DRIVE plane 6,5
48  // 77 x0y106 SB_BIG plane 6
12  // 78 x0y106 SB_BIG plane 6
48  // 79 x0y106 SB_BIG plane 7
12  // 80 x0y106 SB_BIG plane 7
00  // 81 x0y106 SB_DRIVE plane 8,7
48  // 82 x0y106 SB_BIG plane 8
12  // 83 x0y106 SB_BIG plane 8
48  // 84 x0y106 SB_BIG plane 9
12  // 85 x0y106 SB_BIG plane 9
00  // 86 x0y106 SB_DRIVE plane 10,9
48  // 87 x0y106 SB_BIG plane 10
12  // 88 x0y106 SB_BIG plane 10
48  // 89 x0y106 SB_BIG plane 11
12  // 90 x0y106 SB_BIG plane 11
00  // 91 x0y106 SB_DRIVE plane 12,11
48  // 92 x0y106 SB_BIG plane 12
12  // 93 x0y106 SB_BIG plane 12
A8  // 94 x-1y105 SB_SML plane 1
82  // 95 x-1y105 SB_SML plane 2,1
2A  // 96 x-1y105 SB_SML plane 2
A8  // 97 x-1y105 SB_SML plane 3
82  // 98 x-1y105 SB_SML plane 4,3
2A  // 99 x-1y105 SB_SML plane 4
A8  // 100 x-1y105 SB_SML plane 5
82  // 101 x-1y105 SB_SML plane 6,5
2A  // 102 x-1y105 SB_SML plane 6
A8  // 103 x-1y105 SB_SML plane 7
82  // 104 x-1y105 SB_SML plane 8,7
2A  // 105 x-1y105 SB_SML plane 8
A8  // 106 x-1y105 SB_SML plane 9
82  // 107 x-1y105 SB_SML plane 10,9
2A  // 108 x-1y105 SB_SML plane 10
A8  // 109 x-1y105 SB_SML plane 11
82  // 110 x-1y105 SB_SML plane 12,11
2A  // 111 x-1y105 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0948     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
35 // y_sel: 105
DF // -- CRC low byte
50 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0950
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y105
00  // 14 right_edge_EN1 at x163y105
00  // 15 right_edge_EN2 at x163y105
00  // 16 right_edge_EN0 at x163y106
00  // 17 right_edge_EN1 at x163y106
00  // 18 right_edge_EN2 at x163y106
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y105 SB_BIG plane 1
12  // 65 x161y105 SB_BIG plane 1
00  // 66 x161y105 SB_DRIVE plane 2,1
48  // 67 x161y105 SB_BIG plane 2
12  // 68 x161y105 SB_BIG plane 2
48  // 69 x161y105 SB_BIG plane 3
12  // 70 x161y105 SB_BIG plane 3
00  // 71 x161y105 SB_DRIVE plane 4,3
48  // 72 x161y105 SB_BIG plane 4
12  // 73 x161y105 SB_BIG plane 4
48  // 74 x161y105 SB_BIG plane 5
12  // 75 x161y105 SB_BIG plane 5
00  // 76 x161y105 SB_DRIVE plane 6,5
48  // 77 x161y105 SB_BIG plane 6
12  // 78 x161y105 SB_BIG plane 6
48  // 79 x161y105 SB_BIG plane 7
12  // 80 x161y105 SB_BIG plane 7
00  // 81 x161y105 SB_DRIVE plane 8,7
48  // 82 x161y105 SB_BIG plane 8
12  // 83 x161y105 SB_BIG plane 8
48  // 84 x161y105 SB_BIG plane 9
12  // 85 x161y105 SB_BIG plane 9
00  // 86 x161y105 SB_DRIVE plane 10,9
48  // 87 x161y105 SB_BIG plane 10
12  // 88 x161y105 SB_BIG plane 10
48  // 89 x161y105 SB_BIG plane 11
12  // 90 x161y105 SB_BIG plane 11
00  // 91 x161y105 SB_DRIVE plane 12,11
48  // 92 x161y105 SB_BIG plane 12
12  // 93 x161y105 SB_BIG plane 12
A8  // 94 x162y106 SB_SML plane 1
82  // 95 x162y106 SB_SML plane 2,1
2A  // 96 x162y106 SB_SML plane 2
A8  // 97 x162y106 SB_SML plane 3
82  // 98 x162y106 SB_SML plane 4,3
2A  // 99 x162y106 SB_SML plane 4
A8  // 100 x162y106 SB_SML plane 5
82  // 101 x162y106 SB_SML plane 6,5
2A  // 102 x162y106 SB_SML plane 6
A8  // 103 x162y106 SB_SML plane 7
82  // 104 x162y106 SB_SML plane 8,7
2A  // 105 x162y106 SB_SML plane 8
A8  // 106 x162y106 SB_SML plane 9
82  // 107 x162y106 SB_SML plane 10,9
2A  // 108 x162y106 SB_SML plane 10
A8  // 109 x162y106 SB_SML plane 11
82  // 110 x162y106 SB_SML plane 12,11
2A  // 111 x162y106 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 09C6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
36 // y_sel: 107
6B // -- CRC low byte
A8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 09CE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y107
00  // 14 left_edge_EN1 at x-2y107
00  // 15 left_edge_EN2 at x-2y107
00  // 16 left_edge_EN0 at x-2y108
00  // 17 left_edge_EN1 at x-2y108
00  // 18 left_edge_EN2 at x-2y108
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y107 SB_BIG plane 1
12  // 65 x-1y107 SB_BIG plane 1
00  // 66 x-1y107 SB_DRIVE plane 2,1
48  // 67 x-1y107 SB_BIG plane 2
12  // 68 x-1y107 SB_BIG plane 2
48  // 69 x-1y107 SB_BIG plane 3
12  // 70 x-1y107 SB_BIG plane 3
00  // 71 x-1y107 SB_DRIVE plane 4,3
48  // 72 x-1y107 SB_BIG plane 4
12  // 73 x-1y107 SB_BIG plane 4
48  // 74 x-1y107 SB_BIG plane 5
12  // 75 x-1y107 SB_BIG plane 5
00  // 76 x-1y107 SB_DRIVE plane 6,5
48  // 77 x-1y107 SB_BIG plane 6
12  // 78 x-1y107 SB_BIG plane 6
48  // 79 x-1y107 SB_BIG plane 7
12  // 80 x-1y107 SB_BIG plane 7
00  // 81 x-1y107 SB_DRIVE plane 8,7
48  // 82 x-1y107 SB_BIG plane 8
12  // 83 x-1y107 SB_BIG plane 8
48  // 84 x-1y107 SB_BIG plane 9
12  // 85 x-1y107 SB_BIG plane 9
00  // 86 x-1y107 SB_DRIVE plane 10,9
48  // 87 x-1y107 SB_BIG plane 10
12  // 88 x-1y107 SB_BIG plane 10
48  // 89 x-1y107 SB_BIG plane 11
12  // 90 x-1y107 SB_BIG plane 11
00  // 91 x-1y107 SB_DRIVE plane 12,11
48  // 92 x-1y107 SB_BIG plane 12
12  // 93 x-1y107 SB_BIG plane 12
A8  // 94 x0y108 SB_SML plane 1
82  // 95 x0y108 SB_SML plane 2,1
2A  // 96 x0y108 SB_SML plane 2
A8  // 97 x0y108 SB_SML plane 3
82  // 98 x0y108 SB_SML plane 4,3
2A  // 99 x0y108 SB_SML plane 4
A8  // 100 x0y108 SB_SML plane 5
82  // 101 x0y108 SB_SML plane 6,5
2A  // 102 x0y108 SB_SML plane 6
A8  // 103 x0y108 SB_SML plane 7
82  // 104 x0y108 SB_SML plane 8,7
2A  // 105 x0y108 SB_SML plane 8
A8  // 106 x0y108 SB_SML plane 9
82  // 107 x0y108 SB_SML plane 10,9
2A  // 108 x0y108 SB_SML plane 10
A8  // 109 x0y108 SB_SML plane 11
82  // 110 x0y108 SB_SML plane 12,11
2A  // 111 x0y108 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0A44     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
36 // y_sel: 107
44 // -- CRC low byte
62 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0A4C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y107
00  // 14 right_edge_EN1 at x163y107
00  // 15 right_edge_EN2 at x163y107
00  // 16 right_edge_EN0 at x163y108
00  // 17 right_edge_EN1 at x163y108
00  // 18 right_edge_EN2 at x163y108
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y108 SB_BIG plane 1
12  // 65 x162y108 SB_BIG plane 1
00  // 66 x162y108 SB_DRIVE plane 2,1
48  // 67 x162y108 SB_BIG plane 2
12  // 68 x162y108 SB_BIG plane 2
48  // 69 x162y108 SB_BIG plane 3
12  // 70 x162y108 SB_BIG plane 3
00  // 71 x162y108 SB_DRIVE plane 4,3
48  // 72 x162y108 SB_BIG plane 4
12  // 73 x162y108 SB_BIG plane 4
48  // 74 x162y108 SB_BIG plane 5
12  // 75 x162y108 SB_BIG plane 5
00  // 76 x162y108 SB_DRIVE plane 6,5
48  // 77 x162y108 SB_BIG plane 6
12  // 78 x162y108 SB_BIG plane 6
48  // 79 x162y108 SB_BIG plane 7
12  // 80 x162y108 SB_BIG plane 7
00  // 81 x162y108 SB_DRIVE plane 8,7
48  // 82 x162y108 SB_BIG plane 8
12  // 83 x162y108 SB_BIG plane 8
48  // 84 x162y108 SB_BIG plane 9
12  // 85 x162y108 SB_BIG plane 9
00  // 86 x162y108 SB_DRIVE plane 10,9
48  // 87 x162y108 SB_BIG plane 10
12  // 88 x162y108 SB_BIG plane 10
48  // 89 x162y108 SB_BIG plane 11
12  // 90 x162y108 SB_BIG plane 11
00  // 91 x162y108 SB_DRIVE plane 12,11
48  // 92 x162y108 SB_BIG plane 12
12  // 93 x162y108 SB_BIG plane 12
A8  // 94 x161y107 SB_SML plane 1
82  // 95 x161y107 SB_SML plane 2,1
2A  // 96 x161y107 SB_SML plane 2
A8  // 97 x161y107 SB_SML plane 3
82  // 98 x161y107 SB_SML plane 4,3
2A  // 99 x161y107 SB_SML plane 4
A8  // 100 x161y107 SB_SML plane 5
82  // 101 x161y107 SB_SML plane 6,5
2A  // 102 x161y107 SB_SML plane 6
A8  // 103 x161y107 SB_SML plane 7
82  // 104 x161y107 SB_SML plane 8,7
2A  // 105 x161y107 SB_SML plane 8
A8  // 106 x161y107 SB_SML plane 9
82  // 107 x161y107 SB_SML plane 10,9
2A  // 108 x161y107 SB_SML plane 10
A8  // 109 x161y107 SB_SML plane 11
82  // 110 x161y107 SB_SML plane 12,11
2A  // 111 x161y107 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0AC2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
37 // y_sel: 109
E2 // -- CRC low byte
B9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0ACA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y109
00  // 14 left_edge_EN1 at x-2y109
00  // 15 left_edge_EN2 at x-2y109
00  // 16 left_edge_EN0 at x-2y110
00  // 17 left_edge_EN1 at x-2y110
00  // 18 left_edge_EN2 at x-2y110
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y110 SB_BIG plane 1
12  // 65 x0y110 SB_BIG plane 1
00  // 66 x0y110 SB_DRIVE plane 2,1
48  // 67 x0y110 SB_BIG plane 2
12  // 68 x0y110 SB_BIG plane 2
48  // 69 x0y110 SB_BIG plane 3
12  // 70 x0y110 SB_BIG plane 3
00  // 71 x0y110 SB_DRIVE plane 4,3
48  // 72 x0y110 SB_BIG plane 4
12  // 73 x0y110 SB_BIG plane 4
48  // 74 x0y110 SB_BIG plane 5
12  // 75 x0y110 SB_BIG plane 5
00  // 76 x0y110 SB_DRIVE plane 6,5
48  // 77 x0y110 SB_BIG plane 6
12  // 78 x0y110 SB_BIG plane 6
48  // 79 x0y110 SB_BIG plane 7
12  // 80 x0y110 SB_BIG plane 7
00  // 81 x0y110 SB_DRIVE plane 8,7
48  // 82 x0y110 SB_BIG plane 8
12  // 83 x0y110 SB_BIG plane 8
48  // 84 x0y110 SB_BIG plane 9
12  // 85 x0y110 SB_BIG plane 9
00  // 86 x0y110 SB_DRIVE plane 10,9
48  // 87 x0y110 SB_BIG plane 10
12  // 88 x0y110 SB_BIG plane 10
48  // 89 x0y110 SB_BIG plane 11
12  // 90 x0y110 SB_BIG plane 11
00  // 91 x0y110 SB_DRIVE plane 12,11
48  // 92 x0y110 SB_BIG plane 12
12  // 93 x0y110 SB_BIG plane 12
A8  // 94 x-1y109 SB_SML plane 1
82  // 95 x-1y109 SB_SML plane 2,1
2A  // 96 x-1y109 SB_SML plane 2
A8  // 97 x-1y109 SB_SML plane 3
82  // 98 x-1y109 SB_SML plane 4,3
2A  // 99 x-1y109 SB_SML plane 4
A8  // 100 x-1y109 SB_SML plane 5
82  // 101 x-1y109 SB_SML plane 6,5
2A  // 102 x-1y109 SB_SML plane 6
A8  // 103 x-1y109 SB_SML plane 7
82  // 104 x-1y109 SB_SML plane 8,7
2A  // 105 x-1y109 SB_SML plane 8
A8  // 106 x-1y109 SB_SML plane 9
82  // 107 x-1y109 SB_SML plane 10,9
2A  // 108 x-1y109 SB_SML plane 10
A8  // 109 x-1y109 SB_SML plane 11
82  // 110 x-1y109 SB_SML plane 12,11
2A  // 111 x-1y109 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0B40     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
37 // y_sel: 109
CD // -- CRC low byte
73 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0B48
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y109
00  // 14 right_edge_EN1 at x163y109
00  // 15 right_edge_EN2 at x163y109
00  // 16 right_edge_EN0 at x163y110
00  // 17 right_edge_EN1 at x163y110
00  // 18 right_edge_EN2 at x163y110
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y109 SB_BIG plane 1
12  // 65 x161y109 SB_BIG plane 1
00  // 66 x161y109 SB_DRIVE plane 2,1
48  // 67 x161y109 SB_BIG plane 2
12  // 68 x161y109 SB_BIG plane 2
48  // 69 x161y109 SB_BIG plane 3
12  // 70 x161y109 SB_BIG plane 3
00  // 71 x161y109 SB_DRIVE plane 4,3
48  // 72 x161y109 SB_BIG plane 4
12  // 73 x161y109 SB_BIG plane 4
48  // 74 x161y109 SB_BIG plane 5
12  // 75 x161y109 SB_BIG plane 5
00  // 76 x161y109 SB_DRIVE plane 6,5
48  // 77 x161y109 SB_BIG plane 6
12  // 78 x161y109 SB_BIG plane 6
48  // 79 x161y109 SB_BIG plane 7
12  // 80 x161y109 SB_BIG plane 7
00  // 81 x161y109 SB_DRIVE plane 8,7
48  // 82 x161y109 SB_BIG plane 8
12  // 83 x161y109 SB_BIG plane 8
48  // 84 x161y109 SB_BIG plane 9
12  // 85 x161y109 SB_BIG plane 9
00  // 86 x161y109 SB_DRIVE plane 10,9
48  // 87 x161y109 SB_BIG plane 10
12  // 88 x161y109 SB_BIG plane 10
48  // 89 x161y109 SB_BIG plane 11
12  // 90 x161y109 SB_BIG plane 11
00  // 91 x161y109 SB_DRIVE plane 12,11
48  // 92 x161y109 SB_BIG plane 12
12  // 93 x161y109 SB_BIG plane 12
A8  // 94 x162y110 SB_SML plane 1
82  // 95 x162y110 SB_SML plane 2,1
2A  // 96 x162y110 SB_SML plane 2
A8  // 97 x162y110 SB_SML plane 3
82  // 98 x162y110 SB_SML plane 4,3
2A  // 99 x162y110 SB_SML plane 4
A8  // 100 x162y110 SB_SML plane 5
82  // 101 x162y110 SB_SML plane 6,5
2A  // 102 x162y110 SB_SML plane 6
A8  // 103 x162y110 SB_SML plane 7
82  // 104 x162y110 SB_SML plane 8,7
2A  // 105 x162y110 SB_SML plane 8
A8  // 106 x162y110 SB_SML plane 9
82  // 107 x162y110 SB_SML plane 10,9
2A  // 108 x162y110 SB_SML plane 10
A8  // 109 x162y110 SB_SML plane 11
82  // 110 x162y110 SB_SML plane 12,11
2A  // 111 x162y110 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0BBE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
38 // y_sel: 111
15 // -- CRC low byte
41 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0BC6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y111
00  // 14 left_edge_EN1 at x-2y111
00  // 15 left_edge_EN2 at x-2y111
00  // 16 left_edge_EN0 at x-2y112
00  // 17 left_edge_EN1 at x-2y112
00  // 18 left_edge_EN2 at x-2y112
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y111 SB_BIG plane 1
12  // 65 x-1y111 SB_BIG plane 1
00  // 66 x-1y111 SB_DRIVE plane 2,1
48  // 67 x-1y111 SB_BIG plane 2
12  // 68 x-1y111 SB_BIG plane 2
48  // 69 x-1y111 SB_BIG plane 3
12  // 70 x-1y111 SB_BIG plane 3
00  // 71 x-1y111 SB_DRIVE plane 4,3
48  // 72 x-1y111 SB_BIG plane 4
12  // 73 x-1y111 SB_BIG plane 4
48  // 74 x-1y111 SB_BIG plane 5
12  // 75 x-1y111 SB_BIG plane 5
00  // 76 x-1y111 SB_DRIVE plane 6,5
48  // 77 x-1y111 SB_BIG plane 6
12  // 78 x-1y111 SB_BIG plane 6
48  // 79 x-1y111 SB_BIG plane 7
12  // 80 x-1y111 SB_BIG plane 7
00  // 81 x-1y111 SB_DRIVE plane 8,7
48  // 82 x-1y111 SB_BIG plane 8
12  // 83 x-1y111 SB_BIG plane 8
48  // 84 x-1y111 SB_BIG plane 9
12  // 85 x-1y111 SB_BIG plane 9
00  // 86 x-1y111 SB_DRIVE plane 10,9
48  // 87 x-1y111 SB_BIG plane 10
12  // 88 x-1y111 SB_BIG plane 10
48  // 89 x-1y111 SB_BIG plane 11
12  // 90 x-1y111 SB_BIG plane 11
00  // 91 x-1y111 SB_DRIVE plane 12,11
48  // 92 x-1y111 SB_BIG plane 12
12  // 93 x-1y111 SB_BIG plane 12
A8  // 94 x0y112 SB_SML plane 1
82  // 95 x0y112 SB_SML plane 2,1
2A  // 96 x0y112 SB_SML plane 2
A8  // 97 x0y112 SB_SML plane 3
82  // 98 x0y112 SB_SML plane 4,3
2A  // 99 x0y112 SB_SML plane 4
A8  // 100 x0y112 SB_SML plane 5
82  // 101 x0y112 SB_SML plane 6,5
2A  // 102 x0y112 SB_SML plane 6
A8  // 103 x0y112 SB_SML plane 7
82  // 104 x0y112 SB_SML plane 8,7
2A  // 105 x0y112 SB_SML plane 8
A8  // 106 x0y112 SB_SML plane 9
82  // 107 x0y112 SB_SML plane 10,9
2A  // 108 x0y112 SB_SML plane 10
A8  // 109 x0y112 SB_SML plane 11
82  // 110 x0y112 SB_SML plane 12,11
2A  // 111 x0y112 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0C3C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
38 // y_sel: 111
3A // -- CRC low byte
8B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0C44
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y111
00  // 14 right_edge_EN1 at x163y111
00  // 15 right_edge_EN2 at x163y111
00  // 16 right_edge_EN0 at x163y112
00  // 17 right_edge_EN1 at x163y112
00  // 18 right_edge_EN2 at x163y112
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y112 SB_BIG plane 1
12  // 65 x162y112 SB_BIG plane 1
00  // 66 x162y112 SB_DRIVE plane 2,1
48  // 67 x162y112 SB_BIG plane 2
12  // 68 x162y112 SB_BIG plane 2
48  // 69 x162y112 SB_BIG plane 3
12  // 70 x162y112 SB_BIG plane 3
00  // 71 x162y112 SB_DRIVE plane 4,3
48  // 72 x162y112 SB_BIG plane 4
12  // 73 x162y112 SB_BIG plane 4
48  // 74 x162y112 SB_BIG plane 5
12  // 75 x162y112 SB_BIG plane 5
00  // 76 x162y112 SB_DRIVE plane 6,5
48  // 77 x162y112 SB_BIG plane 6
12  // 78 x162y112 SB_BIG plane 6
48  // 79 x162y112 SB_BIG plane 7
12  // 80 x162y112 SB_BIG plane 7
00  // 81 x162y112 SB_DRIVE plane 8,7
48  // 82 x162y112 SB_BIG plane 8
12  // 83 x162y112 SB_BIG plane 8
48  // 84 x162y112 SB_BIG plane 9
12  // 85 x162y112 SB_BIG plane 9
00  // 86 x162y112 SB_DRIVE plane 10,9
48  // 87 x162y112 SB_BIG plane 10
12  // 88 x162y112 SB_BIG plane 10
48  // 89 x162y112 SB_BIG plane 11
12  // 90 x162y112 SB_BIG plane 11
00  // 91 x162y112 SB_DRIVE plane 12,11
48  // 92 x162y112 SB_BIG plane 12
12  // 93 x162y112 SB_BIG plane 12
A8  // 94 x161y111 SB_SML plane 1
82  // 95 x161y111 SB_SML plane 2,1
2A  // 96 x161y111 SB_SML plane 2
A8  // 97 x161y111 SB_SML plane 3
82  // 98 x161y111 SB_SML plane 4,3
2A  // 99 x161y111 SB_SML plane 4
A8  // 100 x161y111 SB_SML plane 5
82  // 101 x161y111 SB_SML plane 6,5
2A  // 102 x161y111 SB_SML plane 6
A8  // 103 x161y111 SB_SML plane 7
82  // 104 x161y111 SB_SML plane 8,7
2A  // 105 x161y111 SB_SML plane 8
A8  // 106 x161y111 SB_SML plane 9
82  // 107 x161y111 SB_SML plane 10,9
2A  // 108 x161y111 SB_SML plane 10
A8  // 109 x161y111 SB_SML plane 11
82  // 110 x161y111 SB_SML plane 12,11
2A  // 111 x161y111 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0CBA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
39 // y_sel: 113
9C // -- CRC low byte
50 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0CC2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y113
00  // 14 left_edge_EN1 at x-2y113
00  // 15 left_edge_EN2 at x-2y113
00  // 16 left_edge_EN0 at x-2y114
00  // 17 left_edge_EN1 at x-2y114
00  // 18 left_edge_EN2 at x-2y114
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y114 SB_BIG plane 1
12  // 65 x0y114 SB_BIG plane 1
00  // 66 x0y114 SB_DRIVE plane 2,1
48  // 67 x0y114 SB_BIG plane 2
12  // 68 x0y114 SB_BIG plane 2
48  // 69 x0y114 SB_BIG plane 3
12  // 70 x0y114 SB_BIG plane 3
00  // 71 x0y114 SB_DRIVE plane 4,3
48  // 72 x0y114 SB_BIG plane 4
12  // 73 x0y114 SB_BIG plane 4
48  // 74 x0y114 SB_BIG plane 5
12  // 75 x0y114 SB_BIG plane 5
00  // 76 x0y114 SB_DRIVE plane 6,5
48  // 77 x0y114 SB_BIG plane 6
12  // 78 x0y114 SB_BIG plane 6
48  // 79 x0y114 SB_BIG plane 7
12  // 80 x0y114 SB_BIG plane 7
00  // 81 x0y114 SB_DRIVE plane 8,7
48  // 82 x0y114 SB_BIG plane 8
12  // 83 x0y114 SB_BIG plane 8
48  // 84 x0y114 SB_BIG plane 9
12  // 85 x0y114 SB_BIG plane 9
00  // 86 x0y114 SB_DRIVE plane 10,9
48  // 87 x0y114 SB_BIG plane 10
12  // 88 x0y114 SB_BIG plane 10
48  // 89 x0y114 SB_BIG plane 11
12  // 90 x0y114 SB_BIG plane 11
00  // 91 x0y114 SB_DRIVE plane 12,11
48  // 92 x0y114 SB_BIG plane 12
12  // 93 x0y114 SB_BIG plane 12
A8  // 94 x-1y113 SB_SML plane 1
82  // 95 x-1y113 SB_SML plane 2,1
2A  // 96 x-1y113 SB_SML plane 2
A8  // 97 x-1y113 SB_SML plane 3
82  // 98 x-1y113 SB_SML plane 4,3
2A  // 99 x-1y113 SB_SML plane 4
A8  // 100 x-1y113 SB_SML plane 5
82  // 101 x-1y113 SB_SML plane 6,5
2A  // 102 x-1y113 SB_SML plane 6
A8  // 103 x-1y113 SB_SML plane 7
82  // 104 x-1y113 SB_SML plane 8,7
2A  // 105 x-1y113 SB_SML plane 8
A8  // 106 x-1y113 SB_SML plane 9
82  // 107 x-1y113 SB_SML plane 10,9
2A  // 108 x-1y113 SB_SML plane 10
A8  // 109 x-1y113 SB_SML plane 11
82  // 110 x-1y113 SB_SML plane 12,11
2A  // 111 x-1y113 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0D38     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
39 // y_sel: 113
B3 // -- CRC low byte
9A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0D40
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y113
00  // 14 right_edge_EN1 at x163y113
00  // 15 right_edge_EN2 at x163y113
00  // 16 right_edge_EN0 at x163y114
00  // 17 right_edge_EN1 at x163y114
00  // 18 right_edge_EN2 at x163y114
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y113 SB_BIG plane 1
12  // 65 x161y113 SB_BIG plane 1
00  // 66 x161y113 SB_DRIVE plane 2,1
48  // 67 x161y113 SB_BIG plane 2
12  // 68 x161y113 SB_BIG plane 2
48  // 69 x161y113 SB_BIG plane 3
12  // 70 x161y113 SB_BIG plane 3
00  // 71 x161y113 SB_DRIVE plane 4,3
48  // 72 x161y113 SB_BIG plane 4
12  // 73 x161y113 SB_BIG plane 4
48  // 74 x161y113 SB_BIG plane 5
12  // 75 x161y113 SB_BIG plane 5
00  // 76 x161y113 SB_DRIVE plane 6,5
48  // 77 x161y113 SB_BIG plane 6
12  // 78 x161y113 SB_BIG plane 6
48  // 79 x161y113 SB_BIG plane 7
12  // 80 x161y113 SB_BIG plane 7
00  // 81 x161y113 SB_DRIVE plane 8,7
48  // 82 x161y113 SB_BIG plane 8
12  // 83 x161y113 SB_BIG plane 8
48  // 84 x161y113 SB_BIG plane 9
12  // 85 x161y113 SB_BIG plane 9
00  // 86 x161y113 SB_DRIVE plane 10,9
48  // 87 x161y113 SB_BIG plane 10
12  // 88 x161y113 SB_BIG plane 10
48  // 89 x161y113 SB_BIG plane 11
12  // 90 x161y113 SB_BIG plane 11
00  // 91 x161y113 SB_DRIVE plane 12,11
48  // 92 x161y113 SB_BIG plane 12
12  // 93 x161y113 SB_BIG plane 12
A8  // 94 x162y114 SB_SML plane 1
82  // 95 x162y114 SB_SML plane 2,1
2A  // 96 x162y114 SB_SML plane 2
A8  // 97 x162y114 SB_SML plane 3
82  // 98 x162y114 SB_SML plane 4,3
2A  // 99 x162y114 SB_SML plane 4
A8  // 100 x162y114 SB_SML plane 5
82  // 101 x162y114 SB_SML plane 6,5
2A  // 102 x162y114 SB_SML plane 6
A8  // 103 x162y114 SB_SML plane 7
82  // 104 x162y114 SB_SML plane 8,7
2A  // 105 x162y114 SB_SML plane 8
A8  // 106 x162y114 SB_SML plane 9
82  // 107 x162y114 SB_SML plane 10,9
2A  // 108 x162y114 SB_SML plane 10
A8  // 109 x162y114 SB_SML plane 11
82  // 110 x162y114 SB_SML plane 12,11
2A  // 111 x162y114 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0DB6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
3A // y_sel: 115
07 // -- CRC low byte
62 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0DBE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y115
00  // 14 left_edge_EN1 at x-2y115
00  // 15 left_edge_EN2 at x-2y115
00  // 16 left_edge_EN0 at x-2y116
00  // 17 left_edge_EN1 at x-2y116
00  // 18 left_edge_EN2 at x-2y116
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y115 SB_BIG plane 1
12  // 65 x-1y115 SB_BIG plane 1
00  // 66 x-1y115 SB_DRIVE plane 2,1
48  // 67 x-1y115 SB_BIG plane 2
12  // 68 x-1y115 SB_BIG plane 2
48  // 69 x-1y115 SB_BIG plane 3
12  // 70 x-1y115 SB_BIG plane 3
00  // 71 x-1y115 SB_DRIVE plane 4,3
48  // 72 x-1y115 SB_BIG plane 4
12  // 73 x-1y115 SB_BIG plane 4
48  // 74 x-1y115 SB_BIG plane 5
12  // 75 x-1y115 SB_BIG plane 5
00  // 76 x-1y115 SB_DRIVE plane 6,5
48  // 77 x-1y115 SB_BIG plane 6
12  // 78 x-1y115 SB_BIG plane 6
48  // 79 x-1y115 SB_BIG plane 7
12  // 80 x-1y115 SB_BIG plane 7
00  // 81 x-1y115 SB_DRIVE plane 8,7
48  // 82 x-1y115 SB_BIG plane 8
12  // 83 x-1y115 SB_BIG plane 8
48  // 84 x-1y115 SB_BIG plane 9
12  // 85 x-1y115 SB_BIG plane 9
00  // 86 x-1y115 SB_DRIVE plane 10,9
48  // 87 x-1y115 SB_BIG plane 10
12  // 88 x-1y115 SB_BIG plane 10
48  // 89 x-1y115 SB_BIG plane 11
12  // 90 x-1y115 SB_BIG plane 11
00  // 91 x-1y115 SB_DRIVE plane 12,11
48  // 92 x-1y115 SB_BIG plane 12
12  // 93 x-1y115 SB_BIG plane 12
A8  // 94 x0y116 SB_SML plane 1
82  // 95 x0y116 SB_SML plane 2,1
2A  // 96 x0y116 SB_SML plane 2
A8  // 97 x0y116 SB_SML plane 3
82  // 98 x0y116 SB_SML plane 4,3
2A  // 99 x0y116 SB_SML plane 4
A8  // 100 x0y116 SB_SML plane 5
82  // 101 x0y116 SB_SML plane 6,5
2A  // 102 x0y116 SB_SML plane 6
A8  // 103 x0y116 SB_SML plane 7
82  // 104 x0y116 SB_SML plane 8,7
2A  // 105 x0y116 SB_SML plane 8
A8  // 106 x0y116 SB_SML plane 9
82  // 107 x0y116 SB_SML plane 10,9
2A  // 108 x0y116 SB_SML plane 10
A8  // 109 x0y116 SB_SML plane 11
82  // 110 x0y116 SB_SML plane 12,11
2A  // 111 x0y116 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0E34     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
3A // y_sel: 115
28 // -- CRC low byte
A8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0E3C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y115
00  // 14 right_edge_EN1 at x163y115
00  // 15 right_edge_EN2 at x163y115
00  // 16 right_edge_EN0 at x163y116
00  // 17 right_edge_EN1 at x163y116
00  // 18 right_edge_EN2 at x163y116
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y116 SB_BIG plane 1
12  // 65 x162y116 SB_BIG plane 1
00  // 66 x162y116 SB_DRIVE plane 2,1
48  // 67 x162y116 SB_BIG plane 2
12  // 68 x162y116 SB_BIG plane 2
48  // 69 x162y116 SB_BIG plane 3
12  // 70 x162y116 SB_BIG plane 3
00  // 71 x162y116 SB_DRIVE plane 4,3
48  // 72 x162y116 SB_BIG plane 4
12  // 73 x162y116 SB_BIG plane 4
48  // 74 x162y116 SB_BIG plane 5
12  // 75 x162y116 SB_BIG plane 5
00  // 76 x162y116 SB_DRIVE plane 6,5
48  // 77 x162y116 SB_BIG plane 6
12  // 78 x162y116 SB_BIG plane 6
48  // 79 x162y116 SB_BIG plane 7
12  // 80 x162y116 SB_BIG plane 7
00  // 81 x162y116 SB_DRIVE plane 8,7
48  // 82 x162y116 SB_BIG plane 8
12  // 83 x162y116 SB_BIG plane 8
48  // 84 x162y116 SB_BIG plane 9
12  // 85 x162y116 SB_BIG plane 9
00  // 86 x162y116 SB_DRIVE plane 10,9
48  // 87 x162y116 SB_BIG plane 10
12  // 88 x162y116 SB_BIG plane 10
48  // 89 x162y116 SB_BIG plane 11
12  // 90 x162y116 SB_BIG plane 11
00  // 91 x162y116 SB_DRIVE plane 12,11
48  // 92 x162y116 SB_BIG plane 12
12  // 93 x162y116 SB_BIG plane 12
A8  // 94 x161y115 SB_SML plane 1
82  // 95 x161y115 SB_SML plane 2,1
2A  // 96 x161y115 SB_SML plane 2
A8  // 97 x161y115 SB_SML plane 3
82  // 98 x161y115 SB_SML plane 4,3
2A  // 99 x161y115 SB_SML plane 4
A8  // 100 x161y115 SB_SML plane 5
82  // 101 x161y115 SB_SML plane 6,5
2A  // 102 x161y115 SB_SML plane 6
A8  // 103 x161y115 SB_SML plane 7
82  // 104 x161y115 SB_SML plane 8,7
2A  // 105 x161y115 SB_SML plane 8
A8  // 106 x161y115 SB_SML plane 9
82  // 107 x161y115 SB_SML plane 10,9
2A  // 108 x161y115 SB_SML plane 10
A8  // 109 x161y115 SB_SML plane 11
82  // 110 x161y115 SB_SML plane 12,11
2A  // 111 x161y115 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0EB2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
3B // y_sel: 117
8E // -- CRC low byte
73 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0EBA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y117
00  // 14 left_edge_EN1 at x-2y117
00  // 15 left_edge_EN2 at x-2y117
00  // 16 left_edge_EN0 at x-2y118
00  // 17 left_edge_EN1 at x-2y118
00  // 18 left_edge_EN2 at x-2y118
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y118 SB_BIG plane 1
12  // 65 x0y118 SB_BIG plane 1
00  // 66 x0y118 SB_DRIVE plane 2,1
48  // 67 x0y118 SB_BIG plane 2
12  // 68 x0y118 SB_BIG plane 2
48  // 69 x0y118 SB_BIG plane 3
12  // 70 x0y118 SB_BIG plane 3
00  // 71 x0y118 SB_DRIVE plane 4,3
48  // 72 x0y118 SB_BIG plane 4
12  // 73 x0y118 SB_BIG plane 4
48  // 74 x0y118 SB_BIG plane 5
12  // 75 x0y118 SB_BIG plane 5
00  // 76 x0y118 SB_DRIVE plane 6,5
48  // 77 x0y118 SB_BIG plane 6
12  // 78 x0y118 SB_BIG plane 6
48  // 79 x0y118 SB_BIG plane 7
12  // 80 x0y118 SB_BIG plane 7
00  // 81 x0y118 SB_DRIVE plane 8,7
48  // 82 x0y118 SB_BIG plane 8
12  // 83 x0y118 SB_BIG plane 8
48  // 84 x0y118 SB_BIG plane 9
12  // 85 x0y118 SB_BIG plane 9
00  // 86 x0y118 SB_DRIVE plane 10,9
48  // 87 x0y118 SB_BIG plane 10
12  // 88 x0y118 SB_BIG plane 10
48  // 89 x0y118 SB_BIG plane 11
12  // 90 x0y118 SB_BIG plane 11
00  // 91 x0y118 SB_DRIVE plane 12,11
48  // 92 x0y118 SB_BIG plane 12
12  // 93 x0y118 SB_BIG plane 12
A8  // 94 x-1y117 SB_SML plane 1
82  // 95 x-1y117 SB_SML plane 2,1
2A  // 96 x-1y117 SB_SML plane 2
A8  // 97 x-1y117 SB_SML plane 3
82  // 98 x-1y117 SB_SML plane 4,3
2A  // 99 x-1y117 SB_SML plane 4
A8  // 100 x-1y117 SB_SML plane 5
82  // 101 x-1y117 SB_SML plane 6,5
2A  // 102 x-1y117 SB_SML plane 6
A8  // 103 x-1y117 SB_SML plane 7
82  // 104 x-1y117 SB_SML plane 8,7
2A  // 105 x-1y117 SB_SML plane 8
A8  // 106 x-1y117 SB_SML plane 9
82  // 107 x-1y117 SB_SML plane 10,9
2A  // 108 x-1y117 SB_SML plane 10
A8  // 109 x-1y117 SB_SML plane 11
82  // 110 x-1y117 SB_SML plane 12,11
2A  // 111 x-1y117 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0F30     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
3B // y_sel: 117
A1 // -- CRC low byte
B9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0F38
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y117
00  // 14 right_edge_EN1 at x163y117
00  // 15 right_edge_EN2 at x163y117
00  // 16 right_edge_EN0 at x163y118
00  // 17 right_edge_EN1 at x163y118
00  // 18 right_edge_EN2 at x163y118
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y117 SB_BIG plane 1
12  // 65 x161y117 SB_BIG plane 1
00  // 66 x161y117 SB_DRIVE plane 2,1
48  // 67 x161y117 SB_BIG plane 2
12  // 68 x161y117 SB_BIG plane 2
48  // 69 x161y117 SB_BIG plane 3
12  // 70 x161y117 SB_BIG plane 3
00  // 71 x161y117 SB_DRIVE plane 4,3
48  // 72 x161y117 SB_BIG plane 4
12  // 73 x161y117 SB_BIG plane 4
48  // 74 x161y117 SB_BIG plane 5
12  // 75 x161y117 SB_BIG plane 5
00  // 76 x161y117 SB_DRIVE plane 6,5
48  // 77 x161y117 SB_BIG plane 6
12  // 78 x161y117 SB_BIG plane 6
48  // 79 x161y117 SB_BIG plane 7
12  // 80 x161y117 SB_BIG plane 7
00  // 81 x161y117 SB_DRIVE plane 8,7
48  // 82 x161y117 SB_BIG plane 8
12  // 83 x161y117 SB_BIG plane 8
48  // 84 x161y117 SB_BIG plane 9
12  // 85 x161y117 SB_BIG plane 9
00  // 86 x161y117 SB_DRIVE plane 10,9
48  // 87 x161y117 SB_BIG plane 10
12  // 88 x161y117 SB_BIG plane 10
48  // 89 x161y117 SB_BIG plane 11
12  // 90 x161y117 SB_BIG plane 11
00  // 91 x161y117 SB_DRIVE plane 12,11
48  // 92 x161y117 SB_BIG plane 12
12  // 93 x161y117 SB_BIG plane 12
A8  // 94 x162y118 SB_SML plane 1
82  // 95 x162y118 SB_SML plane 2,1
2A  // 96 x162y118 SB_SML plane 2
A8  // 97 x162y118 SB_SML plane 3
82  // 98 x162y118 SB_SML plane 4,3
2A  // 99 x162y118 SB_SML plane 4
A8  // 100 x162y118 SB_SML plane 5
82  // 101 x162y118 SB_SML plane 6,5
2A  // 102 x162y118 SB_SML plane 6
A8  // 103 x162y118 SB_SML plane 7
82  // 104 x162y118 SB_SML plane 8,7
2A  // 105 x162y118 SB_SML plane 8
A8  // 106 x162y118 SB_SML plane 9
82  // 107 x162y118 SB_SML plane 10,9
2A  // 108 x162y118 SB_SML plane 10
A8  // 109 x162y118 SB_SML plane 11
82  // 110 x162y118 SB_SML plane 12,11
2A  // 111 x162y118 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0FAE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
3C // y_sel: 119
31 // -- CRC low byte
07 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0FB6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y119
00  // 14 left_edge_EN1 at x-2y119
00  // 15 left_edge_EN2 at x-2y119
00  // 16 left_edge_EN0 at x-2y120
00  // 17 left_edge_EN1 at x-2y120
00  // 18 left_edge_EN2 at x-2y120
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y119 SB_BIG plane 1
12  // 65 x-1y119 SB_BIG plane 1
00  // 66 x-1y119 SB_DRIVE plane 2,1
48  // 67 x-1y119 SB_BIG plane 2
12  // 68 x-1y119 SB_BIG plane 2
48  // 69 x-1y119 SB_BIG plane 3
12  // 70 x-1y119 SB_BIG plane 3
00  // 71 x-1y119 SB_DRIVE plane 4,3
48  // 72 x-1y119 SB_BIG plane 4
12  // 73 x-1y119 SB_BIG plane 4
48  // 74 x-1y119 SB_BIG plane 5
12  // 75 x-1y119 SB_BIG plane 5
00  // 76 x-1y119 SB_DRIVE plane 6,5
48  // 77 x-1y119 SB_BIG plane 6
12  // 78 x-1y119 SB_BIG plane 6
48  // 79 x-1y119 SB_BIG plane 7
12  // 80 x-1y119 SB_BIG plane 7
00  // 81 x-1y119 SB_DRIVE plane 8,7
48  // 82 x-1y119 SB_BIG plane 8
12  // 83 x-1y119 SB_BIG plane 8
48  // 84 x-1y119 SB_BIG plane 9
12  // 85 x-1y119 SB_BIG plane 9
00  // 86 x-1y119 SB_DRIVE plane 10,9
48  // 87 x-1y119 SB_BIG plane 10
12  // 88 x-1y119 SB_BIG plane 10
48  // 89 x-1y119 SB_BIG plane 11
12  // 90 x-1y119 SB_BIG plane 11
00  // 91 x-1y119 SB_DRIVE plane 12,11
48  // 92 x-1y119 SB_BIG plane 12
12  // 93 x-1y119 SB_BIG plane 12
A8  // 94 x0y120 SB_SML plane 1
82  // 95 x0y120 SB_SML plane 2,1
2A  // 96 x0y120 SB_SML plane 2
A8  // 97 x0y120 SB_SML plane 3
82  // 98 x0y120 SB_SML plane 4,3
2A  // 99 x0y120 SB_SML plane 4
A8  // 100 x0y120 SB_SML plane 5
82  // 101 x0y120 SB_SML plane 6,5
2A  // 102 x0y120 SB_SML plane 6
A8  // 103 x0y120 SB_SML plane 7
82  // 104 x0y120 SB_SML plane 8,7
2A  // 105 x0y120 SB_SML plane 8
A8  // 106 x0y120 SB_SML plane 9
82  // 107 x0y120 SB_SML plane 10,9
2A  // 108 x0y120 SB_SML plane 10
A8  // 109 x0y120 SB_SML plane 11
82  // 110 x0y120 SB_SML plane 12,11
2A  // 111 x0y120 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 102C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
3C // y_sel: 119
1E // -- CRC low byte
CD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1034
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y119
00  // 14 right_edge_EN1 at x163y119
00  // 15 right_edge_EN2 at x163y119
00  // 16 right_edge_EN0 at x163y120
00  // 17 right_edge_EN1 at x163y120
00  // 18 right_edge_EN2 at x163y120
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y120 SB_BIG plane 1
12  // 65 x162y120 SB_BIG plane 1
00  // 66 x162y120 SB_DRIVE plane 2,1
48  // 67 x162y120 SB_BIG plane 2
12  // 68 x162y120 SB_BIG plane 2
48  // 69 x162y120 SB_BIG plane 3
12  // 70 x162y120 SB_BIG plane 3
00  // 71 x162y120 SB_DRIVE plane 4,3
48  // 72 x162y120 SB_BIG plane 4
12  // 73 x162y120 SB_BIG plane 4
48  // 74 x162y120 SB_BIG plane 5
12  // 75 x162y120 SB_BIG plane 5
00  // 76 x162y120 SB_DRIVE plane 6,5
48  // 77 x162y120 SB_BIG plane 6
12  // 78 x162y120 SB_BIG plane 6
48  // 79 x162y120 SB_BIG plane 7
12  // 80 x162y120 SB_BIG plane 7
00  // 81 x162y120 SB_DRIVE plane 8,7
48  // 82 x162y120 SB_BIG plane 8
12  // 83 x162y120 SB_BIG plane 8
48  // 84 x162y120 SB_BIG plane 9
12  // 85 x162y120 SB_BIG plane 9
00  // 86 x162y120 SB_DRIVE plane 10,9
48  // 87 x162y120 SB_BIG plane 10
12  // 88 x162y120 SB_BIG plane 10
48  // 89 x162y120 SB_BIG plane 11
12  // 90 x162y120 SB_BIG plane 11
00  // 91 x162y120 SB_DRIVE plane 12,11
48  // 92 x162y120 SB_BIG plane 12
12  // 93 x162y120 SB_BIG plane 12
A8  // 94 x161y119 SB_SML plane 1
82  // 95 x161y119 SB_SML plane 2,1
2A  // 96 x161y119 SB_SML plane 2
A8  // 97 x161y119 SB_SML plane 3
82  // 98 x161y119 SB_SML plane 4,3
2A  // 99 x161y119 SB_SML plane 4
A8  // 100 x161y119 SB_SML plane 5
82  // 101 x161y119 SB_SML plane 6,5
2A  // 102 x161y119 SB_SML plane 6
A8  // 103 x161y119 SB_SML plane 7
82  // 104 x161y119 SB_SML plane 8,7
2A  // 105 x161y119 SB_SML plane 8
A8  // 106 x161y119 SB_SML plane 9
82  // 107 x161y119 SB_SML plane 10,9
2A  // 108 x161y119 SB_SML plane 10
A8  // 109 x161y119 SB_SML plane 11
82  // 110 x161y119 SB_SML plane 12,11
2A  // 111 x161y119 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y121
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 10AA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
3D // y_sel: 121
B8 // -- CRC low byte
16 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 10B2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y121
00  // 14 left_edge_EN1 at x-2y121
00  // 15 left_edge_EN2 at x-2y121
00  // 16 left_edge_EN0 at x-2y122
00  // 17 left_edge_EN1 at x-2y122
00  // 18 left_edge_EN2 at x-2y122
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y122 SB_BIG plane 1
12  // 65 x0y122 SB_BIG plane 1
00  // 66 x0y122 SB_DRIVE plane 2,1
48  // 67 x0y122 SB_BIG plane 2
12  // 68 x0y122 SB_BIG plane 2
48  // 69 x0y122 SB_BIG plane 3
12  // 70 x0y122 SB_BIG plane 3
00  // 71 x0y122 SB_DRIVE plane 4,3
48  // 72 x0y122 SB_BIG plane 4
12  // 73 x0y122 SB_BIG plane 4
48  // 74 x0y122 SB_BIG plane 5
12  // 75 x0y122 SB_BIG plane 5
00  // 76 x0y122 SB_DRIVE plane 6,5
48  // 77 x0y122 SB_BIG plane 6
12  // 78 x0y122 SB_BIG plane 6
48  // 79 x0y122 SB_BIG plane 7
12  // 80 x0y122 SB_BIG plane 7
00  // 81 x0y122 SB_DRIVE plane 8,7
48  // 82 x0y122 SB_BIG plane 8
12  // 83 x0y122 SB_BIG plane 8
48  // 84 x0y122 SB_BIG plane 9
12  // 85 x0y122 SB_BIG plane 9
00  // 86 x0y122 SB_DRIVE plane 10,9
48  // 87 x0y122 SB_BIG plane 10
12  // 88 x0y122 SB_BIG plane 10
48  // 89 x0y122 SB_BIG plane 11
12  // 90 x0y122 SB_BIG plane 11
00  // 91 x0y122 SB_DRIVE plane 12,11
48  // 92 x0y122 SB_BIG plane 12
12  // 93 x0y122 SB_BIG plane 12
A8  // 94 x-1y121 SB_SML plane 1
82  // 95 x-1y121 SB_SML plane 2,1
2A  // 96 x-1y121 SB_SML plane 2
A8  // 97 x-1y121 SB_SML plane 3
82  // 98 x-1y121 SB_SML plane 4,3
2A  // 99 x-1y121 SB_SML plane 4
A8  // 100 x-1y121 SB_SML plane 5
82  // 101 x-1y121 SB_SML plane 6,5
2A  // 102 x-1y121 SB_SML plane 6
A8  // 103 x-1y121 SB_SML plane 7
82  // 104 x-1y121 SB_SML plane 8,7
2A  // 105 x-1y121 SB_SML plane 8
A8  // 106 x-1y121 SB_SML plane 9
82  // 107 x-1y121 SB_SML plane 10,9
2A  // 108 x-1y121 SB_SML plane 10
A8  // 109 x-1y121 SB_SML plane 11
82  // 110 x-1y121 SB_SML plane 12,11
2A  // 111 x-1y121 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y121
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1128     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
3D // y_sel: 121
97 // -- CRC low byte
DC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1130
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y121
00  // 14 right_edge_EN1 at x163y121
00  // 15 right_edge_EN2 at x163y121
00  // 16 right_edge_EN0 at x163y122
00  // 17 right_edge_EN1 at x163y122
00  // 18 right_edge_EN2 at x163y122
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y121 SB_BIG plane 1
12  // 65 x161y121 SB_BIG plane 1
00  // 66 x161y121 SB_DRIVE plane 2,1
48  // 67 x161y121 SB_BIG plane 2
12  // 68 x161y121 SB_BIG plane 2
48  // 69 x161y121 SB_BIG plane 3
12  // 70 x161y121 SB_BIG plane 3
00  // 71 x161y121 SB_DRIVE plane 4,3
48  // 72 x161y121 SB_BIG plane 4
12  // 73 x161y121 SB_BIG plane 4
48  // 74 x161y121 SB_BIG plane 5
12  // 75 x161y121 SB_BIG plane 5
00  // 76 x161y121 SB_DRIVE plane 6,5
48  // 77 x161y121 SB_BIG plane 6
12  // 78 x161y121 SB_BIG plane 6
48  // 79 x161y121 SB_BIG plane 7
12  // 80 x161y121 SB_BIG plane 7
00  // 81 x161y121 SB_DRIVE plane 8,7
48  // 82 x161y121 SB_BIG plane 8
12  // 83 x161y121 SB_BIG plane 8
48  // 84 x161y121 SB_BIG plane 9
12  // 85 x161y121 SB_BIG plane 9
00  // 86 x161y121 SB_DRIVE plane 10,9
48  // 87 x161y121 SB_BIG plane 10
12  // 88 x161y121 SB_BIG plane 10
48  // 89 x161y121 SB_BIG plane 11
12  // 90 x161y121 SB_BIG plane 11
00  // 91 x161y121 SB_DRIVE plane 12,11
48  // 92 x161y121 SB_BIG plane 12
12  // 93 x161y121 SB_BIG plane 12
A8  // 94 x162y122 SB_SML plane 1
82  // 95 x162y122 SB_SML plane 2,1
2A  // 96 x162y122 SB_SML plane 2
A8  // 97 x162y122 SB_SML plane 3
82  // 98 x162y122 SB_SML plane 4,3
2A  // 99 x162y122 SB_SML plane 4
A8  // 100 x162y122 SB_SML plane 5
82  // 101 x162y122 SB_SML plane 6,5
2A  // 102 x162y122 SB_SML plane 6
A8  // 103 x162y122 SB_SML plane 7
82  // 104 x162y122 SB_SML plane 8,7
2A  // 105 x162y122 SB_SML plane 8
A8  // 106 x162y122 SB_SML plane 9
82  // 107 x162y122 SB_SML plane 10,9
2A  // 108 x162y122 SB_SML plane 10
A8  // 109 x162y122 SB_SML plane 11
82  // 110 x162y122 SB_SML plane 12,11
2A  // 111 x162y122 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 11A6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
3E // y_sel: 123
23 // -- CRC low byte
24 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 11AE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y123
00  // 14 left_edge_EN1 at x-2y123
00  // 15 left_edge_EN2 at x-2y123
00  // 16 left_edge_EN0 at x-2y124
00  // 17 left_edge_EN1 at x-2y124
00  // 18 left_edge_EN2 at x-2y124
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y123 SB_BIG plane 1
12  // 65 x-1y123 SB_BIG plane 1
00  // 66 x-1y123 SB_DRIVE plane 2,1
48  // 67 x-1y123 SB_BIG plane 2
12  // 68 x-1y123 SB_BIG plane 2
48  // 69 x-1y123 SB_BIG plane 3
12  // 70 x-1y123 SB_BIG plane 3
00  // 71 x-1y123 SB_DRIVE plane 4,3
48  // 72 x-1y123 SB_BIG plane 4
12  // 73 x-1y123 SB_BIG plane 4
48  // 74 x-1y123 SB_BIG plane 5
12  // 75 x-1y123 SB_BIG plane 5
00  // 76 x-1y123 SB_DRIVE plane 6,5
48  // 77 x-1y123 SB_BIG plane 6
12  // 78 x-1y123 SB_BIG plane 6
48  // 79 x-1y123 SB_BIG plane 7
12  // 80 x-1y123 SB_BIG plane 7
00  // 81 x-1y123 SB_DRIVE plane 8,7
48  // 82 x-1y123 SB_BIG plane 8
12  // 83 x-1y123 SB_BIG plane 8
48  // 84 x-1y123 SB_BIG plane 9
12  // 85 x-1y123 SB_BIG plane 9
00  // 86 x-1y123 SB_DRIVE plane 10,9
48  // 87 x-1y123 SB_BIG plane 10
12  // 88 x-1y123 SB_BIG plane 10
48  // 89 x-1y123 SB_BIG plane 11
12  // 90 x-1y123 SB_BIG plane 11
00  // 91 x-1y123 SB_DRIVE plane 12,11
48  // 92 x-1y123 SB_BIG plane 12
12  // 93 x-1y123 SB_BIG plane 12
A8  // 94 x0y124 SB_SML plane 1
82  // 95 x0y124 SB_SML plane 2,1
2A  // 96 x0y124 SB_SML plane 2
A8  // 97 x0y124 SB_SML plane 3
82  // 98 x0y124 SB_SML plane 4,3
2A  // 99 x0y124 SB_SML plane 4
A8  // 100 x0y124 SB_SML plane 5
82  // 101 x0y124 SB_SML plane 6,5
2A  // 102 x0y124 SB_SML plane 6
A8  // 103 x0y124 SB_SML plane 7
82  // 104 x0y124 SB_SML plane 8,7
2A  // 105 x0y124 SB_SML plane 8
A8  // 106 x0y124 SB_SML plane 9
82  // 107 x0y124 SB_SML plane 10,9
2A  // 108 x0y124 SB_SML plane 10
A8  // 109 x0y124 SB_SML plane 11
82  // 110 x0y124 SB_SML plane 12,11
2A  // 111 x0y124 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1224     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
3E // y_sel: 123
0C // -- CRC low byte
EE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 122C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y123
00  // 14 right_edge_EN1 at x163y123
00  // 15 right_edge_EN2 at x163y123
00  // 16 right_edge_EN0 at x163y124
00  // 17 right_edge_EN1 at x163y124
00  // 18 right_edge_EN2 at x163y124
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y124 SB_BIG plane 1
12  // 65 x162y124 SB_BIG plane 1
00  // 66 x162y124 SB_DRIVE plane 2,1
48  // 67 x162y124 SB_BIG plane 2
12  // 68 x162y124 SB_BIG plane 2
48  // 69 x162y124 SB_BIG plane 3
12  // 70 x162y124 SB_BIG plane 3
00  // 71 x162y124 SB_DRIVE plane 4,3
48  // 72 x162y124 SB_BIG plane 4
12  // 73 x162y124 SB_BIG plane 4
48  // 74 x162y124 SB_BIG plane 5
12  // 75 x162y124 SB_BIG plane 5
00  // 76 x162y124 SB_DRIVE plane 6,5
48  // 77 x162y124 SB_BIG plane 6
12  // 78 x162y124 SB_BIG plane 6
48  // 79 x162y124 SB_BIG plane 7
12  // 80 x162y124 SB_BIG plane 7
00  // 81 x162y124 SB_DRIVE plane 8,7
48  // 82 x162y124 SB_BIG plane 8
12  // 83 x162y124 SB_BIG plane 8
48  // 84 x162y124 SB_BIG plane 9
12  // 85 x162y124 SB_BIG plane 9
00  // 86 x162y124 SB_DRIVE plane 10,9
48  // 87 x162y124 SB_BIG plane 10
12  // 88 x162y124 SB_BIG plane 10
48  // 89 x162y124 SB_BIG plane 11
12  // 90 x162y124 SB_BIG plane 11
00  // 91 x162y124 SB_DRIVE plane 12,11
48  // 92 x162y124 SB_BIG plane 12
12  // 93 x162y124 SB_BIG plane 12
A8  // 94 x161y123 SB_SML plane 1
82  // 95 x161y123 SB_SML plane 2,1
2A  // 96 x161y123 SB_SML plane 2
A8  // 97 x161y123 SB_SML plane 3
82  // 98 x161y123 SB_SML plane 4,3
2A  // 99 x161y123 SB_SML plane 4
A8  // 100 x161y123 SB_SML plane 5
82  // 101 x161y123 SB_SML plane 6,5
2A  // 102 x161y123 SB_SML plane 6
A8  // 103 x161y123 SB_SML plane 7
82  // 104 x161y123 SB_SML plane 8,7
2A  // 105 x161y123 SB_SML plane 8
A8  // 106 x161y123 SB_SML plane 9
82  // 107 x161y123 SB_SML plane 10,9
2A  // 108 x161y123 SB_SML plane 10
A8  // 109 x161y123 SB_SML plane 11
82  // 110 x161y123 SB_SML plane 12,11
2A  // 111 x161y123 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y125
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 12A2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
3F // y_sel: 125
AA // -- CRC low byte
35 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 12AA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y125
00  // 14 left_edge_EN1 at x-2y125
00  // 15 left_edge_EN2 at x-2y125
00  // 16 left_edge_EN0 at x-2y126
00  // 17 left_edge_EN1 at x-2y126
00  // 18 left_edge_EN2 at x-2y126
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y126 SB_BIG plane 1
12  // 65 x0y126 SB_BIG plane 1
00  // 66 x0y126 SB_DRIVE plane 2,1
48  // 67 x0y126 SB_BIG plane 2
12  // 68 x0y126 SB_BIG plane 2
48  // 69 x0y126 SB_BIG plane 3
12  // 70 x0y126 SB_BIG plane 3
00  // 71 x0y126 SB_DRIVE plane 4,3
48  // 72 x0y126 SB_BIG plane 4
12  // 73 x0y126 SB_BIG plane 4
48  // 74 x0y126 SB_BIG plane 5
12  // 75 x0y126 SB_BIG plane 5
00  // 76 x0y126 SB_DRIVE plane 6,5
48  // 77 x0y126 SB_BIG plane 6
12  // 78 x0y126 SB_BIG plane 6
48  // 79 x0y126 SB_BIG plane 7
12  // 80 x0y126 SB_BIG plane 7
00  // 81 x0y126 SB_DRIVE plane 8,7
48  // 82 x0y126 SB_BIG plane 8
12  // 83 x0y126 SB_BIG plane 8
48  // 84 x0y126 SB_BIG plane 9
12  // 85 x0y126 SB_BIG plane 9
00  // 86 x0y126 SB_DRIVE plane 10,9
48  // 87 x0y126 SB_BIG plane 10
12  // 88 x0y126 SB_BIG plane 10
48  // 89 x0y126 SB_BIG plane 11
12  // 90 x0y126 SB_BIG plane 11
00  // 91 x0y126 SB_DRIVE plane 12,11
48  // 92 x0y126 SB_BIG plane 12
12  // 93 x0y126 SB_BIG plane 12
A8  // 94 x-1y125 SB_SML plane 1
82  // 95 x-1y125 SB_SML plane 2,1
2A  // 96 x-1y125 SB_SML plane 2
A8  // 97 x-1y125 SB_SML plane 3
82  // 98 x-1y125 SB_SML plane 4,3
2A  // 99 x-1y125 SB_SML plane 4
A8  // 100 x-1y125 SB_SML plane 5
82  // 101 x-1y125 SB_SML plane 6,5
2A  // 102 x-1y125 SB_SML plane 6
A8  // 103 x-1y125 SB_SML plane 7
82  // 104 x-1y125 SB_SML plane 8,7
2A  // 105 x-1y125 SB_SML plane 8
A8  // 106 x-1y125 SB_SML plane 9
82  // 107 x-1y125 SB_SML plane 10,9
2A  // 108 x-1y125 SB_SML plane 10
A8  // 109 x-1y125 SB_SML plane 11
82  // 110 x-1y125 SB_SML plane 12,11
2A  // 111 x-1y125 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y125
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1320     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
3F // y_sel: 125
85 // -- CRC low byte
FF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1328
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y125
00  // 14 right_edge_EN1 at x163y125
00  // 15 right_edge_EN2 at x163y125
00  // 16 right_edge_EN0 at x163y126
00  // 17 right_edge_EN1 at x163y126
00  // 18 right_edge_EN2 at x163y126
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y125 SB_BIG plane 1
12  // 65 x161y125 SB_BIG plane 1
00  // 66 x161y125 SB_DRIVE plane 2,1
48  // 67 x161y125 SB_BIG plane 2
12  // 68 x161y125 SB_BIG plane 2
48  // 69 x161y125 SB_BIG plane 3
12  // 70 x161y125 SB_BIG plane 3
00  // 71 x161y125 SB_DRIVE plane 4,3
48  // 72 x161y125 SB_BIG plane 4
12  // 73 x161y125 SB_BIG plane 4
48  // 74 x161y125 SB_BIG plane 5
12  // 75 x161y125 SB_BIG plane 5
00  // 76 x161y125 SB_DRIVE plane 6,5
48  // 77 x161y125 SB_BIG plane 6
12  // 78 x161y125 SB_BIG plane 6
48  // 79 x161y125 SB_BIG plane 7
12  // 80 x161y125 SB_BIG plane 7
00  // 81 x161y125 SB_DRIVE plane 8,7
48  // 82 x161y125 SB_BIG plane 8
12  // 83 x161y125 SB_BIG plane 8
48  // 84 x161y125 SB_BIG plane 9
12  // 85 x161y125 SB_BIG plane 9
00  // 86 x161y125 SB_DRIVE plane 10,9
48  // 87 x161y125 SB_BIG plane 10
12  // 88 x161y125 SB_BIG plane 10
48  // 89 x161y125 SB_BIG plane 11
12  // 90 x161y125 SB_BIG plane 11
00  // 91 x161y125 SB_DRIVE plane 12,11
48  // 92 x161y125 SB_BIG plane 12
12  // 93 x161y125 SB_BIG plane 12
A8  // 94 x162y126 SB_SML plane 1
82  // 95 x162y126 SB_SML plane 2,1
2A  // 96 x162y126 SB_SML plane 2
A8  // 97 x162y126 SB_SML plane 3
82  // 98 x162y126 SB_SML plane 4,3
2A  // 99 x162y126 SB_SML plane 4
A8  // 100 x162y126 SB_SML plane 5
82  // 101 x162y126 SB_SML plane 6,5
2A  // 102 x162y126 SB_SML plane 6
A8  // 103 x162y126 SB_SML plane 7
82  // 104 x162y126 SB_SML plane 8,7
2A  // 105 x162y126 SB_SML plane 8
A8  // 106 x162y126 SB_SML plane 9
82  // 107 x162y126 SB_SML plane 10,9
2A  // 108 x162y126 SB_SML plane 10
A8  // 109 x162y126 SB_SML plane 11
82  // 110 x162y126 SB_SML plane 12,11
2A  // 111 x162y126 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 139E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
40 // y_sel: 127
DA // -- CRC low byte
BE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 13A6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y127
00  // 14 left_edge_EN1 at x-2y127
00  // 15 left_edge_EN2 at x-2y127
00  // 16 left_edge_EN0 at x-2y128
00  // 17 left_edge_EN1 at x-2y128
00  // 18 left_edge_EN2 at x-2y128
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y127 SB_BIG plane 1
12  // 65 x-1y127 SB_BIG plane 1
00  // 66 x-1y127 SB_DRIVE plane 2,1
48  // 67 x-1y127 SB_BIG plane 2
12  // 68 x-1y127 SB_BIG plane 2
48  // 69 x-1y127 SB_BIG plane 3
12  // 70 x-1y127 SB_BIG plane 3
00  // 71 x-1y127 SB_DRIVE plane 4,3
48  // 72 x-1y127 SB_BIG plane 4
12  // 73 x-1y127 SB_BIG plane 4
48  // 74 x-1y127 SB_BIG plane 5
12  // 75 x-1y127 SB_BIG plane 5
00  // 76 x-1y127 SB_DRIVE plane 6,5
48  // 77 x-1y127 SB_BIG plane 6
12  // 78 x-1y127 SB_BIG plane 6
48  // 79 x-1y127 SB_BIG plane 7
12  // 80 x-1y127 SB_BIG plane 7
00  // 81 x-1y127 SB_DRIVE plane 8,7
48  // 82 x-1y127 SB_BIG plane 8
12  // 83 x-1y127 SB_BIG plane 8
48  // 84 x-1y127 SB_BIG plane 9
12  // 85 x-1y127 SB_BIG plane 9
00  // 86 x-1y127 SB_DRIVE plane 10,9
48  // 87 x-1y127 SB_BIG plane 10
12  // 88 x-1y127 SB_BIG plane 10
48  // 89 x-1y127 SB_BIG plane 11
12  // 90 x-1y127 SB_BIG plane 11
00  // 91 x-1y127 SB_DRIVE plane 12,11
48  // 92 x-1y127 SB_BIG plane 12
12  // 93 x-1y127 SB_BIG plane 12
A8  // 94 x0y128 SB_SML plane 1
82  // 95 x0y128 SB_SML plane 2,1
2A  // 96 x0y128 SB_SML plane 2
A8  // 97 x0y128 SB_SML plane 3
82  // 98 x0y128 SB_SML plane 4,3
2A  // 99 x0y128 SB_SML plane 4
A8  // 100 x0y128 SB_SML plane 5
82  // 101 x0y128 SB_SML plane 6,5
2A  // 102 x0y128 SB_SML plane 6
A8  // 103 x0y128 SB_SML plane 7
82  // 104 x0y128 SB_SML plane 8,7
2A  // 105 x0y128 SB_SML plane 8
A8  // 106 x0y128 SB_SML plane 9
82  // 107 x0y128 SB_SML plane 10,9
2A  // 108 x0y128 SB_SML plane 10
A8  // 109 x0y128 SB_SML plane 11
82  // 110 x0y128 SB_SML plane 12,11
2A  // 111 x0y128 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 141C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
40 // y_sel: 127
F5 // -- CRC low byte
74 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1424
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y127
00  // 14 right_edge_EN1 at x163y127
00  // 15 right_edge_EN2 at x163y127
00  // 16 right_edge_EN0 at x163y128
00  // 17 right_edge_EN1 at x163y128
00  // 18 right_edge_EN2 at x163y128
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y128 SB_BIG plane 1
12  // 65 x162y128 SB_BIG plane 1
00  // 66 x162y128 SB_DRIVE plane 2,1
48  // 67 x162y128 SB_BIG plane 2
12  // 68 x162y128 SB_BIG plane 2
48  // 69 x162y128 SB_BIG plane 3
12  // 70 x162y128 SB_BIG plane 3
00  // 71 x162y128 SB_DRIVE plane 4,3
48  // 72 x162y128 SB_BIG plane 4
12  // 73 x162y128 SB_BIG plane 4
48  // 74 x162y128 SB_BIG plane 5
12  // 75 x162y128 SB_BIG plane 5
00  // 76 x162y128 SB_DRIVE plane 6,5
48  // 77 x162y128 SB_BIG plane 6
12  // 78 x162y128 SB_BIG plane 6
48  // 79 x162y128 SB_BIG plane 7
12  // 80 x162y128 SB_BIG plane 7
00  // 81 x162y128 SB_DRIVE plane 8,7
48  // 82 x162y128 SB_BIG plane 8
12  // 83 x162y128 SB_BIG plane 8
48  // 84 x162y128 SB_BIG plane 9
12  // 85 x162y128 SB_BIG plane 9
00  // 86 x162y128 SB_DRIVE plane 10,9
48  // 87 x162y128 SB_BIG plane 10
12  // 88 x162y128 SB_BIG plane 10
48  // 89 x162y128 SB_BIG plane 11
12  // 90 x162y128 SB_BIG plane 11
00  // 91 x162y128 SB_DRIVE plane 12,11
48  // 92 x162y128 SB_BIG plane 12
12  // 93 x162y128 SB_BIG plane 12
A8  // 94 x161y127 SB_SML plane 1
82  // 95 x161y127 SB_SML plane 2,1
2A  // 96 x161y127 SB_SML plane 2
A8  // 97 x161y127 SB_SML plane 3
82  // 98 x161y127 SB_SML plane 4,3
2A  // 99 x161y127 SB_SML plane 4
A8  // 100 x161y127 SB_SML plane 5
82  // 101 x161y127 SB_SML plane 6,5
2A  // 102 x161y127 SB_SML plane 6
A8  // 103 x161y127 SB_SML plane 7
82  // 104 x161y127 SB_SML plane 8,7
2A  // 105 x161y127 SB_SML plane 8
A8  // 106 x161y127 SB_SML plane 9
82  // 107 x161y127 SB_SML plane 10,9
2A  // 108 x161y127 SB_SML plane 10
A8  // 109 x161y127 SB_SML plane 11
82  // 110 x161y127 SB_SML plane 12,11
2A  // 111 x161y127 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 149A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
41 // y_sel: 129
53 // -- CRC low byte
AF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 14A2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y129
00  // 14 left_edge_EN1 at x-2y129
00  // 15 left_edge_EN2 at x-2y129
00  // 16 left_edge_EN0 at x-2y130
00  // 17 left_edge_EN1 at x-2y130
00  // 18 left_edge_EN2 at x-2y130
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y130 SB_BIG plane 1
12  // 65 x0y130 SB_BIG plane 1
00  // 66 x0y130 SB_DRIVE plane 2,1
48  // 67 x0y130 SB_BIG plane 2
12  // 68 x0y130 SB_BIG plane 2
48  // 69 x0y130 SB_BIG plane 3
12  // 70 x0y130 SB_BIG plane 3
00  // 71 x0y130 SB_DRIVE plane 4,3
48  // 72 x0y130 SB_BIG plane 4
12  // 73 x0y130 SB_BIG plane 4
48  // 74 x0y130 SB_BIG plane 5
12  // 75 x0y130 SB_BIG plane 5
00  // 76 x0y130 SB_DRIVE plane 6,5
48  // 77 x0y130 SB_BIG plane 6
12  // 78 x0y130 SB_BIG plane 6
48  // 79 x0y130 SB_BIG plane 7
12  // 80 x0y130 SB_BIG plane 7
00  // 81 x0y130 SB_DRIVE plane 8,7
48  // 82 x0y130 SB_BIG plane 8
12  // 83 x0y130 SB_BIG plane 8
48  // 84 x0y130 SB_BIG plane 9
12  // 85 x0y130 SB_BIG plane 9
00  // 86 x0y130 SB_DRIVE plane 10,9
48  // 87 x0y130 SB_BIG plane 10
12  // 88 x0y130 SB_BIG plane 10
48  // 89 x0y130 SB_BIG plane 11
12  // 90 x0y130 SB_BIG plane 11
00  // 91 x0y130 SB_DRIVE plane 12,11
48  // 92 x0y130 SB_BIG plane 12
12  // 93 x0y130 SB_BIG plane 12
A8  // 94 x-1y129 SB_SML plane 1
82  // 95 x-1y129 SB_SML plane 2,1
2A  // 96 x-1y129 SB_SML plane 2
A8  // 97 x-1y129 SB_SML plane 3
82  // 98 x-1y129 SB_SML plane 4,3
2A  // 99 x-1y129 SB_SML plane 4
A8  // 100 x-1y129 SB_SML plane 5
82  // 101 x-1y129 SB_SML plane 6,5
2A  // 102 x-1y129 SB_SML plane 6
A8  // 103 x-1y129 SB_SML plane 7
82  // 104 x-1y129 SB_SML plane 8,7
2A  // 105 x-1y129 SB_SML plane 8
A8  // 106 x-1y129 SB_SML plane 9
82  // 107 x-1y129 SB_SML plane 10,9
2A  // 108 x-1y129 SB_SML plane 10
A8  // 109 x-1y129 SB_SML plane 11
82  // 110 x-1y129 SB_SML plane 12,11
2A  // 111 x-1y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x1y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1518     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
41 // y_sel: 129
8B // -- CRC low byte
B6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1520
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x1y131
00  // 14 top_edge_EN1 at x1y131
00  // 15 top_edge_EN2 at x1y131
00  // 16 top_edge_EN0 at x2y131
00  // 17 top_edge_EN1 at x2y131
00  // 18 top_edge_EN2 at x2y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x1y129 SB_BIG plane 1
12  // 65 x1y129 SB_BIG plane 1
00  // 66 x1y129 SB_DRIVE plane 2,1
48  // 67 x1y129 SB_BIG plane 2
12  // 68 x1y129 SB_BIG plane 2
48  // 69 x1y129 SB_BIG plane 3
12  // 70 x1y129 SB_BIG plane 3
00  // 71 x1y129 SB_DRIVE plane 4,3
48  // 72 x1y129 SB_BIG plane 4
12  // 73 x1y129 SB_BIG plane 4
48  // 74 x1y129 SB_BIG plane 5
12  // 75 x1y129 SB_BIG plane 5
00  // 76 x1y129 SB_DRIVE plane 6,5
48  // 77 x1y129 SB_BIG plane 6
12  // 78 x1y129 SB_BIG plane 6
48  // 79 x1y129 SB_BIG plane 7
12  // 80 x1y129 SB_BIG plane 7
00  // 81 x1y129 SB_DRIVE plane 8,7
48  // 82 x1y129 SB_BIG plane 8
12  // 83 x1y129 SB_BIG plane 8
48  // 84 x1y129 SB_BIG plane 9
12  // 85 x1y129 SB_BIG plane 9
00  // 86 x1y129 SB_DRIVE plane 10,9
48  // 87 x1y129 SB_BIG plane 10
12  // 88 x1y129 SB_BIG plane 10
48  // 89 x1y129 SB_BIG plane 11
12  // 90 x1y129 SB_BIG plane 11
00  // 91 x1y129 SB_DRIVE plane 12,11
48  // 92 x1y129 SB_BIG plane 12
12  // 93 x1y129 SB_BIG plane 12
A8  // 94 x2y130 SB_SML plane 1
82  // 95 x2y130 SB_SML plane 2,1
2A  // 96 x2y130 SB_SML plane 2
A8  // 97 x2y130 SB_SML plane 3
82  // 98 x2y130 SB_SML plane 4,3
2A  // 99 x2y130 SB_SML plane 4
A8  // 100 x2y130 SB_SML plane 5
82  // 101 x2y130 SB_SML plane 6,5
2A  // 102 x2y130 SB_SML plane 6
A8  // 103 x2y130 SB_SML plane 7
82  // 104 x2y130 SB_SML plane 8,7
2A  // 105 x2y130 SB_SML plane 8
A8  // 106 x2y130 SB_SML plane 9
82  // 107 x2y130 SB_SML plane 10,9
2A  // 108 x2y130 SB_SML plane 10
A8  // 109 x2y130 SB_SML plane 11
82  // 110 x2y130 SB_SML plane 12,11
2A  // 111 x2y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x3y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1596     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
41 // y_sel: 129
E3 // -- CRC low byte
9C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 159E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x3y131
00  // 14 top_edge_EN1 at x3y131
00  // 15 top_edge_EN2 at x3y131
00  // 16 top_edge_EN0 at x4y131
00  // 17 top_edge_EN1 at x4y131
00  // 18 top_edge_EN2 at x4y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x4y130 SB_BIG plane 1
12  // 65 x4y130 SB_BIG plane 1
00  // 66 x4y130 SB_DRIVE plane 2,1
48  // 67 x4y130 SB_BIG plane 2
12  // 68 x4y130 SB_BIG plane 2
48  // 69 x4y130 SB_BIG plane 3
12  // 70 x4y130 SB_BIG plane 3
00  // 71 x4y130 SB_DRIVE plane 4,3
48  // 72 x4y130 SB_BIG plane 4
12  // 73 x4y130 SB_BIG plane 4
48  // 74 x4y130 SB_BIG plane 5
12  // 75 x4y130 SB_BIG plane 5
00  // 76 x4y130 SB_DRIVE plane 6,5
48  // 77 x4y130 SB_BIG plane 6
12  // 78 x4y130 SB_BIG plane 6
48  // 79 x4y130 SB_BIG plane 7
12  // 80 x4y130 SB_BIG plane 7
00  // 81 x4y130 SB_DRIVE plane 8,7
48  // 82 x4y130 SB_BIG plane 8
12  // 83 x4y130 SB_BIG plane 8
48  // 84 x4y130 SB_BIG plane 9
12  // 85 x4y130 SB_BIG plane 9
00  // 86 x4y130 SB_DRIVE plane 10,9
48  // 87 x4y130 SB_BIG plane 10
12  // 88 x4y130 SB_BIG plane 10
48  // 89 x4y130 SB_BIG plane 11
12  // 90 x4y130 SB_BIG plane 11
00  // 91 x4y130 SB_DRIVE plane 12,11
48  // 92 x4y130 SB_BIG plane 12
12  // 93 x4y130 SB_BIG plane 12
A8  // 94 x3y129 SB_SML plane 1
82  // 95 x3y129 SB_SML plane 2,1
2A  // 96 x3y129 SB_SML plane 2
A8  // 97 x3y129 SB_SML plane 3
82  // 98 x3y129 SB_SML plane 4,3
2A  // 99 x3y129 SB_SML plane 4
A8  // 100 x3y129 SB_SML plane 5
82  // 101 x3y129 SB_SML plane 6,5
2A  // 102 x3y129 SB_SML plane 6
A8  // 103 x3y129 SB_SML plane 7
82  // 104 x3y129 SB_SML plane 8,7
2A  // 105 x3y129 SB_SML plane 8
A8  // 106 x3y129 SB_SML plane 9
82  // 107 x3y129 SB_SML plane 10,9
2A  // 108 x3y129 SB_SML plane 10
A8  // 109 x3y129 SB_SML plane 11
82  // 110 x3y129 SB_SML plane 12,11
2A  // 111 x3y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x5y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1614     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
41 // y_sel: 129
3B // -- CRC low byte
85 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 161C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x5y131
00  // 14 top_edge_EN1 at x5y131
00  // 15 top_edge_EN2 at x5y131
00  // 16 top_edge_EN0 at x6y131
00  // 17 top_edge_EN1 at x6y131
00  // 18 top_edge_EN2 at x6y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x5y129 SB_BIG plane 1
12  // 65 x5y129 SB_BIG plane 1
00  // 66 x5y129 SB_DRIVE plane 2,1
48  // 67 x5y129 SB_BIG plane 2
12  // 68 x5y129 SB_BIG plane 2
48  // 69 x5y129 SB_BIG plane 3
12  // 70 x5y129 SB_BIG plane 3
00  // 71 x5y129 SB_DRIVE plane 4,3
48  // 72 x5y129 SB_BIG plane 4
12  // 73 x5y129 SB_BIG plane 4
48  // 74 x5y129 SB_BIG plane 5
12  // 75 x5y129 SB_BIG plane 5
00  // 76 x5y129 SB_DRIVE plane 6,5
48  // 77 x5y129 SB_BIG plane 6
12  // 78 x5y129 SB_BIG plane 6
48  // 79 x5y129 SB_BIG plane 7
12  // 80 x5y129 SB_BIG plane 7
00  // 81 x5y129 SB_DRIVE plane 8,7
48  // 82 x5y129 SB_BIG plane 8
12  // 83 x5y129 SB_BIG plane 8
48  // 84 x5y129 SB_BIG plane 9
12  // 85 x5y129 SB_BIG plane 9
00  // 86 x5y129 SB_DRIVE plane 10,9
48  // 87 x5y129 SB_BIG plane 10
12  // 88 x5y129 SB_BIG plane 10
48  // 89 x5y129 SB_BIG plane 11
12  // 90 x5y129 SB_BIG plane 11
00  // 91 x5y129 SB_DRIVE plane 12,11
48  // 92 x5y129 SB_BIG plane 12
12  // 93 x5y129 SB_BIG plane 12
A8  // 94 x6y130 SB_SML plane 1
82  // 95 x6y130 SB_SML plane 2,1
2A  // 96 x6y130 SB_SML plane 2
A8  // 97 x6y130 SB_SML plane 3
82  // 98 x6y130 SB_SML plane 4,3
2A  // 99 x6y130 SB_SML plane 4
A8  // 100 x6y130 SB_SML plane 5
82  // 101 x6y130 SB_SML plane 6,5
2A  // 102 x6y130 SB_SML plane 6
A8  // 103 x6y130 SB_SML plane 7
82  // 104 x6y130 SB_SML plane 8,7
2A  // 105 x6y130 SB_SML plane 8
A8  // 106 x6y130 SB_SML plane 9
82  // 107 x6y130 SB_SML plane 10,9
2A  // 108 x6y130 SB_SML plane 10
A8  // 109 x6y130 SB_SML plane 11
82  // 110 x6y130 SB_SML plane 12,11
2A  // 111 x6y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x7y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1692     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
04 // x_sel: 7
41 // y_sel: 129
33 // -- CRC low byte
C8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 169A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x7y131
00  // 14 top_edge_EN1 at x7y131
00  // 15 top_edge_EN2 at x7y131
00  // 16 top_edge_EN0 at x8y131
00  // 17 top_edge_EN1 at x8y131
00  // 18 top_edge_EN2 at x8y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x8y130 SB_BIG plane 1
12  // 65 x8y130 SB_BIG plane 1
00  // 66 x8y130 SB_DRIVE plane 2,1
48  // 67 x8y130 SB_BIG plane 2
12  // 68 x8y130 SB_BIG plane 2
48  // 69 x8y130 SB_BIG plane 3
12  // 70 x8y130 SB_BIG plane 3
00  // 71 x8y130 SB_DRIVE plane 4,3
48  // 72 x8y130 SB_BIG plane 4
12  // 73 x8y130 SB_BIG plane 4
48  // 74 x8y130 SB_BIG plane 5
12  // 75 x8y130 SB_BIG plane 5
00  // 76 x8y130 SB_DRIVE plane 6,5
48  // 77 x8y130 SB_BIG plane 6
12  // 78 x8y130 SB_BIG plane 6
48  // 79 x8y130 SB_BIG plane 7
12  // 80 x8y130 SB_BIG plane 7
00  // 81 x8y130 SB_DRIVE plane 8,7
48  // 82 x8y130 SB_BIG plane 8
12  // 83 x8y130 SB_BIG plane 8
48  // 84 x8y130 SB_BIG plane 9
12  // 85 x8y130 SB_BIG plane 9
00  // 86 x8y130 SB_DRIVE plane 10,9
48  // 87 x8y130 SB_BIG plane 10
12  // 88 x8y130 SB_BIG plane 10
48  // 89 x8y130 SB_BIG plane 11
12  // 90 x8y130 SB_BIG plane 11
00  // 91 x8y130 SB_DRIVE plane 12,11
48  // 92 x8y130 SB_BIG plane 12
12  // 93 x8y130 SB_BIG plane 12
A8  // 94 x7y129 SB_SML plane 1
82  // 95 x7y129 SB_SML plane 2,1
2A  // 96 x7y129 SB_SML plane 2
A8  // 97 x7y129 SB_SML plane 3
82  // 98 x7y129 SB_SML plane 4,3
2A  // 99 x7y129 SB_SML plane 4
A8  // 100 x7y129 SB_SML plane 5
82  // 101 x7y129 SB_SML plane 6,5
2A  // 102 x7y129 SB_SML plane 6
A8  // 103 x7y129 SB_SML plane 7
82  // 104 x7y129 SB_SML plane 8,7
2A  // 105 x7y129 SB_SML plane 8
A8  // 106 x7y129 SB_SML plane 9
82  // 107 x7y129 SB_SML plane 10,9
2A  // 108 x7y129 SB_SML plane 10
A8  // 109 x7y129 SB_SML plane 11
82  // 110 x7y129 SB_SML plane 12,11
2A  // 111 x7y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x9y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1710     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
05 // x_sel: 9
41 // y_sel: 129
EB // -- CRC low byte
D1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1718
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x9y131
00  // 14 top_edge_EN1 at x9y131
00  // 15 top_edge_EN2 at x9y131
00  // 16 top_edge_EN0 at x10y131
00  // 17 top_edge_EN1 at x10y131
00  // 18 top_edge_EN2 at x10y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x9y129 SB_BIG plane 1
12  // 65 x9y129 SB_BIG plane 1
00  // 66 x9y129 SB_DRIVE plane 2,1
48  // 67 x9y129 SB_BIG plane 2
12  // 68 x9y129 SB_BIG plane 2
48  // 69 x9y129 SB_BIG plane 3
12  // 70 x9y129 SB_BIG plane 3
00  // 71 x9y129 SB_DRIVE plane 4,3
48  // 72 x9y129 SB_BIG plane 4
12  // 73 x9y129 SB_BIG plane 4
48  // 74 x9y129 SB_BIG plane 5
12  // 75 x9y129 SB_BIG plane 5
00  // 76 x9y129 SB_DRIVE plane 6,5
48  // 77 x9y129 SB_BIG plane 6
12  // 78 x9y129 SB_BIG plane 6
48  // 79 x9y129 SB_BIG plane 7
12  // 80 x9y129 SB_BIG plane 7
00  // 81 x9y129 SB_DRIVE plane 8,7
48  // 82 x9y129 SB_BIG plane 8
12  // 83 x9y129 SB_BIG plane 8
48  // 84 x9y129 SB_BIG plane 9
12  // 85 x9y129 SB_BIG plane 9
00  // 86 x9y129 SB_DRIVE plane 10,9
48  // 87 x9y129 SB_BIG plane 10
12  // 88 x9y129 SB_BIG plane 10
48  // 89 x9y129 SB_BIG plane 11
12  // 90 x9y129 SB_BIG plane 11
00  // 91 x9y129 SB_DRIVE plane 12,11
48  // 92 x9y129 SB_BIG plane 12
12  // 93 x9y129 SB_BIG plane 12
A8  // 94 x10y130 SB_SML plane 1
82  // 95 x10y130 SB_SML plane 2,1
2A  // 96 x10y130 SB_SML plane 2
A8  // 97 x10y130 SB_SML plane 3
82  // 98 x10y130 SB_SML plane 4,3
2A  // 99 x10y130 SB_SML plane 4
A8  // 100 x10y130 SB_SML plane 5
82  // 101 x10y130 SB_SML plane 6,5
2A  // 102 x10y130 SB_SML plane 6
A8  // 103 x10y130 SB_SML plane 7
82  // 104 x10y130 SB_SML plane 8,7
2A  // 105 x10y130 SB_SML plane 8
A8  // 106 x10y130 SB_SML plane 9
82  // 107 x10y130 SB_SML plane 10,9
2A  // 108 x10y130 SB_SML plane 10
A8  // 109 x10y130 SB_SML plane 11
82  // 110 x10y130 SB_SML plane 12,11
2A  // 111 x10y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x11y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 178E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
06 // x_sel: 11
41 // y_sel: 129
83 // -- CRC low byte
FB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1796
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x11y131
00  // 14 top_edge_EN1 at x11y131
00  // 15 top_edge_EN2 at x11y131
00  // 16 top_edge_EN0 at x12y131
00  // 17 top_edge_EN1 at x12y131
00  // 18 top_edge_EN2 at x12y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x12y130 SB_BIG plane 1
12  // 65 x12y130 SB_BIG plane 1
00  // 66 x12y130 SB_DRIVE plane 2,1
48  // 67 x12y130 SB_BIG plane 2
12  // 68 x12y130 SB_BIG plane 2
48  // 69 x12y130 SB_BIG plane 3
12  // 70 x12y130 SB_BIG plane 3
00  // 71 x12y130 SB_DRIVE plane 4,3
48  // 72 x12y130 SB_BIG plane 4
12  // 73 x12y130 SB_BIG plane 4
48  // 74 x12y130 SB_BIG plane 5
12  // 75 x12y130 SB_BIG plane 5
00  // 76 x12y130 SB_DRIVE plane 6,5
48  // 77 x12y130 SB_BIG plane 6
12  // 78 x12y130 SB_BIG plane 6
48  // 79 x12y130 SB_BIG plane 7
12  // 80 x12y130 SB_BIG plane 7
00  // 81 x12y130 SB_DRIVE plane 8,7
48  // 82 x12y130 SB_BIG plane 8
12  // 83 x12y130 SB_BIG plane 8
48  // 84 x12y130 SB_BIG plane 9
12  // 85 x12y130 SB_BIG plane 9
00  // 86 x12y130 SB_DRIVE plane 10,9
48  // 87 x12y130 SB_BIG plane 10
12  // 88 x12y130 SB_BIG plane 10
48  // 89 x12y130 SB_BIG plane 11
12  // 90 x12y130 SB_BIG plane 11
00  // 91 x12y130 SB_DRIVE plane 12,11
48  // 92 x12y130 SB_BIG plane 12
12  // 93 x12y130 SB_BIG plane 12
A8  // 94 x11y129 SB_SML plane 1
82  // 95 x11y129 SB_SML plane 2,1
2A  // 96 x11y129 SB_SML plane 2
A8  // 97 x11y129 SB_SML plane 3
82  // 98 x11y129 SB_SML plane 4,3
2A  // 99 x11y129 SB_SML plane 4
A8  // 100 x11y129 SB_SML plane 5
82  // 101 x11y129 SB_SML plane 6,5
2A  // 102 x11y129 SB_SML plane 6
A8  // 103 x11y129 SB_SML plane 7
82  // 104 x11y129 SB_SML plane 8,7
2A  // 105 x11y129 SB_SML plane 8
A8  // 106 x11y129 SB_SML plane 9
82  // 107 x11y129 SB_SML plane 10,9
2A  // 108 x11y129 SB_SML plane 10
A8  // 109 x11y129 SB_SML plane 11
82  // 110 x11y129 SB_SML plane 12,11
2A  // 111 x11y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x13y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 180C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
07 // x_sel: 13
41 // y_sel: 129
5B // -- CRC low byte
E2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1814
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x13y131
00  // 14 top_edge_EN1 at x13y131
00  // 15 top_edge_EN2 at x13y131
00  // 16 top_edge_EN0 at x14y131
00  // 17 top_edge_EN1 at x14y131
00  // 18 top_edge_EN2 at x14y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x13y129 SB_BIG plane 1
12  // 65 x13y129 SB_BIG plane 1
00  // 66 x13y129 SB_DRIVE plane 2,1
48  // 67 x13y129 SB_BIG plane 2
12  // 68 x13y129 SB_BIG plane 2
48  // 69 x13y129 SB_BIG plane 3
12  // 70 x13y129 SB_BIG plane 3
00  // 71 x13y129 SB_DRIVE plane 4,3
48  // 72 x13y129 SB_BIG plane 4
12  // 73 x13y129 SB_BIG plane 4
48  // 74 x13y129 SB_BIG plane 5
12  // 75 x13y129 SB_BIG plane 5
00  // 76 x13y129 SB_DRIVE plane 6,5
48  // 77 x13y129 SB_BIG plane 6
12  // 78 x13y129 SB_BIG plane 6
48  // 79 x13y129 SB_BIG plane 7
12  // 80 x13y129 SB_BIG plane 7
00  // 81 x13y129 SB_DRIVE plane 8,7
48  // 82 x13y129 SB_BIG plane 8
12  // 83 x13y129 SB_BIG plane 8
48  // 84 x13y129 SB_BIG plane 9
12  // 85 x13y129 SB_BIG plane 9
00  // 86 x13y129 SB_DRIVE plane 10,9
48  // 87 x13y129 SB_BIG plane 10
12  // 88 x13y129 SB_BIG plane 10
48  // 89 x13y129 SB_BIG plane 11
12  // 90 x13y129 SB_BIG plane 11
00  // 91 x13y129 SB_DRIVE plane 12,11
48  // 92 x13y129 SB_BIG plane 12
12  // 93 x13y129 SB_BIG plane 12
A8  // 94 x14y130 SB_SML plane 1
82  // 95 x14y130 SB_SML plane 2,1
2A  // 96 x14y130 SB_SML plane 2
A8  // 97 x14y130 SB_SML plane 3
82  // 98 x14y130 SB_SML plane 4,3
2A  // 99 x14y130 SB_SML plane 4
A8  // 100 x14y130 SB_SML plane 5
82  // 101 x14y130 SB_SML plane 6,5
2A  // 102 x14y130 SB_SML plane 6
A8  // 103 x14y130 SB_SML plane 7
82  // 104 x14y130 SB_SML plane 8,7
2A  // 105 x14y130 SB_SML plane 8
A8  // 106 x14y130 SB_SML plane 9
82  // 107 x14y130 SB_SML plane 10,9
2A  // 108 x14y130 SB_SML plane 10
A8  // 109 x14y130 SB_SML plane 11
82  // 110 x14y130 SB_SML plane 12,11
2A  // 111 x14y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x15y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 188A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
41 // y_sel: 129
93 // -- CRC low byte
61 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1892
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x15y131
00  // 14 top_edge_EN1 at x15y131
00  // 15 top_edge_EN2 at x15y131
00  // 16 top_edge_EN0 at x16y131
00  // 17 top_edge_EN1 at x16y131
00  // 18 top_edge_EN2 at x16y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x16y130 SB_BIG plane 1
12  // 65 x16y130 SB_BIG plane 1
00  // 66 x16y130 SB_DRIVE plane 2,1
48  // 67 x16y130 SB_BIG plane 2
12  // 68 x16y130 SB_BIG plane 2
48  // 69 x16y130 SB_BIG plane 3
12  // 70 x16y130 SB_BIG plane 3
00  // 71 x16y130 SB_DRIVE plane 4,3
48  // 72 x16y130 SB_BIG plane 4
12  // 73 x16y130 SB_BIG plane 4
48  // 74 x16y130 SB_BIG plane 5
12  // 75 x16y130 SB_BIG plane 5
00  // 76 x16y130 SB_DRIVE plane 6,5
48  // 77 x16y130 SB_BIG plane 6
12  // 78 x16y130 SB_BIG plane 6
48  // 79 x16y130 SB_BIG plane 7
12  // 80 x16y130 SB_BIG plane 7
00  // 81 x16y130 SB_DRIVE plane 8,7
48  // 82 x16y130 SB_BIG plane 8
12  // 83 x16y130 SB_BIG plane 8
48  // 84 x16y130 SB_BIG plane 9
12  // 85 x16y130 SB_BIG plane 9
00  // 86 x16y130 SB_DRIVE plane 10,9
48  // 87 x16y130 SB_BIG plane 10
12  // 88 x16y130 SB_BIG plane 10
48  // 89 x16y130 SB_BIG plane 11
12  // 90 x16y130 SB_BIG plane 11
00  // 91 x16y130 SB_DRIVE plane 12,11
48  // 92 x16y130 SB_BIG plane 12
12  // 93 x16y130 SB_BIG plane 12
A8  // 94 x15y129 SB_SML plane 1
82  // 95 x15y129 SB_SML plane 2,1
2A  // 96 x15y129 SB_SML plane 2
A8  // 97 x15y129 SB_SML plane 3
82  // 98 x15y129 SB_SML plane 4,3
2A  // 99 x15y129 SB_SML plane 4
A8  // 100 x15y129 SB_SML plane 5
82  // 101 x15y129 SB_SML plane 6,5
2A  // 102 x15y129 SB_SML plane 6
A8  // 103 x15y129 SB_SML plane 7
82  // 104 x15y129 SB_SML plane 8,7
2A  // 105 x15y129 SB_SML plane 8
A8  // 106 x15y129 SB_SML plane 9
82  // 107 x15y129 SB_SML plane 10,9
2A  // 108 x15y129 SB_SML plane 10
A8  // 109 x15y129 SB_SML plane 11
82  // 110 x15y129 SB_SML plane 12,11
2A  // 111 x15y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x17y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1908     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
41 // y_sel: 129
4B // -- CRC low byte
78 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1910
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x17y131
00  // 14 top_edge_EN1 at x17y131
00  // 15 top_edge_EN2 at x17y131
00  // 16 top_edge_EN0 at x18y131
00  // 17 top_edge_EN1 at x18y131
00  // 18 top_edge_EN2 at x18y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x17y129 SB_BIG plane 1
12  // 65 x17y129 SB_BIG plane 1
00  // 66 x17y129 SB_DRIVE plane 2,1
48  // 67 x17y129 SB_BIG plane 2
12  // 68 x17y129 SB_BIG plane 2
48  // 69 x17y129 SB_BIG plane 3
12  // 70 x17y129 SB_BIG plane 3
00  // 71 x17y129 SB_DRIVE plane 4,3
48  // 72 x17y129 SB_BIG plane 4
12  // 73 x17y129 SB_BIG plane 4
48  // 74 x17y129 SB_BIG plane 5
12  // 75 x17y129 SB_BIG plane 5
00  // 76 x17y129 SB_DRIVE plane 6,5
48  // 77 x17y129 SB_BIG plane 6
12  // 78 x17y129 SB_BIG plane 6
48  // 79 x17y129 SB_BIG plane 7
12  // 80 x17y129 SB_BIG plane 7
00  // 81 x17y129 SB_DRIVE plane 8,7
48  // 82 x17y129 SB_BIG plane 8
12  // 83 x17y129 SB_BIG plane 8
48  // 84 x17y129 SB_BIG plane 9
12  // 85 x17y129 SB_BIG plane 9
00  // 86 x17y129 SB_DRIVE plane 10,9
48  // 87 x17y129 SB_BIG plane 10
12  // 88 x17y129 SB_BIG plane 10
48  // 89 x17y129 SB_BIG plane 11
12  // 90 x17y129 SB_BIG plane 11
00  // 91 x17y129 SB_DRIVE plane 12,11
48  // 92 x17y129 SB_BIG plane 12
12  // 93 x17y129 SB_BIG plane 12
A8  // 94 x18y130 SB_SML plane 1
82  // 95 x18y130 SB_SML plane 2,1
2A  // 96 x18y130 SB_SML plane 2
A8  // 97 x18y130 SB_SML plane 3
82  // 98 x18y130 SB_SML plane 4,3
2A  // 99 x18y130 SB_SML plane 4
A8  // 100 x18y130 SB_SML plane 5
82  // 101 x18y130 SB_SML plane 6,5
2A  // 102 x18y130 SB_SML plane 6
A8  // 103 x18y130 SB_SML plane 7
82  // 104 x18y130 SB_SML plane 8,7
2A  // 105 x18y130 SB_SML plane 8
A8  // 106 x18y130 SB_SML plane 9
82  // 107 x18y130 SB_SML plane 10,9
2A  // 108 x18y130 SB_SML plane 10
A8  // 109 x18y130 SB_SML plane 11
82  // 110 x18y130 SB_SML plane 12,11
2A  // 111 x18y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x19y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1986     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
41 // y_sel: 129
23 // -- CRC low byte
52 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 198E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x19y131
00  // 14 top_edge_EN1 at x19y131
00  // 15 top_edge_EN2 at x19y131
00  // 16 top_edge_EN0 at x20y131
00  // 17 top_edge_EN1 at x20y131
00  // 18 top_edge_EN2 at x20y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x20y130 SB_BIG plane 1
12  // 65 x20y130 SB_BIG plane 1
00  // 66 x20y130 SB_DRIVE plane 2,1
48  // 67 x20y130 SB_BIG plane 2
12  // 68 x20y130 SB_BIG plane 2
48  // 69 x20y130 SB_BIG plane 3
12  // 70 x20y130 SB_BIG plane 3
00  // 71 x20y130 SB_DRIVE plane 4,3
48  // 72 x20y130 SB_BIG plane 4
12  // 73 x20y130 SB_BIG plane 4
48  // 74 x20y130 SB_BIG plane 5
12  // 75 x20y130 SB_BIG plane 5
00  // 76 x20y130 SB_DRIVE plane 6,5
48  // 77 x20y130 SB_BIG plane 6
12  // 78 x20y130 SB_BIG plane 6
48  // 79 x20y130 SB_BIG plane 7
12  // 80 x20y130 SB_BIG plane 7
00  // 81 x20y130 SB_DRIVE plane 8,7
48  // 82 x20y130 SB_BIG plane 8
12  // 83 x20y130 SB_BIG plane 8
48  // 84 x20y130 SB_BIG plane 9
12  // 85 x20y130 SB_BIG plane 9
00  // 86 x20y130 SB_DRIVE plane 10,9
48  // 87 x20y130 SB_BIG plane 10
12  // 88 x20y130 SB_BIG plane 10
48  // 89 x20y130 SB_BIG plane 11
12  // 90 x20y130 SB_BIG plane 11
00  // 91 x20y130 SB_DRIVE plane 12,11
48  // 92 x20y130 SB_BIG plane 12
12  // 93 x20y130 SB_BIG plane 12
A8  // 94 x19y129 SB_SML plane 1
82  // 95 x19y129 SB_SML plane 2,1
2A  // 96 x19y129 SB_SML plane 2
A8  // 97 x19y129 SB_SML plane 3
82  // 98 x19y129 SB_SML plane 4,3
2A  // 99 x19y129 SB_SML plane 4
A8  // 100 x19y129 SB_SML plane 5
82  // 101 x19y129 SB_SML plane 6,5
2A  // 102 x19y129 SB_SML plane 6
A8  // 103 x19y129 SB_SML plane 7
82  // 104 x19y129 SB_SML plane 8,7
2A  // 105 x19y129 SB_SML plane 8
A8  // 106 x19y129 SB_SML plane 9
82  // 107 x19y129 SB_SML plane 10,9
2A  // 108 x19y129 SB_SML plane 10
A8  // 109 x19y129 SB_SML plane 11
82  // 110 x19y129 SB_SML plane 12,11
2A  // 111 x19y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x21y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1A04     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
41 // y_sel: 129
FB // -- CRC low byte
4B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1A0C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x21y131
00  // 14 top_edge_EN1 at x21y131
00  // 15 top_edge_EN2 at x21y131
00  // 16 top_edge_EN0 at x22y131
00  // 17 top_edge_EN1 at x22y131
00  // 18 top_edge_EN2 at x22y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x21y129 SB_BIG plane 1
12  // 65 x21y129 SB_BIG plane 1
00  // 66 x21y129 SB_DRIVE plane 2,1
48  // 67 x21y129 SB_BIG plane 2
12  // 68 x21y129 SB_BIG plane 2
48  // 69 x21y129 SB_BIG plane 3
12  // 70 x21y129 SB_BIG plane 3
00  // 71 x21y129 SB_DRIVE plane 4,3
48  // 72 x21y129 SB_BIG plane 4
12  // 73 x21y129 SB_BIG plane 4
48  // 74 x21y129 SB_BIG plane 5
12  // 75 x21y129 SB_BIG plane 5
00  // 76 x21y129 SB_DRIVE plane 6,5
48  // 77 x21y129 SB_BIG plane 6
12  // 78 x21y129 SB_BIG plane 6
48  // 79 x21y129 SB_BIG plane 7
12  // 80 x21y129 SB_BIG plane 7
00  // 81 x21y129 SB_DRIVE plane 8,7
48  // 82 x21y129 SB_BIG plane 8
12  // 83 x21y129 SB_BIG plane 8
48  // 84 x21y129 SB_BIG plane 9
12  // 85 x21y129 SB_BIG plane 9
00  // 86 x21y129 SB_DRIVE plane 10,9
48  // 87 x21y129 SB_BIG plane 10
12  // 88 x21y129 SB_BIG plane 10
48  // 89 x21y129 SB_BIG plane 11
12  // 90 x21y129 SB_BIG plane 11
00  // 91 x21y129 SB_DRIVE plane 12,11
48  // 92 x21y129 SB_BIG plane 12
12  // 93 x21y129 SB_BIG plane 12
A8  // 94 x22y130 SB_SML plane 1
82  // 95 x22y130 SB_SML plane 2,1
2A  // 96 x22y130 SB_SML plane 2
A8  // 97 x22y130 SB_SML plane 3
82  // 98 x22y130 SB_SML plane 4,3
2A  // 99 x22y130 SB_SML plane 4
A8  // 100 x22y130 SB_SML plane 5
82  // 101 x22y130 SB_SML plane 6,5
2A  // 102 x22y130 SB_SML plane 6
A8  // 103 x22y130 SB_SML plane 7
82  // 104 x22y130 SB_SML plane 8,7
2A  // 105 x22y130 SB_SML plane 8
A8  // 106 x22y130 SB_SML plane 9
82  // 107 x22y130 SB_SML plane 10,9
2A  // 108 x22y130 SB_SML plane 10
A8  // 109 x22y130 SB_SML plane 11
82  // 110 x22y130 SB_SML plane 12,11
2A  // 111 x22y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x23y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1A82     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
41 // y_sel: 129
F3 // -- CRC low byte
06 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1A8A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x23y131
00  // 14 top_edge_EN1 at x23y131
00  // 15 top_edge_EN2 at x23y131
00  // 16 top_edge_EN0 at x24y131
00  // 17 top_edge_EN1 at x24y131
00  // 18 top_edge_EN2 at x24y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x24y130 SB_BIG plane 1
12  // 65 x24y130 SB_BIG plane 1
00  // 66 x24y130 SB_DRIVE plane 2,1
48  // 67 x24y130 SB_BIG plane 2
12  // 68 x24y130 SB_BIG plane 2
48  // 69 x24y130 SB_BIG plane 3
12  // 70 x24y130 SB_BIG plane 3
00  // 71 x24y130 SB_DRIVE plane 4,3
48  // 72 x24y130 SB_BIG plane 4
12  // 73 x24y130 SB_BIG plane 4
48  // 74 x24y130 SB_BIG plane 5
12  // 75 x24y130 SB_BIG plane 5
00  // 76 x24y130 SB_DRIVE plane 6,5
48  // 77 x24y130 SB_BIG plane 6
12  // 78 x24y130 SB_BIG plane 6
48  // 79 x24y130 SB_BIG plane 7
12  // 80 x24y130 SB_BIG plane 7
00  // 81 x24y130 SB_DRIVE plane 8,7
48  // 82 x24y130 SB_BIG plane 8
12  // 83 x24y130 SB_BIG plane 8
48  // 84 x24y130 SB_BIG plane 9
12  // 85 x24y130 SB_BIG plane 9
00  // 86 x24y130 SB_DRIVE plane 10,9
48  // 87 x24y130 SB_BIG plane 10
12  // 88 x24y130 SB_BIG plane 10
48  // 89 x24y130 SB_BIG plane 11
12  // 90 x24y130 SB_BIG plane 11
00  // 91 x24y130 SB_DRIVE plane 12,11
48  // 92 x24y130 SB_BIG plane 12
12  // 93 x24y130 SB_BIG plane 12
A8  // 94 x23y129 SB_SML plane 1
82  // 95 x23y129 SB_SML plane 2,1
2A  // 96 x23y129 SB_SML plane 2
A8  // 97 x23y129 SB_SML plane 3
82  // 98 x23y129 SB_SML plane 4,3
2A  // 99 x23y129 SB_SML plane 4
A8  // 100 x23y129 SB_SML plane 5
82  // 101 x23y129 SB_SML plane 6,5
2A  // 102 x23y129 SB_SML plane 6
A8  // 103 x23y129 SB_SML plane 7
82  // 104 x23y129 SB_SML plane 8,7
2A  // 105 x23y129 SB_SML plane 8
A8  // 106 x23y129 SB_SML plane 9
82  // 107 x23y129 SB_SML plane 10,9
2A  // 108 x23y129 SB_SML plane 10
A8  // 109 x23y129 SB_SML plane 11
82  // 110 x23y129 SB_SML plane 12,11
2A  // 111 x23y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x25y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1B00     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
41 // y_sel: 129
2B // -- CRC low byte
1F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1B08
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x25y131
00  // 14 top_edge_EN1 at x25y131
00  // 15 top_edge_EN2 at x25y131
00  // 16 top_edge_EN0 at x26y131
00  // 17 top_edge_EN1 at x26y131
00  // 18 top_edge_EN2 at x26y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x25y129 SB_BIG plane 1
12  // 65 x25y129 SB_BIG plane 1
00  // 66 x25y129 SB_DRIVE plane 2,1
48  // 67 x25y129 SB_BIG plane 2
12  // 68 x25y129 SB_BIG plane 2
48  // 69 x25y129 SB_BIG plane 3
12  // 70 x25y129 SB_BIG plane 3
00  // 71 x25y129 SB_DRIVE plane 4,3
48  // 72 x25y129 SB_BIG plane 4
12  // 73 x25y129 SB_BIG plane 4
48  // 74 x25y129 SB_BIG plane 5
12  // 75 x25y129 SB_BIG plane 5
00  // 76 x25y129 SB_DRIVE plane 6,5
48  // 77 x25y129 SB_BIG plane 6
12  // 78 x25y129 SB_BIG plane 6
48  // 79 x25y129 SB_BIG plane 7
12  // 80 x25y129 SB_BIG plane 7
00  // 81 x25y129 SB_DRIVE plane 8,7
48  // 82 x25y129 SB_BIG plane 8
12  // 83 x25y129 SB_BIG plane 8
48  // 84 x25y129 SB_BIG plane 9
12  // 85 x25y129 SB_BIG plane 9
00  // 86 x25y129 SB_DRIVE plane 10,9
48  // 87 x25y129 SB_BIG plane 10
12  // 88 x25y129 SB_BIG plane 10
48  // 89 x25y129 SB_BIG plane 11
12  // 90 x25y129 SB_BIG plane 11
00  // 91 x25y129 SB_DRIVE plane 12,11
48  // 92 x25y129 SB_BIG plane 12
12  // 93 x25y129 SB_BIG plane 12
A8  // 94 x26y130 SB_SML plane 1
82  // 95 x26y130 SB_SML plane 2,1
2A  // 96 x26y130 SB_SML plane 2
A8  // 97 x26y130 SB_SML plane 3
82  // 98 x26y130 SB_SML plane 4,3
2A  // 99 x26y130 SB_SML plane 4
A8  // 100 x26y130 SB_SML plane 5
82  // 101 x26y130 SB_SML plane 6,5
2A  // 102 x26y130 SB_SML plane 6
A8  // 103 x26y130 SB_SML plane 7
82  // 104 x26y130 SB_SML plane 8,7
2A  // 105 x26y130 SB_SML plane 8
A8  // 106 x26y130 SB_SML plane 9
82  // 107 x26y130 SB_SML plane 10,9
2A  // 108 x26y130 SB_SML plane 10
A8  // 109 x26y130 SB_SML plane 11
82  // 110 x26y130 SB_SML plane 12,11
2A  // 111 x26y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x27y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1B7E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
41 // y_sel: 129
43 // -- CRC low byte
35 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1B86
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x27y131
00  // 14 top_edge_EN1 at x27y131
00  // 15 top_edge_EN2 at x27y131
00  // 16 top_edge_EN0 at x28y131
00  // 17 top_edge_EN1 at x28y131
00  // 18 top_edge_EN2 at x28y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x28y130 SB_BIG plane 1
12  // 65 x28y130 SB_BIG plane 1
00  // 66 x28y130 SB_DRIVE plane 2,1
48  // 67 x28y130 SB_BIG plane 2
12  // 68 x28y130 SB_BIG plane 2
48  // 69 x28y130 SB_BIG plane 3
12  // 70 x28y130 SB_BIG plane 3
00  // 71 x28y130 SB_DRIVE plane 4,3
48  // 72 x28y130 SB_BIG plane 4
12  // 73 x28y130 SB_BIG plane 4
48  // 74 x28y130 SB_BIG plane 5
12  // 75 x28y130 SB_BIG plane 5
00  // 76 x28y130 SB_DRIVE plane 6,5
48  // 77 x28y130 SB_BIG plane 6
12  // 78 x28y130 SB_BIG plane 6
48  // 79 x28y130 SB_BIG plane 7
12  // 80 x28y130 SB_BIG plane 7
00  // 81 x28y130 SB_DRIVE plane 8,7
48  // 82 x28y130 SB_BIG plane 8
12  // 83 x28y130 SB_BIG plane 8
48  // 84 x28y130 SB_BIG plane 9
12  // 85 x28y130 SB_BIG plane 9
00  // 86 x28y130 SB_DRIVE plane 10,9
48  // 87 x28y130 SB_BIG plane 10
12  // 88 x28y130 SB_BIG plane 10
48  // 89 x28y130 SB_BIG plane 11
12  // 90 x28y130 SB_BIG plane 11
00  // 91 x28y130 SB_DRIVE plane 12,11
48  // 92 x28y130 SB_BIG plane 12
12  // 93 x28y130 SB_BIG plane 12
A8  // 94 x27y129 SB_SML plane 1
82  // 95 x27y129 SB_SML plane 2,1
2A  // 96 x27y129 SB_SML plane 2
A8  // 97 x27y129 SB_SML plane 3
82  // 98 x27y129 SB_SML plane 4,3
2A  // 99 x27y129 SB_SML plane 4
A8  // 100 x27y129 SB_SML plane 5
82  // 101 x27y129 SB_SML plane 6,5
2A  // 102 x27y129 SB_SML plane 6
A8  // 103 x27y129 SB_SML plane 7
82  // 104 x27y129 SB_SML plane 8,7
2A  // 105 x27y129 SB_SML plane 8
A8  // 106 x27y129 SB_SML plane 9
82  // 107 x27y129 SB_SML plane 10,9
2A  // 108 x27y129 SB_SML plane 10
A8  // 109 x27y129 SB_SML plane 11
82  // 110 x27y129 SB_SML plane 12,11
2A  // 111 x27y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x29y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1BFC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
41 // y_sel: 129
9B // -- CRC low byte
2C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1C04
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x29y131
00  // 14 top_edge_EN1 at x29y131
00  // 15 top_edge_EN2 at x29y131
00  // 16 top_edge_EN0 at x30y131
00  // 17 top_edge_EN1 at x30y131
00  // 18 top_edge_EN2 at x30y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x29y129 SB_BIG plane 1
12  // 65 x29y129 SB_BIG plane 1
00  // 66 x29y129 SB_DRIVE plane 2,1
48  // 67 x29y129 SB_BIG plane 2
12  // 68 x29y129 SB_BIG plane 2
48  // 69 x29y129 SB_BIG plane 3
12  // 70 x29y129 SB_BIG plane 3
00  // 71 x29y129 SB_DRIVE plane 4,3
48  // 72 x29y129 SB_BIG plane 4
12  // 73 x29y129 SB_BIG plane 4
48  // 74 x29y129 SB_BIG plane 5
12  // 75 x29y129 SB_BIG plane 5
00  // 76 x29y129 SB_DRIVE plane 6,5
48  // 77 x29y129 SB_BIG plane 6
12  // 78 x29y129 SB_BIG plane 6
48  // 79 x29y129 SB_BIG plane 7
12  // 80 x29y129 SB_BIG plane 7
00  // 81 x29y129 SB_DRIVE plane 8,7
48  // 82 x29y129 SB_BIG plane 8
12  // 83 x29y129 SB_BIG plane 8
48  // 84 x29y129 SB_BIG plane 9
12  // 85 x29y129 SB_BIG plane 9
00  // 86 x29y129 SB_DRIVE plane 10,9
48  // 87 x29y129 SB_BIG plane 10
12  // 88 x29y129 SB_BIG plane 10
48  // 89 x29y129 SB_BIG plane 11
12  // 90 x29y129 SB_BIG plane 11
00  // 91 x29y129 SB_DRIVE plane 12,11
48  // 92 x29y129 SB_BIG plane 12
12  // 93 x29y129 SB_BIG plane 12
A8  // 94 x30y130 SB_SML plane 1
82  // 95 x30y130 SB_SML plane 2,1
2A  // 96 x30y130 SB_SML plane 2
A8  // 97 x30y130 SB_SML plane 3
82  // 98 x30y130 SB_SML plane 4,3
2A  // 99 x30y130 SB_SML plane 4
A8  // 100 x30y130 SB_SML plane 5
82  // 101 x30y130 SB_SML plane 6,5
2A  // 102 x30y130 SB_SML plane 6
A8  // 103 x30y130 SB_SML plane 7
82  // 104 x30y130 SB_SML plane 8,7
2A  // 105 x30y130 SB_SML plane 8
A8  // 106 x30y130 SB_SML plane 9
82  // 107 x30y130 SB_SML plane 10,9
2A  // 108 x30y130 SB_SML plane 10
A8  // 109 x30y130 SB_SML plane 11
82  // 110 x30y130 SB_SML plane 12,11
2A  // 111 x30y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x31y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1C7A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
41 // y_sel: 129
C2 // -- CRC low byte
3A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1C82
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x31y131
00  // 14 top_edge_EN1 at x31y131
00  // 15 top_edge_EN2 at x31y131
00  // 16 top_edge_EN0 at x32y131
00  // 17 top_edge_EN1 at x32y131
00  // 18 top_edge_EN2 at x32y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x32y130 SB_BIG plane 1
12  // 65 x32y130 SB_BIG plane 1
00  // 66 x32y130 SB_DRIVE plane 2,1
48  // 67 x32y130 SB_BIG plane 2
12  // 68 x32y130 SB_BIG plane 2
48  // 69 x32y130 SB_BIG plane 3
12  // 70 x32y130 SB_BIG plane 3
00  // 71 x32y130 SB_DRIVE plane 4,3
48  // 72 x32y130 SB_BIG plane 4
12  // 73 x32y130 SB_BIG plane 4
48  // 74 x32y130 SB_BIG plane 5
12  // 75 x32y130 SB_BIG plane 5
00  // 76 x32y130 SB_DRIVE plane 6,5
48  // 77 x32y130 SB_BIG plane 6
12  // 78 x32y130 SB_BIG plane 6
48  // 79 x32y130 SB_BIG plane 7
12  // 80 x32y130 SB_BIG plane 7
00  // 81 x32y130 SB_DRIVE plane 8,7
48  // 82 x32y130 SB_BIG plane 8
12  // 83 x32y130 SB_BIG plane 8
48  // 84 x32y130 SB_BIG plane 9
12  // 85 x32y130 SB_BIG plane 9
00  // 86 x32y130 SB_DRIVE plane 10,9
48  // 87 x32y130 SB_BIG plane 10
12  // 88 x32y130 SB_BIG plane 10
48  // 89 x32y130 SB_BIG plane 11
12  // 90 x32y130 SB_BIG plane 11
00  // 91 x32y130 SB_DRIVE plane 12,11
48  // 92 x32y130 SB_BIG plane 12
12  // 93 x32y130 SB_BIG plane 12
A8  // 94 x31y129 SB_SML plane 1
82  // 95 x31y129 SB_SML plane 2,1
2A  // 96 x31y129 SB_SML plane 2
A8  // 97 x31y129 SB_SML plane 3
82  // 98 x31y129 SB_SML plane 4,3
2A  // 99 x31y129 SB_SML plane 4
A8  // 100 x31y129 SB_SML plane 5
82  // 101 x31y129 SB_SML plane 6,5
2A  // 102 x31y129 SB_SML plane 6
A8  // 103 x31y129 SB_SML plane 7
82  // 104 x31y129 SB_SML plane 8,7
2A  // 105 x31y129 SB_SML plane 8
A8  // 106 x31y129 SB_SML plane 9
82  // 107 x31y129 SB_SML plane 10,9
2A  // 108 x31y129 SB_SML plane 10
A8  // 109 x31y129 SB_SML plane 11
82  // 110 x31y129 SB_SML plane 12,11
2A  // 111 x31y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x33y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1CF8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
41 // y_sel: 129
1A // -- CRC low byte
23 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1D00
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x33y131
00  // 14 top_edge_EN1 at x33y131
00  // 15 top_edge_EN2 at x33y131
00  // 16 top_edge_EN0 at x34y131
00  // 17 top_edge_EN1 at x34y131
00  // 18 top_edge_EN2 at x34y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x33y129 SB_BIG plane 1
12  // 65 x33y129 SB_BIG plane 1
00  // 66 x33y129 SB_DRIVE plane 2,1
48  // 67 x33y129 SB_BIG plane 2
12  // 68 x33y129 SB_BIG plane 2
48  // 69 x33y129 SB_BIG plane 3
12  // 70 x33y129 SB_BIG plane 3
00  // 71 x33y129 SB_DRIVE plane 4,3
48  // 72 x33y129 SB_BIG plane 4
12  // 73 x33y129 SB_BIG plane 4
48  // 74 x33y129 SB_BIG plane 5
12  // 75 x33y129 SB_BIG plane 5
00  // 76 x33y129 SB_DRIVE plane 6,5
48  // 77 x33y129 SB_BIG plane 6
12  // 78 x33y129 SB_BIG plane 6
48  // 79 x33y129 SB_BIG plane 7
12  // 80 x33y129 SB_BIG plane 7
00  // 81 x33y129 SB_DRIVE plane 8,7
48  // 82 x33y129 SB_BIG plane 8
12  // 83 x33y129 SB_BIG plane 8
48  // 84 x33y129 SB_BIG plane 9
12  // 85 x33y129 SB_BIG plane 9
00  // 86 x33y129 SB_DRIVE plane 10,9
48  // 87 x33y129 SB_BIG plane 10
12  // 88 x33y129 SB_BIG plane 10
48  // 89 x33y129 SB_BIG plane 11
12  // 90 x33y129 SB_BIG plane 11
00  // 91 x33y129 SB_DRIVE plane 12,11
48  // 92 x33y129 SB_BIG plane 12
12  // 93 x33y129 SB_BIG plane 12
A8  // 94 x34y130 SB_SML plane 1
82  // 95 x34y130 SB_SML plane 2,1
2A  // 96 x34y130 SB_SML plane 2
A8  // 97 x34y130 SB_SML plane 3
82  // 98 x34y130 SB_SML plane 4,3
2A  // 99 x34y130 SB_SML plane 4
A8  // 100 x34y130 SB_SML plane 5
82  // 101 x34y130 SB_SML plane 6,5
2A  // 102 x34y130 SB_SML plane 6
A8  // 103 x34y130 SB_SML plane 7
82  // 104 x34y130 SB_SML plane 8,7
2A  // 105 x34y130 SB_SML plane 8
A8  // 106 x34y130 SB_SML plane 9
82  // 107 x34y130 SB_SML plane 10,9
2A  // 108 x34y130 SB_SML plane 10
A8  // 109 x34y130 SB_SML plane 11
82  // 110 x34y130 SB_SML plane 12,11
2A  // 111 x34y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x35y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1D76     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
41 // y_sel: 129
72 // -- CRC low byte
09 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1D7E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x35y131
00  // 14 top_edge_EN1 at x35y131
00  // 15 top_edge_EN2 at x35y131
00  // 16 top_edge_EN0 at x36y131
00  // 17 top_edge_EN1 at x36y131
00  // 18 top_edge_EN2 at x36y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x36y130 SB_BIG plane 1
12  // 65 x36y130 SB_BIG plane 1
00  // 66 x36y130 SB_DRIVE plane 2,1
48  // 67 x36y130 SB_BIG plane 2
12  // 68 x36y130 SB_BIG plane 2
48  // 69 x36y130 SB_BIG plane 3
12  // 70 x36y130 SB_BIG plane 3
00  // 71 x36y130 SB_DRIVE plane 4,3
48  // 72 x36y130 SB_BIG plane 4
12  // 73 x36y130 SB_BIG plane 4
48  // 74 x36y130 SB_BIG plane 5
12  // 75 x36y130 SB_BIG plane 5
00  // 76 x36y130 SB_DRIVE plane 6,5
48  // 77 x36y130 SB_BIG plane 6
12  // 78 x36y130 SB_BIG plane 6
48  // 79 x36y130 SB_BIG plane 7
12  // 80 x36y130 SB_BIG plane 7
00  // 81 x36y130 SB_DRIVE plane 8,7
48  // 82 x36y130 SB_BIG plane 8
12  // 83 x36y130 SB_BIG plane 8
48  // 84 x36y130 SB_BIG plane 9
12  // 85 x36y130 SB_BIG plane 9
00  // 86 x36y130 SB_DRIVE plane 10,9
48  // 87 x36y130 SB_BIG plane 10
12  // 88 x36y130 SB_BIG plane 10
48  // 89 x36y130 SB_BIG plane 11
12  // 90 x36y130 SB_BIG plane 11
00  // 91 x36y130 SB_DRIVE plane 12,11
48  // 92 x36y130 SB_BIG plane 12
12  // 93 x36y130 SB_BIG plane 12
A8  // 94 x35y129 SB_SML plane 1
82  // 95 x35y129 SB_SML plane 2,1
2A  // 96 x35y129 SB_SML plane 2
A8  // 97 x35y129 SB_SML plane 3
82  // 98 x35y129 SB_SML plane 4,3
2A  // 99 x35y129 SB_SML plane 4
A8  // 100 x35y129 SB_SML plane 5
82  // 101 x35y129 SB_SML plane 6,5
2A  // 102 x35y129 SB_SML plane 6
A8  // 103 x35y129 SB_SML plane 7
82  // 104 x35y129 SB_SML plane 8,7
2A  // 105 x35y129 SB_SML plane 8
A8  // 106 x35y129 SB_SML plane 9
82  // 107 x35y129 SB_SML plane 10,9
2A  // 108 x35y129 SB_SML plane 10
A8  // 109 x35y129 SB_SML plane 11
82  // 110 x35y129 SB_SML plane 12,11
2A  // 111 x35y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x37y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1DF4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
41 // y_sel: 129
AA // -- CRC low byte
10 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1DFC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x37y131
00  // 14 top_edge_EN1 at x37y131
00  // 15 top_edge_EN2 at x37y131
00  // 16 top_edge_EN0 at x38y131
00  // 17 top_edge_EN1 at x38y131
00  // 18 top_edge_EN2 at x38y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x37y129 SB_BIG plane 1
12  // 65 x37y129 SB_BIG plane 1
00  // 66 x37y129 SB_DRIVE plane 2,1
48  // 67 x37y129 SB_BIG plane 2
12  // 68 x37y129 SB_BIG plane 2
48  // 69 x37y129 SB_BIG plane 3
12  // 70 x37y129 SB_BIG plane 3
00  // 71 x37y129 SB_DRIVE plane 4,3
48  // 72 x37y129 SB_BIG plane 4
12  // 73 x37y129 SB_BIG plane 4
48  // 74 x37y129 SB_BIG plane 5
12  // 75 x37y129 SB_BIG plane 5
00  // 76 x37y129 SB_DRIVE plane 6,5
48  // 77 x37y129 SB_BIG plane 6
12  // 78 x37y129 SB_BIG plane 6
48  // 79 x37y129 SB_BIG plane 7
12  // 80 x37y129 SB_BIG plane 7
00  // 81 x37y129 SB_DRIVE plane 8,7
48  // 82 x37y129 SB_BIG plane 8
12  // 83 x37y129 SB_BIG plane 8
48  // 84 x37y129 SB_BIG plane 9
12  // 85 x37y129 SB_BIG plane 9
00  // 86 x37y129 SB_DRIVE plane 10,9
48  // 87 x37y129 SB_BIG plane 10
12  // 88 x37y129 SB_BIG plane 10
48  // 89 x37y129 SB_BIG plane 11
12  // 90 x37y129 SB_BIG plane 11
00  // 91 x37y129 SB_DRIVE plane 12,11
48  // 92 x37y129 SB_BIG plane 12
12  // 93 x37y129 SB_BIG plane 12
A8  // 94 x38y130 SB_SML plane 1
82  // 95 x38y130 SB_SML plane 2,1
2A  // 96 x38y130 SB_SML plane 2
A8  // 97 x38y130 SB_SML plane 3
82  // 98 x38y130 SB_SML plane 4,3
2A  // 99 x38y130 SB_SML plane 4
A8  // 100 x38y130 SB_SML plane 5
82  // 101 x38y130 SB_SML plane 6,5
2A  // 102 x38y130 SB_SML plane 6
A8  // 103 x38y130 SB_SML plane 7
82  // 104 x38y130 SB_SML plane 8,7
2A  // 105 x38y130 SB_SML plane 8
A8  // 106 x38y130 SB_SML plane 9
82  // 107 x38y130 SB_SML plane 10,9
2A  // 108 x38y130 SB_SML plane 10
A8  // 109 x38y130 SB_SML plane 11
82  // 110 x38y130 SB_SML plane 12,11
2A  // 111 x38y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x39y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1E72     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
41 // y_sel: 129
A2 // -- CRC low byte
5D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1E7A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x39y131
00  // 14 top_edge_EN1 at x39y131
00  // 15 top_edge_EN2 at x39y131
00  // 16 top_edge_EN0 at x40y131
00  // 17 top_edge_EN1 at x40y131
00  // 18 top_edge_EN2 at x40y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x40y130 SB_BIG plane 1
12  // 65 x40y130 SB_BIG plane 1
00  // 66 x40y130 SB_DRIVE plane 2,1
48  // 67 x40y130 SB_BIG plane 2
12  // 68 x40y130 SB_BIG plane 2
48  // 69 x40y130 SB_BIG plane 3
12  // 70 x40y130 SB_BIG plane 3
00  // 71 x40y130 SB_DRIVE plane 4,3
48  // 72 x40y130 SB_BIG plane 4
12  // 73 x40y130 SB_BIG plane 4
48  // 74 x40y130 SB_BIG plane 5
12  // 75 x40y130 SB_BIG plane 5
00  // 76 x40y130 SB_DRIVE plane 6,5
48  // 77 x40y130 SB_BIG plane 6
12  // 78 x40y130 SB_BIG plane 6
48  // 79 x40y130 SB_BIG plane 7
12  // 80 x40y130 SB_BIG plane 7
00  // 81 x40y130 SB_DRIVE plane 8,7
48  // 82 x40y130 SB_BIG plane 8
12  // 83 x40y130 SB_BIG plane 8
48  // 84 x40y130 SB_BIG plane 9
12  // 85 x40y130 SB_BIG plane 9
00  // 86 x40y130 SB_DRIVE plane 10,9
48  // 87 x40y130 SB_BIG plane 10
12  // 88 x40y130 SB_BIG plane 10
48  // 89 x40y130 SB_BIG plane 11
12  // 90 x40y130 SB_BIG plane 11
00  // 91 x40y130 SB_DRIVE plane 12,11
48  // 92 x40y130 SB_BIG plane 12
12  // 93 x40y130 SB_BIG plane 12
A8  // 94 x39y129 SB_SML plane 1
82  // 95 x39y129 SB_SML plane 2,1
2A  // 96 x39y129 SB_SML plane 2
A8  // 97 x39y129 SB_SML plane 3
82  // 98 x39y129 SB_SML plane 4,3
2A  // 99 x39y129 SB_SML plane 4
A8  // 100 x39y129 SB_SML plane 5
82  // 101 x39y129 SB_SML plane 6,5
2A  // 102 x39y129 SB_SML plane 6
A8  // 103 x39y129 SB_SML plane 7
82  // 104 x39y129 SB_SML plane 8,7
2A  // 105 x39y129 SB_SML plane 8
A8  // 106 x39y129 SB_SML plane 9
82  // 107 x39y129 SB_SML plane 10,9
2A  // 108 x39y129 SB_SML plane 10
A8  // 109 x39y129 SB_SML plane 11
82  // 110 x39y129 SB_SML plane 12,11
2A  // 111 x39y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x41y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1EF0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
41 // y_sel: 129
7A // -- CRC low byte
44 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1EF8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x41y131
00  // 14 top_edge_EN1 at x41y131
00  // 15 top_edge_EN2 at x41y131
00  // 16 top_edge_EN0 at x42y131
00  // 17 top_edge_EN1 at x42y131
00  // 18 top_edge_EN2 at x42y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x41y129 SB_BIG plane 1
12  // 65 x41y129 SB_BIG plane 1
00  // 66 x41y129 SB_DRIVE plane 2,1
48  // 67 x41y129 SB_BIG plane 2
12  // 68 x41y129 SB_BIG plane 2
48  // 69 x41y129 SB_BIG plane 3
12  // 70 x41y129 SB_BIG plane 3
00  // 71 x41y129 SB_DRIVE plane 4,3
48  // 72 x41y129 SB_BIG plane 4
12  // 73 x41y129 SB_BIG plane 4
48  // 74 x41y129 SB_BIG plane 5
12  // 75 x41y129 SB_BIG plane 5
00  // 76 x41y129 SB_DRIVE plane 6,5
48  // 77 x41y129 SB_BIG plane 6
12  // 78 x41y129 SB_BIG plane 6
48  // 79 x41y129 SB_BIG plane 7
12  // 80 x41y129 SB_BIG plane 7
00  // 81 x41y129 SB_DRIVE plane 8,7
48  // 82 x41y129 SB_BIG plane 8
12  // 83 x41y129 SB_BIG plane 8
48  // 84 x41y129 SB_BIG plane 9
12  // 85 x41y129 SB_BIG plane 9
00  // 86 x41y129 SB_DRIVE plane 10,9
48  // 87 x41y129 SB_BIG plane 10
12  // 88 x41y129 SB_BIG plane 10
48  // 89 x41y129 SB_BIG plane 11
12  // 90 x41y129 SB_BIG plane 11
00  // 91 x41y129 SB_DRIVE plane 12,11
48  // 92 x41y129 SB_BIG plane 12
12  // 93 x41y129 SB_BIG plane 12
A8  // 94 x42y130 SB_SML plane 1
82  // 95 x42y130 SB_SML plane 2,1
2A  // 96 x42y130 SB_SML plane 2
A8  // 97 x42y130 SB_SML plane 3
82  // 98 x42y130 SB_SML plane 4,3
2A  // 99 x42y130 SB_SML plane 4
A8  // 100 x42y130 SB_SML plane 5
82  // 101 x42y130 SB_SML plane 6,5
2A  // 102 x42y130 SB_SML plane 6
A8  // 103 x42y130 SB_SML plane 7
82  // 104 x42y130 SB_SML plane 8,7
2A  // 105 x42y130 SB_SML plane 8
A8  // 106 x42y130 SB_SML plane 9
82  // 107 x42y130 SB_SML plane 10,9
2A  // 108 x42y130 SB_SML plane 10
A8  // 109 x42y130 SB_SML plane 11
82  // 110 x42y130 SB_SML plane 12,11
2A  // 111 x42y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x43y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1F6E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
41 // y_sel: 129
12 // -- CRC low byte
6E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1F76
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x43y131
00  // 14 top_edge_EN1 at x43y131
00  // 15 top_edge_EN2 at x43y131
00  // 16 top_edge_EN0 at x44y131
00  // 17 top_edge_EN1 at x44y131
00  // 18 top_edge_EN2 at x44y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x44y130 SB_BIG plane 1
12  // 65 x44y130 SB_BIG plane 1
00  // 66 x44y130 SB_DRIVE plane 2,1
48  // 67 x44y130 SB_BIG plane 2
12  // 68 x44y130 SB_BIG plane 2
48  // 69 x44y130 SB_BIG plane 3
12  // 70 x44y130 SB_BIG plane 3
00  // 71 x44y130 SB_DRIVE plane 4,3
48  // 72 x44y130 SB_BIG plane 4
12  // 73 x44y130 SB_BIG plane 4
48  // 74 x44y130 SB_BIG plane 5
12  // 75 x44y130 SB_BIG plane 5
00  // 76 x44y130 SB_DRIVE plane 6,5
48  // 77 x44y130 SB_BIG plane 6
12  // 78 x44y130 SB_BIG plane 6
48  // 79 x44y130 SB_BIG plane 7
12  // 80 x44y130 SB_BIG plane 7
00  // 81 x44y130 SB_DRIVE plane 8,7
48  // 82 x44y130 SB_BIG plane 8
12  // 83 x44y130 SB_BIG plane 8
48  // 84 x44y130 SB_BIG plane 9
12  // 85 x44y130 SB_BIG plane 9
00  // 86 x44y130 SB_DRIVE plane 10,9
48  // 87 x44y130 SB_BIG plane 10
12  // 88 x44y130 SB_BIG plane 10
48  // 89 x44y130 SB_BIG plane 11
12  // 90 x44y130 SB_BIG plane 11
00  // 91 x44y130 SB_DRIVE plane 12,11
48  // 92 x44y130 SB_BIG plane 12
12  // 93 x44y130 SB_BIG plane 12
A8  // 94 x43y129 SB_SML plane 1
82  // 95 x43y129 SB_SML plane 2,1
2A  // 96 x43y129 SB_SML plane 2
A8  // 97 x43y129 SB_SML plane 3
82  // 98 x43y129 SB_SML plane 4,3
2A  // 99 x43y129 SB_SML plane 4
A8  // 100 x43y129 SB_SML plane 5
82  // 101 x43y129 SB_SML plane 6,5
2A  // 102 x43y129 SB_SML plane 6
A8  // 103 x43y129 SB_SML plane 7
82  // 104 x43y129 SB_SML plane 8,7
2A  // 105 x43y129 SB_SML plane 8
A8  // 106 x43y129 SB_SML plane 9
82  // 107 x43y129 SB_SML plane 10,9
2A  // 108 x43y129 SB_SML plane 10
A8  // 109 x43y129 SB_SML plane 11
82  // 110 x43y129 SB_SML plane 12,11
2A  // 111 x43y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x45y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1FEC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
41 // y_sel: 129
CA // -- CRC low byte
77 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1FF4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x45y131
00  // 14 top_edge_EN1 at x45y131
00  // 15 top_edge_EN2 at x45y131
00  // 16 top_edge_EN0 at x46y131
00  // 17 top_edge_EN1 at x46y131
00  // 18 top_edge_EN2 at x46y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x45y129 SB_BIG plane 1
12  // 65 x45y129 SB_BIG plane 1
00  // 66 x45y129 SB_DRIVE plane 2,1
48  // 67 x45y129 SB_BIG plane 2
12  // 68 x45y129 SB_BIG plane 2
48  // 69 x45y129 SB_BIG plane 3
12  // 70 x45y129 SB_BIG plane 3
00  // 71 x45y129 SB_DRIVE plane 4,3
48  // 72 x45y129 SB_BIG plane 4
12  // 73 x45y129 SB_BIG plane 4
48  // 74 x45y129 SB_BIG plane 5
12  // 75 x45y129 SB_BIG plane 5
00  // 76 x45y129 SB_DRIVE plane 6,5
48  // 77 x45y129 SB_BIG plane 6
12  // 78 x45y129 SB_BIG plane 6
48  // 79 x45y129 SB_BIG plane 7
12  // 80 x45y129 SB_BIG plane 7
00  // 81 x45y129 SB_DRIVE plane 8,7
48  // 82 x45y129 SB_BIG plane 8
12  // 83 x45y129 SB_BIG plane 8
48  // 84 x45y129 SB_BIG plane 9
12  // 85 x45y129 SB_BIG plane 9
00  // 86 x45y129 SB_DRIVE plane 10,9
48  // 87 x45y129 SB_BIG plane 10
12  // 88 x45y129 SB_BIG plane 10
48  // 89 x45y129 SB_BIG plane 11
12  // 90 x45y129 SB_BIG plane 11
00  // 91 x45y129 SB_DRIVE plane 12,11
48  // 92 x45y129 SB_BIG plane 12
12  // 93 x45y129 SB_BIG plane 12
A8  // 94 x46y130 SB_SML plane 1
82  // 95 x46y130 SB_SML plane 2,1
2A  // 96 x46y130 SB_SML plane 2
A8  // 97 x46y130 SB_SML plane 3
82  // 98 x46y130 SB_SML plane 4,3
2A  // 99 x46y130 SB_SML plane 4
A8  // 100 x46y130 SB_SML plane 5
82  // 101 x46y130 SB_SML plane 6,5
2A  // 102 x46y130 SB_SML plane 6
A8  // 103 x46y130 SB_SML plane 7
82  // 104 x46y130 SB_SML plane 8,7
2A  // 105 x46y130 SB_SML plane 8
A8  // 106 x46y130 SB_SML plane 9
82  // 107 x46y130 SB_SML plane 10,9
2A  // 108 x46y130 SB_SML plane 10
A8  // 109 x46y130 SB_SML plane 11
82  // 110 x46y130 SB_SML plane 12,11
2A  // 111 x46y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x47y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 206A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
41 // y_sel: 129
02 // -- CRC low byte
F4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2072
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x47y131
00  // 14 top_edge_EN1 at x47y131
00  // 15 top_edge_EN2 at x47y131
00  // 16 top_edge_EN0 at x48y131
00  // 17 top_edge_EN1 at x48y131
00  // 18 top_edge_EN2 at x48y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x48y130 SB_BIG plane 1
12  // 65 x48y130 SB_BIG plane 1
00  // 66 x48y130 SB_DRIVE plane 2,1
48  // 67 x48y130 SB_BIG plane 2
12  // 68 x48y130 SB_BIG plane 2
48  // 69 x48y130 SB_BIG plane 3
12  // 70 x48y130 SB_BIG plane 3
00  // 71 x48y130 SB_DRIVE plane 4,3
48  // 72 x48y130 SB_BIG plane 4
12  // 73 x48y130 SB_BIG plane 4
48  // 74 x48y130 SB_BIG plane 5
12  // 75 x48y130 SB_BIG plane 5
00  // 76 x48y130 SB_DRIVE plane 6,5
48  // 77 x48y130 SB_BIG plane 6
12  // 78 x48y130 SB_BIG plane 6
48  // 79 x48y130 SB_BIG plane 7
12  // 80 x48y130 SB_BIG plane 7
00  // 81 x48y130 SB_DRIVE plane 8,7
48  // 82 x48y130 SB_BIG plane 8
12  // 83 x48y130 SB_BIG plane 8
48  // 84 x48y130 SB_BIG plane 9
12  // 85 x48y130 SB_BIG plane 9
00  // 86 x48y130 SB_DRIVE plane 10,9
48  // 87 x48y130 SB_BIG plane 10
12  // 88 x48y130 SB_BIG plane 10
48  // 89 x48y130 SB_BIG plane 11
12  // 90 x48y130 SB_BIG plane 11
00  // 91 x48y130 SB_DRIVE plane 12,11
48  // 92 x48y130 SB_BIG plane 12
12  // 93 x48y130 SB_BIG plane 12
A8  // 94 x47y129 SB_SML plane 1
82  // 95 x47y129 SB_SML plane 2,1
2A  // 96 x47y129 SB_SML plane 2
A8  // 97 x47y129 SB_SML plane 3
82  // 98 x47y129 SB_SML plane 4,3
2A  // 99 x47y129 SB_SML plane 4
A8  // 100 x47y129 SB_SML plane 5
82  // 101 x47y129 SB_SML plane 6,5
2A  // 102 x47y129 SB_SML plane 6
A8  // 103 x47y129 SB_SML plane 7
82  // 104 x47y129 SB_SML plane 8,7
2A  // 105 x47y129 SB_SML plane 8
A8  // 106 x47y129 SB_SML plane 9
82  // 107 x47y129 SB_SML plane 10,9
2A  // 108 x47y129 SB_SML plane 10
A8  // 109 x47y129 SB_SML plane 11
82  // 110 x47y129 SB_SML plane 12,11
2A  // 111 x47y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x49y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 20E8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
41 // y_sel: 129
DA // -- CRC low byte
ED // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 20F0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x49y131
00  // 14 top_edge_EN1 at x49y131
00  // 15 top_edge_EN2 at x49y131
00  // 16 top_edge_EN0 at x50y131
00  // 17 top_edge_EN1 at x50y131
00  // 18 top_edge_EN2 at x50y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x49y129 SB_BIG plane 1
12  // 65 x49y129 SB_BIG plane 1
00  // 66 x49y129 SB_DRIVE plane 2,1
48  // 67 x49y129 SB_BIG plane 2
12  // 68 x49y129 SB_BIG plane 2
48  // 69 x49y129 SB_BIG plane 3
12  // 70 x49y129 SB_BIG plane 3
00  // 71 x49y129 SB_DRIVE plane 4,3
48  // 72 x49y129 SB_BIG plane 4
12  // 73 x49y129 SB_BIG plane 4
48  // 74 x49y129 SB_BIG plane 5
12  // 75 x49y129 SB_BIG plane 5
00  // 76 x49y129 SB_DRIVE plane 6,5
48  // 77 x49y129 SB_BIG plane 6
12  // 78 x49y129 SB_BIG plane 6
48  // 79 x49y129 SB_BIG plane 7
12  // 80 x49y129 SB_BIG plane 7
00  // 81 x49y129 SB_DRIVE plane 8,7
48  // 82 x49y129 SB_BIG plane 8
12  // 83 x49y129 SB_BIG plane 8
48  // 84 x49y129 SB_BIG plane 9
12  // 85 x49y129 SB_BIG plane 9
00  // 86 x49y129 SB_DRIVE plane 10,9
48  // 87 x49y129 SB_BIG plane 10
12  // 88 x49y129 SB_BIG plane 10
48  // 89 x49y129 SB_BIG plane 11
12  // 90 x49y129 SB_BIG plane 11
00  // 91 x49y129 SB_DRIVE plane 12,11
48  // 92 x49y129 SB_BIG plane 12
12  // 93 x49y129 SB_BIG plane 12
A8  // 94 x50y130 SB_SML plane 1
82  // 95 x50y130 SB_SML plane 2,1
2A  // 96 x50y130 SB_SML plane 2
A8  // 97 x50y130 SB_SML plane 3
82  // 98 x50y130 SB_SML plane 4,3
2A  // 99 x50y130 SB_SML plane 4
A8  // 100 x50y130 SB_SML plane 5
82  // 101 x50y130 SB_SML plane 6,5
2A  // 102 x50y130 SB_SML plane 6
A8  // 103 x50y130 SB_SML plane 7
82  // 104 x50y130 SB_SML plane 8,7
2A  // 105 x50y130 SB_SML plane 8
A8  // 106 x50y130 SB_SML plane 9
82  // 107 x50y130 SB_SML plane 10,9
2A  // 108 x50y130 SB_SML plane 10
A8  // 109 x50y130 SB_SML plane 11
82  // 110 x50y130 SB_SML plane 12,11
2A  // 111 x50y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x51y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2166     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
41 // y_sel: 129
B2 // -- CRC low byte
C7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 216E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x51y131
00  // 14 top_edge_EN1 at x51y131
00  // 15 top_edge_EN2 at x51y131
00  // 16 top_edge_EN0 at x52y131
00  // 17 top_edge_EN1 at x52y131
00  // 18 top_edge_EN2 at x52y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x52y130 SB_BIG plane 1
12  // 65 x52y130 SB_BIG plane 1
00  // 66 x52y130 SB_DRIVE plane 2,1
48  // 67 x52y130 SB_BIG plane 2
12  // 68 x52y130 SB_BIG plane 2
48  // 69 x52y130 SB_BIG plane 3
12  // 70 x52y130 SB_BIG plane 3
00  // 71 x52y130 SB_DRIVE plane 4,3
48  // 72 x52y130 SB_BIG plane 4
12  // 73 x52y130 SB_BIG plane 4
48  // 74 x52y130 SB_BIG plane 5
12  // 75 x52y130 SB_BIG plane 5
00  // 76 x52y130 SB_DRIVE plane 6,5
48  // 77 x52y130 SB_BIG plane 6
12  // 78 x52y130 SB_BIG plane 6
48  // 79 x52y130 SB_BIG plane 7
12  // 80 x52y130 SB_BIG plane 7
00  // 81 x52y130 SB_DRIVE plane 8,7
48  // 82 x52y130 SB_BIG plane 8
12  // 83 x52y130 SB_BIG plane 8
48  // 84 x52y130 SB_BIG plane 9
12  // 85 x52y130 SB_BIG plane 9
00  // 86 x52y130 SB_DRIVE plane 10,9
48  // 87 x52y130 SB_BIG plane 10
12  // 88 x52y130 SB_BIG plane 10
48  // 89 x52y130 SB_BIG plane 11
12  // 90 x52y130 SB_BIG plane 11
00  // 91 x52y130 SB_DRIVE plane 12,11
48  // 92 x52y130 SB_BIG plane 12
12  // 93 x52y130 SB_BIG plane 12
A8  // 94 x51y129 SB_SML plane 1
82  // 95 x51y129 SB_SML plane 2,1
2A  // 96 x51y129 SB_SML plane 2
A8  // 97 x51y129 SB_SML plane 3
82  // 98 x51y129 SB_SML plane 4,3
2A  // 99 x51y129 SB_SML plane 4
A8  // 100 x51y129 SB_SML plane 5
82  // 101 x51y129 SB_SML plane 6,5
2A  // 102 x51y129 SB_SML plane 6
A8  // 103 x51y129 SB_SML plane 7
82  // 104 x51y129 SB_SML plane 8,7
2A  // 105 x51y129 SB_SML plane 8
A8  // 106 x51y129 SB_SML plane 9
82  // 107 x51y129 SB_SML plane 10,9
2A  // 108 x51y129 SB_SML plane 10
A8  // 109 x51y129 SB_SML plane 11
82  // 110 x51y129 SB_SML plane 12,11
2A  // 111 x51y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x53y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 21E4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
41 // y_sel: 129
6A // -- CRC low byte
DE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 21EC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x53y131
00  // 14 top_edge_EN1 at x53y131
00  // 15 top_edge_EN2 at x53y131
00  // 16 top_edge_EN0 at x54y131
00  // 17 top_edge_EN1 at x54y131
00  // 18 top_edge_EN2 at x54y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x53y129 SB_BIG plane 1
12  // 65 x53y129 SB_BIG plane 1
00  // 66 x53y129 SB_DRIVE plane 2,1
48  // 67 x53y129 SB_BIG plane 2
12  // 68 x53y129 SB_BIG plane 2
48  // 69 x53y129 SB_BIG plane 3
12  // 70 x53y129 SB_BIG plane 3
00  // 71 x53y129 SB_DRIVE plane 4,3
48  // 72 x53y129 SB_BIG plane 4
12  // 73 x53y129 SB_BIG plane 4
48  // 74 x53y129 SB_BIG plane 5
12  // 75 x53y129 SB_BIG plane 5
00  // 76 x53y129 SB_DRIVE plane 6,5
48  // 77 x53y129 SB_BIG plane 6
12  // 78 x53y129 SB_BIG plane 6
48  // 79 x53y129 SB_BIG plane 7
12  // 80 x53y129 SB_BIG plane 7
00  // 81 x53y129 SB_DRIVE plane 8,7
48  // 82 x53y129 SB_BIG plane 8
12  // 83 x53y129 SB_BIG plane 8
48  // 84 x53y129 SB_BIG plane 9
12  // 85 x53y129 SB_BIG plane 9
00  // 86 x53y129 SB_DRIVE plane 10,9
48  // 87 x53y129 SB_BIG plane 10
12  // 88 x53y129 SB_BIG plane 10
48  // 89 x53y129 SB_BIG plane 11
12  // 90 x53y129 SB_BIG plane 11
00  // 91 x53y129 SB_DRIVE plane 12,11
48  // 92 x53y129 SB_BIG plane 12
12  // 93 x53y129 SB_BIG plane 12
A8  // 94 x54y130 SB_SML plane 1
82  // 95 x54y130 SB_SML plane 2,1
2A  // 96 x54y130 SB_SML plane 2
A8  // 97 x54y130 SB_SML plane 3
82  // 98 x54y130 SB_SML plane 4,3
2A  // 99 x54y130 SB_SML plane 4
A8  // 100 x54y130 SB_SML plane 5
82  // 101 x54y130 SB_SML plane 6,5
2A  // 102 x54y130 SB_SML plane 6
A8  // 103 x54y130 SB_SML plane 7
82  // 104 x54y130 SB_SML plane 8,7
2A  // 105 x54y130 SB_SML plane 8
A8  // 106 x54y130 SB_SML plane 9
82  // 107 x54y130 SB_SML plane 10,9
2A  // 108 x54y130 SB_SML plane 10
A8  // 109 x54y130 SB_SML plane 11
82  // 110 x54y130 SB_SML plane 12,11
2A  // 111 x54y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x55y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2262     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1C // x_sel: 55
41 // y_sel: 129
62 // -- CRC low byte
93 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 226A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x55y131
00  // 14 top_edge_EN1 at x55y131
00  // 15 top_edge_EN2 at x55y131
00  // 16 top_edge_EN0 at x56y131
00  // 17 top_edge_EN1 at x56y131
00  // 18 top_edge_EN2 at x56y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x56y130 SB_BIG plane 1
12  // 65 x56y130 SB_BIG plane 1
00  // 66 x56y130 SB_DRIVE plane 2,1
48  // 67 x56y130 SB_BIG plane 2
12  // 68 x56y130 SB_BIG plane 2
48  // 69 x56y130 SB_BIG plane 3
12  // 70 x56y130 SB_BIG plane 3
00  // 71 x56y130 SB_DRIVE plane 4,3
48  // 72 x56y130 SB_BIG plane 4
12  // 73 x56y130 SB_BIG plane 4
48  // 74 x56y130 SB_BIG plane 5
12  // 75 x56y130 SB_BIG plane 5
00  // 76 x56y130 SB_DRIVE plane 6,5
48  // 77 x56y130 SB_BIG plane 6
12  // 78 x56y130 SB_BIG plane 6
48  // 79 x56y130 SB_BIG plane 7
12  // 80 x56y130 SB_BIG plane 7
00  // 81 x56y130 SB_DRIVE plane 8,7
48  // 82 x56y130 SB_BIG plane 8
12  // 83 x56y130 SB_BIG plane 8
48  // 84 x56y130 SB_BIG plane 9
12  // 85 x56y130 SB_BIG plane 9
00  // 86 x56y130 SB_DRIVE plane 10,9
48  // 87 x56y130 SB_BIG plane 10
12  // 88 x56y130 SB_BIG plane 10
48  // 89 x56y130 SB_BIG plane 11
12  // 90 x56y130 SB_BIG plane 11
00  // 91 x56y130 SB_DRIVE plane 12,11
48  // 92 x56y130 SB_BIG plane 12
12  // 93 x56y130 SB_BIG plane 12
A8  // 94 x55y129 SB_SML plane 1
82  // 95 x55y129 SB_SML plane 2,1
2A  // 96 x55y129 SB_SML plane 2
A8  // 97 x55y129 SB_SML plane 3
82  // 98 x55y129 SB_SML plane 4,3
2A  // 99 x55y129 SB_SML plane 4
A8  // 100 x55y129 SB_SML plane 5
82  // 101 x55y129 SB_SML plane 6,5
2A  // 102 x55y129 SB_SML plane 6
A8  // 103 x55y129 SB_SML plane 7
82  // 104 x55y129 SB_SML plane 8,7
2A  // 105 x55y129 SB_SML plane 8
A8  // 106 x55y129 SB_SML plane 9
82  // 107 x55y129 SB_SML plane 10,9
2A  // 108 x55y129 SB_SML plane 10
A8  // 109 x55y129 SB_SML plane 11
82  // 110 x55y129 SB_SML plane 12,11
2A  // 111 x55y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x57y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 22E0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1D // x_sel: 57
41 // y_sel: 129
BA // -- CRC low byte
8A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 22E8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x57y131
00  // 14 top_edge_EN1 at x57y131
00  // 15 top_edge_EN2 at x57y131
00  // 16 top_edge_EN0 at x58y131
00  // 17 top_edge_EN1 at x58y131
00  // 18 top_edge_EN2 at x58y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x57y129 SB_BIG plane 1
12  // 65 x57y129 SB_BIG plane 1
00  // 66 x57y129 SB_DRIVE plane 2,1
48  // 67 x57y129 SB_BIG plane 2
12  // 68 x57y129 SB_BIG plane 2
48  // 69 x57y129 SB_BIG plane 3
12  // 70 x57y129 SB_BIG plane 3
00  // 71 x57y129 SB_DRIVE plane 4,3
48  // 72 x57y129 SB_BIG plane 4
12  // 73 x57y129 SB_BIG plane 4
48  // 74 x57y129 SB_BIG plane 5
12  // 75 x57y129 SB_BIG plane 5
00  // 76 x57y129 SB_DRIVE plane 6,5
48  // 77 x57y129 SB_BIG plane 6
12  // 78 x57y129 SB_BIG plane 6
48  // 79 x57y129 SB_BIG plane 7
12  // 80 x57y129 SB_BIG plane 7
00  // 81 x57y129 SB_DRIVE plane 8,7
48  // 82 x57y129 SB_BIG plane 8
12  // 83 x57y129 SB_BIG plane 8
48  // 84 x57y129 SB_BIG plane 9
12  // 85 x57y129 SB_BIG plane 9
00  // 86 x57y129 SB_DRIVE plane 10,9
48  // 87 x57y129 SB_BIG plane 10
12  // 88 x57y129 SB_BIG plane 10
48  // 89 x57y129 SB_BIG plane 11
12  // 90 x57y129 SB_BIG plane 11
00  // 91 x57y129 SB_DRIVE plane 12,11
48  // 92 x57y129 SB_BIG plane 12
12  // 93 x57y129 SB_BIG plane 12
A8  // 94 x58y130 SB_SML plane 1
82  // 95 x58y130 SB_SML plane 2,1
2A  // 96 x58y130 SB_SML plane 2
A8  // 97 x58y130 SB_SML plane 3
82  // 98 x58y130 SB_SML plane 4,3
2A  // 99 x58y130 SB_SML plane 4
A8  // 100 x58y130 SB_SML plane 5
82  // 101 x58y130 SB_SML plane 6,5
2A  // 102 x58y130 SB_SML plane 6
A8  // 103 x58y130 SB_SML plane 7
82  // 104 x58y130 SB_SML plane 8,7
2A  // 105 x58y130 SB_SML plane 8
A8  // 106 x58y130 SB_SML plane 9
82  // 107 x58y130 SB_SML plane 10,9
2A  // 108 x58y130 SB_SML plane 10
A8  // 109 x58y130 SB_SML plane 11
82  // 110 x58y130 SB_SML plane 12,11
2A  // 111 x58y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x59y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 235E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1E // x_sel: 59
41 // y_sel: 129
D2 // -- CRC low byte
A0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2366
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x59y131
00  // 14 top_edge_EN1 at x59y131
00  // 15 top_edge_EN2 at x59y131
00  // 16 top_edge_EN0 at x60y131
00  // 17 top_edge_EN1 at x60y131
00  // 18 top_edge_EN2 at x60y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x60y130 SB_BIG plane 1
12  // 65 x60y130 SB_BIG plane 1
00  // 66 x60y130 SB_DRIVE plane 2,1
48  // 67 x60y130 SB_BIG plane 2
12  // 68 x60y130 SB_BIG plane 2
48  // 69 x60y130 SB_BIG plane 3
12  // 70 x60y130 SB_BIG plane 3
00  // 71 x60y130 SB_DRIVE plane 4,3
48  // 72 x60y130 SB_BIG plane 4
12  // 73 x60y130 SB_BIG plane 4
48  // 74 x60y130 SB_BIG plane 5
12  // 75 x60y130 SB_BIG plane 5
00  // 76 x60y130 SB_DRIVE plane 6,5
48  // 77 x60y130 SB_BIG plane 6
12  // 78 x60y130 SB_BIG plane 6
48  // 79 x60y130 SB_BIG plane 7
12  // 80 x60y130 SB_BIG plane 7
00  // 81 x60y130 SB_DRIVE plane 8,7
48  // 82 x60y130 SB_BIG plane 8
12  // 83 x60y130 SB_BIG plane 8
48  // 84 x60y130 SB_BIG plane 9
12  // 85 x60y130 SB_BIG plane 9
00  // 86 x60y130 SB_DRIVE plane 10,9
48  // 87 x60y130 SB_BIG plane 10
12  // 88 x60y130 SB_BIG plane 10
48  // 89 x60y130 SB_BIG plane 11
12  // 90 x60y130 SB_BIG plane 11
00  // 91 x60y130 SB_DRIVE plane 12,11
48  // 92 x60y130 SB_BIG plane 12
12  // 93 x60y130 SB_BIG plane 12
A8  // 94 x59y129 SB_SML plane 1
82  // 95 x59y129 SB_SML plane 2,1
2A  // 96 x59y129 SB_SML plane 2
A8  // 97 x59y129 SB_SML plane 3
82  // 98 x59y129 SB_SML plane 4,3
2A  // 99 x59y129 SB_SML plane 4
A8  // 100 x59y129 SB_SML plane 5
82  // 101 x59y129 SB_SML plane 6,5
2A  // 102 x59y129 SB_SML plane 6
A8  // 103 x59y129 SB_SML plane 7
82  // 104 x59y129 SB_SML plane 8,7
2A  // 105 x59y129 SB_SML plane 8
A8  // 106 x59y129 SB_SML plane 9
82  // 107 x59y129 SB_SML plane 10,9
2A  // 108 x59y129 SB_SML plane 10
A8  // 109 x59y129 SB_SML plane 11
82  // 110 x59y129 SB_SML plane 12,11
2A  // 111 x59y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x61y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 23DC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1F // x_sel: 61
41 // y_sel: 129
0A // -- CRC low byte
B9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 23E4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x61y131
00  // 14 top_edge_EN1 at x61y131
00  // 15 top_edge_EN2 at x61y131
00  // 16 top_edge_EN0 at x62y131
00  // 17 top_edge_EN1 at x62y131
00  // 18 top_edge_EN2 at x62y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x61y129 SB_BIG plane 1
12  // 65 x61y129 SB_BIG plane 1
00  // 66 x61y129 SB_DRIVE plane 2,1
48  // 67 x61y129 SB_BIG plane 2
12  // 68 x61y129 SB_BIG plane 2
48  // 69 x61y129 SB_BIG plane 3
12  // 70 x61y129 SB_BIG plane 3
00  // 71 x61y129 SB_DRIVE plane 4,3
48  // 72 x61y129 SB_BIG plane 4
12  // 73 x61y129 SB_BIG plane 4
48  // 74 x61y129 SB_BIG plane 5
12  // 75 x61y129 SB_BIG plane 5
00  // 76 x61y129 SB_DRIVE plane 6,5
48  // 77 x61y129 SB_BIG plane 6
12  // 78 x61y129 SB_BIG plane 6
48  // 79 x61y129 SB_BIG plane 7
12  // 80 x61y129 SB_BIG plane 7
00  // 81 x61y129 SB_DRIVE plane 8,7
48  // 82 x61y129 SB_BIG plane 8
12  // 83 x61y129 SB_BIG plane 8
48  // 84 x61y129 SB_BIG plane 9
12  // 85 x61y129 SB_BIG plane 9
00  // 86 x61y129 SB_DRIVE plane 10,9
48  // 87 x61y129 SB_BIG plane 10
12  // 88 x61y129 SB_BIG plane 10
48  // 89 x61y129 SB_BIG plane 11
12  // 90 x61y129 SB_BIG plane 11
00  // 91 x61y129 SB_DRIVE plane 12,11
48  // 92 x61y129 SB_BIG plane 12
12  // 93 x61y129 SB_BIG plane 12
A8  // 94 x62y130 SB_SML plane 1
82  // 95 x62y130 SB_SML plane 2,1
2A  // 96 x62y130 SB_SML plane 2
A8  // 97 x62y130 SB_SML plane 3
82  // 98 x62y130 SB_SML plane 4,3
2A  // 99 x62y130 SB_SML plane 4
A8  // 100 x62y130 SB_SML plane 5
82  // 101 x62y130 SB_SML plane 6,5
2A  // 102 x62y130 SB_SML plane 6
A8  // 103 x62y130 SB_SML plane 7
82  // 104 x62y130 SB_SML plane 8,7
2A  // 105 x62y130 SB_SML plane 8
A8  // 106 x62y130 SB_SML plane 9
82  // 107 x62y130 SB_SML plane 10,9
2A  // 108 x62y130 SB_SML plane 10
A8  // 109 x62y130 SB_SML plane 11
82  // 110 x62y130 SB_SML plane 12,11
2A  // 111 x62y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x63y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 245A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
20 // x_sel: 63
41 // y_sel: 129
60 // -- CRC low byte
8C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2462
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x63y131
00  // 14 top_edge_EN1 at x63y131
00  // 15 top_edge_EN2 at x63y131
00  // 16 top_edge_EN0 at x64y131
00  // 17 top_edge_EN1 at x64y131
00  // 18 top_edge_EN2 at x64y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x64y130 SB_BIG plane 1
12  // 65 x64y130 SB_BIG plane 1
00  // 66 x64y130 SB_DRIVE plane 2,1
48  // 67 x64y130 SB_BIG plane 2
12  // 68 x64y130 SB_BIG plane 2
48  // 69 x64y130 SB_BIG plane 3
12  // 70 x64y130 SB_BIG plane 3
00  // 71 x64y130 SB_DRIVE plane 4,3
48  // 72 x64y130 SB_BIG plane 4
12  // 73 x64y130 SB_BIG plane 4
48  // 74 x64y130 SB_BIG plane 5
12  // 75 x64y130 SB_BIG plane 5
00  // 76 x64y130 SB_DRIVE plane 6,5
48  // 77 x64y130 SB_BIG plane 6
12  // 78 x64y130 SB_BIG plane 6
48  // 79 x64y130 SB_BIG plane 7
12  // 80 x64y130 SB_BIG plane 7
00  // 81 x64y130 SB_DRIVE plane 8,7
48  // 82 x64y130 SB_BIG plane 8
12  // 83 x64y130 SB_BIG plane 8
48  // 84 x64y130 SB_BIG plane 9
12  // 85 x64y130 SB_BIG plane 9
00  // 86 x64y130 SB_DRIVE plane 10,9
48  // 87 x64y130 SB_BIG plane 10
12  // 88 x64y130 SB_BIG plane 10
48  // 89 x64y130 SB_BIG plane 11
12  // 90 x64y130 SB_BIG plane 11
00  // 91 x64y130 SB_DRIVE plane 12,11
48  // 92 x64y130 SB_BIG plane 12
12  // 93 x64y130 SB_BIG plane 12
A8  // 94 x63y129 SB_SML plane 1
82  // 95 x63y129 SB_SML plane 2,1
2A  // 96 x63y129 SB_SML plane 2
A8  // 97 x63y129 SB_SML plane 3
82  // 98 x63y129 SB_SML plane 4,3
2A  // 99 x63y129 SB_SML plane 4
A8  // 100 x63y129 SB_SML plane 5
82  // 101 x63y129 SB_SML plane 6,5
2A  // 102 x63y129 SB_SML plane 6
A8  // 103 x63y129 SB_SML plane 7
82  // 104 x63y129 SB_SML plane 8,7
2A  // 105 x63y129 SB_SML plane 8
A8  // 106 x63y129 SB_SML plane 9
82  // 107 x63y129 SB_SML plane 10,9
2A  // 108 x63y129 SB_SML plane 10
A8  // 109 x63y129 SB_SML plane 11
82  // 110 x63y129 SB_SML plane 12,11
2A  // 111 x63y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x65y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 24D8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
21 // x_sel: 65
41 // y_sel: 129
B8 // -- CRC low byte
95 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 24E0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x65y131
00  // 14 top_edge_EN1 at x65y131
00  // 15 top_edge_EN2 at x65y131
00  // 16 top_edge_EN0 at x66y131
00  // 17 top_edge_EN1 at x66y131
00  // 18 top_edge_EN2 at x66y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x65y129 SB_BIG plane 1
12  // 65 x65y129 SB_BIG plane 1
00  // 66 x65y129 SB_DRIVE plane 2,1
48  // 67 x65y129 SB_BIG plane 2
12  // 68 x65y129 SB_BIG plane 2
48  // 69 x65y129 SB_BIG plane 3
12  // 70 x65y129 SB_BIG plane 3
00  // 71 x65y129 SB_DRIVE plane 4,3
48  // 72 x65y129 SB_BIG plane 4
12  // 73 x65y129 SB_BIG plane 4
48  // 74 x65y129 SB_BIG plane 5
12  // 75 x65y129 SB_BIG plane 5
00  // 76 x65y129 SB_DRIVE plane 6,5
48  // 77 x65y129 SB_BIG plane 6
12  // 78 x65y129 SB_BIG plane 6
48  // 79 x65y129 SB_BIG plane 7
12  // 80 x65y129 SB_BIG plane 7
00  // 81 x65y129 SB_DRIVE plane 8,7
48  // 82 x65y129 SB_BIG plane 8
12  // 83 x65y129 SB_BIG plane 8
48  // 84 x65y129 SB_BIG plane 9
12  // 85 x65y129 SB_BIG plane 9
00  // 86 x65y129 SB_DRIVE plane 10,9
48  // 87 x65y129 SB_BIG plane 10
12  // 88 x65y129 SB_BIG plane 10
48  // 89 x65y129 SB_BIG plane 11
12  // 90 x65y129 SB_BIG plane 11
00  // 91 x65y129 SB_DRIVE plane 12,11
48  // 92 x65y129 SB_BIG plane 12
12  // 93 x65y129 SB_BIG plane 12
A8  // 94 x66y130 SB_SML plane 1
82  // 95 x66y130 SB_SML plane 2,1
2A  // 96 x66y130 SB_SML plane 2
A8  // 97 x66y130 SB_SML plane 3
82  // 98 x66y130 SB_SML plane 4,3
2A  // 99 x66y130 SB_SML plane 4
A8  // 100 x66y130 SB_SML plane 5
82  // 101 x66y130 SB_SML plane 6,5
2A  // 102 x66y130 SB_SML plane 6
A8  // 103 x66y130 SB_SML plane 7
82  // 104 x66y130 SB_SML plane 8,7
2A  // 105 x66y130 SB_SML plane 8
A8  // 106 x66y130 SB_SML plane 9
82  // 107 x66y130 SB_SML plane 10,9
2A  // 108 x66y130 SB_SML plane 10
A8  // 109 x66y130 SB_SML plane 11
82  // 110 x66y130 SB_SML plane 12,11
2A  // 111 x66y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x67y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2556     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
22 // x_sel: 67
41 // y_sel: 129
D0 // -- CRC low byte
BF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 255E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x67y131
00  // 14 top_edge_EN1 at x67y131
00  // 15 top_edge_EN2 at x67y131
00  // 16 top_edge_EN0 at x68y131
00  // 17 top_edge_EN1 at x68y131
00  // 18 top_edge_EN2 at x68y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x68y130 SB_BIG plane 1
12  // 65 x68y130 SB_BIG plane 1
00  // 66 x68y130 SB_DRIVE plane 2,1
48  // 67 x68y130 SB_BIG plane 2
12  // 68 x68y130 SB_BIG plane 2
48  // 69 x68y130 SB_BIG plane 3
12  // 70 x68y130 SB_BIG plane 3
00  // 71 x68y130 SB_DRIVE plane 4,3
48  // 72 x68y130 SB_BIG plane 4
12  // 73 x68y130 SB_BIG plane 4
48  // 74 x68y130 SB_BIG plane 5
12  // 75 x68y130 SB_BIG plane 5
00  // 76 x68y130 SB_DRIVE plane 6,5
48  // 77 x68y130 SB_BIG plane 6
12  // 78 x68y130 SB_BIG plane 6
48  // 79 x68y130 SB_BIG plane 7
12  // 80 x68y130 SB_BIG plane 7
00  // 81 x68y130 SB_DRIVE plane 8,7
48  // 82 x68y130 SB_BIG plane 8
12  // 83 x68y130 SB_BIG plane 8
48  // 84 x68y130 SB_BIG plane 9
12  // 85 x68y130 SB_BIG plane 9
00  // 86 x68y130 SB_DRIVE plane 10,9
48  // 87 x68y130 SB_BIG plane 10
12  // 88 x68y130 SB_BIG plane 10
48  // 89 x68y130 SB_BIG plane 11
12  // 90 x68y130 SB_BIG plane 11
00  // 91 x68y130 SB_DRIVE plane 12,11
48  // 92 x68y130 SB_BIG plane 12
12  // 93 x68y130 SB_BIG plane 12
A8  // 94 x67y129 SB_SML plane 1
82  // 95 x67y129 SB_SML plane 2,1
2A  // 96 x67y129 SB_SML plane 2
A8  // 97 x67y129 SB_SML plane 3
82  // 98 x67y129 SB_SML plane 4,3
2A  // 99 x67y129 SB_SML plane 4
A8  // 100 x67y129 SB_SML plane 5
82  // 101 x67y129 SB_SML plane 6,5
2A  // 102 x67y129 SB_SML plane 6
A8  // 103 x67y129 SB_SML plane 7
82  // 104 x67y129 SB_SML plane 8,7
2A  // 105 x67y129 SB_SML plane 8
A8  // 106 x67y129 SB_SML plane 9
82  // 107 x67y129 SB_SML plane 10,9
2A  // 108 x67y129 SB_SML plane 10
A8  // 109 x67y129 SB_SML plane 11
82  // 110 x67y129 SB_SML plane 12,11
2A  // 111 x67y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x69y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 25D4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
23 // x_sel: 69
41 // y_sel: 129
08 // -- CRC low byte
A6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 25DC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x69y131
00  // 14 top_edge_EN1 at x69y131
00  // 15 top_edge_EN2 at x69y131
00  // 16 top_edge_EN0 at x70y131
00  // 17 top_edge_EN1 at x70y131
00  // 18 top_edge_EN2 at x70y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x69y129 SB_BIG plane 1
12  // 65 x69y129 SB_BIG plane 1
00  // 66 x69y129 SB_DRIVE plane 2,1
48  // 67 x69y129 SB_BIG plane 2
12  // 68 x69y129 SB_BIG plane 2
48  // 69 x69y129 SB_BIG plane 3
12  // 70 x69y129 SB_BIG plane 3
00  // 71 x69y129 SB_DRIVE plane 4,3
48  // 72 x69y129 SB_BIG plane 4
12  // 73 x69y129 SB_BIG plane 4
48  // 74 x69y129 SB_BIG plane 5
12  // 75 x69y129 SB_BIG plane 5
00  // 76 x69y129 SB_DRIVE plane 6,5
48  // 77 x69y129 SB_BIG plane 6
12  // 78 x69y129 SB_BIG plane 6
48  // 79 x69y129 SB_BIG plane 7
12  // 80 x69y129 SB_BIG plane 7
00  // 81 x69y129 SB_DRIVE plane 8,7
48  // 82 x69y129 SB_BIG plane 8
12  // 83 x69y129 SB_BIG plane 8
48  // 84 x69y129 SB_BIG plane 9
12  // 85 x69y129 SB_BIG plane 9
00  // 86 x69y129 SB_DRIVE plane 10,9
48  // 87 x69y129 SB_BIG plane 10
12  // 88 x69y129 SB_BIG plane 10
48  // 89 x69y129 SB_BIG plane 11
12  // 90 x69y129 SB_BIG plane 11
00  // 91 x69y129 SB_DRIVE plane 12,11
48  // 92 x69y129 SB_BIG plane 12
12  // 93 x69y129 SB_BIG plane 12
A8  // 94 x70y130 SB_SML plane 1
82  // 95 x70y130 SB_SML plane 2,1
2A  // 96 x70y130 SB_SML plane 2
A8  // 97 x70y130 SB_SML plane 3
82  // 98 x70y130 SB_SML plane 4,3
2A  // 99 x70y130 SB_SML plane 4
A8  // 100 x70y130 SB_SML plane 5
82  // 101 x70y130 SB_SML plane 6,5
2A  // 102 x70y130 SB_SML plane 6
A8  // 103 x70y130 SB_SML plane 7
82  // 104 x70y130 SB_SML plane 8,7
2A  // 105 x70y130 SB_SML plane 8
A8  // 106 x70y130 SB_SML plane 9
82  // 107 x70y130 SB_SML plane 10,9
2A  // 108 x70y130 SB_SML plane 10
A8  // 109 x70y130 SB_SML plane 11
82  // 110 x70y130 SB_SML plane 12,11
2A  // 111 x70y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x71y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2652     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
24 // x_sel: 71
41 // y_sel: 129
00 // -- CRC low byte
EB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 265A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x71y131
00  // 14 top_edge_EN1 at x71y131
00  // 15 top_edge_EN2 at x71y131
00  // 16 top_edge_EN0 at x72y131
00  // 17 top_edge_EN1 at x72y131
00  // 18 top_edge_EN2 at x72y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x72y130 SB_BIG plane 1
12  // 65 x72y130 SB_BIG plane 1
00  // 66 x72y130 SB_DRIVE plane 2,1
48  // 67 x72y130 SB_BIG plane 2
12  // 68 x72y130 SB_BIG plane 2
48  // 69 x72y130 SB_BIG plane 3
12  // 70 x72y130 SB_BIG plane 3
00  // 71 x72y130 SB_DRIVE plane 4,3
48  // 72 x72y130 SB_BIG plane 4
12  // 73 x72y130 SB_BIG plane 4
48  // 74 x72y130 SB_BIG plane 5
12  // 75 x72y130 SB_BIG plane 5
00  // 76 x72y130 SB_DRIVE plane 6,5
48  // 77 x72y130 SB_BIG plane 6
12  // 78 x72y130 SB_BIG plane 6
48  // 79 x72y130 SB_BIG plane 7
12  // 80 x72y130 SB_BIG plane 7
00  // 81 x72y130 SB_DRIVE plane 8,7
48  // 82 x72y130 SB_BIG plane 8
12  // 83 x72y130 SB_BIG plane 8
48  // 84 x72y130 SB_BIG plane 9
12  // 85 x72y130 SB_BIG plane 9
00  // 86 x72y130 SB_DRIVE plane 10,9
48  // 87 x72y130 SB_BIG plane 10
12  // 88 x72y130 SB_BIG plane 10
48  // 89 x72y130 SB_BIG plane 11
12  // 90 x72y130 SB_BIG plane 11
00  // 91 x72y130 SB_DRIVE plane 12,11
48  // 92 x72y130 SB_BIG plane 12
12  // 93 x72y130 SB_BIG plane 12
A8  // 94 x71y129 SB_SML plane 1
82  // 95 x71y129 SB_SML plane 2,1
2A  // 96 x71y129 SB_SML plane 2
A8  // 97 x71y129 SB_SML plane 3
82  // 98 x71y129 SB_SML plane 4,3
2A  // 99 x71y129 SB_SML plane 4
A8  // 100 x71y129 SB_SML plane 5
82  // 101 x71y129 SB_SML plane 6,5
2A  // 102 x71y129 SB_SML plane 6
A8  // 103 x71y129 SB_SML plane 7
82  // 104 x71y129 SB_SML plane 8,7
2A  // 105 x71y129 SB_SML plane 8
A8  // 106 x71y129 SB_SML plane 9
82  // 107 x71y129 SB_SML plane 10,9
2A  // 108 x71y129 SB_SML plane 10
A8  // 109 x71y129 SB_SML plane 11
82  // 110 x71y129 SB_SML plane 12,11
2A  // 111 x71y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x73y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 26D0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
25 // x_sel: 73
41 // y_sel: 129
D8 // -- CRC low byte
F2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 26D8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x73y131
00  // 14 top_edge_EN1 at x73y131
00  // 15 top_edge_EN2 at x73y131
00  // 16 top_edge_EN0 at x74y131
00  // 17 top_edge_EN1 at x74y131
00  // 18 top_edge_EN2 at x74y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x73y129 SB_BIG plane 1
12  // 65 x73y129 SB_BIG plane 1
00  // 66 x73y129 SB_DRIVE plane 2,1
48  // 67 x73y129 SB_BIG plane 2
12  // 68 x73y129 SB_BIG plane 2
48  // 69 x73y129 SB_BIG plane 3
12  // 70 x73y129 SB_BIG plane 3
00  // 71 x73y129 SB_DRIVE plane 4,3
48  // 72 x73y129 SB_BIG plane 4
12  // 73 x73y129 SB_BIG plane 4
48  // 74 x73y129 SB_BIG plane 5
12  // 75 x73y129 SB_BIG plane 5
00  // 76 x73y129 SB_DRIVE plane 6,5
48  // 77 x73y129 SB_BIG plane 6
12  // 78 x73y129 SB_BIG plane 6
48  // 79 x73y129 SB_BIG plane 7
12  // 80 x73y129 SB_BIG plane 7
00  // 81 x73y129 SB_DRIVE plane 8,7
48  // 82 x73y129 SB_BIG plane 8
12  // 83 x73y129 SB_BIG plane 8
48  // 84 x73y129 SB_BIG plane 9
12  // 85 x73y129 SB_BIG plane 9
00  // 86 x73y129 SB_DRIVE plane 10,9
48  // 87 x73y129 SB_BIG plane 10
12  // 88 x73y129 SB_BIG plane 10
48  // 89 x73y129 SB_BIG plane 11
12  // 90 x73y129 SB_BIG plane 11
00  // 91 x73y129 SB_DRIVE plane 12,11
48  // 92 x73y129 SB_BIG plane 12
12  // 93 x73y129 SB_BIG plane 12
A8  // 94 x74y130 SB_SML plane 1
82  // 95 x74y130 SB_SML plane 2,1
2A  // 96 x74y130 SB_SML plane 2
A8  // 97 x74y130 SB_SML plane 3
82  // 98 x74y130 SB_SML plane 4,3
2A  // 99 x74y130 SB_SML plane 4
A8  // 100 x74y130 SB_SML plane 5
82  // 101 x74y130 SB_SML plane 6,5
2A  // 102 x74y130 SB_SML plane 6
A8  // 103 x74y130 SB_SML plane 7
82  // 104 x74y130 SB_SML plane 8,7
2A  // 105 x74y130 SB_SML plane 8
A8  // 106 x74y130 SB_SML plane 9
82  // 107 x74y130 SB_SML plane 10,9
2A  // 108 x74y130 SB_SML plane 10
A8  // 109 x74y130 SB_SML plane 11
82  // 110 x74y130 SB_SML plane 12,11
2A  // 111 x74y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x75y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 274E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
26 // x_sel: 75
41 // y_sel: 129
B0 // -- CRC low byte
D8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2756
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x75y131
00  // 14 top_edge_EN1 at x75y131
00  // 15 top_edge_EN2 at x75y131
00  // 16 top_edge_EN0 at x76y131
00  // 17 top_edge_EN1 at x76y131
00  // 18 top_edge_EN2 at x76y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x76y130 SB_BIG plane 1
12  // 65 x76y130 SB_BIG plane 1
00  // 66 x76y130 SB_DRIVE plane 2,1
48  // 67 x76y130 SB_BIG plane 2
12  // 68 x76y130 SB_BIG plane 2
48  // 69 x76y130 SB_BIG plane 3
12  // 70 x76y130 SB_BIG plane 3
00  // 71 x76y130 SB_DRIVE plane 4,3
48  // 72 x76y130 SB_BIG plane 4
12  // 73 x76y130 SB_BIG plane 4
48  // 74 x76y130 SB_BIG plane 5
12  // 75 x76y130 SB_BIG plane 5
00  // 76 x76y130 SB_DRIVE plane 6,5
48  // 77 x76y130 SB_BIG plane 6
12  // 78 x76y130 SB_BIG plane 6
48  // 79 x76y130 SB_BIG plane 7
12  // 80 x76y130 SB_BIG plane 7
00  // 81 x76y130 SB_DRIVE plane 8,7
48  // 82 x76y130 SB_BIG plane 8
12  // 83 x76y130 SB_BIG plane 8
48  // 84 x76y130 SB_BIG plane 9
12  // 85 x76y130 SB_BIG plane 9
00  // 86 x76y130 SB_DRIVE plane 10,9
48  // 87 x76y130 SB_BIG plane 10
12  // 88 x76y130 SB_BIG plane 10
48  // 89 x76y130 SB_BIG plane 11
12  // 90 x76y130 SB_BIG plane 11
00  // 91 x76y130 SB_DRIVE plane 12,11
48  // 92 x76y130 SB_BIG plane 12
12  // 93 x76y130 SB_BIG plane 12
A8  // 94 x75y129 SB_SML plane 1
82  // 95 x75y129 SB_SML plane 2,1
2A  // 96 x75y129 SB_SML plane 2
A8  // 97 x75y129 SB_SML plane 3
82  // 98 x75y129 SB_SML plane 4,3
2A  // 99 x75y129 SB_SML plane 4
A8  // 100 x75y129 SB_SML plane 5
82  // 101 x75y129 SB_SML plane 6,5
2A  // 102 x75y129 SB_SML plane 6
A8  // 103 x75y129 SB_SML plane 7
82  // 104 x75y129 SB_SML plane 8,7
2A  // 105 x75y129 SB_SML plane 8
A8  // 106 x75y129 SB_SML plane 9
82  // 107 x75y129 SB_SML plane 10,9
2A  // 108 x75y129 SB_SML plane 10
A8  // 109 x75y129 SB_SML plane 11
82  // 110 x75y129 SB_SML plane 12,11
2A  // 111 x75y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x77y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 27CC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
27 // x_sel: 77
41 // y_sel: 129
68 // -- CRC low byte
C1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 27D4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x77y131
00  // 14 top_edge_EN1 at x77y131
00  // 15 top_edge_EN2 at x77y131
00  // 16 top_edge_EN0 at x78y131
00  // 17 top_edge_EN1 at x78y131
00  // 18 top_edge_EN2 at x78y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x77y129 SB_BIG plane 1
12  // 65 x77y129 SB_BIG plane 1
00  // 66 x77y129 SB_DRIVE plane 2,1
48  // 67 x77y129 SB_BIG plane 2
12  // 68 x77y129 SB_BIG plane 2
48  // 69 x77y129 SB_BIG plane 3
12  // 70 x77y129 SB_BIG plane 3
00  // 71 x77y129 SB_DRIVE plane 4,3
48  // 72 x77y129 SB_BIG plane 4
12  // 73 x77y129 SB_BIG plane 4
48  // 74 x77y129 SB_BIG plane 5
12  // 75 x77y129 SB_BIG plane 5
00  // 76 x77y129 SB_DRIVE plane 6,5
48  // 77 x77y129 SB_BIG plane 6
12  // 78 x77y129 SB_BIG plane 6
48  // 79 x77y129 SB_BIG plane 7
12  // 80 x77y129 SB_BIG plane 7
00  // 81 x77y129 SB_DRIVE plane 8,7
48  // 82 x77y129 SB_BIG plane 8
12  // 83 x77y129 SB_BIG plane 8
48  // 84 x77y129 SB_BIG plane 9
12  // 85 x77y129 SB_BIG plane 9
00  // 86 x77y129 SB_DRIVE plane 10,9
48  // 87 x77y129 SB_BIG plane 10
12  // 88 x77y129 SB_BIG plane 10
48  // 89 x77y129 SB_BIG plane 11
12  // 90 x77y129 SB_BIG plane 11
00  // 91 x77y129 SB_DRIVE plane 12,11
48  // 92 x77y129 SB_BIG plane 12
12  // 93 x77y129 SB_BIG plane 12
A8  // 94 x78y130 SB_SML plane 1
82  // 95 x78y130 SB_SML plane 2,1
2A  // 96 x78y130 SB_SML plane 2
A8  // 97 x78y130 SB_SML plane 3
82  // 98 x78y130 SB_SML plane 4,3
2A  // 99 x78y130 SB_SML plane 4
A8  // 100 x78y130 SB_SML plane 5
82  // 101 x78y130 SB_SML plane 6,5
2A  // 102 x78y130 SB_SML plane 6
A8  // 103 x78y130 SB_SML plane 7
82  // 104 x78y130 SB_SML plane 8,7
2A  // 105 x78y130 SB_SML plane 8
A8  // 106 x78y130 SB_SML plane 9
82  // 107 x78y130 SB_SML plane 10,9
2A  // 108 x78y130 SB_SML plane 10
A8  // 109 x78y130 SB_SML plane 11
82  // 110 x78y130 SB_SML plane 12,11
2A  // 111 x78y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x79y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 284A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
28 // x_sel: 79
41 // y_sel: 129
A0 // -- CRC low byte
42 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2852
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x79y131
00  // 14 top_edge_EN1 at x79y131
00  // 15 top_edge_EN2 at x79y131
00  // 16 top_edge_EN0 at x80y131
00  // 17 top_edge_EN1 at x80y131
00  // 18 top_edge_EN2 at x80y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x80y130 SB_BIG plane 1
12  // 65 x80y130 SB_BIG plane 1
00  // 66 x80y130 SB_DRIVE plane 2,1
48  // 67 x80y130 SB_BIG plane 2
12  // 68 x80y130 SB_BIG plane 2
48  // 69 x80y130 SB_BIG plane 3
12  // 70 x80y130 SB_BIG plane 3
00  // 71 x80y130 SB_DRIVE plane 4,3
48  // 72 x80y130 SB_BIG plane 4
12  // 73 x80y130 SB_BIG plane 4
48  // 74 x80y130 SB_BIG plane 5
12  // 75 x80y130 SB_BIG plane 5
00  // 76 x80y130 SB_DRIVE plane 6,5
48  // 77 x80y130 SB_BIG plane 6
12  // 78 x80y130 SB_BIG plane 6
48  // 79 x80y130 SB_BIG plane 7
12  // 80 x80y130 SB_BIG plane 7
00  // 81 x80y130 SB_DRIVE plane 8,7
48  // 82 x80y130 SB_BIG plane 8
12  // 83 x80y130 SB_BIG plane 8
48  // 84 x80y130 SB_BIG plane 9
12  // 85 x80y130 SB_BIG plane 9
00  // 86 x80y130 SB_DRIVE plane 10,9
48  // 87 x80y130 SB_BIG plane 10
12  // 88 x80y130 SB_BIG plane 10
48  // 89 x80y130 SB_BIG plane 11
12  // 90 x80y130 SB_BIG plane 11
00  // 91 x80y130 SB_DRIVE plane 12,11
48  // 92 x80y130 SB_BIG plane 12
12  // 93 x80y130 SB_BIG plane 12
A8  // 94 x79y129 SB_SML plane 1
82  // 95 x79y129 SB_SML plane 2,1
2A  // 96 x79y129 SB_SML plane 2
A8  // 97 x79y129 SB_SML plane 3
82  // 98 x79y129 SB_SML plane 4,3
2A  // 99 x79y129 SB_SML plane 4
A8  // 100 x79y129 SB_SML plane 5
82  // 101 x79y129 SB_SML plane 6,5
2A  // 102 x79y129 SB_SML plane 6
A8  // 103 x79y129 SB_SML plane 7
82  // 104 x79y129 SB_SML plane 8,7
2A  // 105 x79y129 SB_SML plane 8
A8  // 106 x79y129 SB_SML plane 9
82  // 107 x79y129 SB_SML plane 10,9
2A  // 108 x79y129 SB_SML plane 10
A8  // 109 x79y129 SB_SML plane 11
82  // 110 x79y129 SB_SML plane 12,11
2A  // 111 x79y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x81y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 28C8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
29 // x_sel: 81
41 // y_sel: 129
78 // -- CRC low byte
5B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 28D0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x81y131
00  // 14 top_edge_EN1 at x81y131
00  // 15 top_edge_EN2 at x81y131
00  // 16 top_edge_EN0 at x82y131
00  // 17 top_edge_EN1 at x82y131
00  // 18 top_edge_EN2 at x82y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x81y129 SB_BIG plane 1
12  // 65 x81y129 SB_BIG plane 1
00  // 66 x81y129 SB_DRIVE plane 2,1
48  // 67 x81y129 SB_BIG plane 2
12  // 68 x81y129 SB_BIG plane 2
48  // 69 x81y129 SB_BIG plane 3
12  // 70 x81y129 SB_BIG plane 3
00  // 71 x81y129 SB_DRIVE plane 4,3
48  // 72 x81y129 SB_BIG plane 4
12  // 73 x81y129 SB_BIG plane 4
48  // 74 x81y129 SB_BIG plane 5
12  // 75 x81y129 SB_BIG plane 5
00  // 76 x81y129 SB_DRIVE plane 6,5
48  // 77 x81y129 SB_BIG plane 6
12  // 78 x81y129 SB_BIG plane 6
48  // 79 x81y129 SB_BIG plane 7
12  // 80 x81y129 SB_BIG plane 7
00  // 81 x81y129 SB_DRIVE plane 8,7
48  // 82 x81y129 SB_BIG plane 8
12  // 83 x81y129 SB_BIG plane 8
48  // 84 x81y129 SB_BIG plane 9
12  // 85 x81y129 SB_BIG plane 9
00  // 86 x81y129 SB_DRIVE plane 10,9
48  // 87 x81y129 SB_BIG plane 10
12  // 88 x81y129 SB_BIG plane 10
48  // 89 x81y129 SB_BIG plane 11
12  // 90 x81y129 SB_BIG plane 11
00  // 91 x81y129 SB_DRIVE plane 12,11
48  // 92 x81y129 SB_BIG plane 12
12  // 93 x81y129 SB_BIG plane 12
A8  // 94 x82y130 SB_SML plane 1
82  // 95 x82y130 SB_SML plane 2,1
2A  // 96 x82y130 SB_SML plane 2
A8  // 97 x82y130 SB_SML plane 3
82  // 98 x82y130 SB_SML plane 4,3
2A  // 99 x82y130 SB_SML plane 4
A8  // 100 x82y130 SB_SML plane 5
82  // 101 x82y130 SB_SML plane 6,5
2A  // 102 x82y130 SB_SML plane 6
A8  // 103 x82y130 SB_SML plane 7
82  // 104 x82y130 SB_SML plane 8,7
2A  // 105 x82y130 SB_SML plane 8
A8  // 106 x82y130 SB_SML plane 9
82  // 107 x82y130 SB_SML plane 10,9
2A  // 108 x82y130 SB_SML plane 10
A8  // 109 x82y130 SB_SML plane 11
82  // 110 x82y130 SB_SML plane 12,11
2A  // 111 x82y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x83y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2946     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2A // x_sel: 83
41 // y_sel: 129
10 // -- CRC low byte
71 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 294E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x83y131
00  // 14 top_edge_EN1 at x83y131
00  // 15 top_edge_EN2 at x83y131
00  // 16 top_edge_EN0 at x84y131
00  // 17 top_edge_EN1 at x84y131
00  // 18 top_edge_EN2 at x84y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x84y130 SB_BIG plane 1
12  // 65 x84y130 SB_BIG plane 1
00  // 66 x84y130 SB_DRIVE plane 2,1
48  // 67 x84y130 SB_BIG plane 2
12  // 68 x84y130 SB_BIG plane 2
48  // 69 x84y130 SB_BIG plane 3
12  // 70 x84y130 SB_BIG plane 3
00  // 71 x84y130 SB_DRIVE plane 4,3
48  // 72 x84y130 SB_BIG plane 4
12  // 73 x84y130 SB_BIG plane 4
48  // 74 x84y130 SB_BIG plane 5
12  // 75 x84y130 SB_BIG plane 5
00  // 76 x84y130 SB_DRIVE plane 6,5
48  // 77 x84y130 SB_BIG plane 6
12  // 78 x84y130 SB_BIG plane 6
48  // 79 x84y130 SB_BIG plane 7
12  // 80 x84y130 SB_BIG plane 7
00  // 81 x84y130 SB_DRIVE plane 8,7
48  // 82 x84y130 SB_BIG plane 8
12  // 83 x84y130 SB_BIG plane 8
48  // 84 x84y130 SB_BIG plane 9
12  // 85 x84y130 SB_BIG plane 9
00  // 86 x84y130 SB_DRIVE plane 10,9
48  // 87 x84y130 SB_BIG plane 10
12  // 88 x84y130 SB_BIG plane 10
48  // 89 x84y130 SB_BIG plane 11
12  // 90 x84y130 SB_BIG plane 11
00  // 91 x84y130 SB_DRIVE plane 12,11
48  // 92 x84y130 SB_BIG plane 12
12  // 93 x84y130 SB_BIG plane 12
A8  // 94 x83y129 SB_SML plane 1
82  // 95 x83y129 SB_SML plane 2,1
2A  // 96 x83y129 SB_SML plane 2
A8  // 97 x83y129 SB_SML plane 3
82  // 98 x83y129 SB_SML plane 4,3
2A  // 99 x83y129 SB_SML plane 4
A8  // 100 x83y129 SB_SML plane 5
82  // 101 x83y129 SB_SML plane 6,5
2A  // 102 x83y129 SB_SML plane 6
A8  // 103 x83y129 SB_SML plane 7
82  // 104 x83y129 SB_SML plane 8,7
2A  // 105 x83y129 SB_SML plane 8
A8  // 106 x83y129 SB_SML plane 9
82  // 107 x83y129 SB_SML plane 10,9
2A  // 108 x83y129 SB_SML plane 10
A8  // 109 x83y129 SB_SML plane 11
82  // 110 x83y129 SB_SML plane 12,11
2A  // 111 x83y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x85y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 29C4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2B // x_sel: 85
41 // y_sel: 129
C8 // -- CRC low byte
68 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 29CC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x85y131
00  // 14 top_edge_EN1 at x85y131
00  // 15 top_edge_EN2 at x85y131
00  // 16 top_edge_EN0 at x86y131
00  // 17 top_edge_EN1 at x86y131
00  // 18 top_edge_EN2 at x86y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x85y129 SB_BIG plane 1
12  // 65 x85y129 SB_BIG plane 1
00  // 66 x85y129 SB_DRIVE plane 2,1
48  // 67 x85y129 SB_BIG plane 2
12  // 68 x85y129 SB_BIG plane 2
48  // 69 x85y129 SB_BIG plane 3
12  // 70 x85y129 SB_BIG plane 3
00  // 71 x85y129 SB_DRIVE plane 4,3
48  // 72 x85y129 SB_BIG plane 4
12  // 73 x85y129 SB_BIG plane 4
48  // 74 x85y129 SB_BIG plane 5
12  // 75 x85y129 SB_BIG plane 5
00  // 76 x85y129 SB_DRIVE plane 6,5
48  // 77 x85y129 SB_BIG plane 6
12  // 78 x85y129 SB_BIG plane 6
48  // 79 x85y129 SB_BIG plane 7
12  // 80 x85y129 SB_BIG plane 7
00  // 81 x85y129 SB_DRIVE plane 8,7
48  // 82 x85y129 SB_BIG plane 8
12  // 83 x85y129 SB_BIG plane 8
48  // 84 x85y129 SB_BIG plane 9
12  // 85 x85y129 SB_BIG plane 9
00  // 86 x85y129 SB_DRIVE plane 10,9
48  // 87 x85y129 SB_BIG plane 10
12  // 88 x85y129 SB_BIG plane 10
48  // 89 x85y129 SB_BIG plane 11
12  // 90 x85y129 SB_BIG plane 11
00  // 91 x85y129 SB_DRIVE plane 12,11
48  // 92 x85y129 SB_BIG plane 12
12  // 93 x85y129 SB_BIG plane 12
A8  // 94 x86y130 SB_SML plane 1
82  // 95 x86y130 SB_SML plane 2,1
2A  // 96 x86y130 SB_SML plane 2
A8  // 97 x86y130 SB_SML plane 3
82  // 98 x86y130 SB_SML plane 4,3
2A  // 99 x86y130 SB_SML plane 4
A8  // 100 x86y130 SB_SML plane 5
82  // 101 x86y130 SB_SML plane 6,5
2A  // 102 x86y130 SB_SML plane 6
A8  // 103 x86y130 SB_SML plane 7
82  // 104 x86y130 SB_SML plane 8,7
2A  // 105 x86y130 SB_SML plane 8
A8  // 106 x86y130 SB_SML plane 9
82  // 107 x86y130 SB_SML plane 10,9
2A  // 108 x86y130 SB_SML plane 10
A8  // 109 x86y130 SB_SML plane 11
82  // 110 x86y130 SB_SML plane 12,11
2A  // 111 x86y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x87y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2A42     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2C // x_sel: 87
41 // y_sel: 129
C0 // -- CRC low byte
25 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2A4A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x87y131
00  // 14 top_edge_EN1 at x87y131
00  // 15 top_edge_EN2 at x87y131
00  // 16 top_edge_EN0 at x88y131
00  // 17 top_edge_EN1 at x88y131
00  // 18 top_edge_EN2 at x88y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x88y130 SB_BIG plane 1
12  // 65 x88y130 SB_BIG plane 1
00  // 66 x88y130 SB_DRIVE plane 2,1
48  // 67 x88y130 SB_BIG plane 2
12  // 68 x88y130 SB_BIG plane 2
48  // 69 x88y130 SB_BIG plane 3
12  // 70 x88y130 SB_BIG plane 3
00  // 71 x88y130 SB_DRIVE plane 4,3
48  // 72 x88y130 SB_BIG plane 4
12  // 73 x88y130 SB_BIG plane 4
48  // 74 x88y130 SB_BIG plane 5
12  // 75 x88y130 SB_BIG plane 5
00  // 76 x88y130 SB_DRIVE plane 6,5
48  // 77 x88y130 SB_BIG plane 6
12  // 78 x88y130 SB_BIG plane 6
48  // 79 x88y130 SB_BIG plane 7
12  // 80 x88y130 SB_BIG plane 7
00  // 81 x88y130 SB_DRIVE plane 8,7
48  // 82 x88y130 SB_BIG plane 8
12  // 83 x88y130 SB_BIG plane 8
48  // 84 x88y130 SB_BIG plane 9
12  // 85 x88y130 SB_BIG plane 9
00  // 86 x88y130 SB_DRIVE plane 10,9
48  // 87 x88y130 SB_BIG plane 10
12  // 88 x88y130 SB_BIG plane 10
48  // 89 x88y130 SB_BIG plane 11
12  // 90 x88y130 SB_BIG plane 11
00  // 91 x88y130 SB_DRIVE plane 12,11
48  // 92 x88y130 SB_BIG plane 12
12  // 93 x88y130 SB_BIG plane 12
A8  // 94 x87y129 SB_SML plane 1
82  // 95 x87y129 SB_SML plane 2,1
2A  // 96 x87y129 SB_SML plane 2
A8  // 97 x87y129 SB_SML plane 3
82  // 98 x87y129 SB_SML plane 4,3
2A  // 99 x87y129 SB_SML plane 4
A8  // 100 x87y129 SB_SML plane 5
82  // 101 x87y129 SB_SML plane 6,5
2A  // 102 x87y129 SB_SML plane 6
A8  // 103 x87y129 SB_SML plane 7
82  // 104 x87y129 SB_SML plane 8,7
2A  // 105 x87y129 SB_SML plane 8
A8  // 106 x87y129 SB_SML plane 9
82  // 107 x87y129 SB_SML plane 10,9
2A  // 108 x87y129 SB_SML plane 10
A8  // 109 x87y129 SB_SML plane 11
82  // 110 x87y129 SB_SML plane 12,11
2A  // 111 x87y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x89y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2AC0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
41 // y_sel: 129
18 // -- CRC low byte
3C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2AC8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x89y131
00  // 14 top_edge_EN1 at x89y131
00  // 15 top_edge_EN2 at x89y131
00  // 16 top_edge_EN0 at x90y131
00  // 17 top_edge_EN1 at x90y131
00  // 18 top_edge_EN2 at x90y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x89y129 SB_BIG plane 1
12  // 65 x89y129 SB_BIG plane 1
00  // 66 x89y129 SB_DRIVE plane 2,1
48  // 67 x89y129 SB_BIG plane 2
12  // 68 x89y129 SB_BIG plane 2
48  // 69 x89y129 SB_BIG plane 3
12  // 70 x89y129 SB_BIG plane 3
00  // 71 x89y129 SB_DRIVE plane 4,3
48  // 72 x89y129 SB_BIG plane 4
12  // 73 x89y129 SB_BIG plane 4
48  // 74 x89y129 SB_BIG plane 5
12  // 75 x89y129 SB_BIG plane 5
00  // 76 x89y129 SB_DRIVE plane 6,5
48  // 77 x89y129 SB_BIG plane 6
12  // 78 x89y129 SB_BIG plane 6
48  // 79 x89y129 SB_BIG plane 7
12  // 80 x89y129 SB_BIG plane 7
00  // 81 x89y129 SB_DRIVE plane 8,7
48  // 82 x89y129 SB_BIG plane 8
12  // 83 x89y129 SB_BIG plane 8
48  // 84 x89y129 SB_BIG plane 9
12  // 85 x89y129 SB_BIG plane 9
00  // 86 x89y129 SB_DRIVE plane 10,9
48  // 87 x89y129 SB_BIG plane 10
12  // 88 x89y129 SB_BIG plane 10
48  // 89 x89y129 SB_BIG plane 11
12  // 90 x89y129 SB_BIG plane 11
00  // 91 x89y129 SB_DRIVE plane 12,11
48  // 92 x89y129 SB_BIG plane 12
12  // 93 x89y129 SB_BIG plane 12
A8  // 94 x90y130 SB_SML plane 1
82  // 95 x90y130 SB_SML plane 2,1
2A  // 96 x90y130 SB_SML plane 2
A8  // 97 x90y130 SB_SML plane 3
82  // 98 x90y130 SB_SML plane 4,3
2A  // 99 x90y130 SB_SML plane 4
A8  // 100 x90y130 SB_SML plane 5
82  // 101 x90y130 SB_SML plane 6,5
2A  // 102 x90y130 SB_SML plane 6
A8  // 103 x90y130 SB_SML plane 7
82  // 104 x90y130 SB_SML plane 8,7
2A  // 105 x90y130 SB_SML plane 8
A8  // 106 x90y130 SB_SML plane 9
82  // 107 x90y130 SB_SML plane 10,9
2A  // 108 x90y130 SB_SML plane 10
A8  // 109 x90y130 SB_SML plane 11
82  // 110 x90y130 SB_SML plane 12,11
2A  // 111 x90y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x91y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2B3E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
41 // y_sel: 129
70 // -- CRC low byte
16 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2B46
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x91y131
00  // 14 top_edge_EN1 at x91y131
00  // 15 top_edge_EN2 at x91y131
00  // 16 top_edge_EN0 at x92y131
00  // 17 top_edge_EN1 at x92y131
00  // 18 top_edge_EN2 at x92y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x92y130 SB_BIG plane 1
12  // 65 x92y130 SB_BIG plane 1
00  // 66 x92y130 SB_DRIVE plane 2,1
48  // 67 x92y130 SB_BIG plane 2
12  // 68 x92y130 SB_BIG plane 2
48  // 69 x92y130 SB_BIG plane 3
12  // 70 x92y130 SB_BIG plane 3
00  // 71 x92y130 SB_DRIVE plane 4,3
48  // 72 x92y130 SB_BIG plane 4
12  // 73 x92y130 SB_BIG plane 4
48  // 74 x92y130 SB_BIG plane 5
12  // 75 x92y130 SB_BIG plane 5
00  // 76 x92y130 SB_DRIVE plane 6,5
48  // 77 x92y130 SB_BIG plane 6
12  // 78 x92y130 SB_BIG plane 6
48  // 79 x92y130 SB_BIG plane 7
12  // 80 x92y130 SB_BIG plane 7
00  // 81 x92y130 SB_DRIVE plane 8,7
48  // 82 x92y130 SB_BIG plane 8
12  // 83 x92y130 SB_BIG plane 8
48  // 84 x92y130 SB_BIG plane 9
12  // 85 x92y130 SB_BIG plane 9
00  // 86 x92y130 SB_DRIVE plane 10,9
48  // 87 x92y130 SB_BIG plane 10
12  // 88 x92y130 SB_BIG plane 10
48  // 89 x92y130 SB_BIG plane 11
12  // 90 x92y130 SB_BIG plane 11
00  // 91 x92y130 SB_DRIVE plane 12,11
48  // 92 x92y130 SB_BIG plane 12
12  // 93 x92y130 SB_BIG plane 12
A8  // 94 x91y129 SB_SML plane 1
82  // 95 x91y129 SB_SML plane 2,1
2A  // 96 x91y129 SB_SML plane 2
A8  // 97 x91y129 SB_SML plane 3
82  // 98 x91y129 SB_SML plane 4,3
2A  // 99 x91y129 SB_SML plane 4
A8  // 100 x91y129 SB_SML plane 5
82  // 101 x91y129 SB_SML plane 6,5
2A  // 102 x91y129 SB_SML plane 6
A8  // 103 x91y129 SB_SML plane 7
82  // 104 x91y129 SB_SML plane 8,7
2A  // 105 x91y129 SB_SML plane 8
A8  // 106 x91y129 SB_SML plane 9
82  // 107 x91y129 SB_SML plane 10,9
2A  // 108 x91y129 SB_SML plane 10
A8  // 109 x91y129 SB_SML plane 11
82  // 110 x91y129 SB_SML plane 12,11
2A  // 111 x91y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x93y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2BBC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
41 // y_sel: 129
A8 // -- CRC low byte
0F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2BC4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x93y131
00  // 14 top_edge_EN1 at x93y131
00  // 15 top_edge_EN2 at x93y131
00  // 16 top_edge_EN0 at x94y131
00  // 17 top_edge_EN1 at x94y131
00  // 18 top_edge_EN2 at x94y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x93y129 SB_BIG plane 1
12  // 65 x93y129 SB_BIG plane 1
00  // 66 x93y129 SB_DRIVE plane 2,1
48  // 67 x93y129 SB_BIG plane 2
12  // 68 x93y129 SB_BIG plane 2
48  // 69 x93y129 SB_BIG plane 3
12  // 70 x93y129 SB_BIG plane 3
00  // 71 x93y129 SB_DRIVE plane 4,3
48  // 72 x93y129 SB_BIG plane 4
12  // 73 x93y129 SB_BIG plane 4
48  // 74 x93y129 SB_BIG plane 5
12  // 75 x93y129 SB_BIG plane 5
00  // 76 x93y129 SB_DRIVE plane 6,5
48  // 77 x93y129 SB_BIG plane 6
12  // 78 x93y129 SB_BIG plane 6
48  // 79 x93y129 SB_BIG plane 7
12  // 80 x93y129 SB_BIG plane 7
00  // 81 x93y129 SB_DRIVE plane 8,7
48  // 82 x93y129 SB_BIG plane 8
12  // 83 x93y129 SB_BIG plane 8
48  // 84 x93y129 SB_BIG plane 9
12  // 85 x93y129 SB_BIG plane 9
00  // 86 x93y129 SB_DRIVE plane 10,9
48  // 87 x93y129 SB_BIG plane 10
12  // 88 x93y129 SB_BIG plane 10
48  // 89 x93y129 SB_BIG plane 11
12  // 90 x93y129 SB_BIG plane 11
00  // 91 x93y129 SB_DRIVE plane 12,11
48  // 92 x93y129 SB_BIG plane 12
12  // 93 x93y129 SB_BIG plane 12
A8  // 94 x94y130 SB_SML plane 1
82  // 95 x94y130 SB_SML plane 2,1
2A  // 96 x94y130 SB_SML plane 2
A8  // 97 x94y130 SB_SML plane 3
82  // 98 x94y130 SB_SML plane 4,3
2A  // 99 x94y130 SB_SML plane 4
A8  // 100 x94y130 SB_SML plane 5
82  // 101 x94y130 SB_SML plane 6,5
2A  // 102 x94y130 SB_SML plane 6
A8  // 103 x94y130 SB_SML plane 7
82  // 104 x94y130 SB_SML plane 8,7
2A  // 105 x94y130 SB_SML plane 8
A8  // 106 x94y130 SB_SML plane 9
82  // 107 x94y130 SB_SML plane 10,9
2A  // 108 x94y130 SB_SML plane 10
A8  // 109 x94y130 SB_SML plane 11
82  // 110 x94y130 SB_SML plane 12,11
2A  // 111 x94y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x95y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2C3A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
41 // y_sel: 129
F1 // -- CRC low byte
19 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2C42
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x95y131
00  // 14 top_edge_EN1 at x95y131
00  // 15 top_edge_EN2 at x95y131
00  // 16 top_edge_EN0 at x96y131
00  // 17 top_edge_EN1 at x96y131
00  // 18 top_edge_EN2 at x96y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x96y130 SB_BIG plane 1
12  // 65 x96y130 SB_BIG plane 1
00  // 66 x96y130 SB_DRIVE plane 2,1
48  // 67 x96y130 SB_BIG plane 2
12  // 68 x96y130 SB_BIG plane 2
48  // 69 x96y130 SB_BIG plane 3
12  // 70 x96y130 SB_BIG plane 3
00  // 71 x96y130 SB_DRIVE plane 4,3
48  // 72 x96y130 SB_BIG plane 4
12  // 73 x96y130 SB_BIG plane 4
48  // 74 x96y130 SB_BIG plane 5
12  // 75 x96y130 SB_BIG plane 5
00  // 76 x96y130 SB_DRIVE plane 6,5
48  // 77 x96y130 SB_BIG plane 6
12  // 78 x96y130 SB_BIG plane 6
48  // 79 x96y130 SB_BIG plane 7
12  // 80 x96y130 SB_BIG plane 7
00  // 81 x96y130 SB_DRIVE plane 8,7
48  // 82 x96y130 SB_BIG plane 8
12  // 83 x96y130 SB_BIG plane 8
48  // 84 x96y130 SB_BIG plane 9
12  // 85 x96y130 SB_BIG plane 9
00  // 86 x96y130 SB_DRIVE plane 10,9
48  // 87 x96y130 SB_BIG plane 10
12  // 88 x96y130 SB_BIG plane 10
48  // 89 x96y130 SB_BIG plane 11
12  // 90 x96y130 SB_BIG plane 11
00  // 91 x96y130 SB_DRIVE plane 12,11
48  // 92 x96y130 SB_BIG plane 12
12  // 93 x96y130 SB_BIG plane 12
A8  // 94 x95y129 SB_SML plane 1
82  // 95 x95y129 SB_SML plane 2,1
2A  // 96 x95y129 SB_SML plane 2
A8  // 97 x95y129 SB_SML plane 3
82  // 98 x95y129 SB_SML plane 4,3
2A  // 99 x95y129 SB_SML plane 4
A8  // 100 x95y129 SB_SML plane 5
82  // 101 x95y129 SB_SML plane 6,5
2A  // 102 x95y129 SB_SML plane 6
A8  // 103 x95y129 SB_SML plane 7
82  // 104 x95y129 SB_SML plane 8,7
2A  // 105 x95y129 SB_SML plane 8
A8  // 106 x95y129 SB_SML plane 9
82  // 107 x95y129 SB_SML plane 10,9
2A  // 108 x95y129 SB_SML plane 10
A8  // 109 x95y129 SB_SML plane 11
82  // 110 x95y129 SB_SML plane 12,11
2A  // 111 x95y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x97y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2CB8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
41 // y_sel: 129
29 // -- CRC low byte
00 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2CC0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x97y131
00  // 14 top_edge_EN1 at x97y131
00  // 15 top_edge_EN2 at x97y131
00  // 16 top_edge_EN0 at x98y131
00  // 17 top_edge_EN1 at x98y131
00  // 18 top_edge_EN2 at x98y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x97y129 SB_BIG plane 1
12  // 65 x97y129 SB_BIG plane 1
00  // 66 x97y129 SB_DRIVE plane 2,1
48  // 67 x97y129 SB_BIG plane 2
12  // 68 x97y129 SB_BIG plane 2
48  // 69 x97y129 SB_BIG plane 3
12  // 70 x97y129 SB_BIG plane 3
00  // 71 x97y129 SB_DRIVE plane 4,3
48  // 72 x97y129 SB_BIG plane 4
12  // 73 x97y129 SB_BIG plane 4
48  // 74 x97y129 SB_BIG plane 5
12  // 75 x97y129 SB_BIG plane 5
00  // 76 x97y129 SB_DRIVE plane 6,5
48  // 77 x97y129 SB_BIG plane 6
12  // 78 x97y129 SB_BIG plane 6
48  // 79 x97y129 SB_BIG plane 7
12  // 80 x97y129 SB_BIG plane 7
00  // 81 x97y129 SB_DRIVE plane 8,7
48  // 82 x97y129 SB_BIG plane 8
12  // 83 x97y129 SB_BIG plane 8
48  // 84 x97y129 SB_BIG plane 9
12  // 85 x97y129 SB_BIG plane 9
00  // 86 x97y129 SB_DRIVE plane 10,9
48  // 87 x97y129 SB_BIG plane 10
12  // 88 x97y129 SB_BIG plane 10
48  // 89 x97y129 SB_BIG plane 11
12  // 90 x97y129 SB_BIG plane 11
00  // 91 x97y129 SB_DRIVE plane 12,11
48  // 92 x97y129 SB_BIG plane 12
12  // 93 x97y129 SB_BIG plane 12
A8  // 94 x98y130 SB_SML plane 1
82  // 95 x98y130 SB_SML plane 2,1
2A  // 96 x98y130 SB_SML plane 2
A8  // 97 x98y130 SB_SML plane 3
82  // 98 x98y130 SB_SML plane 4,3
2A  // 99 x98y130 SB_SML plane 4
A8  // 100 x98y130 SB_SML plane 5
82  // 101 x98y130 SB_SML plane 6,5
2A  // 102 x98y130 SB_SML plane 6
A8  // 103 x98y130 SB_SML plane 7
82  // 104 x98y130 SB_SML plane 8,7
2A  // 105 x98y130 SB_SML plane 8
A8  // 106 x98y130 SB_SML plane 9
82  // 107 x98y130 SB_SML plane 10,9
2A  // 108 x98y130 SB_SML plane 10
A8  // 109 x98y130 SB_SML plane 11
82  // 110 x98y130 SB_SML plane 12,11
2A  // 111 x98y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x99y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2D36     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
41 // y_sel: 129
41 // -- CRC low byte
2A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2D3E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x99y131
00  // 14 top_edge_EN1 at x99y131
00  // 15 top_edge_EN2 at x99y131
00  // 16 top_edge_EN0 at x100y131
00  // 17 top_edge_EN1 at x100y131
00  // 18 top_edge_EN2 at x100y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x100y130 SB_BIG plane 1
12  // 65 x100y130 SB_BIG plane 1
00  // 66 x100y130 SB_DRIVE plane 2,1
48  // 67 x100y130 SB_BIG plane 2
12  // 68 x100y130 SB_BIG plane 2
48  // 69 x100y130 SB_BIG plane 3
12  // 70 x100y130 SB_BIG plane 3
00  // 71 x100y130 SB_DRIVE plane 4,3
48  // 72 x100y130 SB_BIG plane 4
12  // 73 x100y130 SB_BIG plane 4
48  // 74 x100y130 SB_BIG plane 5
12  // 75 x100y130 SB_BIG plane 5
00  // 76 x100y130 SB_DRIVE plane 6,5
48  // 77 x100y130 SB_BIG plane 6
12  // 78 x100y130 SB_BIG plane 6
48  // 79 x100y130 SB_BIG plane 7
12  // 80 x100y130 SB_BIG plane 7
00  // 81 x100y130 SB_DRIVE plane 8,7
48  // 82 x100y130 SB_BIG plane 8
12  // 83 x100y130 SB_BIG plane 8
48  // 84 x100y130 SB_BIG plane 9
12  // 85 x100y130 SB_BIG plane 9
00  // 86 x100y130 SB_DRIVE plane 10,9
48  // 87 x100y130 SB_BIG plane 10
12  // 88 x100y130 SB_BIG plane 10
48  // 89 x100y130 SB_BIG plane 11
12  // 90 x100y130 SB_BIG plane 11
00  // 91 x100y130 SB_DRIVE plane 12,11
48  // 92 x100y130 SB_BIG plane 12
12  // 93 x100y130 SB_BIG plane 12
A8  // 94 x99y129 SB_SML plane 1
82  // 95 x99y129 SB_SML plane 2,1
2A  // 96 x99y129 SB_SML plane 2
A8  // 97 x99y129 SB_SML plane 3
82  // 98 x99y129 SB_SML plane 4,3
2A  // 99 x99y129 SB_SML plane 4
A8  // 100 x99y129 SB_SML plane 5
82  // 101 x99y129 SB_SML plane 6,5
2A  // 102 x99y129 SB_SML plane 6
A8  // 103 x99y129 SB_SML plane 7
82  // 104 x99y129 SB_SML plane 8,7
2A  // 105 x99y129 SB_SML plane 8
A8  // 106 x99y129 SB_SML plane 9
82  // 107 x99y129 SB_SML plane 10,9
2A  // 108 x99y129 SB_SML plane 10
A8  // 109 x99y129 SB_SML plane 11
82  // 110 x99y129 SB_SML plane 12,11
2A  // 111 x99y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x101y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2DB4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
41 // y_sel: 129
99 // -- CRC low byte
33 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2DBC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x101y131
00  // 14 top_edge_EN1 at x101y131
00  // 15 top_edge_EN2 at x101y131
00  // 16 top_edge_EN0 at x102y131
00  // 17 top_edge_EN1 at x102y131
00  // 18 top_edge_EN2 at x102y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x101y129 SB_BIG plane 1
12  // 65 x101y129 SB_BIG plane 1
00  // 66 x101y129 SB_DRIVE plane 2,1
48  // 67 x101y129 SB_BIG plane 2
12  // 68 x101y129 SB_BIG plane 2
48  // 69 x101y129 SB_BIG plane 3
12  // 70 x101y129 SB_BIG plane 3
00  // 71 x101y129 SB_DRIVE plane 4,3
48  // 72 x101y129 SB_BIG plane 4
12  // 73 x101y129 SB_BIG plane 4
48  // 74 x101y129 SB_BIG plane 5
12  // 75 x101y129 SB_BIG plane 5
00  // 76 x101y129 SB_DRIVE plane 6,5
48  // 77 x101y129 SB_BIG plane 6
12  // 78 x101y129 SB_BIG plane 6
48  // 79 x101y129 SB_BIG plane 7
12  // 80 x101y129 SB_BIG plane 7
00  // 81 x101y129 SB_DRIVE plane 8,7
48  // 82 x101y129 SB_BIG plane 8
12  // 83 x101y129 SB_BIG plane 8
48  // 84 x101y129 SB_BIG plane 9
12  // 85 x101y129 SB_BIG plane 9
00  // 86 x101y129 SB_DRIVE plane 10,9
48  // 87 x101y129 SB_BIG plane 10
12  // 88 x101y129 SB_BIG plane 10
48  // 89 x101y129 SB_BIG plane 11
12  // 90 x101y129 SB_BIG plane 11
00  // 91 x101y129 SB_DRIVE plane 12,11
48  // 92 x101y129 SB_BIG plane 12
12  // 93 x101y129 SB_BIG plane 12
A8  // 94 x102y130 SB_SML plane 1
82  // 95 x102y130 SB_SML plane 2,1
2A  // 96 x102y130 SB_SML plane 2
A8  // 97 x102y130 SB_SML plane 3
82  // 98 x102y130 SB_SML plane 4,3
2A  // 99 x102y130 SB_SML plane 4
A8  // 100 x102y130 SB_SML plane 5
82  // 101 x102y130 SB_SML plane 6,5
2A  // 102 x102y130 SB_SML plane 6
A8  // 103 x102y130 SB_SML plane 7
82  // 104 x102y130 SB_SML plane 8,7
2A  // 105 x102y130 SB_SML plane 8
A8  // 106 x102y130 SB_SML plane 9
82  // 107 x102y130 SB_SML plane 10,9
2A  // 108 x102y130 SB_SML plane 10
A8  // 109 x102y130 SB_SML plane 11
82  // 110 x102y130 SB_SML plane 12,11
2A  // 111 x102y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x103y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2E32     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
41 // y_sel: 129
91 // -- CRC low byte
7E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2E3A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x103y131
00  // 14 top_edge_EN1 at x103y131
00  // 15 top_edge_EN2 at x103y131
00  // 16 top_edge_EN0 at x104y131
00  // 17 top_edge_EN1 at x104y131
00  // 18 top_edge_EN2 at x104y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x104y130 SB_BIG plane 1
12  // 65 x104y130 SB_BIG plane 1
00  // 66 x104y130 SB_DRIVE plane 2,1
48  // 67 x104y130 SB_BIG plane 2
12  // 68 x104y130 SB_BIG plane 2
48  // 69 x104y130 SB_BIG plane 3
12  // 70 x104y130 SB_BIG plane 3
00  // 71 x104y130 SB_DRIVE plane 4,3
48  // 72 x104y130 SB_BIG plane 4
12  // 73 x104y130 SB_BIG plane 4
48  // 74 x104y130 SB_BIG plane 5
12  // 75 x104y130 SB_BIG plane 5
00  // 76 x104y130 SB_DRIVE plane 6,5
48  // 77 x104y130 SB_BIG plane 6
12  // 78 x104y130 SB_BIG plane 6
48  // 79 x104y130 SB_BIG plane 7
12  // 80 x104y130 SB_BIG plane 7
00  // 81 x104y130 SB_DRIVE plane 8,7
48  // 82 x104y130 SB_BIG plane 8
12  // 83 x104y130 SB_BIG plane 8
48  // 84 x104y130 SB_BIG plane 9
12  // 85 x104y130 SB_BIG plane 9
00  // 86 x104y130 SB_DRIVE plane 10,9
48  // 87 x104y130 SB_BIG plane 10
12  // 88 x104y130 SB_BIG plane 10
48  // 89 x104y130 SB_BIG plane 11
12  // 90 x104y130 SB_BIG plane 11
00  // 91 x104y130 SB_DRIVE plane 12,11
48  // 92 x104y130 SB_BIG plane 12
12  // 93 x104y130 SB_BIG plane 12
A8  // 94 x103y129 SB_SML plane 1
82  // 95 x103y129 SB_SML plane 2,1
2A  // 96 x103y129 SB_SML plane 2
A8  // 97 x103y129 SB_SML plane 3
82  // 98 x103y129 SB_SML plane 4,3
2A  // 99 x103y129 SB_SML plane 4
A8  // 100 x103y129 SB_SML plane 5
82  // 101 x103y129 SB_SML plane 6,5
2A  // 102 x103y129 SB_SML plane 6
A8  // 103 x103y129 SB_SML plane 7
82  // 104 x103y129 SB_SML plane 8,7
2A  // 105 x103y129 SB_SML plane 8
A8  // 106 x103y129 SB_SML plane 9
82  // 107 x103y129 SB_SML plane 10,9
2A  // 108 x103y129 SB_SML plane 10
A8  // 109 x103y129 SB_SML plane 11
82  // 110 x103y129 SB_SML plane 12,11
2A  // 111 x103y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x105y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2EB0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
41 // y_sel: 129
49 // -- CRC low byte
67 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2EB8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x105y131
00  // 14 top_edge_EN1 at x105y131
00  // 15 top_edge_EN2 at x105y131
00  // 16 top_edge_EN0 at x106y131
00  // 17 top_edge_EN1 at x106y131
00  // 18 top_edge_EN2 at x106y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x105y129 SB_BIG plane 1
12  // 65 x105y129 SB_BIG plane 1
00  // 66 x105y129 SB_DRIVE plane 2,1
48  // 67 x105y129 SB_BIG plane 2
12  // 68 x105y129 SB_BIG plane 2
48  // 69 x105y129 SB_BIG plane 3
12  // 70 x105y129 SB_BIG plane 3
00  // 71 x105y129 SB_DRIVE plane 4,3
48  // 72 x105y129 SB_BIG plane 4
12  // 73 x105y129 SB_BIG plane 4
48  // 74 x105y129 SB_BIG plane 5
12  // 75 x105y129 SB_BIG plane 5
00  // 76 x105y129 SB_DRIVE plane 6,5
48  // 77 x105y129 SB_BIG plane 6
12  // 78 x105y129 SB_BIG plane 6
48  // 79 x105y129 SB_BIG plane 7
12  // 80 x105y129 SB_BIG plane 7
00  // 81 x105y129 SB_DRIVE plane 8,7
48  // 82 x105y129 SB_BIG plane 8
12  // 83 x105y129 SB_BIG plane 8
48  // 84 x105y129 SB_BIG plane 9
12  // 85 x105y129 SB_BIG plane 9
00  // 86 x105y129 SB_DRIVE plane 10,9
48  // 87 x105y129 SB_BIG plane 10
12  // 88 x105y129 SB_BIG plane 10
48  // 89 x105y129 SB_BIG plane 11
12  // 90 x105y129 SB_BIG plane 11
00  // 91 x105y129 SB_DRIVE plane 12,11
48  // 92 x105y129 SB_BIG plane 12
12  // 93 x105y129 SB_BIG plane 12
A8  // 94 x106y130 SB_SML plane 1
82  // 95 x106y130 SB_SML plane 2,1
2A  // 96 x106y130 SB_SML plane 2
A8  // 97 x106y130 SB_SML plane 3
82  // 98 x106y130 SB_SML plane 4,3
2A  // 99 x106y130 SB_SML plane 4
A8  // 100 x106y130 SB_SML plane 5
82  // 101 x106y130 SB_SML plane 6,5
2A  // 102 x106y130 SB_SML plane 6
A8  // 103 x106y130 SB_SML plane 7
82  // 104 x106y130 SB_SML plane 8,7
2A  // 105 x106y130 SB_SML plane 8
A8  // 106 x106y130 SB_SML plane 9
82  // 107 x106y130 SB_SML plane 10,9
2A  // 108 x106y130 SB_SML plane 10
A8  // 109 x106y130 SB_SML plane 11
82  // 110 x106y130 SB_SML plane 12,11
2A  // 111 x106y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x107y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2F2E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
41 // y_sel: 129
21 // -- CRC low byte
4D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2F36
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x107y131
00  // 14 top_edge_EN1 at x107y131
00  // 15 top_edge_EN2 at x107y131
00  // 16 top_edge_EN0 at x108y131
00  // 17 top_edge_EN1 at x108y131
00  // 18 top_edge_EN2 at x108y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x108y130 SB_BIG plane 1
12  // 65 x108y130 SB_BIG plane 1
00  // 66 x108y130 SB_DRIVE plane 2,1
48  // 67 x108y130 SB_BIG plane 2
12  // 68 x108y130 SB_BIG plane 2
48  // 69 x108y130 SB_BIG plane 3
12  // 70 x108y130 SB_BIG plane 3
00  // 71 x108y130 SB_DRIVE plane 4,3
48  // 72 x108y130 SB_BIG plane 4
12  // 73 x108y130 SB_BIG plane 4
48  // 74 x108y130 SB_BIG plane 5
12  // 75 x108y130 SB_BIG plane 5
00  // 76 x108y130 SB_DRIVE plane 6,5
48  // 77 x108y130 SB_BIG plane 6
12  // 78 x108y130 SB_BIG plane 6
48  // 79 x108y130 SB_BIG plane 7
12  // 80 x108y130 SB_BIG plane 7
00  // 81 x108y130 SB_DRIVE plane 8,7
48  // 82 x108y130 SB_BIG plane 8
12  // 83 x108y130 SB_BIG plane 8
48  // 84 x108y130 SB_BIG plane 9
12  // 85 x108y130 SB_BIG plane 9
00  // 86 x108y130 SB_DRIVE plane 10,9
48  // 87 x108y130 SB_BIG plane 10
12  // 88 x108y130 SB_BIG plane 10
48  // 89 x108y130 SB_BIG plane 11
12  // 90 x108y130 SB_BIG plane 11
00  // 91 x108y130 SB_DRIVE plane 12,11
48  // 92 x108y130 SB_BIG plane 12
12  // 93 x108y130 SB_BIG plane 12
A8  // 94 x107y129 SB_SML plane 1
82  // 95 x107y129 SB_SML plane 2,1
2A  // 96 x107y129 SB_SML plane 2
A8  // 97 x107y129 SB_SML plane 3
82  // 98 x107y129 SB_SML plane 4,3
2A  // 99 x107y129 SB_SML plane 4
A8  // 100 x107y129 SB_SML plane 5
82  // 101 x107y129 SB_SML plane 6,5
2A  // 102 x107y129 SB_SML plane 6
A8  // 103 x107y129 SB_SML plane 7
82  // 104 x107y129 SB_SML plane 8,7
2A  // 105 x107y129 SB_SML plane 8
A8  // 106 x107y129 SB_SML plane 9
82  // 107 x107y129 SB_SML plane 10,9
2A  // 108 x107y129 SB_SML plane 10
A8  // 109 x107y129 SB_SML plane 11
82  // 110 x107y129 SB_SML plane 12,11
2A  // 111 x107y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x109y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2FAC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
41 // y_sel: 129
F9 // -- CRC low byte
54 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2FB4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x109y131
00  // 14 top_edge_EN1 at x109y131
00  // 15 top_edge_EN2 at x109y131
00  // 16 top_edge_EN0 at x110y131
00  // 17 top_edge_EN1 at x110y131
00  // 18 top_edge_EN2 at x110y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x109y129 SB_BIG plane 1
12  // 65 x109y129 SB_BIG plane 1
00  // 66 x109y129 SB_DRIVE plane 2,1
48  // 67 x109y129 SB_BIG plane 2
12  // 68 x109y129 SB_BIG plane 2
48  // 69 x109y129 SB_BIG plane 3
12  // 70 x109y129 SB_BIG plane 3
00  // 71 x109y129 SB_DRIVE plane 4,3
48  // 72 x109y129 SB_BIG plane 4
12  // 73 x109y129 SB_BIG plane 4
48  // 74 x109y129 SB_BIG plane 5
12  // 75 x109y129 SB_BIG plane 5
00  // 76 x109y129 SB_DRIVE plane 6,5
48  // 77 x109y129 SB_BIG plane 6
12  // 78 x109y129 SB_BIG plane 6
48  // 79 x109y129 SB_BIG plane 7
12  // 80 x109y129 SB_BIG plane 7
00  // 81 x109y129 SB_DRIVE plane 8,7
48  // 82 x109y129 SB_BIG plane 8
12  // 83 x109y129 SB_BIG plane 8
48  // 84 x109y129 SB_BIG plane 9
12  // 85 x109y129 SB_BIG plane 9
00  // 86 x109y129 SB_DRIVE plane 10,9
48  // 87 x109y129 SB_BIG plane 10
12  // 88 x109y129 SB_BIG plane 10
48  // 89 x109y129 SB_BIG plane 11
12  // 90 x109y129 SB_BIG plane 11
00  // 91 x109y129 SB_DRIVE plane 12,11
48  // 92 x109y129 SB_BIG plane 12
12  // 93 x109y129 SB_BIG plane 12
A8  // 94 x110y130 SB_SML plane 1
82  // 95 x110y130 SB_SML plane 2,1
2A  // 96 x110y130 SB_SML plane 2
A8  // 97 x110y130 SB_SML plane 3
82  // 98 x110y130 SB_SML plane 4,3
2A  // 99 x110y130 SB_SML plane 4
A8  // 100 x110y130 SB_SML plane 5
82  // 101 x110y130 SB_SML plane 6,5
2A  // 102 x110y130 SB_SML plane 6
A8  // 103 x110y130 SB_SML plane 7
82  // 104 x110y130 SB_SML plane 8,7
2A  // 105 x110y130 SB_SML plane 8
A8  // 106 x110y130 SB_SML plane 9
82  // 107 x110y130 SB_SML plane 10,9
2A  // 108 x110y130 SB_SML plane 10
A8  // 109 x110y130 SB_SML plane 11
82  // 110 x110y130 SB_SML plane 12,11
2A  // 111 x110y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x111y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 302A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
38 // x_sel: 111
41 // y_sel: 129
31 // -- CRC low byte
D7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3032
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x111y131
00  // 14 top_edge_EN1 at x111y131
00  // 15 top_edge_EN2 at x111y131
00  // 16 top_edge_EN0 at x112y131
00  // 17 top_edge_EN1 at x112y131
00  // 18 top_edge_EN2 at x112y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x112y130 SB_BIG plane 1
12  // 65 x112y130 SB_BIG plane 1
00  // 66 x112y130 SB_DRIVE plane 2,1
48  // 67 x112y130 SB_BIG plane 2
12  // 68 x112y130 SB_BIG plane 2
48  // 69 x112y130 SB_BIG plane 3
12  // 70 x112y130 SB_BIG plane 3
00  // 71 x112y130 SB_DRIVE plane 4,3
48  // 72 x112y130 SB_BIG plane 4
12  // 73 x112y130 SB_BIG plane 4
48  // 74 x112y130 SB_BIG plane 5
12  // 75 x112y130 SB_BIG plane 5
00  // 76 x112y130 SB_DRIVE plane 6,5
48  // 77 x112y130 SB_BIG plane 6
12  // 78 x112y130 SB_BIG plane 6
48  // 79 x112y130 SB_BIG plane 7
12  // 80 x112y130 SB_BIG plane 7
00  // 81 x112y130 SB_DRIVE plane 8,7
48  // 82 x112y130 SB_BIG plane 8
12  // 83 x112y130 SB_BIG plane 8
48  // 84 x112y130 SB_BIG plane 9
12  // 85 x112y130 SB_BIG plane 9
00  // 86 x112y130 SB_DRIVE plane 10,9
48  // 87 x112y130 SB_BIG plane 10
12  // 88 x112y130 SB_BIG plane 10
48  // 89 x112y130 SB_BIG plane 11
12  // 90 x112y130 SB_BIG plane 11
00  // 91 x112y130 SB_DRIVE plane 12,11
48  // 92 x112y130 SB_BIG plane 12
12  // 93 x112y130 SB_BIG plane 12
A8  // 94 x111y129 SB_SML plane 1
82  // 95 x111y129 SB_SML plane 2,1
2A  // 96 x111y129 SB_SML plane 2
A8  // 97 x111y129 SB_SML plane 3
82  // 98 x111y129 SB_SML plane 4,3
2A  // 99 x111y129 SB_SML plane 4
A8  // 100 x111y129 SB_SML plane 5
82  // 101 x111y129 SB_SML plane 6,5
2A  // 102 x111y129 SB_SML plane 6
A8  // 103 x111y129 SB_SML plane 7
82  // 104 x111y129 SB_SML plane 8,7
2A  // 105 x111y129 SB_SML plane 8
A8  // 106 x111y129 SB_SML plane 9
82  // 107 x111y129 SB_SML plane 10,9
2A  // 108 x111y129 SB_SML plane 10
A8  // 109 x111y129 SB_SML plane 11
82  // 110 x111y129 SB_SML plane 12,11
2A  // 111 x111y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x113y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 30A8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
39 // x_sel: 113
41 // y_sel: 129
E9 // -- CRC low byte
CE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 30B0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x113y131
00  // 14 top_edge_EN1 at x113y131
00  // 15 top_edge_EN2 at x113y131
00  // 16 top_edge_EN0 at x114y131
00  // 17 top_edge_EN1 at x114y131
00  // 18 top_edge_EN2 at x114y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x113y129 SB_BIG plane 1
12  // 65 x113y129 SB_BIG plane 1
00  // 66 x113y129 SB_DRIVE plane 2,1
48  // 67 x113y129 SB_BIG plane 2
12  // 68 x113y129 SB_BIG plane 2
48  // 69 x113y129 SB_BIG plane 3
12  // 70 x113y129 SB_BIG plane 3
00  // 71 x113y129 SB_DRIVE plane 4,3
48  // 72 x113y129 SB_BIG plane 4
12  // 73 x113y129 SB_BIG plane 4
48  // 74 x113y129 SB_BIG plane 5
12  // 75 x113y129 SB_BIG plane 5
00  // 76 x113y129 SB_DRIVE plane 6,5
48  // 77 x113y129 SB_BIG plane 6
12  // 78 x113y129 SB_BIG plane 6
48  // 79 x113y129 SB_BIG plane 7
12  // 80 x113y129 SB_BIG plane 7
00  // 81 x113y129 SB_DRIVE plane 8,7
48  // 82 x113y129 SB_BIG plane 8
12  // 83 x113y129 SB_BIG plane 8
48  // 84 x113y129 SB_BIG plane 9
12  // 85 x113y129 SB_BIG plane 9
00  // 86 x113y129 SB_DRIVE plane 10,9
48  // 87 x113y129 SB_BIG plane 10
12  // 88 x113y129 SB_BIG plane 10
48  // 89 x113y129 SB_BIG plane 11
12  // 90 x113y129 SB_BIG plane 11
00  // 91 x113y129 SB_DRIVE plane 12,11
48  // 92 x113y129 SB_BIG plane 12
12  // 93 x113y129 SB_BIG plane 12
A8  // 94 x114y130 SB_SML plane 1
82  // 95 x114y130 SB_SML plane 2,1
2A  // 96 x114y130 SB_SML plane 2
A8  // 97 x114y130 SB_SML plane 3
82  // 98 x114y130 SB_SML plane 4,3
2A  // 99 x114y130 SB_SML plane 4
A8  // 100 x114y130 SB_SML plane 5
82  // 101 x114y130 SB_SML plane 6,5
2A  // 102 x114y130 SB_SML plane 6
A8  // 103 x114y130 SB_SML plane 7
82  // 104 x114y130 SB_SML plane 8,7
2A  // 105 x114y130 SB_SML plane 8
A8  // 106 x114y130 SB_SML plane 9
82  // 107 x114y130 SB_SML plane 10,9
2A  // 108 x114y130 SB_SML plane 10
A8  // 109 x114y130 SB_SML plane 11
82  // 110 x114y130 SB_SML plane 12,11
2A  // 111 x114y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x115y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3126     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3A // x_sel: 115
41 // y_sel: 129
81 // -- CRC low byte
E4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 312E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x115y131
00  // 14 top_edge_EN1 at x115y131
00  // 15 top_edge_EN2 at x115y131
00  // 16 top_edge_EN0 at x116y131
00  // 17 top_edge_EN1 at x116y131
00  // 18 top_edge_EN2 at x116y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x116y130 SB_BIG plane 1
12  // 65 x116y130 SB_BIG plane 1
00  // 66 x116y130 SB_DRIVE plane 2,1
48  // 67 x116y130 SB_BIG plane 2
12  // 68 x116y130 SB_BIG plane 2
48  // 69 x116y130 SB_BIG plane 3
12  // 70 x116y130 SB_BIG plane 3
00  // 71 x116y130 SB_DRIVE plane 4,3
48  // 72 x116y130 SB_BIG plane 4
12  // 73 x116y130 SB_BIG plane 4
48  // 74 x116y130 SB_BIG plane 5
12  // 75 x116y130 SB_BIG plane 5
00  // 76 x116y130 SB_DRIVE plane 6,5
48  // 77 x116y130 SB_BIG plane 6
12  // 78 x116y130 SB_BIG plane 6
48  // 79 x116y130 SB_BIG plane 7
12  // 80 x116y130 SB_BIG plane 7
00  // 81 x116y130 SB_DRIVE plane 8,7
48  // 82 x116y130 SB_BIG plane 8
12  // 83 x116y130 SB_BIG plane 8
48  // 84 x116y130 SB_BIG plane 9
12  // 85 x116y130 SB_BIG plane 9
00  // 86 x116y130 SB_DRIVE plane 10,9
48  // 87 x116y130 SB_BIG plane 10
12  // 88 x116y130 SB_BIG plane 10
48  // 89 x116y130 SB_BIG plane 11
12  // 90 x116y130 SB_BIG plane 11
00  // 91 x116y130 SB_DRIVE plane 12,11
48  // 92 x116y130 SB_BIG plane 12
12  // 93 x116y130 SB_BIG plane 12
A8  // 94 x115y129 SB_SML plane 1
82  // 95 x115y129 SB_SML plane 2,1
2A  // 96 x115y129 SB_SML plane 2
A8  // 97 x115y129 SB_SML plane 3
82  // 98 x115y129 SB_SML plane 4,3
2A  // 99 x115y129 SB_SML plane 4
A8  // 100 x115y129 SB_SML plane 5
82  // 101 x115y129 SB_SML plane 6,5
2A  // 102 x115y129 SB_SML plane 6
A8  // 103 x115y129 SB_SML plane 7
82  // 104 x115y129 SB_SML plane 8,7
2A  // 105 x115y129 SB_SML plane 8
A8  // 106 x115y129 SB_SML plane 9
82  // 107 x115y129 SB_SML plane 10,9
2A  // 108 x115y129 SB_SML plane 10
A8  // 109 x115y129 SB_SML plane 11
82  // 110 x115y129 SB_SML plane 12,11
2A  // 111 x115y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x117y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 31A4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3B // x_sel: 117
41 // y_sel: 129
59 // -- CRC low byte
FD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 31AC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x117y131
00  // 14 top_edge_EN1 at x117y131
00  // 15 top_edge_EN2 at x117y131
00  // 16 top_edge_EN0 at x118y131
00  // 17 top_edge_EN1 at x118y131
00  // 18 top_edge_EN2 at x118y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x117y129 SB_BIG plane 1
12  // 65 x117y129 SB_BIG plane 1
00  // 66 x117y129 SB_DRIVE plane 2,1
48  // 67 x117y129 SB_BIG plane 2
12  // 68 x117y129 SB_BIG plane 2
48  // 69 x117y129 SB_BIG plane 3
12  // 70 x117y129 SB_BIG plane 3
00  // 71 x117y129 SB_DRIVE plane 4,3
48  // 72 x117y129 SB_BIG plane 4
12  // 73 x117y129 SB_BIG plane 4
48  // 74 x117y129 SB_BIG plane 5
12  // 75 x117y129 SB_BIG plane 5
00  // 76 x117y129 SB_DRIVE plane 6,5
48  // 77 x117y129 SB_BIG plane 6
12  // 78 x117y129 SB_BIG plane 6
48  // 79 x117y129 SB_BIG plane 7
12  // 80 x117y129 SB_BIG plane 7
00  // 81 x117y129 SB_DRIVE plane 8,7
48  // 82 x117y129 SB_BIG plane 8
12  // 83 x117y129 SB_BIG plane 8
48  // 84 x117y129 SB_BIG plane 9
12  // 85 x117y129 SB_BIG plane 9
00  // 86 x117y129 SB_DRIVE plane 10,9
48  // 87 x117y129 SB_BIG plane 10
12  // 88 x117y129 SB_BIG plane 10
48  // 89 x117y129 SB_BIG plane 11
12  // 90 x117y129 SB_BIG plane 11
00  // 91 x117y129 SB_DRIVE plane 12,11
48  // 92 x117y129 SB_BIG plane 12
12  // 93 x117y129 SB_BIG plane 12
A8  // 94 x118y130 SB_SML plane 1
82  // 95 x118y130 SB_SML plane 2,1
2A  // 96 x118y130 SB_SML plane 2
A8  // 97 x118y130 SB_SML plane 3
82  // 98 x118y130 SB_SML plane 4,3
2A  // 99 x118y130 SB_SML plane 4
A8  // 100 x118y130 SB_SML plane 5
82  // 101 x118y130 SB_SML plane 6,5
2A  // 102 x118y130 SB_SML plane 6
A8  // 103 x118y130 SB_SML plane 7
82  // 104 x118y130 SB_SML plane 8,7
2A  // 105 x118y130 SB_SML plane 8
A8  // 106 x118y130 SB_SML plane 9
82  // 107 x118y130 SB_SML plane 10,9
2A  // 108 x118y130 SB_SML plane 10
A8  // 109 x118y130 SB_SML plane 11
82  // 110 x118y130 SB_SML plane 12,11
2A  // 111 x118y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x119y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3222     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3C // x_sel: 119
41 // y_sel: 129
51 // -- CRC low byte
B0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 322A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x119y131
00  // 14 top_edge_EN1 at x119y131
00  // 15 top_edge_EN2 at x119y131
00  // 16 top_edge_EN0 at x120y131
00  // 17 top_edge_EN1 at x120y131
00  // 18 top_edge_EN2 at x120y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x120y130 SB_BIG plane 1
12  // 65 x120y130 SB_BIG plane 1
00  // 66 x120y130 SB_DRIVE plane 2,1
48  // 67 x120y130 SB_BIG plane 2
12  // 68 x120y130 SB_BIG plane 2
48  // 69 x120y130 SB_BIG plane 3
12  // 70 x120y130 SB_BIG plane 3
00  // 71 x120y130 SB_DRIVE plane 4,3
48  // 72 x120y130 SB_BIG plane 4
12  // 73 x120y130 SB_BIG plane 4
48  // 74 x120y130 SB_BIG plane 5
12  // 75 x120y130 SB_BIG plane 5
00  // 76 x120y130 SB_DRIVE plane 6,5
48  // 77 x120y130 SB_BIG plane 6
12  // 78 x120y130 SB_BIG plane 6
48  // 79 x120y130 SB_BIG plane 7
12  // 80 x120y130 SB_BIG plane 7
00  // 81 x120y130 SB_DRIVE plane 8,7
48  // 82 x120y130 SB_BIG plane 8
12  // 83 x120y130 SB_BIG plane 8
48  // 84 x120y130 SB_BIG plane 9
12  // 85 x120y130 SB_BIG plane 9
00  // 86 x120y130 SB_DRIVE plane 10,9
48  // 87 x120y130 SB_BIG plane 10
12  // 88 x120y130 SB_BIG plane 10
48  // 89 x120y130 SB_BIG plane 11
12  // 90 x120y130 SB_BIG plane 11
00  // 91 x120y130 SB_DRIVE plane 12,11
48  // 92 x120y130 SB_BIG plane 12
12  // 93 x120y130 SB_BIG plane 12
A8  // 94 x119y129 SB_SML plane 1
82  // 95 x119y129 SB_SML plane 2,1
2A  // 96 x119y129 SB_SML plane 2
A8  // 97 x119y129 SB_SML plane 3
82  // 98 x119y129 SB_SML plane 4,3
2A  // 99 x119y129 SB_SML plane 4
A8  // 100 x119y129 SB_SML plane 5
82  // 101 x119y129 SB_SML plane 6,5
2A  // 102 x119y129 SB_SML plane 6
A8  // 103 x119y129 SB_SML plane 7
82  // 104 x119y129 SB_SML plane 8,7
2A  // 105 x119y129 SB_SML plane 8
A8  // 106 x119y129 SB_SML plane 9
82  // 107 x119y129 SB_SML plane 10,9
2A  // 108 x119y129 SB_SML plane 10
A8  // 109 x119y129 SB_SML plane 11
82  // 110 x119y129 SB_SML plane 12,11
2A  // 111 x119y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x121y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 32A0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3D // x_sel: 121
41 // y_sel: 129
89 // -- CRC low byte
A9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 32A8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x121y131
00  // 14 top_edge_EN1 at x121y131
00  // 15 top_edge_EN2 at x121y131
00  // 16 top_edge_EN0 at x122y131
00  // 17 top_edge_EN1 at x122y131
00  // 18 top_edge_EN2 at x122y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x121y129 SB_BIG plane 1
12  // 65 x121y129 SB_BIG plane 1
00  // 66 x121y129 SB_DRIVE plane 2,1
48  // 67 x121y129 SB_BIG plane 2
12  // 68 x121y129 SB_BIG plane 2
48  // 69 x121y129 SB_BIG plane 3
12  // 70 x121y129 SB_BIG plane 3
00  // 71 x121y129 SB_DRIVE plane 4,3
48  // 72 x121y129 SB_BIG plane 4
12  // 73 x121y129 SB_BIG plane 4
48  // 74 x121y129 SB_BIG plane 5
12  // 75 x121y129 SB_BIG plane 5
00  // 76 x121y129 SB_DRIVE plane 6,5
48  // 77 x121y129 SB_BIG plane 6
12  // 78 x121y129 SB_BIG plane 6
48  // 79 x121y129 SB_BIG plane 7
12  // 80 x121y129 SB_BIG plane 7
00  // 81 x121y129 SB_DRIVE plane 8,7
48  // 82 x121y129 SB_BIG plane 8
12  // 83 x121y129 SB_BIG plane 8
48  // 84 x121y129 SB_BIG plane 9
12  // 85 x121y129 SB_BIG plane 9
00  // 86 x121y129 SB_DRIVE plane 10,9
48  // 87 x121y129 SB_BIG plane 10
12  // 88 x121y129 SB_BIG plane 10
48  // 89 x121y129 SB_BIG plane 11
12  // 90 x121y129 SB_BIG plane 11
00  // 91 x121y129 SB_DRIVE plane 12,11
48  // 92 x121y129 SB_BIG plane 12
12  // 93 x121y129 SB_BIG plane 12
A8  // 94 x122y130 SB_SML plane 1
82  // 95 x122y130 SB_SML plane 2,1
2A  // 96 x122y130 SB_SML plane 2
A8  // 97 x122y130 SB_SML plane 3
82  // 98 x122y130 SB_SML plane 4,3
2A  // 99 x122y130 SB_SML plane 4
A8  // 100 x122y130 SB_SML plane 5
82  // 101 x122y130 SB_SML plane 6,5
2A  // 102 x122y130 SB_SML plane 6
A8  // 103 x122y130 SB_SML plane 7
82  // 104 x122y130 SB_SML plane 8,7
2A  // 105 x122y130 SB_SML plane 8
A8  // 106 x122y130 SB_SML plane 9
82  // 107 x122y130 SB_SML plane 10,9
2A  // 108 x122y130 SB_SML plane 10
A8  // 109 x122y130 SB_SML plane 11
82  // 110 x122y130 SB_SML plane 12,11
2A  // 111 x122y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x123y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 331E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3E // x_sel: 123
41 // y_sel: 129
E1 // -- CRC low byte
83 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3326
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x123y131
00  // 14 top_edge_EN1 at x123y131
00  // 15 top_edge_EN2 at x123y131
00  // 16 top_edge_EN0 at x124y131
00  // 17 top_edge_EN1 at x124y131
00  // 18 top_edge_EN2 at x124y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x124y130 SB_BIG plane 1
12  // 65 x124y130 SB_BIG plane 1
00  // 66 x124y130 SB_DRIVE plane 2,1
48  // 67 x124y130 SB_BIG plane 2
12  // 68 x124y130 SB_BIG plane 2
48  // 69 x124y130 SB_BIG plane 3
12  // 70 x124y130 SB_BIG plane 3
00  // 71 x124y130 SB_DRIVE plane 4,3
48  // 72 x124y130 SB_BIG plane 4
12  // 73 x124y130 SB_BIG plane 4
48  // 74 x124y130 SB_BIG plane 5
12  // 75 x124y130 SB_BIG plane 5
00  // 76 x124y130 SB_DRIVE plane 6,5
48  // 77 x124y130 SB_BIG plane 6
12  // 78 x124y130 SB_BIG plane 6
48  // 79 x124y130 SB_BIG plane 7
12  // 80 x124y130 SB_BIG plane 7
00  // 81 x124y130 SB_DRIVE plane 8,7
48  // 82 x124y130 SB_BIG plane 8
12  // 83 x124y130 SB_BIG plane 8
48  // 84 x124y130 SB_BIG plane 9
12  // 85 x124y130 SB_BIG plane 9
00  // 86 x124y130 SB_DRIVE plane 10,9
48  // 87 x124y130 SB_BIG plane 10
12  // 88 x124y130 SB_BIG plane 10
48  // 89 x124y130 SB_BIG plane 11
12  // 90 x124y130 SB_BIG plane 11
00  // 91 x124y130 SB_DRIVE plane 12,11
48  // 92 x124y130 SB_BIG plane 12
12  // 93 x124y130 SB_BIG plane 12
A8  // 94 x123y129 SB_SML plane 1
82  // 95 x123y129 SB_SML plane 2,1
2A  // 96 x123y129 SB_SML plane 2
A8  // 97 x123y129 SB_SML plane 3
82  // 98 x123y129 SB_SML plane 4,3
2A  // 99 x123y129 SB_SML plane 4
A8  // 100 x123y129 SB_SML plane 5
82  // 101 x123y129 SB_SML plane 6,5
2A  // 102 x123y129 SB_SML plane 6
A8  // 103 x123y129 SB_SML plane 7
82  // 104 x123y129 SB_SML plane 8,7
2A  // 105 x123y129 SB_SML plane 8
A8  // 106 x123y129 SB_SML plane 9
82  // 107 x123y129 SB_SML plane 10,9
2A  // 108 x123y129 SB_SML plane 10
A8  // 109 x123y129 SB_SML plane 11
82  // 110 x123y129 SB_SML plane 12,11
2A  // 111 x123y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x125y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 339C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3F // x_sel: 125
41 // y_sel: 129
39 // -- CRC low byte
9A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 33A4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x125y131
00  // 14 top_edge_EN1 at x125y131
00  // 15 top_edge_EN2 at x125y131
00  // 16 top_edge_EN0 at x126y131
00  // 17 top_edge_EN1 at x126y131
00  // 18 top_edge_EN2 at x126y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x125y129 SB_BIG plane 1
12  // 65 x125y129 SB_BIG plane 1
00  // 66 x125y129 SB_DRIVE plane 2,1
48  // 67 x125y129 SB_BIG plane 2
12  // 68 x125y129 SB_BIG plane 2
48  // 69 x125y129 SB_BIG plane 3
12  // 70 x125y129 SB_BIG plane 3
00  // 71 x125y129 SB_DRIVE plane 4,3
48  // 72 x125y129 SB_BIG plane 4
12  // 73 x125y129 SB_BIG plane 4
48  // 74 x125y129 SB_BIG plane 5
12  // 75 x125y129 SB_BIG plane 5
00  // 76 x125y129 SB_DRIVE plane 6,5
48  // 77 x125y129 SB_BIG plane 6
12  // 78 x125y129 SB_BIG plane 6
48  // 79 x125y129 SB_BIG plane 7
12  // 80 x125y129 SB_BIG plane 7
00  // 81 x125y129 SB_DRIVE plane 8,7
48  // 82 x125y129 SB_BIG plane 8
12  // 83 x125y129 SB_BIG plane 8
48  // 84 x125y129 SB_BIG plane 9
12  // 85 x125y129 SB_BIG plane 9
00  // 86 x125y129 SB_DRIVE plane 10,9
48  // 87 x125y129 SB_BIG plane 10
12  // 88 x125y129 SB_BIG plane 10
48  // 89 x125y129 SB_BIG plane 11
12  // 90 x125y129 SB_BIG plane 11
00  // 91 x125y129 SB_DRIVE plane 12,11
48  // 92 x125y129 SB_BIG plane 12
12  // 93 x125y129 SB_BIG plane 12
A8  // 94 x126y130 SB_SML plane 1
82  // 95 x126y130 SB_SML plane 2,1
2A  // 96 x126y130 SB_SML plane 2
A8  // 97 x126y130 SB_SML plane 3
82  // 98 x126y130 SB_SML plane 4,3
2A  // 99 x126y130 SB_SML plane 4
A8  // 100 x126y130 SB_SML plane 5
82  // 101 x126y130 SB_SML plane 6,5
2A  // 102 x126y130 SB_SML plane 6
A8  // 103 x126y130 SB_SML plane 7
82  // 104 x126y130 SB_SML plane 8,7
2A  // 105 x126y130 SB_SML plane 8
A8  // 106 x126y130 SB_SML plane 9
82  // 107 x126y130 SB_SML plane 10,9
2A  // 108 x126y130 SB_SML plane 10
A8  // 109 x126y130 SB_SML plane 11
82  // 110 x126y130 SB_SML plane 12,11
2A  // 111 x126y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x127y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 341A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
40 // x_sel: 127
41 // y_sel: 129
35 // -- CRC low byte
E9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3422
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x127y131
00  // 14 top_edge_EN1 at x127y131
00  // 15 top_edge_EN2 at x127y131
00  // 16 top_edge_EN0 at x128y131
00  // 17 top_edge_EN1 at x128y131
00  // 18 top_edge_EN2 at x128y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x128y130 SB_BIG plane 1
12  // 65 x128y130 SB_BIG plane 1
00  // 66 x128y130 SB_DRIVE plane 2,1
48  // 67 x128y130 SB_BIG plane 2
12  // 68 x128y130 SB_BIG plane 2
48  // 69 x128y130 SB_BIG plane 3
12  // 70 x128y130 SB_BIG plane 3
00  // 71 x128y130 SB_DRIVE plane 4,3
48  // 72 x128y130 SB_BIG plane 4
12  // 73 x128y130 SB_BIG plane 4
48  // 74 x128y130 SB_BIG plane 5
12  // 75 x128y130 SB_BIG plane 5
00  // 76 x128y130 SB_DRIVE plane 6,5
48  // 77 x128y130 SB_BIG plane 6
12  // 78 x128y130 SB_BIG plane 6
48  // 79 x128y130 SB_BIG plane 7
12  // 80 x128y130 SB_BIG plane 7
00  // 81 x128y130 SB_DRIVE plane 8,7
48  // 82 x128y130 SB_BIG plane 8
12  // 83 x128y130 SB_BIG plane 8
48  // 84 x128y130 SB_BIG plane 9
12  // 85 x128y130 SB_BIG plane 9
00  // 86 x128y130 SB_DRIVE plane 10,9
48  // 87 x128y130 SB_BIG plane 10
12  // 88 x128y130 SB_BIG plane 10
48  // 89 x128y130 SB_BIG plane 11
12  // 90 x128y130 SB_BIG plane 11
00  // 91 x128y130 SB_DRIVE plane 12,11
48  // 92 x128y130 SB_BIG plane 12
12  // 93 x128y130 SB_BIG plane 12
A8  // 94 x127y129 SB_SML plane 1
82  // 95 x127y129 SB_SML plane 2,1
2A  // 96 x127y129 SB_SML plane 2
A8  // 97 x127y129 SB_SML plane 3
82  // 98 x127y129 SB_SML plane 4,3
2A  // 99 x127y129 SB_SML plane 4
A8  // 100 x127y129 SB_SML plane 5
82  // 101 x127y129 SB_SML plane 6,5
2A  // 102 x127y129 SB_SML plane 6
A8  // 103 x127y129 SB_SML plane 7
82  // 104 x127y129 SB_SML plane 8,7
2A  // 105 x127y129 SB_SML plane 8
A8  // 106 x127y129 SB_SML plane 9
82  // 107 x127y129 SB_SML plane 10,9
2A  // 108 x127y129 SB_SML plane 10
A8  // 109 x127y129 SB_SML plane 11
82  // 110 x127y129 SB_SML plane 12,11
2A  // 111 x127y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x129y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3498     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
41 // x_sel: 129
41 // y_sel: 129
ED // -- CRC low byte
F0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 34A0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x129y131
00  // 14 top_edge_EN1 at x129y131
00  // 15 top_edge_EN2 at x129y131
00  // 16 top_edge_EN0 at x130y131
00  // 17 top_edge_EN1 at x130y131
00  // 18 top_edge_EN2 at x130y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x129y129 SB_BIG plane 1
12  // 65 x129y129 SB_BIG plane 1
00  // 66 x129y129 SB_DRIVE plane 2,1
48  // 67 x129y129 SB_BIG plane 2
12  // 68 x129y129 SB_BIG plane 2
48  // 69 x129y129 SB_BIG plane 3
12  // 70 x129y129 SB_BIG plane 3
00  // 71 x129y129 SB_DRIVE plane 4,3
48  // 72 x129y129 SB_BIG plane 4
12  // 73 x129y129 SB_BIG plane 4
48  // 74 x129y129 SB_BIG plane 5
12  // 75 x129y129 SB_BIG plane 5
00  // 76 x129y129 SB_DRIVE plane 6,5
48  // 77 x129y129 SB_BIG plane 6
12  // 78 x129y129 SB_BIG plane 6
48  // 79 x129y129 SB_BIG plane 7
12  // 80 x129y129 SB_BIG plane 7
00  // 81 x129y129 SB_DRIVE plane 8,7
48  // 82 x129y129 SB_BIG plane 8
12  // 83 x129y129 SB_BIG plane 8
48  // 84 x129y129 SB_BIG plane 9
12  // 85 x129y129 SB_BIG plane 9
00  // 86 x129y129 SB_DRIVE plane 10,9
48  // 87 x129y129 SB_BIG plane 10
12  // 88 x129y129 SB_BIG plane 10
48  // 89 x129y129 SB_BIG plane 11
12  // 90 x129y129 SB_BIG plane 11
00  // 91 x129y129 SB_DRIVE plane 12,11
48  // 92 x129y129 SB_BIG plane 12
12  // 93 x129y129 SB_BIG plane 12
A8  // 94 x130y130 SB_SML plane 1
82  // 95 x130y130 SB_SML plane 2,1
2A  // 96 x130y130 SB_SML plane 2
A8  // 97 x130y130 SB_SML plane 3
82  // 98 x130y130 SB_SML plane 4,3
2A  // 99 x130y130 SB_SML plane 4
A8  // 100 x130y130 SB_SML plane 5
82  // 101 x130y130 SB_SML plane 6,5
2A  // 102 x130y130 SB_SML plane 6
A8  // 103 x130y130 SB_SML plane 7
82  // 104 x130y130 SB_SML plane 8,7
2A  // 105 x130y130 SB_SML plane 8
A8  // 106 x130y130 SB_SML plane 9
82  // 107 x130y130 SB_SML plane 10,9
2A  // 108 x130y130 SB_SML plane 10
A8  // 109 x130y130 SB_SML plane 11
82  // 110 x130y130 SB_SML plane 12,11
2A  // 111 x130y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x131y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3516     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
42 // x_sel: 131
41 // y_sel: 129
85 // -- CRC low byte
DA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 351E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x131y131
00  // 14 top_edge_EN1 at x131y131
00  // 15 top_edge_EN2 at x131y131
00  // 16 top_edge_EN0 at x132y131
00  // 17 top_edge_EN1 at x132y131
00  // 18 top_edge_EN2 at x132y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x132y130 SB_BIG plane 1
12  // 65 x132y130 SB_BIG plane 1
00  // 66 x132y130 SB_DRIVE plane 2,1
48  // 67 x132y130 SB_BIG plane 2
12  // 68 x132y130 SB_BIG plane 2
48  // 69 x132y130 SB_BIG plane 3
12  // 70 x132y130 SB_BIG plane 3
00  // 71 x132y130 SB_DRIVE plane 4,3
48  // 72 x132y130 SB_BIG plane 4
12  // 73 x132y130 SB_BIG plane 4
48  // 74 x132y130 SB_BIG plane 5
12  // 75 x132y130 SB_BIG plane 5
00  // 76 x132y130 SB_DRIVE plane 6,5
48  // 77 x132y130 SB_BIG plane 6
12  // 78 x132y130 SB_BIG plane 6
48  // 79 x132y130 SB_BIG plane 7
12  // 80 x132y130 SB_BIG plane 7
00  // 81 x132y130 SB_DRIVE plane 8,7
48  // 82 x132y130 SB_BIG plane 8
12  // 83 x132y130 SB_BIG plane 8
48  // 84 x132y130 SB_BIG plane 9
12  // 85 x132y130 SB_BIG plane 9
00  // 86 x132y130 SB_DRIVE plane 10,9
48  // 87 x132y130 SB_BIG plane 10
12  // 88 x132y130 SB_BIG plane 10
48  // 89 x132y130 SB_BIG plane 11
12  // 90 x132y130 SB_BIG plane 11
00  // 91 x132y130 SB_DRIVE plane 12,11
48  // 92 x132y130 SB_BIG plane 12
12  // 93 x132y130 SB_BIG plane 12
A8  // 94 x131y129 SB_SML plane 1
82  // 95 x131y129 SB_SML plane 2,1
2A  // 96 x131y129 SB_SML plane 2
A8  // 97 x131y129 SB_SML plane 3
82  // 98 x131y129 SB_SML plane 4,3
2A  // 99 x131y129 SB_SML plane 4
A8  // 100 x131y129 SB_SML plane 5
82  // 101 x131y129 SB_SML plane 6,5
2A  // 102 x131y129 SB_SML plane 6
A8  // 103 x131y129 SB_SML plane 7
82  // 104 x131y129 SB_SML plane 8,7
2A  // 105 x131y129 SB_SML plane 8
A8  // 106 x131y129 SB_SML plane 9
82  // 107 x131y129 SB_SML plane 10,9
2A  // 108 x131y129 SB_SML plane 10
A8  // 109 x131y129 SB_SML plane 11
82  // 110 x131y129 SB_SML plane 12,11
2A  // 111 x131y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x133y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3594     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
43 // x_sel: 133
41 // y_sel: 129
5D // -- CRC low byte
C3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 359C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x133y131
00  // 14 top_edge_EN1 at x133y131
00  // 15 top_edge_EN2 at x133y131
00  // 16 top_edge_EN0 at x134y131
00  // 17 top_edge_EN1 at x134y131
00  // 18 top_edge_EN2 at x134y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x133y129 SB_BIG plane 1
12  // 65 x133y129 SB_BIG plane 1
00  // 66 x133y129 SB_DRIVE plane 2,1
48  // 67 x133y129 SB_BIG plane 2
12  // 68 x133y129 SB_BIG plane 2
48  // 69 x133y129 SB_BIG plane 3
12  // 70 x133y129 SB_BIG plane 3
00  // 71 x133y129 SB_DRIVE plane 4,3
48  // 72 x133y129 SB_BIG plane 4
12  // 73 x133y129 SB_BIG plane 4
48  // 74 x133y129 SB_BIG plane 5
12  // 75 x133y129 SB_BIG plane 5
00  // 76 x133y129 SB_DRIVE plane 6,5
48  // 77 x133y129 SB_BIG plane 6
12  // 78 x133y129 SB_BIG plane 6
48  // 79 x133y129 SB_BIG plane 7
12  // 80 x133y129 SB_BIG plane 7
00  // 81 x133y129 SB_DRIVE plane 8,7
48  // 82 x133y129 SB_BIG plane 8
12  // 83 x133y129 SB_BIG plane 8
48  // 84 x133y129 SB_BIG plane 9
12  // 85 x133y129 SB_BIG plane 9
00  // 86 x133y129 SB_DRIVE plane 10,9
48  // 87 x133y129 SB_BIG plane 10
12  // 88 x133y129 SB_BIG plane 10
48  // 89 x133y129 SB_BIG plane 11
12  // 90 x133y129 SB_BIG plane 11
00  // 91 x133y129 SB_DRIVE plane 12,11
48  // 92 x133y129 SB_BIG plane 12
12  // 93 x133y129 SB_BIG plane 12
A8  // 94 x134y130 SB_SML plane 1
82  // 95 x134y130 SB_SML plane 2,1
2A  // 96 x134y130 SB_SML plane 2
A8  // 97 x134y130 SB_SML plane 3
82  // 98 x134y130 SB_SML plane 4,3
2A  // 99 x134y130 SB_SML plane 4
A8  // 100 x134y130 SB_SML plane 5
82  // 101 x134y130 SB_SML plane 6,5
2A  // 102 x134y130 SB_SML plane 6
A8  // 103 x134y130 SB_SML plane 7
82  // 104 x134y130 SB_SML plane 8,7
2A  // 105 x134y130 SB_SML plane 8
A8  // 106 x134y130 SB_SML plane 9
82  // 107 x134y130 SB_SML plane 10,9
2A  // 108 x134y130 SB_SML plane 10
A8  // 109 x134y130 SB_SML plane 11
82  // 110 x134y130 SB_SML plane 12,11
2A  // 111 x134y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x135y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3612     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
44 // x_sel: 135
41 // y_sel: 129
55 // -- CRC low byte
8E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 361A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x135y131
00  // 14 top_edge_EN1 at x135y131
00  // 15 top_edge_EN2 at x135y131
00  // 16 top_edge_EN0 at x136y131
00  // 17 top_edge_EN1 at x136y131
00  // 18 top_edge_EN2 at x136y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x136y130 SB_BIG plane 1
12  // 65 x136y130 SB_BIG plane 1
00  // 66 x136y130 SB_DRIVE plane 2,1
48  // 67 x136y130 SB_BIG plane 2
12  // 68 x136y130 SB_BIG plane 2
48  // 69 x136y130 SB_BIG plane 3
12  // 70 x136y130 SB_BIG plane 3
00  // 71 x136y130 SB_DRIVE plane 4,3
48  // 72 x136y130 SB_BIG plane 4
12  // 73 x136y130 SB_BIG plane 4
48  // 74 x136y130 SB_BIG plane 5
12  // 75 x136y130 SB_BIG plane 5
00  // 76 x136y130 SB_DRIVE plane 6,5
48  // 77 x136y130 SB_BIG plane 6
12  // 78 x136y130 SB_BIG plane 6
48  // 79 x136y130 SB_BIG plane 7
12  // 80 x136y130 SB_BIG plane 7
00  // 81 x136y130 SB_DRIVE plane 8,7
48  // 82 x136y130 SB_BIG plane 8
12  // 83 x136y130 SB_BIG plane 8
48  // 84 x136y130 SB_BIG plane 9
12  // 85 x136y130 SB_BIG plane 9
00  // 86 x136y130 SB_DRIVE plane 10,9
48  // 87 x136y130 SB_BIG plane 10
12  // 88 x136y130 SB_BIG plane 10
48  // 89 x136y130 SB_BIG plane 11
12  // 90 x136y130 SB_BIG plane 11
00  // 91 x136y130 SB_DRIVE plane 12,11
48  // 92 x136y130 SB_BIG plane 12
12  // 93 x136y130 SB_BIG plane 12
A8  // 94 x135y129 SB_SML plane 1
82  // 95 x135y129 SB_SML plane 2,1
2A  // 96 x135y129 SB_SML plane 2
A8  // 97 x135y129 SB_SML plane 3
82  // 98 x135y129 SB_SML plane 4,3
2A  // 99 x135y129 SB_SML plane 4
A8  // 100 x135y129 SB_SML plane 5
82  // 101 x135y129 SB_SML plane 6,5
2A  // 102 x135y129 SB_SML plane 6
A8  // 103 x135y129 SB_SML plane 7
82  // 104 x135y129 SB_SML plane 8,7
2A  // 105 x135y129 SB_SML plane 8
A8  // 106 x135y129 SB_SML plane 9
82  // 107 x135y129 SB_SML plane 10,9
2A  // 108 x135y129 SB_SML plane 10
A8  // 109 x135y129 SB_SML plane 11
82  // 110 x135y129 SB_SML plane 12,11
2A  // 111 x135y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x137y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3690     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
45 // x_sel: 137
41 // y_sel: 129
8D // -- CRC low byte
97 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3698
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x137y131
00  // 14 top_edge_EN1 at x137y131
00  // 15 top_edge_EN2 at x137y131
00  // 16 top_edge_EN0 at x138y131
00  // 17 top_edge_EN1 at x138y131
00  // 18 top_edge_EN2 at x138y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x137y129 SB_BIG plane 1
12  // 65 x137y129 SB_BIG plane 1
00  // 66 x137y129 SB_DRIVE plane 2,1
48  // 67 x137y129 SB_BIG plane 2
12  // 68 x137y129 SB_BIG plane 2
48  // 69 x137y129 SB_BIG plane 3
12  // 70 x137y129 SB_BIG plane 3
00  // 71 x137y129 SB_DRIVE plane 4,3
48  // 72 x137y129 SB_BIG plane 4
12  // 73 x137y129 SB_BIG plane 4
48  // 74 x137y129 SB_BIG plane 5
12  // 75 x137y129 SB_BIG plane 5
00  // 76 x137y129 SB_DRIVE plane 6,5
48  // 77 x137y129 SB_BIG plane 6
12  // 78 x137y129 SB_BIG plane 6
48  // 79 x137y129 SB_BIG plane 7
12  // 80 x137y129 SB_BIG plane 7
00  // 81 x137y129 SB_DRIVE plane 8,7
48  // 82 x137y129 SB_BIG plane 8
12  // 83 x137y129 SB_BIG plane 8
48  // 84 x137y129 SB_BIG plane 9
12  // 85 x137y129 SB_BIG plane 9
00  // 86 x137y129 SB_DRIVE plane 10,9
48  // 87 x137y129 SB_BIG plane 10
12  // 88 x137y129 SB_BIG plane 10
48  // 89 x137y129 SB_BIG plane 11
12  // 90 x137y129 SB_BIG plane 11
00  // 91 x137y129 SB_DRIVE plane 12,11
48  // 92 x137y129 SB_BIG plane 12
12  // 93 x137y129 SB_BIG plane 12
A8  // 94 x138y130 SB_SML plane 1
82  // 95 x138y130 SB_SML plane 2,1
2A  // 96 x138y130 SB_SML plane 2
A8  // 97 x138y130 SB_SML plane 3
82  // 98 x138y130 SB_SML plane 4,3
2A  // 99 x138y130 SB_SML plane 4
A8  // 100 x138y130 SB_SML plane 5
82  // 101 x138y130 SB_SML plane 6,5
2A  // 102 x138y130 SB_SML plane 6
A8  // 103 x138y130 SB_SML plane 7
82  // 104 x138y130 SB_SML plane 8,7
2A  // 105 x138y130 SB_SML plane 8
A8  // 106 x138y130 SB_SML plane 9
82  // 107 x138y130 SB_SML plane 10,9
2A  // 108 x138y130 SB_SML plane 10
A8  // 109 x138y130 SB_SML plane 11
82  // 110 x138y130 SB_SML plane 12,11
2A  // 111 x138y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x139y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 370E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
46 // x_sel: 139
41 // y_sel: 129
E5 // -- CRC low byte
BD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3716
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x139y131
00  // 14 top_edge_EN1 at x139y131
00  // 15 top_edge_EN2 at x139y131
00  // 16 top_edge_EN0 at x140y131
00  // 17 top_edge_EN1 at x140y131
00  // 18 top_edge_EN2 at x140y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x140y130 SB_BIG plane 1
12  // 65 x140y130 SB_BIG plane 1
00  // 66 x140y130 SB_DRIVE plane 2,1
48  // 67 x140y130 SB_BIG plane 2
12  // 68 x140y130 SB_BIG plane 2
48  // 69 x140y130 SB_BIG plane 3
12  // 70 x140y130 SB_BIG plane 3
00  // 71 x140y130 SB_DRIVE plane 4,3
48  // 72 x140y130 SB_BIG plane 4
12  // 73 x140y130 SB_BIG plane 4
48  // 74 x140y130 SB_BIG plane 5
12  // 75 x140y130 SB_BIG plane 5
00  // 76 x140y130 SB_DRIVE plane 6,5
48  // 77 x140y130 SB_BIG plane 6
12  // 78 x140y130 SB_BIG plane 6
48  // 79 x140y130 SB_BIG plane 7
12  // 80 x140y130 SB_BIG plane 7
00  // 81 x140y130 SB_DRIVE plane 8,7
48  // 82 x140y130 SB_BIG plane 8
12  // 83 x140y130 SB_BIG plane 8
48  // 84 x140y130 SB_BIG plane 9
12  // 85 x140y130 SB_BIG plane 9
00  // 86 x140y130 SB_DRIVE plane 10,9
48  // 87 x140y130 SB_BIG plane 10
12  // 88 x140y130 SB_BIG plane 10
48  // 89 x140y130 SB_BIG plane 11
12  // 90 x140y130 SB_BIG plane 11
00  // 91 x140y130 SB_DRIVE plane 12,11
48  // 92 x140y130 SB_BIG plane 12
12  // 93 x140y130 SB_BIG plane 12
A8  // 94 x139y129 SB_SML plane 1
82  // 95 x139y129 SB_SML plane 2,1
2A  // 96 x139y129 SB_SML plane 2
A8  // 97 x139y129 SB_SML plane 3
82  // 98 x139y129 SB_SML plane 4,3
2A  // 99 x139y129 SB_SML plane 4
A8  // 100 x139y129 SB_SML plane 5
82  // 101 x139y129 SB_SML plane 6,5
2A  // 102 x139y129 SB_SML plane 6
A8  // 103 x139y129 SB_SML plane 7
82  // 104 x139y129 SB_SML plane 8,7
2A  // 105 x139y129 SB_SML plane 8
A8  // 106 x139y129 SB_SML plane 9
82  // 107 x139y129 SB_SML plane 10,9
2A  // 108 x139y129 SB_SML plane 10
A8  // 109 x139y129 SB_SML plane 11
82  // 110 x139y129 SB_SML plane 12,11
2A  // 111 x139y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x141y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 378C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
47 // x_sel: 141
41 // y_sel: 129
3D // -- CRC low byte
A4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3794
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x141y131
00  // 14 top_edge_EN1 at x141y131
00  // 15 top_edge_EN2 at x141y131
00  // 16 top_edge_EN0 at x142y131
00  // 17 top_edge_EN1 at x142y131
00  // 18 top_edge_EN2 at x142y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x141y129 SB_BIG plane 1
12  // 65 x141y129 SB_BIG plane 1
00  // 66 x141y129 SB_DRIVE plane 2,1
48  // 67 x141y129 SB_BIG plane 2
12  // 68 x141y129 SB_BIG plane 2
48  // 69 x141y129 SB_BIG plane 3
12  // 70 x141y129 SB_BIG plane 3
00  // 71 x141y129 SB_DRIVE plane 4,3
48  // 72 x141y129 SB_BIG plane 4
12  // 73 x141y129 SB_BIG plane 4
48  // 74 x141y129 SB_BIG plane 5
12  // 75 x141y129 SB_BIG plane 5
00  // 76 x141y129 SB_DRIVE plane 6,5
48  // 77 x141y129 SB_BIG plane 6
12  // 78 x141y129 SB_BIG plane 6
48  // 79 x141y129 SB_BIG plane 7
12  // 80 x141y129 SB_BIG plane 7
00  // 81 x141y129 SB_DRIVE plane 8,7
48  // 82 x141y129 SB_BIG plane 8
12  // 83 x141y129 SB_BIG plane 8
48  // 84 x141y129 SB_BIG plane 9
12  // 85 x141y129 SB_BIG plane 9
00  // 86 x141y129 SB_DRIVE plane 10,9
48  // 87 x141y129 SB_BIG plane 10
12  // 88 x141y129 SB_BIG plane 10
48  // 89 x141y129 SB_BIG plane 11
12  // 90 x141y129 SB_BIG plane 11
00  // 91 x141y129 SB_DRIVE plane 12,11
48  // 92 x141y129 SB_BIG plane 12
12  // 93 x141y129 SB_BIG plane 12
A8  // 94 x142y130 SB_SML plane 1
82  // 95 x142y130 SB_SML plane 2,1
2A  // 96 x142y130 SB_SML plane 2
A8  // 97 x142y130 SB_SML plane 3
82  // 98 x142y130 SB_SML plane 4,3
2A  // 99 x142y130 SB_SML plane 4
A8  // 100 x142y130 SB_SML plane 5
82  // 101 x142y130 SB_SML plane 6,5
2A  // 102 x142y130 SB_SML plane 6
A8  // 103 x142y130 SB_SML plane 7
82  // 104 x142y130 SB_SML plane 8,7
2A  // 105 x142y130 SB_SML plane 8
A8  // 106 x142y130 SB_SML plane 9
82  // 107 x142y130 SB_SML plane 10,9
2A  // 108 x142y130 SB_SML plane 10
A8  // 109 x142y130 SB_SML plane 11
82  // 110 x142y130 SB_SML plane 12,11
2A  // 111 x142y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x143y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 380A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
48 // x_sel: 143
41 // y_sel: 129
F5 // -- CRC low byte
27 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3812
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x143y131
00  // 14 top_edge_EN1 at x143y131
00  // 15 top_edge_EN2 at x143y131
00  // 16 top_edge_EN0 at x144y131
00  // 17 top_edge_EN1 at x144y131
00  // 18 top_edge_EN2 at x144y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x144y130 SB_BIG plane 1
12  // 65 x144y130 SB_BIG plane 1
00  // 66 x144y130 SB_DRIVE plane 2,1
48  // 67 x144y130 SB_BIG plane 2
12  // 68 x144y130 SB_BIG plane 2
48  // 69 x144y130 SB_BIG plane 3
12  // 70 x144y130 SB_BIG plane 3
00  // 71 x144y130 SB_DRIVE plane 4,3
48  // 72 x144y130 SB_BIG plane 4
12  // 73 x144y130 SB_BIG plane 4
48  // 74 x144y130 SB_BIG plane 5
12  // 75 x144y130 SB_BIG plane 5
00  // 76 x144y130 SB_DRIVE plane 6,5
48  // 77 x144y130 SB_BIG plane 6
12  // 78 x144y130 SB_BIG plane 6
48  // 79 x144y130 SB_BIG plane 7
12  // 80 x144y130 SB_BIG plane 7
00  // 81 x144y130 SB_DRIVE plane 8,7
48  // 82 x144y130 SB_BIG plane 8
12  // 83 x144y130 SB_BIG plane 8
48  // 84 x144y130 SB_BIG plane 9
12  // 85 x144y130 SB_BIG plane 9
00  // 86 x144y130 SB_DRIVE plane 10,9
48  // 87 x144y130 SB_BIG plane 10
12  // 88 x144y130 SB_BIG plane 10
48  // 89 x144y130 SB_BIG plane 11
12  // 90 x144y130 SB_BIG plane 11
00  // 91 x144y130 SB_DRIVE plane 12,11
48  // 92 x144y130 SB_BIG plane 12
12  // 93 x144y130 SB_BIG plane 12
A8  // 94 x143y129 SB_SML plane 1
82  // 95 x143y129 SB_SML plane 2,1
2A  // 96 x143y129 SB_SML plane 2
A8  // 97 x143y129 SB_SML plane 3
82  // 98 x143y129 SB_SML plane 4,3
2A  // 99 x143y129 SB_SML plane 4
A8  // 100 x143y129 SB_SML plane 5
82  // 101 x143y129 SB_SML plane 6,5
2A  // 102 x143y129 SB_SML plane 6
A8  // 103 x143y129 SB_SML plane 7
82  // 104 x143y129 SB_SML plane 8,7
2A  // 105 x143y129 SB_SML plane 8
A8  // 106 x143y129 SB_SML plane 9
82  // 107 x143y129 SB_SML plane 10,9
2A  // 108 x143y129 SB_SML plane 10
A8  // 109 x143y129 SB_SML plane 11
82  // 110 x143y129 SB_SML plane 12,11
2A  // 111 x143y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x145y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3888     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
49 // x_sel: 145
41 // y_sel: 129
2D // -- CRC low byte
3E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3890
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x145y131
00  // 14 top_edge_EN1 at x145y131
00  // 15 top_edge_EN2 at x145y131
00  // 16 top_edge_EN0 at x146y131
00  // 17 top_edge_EN1 at x146y131
00  // 18 top_edge_EN2 at x146y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x145y129 SB_BIG plane 1
12  // 65 x145y129 SB_BIG plane 1
00  // 66 x145y129 SB_DRIVE plane 2,1
48  // 67 x145y129 SB_BIG plane 2
12  // 68 x145y129 SB_BIG plane 2
48  // 69 x145y129 SB_BIG plane 3
12  // 70 x145y129 SB_BIG plane 3
00  // 71 x145y129 SB_DRIVE plane 4,3
48  // 72 x145y129 SB_BIG plane 4
12  // 73 x145y129 SB_BIG plane 4
48  // 74 x145y129 SB_BIG plane 5
12  // 75 x145y129 SB_BIG plane 5
00  // 76 x145y129 SB_DRIVE plane 6,5
48  // 77 x145y129 SB_BIG plane 6
12  // 78 x145y129 SB_BIG plane 6
48  // 79 x145y129 SB_BIG plane 7
12  // 80 x145y129 SB_BIG plane 7
00  // 81 x145y129 SB_DRIVE plane 8,7
48  // 82 x145y129 SB_BIG plane 8
12  // 83 x145y129 SB_BIG plane 8
48  // 84 x145y129 SB_BIG plane 9
12  // 85 x145y129 SB_BIG plane 9
00  // 86 x145y129 SB_DRIVE plane 10,9
48  // 87 x145y129 SB_BIG plane 10
12  // 88 x145y129 SB_BIG plane 10
48  // 89 x145y129 SB_BIG plane 11
12  // 90 x145y129 SB_BIG plane 11
00  // 91 x145y129 SB_DRIVE plane 12,11
48  // 92 x145y129 SB_BIG plane 12
12  // 93 x145y129 SB_BIG plane 12
A8  // 94 x146y130 SB_SML plane 1
82  // 95 x146y130 SB_SML plane 2,1
2A  // 96 x146y130 SB_SML plane 2
A8  // 97 x146y130 SB_SML plane 3
82  // 98 x146y130 SB_SML plane 4,3
2A  // 99 x146y130 SB_SML plane 4
A8  // 100 x146y130 SB_SML plane 5
82  // 101 x146y130 SB_SML plane 6,5
2A  // 102 x146y130 SB_SML plane 6
A8  // 103 x146y130 SB_SML plane 7
82  // 104 x146y130 SB_SML plane 8,7
2A  // 105 x146y130 SB_SML plane 8
A8  // 106 x146y130 SB_SML plane 9
82  // 107 x146y130 SB_SML plane 10,9
2A  // 108 x146y130 SB_SML plane 10
A8  // 109 x146y130 SB_SML plane 11
82  // 110 x146y130 SB_SML plane 12,11
2A  // 111 x146y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x147y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3906     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4A // x_sel: 147
41 // y_sel: 129
45 // -- CRC low byte
14 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 390E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x147y131
00  // 14 top_edge_EN1 at x147y131
00  // 15 top_edge_EN2 at x147y131
00  // 16 top_edge_EN0 at x148y131
00  // 17 top_edge_EN1 at x148y131
00  // 18 top_edge_EN2 at x148y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x148y130 SB_BIG plane 1
12  // 65 x148y130 SB_BIG plane 1
00  // 66 x148y130 SB_DRIVE plane 2,1
48  // 67 x148y130 SB_BIG plane 2
12  // 68 x148y130 SB_BIG plane 2
48  // 69 x148y130 SB_BIG plane 3
12  // 70 x148y130 SB_BIG plane 3
00  // 71 x148y130 SB_DRIVE plane 4,3
48  // 72 x148y130 SB_BIG plane 4
12  // 73 x148y130 SB_BIG plane 4
48  // 74 x148y130 SB_BIG plane 5
12  // 75 x148y130 SB_BIG plane 5
00  // 76 x148y130 SB_DRIVE plane 6,5
48  // 77 x148y130 SB_BIG plane 6
12  // 78 x148y130 SB_BIG plane 6
48  // 79 x148y130 SB_BIG plane 7
12  // 80 x148y130 SB_BIG plane 7
00  // 81 x148y130 SB_DRIVE plane 8,7
48  // 82 x148y130 SB_BIG plane 8
12  // 83 x148y130 SB_BIG plane 8
48  // 84 x148y130 SB_BIG plane 9
12  // 85 x148y130 SB_BIG plane 9
00  // 86 x148y130 SB_DRIVE plane 10,9
48  // 87 x148y130 SB_BIG plane 10
12  // 88 x148y130 SB_BIG plane 10
48  // 89 x148y130 SB_BIG plane 11
12  // 90 x148y130 SB_BIG plane 11
00  // 91 x148y130 SB_DRIVE plane 12,11
48  // 92 x148y130 SB_BIG plane 12
12  // 93 x148y130 SB_BIG plane 12
A8  // 94 x147y129 SB_SML plane 1
82  // 95 x147y129 SB_SML plane 2,1
2A  // 96 x147y129 SB_SML plane 2
A8  // 97 x147y129 SB_SML plane 3
82  // 98 x147y129 SB_SML plane 4,3
2A  // 99 x147y129 SB_SML plane 4
A8  // 100 x147y129 SB_SML plane 5
82  // 101 x147y129 SB_SML plane 6,5
2A  // 102 x147y129 SB_SML plane 6
A8  // 103 x147y129 SB_SML plane 7
82  // 104 x147y129 SB_SML plane 8,7
2A  // 105 x147y129 SB_SML plane 8
A8  // 106 x147y129 SB_SML plane 9
82  // 107 x147y129 SB_SML plane 10,9
2A  // 108 x147y129 SB_SML plane 10
A8  // 109 x147y129 SB_SML plane 11
82  // 110 x147y129 SB_SML plane 12,11
2A  // 111 x147y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x149y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3984     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4B // x_sel: 149
41 // y_sel: 129
9D // -- CRC low byte
0D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 398C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x149y131
00  // 14 top_edge_EN1 at x149y131
00  // 15 top_edge_EN2 at x149y131
00  // 16 top_edge_EN0 at x150y131
00  // 17 top_edge_EN1 at x150y131
00  // 18 top_edge_EN2 at x150y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x149y129 SB_BIG plane 1
12  // 65 x149y129 SB_BIG plane 1
00  // 66 x149y129 SB_DRIVE plane 2,1
48  // 67 x149y129 SB_BIG plane 2
12  // 68 x149y129 SB_BIG plane 2
48  // 69 x149y129 SB_BIG plane 3
12  // 70 x149y129 SB_BIG plane 3
00  // 71 x149y129 SB_DRIVE plane 4,3
48  // 72 x149y129 SB_BIG plane 4
12  // 73 x149y129 SB_BIG plane 4
48  // 74 x149y129 SB_BIG plane 5
12  // 75 x149y129 SB_BIG plane 5
00  // 76 x149y129 SB_DRIVE plane 6,5
48  // 77 x149y129 SB_BIG plane 6
12  // 78 x149y129 SB_BIG plane 6
48  // 79 x149y129 SB_BIG plane 7
12  // 80 x149y129 SB_BIG plane 7
00  // 81 x149y129 SB_DRIVE plane 8,7
48  // 82 x149y129 SB_BIG plane 8
12  // 83 x149y129 SB_BIG plane 8
48  // 84 x149y129 SB_BIG plane 9
12  // 85 x149y129 SB_BIG plane 9
00  // 86 x149y129 SB_DRIVE plane 10,9
48  // 87 x149y129 SB_BIG plane 10
12  // 88 x149y129 SB_BIG plane 10
48  // 89 x149y129 SB_BIG plane 11
12  // 90 x149y129 SB_BIG plane 11
00  // 91 x149y129 SB_DRIVE plane 12,11
48  // 92 x149y129 SB_BIG plane 12
12  // 93 x149y129 SB_BIG plane 12
A8  // 94 x150y130 SB_SML plane 1
82  // 95 x150y130 SB_SML plane 2,1
2A  // 96 x150y130 SB_SML plane 2
A8  // 97 x150y130 SB_SML plane 3
82  // 98 x150y130 SB_SML plane 4,3
2A  // 99 x150y130 SB_SML plane 4
A8  // 100 x150y130 SB_SML plane 5
82  // 101 x150y130 SB_SML plane 6,5
2A  // 102 x150y130 SB_SML plane 6
A8  // 103 x150y130 SB_SML plane 7
82  // 104 x150y130 SB_SML plane 8,7
2A  // 105 x150y130 SB_SML plane 8
A8  // 106 x150y130 SB_SML plane 9
82  // 107 x150y130 SB_SML plane 10,9
2A  // 108 x150y130 SB_SML plane 10
A8  // 109 x150y130 SB_SML plane 11
82  // 110 x150y130 SB_SML plane 12,11
2A  // 111 x150y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x151y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3A02     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4C // x_sel: 151
41 // y_sel: 129
95 // -- CRC low byte
40 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3A0A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x151y131
00  // 14 top_edge_EN1 at x151y131
00  // 15 top_edge_EN2 at x151y131
00  // 16 top_edge_EN0 at x152y131
00  // 17 top_edge_EN1 at x152y131
00  // 18 top_edge_EN2 at x152y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x152y130 SB_BIG plane 1
12  // 65 x152y130 SB_BIG plane 1
00  // 66 x152y130 SB_DRIVE plane 2,1
48  // 67 x152y130 SB_BIG plane 2
12  // 68 x152y130 SB_BIG plane 2
48  // 69 x152y130 SB_BIG plane 3
12  // 70 x152y130 SB_BIG plane 3
00  // 71 x152y130 SB_DRIVE plane 4,3
48  // 72 x152y130 SB_BIG plane 4
12  // 73 x152y130 SB_BIG plane 4
48  // 74 x152y130 SB_BIG plane 5
12  // 75 x152y130 SB_BIG plane 5
00  // 76 x152y130 SB_DRIVE plane 6,5
48  // 77 x152y130 SB_BIG plane 6
12  // 78 x152y130 SB_BIG plane 6
48  // 79 x152y130 SB_BIG plane 7
12  // 80 x152y130 SB_BIG plane 7
00  // 81 x152y130 SB_DRIVE plane 8,7
48  // 82 x152y130 SB_BIG plane 8
12  // 83 x152y130 SB_BIG plane 8
48  // 84 x152y130 SB_BIG plane 9
12  // 85 x152y130 SB_BIG plane 9
00  // 86 x152y130 SB_DRIVE plane 10,9
48  // 87 x152y130 SB_BIG plane 10
12  // 88 x152y130 SB_BIG plane 10
48  // 89 x152y130 SB_BIG plane 11
12  // 90 x152y130 SB_BIG plane 11
00  // 91 x152y130 SB_DRIVE plane 12,11
48  // 92 x152y130 SB_BIG plane 12
12  // 93 x152y130 SB_BIG plane 12
A8  // 94 x151y129 SB_SML plane 1
82  // 95 x151y129 SB_SML plane 2,1
2A  // 96 x151y129 SB_SML plane 2
A8  // 97 x151y129 SB_SML plane 3
82  // 98 x151y129 SB_SML plane 4,3
2A  // 99 x151y129 SB_SML plane 4
A8  // 100 x151y129 SB_SML plane 5
82  // 101 x151y129 SB_SML plane 6,5
2A  // 102 x151y129 SB_SML plane 6
A8  // 103 x151y129 SB_SML plane 7
82  // 104 x151y129 SB_SML plane 8,7
2A  // 105 x151y129 SB_SML plane 8
A8  // 106 x151y129 SB_SML plane 9
82  // 107 x151y129 SB_SML plane 10,9
2A  // 108 x151y129 SB_SML plane 10
A8  // 109 x151y129 SB_SML plane 11
82  // 110 x151y129 SB_SML plane 12,11
2A  // 111 x151y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x153y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3A80     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4D // x_sel: 153
41 // y_sel: 129
4D // -- CRC low byte
59 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3A88
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x153y131
00  // 14 top_edge_EN1 at x153y131
00  // 15 top_edge_EN2 at x153y131
00  // 16 top_edge_EN0 at x154y131
00  // 17 top_edge_EN1 at x154y131
00  // 18 top_edge_EN2 at x154y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x153y129 SB_BIG plane 1
12  // 65 x153y129 SB_BIG plane 1
00  // 66 x153y129 SB_DRIVE plane 2,1
48  // 67 x153y129 SB_BIG plane 2
12  // 68 x153y129 SB_BIG plane 2
48  // 69 x153y129 SB_BIG plane 3
12  // 70 x153y129 SB_BIG plane 3
00  // 71 x153y129 SB_DRIVE plane 4,3
48  // 72 x153y129 SB_BIG plane 4
12  // 73 x153y129 SB_BIG plane 4
48  // 74 x153y129 SB_BIG plane 5
12  // 75 x153y129 SB_BIG plane 5
00  // 76 x153y129 SB_DRIVE plane 6,5
48  // 77 x153y129 SB_BIG plane 6
12  // 78 x153y129 SB_BIG plane 6
48  // 79 x153y129 SB_BIG plane 7
12  // 80 x153y129 SB_BIG plane 7
00  // 81 x153y129 SB_DRIVE plane 8,7
48  // 82 x153y129 SB_BIG plane 8
12  // 83 x153y129 SB_BIG plane 8
48  // 84 x153y129 SB_BIG plane 9
12  // 85 x153y129 SB_BIG plane 9
00  // 86 x153y129 SB_DRIVE plane 10,9
48  // 87 x153y129 SB_BIG plane 10
12  // 88 x153y129 SB_BIG plane 10
48  // 89 x153y129 SB_BIG plane 11
12  // 90 x153y129 SB_BIG plane 11
00  // 91 x153y129 SB_DRIVE plane 12,11
48  // 92 x153y129 SB_BIG plane 12
12  // 93 x153y129 SB_BIG plane 12
A8  // 94 x154y130 SB_SML plane 1
82  // 95 x154y130 SB_SML plane 2,1
2A  // 96 x154y130 SB_SML plane 2
A8  // 97 x154y130 SB_SML plane 3
82  // 98 x154y130 SB_SML plane 4,3
2A  // 99 x154y130 SB_SML plane 4
A8  // 100 x154y130 SB_SML plane 5
82  // 101 x154y130 SB_SML plane 6,5
2A  // 102 x154y130 SB_SML plane 6
A8  // 103 x154y130 SB_SML plane 7
82  // 104 x154y130 SB_SML plane 8,7
2A  // 105 x154y130 SB_SML plane 8
A8  // 106 x154y130 SB_SML plane 9
82  // 107 x154y130 SB_SML plane 10,9
2A  // 108 x154y130 SB_SML plane 10
A8  // 109 x154y130 SB_SML plane 11
82  // 110 x154y130 SB_SML plane 12,11
2A  // 111 x154y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x155y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3AFE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4E // x_sel: 155
41 // y_sel: 129
25 // -- CRC low byte
73 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3B06
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x155y131
00  // 14 top_edge_EN1 at x155y131
00  // 15 top_edge_EN2 at x155y131
00  // 16 top_edge_EN0 at x156y131
00  // 17 top_edge_EN1 at x156y131
00  // 18 top_edge_EN2 at x156y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x156y130 SB_BIG plane 1
12  // 65 x156y130 SB_BIG plane 1
00  // 66 x156y130 SB_DRIVE plane 2,1
48  // 67 x156y130 SB_BIG plane 2
12  // 68 x156y130 SB_BIG plane 2
48  // 69 x156y130 SB_BIG plane 3
12  // 70 x156y130 SB_BIG plane 3
00  // 71 x156y130 SB_DRIVE plane 4,3
48  // 72 x156y130 SB_BIG plane 4
12  // 73 x156y130 SB_BIG plane 4
48  // 74 x156y130 SB_BIG plane 5
12  // 75 x156y130 SB_BIG plane 5
00  // 76 x156y130 SB_DRIVE plane 6,5
48  // 77 x156y130 SB_BIG plane 6
12  // 78 x156y130 SB_BIG plane 6
48  // 79 x156y130 SB_BIG plane 7
12  // 80 x156y130 SB_BIG plane 7
00  // 81 x156y130 SB_DRIVE plane 8,7
48  // 82 x156y130 SB_BIG plane 8
12  // 83 x156y130 SB_BIG plane 8
48  // 84 x156y130 SB_BIG plane 9
12  // 85 x156y130 SB_BIG plane 9
00  // 86 x156y130 SB_DRIVE plane 10,9
48  // 87 x156y130 SB_BIG plane 10
12  // 88 x156y130 SB_BIG plane 10
48  // 89 x156y130 SB_BIG plane 11
12  // 90 x156y130 SB_BIG plane 11
00  // 91 x156y130 SB_DRIVE plane 12,11
48  // 92 x156y130 SB_BIG plane 12
12  // 93 x156y130 SB_BIG plane 12
A8  // 94 x155y129 SB_SML plane 1
82  // 95 x155y129 SB_SML plane 2,1
2A  // 96 x155y129 SB_SML plane 2
A8  // 97 x155y129 SB_SML plane 3
82  // 98 x155y129 SB_SML plane 4,3
2A  // 99 x155y129 SB_SML plane 4
A8  // 100 x155y129 SB_SML plane 5
82  // 101 x155y129 SB_SML plane 6,5
2A  // 102 x155y129 SB_SML plane 6
A8  // 103 x155y129 SB_SML plane 7
82  // 104 x155y129 SB_SML plane 8,7
2A  // 105 x155y129 SB_SML plane 8
A8  // 106 x155y129 SB_SML plane 9
82  // 107 x155y129 SB_SML plane 10,9
2A  // 108 x155y129 SB_SML plane 10
A8  // 109 x155y129 SB_SML plane 11
82  // 110 x155y129 SB_SML plane 12,11
2A  // 111 x155y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x157y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3B7C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4F // x_sel: 157
41 // y_sel: 129
FD // -- CRC low byte
6A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3B84
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x157y131
00  // 14 top_edge_EN1 at x157y131
00  // 15 top_edge_EN2 at x157y131
00  // 16 top_edge_EN0 at x158y131
00  // 17 top_edge_EN1 at x158y131
00  // 18 top_edge_EN2 at x158y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x157y129 SB_BIG plane 1
12  // 65 x157y129 SB_BIG plane 1
00  // 66 x157y129 SB_DRIVE plane 2,1
48  // 67 x157y129 SB_BIG plane 2
12  // 68 x157y129 SB_BIG plane 2
48  // 69 x157y129 SB_BIG plane 3
12  // 70 x157y129 SB_BIG plane 3
00  // 71 x157y129 SB_DRIVE plane 4,3
48  // 72 x157y129 SB_BIG plane 4
12  // 73 x157y129 SB_BIG plane 4
48  // 74 x157y129 SB_BIG plane 5
12  // 75 x157y129 SB_BIG plane 5
00  // 76 x157y129 SB_DRIVE plane 6,5
48  // 77 x157y129 SB_BIG plane 6
12  // 78 x157y129 SB_BIG plane 6
48  // 79 x157y129 SB_BIG plane 7
12  // 80 x157y129 SB_BIG plane 7
00  // 81 x157y129 SB_DRIVE plane 8,7
48  // 82 x157y129 SB_BIG plane 8
12  // 83 x157y129 SB_BIG plane 8
48  // 84 x157y129 SB_BIG plane 9
12  // 85 x157y129 SB_BIG plane 9
00  // 86 x157y129 SB_DRIVE plane 10,9
48  // 87 x157y129 SB_BIG plane 10
12  // 88 x157y129 SB_BIG plane 10
48  // 89 x157y129 SB_BIG plane 11
12  // 90 x157y129 SB_BIG plane 11
00  // 91 x157y129 SB_DRIVE plane 12,11
48  // 92 x157y129 SB_BIG plane 12
12  // 93 x157y129 SB_BIG plane 12
A8  // 94 x158y130 SB_SML plane 1
82  // 95 x158y130 SB_SML plane 2,1
2A  // 96 x158y130 SB_SML plane 2
A8  // 97 x158y130 SB_SML plane 3
82  // 98 x158y130 SB_SML plane 4,3
2A  // 99 x158y130 SB_SML plane 4
A8  // 100 x158y130 SB_SML plane 5
82  // 101 x158y130 SB_SML plane 6,5
2A  // 102 x158y130 SB_SML plane 6
A8  // 103 x158y130 SB_SML plane 7
82  // 104 x158y130 SB_SML plane 8,7
2A  // 105 x158y130 SB_SML plane 8
A8  // 106 x158y130 SB_SML plane 9
82  // 107 x158y130 SB_SML plane 10,9
2A  // 108 x158y130 SB_SML plane 10
A8  // 109 x158y130 SB_SML plane 11
82  // 110 x158y130 SB_SML plane 12,11
2A  // 111 x158y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x159y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3BFA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
50 // x_sel: 159
41 // y_sel: 129
A4 // -- CRC low byte
7C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3C02
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x159y131
00  // 14 top_edge_EN1 at x159y131
00  // 15 top_edge_EN2 at x159y131
00  // 16 top_edge_EN0 at x160y131
00  // 17 top_edge_EN1 at x160y131
00  // 18 top_edge_EN2 at x160y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x160y130 SB_BIG plane 1
12  // 65 x160y130 SB_BIG plane 1
00  // 66 x160y130 SB_DRIVE plane 2,1
48  // 67 x160y130 SB_BIG plane 2
12  // 68 x160y130 SB_BIG plane 2
48  // 69 x160y130 SB_BIG plane 3
12  // 70 x160y130 SB_BIG plane 3
00  // 71 x160y130 SB_DRIVE plane 4,3
48  // 72 x160y130 SB_BIG plane 4
12  // 73 x160y130 SB_BIG plane 4
48  // 74 x160y130 SB_BIG plane 5
12  // 75 x160y130 SB_BIG plane 5
00  // 76 x160y130 SB_DRIVE plane 6,5
48  // 77 x160y130 SB_BIG plane 6
12  // 78 x160y130 SB_BIG plane 6
48  // 79 x160y130 SB_BIG plane 7
12  // 80 x160y130 SB_BIG plane 7
00  // 81 x160y130 SB_DRIVE plane 8,7
48  // 82 x160y130 SB_BIG plane 8
12  // 83 x160y130 SB_BIG plane 8
48  // 84 x160y130 SB_BIG plane 9
12  // 85 x160y130 SB_BIG plane 9
00  // 86 x160y130 SB_DRIVE plane 10,9
48  // 87 x160y130 SB_BIG plane 10
12  // 88 x160y130 SB_BIG plane 10
48  // 89 x160y130 SB_BIG plane 11
12  // 90 x160y130 SB_BIG plane 11
00  // 91 x160y130 SB_DRIVE plane 12,11
48  // 92 x160y130 SB_BIG plane 12
12  // 93 x160y130 SB_BIG plane 12
A8  // 94 x159y129 SB_SML plane 1
82  // 95 x159y129 SB_SML plane 2,1
2A  // 96 x159y129 SB_SML plane 2
A8  // 97 x159y129 SB_SML plane 3
82  // 98 x159y129 SB_SML plane 4,3
2A  // 99 x159y129 SB_SML plane 4
A8  // 100 x159y129 SB_SML plane 5
82  // 101 x159y129 SB_SML plane 6,5
2A  // 102 x159y129 SB_SML plane 6
A8  // 103 x159y129 SB_SML plane 7
82  // 104 x159y129 SB_SML plane 8,7
2A  // 105 x159y129 SB_SML plane 8
A8  // 106 x159y129 SB_SML plane 9
82  // 107 x159y129 SB_SML plane 10,9
2A  // 108 x159y129 SB_SML plane 10
A8  // 109 x159y129 SB_SML plane 11
82  // 110 x159y129 SB_SML plane 12,11
2A  // 111 x159y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3C78     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
41 // y_sel: 129
7C // -- CRC low byte
65 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3C80
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x161y131
00  // 14 top_edge_EN1 at x161y131
00  // 15 top_edge_EN2 at x161y131
00  // 16 top_edge_EN0 at x162y131
00  // 17 top_edge_EN1 at x162y131
00  // 18 top_edge_EN2 at x162y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y129 SB_BIG plane 1
12  // 65 x161y129 SB_BIG plane 1
00  // 66 x161y129 SB_DRIVE plane 2,1
48  // 67 x161y129 SB_BIG plane 2
12  // 68 x161y129 SB_BIG plane 2
48  // 69 x161y129 SB_BIG plane 3
12  // 70 x161y129 SB_BIG plane 3
00  // 71 x161y129 SB_DRIVE plane 4,3
48  // 72 x161y129 SB_BIG plane 4
12  // 73 x161y129 SB_BIG plane 4
48  // 74 x161y129 SB_BIG plane 5
12  // 75 x161y129 SB_BIG plane 5
00  // 76 x161y129 SB_DRIVE plane 6,5
48  // 77 x161y129 SB_BIG plane 6
12  // 78 x161y129 SB_BIG plane 6
48  // 79 x161y129 SB_BIG plane 7
12  // 80 x161y129 SB_BIG plane 7
00  // 81 x161y129 SB_DRIVE plane 8,7
48  // 82 x161y129 SB_BIG plane 8
12  // 83 x161y129 SB_BIG plane 8
48  // 84 x161y129 SB_BIG plane 9
12  // 85 x161y129 SB_BIG plane 9
00  // 86 x161y129 SB_DRIVE plane 10,9
48  // 87 x161y129 SB_BIG plane 10
12  // 88 x161y129 SB_BIG plane 10
48  // 89 x161y129 SB_BIG plane 11
12  // 90 x161y129 SB_BIG plane 11
00  // 91 x161y129 SB_DRIVE plane 12,11
48  // 92 x161y129 SB_BIG plane 12
12  // 93 x161y129 SB_BIG plane 12
A8  // 94 x162y130 SB_SML plane 1
82  // 95 x162y130 SB_SML plane 2,1
2A  // 96 x162y130 SB_SML plane 2
A8  // 97 x162y130 SB_SML plane 3
82  // 98 x162y130 SB_SML plane 4,3
2A  // 99 x162y130 SB_SML plane 4
A8  // 100 x162y130 SB_SML plane 5
82  // 101 x162y130 SB_SML plane 6,5
2A  // 102 x162y130 SB_SML plane 6
A8  // 103 x162y130 SB_SML plane 7
82  // 104 x162y130 SB_SML plane 8,7
2A  // 105 x162y130 SB_SML plane 8
A8  // 106 x162y130 SB_SML plane 9
82  // 107 x162y130 SB_SML plane 10,9
2A  // 108 x162y130 SB_SML plane 10
A8  // 109 x162y130 SB_SML plane 11
82  // 110 x162y130 SB_SML plane 12,11
2A  // 111 x162y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x117y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3CF6     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3B // x_sel: 117
01 // y_sel: 1
5D // -- CRC low byte
BF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3CFE
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
FC  //  0 x117y1 CPE[0]  _a783  C_///AND/
FF  //  1 x117y1 CPE[1]  80'h08_0060_00_0000_0C08_FFFC modified with path inversions
08  //  2 x117y1 CPE[2]  80'h08_0060_00_0000_0C08_FFFC from netlist
0C  //  3 x117y1 CPE[3]
00  //  4 x117y1 CPE[4]
00  //  5 x117y1 CPE[5]
00  //  6 x117y1 CPE[6]
60  //  7 x117y1 CPE[7]
00  //  8 x117y1 CPE[8]
08  //  9 x117y1 CPE[9]
00  // 10 x117y2 CPE[0]
00  // 11 x117y2 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x117y2 CPE[2]
00  // 13 x117y2 CPE[3]
00  // 14 x117y2 CPE[4]
60  // 15 x117y2 CPE[5]
3F  // 16 x117y2 CPE[6]
00  // 17 x117y2 CPE[7]
00  // 18 x117y2 CPE[8]
00  // 19 x117y2 CPE[9]
00  // 20 x118y1 CPE[0]
00  // 21 x118y1 CPE[1]
00  // 22 x118y1 CPE[2]
00  // 23 x118y1 CPE[3]
00  // 24 x118y1 CPE[4]
00  // 25 x118y1 CPE[5]
00  // 26 x118y1 CPE[6]
00  // 27 x118y1 CPE[7]
00  // 28 x118y1 CPE[8]
00  // 29 x118y1 CPE[9]
00  // 30 x118y2 CPE[0]
00  // 31 x118y2 CPE[1]
00  // 32 x118y2 CPE[2]
00  // 33 x118y2 CPE[3]
00  // 34 x118y2 CPE[4]
00  // 35 x118y2 CPE[5]
00  // 36 x118y2 CPE[6]
00  // 37 x118y2 CPE[7]
00  // 38 x118y2 CPE[8]
00  // 39 x118y2 CPE[9]
28  // 40 x117y1 INMUX plane 2,1
00  // 41 x117y1 INMUX plane 4,3
00  // 42 x117y1 INMUX plane 6,5
00  // 43 x117y1 INMUX plane 8,7
00  // 44 x117y1 INMUX plane 10,9
00  // 45 x117y1 INMUX plane 12,11
08  // 46 x117y2 INMUX plane 2,1
00  // 47 x117y2 INMUX plane 4,3
00  // 48 x117y2 INMUX plane 6,5
00  // 49 x117y2 INMUX plane 8,7
00  // 50 x117y2 INMUX plane 10,9
00  // 51 x117y2 INMUX plane 12,11
00  // 52 x118y1 INMUX plane 2,1
00  // 53 x118y1 INMUX plane 4,3
40  // 54 x118y1 INMUX plane 6,5
00  // 55 x118y1 INMUX plane 8,7
40  // 56 x118y1 INMUX plane 10,9
00  // 57 x118y1 INMUX plane 12,11
00  // 58 x118y2 INMUX plane 2,1
00  // 59 x118y2 INMUX plane 4,3
40  // 60 x118y2 INMUX plane 6,5
00  // 61 x118y2 INMUX plane 8,7
40  // 62 x118y2 INMUX plane 10,9
00  // 63 x118y2 INMUX plane 12,11
48  // 64 x117y1 SB_BIG plane 1
12  // 65 x117y1 SB_BIG plane 1
00  // 66 x117y1 SB_DRIVE plane 2,1
00  // 67 x117y1 SB_BIG plane 2
00  // 68 x117y1 SB_BIG plane 2
00  // 69 x117y1 SB_BIG plane 3
00  // 70 x117y1 SB_BIG plane 3
04  // 71 x117y1 SB_DRIVE plane 4,3
00  // 72 x117y1 SB_BIG plane 4
00  // 73 x117y1 SB_BIG plane 4
48  // 74 x117y1 SB_BIG plane 5
12  // 75 x117y1 SB_BIG plane 5
00  // 76 x117y1 SB_DRIVE plane 6,5
00  // 77 x117y1 SB_BIG plane 6
00  // 78 x117y1 SB_BIG plane 6
00  // 79 x117y1 SB_BIG plane 7
00  // 80 x117y1 SB_BIG plane 7
00  // 81 x117y1 SB_DRIVE plane 8,7
00  // 82 x117y1 SB_BIG plane 8
00  // 83 x117y1 SB_BIG plane 8
00  // 84 x117y1 SB_BIG plane 9
00  // 85 x117y1 SB_BIG plane 9
00  // 86 x117y1 SB_DRIVE plane 10,9
00  // 87 x117y1 SB_BIG plane 10
00  // 88 x117y1 SB_BIG plane 10
00  // 89 x117y1 SB_BIG plane 11
00  // 90 x117y1 SB_BIG plane 11
00  // 91 x117y1 SB_DRIVE plane 12,11
00  // 92 x117y1 SB_BIG plane 12
00  // 93 x117y1 SB_BIG plane 12
A8  // 94 x118y2 SB_SML plane 1
02  // 95 x118y2 SB_SML plane 2,1
00  // 96 x118y2 SB_SML plane 2
00  // 97 x118y2 SB_SML plane 3
00  // 98 x118y2 SB_SML plane 4,3
00  // 99 x118y2 SB_SML plane 4
A8  // 100 x118y2 SB_SML plane 5
02  // 101 x118y2 SB_SML plane 6,5
A3 // -- CRC low byte
2B // -- CRC high byte


// Config Latches on x119y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3D6A     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3C // x_sel: 119
01 // y_sel: 1
55 // -- CRC low byte
F2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3D72
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
F3  //  0 x119y1 CPE[0]  _a784  C_///AND/
FF  //  1 x119y1 CPE[1]  80'h08_0060_00_0000_0C08_FFF3 modified with path inversions
08  //  2 x119y1 CPE[2]  80'h08_0060_00_0000_0C08_FFFC from netlist
0C  //  3 x119y1 CPE[3]      00_0000_00_0000_0000_000F difference
00  //  4 x119y1 CPE[4]
00  //  5 x119y1 CPE[5]
00  //  6 x119y1 CPE[6]
60  //  7 x119y1 CPE[7]
00  //  8 x119y1 CPE[8]
08  //  9 x119y1 CPE[9]
00  // 10 x119y2 CPE[0]
00  // 11 x119y2 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x119y2 CPE[2]
00  // 13 x119y2 CPE[3]
00  // 14 x119y2 CPE[4]
60  // 15 x119y2 CPE[5]
3F  // 16 x119y2 CPE[6]
00  // 17 x119y2 CPE[7]
00  // 18 x119y2 CPE[8]
00  // 19 x119y2 CPE[9]
00  // 20 x120y1 CPE[0]
00  // 21 x120y1 CPE[1]
00  // 22 x120y1 CPE[2]
00  // 23 x120y1 CPE[3]
00  // 24 x120y1 CPE[4]
00  // 25 x120y1 CPE[5]
00  // 26 x120y1 CPE[6]
00  // 27 x120y1 CPE[7]
00  // 28 x120y1 CPE[8]
00  // 29 x120y1 CPE[9]
00  // 30 x120y2 CPE[0]
00  // 31 x120y2 CPE[1]
00  // 32 x120y2 CPE[2]
00  // 33 x120y2 CPE[3]
00  // 34 x120y2 CPE[4]
00  // 35 x120y2 CPE[5]
00  // 36 x120y2 CPE[6]
00  // 37 x120y2 CPE[7]
00  // 38 x120y2 CPE[8]
00  // 39 x120y2 CPE[9]
28  // 40 x119y1 INMUX plane 2,1
00  // 41 x119y1 INMUX plane 4,3
00  // 42 x119y1 INMUX plane 6,5
00  // 43 x119y1 INMUX plane 8,7
00  // 44 x119y1 INMUX plane 10,9
00  // 45 x119y1 INMUX plane 12,11
00  // 46 x119y2 INMUX plane 2,1
00  // 47 x119y2 INMUX plane 4,3
00  // 48 x119y2 INMUX plane 6,5
00  // 49 x119y2 INMUX plane 8,7
00  // 50 x119y2 INMUX plane 10,9
00  // 51 x119y2 INMUX plane 12,11
00  // 52 x120y1 INMUX plane 2,1
00  // 53 x120y1 INMUX plane 4,3
40  // 54 x120y1 INMUX plane 6,5
00  // 55 x120y1 INMUX plane 8,7
40  // 56 x120y1 INMUX plane 10,9
00  // 57 x120y1 INMUX plane 12,11
28  // 58 x120y2 INMUX plane 2,1
00  // 59 x120y2 INMUX plane 4,3
40  // 60 x120y2 INMUX plane 6,5
00  // 61 x120y2 INMUX plane 8,7
40  // 62 x120y2 INMUX plane 10,9
00  // 63 x120y2 INMUX plane 12,11
48  // 64 x120y2 SB_BIG plane 1
12  // 65 x120y2 SB_BIG plane 1
10  // 66 x120y2 SB_DRIVE plane 2,1
29  // 67 x120y2 SB_BIG plane 2
00  // 68 x120y2 SB_BIG plane 2
00  // 69 x120y2 SB_BIG plane 3
00  // 70 x120y2 SB_BIG plane 3
00  // 71 x120y2 SB_DRIVE plane 4,3
29  // 72 x120y2 SB_BIG plane 4
00  // 73 x120y2 SB_BIG plane 4
48  // 74 x120y2 SB_BIG plane 5
12  // 75 x120y2 SB_BIG plane 5
00  // 76 x120y2 SB_DRIVE plane 6,5
00  // 77 x120y2 SB_BIG plane 6
00  // 78 x120y2 SB_BIG plane 6
00  // 79 x120y2 SB_BIG plane 7
00  // 80 x120y2 SB_BIG plane 7
00  // 81 x120y2 SB_DRIVE plane 8,7
00  // 82 x120y2 SB_BIG plane 8
00  // 83 x120y2 SB_BIG plane 8
00  // 84 x120y2 SB_BIG plane 9
00  // 85 x120y2 SB_BIG plane 9
00  // 86 x120y2 SB_DRIVE plane 10,9
00  // 87 x120y2 SB_BIG plane 10
00  // 88 x120y2 SB_BIG plane 10
00  // 89 x120y2 SB_BIG plane 11
00  // 90 x120y2 SB_BIG plane 11
00  // 91 x120y2 SB_DRIVE plane 12,11
00  // 92 x120y2 SB_BIG plane 12
00  // 93 x120y2 SB_BIG plane 12
A8  // 94 x119y1 SB_SML plane 1
02  // 95 x119y1 SB_SML plane 2,1
00  // 96 x119y1 SB_SML plane 2
00  // 97 x119y1 SB_SML plane 3
00  // 98 x119y1 SB_SML plane 4,3
00  // 99 x119y1 SB_SML plane 4
A8  // 100 x119y1 SB_SML plane 5
02  // 101 x119y1 SB_SML plane 6,5
49 // -- CRC low byte
CA // -- CRC high byte


// Config Latches on x121y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3DDE     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3D // x_sel: 121
01 // y_sel: 1
8D // -- CRC low byte
EB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3DE6
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
3F  //  0 x121y1 CPE[0]  _a766  C_///AND/
FF  //  1 x121y1 CPE[1]  80'h08_0060_00_0000_0C08_FF3F modified with path inversions
08  //  2 x121y1 CPE[2]  80'h08_0060_00_0000_0C08_FFCF from netlist
0C  //  3 x121y1 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  //  4 x121y1 CPE[4]
00  //  5 x121y1 CPE[5]
00  //  6 x121y1 CPE[6]
60  //  7 x121y1 CPE[7]
00  //  8 x121y1 CPE[8]
08  //  9 x121y1 CPE[9]
00  // 10 x121y2 CPE[0]
00  // 11 x121y2 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x121y2 CPE[2]
00  // 13 x121y2 CPE[3]
00  // 14 x121y2 CPE[4]
60  // 15 x121y2 CPE[5]
3F  // 16 x121y2 CPE[6]
00  // 17 x121y2 CPE[7]
00  // 18 x121y2 CPE[8]
00  // 19 x121y2 CPE[9]
3F  // 20 x122y1 CPE[0]  _a767  C_///AND/
FF  // 21 x122y1 CPE[1]  80'h08_0060_00_0000_0C08_FF3F modified with path inversions
08  // 22 x122y1 CPE[2]  80'h08_0060_00_0000_0C08_FFCF from netlist
0C  // 23 x122y1 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 24 x122y1 CPE[4]
00  // 25 x122y1 CPE[5]
00  // 26 x122y1 CPE[6]
60  // 27 x122y1 CPE[7]
00  // 28 x122y1 CPE[8]
08  // 29 x122y1 CPE[9]
00  // 30 x122y2 CPE[0]
00  // 31 x122y2 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x122y2 CPE[2]
00  // 33 x122y2 CPE[3]
00  // 34 x122y2 CPE[4]
60  // 35 x122y2 CPE[5]
3F  // 36 x122y2 CPE[6]
00  // 37 x122y2 CPE[7]
00  // 38 x122y2 CPE[8]
00  // 39 x122y2 CPE[9]
00  // 40 x121y1 INMUX plane 2,1
28  // 41 x121y1 INMUX plane 4,3
00  // 42 x121y1 INMUX plane 6,5
00  // 43 x121y1 INMUX plane 8,7
00  // 44 x121y1 INMUX plane 10,9
00  // 45 x121y1 INMUX plane 12,11
08  // 46 x121y2 INMUX plane 2,1
08  // 47 x121y2 INMUX plane 4,3
00  // 48 x121y2 INMUX plane 6,5
00  // 49 x121y2 INMUX plane 8,7
00  // 50 x121y2 INMUX plane 10,9
00  // 51 x121y2 INMUX plane 12,11
00  // 52 x122y1 INMUX plane 2,1
00  // 53 x122y1 INMUX plane 4,3
40  // 54 x122y1 INMUX plane 6,5
00  // 55 x122y1 INMUX plane 8,7
40  // 56 x122y1 INMUX plane 10,9
00  // 57 x122y1 INMUX plane 12,11
08  // 58 x122y2 INMUX plane 2,1
00  // 59 x122y2 INMUX plane 4,3
40  // 60 x122y2 INMUX plane 6,5
00  // 61 x122y2 INMUX plane 8,7
40  // 62 x122y2 INMUX plane 10,9
00  // 63 x122y2 INMUX plane 12,11
48  // 64 x121y1 SB_BIG plane 1
12  // 65 x121y1 SB_BIG plane 1
00  // 66 x121y1 SB_DRIVE plane 2,1
00  // 67 x121y1 SB_BIG plane 2
00  // 68 x121y1 SB_BIG plane 2
48  // 69 x121y1 SB_BIG plane 3
12  // 70 x121y1 SB_BIG plane 3
00  // 71 x121y1 SB_DRIVE plane 4,3
29  // 72 x121y1 SB_BIG plane 4
00  // 73 x121y1 SB_BIG plane 4
48  // 74 x121y1 SB_BIG plane 5
12  // 75 x121y1 SB_BIG plane 5
00  // 76 x121y1 SB_DRIVE plane 6,5
00  // 77 x121y1 SB_BIG plane 6
00  // 78 x121y1 SB_BIG plane 6
48  // 79 x121y1 SB_BIG plane 7
12  // 80 x121y1 SB_BIG plane 7
00  // 81 x121y1 SB_DRIVE plane 8,7
00  // 82 x121y1 SB_BIG plane 8
00  // 83 x121y1 SB_BIG plane 8
00  // 84 x121y1 SB_BIG plane 9
00  // 85 x121y1 SB_BIG plane 9
00  // 86 x121y1 SB_DRIVE plane 10,9
00  // 87 x121y1 SB_BIG plane 10
00  // 88 x121y1 SB_BIG plane 10
00  // 89 x121y1 SB_BIG plane 11
00  // 90 x121y1 SB_BIG plane 11
00  // 91 x121y1 SB_DRIVE plane 12,11
00  // 92 x121y1 SB_BIG plane 12
00  // 93 x121y1 SB_BIG plane 12
A8  // 94 x122y2 SB_SML plane 1
02  // 95 x122y2 SB_SML plane 2,1
00  // 96 x122y2 SB_SML plane 2
A8  // 97 x122y2 SB_SML plane 3
02  // 98 x122y2 SB_SML plane 4,3
00  // 99 x122y2 SB_SML plane 4
A8  // 100 x122y2 SB_SML plane 5
02  // 101 x122y2 SB_SML plane 6,5
00  // 102 x122y2 SB_SML plane 6
A8  // 103 x122y2 SB_SML plane 7
02  // 104 x122y2 SB_SML plane 8,7
16 // -- CRC low byte
F2 // -- CRC high byte


// Config Latches on x123y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3E55     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3E // x_sel: 123
01 // y_sel: 1
E5 // -- CRC low byte
C1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3E5D
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
F5  //  0 x123y1 CPE[0]  _a768  C_///AND/
FF  //  1 x123y1 CPE[1]  80'h08_0060_00_0000_0C08_FFF5 modified with path inversions
08  //  2 x123y1 CPE[2]  80'h08_0060_00_0000_0C08_FFFA from netlist
0C  //  3 x123y1 CPE[3]      00_0000_00_0000_0000_000F difference
00  //  4 x123y1 CPE[4]
00  //  5 x123y1 CPE[5]
00  //  6 x123y1 CPE[6]
60  //  7 x123y1 CPE[7]
00  //  8 x123y1 CPE[8]
08  //  9 x123y1 CPE[9]
00  // 10 x123y2 CPE[0]
00  // 11 x123y2 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x123y2 CPE[2]
00  // 13 x123y2 CPE[3]
00  // 14 x123y2 CPE[4]
60  // 15 x123y2 CPE[5]
3F  // 16 x123y2 CPE[6]
00  // 17 x123y2 CPE[7]
00  // 18 x123y2 CPE[8]
00  // 19 x123y2 CPE[9]
F3  // 20 x124y1 CPE[0]  _a769  C_///AND/
FF  // 21 x124y1 CPE[1]  80'h08_0060_00_0000_0C08_FFF3 modified with path inversions
08  // 22 x124y1 CPE[2]  80'h08_0060_00_0000_0C08_FFFC from netlist
0C  // 23 x124y1 CPE[3]      00_0000_00_0000_0000_000F difference
00  // 24 x124y1 CPE[4]
00  // 25 x124y1 CPE[5]
00  // 26 x124y1 CPE[6]
60  // 27 x124y1 CPE[7]
00  // 28 x124y1 CPE[8]
08  // 29 x124y1 CPE[9]
00  // 30 x124y2 CPE[0]
00  // 31 x124y2 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x124y2 CPE[2]
00  // 33 x124y2 CPE[3]
00  // 34 x124y2 CPE[4]
60  // 35 x124y2 CPE[5]
3F  // 36 x124y2 CPE[6]
00  // 37 x124y2 CPE[7]
00  // 38 x124y2 CPE[8]
00  // 39 x124y2 CPE[9]
05  // 40 x123y1 INMUX plane 2,1
10  // 41 x123y1 INMUX plane 4,3
00  // 42 x123y1 INMUX plane 6,5
00  // 43 x123y1 INMUX plane 8,7
00  // 44 x123y1 INMUX plane 10,9
00  // 45 x123y1 INMUX plane 12,11
00  // 46 x123y2 INMUX plane 2,1
00  // 47 x123y2 INMUX plane 4,3
00  // 48 x123y2 INMUX plane 6,5
00  // 49 x123y2 INMUX plane 8,7
00  // 50 x123y2 INMUX plane 10,9
00  // 51 x123y2 INMUX plane 12,11
28  // 52 x124y1 INMUX plane 2,1
00  // 53 x124y1 INMUX plane 4,3
40  // 54 x124y1 INMUX plane 6,5
00  // 55 x124y1 INMUX plane 8,7
40  // 56 x124y1 INMUX plane 10,9
00  // 57 x124y1 INMUX plane 12,11
05  // 58 x124y2 INMUX plane 2,1
00  // 59 x124y2 INMUX plane 4,3
40  // 60 x124y2 INMUX plane 6,5
00  // 61 x124y2 INMUX plane 8,7
40  // 62 x124y2 INMUX plane 10,9
00  // 63 x124y2 INMUX plane 12,11
48  // 64 x124y2 SB_BIG plane 1
12  // 65 x124y2 SB_BIG plane 1
00  // 66 x124y2 SB_DRIVE plane 2,1
31  // 67 x124y2 SB_BIG plane 2
00  // 68 x124y2 SB_BIG plane 2
48  // 69 x124y2 SB_BIG plane 3
12  // 70 x124y2 SB_BIG plane 3
00  // 71 x124y2 SB_DRIVE plane 4,3
00  // 72 x124y2 SB_BIG plane 4
00  // 73 x124y2 SB_BIG plane 4
48  // 74 x124y2 SB_BIG plane 5
12  // 75 x124y2 SB_BIG plane 5
00  // 76 x124y2 SB_DRIVE plane 6,5
00  // 77 x124y2 SB_BIG plane 6
00  // 78 x124y2 SB_BIG plane 6
48  // 79 x124y2 SB_BIG plane 7
12  // 80 x124y2 SB_BIG plane 7
00  // 81 x124y2 SB_DRIVE plane 8,7
00  // 82 x124y2 SB_BIG plane 8
00  // 83 x124y2 SB_BIG plane 8
00  // 84 x124y2 SB_BIG plane 9
00  // 85 x124y2 SB_BIG plane 9
00  // 86 x124y2 SB_DRIVE plane 10,9
00  // 87 x124y2 SB_BIG plane 10
00  // 88 x124y2 SB_BIG plane 10
00  // 89 x124y2 SB_BIG plane 11
00  // 90 x124y2 SB_BIG plane 11
00  // 91 x124y2 SB_DRIVE plane 12,11
00  // 92 x124y2 SB_BIG plane 12
00  // 93 x124y2 SB_BIG plane 12
A8  // 94 x123y1 SB_SML plane 1
02  // 95 x123y1 SB_SML plane 2,1
00  // 96 x123y1 SB_SML plane 2
A8  // 97 x123y1 SB_SML plane 3
02  // 98 x123y1 SB_SML plane 4,3
00  // 99 x123y1 SB_SML plane 4
A8  // 100 x123y1 SB_SML plane 5
02  // 101 x123y1 SB_SML plane 6,5
00  // 102 x123y1 SB_SML plane 6
A8  // 103 x123y1 SB_SML plane 7
02  // 104 x123y1 SB_SML plane 8,7
08 // -- CRC low byte
6E // -- CRC high byte


// Config Latches on x125y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3ECC     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3F // x_sel: 125
01 // y_sel: 1
3D // -- CRC low byte
D8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3ED4
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
F3  //  0 x125y1 CPE[0]  _a770  C_///AND/
FF  //  1 x125y1 CPE[1]  80'h08_0060_00_0000_0C08_FFF3 modified with path inversions
08  //  2 x125y1 CPE[2]  80'h08_0060_00_0000_0C08_FFFC from netlist
0C  //  3 x125y1 CPE[3]      00_0000_00_0000_0000_000F difference
00  //  4 x125y1 CPE[4]
00  //  5 x125y1 CPE[5]
00  //  6 x125y1 CPE[6]
60  //  7 x125y1 CPE[7]
00  //  8 x125y1 CPE[8]
08  //  9 x125y1 CPE[9]
00  // 10 x125y2 CPE[0]
00  // 11 x125y2 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x125y2 CPE[2]
00  // 13 x125y2 CPE[3]
00  // 14 x125y2 CPE[4]
60  // 15 x125y2 CPE[5]
3F  // 16 x125y2 CPE[6]
00  // 17 x125y2 CPE[7]
00  // 18 x125y2 CPE[8]
00  // 19 x125y2 CPE[9]
FC  // 20 x126y1 CPE[0]  _a771  C_///AND/
FF  // 21 x126y1 CPE[1]  80'h08_0060_00_0000_0C08_FFFC modified with path inversions
08  // 22 x126y1 CPE[2]  80'h08_0060_00_0000_0C08_FFFC from netlist
0C  // 23 x126y1 CPE[3]
00  // 24 x126y1 CPE[4]
00  // 25 x126y1 CPE[5]
00  // 26 x126y1 CPE[6]
60  // 27 x126y1 CPE[7]
00  // 28 x126y1 CPE[8]
08  // 29 x126y1 CPE[9]
00  // 30 x126y2 CPE[0]
00  // 31 x126y2 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x126y2 CPE[2]
00  // 33 x126y2 CPE[3]
00  // 34 x126y2 CPE[4]
60  // 35 x126y2 CPE[5]
3F  // 36 x126y2 CPE[6]
00  // 37 x126y2 CPE[7]
00  // 38 x126y2 CPE[8]
00  // 39 x126y2 CPE[9]
18  // 40 x125y1 INMUX plane 2,1
00  // 41 x125y1 INMUX plane 4,3
00  // 42 x125y1 INMUX plane 6,5
00  // 43 x125y1 INMUX plane 8,7
00  // 44 x125y1 INMUX plane 10,9
00  // 45 x125y1 INMUX plane 12,11
00  // 46 x125y2 INMUX plane 2,1
00  // 47 x125y2 INMUX plane 4,3
00  // 48 x125y2 INMUX plane 6,5
00  // 49 x125y2 INMUX plane 8,7
00  // 50 x125y2 INMUX plane 10,9
00  // 51 x125y2 INMUX plane 12,11
28  // 52 x126y1 INMUX plane 2,1
00  // 53 x126y1 INMUX plane 4,3
40  // 54 x126y1 INMUX plane 6,5
00  // 55 x126y1 INMUX plane 8,7
40  // 56 x126y1 INMUX plane 10,9
00  // 57 x126y1 INMUX plane 12,11
08  // 58 x126y2 INMUX plane 2,1
00  // 59 x126y2 INMUX plane 4,3
40  // 60 x126y2 INMUX plane 6,5
00  // 61 x126y2 INMUX plane 8,7
40  // 62 x126y2 INMUX plane 10,9
00  // 63 x126y2 INMUX plane 12,11
48  // 64 x125y1 SB_BIG plane 1
12  // 65 x125y1 SB_BIG plane 1
00  // 66 x125y1 SB_DRIVE plane 2,1
00  // 67 x125y1 SB_BIG plane 2
00  // 68 x125y1 SB_BIG plane 2
48  // 69 x125y1 SB_BIG plane 3
12  // 70 x125y1 SB_BIG plane 3
00  // 71 x125y1 SB_DRIVE plane 4,3
80  // 72 x125y1 SB_BIG plane 4
00  // 73 x125y1 SB_BIG plane 4
48  // 74 x125y1 SB_BIG plane 5
12  // 75 x125y1 SB_BIG plane 5
00  // 76 x125y1 SB_DRIVE plane 6,5
00  // 77 x125y1 SB_BIG plane 6
00  // 78 x125y1 SB_BIG plane 6
48  // 79 x125y1 SB_BIG plane 7
12  // 80 x125y1 SB_BIG plane 7
00  // 81 x125y1 SB_DRIVE plane 8,7
00  // 82 x125y1 SB_BIG plane 8
00  // 83 x125y1 SB_BIG plane 8
00  // 84 x125y1 SB_BIG plane 9
00  // 85 x125y1 SB_BIG plane 9
00  // 86 x125y1 SB_DRIVE plane 10,9
00  // 87 x125y1 SB_BIG plane 10
00  // 88 x125y1 SB_BIG plane 10
00  // 89 x125y1 SB_BIG plane 11
00  // 90 x125y1 SB_BIG plane 11
00  // 91 x125y1 SB_DRIVE plane 12,11
00  // 92 x125y1 SB_BIG plane 12
00  // 93 x125y1 SB_BIG plane 12
A8  // 94 x126y2 SB_SML plane 1
12  // 95 x126y2 SB_SML plane 2,1
01  // 96 x126y2 SB_SML plane 2
A8  // 97 x126y2 SB_SML plane 3
02  // 98 x126y2 SB_SML plane 4,3
00  // 99 x126y2 SB_SML plane 4
A8  // 100 x126y2 SB_SML plane 5
02  // 101 x126y2 SB_SML plane 6,5
00  // 102 x126y2 SB_SML plane 6
A8  // 103 x126y2 SB_SML plane 7
02  // 104 x126y2 SB_SML plane 8,7
83 // -- CRC low byte
BF // -- CRC high byte


// Config Latches on x127y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3F43     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
40 // x_sel: 127
01 // y_sel: 1
31 // -- CRC low byte
AB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3F4B
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
3F  //  0 x127y1 CPE[0]  _a772  C_///AND/
FF  //  1 x127y1 CPE[1]  80'h08_0060_00_0000_0C08_FF3F modified with path inversions
08  //  2 x127y1 CPE[2]  80'h08_0060_00_0000_0C08_FFCF from netlist
0C  //  3 x127y1 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  //  4 x127y1 CPE[4]
00  //  5 x127y1 CPE[5]
00  //  6 x127y1 CPE[6]
60  //  7 x127y1 CPE[7]
00  //  8 x127y1 CPE[8]
08  //  9 x127y1 CPE[9]
00  // 10 x127y2 CPE[0]
00  // 11 x127y2 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x127y2 CPE[2]
00  // 13 x127y2 CPE[3]
00  // 14 x127y2 CPE[4]
60  // 15 x127y2 CPE[5]
3F  // 16 x127y2 CPE[6]
00  // 17 x127y2 CPE[7]
00  // 18 x127y2 CPE[8]
00  // 19 x127y2 CPE[9]
F3  // 20 x128y1 CPE[0]  _a773  C_///AND/
FF  // 21 x128y1 CPE[1]  80'h08_0060_00_0000_0C08_FFF3 modified with path inversions
08  // 22 x128y1 CPE[2]  80'h08_0060_00_0000_0C08_FFFC from netlist
0C  // 23 x128y1 CPE[3]      00_0000_00_0000_0000_000F difference
00  // 24 x128y1 CPE[4]
00  // 25 x128y1 CPE[5]
00  // 26 x128y1 CPE[6]
60  // 27 x128y1 CPE[7]
00  // 28 x128y1 CPE[8]
08  // 29 x128y1 CPE[9]
00  // 30 x128y2 CPE[0]
00  // 31 x128y2 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x128y2 CPE[2]
00  // 33 x128y2 CPE[3]
00  // 34 x128y2 CPE[4]
60  // 35 x128y2 CPE[5]
3F  // 36 x128y2 CPE[6]
00  // 37 x128y2 CPE[7]
00  // 38 x128y2 CPE[8]
00  // 39 x128y2 CPE[9]
00  // 40 x127y1 INMUX plane 2,1
18  // 41 x127y1 INMUX plane 4,3
00  // 42 x127y1 INMUX plane 6,5
00  // 43 x127y1 INMUX plane 8,7
00  // 44 x127y1 INMUX plane 10,9
00  // 45 x127y1 INMUX plane 12,11
00  // 46 x127y2 INMUX plane 2,1
00  // 47 x127y2 INMUX plane 4,3
00  // 48 x127y2 INMUX plane 6,5
00  // 49 x127y2 INMUX plane 8,7
00  // 50 x127y2 INMUX plane 10,9
00  // 51 x127y2 INMUX plane 12,11
28  // 52 x128y1 INMUX plane 2,1
00  // 53 x128y1 INMUX plane 4,3
40  // 54 x128y1 INMUX plane 6,5
00  // 55 x128y1 INMUX plane 8,7
40  // 56 x128y1 INMUX plane 10,9
00  // 57 x128y1 INMUX plane 12,11
08  // 58 x128y2 INMUX plane 2,1
00  // 59 x128y2 INMUX plane 4,3
40  // 60 x128y2 INMUX plane 6,5
00  // 61 x128y2 INMUX plane 8,7
40  // 62 x128y2 INMUX plane 10,9
00  // 63 x128y2 INMUX plane 12,11
48  // 64 x128y2 SB_BIG plane 1
12  // 65 x128y2 SB_BIG plane 1
40  // 66 x128y2 SB_DRIVE plane 2,1
39  // 67 x128y2 SB_BIG plane 2
00  // 68 x128y2 SB_BIG plane 2
48  // 69 x128y2 SB_BIG plane 3
12  // 70 x128y2 SB_BIG plane 3
00  // 71 x128y2 SB_DRIVE plane 4,3
00  // 72 x128y2 SB_BIG plane 4
00  // 73 x128y2 SB_BIG plane 4
48  // 74 x128y2 SB_BIG plane 5
12  // 75 x128y2 SB_BIG plane 5
00  // 76 x128y2 SB_DRIVE plane 6,5
00  // 77 x128y2 SB_BIG plane 6
00  // 78 x128y2 SB_BIG plane 6
48  // 79 x128y2 SB_BIG plane 7
12  // 80 x128y2 SB_BIG plane 7
00  // 81 x128y2 SB_DRIVE plane 8,7
00  // 82 x128y2 SB_BIG plane 8
00  // 83 x128y2 SB_BIG plane 8
00  // 84 x128y2 SB_BIG plane 9
00  // 85 x128y2 SB_BIG plane 9
00  // 86 x128y2 SB_DRIVE plane 10,9
00  // 87 x128y2 SB_BIG plane 10
00  // 88 x128y2 SB_BIG plane 10
00  // 89 x128y2 SB_BIG plane 11
00  // 90 x128y2 SB_BIG plane 11
00  // 91 x128y2 SB_DRIVE plane 12,11
00  // 92 x128y2 SB_BIG plane 12
00  // 93 x128y2 SB_BIG plane 12
A8  // 94 x127y1 SB_SML plane 1
02  // 95 x127y1 SB_SML plane 2,1
00  // 96 x127y1 SB_SML plane 2
A8  // 97 x127y1 SB_SML plane 3
02  // 98 x127y1 SB_SML plane 4,3
00  // 99 x127y1 SB_SML plane 4
A8  // 100 x127y1 SB_SML plane 5
02  // 101 x127y1 SB_SML plane 6,5
00  // 102 x127y1 SB_SML plane 6
A8  // 103 x127y1 SB_SML plane 7
02  // 104 x127y1 SB_SML plane 8,7
9C // -- CRC low byte
3C // -- CRC high byte


// Config Latches on x129y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3FBA     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
41 // x_sel: 129
01 // y_sel: 1
E9 // -- CRC low byte
B2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3FC2
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
F5  //  0 x129y1 CPE[0]  _a774  C_///AND/
FF  //  1 x129y1 CPE[1]  80'h08_0060_00_0000_0C08_FFF5 modified with path inversions
08  //  2 x129y1 CPE[2]  80'h08_0060_00_0000_0C08_FFFA from netlist
0C  //  3 x129y1 CPE[3]      00_0000_00_0000_0000_000F difference
00  //  4 x129y1 CPE[4]
00  //  5 x129y1 CPE[5]
00  //  6 x129y1 CPE[6]
60  //  7 x129y1 CPE[7]
00  //  8 x129y1 CPE[8]
08  //  9 x129y1 CPE[9]
00  // 10 x129y2 CPE[0]
00  // 11 x129y2 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x129y2 CPE[2]
00  // 13 x129y2 CPE[3]
00  // 14 x129y2 CPE[4]
60  // 15 x129y2 CPE[5]
3F  // 16 x129y2 CPE[6]
00  // 17 x129y2 CPE[7]
00  // 18 x129y2 CPE[8]
00  // 19 x129y2 CPE[9]
CF  // 20 x130y1 CPE[0]  _a775  C_///AND/
FF  // 21 x130y1 CPE[1]  80'h08_0060_00_0000_0C08_FFCF modified with path inversions
08  // 22 x130y1 CPE[2]  80'h08_0060_00_0000_0C08_FFCF from netlist
0C  // 23 x130y1 CPE[3]
00  // 24 x130y1 CPE[4]
00  // 25 x130y1 CPE[5]
00  // 26 x130y1 CPE[6]
60  // 27 x130y1 CPE[7]
00  // 28 x130y1 CPE[8]
08  // 29 x130y1 CPE[9]
00  // 30 x130y2 CPE[0]
00  // 31 x130y2 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x130y2 CPE[2]
00  // 33 x130y2 CPE[3]
00  // 34 x130y2 CPE[4]
60  // 35 x130y2 CPE[5]
3F  // 36 x130y2 CPE[6]
00  // 37 x130y2 CPE[7]
00  // 38 x130y2 CPE[8]
00  // 39 x130y2 CPE[9]
05  // 40 x129y1 INMUX plane 2,1
00  // 41 x129y1 INMUX plane 4,3
00  // 42 x129y1 INMUX plane 6,5
00  // 43 x129y1 INMUX plane 8,7
00  // 44 x129y1 INMUX plane 10,9
00  // 45 x129y1 INMUX plane 12,11
00  // 46 x129y2 INMUX plane 2,1
00  // 47 x129y2 INMUX plane 4,3
00  // 48 x129y2 INMUX plane 6,5
00  // 49 x129y2 INMUX plane 8,7
00  // 50 x129y2 INMUX plane 10,9
00  // 51 x129y2 INMUX plane 12,11
01  // 52 x130y1 INMUX plane 2,1
00  // 53 x130y1 INMUX plane 4,3
40  // 54 x130y1 INMUX plane 6,5
00  // 55 x130y1 INMUX plane 8,7
40  // 56 x130y1 INMUX plane 10,9
00  // 57 x130y1 INMUX plane 12,11
0B  // 58 x130y2 INMUX plane 2,1
00  // 59 x130y2 INMUX plane 4,3
40  // 60 x130y2 INMUX plane 6,5
00  // 61 x130y2 INMUX plane 8,7
40  // 62 x130y2 INMUX plane 10,9
00  // 63 x130y2 INMUX plane 12,11
79  // 64 x129y1 SB_BIG plane 1
12  // 65 x129y1 SB_BIG plane 1
00  // 66 x129y1 SB_DRIVE plane 2,1
00  // 67 x129y1 SB_BIG plane 2
00  // 68 x129y1 SB_BIG plane 2
48  // 69 x129y1 SB_BIG plane 3
12  // 70 x129y1 SB_BIG plane 3
00  // 71 x129y1 SB_DRIVE plane 4,3
39  // 72 x129y1 SB_BIG plane 4
00  // 73 x129y1 SB_BIG plane 4
48  // 74 x129y1 SB_BIG plane 5
12  // 75 x129y1 SB_BIG plane 5
00  // 76 x129y1 SB_DRIVE plane 6,5
00  // 77 x129y1 SB_BIG plane 6
00  // 78 x129y1 SB_BIG plane 6
48  // 79 x129y1 SB_BIG plane 7
12  // 80 x129y1 SB_BIG plane 7
00  // 81 x129y1 SB_DRIVE plane 8,7
00  // 82 x129y1 SB_BIG plane 8
00  // 83 x129y1 SB_BIG plane 8
00  // 84 x129y1 SB_BIG plane 9
00  // 85 x129y1 SB_BIG plane 9
00  // 86 x129y1 SB_DRIVE plane 10,9
00  // 87 x129y1 SB_BIG plane 10
00  // 88 x129y1 SB_BIG plane 10
00  // 89 x129y1 SB_BIG plane 11
00  // 90 x129y1 SB_BIG plane 11
00  // 91 x129y1 SB_DRIVE plane 12,11
00  // 92 x129y1 SB_BIG plane 12
00  // 93 x129y1 SB_BIG plane 12
A8  // 94 x130y2 SB_SML plane 1
02  // 95 x130y2 SB_SML plane 2,1
00  // 96 x130y2 SB_SML plane 2
A8  // 97 x130y2 SB_SML plane 3
02  // 98 x130y2 SB_SML plane 4,3
00  // 99 x130y2 SB_SML plane 4
A8  // 100 x130y2 SB_SML plane 5
02  // 101 x130y2 SB_SML plane 6,5
00  // 102 x130y2 SB_SML plane 6
A8  // 103 x130y2 SB_SML plane 7
02  // 104 x130y2 SB_SML plane 8,7
FD // -- CRC low byte
F5 // -- CRC high byte


// Config Latches on x131y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4031     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
42 // x_sel: 131
01 // y_sel: 1
81 // -- CRC low byte
98 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4039
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
FA  //  0 x131y1 CPE[0]  _a776  C_///AND/
FF  //  1 x131y1 CPE[1]  80'h08_0060_00_0000_0C08_FFFA modified with path inversions
08  //  2 x131y1 CPE[2]  80'h08_0060_00_0000_0C08_FFFA from netlist
0C  //  3 x131y1 CPE[3]
00  //  4 x131y1 CPE[4]
00  //  5 x131y1 CPE[5]
00  //  6 x131y1 CPE[6]
60  //  7 x131y1 CPE[7]
00  //  8 x131y1 CPE[8]
08  //  9 x131y1 CPE[9]
00  // 10 x131y2 CPE[0]
00  // 11 x131y2 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x131y2 CPE[2]
00  // 13 x131y2 CPE[3]
00  // 14 x131y2 CPE[4]
60  // 15 x131y2 CPE[5]
3F  // 16 x131y2 CPE[6]
00  // 17 x131y2 CPE[7]
00  // 18 x131y2 CPE[8]
00  // 19 x131y2 CPE[9]
F3  // 20 x132y1 CPE[0]  _a777  C_///AND/
FF  // 21 x132y1 CPE[1]  80'h08_0060_00_0000_0C08_FFF3 modified with path inversions
08  // 22 x132y1 CPE[2]  80'h08_0060_00_0000_0C08_FFFC from netlist
0C  // 23 x132y1 CPE[3]      00_0000_00_0000_0000_000F difference
00  // 24 x132y1 CPE[4]
00  // 25 x132y1 CPE[5]
00  // 26 x132y1 CPE[6]
60  // 27 x132y1 CPE[7]
00  // 28 x132y1 CPE[8]
08  // 29 x132y1 CPE[9]
00  // 30 x132y2 CPE[0]
00  // 31 x132y2 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x132y2 CPE[2]
00  // 33 x132y2 CPE[3]
00  // 34 x132y2 CPE[4]
60  // 35 x132y2 CPE[5]
3F  // 36 x132y2 CPE[6]
00  // 37 x132y2 CPE[7]
00  // 38 x132y2 CPE[8]
00  // 39 x132y2 CPE[9]
00  // 40 x131y1 INMUX plane 2,1
08  // 41 x131y1 INMUX plane 4,3
00  // 42 x131y1 INMUX plane 6,5
00  // 43 x131y1 INMUX plane 8,7
00  // 44 x131y1 INMUX plane 10,9
00  // 45 x131y1 INMUX plane 12,11
00  // 46 x131y2 INMUX plane 2,1
00  // 47 x131y2 INMUX plane 4,3
00  // 48 x131y2 INMUX plane 6,5
00  // 49 x131y2 INMUX plane 8,7
00  // 50 x131y2 INMUX plane 10,9
00  // 51 x131y2 INMUX plane 12,11
28  // 52 x132y1 INMUX plane 2,1
00  // 53 x132y1 INMUX plane 4,3
40  // 54 x132y1 INMUX plane 6,5
00  // 55 x132y1 INMUX plane 8,7
40  // 56 x132y1 INMUX plane 10,9
00  // 57 x132y1 INMUX plane 12,11
00  // 58 x132y2 INMUX plane 2,1
00  // 59 x132y2 INMUX plane 4,3
40  // 60 x132y2 INMUX plane 6,5
00  // 61 x132y2 INMUX plane 8,7
40  // 62 x132y2 INMUX plane 10,9
00  // 63 x132y2 INMUX plane 12,11
48  // 64 x132y2 SB_BIG plane 1
12  // 65 x132y2 SB_BIG plane 1
00  // 66 x132y2 SB_DRIVE plane 2,1
29  // 67 x132y2 SB_BIG plane 2
00  // 68 x132y2 SB_BIG plane 2
48  // 69 x132y2 SB_BIG plane 3
12  // 70 x132y2 SB_BIG plane 3
00  // 71 x132y2 SB_DRIVE plane 4,3
00  // 72 x132y2 SB_BIG plane 4
00  // 73 x132y2 SB_BIG plane 4
48  // 74 x132y2 SB_BIG plane 5
12  // 75 x132y2 SB_BIG plane 5
00  // 76 x132y2 SB_DRIVE plane 6,5
00  // 77 x132y2 SB_BIG plane 6
00  // 78 x132y2 SB_BIG plane 6
48  // 79 x132y2 SB_BIG plane 7
12  // 80 x132y2 SB_BIG plane 7
00  // 81 x132y2 SB_DRIVE plane 8,7
00  // 82 x132y2 SB_BIG plane 8
00  // 83 x132y2 SB_BIG plane 8
00  // 84 x132y2 SB_BIG plane 9
00  // 85 x132y2 SB_BIG plane 9
00  // 86 x132y2 SB_DRIVE plane 10,9
00  // 87 x132y2 SB_BIG plane 10
00  // 88 x132y2 SB_BIG plane 10
00  // 89 x132y2 SB_BIG plane 11
00  // 90 x132y2 SB_BIG plane 11
00  // 91 x132y2 SB_DRIVE plane 12,11
00  // 92 x132y2 SB_BIG plane 12
00  // 93 x132y2 SB_BIG plane 12
A8  // 94 x131y1 SB_SML plane 1
02  // 95 x131y1 SB_SML plane 2,1
00  // 96 x131y1 SB_SML plane 2
A8  // 97 x131y1 SB_SML plane 3
02  // 98 x131y1 SB_SML plane 4,3
00  // 99 x131y1 SB_SML plane 4
A8  // 100 x131y1 SB_SML plane 5
02  // 101 x131y1 SB_SML plane 6,5
00  // 102 x131y1 SB_SML plane 6
A8  // 103 x131y1 SB_SML plane 7
02  // 104 x131y1 SB_SML plane 8,7
C6 // -- CRC low byte
E7 // -- CRC high byte


// Config Latches on x133y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 40A8     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
43 // x_sel: 133
01 // y_sel: 1
59 // -- CRC low byte
81 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 40B0
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
AF  //  0 x133y1 CPE[0]  _a778  C_///AND/
FF  //  1 x133y1 CPE[1]  80'h08_0060_00_0000_0C08_FFAF modified with path inversions
08  //  2 x133y1 CPE[2]  80'h08_0060_00_0000_0C08_FFAF from netlist
0C  //  3 x133y1 CPE[3]
00  //  4 x133y1 CPE[4]
00  //  5 x133y1 CPE[5]
00  //  6 x133y1 CPE[6]
60  //  7 x133y1 CPE[7]
00  //  8 x133y1 CPE[8]
08  //  9 x133y1 CPE[9]
00  // 10 x133y2 CPE[0]
00  // 11 x133y2 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x133y2 CPE[2]
00  // 13 x133y2 CPE[3]
00  // 14 x133y2 CPE[4]
60  // 15 x133y2 CPE[5]
3F  // 16 x133y2 CPE[6]
00  // 17 x133y2 CPE[7]
00  // 18 x133y2 CPE[8]
00  // 19 x133y2 CPE[9]
FC  // 20 x134y1 CPE[0]  _a779  C_///AND/
FF  // 21 x134y1 CPE[1]  80'h08_0060_00_0000_0C08_FFFC modified with path inversions
08  // 22 x134y1 CPE[2]  80'h08_0060_00_0000_0C08_FFFC from netlist
0C  // 23 x134y1 CPE[3]
00  // 24 x134y1 CPE[4]
00  // 25 x134y1 CPE[5]
00  // 26 x134y1 CPE[6]
60  // 27 x134y1 CPE[7]
00  // 28 x134y1 CPE[8]
08  // 29 x134y1 CPE[9]
00  // 30 x134y2 CPE[0]
00  // 31 x134y2 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x134y2 CPE[2]
00  // 33 x134y2 CPE[3]
00  // 34 x134y2 CPE[4]
60  // 35 x134y2 CPE[5]
3F  // 36 x134y2 CPE[6]
00  // 37 x134y2 CPE[7]
00  // 38 x134y2 CPE[8]
00  // 39 x134y2 CPE[9]
00  // 40 x133y1 INMUX plane 2,1
05  // 41 x133y1 INMUX plane 4,3
00  // 42 x133y1 INMUX plane 6,5
00  // 43 x133y1 INMUX plane 8,7
00  // 44 x133y1 INMUX plane 10,9
00  // 45 x133y1 INMUX plane 12,11
00  // 46 x133y2 INMUX plane 2,1
00  // 47 x133y2 INMUX plane 4,3
00  // 48 x133y2 INMUX plane 6,5
00  // 49 x133y2 INMUX plane 8,7
00  // 50 x133y2 INMUX plane 10,9
00  // 51 x133y2 INMUX plane 12,11
28  // 52 x134y1 INMUX plane 2,1
01  // 53 x134y1 INMUX plane 4,3
40  // 54 x134y1 INMUX plane 6,5
00  // 55 x134y1 INMUX plane 8,7
40  // 56 x134y1 INMUX plane 10,9
00  // 57 x134y1 INMUX plane 12,11
08  // 58 x134y2 INMUX plane 2,1
03  // 59 x134y2 INMUX plane 4,3
40  // 60 x134y2 INMUX plane 6,5
00  // 61 x134y2 INMUX plane 8,7
40  // 62 x134y2 INMUX plane 10,9
00  // 63 x134y2 INMUX plane 12,11
48  // 64 x133y1 SB_BIG plane 1
12  // 65 x133y1 SB_BIG plane 1
00  // 66 x133y1 SB_DRIVE plane 2,1
00  // 67 x133y1 SB_BIG plane 2
00  // 68 x133y1 SB_BIG plane 2
79  // 69 x133y1 SB_BIG plane 3
12  // 70 x133y1 SB_BIG plane 3
00  // 71 x133y1 SB_DRIVE plane 4,3
80  // 72 x133y1 SB_BIG plane 4
00  // 73 x133y1 SB_BIG plane 4
48  // 74 x133y1 SB_BIG plane 5
12  // 75 x133y1 SB_BIG plane 5
00  // 76 x133y1 SB_DRIVE plane 6,5
00  // 77 x133y1 SB_BIG plane 6
00  // 78 x133y1 SB_BIG plane 6
48  // 79 x133y1 SB_BIG plane 7
12  // 80 x133y1 SB_BIG plane 7
00  // 81 x133y1 SB_DRIVE plane 8,7
00  // 82 x133y1 SB_BIG plane 8
00  // 83 x133y1 SB_BIG plane 8
00  // 84 x133y1 SB_BIG plane 9
00  // 85 x133y1 SB_BIG plane 9
00  // 86 x133y1 SB_DRIVE plane 10,9
00  // 87 x133y1 SB_BIG plane 10
00  // 88 x133y1 SB_BIG plane 10
00  // 89 x133y1 SB_BIG plane 11
00  // 90 x133y1 SB_BIG plane 11
00  // 91 x133y1 SB_DRIVE plane 12,11
00  // 92 x133y1 SB_BIG plane 12
00  // 93 x133y1 SB_BIG plane 12
A8  // 94 x134y2 SB_SML plane 1
12  // 95 x134y2 SB_SML plane 2,1
01  // 96 x134y2 SB_SML plane 2
A8  // 97 x134y2 SB_SML plane 3
02  // 98 x134y2 SB_SML plane 4,3
00  // 99 x134y2 SB_SML plane 4
A8  // 100 x134y2 SB_SML plane 5
02  // 101 x134y2 SB_SML plane 6,5
00  // 102 x134y2 SB_SML plane 6
A8  // 103 x134y2 SB_SML plane 7
02  // 104 x134y2 SB_SML plane 8,7
DE // -- CRC low byte
B2 // -- CRC high byte


// Config Latches on x135y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 411F     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
44 // x_sel: 135
01 // y_sel: 1
51 // -- CRC low byte
CC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4127
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
5F  //  0 x135y1 CPE[0]  _a780  C_///AND/
FF  //  1 x135y1 CPE[1]  80'h08_0060_00_0000_0C08_FF5F modified with path inversions
08  //  2 x135y1 CPE[2]  80'h08_0060_00_0000_0C08_FFAF from netlist
0C  //  3 x135y1 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  //  4 x135y1 CPE[4]
00  //  5 x135y1 CPE[5]
00  //  6 x135y1 CPE[6]
60  //  7 x135y1 CPE[7]
00  //  8 x135y1 CPE[8]
08  //  9 x135y1 CPE[9]
00  // 10 x135y2 CPE[0]
00  // 11 x135y2 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x135y2 CPE[2]
00  // 13 x135y2 CPE[3]
00  // 14 x135y2 CPE[4]
60  // 15 x135y2 CPE[5]
3F  // 16 x135y2 CPE[6]
00  // 17 x135y2 CPE[7]
00  // 18 x135y2 CPE[8]
00  // 19 x135y2 CPE[9]
F3  // 20 x136y1 CPE[0]  _a781  C_///AND/
FF  // 21 x136y1 CPE[1]  80'h08_0060_00_0000_0C08_FFF3 modified with path inversions
08  // 22 x136y1 CPE[2]  80'h08_0060_00_0000_0C08_FFFC from netlist
0C  // 23 x136y1 CPE[3]      00_0000_00_0000_0000_000F difference
00  // 24 x136y1 CPE[4]
00  // 25 x136y1 CPE[5]
00  // 26 x136y1 CPE[6]
60  // 27 x136y1 CPE[7]
00  // 28 x136y1 CPE[8]
08  // 29 x136y1 CPE[9]
00  // 30 x136y2 CPE[0]
00  // 31 x136y2 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x136y2 CPE[2]
00  // 33 x136y2 CPE[3]
00  // 34 x136y2 CPE[4]
60  // 35 x136y2 CPE[5]
3F  // 36 x136y2 CPE[6]
00  // 37 x136y2 CPE[7]
00  // 38 x136y2 CPE[8]
00  // 39 x136y2 CPE[9]
00  // 40 x135y1 INMUX plane 2,1
00  // 41 x135y1 INMUX plane 4,3
00  // 42 x135y1 INMUX plane 6,5
00  // 43 x135y1 INMUX plane 8,7
00  // 44 x135y1 INMUX plane 10,9
00  // 45 x135y1 INMUX plane 12,11
00  // 46 x135y2 INMUX plane 2,1
00  // 47 x135y2 INMUX plane 4,3
00  // 48 x135y2 INMUX plane 6,5
00  // 49 x135y2 INMUX plane 8,7
00  // 50 x135y2 INMUX plane 10,9
00  // 51 x135y2 INMUX plane 12,11
28  // 52 x136y1 INMUX plane 2,1
00  // 53 x136y1 INMUX plane 4,3
40  // 54 x136y1 INMUX plane 6,5
00  // 55 x136y1 INMUX plane 8,7
40  // 56 x136y1 INMUX plane 10,9
00  // 57 x136y1 INMUX plane 12,11
08  // 58 x136y2 INMUX plane 2,1
00  // 59 x136y2 INMUX plane 4,3
40  // 60 x136y2 INMUX plane 6,5
00  // 61 x136y2 INMUX plane 8,7
40  // 62 x136y2 INMUX plane 10,9
00  // 63 x136y2 INMUX plane 12,11
48  // 64 x136y2 SB_BIG plane 1
12  // 65 x136y2 SB_BIG plane 1
00  // 66 x136y2 SB_DRIVE plane 2,1
29  // 67 x136y2 SB_BIG plane 2
00  // 68 x136y2 SB_BIG plane 2
48  // 69 x136y2 SB_BIG plane 3
12  // 70 x136y2 SB_BIG plane 3
00  // 71 x136y2 SB_DRIVE plane 4,3
00  // 72 x136y2 SB_BIG plane 4
00  // 73 x136y2 SB_BIG plane 4
48  // 74 x136y2 SB_BIG plane 5
12  // 75 x136y2 SB_BIG plane 5
00  // 76 x136y2 SB_DRIVE plane 6,5
00  // 77 x136y2 SB_BIG plane 6
00  // 78 x136y2 SB_BIG plane 6
48  // 79 x136y2 SB_BIG plane 7
12  // 80 x136y2 SB_BIG plane 7
00  // 81 x136y2 SB_DRIVE plane 8,7
00  // 82 x136y2 SB_BIG plane 8
00  // 83 x136y2 SB_BIG plane 8
00  // 84 x136y2 SB_BIG plane 9
00  // 85 x136y2 SB_BIG plane 9
00  // 86 x136y2 SB_DRIVE plane 10,9
00  // 87 x136y2 SB_BIG plane 10
00  // 88 x136y2 SB_BIG plane 10
00  // 89 x136y2 SB_BIG plane 11
00  // 90 x136y2 SB_BIG plane 11
00  // 91 x136y2 SB_DRIVE plane 12,11
00  // 92 x136y2 SB_BIG plane 12
00  // 93 x136y2 SB_BIG plane 12
A8  // 94 x135y1 SB_SML plane 1
02  // 95 x135y1 SB_SML plane 2,1
00  // 96 x135y1 SB_SML plane 2
A8  // 97 x135y1 SB_SML plane 3
02  // 98 x135y1 SB_SML plane 4,3
00  // 99 x135y1 SB_SML plane 4
A8  // 100 x135y1 SB_SML plane 5
02  // 101 x135y1 SB_SML plane 6,5
00  // 102 x135y1 SB_SML plane 6
A8  // 103 x135y1 SB_SML plane 7
02  // 104 x135y1 SB_SML plane 8,7
39 // -- CRC low byte
39 // -- CRC high byte


// Config Latches on x109y5
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4196     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
03 // y_sel: 5
EF // -- CRC low byte
35 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 419E
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
FF  //  0 x109y5 CPE[0]  _a840  C_////Bridge
FF  //  1 x109y5 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  //  2 x109y5 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  //  3 x109y5 CPE[3]
00  //  4 x109y5 CPE[4]
00  //  5 x109y5 CPE[5]
00  //  6 x109y5 CPE[6]
A3  //  7 x109y5 CPE[7]
00  //  8 x109y5 CPE[8]
00  //  9 x109y5 CPE[9]
FF  // 10 x109y6 CPE[0]  _a802  C_////Bridge
FF  // 11 x109y6 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 12 x109y6 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 13 x109y6 CPE[3]
00  // 14 x109y6 CPE[4]
00  // 15 x109y6 CPE[5]
00  // 16 x109y6 CPE[6]
A3  // 17 x109y6 CPE[7]
00  // 18 x109y6 CPE[8]
00  // 19 x109y6 CPE[9]
00  // 20 x110y5 CPE[0]
00  // 21 x110y5 CPE[1]
00  // 22 x110y5 CPE[2]
00  // 23 x110y5 CPE[3]
00  // 24 x110y5 CPE[4]
00  // 25 x110y5 CPE[5]
00  // 26 x110y5 CPE[6]
00  // 27 x110y5 CPE[7]
00  // 28 x110y5 CPE[8]
00  // 29 x110y5 CPE[9]
00  // 30 x110y6 CPE[0]
00  // 31 x110y6 CPE[1]
00  // 32 x110y6 CPE[2]
00  // 33 x110y6 CPE[3]
00  // 34 x110y6 CPE[4]
00  // 35 x110y6 CPE[5]
00  // 36 x110y6 CPE[6]
00  // 37 x110y6 CPE[7]
00  // 38 x110y6 CPE[8]
00  // 39 x110y6 CPE[9]
00  // 40 x109y5 INMUX plane 2,1
30  // 41 x109y5 INMUX plane 4,3
00  // 42 x109y5 INMUX plane 6,5
20  // 43 x109y5 INMUX plane 8,7
00  // 44 x109y5 INMUX plane 10,9
00  // 45 x109y5 INMUX plane 12,11
00  // 46 x109y6 INMUX plane 2,1
18  // 47 x109y6 INMUX plane 4,3
00  // 48 x109y6 INMUX plane 6,5
00  // 49 x109y6 INMUX plane 8,7
00  // 50 x109y6 INMUX plane 10,9
00  // 51 x109y6 INMUX plane 12,11
00  // 52 x110y5 INMUX plane 2,1
00  // 53 x110y5 INMUX plane 4,3
80  // 54 x110y5 INMUX plane 6,5
00  // 55 x110y5 INMUX plane 8,7
80  // 56 x110y5 INMUX plane 10,9
00  // 57 x110y5 INMUX plane 12,11
00  // 58 x110y6 INMUX plane 2,1
00  // 59 x110y6 INMUX plane 4,3
80  // 60 x110y6 INMUX plane 6,5
00  // 61 x110y6 INMUX plane 8,7
80  // 62 x110y6 INMUX plane 10,9
00  // 63 x110y6 INMUX plane 12,11
48  // 64 x109y5 SB_BIG plane 1
12  // 65 x109y5 SB_BIG plane 1
00  // 66 x109y5 SB_DRIVE plane 2,1
48  // 67 x109y5 SB_BIG plane 2
12  // 68 x109y5 SB_BIG plane 2
00  // 69 x109y5 SB_BIG plane 3
00  // 70 x109y5 SB_BIG plane 3
00  // 71 x109y5 SB_DRIVE plane 4,3
00  // 72 x109y5 SB_BIG plane 4
00  // 73 x109y5 SB_BIG plane 4
48  // 74 x109y5 SB_BIG plane 5
12  // 75 x109y5 SB_BIG plane 5
00  // 76 x109y5 SB_DRIVE plane 6,5
48  // 77 x109y5 SB_BIG plane 6
12  // 78 x109y5 SB_BIG plane 6
00  // 79 x109y5 SB_BIG plane 7
00  // 80 x109y5 SB_BIG plane 7
00  // 81 x109y5 SB_DRIVE plane 8,7
00  // 82 x109y5 SB_BIG plane 8
00  // 83 x109y5 SB_BIG plane 8
C0  // 84 x109y5 SB_BIG plane 9
00  // 85 x109y5 SB_BIG plane 9
08  // 86 x109y5 SB_DRIVE plane 10,9
00  // 87 x109y5 SB_BIG plane 10
00  // 88 x109y5 SB_BIG plane 10
00  // 89 x109y5 SB_BIG plane 11
00  // 90 x109y5 SB_BIG plane 11
00  // 91 x109y5 SB_DRIVE plane 12,11
00  // 92 x109y5 SB_BIG plane 12
00  // 93 x109y5 SB_BIG plane 12
A8  // 94 x110y6 SB_SML plane 1
82  // 95 x110y6 SB_SML plane 2,1
28  // 96 x110y6 SB_SML plane 2
00  // 97 x110y6 SB_SML plane 3
00  // 98 x110y6 SB_SML plane 4,3
00  // 99 x110y6 SB_SML plane 4
28  // 100 x110y6 SB_SML plane 5
82  // 101 x110y6 SB_SML plane 6,5
2A  // 102 x110y6 SB_SML plane 6
EB // -- CRC low byte
D8 // -- CRC high byte


// Config Latches on x89y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 420B     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
04 // y_sel: 7
B1 // -- CRC low byte
29 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4213
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x89y7 CPE[0]
00  //  1 x89y7 CPE[1]
00  //  2 x89y7 CPE[2]
00  //  3 x89y7 CPE[3]
00  //  4 x89y7 CPE[4]
00  //  5 x89y7 CPE[5]
00  //  6 x89y7 CPE[6]
00  //  7 x89y7 CPE[7]
00  //  8 x89y7 CPE[8]
00  //  9 x89y7 CPE[9]
F1  // 10 x89y8 CPE[0]  _a277  C_AND////    _a106  C_///AND/
33  // 11 x89y8 CPE[1]  80'h00_0078_00_0000_0C88_33F1 modified with path inversions
88  // 12 x89y8 CPE[2]  80'h00_0078_00_0000_0C88_CCF2 from netlist
0C  // 13 x89y8 CPE[3]      00_0000_00_0000_0000_FF03 difference
00  // 14 x89y8 CPE[4]
00  // 15 x89y8 CPE[5]
00  // 16 x89y8 CPE[6]
78  // 17 x89y8 CPE[7]
00  // 18 x89y8 CPE[8]
00  // 19 x89y8 CPE[9]
00  // 20 x90y7 CPE[0]
00  // 21 x90y7 CPE[1]
00  // 22 x90y7 CPE[2]
00  // 23 x90y7 CPE[3]
00  // 24 x90y7 CPE[4]
00  // 25 x90y7 CPE[5]
00  // 26 x90y7 CPE[6]
00  // 27 x90y7 CPE[7]
00  // 28 x90y7 CPE[8]
00  // 29 x90y7 CPE[9]
00  // 30 x90y8 CPE[0]
00  // 31 x90y8 CPE[1]
00  // 32 x90y8 CPE[2]
00  // 33 x90y8 CPE[3]
00  // 34 x90y8 CPE[4]
00  // 35 x90y8 CPE[5]
00  // 36 x90y8 CPE[6]
00  // 37 x90y8 CPE[7]
00  // 38 x90y8 CPE[8]
00  // 39 x90y8 CPE[9]
00  // 40 x89y7 INMUX plane 2,1
00  // 41 x89y7 INMUX plane 4,3
00  // 42 x89y7 INMUX plane 6,5
00  // 43 x89y7 INMUX plane 8,7
00  // 44 x89y7 INMUX plane 10,9
00  // 45 x89y7 INMUX plane 12,11
2D  // 46 x89y8 INMUX plane 2,1
28  // 47 x89y8 INMUX plane 4,3
18  // 48 x89y8 INMUX plane 6,5
30  // 49 x89y8 INMUX plane 8,7
08  // 50 x89y8 INMUX plane 10,9
00  // 51 x89y8 INMUX plane 12,11
18  // 52 x90y7 INMUX plane 2,1
00  // 53 x90y7 INMUX plane 4,3
00  // 54 x90y7 INMUX plane 6,5
40  // 55 x90y7 INMUX plane 8,7
00  // 56 x90y7 INMUX plane 10,9
01  // 57 x90y7 INMUX plane 12,11
00  // 58 x90y8 INMUX plane 2,1
00  // 59 x90y8 INMUX plane 4,3
10  // 60 x90y8 INMUX plane 6,5
00  // 61 x90y8 INMUX plane 8,7
00  // 62 x90y8 INMUX plane 10,9
04  // 63 x90y8 INMUX plane 12,11
00  // 64 x90y8 SB_BIG plane 1
01  // 65 x90y8 SB_BIG plane 1
00  // 66 x90y8 SB_DRIVE plane 2,1
41  // 67 x90y8 SB_BIG plane 2
42  // 68 x90y8 SB_BIG plane 2
00  // 69 x90y8 SB_BIG plane 3
00  // 70 x90y8 SB_BIG plane 3
00  // 71 x90y8 SB_DRIVE plane 4,3
00  // 72 x90y8 SB_BIG plane 4
00  // 73 x90y8 SB_BIG plane 4
00  // 74 x90y8 SB_BIG plane 5
00  // 75 x90y8 SB_BIG plane 5
00  // 76 x90y8 SB_DRIVE plane 6,5
48  // 77 x90y8 SB_BIG plane 6
12  // 78 x90y8 SB_BIG plane 6
00  // 79 x90y8 SB_BIG plane 7
00  // 80 x90y8 SB_BIG plane 7
00  // 81 x90y8 SB_DRIVE plane 8,7
00  // 82 x90y8 SB_BIG plane 8
00  // 83 x90y8 SB_BIG plane 8
01  // 84 x90y8 SB_BIG plane 9
01  // 85 x90y8 SB_BIG plane 9
00  // 86 x90y8 SB_DRIVE plane 10,9
00  // 87 x90y8 SB_BIG plane 10
00  // 88 x90y8 SB_BIG plane 10
00  // 89 x90y8 SB_BIG plane 11
00  // 90 x90y8 SB_BIG plane 11
00  // 91 x90y8 SB_DRIVE plane 12,11
00  // 92 x90y8 SB_BIG plane 12
00  // 93 x90y8 SB_BIG plane 12
00  // 94 x89y7 SB_SML plane 1
80  // 95 x89y7 SB_SML plane 2,1
2A  // 96 x89y7 SB_SML plane 2
00  // 97 x89y7 SB_SML plane 3
00  // 98 x89y7 SB_SML plane 4,3
00  // 99 x89y7 SB_SML plane 4
00  // 100 x89y7 SB_SML plane 5
80  // 101 x89y7 SB_SML plane 6,5
2A  // 102 x89y7 SB_SML plane 6
00  // 103 x89y7 SB_SML plane 7
00  // 104 x89y7 SB_SML plane 8,7
00  // 105 x89y7 SB_SML plane 8
00  // 106 x89y7 SB_SML plane 9
00  // 107 x89y7 SB_SML plane 10,9
00  // 108 x89y7 SB_SML plane 10
11  // 109 x89y7 SB_SML plane 11
0C // -- CRC low byte
02 // -- CRC high byte


// Config Latches on x91y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4287     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
04 // y_sel: 7
D9 // -- CRC low byte
03 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 428F
1D // Length: 29
F9 // -- CRC low byte
F3 // -- CRC high byte
00  //  0 x91y7 CPE[0]
00  //  1 x91y7 CPE[1]
00  //  2 x91y7 CPE[2]
00  //  3 x91y7 CPE[3]
00  //  4 x91y7 CPE[4]
00  //  5 x91y7 CPE[5]
00  //  6 x91y7 CPE[6]
00  //  7 x91y7 CPE[7]
00  //  8 x91y7 CPE[8]
00  //  9 x91y7 CPE[9]
00  // 10 x91y8 CPE[0]
00  // 11 x91y8 CPE[1]
00  // 12 x91y8 CPE[2]
00  // 13 x91y8 CPE[3]
00  // 14 x91y8 CPE[4]
00  // 15 x91y8 CPE[5]
00  // 16 x91y8 CPE[6]
00  // 17 x91y8 CPE[7]
00  // 18 x91y8 CPE[8]
00  // 19 x91y8 CPE[9]
3F  // 20 x92y7 CPE[0]  net1 = net2: _a502  C_AND/D//AND/D
AF  // 21 x92y7 CPE[1]  80'h00_C900_80_0000_0C88_AF3F modified with path inversions
88  // 22 x92y7 CPE[2]  80'h00_EA00_80_0000_0C88_AFCF from netlist
0C  // 23 x92y7 CPE[3]      00_2300_00_0000_0000_00F0 difference
00  // 24 x92y7 CPE[4]
00  // 25 x92y7 CPE[5]
80  // 26 x92y7 CPE[6]
00  // 27 x92y7 CPE[7]
C9  // 28 x92y7 CPE[8]
FD // -- CRC low byte
87 // -- CRC high byte


// Config Latches on x93y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 42B2     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
04 // y_sel: 7
01 // -- CRC low byte
1A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 42BA
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x93y7 CPE[0]
00  //  1 x93y7 CPE[1]
00  //  2 x93y7 CPE[2]
00  //  3 x93y7 CPE[3]
00  //  4 x93y7 CPE[4]
00  //  5 x93y7 CPE[5]
00  //  6 x93y7 CPE[6]
00  //  7 x93y7 CPE[7]
00  //  8 x93y7 CPE[8]
00  //  9 x93y7 CPE[9]
00  // 10 x93y8 CPE[0]
00  // 11 x93y8 CPE[1]
00  // 12 x93y8 CPE[2]
00  // 13 x93y8 CPE[3]
00  // 14 x93y8 CPE[4]
00  // 15 x93y8 CPE[5]
00  // 16 x93y8 CPE[6]
00  // 17 x93y8 CPE[7]
00  // 18 x93y8 CPE[8]
00  // 19 x93y8 CPE[9]
5C  // 20 x94y7 CPE[0]  _a18  C_AND////    
A4  // 21 x94y7 CPE[1]  80'h00_0018_00_0000_0888_A45C modified with path inversions
88  // 22 x94y7 CPE[2]  80'h00_0018_00_0000_0888_5153 from netlist
08  // 23 x94y7 CPE[3]      00_0000_00_0000_0000_F50F difference
00  // 24 x94y7 CPE[4]
00  // 25 x94y7 CPE[5]
00  // 26 x94y7 CPE[6]
18  // 27 x94y7 CPE[7]
00  // 28 x94y7 CPE[8]
00  // 29 x94y7 CPE[9]
00  // 30 x94y8 CPE[0]
00  // 31 x94y8 CPE[1]
00  // 32 x94y8 CPE[2]
00  // 33 x94y8 CPE[3]
00  // 34 x94y8 CPE[4]
00  // 35 x94y8 CPE[5]
00  // 36 x94y8 CPE[6]
00  // 37 x94y8 CPE[7]
00  // 38 x94y8 CPE[8]
00  // 39 x94y8 CPE[9]
00  // 40 x93y7 INMUX plane 2,1
00  // 41 x93y7 INMUX plane 4,3
00  // 42 x93y7 INMUX plane 6,5
01  // 43 x93y7 INMUX plane 8,7
10  // 44 x93y7 INMUX plane 10,9
01  // 45 x93y7 INMUX plane 12,11
00  // 46 x93y8 INMUX plane 2,1
01  // 47 x93y8 INMUX plane 4,3
00  // 48 x93y8 INMUX plane 6,5
2A  // 49 x93y8 INMUX plane 8,7
28  // 50 x93y8 INMUX plane 10,9
01  // 51 x93y8 INMUX plane 12,11
2D  // 52 x94y7 INMUX plane 2,1
07  // 53 x94y7 INMUX plane 4,3
2E  // 54 x94y7 INMUX plane 6,5
00  // 55 x94y7 INMUX plane 8,7
00  // 56 x94y7 INMUX plane 10,9
05  // 57 x94y7 INMUX plane 12,11
00  // 58 x94y8 INMUX plane 2,1
00  // 59 x94y8 INMUX plane 4,3
00  // 60 x94y8 INMUX plane 6,5
00  // 61 x94y8 INMUX plane 8,7
20  // 62 x94y8 INMUX plane 10,9
01  // 63 x94y8 INMUX plane 12,11
00  // 64 x94y8 SB_BIG plane 1
00  // 65 x94y8 SB_BIG plane 1
40  // 66 x94y8 SB_DRIVE plane 2,1
00  // 67 x94y8 SB_BIG plane 2
00  // 68 x94y8 SB_BIG plane 2
08  // 69 x94y8 SB_BIG plane 3
12  // 70 x94y8 SB_BIG plane 3
00  // 71 x94y8 SB_DRIVE plane 4,3
00  // 72 x94y8 SB_BIG plane 4
00  // 73 x94y8 SB_BIG plane 4
00  // 74 x94y8 SB_BIG plane 5
00  // 75 x94y8 SB_BIG plane 5
00  // 76 x94y8 SB_DRIVE plane 6,5
0B  // 77 x94y8 SB_BIG plane 6
40  // 78 x94y8 SB_BIG plane 6
9B  // 79 x94y8 SB_BIG plane 7
32  // 80 x94y8 SB_BIG plane 7
00  // 81 x94y8 SB_DRIVE plane 8,7
00  // 82 x94y8 SB_BIG plane 8
00  // 83 x94y8 SB_BIG plane 8
00  // 84 x94y8 SB_BIG plane 9
00  // 85 x94y8 SB_BIG plane 9
00  // 86 x94y8 SB_DRIVE plane 10,9
00  // 87 x94y8 SB_BIG plane 10
00  // 88 x94y8 SB_BIG plane 10
11  // 89 x94y8 SB_BIG plane 11
00  // 90 x94y8 SB_BIG plane 11
00  // 91 x94y8 SB_DRIVE plane 12,11
00  // 92 x94y8 SB_BIG plane 12
00  // 93 x94y8 SB_BIG plane 12
00  // 94 x93y7 SB_SML plane 1
00  // 95 x93y7 SB_SML plane 2,1
00  // 96 x93y7 SB_SML plane 2
A8  // 97 x93y7 SB_SML plane 3
02  // 98 x93y7 SB_SML plane 4,3
00  // 99 x93y7 SB_SML plane 4
00  // 100 x93y7 SB_SML plane 5
00  // 101 x93y7 SB_SML plane 6,5
00  // 102 x93y7 SB_SML plane 6
B1  // 103 x93y7 SB_SML plane 7
02  // 104 x93y7 SB_SML plane 8,7
02 // -- CRC low byte
73 // -- CRC high byte


// Config Latches on x95y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4329     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
04 // y_sel: 7
58 // -- CRC low byte
0C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4331
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x95y7 CPE[0]
00  //  1 x95y7 CPE[1]
00  //  2 x95y7 CPE[2]
00  //  3 x95y7 CPE[3]
00  //  4 x95y7 CPE[4]
00  //  5 x95y7 CPE[5]
00  //  6 x95y7 CPE[6]
00  //  7 x95y7 CPE[7]
00  //  8 x95y7 CPE[8]
00  //  9 x95y7 CPE[9]
00  // 10 x95y8 CPE[0]
00  // 11 x95y8 CPE[1]
00  // 12 x95y8 CPE[2]
00  // 13 x95y8 CPE[3]
00  // 14 x95y8 CPE[4]
00  // 15 x95y8 CPE[5]
00  // 16 x95y8 CPE[6]
00  // 17 x95y8 CPE[7]
00  // 18 x95y8 CPE[8]
00  // 19 x95y8 CPE[9]
00  // 20 x96y7 CPE[0]  _a16  C_MX4a////    
33  // 21 x96y7 CPE[1]  80'h00_0018_00_0040_0C0C_3300 modified with path inversions
0C  // 22 x96y7 CPE[2]  80'h00_0018_00_0040_0C8C_3C00 from netlist
0C  // 23 x96y7 CPE[3]      00_0000_00_0000_0080_0F00 difference
40  // 24 x96y7 CPE[4]
00  // 25 x96y7 CPE[5]
00  // 26 x96y7 CPE[6]
18  // 27 x96y7 CPE[7]
00  // 28 x96y7 CPE[8]
00  // 29 x96y7 CPE[9]
00  // 30 x96y8 CPE[0]
00  // 31 x96y8 CPE[1]
00  // 32 x96y8 CPE[2]
00  // 33 x96y8 CPE[3]
00  // 34 x96y8 CPE[4]
00  // 35 x96y8 CPE[5]
00  // 36 x96y8 CPE[6]
00  // 37 x96y8 CPE[7]
00  // 38 x96y8 CPE[8]
00  // 39 x96y8 CPE[9]
00  // 40 x95y7 INMUX plane 2,1
00  // 41 x95y7 INMUX plane 4,3
00  // 42 x95y7 INMUX plane 6,5
01  // 43 x95y7 INMUX plane 8,7
00  // 44 x95y7 INMUX plane 10,9
00  // 45 x95y7 INMUX plane 12,11
1D  // 46 x95y8 INMUX plane 2,1
00  // 47 x95y8 INMUX plane 4,3
18  // 48 x95y8 INMUX plane 6,5
00  // 49 x95y8 INMUX plane 8,7
00  // 50 x95y8 INMUX plane 10,9
00  // 51 x95y8 INMUX plane 12,11
29  // 52 x96y7 INMUX plane 2,1
12  // 53 x96y7 INMUX plane 4,3
30  // 54 x96y7 INMUX plane 6,5
10  // 55 x96y7 INMUX plane 8,7
18  // 56 x96y7 INMUX plane 10,9
00  // 57 x96y7 INMUX plane 12,11
10  // 58 x96y8 INMUX plane 2,1
00  // 59 x96y8 INMUX plane 4,3
18  // 60 x96y8 INMUX plane 6,5
00  // 61 x96y8 INMUX plane 8,7
00  // 62 x96y8 INMUX plane 10,9
01  // 63 x96y8 INMUX plane 12,11
0B  // 64 x95y7 SB_BIG plane 1
30  // 65 x95y7 SB_BIG plane 1
00  // 66 x95y7 SB_DRIVE plane 2,1
00  // 67 x95y7 SB_BIG plane 2
00  // 68 x95y7 SB_BIG plane 2
48  // 69 x95y7 SB_BIG plane 3
12  // 70 x95y7 SB_BIG plane 3
00  // 71 x95y7 SB_DRIVE plane 4,3
00  // 72 x95y7 SB_BIG plane 4
00  // 73 x95y7 SB_BIG plane 4
00  // 74 x95y7 SB_BIG plane 5
00  // 75 x95y7 SB_BIG plane 5
00  // 76 x95y7 SB_DRIVE plane 6,5
00  // 77 x95y7 SB_BIG plane 6
00  // 78 x95y7 SB_BIG plane 6
19  // 79 x95y7 SB_BIG plane 7
24  // 80 x95y7 SB_BIG plane 7
00  // 81 x95y7 SB_DRIVE plane 8,7
00  // 82 x95y7 SB_BIG plane 8
00  // 83 x95y7 SB_BIG plane 8
00  // 84 x95y7 SB_BIG plane 9
00  // 85 x95y7 SB_BIG plane 9
00  // 86 x95y7 SB_DRIVE plane 10,9
03  // 87 x95y7 SB_BIG plane 10
22  // 88 x95y7 SB_BIG plane 10
30  // 89 x95y7 SB_BIG plane 11
00  // 90 x95y7 SB_BIG plane 11
04  // 91 x95y7 SB_DRIVE plane 12,11
00  // 92 x95y7 SB_BIG plane 12
00  // 93 x95y7 SB_BIG plane 12
00  // 94 x96y8 SB_SML plane 1
00  // 95 x96y8 SB_SML plane 2,1
00  // 96 x96y8 SB_SML plane 2
A8  // 97 x96y8 SB_SML plane 3
02  // 98 x96y8 SB_SML plane 4,3
00  // 99 x96y8 SB_SML plane 4
00  // 100 x96y8 SB_SML plane 5
40  // 101 x96y8 SB_SML plane 6,5
12  // 102 x96y8 SB_SML plane 6
4E  // 103 x96y8 SB_SML plane 7
05  // 104 x96y8 SB_SML plane 8,7
00  // 105 x96y8 SB_SML plane 8
00  // 106 x96y8 SB_SML plane 9
00  // 107 x96y8 SB_SML plane 10,9
40  // 108 x96y8 SB_SML plane 10
26  // 109 x96y8 SB_SML plane 11
20 // -- CRC low byte
16 // -- CRC high byte


// Config Latches on x97y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 43A5     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
04 // y_sel: 7
80 // -- CRC low byte
15 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 43AD
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
00  //  0 x97y7 CPE[0]
00  //  1 x97y7 CPE[1]
00  //  2 x97y7 CPE[2]
00  //  3 x97y7 CPE[3]
00  //  4 x97y7 CPE[4]
00  //  5 x97y7 CPE[5]
00  //  6 x97y7 CPE[6]
00  //  7 x97y7 CPE[7]
00  //  8 x97y7 CPE[8]
00  //  9 x97y7 CPE[9]
FF  // 10 x97y8 CPE[0]  _a500  C_AND/D///    
AF  // 11 x97y8 CPE[1]  80'h00_CA00_00_0000_0C88_AFFF modified with path inversions
88  // 12 x97y8 CPE[2]  80'h00_EA00_00_0000_0C88_AFFF from netlist
0C  // 13 x97y8 CPE[3]      00_2000_00_0000_0000_0000 difference
00  // 14 x97y8 CPE[4]
00  // 15 x97y8 CPE[5]
00  // 16 x97y8 CPE[6]
00  // 17 x97y8 CPE[7]
CA  // 18 x97y8 CPE[8]
00  // 19 x97y8 CPE[9]
FF  // 20 x98y7 CPE[0]  _a789  C_////Bridge
FF  // 21 x98y7 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 22 x98y7 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 23 x98y7 CPE[3]
00  // 24 x98y7 CPE[4]
00  // 25 x98y7 CPE[5]
00  // 26 x98y7 CPE[6]
A3  // 27 x98y7 CPE[7]
00  // 28 x98y7 CPE[8]
00  // 29 x98y7 CPE[9]
FF  // 30 x98y8 CPE[0]  _a790  C_////Bridge
FF  // 31 x98y8 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 32 x98y8 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 33 x98y8 CPE[3]
00  // 34 x98y8 CPE[4]
00  // 35 x98y8 CPE[5]
00  // 36 x98y8 CPE[6]
A0  // 37 x98y8 CPE[7]
E1 // -- CRC low byte
17 // -- CRC high byte


// Config Latches on x99y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 43D9     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
04 // y_sel: 7
E8 // -- CRC low byte
3F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 43E1
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FF  //  0 x99y7 CPE[0]  _a791  C_////Bridge
FF  //  1 x99y7 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  //  2 x99y7 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  //  3 x99y7 CPE[3]
00  //  4 x99y7 CPE[4]
00  //  5 x99y7 CPE[5]
00  //  6 x99y7 CPE[6]
A2  //  7 x99y7 CPE[7]
00  //  8 x99y7 CPE[8]
00  //  9 x99y7 CPE[9]
00  // 10 x99y8 CPE[0]
00  // 11 x99y8 CPE[1]
00  // 12 x99y8 CPE[2]
00  // 13 x99y8 CPE[3]
00  // 14 x99y8 CPE[4]
00  // 15 x99y8 CPE[5]
00  // 16 x99y8 CPE[6]
00  // 17 x99y8 CPE[7]
00  // 18 x99y8 CPE[8]
00  // 19 x99y8 CPE[9]
00  // 20 x100y7 CPE[0]
00  // 21 x100y7 CPE[1]
00  // 22 x100y7 CPE[2]
00  // 23 x100y7 CPE[3]
00  // 24 x100y7 CPE[4]
00  // 25 x100y7 CPE[5]
00  // 26 x100y7 CPE[6]
00  // 27 x100y7 CPE[7]
00  // 28 x100y7 CPE[8]
00  // 29 x100y7 CPE[9]
00  // 30 x100y8 CPE[0]  _a11  C_OR/D///    
D3  // 31 x100y8 CPE[1]  80'h00_CD00_00_0000_0CEE_D300 modified with path inversions
EE  // 32 x100y8 CPE[2]  80'h00_EE00_00_0000_0CEE_EC00 from netlist
0C  // 33 x100y8 CPE[3]      00_2300_00_0000_0000_3F00 difference
00  // 34 x100y8 CPE[4]
00  // 35 x100y8 CPE[5]
00  // 36 x100y8 CPE[6]
00  // 37 x100y8 CPE[7]
CD  // 38 x100y8 CPE[8]
54 // -- CRC low byte
17 // -- CRC high byte


// Config Latches on x101y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 440E     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
04 // y_sel: 7
30 // -- CRC low byte
26 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4416
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x101y7 CPE[0]
00  //  1 x101y7 CPE[1]
00  //  2 x101y7 CPE[2]
00  //  3 x101y7 CPE[3]
00  //  4 x101y7 CPE[4]
00  //  5 x101y7 CPE[5]
00  //  6 x101y7 CPE[6]
00  //  7 x101y7 CPE[7]
00  //  8 x101y7 CPE[8]
00  //  9 x101y7 CPE[9]
F1  // 10 x101y8 CPE[0]  _a17  C_///AND/
FF  // 11 x101y8 CPE[1]  80'h00_0060_00_0000_0C08_FFF1 modified with path inversions
08  // 12 x101y8 CPE[2]  80'h00_0060_00_0000_0C08_FFF4 from netlist
0C  // 13 x101y8 CPE[3]      00_0000_00_0000_0000_0005 difference
00  // 14 x101y8 CPE[4]
00  // 15 x101y8 CPE[5]
00  // 16 x101y8 CPE[6]
60  // 17 x101y8 CPE[7]
00  // 18 x101y8 CPE[8]
00  // 19 x101y8 CPE[9]
00  // 20 x102y7 CPE[0]
00  // 21 x102y7 CPE[1]
00  // 22 x102y7 CPE[2]
00  // 23 x102y7 CPE[3]
00  // 24 x102y7 CPE[4]
00  // 25 x102y7 CPE[5]
00  // 26 x102y7 CPE[6]
00  // 27 x102y7 CPE[7]
00  // 28 x102y7 CPE[8]
00  // 29 x102y7 CPE[9]
F3  // 30 x102y8 CPE[0]  _a25  C_MX2b////    
00  // 31 x102y8 CPE[1]  80'h00_0018_00_0040_0AC0_00F3 modified with path inversions
C0  // 32 x102y8 CPE[2]  80'h00_0018_00_0040_0ACC_00FC from netlist
0A  // 33 x102y8 CPE[3]      00_0000_00_0000_000C_000F difference
40  // 34 x102y8 CPE[4]
00  // 35 x102y8 CPE[5]
00  // 36 x102y8 CPE[6]
18  // 37 x102y8 CPE[7]
00  // 38 x102y8 CPE[8]
00  // 39 x102y8 CPE[9]
00  // 40 x101y7 INMUX plane 2,1
00  // 41 x101y7 INMUX plane 4,3
00  // 42 x101y7 INMUX plane 6,5
00  // 43 x101y7 INMUX plane 8,7
08  // 44 x101y7 INMUX plane 10,9
01  // 45 x101y7 INMUX plane 12,11
2D  // 46 x101y8 INMUX plane 2,1
00  // 47 x101y8 INMUX plane 4,3
00  // 48 x101y8 INMUX plane 6,5
03  // 49 x101y8 INMUX plane 8,7
00  // 50 x101y8 INMUX plane 10,9
01  // 51 x101y8 INMUX plane 12,11
00  // 52 x102y7 INMUX plane 2,1
00  // 53 x102y7 INMUX plane 4,3
08  // 54 x102y7 INMUX plane 6,5
00  // 55 x102y7 INMUX plane 8,7
01  // 56 x102y7 INMUX plane 10,9
01  // 57 x102y7 INMUX plane 12,11
30  // 58 x102y8 INMUX plane 2,1
00  // 59 x102y8 INMUX plane 4,3
28  // 60 x102y8 INMUX plane 6,5
2F  // 61 x102y8 INMUX plane 8,7
00  // 62 x102y8 INMUX plane 10,9
05  // 63 x102y8 INMUX plane 12,11
0B  // 64 x102y8 SB_BIG plane 1
40  // 65 x102y8 SB_BIG plane 1
00  // 66 x102y8 SB_DRIVE plane 2,1
48  // 67 x102y8 SB_BIG plane 2
10  // 68 x102y8 SB_BIG plane 2
00  // 69 x102y8 SB_BIG plane 3
00  // 70 x102y8 SB_BIG plane 3
00  // 71 x102y8 SB_DRIVE plane 4,3
48  // 72 x102y8 SB_BIG plane 4
12  // 73 x102y8 SB_BIG plane 4
00  // 74 x102y8 SB_BIG plane 5
40  // 75 x102y8 SB_BIG plane 5
00  // 76 x102y8 SB_DRIVE plane 6,5
48  // 77 x102y8 SB_BIG plane 6
12  // 78 x102y8 SB_BIG plane 6
00  // 79 x102y8 SB_BIG plane 7
00  // 80 x102y8 SB_BIG plane 7
00  // 81 x102y8 SB_DRIVE plane 8,7
48  // 82 x102y8 SB_BIG plane 8
12  // 83 x102y8 SB_BIG plane 8
00  // 84 x102y8 SB_BIG plane 9
00  // 85 x102y8 SB_BIG plane 9
00  // 86 x102y8 SB_DRIVE plane 10,9
00  // 87 x102y8 SB_BIG plane 10
00  // 88 x102y8 SB_BIG plane 10
00  // 89 x102y8 SB_BIG plane 11
00  // 90 x102y8 SB_BIG plane 11
00  // 91 x102y8 SB_DRIVE plane 12,11
00  // 92 x102y8 SB_BIG plane 12
00  // 93 x102y8 SB_BIG plane 12
00  // 94 x101y7 SB_SML plane 1
80  // 95 x101y7 SB_SML plane 2,1
2A  // 96 x101y7 SB_SML plane 2
00  // 97 x101y7 SB_SML plane 3
80  // 98 x101y7 SB_SML plane 4,3
28  // 99 x101y7 SB_SML plane 4
00  // 100 x101y7 SB_SML plane 5
10  // 101 x101y7 SB_SML plane 6,5
22  // 102 x101y7 SB_SML plane 6
00  // 103 x101y7 SB_SML plane 7
80  // 104 x101y7 SB_SML plane 8,7
2A  // 105 x101y7 SB_SML plane 8
69  // 106 x101y7 SB_SML plane 9
00  // 107 x101y7 SB_SML plane 10,9
00  // 108 x101y7 SB_SML plane 10
30  // 109 x101y7 SB_SML plane 11
F7 // -- CRC low byte
B9 // -- CRC high byte


// Config Latches on x103y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 448A     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
04 // y_sel: 7
38 // -- CRC low byte
6B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4492
09 // Length: 9
5C // -- CRC low byte
A5 // -- CRC high byte
BD  //  0 x103y7 CPE[0]  _a210  C_OR/D///    
55  //  1 x103y7 CPE[1]  80'h00_C600_00_0000_0EEE_55BD modified with path inversions
EE  //  2 x103y7 CPE[2]  80'h00_EA00_00_0000_0EEE_AAB7 from netlist
0E  //  3 x103y7 CPE[3]      00_2C00_00_0000_0000_FF0A difference
00  //  4 x103y7 CPE[4]
00  //  5 x103y7 CPE[5]
00  //  6 x103y7 CPE[6]
00  //  7 x103y7 CPE[7]
C6  //  8 x103y7 CPE[8]
B5 // -- CRC low byte
59 // -- CRC high byte


// Config Latches on x107y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 44A1     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
04 // y_sel: 7
88 // -- CRC low byte
58 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 44A9
28 // Length: 40
D7 // -- CRC low byte
95 // -- CRC high byte
D7  //  0 x107y7 CPE[0]  _a182  C_OR/D///    
AA  //  1 x107y7 CPE[1]  80'h00_CA00_00_0000_0EEE_AAD7 modified with path inversions
EE  //  2 x107y7 CPE[2]  80'h00_EA00_00_0000_0EEE_AAB7 from netlist
0E  //  3 x107y7 CPE[3]      00_2000_00_0000_0000_0060 difference
00  //  4 x107y7 CPE[4]
00  //  5 x107y7 CPE[5]
00  //  6 x107y7 CPE[6]
00  //  7 x107y7 CPE[7]
CA  //  8 x107y7 CPE[8]
00  //  9 x107y7 CPE[9]
05  // 10 x107y8 CPE[0]  _a267  C_MX2b////    
00  // 11 x107y8 CPE[1]  80'h00_0018_00_0040_0A33_0005 modified with path inversions
33  // 12 x107y8 CPE[2]  80'h00_0018_00_0040_0A31_000A from netlist
0A  // 13 x107y8 CPE[3]      00_0000_00_0000_0002_000F difference
40  // 14 x107y8 CPE[4]
00  // 15 x107y8 CPE[5]
00  // 16 x107y8 CPE[6]
18  // 17 x107y8 CPE[7]
00  // 18 x107y8 CPE[8]
00  // 19 x107y8 CPE[9]
00  // 20 x108y7 CPE[0]
00  // 21 x108y7 CPE[1]
00  // 22 x108y7 CPE[2]
00  // 23 x108y7 CPE[3]
00  // 24 x108y7 CPE[4]
00  // 25 x108y7 CPE[5]
00  // 26 x108y7 CPE[6]
00  // 27 x108y7 CPE[7]
00  // 28 x108y7 CPE[8]
00  // 29 x108y7 CPE[9]
7C  // 30 x108y8 CPE[0]  net1 = net2: _a266  C_ORAND////DST
AF  // 31 x108y8 CPE[1]  80'h20_3518_00_0000_0888_AF7C modified with path inversions
88  // 32 x108y8 CPE[2]  80'h20_BA18_00_0000_0888_AF73 from netlist
08  // 33 x108y8 CPE[3]      00_8F00_00_0000_0000_000F difference
00  // 34 x108y8 CPE[4]
00  // 35 x108y8 CPE[5]
00  // 36 x108y8 CPE[6]
18  // 37 x108y8 CPE[7]
35  // 38 x108y8 CPE[8]
20  // 39 x108y8 CPE[9]
7F // -- CRC low byte
53 // -- CRC high byte


// Config Latches on x109y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 44D7     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
04 // y_sel: 7
50 // -- CRC low byte
41 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 44DF
14 // Length: 20
38 // -- CRC low byte
6E // -- CRC high byte
F5  //  0 x109y7 CPE[0]  _a485  C_///AND/D
FF  //  1 x109y7 CPE[1]  80'h00_C500_80_0000_0C08_FFF5 modified with path inversions
08  //  2 x109y7 CPE[2]  80'h00_FA00_80_0000_0C08_FFFA from netlist
0C  //  3 x109y7 CPE[3]      00_3F00_00_0000_0000_000F difference
00  //  4 x109y7 CPE[4]
00  //  5 x109y7 CPE[5]
80  //  6 x109y7 CPE[6]
00  //  7 x109y7 CPE[7]
C5  //  8 x109y7 CPE[8]
00  //  9 x109y7 CPE[9]
FF  // 10 x109y8 CPE[0]  _a590  C_AND/DST///    
CF  // 11 x109y8 CPE[1]  80'h20_3A00_00_0000_0C88_CFFF modified with path inversions
88  // 12 x109y8 CPE[2]  80'h20_BA00_00_0000_0C88_CFFF from netlist
0C  // 13 x109y8 CPE[3]      00_8000_00_0000_0000_0000 difference
00  // 14 x109y8 CPE[4]
00  // 15 x109y8 CPE[5]
00  // 16 x109y8 CPE[6]
00  // 17 x109y8 CPE[7]
3A  // 18 x109y8 CPE[8]
20  // 19 x109y8 CPE[9]
6A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x89y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 44F9     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
05 // y_sel: 9
38 // -- CRC low byte
38 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4501
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FF  //  0 x89y9 CPE[0]  _a794  C_////Bridge
FF  //  1 x89y9 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  //  2 x89y9 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  //  3 x89y9 CPE[3]
00  //  4 x89y9 CPE[4]
00  //  5 x89y9 CPE[5]
00  //  6 x89y9 CPE[6]
A2  //  7 x89y9 CPE[7]
00  //  8 x89y9 CPE[8]
00  //  9 x89y9 CPE[9]
FF  // 10 x89y10 CPE[0]  _a34  C_AND/D///    
C3  // 11 x89y10 CPE[1]  80'h00_CE00_00_0000_0C88_C3FF modified with path inversions
88  // 12 x89y10 CPE[2]  80'h00_EE00_00_0000_0C88_C3FF from netlist
0C  // 13 x89y10 CPE[3]      00_2000_00_0000_0000_0000 difference
00  // 14 x89y10 CPE[4]
00  // 15 x89y10 CPE[5]
00  // 16 x89y10 CPE[6]
00  // 17 x89y10 CPE[7]
CE  // 18 x89y10 CPE[8]
00  // 19 x89y10 CPE[9]
00  // 20 x90y9 CPE[0]
00  // 21 x90y9 CPE[1]
00  // 22 x90y9 CPE[2]
00  // 23 x90y9 CPE[3]
00  // 24 x90y9 CPE[4]
00  // 25 x90y9 CPE[5]
00  // 26 x90y9 CPE[6]
00  // 27 x90y9 CPE[7]
00  // 28 x90y9 CPE[8]
00  // 29 x90y9 CPE[9]
53  // 30 x90y10 CPE[0]  net1 = net2: _a30  C_AND/D//AND/D
CC  // 31 x90y10 CPE[1]  80'h00_CE00_80_0000_0C88_CC53 modified with path inversions
88  // 32 x90y10 CPE[2]  80'h00_EE00_80_0000_0C88_33A3 from netlist
0C  // 33 x90y10 CPE[3]      00_2000_00_0000_0000_FFF0 difference
00  // 34 x90y10 CPE[4]
00  // 35 x90y10 CPE[5]
80  // 36 x90y10 CPE[6]
00  // 37 x90y10 CPE[7]
CE  // 38 x90y10 CPE[8]
0E // -- CRC low byte
32 // -- CRC high byte


// Config Latches on x91y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 452E     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
05 // y_sel: 9
50 // -- CRC low byte
12 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4536
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FC  //  0 x91y9 CPE[0]  _a504  C_///AND/D
FF  //  1 x91y9 CPE[1]  80'h00_C600_80_0000_0C08_FFFC modified with path inversions
08  //  2 x91y9 CPE[2]  80'h00_EA00_80_0000_0C08_FFFC from netlist
0C  //  3 x91y9 CPE[3]      00_2C00_00_0000_0000_0000 difference
00  //  4 x91y9 CPE[4]
00  //  5 x91y9 CPE[5]
80  //  6 x91y9 CPE[6]
00  //  7 x91y9 CPE[7]
C6  //  8 x91y9 CPE[8]
00  //  9 x91y9 CPE[9]
00  // 10 x91y10 CPE[0]  _a620  C_///AND/DST
FF  // 11 x91y10 CPE[1]  80'h20_3600_80_0000_0C08_FF00 modified with path inversions
08  // 12 x91y10 CPE[2]  80'h20_BA00_80_0000_0C08_FF00 from netlist
0C  // 13 x91y10 CPE[3]      00_8C00_00_0000_0000_0000 difference
00  // 14 x91y10 CPE[4]
00  // 15 x91y10 CPE[5]
80  // 16 x91y10 CPE[6]
00  // 17 x91y10 CPE[7]
36  // 18 x91y10 CPE[8]
20  // 19 x91y10 CPE[9]
FF  // 20 x92y9 CPE[0]  _a55  C_AND////    
A2  // 21 x92y9 CPE[1]  80'h00_0018_00_0000_0C88_A2FF modified with path inversions
88  // 22 x92y9 CPE[2]  80'h00_0018_00_0000_0C88_58FF from netlist
0C  // 23 x92y9 CPE[3]      00_0000_00_0000_0000_FA00 difference
00  // 24 x92y9 CPE[4]
00  // 25 x92y9 CPE[5]
00  // 26 x92y9 CPE[6]
18  // 27 x92y9 CPE[7]
00  // 28 x92y9 CPE[8]
00  // 29 x92y9 CPE[9]
AF  // 30 x92y10 CPE[0]  _a631  C_OR////    _a389  C_///AND/D
5C  // 31 x92y10 CPE[1]  80'h00_CE18_80_0000_0CE8_5CAF modified with path inversions
E8  // 32 x92y10 CPE[2]  80'h00_EE18_80_0000_0CE8_A3AF from netlist
0C  // 33 x92y10 CPE[3]      00_2000_00_0000_0000_FF00 difference
00  // 34 x92y10 CPE[4]
00  // 35 x92y10 CPE[5]
80  // 36 x92y10 CPE[6]
18  // 37 x92y10 CPE[7]
CE  // 38 x92y10 CPE[8]
FE // -- CRC low byte
5B // -- CRC high byte


// Config Latches on x93y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4563     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
05 // y_sel: 9
88 // -- CRC low byte
0B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 456B
13 // Length: 19
87 // -- CRC low byte
1A // -- CRC high byte
FA  //  0 x93y9 CPE[0]  net1 = net2: _a385  C_AND/D//AND/D
5F  //  1 x93y9 CPE[1]  80'h00_CE00_80_0000_0C88_5FFA modified with path inversions
88  //  2 x93y9 CPE[2]  80'h00_EE00_80_0000_0C88_AFF5 from netlist
0C  //  3 x93y9 CPE[3]      00_2000_00_0000_0000_F00F difference
00  //  4 x93y9 CPE[4]
00  //  5 x93y9 CPE[5]
80  //  6 x93y9 CPE[6]
00  //  7 x93y9 CPE[7]
CE  //  8 x93y9 CPE[8]
00  //  9 x93y9 CPE[9]
FF  // 10 x93y10 CPE[0]  _a387  C_AND/D///    
3F  // 11 x93y10 CPE[1]  80'h00_CE00_00_0000_0C88_3FFF modified with path inversions
88  // 12 x93y10 CPE[2]  80'h00_EE00_00_0000_0C88_CFFF from netlist
0C  // 13 x93y10 CPE[3]      00_2000_00_0000_0000_F000 difference
00  // 14 x93y10 CPE[4]
00  // 15 x93y10 CPE[5]
00  // 16 x93y10 CPE[6]
00  // 17 x93y10 CPE[7]
CE  // 18 x93y10 CPE[8]
5A // -- CRC low byte
8C // -- CRC high byte


// Config Latches on x95y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4584     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
05 // y_sel: 9
D1 // -- CRC low byte
1D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 458C
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
28  //  0 x95y9 CPE[0]  _a624  C_AND////    
A3  //  1 x95y9 CPE[1]  80'h00_0018_00_0000_0888_A328 modified with path inversions
88  //  2 x95y9 CPE[2]  80'h00_0018_00_0000_0888_5341 from netlist
08  //  3 x95y9 CPE[3]      00_0000_00_0000_0000_F069 difference
00  //  4 x95y9 CPE[4]
00  //  5 x95y9 CPE[5]
00  //  6 x95y9 CPE[6]
18  //  7 x95y9 CPE[7]
00  //  8 x95y9 CPE[8]
00  //  9 x95y9 CPE[9]
FC  // 10 x95y10 CPE[0]  net1 = net2: _a501  C_AND/D//AND/D
5F  // 11 x95y10 CPE[1]  80'h00_C600_80_0000_0C88_5FFC modified with path inversions
88  // 12 x95y10 CPE[2]  80'h00_EA00_80_0000_0C88_AFFC from netlist
0C  // 13 x95y10 CPE[3]      00_2C00_00_0000_0000_F000 difference
00  // 14 x95y10 CPE[4]
00  // 15 x95y10 CPE[5]
80  // 16 x95y10 CPE[6]
00  // 17 x95y10 CPE[7]
C6  // 18 x95y10 CPE[8]
00  // 19 x95y10 CPE[9]
00  // 20 x96y9 CPE[0]
00  // 21 x96y9 CPE[1]
00  // 22 x96y9 CPE[2]
00  // 23 x96y9 CPE[3]
00  // 24 x96y9 CPE[4]
00  // 25 x96y9 CPE[5]
00  // 26 x96y9 CPE[6]
00  // 27 x96y9 CPE[7]
00  // 28 x96y9 CPE[8]
00  // 29 x96y9 CPE[9]
FF  // 30 x96y10 CPE[0]  _a503  C_AND/D///    
F3  // 31 x96y10 CPE[1]  80'h00_CA00_00_0000_0C88_F3FF modified with path inversions
88  // 32 x96y10 CPE[2]  80'h00_EA00_00_0000_0C88_FCFF from netlist
0C  // 33 x96y10 CPE[3]      00_2000_00_0000_0000_0F00 difference
00  // 34 x96y10 CPE[4]
00  // 35 x96y10 CPE[5]
00  // 36 x96y10 CPE[6]
00  // 37 x96y10 CPE[7]
CA  // 38 x96y10 CPE[8]
2A // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x97y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 45B9     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
05 // y_sel: 9
09 // -- CRC low byte
04 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 45C1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x97y9 CPE[0]  _a27  C_MX4a////    
33  //  1 x97y9 CPE[1]  80'h00_0018_00_0040_0CCC_3300 modified with path inversions
CC  //  2 x97y9 CPE[2]  80'h00_0018_00_0040_0C0C_3C00 from netlist
0C  //  3 x97y9 CPE[3]      00_0000_00_0000_00C0_0F00 difference
40  //  4 x97y9 CPE[4]
00  //  5 x97y9 CPE[5]
00  //  6 x97y9 CPE[6]
18  //  7 x97y9 CPE[7]
00  //  8 x97y9 CPE[8]
00  //  9 x97y9 CPE[9]
00  // 10 x97y10 CPE[0]
00  // 11 x97y10 CPE[1]
00  // 12 x97y10 CPE[2]
00  // 13 x97y10 CPE[3]
00  // 14 x97y10 CPE[4]
00  // 15 x97y10 CPE[5]
00  // 16 x97y10 CPE[6]
00  // 17 x97y10 CPE[7]
00  // 18 x97y10 CPE[8]
00  // 19 x97y10 CPE[9]
FF  // 20 x98y9 CPE[0]  _a621  C_/C_0_1///    
FF  // 21 x98y9 CPE[1]  80'h00_3F00_12_0800_0C00_FFFF modified with path inversions
00  // 22 x98y9 CPE[2]  80'h00_3F00_12_0800_0C00_FFFF from netlist
0C  // 23 x98y9 CPE[3]
00  // 24 x98y9 CPE[4]
08  // 25 x98y9 CPE[5]
12  // 26 x98y9 CPE[6]
00  // 27 x98y9 CPE[7]
3F  // 28 x98y9 CPE[8]
00  // 29 x98y9 CPE[9]
AF  // 30 x98y10 CPE[0]  net1 = net2: _a362  C_ADDF2///ADDF2/
3A  // 31 x98y10 CPE[1]  80'h00_0078_00_0020_0C66_3AAF modified with path inversions
66  // 32 x98y10 CPE[2]  80'h00_0078_00_0020_0C66_CAAF from netlist
0C  // 33 x98y10 CPE[3]      00_0000_00_0000_0000_F000 difference
20  // 34 x98y10 CPE[4]
00  // 35 x98y10 CPE[5]
00  // 36 x98y10 CPE[6]
78  // 37 x98y10 CPE[7]
00  // 38 x98y10 CPE[8]
00  // 39 x98y10 CPE[9]
21  // 40 x97y9 INMUX plane 2,1
3D  // 41 x97y9 INMUX plane 4,3
30  // 42 x97y9 INMUX plane 6,5
08  // 43 x97y9 INMUX plane 8,7
00  // 44 x97y9 INMUX plane 10,9
28  // 45 x97y9 INMUX plane 12,11
01  // 46 x97y10 INMUX plane 2,1
08  // 47 x97y10 INMUX plane 4,3
00  // 48 x97y10 INMUX plane 6,5
00  // 49 x97y10 INMUX plane 8,7
00  // 50 x97y10 INMUX plane 10,9
08  // 51 x97y10 INMUX plane 12,11
00  // 52 x98y9 INMUX plane 2,1
00  // 53 x98y9 INMUX plane 4,3
11  // 54 x98y9 INMUX plane 6,5
40  // 55 x98y9 INMUX plane 8,7
00  // 56 x98y9 INMUX plane 10,9
C8  // 57 x98y9 INMUX plane 12,11
01  // 58 x98y10 INMUX plane 2,1
0A  // 59 x98y10 INMUX plane 4,3
07  // 60 x98y10 INMUX plane 6,5
48  // 61 x98y10 INMUX plane 8,7
05  // 62 x98y10 INMUX plane 10,9
68  // 63 x98y10 INMUX plane 12,11
48  // 64 x97y9 SB_BIG plane 1
12  // 65 x97y9 SB_BIG plane 1
00  // 66 x97y9 SB_DRIVE plane 2,1
00  // 67 x97y9 SB_BIG plane 2
00  // 68 x97y9 SB_BIG plane 2
48  // 69 x97y9 SB_BIG plane 3
12  // 70 x97y9 SB_BIG plane 3
00  // 71 x97y9 SB_DRIVE plane 4,3
48  // 72 x97y9 SB_BIG plane 4
14  // 73 x97y9 SB_BIG plane 4
41  // 74 x97y9 SB_BIG plane 5
12  // 75 x97y9 SB_BIG plane 5
00  // 76 x97y9 SB_DRIVE plane 6,5
10  // 77 x97y9 SB_BIG plane 6
00  // 78 x97y9 SB_BIG plane 6
48  // 79 x97y9 SB_BIG plane 7
32  // 80 x97y9 SB_BIG plane 7
00  // 81 x97y9 SB_DRIVE plane 8,7
48  // 82 x97y9 SB_BIG plane 8
12  // 83 x97y9 SB_BIG plane 8
00  // 84 x97y9 SB_BIG plane 9
00  // 85 x97y9 SB_BIG plane 9
00  // 86 x97y9 SB_DRIVE plane 10,9
00  // 87 x97y9 SB_BIG plane 10
00  // 88 x97y9 SB_BIG plane 10
00  // 89 x97y9 SB_BIG plane 11
00  // 90 x97y9 SB_BIG plane 11
00  // 91 x97y9 SB_DRIVE plane 12,11
01  // 92 x97y9 SB_BIG plane 12
00  // 93 x97y9 SB_BIG plane 12
B1  // 94 x98y10 SB_SML plane 1
02  // 95 x98y10 SB_SML plane 2,1
00  // 96 x98y10 SB_SML plane 2
A8  // 97 x98y10 SB_SML plane 3
82  // 98 x98y10 SB_SML plane 4,3
2A  // 99 x98y10 SB_SML plane 4
A8  // 100 x98y10 SB_SML plane 5
02  // 101 x98y10 SB_SML plane 6,5
04  // 102 x98y10 SB_SML plane 6
A8  // 103 x98y10 SB_SML plane 7
12  // 104 x98y10 SB_SML plane 8,7
2A  // 105 x98y10 SB_SML plane 8
00  // 106 x98y10 SB_SML plane 9
00  // 107 x98y10 SB_SML plane 10,9
00  // 108 x98y10 SB_SML plane 10
00  // 109 x98y10 SB_SML plane 11
00  // 110 x98y10 SB_SML plane 12,11
03  // 111 x98y10 SB_SML plane 12
0A // -- CRC low byte
60 // -- CRC high byte


// Config Latches on x99y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4637     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
05 // y_sel: 9
61 // -- CRC low byte
2E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 463F
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
FF  //  0 x99y9 CPE[0]  _a849  C_////Bridge
FF  //  1 x99y9 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  //  2 x99y9 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  //  3 x99y9 CPE[3]
00  //  4 x99y9 CPE[4]
00  //  5 x99y9 CPE[5]
00  //  6 x99y9 CPE[6]
A2  //  7 x99y9 CPE[7]
00  //  8 x99y9 CPE[8]
00  //  9 x99y9 CPE[9]
00  // 10 x99y10 CPE[0]
00  // 11 x99y10 CPE[1]
00  // 12 x99y10 CPE[2]
00  // 13 x99y10 CPE[3]
00  // 14 x99y10 CPE[4]
00  // 15 x99y10 CPE[5]
00  // 16 x99y10 CPE[6]
00  // 17 x99y10 CPE[7]
00  // 18 x99y10 CPE[8]
00  // 19 x99y10 CPE[9]
A5  // 20 x100y9 CPE[0]  net1 = net2: _a26  C_OR/D//OR/D
CD  // 21 x100y9 CPE[1]  80'h00_CE00_80_0000_0CEE_CDA5 modified with path inversions
EE  // 22 x100y9 CPE[2]  80'h00_EE00_80_0000_0CEE_CEAA from netlist
0C  // 23 x100y9 CPE[3]      00_2000_00_0000_0000_030F difference
00  // 24 x100y9 CPE[4]
00  // 25 x100y9 CPE[5]
80  // 26 x100y9 CPE[6]
00  // 27 x100y9 CPE[7]
CE  // 28 x100y9 CPE[8]
00  // 29 x100y9 CPE[9]
FF  // 30 x100y10 CPE[0]  _a20  C_AND////    
42  // 31 x100y10 CPE[1]  80'h00_0018_00_0000_0C88_42FF modified with path inversions
88  // 32 x100y10 CPE[2]  80'h00_0018_00_0000_0C88_11FF from netlist
0C  // 33 x100y10 CPE[3]      00_0000_00_0000_0000_5300 difference
00  // 34 x100y10 CPE[4]
00  // 35 x100y10 CPE[5]
00  // 36 x100y10 CPE[6]
18  // 37 x100y10 CPE[7]
F4 // -- CRC low byte
91 // -- CRC high byte


// Config Latches on x101y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 466B     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
05 // y_sel: 9
B9 // -- CRC low byte
37 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4673
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
F5  //  0 x101y9 CPE[0]  _a447  C_///AND/D
FF  //  1 x101y9 CPE[1]  80'h00_C600_80_0000_0C08_FFF5 modified with path inversions
08  //  2 x101y9 CPE[2]  80'h00_FA00_80_0000_0C08_FFFA from netlist
0C  //  3 x101y9 CPE[3]      00_3C00_00_0000_0000_000F difference
00  //  4 x101y9 CPE[4]
00  //  5 x101y9 CPE[5]
80  //  6 x101y9 CPE[6]
00  //  7 x101y9 CPE[7]
C6  //  8 x101y9 CPE[8]
00  //  9 x101y9 CPE[9]
F5  // 10 x101y10 CPE[0]  _a188  C_AND////    _a454  C_///AND/D
5A  // 11 x101y10 CPE[1]  80'h00_C618_80_0000_0C88_5AF5 modified with path inversions
88  // 12 x101y10 CPE[2]  80'h00_FA18_80_0000_0C88_AAFA from netlist
0C  // 13 x101y10 CPE[3]      00_3C00_00_0000_0000_F00F difference
00  // 14 x101y10 CPE[4]
00  // 15 x101y10 CPE[5]
80  // 16 x101y10 CPE[6]
18  // 17 x101y10 CPE[7]
C6  // 18 x101y10 CPE[8]
00  // 19 x101y10 CPE[9]
00  // 20 x102y9 CPE[0]
00  // 21 x102y9 CPE[1]
00  // 22 x102y9 CPE[2]
00  // 23 x102y9 CPE[3]
00  // 24 x102y9 CPE[4]
00  // 25 x102y9 CPE[5]
00  // 26 x102y9 CPE[6]
00  // 27 x102y9 CPE[7]
00  // 28 x102y9 CPE[8]
00  // 29 x102y9 CPE[9]
FF  // 30 x102y10 CPE[0]  _a455  C_AND/D///    
F5  // 31 x102y10 CPE[1]  80'h00_CA00_00_0000_0C88_F5FF modified with path inversions
88  // 32 x102y10 CPE[2]  80'h00_FA00_00_0000_0C88_FAFF from netlist
0C  // 33 x102y10 CPE[3]      00_3000_00_0000_0000_0F00 difference
00  // 34 x102y10 CPE[4]
00  // 35 x102y10 CPE[5]
00  // 36 x102y10 CPE[6]
00  // 37 x102y10 CPE[7]
CA  // 38 x102y10 CPE[8]
29 // -- CRC low byte
74 // -- CRC high byte


// Config Latches on x103y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 46A0     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
05 // y_sel: 9
B1 // -- CRC low byte
7A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 46A8
14 // Length: 20
38 // -- CRC low byte
6E // -- CRC high byte
FA  //  0 x103y9 CPE[0]  _a446  C_///AND/D
FF  //  1 x103y9 CPE[1]  80'h00_CA00_80_0000_0C08_FFFA modified with path inversions
08  //  2 x103y9 CPE[2]  80'h00_FA00_80_0000_0C08_FFFA from netlist
0C  //  3 x103y9 CPE[3]      00_3000_00_0000_0000_0000 difference
00  //  4 x103y9 CPE[4]
00  //  5 x103y9 CPE[5]
80  //  6 x103y9 CPE[6]
00  //  7 x103y9 CPE[7]
CA  //  8 x103y9 CPE[8]
00  //  9 x103y9 CPE[9]
A0  // 10 x103y10 CPE[0]  net1 = net2: _a226  C_OR////DST
A0  // 11 x103y10 CPE[1]  80'h20_3A18_00_0000_0EEE_A0A0 modified with path inversions
EE  // 12 x103y10 CPE[2]  80'h20_BA18_00_0000_0EEE_50A0 from netlist
0E  // 13 x103y10 CPE[3]      00_8000_00_0000_0000_F000 difference
00  // 14 x103y10 CPE[4]
00  // 15 x103y10 CPE[5]
00  // 16 x103y10 CPE[6]
18  // 17 x103y10 CPE[7]
3A  // 18 x103y10 CPE[8]
20  // 19 x103y10 CPE[9]
93 // -- CRC low byte
87 // -- CRC high byte


// Config Latches on x105y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 46C2     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
05 // y_sel: 9
69 // -- CRC low byte
63 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 46CA
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
F5  //  0 x105y9 CPE[0]  _a471  C_AND/D///    _a470  C_///AND/D
F5  //  1 x105y9 CPE[1]  80'h00_CA00_80_0000_0C88_F5F5 modified with path inversions
88  //  2 x105y9 CPE[2]  80'h00_FA00_80_0000_0C88_FAFA from netlist
0C  //  3 x105y9 CPE[3]      00_3000_00_0000_0000_0F0F difference
00  //  4 x105y9 CPE[4]
00  //  5 x105y9 CPE[5]
80  //  6 x105y9 CPE[6]
00  //  7 x105y9 CPE[7]
CA  //  8 x105y9 CPE[8]
00  //  9 x105y9 CPE[9]
0A  // 10 x105y10 CPE[0]  _a265  C_MX2b////    
00  // 11 x105y10 CPE[1]  80'h00_0018_00_0040_0A30_000A modified with path inversions
30  // 12 x105y10 CPE[2]  80'h00_0018_00_0040_0A31_000A from netlist
0A  // 13 x105y10 CPE[3]      00_0000_00_0000_0001_0000 difference
40  // 14 x105y10 CPE[4]
00  // 15 x105y10 CPE[5]
00  // 16 x105y10 CPE[6]
18  // 17 x105y10 CPE[7]
00  // 18 x105y10 CPE[8]
00  // 19 x105y10 CPE[9]
00  // 20 x106y9 CPE[0]
00  // 21 x106y9 CPE[1]
00  // 22 x106y9 CPE[2]
00  // 23 x106y9 CPE[3]
00  // 24 x106y9 CPE[4]
00  // 25 x106y9 CPE[5]
00  // 26 x106y9 CPE[6]
00  // 27 x106y9 CPE[7]
00  // 28 x106y9 CPE[8]
00  // 29 x106y9 CPE[9]
FA  // 30 x106y10 CPE[0]  _a723  C_OR////    _a484  C_///AND/D
55  // 31 x106y10 CPE[1]  80'h00_C618_80_0000_0CE8_55FA modified with path inversions
E8  // 32 x106y10 CPE[2]  80'h00_FA18_80_0000_0CE8_55FA from netlist
0C  // 33 x106y10 CPE[3]      00_3C00_00_0000_0000_0000 difference
00  // 34 x106y10 CPE[4]
00  // 35 x106y10 CPE[5]
80  // 36 x106y10 CPE[6]
18  // 37 x106y10 CPE[7]
C6  // 38 x106y10 CPE[8]
18 // -- CRC low byte
EA // -- CRC high byte


// Config Latches on x107y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 46F7     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
05 // y_sel: 9
01 // -- CRC low byte
49 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 46FF
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FF  //  0 x107y9 CPE[0]  _a753  C_AND////    
35  //  1 x107y9 CPE[1]  80'h00_0018_00_0000_0C88_35FF modified with path inversions
88  //  2 x107y9 CPE[2]  80'h00_0018_00_0000_0C88_C5FF from netlist
0C  //  3 x107y9 CPE[3]      00_0000_00_0000_0000_F000 difference
00  //  4 x107y9 CPE[4]
00  //  5 x107y9 CPE[5]
00  //  6 x107y9 CPE[6]
18  //  7 x107y9 CPE[7]
00  //  8 x107y9 CPE[8]
00  //  9 x107y9 CPE[9]
00  // 10 x107y10 CPE[0]
00  // 11 x107y10 CPE[1]
00  // 12 x107y10 CPE[2]
00  // 13 x107y10 CPE[3]
00  // 14 x107y10 CPE[4]
00  // 15 x107y10 CPE[5]
00  // 16 x107y10 CPE[6]
00  // 17 x107y10 CPE[7]
00  // 18 x107y10 CPE[8]
00  // 19 x107y10 CPE[9]
A5  // 20 x108y9 CPE[0]  _a724  C_///AND/
FF  // 21 x108y9 CPE[1]  80'h00_0060_00_0000_0C08_FFA5 modified with path inversions
08  // 22 x108y9 CPE[2]  80'h00_0060_00_0000_0C08_FFAA from netlist
0C  // 23 x108y9 CPE[3]      00_0000_00_0000_0000_000F difference
00  // 24 x108y9 CPE[4]
00  // 25 x108y9 CPE[5]
00  // 26 x108y9 CPE[6]
60  // 27 x108y9 CPE[7]
00  // 28 x108y9 CPE[8]
00  // 29 x108y9 CPE[9]
1C  // 30 x108y10 CPE[0]  _a208  C_AND/D///    
41  // 31 x108y10 CPE[1]  80'h00_CA00_00_0000_0788_411C modified with path inversions
88  // 32 x108y10 CPE[2]  80'h00_EA00_00_0000_0788_841C from netlist
07  // 33 x108y10 CPE[3]      00_2000_00_0000_0000_C500 difference
00  // 34 x108y10 CPE[4]
00  // 35 x108y10 CPE[5]
00  // 36 x108y10 CPE[6]
00  // 37 x108y10 CPE[7]
CA  // 38 x108y10 CPE[8]
96 // -- CRC low byte
43 // -- CRC high byte


// Config Latches on x109y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 472C     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
05 // y_sel: 9
D9 // -- CRC low byte
50 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4734
13 // Length: 19
87 // -- CRC low byte
1A // -- CRC high byte
00  //  0 x109y9 CPE[0]
00  //  1 x109y9 CPE[1]
00  //  2 x109y9 CPE[2]
00  //  3 x109y9 CPE[3]
00  //  4 x109y9 CPE[4]
00  //  5 x109y9 CPE[5]
00  //  6 x109y9 CPE[6]
00  //  7 x109y9 CPE[7]
00  //  8 x109y9 CPE[8]
00  //  9 x109y9 CPE[9]
B5  // 10 x109y10 CPE[0]  _a212  C_OR/D///    
70  // 11 x109y10 CPE[1]  80'h00_C600_00_0000_0EEE_70B5 modified with path inversions
EE  // 12 x109y10 CPE[2]  80'h00_EA00_00_0000_0EEE_D0D5 from netlist
0E  // 13 x109y10 CPE[3]      00_2C00_00_0000_0000_A060 difference
00  // 14 x109y10 CPE[4]
00  // 15 x109y10 CPE[5]
00  // 16 x109y10 CPE[6]
00  // 17 x109y10 CPE[7]
C6  // 18 x109y10 CPE[8]
29 // -- CRC low byte
6C // -- CRC high byte


// Config Latches on x89y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 474D     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
06 // y_sel: 11
A3 // -- CRC low byte
0A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4755
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x89y11 CPE[0]
00  //  1 x89y11 CPE[1]
00  //  2 x89y11 CPE[2]
00  //  3 x89y11 CPE[3]
00  //  4 x89y11 CPE[4]
00  //  5 x89y11 CPE[5]
00  //  6 x89y11 CPE[6]
00  //  7 x89y11 CPE[7]
00  //  8 x89y11 CPE[8]
00  //  9 x89y11 CPE[9]
00  // 10 x89y12 CPE[0]
00  // 11 x89y12 CPE[1]
00  // 12 x89y12 CPE[2]
00  // 13 x89y12 CPE[3]
00  // 14 x89y12 CPE[4]
00  // 15 x89y12 CPE[5]
00  // 16 x89y12 CPE[6]
00  // 17 x89y12 CPE[7]
00  // 18 x89y12 CPE[8]
00  // 19 x89y12 CPE[9]
FF  // 20 x90y11 CPE[0]  _a338  C_/C_0_1///    
FF  // 21 x90y11 CPE[1]  80'h00_CF00_12_0800_0C00_FFFF modified with path inversions
00  // 22 x90y11 CPE[2]  80'h00_CF00_12_0800_0C00_FFFF from netlist
0C  // 23 x90y11 CPE[3]
00  // 24 x90y11 CPE[4]
08  // 25 x90y11 CPE[5]
12  // 26 x90y11 CPE[6]
00  // 27 x90y11 CPE[7]
CF  // 28 x90y11 CPE[8]
00  // 29 x90y11 CPE[9]
03  // 30 x90y12 CPE[0]  net1 = net2: _a333  C_ADDF2///ADDF2/
C5  // 31 x90y12 CPE[1]  80'h00_0078_00_0020_0C66_C503 modified with path inversions
66  // 32 x90y12 CPE[2]  80'h00_0078_00_0020_0C66_CA0C from netlist
0C  // 33 x90y12 CPE[3]      00_0000_00_0000_0000_0F0F difference
20  // 34 x90y12 CPE[4]
00  // 35 x90y12 CPE[5]
00  // 36 x90y12 CPE[6]
78  // 37 x90y12 CPE[7]
00  // 38 x90y12 CPE[8]
00  // 39 x90y12 CPE[9]
08  // 40 x89y11 INMUX plane 2,1
00  // 41 x89y11 INMUX plane 4,3
00  // 42 x89y11 INMUX plane 6,5
00  // 43 x89y11 INMUX plane 8,7
00  // 44 x89y11 INMUX plane 10,9
00  // 45 x89y11 INMUX plane 12,11
00  // 46 x89y12 INMUX plane 2,1
00  // 47 x89y12 INMUX plane 4,3
02  // 48 x89y12 INMUX plane 6,5
08  // 49 x89y12 INMUX plane 8,7
00  // 50 x89y12 INMUX plane 10,9
00  // 51 x89y12 INMUX plane 12,11
01  // 52 x90y11 INMUX plane 2,1
00  // 53 x90y11 INMUX plane 4,3
00  // 54 x90y11 INMUX plane 6,5
00  // 55 x90y11 INMUX plane 8,7
01  // 56 x90y11 INMUX plane 10,9
00  // 57 x90y11 INMUX plane 12,11
20  // 58 x90y12 INMUX plane 2,1
00  // 59 x90y12 INMUX plane 4,3
01  // 60 x90y12 INMUX plane 6,5
08  // 61 x90y12 INMUX plane 8,7
00  // 62 x90y12 INMUX plane 10,9
00  // 63 x90y12 INMUX plane 12,11
00  // 64 x90y12 SB_BIG plane 1
00  // 65 x90y12 SB_BIG plane 1
20  // 66 x90y12 SB_DRIVE plane 2,1
0B  // 67 x90y12 SB_BIG plane 2
30  // 68 x90y12 SB_BIG plane 2
48  // 69 x90y12 SB_BIG plane 3
22  // 70 x90y12 SB_BIG plane 3
00  // 71 x90y12 SB_DRIVE plane 4,3
48  // 72 x90y12 SB_BIG plane 4
12  // 73 x90y12 SB_BIG plane 4
00  // 74 x90y12 SB_BIG plane 5
04  // 75 x90y12 SB_BIG plane 5
00  // 76 x90y12 SB_DRIVE plane 6,5
00  // 77 x90y12 SB_BIG plane 6
00  // 78 x90y12 SB_BIG plane 6
48  // 79 x90y12 SB_BIG plane 7
12  // 80 x90y12 SB_BIG plane 7
00  // 81 x90y12 SB_DRIVE plane 8,7
08  // 82 x90y12 SB_BIG plane 8
12  // 83 x90y12 SB_BIG plane 8
00  // 84 x90y12 SB_BIG plane 9
00  // 85 x90y12 SB_BIG plane 9
00  // 86 x90y12 SB_DRIVE plane 10,9
00  // 87 x90y12 SB_BIG plane 10
00  // 88 x90y12 SB_BIG plane 10
00  // 89 x90y12 SB_BIG plane 11
00  // 90 x90y12 SB_BIG plane 11
00  // 91 x90y12 SB_DRIVE plane 12,11
89  // 92 x90y12 SB_BIG plane 12
00  // 93 x90y12 SB_BIG plane 12
00  // 94 x89y11 SB_SML plane 1
00  // 95 x89y11 SB_SML plane 2,1
64  // 96 x89y11 SB_SML plane 2
A8  // 97 x89y11 SB_SML plane 3
86  // 98 x89y11 SB_SML plane 4,3
2A  // 99 x89y11 SB_SML plane 4
00  // 100 x89y11 SB_SML plane 5
00  // 101 x89y11 SB_SML plane 6,5
00  // 102 x89y11 SB_SML plane 6
A8  // 103 x89y11 SB_SML plane 7
82  // 104 x89y11 SB_SML plane 8,7
0C  // 105 x89y11 SB_SML plane 8
49  // 106 x89y11 SB_SML plane 9
96 // -- CRC low byte
FE // -- CRC high byte


// Config Latches on x91y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 47C6     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
06 // y_sel: 11
CB // -- CRC low byte
20 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 47CE
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
5C  //  0 x91y11 CPE[0]  _a36  C_///AND/D
FF  //  1 x91y11 CPE[1]  80'h00_CD00_80_0000_0C08_FF5C modified with path inversions
08  //  2 x91y11 CPE[2]  80'h00_EE00_80_0000_0C08_FFA3 from netlist
0C  //  3 x91y11 CPE[3]      00_2300_00_0000_0000_00FF difference
00  //  4 x91y11 CPE[4]
00  //  5 x91y11 CPE[5]
80  //  6 x91y11 CPE[6]
00  //  7 x91y11 CPE[7]
CD  //  8 x91y11 CPE[8]
00  //  9 x91y11 CPE[9]
53  // 10 x91y12 CPE[0]  _a639  C_ORAND////    
7F  // 11 x91y12 CPE[1]  80'h00_0018_00_0000_0888_7F53 modified with path inversions
88  // 12 x91y12 CPE[2]  80'h00_0018_00_0000_0888_7F53 from netlist
08  // 13 x91y12 CPE[3]
00  // 14 x91y12 CPE[4]
00  // 15 x91y12 CPE[5]
00  // 16 x91y12 CPE[6]
18  // 17 x91y12 CPE[7]
00  // 18 x91y12 CPE[8]
00  // 19 x91y12 CPE[9]
13  // 20 x92y11 CPE[0]  _a58  C_///AND/
FF  // 21 x92y11 CPE[1]  80'h00_0060_00_0000_0C08_FF13 modified with path inversions
08  // 22 x92y11 CPE[2]  80'h00_0060_00_0000_0C08_FF43 from netlist
0C  // 23 x92y11 CPE[3]      00_0000_00_0000_0000_0050 difference
00  // 24 x92y11 CPE[4]
00  // 25 x92y11 CPE[5]
00  // 26 x92y11 CPE[6]
60  // 27 x92y11 CPE[7]
00  // 28 x92y11 CPE[8]
00  // 29 x92y11 CPE[9]
00  // 30 x92y12 CPE[0]  _a329  C_/C_0_1///    _a792  C_////Bridge
00  // 31 x92y12 CPE[1]  80'h00_CFA1_12_0800_0000_0000 modified with path inversions
00  // 32 x92y12 CPE[2]  80'h00_CFA1_12_0800_0000_0000 from netlist
00  // 33 x92y12 CPE[3]
00  // 34 x92y12 CPE[4]
08  // 35 x92y12 CPE[5]
12  // 36 x92y12 CPE[6]
A1  // 37 x92y12 CPE[7]
CF  // 38 x92y12 CPE[8]
94 // -- CRC low byte
87 // -- CRC high byte


// Config Latches on x93y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 47FB     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
06 // y_sel: 11
13 // -- CRC low byte
39 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4803
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
5A  //  0 x93y11 CPE[0]  net1 = net2: _a42  C_AND///AND/
1C  //  1 x93y11 CPE[1]  80'h00_0078_00_0000_0C88_1C5A modified with path inversions
88  //  2 x93y11 CPE[2]  80'h00_0078_00_0000_0C88_4CAA from netlist
0C  //  3 x93y11 CPE[3]      00_0000_00_0000_0000_50F0 difference
00  //  4 x93y11 CPE[4]
00  //  5 x93y11 CPE[5]
00  //  6 x93y11 CPE[6]
78  //  7 x93y11 CPE[7]
00  //  8 x93y11 CPE[8]
00  //  9 x93y11 CPE[9]
FF  // 10 x93y12 CPE[0]  _a391  C_AND/D///    
3F  // 11 x93y12 CPE[1]  80'h00_CD00_00_0000_0C88_3FFF modified with path inversions
88  // 12 x93y12 CPE[2]  80'h00_EE00_00_0000_0C88_CFFF from netlist
0C  // 13 x93y12 CPE[3]      00_2300_00_0000_0000_F000 difference
00  // 14 x93y12 CPE[4]
00  // 15 x93y12 CPE[5]
00  // 16 x93y12 CPE[6]
00  // 17 x93y12 CPE[7]
CD  // 18 x93y12 CPE[8]
00  // 19 x93y12 CPE[9]
B7  // 20 x94y11 CPE[0]  _a221  C_///ORAND/D
FF  // 21 x94y11 CPE[1]  80'h00_CE00_80_0000_0C07_FFB7 modified with path inversions
07  // 22 x94y11 CPE[2]  80'h00_EE00_80_0000_0C07_FFDB from netlist
0C  // 23 x94y11 CPE[3]      00_2000_00_0000_0000_006C difference
00  // 24 x94y11 CPE[4]
00  // 25 x94y11 CPE[5]
80  // 26 x94y11 CPE[6]
00  // 27 x94y11 CPE[7]
CE  // 28 x94y11 CPE[8]
00  // 29 x94y11 CPE[9]
73  // 30 x94y12 CPE[0]  _a634  C_ORAND////    
FC  // 31 x94y12 CPE[1]  80'h00_0018_00_0000_0888_FC73 modified with path inversions
88  // 32 x94y12 CPE[2]  80'h00_0018_00_0000_0888_F373 from netlist
08  // 33 x94y12 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  // 34 x94y12 CPE[4]
00  // 35 x94y12 CPE[5]
00  // 36 x94y12 CPE[6]
18  // 37 x94y12 CPE[7]
26 // -- CRC low byte
1B // -- CRC high byte


// Config Latches on x95y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 482F     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
06 // y_sel: 11
4A // -- CRC low byte
2F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4837
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
85  //  0 x95y11 CPE[0]  _a21  C_///AND/
FF  //  1 x95y11 CPE[1]  80'h00_0060_00_0000_0C08_FF85 modified with path inversions
08  //  2 x95y11 CPE[2]  80'h00_0060_00_0000_0C08_FF45 from netlist
0C  //  3 x95y11 CPE[3]      00_0000_00_0000_0000_00C0 difference
00  //  4 x95y11 CPE[4]
00  //  5 x95y11 CPE[5]
00  //  6 x95y11 CPE[6]
60  //  7 x95y11 CPE[7]
00  //  8 x95y11 CPE[8]
00  //  9 x95y11 CPE[9]
00  // 10 x95y12 CPE[0]
00  // 11 x95y12 CPE[1]
00  // 12 x95y12 CPE[2]
00  // 13 x95y12 CPE[3]
00  // 14 x95y12 CPE[4]
00  // 15 x95y12 CPE[5]
00  // 16 x95y12 CPE[6]
00  // 17 x95y12 CPE[7]
00  // 18 x95y12 CPE[8]
00  // 19 x95y12 CPE[9]
FC  // 20 x96y11 CPE[0]  _a29  C_MX2b////    
00  // 21 x96y11 CPE[1]  80'h00_0018_00_0040_0ACC_00FC modified with path inversions
CC  // 22 x96y11 CPE[2]  80'h00_0018_00_0040_0ACC_00F3 from netlist
0A  // 23 x96y11 CPE[3]      00_0000_00_0000_0000_000F difference
40  // 24 x96y11 CPE[4]
00  // 25 x96y11 CPE[5]
00  // 26 x96y11 CPE[6]
18  // 27 x96y11 CPE[7]
00  // 28 x96y11 CPE[8]
00  // 29 x96y11 CPE[9]
FF  // 30 x96y12 CPE[0]  _a393  C_AND/D///    
AF  // 31 x96y12 CPE[1]  80'h00_CE00_00_0000_0C88_AFFF modified with path inversions
88  // 32 x96y12 CPE[2]  80'h00_EE00_00_0000_0C88_AFFF from netlist
0C  // 33 x96y12 CPE[3]      00_2000_00_0000_0000_0000 difference
00  // 34 x96y12 CPE[4]
00  // 35 x96y12 CPE[5]
00  // 36 x96y12 CPE[6]
00  // 37 x96y12 CPE[7]
CE  // 38 x96y12 CPE[8]
36 // -- CRC low byte
F5 // -- CRC high byte


// Config Latches on x97y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4864     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
06 // y_sel: 11
92 // -- CRC low byte
36 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 486C
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
C3  //  0 x97y11 CPE[0]  _a622  C_OR////    _a262  C_///AND/
EC  //  1 x97y11 CPE[1]  80'h00_0078_00_0000_0CE8_ECC3 modified with path inversions
E8  //  2 x97y11 CPE[2]  80'h00_0078_00_0000_0CE8_ECCC from netlist
0C  //  3 x97y11 CPE[3]      00_0000_00_0000_0000_000F difference
00  //  4 x97y11 CPE[4]
00  //  5 x97y11 CPE[5]
00  //  6 x97y11 CPE[6]
78  //  7 x97y11 CPE[7]
00  //  8 x97y11 CPE[8]
00  //  9 x97y11 CPE[9]
00  // 10 x97y12 CPE[0]
00  // 11 x97y12 CPE[1]
00  // 12 x97y12 CPE[2]
00  // 13 x97y12 CPE[3]
00  // 14 x97y12 CPE[4]
00  // 15 x97y12 CPE[5]
00  // 16 x97y12 CPE[6]
00  // 17 x97y12 CPE[7]
00  // 18 x97y12 CPE[8]
00  // 19 x97y12 CPE[9]
CF  // 20 x98y11 CPE[0]  _a364  C_ADDF////    _a799  C_////Bridge
00  // 21 x98y11 CPE[1]  80'h00_00B9_00_0010_0666_00CF modified with path inversions
66  // 22 x98y11 CPE[2]  80'h00_00B9_00_0010_0666_00CF from netlist
06  // 23 x98y11 CPE[3]
10  // 24 x98y11 CPE[4]
00  // 25 x98y11 CPE[5]
00  // 26 x98y11 CPE[6]
B9  // 27 x98y11 CPE[7]
00  // 28 x98y11 CPE[8]
00  // 29 x98y11 CPE[9]
00  // 30 x98y12 CPE[0]
00  // 31 x98y12 CPE[1]
00  // 32 x98y12 CPE[2]
00  // 33 x98y12 CPE[3]
00  // 34 x98y12 CPE[4]
00  // 35 x98y12 CPE[5]
00  // 36 x98y12 CPE[6]
00  // 37 x98y12 CPE[7]
00  // 38 x98y12 CPE[8]
00  // 39 x98y12 CPE[9]
38  // 40 x97y11 INMUX plane 2,1
18  // 41 x97y11 INMUX plane 4,3
28  // 42 x97y11 INMUX plane 6,5
3D  // 43 x97y11 INMUX plane 8,7
28  // 44 x97y11 INMUX plane 10,9
28  // 45 x97y11 INMUX plane 12,11
02  // 46 x97y12 INMUX plane 2,1
01  // 47 x97y12 INMUX plane 4,3
01  // 48 x97y12 INMUX plane 6,5
11  // 49 x97y12 INMUX plane 8,7
24  // 50 x97y12 INMUX plane 10,9
03  // 51 x97y12 INMUX plane 12,11
39  // 52 x98y11 INMUX plane 2,1
30  // 53 x98y11 INMUX plane 4,3
41  // 54 x98y11 INMUX plane 6,5
68  // 55 x98y11 INMUX plane 8,7
58  // 56 x98y11 INMUX plane 10,9
40  // 57 x98y11 INMUX plane 12,11
18  // 58 x98y12 INMUX plane 2,1
01  // 59 x98y12 INMUX plane 4,3
49  // 60 x98y12 INMUX plane 6,5
40  // 61 x98y12 INMUX plane 8,7
A9  // 62 x98y12 INMUX plane 10,9
48  // 63 x98y12 INMUX plane 12,11
41  // 64 x98y12 SB_BIG plane 1
12  // 65 x98y12 SB_BIG plane 1
00  // 66 x98y12 SB_DRIVE plane 2,1
00  // 67 x98y12 SB_BIG plane 2
00  // 68 x98y12 SB_BIG plane 2
51  // 69 x98y12 SB_BIG plane 3
22  // 70 x98y12 SB_BIG plane 3
00  // 71 x98y12 SB_DRIVE plane 4,3
46  // 72 x98y12 SB_BIG plane 4
00  // 73 x98y12 SB_BIG plane 4
48  // 74 x98y12 SB_BIG plane 5
12  // 75 x98y12 SB_BIG plane 5
00  // 76 x98y12 SB_DRIVE plane 6,5
00  // 77 x98y12 SB_BIG plane 6
00  // 78 x98y12 SB_BIG plane 6
48  // 79 x98y12 SB_BIG plane 7
12  // 80 x98y12 SB_BIG plane 7
00  // 81 x98y12 SB_DRIVE plane 8,7
00  // 82 x98y12 SB_BIG plane 8
04  // 83 x98y12 SB_BIG plane 8
00  // 84 x98y12 SB_BIG plane 9
00  // 85 x98y12 SB_BIG plane 9
00  // 86 x98y12 SB_DRIVE plane 10,9
00  // 87 x98y12 SB_BIG plane 10
20  // 88 x98y12 SB_BIG plane 10
00  // 89 x98y12 SB_BIG plane 11
00  // 90 x98y12 SB_BIG plane 11
00  // 91 x98y12 SB_DRIVE plane 12,11
00  // 92 x98y12 SB_BIG plane 12
00  // 93 x98y12 SB_BIG plane 12
82  // 94 x97y11 SB_SML plane 1
02  // 95 x97y11 SB_SML plane 2,1
00  // 96 x97y11 SB_SML plane 2
A8  // 97 x97y11 SB_SML plane 3
32  // 98 x97y11 SB_SML plane 4,3
40  // 99 x97y11 SB_SML plane 4
0E  // 100 x97y11 SB_SML plane 5
05  // 101 x97y11 SB_SML plane 6,5
00  // 102 x97y11 SB_SML plane 6
28  // 103 x97y11 SB_SML plane 7
02  // 104 x97y11 SB_SML plane 8,7
4E // -- CRC low byte
D8 // -- CRC high byte


// Config Latches on x99y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 48DB     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
06 // y_sel: 11
FA // -- CRC low byte
1C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 48E3
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
C7  //  0 x99y11 CPE[0]  _a625  C_ORAND////    
FA  //  1 x99y11 CPE[1]  80'h00_0018_00_0000_0888_FAC7 modified with path inversions
88  //  2 x99y11 CPE[2]  80'h00_0018_00_0000_0888_F53B from netlist
08  //  3 x99y11 CPE[3]      00_0000_00_0000_0000_0FFC difference
00  //  4 x99y11 CPE[4]
00  //  5 x99y11 CPE[5]
00  //  6 x99y11 CPE[6]
18  //  7 x99y11 CPE[7]
00  //  8 x99y11 CPE[8]
00  //  9 x99y11 CPE[9]
00  // 10 x99y12 CPE[0]
00  // 11 x99y12 CPE[1]
00  // 12 x99y12 CPE[2]
00  // 13 x99y12 CPE[3]
00  // 14 x99y12 CPE[4]
00  // 15 x99y12 CPE[5]
00  // 16 x99y12 CPE[6]
00  // 17 x99y12 CPE[7]
00  // 18 x99y12 CPE[8]
00  // 19 x99y12 CPE[9]
F1  // 20 x100y11 CPE[0]  _a187  C_///AND/
FF  // 21 x100y11 CPE[1]  80'h00_0060_00_0000_0C08_FFF1 modified with path inversions
08  // 22 x100y11 CPE[2]  80'h00_0060_00_0000_0C08_FFF8 from netlist
0C  // 23 x100y11 CPE[3]      00_0000_00_0000_0000_0009 difference
00  // 24 x100y11 CPE[4]
00  // 25 x100y11 CPE[5]
00  // 26 x100y11 CPE[6]
60  // 27 x100y11 CPE[7]
00  // 28 x100y11 CPE[8]
00  // 29 x100y11 CPE[9]
7A  // 30 x100y12 CPE[0]  _a28  C_ORAND/D///    
F3  // 31 x100y12 CPE[1]  80'h00_CE00_00_0000_0788_F37A modified with path inversions
88  // 32 x100y12 CPE[2]  80'h00_EE00_00_0000_0788_F3E5 from netlist
07  // 33 x100y12 CPE[3]      00_2000_00_0000_0000_009F difference
00  // 34 x100y12 CPE[4]
00  // 35 x100y12 CPE[5]
00  // 36 x100y12 CPE[6]
00  // 37 x100y12 CPE[7]
CE  // 38 x100y12 CPE[8]
9B // -- CRC low byte
3A // -- CRC high byte


// Config Latches on x101y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4910     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
06 // y_sel: 11
22 // -- CRC low byte
05 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4918
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
0A  //  0 x101y11 CPE[0]  _a278  C_MX2b////    
00  //  1 x101y11 CPE[1]  80'h00_0018_00_0040_0A32_000A modified with path inversions
32  //  2 x101y11 CPE[2]  80'h00_0018_00_0040_0A31_000A from netlist
0A  //  3 x101y11 CPE[3]      00_0000_00_0000_0003_0000 difference
40  //  4 x101y11 CPE[4]
00  //  5 x101y11 CPE[5]
00  //  6 x101y11 CPE[6]
18  //  7 x101y11 CPE[7]
00  //  8 x101y11 CPE[8]
00  //  9 x101y11 CPE[9]
3F  // 10 x101y12 CPE[0]  net1 = net2: _a370  C_AND/D//AND/D
FC  // 11 x101y12 CPE[1]  80'h00_C900_80_0000_0C88_FC3F modified with path inversions
88  // 12 x101y12 CPE[2]  80'h00_EA00_80_0000_0C88_FCCF from netlist
0C  // 13 x101y12 CPE[3]      00_2300_00_0000_0000_00F0 difference
00  // 14 x101y12 CPE[4]
00  // 15 x101y12 CPE[5]
80  // 16 x101y12 CPE[6]
00  // 17 x101y12 CPE[7]
C9  // 18 x101y12 CPE[8]
00  // 19 x101y12 CPE[9]
FF  // 20 x102y11 CPE[0]  _a826  C_////Bridge
FF  // 21 x102y11 CPE[1]  80'h00_00A5_00_0000_0C00_FFFF modified with path inversions
00  // 22 x102y11 CPE[2]  80'h00_00A5_00_0000_0C00_FFFF from netlist
0C  // 23 x102y11 CPE[3]
00  // 24 x102y11 CPE[4]
00  // 25 x102y11 CPE[5]
00  // 26 x102y11 CPE[6]
A5  // 27 x102y11 CPE[7]
00  // 28 x102y11 CPE[8]
00  // 29 x102y11 CPE[9]
FF  // 30 x102y12 CPE[0]  _a12  C_AND////    
4A  // 31 x102y12 CPE[1]  80'h00_0018_00_0000_0C88_4AFF modified with path inversions
88  // 32 x102y12 CPE[2]  80'h00_0018_00_0000_0C88_4AFF from netlist
0C  // 33 x102y12 CPE[3]
00  // 34 x102y12 CPE[4]
00  // 35 x102y12 CPE[5]
00  // 36 x102y12 CPE[6]
18  // 37 x102y12 CPE[7]
E9 // -- CRC low byte
91 // -- CRC high byte


// Config Latches on x103y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4944     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
06 // y_sel: 11
2A // -- CRC low byte
48 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 494C
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FC  //  0 x103y11 CPE[0]  net1 = net2: _a532  C_AND/D//AND/D
FC  //  1 x103y11 CPE[1]  80'h00_C600_80_0000_0C88_FCFC modified with path inversions
88  //  2 x103y11 CPE[2]  80'h00_EA00_80_0000_0C88_FCFC from netlist
0C  //  3 x103y11 CPE[3]      00_2C00_00_0000_0000_0000 difference
00  //  4 x103y11 CPE[4]
00  //  5 x103y11 CPE[5]
80  //  6 x103y11 CPE[6]
00  //  7 x103y11 CPE[7]
C6  //  8 x103y11 CPE[8]
00  //  9 x103y11 CPE[9]
BC  // 10 x103y12 CPE[0]  _a175  C_ORAND////    
FC  // 11 x103y12 CPE[1]  80'h00_0018_00_0000_0888_FCBC modified with path inversions
88  // 12 x103y12 CPE[2]  80'h00_0018_00_0000_0888_F373 from netlist
08  // 13 x103y12 CPE[3]      00_0000_00_0000_0000_0FCF difference
00  // 14 x103y12 CPE[4]
00  // 15 x103y12 CPE[5]
00  // 16 x103y12 CPE[6]
18  // 17 x103y12 CPE[7]
00  // 18 x103y12 CPE[8]
00  // 19 x103y12 CPE[9]
00  // 20 x104y11 CPE[0]
00  // 21 x104y11 CPE[1]
00  // 22 x104y11 CPE[2]
00  // 23 x104y11 CPE[3]
00  // 24 x104y11 CPE[4]
00  // 25 x104y11 CPE[5]
00  // 26 x104y11 CPE[6]
00  // 27 x104y11 CPE[7]
00  // 28 x104y11 CPE[8]
00  // 29 x104y11 CPE[9]
F3  // 30 x104y12 CPE[0]  net1 = net2: _a463  C_AND/D//AND/D
F5  // 31 x104y12 CPE[1]  80'h00_CA00_80_0000_0C88_F5F3 modified with path inversions
88  // 32 x104y12 CPE[2]  80'h00_FA00_80_0000_0C88_FAFC from netlist
0C  // 33 x104y12 CPE[3]      00_3000_00_0000_0000_0F0F difference
00  // 34 x104y12 CPE[4]
00  // 35 x104y12 CPE[5]
80  // 36 x104y12 CPE[6]
00  // 37 x104y12 CPE[7]
CA  // 38 x104y12 CPE[8]
B1 // -- CRC low byte
AA // -- CRC high byte


// Config Latches on x105y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4979     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
06 // y_sel: 11
F2 // -- CRC low byte
51 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4981
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
81  //  0 x105y11 CPE[0]  _a696  C_AND////    
F5  //  1 x105y11 CPE[1]  80'h00_0018_00_0000_0888_F581 modified with path inversions
88  //  2 x105y11 CPE[2]  80'h00_0018_00_0000_0888_F541 from netlist
08  //  3 x105y11 CPE[3]      00_0000_00_0000_0000_00C0 difference
00  //  4 x105y11 CPE[4]
00  //  5 x105y11 CPE[5]
00  //  6 x105y11 CPE[6]
18  //  7 x105y11 CPE[7]
00  //  8 x105y11 CPE[8]
00  //  9 x105y11 CPE[9]
00  // 10 x105y12 CPE[0]  _a685  C_OR////    
AA  // 11 x105y12 CPE[1]  80'h00_0018_00_0000_0CEE_AA00 modified with path inversions
EE  // 12 x105y12 CPE[2]  80'h00_0018_00_0000_0CEE_5500 from netlist
0C  // 13 x105y12 CPE[3]      00_0000_00_0000_0000_FF00 difference
00  // 14 x105y12 CPE[4]
00  // 15 x105y12 CPE[5]
00  // 16 x105y12 CPE[6]
18  // 17 x105y12 CPE[7]
00  // 18 x105y12 CPE[8]
00  // 19 x105y12 CPE[9]
A5  // 20 x106y11 CPE[0]  _a720  C_///OR/
FF  // 21 x106y11 CPE[1]  80'h00_0060_00_0000_0C0E_FFA5 modified with path inversions
0E  // 22 x106y11 CPE[2]  80'h00_0060_00_0000_0C0E_FF55 from netlist
0C  // 23 x106y11 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 24 x106y11 CPE[4]
00  // 25 x106y11 CPE[5]
00  // 26 x106y11 CPE[6]
60  // 27 x106y11 CPE[7]
00  // 28 x106y11 CPE[8]
00  // 29 x106y11 CPE[9]
00  // 30 x106y12 CPE[0]
00  // 31 x106y12 CPE[1]
00  // 32 x106y12 CPE[2]
00  // 33 x106y12 CPE[3]
00  // 34 x106y12 CPE[4]
00  // 35 x106y12 CPE[5]
00  // 36 x106y12 CPE[6]
00  // 37 x106y12 CPE[7]
00  // 38 x106y12 CPE[8]
00  // 39 x106y12 CPE[9]
24  // 40 x105y11 INMUX plane 2,1
38  // 41 x105y11 INMUX plane 4,3
1C  // 42 x105y11 INMUX plane 6,5
00  // 43 x105y11 INMUX plane 8,7
18  // 44 x105y11 INMUX plane 10,9
28  // 45 x105y11 INMUX plane 12,11
00  // 46 x105y12 INMUX plane 2,1
0B  // 47 x105y12 INMUX plane 4,3
04  // 48 x105y12 INMUX plane 6,5
03  // 49 x105y12 INMUX plane 8,7
00  // 50 x105y12 INMUX plane 10,9
00  // 51 x105y12 INMUX plane 12,11
01  // 52 x106y11 INMUX plane 2,1
07  // 53 x106y11 INMUX plane 4,3
1B  // 54 x106y11 INMUX plane 6,5
80  // 55 x106y11 INMUX plane 8,7
18  // 56 x106y11 INMUX plane 10,9
84  // 57 x106y11 INMUX plane 12,11
00  // 58 x106y12 INMUX plane 2,1
08  // 59 x106y12 INMUX plane 4,3
20  // 60 x106y12 INMUX plane 6,5
80  // 61 x106y12 INMUX plane 8,7
00  // 62 x106y12 INMUX plane 10,9
98  // 63 x106y12 INMUX plane 12,11
59  // 64 x106y12 SB_BIG plane 1
02  // 65 x106y12 SB_BIG plane 1
00  // 66 x106y12 SB_DRIVE plane 2,1
93  // 67 x106y12 SB_BIG plane 2
32  // 68 x106y12 SB_BIG plane 2
48  // 69 x106y12 SB_BIG plane 3
12  // 70 x106y12 SB_BIG plane 3
00  // 71 x106y12 SB_DRIVE plane 4,3
11  // 72 x106y12 SB_BIG plane 4
00  // 73 x106y12 SB_BIG plane 4
48  // 74 x106y12 SB_BIG plane 5
42  // 75 x106y12 SB_BIG plane 5
02  // 76 x106y12 SB_DRIVE plane 6,5
41  // 77 x106y12 SB_BIG plane 6
22  // 78 x106y12 SB_BIG plane 6
82  // 79 x106y12 SB_BIG plane 7
24  // 80 x106y12 SB_BIG plane 7
00  // 81 x106y12 SB_DRIVE plane 8,7
00  // 82 x106y12 SB_BIG plane 8
00  // 83 x106y12 SB_BIG plane 8
40  // 84 x106y12 SB_BIG plane 9
01  // 85 x106y12 SB_BIG plane 9
00  // 86 x106y12 SB_DRIVE plane 10,9
00  // 87 x106y12 SB_BIG plane 10
50  // 88 x106y12 SB_BIG plane 10
00  // 89 x106y12 SB_BIG plane 11
00  // 90 x106y12 SB_BIG plane 11
00  // 91 x106y12 SB_DRIVE plane 12,11
00  // 92 x106y12 SB_BIG plane 12
00  // 93 x106y12 SB_BIG plane 12
B0  // 94 x105y11 SB_SML plane 1
85  // 95 x105y11 SB_SML plane 2,1
2A  // 96 x105y11 SB_SML plane 2
A8  // 97 x105y11 SB_SML plane 3
02  // 98 x105y11 SB_SML plane 4,3
00  // 99 x105y11 SB_SML plane 4
D0  // 100 x105y11 SB_SML plane 5
83  // 101 x105y11 SB_SML plane 6,5
2A  // 102 x105y11 SB_SML plane 6
54  // 103 x105y11 SB_SML plane 7
03  // 104 x105y11 SB_SML plane 8,7
00  // 105 x105y11 SB_SML plane 8
00  // 106 x105y11 SB_SML plane 9
00  // 107 x105y11 SB_SML plane 10,9
00  // 108 x105y11 SB_SML plane 10
00  // 109 x105y11 SB_SML plane 11
06  // 110 x105y11 SB_SML plane 12,11
66 // -- CRC low byte
3B // -- CRC high byte


// Config Latches on x107y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 49F6     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
06 // y_sel: 11
9A // -- CRC low byte
7B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 49FE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FF  //  0 x107y11 CPE[0]  _a721  C_AND////    
1F  //  1 x107y11 CPE[1]  80'h00_0018_00_0000_0C88_1FFF modified with path inversions
88  //  2 x107y11 CPE[2]  80'h00_0018_00_0000_0C88_8FFF from netlist
0C  //  3 x107y11 CPE[3]      00_0000_00_0000_0000_9000 difference
00  //  4 x107y11 CPE[4]
00  //  5 x107y11 CPE[5]
00  //  6 x107y11 CPE[6]
18  //  7 x107y11 CPE[7]
00  //  8 x107y11 CPE[8]
00  //  9 x107y11 CPE[9]
0A  // 10 x107y12 CPE[0]  _a297  C_MX2b////    
00  // 11 x107y12 CPE[1]  80'h00_0018_00_0040_0A31_000A modified with path inversions
31  // 12 x107y12 CPE[2]  80'h00_0018_00_0040_0A31_000A from netlist
0A  // 13 x107y12 CPE[3]
40  // 14 x107y12 CPE[4]
00  // 15 x107y12 CPE[5]
00  // 16 x107y12 CPE[6]
18  // 17 x107y12 CPE[7]
00  // 18 x107y12 CPE[8]
00  // 19 x107y12 CPE[9]
2F  // 20 x108y11 CPE[0]  net1 = net2: _a703  C_AND///AND/
AA  // 21 x108y11 CPE[1]  80'h00_0078_00_0000_0C88_AA2F modified with path inversions
88  // 22 x108y11 CPE[2]  80'h00_0078_00_0000_0C88_AA8F from netlist
0C  // 23 x108y11 CPE[3]      00_0000_00_0000_0000_00A0 difference
00  // 24 x108y11 CPE[4]
00  // 25 x108y11 CPE[5]
00  // 26 x108y11 CPE[6]
78  // 27 x108y11 CPE[7]
00  // 28 x108y11 CPE[8]
00  // 29 x108y11 CPE[9]
53  // 30 x108y12 CPE[0]  _a713  C_///AND/
FF  // 31 x108y12 CPE[1]  80'h00_0060_00_0000_0C08_FF53 modified with path inversions
08  // 32 x108y12 CPE[2]  80'h00_0060_00_0000_0C08_FFAC from netlist
0C  // 33 x108y12 CPE[3]      00_0000_00_0000_0000_00FF difference
00  // 34 x108y12 CPE[4]
00  // 35 x108y12 CPE[5]
00  // 36 x108y12 CPE[6]
60  // 37 x108y12 CPE[7]
00  // 38 x108y12 CPE[8]
00  // 39 x108y12 CPE[9]
00  // 40 x107y11 INMUX plane 2,1
05  // 41 x107y11 INMUX plane 4,3
01  // 42 x107y11 INMUX plane 6,5
0E  // 43 x107y11 INMUX plane 8,7
00  // 44 x107y11 INMUX plane 10,9
2A  // 45 x107y11 INMUX plane 12,11
00  // 46 x107y12 INMUX plane 2,1
08  // 47 x107y12 INMUX plane 4,3
24  // 48 x107y12 INMUX plane 6,5
01  // 49 x107y12 INMUX plane 8,7
20  // 50 x107y12 INMUX plane 10,9
00  // 51 x107y12 INMUX plane 12,11
09  // 52 x108y11 INMUX plane 2,1
07  // 53 x108y11 INMUX plane 4,3
04  // 54 x108y11 INMUX plane 6,5
44  // 55 x108y11 INMUX plane 8,7
1A  // 56 x108y11 INMUX plane 10,9
CC  // 57 x108y11 INMUX plane 12,11
29  // 58 x108y12 INMUX plane 2,1
03  // 59 x108y12 INMUX plane 4,3
08  // 60 x108y12 INMUX plane 6,5
C1  // 61 x108y12 INMUX plane 8,7
00  // 62 x108y12 INMUX plane 10,9
D8  // 63 x108y12 INMUX plane 12,11
A0  // 64 x107y11 SB_BIG plane 1
14  // 65 x107y11 SB_BIG plane 1
00  // 66 x107y11 SB_DRIVE plane 2,1
98  // 67 x107y11 SB_BIG plane 2
14  // 68 x107y11 SB_BIG plane 2
94  // 69 x107y11 SB_BIG plane 3
14  // 70 x107y11 SB_BIG plane 3
00  // 71 x107y11 SB_DRIVE plane 4,3
59  // 72 x107y11 SB_BIG plane 4
12  // 73 x107y11 SB_BIG plane 4
C0  // 74 x107y11 SB_BIG plane 5
24  // 75 x107y11 SB_BIG plane 5
00  // 76 x107y11 SB_DRIVE plane 6,5
48  // 77 x107y11 SB_BIG plane 6
12  // 78 x107y11 SB_BIG plane 6
48  // 79 x107y11 SB_BIG plane 7
32  // 80 x107y11 SB_BIG plane 7
00  // 81 x107y11 SB_DRIVE plane 8,7
48  // 82 x107y11 SB_BIG plane 8
12  // 83 x107y11 SB_BIG plane 8
49  // 84 x107y11 SB_BIG plane 9
25  // 85 x107y11 SB_BIG plane 9
00  // 86 x107y11 SB_DRIVE plane 10,9
02  // 87 x107y11 SB_BIG plane 10
02  // 88 x107y11 SB_BIG plane 10
48  // 89 x107y11 SB_BIG plane 11
22  // 90 x107y11 SB_BIG plane 11
00  // 91 x107y11 SB_DRIVE plane 12,11
41  // 92 x107y11 SB_BIG plane 12
12  // 93 x107y11 SB_BIG plane 12
A8  // 94 x108y12 SB_SML plane 1
86  // 95 x108y12 SB_SML plane 2,1
2A  // 96 x108y12 SB_SML plane 2
52  // 97 x108y12 SB_SML plane 3
80  // 98 x108y12 SB_SML plane 4,3
2A  // 99 x108y12 SB_SML plane 4
56  // 100 x108y12 SB_SML plane 5
13  // 101 x108y12 SB_SML plane 6,5
2B  // 102 x108y12 SB_SML plane 6
31  // 103 x108y12 SB_SML plane 7
82  // 104 x108y12 SB_SML plane 8,7
2A  // 105 x108y12 SB_SML plane 8
C8  // 106 x108y12 SB_SML plane 9
82  // 107 x108y12 SB_SML plane 10,9
6A  // 108 x108y12 SB_SML plane 10
E8  // 109 x108y12 SB_SML plane 11
82  // 110 x108y12 SB_SML plane 12,11
2A  // 111 x108y12 SB_SML plane 12
45 // -- CRC low byte
D8 // -- CRC high byte


// Config Latches on x109y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4A74     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
06 // y_sel: 11
42 // -- CRC low byte
62 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4A7C
1D // Length: 29
F9 // -- CRC low byte
F3 // -- CRC high byte
81  //  0 x109y11 CPE[0]  _a169  C_AND/D///    
34  //  1 x109y11 CPE[1]  80'h00_C500_00_0000_0788_3481 modified with path inversions
88  //  2 x109y11 CPE[2]  80'h00_EA00_00_0000_0788_C814 from netlist
07  //  3 x109y11 CPE[3]      00_2F00_00_0000_0000_FC95 difference
00  //  4 x109y11 CPE[4]
00  //  5 x109y11 CPE[5]
00  //  6 x109y11 CPE[6]
00  //  7 x109y11 CPE[7]
C5  //  8 x109y11 CPE[8]
00  //  9 x109y11 CPE[9]
00  // 10 x109y12 CPE[0]
00  // 11 x109y12 CPE[1]
00  // 12 x109y12 CPE[2]
00  // 13 x109y12 CPE[3]
00  // 14 x109y12 CPE[4]
00  // 15 x109y12 CPE[5]
00  // 16 x109y12 CPE[6]
00  // 17 x109y12 CPE[7]
00  // 18 x109y12 CPE[8]
00  // 19 x109y12 CPE[9]
7A  // 20 x110y11 CPE[0]  _a192  C_OR/D///    
CA  // 21 x110y11 CPE[1]  80'h00_CA00_00_0000_0EEE_CA7A modified with path inversions
EE  // 22 x110y11 CPE[2]  80'h00_EA00_00_0000_0EEE_C5D5 from netlist
0E  // 23 x110y11 CPE[3]      00_2000_00_0000_0000_0FAF difference
00  // 24 x110y11 CPE[4]
00  // 25 x110y11 CPE[5]
00  // 26 x110y11 CPE[6]
00  // 27 x110y11 CPE[7]
CA  // 28 x110y11 CPE[8]
6D // -- CRC low byte
08 // -- CRC high byte


// Config Latches on x89y13
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4A9F     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
07 // y_sel: 13
2A // -- CRC low byte
1B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4AA7
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x89y13 CPE[0]
00  //  1 x89y13 CPE[1]
00  //  2 x89y13 CPE[2]
00  //  3 x89y13 CPE[3]
00  //  4 x89y13 CPE[4]
00  //  5 x89y13 CPE[5]
00  //  6 x89y13 CPE[6]
00  //  7 x89y13 CPE[7]
00  //  8 x89y13 CPE[8]
00  //  9 x89y13 CPE[9]
00  // 10 x89y14 CPE[0]
00  // 11 x89y14 CPE[1]
00  // 12 x89y14 CPE[2]
00  // 13 x89y14 CPE[3]
00  // 14 x89y14 CPE[4]
00  // 15 x89y14 CPE[5]
00  // 16 x89y14 CPE[6]
00  // 17 x89y14 CPE[7]
00  // 18 x89y14 CPE[8]
00  // 19 x89y14 CPE[9]
05  // 20 x90y13 CPE[0]  net1 = net2: _a335  C_ADDF2///ADDF2/
C0  // 21 x90y13 CPE[1]  80'h00_0078_00_0020_0C66_C005 modified with path inversions
66  // 22 x90y13 CPE[2]  80'h00_0078_00_0020_0C66_C00A from netlist
0C  // 23 x90y13 CPE[3]      00_0000_00_0000_0000_000F difference
20  // 24 x90y13 CPE[4]
00  // 25 x90y13 CPE[5]
00  // 26 x90y13 CPE[6]
78  // 27 x90y13 CPE[7]
00  // 28 x90y13 CPE[8]
00  // 29 x90y13 CPE[9]
A0  // 30 x90y14 CPE[0]  _a337  C_ADDF////    
00  // 31 x90y14 CPE[1]  80'h00_0018_00_0010_0666_00A0 modified with path inversions
66  // 32 x90y14 CPE[2]  80'h00_0018_00_0010_0666_00A0 from netlist
06  // 33 x90y14 CPE[3]
10  // 34 x90y14 CPE[4]
00  // 35 x90y14 CPE[5]
00  // 36 x90y14 CPE[6]
18  // 37 x90y14 CPE[7]
00  // 38 x90y14 CPE[8]
00  // 39 x90y14 CPE[9]
00  // 40 x89y13 INMUX plane 2,1
00  // 41 x89y13 INMUX plane 4,3
00  // 42 x89y13 INMUX plane 6,5
00  // 43 x89y13 INMUX plane 8,7
00  // 44 x89y13 INMUX plane 10,9
00  // 45 x89y13 INMUX plane 12,11
00  // 46 x89y14 INMUX plane 2,1
08  // 47 x89y14 INMUX plane 4,3
00  // 48 x89y14 INMUX plane 6,5
00  // 49 x89y14 INMUX plane 8,7
00  // 50 x89y14 INMUX plane 10,9
00  // 51 x89y14 INMUX plane 12,11
06  // 52 x90y13 INMUX plane 2,1
01  // 53 x90y13 INMUX plane 4,3
04  // 54 x90y13 INMUX plane 6,5
20  // 55 x90y13 INMUX plane 8,7
00  // 56 x90y13 INMUX plane 10,9
00  // 57 x90y13 INMUX plane 12,11
00  // 58 x90y14 INMUX plane 2,1
07  // 59 x90y14 INMUX plane 4,3
00  // 60 x90y14 INMUX plane 6,5
18  // 61 x90y14 INMUX plane 8,7
00  // 62 x90y14 INMUX plane 10,9
03  // 63 x90y14 INMUX plane 12,11
00  // 64 x89y13 SB_BIG plane 1
00  // 65 x89y13 SB_BIG plane 1
00  // 66 x89y13 SB_DRIVE plane 2,1
00  // 67 x89y13 SB_BIG plane 2
00  // 68 x89y13 SB_BIG plane 2
41  // 69 x89y13 SB_BIG plane 3
12  // 70 x89y13 SB_BIG plane 3
00  // 71 x89y13 SB_DRIVE plane 4,3
08  // 72 x89y13 SB_BIG plane 4
12  // 73 x89y13 SB_BIG plane 4
00  // 74 x89y13 SB_BIG plane 5
00  // 75 x89y13 SB_BIG plane 5
00  // 76 x89y13 SB_DRIVE plane 6,5
02  // 77 x89y13 SB_BIG plane 6
18  // 78 x89y13 SB_BIG plane 6
48  // 79 x89y13 SB_BIG plane 7
12  // 80 x89y13 SB_BIG plane 7
00  // 81 x89y13 SB_DRIVE plane 8,7
48  // 82 x89y13 SB_BIG plane 8
12  // 83 x89y13 SB_BIG plane 8
40  // 84 x89y13 SB_BIG plane 9
01  // 85 x89y13 SB_BIG plane 9
02  // 86 x89y13 SB_DRIVE plane 10,9
00  // 87 x89y13 SB_BIG plane 10
00  // 88 x89y13 SB_BIG plane 10
00  // 89 x89y13 SB_BIG plane 11
00  // 90 x89y13 SB_BIG plane 11
00  // 91 x89y13 SB_DRIVE plane 12,11
00  // 92 x89y13 SB_BIG plane 12
00  // 93 x89y13 SB_BIG plane 12
00  // 94 x90y14 SB_SML plane 1
B0  // 95 x90y14 SB_SML plane 2,1
40  // 96 x90y14 SB_SML plane 2
A8  // 97 x90y14 SB_SML plane 3
80  // 98 x90y14 SB_SML plane 4,3
2A  // 99 x90y14 SB_SML plane 4
00  // 100 x90y14 SB_SML plane 5
00  // 101 x90y14 SB_SML plane 6,5
00  // 102 x90y14 SB_SML plane 6
A8  // 103 x90y14 SB_SML plane 7
82  // 104 x90y14 SB_SML plane 8,7
2C  // 105 x90y14 SB_SML plane 8
0F // -- CRC low byte
20 // -- CRC high byte


// Config Latches on x91y13
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4B17     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
07 // y_sel: 13
42 // -- CRC low byte
31 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4B1F
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x91y13 CPE[0]
00  //  1 x91y13 CPE[1]
00  //  2 x91y13 CPE[2]
00  //  3 x91y13 CPE[3]
00  //  4 x91y13 CPE[4]
00  //  5 x91y13 CPE[5]
00  //  6 x91y13 CPE[6]
00  //  7 x91y13 CPE[7]
00  //  8 x91y13 CPE[8]
00  //  9 x91y13 CPE[9]
FF  // 10 x91y14 CPE[0]  _a361  C_/C_0_1///    
FF  // 11 x91y14 CPE[1]  80'h00_3F00_12_0800_0C00_FFFF modified with path inversions
00  // 12 x91y14 CPE[2]  80'h00_3F00_12_0800_0C00_FFFF from netlist
0C  // 13 x91y14 CPE[3]
00  // 14 x91y14 CPE[4]
08  // 15 x91y14 CPE[5]
12  // 16 x91y14 CPE[6]
00  // 17 x91y14 CPE[7]
3F  // 18 x91y14 CPE[8]
00  // 19 x91y14 CPE[9]
05  // 20 x92y13 CPE[0]  net1 = net2: _a312  C_ADDF2/D//ADDF2/
A5  // 21 x92y13 CPE[1]  80'h00_CD60_00_0020_0C66_A505 modified with path inversions
66  // 22 x92y13 CPE[2]  80'h00_EE60_00_0020_0C66_AA0A from netlist
0C  // 23 x92y13 CPE[3]      00_2300_00_0000_0000_0F0F difference
20  // 24 x92y13 CPE[4]
00  // 25 x92y13 CPE[5]
00  // 26 x92y13 CPE[6]
60  // 27 x92y13 CPE[7]
CD  // 28 x92y13 CPE[8]
00  // 29 x92y13 CPE[9]
0C  // 30 x92y14 CPE[0]  net1 = net2: _a322  C_ADDF2/D//ADDF2/
C0  // 31 x92y14 CPE[1]  80'h00_CD60_00_0020_0C66_C00C modified with path inversions
66  // 32 x92y14 CPE[2]  80'h00_EE60_00_0020_0C66_C00C from netlist
0C  // 33 x92y14 CPE[3]      00_2300_00_0000_0000_0000 difference
20  // 34 x92y14 CPE[4]
00  // 35 x92y14 CPE[5]
00  // 36 x92y14 CPE[6]
60  // 37 x92y14 CPE[7]
CD  // 38 x92y14 CPE[8]
4D // -- CRC low byte
BF // -- CRC high byte


// Config Latches on x93y13
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4B4C     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
07 // y_sel: 13
9A // -- CRC low byte
28 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4B54
13 // Length: 19
87 // -- CRC low byte
1A // -- CRC high byte
00  //  0 x93y13 CPE[0]
00  //  1 x93y13 CPE[1]
00  //  2 x93y13 CPE[2]
00  //  3 x93y13 CPE[3]
00  //  4 x93y13 CPE[4]
00  //  5 x93y13 CPE[5]
00  //  6 x93y13 CPE[6]
00  //  7 x93y13 CPE[7]
00  //  8 x93y13 CPE[8]
00  //  9 x93y13 CPE[9]
5D  // 10 x93y14 CPE[0]  _a41  C_///OR/D
FF  // 11 x93y14 CPE[1]  80'h00_CE00_80_0000_0C0E_FF5D modified with path inversions
0E  // 12 x93y14 CPE[2]  80'h00_EE00_80_0000_0C0E_FFAE from netlist
0C  // 13 x93y14 CPE[3]      00_2000_00_0000_0000_00F3 difference
00  // 14 x93y14 CPE[4]
00  // 15 x93y14 CPE[5]
80  // 16 x93y14 CPE[6]
00  // 17 x93y14 CPE[7]
CE  // 18 x93y14 CPE[8]
54 // -- CRC low byte
16 // -- CRC high byte


// Config Latches on x95y13
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4B6D     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
07 // y_sel: 13
C3 // -- CRC low byte
3E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4B75
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
E5  //  0 x95y13 CPE[0]  _a629  C_ORAND////    
F5  //  1 x95y13 CPE[1]  80'h00_0018_00_0000_0888_F5E5 modified with path inversions
88  //  2 x95y13 CPE[2]  80'h00_0018_00_0000_0888_F5B5 from netlist
08  //  3 x95y13 CPE[3]      00_0000_00_0000_0000_0050 difference
00  //  4 x95y13 CPE[4]
00  //  5 x95y13 CPE[5]
00  //  6 x95y13 CPE[6]
18  //  7 x95y13 CPE[7]
00  //  8 x95y13 CPE[8]
00  //  9 x95y13 CPE[9]
A4  // 10 x95y14 CPE[0]  net1 = net2: _a49  C_AND///AND/
F2  // 11 x95y14 CPE[1]  80'h00_0078_00_0000_0C88_F2A4 modified with path inversions
88  // 12 x95y14 CPE[2]  80'h00_0078_00_0000_0C88_F458 from netlist
0C  // 13 x95y14 CPE[3]      00_0000_00_0000_0000_06FC difference
00  // 14 x95y14 CPE[4]
00  // 15 x95y14 CPE[5]
00  // 16 x95y14 CPE[6]
78  // 17 x95y14 CPE[7]
00  // 18 x95y14 CPE[8]
00  // 19 x95y14 CPE[9]
FF  // 20 x96y13 CPE[0]  _a801  C_////Bridge
FF  // 21 x96y13 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 22 x96y13 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 23 x96y13 CPE[3]
00  // 24 x96y13 CPE[4]
00  // 25 x96y13 CPE[5]
00  // 26 x96y13 CPE[6]
A0  // 27 x96y13 CPE[7]
00  // 28 x96y13 CPE[8]
00  // 29 x96y13 CPE[9]
1C  // 30 x96y14 CPE[0]  _a14  C_AND////    
4F  // 31 x96y14 CPE[1]  80'h00_0018_00_0000_0888_4F1C modified with path inversions
88  // 32 x96y14 CPE[2]  80'h00_0018_00_0000_0888_1F1C from netlist
08  // 33 x96y14 CPE[3]      00_0000_00_0000_0000_5000 difference
00  // 34 x96y14 CPE[4]
00  // 35 x96y14 CPE[5]
00  // 36 x96y14 CPE[6]
18  // 37 x96y14 CPE[7]
00  // 38 x96y14 CPE[8]
00  // 39 x96y14 CPE[9]
07  // 40 x95y13 INMUX plane 2,1
27  // 41 x95y13 INMUX plane 4,3
05  // 42 x95y13 INMUX plane 6,5
20  // 43 x95y13 INMUX plane 8,7
05  // 44 x95y13 INMUX plane 10,9
1C  // 45 x95y13 INMUX plane 12,11
07  // 46 x95y14 INMUX plane 2,1
06  // 47 x95y14 INMUX plane 4,3
3C  // 48 x95y14 INMUX plane 6,5
04  // 49 x95y14 INMUX plane 8,7
1B  // 50 x95y14 INMUX plane 10,9
20  // 51 x95y14 INMUX plane 12,11
02  // 52 x96y13 INMUX plane 2,1
08  // 53 x96y13 INMUX plane 4,3
02  // 54 x96y13 INMUX plane 6,5
40  // 55 x96y13 INMUX plane 8,7
18  // 56 x96y13 INMUX plane 10,9
80  // 57 x96y13 INMUX plane 12,11
00  // 58 x96y14 INMUX plane 2,1
11  // 59 x96y14 INMUX plane 4,3
01  // 60 x96y14 INMUX plane 6,5
E7  // 61 x96y14 INMUX plane 8,7
09  // 62 x96y14 INMUX plane 10,9
82  // 63 x96y14 INMUX plane 12,11
93  // 64 x96y14 SB_BIG plane 1
20  // 65 x96y14 SB_BIG plane 1
00  // 66 x96y14 SB_DRIVE plane 2,1
48  // 67 x96y14 SB_BIG plane 2
12  // 68 x96y14 SB_BIG plane 2
48  // 69 x96y14 SB_BIG plane 3
12  // 70 x96y14 SB_BIG plane 3
00  // 71 x96y14 SB_DRIVE plane 4,3
48  // 72 x96y14 SB_BIG plane 4
12  // 73 x96y14 SB_BIG plane 4
88  // 74 x96y14 SB_BIG plane 5
12  // 75 x96y14 SB_BIG plane 5
00  // 76 x96y14 SB_DRIVE plane 6,5
93  // 77 x96y14 SB_BIG plane 6
54  // 78 x96y14 SB_BIG plane 6
48  // 79 x96y14 SB_BIG plane 7
12  // 80 x96y14 SB_BIG plane 7
10  // 81 x96y14 SB_DRIVE plane 8,7
41  // 82 x96y14 SB_BIG plane 8
10  // 83 x96y14 SB_BIG plane 8
51  // 84 x96y14 SB_BIG plane 9
45  // 85 x96y14 SB_BIG plane 9
02  // 86 x96y14 SB_DRIVE plane 10,9
48  // 87 x96y14 SB_BIG plane 10
02  // 88 x96y14 SB_BIG plane 10
48  // 89 x96y14 SB_BIG plane 11
12  // 90 x96y14 SB_BIG plane 11
00  // 91 x96y14 SB_DRIVE plane 12,11
48  // 92 x96y14 SB_BIG plane 12
12  // 93 x96y14 SB_BIG plane 12
A8  // 94 x95y13 SB_SML plane 1
82  // 95 x95y13 SB_SML plane 2,1
22  // 96 x95y13 SB_SML plane 2
88  // 97 x95y13 SB_SML plane 3
12  // 98 x95y13 SB_SML plane 4,3
0A  // 99 x95y13 SB_SML plane 4
A8  // 100 x95y13 SB_SML plane 5
82  // 101 x95y13 SB_SML plane 6,5
22  // 102 x95y13 SB_SML plane 6
A8  // 103 x95y13 SB_SML plane 7
82  // 104 x95y13 SB_SML plane 8,7
2A  // 105 x95y13 SB_SML plane 8
A8  // 106 x95y13 SB_SML plane 9
82  // 107 x95y13 SB_SML plane 10,9
22  // 108 x95y13 SB_SML plane 10
A8  // 109 x95y13 SB_SML plane 11
82  // 110 x95y13 SB_SML plane 12,11
2A  // 111 x95y13 SB_SML plane 12
ED // -- CRC low byte
90 // -- CRC high byte


// Config Latches on x97y13
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4BEB     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
07 // y_sel: 13
1B // -- CRC low byte
27 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4BF3
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
83  //  0 x97y13 CPE[0]  net1 = net2: _a130  C_AND///AND/
81  //  1 x97y13 CPE[1]  80'h00_0078_00_0000_0C88_8183 modified with path inversions
88  //  2 x97y13 CPE[2]  80'h00_0078_00_0000_0C88_828C from netlist
0C  //  3 x97y13 CPE[3]      00_0000_00_0000_0000_030F difference
00  //  4 x97y13 CPE[4]
00  //  5 x97y13 CPE[5]
00  //  6 x97y13 CPE[6]
78  //  7 x97y13 CPE[7]
00  //  8 x97y13 CPE[8]
00  //  9 x97y13 CPE[9]
84  // 10 x97y14 CPE[0]  net1 = net2: _a737  C_AND///AND/
F8  // 11 x97y14 CPE[1]  80'h00_0078_00_0000_0C88_F884 modified with path inversions
88  // 12 x97y14 CPE[2]  80'h00_0078_00_0000_0C88_F441 from netlist
0C  // 13 x97y14 CPE[3]      00_0000_00_0000_0000_0CC5 difference
00  // 14 x97y14 CPE[4]
00  // 15 x97y14 CPE[5]
00  // 16 x97y14 CPE[6]
78  // 17 x97y14 CPE[7]
00  // 18 x97y14 CPE[8]
00  // 19 x97y14 CPE[9]
42  // 20 x98y13 CPE[0]  _a23  C_AND////    _a736  C_///AND/
44  // 21 x98y13 CPE[1]  80'h00_0078_00_0000_0C88_4442 modified with path inversions
88  // 22 x98y13 CPE[2]  80'h00_0078_00_0000_0C88_4288 from netlist
0C  // 23 x98y13 CPE[3]      00_0000_00_0000_0000_06CA difference
00  // 24 x98y13 CPE[4]
00  // 25 x98y13 CPE[5]
00  // 26 x98y13 CPE[6]
78  // 27 x98y13 CPE[7]
00  // 28 x98y13 CPE[8]
00  // 29 x98y13 CPE[9]
A3  // 30 x98y14 CPE[0]  net1 = net2: _a111  C_AND///AND/
35  // 31 x98y14 CPE[1]  80'h00_0078_00_0000_0C88_35A3 modified with path inversions
88  // 32 x98y14 CPE[2]  80'h00_0078_00_0000_0C88_35AC from netlist
0C  // 33 x98y14 CPE[3]      00_0000_00_0000_0000_000F difference
00  // 34 x98y14 CPE[4]
00  // 35 x98y14 CPE[5]
00  // 36 x98y14 CPE[6]
78  // 37 x98y14 CPE[7]
00  // 38 x98y14 CPE[8]
00  // 39 x98y14 CPE[9]
3D  // 40 x97y13 INMUX plane 2,1
2A  // 41 x97y13 INMUX plane 4,3
26  // 42 x97y13 INMUX plane 6,5
1D  // 43 x97y13 INMUX plane 8,7
18  // 44 x97y13 INMUX plane 10,9
00  // 45 x97y13 INMUX plane 12,11
2D  // 46 x97y14 INMUX plane 2,1
36  // 47 x97y14 INMUX plane 4,3
1C  // 48 x97y14 INMUX plane 6,5
2D  // 49 x97y14 INMUX plane 8,7
20  // 50 x97y14 INMUX plane 10,9
00  // 51 x97y14 INMUX plane 12,11
3F  // 52 x98y13 INMUX plane 2,1
3D  // 53 x98y13 INMUX plane 4,3
24  // 54 x98y13 INMUX plane 6,5
6F  // 55 x98y13 INMUX plane 8,7
24  // 56 x98y13 INMUX plane 10,9
DC  // 57 x98y13 INMUX plane 12,11
1B  // 58 x98y14 INMUX plane 2,1
0A  // 59 x98y14 INMUX plane 4,3
12  // 60 x98y14 INMUX plane 6,5
13  // 61 x98y14 INMUX plane 8,7
00  // 62 x98y14 INMUX plane 10,9
C0  // 63 x98y14 INMUX plane 12,11
94  // 64 x97y13 SB_BIG plane 1
42  // 65 x97y13 SB_BIG plane 1
00  // 66 x97y13 SB_DRIVE plane 2,1
48  // 67 x97y13 SB_BIG plane 2
12  // 68 x97y13 SB_BIG plane 2
41  // 69 x97y13 SB_BIG plane 3
12  // 70 x97y13 SB_BIG plane 3
20  // 71 x97y13 SB_DRIVE plane 4,3
08  // 72 x97y13 SB_BIG plane 4
02  // 73 x97y13 SB_BIG plane 4
08  // 74 x97y13 SB_BIG plane 5
16  // 75 x97y13 SB_BIG plane 5
42  // 76 x97y13 SB_DRIVE plane 6,5
48  // 77 x97y13 SB_BIG plane 6
10  // 78 x97y13 SB_BIG plane 6
48  // 79 x97y13 SB_BIG plane 7
22  // 80 x97y13 SB_BIG plane 7
00  // 81 x97y13 SB_DRIVE plane 8,7
08  // 82 x97y13 SB_BIG plane 8
12  // 83 x97y13 SB_BIG plane 8
41  // 84 x97y13 SB_BIG plane 9
12  // 85 x97y13 SB_BIG plane 9
00  // 86 x97y13 SB_DRIVE plane 10,9
41  // 87 x97y13 SB_BIG plane 10
12  // 88 x97y13 SB_BIG plane 10
48  // 89 x97y13 SB_BIG plane 11
22  // 90 x97y13 SB_BIG plane 11
00  // 91 x97y13 SB_DRIVE plane 12,11
08  // 92 x97y13 SB_BIG plane 12
12  // 93 x97y13 SB_BIG plane 12
03  // 94 x98y14 SB_SML plane 1
27  // 95 x98y14 SB_SML plane 2,1
08  // 96 x98y14 SB_SML plane 2
A8  // 97 x98y14 SB_SML plane 3
40  // 98 x98y14 SB_SML plane 4,3
4E  // 99 x98y14 SB_SML plane 4
88  // 100 x98y14 SB_SML plane 5
82  // 101 x98y14 SB_SML plane 6,5
2A  // 102 x98y14 SB_SML plane 6
A8  // 103 x98y14 SB_SML plane 7
12  // 104 x98y14 SB_SML plane 8,7
2B  // 105 x98y14 SB_SML plane 8
A8  // 106 x98y14 SB_SML plane 9
82  // 107 x98y14 SB_SML plane 10,9
35  // 108 x98y14 SB_SML plane 10
28  // 109 x98y14 SB_SML plane 11
23  // 110 x98y14 SB_SML plane 12,11
68  // 111 x98y14 SB_SML plane 12
C6 // -- CRC low byte
EC // -- CRC high byte


// Config Latches on x99y13
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4C69     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
07 // y_sel: 13
73 // -- CRC low byte
0D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4C71
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x99y13 CPE[0]  _a293  C_OR////    _a841  C_////Bridge
BE  //  1 x99y13 CPE[1]  80'h00_00BB_00_0000_0CEE_BE00 modified with path inversions
EE  //  2 x99y13 CPE[2]  80'h00_00BB_00_0000_0CEE_EE00 from netlist
0C  //  3 x99y13 CPE[3]      00_0000_00_0000_0000_5000 difference
00  //  4 x99y13 CPE[4]
00  //  5 x99y13 CPE[5]
00  //  6 x99y13 CPE[6]
BB  //  7 x99y13 CPE[7]
00  //  8 x99y13 CPE[8]
00  //  9 x99y13 CPE[9]
00  // 10 x99y14 CPE[0]
00  // 11 x99y14 CPE[1]
00  // 12 x99y14 CPE[2]
00  // 13 x99y14 CPE[3]
00  // 14 x99y14 CPE[4]
00  // 15 x99y14 CPE[5]
00  // 16 x99y14 CPE[6]
00  // 17 x99y14 CPE[7]
00  // 18 x99y14 CPE[8]
00  // 19 x99y14 CPE[9]
1C  // 20 x100y13 CPE[0]  _a228  C_///AND/
FF  // 21 x100y13 CPE[1]  80'h00_0060_00_0000_0C08_FF1C modified with path inversions
08  // 22 x100y13 CPE[2]  80'h00_0060_00_0000_0C08_FF43 from netlist
0C  // 23 x100y13 CPE[3]      00_0000_00_0000_0000_005F difference
00  // 24 x100y13 CPE[4]
00  // 25 x100y13 CPE[5]
00  // 26 x100y13 CPE[6]
60  // 27 x100y13 CPE[7]
00  // 28 x100y13 CPE[8]
00  // 29 x100y13 CPE[9]
DD  // 30 x100y14 CPE[0]  _a164  C_OR/D///    
BD  // 31 x100y14 CPE[1]  80'h00_C500_00_0000_0EEE_BDDD modified with path inversions
EE  // 32 x100y14 CPE[2]  80'h00_EA00_00_0000_0EEE_EEE7 from netlist
0E  // 33 x100y14 CPE[3]      00_2F00_00_0000_0000_533A difference
00  // 34 x100y14 CPE[4]
00  // 35 x100y14 CPE[5]
00  // 36 x100y14 CPE[6]
00  // 37 x100y14 CPE[7]
C5  // 38 x100y14 CPE[8]
AD // -- CRC low byte
D2 // -- CRC high byte


// Config Latches on x101y13
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4C9E     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
07 // y_sel: 13
AB // -- CRC low byte
14 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4CA6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
F8  //  0 x101y13 CPE[0]  _a759  C_///AND/
FF  //  1 x101y13 CPE[1]  80'h00_0060_00_0000_0C08_FFF8 modified with path inversions
08  //  2 x101y13 CPE[2]  80'h00_0060_00_0000_0C08_FFF1 from netlist
0C  //  3 x101y13 CPE[3]      00_0000_00_0000_0000_0009 difference
00  //  4 x101y13 CPE[4]
00  //  5 x101y13 CPE[5]
00  //  6 x101y13 CPE[6]
60  //  7 x101y13 CPE[7]
00  //  8 x101y13 CPE[8]
00  //  9 x101y13 CPE[9]
FF  // 10 x101y14 CPE[0]  _a827  C_////Bridge
FF  // 11 x101y14 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 12 x101y14 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 13 x101y14 CPE[3]
00  // 14 x101y14 CPE[4]
00  // 15 x101y14 CPE[5]
00  // 16 x101y14 CPE[6]
A0  // 17 x101y14 CPE[7]
00  // 18 x101y14 CPE[8]
00  // 19 x101y14 CPE[9]
C3  // 20 x102y13 CPE[0]  _a227  C_MX4b////    
00  // 21 x102y13 CPE[1]  80'h00_0018_00_0040_0A3D_00C3 modified with path inversions
3D  // 22 x102y13 CPE[2]  80'h00_0018_00_0040_0A3F_00C3 from netlist
0A  // 23 x102y13 CPE[3]      00_0000_00_0000_0002_0000 difference
40  // 24 x102y13 CPE[4]
00  // 25 x102y13 CPE[5]
00  // 26 x102y13 CPE[6]
18  // 27 x102y13 CPE[7]
00  // 28 x102y13 CPE[8]
00  // 29 x102y13 CPE[9]
00  // 30 x102y14 CPE[0]  _a697  C_OR////    _a820  C_////Bridge
D0  // 31 x102y14 CPE[1]  80'h00_00B8_00_0000_0CEE_D000 modified with path inversions
EE  // 32 x102y14 CPE[2]  80'h00_00B8_00_0000_0CEE_B000 from netlist
0C  // 33 x102y14 CPE[3]      00_0000_00_0000_0000_6000 difference
00  // 34 x102y14 CPE[4]
00  // 35 x102y14 CPE[5]
00  // 36 x102y14 CPE[6]
B8  // 37 x102y14 CPE[7]
00  // 38 x102y14 CPE[8]
00  // 39 x102y14 CPE[9]
39  // 40 x101y13 INMUX plane 2,1
10  // 41 x101y13 INMUX plane 4,3
28  // 42 x101y13 INMUX plane 6,5
00  // 43 x101y13 INMUX plane 8,7
10  // 44 x101y13 INMUX plane 10,9
09  // 45 x101y13 INMUX plane 12,11
06  // 46 x101y14 INMUX plane 2,1
00  // 47 x101y14 INMUX plane 4,3
2C  // 48 x101y14 INMUX plane 6,5
05  // 49 x101y14 INMUX plane 8,7
00  // 50 x101y14 INMUX plane 10,9
00  // 51 x101y14 INMUX plane 12,11
28  // 52 x102y13 INMUX plane 2,1
30  // 53 x102y13 INMUX plane 4,3
BC  // 54 x102y13 INMUX plane 6,5
2A  // 55 x102y13 INMUX plane 8,7
80  // 56 x102y13 INMUX plane 10,9
00  // 57 x102y13 INMUX plane 12,11
00  // 58 x102y14 INMUX plane 2,1
00  // 59 x102y14 INMUX plane 4,3
98  // 60 x102y14 INMUX plane 6,5
0F  // 61 x102y14 INMUX plane 8,7
80  // 62 x102y14 INMUX plane 10,9
C5  // 63 x102y14 INMUX plane 12,11
48  // 64 x101y13 SB_BIG plane 1
42  // 65 x101y13 SB_BIG plane 1
00  // 66 x101y13 SB_DRIVE plane 2,1
54  // 67 x101y13 SB_BIG plane 2
26  // 68 x101y13 SB_BIG plane 2
48  // 69 x101y13 SB_BIG plane 3
16  // 70 x101y13 SB_BIG plane 3
04  // 71 x101y13 SB_DRIVE plane 4,3
48  // 72 x101y13 SB_BIG plane 4
16  // 73 x101y13 SB_BIG plane 4
93  // 74 x101y13 SB_BIG plane 5
32  // 75 x101y13 SB_BIG plane 5
20  // 76 x101y13 SB_DRIVE plane 6,5
54  // 77 x101y13 SB_BIG plane 6
14  // 78 x101y13 SB_BIG plane 6
41  // 79 x101y13 SB_BIG plane 7
02  // 80 x101y13 SB_BIG plane 7
01  // 81 x101y13 SB_DRIVE plane 8,7
48  // 82 x101y13 SB_BIG plane 8
10  // 83 x101y13 SB_BIG plane 8
48  // 84 x101y13 SB_BIG plane 9
13  // 85 x101y13 SB_BIG plane 9
06  // 86 x101y13 SB_DRIVE plane 10,9
59  // 87 x101y13 SB_BIG plane 10
12  // 88 x101y13 SB_BIG plane 10
48  // 89 x101y13 SB_BIG plane 11
12  // 90 x101y13 SB_BIG plane 11
00  // 91 x101y13 SB_DRIVE plane 12,11
51  // 92 x101y13 SB_BIG plane 12
12  // 93 x101y13 SB_BIG plane 12
DB  // 94 x102y14 SB_SML plane 1
86  // 95 x102y14 SB_SML plane 2,1
47  // 96 x102y14 SB_SML plane 2
A8  // 97 x102y14 SB_SML plane 3
82  // 98 x102y14 SB_SML plane 4,3
2A  // 99 x102y14 SB_SML plane 4
D6  // 100 x102y14 SB_SML plane 5
20  // 101 x102y14 SB_SML plane 6,5
1D  // 102 x102y14 SB_SML plane 6
C8  // 103 x102y14 SB_SML plane 7
84  // 104 x102y14 SB_SML plane 8,7
39  // 105 x102y14 SB_SML plane 8
A8  // 106 x102y14 SB_SML plane 9
84  // 107 x102y14 SB_SML plane 10,9
2A  // 108 x102y14 SB_SML plane 10
A8  // 109 x102y14 SB_SML plane 11
12  // 110 x102y14 SB_SML plane 12,11
2A  // 111 x102y14 SB_SML plane 12
06 // -- CRC low byte
39 // -- CRC high byte


// Config Latches on x103y13
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4D1C     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
07 // y_sel: 13
A3 // -- CRC low byte
59 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4D24
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
CC  //  0 x103y13 CPE[0]  net1 = net2: _a698  C_AND///AND/
CC  //  1 x103y13 CPE[1]  80'h00_0078_00_0000_0C88_CCCC modified with path inversions
88  //  2 x103y13 CPE[2]  80'h00_0078_00_0000_0C88_C3C3 from netlist
0C  //  3 x103y13 CPE[3]      00_0000_00_0000_0000_0F0F difference
00  //  4 x103y13 CPE[4]
00  //  5 x103y13 CPE[5]
00  //  6 x103y13 CPE[6]
78  //  7 x103y13 CPE[7]
00  //  8 x103y13 CPE[8]
00  //  9 x103y13 CPE[9]
FF  // 10 x103y14 CPE[0]  _a451  C_AND/D///    
FC  // 11 x103y14 CPE[1]  80'h00_CA00_00_0000_0C88_FCFF modified with path inversions
88  // 12 x103y14 CPE[2]  80'h00_FA00_00_0000_0C88_FCFF from netlist
0C  // 13 x103y14 CPE[3]      00_3000_00_0000_0000_0000 difference
00  // 14 x103y14 CPE[4]
00  // 15 x103y14 CPE[5]
00  // 16 x103y14 CPE[6]
00  // 17 x103y14 CPE[7]
CA  // 18 x103y14 CPE[8]
00  // 19 x103y14 CPE[9]
00  // 20 x104y13 CPE[0]
00  // 21 x104y13 CPE[1]
00  // 22 x104y13 CPE[2]
00  // 23 x104y13 CPE[3]
00  // 24 x104y13 CPE[4]
00  // 25 x104y13 CPE[5]
00  // 26 x104y13 CPE[6]
00  // 27 x104y13 CPE[7]
00  // 28 x104y13 CPE[8]
00  // 29 x104y13 CPE[9]
FF  // 30 x104y14 CPE[0]  _a817  C_////Bridge
FF  // 31 x104y14 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  // 32 x104y14 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  // 33 x104y14 CPE[3]
00  // 34 x104y14 CPE[4]
00  // 35 x104y14 CPE[5]
00  // 36 x104y14 CPE[6]
A2  // 37 x104y14 CPE[7]
7E // -- CRC low byte
01 // -- CRC high byte


// Config Latches on x105y13
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4D50     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
07 // y_sel: 13
7B // -- CRC low byte
40 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4D58
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
F5  //  0 x105y13 CPE[0]  _a462  C_///AND/D
FF  //  1 x105y13 CPE[1]  80'h00_C600_80_0000_0C08_FFF5 modified with path inversions
08  //  2 x105y13 CPE[2]  80'h00_FA00_80_0000_0C08_FFFA from netlist
0C  //  3 x105y13 CPE[3]      00_3C00_00_0000_0000_000F difference
00  //  4 x105y13 CPE[4]
00  //  5 x105y13 CPE[5]
80  //  6 x105y13 CPE[6]
00  //  7 x105y13 CPE[7]
C6  //  8 x105y13 CPE[8]
00  //  9 x105y13 CPE[9]
FF  // 10 x105y14 CPE[0]  _a430  C_AND/D///    
5F  // 11 x105y14 CPE[1]  80'h00_CA00_00_0000_0C88_5FFF modified with path inversions
88  // 12 x105y14 CPE[2]  80'h00_FA00_00_0000_0C88_5FFF from netlist
0C  // 13 x105y14 CPE[3]      00_3000_00_0000_0000_0000 difference
00  // 14 x105y14 CPE[4]
00  // 15 x105y14 CPE[5]
00  // 16 x105y14 CPE[6]
00  // 17 x105y14 CPE[7]
CA  // 18 x105y14 CPE[8]
00  // 19 x105y14 CPE[9]
FF  // 20 x106y13 CPE[0]  _a811  C_////Bridge
FF  // 21 x106y13 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 22 x106y13 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 23 x106y13 CPE[3]
00  // 24 x106y13 CPE[4]
00  // 25 x106y13 CPE[5]
00  // 26 x106y13 CPE[6]
A1  // 27 x106y13 CPE[7]
00  // 28 x106y13 CPE[8]
00  // 29 x106y13 CPE[9]
44  // 30 x106y14 CPE[0]  net1 = net2: _a171  C_AND///AND/
F4  // 31 x106y14 CPE[1]  80'h00_0078_00_0000_0C88_F444 modified with path inversions
88  // 32 x106y14 CPE[2]  80'h00_0078_00_0000_0C88_F211 from netlist
0C  // 33 x106y14 CPE[3]      00_0000_00_0000_0000_0655 difference
00  // 34 x106y14 CPE[4]
00  // 35 x106y14 CPE[5]
00  // 36 x106y14 CPE[6]
78  // 37 x106y14 CPE[7]
74 // -- CRC low byte
9F // -- CRC high byte


// Config Latches on x107y13
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4D84     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
07 // y_sel: 13
13 // -- CRC low byte
6A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4D8C
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
F3  //  0 x107y13 CPE[0]  _a489  C_AND/D///    _a486  C_///AND/D
FC  //  1 x107y13 CPE[1]  80'h00_C500_80_0000_0C88_FCF3 modified with path inversions
88  //  2 x107y13 CPE[2]  80'h00_FA00_80_0000_0C88_FCFC from netlist
0C  //  3 x107y13 CPE[3]      00_3F00_00_0000_0000_000F difference
00  //  4 x107y13 CPE[4]
00  //  5 x107y13 CPE[5]
80  //  6 x107y13 CPE[6]
00  //  7 x107y13 CPE[7]
C5  //  8 x107y13 CPE[8]
00  //  9 x107y13 CPE[9]
00  // 10 x107y14 CPE[0]
00  // 11 x107y14 CPE[1]
00  // 12 x107y14 CPE[2]
00  // 13 x107y14 CPE[3]
00  // 14 x107y14 CPE[4]
00  // 15 x107y14 CPE[5]
00  // 16 x107y14 CPE[6]
00  // 17 x107y14 CPE[7]
00  // 18 x107y14 CPE[8]
00  // 19 x107y14 CPE[9]
FF  // 20 x108y13 CPE[0]  _a459  C_AND/D///    
F3  // 21 x108y13 CPE[1]  80'h00_C500_00_0000_0C88_F3FF modified with path inversions
88  // 22 x108y13 CPE[2]  80'h00_FA00_00_0000_0C88_FCFF from netlist
0C  // 23 x108y13 CPE[3]      00_3F00_00_0000_0000_0F00 difference
00  // 24 x108y13 CPE[4]
00  // 25 x108y13 CPE[5]
00  // 26 x108y13 CPE[6]
00  // 27 x108y13 CPE[7]
C5  // 28 x108y13 CPE[8]
00  // 29 x108y13 CPE[9]
AC  // 30 x108y14 CPE[0]  _a702  C_///OR/
FF  // 31 x108y14 CPE[1]  80'h00_0060_00_0000_0C0E_FFAC modified with path inversions
0E  // 32 x108y14 CPE[2]  80'h00_0060_00_0000_0C0E_FF53 from netlist
0C  // 33 x108y14 CPE[3]      00_0000_00_0000_0000_00FF difference
00  // 34 x108y14 CPE[4]
00  // 35 x108y14 CPE[5]
00  // 36 x108y14 CPE[6]
60  // 37 x108y14 CPE[7]
A8 // -- CRC low byte
DF // -- CRC high byte


// Config Latches on x109y13
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4DB8     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
07 // y_sel: 13
CB // -- CRC low byte
73 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4DC0
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x109y13 CPE[0]
00  //  1 x109y13 CPE[1]
00  //  2 x109y13 CPE[2]
00  //  3 x109y13 CPE[3]
00  //  4 x109y13 CPE[4]
00  //  5 x109y13 CPE[5]
00  //  6 x109y13 CPE[6]
00  //  7 x109y13 CPE[7]
00  //  8 x109y13 CPE[8]
00  //  9 x109y13 CPE[9]
00  // 10 x109y14 CPE[0]
00  // 11 x109y14 CPE[1]
00  // 12 x109y14 CPE[2]
00  // 13 x109y14 CPE[3]
00  // 14 x109y14 CPE[4]
00  // 15 x109y14 CPE[5]
00  // 16 x109y14 CPE[6]
00  // 17 x109y14 CPE[7]
00  // 18 x109y14 CPE[8]
00  // 19 x109y14 CPE[9]
00  // 20 x110y13 CPE[0]  _a726  C_OR////    
AC  // 21 x110y13 CPE[1]  80'h00_0018_00_0000_0CEE_AC00 modified with path inversions
EE  // 22 x110y13 CPE[2]  80'h00_0018_00_0000_0CEE_5300 from netlist
0C  // 23 x110y13 CPE[3]      00_0000_00_0000_0000_FF00 difference
00  // 24 x110y13 CPE[4]
00  // 25 x110y13 CPE[5]
00  // 26 x110y13 CPE[6]
18  // 27 x110y13 CPE[7]
00  // 28 x110y13 CPE[8]
00  // 29 x110y13 CPE[9]
35  // 30 x110y14 CPE[0]  _a727  C_AND////    _a711  C_///AND/
AA  // 31 x110y14 CPE[1]  80'h00_0078_00_0000_0C88_AA35 modified with path inversions
88  // 32 x110y14 CPE[2]  80'h00_0078_00_0000_0C88_AACA from netlist
0C  // 33 x110y14 CPE[3]      00_0000_00_0000_0000_00FF difference
00  // 34 x110y14 CPE[4]
00  // 35 x110y14 CPE[5]
00  // 36 x110y14 CPE[6]
78  // 37 x110y14 CPE[7]
00  // 38 x110y14 CPE[8]
00  // 39 x110y14 CPE[9]
18  // 40 x109y13 INMUX plane 2,1
24  // 41 x109y13 INMUX plane 4,3
08  // 42 x109y13 INMUX plane 6,5
00  // 43 x109y13 INMUX plane 8,7
01  // 44 x109y13 INMUX plane 10,9
00  // 45 x109y13 INMUX plane 12,11
02  // 46 x109y14 INMUX plane 2,1
00  // 47 x109y14 INMUX plane 4,3
01  // 48 x109y14 INMUX plane 6,5
00  // 49 x109y14 INMUX plane 8,7
00  // 50 x109y14 INMUX plane 10,9
04  // 51 x109y14 INMUX plane 12,11
00  // 52 x110y13 INMUX plane 2,1
0D  // 53 x110y13 INMUX plane 4,3
38  // 54 x110y13 INMUX plane 6,5
0E  // 55 x110y13 INMUX plane 8,7
20  // 56 x110y13 INMUX plane 10,9
00  // 57 x110y13 INMUX plane 12,11
05  // 58 x110y14 INMUX plane 2,1
24  // 59 x110y14 INMUX plane 4,3
00  // 60 x110y14 INMUX plane 6,5
06  // 61 x110y14 INMUX plane 8,7
08  // 62 x110y14 INMUX plane 10,9
00  // 63 x110y14 INMUX plane 12,11
00  // 64 x109y13 SB_BIG plane 1
00  // 65 x109y13 SB_BIG plane 1
00  // 66 x109y13 SB_DRIVE plane 2,1
00  // 67 x109y13 SB_BIG plane 2
00  // 68 x109y13 SB_BIG plane 2
48  // 69 x109y13 SB_BIG plane 3
12  // 70 x109y13 SB_BIG plane 3
00  // 71 x109y13 SB_DRIVE plane 4,3
59  // 72 x109y13 SB_BIG plane 4
02  // 73 x109y13 SB_BIG plane 4
00  // 74 x109y13 SB_BIG plane 5
00  // 75 x109y13 SB_BIG plane 5
00  // 76 x109y13 SB_DRIVE plane 6,5
00  // 77 x109y13 SB_BIG plane 6
00  // 78 x109y13 SB_BIG plane 6
A0  // 79 x109y13 SB_BIG plane 7
10  // 80 x109y13 SB_BIG plane 7
00  // 81 x109y13 SB_DRIVE plane 8,7
59  // 82 x109y13 SB_BIG plane 8
02  // 83 x109y13 SB_BIG plane 8
00  // 84 x109y13 SB_BIG plane 9
00  // 85 x109y13 SB_BIG plane 9
00  // 86 x109y13 SB_DRIVE plane 10,9
00  // 87 x109y13 SB_BIG plane 10
00  // 88 x109y13 SB_BIG plane 10
00  // 89 x109y13 SB_BIG plane 11
00  // 90 x109y13 SB_BIG plane 11
00  // 91 x109y13 SB_DRIVE plane 12,11
00  // 92 x109y13 SB_BIG plane 12
00  // 93 x109y13 SB_BIG plane 12
83  // 94 x110y14 SB_SML plane 1
46  // 95 x110y14 SB_SML plane 2,1
08  // 96 x110y14 SB_SML plane 2
A8  // 97 x110y14 SB_SML plane 3
82  // 98 x110y14 SB_SML plane 4,3
2A  // 99 x110y14 SB_SML plane 4
00  // 100 x110y14 SB_SML plane 5
04  // 101 x110y14 SB_SML plane 6,5
00  // 102 x110y14 SB_SML plane 6
A8  // 103 x110y14 SB_SML plane 7
82  // 104 x110y14 SB_SML plane 8,7
2A  // 105 x110y14 SB_SML plane 8
EF // -- CRC low byte
BE // -- CRC high byte


// Config Latches on x89y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4E30     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
08 // y_sel: 15
DD // -- CRC low byte
E3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4E38
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x89y15 CPE[0]
00  //  1 x89y15 CPE[1]
00  //  2 x89y15 CPE[2]
00  //  3 x89y15 CPE[3]
00  //  4 x89y15 CPE[4]
00  //  5 x89y15 CPE[5]
00  //  6 x89y15 CPE[6]
00  //  7 x89y15 CPE[7]
00  //  8 x89y15 CPE[8]
00  //  9 x89y15 CPE[9]
42  // 10 x89y16 CPE[0]  net1 = net2: _a31  C_AND////D
4F  // 11 x89y16 CPE[1]  80'h00_C918_00_0000_0888_4F42 modified with path inversions
88  // 12 x89y16 CPE[2]  80'h00_FA18_00_0000_0888_4F41 from netlist
08  // 13 x89y16 CPE[3]      00_3300_00_0000_0000_0003 difference
00  // 14 x89y16 CPE[4]
00  // 15 x89y16 CPE[5]
00  // 16 x89y16 CPE[6]
18  // 17 x89y16 CPE[7]
C9  // 18 x89y16 CPE[8]
00  // 19 x89y16 CPE[9]
33  // 20 x90y15 CPE[0]  net1 = net2: _a33  C_AND/D//AND/D
3C  // 21 x90y15 CPE[1]  80'h00_CD00_80_0000_0C88_3C33 modified with path inversions
88  // 22 x90y15 CPE[2]  80'h00_EE00_80_0000_0C88_C3C3 from netlist
0C  // 23 x90y15 CPE[3]      00_2300_00_0000_0000_FFF0 difference
00  // 24 x90y15 CPE[4]
00  // 25 x90y15 CPE[5]
80  // 26 x90y15 CPE[6]
00  // 27 x90y15 CPE[7]
CD  // 28 x90y15 CPE[8]
00  // 29 x90y15 CPE[9]
FF  // 30 x90y16 CPE[0]  _a332  C_/C_0_1///    
FF  // 31 x90y16 CPE[1]  80'h00_CF00_12_0800_0C00_FFFF modified with path inversions
00  // 32 x90y16 CPE[2]  80'h00_CF00_12_0800_0C00_FFFF from netlist
0C  // 33 x90y16 CPE[3]
00  // 34 x90y16 CPE[4]
08  // 35 x90y16 CPE[5]
12  // 36 x90y16 CPE[6]
00  // 37 x90y16 CPE[7]
CF  // 38 x90y16 CPE[8]
B0 // -- CRC low byte
42 // -- CRC high byte


// Config Latches on x91y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4E65     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
08 // y_sel: 15
B5 // -- CRC low byte
C9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4E6D
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
AF  //  0 x91y15 CPE[0]  net1 = net2: _a358  C_ADDF2///ADDF2/
A3  //  1 x91y15 CPE[1]  80'h00_0078_00_0020_0C66_A3AF modified with path inversions
66  //  2 x91y15 CPE[2]  80'h00_0078_00_0020_0C66_ACAF from netlist
0C  //  3 x91y15 CPE[3]      00_0000_00_0000_0000_0F00 difference
20  //  4 x91y15 CPE[4]
00  //  5 x91y15 CPE[5]
00  //  6 x91y15 CPE[6]
78  //  7 x91y15 CPE[7]
00  //  8 x91y15 CPE[8]
00  //  9 x91y15 CPE[9]
F5  // 10 x91y16 CPE[0]  _a360  C_ADDF////    
00  // 11 x91y16 CPE[1]  80'h00_0018_00_0010_0666_00F5 modified with path inversions
66  // 12 x91y16 CPE[2]  80'h00_0018_00_0010_0666_00FA from netlist
06  // 13 x91y16 CPE[3]      00_0000_00_0000_0000_000F difference
10  // 14 x91y16 CPE[4]
00  // 15 x91y16 CPE[5]
00  // 16 x91y16 CPE[6]
18  // 17 x91y16 CPE[7]
00  // 18 x91y16 CPE[8]
00  // 19 x91y16 CPE[9]
30  // 20 x92y15 CPE[0]  net1 = net2: _a324  C_ADDF2/D//ADDF2/
A0  // 21 x92y15 CPE[1]  80'h00_CE60_00_0020_0C66_A030 modified with path inversions
66  // 22 x92y15 CPE[2]  80'h00_EE60_00_0020_0C66_A0C0 from netlist
0C  // 23 x92y15 CPE[3]      00_2000_00_0000_0000_00F0 difference
20  // 24 x92y15 CPE[4]
00  // 25 x92y15 CPE[5]
00  // 26 x92y15 CPE[6]
60  // 27 x92y15 CPE[7]
CE  // 28 x92y15 CPE[8]
00  // 29 x92y15 CPE[9]
0C  // 30 x92y16 CPE[0]  net1 = net2: _a326  C_ADDF2/D//ADDF2/
30  // 31 x92y16 CPE[1]  80'h00_CE60_00_0020_0C66_300C modified with path inversions
66  // 32 x92y16 CPE[2]  80'h00_EE60_00_0020_0C66_C00C from netlist
0C  // 33 x92y16 CPE[3]      00_2000_00_0000_0000_F000 difference
20  // 34 x92y16 CPE[4]
00  // 35 x92y16 CPE[5]
00  // 36 x92y16 CPE[6]
60  // 37 x92y16 CPE[7]
CE  // 38 x92y16 CPE[8]
F6 // -- CRC low byte
2B // -- CRC high byte


// Config Latches on x93y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4E9A     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
08 // y_sel: 15
6D // -- CRC low byte
D0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4EA2
1C // Length: 28
70 // -- CRC low byte
E2 // -- CRC high byte
FF  //  0 x93y15 CPE[0]  _a395  C_AND/D///    
3F  //  1 x93y15 CPE[1]  80'h00_CE00_00_0000_0C88_3FFF modified with path inversions
88  //  2 x93y15 CPE[2]  80'h00_EE00_00_0000_0C88_CFFF from netlist
0C  //  3 x93y15 CPE[3]      00_2000_00_0000_0000_F000 difference
00  //  4 x93y15 CPE[4]
00  //  5 x93y15 CPE[5]
00  //  6 x93y15 CPE[6]
00  //  7 x93y15 CPE[7]
CE  //  8 x93y15 CPE[8]
00  //  9 x93y15 CPE[9]
FF  // 10 x93y16 CPE[0]  _a237  C_ORAND/DST///    
EB  // 11 x93y16 CPE[1]  80'h20_3D00_00_0000_0388_EBFF modified with path inversions
88  // 12 x93y16 CPE[2]  80'h20_BE00_00_0000_0388_77FF from netlist
03  // 13 x93y16 CPE[3]      00_8300_00_0000_0000_9C00 difference
00  // 14 x93y16 CPE[4]
00  // 15 x93y16 CPE[5]
00  // 16 x93y16 CPE[6]
00  // 17 x93y16 CPE[7]
3D  // 18 x93y16 CPE[8]
20  // 19 x93y16 CPE[9]
C5  // 20 x94y15 CPE[0]  _a630  C_///AND/
FF  // 21 x94y15 CPE[1]  80'h00_0060_00_0000_0C08_FFC5 modified with path inversions
08  // 22 x94y15 CPE[2]  80'h00_0060_00_0000_0C08_FFC5 from netlist
0C  // 23 x94y15 CPE[3]
00  // 24 x94y15 CPE[4]
00  // 25 x94y15 CPE[5]
00  // 26 x94y15 CPE[6]
60  // 27 x94y15 CPE[7]
DA // -- CRC low byte
62 // -- CRC high byte


// Config Latches on x95y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4EC4     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
08 // y_sel: 15
34 // -- CRC low byte
C6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4ECC
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
FF  //  0 x95y15 CPE[0]  _a837  C_////Bridge
FF  //  1 x95y15 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  //  2 x95y15 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  //  3 x95y15 CPE[3]
00  //  4 x95y15 CPE[4]
00  //  5 x95y15 CPE[5]
00  //  6 x95y15 CPE[6]
A2  //  7 x95y15 CPE[7]
00  //  8 x95y15 CPE[8]
00  //  9 x95y15 CPE[9]
E3  // 10 x95y16 CPE[0]  _a644  C_ORAND////    
5F  // 11 x95y16 CPE[1]  80'h00_0018_00_0000_0888_5FE3 modified with path inversions
88  // 12 x95y16 CPE[2]  80'h00_0018_00_0000_0888_5FB3 from netlist
08  // 13 x95y16 CPE[3]      00_0000_00_0000_0000_0050 difference
00  // 14 x95y16 CPE[4]
00  // 15 x95y16 CPE[5]
00  // 16 x95y16 CPE[6]
18  // 17 x95y16 CPE[7]
00  // 18 x95y16 CPE[8]
00  // 19 x95y16 CPE[9]
3A  // 20 x96y15 CPE[0]  net1 = net2: _a53  C_AND/D//AND/D
F1  // 21 x96y15 CPE[1]  80'h00_CE00_80_0000_0C88_F13A modified with path inversions
88  // 22 x96y15 CPE[2]  80'h00_EE00_80_0000_0C88_F135 from netlist
0C  // 23 x96y15 CPE[3]      00_2000_00_0000_0000_000F difference
00  // 24 x96y15 CPE[4]
00  // 25 x96y15 CPE[5]
80  // 26 x96y15 CPE[6]
00  // 27 x96y15 CPE[7]
CE  // 28 x96y15 CPE[8]
00  // 29 x96y15 CPE[9]
FF  // 30 x96y16 CPE[0]  _a793  C_////Bridge
FF  // 31 x96y16 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 32 x96y16 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 33 x96y16 CPE[3]
00  // 34 x96y16 CPE[4]
00  // 35 x96y16 CPE[5]
00  // 36 x96y16 CPE[6]
A1  // 37 x96y16 CPE[7]
7C // -- CRC low byte
E1 // -- CRC high byte


// Config Latches on x97y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4EF8     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
08 // y_sel: 15
EC // -- CRC low byte
DF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4F00
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
12  //  0 x97y15 CPE[0]  _a296  C_///AND/
FF  //  1 x97y15 CPE[1]  80'h00_0060_00_0000_0C08_FF12 modified with path inversions
08  //  2 x97y15 CPE[2]  80'h00_0060_00_0000_0C08_FF84 from netlist
0C  //  3 x97y15 CPE[3]      00_0000_00_0000_0000_0096 difference
00  //  4 x97y15 CPE[4]
00  //  5 x97y15 CPE[5]
00  //  6 x97y15 CPE[6]
60  //  7 x97y15 CPE[7]
00  //  8 x97y15 CPE[8]
00  //  9 x97y15 CPE[9]
4F  // 10 x97y16 CPE[0]  _a118  C_///AND/
FF  // 11 x97y16 CPE[1]  80'h00_0060_00_0000_0C08_FF4F modified with path inversions
08  // 12 x97y16 CPE[2]  80'h00_0060_00_0000_0C08_FF8F from netlist
0C  // 13 x97y16 CPE[3]      00_0000_00_0000_0000_00C0 difference
00  // 14 x97y16 CPE[4]
00  // 15 x97y16 CPE[5]
00  // 16 x97y16 CPE[6]
60  // 17 x97y16 CPE[7]
00  // 18 x97y16 CPE[8]
00  // 19 x97y16 CPE[9]
FF  // 20 x98y15 CPE[0]  _a497  C_AND/D///    _a829  C_////Bridge
FA  // 21 x98y15 CPE[1]  80'h00_C6A3_00_0000_0C88_FAFF modified with path inversions
88  // 22 x98y15 CPE[2]  80'h00_EAA3_00_0000_0C88_FAFF from netlist
0C  // 23 x98y15 CPE[3]      00_2C00_00_0000_0000_0000 difference
00  // 24 x98y15 CPE[4]
00  // 25 x98y15 CPE[5]
00  // 26 x98y15 CPE[6]
A3  // 27 x98y15 CPE[7]
C6  // 28 x98y15 CPE[8]
00  // 29 x98y15 CPE[9]
4F  // 30 x98y16 CPE[0]  net1 = net2: _a147  C_AND///AND/
4C  // 31 x98y16 CPE[1]  80'h00_0078_00_0000_0C88_4C4F modified with path inversions
88  // 32 x98y16 CPE[2]  80'h00_0078_00_0000_0C88_138F from netlist
0C  // 33 x98y16 CPE[3]      00_0000_00_0000_0000_5FC0 difference
00  // 34 x98y16 CPE[4]
00  // 35 x98y16 CPE[5]
00  // 36 x98y16 CPE[6]
78  // 37 x98y16 CPE[7]
92 // -- CRC low byte
C0 // -- CRC high byte


// Config Latches on x99y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4F2C     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
08 // y_sel: 15
84 // -- CRC low byte
F5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4F34
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
05  //  0 x99y15 CPE[0]  _a279  C_MX2b////    _a810  C_////Bridge
00  //  1 x99y15 CPE[1]  80'h00_00B9_00_0040_0A33_0005 modified with path inversions
33  //  2 x99y15 CPE[2]  80'h00_00B9_00_0040_0A31_000A from netlist
0A  //  3 x99y15 CPE[3]      00_0000_00_0000_0002_000F difference
40  //  4 x99y15 CPE[4]
00  //  5 x99y15 CPE[5]
00  //  6 x99y15 CPE[6]
B9  //  7 x99y15 CPE[7]
00  //  8 x99y15 CPE[8]
00  //  9 x99y15 CPE[9]
42  // 10 x99y16 CPE[0]  net1 = net2: _a114  C_AND///AND/
48  // 11 x99y16 CPE[1]  80'h00_0078_00_0000_0C88_4842 modified with path inversions
88  // 12 x99y16 CPE[2]  80'h00_0078_00_0000_0C88_1488 from netlist
0C  // 13 x99y16 CPE[3]      00_0000_00_0000_0000_5CCA difference
00  // 14 x99y16 CPE[4]
00  // 15 x99y16 CPE[5]
00  // 16 x99y16 CPE[6]
78  // 17 x99y16 CPE[7]
00  // 18 x99y16 CPE[8]
00  // 19 x99y16 CPE[9]
FF  // 20 x100y15 CPE[0]  _a120  C_AND////    _a850  C_////Bridge
82  // 21 x100y15 CPE[1]  80'h00_00B8_00_0000_0C88_82FF modified with path inversions
88  // 22 x100y15 CPE[2]  80'h00_00B8_00_0000_0C88_81FF from netlist
0C  // 23 x100y15 CPE[3]      00_0000_00_0000_0000_0300 difference
00  // 24 x100y15 CPE[4]
00  // 25 x100y15 CPE[5]
00  // 26 x100y15 CPE[6]
B8  // 27 x100y15 CPE[7]
00  // 28 x100y15 CPE[8]
00  // 29 x100y15 CPE[9]
00  // 30 x100y16 CPE[0]
00  // 31 x100y16 CPE[1]
00  // 32 x100y16 CPE[2]
00  // 33 x100y16 CPE[3]
00  // 34 x100y16 CPE[4]
00  // 35 x100y16 CPE[5]
00  // 36 x100y16 CPE[6]
00  // 37 x100y16 CPE[7]
00  // 38 x100y16 CPE[8]
00  // 39 x100y16 CPE[9]
3D  // 40 x99y15 INMUX plane 2,1
0B  // 41 x99y15 INMUX plane 4,3
25  // 42 x99y15 INMUX plane 6,5
02  // 43 x99y15 INMUX plane 8,7
29  // 44 x99y15 INMUX plane 10,9
08  // 45 x99y15 INMUX plane 12,11
34  // 46 x99y16 INMUX plane 2,1
36  // 47 x99y16 INMUX plane 4,3
26  // 48 x99y16 INMUX plane 6,5
24  // 49 x99y16 INMUX plane 8,7
10  // 50 x99y16 INMUX plane 10,9
2D  // 51 x99y16 INMUX plane 12,11
1F  // 52 x100y15 INMUX plane 2,1
00  // 53 x100y15 INMUX plane 4,3
D5  // 54 x100y15 INMUX plane 6,5
4C  // 55 x100y15 INMUX plane 8,7
DD  // 56 x100y15 INMUX plane 10,9
08  // 57 x100y15 INMUX plane 12,11
02  // 58 x100y16 INMUX plane 2,1
24  // 59 x100y16 INMUX plane 4,3
C1  // 60 x100y16 INMUX plane 6,5
C4  // 61 x100y16 INMUX plane 8,7
88  // 62 x100y16 INMUX plane 10,9
C0  // 63 x100y16 INMUX plane 12,11
08  // 64 x99y15 SB_BIG plane 1
12  // 65 x99y15 SB_BIG plane 1
20  // 66 x99y15 SB_DRIVE plane 2,1
88  // 67 x99y15 SB_BIG plane 2
13  // 68 x99y15 SB_BIG plane 2
48  // 69 x99y15 SB_BIG plane 3
12  // 70 x99y15 SB_BIG plane 3
00  // 71 x99y15 SB_DRIVE plane 4,3
01  // 72 x99y15 SB_BIG plane 4
01  // 73 x99y15 SB_BIG plane 4
48  // 74 x99y15 SB_BIG plane 5
12  // 75 x99y15 SB_BIG plane 5
00  // 76 x99y15 SB_DRIVE plane 6,5
44  // 77 x99y15 SB_BIG plane 6
26  // 78 x99y15 SB_BIG plane 6
48  // 79 x99y15 SB_BIG plane 7
32  // 80 x99y15 SB_BIG plane 7
A0  // 81 x99y15 SB_DRIVE plane 8,7
80  // 82 x99y15 SB_BIG plane 8
01  // 83 x99y15 SB_BIG plane 8
00  // 84 x99y15 SB_BIG plane 9
00  // 85 x99y15 SB_BIG plane 9
20  // 86 x99y15 SB_DRIVE plane 10,9
82  // 87 x99y15 SB_BIG plane 10
30  // 88 x99y15 SB_BIG plane 10
00  // 89 x99y15 SB_BIG plane 11
00  // 90 x99y15 SB_BIG plane 11
00  // 91 x99y15 SB_DRIVE plane 12,11
01  // 92 x99y15 SB_BIG plane 12
00  // 93 x99y15 SB_BIG plane 12
31  // 94 x100y16 SB_SML plane 1
83  // 95 x100y16 SB_SML plane 2,1
68  // 96 x100y16 SB_SML plane 2
0B  // 97 x100y16 SB_SML plane 3
06  // 98 x100y16 SB_SML plane 4,3
04  // 99 x100y16 SB_SML plane 4
A8  // 100 x100y16 SB_SML plane 5
32  // 101 x100y16 SB_SML plane 6,5
41  // 102 x100y16 SB_SML plane 6
A8  // 103 x100y16 SB_SML plane 7
02  // 104 x100y16 SB_SML plane 8,7
44  // 105 x100y16 SB_SML plane 8
00  // 106 x100y16 SB_SML plane 9
00  // 107 x100y16 SB_SML plane 10,9
03  // 108 x100y16 SB_SML plane 10
EE // -- CRC low byte
11 // -- CRC high byte


// Config Latches on x101y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4FA7     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
08 // y_sel: 15
5C // -- CRC low byte
EC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4FAF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
2A  //  0 x101y15 CPE[0]  net1 = net2: _a110  C_AND///AND/
3C  //  1 x101y15 CPE[1]  80'h00_0078_00_0000_0C88_3C2A modified with path inversions
88  //  2 x101y15 CPE[2]  80'h00_0078_00_0000_0C88_CC85 from netlist
0C  //  3 x101y15 CPE[3]      00_0000_00_0000_0000_F0AF difference
00  //  4 x101y15 CPE[4]
00  //  5 x101y15 CPE[5]
00  //  6 x101y15 CPE[6]
78  //  7 x101y15 CPE[7]
00  //  8 x101y15 CPE[8]
00  //  9 x101y15 CPE[9]
FF  // 10 x101y16 CPE[0]  _a824  C_////Bridge
FF  // 11 x101y16 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 12 x101y16 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 13 x101y16 CPE[3]
00  // 14 x101y16 CPE[4]
00  // 15 x101y16 CPE[5]
00  // 16 x101y16 CPE[6]
A0  // 17 x101y16 CPE[7]
00  // 18 x101y16 CPE[8]
00  // 19 x101y16 CPE[9]
FF  // 20 x102y15 CPE[0]  _a813  C_////Bridge
FF  // 21 x102y15 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 22 x102y15 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 23 x102y15 CPE[3]
00  // 24 x102y15 CPE[4]
00  // 25 x102y15 CPE[5]
00  // 26 x102y15 CPE[6]
A0  // 27 x102y15 CPE[7]
00  // 28 x102y15 CPE[8]
00  // 29 x102y15 CPE[9]
FF  // 30 x102y16 CPE[0]  _a809  C_////Bridge
FF  // 31 x102y16 CPE[1]  80'h00_00A5_00_0000_0C00_FFFF modified with path inversions
00  // 32 x102y16 CPE[2]  80'h00_00A5_00_0000_0C00_FFFF from netlist
0C  // 33 x102y16 CPE[3]
00  // 34 x102y16 CPE[4]
00  // 35 x102y16 CPE[5]
00  // 36 x102y16 CPE[6]
A5  // 37 x102y16 CPE[7]
00  // 38 x102y16 CPE[8]
00  // 39 x102y16 CPE[9]
0D  // 40 x101y15 INMUX plane 2,1
2D  // 41 x101y15 INMUX plane 4,3
2D  // 42 x101y15 INMUX plane 6,5
3D  // 43 x101y15 INMUX plane 8,7
18  // 44 x101y15 INMUX plane 10,9
20  // 45 x101y15 INMUX plane 12,11
20  // 46 x101y16 INMUX plane 2,1
01  // 47 x101y16 INMUX plane 4,3
03  // 48 x101y16 INMUX plane 6,5
00  // 49 x101y16 INMUX plane 8,7
0B  // 50 x101y16 INMUX plane 10,9
00  // 51 x101y16 INMUX plane 12,11
08  // 52 x102y15 INMUX plane 2,1
08  // 53 x102y15 INMUX plane 4,3
19  // 54 x102y15 INMUX plane 6,5
50  // 55 x102y15 INMUX plane 8,7
0A  // 56 x102y15 INMUX plane 10,9
4B  // 57 x102y15 INMUX plane 12,11
20  // 58 x102y16 INMUX plane 2,1
13  // 59 x102y16 INMUX plane 4,3
1B  // 60 x102y16 INMUX plane 6,5
41  // 61 x102y16 INMUX plane 8,7
08  // 62 x102y16 INMUX plane 10,9
40  // 63 x102y16 INMUX plane 12,11
08  // 64 x102y16 SB_BIG plane 1
00  // 65 x102y16 SB_BIG plane 1
00  // 66 x102y16 SB_DRIVE plane 2,1
E8  // 67 x102y16 SB_BIG plane 2
14  // 68 x102y16 SB_BIG plane 2
51  // 69 x102y16 SB_BIG plane 3
12  // 70 x102y16 SB_BIG plane 3
00  // 71 x102y16 SB_DRIVE plane 4,3
08  // 72 x102y16 SB_BIG plane 4
12  // 73 x102y16 SB_BIG plane 4
56  // 74 x102y16 SB_BIG plane 5
10  // 75 x102y16 SB_BIG plane 5
00  // 76 x102y16 SB_DRIVE plane 6,5
A0  // 77 x102y16 SB_BIG plane 6
18  // 78 x102y16 SB_BIG plane 6
16  // 79 x102y16 SB_BIG plane 7
15  // 80 x102y16 SB_BIG plane 7
00  // 81 x102y16 SB_DRIVE plane 8,7
48  // 82 x102y16 SB_BIG plane 8
12  // 83 x102y16 SB_BIG plane 8
48  // 84 x102y16 SB_BIG plane 9
02  // 85 x102y16 SB_BIG plane 9
00  // 86 x102y16 SB_DRIVE plane 10,9
48  // 87 x102y16 SB_BIG plane 10
12  // 88 x102y16 SB_BIG plane 10
48  // 89 x102y16 SB_BIG plane 11
32  // 90 x102y16 SB_BIG plane 11
00  // 91 x102y16 SB_DRIVE plane 12,11
48  // 92 x102y16 SB_BIG plane 12
12  // 93 x102y16 SB_BIG plane 12
9A  // 94 x101y15 SB_SML plane 1
82  // 95 x101y15 SB_SML plane 2,1
2A  // 96 x101y15 SB_SML plane 2
0E  // 97 x101y15 SB_SML plane 3
85  // 98 x101y15 SB_SML plane 4,3
55  // 99 x101y15 SB_SML plane 4
40  // 100 x101y15 SB_SML plane 5
07  // 101 x101y15 SB_SML plane 6,5
43  // 102 x101y15 SB_SML plane 6
D8  // 103 x101y15 SB_SML plane 7
E7  // 104 x101y15 SB_SML plane 8,7
1C  // 105 x101y15 SB_SML plane 8
C8  // 106 x101y15 SB_SML plane 9
02  // 107 x101y15 SB_SML plane 10,9
05  // 108 x101y15 SB_SML plane 10
A8  // 109 x101y15 SB_SML plane 11
82  // 110 x101y15 SB_SML plane 12,11
5B  // 111 x101y15 SB_SML plane 12
14 // -- CRC low byte
DF // -- CRC high byte


// Config Latches on x103y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5025     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
08 // y_sel: 15
54 // -- CRC low byte
A1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 502D
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
FC  //  0 x103y15 CPE[0]  _a448  C_///AND/D
FF  //  1 x103y15 CPE[1]  80'h00_CA00_80_0000_0C08_FFFC modified with path inversions
08  //  2 x103y15 CPE[2]  80'h00_FA00_80_0000_0C08_FFFC from netlist
0C  //  3 x103y15 CPE[3]      00_3000_00_0000_0000_0000 difference
00  //  4 x103y15 CPE[4]
00  //  5 x103y15 CPE[5]
80  //  6 x103y15 CPE[6]
00  //  7 x103y15 CPE[7]
CA  //  8 x103y15 CPE[8]
00  //  9 x103y15 CPE[9]
5C  // 10 x103y16 CPE[0]  _a180  C_ORAND////    
FB  // 11 x103y16 CPE[1]  80'h00_0018_00_0000_0888_FB5C modified with path inversions
88  // 12 x103y16 CPE[2]  80'h00_0018_00_0000_0888_FEAC from netlist
08  // 13 x103y16 CPE[3]      00_0000_00_0000_0000_05F0 difference
00  // 14 x103y16 CPE[4]
00  // 15 x103y16 CPE[5]
00  // 16 x103y16 CPE[6]
18  // 17 x103y16 CPE[7]
00  // 18 x103y16 CPE[8]
00  // 19 x103y16 CPE[9]
FF  // 20 x104y15 CPE[0]  _a121  C_AND////    _a819  C_////Bridge
8A  // 21 x104y15 CPE[1]  80'h00_00B8_00_0000_0C88_8AFF modified with path inversions
88  // 22 x104y15 CPE[2]  80'h00_00B8_00_0000_0C88_2AFF from netlist
0C  // 23 x104y15 CPE[3]      00_0000_00_0000_0000_A000 difference
00  // 24 x104y15 CPE[4]
00  // 25 x104y15 CPE[5]
00  // 26 x104y15 CPE[6]
B8  // 27 x104y15 CPE[7]
00  // 28 x104y15 CPE[8]
00  // 29 x104y15 CPE[9]
FF  // 30 x104y16 CPE[0]  _a833  C_////Bridge
FF  // 31 x104y16 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  // 32 x104y16 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  // 33 x104y16 CPE[3]
00  // 34 x104y16 CPE[4]
00  // 35 x104y16 CPE[5]
00  // 36 x104y16 CPE[6]
A2  // 37 x104y16 CPE[7]
6C // -- CRC low byte
B7 // -- CRC high byte


// Config Latches on x105y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5059     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
08 // y_sel: 15
8C // -- CRC low byte
B8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5061
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
E0  //  0 x105y15 CPE[0]  _a694  C_///OR/
FF  //  1 x105y15 CPE[1]  80'h00_0060_00_0000_0C0E_FFE0 modified with path inversions
0E  //  2 x105y15 CPE[2]  80'h00_0060_00_0000_0C0E_FF70 from netlist
0C  //  3 x105y15 CPE[3]      00_0000_00_0000_0000_0090 difference
00  //  4 x105y15 CPE[4]
00  //  5 x105y15 CPE[5]
00  //  6 x105y15 CPE[6]
60  //  7 x105y15 CPE[7]
00  //  8 x105y15 CPE[8]
00  //  9 x105y15 CPE[9]
CF  // 10 x105y16 CPE[0]  net1 = net2: _a533  C_AND/D//AND/D
CF  // 11 x105y16 CPE[1]  80'h00_C500_80_0000_0C88_CFCF modified with path inversions
88  // 12 x105y16 CPE[2]  80'h00_EA00_80_0000_0C88_CFCF from netlist
0C  // 13 x105y16 CPE[3]      00_2F00_00_0000_0000_0000 difference
00  // 14 x105y16 CPE[4]
00  // 15 x105y16 CPE[5]
80  // 16 x105y16 CPE[6]
00  // 17 x105y16 CPE[7]
C5  // 18 x105y16 CPE[8]
00  // 19 x105y16 CPE[9]
FF  // 20 x106y15 CPE[0]  _a686  C_AND////    
F4  // 21 x106y15 CPE[1]  80'h00_0018_00_0000_0C88_F4FF modified with path inversions
88  // 22 x106y15 CPE[2]  80'h00_0018_00_0000_0C88_F2FF from netlist
0C  // 23 x106y15 CPE[3]      00_0000_00_0000_0000_0600 difference
00  // 24 x106y15 CPE[4]
00  // 25 x106y15 CPE[5]
00  // 26 x106y15 CPE[6]
18  // 27 x106y15 CPE[7]
00  // 28 x106y15 CPE[8]
00  // 29 x106y15 CPE[9]
FC  // 30 x106y16 CPE[0]  _a456  C_///AND/D
FF  // 31 x106y16 CPE[1]  80'h00_C600_80_0000_0C08_FFFC modified with path inversions
08  // 32 x106y16 CPE[2]  80'h00_FA00_80_0000_0C08_FFFC from netlist
0C  // 33 x106y16 CPE[3]      00_3C00_00_0000_0000_0000 difference
00  // 34 x106y16 CPE[4]
00  // 35 x106y16 CPE[5]
80  // 36 x106y16 CPE[6]
00  // 37 x106y16 CPE[7]
C6  // 38 x106y16 CPE[8]
21 // -- CRC low byte
BB // -- CRC high byte


// Config Latches on x107y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 508E     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
08 // y_sel: 15
E4 // -- CRC low byte
92 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5096
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FF  //  0 x107y15 CPE[0]  _a695  C_AND////    _a821  C_////Bridge
8F  //  1 x107y15 CPE[1]  80'h00_00B9_00_0000_0C88_8FFF modified with path inversions
88  //  2 x107y15 CPE[2]  80'h00_00B9_00_0000_0C88_8FFF from netlist
0C  //  3 x107y15 CPE[3]
00  //  4 x107y15 CPE[4]
00  //  5 x107y15 CPE[5]
00  //  6 x107y15 CPE[6]
B9  //  7 x107y15 CPE[7]
00  //  8 x107y15 CPE[8]
00  //  9 x107y15 CPE[9]
F3  // 10 x107y16 CPE[0]  _a475  C_AND/D///    _a472  C_///AND/D
FC  // 11 x107y16 CPE[1]  80'h00_C900_80_0000_0C88_FCF3 modified with path inversions
88  // 12 x107y16 CPE[2]  80'h00_FA00_80_0000_0C88_FCFC from netlist
0C  // 13 x107y16 CPE[3]      00_3300_00_0000_0000_000F difference
00  // 14 x107y16 CPE[4]
00  // 15 x107y16 CPE[5]
80  // 16 x107y16 CPE[6]
00  // 17 x107y16 CPE[7]
C9  // 18 x107y16 CPE[8]
00  // 19 x107y16 CPE[9]
FF  // 20 x108y15 CPE[0]  _a168  C_AND////    
5C  // 21 x108y15 CPE[1]  80'h00_0018_00_0000_0C88_5CFF modified with path inversions
88  // 22 x108y15 CPE[2]  80'h00_0018_00_0000_0C88_ACFF from netlist
0C  // 23 x108y15 CPE[3]      00_0000_00_0000_0000_F000 difference
00  // 24 x108y15 CPE[4]
00  // 25 x108y15 CPE[5]
00  // 26 x108y15 CPE[6]
18  // 27 x108y15 CPE[7]
00  // 28 x108y15 CPE[8]
00  // 29 x108y15 CPE[9]
7B  // 30 x108y16 CPE[0]  _a214  C_OR/D///    
ED  // 31 x108y16 CPE[1]  80'h00_C600_00_0000_0EEE_ED7B modified with path inversions
EE  // 32 x108y16 CPE[2]  80'h00_EA00_00_0000_0EEE_BDEB from netlist
0E  // 33 x108y16 CPE[3]      00_2C00_00_0000_0000_5090 difference
00  // 34 x108y16 CPE[4]
00  // 35 x108y16 CPE[5]
00  // 36 x108y16 CPE[6]
00  // 37 x108y16 CPE[7]
C6  // 38 x108y16 CPE[8]
9A // -- CRC low byte
E7 // -- CRC high byte


// Config Latches on x109y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 50C3     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
08 // y_sel: 15
3C // -- CRC low byte
8B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 50CB
1D // Length: 29
F9 // -- CRC low byte
F3 // -- CRC high byte
D0  //  0 x109y15 CPE[0]  net1 = net2: _a710  C_OR///OR/
3C  //  1 x109y15 CPE[1]  80'h00_0078_00_0000_0CEE_3CD0 modified with path inversions
EE  //  2 x109y15 CPE[2]  80'h00_0078_00_0000_0CEE_3C70 from netlist
0C  //  3 x109y15 CPE[3]      00_0000_00_0000_0000_00A0 difference
00  //  4 x109y15 CPE[4]
00  //  5 x109y15 CPE[5]
00  //  6 x109y15 CPE[6]
78  //  7 x109y15 CPE[7]
00  //  8 x109y15 CPE[8]
00  //  9 x109y15 CPE[9]
00  // 10 x109y16 CPE[0]
00  // 11 x109y16 CPE[1]
00  // 12 x109y16 CPE[2]
00  // 13 x109y16 CPE[3]
00  // 14 x109y16 CPE[4]
00  // 15 x109y16 CPE[5]
00  // 16 x109y16 CPE[6]
00  // 17 x109y16 CPE[7]
00  // 18 x109y16 CPE[8]
00  // 19 x109y16 CPE[9]
EE  // 20 x110y15 CPE[0]  _a199  C_OR/D///    
EE  // 21 x110y15 CPE[1]  80'h00_C600_00_0000_0EEE_EEEE modified with path inversions
EE  // 22 x110y15 CPE[2]  80'h00_EA00_00_0000_0EEE_BDEB from netlist
0E  // 23 x110y15 CPE[3]      00_2C00_00_0000_0000_5305 difference
00  // 24 x110y15 CPE[4]
00  // 25 x110y15 CPE[5]
00  // 26 x110y15 CPE[6]
00  // 27 x110y15 CPE[7]
C6  // 28 x110y15 CPE[8]
45 // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x111y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 50EE     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
38 // x_sel: 111
08 // y_sel: 15
F4 // -- CRC low byte
08 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 50F6
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x111y15 CPE[0]
00  //  1 x111y15 CPE[1]
00  //  2 x111y15 CPE[2]
00  //  3 x111y15 CPE[3]
00  //  4 x111y15 CPE[4]
00  //  5 x111y15 CPE[5]
00  //  6 x111y15 CPE[6]
00  //  7 x111y15 CPE[7]
00  //  8 x111y15 CPE[8]
00  //  9 x111y15 CPE[9]
00  // 10 x111y16 CPE[0]
00  // 11 x111y16 CPE[1]
00  // 12 x111y16 CPE[2]
00  // 13 x111y16 CPE[3]
00  // 14 x111y16 CPE[4]
00  // 15 x111y16 CPE[5]
00  // 16 x111y16 CPE[6]
00  // 17 x111y16 CPE[7]
00  // 18 x111y16 CPE[8]
00  // 19 x111y16 CPE[9]
FF  // 20 x112y15 CPE[0]  _a822  C_////Bridge
FF  // 21 x112y15 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 22 x112y15 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 23 x112y15 CPE[3]
00  // 24 x112y15 CPE[4]
00  // 25 x112y15 CPE[5]
00  // 26 x112y15 CPE[6]
A1  // 27 x112y15 CPE[7]
00  // 28 x112y15 CPE[8]
00  // 29 x112y15 CPE[9]
00  // 30 x112y16 CPE[0]
00  // 31 x112y16 CPE[1]
00  // 32 x112y16 CPE[2]
00  // 33 x112y16 CPE[3]
00  // 34 x112y16 CPE[4]
00  // 35 x112y16 CPE[5]
00  // 36 x112y16 CPE[6]
00  // 37 x112y16 CPE[7]
00  // 38 x112y16 CPE[8]
00  // 39 x112y16 CPE[9]
03  // 40 x111y15 INMUX plane 2,1
01  // 41 x111y15 INMUX plane 4,3
08  // 42 x111y15 INMUX plane 6,5
01  // 43 x111y15 INMUX plane 8,7
01  // 44 x111y15 INMUX plane 10,9
00  // 45 x111y15 INMUX plane 12,11
00  // 46 x111y16 INMUX plane 2,1
05  // 47 x111y16 INMUX plane 4,3
05  // 48 x111y16 INMUX plane 6,5
2A  // 49 x111y16 INMUX plane 8,7
00  // 50 x111y16 INMUX plane 10,9
00  // 51 x111y16 INMUX plane 12,11
28  // 52 x112y15 INMUX plane 2,1
03  // 53 x112y15 INMUX plane 4,3
00  // 54 x112y15 INMUX plane 6,5
00  // 55 x112y15 INMUX plane 8,7
00  // 56 x112y15 INMUX plane 10,9
00  // 57 x112y15 INMUX plane 12,11
00  // 58 x112y16 INMUX plane 2,1
01  // 59 x112y16 INMUX plane 4,3
01  // 60 x112y16 INMUX plane 6,5
00  // 61 x112y16 INMUX plane 8,7
00  // 62 x112y16 INMUX plane 10,9
00  // 63 x112y16 INMUX plane 12,11
00  // 64 x111y15 SB_BIG plane 1
00  // 65 x111y15 SB_BIG plane 1
00  // 66 x111y15 SB_DRIVE plane 2,1
20  // 67 x111y15 SB_BIG plane 2
00  // 68 x111y15 SB_BIG plane 2
48  // 69 x111y15 SB_BIG plane 3
12  // 70 x111y15 SB_BIG plane 3
40  // 71 x111y15 SB_DRIVE plane 4,3
00  // 72 x111y15 SB_BIG plane 4
00  // 73 x111y15 SB_BIG plane 4
00  // 74 x111y15 SB_BIG plane 5
00  // 75 x111y15 SB_BIG plane 5
00  // 76 x111y15 SB_DRIVE plane 6,5
00  // 77 x111y15 SB_BIG plane 6
00  // 78 x111y15 SB_BIG plane 6
48  // 79 x111y15 SB_BIG plane 7
12  // 80 x111y15 SB_BIG plane 7
00  // 81 x111y15 SB_DRIVE plane 8,7
00  // 82 x111y15 SB_BIG plane 8
00  // 83 x111y15 SB_BIG plane 8
00  // 84 x111y15 SB_BIG plane 9
00  // 85 x111y15 SB_BIG plane 9
00  // 86 x111y15 SB_DRIVE plane 10,9
00  // 87 x111y15 SB_BIG plane 10
00  // 88 x111y15 SB_BIG plane 10
00  // 89 x111y15 SB_BIG plane 11
00  // 90 x111y15 SB_BIG plane 11
00  // 91 x111y15 SB_DRIVE plane 12,11
00  // 92 x111y15 SB_BIG plane 12
00  // 93 x111y15 SB_BIG plane 12
00  // 94 x112y16 SB_SML plane 1
00  // 95 x112y16 SB_SML plane 2,1
00  // 96 x112y16 SB_SML plane 2
58  // 97 x112y16 SB_SML plane 3
03  // 98 x112y16 SB_SML plane 4,3
00  // 99 x112y16 SB_SML plane 4
00  // 100 x112y16 SB_SML plane 5
00  // 101 x112y16 SB_SML plane 6,5
00  // 102 x112y16 SB_SML plane 6
28  // 103 x112y16 SB_SML plane 7
02  // 104 x112y16 SB_SML plane 8,7
B9 // -- CRC low byte
F4 // -- CRC high byte


// Config Latches on x87y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5165     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2C // x_sel: 87
09 // y_sel: 17
8C // -- CRC low byte
EB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 516D
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x87y17 CPE[0]
00  //  1 x87y17 CPE[1]
00  //  2 x87y17 CPE[2]
00  //  3 x87y17 CPE[3]
00  //  4 x87y17 CPE[4]
00  //  5 x87y17 CPE[5]
00  //  6 x87y17 CPE[6]
00  //  7 x87y17 CPE[7]
00  //  8 x87y17 CPE[8]
00  //  9 x87y17 CPE[9]
00  // 10 x87y18 CPE[0]
00  // 11 x87y18 CPE[1]
00  // 12 x87y18 CPE[2]
00  // 13 x87y18 CPE[3]
00  // 14 x87y18 CPE[4]
00  // 15 x87y18 CPE[5]
00  // 16 x87y18 CPE[6]
00  // 17 x87y18 CPE[7]
00  // 18 x87y18 CPE[8]
00  // 19 x87y18 CPE[9]
FF  // 20 x88y17 CPE[0]  _a805  C_////Bridge
FF  // 21 x88y17 CPE[1]  80'h00_00A7_00_0000_0C00_FFFF modified with path inversions
00  // 22 x88y17 CPE[2]  80'h00_00A7_00_0000_0C00_FFFF from netlist
0C  // 23 x88y17 CPE[3]
00  // 24 x88y17 CPE[4]
00  // 25 x88y17 CPE[5]
00  // 26 x88y17 CPE[6]
A7  // 27 x88y17 CPE[7]
00  // 28 x88y17 CPE[8]
00  // 29 x88y17 CPE[9]
00  // 30 x88y18 CPE[0]
00  // 31 x88y18 CPE[1]
00  // 32 x88y18 CPE[2]
00  // 33 x88y18 CPE[3]
00  // 34 x88y18 CPE[4]
00  // 35 x88y18 CPE[5]
00  // 36 x88y18 CPE[6]
00  // 37 x88y18 CPE[7]
00  // 38 x88y18 CPE[8]
00  // 39 x88y18 CPE[9]
00  // 40 x87y17 INMUX plane 2,1
00  // 41 x87y17 INMUX plane 4,3
00  // 42 x87y17 INMUX plane 6,5
00  // 43 x87y17 INMUX plane 8,7
00  // 44 x87y17 INMUX plane 10,9
00  // 45 x87y17 INMUX plane 12,11
00  // 46 x87y18 INMUX plane 2,1
00  // 47 x87y18 INMUX plane 4,3
00  // 48 x87y18 INMUX plane 6,5
00  // 49 x87y18 INMUX plane 8,7
00  // 50 x87y18 INMUX plane 10,9
00  // 51 x87y18 INMUX plane 12,11
00  // 52 x88y17 INMUX plane 2,1
00  // 53 x88y17 INMUX plane 4,3
00  // 54 x88y17 INMUX plane 6,5
28  // 55 x88y17 INMUX plane 8,7
00  // 56 x88y17 INMUX plane 10,9
00  // 57 x88y17 INMUX plane 12,11
00  // 58 x88y18 INMUX plane 2,1
00  // 59 x88y18 INMUX plane 4,3
00  // 60 x88y18 INMUX plane 6,5
00  // 61 x88y18 INMUX plane 8,7
80  // 62 x88y18 INMUX plane 10,9
00  // 63 x88y18 INMUX plane 12,11
00  // 64 x88y18 SB_BIG plane 1
00  // 65 x88y18 SB_BIG plane 1
00  // 66 x88y18 SB_DRIVE plane 2,1
00  // 67 x88y18 SB_BIG plane 2
00  // 68 x88y18 SB_BIG plane 2
48  // 69 x88y18 SB_BIG plane 3
12  // 70 x88y18 SB_BIG plane 3
00  // 71 x88y18 SB_DRIVE plane 4,3
00  // 72 x88y18 SB_BIG plane 4
00  // 73 x88y18 SB_BIG plane 4
00  // 74 x88y18 SB_BIG plane 5
00  // 75 x88y18 SB_BIG plane 5
00  // 76 x88y18 SB_DRIVE plane 6,5
00  // 77 x88y18 SB_BIG plane 6
00  // 78 x88y18 SB_BIG plane 6
02  // 79 x88y18 SB_BIG plane 7
12  // 80 x88y18 SB_BIG plane 7
00  // 81 x88y18 SB_DRIVE plane 8,7
00  // 82 x88y18 SB_BIG plane 8
00  // 83 x88y18 SB_BIG plane 8
00  // 84 x88y18 SB_BIG plane 9
00  // 85 x88y18 SB_BIG plane 9
00  // 86 x88y18 SB_DRIVE plane 10,9
00  // 87 x88y18 SB_BIG plane 10
00  // 88 x88y18 SB_BIG plane 10
01  // 89 x88y18 SB_BIG plane 11
00  // 90 x88y18 SB_BIG plane 11
00  // 91 x88y18 SB_DRIVE plane 12,11
44  // 92 x88y18 SB_BIG plane 12
00  // 93 x88y18 SB_BIG plane 12
00  // 94 x87y17 SB_SML plane 1
00  // 95 x87y17 SB_SML plane 2,1
00  // 96 x87y17 SB_SML plane 2
A8  // 97 x87y17 SB_SML plane 3
02  // 98 x87y17 SB_SML plane 4,3
00  // 99 x87y17 SB_SML plane 4
00  // 100 x87y17 SB_SML plane 5
00  // 101 x87y17 SB_SML plane 6,5
00  // 102 x87y17 SB_SML plane 6
A8  // 103 x87y17 SB_SML plane 7
02  // 104 x87y17 SB_SML plane 8,7
5B // -- CRC low byte
97 // -- CRC high byte


// Config Latches on x89y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 51DC     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
09 // y_sel: 17
54 // -- CRC low byte
F2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 51E4
1C // Length: 28
70 // -- CRC low byte
E2 // -- CRC high byte
5F  //  0 x89y17 CPE[0]  _a282  C_AND////    _a397  C_///AND/D
41  //  1 x89y17 CPE[1]  80'h00_CD18_80_0000_0C88_415F modified with path inversions
88  //  2 x89y17 CPE[2]  80'h00_EE18_80_0000_0C88_12AF from netlist
0C  //  3 x89y17 CPE[3]      00_2300_00_0000_0000_53F0 difference
00  //  4 x89y17 CPE[4]
00  //  5 x89y17 CPE[5]
80  //  6 x89y17 CPE[6]
18  //  7 x89y17 CPE[7]
CD  //  8 x89y17 CPE[8]
00  //  9 x89y17 CPE[9]
00  // 10 x89y18 CPE[0]
00  // 11 x89y18 CPE[1]
00  // 12 x89y18 CPE[2]
00  // 13 x89y18 CPE[3]
00  // 14 x89y18 CPE[4]
00  // 15 x89y18 CPE[5]
00  // 16 x89y18 CPE[6]
00  // 17 x89y18 CPE[7]
00  // 18 x89y18 CPE[8]
00  // 19 x89y18 CPE[9]
30  // 20 x90y17 CPE[0]  net1 = net2: _a330  C_ADDF2///ADDF2/
33  // 21 x90y17 CPE[1]  80'h00_0078_00_0020_0C66_3330 modified with path inversions
66  // 22 x90y17 CPE[2]  80'h00_0078_00_0020_0C66_CCC0 from netlist
0C  // 23 x90y17 CPE[3]      00_0000_00_0000_0000_FFF0 difference
20  // 24 x90y17 CPE[4]
00  // 25 x90y17 CPE[5]
00  // 26 x90y17 CPE[6]
78  // 27 x90y17 CPE[7]
EE // -- CRC low byte
6B // -- CRC high byte


// Config Latches on x91y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5206     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
09 // y_sel: 17
3C // -- CRC low byte
D8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 520E
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x91y17 CPE[0]
00  //  1 x91y17 CPE[1]
00  //  2 x91y17 CPE[2]
00  //  3 x91y17 CPE[3]
00  //  4 x91y17 CPE[4]
00  //  5 x91y17 CPE[5]
00  //  6 x91y17 CPE[6]
00  //  7 x91y17 CPE[7]
00  //  8 x91y17 CPE[8]
00  //  9 x91y17 CPE[9]
00  // 10 x91y18 CPE[0]
00  // 11 x91y18 CPE[1]
00  // 12 x91y18 CPE[2]
00  // 13 x91y18 CPE[3]
00  // 14 x91y18 CPE[4]
00  // 15 x91y18 CPE[5]
00  // 16 x91y18 CPE[6]
00  // 17 x91y18 CPE[7]
00  // 18 x91y18 CPE[8]
00  // 19 x91y18 CPE[9]
C0  // 20 x92y17 CPE[0]  net1 = net2: _a328  C_ADDF2/D//ADDF2/
A0  // 21 x92y17 CPE[1]  80'h00_CE60_00_0020_0C66_A0C0 modified with path inversions
66  // 22 x92y17 CPE[2]  80'h00_EE60_00_0020_0C66_A0C0 from netlist
0C  // 23 x92y17 CPE[3]      00_2000_00_0000_0000_0000 difference
20  // 24 x92y17 CPE[4]
00  // 25 x92y17 CPE[5]
00  // 26 x92y17 CPE[6]
60  // 27 x92y17 CPE[7]
CE  // 28 x92y17 CPE[8]
00  // 29 x92y17 CPE[9]
05  // 30 x92y18 CPE[0]  net1 = net2: _a303  C_ADDF2/D//ADDF2/
30  // 31 x92y18 CPE[1]  80'h00_CD60_00_0020_0C66_3005 modified with path inversions
66  // 32 x92y18 CPE[2]  80'h00_EE60_00_0020_0C66_C00A from netlist
0C  // 33 x92y18 CPE[3]      00_2300_00_0000_0000_F00F difference
20  // 34 x92y18 CPE[4]
00  // 35 x92y18 CPE[5]
00  // 36 x92y18 CPE[6]
60  // 37 x92y18 CPE[7]
CD  // 38 x92y18 CPE[8]
A0 // -- CRC low byte
65 // -- CRC high byte


// Config Latches on x93y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 523B     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
09 // y_sel: 17
E4 // -- CRC low byte
C1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5243
1C // Length: 28
70 // -- CRC low byte
E2 // -- CRC high byte
5F  //  0 x93y17 CPE[0]  _a399  C_AND/D///    _a401  C_///AND/D
3F  //  1 x93y17 CPE[1]  80'h00_CD00_80_0000_0C88_3F5F modified with path inversions
88  //  2 x93y17 CPE[2]  80'h00_EE00_80_0000_0C88_CFAF from netlist
0C  //  3 x93y17 CPE[3]      00_2300_00_0000_0000_F0F0 difference
00  //  4 x93y17 CPE[4]
00  //  5 x93y17 CPE[5]
80  //  6 x93y17 CPE[6]
00  //  7 x93y17 CPE[7]
CD  //  8 x93y17 CPE[8]
00  //  9 x93y17 CPE[9]
00  // 10 x93y18 CPE[0]
00  // 11 x93y18 CPE[1]
00  // 12 x93y18 CPE[2]
00  // 13 x93y18 CPE[3]
00  // 14 x93y18 CPE[4]
00  // 15 x93y18 CPE[5]
00  // 16 x93y18 CPE[6]
00  // 17 x93y18 CPE[7]
00  // 18 x93y18 CPE[8]
00  // 19 x93y18 CPE[9]
0A  // 20 x94y17 CPE[0]  _a633  C_MX2b////    
00  // 21 x94y17 CPE[1]  80'h00_0018_00_0040_0A32_000A modified with path inversions
32  // 22 x94y17 CPE[2]  80'h00_0018_00_0040_0A30_0005 from netlist
0A  // 23 x94y17 CPE[3]      00_0000_00_0000_0002_000F difference
40  // 24 x94y17 CPE[4]
00  // 25 x94y17 CPE[5]
00  // 26 x94y17 CPE[6]
18  // 27 x94y17 CPE[7]
4C // -- CRC low byte
D3 // -- CRC high byte


// Config Latches on x95y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5265     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
09 // y_sel: 17
BD // -- CRC low byte
D7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 526D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FF  //  0 x95y17 CPE[0]  _a140  C_AND////    
5A  //  1 x95y17 CPE[1]  80'h00_0018_00_0000_0C88_5AFF modified with path inversions
88  //  2 x95y17 CPE[2]  80'h00_0018_00_0000_0C88_5AFF from netlist
0C  //  3 x95y17 CPE[3]
00  //  4 x95y17 CPE[4]
00  //  5 x95y17 CPE[5]
00  //  6 x95y17 CPE[6]
18  //  7 x95y17 CPE[7]
00  //  8 x95y17 CPE[8]
00  //  9 x95y17 CPE[9]
AD  // 10 x95y18 CPE[0]  net1 = net2: _a144  C_ORAND///ORAND/
5D  // 11 x95y18 CPE[1]  80'h00_0078_00_0000_0C88_5DAD modified with path inversions
88  // 12 x95y18 CPE[2]  80'h00_0078_00_0000_0C88_AEAE from netlist
0C  // 13 x95y18 CPE[3]      00_0000_00_0000_0000_F303 difference
00  // 14 x95y18 CPE[4]
00  // 15 x95y18 CPE[5]
00  // 16 x95y18 CPE[6]
78  // 17 x95y18 CPE[7]
00  // 18 x95y18 CPE[8]
00  // 19 x95y18 CPE[9]
00  // 20 x96y17 CPE[0]
00  // 21 x96y17 CPE[1]
00  // 22 x96y17 CPE[2]
00  // 23 x96y17 CPE[3]
00  // 24 x96y17 CPE[4]
00  // 25 x96y17 CPE[5]
00  // 26 x96y17 CPE[6]
00  // 27 x96y17 CPE[7]
00  // 28 x96y17 CPE[8]
00  // 29 x96y17 CPE[9]
FF  // 30 x96y18 CPE[0]  _a800  C_////Bridge
FF  // 31 x96y18 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  // 32 x96y18 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  // 33 x96y18 CPE[3]
00  // 34 x96y18 CPE[4]
00  // 35 x96y18 CPE[5]
00  // 36 x96y18 CPE[6]
A2  // 37 x96y18 CPE[7]
00  // 38 x96y18 CPE[8]
00  // 39 x96y18 CPE[9]
03  // 40 x95y17 INMUX plane 2,1
04  // 41 x95y17 INMUX plane 4,3
06  // 42 x95y17 INMUX plane 6,5
02  // 43 x95y17 INMUX plane 8,7
00  // 44 x95y17 INMUX plane 10,9
00  // 45 x95y17 INMUX plane 12,11
2D  // 46 x95y18 INMUX plane 2,1
02  // 47 x95y18 INMUX plane 4,3
2D  // 48 x95y18 INMUX plane 6,5
06  // 49 x95y18 INMUX plane 8,7
18  // 50 x95y18 INMUX plane 10,9
10  // 51 x95y18 INMUX plane 12,11
08  // 52 x96y17 INMUX plane 2,1
00  // 53 x96y17 INMUX plane 4,3
19  // 54 x96y17 INMUX plane 6,5
88  // 55 x96y17 INMUX plane 8,7
02  // 56 x96y17 INMUX plane 10,9
80  // 57 x96y17 INMUX plane 12,11
02  // 58 x96y18 INMUX plane 2,1
04  // 59 x96y18 INMUX plane 4,3
00  // 60 x96y18 INMUX plane 6,5
82  // 61 x96y18 INMUX plane 8,7
00  // 62 x96y18 INMUX plane 10,9
80  // 63 x96y18 INMUX plane 12,11
13  // 64 x96y18 SB_BIG plane 1
38  // 65 x96y18 SB_BIG plane 1
00  // 66 x96y18 SB_DRIVE plane 2,1
48  // 67 x96y18 SB_BIG plane 2
12  // 68 x96y18 SB_BIG plane 2
00  // 69 x96y18 SB_BIG plane 3
06  // 70 x96y18 SB_BIG plane 3
00  // 71 x96y18 SB_DRIVE plane 4,3
48  // 72 x96y18 SB_BIG plane 4
12  // 73 x96y18 SB_BIG plane 4
48  // 74 x96y18 SB_BIG plane 5
12  // 75 x96y18 SB_BIG plane 5
00  // 76 x96y18 SB_DRIVE plane 6,5
41  // 77 x96y18 SB_BIG plane 6
42  // 78 x96y18 SB_BIG plane 6
00  // 79 x96y18 SB_BIG plane 7
00  // 80 x96y18 SB_BIG plane 7
00  // 81 x96y18 SB_DRIVE plane 8,7
54  // 82 x96y18 SB_BIG plane 8
28  // 83 x96y18 SB_BIG plane 8
81  // 84 x96y18 SB_BIG plane 9
01  // 85 x96y18 SB_BIG plane 9
00  // 86 x96y18 SB_DRIVE plane 10,9
00  // 87 x96y18 SB_BIG plane 10
00  // 88 x96y18 SB_BIG plane 10
00  // 89 x96y18 SB_BIG plane 11
00  // 90 x96y18 SB_BIG plane 11
00  // 91 x96y18 SB_DRIVE plane 12,11
00  // 92 x96y18 SB_BIG plane 12
00  // 93 x96y18 SB_BIG plane 12
D4  // 94 x95y17 SB_SML plane 1
66  // 95 x95y17 SB_SML plane 2,1
5A  // 96 x95y17 SB_SML plane 2
00  // 97 x95y17 SB_SML plane 3
80  // 98 x95y17 SB_SML plane 4,3
2A  // 99 x95y17 SB_SML plane 4
D0  // 100 x95y17 SB_SML plane 5
17  // 101 x95y17 SB_SML plane 6,5
2A  // 102 x95y17 SB_SML plane 6
40  // 103 x95y17 SB_SML plane 7
20  // 104 x95y17 SB_SML plane 8,7
44  // 105 x95y17 SB_SML plane 8
0C  // 106 x95y17 SB_SML plane 9
00  // 107 x95y17 SB_SML plane 10,9
40  // 108 x95y17 SB_SML plane 10
00  // 109 x95y17 SB_SML plane 11
00  // 110 x95y17 SB_SML plane 12,11
04  // 111 x95y17 SB_SML plane 12
1E // -- CRC low byte
6A // -- CRC high byte


// Config Latches on x97y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 52E3     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
09 // y_sel: 17
65 // -- CRC low byte
CE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 52EB
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
AC  //  0 x97y17 CPE[0]  _a56  C_ORAND/D///    
FD  //  1 x97y17 CPE[1]  80'h00_CD00_00_0000_0788_FDAC modified with path inversions
88  //  2 x97y17 CPE[2]  80'h00_EE00_00_0000_0788_FB53 from netlist
07  //  3 x97y17 CPE[3]      00_2300_00_0000_0000_06FF difference
00  //  4 x97y17 CPE[4]
00  //  5 x97y17 CPE[5]
00  //  6 x97y17 CPE[6]
00  //  7 x97y17 CPE[7]
CD  //  8 x97y17 CPE[8]
00  //  9 x97y17 CPE[9]
FF  // 10 x97y18 CPE[0]  _a112  C_AND////    
14  // 11 x97y18 CPE[1]  80'h00_0018_00_0000_0C88_14FF modified with path inversions
88  // 12 x97y18 CPE[2]  80'h00_0018_00_0000_0C88_22FF from netlist
0C  // 13 x97y18 CPE[3]      00_0000_00_0000_0000_3600 difference
00  // 14 x97y18 CPE[4]
00  // 15 x97y18 CPE[5]
00  // 16 x97y18 CPE[6]
18  // 17 x97y18 CPE[7]
00  // 18 x97y18 CPE[8]
00  // 19 x97y18 CPE[9]
00  // 20 x98y17 CPE[0]
00  // 21 x98y17 CPE[1]
00  // 22 x98y17 CPE[2]
00  // 23 x98y17 CPE[3]
00  // 24 x98y17 CPE[4]
00  // 25 x98y17 CPE[5]
00  // 26 x98y17 CPE[6]
00  // 27 x98y17 CPE[7]
00  // 28 x98y17 CPE[8]
00  // 29 x98y17 CPE[9]
CB  // 30 x98y18 CPE[0]  _a133  C_///ORAND/
FF  // 31 x98y18 CPE[1]  80'h00_0060_00_0000_0C08_FFCB modified with path inversions
08  // 32 x98y18 CPE[2]  80'h00_0060_00_0000_0C08_FFCE from netlist
0C  // 33 x98y18 CPE[3]      00_0000_00_0000_0000_0005 difference
00  // 34 x98y18 CPE[4]
00  // 35 x98y18 CPE[5]
00  // 36 x98y18 CPE[6]
60  // 37 x98y18 CPE[7]
0B // -- CRC low byte
82 // -- CRC high byte


// Config Latches on x99y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5317     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
09 // y_sel: 17
0D // -- CRC low byte
E4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 531F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
11  //  0 x99y17 CPE[0]  _a142  C_AND////    
22  //  1 x99y17 CPE[1]  80'h00_0018_00_0000_0888_2211 modified with path inversions
88  //  2 x99y17 CPE[2]  80'h00_0018_00_0000_0888_1244 from netlist
08  //  3 x99y17 CPE[3]      00_0000_00_0000_0000_3055 difference
00  //  4 x99y17 CPE[4]
00  //  5 x99y17 CPE[5]
00  //  6 x99y17 CPE[6]
18  //  7 x99y17 CPE[7]
00  //  8 x99y17 CPE[8]
00  //  9 x99y17 CPE[9]
FF  // 10 x99y18 CPE[0]  _a832  C_////Bridge
FF  // 11 x99y18 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  // 12 x99y18 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  // 13 x99y18 CPE[3]
00  // 14 x99y18 CPE[4]
00  // 15 x99y18 CPE[5]
00  // 16 x99y18 CPE[6]
A2  // 17 x99y18 CPE[7]
00  // 18 x99y18 CPE[8]
00  // 19 x99y18 CPE[9]
BC  // 20 x100y17 CPE[0]  net1 = net2: _a173  C_ORAND///ORAND/
A7  // 21 x100y17 CPE[1]  80'h00_0078_00_0000_0C88_A7BC modified with path inversions
88  // 22 x100y17 CPE[2]  80'h00_0078_00_0000_0C88_AE73 from netlist
0C  // 23 x100y17 CPE[3]      00_0000_00_0000_0000_09CF difference
00  // 24 x100y17 CPE[4]
00  // 25 x100y17 CPE[5]
00  // 26 x100y17 CPE[6]
78  // 27 x100y17 CPE[7]
00  // 28 x100y17 CPE[8]
00  // 29 x100y17 CPE[9]
FF  // 30 x100y18 CPE[0]  _a119  C_AND////    
C3  // 31 x100y18 CPE[1]  80'h00_0018_00_0000_0C88_C3FF modified with path inversions
88  // 32 x100y18 CPE[2]  80'h00_0018_00_0000_0C88_3CFF from netlist
0C  // 33 x100y18 CPE[3]      00_0000_00_0000_0000_FF00 difference
00  // 34 x100y18 CPE[4]
00  // 35 x100y18 CPE[5]
00  // 36 x100y18 CPE[6]
18  // 37 x100y18 CPE[7]
00  // 38 x100y18 CPE[8]
00  // 39 x100y18 CPE[9]
24  // 40 x99y17 INMUX plane 2,1
2D  // 41 x99y17 INMUX plane 4,3
0D  // 42 x99y17 INMUX plane 6,5
3F  // 43 x99y17 INMUX plane 8,7
20  // 44 x99y17 INMUX plane 10,9
2D  // 45 x99y17 INMUX plane 12,11
00  // 46 x99y18 INMUX plane 2,1
0E  // 47 x99y18 INMUX plane 4,3
24  // 48 x99y18 INMUX plane 6,5
0B  // 49 x99y18 INMUX plane 8,7
00  // 50 x99y18 INMUX plane 10,9
08  // 51 x99y18 INMUX plane 12,11
28  // 52 x100y17 INMUX plane 2,1
2B  // 53 x100y17 INMUX plane 4,3
3E  // 54 x100y17 INMUX plane 6,5
46  // 55 x100y17 INMUX plane 8,7
98  // 56 x100y17 INMUX plane 10,9
5B  // 57 x100y17 INMUX plane 12,11
00  // 58 x100y18 INMUX plane 2,1
0A  // 59 x100y18 INMUX plane 4,3
1B  // 60 x100y18 INMUX plane 6,5
42  // 61 x100y18 INMUX plane 8,7
88  // 62 x100y18 INMUX plane 10,9
E9  // 63 x100y18 INMUX plane 12,11
08  // 64 x100y18 SB_BIG plane 1
10  // 65 x100y18 SB_BIG plane 1
00  // 66 x100y18 SB_DRIVE plane 2,1
91  // 67 x100y18 SB_BIG plane 2
46  // 68 x100y18 SB_BIG plane 2
C3  // 69 x100y18 SB_BIG plane 3
32  // 70 x100y18 SB_BIG plane 3
02  // 71 x100y18 SB_DRIVE plane 4,3
48  // 72 x100y18 SB_BIG plane 4
12  // 73 x100y18 SB_BIG plane 4
48  // 74 x100y18 SB_BIG plane 5
12  // 75 x100y18 SB_BIG plane 5
02  // 76 x100y18 SB_DRIVE plane 6,5
98  // 77 x100y18 SB_BIG plane 6
16  // 78 x100y18 SB_BIG plane 6
86  // 79 x100y18 SB_BIG plane 7
1A  // 80 x100y18 SB_BIG plane 7
08  // 81 x100y18 SB_DRIVE plane 8,7
04  // 82 x100y18 SB_BIG plane 8
17  // 83 x100y18 SB_BIG plane 8
88  // 84 x100y18 SB_BIG plane 9
13  // 85 x100y18 SB_BIG plane 9
20  // 86 x100y18 SB_DRIVE plane 10,9
0E  // 87 x100y18 SB_BIG plane 10
21  // 88 x100y18 SB_BIG plane 10
44  // 89 x100y18 SB_BIG plane 11
15  // 90 x100y18 SB_BIG plane 11
00  // 91 x100y18 SB_DRIVE plane 12,11
84  // 92 x100y18 SB_BIG plane 12
16  // 93 x100y18 SB_BIG plane 12
D2  // 94 x99y17 SB_SML plane 1
82  // 95 x99y17 SB_SML plane 2,1
2A  // 96 x99y17 SB_SML plane 2
28  // 97 x99y17 SB_SML plane 3
86  // 98 x99y17 SB_SML plane 4,3
28  // 99 x99y17 SB_SML plane 4
E8  // 100 x99y17 SB_SML plane 5
82  // 101 x99y17 SB_SML plane 6,5
2A  // 102 x99y17 SB_SML plane 6
C0  // 103 x99y17 SB_SML plane 7
81  // 104 x99y17 SB_SML plane 8,7
2A  // 105 x99y17 SB_SML plane 8
A8  // 106 x99y17 SB_SML plane 9
12  // 107 x99y17 SB_SML plane 10,9
7F  // 108 x99y17 SB_SML plane 10
A1  // 109 x99y17 SB_SML plane 11
82  // 110 x99y17 SB_SML plane 12,11
2A  // 111 x99y17 SB_SML plane 12
93 // -- CRC low byte
84 // -- CRC high byte


// Config Latches on x101y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5395     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
09 // y_sel: 17
D5 // -- CRC low byte
FD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 539D
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
1F  //  0 x101y17 CPE[0]  _a167  C_AND/D///    _a681  C_///AND/
4F  //  1 x101y17 CPE[1]  80'h00_C960_00_0000_0388_4F1F modified with path inversions
88  //  2 x101y17 CPE[2]  80'h00_EA60_00_0000_0388_1F2F from netlist
03  //  3 x101y17 CPE[3]      00_2300_00_0000_0000_5030 difference
00  //  4 x101y17 CPE[4]
00  //  5 x101y17 CPE[5]
00  //  6 x101y17 CPE[6]
60  //  7 x101y17 CPE[7]
C9  //  8 x101y17 CPE[8]
00  //  9 x101y17 CPE[9]
05  // 10 x101y18 CPE[0]  _a157  C_MX2b////    _a808  C_////Bridge
00  // 11 x101y18 CPE[1]  80'h00_00BF_00_0040_0A33_0005 modified with path inversions
33  // 12 x101y18 CPE[2]  80'h00_00BF_00_0040_0A33_0005 from netlist
0A  // 13 x101y18 CPE[3]
40  // 14 x101y18 CPE[4]
00  // 15 x101y18 CPE[5]
00  // 16 x101y18 CPE[6]
BF  // 17 x101y18 CPE[7]
00  // 18 x101y18 CPE[8]
00  // 19 x101y18 CPE[9]
CC  // 20 x102y17 CPE[0]  _a156  C_///OR/
FF  // 21 x102y17 CPE[1]  80'h00_0060_00_0000_0C0E_FFCC modified with path inversions
0E  // 22 x102y17 CPE[2]  80'h00_0060_00_0000_0C0E_FF3C from netlist
0C  // 23 x102y17 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 24 x102y17 CPE[4]
00  // 25 x102y17 CPE[5]
00  // 26 x102y17 CPE[6]
60  // 27 x102y17 CPE[7]
00  // 28 x102y17 CPE[8]
00  // 29 x102y17 CPE[9]
7A  // 30 x102y18 CPE[0]  _a206  C_///ORAND/
FF  // 31 x102y18 CPE[1]  80'h00_0060_00_0000_0C08_FF7A modified with path inversions
08  // 32 x102y18 CPE[2]  80'h00_0060_00_0000_0C08_FF75 from netlist
0C  // 33 x102y18 CPE[3]      00_0000_00_0000_0000_000F difference
00  // 34 x102y18 CPE[4]
00  // 35 x102y18 CPE[5]
00  // 36 x102y18 CPE[6]
60  // 37 x102y18 CPE[7]
84 // -- CRC low byte
70 // -- CRC high byte


// Config Latches on x103y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 53C9     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
09 // y_sel: 17
DD // -- CRC low byte
B0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 53D1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FF  //  0 x103y17 CPE[0]  _a851  C_////Bridge
FF  //  1 x103y17 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  //  2 x103y17 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  //  3 x103y17 CPE[3]
00  //  4 x103y17 CPE[4]
00  //  5 x103y17 CPE[5]
00  //  6 x103y17 CPE[6]
A1  //  7 x103y17 CPE[7]
00  //  8 x103y17 CPE[8]
00  //  9 x103y17 CPE[9]
BE  // 10 x103y18 CPE[0]  net1 = net2: _a186  C_ORAND///ORAND/
D7  // 11 x103y18 CPE[1]  80'h00_0078_00_0000_0C88_D7BE modified with path inversions
88  // 12 x103y18 CPE[2]  80'h00_0078_00_0000_0C88_7777 from netlist
0C  // 13 x103y18 CPE[3]      00_0000_00_0000_0000_A0C9 difference
00  // 14 x103y18 CPE[4]
00  // 15 x103y18 CPE[5]
00  // 16 x103y18 CPE[6]
78  // 17 x103y18 CPE[7]
00  // 18 x103y18 CPE[8]
00  // 19 x103y18 CPE[9]
12  // 20 x104y17 CPE[0]  _a704  C_AND////    
4C  // 21 x104y17 CPE[1]  80'h00_0018_00_0000_0888_4C12 modified with path inversions
88  // 22 x104y17 CPE[2]  80'h00_0018_00_0000_0888_1C14 from netlist
08  // 23 x104y17 CPE[3]      00_0000_00_0000_0000_5006 difference
00  // 24 x104y17 CPE[4]
00  // 25 x104y17 CPE[5]
00  // 26 x104y17 CPE[6]
18  // 27 x104y17 CPE[7]
00  // 28 x104y17 CPE[8]
00  // 29 x104y17 CPE[9]
00  // 30 x104y18 CPE[0]
00  // 31 x104y18 CPE[1]
00  // 32 x104y18 CPE[2]
00  // 33 x104y18 CPE[3]
00  // 34 x104y18 CPE[4]
00  // 35 x104y18 CPE[5]
00  // 36 x104y18 CPE[6]
00  // 37 x104y18 CPE[7]
00  // 38 x104y18 CPE[8]
00  // 39 x104y18 CPE[9]
20  // 40 x103y17 INMUX plane 2,1
00  // 41 x103y17 INMUX plane 4,3
08  // 42 x103y17 INMUX plane 6,5
11  // 43 x103y17 INMUX plane 8,7
00  // 44 x103y17 INMUX plane 10,9
01  // 45 x103y17 INMUX plane 12,11
1B  // 46 x103y18 INMUX plane 2,1
3C  // 47 x103y18 INMUX plane 4,3
3E  // 48 x103y18 INMUX plane 6,5
37  // 49 x103y18 INMUX plane 8,7
10  // 50 x103y18 INMUX plane 10,9
05  // 51 x103y18 INMUX plane 12,11
2F  // 52 x104y17 INMUX plane 2,1
17  // 53 x104y17 INMUX plane 4,3
AB  // 54 x104y17 INMUX plane 6,5
2D  // 55 x104y17 INMUX plane 8,7
84  // 56 x104y17 INMUX plane 10,9
04  // 57 x104y17 INMUX plane 12,11
00  // 58 x104y18 INMUX plane 2,1
00  // 59 x104y18 INMUX plane 4,3
88  // 60 x104y18 INMUX plane 6,5
0B  // 61 x104y18 INMUX plane 8,7
80  // 62 x104y18 INMUX plane 10,9
18  // 63 x104y18 INMUX plane 12,11
C8  // 64 x104y18 SB_BIG plane 1
12  // 65 x104y18 SB_BIG plane 1
00  // 66 x104y18 SB_DRIVE plane 2,1
08  // 67 x104y18 SB_BIG plane 2
13  // 68 x104y18 SB_BIG plane 2
59  // 69 x104y18 SB_BIG plane 3
02  // 70 x104y18 SB_BIG plane 3
0A  // 71 x104y18 SB_DRIVE plane 4,3
00  // 72 x104y18 SB_BIG plane 4
00  // 73 x104y18 SB_BIG plane 4
89  // 74 x104y18 SB_BIG plane 5
04  // 75 x104y18 SB_BIG plane 5
00  // 76 x104y18 SB_DRIVE plane 6,5
41  // 77 x104y18 SB_BIG plane 6
02  // 78 x104y18 SB_BIG plane 6
99  // 79 x104y18 SB_BIG plane 7
22  // 80 x104y18 SB_BIG plane 7
00  // 81 x104y18 SB_DRIVE plane 8,7
00  // 82 x104y18 SB_BIG plane 8
00  // 83 x104y18 SB_BIG plane 8
00  // 84 x104y18 SB_BIG plane 9
00  // 85 x104y18 SB_BIG plane 9
00  // 86 x104y18 SB_DRIVE plane 10,9
19  // 87 x104y18 SB_BIG plane 10
04  // 88 x104y18 SB_BIG plane 10
18  // 89 x104y18 SB_BIG plane 11
10  // 90 x104y18 SB_BIG plane 11
00  // 91 x104y18 SB_DRIVE plane 12,11
9A  // 92 x104y18 SB_BIG plane 12
00  // 93 x104y18 SB_BIG plane 12
52  // 94 x103y17 SB_SML plane 1
83  // 95 x103y17 SB_SML plane 2,1
08  // 96 x103y17 SB_SML plane 2
A8  // 97 x103y17 SB_SML plane 3
02  // 98 x103y17 SB_SML plane 4,3
00  // 99 x103y17 SB_SML plane 4
A8  // 100 x103y17 SB_SML plane 5
22  // 101 x103y17 SB_SML plane 6,5
08  // 102 x103y17 SB_SML plane 6
A8  // 103 x103y17 SB_SML plane 7
12  // 104 x103y17 SB_SML plane 8,7
01  // 105 x103y17 SB_SML plane 8
00  // 106 x103y17 SB_SML plane 9
90  // 107 x103y17 SB_SML plane 10,9
01  // 108 x103y17 SB_SML plane 10
00  // 109 x103y17 SB_SML plane 11
00  // 110 x103y17 SB_SML plane 12,11
06  // 111 x103y17 SB_SML plane 12
FC // -- CRC low byte
FA // -- CRC high byte


// Config Latches on x105y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5447     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
09 // y_sel: 17
05 // -- CRC low byte
A9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 544F
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
FA  //  0 x105y17 CPE[0]  net1 = net2: _a97  C_AND////D
1F  //  1 x105y17 CPE[1]  80'h00_CD18_00_0000_0888_1FFA modified with path inversions
88  //  2 x105y17 CPE[2]  80'h00_EE18_00_0000_0888_8FF5 from netlist
08  //  3 x105y17 CPE[3]      00_2300_00_0000_0000_900F difference
00  //  4 x105y17 CPE[4]
00  //  5 x105y17 CPE[5]
00  //  6 x105y17 CPE[6]
18  //  7 x105y17 CPE[7]
CD  //  8 x105y17 CPE[8]
00  //  9 x105y17 CPE[9]
FF  // 10 x105y18 CPE[0]  _a815  C_////Bridge
FF  // 11 x105y18 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 12 x105y18 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 13 x105y18 CPE[3]
00  // 14 x105y18 CPE[4]
00  // 15 x105y18 CPE[5]
00  // 16 x105y18 CPE[6]
A3  // 17 x105y18 CPE[7]
00  // 18 x105y18 CPE[8]
00  // 19 x105y18 CPE[9]
AD  // 20 x106y17 CPE[0]  _a249  C_ORAND////    
FE  // 21 x106y17 CPE[1]  80'h00_0018_00_0000_0888_FEAD modified with path inversions
88  // 22 x106y17 CPE[2]  80'h00_0018_00_0000_0888_FEAB from netlist
08  // 23 x106y17 CPE[3]      00_0000_00_0000_0000_0006 difference
00  // 24 x106y17 CPE[4]
00  // 25 x106y17 CPE[5]
00  // 26 x106y17 CPE[6]
18  // 27 x106y17 CPE[7]
00  // 28 x106y17 CPE[8]
00  // 29 x106y17 CPE[9]
5A  // 30 x106y18 CPE[0]  net1 = net2: _a706  C_AND///AND/
2F  // 31 x106y18 CPE[1]  80'h00_0078_00_0000_0C88_2F5A modified with path inversions
88  // 32 x106y18 CPE[2]  80'h00_0078_00_0000_0C88_4FAA from netlist
0C  // 33 x106y18 CPE[3]      00_0000_00_0000_0000_60F0 difference
00  // 34 x106y18 CPE[4]
00  // 35 x106y18 CPE[5]
00  // 36 x106y18 CPE[6]
78  // 37 x106y18 CPE[7]
6A // -- CRC low byte
EF // -- CRC high byte


// Config Latches on x107y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 547B     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
09 // y_sel: 17
6D // -- CRC low byte
83 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5483
1C // Length: 28
70 // -- CRC low byte
E2 // -- CRC high byte
A5  //  0 x107y17 CPE[0]  _a464  C_AND/D///    _a729  C_///OR/
FC  //  1 x107y17 CPE[1]  80'h00_C960_00_0000_0C8E_FCA5 modified with path inversions
8E  //  2 x107y17 CPE[2]  80'h00_FA60_00_0000_0C8E_FC55 from netlist
0C  //  3 x107y17 CPE[3]      00_3300_00_0000_0000_00F0 difference
00  //  4 x107y17 CPE[4]
00  //  5 x107y17 CPE[5]
00  //  6 x107y17 CPE[6]
60  //  7 x107y17 CPE[7]
C9  //  8 x107y17 CPE[8]
00  //  9 x107y17 CPE[9]
FF  // 10 x107y18 CPE[0]  _a301  C_/C_0_1///    
FF  // 11 x107y18 CPE[1]  80'h00_CF00_12_0800_0C00_FFFF modified with path inversions
00  // 12 x107y18 CPE[2]  80'h00_CF00_12_0800_0C00_FFFF from netlist
0C  // 13 x107y18 CPE[3]
00  // 14 x107y18 CPE[4]
08  // 15 x107y18 CPE[5]
12  // 16 x107y18 CPE[6]
00  // 17 x107y18 CPE[7]
CF  // 18 x107y18 CPE[8]
00  // 19 x107y18 CPE[9]
FF  // 20 x108y17 CPE[0]  _a823  C_////Bridge
FF  // 21 x108y17 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 22 x108y17 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 23 x108y17 CPE[3]
00  // 24 x108y17 CPE[4]
00  // 25 x108y17 CPE[5]
00  // 26 x108y17 CPE[6]
A1  // 27 x108y17 CPE[7]
AB // -- CRC low byte
E5 // -- CRC high byte


// Config Latches on x109y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 54A5     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
09 // y_sel: 17
B5 // -- CRC low byte
9A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 54AD
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
53  //  0 x109y17 CPE[0]  _a719  C_AND////    _a730  C_///AND/
53  //  1 x109y17 CPE[1]  80'h00_0078_00_0000_0C88_5353 modified with path inversions
88  //  2 x109y17 CPE[2]  80'h00_0078_00_0000_0C88_ACAC from netlist
0C  //  3 x109y17 CPE[3]      00_0000_00_0000_0000_FFFF difference
00  //  4 x109y17 CPE[4]
00  //  5 x109y17 CPE[5]
00  //  6 x109y17 CPE[6]
78  //  7 x109y17 CPE[7]
00  //  8 x109y17 CPE[8]
00  //  9 x109y17 CPE[9]
00  // 10 x109y18 CPE[0]
00  // 11 x109y18 CPE[1]
00  // 12 x109y18 CPE[2]
00  // 13 x109y18 CPE[3]
00  // 14 x109y18 CPE[4]
00  // 15 x109y18 CPE[5]
00  // 16 x109y18 CPE[6]
00  // 17 x109y18 CPE[7]
00  // 18 x109y18 CPE[8]
00  // 19 x109y18 CPE[9]
00  // 20 x110y17 CPE[0]
00  // 21 x110y17 CPE[1]
00  // 22 x110y17 CPE[2]
00  // 23 x110y17 CPE[3]
00  // 24 x110y17 CPE[4]
00  // 25 x110y17 CPE[5]
00  // 26 x110y17 CPE[6]
00  // 27 x110y17 CPE[7]
00  // 28 x110y17 CPE[8]
00  // 29 x110y17 CPE[9]
00  // 30 x110y18 CPE[0]
00  // 31 x110y18 CPE[1]
00  // 32 x110y18 CPE[2]
00  // 33 x110y18 CPE[3]
00  // 34 x110y18 CPE[4]
00  // 35 x110y18 CPE[5]
00  // 36 x110y18 CPE[6]
00  // 37 x110y18 CPE[7]
00  // 38 x110y18 CPE[8]
00  // 39 x110y18 CPE[9]
28  // 40 x109y17 INMUX plane 2,1
2F  // 41 x109y17 INMUX plane 4,3
28  // 42 x109y17 INMUX plane 6,5
01  // 43 x109y17 INMUX plane 8,7
00  // 44 x109y17 INMUX plane 10,9
05  // 45 x109y17 INMUX plane 12,11
00  // 46 x109y18 INMUX plane 2,1
00  // 47 x109y18 INMUX plane 4,3
28  // 48 x109y18 INMUX plane 6,5
00  // 49 x109y18 INMUX plane 8,7
00  // 50 x109y18 INMUX plane 10,9
03  // 51 x109y18 INMUX plane 12,11
00  // 52 x110y17 INMUX plane 2,1
00  // 53 x110y17 INMUX plane 4,3
48  // 54 x110y17 INMUX plane 6,5
4C  // 55 x110y17 INMUX plane 8,7
48  // 56 x110y17 INMUX plane 10,9
40  // 57 x110y17 INMUX plane 12,11
10  // 58 x110y18 INMUX plane 2,1
19  // 59 x110y18 INMUX plane 4,3
40  // 60 x110y18 INMUX plane 6,5
40  // 61 x110y18 INMUX plane 8,7
40  // 62 x110y18 INMUX plane 10,9
45  // 63 x110y18 INMUX plane 12,11
48  // 64 x109y17 SB_BIG plane 1
10  // 65 x109y17 SB_BIG plane 1
40  // 66 x109y17 SB_DRIVE plane 2,1
00  // 67 x109y17 SB_BIG plane 2
00  // 68 x109y17 SB_BIG plane 2
00  // 69 x109y17 SB_BIG plane 3
00  // 70 x109y17 SB_BIG plane 3
00  // 71 x109y17 SB_DRIVE plane 4,3
00  // 72 x109y17 SB_BIG plane 4
00  // 73 x109y17 SB_BIG plane 4
93  // 74 x109y17 SB_BIG plane 5
32  // 75 x109y17 SB_BIG plane 5
00  // 76 x109y17 SB_DRIVE plane 6,5
19  // 77 x109y17 SB_BIG plane 6
00  // 78 x109y17 SB_BIG plane 6
00  // 79 x109y17 SB_BIG plane 7
00  // 80 x109y17 SB_BIG plane 7
00  // 81 x109y17 SB_DRIVE plane 8,7
21  // 82 x109y17 SB_BIG plane 8
00  // 83 x109y17 SB_BIG plane 8
00  // 84 x109y17 SB_BIG plane 9
00  // 85 x109y17 SB_BIG plane 9
00  // 86 x109y17 SB_DRIVE plane 10,9
58  // 87 x109y17 SB_BIG plane 10
00  // 88 x109y17 SB_BIG plane 10
00  // 89 x109y17 SB_BIG plane 11
00  // 90 x109y17 SB_BIG plane 11
80  // 91 x109y17 SB_DRIVE plane 12,11
00  // 92 x109y17 SB_BIG plane 12
20  // 93 x109y17 SB_BIG plane 12
A8  // 94 x110y18 SB_SML plane 1
00  // 95 x110y18 SB_SML plane 2,1
00  // 96 x110y18 SB_SML plane 2
00  // 97 x110y18 SB_SML plane 3
00  // 98 x110y18 SB_SML plane 4,3
00  // 99 x110y18 SB_SML plane 4
A8  // 100 x110y18 SB_SML plane 5
02  // 101 x110y18 SB_SML plane 6,5
00  // 102 x110y18 SB_SML plane 6
00  // 103 x110y18 SB_SML plane 7
00  // 104 x110y18 SB_SML plane 8,7
40  // 105 x110y18 SB_SML plane 8
C2 // -- CRC low byte
11 // -- CRC high byte


// Config Latches on x111y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 551D     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
38 // x_sel: 111
09 // y_sel: 17
7D // -- CRC low byte
19 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5525
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x111y17 CPE[0]
00  //  1 x111y17 CPE[1]
00  //  2 x111y17 CPE[2]
00  //  3 x111y17 CPE[3]
00  //  4 x111y17 CPE[4]
00  //  5 x111y17 CPE[5]
00  //  6 x111y17 CPE[6]
00  //  7 x111y17 CPE[7]
00  //  8 x111y17 CPE[8]
00  //  9 x111y17 CPE[9]
FF  // 10 x111y18 CPE[0]  _a834  C_////Bridge
FF  // 11 x111y18 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  // 12 x111y18 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  // 13 x111y18 CPE[3]
00  // 14 x111y18 CPE[4]
00  // 15 x111y18 CPE[5]
00  // 16 x111y18 CPE[6]
A2  // 17 x111y18 CPE[7]
00  // 18 x111y18 CPE[8]
00  // 19 x111y18 CPE[9]
00  // 20 x112y17 CPE[0]
00  // 21 x112y17 CPE[1]
00  // 22 x112y17 CPE[2]
00  // 23 x112y17 CPE[3]
00  // 24 x112y17 CPE[4]
00  // 25 x112y17 CPE[5]
00  // 26 x112y17 CPE[6]
00  // 27 x112y17 CPE[7]
00  // 28 x112y17 CPE[8]
00  // 29 x112y17 CPE[9]
00  // 30 x112y18 CPE[0]
00  // 31 x112y18 CPE[1]
00  // 32 x112y18 CPE[2]
00  // 33 x112y18 CPE[3]
00  // 34 x112y18 CPE[4]
00  // 35 x112y18 CPE[5]
00  // 36 x112y18 CPE[6]
00  // 37 x112y18 CPE[7]
00  // 38 x112y18 CPE[8]
00  // 39 x112y18 CPE[9]
00  // 40 x111y17 INMUX plane 2,1
18  // 41 x111y17 INMUX plane 4,3
00  // 42 x111y17 INMUX plane 6,5
08  // 43 x111y17 INMUX plane 8,7
08  // 44 x111y17 INMUX plane 10,9
00  // 45 x111y17 INMUX plane 12,11
00  // 46 x111y18 INMUX plane 2,1
06  // 47 x111y18 INMUX plane 4,3
00  // 48 x111y18 INMUX plane 6,5
04  // 49 x111y18 INMUX plane 8,7
00  // 50 x111y18 INMUX plane 10,9
00  // 51 x111y18 INMUX plane 12,11
00  // 52 x112y17 INMUX plane 2,1
03  // 53 x112y17 INMUX plane 4,3
03  // 54 x112y17 INMUX plane 6,5
00  // 55 x112y17 INMUX plane 8,7
00  // 56 x112y17 INMUX plane 10,9
00  // 57 x112y17 INMUX plane 12,11
00  // 58 x112y18 INMUX plane 2,1
00  // 59 x112y18 INMUX plane 4,3
00  // 60 x112y18 INMUX plane 6,5
00  // 61 x112y18 INMUX plane 8,7
00  // 62 x112y18 INMUX plane 10,9
00  // 63 x112y18 INMUX plane 12,11
00  // 64 x112y18 SB_BIG plane 1
00  // 65 x112y18 SB_BIG plane 1
00  // 66 x112y18 SB_DRIVE plane 2,1
48  // 67 x112y18 SB_BIG plane 2
10  // 68 x112y18 SB_BIG plane 2
00  // 69 x112y18 SB_BIG plane 3
20  // 70 x112y18 SB_BIG plane 3
00  // 71 x112y18 SB_DRIVE plane 4,3
00  // 72 x112y18 SB_BIG plane 4
00  // 73 x112y18 SB_BIG plane 4
00  // 74 x112y18 SB_BIG plane 5
20  // 75 x112y18 SB_BIG plane 5
00  // 76 x112y18 SB_DRIVE plane 6,5
48  // 77 x112y18 SB_BIG plane 6
12  // 78 x112y18 SB_BIG plane 6
00  // 79 x112y18 SB_BIG plane 7
00  // 80 x112y18 SB_BIG plane 7
00  // 81 x112y18 SB_DRIVE plane 8,7
00  // 82 x112y18 SB_BIG plane 8
00  // 83 x112y18 SB_BIG plane 8
00  // 84 x112y18 SB_BIG plane 9
00  // 85 x112y18 SB_BIG plane 9
00  // 86 x112y18 SB_DRIVE plane 10,9
00  // 87 x112y18 SB_BIG plane 10
00  // 88 x112y18 SB_BIG plane 10
00  // 89 x112y18 SB_BIG plane 11
00  // 90 x112y18 SB_BIG plane 11
00  // 91 x112y18 SB_DRIVE plane 12,11
00  // 92 x112y18 SB_BIG plane 12
00  // 93 x112y18 SB_BIG plane 12
00  // 94 x111y17 SB_SML plane 1
86  // 95 x111y17 SB_SML plane 2,1
2A  // 96 x111y17 SB_SML plane 2
00  // 97 x111y17 SB_SML plane 3
00  // 98 x111y17 SB_SML plane 4,3
00  // 99 x111y17 SB_SML plane 4
00  // 100 x111y17 SB_SML plane 5
80  // 101 x111y17 SB_SML plane 6,5
2A  // 102 x111y17 SB_SML plane 6
00  // 103 x111y17 SB_SML plane 7
10  // 104 x111y17 SB_SML plane 8,7
01  // 105 x111y17 SB_SML plane 8
7D // -- CRC low byte
D3 // -- CRC high byte


// Config Latches on x89y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5595     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
0A // y_sel: 19
CF // -- CRC low byte
C0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 559D
1C // Length: 28
70 // -- CRC low byte
E2 // -- CRC high byte
00  //  0 x89y19 CPE[0]
00  //  1 x89y19 CPE[1]
00  //  2 x89y19 CPE[2]
00  //  3 x89y19 CPE[3]
00  //  4 x89y19 CPE[4]
00  //  5 x89y19 CPE[5]
00  //  6 x89y19 CPE[6]
00  //  7 x89y19 CPE[7]
00  //  8 x89y19 CPE[8]
00  //  9 x89y19 CPE[9]
8F  // 10 x89y20 CPE[0]  _a285  C_AND////    _a90  C_///AND/D
24  // 11 x89y20 CPE[1]  80'h00_CA18_80_0000_0C88_248F modified with path inversions
88  // 12 x89y20 CPE[2]  80'h00_FA18_80_0000_0C88_288F from netlist
0C  // 13 x89y20 CPE[3]      00_3000_00_0000_0000_0C00 difference
00  // 14 x89y20 CPE[4]
00  // 15 x89y20 CPE[5]
80  // 16 x89y20 CPE[6]
18  // 17 x89y20 CPE[7]
CA  // 18 x89y20 CPE[8]
00  // 19 x89y20 CPE[9]
11  // 20 x90y19 CPE[0]  _a286  C_AND////    _a219  C_///AND/
18  // 21 x90y19 CPE[1]  80'h00_0078_00_0000_0C88_1811 modified with path inversions
88  // 22 x90y19 CPE[2]  80'h00_0078_00_0000_0C88_1888 from netlist
0C  // 23 x90y19 CPE[3]      00_0000_00_0000_0000_0099 difference
00  // 24 x90y19 CPE[4]
00  // 25 x90y19 CPE[5]
00  // 26 x90y19 CPE[6]
78  // 27 x90y19 CPE[7]
BA // -- CRC low byte
34 // -- CRC high byte


// Config Latches on x91y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 55BF     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
0A // y_sel: 19
A7 // -- CRC low byte
EA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 55C7
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x91y19 CPE[0]
00  //  1 x91y19 CPE[1]
00  //  2 x91y19 CPE[2]
00  //  3 x91y19 CPE[3]
00  //  4 x91y19 CPE[4]
00  //  5 x91y19 CPE[5]
00  //  6 x91y19 CPE[6]
00  //  7 x91y19 CPE[7]
00  //  8 x91y19 CPE[8]
00  //  9 x91y19 CPE[9]
00  // 10 x91y20 CPE[0]
00  // 11 x91y20 CPE[1]
00  // 12 x91y20 CPE[2]
00  // 13 x91y20 CPE[3]
00  // 14 x91y20 CPE[4]
00  // 15 x91y20 CPE[5]
00  // 16 x91y20 CPE[6]
00  // 17 x91y20 CPE[7]
00  // 18 x91y20 CPE[8]
00  // 19 x91y20 CPE[9]
0A  // 20 x92y19 CPE[0]  net1 = net2: _a305  C_ADDF2/D//ADDF2/
A0  // 21 x92y19 CPE[1]  80'h00_CD60_00_0020_0C66_A00A modified with path inversions
66  // 22 x92y19 CPE[2]  80'h00_EE60_00_0020_0C66_A00A from netlist
0C  // 23 x92y19 CPE[3]      00_2300_00_0000_0000_0000 difference
20  // 24 x92y19 CPE[4]
00  // 25 x92y19 CPE[5]
00  // 26 x92y19 CPE[6]
60  // 27 x92y19 CPE[7]
CD  // 28 x92y19 CPE[8]
00  // 29 x92y19 CPE[9]
05  // 30 x92y20 CPE[0]  net1 = net2: _a307  C_ADDF2/D//ADDF2/
C0  // 31 x92y20 CPE[1]  80'h00_CD60_00_0020_0C66_C005 modified with path inversions
66  // 32 x92y20 CPE[2]  80'h00_EE60_00_0020_0C66_C00A from netlist
0C  // 33 x92y20 CPE[3]      00_2300_00_0000_0000_000F difference
20  // 34 x92y20 CPE[4]
00  // 35 x92y20 CPE[5]
00  // 36 x92y20 CPE[6]
60  // 37 x92y20 CPE[7]
CD  // 38 x92y20 CPE[8]
49 // -- CRC low byte
4C // -- CRC high byte


// Config Latches on x93y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 55F4     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
0A // y_sel: 19
7F // -- CRC low byte
F3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 55FC
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
00  //  0 x93y19 CPE[0]
00  //  1 x93y19 CPE[1]
00  //  2 x93y19 CPE[2]
00  //  3 x93y19 CPE[3]
00  //  4 x93y19 CPE[4]
00  //  5 x93y19 CPE[5]
00  //  6 x93y19 CPE[6]
00  //  7 x93y19 CPE[7]
00  //  8 x93y19 CPE[8]
00  //  9 x93y19 CPE[9]
57  // 10 x93y20 CPE[0]  _a652  C_OR////    
DA  // 11 x93y20 CPE[1]  80'h00_0018_00_0000_0EEE_DA57 modified with path inversions
EE  // 12 x93y20 CPE[2]  80'h00_0018_00_0000_0EEE_EA5D from netlist
0E  // 13 x93y20 CPE[3]      00_0000_00_0000_0000_300A difference
00  // 14 x93y20 CPE[4]
00  // 15 x93y20 CPE[5]
00  // 16 x93y20 CPE[6]
18  // 17 x93y20 CPE[7]
00  // 18 x93y20 CPE[8]
00  // 19 x93y20 CPE[9]
7B  // 20 x94y19 CPE[0]  _a235  C_///ORAND/DST
FF  // 21 x94y19 CPE[1]  80'h20_3E00_80_0000_0C07_FF7B modified with path inversions
07  // 22 x94y19 CPE[2]  80'h20_BE00_80_0000_0C07_FFD7 from netlist
0C  // 23 x94y19 CPE[3]      00_8000_00_0000_0000_00AC difference
00  // 24 x94y19 CPE[4]
00  // 25 x94y19 CPE[5]
80  // 26 x94y19 CPE[6]
00  // 27 x94y19 CPE[7]
3E  // 28 x94y19 CPE[8]
20  // 29 x94y19 CPE[9]
00  // 30 x94y20 CPE[0]  _a660  C_OR////    
73  // 31 x94y20 CPE[1]  80'h00_0018_00_0000_0CEE_7300 modified with path inversions
EE  // 32 x94y20 CPE[2]  80'h00_0018_00_0000_0CEE_7300 from netlist
0C  // 33 x94y20 CPE[3]
00  // 34 x94y20 CPE[4]
00  // 35 x94y20 CPE[5]
00  // 36 x94y20 CPE[6]
18  // 37 x94y20 CPE[7]
8C // -- CRC low byte
F2 // -- CRC high byte


// Config Latches on x95y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5628     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
0A // y_sel: 19
26 // -- CRC low byte
E5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5630
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
11  //  0 x95y19 CPE[0]  net1 = net2: _a117  C_AND///AND/
48  //  1 x95y19 CPE[1]  80'h00_0078_00_0000_0C88_4811 modified with path inversions
88  //  2 x95y19 CPE[2]  80'h00_0078_00_0000_0C88_2818 from netlist
0C  //  3 x95y19 CPE[3]      00_0000_00_0000_0000_6009 difference
00  //  4 x95y19 CPE[4]
00  //  5 x95y19 CPE[5]
00  //  6 x95y19 CPE[6]
78  //  7 x95y19 CPE[7]
00  //  8 x95y19 CPE[8]
00  //  9 x95y19 CPE[9]
5C  // 10 x95y20 CPE[0]  _a46  C_AND////    
A8  // 11 x95y20 CPE[1]  80'h00_0018_00_0000_0888_A85C modified with path inversions
88  // 12 x95y20 CPE[2]  80'h00_0018_00_0000_0888_515C from netlist
08  // 13 x95y20 CPE[3]      00_0000_00_0000_0000_F900 difference
00  // 14 x95y20 CPE[4]
00  // 15 x95y20 CPE[5]
00  // 16 x95y20 CPE[6]
18  // 17 x95y20 CPE[7]
00  // 18 x95y20 CPE[8]
00  // 19 x95y20 CPE[9]
00  // 20 x96y19 CPE[0]
00  // 21 x96y19 CPE[1]
00  // 22 x96y19 CPE[2]
00  // 23 x96y19 CPE[3]
00  // 24 x96y19 CPE[4]
00  // 25 x96y19 CPE[5]
00  // 26 x96y19 CPE[6]
00  // 27 x96y19 CPE[7]
00  // 28 x96y19 CPE[8]
00  // 29 x96y19 CPE[9]
1F  // 30 x96y20 CPE[0]  net1 = net2: _a89  C_AND/D//AND/D
8F  // 31 x96y20 CPE[1]  80'h00_C900_80_0000_0C88_8F1F modified with path inversions
88  // 32 x96y20 CPE[2]  80'h00_FA00_80_0000_0C88_8F4F from netlist
0C  // 33 x96y20 CPE[3]      00_3300_00_0000_0000_0050 difference
00  // 34 x96y20 CPE[4]
00  // 35 x96y20 CPE[5]
80  // 36 x96y20 CPE[6]
00  // 37 x96y20 CPE[7]
C9  // 38 x96y20 CPE[8]
B5 // -- CRC low byte
9C // -- CRC high byte


// Config Latches on x97y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 565D     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
0A // y_sel: 19
FE // -- CRC low byte
FC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5665
1C // Length: 28
70 // -- CRC low byte
E2 // -- CRC high byte
BB  //  0 x97y19 CPE[0]  _a141  C_OR/D///    _a852  C_////Bridge
57  //  1 x97y19 CPE[1]  80'h00_C5A7_00_0000_0EEE_57BB modified with path inversions
EE  //  2 x97y19 CPE[2]  80'h00_EAA7_00_0000_0EEE_5DEE from netlist
0E  //  3 x97y19 CPE[3]      00_2F00_00_0000_0000_0A55 difference
00  //  4 x97y19 CPE[4]
00  //  5 x97y19 CPE[5]
00  //  6 x97y19 CPE[6]
A7  //  7 x97y19 CPE[7]
C5  //  8 x97y19 CPE[8]
00  //  9 x97y19 CPE[9]
00  // 10 x97y20 CPE[0]
00  // 11 x97y20 CPE[1]
00  // 12 x97y20 CPE[2]
00  // 13 x97y20 CPE[3]
00  // 14 x97y20 CPE[4]
00  // 15 x97y20 CPE[5]
00  // 16 x97y20 CPE[6]
00  // 17 x97y20 CPE[7]
00  // 18 x97y20 CPE[8]
00  // 19 x97y20 CPE[9]
CC  // 20 x98y19 CPE[0]  _a679  C_MX4b////    
00  // 21 x98y19 CPE[1]  80'h00_0018_00_0040_0A66_00CC modified with path inversions
66  // 22 x98y19 CPE[2]  80'h00_0018_00_0040_0A64_00C3 from netlist
0A  // 23 x98y19 CPE[3]      00_0000_00_0000_0002_000F difference
40  // 24 x98y19 CPE[4]
00  // 25 x98y19 CPE[5]
00  // 26 x98y19 CPE[6]
18  // 27 x98y19 CPE[7]
8D // -- CRC low byte
7B // -- CRC high byte


// Config Latches on x99y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5687     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
0A // y_sel: 19
96 // -- CRC low byte
D6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 568F
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
FF  //  0 x99y19 CPE[0]  _a762  C_ORAND////    _a814  C_////Bridge
E5  //  1 x99y19 CPE[1]  80'h00_00BB_00_0000_0C88_E5FF modified with path inversions
88  //  2 x99y19 CPE[2]  80'h00_00BB_00_0000_0C88_EAFF from netlist
0C  //  3 x99y19 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  //  4 x99y19 CPE[4]
00  //  5 x99y19 CPE[5]
00  //  6 x99y19 CPE[6]
BB  //  7 x99y19 CPE[7]
00  //  8 x99y19 CPE[8]
00  //  9 x99y19 CPE[9]
24  // 10 x99y20 CPE[0]  net1 = net2: _a150  C_AND///AND/
82  // 11 x99y20 CPE[1]  80'h00_0078_00_0000_0C88_8224 modified with path inversions
88  // 12 x99y20 CPE[2]  80'h00_0078_00_0000_0C88_8444 from netlist
0C  // 13 x99y20 CPE[3]      00_0000_00_0000_0000_0660 difference
00  // 14 x99y20 CPE[4]
00  // 15 x99y20 CPE[5]
00  // 16 x99y20 CPE[6]
78  // 17 x99y20 CPE[7]
00  // 18 x99y20 CPE[8]
00  // 19 x99y20 CPE[9]
CB  // 20 x100y19 CPE[0]  _a161  C_OR/D///    
D7  // 21 x100y19 CPE[1]  80'h00_C900_00_0000_0EEE_D7CB modified with path inversions
EE  // 22 x100y19 CPE[2]  80'h00_EA00_00_0000_0EEE_EECE from netlist
0E  // 23 x100y19 CPE[3]      00_2300_00_0000_0000_3905 difference
00  // 24 x100y19 CPE[4]
00  // 25 x100y19 CPE[5]
00  // 26 x100y19 CPE[6]
00  // 27 x100y19 CPE[7]
C9  // 28 x100y19 CPE[8]
00  // 29 x100y19 CPE[9]
FF  // 30 x100y20 CPE[0]  _a825  C_////Bridge
FF  // 31 x100y20 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 32 x100y20 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 33 x100y20 CPE[3]
00  // 34 x100y20 CPE[4]
00  // 35 x100y20 CPE[5]
00  // 36 x100y20 CPE[6]
A0  // 37 x100y20 CPE[7]
E6 // -- CRC low byte
93 // -- CRC high byte


// Config Latches on x101y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 56BB     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
0A // y_sel: 19
4E // -- CRC low byte
CF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 56C3
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
22  //  0 x101y19 CPE[0]  _a765  C_AND////    
42  //  1 x101y19 CPE[1]  80'h00_0018_00_0000_0888_4222 modified with path inversions
88  //  2 x101y19 CPE[2]  80'h00_0018_00_0000_0888_2412 from netlist
08  //  3 x101y19 CPE[3]      00_0000_00_0000_0000_6630 difference
00  //  4 x101y19 CPE[4]
00  //  5 x101y19 CPE[5]
00  //  6 x101y19 CPE[6]
18  //  7 x101y19 CPE[7]
00  //  8 x101y19 CPE[8]
00  //  9 x101y19 CPE[9]
F5  // 10 x101y20 CPE[0]  _a115  C_MX2b////    _a828  C_////Bridge
00  // 11 x101y20 CPE[1]  80'h00_00BB_00_0040_0ACC_00F5 modified with path inversions
CC  // 12 x101y20 CPE[2]  80'h00_00BB_00_0040_0ACC_00F5 from netlist
0A  // 13 x101y20 CPE[3]
40  // 14 x101y20 CPE[4]
00  // 15 x101y20 CPE[5]
00  // 16 x101y20 CPE[6]
BB  // 17 x101y20 CPE[7]
00  // 18 x101y20 CPE[8]
00  // 19 x101y20 CPE[9]
FF  // 20 x102y19 CPE[0]  _a807  C_////Bridge
FF  // 21 x102y19 CPE[1]  80'h00_00A4_00_0000_0C00_FFFF modified with path inversions
00  // 22 x102y19 CPE[2]  80'h00_00A4_00_0000_0C00_FFFF from netlist
0C  // 23 x102y19 CPE[3]
00  // 24 x102y19 CPE[4]
00  // 25 x102y19 CPE[5]
00  // 26 x102y19 CPE[6]
A4  // 27 x102y19 CPE[7]
00  // 28 x102y19 CPE[8]
00  // 29 x102y19 CPE[9]
5B  // 30 x102y20 CPE[0]  net1 = net2: _a148  C_ORAND///ORAND/
AB  // 31 x102y20 CPE[1]  80'h00_0078_00_0000_0C88_AB5B modified with path inversions
88  // 32 x102y20 CPE[2]  80'h00_0078_00_0000_0C88_AEAE from netlist
0C  // 33 x102y20 CPE[3]      00_0000_00_0000_0000_05F5 difference
00  // 34 x102y20 CPE[4]
00  // 35 x102y20 CPE[5]
00  // 36 x102y20 CPE[6]
78  // 37 x102y20 CPE[7]
00  // 38 x102y20 CPE[8]
00  // 39 x102y20 CPE[9]
3F  // 40 x101y19 INMUX plane 2,1
3F  // 41 x101y19 INMUX plane 4,3
02  // 42 x101y19 INMUX plane 6,5
2C  // 43 x101y19 INMUX plane 8,7
20  // 44 x101y19 INMUX plane 10,9
09  // 45 x101y19 INMUX plane 12,11
16  // 46 x101y20 INMUX plane 2,1
3A  // 47 x101y20 INMUX plane 4,3
09  // 48 x101y20 INMUX plane 6,5
0E  // 49 x101y20 INMUX plane 8,7
1A  // 50 x101y20 INMUX plane 10,9
08  // 51 x101y20 INMUX plane 12,11
19  // 52 x102y19 INMUX plane 2,1
08  // 53 x102y19 INMUX plane 4,3
06  // 54 x102y19 INMUX plane 6,5
80  // 55 x102y19 INMUX plane 8,7
01  // 56 x102y19 INMUX plane 10,9
C1  // 57 x102y19 INMUX plane 12,11
2D  // 58 x102y20 INMUX plane 2,1
00  // 59 x102y20 INMUX plane 4,3
0D  // 60 x102y20 INMUX plane 6,5
97  // 61 x102y20 INMUX plane 8,7
01  // 62 x102y20 INMUX plane 10,9
85  // 63 x102y20 INMUX plane 12,11
C8  // 64 x102y20 SB_BIG plane 1
12  // 65 x102y20 SB_BIG plane 1
00  // 66 x102y20 SB_DRIVE plane 2,1
48  // 67 x102y20 SB_BIG plane 2
40  // 68 x102y20 SB_BIG plane 2
51  // 69 x102y20 SB_BIG plane 3
18  // 70 x102y20 SB_BIG plane 3
00  // 71 x102y20 SB_DRIVE plane 4,3
0B  // 72 x102y20 SB_BIG plane 4
45  // 73 x102y20 SB_BIG plane 4
48  // 74 x102y20 SB_BIG plane 5
12  // 75 x102y20 SB_BIG plane 5
00  // 76 x102y20 SB_DRIVE plane 6,5
11  // 77 x102y20 SB_BIG plane 6
34  // 78 x102y20 SB_BIG plane 6
48  // 79 x102y20 SB_BIG plane 7
16  // 80 x102y20 SB_BIG plane 7
00  // 81 x102y20 SB_DRIVE plane 8,7
48  // 82 x102y20 SB_BIG plane 8
12  // 83 x102y20 SB_BIG plane 8
66  // 84 x102y20 SB_BIG plane 9
24  // 85 x102y20 SB_BIG plane 9
20  // 86 x102y20 SB_DRIVE plane 10,9
48  // 87 x102y20 SB_BIG plane 10
12  // 88 x102y20 SB_BIG plane 10
48  // 89 x102y20 SB_BIG plane 11
22  // 90 x102y20 SB_BIG plane 11
00  // 91 x102y20 SB_DRIVE plane 12,11
88  // 92 x102y20 SB_BIG plane 12
12  // 93 x102y20 SB_BIG plane 12
A8  // 94 x101y19 SB_SML plane 1
E2  // 95 x101y19 SB_SML plane 2,1
74  // 96 x101y19 SB_SML plane 2
28  // 97 x101y19 SB_SML plane 3
92  // 98 x101y19 SB_SML plane 4,3
23  // 99 x101y19 SB_SML plane 4
C2  // 100 x101y19 SB_SML plane 5
82  // 101 x101y19 SB_SML plane 6,5
2A  // 102 x101y19 SB_SML plane 6
A8  // 103 x101y19 SB_SML plane 7
22  // 104 x101y19 SB_SML plane 8,7
45  // 105 x101y19 SB_SML plane 8
0B  // 106 x101y19 SB_SML plane 9
85  // 107 x101y19 SB_SML plane 10,9
4A  // 108 x101y19 SB_SML plane 10
70  // 109 x101y19 SB_SML plane 11
A5  // 110 x101y19 SB_SML plane 12,11
47  // 111 x101y19 SB_SML plane 12
98 // -- CRC low byte
40 // -- CRC high byte


// Config Latches on x103y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5739     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
0A // y_sel: 19
46 // -- CRC low byte
82 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5741
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
FF  //  0 x103y19 CPE[0]  _a816  C_////Bridge
FF  //  1 x103y19 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  //  2 x103y19 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  //  3 x103y19 CPE[3]
00  //  4 x103y19 CPE[4]
00  //  5 x103y19 CPE[5]
00  //  6 x103y19 CPE[6]
A2  //  7 x103y19 CPE[7]
00  //  8 x103y19 CPE[8]
00  //  9 x103y19 CPE[9]
00  // 10 x103y20 CPE[0]
00  // 11 x103y20 CPE[1]
00  // 12 x103y20 CPE[2]
00  // 13 x103y20 CPE[3]
00  // 14 x103y20 CPE[4]
00  // 15 x103y20 CPE[5]
00  // 16 x103y20 CPE[6]
00  // 17 x103y20 CPE[7]
00  // 18 x103y20 CPE[8]
00  // 19 x103y20 CPE[9]
F1  // 20 x104y19 CPE[0]  _a746  C_///AND/
FF  // 21 x104y19 CPE[1]  80'h00_0060_00_0000_0C08_FFF1 modified with path inversions
08  // 22 x104y19 CPE[2]  80'h00_0060_00_0000_0C08_FFF2 from netlist
0C  // 23 x104y19 CPE[3]      00_0000_00_0000_0000_0003 difference
00  // 24 x104y19 CPE[4]
00  // 25 x104y19 CPE[5]
00  // 26 x104y19 CPE[6]
60  // 27 x104y19 CPE[7]
00  // 28 x104y19 CPE[8]
00  // 29 x104y19 CPE[9]
FF  // 30 x104y20 CPE[0]  _a190  C_ORAND////    
A7  // 31 x104y20 CPE[1]  80'h00_0018_00_0000_0C88_A7FF modified with path inversions
88  // 32 x104y20 CPE[2]  80'h00_0018_00_0000_0C88_AEFF from netlist
0C  // 33 x104y20 CPE[3]      00_0000_00_0000_0000_0900 difference
00  // 34 x104y20 CPE[4]
00  // 35 x104y20 CPE[5]
00  // 36 x104y20 CPE[6]
18  // 37 x104y20 CPE[7]
00  // 38 x104y20 CPE[8]
00  // 39 x104y20 CPE[9]
10  // 40 x103y19 INMUX plane 2,1
05  // 41 x103y19 INMUX plane 4,3
01  // 42 x103y19 INMUX plane 6,5
00  // 43 x103y19 INMUX plane 8,7
01  // 44 x103y19 INMUX plane 10,9
08  // 45 x103y19 INMUX plane 12,11
20  // 46 x103y20 INMUX plane 2,1
09  // 47 x103y20 INMUX plane 4,3
10  // 48 x103y20 INMUX plane 6,5
00  // 49 x103y20 INMUX plane 8,7
08  // 50 x103y20 INMUX plane 10,9
00  // 51 x103y20 INMUX plane 12,11
32  // 52 x104y19 INMUX plane 2,1
09  // 53 x104y19 INMUX plane 4,3
58  // 54 x104y19 INMUX plane 6,5
00  // 55 x104y19 INMUX plane 8,7
40  // 56 x104y19 INMUX plane 10,9
25  // 57 x104y19 INMUX plane 12,11
09  // 58 x104y20 INMUX plane 2,1
08  // 59 x104y20 INMUX plane 4,3
42  // 60 x104y20 INMUX plane 6,5
07  // 61 x104y20 INMUX plane 8,7
58  // 62 x104y20 INMUX plane 10,9
CD  // 63 x104y20 INMUX plane 12,11
58  // 64 x103y19 SB_BIG plane 1
08  // 65 x103y19 SB_BIG plane 1
00  // 66 x103y19 SB_DRIVE plane 2,1
80  // 67 x103y19 SB_BIG plane 2
30  // 68 x103y19 SB_BIG plane 2
8C  // 69 x103y19 SB_BIG plane 3
26  // 70 x103y19 SB_BIG plane 3
82  // 71 x103y19 SB_DRIVE plane 4,3
71  // 72 x103y19 SB_BIG plane 4
02  // 73 x103y19 SB_BIG plane 4
9E  // 74 x103y19 SB_BIG plane 5
22  // 75 x103y19 SB_BIG plane 5
00  // 76 x103y19 SB_DRIVE plane 6,5
80  // 77 x103y19 SB_BIG plane 6
00  // 78 x103y19 SB_BIG plane 6
5E  // 79 x103y19 SB_BIG plane 7
28  // 80 x103y19 SB_BIG plane 7
00  // 81 x103y19 SB_DRIVE plane 8,7
48  // 82 x103y19 SB_BIG plane 8
12  // 83 x103y19 SB_BIG plane 8
00  // 84 x103y19 SB_BIG plane 9
00  // 85 x103y19 SB_BIG plane 9
00  // 86 x103y19 SB_DRIVE plane 10,9
C0  // 87 x103y19 SB_BIG plane 10
00  // 88 x103y19 SB_BIG plane 10
00  // 89 x103y19 SB_BIG plane 11
00  // 90 x103y19 SB_BIG plane 11
02  // 91 x103y19 SB_DRIVE plane 12,11
00  // 92 x103y19 SB_BIG plane 12
00  // 93 x103y19 SB_BIG plane 12
A8  // 94 x104y20 SB_SML plane 1
02  // 95 x104y20 SB_SML plane 2,1
00  // 96 x104y20 SB_SML plane 2
43  // 97 x104y20 SB_SML plane 3
87  // 98 x104y20 SB_SML plane 4,3
2A  // 99 x104y20 SB_SML plane 4
33  // 100 x104y20 SB_SML plane 5
04  // 101 x104y20 SB_SML plane 6,5
40  // 102 x104y20 SB_SML plane 6
A1  // 103 x104y20 SB_SML plane 7
82  // 104 x104y20 SB_SML plane 8,7
22  // 105 x104y20 SB_SML plane 8
19  // 106 x104y20 SB_SML plane 9
00  // 107 x104y20 SB_SML plane 10,9
00  // 108 x104y20 SB_SML plane 10
00  // 109 x104y20 SB_SML plane 11
10  // 110 x104y20 SB_SML plane 12,11
18 // -- CRC low byte
A5 // -- CRC high byte


// Config Latches on x105y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 57B6     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
0A // y_sel: 19
9E // -- CRC low byte
9B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 57BE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FF  //  0 x105y19 CPE[0]  _a803  C_////Bridge
FF  //  1 x105y19 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  //  2 x105y19 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  //  3 x105y19 CPE[3]
00  //  4 x105y19 CPE[4]
00  //  5 x105y19 CPE[5]
00  //  6 x105y19 CPE[6]
A2  //  7 x105y19 CPE[7]
00  //  8 x105y19 CPE[8]
00  //  9 x105y19 CPE[9]
CA  // 10 x105y20 CPE[0]  net1 = net2: _a136  C_AND///AND/
42  // 11 x105y20 CPE[1]  80'h00_0078_00_0000_0C88_42CA modified with path inversions
88  // 12 x105y20 CPE[2]  80'h00_0078_00_0000_0C88_423A from netlist
0C  // 13 x105y20 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 14 x105y20 CPE[4]
00  // 15 x105y20 CPE[5]
00  // 16 x105y20 CPE[6]
78  // 17 x105y20 CPE[7]
00  // 18 x105y20 CPE[8]
00  // 19 x105y20 CPE[9]
FF  // 20 x106y19 CPE[0]  _a812  C_////Bridge
FF  // 21 x106y19 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 22 x106y19 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 23 x106y19 CPE[3]
00  // 24 x106y19 CPE[4]
00  // 25 x106y19 CPE[5]
00  // 26 x106y19 CPE[6]
A1  // 27 x106y19 CPE[7]
00  // 28 x106y19 CPE[8]
00  // 29 x106y19 CPE[9]
3C  // 30 x106y20 CPE[0]  _a257  C_MX4b////    
00  // 31 x106y20 CPE[1]  80'h00_0018_00_0040_0A72_003C modified with path inversions
72  // 32 x106y20 CPE[2]  80'h00_0018_00_0040_0A70_00C3 from netlist
0A  // 33 x106y20 CPE[3]      00_0000_00_0000_0002_00FF difference
40  // 34 x106y20 CPE[4]
00  // 35 x106y20 CPE[5]
00  // 36 x106y20 CPE[6]
18  // 37 x106y20 CPE[7]
00  // 38 x106y20 CPE[8]
00  // 39 x106y20 CPE[9]
01  // 40 x105y19 INMUX plane 2,1
07  // 41 x105y19 INMUX plane 4,3
00  // 42 x105y19 INMUX plane 6,5
01  // 43 x105y19 INMUX plane 8,7
00  // 44 x105y19 INMUX plane 10,9
05  // 45 x105y19 INMUX plane 12,11
0D  // 46 x105y20 INMUX plane 2,1
2A  // 47 x105y20 INMUX plane 4,3
1F  // 48 x105y20 INMUX plane 6,5
3C  // 49 x105y20 INMUX plane 8,7
00  // 50 x105y20 INMUX plane 10,9
22  // 51 x105y20 INMUX plane 12,11
00  // 52 x106y19 INMUX plane 2,1
01  // 53 x106y19 INMUX plane 4,3
D1  // 54 x106y19 INMUX plane 6,5
01  // 55 x106y19 INMUX plane 8,7
C0  // 56 x106y19 INMUX plane 10,9
00  // 57 x106y19 INMUX plane 12,11
14  // 58 x106y20 INMUX plane 2,1
21  // 59 x106y20 INMUX plane 4,3
EE  // 60 x106y20 INMUX plane 6,5
00  // 61 x106y20 INMUX plane 8,7
81  // 62 x106y20 INMUX plane 10,9
CB  // 63 x106y20 INMUX plane 12,11
48  // 64 x106y20 SB_BIG plane 1
12  // 65 x106y20 SB_BIG plane 1
00  // 66 x106y20 SB_DRIVE plane 2,1
48  // 67 x106y20 SB_BIG plane 2
32  // 68 x106y20 SB_BIG plane 2
48  // 69 x106y20 SB_BIG plane 3
12  // 70 x106y20 SB_BIG plane 3
21  // 71 x106y20 SB_DRIVE plane 4,3
59  // 72 x106y20 SB_BIG plane 4
12  // 73 x106y20 SB_BIG plane 4
96  // 74 x106y20 SB_BIG plane 5
10  // 75 x106y20 SB_BIG plane 5
48  // 76 x106y20 SB_DRIVE plane 6,5
48  // 77 x106y20 SB_BIG plane 6
10  // 78 x106y20 SB_BIG plane 6
48  // 79 x106y20 SB_BIG plane 7
10  // 80 x106y20 SB_BIG plane 7
00  // 81 x106y20 SB_DRIVE plane 8,7
48  // 82 x106y20 SB_BIG plane 8
12  // 83 x106y20 SB_BIG plane 8
C8  // 84 x106y20 SB_BIG plane 9
13  // 85 x106y20 SB_BIG plane 9
20  // 86 x106y20 SB_DRIVE plane 10,9
94  // 87 x106y20 SB_BIG plane 10
14  // 88 x106y20 SB_BIG plane 10
48  // 89 x106y20 SB_BIG plane 11
10  // 90 x106y20 SB_BIG plane 11
00  // 91 x106y20 SB_DRIVE plane 12,11
12  // 92 x106y20 SB_BIG plane 12
12  // 93 x106y20 SB_BIG plane 12
D9  // 94 x105y19 SB_SML plane 1
A4  // 95 x105y19 SB_SML plane 2,1
0F  // 96 x105y19 SB_SML plane 2
6B  // 97 x105y19 SB_SML plane 3
87  // 98 x105y19 SB_SML plane 4,3
2A  // 99 x105y19 SB_SML plane 4
D8  // 100 x105y19 SB_SML plane 5
15  // 101 x105y19 SB_SML plane 6,5
0A  // 102 x105y19 SB_SML plane 6
CB  // 103 x105y19 SB_SML plane 7
87  // 104 x105y19 SB_SML plane 8,7
2A  // 105 x105y19 SB_SML plane 8
DA  // 106 x105y19 SB_SML plane 9
22  // 107 x105y19 SB_SML plane 10,9
7B  // 108 x105y19 SB_SML plane 10
A8  // 109 x105y19 SB_SML plane 11
82  // 110 x105y19 SB_SML plane 12,11
2A  // 111 x105y19 SB_SML plane 12
08 // -- CRC low byte
84 // -- CRC high byte


// Config Latches on x107y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5834     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
0A // y_sel: 19
F6 // -- CRC low byte
B1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 583C
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
C0  //  0 x107y19 CPE[0]  net1 = net2: _a299  C_ADDF2///ADDF2/
C3  //  1 x107y19 CPE[1]  80'h00_0078_00_0020_0C66_C3C0 modified with path inversions
66  //  2 x107y19 CPE[2]  80'h00_0078_00_0020_0C66_CCC0 from netlist
0C  //  3 x107y19 CPE[3]      00_0000_00_0000_0000_0F00 difference
20  //  4 x107y19 CPE[4]
00  //  5 x107y19 CPE[5]
00  //  6 x107y19 CPE[6]
78  //  7 x107y19 CPE[7]
00  //  8 x107y19 CPE[8]
00  //  9 x107y19 CPE[9]
CA  // 10 x107y20 CPE[0]  net1 = net2: _a705  C_OR///OR/
0B  // 11 x107y20 CPE[1]  80'h00_0078_00_0000_0CEE_0BCA modified with path inversions
EE  // 12 x107y20 CPE[2]  80'h00_0078_00_0000_0CEE_0D35 from netlist
0C  // 13 x107y20 CPE[3]      00_0000_00_0000_0000_06FF difference
00  // 14 x107y20 CPE[4]
00  // 15 x107y20 CPE[5]
00  // 16 x107y20 CPE[6]
78  // 17 x107y20 CPE[7]
00  // 18 x107y20 CPE[8]
00  // 19 x107y20 CPE[9]
D3  // 20 x108y19 CPE[0]  _a288  C_ORAND/D///    
33  // 21 x108y19 CPE[1]  80'h00_CD00_00_0000_0888_33D3 modified with path inversions
88  // 22 x108y19 CPE[2]  80'h00_EE00_00_0000_0888_C3EC from netlist
08  // 23 x108y19 CPE[3]      00_2300_00_0000_0000_F03F difference
00  // 24 x108y19 CPE[4]
00  // 25 x108y19 CPE[5]
00  // 26 x108y19 CPE[6]
00  // 27 x108y19 CPE[7]
CD  // 28 x108y19 CPE[8]
00  // 29 x108y19 CPE[9]
5F  // 30 x108y20 CPE[0]  net1 = net2: _a375  C_AND/D//AND/D
5F  // 31 x108y20 CPE[1]  80'h00_C500_80_0000_0C88_5F5F modified with path inversions
88  // 32 x108y20 CPE[2]  80'h00_EA00_80_0000_0C88_AFAF from netlist
0C  // 33 x108y20 CPE[3]      00_2F00_00_0000_0000_F0F0 difference
00  // 34 x108y20 CPE[4]
00  // 35 x108y20 CPE[5]
80  // 36 x108y20 CPE[6]
00  // 37 x108y20 CPE[7]
C5  // 38 x108y20 CPE[8]
35 // -- CRC low byte
81 // -- CRC high byte


// Config Latches on x109y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5869     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
0A // y_sel: 19
2E // -- CRC low byte
A8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5871
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x109y19 CPE[0]
00  //  1 x109y19 CPE[1]
00  //  2 x109y19 CPE[2]
00  //  3 x109y19 CPE[3]
00  //  4 x109y19 CPE[4]
00  //  5 x109y19 CPE[5]
00  //  6 x109y19 CPE[6]
00  //  7 x109y19 CPE[7]
00  //  8 x109y19 CPE[8]
00  //  9 x109y19 CPE[9]
FF  // 10 x109y20 CPE[0]  _a232  C_AND////    
42  // 11 x109y20 CPE[1]  80'h00_0018_00_0000_0C88_42FF modified with path inversions
88  // 12 x109y20 CPE[2]  80'h00_0018_00_0000_0C88_48FF from netlist
0C  // 13 x109y20 CPE[3]      00_0000_00_0000_0000_0A00 difference
00  // 14 x109y20 CPE[4]
00  // 15 x109y20 CPE[5]
00  // 16 x109y20 CPE[6]
18  // 17 x109y20 CPE[7]
00  // 18 x109y20 CPE[8]
00  // 19 x109y20 CPE[9]
FF  // 20 x110y19 CPE[0]  _a796  C_////Bridge
FF  // 21 x110y19 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 22 x110y19 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 23 x110y19 CPE[3]
00  // 24 x110y19 CPE[4]
00  // 25 x110y19 CPE[5]
00  // 26 x110y19 CPE[6]
A3  // 27 x110y19 CPE[7]
00  // 28 x110y19 CPE[8]
00  // 29 x110y19 CPE[9]
84  // 30 x110y20 CPE[0]  _a468  C_AND/D///    _a230  C_///AND/
AF  // 31 x110y20 CPE[1]  80'h00_C560_00_0000_0C88_AF84 modified with path inversions
88  // 32 x110y20 CPE[2]  80'h00_FA60_00_0000_0C88_AF42 from netlist
0C  // 33 x110y20 CPE[3]      00_3F00_00_0000_0000_00C6 difference
00  // 34 x110y20 CPE[4]
00  // 35 x110y20 CPE[5]
00  // 36 x110y20 CPE[6]
60  // 37 x110y20 CPE[7]
C5  // 38 x110y20 CPE[8]
BC // -- CRC low byte
43 // -- CRC high byte


// Config Latches on x111y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 589E     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
38 // x_sel: 111
0A // y_sel: 19
E6 // -- CRC low byte
2B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 58A6
65 // Length: 101
36 // -- CRC low byte
0C // -- CRC high byte
AC  //  0 x111y19 CPE[0]  _a718  C_///OR/
FF  //  1 x111y19 CPE[1]  80'h00_0060_00_0000_0C0E_FFAC modified with path inversions
0E  //  2 x111y19 CPE[2]  80'h00_0060_00_0000_0C0E_FF53 from netlist
0C  //  3 x111y19 CPE[3]      00_0000_00_0000_0000_00FF difference
00  //  4 x111y19 CPE[4]
00  //  5 x111y19 CPE[5]
00  //  6 x111y19 CPE[6]
60  //  7 x111y19 CPE[7]
00  //  8 x111y19 CPE[8]
00  //  9 x111y19 CPE[9]
00  // 10 x111y20 CPE[0]
00  // 11 x111y20 CPE[1]
00  // 12 x111y20 CPE[2]
00  // 13 x111y20 CPE[3]
00  // 14 x111y20 CPE[4]
00  // 15 x111y20 CPE[5]
00  // 16 x111y20 CPE[6]
00  // 17 x111y20 CPE[7]
00  // 18 x111y20 CPE[8]
00  // 19 x111y20 CPE[9]
00  // 20 x112y19 CPE[0]
00  // 21 x112y19 CPE[1]
00  // 22 x112y19 CPE[2]
00  // 23 x112y19 CPE[3]
00  // 24 x112y19 CPE[4]
00  // 25 x112y19 CPE[5]
00  // 26 x112y19 CPE[6]
00  // 27 x112y19 CPE[7]
00  // 28 x112y19 CPE[8]
00  // 29 x112y19 CPE[9]
00  // 30 x112y20 CPE[0]
00  // 31 x112y20 CPE[1]
00  // 32 x112y20 CPE[2]
00  // 33 x112y20 CPE[3]
00  // 34 x112y20 CPE[4]
00  // 35 x112y20 CPE[5]
00  // 36 x112y20 CPE[6]
00  // 37 x112y20 CPE[7]
00  // 38 x112y20 CPE[8]
00  // 39 x112y20 CPE[9]
18  // 40 x111y19 INMUX plane 2,1
04  // 41 x111y19 INMUX plane 4,3
08  // 42 x111y19 INMUX plane 6,5
00  // 43 x111y19 INMUX plane 8,7
00  // 44 x111y19 INMUX plane 10,9
03  // 45 x111y19 INMUX plane 12,11
00  // 46 x111y20 INMUX plane 2,1
00  // 47 x111y20 INMUX plane 4,3
00  // 48 x111y20 INMUX plane 6,5
18  // 49 x111y20 INMUX plane 8,7
00  // 50 x111y20 INMUX plane 10,9
08  // 51 x111y20 INMUX plane 12,11
00  // 52 x112y19 INMUX plane 2,1
00  // 53 x112y19 INMUX plane 4,3
40  // 54 x112y19 INMUX plane 6,5
00  // 55 x112y19 INMUX plane 8,7
40  // 56 x112y19 INMUX plane 10,9
00  // 57 x112y19 INMUX plane 12,11
00  // 58 x112y20 INMUX plane 2,1
00  // 59 x112y20 INMUX plane 4,3
40  // 60 x112y20 INMUX plane 6,5
00  // 61 x112y20 INMUX plane 8,7
40  // 62 x112y20 INMUX plane 10,9
08  // 63 x112y20 INMUX plane 12,11
48  // 64 x111y19 SB_BIG plane 1
12  // 65 x111y19 SB_BIG plane 1
00  // 66 x111y19 SB_DRIVE plane 2,1
00  // 67 x111y19 SB_BIG plane 2
00  // 68 x111y19 SB_BIG plane 2
00  // 69 x111y19 SB_BIG plane 3
00  // 70 x111y19 SB_BIG plane 3
00  // 71 x111y19 SB_DRIVE plane 4,3
00  // 72 x111y19 SB_BIG plane 4
30  // 73 x111y19 SB_BIG plane 4
48  // 74 x111y19 SB_BIG plane 5
12  // 75 x111y19 SB_BIG plane 5
00  // 76 x111y19 SB_DRIVE plane 6,5
00  // 77 x111y19 SB_BIG plane 6
00  // 78 x111y19 SB_BIG plane 6
00  // 79 x111y19 SB_BIG plane 7
00  // 80 x111y19 SB_BIG plane 7
00  // 81 x111y19 SB_DRIVE plane 8,7
00  // 82 x111y19 SB_BIG plane 8
00  // 83 x111y19 SB_BIG plane 8
00  // 84 x111y19 SB_BIG plane 9
00  // 85 x111y19 SB_BIG plane 9
00  // 86 x111y19 SB_DRIVE plane 10,9
00  // 87 x111y19 SB_BIG plane 10
00  // 88 x111y19 SB_BIG plane 10
00  // 89 x111y19 SB_BIG plane 11
00  // 90 x111y19 SB_BIG plane 11
00  // 91 x111y19 SB_DRIVE plane 12,11
00  // 92 x111y19 SB_BIG plane 12
00  // 93 x111y19 SB_BIG plane 12
A8  // 94 x112y20 SB_SML plane 1
02  // 95 x112y20 SB_SML plane 2,1
00  // 96 x112y20 SB_SML plane 2
04  // 97 x112y20 SB_SML plane 3
02  // 98 x112y20 SB_SML plane 4,3
00  // 99 x112y20 SB_SML plane 4
A8  // 100 x112y20 SB_SML plane 5
36 // -- CRC low byte
0C // -- CRC high byte


// Config Latches on x89y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5911     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
0B // y_sel: 21
46 // -- CRC low byte
D1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5919
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FC  //  0 x89y21 CPE[0]  _a289  C_AND////    _a382  C_///AND/D
82  //  1 x89y21 CPE[1]  80'h00_CE18_80_0000_0C88_82FC modified with path inversions
88  //  2 x89y21 CPE[2]  80'h00_FE18_80_0000_0C88_22FC from netlist
0C  //  3 x89y21 CPE[3]      00_3000_00_0000_0000_A000 difference
00  //  4 x89y21 CPE[4]
00  //  5 x89y21 CPE[5]
80  //  6 x89y21 CPE[6]
18  //  7 x89y21 CPE[7]
CE  //  8 x89y21 CPE[8]
00  //  9 x89y21 CPE[9]
FF  // 10 x89y22 CPE[0]  _a283  C_AND////    
88  // 11 x89y22 CPE[1]  80'h00_0018_00_0000_0C88_88FF modified with path inversions
88  // 12 x89y22 CPE[2]  80'h00_0018_00_0000_0C88_42FF from netlist
0C  // 13 x89y22 CPE[3]      00_0000_00_0000_0000_CA00 difference
00  // 14 x89y22 CPE[4]
00  // 15 x89y22 CPE[5]
00  // 16 x89y22 CPE[6]
18  // 17 x89y22 CPE[7]
00  // 18 x89y22 CPE[8]
00  // 19 x89y22 CPE[9]
FF  // 20 x90y21 CPE[0]  _a835  C_////Bridge
FF  // 21 x90y21 CPE[1]  80'h00_00A4_00_0000_0C00_FFFF modified with path inversions
00  // 22 x90y21 CPE[2]  80'h00_00A4_00_0000_0C00_FFFF from netlist
0C  // 23 x90y21 CPE[3]
00  // 24 x90y21 CPE[4]
00  // 25 x90y21 CPE[5]
00  // 26 x90y21 CPE[6]
A4  // 27 x90y21 CPE[7]
00  // 28 x90y21 CPE[8]
00  // 29 x90y21 CPE[9]
5F  // 30 x90y22 CPE[0]  _a409  C_///AND/D
FF  // 31 x90y22 CPE[1]  80'h00_CE00_80_0000_0C08_FF5F modified with path inversions
08  // 32 x90y22 CPE[2]  80'h00_EE00_80_0000_0C08_FFAF from netlist
0C  // 33 x90y22 CPE[3]      00_2000_00_0000_0000_00F0 difference
00  // 34 x90y22 CPE[4]
00  // 35 x90y22 CPE[5]
80  // 36 x90y22 CPE[6]
00  // 37 x90y22 CPE[7]
CE  // 38 x90y22 CPE[8]
25 // -- CRC low byte
EF // -- CRC high byte


// Config Latches on x91y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5946     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
0B // y_sel: 21
2E // -- CRC low byte
FB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 594E
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x91y21 CPE[0]
00  //  1 x91y21 CPE[1]
00  //  2 x91y21 CPE[2]
00  //  3 x91y21 CPE[3]
00  //  4 x91y21 CPE[4]
00  //  5 x91y21 CPE[5]
00  //  6 x91y21 CPE[6]
00  //  7 x91y21 CPE[7]
00  //  8 x91y21 CPE[8]
00  //  9 x91y21 CPE[9]
00  // 10 x91y22 CPE[0]
00  // 11 x91y22 CPE[1]
00  // 12 x91y22 CPE[2]
00  // 13 x91y22 CPE[3]
00  // 14 x91y22 CPE[4]
00  // 15 x91y22 CPE[5]
00  // 16 x91y22 CPE[6]
00  // 17 x91y22 CPE[7]
00  // 18 x91y22 CPE[8]
00  // 19 x91y22 CPE[9]
0A  // 20 x92y21 CPE[0]  net1 = net2: _a309  C_ADDF2/D//ADDF2/
A0  // 21 x92y21 CPE[1]  80'h00_CE60_00_0020_0C66_A00A modified with path inversions
66  // 22 x92y21 CPE[2]  80'h00_EE60_00_0020_0C66_A00A from netlist
0C  // 23 x92y21 CPE[3]      00_2000_00_0000_0000_0000 difference
20  // 24 x92y21 CPE[4]
00  // 25 x92y21 CPE[5]
00  // 26 x92y21 CPE[6]
60  // 27 x92y21 CPE[7]
CE  // 28 x92y21 CPE[8]
00  // 29 x92y21 CPE[9]
0A  // 30 x92y22 CPE[0]  net1 = net2: _a311  C_ADDF2/D//ADDF2/
30  // 31 x92y22 CPE[1]  80'h00_CE60_00_0020_0C66_300A modified with path inversions
66  // 32 x92y22 CPE[2]  80'h00_EE60_00_0020_0C66_C00A from netlist
0C  // 33 x92y22 CPE[3]      00_2000_00_0000_0000_F000 difference
20  // 34 x92y22 CPE[4]
00  // 35 x92y22 CPE[5]
00  // 36 x92y22 CPE[6]
60  // 37 x92y22 CPE[7]
CE  // 38 x92y22 CPE[8]
D2 // -- CRC low byte
55 // -- CRC high byte


// Config Latches on x93y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 597B     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
0B // y_sel: 21
F6 // -- CRC low byte
E2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5983
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
1C  //  0 x93y21 CPE[0]  _a403  C_AND/D///    _a10  C_///AND/
CF  //  1 x93y21 CPE[1]  80'h00_CE60_00_0000_0C88_CF1C modified with path inversions
88  //  2 x93y21 CPE[2]  80'h00_EE60_00_0000_0C88_CF13 from netlist
0C  //  3 x93y21 CPE[3]      00_2000_00_0000_0000_000F difference
00  //  4 x93y21 CPE[4]
00  //  5 x93y21 CPE[5]
00  //  6 x93y21 CPE[6]
60  //  7 x93y21 CPE[7]
CE  //  8 x93y21 CPE[8]
00  //  9 x93y21 CPE[9]
00  // 10 x93y22 CPE[0]
00  // 11 x93y22 CPE[1]
00  // 12 x93y22 CPE[2]
00  // 13 x93y22 CPE[3]
00  // 14 x93y22 CPE[4]
00  // 15 x93y22 CPE[5]
00  // 16 x93y22 CPE[6]
00  // 17 x93y22 CPE[7]
00  // 18 x93y22 CPE[8]
00  // 19 x93y22 CPE[9]
00  // 20 x94y21 CPE[0]
00  // 21 x94y21 CPE[1]
00  // 22 x94y21 CPE[2]
00  // 23 x94y21 CPE[3]
00  // 24 x94y21 CPE[4]
00  // 25 x94y21 CPE[5]
00  // 26 x94y21 CPE[6]
00  // 27 x94y21 CPE[7]
00  // 28 x94y21 CPE[8]
00  // 29 x94y21 CPE[9]
FF  // 30 x94y22 CPE[0]  _a405  C_AND/D///    
5F  // 31 x94y22 CPE[1]  80'h00_CD00_00_0000_0C88_5FFF modified with path inversions
88  // 32 x94y22 CPE[2]  80'h00_EE00_00_0000_0C88_AFFF from netlist
0C  // 33 x94y22 CPE[3]      00_2300_00_0000_0000_F000 difference
00  // 34 x94y22 CPE[4]
00  // 35 x94y22 CPE[5]
00  // 36 x94y22 CPE[6]
00  // 37 x94y22 CPE[7]
CD  // 38 x94y22 CPE[8]
F3 // -- CRC low byte
46 // -- CRC high byte


// Config Latches on x95y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 59B0     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
0B // y_sel: 21
AF // -- CRC low byte
F4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 59B8
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
3F  //  0 x95y21 CPE[0]  _a45  C_AND////    _a543  C_///AND/D
2F  //  1 x95y21 CPE[1]  80'h00_C518_80_0000_0C88_2F3F modified with path inversions
88  //  2 x95y21 CPE[2]  80'h00_EA18_80_0000_0C88_2FCF from netlist
0C  //  3 x95y21 CPE[3]      00_2F00_00_0000_0000_00F0 difference
00  //  4 x95y21 CPE[4]
00  //  5 x95y21 CPE[5]
80  //  6 x95y21 CPE[6]
18  //  7 x95y21 CPE[7]
C5  //  8 x95y21 CPE[8]
00  //  9 x95y21 CPE[9]
77  // 10 x95y22 CPE[0]  _a259  C_ORAND////    
EE  // 11 x95y22 CPE[1]  80'h00_0018_00_0000_0888_EE77 modified with path inversions
88  // 12 x95y22 CPE[2]  80'h00_0018_00_0000_0888_BEDE from netlist
08  // 13 x95y22 CPE[3]      00_0000_00_0000_0000_50A9 difference
00  // 14 x95y22 CPE[4]
00  // 15 x95y22 CPE[5]
00  // 16 x95y22 CPE[6]
18  // 17 x95y22 CPE[7]
00  // 18 x95y22 CPE[8]
00  // 19 x95y22 CPE[9]
FF  // 20 x96y21 CPE[0]  _a63  C_AND////    
88  // 21 x96y21 CPE[1]  80'h00_0018_00_0000_0C88_88FF modified with path inversions
88  // 22 x96y21 CPE[2]  80'h00_0018_00_0000_0C88_12FF from netlist
0C  // 23 x96y21 CPE[3]      00_0000_00_0000_0000_9A00 difference
00  // 24 x96y21 CPE[4]
00  // 25 x96y21 CPE[5]
00  // 26 x96y21 CPE[6]
18  // 27 x96y21 CPE[7]
00  // 28 x96y21 CPE[8]
00  // 29 x96y21 CPE[9]
AF  // 30 x96y22 CPE[0]  _a588  C_///AND/D
FF  // 31 x96y22 CPE[1]  80'h00_C600_80_0000_0C08_FFAF modified with path inversions
08  // 32 x96y22 CPE[2]  80'h00_E600_80_0000_0C08_FFAF from netlist
0C  // 33 x96y22 CPE[3]      00_2000_00_0000_0000_0000 difference
00  // 34 x96y22 CPE[4]
00  // 35 x96y22 CPE[5]
80  // 36 x96y22 CPE[6]
00  // 37 x96y22 CPE[7]
C6  // 38 x96y22 CPE[8]
C2 // -- CRC low byte
93 // -- CRC high byte


// Config Latches on x97y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 59E5     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
0B // y_sel: 21
77 // -- CRC low byte
ED // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 59ED
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FF  //  0 x97y21 CPE[0]  _a125  C_AND////    _a831  C_////Bridge
15  //  1 x97y21 CPE[1]  80'h00_00BB_00_0000_0C88_15FF modified with path inversions
88  //  2 x97y21 CPE[2]  80'h00_00BB_00_0000_0C88_85FF from netlist
0C  //  3 x97y21 CPE[3]      00_0000_00_0000_0000_9000 difference
00  //  4 x97y21 CPE[4]
00  //  5 x97y21 CPE[5]
00  //  6 x97y21 CPE[6]
BB  //  7 x97y21 CPE[7]
00  //  8 x97y21 CPE[8]
00  //  9 x97y21 CPE[9]
33  // 10 x97y22 CPE[0]  _a153  C_///AND/
FF  // 11 x97y22 CPE[1]  80'h00_0060_00_0000_0C08_FF33 modified with path inversions
08  // 12 x97y22 CPE[2]  80'h00_0060_00_0000_0C08_FFCC from netlist
0C  // 13 x97y22 CPE[3]      00_0000_00_0000_0000_00FF difference
00  // 14 x97y22 CPE[4]
00  // 15 x97y22 CPE[5]
00  // 16 x97y22 CPE[6]
60  // 17 x97y22 CPE[7]
00  // 18 x97y22 CPE[8]
00  // 19 x97y22 CPE[9]
35  // 20 x98y21 CPE[0]  _a667  C_AND////    
28  // 21 x98y21 CPE[1]  80'h00_0018_00_0000_0888_2835 modified with path inversions
88  // 22 x98y21 CPE[2]  80'h00_0018_00_0000_0888_2435 from netlist
08  // 23 x98y21 CPE[3]      00_0000_00_0000_0000_0C00 difference
00  // 24 x98y21 CPE[4]
00  // 25 x98y21 CPE[5]
00  // 26 x98y21 CPE[6]
18  // 27 x98y21 CPE[7]
00  // 28 x98y21 CPE[8]
00  // 29 x98y21 CPE[9]
A3  // 30 x98y22 CPE[0]  _a108  C_ORAND/D///    
BA  // 31 x98y22 CPE[1]  80'h00_C600_00_0000_0788_BAA3 modified with path inversions
88  // 32 x98y22 CPE[2]  80'h00_EA00_00_0000_0788_E55C from netlist
07  // 33 x98y22 CPE[3]      00_2C00_00_0000_0000_5FFF difference
00  // 34 x98y22 CPE[4]
00  // 35 x98y22 CPE[5]
00  // 36 x98y22 CPE[6]
00  // 37 x98y22 CPE[7]
C6  // 38 x98y22 CPE[8]
FA // -- CRC low byte
AB // -- CRC high byte


// Config Latches on x99y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5A1A     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
0B // y_sel: 21
1F // -- CRC low byte
C7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5A22
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
FF  //  0 x99y21 CPE[0]  _a818  C_////Bridge
FF  //  1 x99y21 CPE[1]  80'h00_00A6_00_0000_0C00_FFFF modified with path inversions
00  //  2 x99y21 CPE[2]  80'h00_00A6_00_0000_0C00_FFFF from netlist
0C  //  3 x99y21 CPE[3]
00  //  4 x99y21 CPE[4]
00  //  5 x99y21 CPE[5]
00  //  6 x99y21 CPE[6]
A6  //  7 x99y21 CPE[7]
00  //  8 x99y21 CPE[8]
00  //  9 x99y21 CPE[9]
A1  // 10 x99y22 CPE[0]  _a680  C_///AND/
FF  // 11 x99y22 CPE[1]  80'h00_0060_00_0000_0C08_FFA1 modified with path inversions
08  // 12 x99y22 CPE[2]  80'h00_0060_00_0000_0C08_FF52 from netlist
0C  // 13 x99y22 CPE[3]      00_0000_00_0000_0000_00F3 difference
00  // 14 x99y22 CPE[4]
00  // 15 x99y22 CPE[5]
00  // 16 x99y22 CPE[6]
60  // 17 x99y22 CPE[7]
00  // 18 x99y22 CPE[8]
00  // 19 x99y22 CPE[9]
18  // 20 x100y21 CPE[0]  net1 = net2: _a62  C_AND///AND/
CA  // 21 x100y21 CPE[1]  80'h00_0078_00_0000_0C88_CA18 modified with path inversions
88  // 22 x100y21 CPE[2]  80'h00_0078_00_0000_0C88_C511 from netlist
0C  // 23 x100y21 CPE[3]      00_0000_00_0000_0000_0F09 difference
00  // 24 x100y21 CPE[4]
00  // 25 x100y21 CPE[5]
00  // 26 x100y21 CPE[6]
78  // 27 x100y21 CPE[7]
00  // 28 x100y21 CPE[8]
00  // 29 x100y21 CPE[9]
00  // 30 x100y22 CPE[0]
00  // 31 x100y22 CPE[1]
00  // 32 x100y22 CPE[2]
00  // 33 x100y22 CPE[3]
00  // 34 x100y22 CPE[4]
00  // 35 x100y22 CPE[5]
00  // 36 x100y22 CPE[6]
00  // 37 x100y22 CPE[7]
00  // 38 x100y22 CPE[8]
00  // 39 x100y22 CPE[9]
00  // 40 x99y21 INMUX plane 2,1
0A  // 41 x99y21 INMUX plane 4,3
03  // 42 x99y21 INMUX plane 6,5
06  // 43 x99y21 INMUX plane 8,7
10  // 44 x99y21 INMUX plane 10,9
00  // 45 x99y21 INMUX plane 12,11
37  // 46 x99y22 INMUX plane 2,1
28  // 47 x99y22 INMUX plane 4,3
08  // 48 x99y22 INMUX plane 6,5
08  // 49 x99y22 INMUX plane 8,7
03  // 50 x99y22 INMUX plane 10,9
00  // 51 x99y22 INMUX plane 12,11
34  // 52 x100y21 INMUX plane 2,1
26  // 53 x100y21 INMUX plane 4,3
DA  // 54 x100y21 INMUX plane 6,5
0C  // 55 x100y21 INMUX plane 8,7
82  // 56 x100y21 INMUX plane 10,9
01  // 57 x100y21 INMUX plane 12,11
02  // 58 x100y22 INMUX plane 2,1
03  // 59 x100y22 INMUX plane 4,3
C0  // 60 x100y22 INMUX plane 6,5
18  // 61 x100y22 INMUX plane 8,7
80  // 62 x100y22 INMUX plane 10,9
00  // 63 x100y22 INMUX plane 12,11
88  // 64 x100y22 SB_BIG plane 1
12  // 65 x100y22 SB_BIG plane 1
00  // 66 x100y22 SB_DRIVE plane 2,1
48  // 67 x100y22 SB_BIG plane 2
02  // 68 x100y22 SB_BIG plane 2
00  // 69 x100y22 SB_BIG plane 3
04  // 70 x100y22 SB_BIG plane 3
00  // 71 x100y22 SB_DRIVE plane 4,3
00  // 72 x100y22 SB_BIG plane 4
00  // 73 x100y22 SB_BIG plane 4
48  // 74 x100y22 SB_BIG plane 5
20  // 75 x100y22 SB_BIG plane 5
00  // 76 x100y22 SB_DRIVE plane 6,5
89  // 77 x100y22 SB_BIG plane 6
34  // 78 x100y22 SB_BIG plane 6
08  // 79 x100y22 SB_BIG plane 7
12  // 80 x100y22 SB_BIG plane 7
00  // 81 x100y22 SB_DRIVE plane 8,7
50  // 82 x100y22 SB_BIG plane 8
00  // 83 x100y22 SB_BIG plane 8
C1  // 84 x100y22 SB_BIG plane 9
01  // 85 x100y22 SB_BIG plane 9
08  // 86 x100y22 SB_DRIVE plane 10,9
04  // 87 x100y22 SB_BIG plane 10
10  // 88 x100y22 SB_BIG plane 10
01  // 89 x100y22 SB_BIG plane 11
00  // 90 x100y22 SB_BIG plane 11
00  // 91 x100y22 SB_DRIVE plane 12,11
00  // 92 x100y22 SB_BIG plane 12
00  // 93 x100y22 SB_BIG plane 12
4E  // 94 x99y21 SB_SML plane 1
85  // 95 x99y21 SB_SML plane 2,1
2A  // 96 x99y21 SB_SML plane 2
A8  // 97 x99y21 SB_SML plane 3
00  // 98 x99y21 SB_SML plane 4,3
00  // 99 x99y21 SB_SML plane 4
A8  // 100 x99y21 SB_SML plane 5
82  // 101 x99y21 SB_SML plane 6,5
3C  // 102 x99y21 SB_SML plane 6
30  // 103 x99y21 SB_SML plane 7
04  // 104 x99y21 SB_SML plane 8,7
00  // 105 x99y21 SB_SML plane 8
00  // 106 x99y21 SB_SML plane 9
00  // 107 x99y21 SB_SML plane 10,9
10  // 108 x99y21 SB_SML plane 10
01  // 109 x99y21 SB_SML plane 11
D4 // -- CRC low byte
CE // -- CRC high byte


// Config Latches on x101y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5A96     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
0B // y_sel: 21
C7 // -- CRC low byte
DE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5A9E
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
5B  //  0 x101y21 CPE[0]  net1 = net2: _a683  C_ORAND///ORAND/
7A  //  1 x101y21 CPE[1]  80'h00_0078_00_0000_0C88_7A5B modified with path inversions
88  //  2 x101y21 CPE[2]  80'h00_0078_00_0000_0C88_75AE from netlist
0C  //  3 x101y21 CPE[3]      00_0000_00_0000_0000_0FF5 difference
00  //  4 x101y21 CPE[4]
00  //  5 x101y21 CPE[5]
00  //  6 x101y21 CPE[6]
78  //  7 x101y21 CPE[7]
00  //  8 x101y21 CPE[8]
00  //  9 x101y21 CPE[9]
75  // 10 x101y22 CPE[0]  _a271  C_ORAND////    
F7  // 11 x101y22 CPE[1]  80'h00_0018_00_0000_0888_F775 modified with path inversions
88  // 12 x101y22 CPE[2]  80'h00_0018_00_0000_0888_FDB5 from netlist
08  // 13 x101y22 CPE[3]      00_0000_00_0000_0000_0AC0 difference
00  // 14 x101y22 CPE[4]
00  // 15 x101y22 CPE[5]
00  // 16 x101y22 CPE[6]
18  // 17 x101y22 CPE[7]
00  // 18 x101y22 CPE[8]
00  // 19 x101y22 CPE[9]
A5  // 20 x102y21 CPE[0]  net1 = net2: _a123  C_AND///AND/
84  // 21 x102y21 CPE[1]  80'h00_0078_00_0000_0C88_84A5 modified with path inversions
88  // 22 x102y21 CPE[2]  80'h00_0078_00_0000_0C88_415A from netlist
0C  // 23 x102y21 CPE[3]      00_0000_00_0000_0000_C5FF difference
00  // 24 x102y21 CPE[4]
00  // 25 x102y21 CPE[5]
00  // 26 x102y21 CPE[6]
78  // 27 x102y21 CPE[7]
00  // 28 x102y21 CPE[8]
00  // 29 x102y21 CPE[9]
00  // 30 x102y22 CPE[0]
00  // 31 x102y22 CPE[1]
00  // 32 x102y22 CPE[2]
00  // 33 x102y22 CPE[3]
00  // 34 x102y22 CPE[4]
00  // 35 x102y22 CPE[5]
00  // 36 x102y22 CPE[6]
00  // 37 x102y22 CPE[7]
00  // 38 x102y22 CPE[8]
00  // 39 x102y22 CPE[9]
30  // 40 x101y21 INMUX plane 2,1
24  // 41 x101y21 INMUX plane 4,3
24  // 42 x101y21 INMUX plane 6,5
34  // 43 x101y21 INMUX plane 8,7
00  // 44 x101y21 INMUX plane 10,9
01  // 45 x101y21 INMUX plane 12,11
07  // 46 x101y22 INMUX plane 2,1
1D  // 47 x101y22 INMUX plane 4,3
0A  // 48 x101y22 INMUX plane 6,5
08  // 49 x101y22 INMUX plane 8,7
04  // 50 x101y22 INMUX plane 10,9
01  // 51 x101y22 INMUX plane 12,11
19  // 52 x102y21 INMUX plane 2,1
05  // 53 x102y21 INMUX plane 4,3
1C  // 54 x102y21 INMUX plane 6,5
47  // 55 x102y21 INMUX plane 8,7
40  // 56 x102y21 INMUX plane 10,9
4A  // 57 x102y21 INMUX plane 12,11
00  // 58 x102y22 INMUX plane 2,1
01  // 59 x102y22 INMUX plane 4,3
40  // 60 x102y22 INMUX plane 6,5
C8  // 61 x102y22 INMUX plane 8,7
80  // 62 x102y22 INMUX plane 10,9
C1  // 63 x102y22 INMUX plane 12,11
48  // 64 x101y21 SB_BIG plane 1
02  // 65 x101y21 SB_BIG plane 1
00  // 66 x101y21 SB_DRIVE plane 2,1
52  // 67 x101y21 SB_BIG plane 2
26  // 68 x101y21 SB_BIG plane 2
41  // 69 x101y21 SB_BIG plane 3
10  // 70 x101y21 SB_BIG plane 3
41  // 71 x101y21 SB_DRIVE plane 4,3
00  // 72 x101y21 SB_BIG plane 4
00  // 73 x101y21 SB_BIG plane 4
D9  // 74 x101y21 SB_BIG plane 5
22  // 75 x101y21 SB_BIG plane 5
00  // 76 x101y21 SB_DRIVE plane 6,5
08  // 77 x101y21 SB_BIG plane 6
13  // 78 x101y21 SB_BIG plane 6
48  // 79 x101y21 SB_BIG plane 7
12  // 80 x101y21 SB_BIG plane 7
08  // 81 x101y21 SB_DRIVE plane 8,7
0E  // 82 x101y21 SB_BIG plane 8
00  // 83 x101y21 SB_BIG plane 8
C1  // 84 x101y21 SB_BIG plane 9
07  // 85 x101y21 SB_BIG plane 9
08  // 86 x101y21 SB_DRIVE plane 10,9
00  // 87 x101y21 SB_BIG plane 10
00  // 88 x101y21 SB_BIG plane 10
11  // 89 x101y21 SB_BIG plane 11
00  // 90 x101y21 SB_BIG plane 11
00  // 91 x101y21 SB_DRIVE plane 12,11
00  // 92 x101y21 SB_BIG plane 12
00  // 93 x101y21 SB_BIG plane 12
B9  // 94 x102y22 SB_SML plane 1
80  // 95 x102y22 SB_SML plane 2,1
6A  // 96 x102y22 SB_SML plane 2
4C  // 97 x102y22 SB_SML plane 3
00  // 98 x102y22 SB_SML plane 4,3
00  // 99 x102y22 SB_SML plane 4
F1  // 100 x102y22 SB_SML plane 5
80  // 101 x102y22 SB_SML plane 6,5
6A  // 102 x102y22 SB_SML plane 6
A8  // 103 x102y22 SB_SML plane 7
02  // 104 x102y22 SB_SML plane 8,7
00  // 105 x102y22 SB_SML plane 8
0E  // 106 x102y22 SB_SML plane 9
00  // 107 x102y22 SB_SML plane 10,9
00  // 108 x102y22 SB_SML plane 10
10  // 109 x102y22 SB_SML plane 11
1E // -- CRC low byte
CB // -- CRC high byte


// Config Latches on x103y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5B12     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
0B // y_sel: 21
CF // -- CRC low byte
93 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5B1A
1C // Length: 28
70 // -- CRC low byte
E2 // -- CRC high byte
FF  //  0 x103y21 CPE[0]  _a842  C_////Bridge
FF  //  1 x103y21 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  //  2 x103y21 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  //  3 x103y21 CPE[3]
00  //  4 x103y21 CPE[4]
00  //  5 x103y21 CPE[5]
00  //  6 x103y21 CPE[6]
A2  //  7 x103y21 CPE[7]
00  //  8 x103y21 CPE[8]
00  //  9 x103y21 CPE[9]
FF  // 10 x103y22 CPE[0]  _a258  C_ORAND/DST///    
D7  // 11 x103y22 CPE[1]  80'h20_3D00_00_0000_0388_D7FF modified with path inversions
88  // 12 x103y22 CPE[2]  80'h20_BE00_00_0000_0388_D7FF from netlist
03  // 13 x103y22 CPE[3]      00_8300_00_0000_0000_0000 difference
00  // 14 x103y22 CPE[4]
00  // 15 x103y22 CPE[5]
00  // 16 x103y22 CPE[6]
00  // 17 x103y22 CPE[7]
3D  // 18 x103y22 CPE[8]
20  // 19 x103y22 CPE[9]
A3  // 20 x104y21 CPE[0]  _a179  C_ORAND////    _a806  C_////Bridge
FB  // 21 x104y21 CPE[1]  80'h00_00BF_00_0000_0888_FBA3 modified with path inversions
88  // 22 x104y21 CPE[2]  80'h00_00BF_00_0000_0888_FEAC from netlist
08  // 23 x104y21 CPE[3]      00_0000_00_0000_0000_050F difference
00  // 24 x104y21 CPE[4]
00  // 25 x104y21 CPE[5]
00  // 26 x104y21 CPE[6]
BF  // 27 x104y21 CPE[7]
73 // -- CRC low byte
FB // -- CRC high byte


// Config Latches on x105y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5B3C     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
0B // y_sel: 21
17 // -- CRC low byte
8A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5B44
28 // Length: 40
D7 // -- CRC low byte
95 // -- CRC high byte
F5  //  0 x105y21 CPE[0]  net1 = net2: _a438  C_AND/D//AND/D
FA  //  1 x105y21 CPE[1]  80'h00_C600_80_0000_0C88_FAF5 modified with path inversions
88  //  2 x105y21 CPE[2]  80'h00_FA00_80_0000_0C88_FAFA from netlist
0C  //  3 x105y21 CPE[3]      00_3C00_00_0000_0000_000F difference
00  //  4 x105y21 CPE[4]
00  //  5 x105y21 CPE[5]
80  //  6 x105y21 CPE[6]
00  //  7 x105y21 CPE[7]
C6  //  8 x105y21 CPE[8]
00  //  9 x105y21 CPE[9]
00  // 10 x105y22 CPE[0]
00  // 11 x105y22 CPE[1]
00  // 12 x105y22 CPE[2]
00  // 13 x105y22 CPE[3]
00  // 14 x105y22 CPE[4]
00  // 15 x105y22 CPE[5]
00  // 16 x105y22 CPE[6]
00  // 17 x105y22 CPE[7]
00  // 18 x105y22 CPE[8]
00  // 19 x105y22 CPE[9]
FC  // 20 x106y21 CPE[0]  net1 = net2: _a443  C_AND/D//AND/D
FC  // 21 x106y21 CPE[1]  80'h00_C600_80_0000_0C88_FCFC modified with path inversions
88  // 22 x106y21 CPE[2]  80'h00_FA00_80_0000_0C88_FCFC from netlist
0C  // 23 x106y21 CPE[3]      00_3C00_00_0000_0000_0000 difference
00  // 24 x106y21 CPE[4]
00  // 25 x106y21 CPE[5]
80  // 26 x106y21 CPE[6]
00  // 27 x106y21 CPE[7]
C6  // 28 x106y21 CPE[8]
00  // 29 x106y21 CPE[9]
B3  // 30 x106y22 CPE[0]  net1 = net2: _a280  C_ORAND////DST
FF  // 31 x106y22 CPE[1]  80'h20_3A18_00_0000_0888_FFB3 modified with path inversions
88  // 32 x106y22 CPE[2]  80'h20_BA18_00_0000_0888_FF73 from netlist
08  // 33 x106y22 CPE[3]      00_8000_00_0000_0000_00C0 difference
00  // 34 x106y22 CPE[4]
00  // 35 x106y22 CPE[5]
00  // 36 x106y22 CPE[6]
18  // 37 x106y22 CPE[7]
3A  // 38 x106y22 CPE[8]
20  // 39 x106y22 CPE[9]
37 // -- CRC low byte
93 // -- CRC high byte


// Config Latches on x107y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5B72     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
0B // y_sel: 21
7F // -- CRC low byte
A0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5B7A
1C // Length: 28
70 // -- CRC low byte
E2 // -- CRC high byte
00  //  0 x107y21 CPE[0]
00  //  1 x107y21 CPE[1]
00  //  2 x107y21 CPE[2]
00  //  3 x107y21 CPE[3]
00  //  4 x107y21 CPE[4]
00  //  5 x107y21 CPE[5]
00  //  6 x107y21 CPE[6]
00  //  7 x107y21 CPE[7]
00  //  8 x107y21 CPE[8]
00  //  9 x107y21 CPE[9]
FF  // 10 x107y22 CPE[0]  _a238  C_ORAND/D///    
BD  // 11 x107y22 CPE[1]  80'h00_CD00_00_0000_0388_BDFF modified with path inversions
88  // 12 x107y22 CPE[2]  80'h00_EE00_00_0000_0388_BBFF from netlist
03  // 13 x107y22 CPE[3]      00_2300_00_0000_0000_0600 difference
00  // 14 x107y22 CPE[4]
00  // 15 x107y22 CPE[5]
00  // 16 x107y22 CPE[6]
00  // 17 x107y22 CPE[7]
CD  // 18 x107y22 CPE[8]
00  // 19 x107y22 CPE[9]
88  // 20 x108y21 CPE[0]  _a245  C_///AND/
FF  // 21 x108y21 CPE[1]  80'h00_0060_00_0000_0C08_FF88 modified with path inversions
08  // 22 x108y21 CPE[2]  80'h00_0060_00_0000_0C08_FF28 from netlist
0C  // 23 x108y21 CPE[3]      00_0000_00_0000_0000_00A0 difference
00  // 24 x108y21 CPE[4]
00  // 25 x108y21 CPE[5]
00  // 26 x108y21 CPE[6]
60  // 27 x108y21 CPE[7]
B6 // -- CRC low byte
7C // -- CRC high byte


// Config Latches on x109y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5B9C     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
0B // y_sel: 21
A7 // -- CRC low byte
B9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5BA4
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
FF  //  0 x109y21 CPE[0]  _a466  C_AND/D///    
F5  //  1 x109y21 CPE[1]  80'h00_C500_00_0000_0C88_F5FF modified with path inversions
88  //  2 x109y21 CPE[2]  80'h00_FA00_00_0000_0C88_FAFF from netlist
0C  //  3 x109y21 CPE[3]      00_3F00_00_0000_0000_0F00 difference
00  //  4 x109y21 CPE[4]
00  //  5 x109y21 CPE[5]
00  //  6 x109y21 CPE[6]
00  //  7 x109y21 CPE[7]
C5  //  8 x109y21 CPE[8]
00  //  9 x109y21 CPE[9]
FF  // 10 x109y22 CPE[0]  _a490  C_AND/D///    
AF  // 11 x109y22 CPE[1]  80'h00_C500_00_0000_0C88_AFFF modified with path inversions
88  // 12 x109y22 CPE[2]  80'h00_FA00_00_0000_0C88_AFFF from netlist
0C  // 13 x109y22 CPE[3]      00_3F00_00_0000_0000_0000 difference
00  // 14 x109y22 CPE[4]
00  // 15 x109y22 CPE[5]
00  // 16 x109y22 CPE[6]
00  // 17 x109y22 CPE[7]
C5  // 18 x109y22 CPE[8]
00  // 19 x109y22 CPE[9]
FF  // 20 x110y21 CPE[0]  _a839  C_////Bridge
FF  // 21 x110y21 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 22 x110y21 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 23 x110y21 CPE[3]
00  // 24 x110y21 CPE[4]
00  // 25 x110y21 CPE[5]
00  // 26 x110y21 CPE[6]
A0  // 27 x110y21 CPE[7]
00  // 28 x110y21 CPE[8]
00  // 29 x110y21 CPE[9]
CC  // 30 x110y22 CPE[0]  _a205  C_///AND/
FF  // 31 x110y22 CPE[1]  80'h00_0060_00_0000_0C08_FFCC modified with path inversions
08  // 32 x110y22 CPE[2]  80'h00_0060_00_0000_0C08_FFCC from netlist
0C  // 33 x110y22 CPE[3]
00  // 34 x110y22 CPE[4]
00  // 35 x110y22 CPE[5]
00  // 36 x110y22 CPE[6]
60  // 37 x110y22 CPE[7]
0A // -- CRC low byte
61 // -- CRC high byte


// Config Latches on x111y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5BD0     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
38 // x_sel: 111
0B // y_sel: 21
6F // -- CRC low byte
3A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5BD8
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x111y21 CPE[0]
00  //  1 x111y21 CPE[1]
00  //  2 x111y21 CPE[2]
00  //  3 x111y21 CPE[3]
00  //  4 x111y21 CPE[4]
00  //  5 x111y21 CPE[5]
00  //  6 x111y21 CPE[6]
00  //  7 x111y21 CPE[7]
00  //  8 x111y21 CPE[8]
00  //  9 x111y21 CPE[9]
00  // 10 x111y22 CPE[0]
00  // 11 x111y22 CPE[1]
00  // 12 x111y22 CPE[2]
00  // 13 x111y22 CPE[3]
00  // 14 x111y22 CPE[4]
00  // 15 x111y22 CPE[5]
00  // 16 x111y22 CPE[6]
00  // 17 x111y22 CPE[7]
00  // 18 x111y22 CPE[8]
00  // 19 x111y22 CPE[9]
00  // 20 x112y21 CPE[0]
00  // 21 x112y21 CPE[1]
00  // 22 x112y21 CPE[2]
00  // 23 x112y21 CPE[3]
00  // 24 x112y21 CPE[4]
00  // 25 x112y21 CPE[5]
00  // 26 x112y21 CPE[6]
00  // 27 x112y21 CPE[7]
00  // 28 x112y21 CPE[8]
00  // 29 x112y21 CPE[9]
FF  // 30 x112y22 CPE[0]  _a838  C_////Bridge
FF  // 31 x112y22 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 32 x112y22 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 33 x112y22 CPE[3]
00  // 34 x112y22 CPE[4]
00  // 35 x112y22 CPE[5]
00  // 36 x112y22 CPE[6]
A1  // 37 x112y22 CPE[7]
00  // 38 x112y22 CPE[8]
00  // 39 x112y22 CPE[9]
05  // 40 x111y21 INMUX plane 2,1
01  // 41 x111y21 INMUX plane 4,3
00  // 42 x111y21 INMUX plane 6,5
00  // 43 x111y21 INMUX plane 8,7
00  // 44 x111y21 INMUX plane 10,9
08  // 45 x111y21 INMUX plane 12,11
08  // 46 x111y22 INMUX plane 2,1
00  // 47 x111y22 INMUX plane 4,3
00  // 48 x111y22 INMUX plane 6,5
00  // 49 x111y22 INMUX plane 8,7
00  // 50 x111y22 INMUX plane 10,9
20  // 51 x111y22 INMUX plane 12,11
00  // 52 x112y21 INMUX plane 2,1
00  // 53 x112y21 INMUX plane 4,3
00  // 54 x112y21 INMUX plane 6,5
00  // 55 x112y21 INMUX plane 8,7
00  // 56 x112y21 INMUX plane 10,9
00  // 57 x112y21 INMUX plane 12,11
23  // 58 x112y22 INMUX plane 2,1
00  // 59 x112y22 INMUX plane 4,3
00  // 60 x112y22 INMUX plane 6,5
00  // 61 x112y22 INMUX plane 8,7
00  // 62 x112y22 INMUX plane 10,9
00  // 63 x112y22 INMUX plane 12,11
00  // 64 x112y22 SB_BIG plane 1
00  // 65 x112y22 SB_BIG plane 1
00  // 66 x112y22 SB_DRIVE plane 2,1
00  // 67 x112y22 SB_BIG plane 2
00  // 68 x112y22 SB_BIG plane 2
00  // 69 x112y22 SB_BIG plane 3
00  // 70 x112y22 SB_BIG plane 3
00  // 71 x112y22 SB_DRIVE plane 4,3
48  // 72 x112y22 SB_BIG plane 4
12  // 73 x112y22 SB_BIG plane 4
00  // 74 x112y22 SB_BIG plane 5
00  // 75 x112y22 SB_BIG plane 5
00  // 76 x112y22 SB_DRIVE plane 6,5
00  // 77 x112y22 SB_BIG plane 6
00  // 78 x112y22 SB_BIG plane 6
00  // 79 x112y22 SB_BIG plane 7
00  // 80 x112y22 SB_BIG plane 7
00  // 81 x112y22 SB_DRIVE plane 8,7
48  // 82 x112y22 SB_BIG plane 8
12  // 83 x112y22 SB_BIG plane 8
C0  // 84 x112y22 SB_BIG plane 9
01  // 85 x112y22 SB_BIG plane 9
00  // 86 x112y22 SB_DRIVE plane 10,9
00  // 87 x112y22 SB_BIG plane 10
00  // 88 x112y22 SB_BIG plane 10
00  // 89 x112y22 SB_BIG plane 11
00  // 90 x112y22 SB_BIG plane 11
00  // 91 x112y22 SB_DRIVE plane 12,11
00  // 92 x112y22 SB_BIG plane 12
00  // 93 x112y22 SB_BIG plane 12
00  // 94 x111y21 SB_SML plane 1
04  // 95 x111y21 SB_SML plane 2,1
60  // 96 x111y21 SB_SML plane 2
00  // 97 x111y21 SB_SML plane 3
80  // 98 x111y21 SB_SML plane 4,3
2A  // 99 x111y21 SB_SML plane 4
00  // 100 x111y21 SB_SML plane 5
00  // 101 x111y21 SB_SML plane 6,5
00  // 102 x111y21 SB_SML plane 6
00  // 103 x111y21 SB_SML plane 7
80  // 104 x111y21 SB_SML plane 8,7
62  // 105 x111y21 SB_SML plane 8
00  // 106 x111y21 SB_SML plane 9
00  // 107 x111y21 SB_SML plane 10,9
00  // 108 x111y21 SB_SML plane 10
00  // 109 x111y21 SB_SML plane 11
04  // 110 x111y21 SB_SML plane 12,11
A8 // -- CRC low byte
D4 // -- CRC high byte


// Config Latches on x89y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5C4D     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
0C // y_sel: 23
F9 // -- CRC low byte
A5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5C55
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
A9  //  0 x89y23 CPE[0]  net1 = net2: _a216  C_ICOMP////D
FF  //  1 x89y23 CPE[1]  80'h00_C918_00_0000_0888_FFA9 modified with path inversions
88  //  2 x89y23 CPE[2]  80'h00_F618_00_0000_0888_FF56 from netlist
08  //  3 x89y23 CPE[3]      00_3F00_00_0000_0000_00FF difference
00  //  4 x89y23 CPE[4]
00  //  5 x89y23 CPE[5]
00  //  6 x89y23 CPE[6]
18  //  7 x89y23 CPE[7]
C9  //  8 x89y23 CPE[8]
00  //  9 x89y23 CPE[9]
5F  // 10 x89y24 CPE[0]  _a284  C_AND////    _a378  C_///AND/D
28  // 11 x89y24 CPE[1]  80'h00_CE18_80_0000_0C88_285F modified with path inversions
88  // 12 x89y24 CPE[2]  80'h00_FE18_80_0000_0C88_48AF from netlist
0C  // 13 x89y24 CPE[3]      00_3000_00_0000_0000_60F0 difference
00  // 14 x89y24 CPE[4]
00  // 15 x89y24 CPE[5]
80  // 16 x89y24 CPE[6]
18  // 17 x89y24 CPE[7]
CE  // 18 x89y24 CPE[8]
00  // 19 x89y24 CPE[9]
F3  // 20 x90y23 CPE[0]  _a368  C_///AND/D
FF  // 21 x90y23 CPE[1]  80'h00_C500_80_0000_0C08_FFF3 modified with path inversions
08  // 22 x90y23 CPE[2]  80'h00_FA00_80_0000_0C08_FFFC from netlist
0C  // 23 x90y23 CPE[3]      00_3F00_00_0000_0000_000F difference
00  // 24 x90y23 CPE[4]
00  // 25 x90y23 CPE[5]
80  // 26 x90y23 CPE[6]
00  // 27 x90y23 CPE[7]
C5  // 28 x90y23 CPE[8]
00  // 29 x90y23 CPE[9]
FF  // 30 x90y24 CPE[0]  _a287  C_AND////    
82  // 31 x90y24 CPE[1]  80'h00_0018_00_0000_0C88_82FF modified with path inversions
88  // 32 x90y24 CPE[2]  80'h00_0018_00_0000_0C88_82FF from netlist
0C  // 33 x90y24 CPE[3]
00  // 34 x90y24 CPE[4]
00  // 35 x90y24 CPE[5]
00  // 36 x90y24 CPE[6]
18  // 37 x90y24 CPE[7]
81 // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x91y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5C81     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
0C // y_sel: 23
91 // -- CRC low byte
8F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5C89
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x91y23 CPE[0]
00  //  1 x91y23 CPE[1]
00  //  2 x91y23 CPE[2]
00  //  3 x91y23 CPE[3]
00  //  4 x91y23 CPE[4]
00  //  5 x91y23 CPE[5]
00  //  6 x91y23 CPE[6]
00  //  7 x91y23 CPE[7]
00  //  8 x91y23 CPE[8]
00  //  9 x91y23 CPE[9]
00  // 10 x91y24 CPE[0]
00  // 11 x91y24 CPE[1]
00  // 12 x91y24 CPE[2]
00  // 13 x91y24 CPE[3]
00  // 14 x91y24 CPE[4]
00  // 15 x91y24 CPE[5]
00  // 16 x91y24 CPE[6]
00  // 17 x91y24 CPE[7]
00  // 18 x91y24 CPE[8]
00  // 19 x91y24 CPE[9]
C0  // 20 x92y23 CPE[0]  net1 = net2: _a314  C_ADDF2/D//ADDF2/
A0  // 21 x92y23 CPE[1]  80'h00_CD60_00_0020_0C66_A0C0 modified with path inversions
66  // 22 x92y23 CPE[2]  80'h00_EE60_00_0020_0C66_A0C0 from netlist
0C  // 23 x92y23 CPE[3]      00_2300_00_0000_0000_0000 difference
20  // 24 x92y23 CPE[4]
00  // 25 x92y23 CPE[5]
00  // 26 x92y23 CPE[6]
60  // 27 x92y23 CPE[7]
CD  // 28 x92y23 CPE[8]
00  // 29 x92y23 CPE[9]
50  // 30 x92y24 CPE[0]  net1 = net2: _a316  C_ADDF2/D//ADDF2/
C0  // 31 x92y24 CPE[1]  80'h00_CD60_00_0020_0C66_C050 modified with path inversions
66  // 32 x92y24 CPE[2]  80'h00_EE60_00_0020_0C66_C0A0 from netlist
0C  // 33 x92y24 CPE[3]      00_2300_00_0000_0000_00F0 difference
20  // 34 x92y24 CPE[4]
00  // 35 x92y24 CPE[5]
00  // 36 x92y24 CPE[6]
60  // 37 x92y24 CPE[7]
CD  // 38 x92y24 CPE[8]
67 // -- CRC low byte
B3 // -- CRC high byte


// Config Latches on x93y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5CB6     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
0C // y_sel: 23
49 // -- CRC low byte
96 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5CBE
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
AA  //  0 x93y23 CPE[0]  _a92  C_///AND/D
FF  //  1 x93y23 CPE[1]  80'h00_C900_80_0000_0C08_FFAA modified with path inversions
08  //  2 x93y23 CPE[2]  80'h00_FA00_80_0000_0C08_FFAA from netlist
0C  //  3 x93y23 CPE[3]      00_3300_00_0000_0000_0000 difference
00  //  4 x93y23 CPE[4]
00  //  5 x93y23 CPE[5]
80  //  6 x93y23 CPE[6]
00  //  7 x93y23 CPE[7]
C9  //  8 x93y23 CPE[8]
00  //  9 x93y23 CPE[9]
FF  // 10 x93y24 CPE[0]  _a67  C_AND/D///    
4F  // 11 x93y24 CPE[1]  80'h00_CA00_00_0000_0C88_4FFF modified with path inversions
88  // 12 x93y24 CPE[2]  80'h00_FA00_00_0000_0C88_8FFF from netlist
0C  // 13 x93y24 CPE[3]      00_3000_00_0000_0000_C000 difference
00  // 14 x93y24 CPE[4]
00  // 15 x93y24 CPE[5]
00  // 16 x93y24 CPE[6]
00  // 17 x93y24 CPE[7]
CA  // 18 x93y24 CPE[8]
00  // 19 x93y24 CPE[9]
00  // 20 x94y23 CPE[0]
00  // 21 x94y23 CPE[1]
00  // 22 x94y23 CPE[2]
00  // 23 x94y23 CPE[3]
00  // 24 x94y23 CPE[4]
00  // 25 x94y23 CPE[5]
00  // 26 x94y23 CPE[6]
00  // 27 x94y23 CPE[7]
00  // 28 x94y23 CPE[8]
00  // 29 x94y23 CPE[9]
4A  // 30 x94y24 CPE[0]  net1 = net2: _a752  C_AND///AND/
33  // 31 x94y24 CPE[1]  80'h00_0078_00_0000_0C88_334A modified with path inversions
88  // 32 x94y24 CPE[2]  80'h00_0078_00_0000_0C88_332A from netlist
0C  // 33 x94y24 CPE[3]      00_0000_00_0000_0000_0060 difference
00  // 34 x94y24 CPE[4]
00  // 35 x94y24 CPE[5]
00  // 36 x94y24 CPE[6]
78  // 37 x94y24 CPE[7]
79 // -- CRC low byte
67 // -- CRC high byte


// Config Latches on x95y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5CEA     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
0C // y_sel: 23
10 // -- CRC low byte
80 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5CF2
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
FF  //  0 x95y23 CPE[0]  _a836  C_////Bridge
FF  //  1 x95y23 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  //  2 x95y23 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  //  3 x95y23 CPE[3]
00  //  4 x95y23 CPE[4]
00  //  5 x95y23 CPE[5]
00  //  6 x95y23 CPE[6]
A2  //  7 x95y23 CPE[7]
00  //  8 x95y23 CPE[8]
00  //  9 x95y23 CPE[9]
FF  // 10 x95y24 CPE[0]  _a154  C_AND////    
24  // 11 x95y24 CPE[1]  80'h00_0018_00_0000_0C88_24FF modified with path inversions
88  // 12 x95y24 CPE[2]  80'h00_0018_00_0000_0C88_24FF from netlist
0C  // 13 x95y24 CPE[3]
00  // 14 x95y24 CPE[4]
00  // 15 x95y24 CPE[5]
00  // 16 x95y24 CPE[6]
18  // 17 x95y24 CPE[7]
00  // 18 x95y24 CPE[8]
00  // 19 x95y24 CPE[9]
15  // 20 x96y23 CPE[0]  _a128  C_AND////    
A3  // 21 x96y23 CPE[1]  80'h00_0018_00_0000_0888_A315 modified with path inversions
88  // 22 x96y23 CPE[2]  80'h00_0018_00_0000_0888_5C2A from netlist
08  // 23 x96y23 CPE[3]      00_0000_00_0000_0000_FF3F difference
00  // 24 x96y23 CPE[4]
00  // 25 x96y23 CPE[5]
00  // 26 x96y23 CPE[6]
18  // 27 x96y23 CPE[7]
00  // 28 x96y23 CPE[8]
00  // 29 x96y23 CPE[9]
00  // 30 x96y24 CPE[0]
00  // 31 x96y24 CPE[1]
00  // 32 x96y24 CPE[2]
00  // 33 x96y24 CPE[3]
00  // 34 x96y24 CPE[4]
00  // 35 x96y24 CPE[5]
00  // 36 x96y24 CPE[6]
00  // 37 x96y24 CPE[7]
00  // 38 x96y24 CPE[8]
00  // 39 x96y24 CPE[9]
00  // 40 x95y23 INMUX plane 2,1
1A  // 41 x95y23 INMUX plane 4,3
02  // 42 x95y23 INMUX plane 6,5
15  // 43 x95y23 INMUX plane 8,7
00  // 44 x95y23 INMUX plane 10,9
10  // 45 x95y23 INMUX plane 12,11
00  // 46 x95y24 INMUX plane 2,1
0C  // 47 x95y24 INMUX plane 4,3
3C  // 48 x95y24 INMUX plane 6,5
2C  // 49 x95y24 INMUX plane 8,7
20  // 50 x95y24 INMUX plane 10,9
01  // 51 x95y24 INMUX plane 12,11
06  // 52 x96y23 INMUX plane 2,1
37  // 53 x96y23 INMUX plane 4,3
5D  // 54 x96y23 INMUX plane 6,5
2D  // 55 x96y23 INMUX plane 8,7
40  // 56 x96y23 INMUX plane 10,9
04  // 57 x96y23 INMUX plane 12,11
00  // 58 x96y24 INMUX plane 2,1
00  // 59 x96y24 INMUX plane 4,3
49  // 60 x96y24 INMUX plane 6,5
80  // 61 x96y24 INMUX plane 8,7
40  // 62 x96y24 INMUX plane 10,9
81  // 63 x96y24 INMUX plane 12,11
88  // 64 x95y23 SB_BIG plane 1
12  // 65 x95y23 SB_BIG plane 1
00  // 66 x95y23 SB_DRIVE plane 2,1
48  // 67 x95y23 SB_BIG plane 2
02  // 68 x95y23 SB_BIG plane 2
48  // 69 x95y23 SB_BIG plane 3
12  // 70 x95y23 SB_BIG plane 3
00  // 71 x95y23 SB_DRIVE plane 4,3
00  // 72 x95y23 SB_BIG plane 4
00  // 73 x95y23 SB_BIG plane 4
EB  // 74 x95y23 SB_BIG plane 5
32  // 75 x95y23 SB_BIG plane 5
04  // 76 x95y23 SB_DRIVE plane 6,5
54  // 77 x95y23 SB_BIG plane 6
24  // 78 x95y23 SB_BIG plane 6
48  // 79 x95y23 SB_BIG plane 7
32  // 80 x95y23 SB_BIG plane 7
00  // 81 x95y23 SB_DRIVE plane 8,7
10  // 82 x95y23 SB_BIG plane 8
10  // 83 x95y23 SB_BIG plane 8
00  // 84 x95y23 SB_BIG plane 9
00  // 85 x95y23 SB_BIG plane 9
80  // 86 x95y23 SB_DRIVE plane 10,9
00  // 87 x95y23 SB_BIG plane 10
20  // 88 x95y23 SB_BIG plane 10
30  // 89 x95y23 SB_BIG plane 11
00  // 90 x95y23 SB_BIG plane 11
04  // 91 x95y23 SB_DRIVE plane 12,11
00  // 92 x95y23 SB_BIG plane 12
00  // 93 x95y23 SB_BIG plane 12
A8  // 94 x96y24 SB_SML plane 1
82  // 95 x96y24 SB_SML plane 2,1
2A  // 96 x96y24 SB_SML plane 2
88  // 97 x96y24 SB_SML plane 3
C2  // 98 x96y24 SB_SML plane 4,3
00  // 99 x96y24 SB_SML plane 4
A1  // 100 x96y24 SB_SML plane 5
03  // 101 x96y24 SB_SML plane 6,5
55  // 102 x96y24 SB_SML plane 6
A8  // 103 x96y24 SB_SML plane 7
02  // 104 x96y24 SB_SML plane 8,7
40  // 105 x96y24 SB_SML plane 8
00  // 106 x96y24 SB_SML plane 9
00  // 107 x96y24 SB_SML plane 10,9
00  // 108 x96y24 SB_SML plane 10
36  // 109 x96y24 SB_SML plane 11
3D // -- CRC low byte
76 // -- CRC high byte


// Config Latches on x97y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5D66     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
0C // y_sel: 23
C8 // -- CRC low byte
99 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5D6E
1D // Length: 29
F9 // -- CRC low byte
F3 // -- CRC high byte
57  //  0 x97y23 CPE[0]  _a127  C_AND////    _a137  C_///OR/
AC  //  1 x97y23 CPE[1]  80'h00_0078_00_0000_0C8E_AC57 modified with path inversions
8E  //  2 x97y23 CPE[2]  80'h00_0078_00_0000_0C8E_ACAD from netlist
0C  //  3 x97y23 CPE[3]      00_0000_00_0000_0000_00FA difference
00  //  4 x97y23 CPE[4]
00  //  5 x97y23 CPE[5]
00  //  6 x97y23 CPE[6]
78  //  7 x97y23 CPE[7]
00  //  8 x97y23 CPE[8]
00  //  9 x97y23 CPE[9]
FF  // 10 x97y24 CPE[0]  _a135  C_AND////    
C3  // 11 x97y24 CPE[1]  80'h00_0018_00_0000_0C88_C3FF modified with path inversions
88  // 12 x97y24 CPE[2]  80'h00_0018_00_0000_0C88_C3FF from netlist
0C  // 13 x97y24 CPE[3]
00  // 14 x97y24 CPE[4]
00  // 15 x97y24 CPE[5]
00  // 16 x97y24 CPE[6]
18  // 17 x97y24 CPE[7]
00  // 18 x97y24 CPE[8]
00  // 19 x97y24 CPE[9]
FF  // 20 x98y23 CPE[0]  _a225  C_ORAND/D///    
37  // 21 x98y23 CPE[1]  80'h00_CD00_00_0000_0388_37FF modified with path inversions
88  // 22 x98y23 CPE[2]  80'h00_EE00_00_0000_0388_3DFF from netlist
03  // 23 x98y23 CPE[3]      00_2300_00_0000_0000_0A00 difference
00  // 24 x98y23 CPE[4]
00  // 25 x98y23 CPE[5]
00  // 26 x98y23 CPE[6]
00  // 27 x98y23 CPE[7]
CD  // 28 x98y23 CPE[8]
03 // -- CRC low byte
E0 // -- CRC high byte


// Config Latches on x99y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5D91     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
0C // y_sel: 23
A0 // -- CRC low byte
B3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5D99
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
AB  //  0 x99y23 CPE[0]  _a146  C_///OR/
FF  //  1 x99y23 CPE[1]  80'h00_0060_00_0000_0C0E_FFAB modified with path inversions
0E  //  2 x99y23 CPE[2]  80'h00_0060_00_0000_0C0E_FF5D from netlist
0C  //  3 x99y23 CPE[3]      00_0000_00_0000_0000_00F6 difference
00  //  4 x99y23 CPE[4]
00  //  5 x99y23 CPE[5]
00  //  6 x99y23 CPE[6]
60  //  7 x99y23 CPE[7]
00  //  8 x99y23 CPE[8]
00  //  9 x99y23 CPE[9]
00  // 10 x99y24 CPE[0]
00  // 11 x99y24 CPE[1]
00  // 12 x99y24 CPE[2]
00  // 13 x99y24 CPE[3]
00  // 14 x99y24 CPE[4]
00  // 15 x99y24 CPE[5]
00  // 16 x99y24 CPE[6]
00  // 17 x99y24 CPE[7]
00  // 18 x99y24 CPE[8]
00  // 19 x99y24 CPE[9]
5A  // 20 x100y23 CPE[0]  _a202  C_///AND/
FF  // 21 x100y23 CPE[1]  80'h00_0060_00_0000_0C08_FF5A modified with path inversions
08  // 22 x100y23 CPE[2]  80'h00_0060_00_0000_0C08_FFAA from netlist
0C  // 23 x100y23 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 24 x100y23 CPE[4]
00  // 25 x100y23 CPE[5]
00  // 26 x100y23 CPE[6]
60  // 27 x100y23 CPE[7]
00  // 28 x100y23 CPE[8]
00  // 29 x100y23 CPE[9]
00  // 30 x100y24 CPE[0]
00  // 31 x100y24 CPE[1]
00  // 32 x100y24 CPE[2]
00  // 33 x100y24 CPE[3]
00  // 34 x100y24 CPE[4]
00  // 35 x100y24 CPE[5]
00  // 36 x100y24 CPE[6]
00  // 37 x100y24 CPE[7]
00  // 38 x100y24 CPE[8]
00  // 39 x100y24 CPE[9]
30  // 40 x99y23 INMUX plane 2,1
1D  // 41 x99y23 INMUX plane 4,3
28  // 42 x99y23 INMUX plane 6,5
29  // 43 x99y23 INMUX plane 8,7
01  // 44 x99y23 INMUX plane 10,9
08  // 45 x99y23 INMUX plane 12,11
24  // 46 x99y24 INMUX plane 2,1
08  // 47 x99y24 INMUX plane 4,3
00  // 48 x99y24 INMUX plane 6,5
00  // 49 x99y24 INMUX plane 8,7
00  // 50 x99y24 INMUX plane 10,9
28  // 51 x99y24 INMUX plane 12,11
0F  // 52 x100y23 INMUX plane 2,1
1D  // 53 x100y23 INMUX plane 4,3
40  // 54 x100y23 INMUX plane 6,5
00  // 55 x100y23 INMUX plane 8,7
45  // 56 x100y23 INMUX plane 10,9
01  // 57 x100y23 INMUX plane 12,11
00  // 58 x100y24 INMUX plane 2,1
09  // 59 x100y24 INMUX plane 4,3
59  // 60 x100y24 INMUX plane 6,5
09  // 61 x100y24 INMUX plane 8,7
40  // 62 x100y24 INMUX plane 10,9
04  // 63 x100y24 INMUX plane 12,11
48  // 64 x99y23 SB_BIG plane 1
12  // 65 x99y23 SB_BIG plane 1
00  // 66 x99y23 SB_DRIVE plane 2,1
12  // 67 x99y23 SB_BIG plane 2
06  // 68 x99y23 SB_BIG plane 2
41  // 69 x99y23 SB_BIG plane 3
12  // 70 x99y23 SB_BIG plane 3
00  // 71 x99y23 SB_DRIVE plane 4,3
00  // 72 x99y23 SB_BIG plane 4
00  // 73 x99y23 SB_BIG plane 4
48  // 74 x99y23 SB_BIG plane 5
12  // 75 x99y23 SB_BIG plane 5
88  // 76 x99y23 SB_DRIVE plane 6,5
00  // 77 x99y23 SB_BIG plane 6
00  // 78 x99y23 SB_BIG plane 6
48  // 79 x99y23 SB_BIG plane 7
12  // 80 x99y23 SB_BIG plane 7
08  // 81 x99y23 SB_DRIVE plane 8,7
40  // 82 x99y23 SB_BIG plane 8
01  // 83 x99y23 SB_BIG plane 8
10  // 84 x99y23 SB_BIG plane 9
10  // 85 x99y23 SB_BIG plane 9
00  // 86 x99y23 SB_DRIVE plane 10,9
01  // 87 x99y23 SB_BIG plane 10
01  // 88 x99y23 SB_BIG plane 10
39  // 89 x99y23 SB_BIG plane 11
00  // 90 x99y23 SB_BIG plane 11
00  // 91 x99y23 SB_DRIVE plane 12,11
00  // 92 x99y23 SB_BIG plane 12
00  // 93 x99y23 SB_BIG plane 12
A8  // 94 x100y24 SB_SML plane 1
E2  // 95 x100y24 SB_SML plane 2,1
00  // 96 x100y24 SB_SML plane 2
49  // 97 x100y24 SB_SML plane 3
45  // 98 x100y24 SB_SML plane 4,3
20  // 99 x100y24 SB_SML plane 4
28  // 100 x100y24 SB_SML plane 5
01  // 101 x100y24 SB_SML plane 6,5
40  // 102 x100y24 SB_SML plane 6
49  // 103 x100y24 SB_SML plane 7
05  // 104 x100y24 SB_SML plane 8,7
40  // 105 x100y24 SB_SML plane 8
40  // 106 x100y24 SB_SML plane 9
E0  // 107 x100y24 SB_SML plane 10,9
00  // 108 x100y24 SB_SML plane 10
11  // 109 x100y24 SB_SML plane 11
F4 // -- CRC low byte
90 // -- CRC high byte


// Config Latches on x101y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5E0D     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
0C // y_sel: 23
78 // -- CRC low byte
AA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5E15
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
1F  //  0 x101y23 CPE[0]  _a75  C_///AND/D
FF  //  1 x101y23 CPE[1]  80'h00_C900_80_0000_0C08_FF1F modified with path inversions
08  //  2 x101y23 CPE[2]  80'h00_FA00_80_0000_0C08_FF8F from netlist
0C  //  3 x101y23 CPE[3]      00_3300_00_0000_0000_0090 difference
00  //  4 x101y23 CPE[4]
00  //  5 x101y23 CPE[5]
80  //  6 x101y23 CPE[6]
00  //  7 x101y23 CPE[7]
C9  //  8 x101y23 CPE[8]
00  //  9 x101y23 CPE[9]
00  // 10 x101y24 CPE[0]
00  // 11 x101y24 CPE[1]
00  // 12 x101y24 CPE[2]
00  // 13 x101y24 CPE[3]
00  // 14 x101y24 CPE[4]
00  // 15 x101y24 CPE[5]
00  // 16 x101y24 CPE[6]
00  // 17 x101y24 CPE[7]
00  // 18 x101y24 CPE[8]
00  // 19 x101y24 CPE[9]
FF  // 20 x102y23 CPE[0]  _a234  C_ORAND/D///    
7A  // 21 x102y23 CPE[1]  80'h00_CD00_00_0000_0388_7AFF modified with path inversions
88  // 22 x102y23 CPE[2]  80'h00_EE00_00_0000_0388_75FF from netlist
03  // 23 x102y23 CPE[3]      00_2300_00_0000_0000_0F00 difference
00  // 24 x102y23 CPE[4]
00  // 25 x102y23 CPE[5]
00  // 26 x102y23 CPE[6]
00  // 27 x102y23 CPE[7]
CD  // 28 x102y23 CPE[8]
00  // 29 x102y23 CPE[9]
55  // 30 x102y24 CPE[0]  _a178  C_ORAND////    
7F  // 31 x102y24 CPE[1]  80'h00_0018_00_0000_0888_7F55 modified with path inversions
88  // 32 x102y24 CPE[2]  80'h00_0018_00_0000_0888_EFAA from netlist
08  // 33 x102y24 CPE[3]      00_0000_00_0000_0000_90FF difference
00  // 34 x102y24 CPE[4]
00  // 35 x102y24 CPE[5]
00  // 36 x102y24 CPE[6]
18  // 37 x102y24 CPE[7]
86 // -- CRC low byte
AA // -- CRC high byte


// Config Latches on x103y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5E41     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
0C // y_sel: 23
70 // -- CRC low byte
E7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5E49
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
00  //  0 x103y23 CPE[0]
00  //  1 x103y23 CPE[1]
00  //  2 x103y23 CPE[2]
00  //  3 x103y23 CPE[3]
00  //  4 x103y23 CPE[4]
00  //  5 x103y23 CPE[5]
00  //  6 x103y23 CPE[6]
00  //  7 x103y23 CPE[7]
00  //  8 x103y23 CPE[8]
00  //  9 x103y23 CPE[9]
F1  // 10 x103y24 CPE[0]  net1 = net2: _a716  C_AND///AND/
F1  // 11 x103y24 CPE[1]  80'h00_0078_00_0000_0C88_F1F1 modified with path inversions
88  // 12 x103y24 CPE[2]  80'h00_0078_00_0000_0C88_F2F2 from netlist
0C  // 13 x103y24 CPE[3]      00_0000_00_0000_0000_0303 difference
00  // 14 x103y24 CPE[4]
00  // 15 x103y24 CPE[5]
00  // 16 x103y24 CPE[6]
78  // 17 x103y24 CPE[7]
00  // 18 x103y24 CPE[8]
00  // 19 x103y24 CPE[9]
44  // 20 x104y23 CPE[0]  _a107  C_///AND/D
FF  // 21 x104y23 CPE[1]  80'h00_C900_80_0000_0C08_FF44 modified with path inversions
08  // 22 x104y23 CPE[2]  80'h00_FA00_80_0000_0C08_FF42 from netlist
0C  // 23 x104y23 CPE[3]      00_3300_00_0000_0000_0006 difference
00  // 24 x104y23 CPE[4]
00  // 25 x104y23 CPE[5]
80  // 26 x104y23 CPE[6]
00  // 27 x104y23 CPE[7]
C9  // 28 x104y23 CPE[8]
00  // 29 x104y23 CPE[9]
FF  // 30 x104y24 CPE[0]  _a830  C_////Bridge
FF  // 31 x104y24 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 32 x104y24 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 33 x104y24 CPE[3]
00  // 34 x104y24 CPE[4]
00  // 35 x104y24 CPE[5]
00  // 36 x104y24 CPE[6]
A1  // 37 x104y24 CPE[7]
2F // -- CRC low byte
69 // -- CRC high byte


// Config Latches on x105y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5E75     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
0C // y_sel: 23
A8 // -- CRC low byte
FE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5E7D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
41  //  0 x105y23 CPE[0]  _a715  C_OR////    _a242  C_///AND/
70  //  1 x105y23 CPE[1]  80'h00_0078_00_0000_0CE8_7041 modified with path inversions
E8  //  2 x105y23 CPE[2]  80'h00_0078_00_0000_0CE8_B022 from netlist
0C  //  3 x105y23 CPE[3]      00_0000_00_0000_0000_C063 difference
00  //  4 x105y23 CPE[4]
00  //  5 x105y23 CPE[5]
00  //  6 x105y23 CPE[6]
78  //  7 x105y23 CPE[7]
00  //  8 x105y23 CPE[8]
00  //  9 x105y23 CPE[9]
52  // 10 x105y24 CPE[0]  _a714  C_AND////    
3C  // 11 x105y24 CPE[1]  80'h00_0018_00_0000_0888_3C52 modified with path inversions
88  // 12 x105y24 CPE[2]  80'h00_0018_00_0000_0888_3352 from netlist
08  // 13 x105y24 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  // 14 x105y24 CPE[4]
00  // 15 x105y24 CPE[5]
00  // 16 x105y24 CPE[6]
18  // 17 x105y24 CPE[7]
00  // 18 x105y24 CPE[8]
00  // 19 x105y24 CPE[9]
00  // 20 x106y23 CPE[0]
00  // 21 x106y23 CPE[1]
00  // 22 x106y23 CPE[2]
00  // 23 x106y23 CPE[3]
00  // 24 x106y23 CPE[4]
00  // 25 x106y23 CPE[5]
00  // 26 x106y23 CPE[6]
00  // 27 x106y23 CPE[7]
00  // 28 x106y23 CPE[8]
00  // 29 x106y23 CPE[9]
82  // 30 x106y24 CPE[0]  _a236  C_///AND/
FF  // 31 x106y24 CPE[1]  80'h00_0060_00_0000_0C08_FF82 modified with path inversions
08  // 32 x106y24 CPE[2]  80'h00_0060_00_0000_0C08_FF18 from netlist
0C  // 33 x106y24 CPE[3]      00_0000_00_0000_0000_009A difference
00  // 34 x106y24 CPE[4]
00  // 35 x106y24 CPE[5]
00  // 36 x106y24 CPE[6]
60  // 37 x106y24 CPE[7]
00  // 38 x106y24 CPE[8]
00  // 39 x106y24 CPE[9]
2D  // 40 x105y23 INMUX plane 2,1
12  // 41 x105y23 INMUX plane 4,3
11  // 42 x105y23 INMUX plane 6,5
24  // 43 x105y23 INMUX plane 8,7
00  // 44 x105y23 INMUX plane 10,9
02  // 45 x105y23 INMUX plane 12,11
02  // 46 x105y24 INMUX plane 2,1
29  // 47 x105y24 INMUX plane 4,3
20  // 48 x105y24 INMUX plane 6,5
38  // 49 x105y24 INMUX plane 8,7
00  // 50 x105y24 INMUX plane 10,9
00  // 51 x105y24 INMUX plane 12,11
08  // 52 x106y23 INMUX plane 2,1
0B  // 53 x106y23 INMUX plane 4,3
40  // 54 x106y23 INMUX plane 6,5
C0  // 55 x106y23 INMUX plane 8,7
00  // 56 x106y23 INMUX plane 10,9
C0  // 57 x106y23 INMUX plane 12,11
1D  // 58 x106y24 INMUX plane 2,1
3E  // 59 x106y24 INMUX plane 4,3
40  // 60 x106y24 INMUX plane 6,5
02  // 61 x106y24 INMUX plane 8,7
58  // 62 x106y24 INMUX plane 10,9
10  // 63 x106y24 INMUX plane 12,11
48  // 64 x106y24 SB_BIG plane 1
10  // 65 x106y24 SB_BIG plane 1
00  // 66 x106y24 SB_DRIVE plane 2,1
48  // 67 x106y24 SB_BIG plane 2
22  // 68 x106y24 SB_BIG plane 2
00  // 69 x106y24 SB_BIG plane 3
00  // 70 x106y24 SB_BIG plane 3
00  // 71 x106y24 SB_DRIVE plane 4,3
A6  // 72 x106y24 SB_BIG plane 4
18  // 73 x106y24 SB_BIG plane 4
D3  // 74 x106y24 SB_BIG plane 5
42  // 75 x106y24 SB_BIG plane 5
00  // 76 x106y24 SB_DRIVE plane 6,5
48  // 77 x106y24 SB_BIG plane 6
12  // 78 x106y24 SB_BIG plane 6
89  // 79 x106y24 SB_BIG plane 7
04  // 80 x106y24 SB_BIG plane 7
00  // 81 x106y24 SB_DRIVE plane 8,7
48  // 82 x106y24 SB_BIG plane 8
12  // 83 x106y24 SB_BIG plane 8
C3  // 84 x106y24 SB_BIG plane 9
42  // 85 x106y24 SB_BIG plane 9
00  // 86 x106y24 SB_DRIVE plane 10,9
00  // 87 x106y24 SB_BIG plane 10
00  // 88 x106y24 SB_BIG plane 10
00  // 89 x106y24 SB_BIG plane 11
00  // 90 x106y24 SB_BIG plane 11
80  // 91 x106y24 SB_DRIVE plane 12,11
01  // 92 x106y24 SB_BIG plane 12
06  // 93 x106y24 SB_BIG plane 12
A8  // 94 x105y23 SB_SML plane 1
12  // 95 x105y23 SB_SML plane 2,1
2A  // 96 x105y23 SB_SML plane 2
38  // 97 x105y23 SB_SML plane 3
84  // 98 x105y23 SB_SML plane 4,3
45  // 99 x105y23 SB_SML plane 4
A8  // 100 x105y23 SB_SML plane 5
82  // 101 x105y23 SB_SML plane 6,5
2A  // 102 x105y23 SB_SML plane 6
00  // 103 x105y23 SB_SML plane 7
14  // 104 x105y23 SB_SML plane 8,7
4D  // 105 x105y23 SB_SML plane 8
40  // 106 x105y23 SB_SML plane 9
20  // 107 x105y23 SB_SML plane 10,9
06  // 108 x105y23 SB_SML plane 10
53  // 109 x105y23 SB_SML plane 11
20  // 110 x105y23 SB_SML plane 12,11
04  // 111 x105y23 SB_SML plane 12
ED // -- CRC low byte
29 // -- CRC high byte


// Config Latches on x107y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5EF3     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
0C // y_sel: 23
C0 // -- CRC low byte
D4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5EFB
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FF  //  0 x107y23 CPE[0]  _a4  C_AND////    
42  //  1 x107y23 CPE[1]  80'h00_0018_00_0000_0C88_42FF modified with path inversions
88  //  2 x107y23 CPE[2]  80'h00_0018_00_0000_0C88_11FF from netlist
0C  //  3 x107y23 CPE[3]      00_0000_00_0000_0000_5300 difference
00  //  4 x107y23 CPE[4]
00  //  5 x107y23 CPE[5]
00  //  6 x107y23 CPE[6]
18  //  7 x107y23 CPE[7]
00  //  8 x107y23 CPE[8]
00  //  9 x107y23 CPE[9]
00  // 10 x107y24 CPE[0]
00  // 11 x107y24 CPE[1]
00  // 12 x107y24 CPE[2]
00  // 13 x107y24 CPE[3]
00  // 14 x107y24 CPE[4]
00  // 15 x107y24 CPE[5]
00  // 16 x107y24 CPE[6]
00  // 17 x107y24 CPE[7]
00  // 18 x107y24 CPE[8]
00  // 19 x107y24 CPE[9]
00  // 20 x108y23 CPE[0]  _a357  C_/C_0_1///    _a798  C_////Bridge
00  // 21 x108y23 CPE[1]  80'h00_CFA3_12_0800_0000_0000 modified with path inversions
00  // 22 x108y23 CPE[2]  80'h00_CFA3_12_0800_0000_0000 from netlist
00  // 23 x108y23 CPE[3]
00  // 24 x108y23 CPE[4]
08  // 25 x108y23 CPE[5]
12  // 26 x108y23 CPE[6]
A3  // 27 x108y23 CPE[7]
CF  // 28 x108y23 CPE[8]
00  // 29 x108y23 CPE[9]
0C  // 30 x108y24 CPE[0]  net1 = net2: _a348  C_ADDF2/D//ADDF2/
3C  // 31 x108y24 CPE[1]  80'h00_C560_00_0020_0C66_3C0C modified with path inversions
66  // 32 x108y24 CPE[2]  80'h00_EA60_00_0020_0C66_CC0C from netlist
0C  // 33 x108y24 CPE[3]      00_2F00_00_0000_0000_F000 difference
20  // 34 x108y24 CPE[4]
00  // 35 x108y24 CPE[5]
00  // 36 x108y24 CPE[6]
60  // 37 x108y24 CPE[7]
C5  // 38 x108y24 CPE[8]
E3 // -- CRC low byte
BF // -- CRC high byte


// Config Latches on x109y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5F28     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
0C // y_sel: 23
18 // -- CRC low byte
CD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5F30
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
B3  //  0 x109y23 CPE[0]  _a240  C_ORAND////    
3F  //  1 x109y23 CPE[1]  80'h00_0018_00_0000_0888_3FB3 modified with path inversions
88  //  2 x109y23 CPE[2]  80'h00_0018_00_0000_0888_CFE3 from netlist
08  //  3 x109y23 CPE[3]      00_0000_00_0000_0000_F050 difference
00  //  4 x109y23 CPE[4]
00  //  5 x109y23 CPE[5]
00  //  6 x109y23 CPE[6]
18  //  7 x109y23 CPE[7]
00  //  8 x109y23 CPE[8]
00  //  9 x109y23 CPE[9]
FF  // 10 x109y24 CPE[0]  _a848  C_////Bridge
FF  // 11 x109y24 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 12 x109y24 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 13 x109y24 CPE[3]
00  // 14 x109y24 CPE[4]
00  // 15 x109y24 CPE[5]
00  // 16 x109y24 CPE[6]
A0  // 17 x109y24 CPE[7]
00  // 18 x109y24 CPE[8]
00  // 19 x109y24 CPE[9]
00  // 20 x110y23 CPE[0]
00  // 21 x110y23 CPE[1]
00  // 22 x110y23 CPE[2]
00  // 23 x110y23 CPE[3]
00  // 24 x110y23 CPE[4]
00  // 25 x110y23 CPE[5]
00  // 26 x110y23 CPE[6]
00  // 27 x110y23 CPE[7]
00  // 28 x110y23 CPE[8]
00  // 29 x110y23 CPE[9]
F2  // 30 x110y24 CPE[0]  net1 = net2: _a39  C_AND/D//AND/D
F8  // 31 x110y24 CPE[1]  80'h00_C600_80_0000_0C88_F8F2 modified with path inversions
88  // 32 x110y24 CPE[2]  80'h00_EA00_80_0000_0C88_F8F8 from netlist
0C  // 33 x110y24 CPE[3]      00_2C00_00_0000_0000_000A difference
00  // 34 x110y24 CPE[4]
00  // 35 x110y24 CPE[5]
80  // 36 x110y24 CPE[6]
00  // 37 x110y24 CPE[7]
C6  // 38 x110y24 CPE[8]
A0 // -- CRC low byte
7A // -- CRC high byte


// Config Latches on x111y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5F5D     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
38 // x_sel: 111
0C // y_sel: 23
D0 // -- CRC low byte
4E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5F65
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
5F  //  0 x111y23 CPE[0]  _a460  C_///AND/D
FF  //  1 x111y23 CPE[1]  80'h00_C900_80_0000_0C08_FF5F modified with path inversions
08  //  2 x111y23 CPE[2]  80'h00_FA00_80_0000_0C08_FFAF from netlist
0C  //  3 x111y23 CPE[3]      00_3300_00_0000_0000_00F0 difference
00  //  4 x111y23 CPE[4]
00  //  5 x111y23 CPE[5]
80  //  6 x111y23 CPE[6]
00  //  7 x111y23 CPE[7]
C9  //  8 x111y23 CPE[8]
00  //  9 x111y23 CPE[9]
00  // 10 x111y24 CPE[0]
00  // 11 x111y24 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x111y24 CPE[2]
00  // 13 x111y24 CPE[3]
00  // 14 x111y24 CPE[4]
60  // 15 x111y24 CPE[5]
3F  // 16 x111y24 CPE[6]
00  // 17 x111y24 CPE[7]
00  // 18 x111y24 CPE[8]
00  // 19 x111y24 CPE[9]
FF  // 20 x112y23 CPE[0]  _a487  C_AND/D///    
AF  // 21 x112y23 CPE[1]  80'h00_C500_00_0000_0C88_AFFF modified with path inversions
88  // 22 x112y23 CPE[2]  80'h00_FA00_00_0000_0C88_AFFF from netlist
0C  // 23 x112y23 CPE[3]      00_3F00_00_0000_0000_0000 difference
00  // 24 x112y23 CPE[4]
00  // 25 x112y23 CPE[5]
00  // 26 x112y23 CPE[6]
00  // 27 x112y23 CPE[7]
C5  // 28 x112y23 CPE[8]
00  // 29 x112y23 CPE[9]
AF  // 30 x112y24 CPE[0]  _a476  C_///AND/D
FF  // 31 x112y24 CPE[1]  80'h00_C900_80_0000_0C08_FFAF modified with path inversions
08  // 32 x112y24 CPE[2]  80'h00_FA00_80_0000_0C08_FFAF from netlist
0C  // 33 x112y24 CPE[3]      00_3300_00_0000_0000_0000 difference
00  // 34 x112y24 CPE[4]
00  // 35 x112y24 CPE[5]
80  // 36 x112y24 CPE[6]
00  // 37 x112y24 CPE[7]
C9  // 38 x112y24 CPE[8]
8A // -- CRC low byte
B6 // -- CRC high byte


// Config Latches on x89y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5F92     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
0D // y_sel: 25
70 // -- CRC low byte
B4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5F9A
1D // Length: 29
F9 // -- CRC low byte
F3 // -- CRC high byte
00  //  0 x89y25 CPE[0]
00  //  1 x89y25 CPE[1]
00  //  2 x89y25 CPE[2]
00  //  3 x89y25 CPE[3]
00  //  4 x89y25 CPE[4]
00  //  5 x89y25 CPE[5]
00  //  6 x89y25 CPE[6]
00  //  7 x89y25 CPE[7]
00  //  8 x89y25 CPE[8]
00  //  9 x89y25 CPE[9]
F3  // 10 x89y26 CPE[0]  _a281  C_AND////    _a540  C_///AND/D
58  // 11 x89y26 CPE[1]  80'h00_C518_80_0000_0C88_58F3 modified with path inversions
88  // 12 x89y26 CPE[2]  80'h00_FA18_80_0000_0C88_A2FC from netlist
0C  // 13 x89y26 CPE[3]      00_3F00_00_0000_0000_FA0F difference
00  // 14 x89y26 CPE[4]
00  // 15 x89y26 CPE[5]
80  // 16 x89y26 CPE[6]
18  // 17 x89y26 CPE[7]
C5  // 18 x89y26 CPE[8]
00  // 19 x89y26 CPE[9]
FF  // 20 x90y25 CPE[0]  _a407  C_AND/D///    
CF  // 21 x90y25 CPE[1]  80'h00_CD00_00_0000_0C88_CFFF modified with path inversions
88  // 22 x90y25 CPE[2]  80'h00_EE00_00_0000_0C88_CFFF from netlist
0C  // 23 x90y25 CPE[3]      00_2300_00_0000_0000_0000 difference
00  // 24 x90y25 CPE[4]
00  // 25 x90y25 CPE[5]
00  // 26 x90y25 CPE[6]
00  // 27 x90y25 CPE[7]
CD  // 28 x90y25 CPE[8]
4A // -- CRC low byte
FC // -- CRC high byte


// Config Latches on x91y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5FBD     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
0D // y_sel: 25
18 // -- CRC low byte
9E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5FC5
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x91y25 CPE[0]
00  //  1 x91y25 CPE[1]
00  //  2 x91y25 CPE[2]
00  //  3 x91y25 CPE[3]
00  //  4 x91y25 CPE[4]
00  //  5 x91y25 CPE[5]
00  //  6 x91y25 CPE[6]
00  //  7 x91y25 CPE[7]
00  //  8 x91y25 CPE[8]
00  //  9 x91y25 CPE[9]
00  // 10 x91y26 CPE[0]
00  // 11 x91y26 CPE[1]
00  // 12 x91y26 CPE[2]
00  // 13 x91y26 CPE[3]
00  // 14 x91y26 CPE[4]
00  // 15 x91y26 CPE[5]
00  // 16 x91y26 CPE[6]
00  // 17 x91y26 CPE[7]
00  // 18 x91y26 CPE[8]
00  // 19 x91y26 CPE[9]
30  // 20 x92y25 CPE[0]  net1 = net2: _a318  C_ADDF2/D//ADDF2/
A0  // 21 x92y25 CPE[1]  80'h00_CE60_00_0020_0C66_A030 modified with path inversions
66  // 22 x92y25 CPE[2]  80'h00_EE60_00_0020_0C66_A0C0 from netlist
0C  // 23 x92y25 CPE[3]      00_2000_00_0000_0000_00F0 difference
20  // 24 x92y25 CPE[4]
00  // 25 x92y25 CPE[5]
00  // 26 x92y25 CPE[6]
60  // 27 x92y25 CPE[7]
CE  // 28 x92y25 CPE[8]
00  // 29 x92y25 CPE[9]
30  // 30 x92y26 CPE[0]  _a320  C_ADDF/D///    
00  // 31 x92y26 CPE[1]  80'h00_CE00_00_0010_0666_0030 modified with path inversions
66  // 32 x92y26 CPE[2]  80'h00_EE00_00_0010_0666_00C0 from netlist
06  // 33 x92y26 CPE[3]      00_2000_00_0000_0000_00F0 difference
10  // 34 x92y26 CPE[4]
00  // 35 x92y26 CPE[5]
00  // 36 x92y26 CPE[6]
00  // 37 x92y26 CPE[7]
CE  // 38 x92y26 CPE[8]
D9 // -- CRC low byte
DC // -- CRC high byte


// Config Latches on x93y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5FF2     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
0D // y_sel: 25
C0 // -- CRC low byte
87 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5FFA
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
00  //  0 x93y25 CPE[0]  _a98  C_MX2a/D///    
01  //  1 x93y25 CPE[1]  80'h00_C600_00_0040_0C03_0100 modified with path inversions
03  //  2 x93y25 CPE[2]  80'h00_EA00_00_0040_0C03_0200 from netlist
0C  //  3 x93y25 CPE[3]      00_2C00_00_0000_0000_0300 difference
40  //  4 x93y25 CPE[4]
00  //  5 x93y25 CPE[5]
00  //  6 x93y25 CPE[6]
00  //  7 x93y25 CPE[7]
C6  //  8 x93y25 CPE[8]
00  //  9 x93y25 CPE[9]
FF  // 10 x93y26 CPE[0]  _a548  C_AND/D///    _a847  C_////Bridge
F3  // 11 x93y26 CPE[1]  80'h00_C5A7_00_0000_0C88_F3FF modified with path inversions
88  // 12 x93y26 CPE[2]  80'h00_EAA7_00_0000_0C88_FCFF from netlist
0C  // 13 x93y26 CPE[3]      00_2F00_00_0000_0000_0F00 difference
00  // 14 x93y26 CPE[4]
00  // 15 x93y26 CPE[5]
00  // 16 x93y26 CPE[6]
A7  // 17 x93y26 CPE[7]
C5  // 18 x93y26 CPE[8]
00  // 19 x93y26 CPE[9]
00  // 20 x94y25 CPE[0]
00  // 21 x94y25 CPE[1]
00  // 22 x94y25 CPE[2]
00  // 23 x94y25 CPE[3]
00  // 24 x94y25 CPE[4]
00  // 25 x94y25 CPE[5]
00  // 26 x94y25 CPE[6]
00  // 27 x94y25 CPE[7]
00  // 28 x94y25 CPE[8]
00  // 29 x94y25 CPE[9]
8F  // 30 x94y26 CPE[0]  _a224  C_///AND/
FF  // 31 x94y26 CPE[1]  80'h00_0060_00_0000_0C08_FF8F modified with path inversions
08  // 32 x94y26 CPE[2]  80'h00_0060_00_0000_0C08_FF8F from netlist
0C  // 33 x94y26 CPE[3]
00  // 34 x94y26 CPE[4]
00  // 35 x94y26 CPE[5]
00  // 36 x94y26 CPE[6]
60  // 37 x94y26 CPE[7]
1F // -- CRC low byte
DD // -- CRC high byte


// Config Latches on x95y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6026     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
0D // y_sel: 25
99 // -- CRC low byte
91 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 602E
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
04  //  0 x95y25 CPE[0]  _a105  C_MX2b/D///    
00  //  1 x95y25 CPE[1]  80'h00_C500_00_0040_0A33_0004 modified with path inversions
33  //  2 x95y25 CPE[2]  80'h00_EA00_00_0040_0A30_0002 from netlist
0A  //  3 x95y25 CPE[3]      00_2F00_00_0000_0003_0006 difference
40  //  4 x95y25 CPE[4]
00  //  5 x95y25 CPE[5]
00  //  6 x95y25 CPE[6]
00  //  7 x95y25 CPE[7]
C5  //  8 x95y25 CPE[8]
00  //  9 x95y25 CPE[9]
A5  // 10 x95y26 CPE[0]  _a295  C_OR/D///    
CB  // 11 x95y26 CPE[1]  80'h00_C500_00_0000_0EEE_CBA5 modified with path inversions
EE  // 12 x95y26 CPE[2]  80'h00_EA00_00_0000_0EEE_CEA5 from netlist
0E  // 13 x95y26 CPE[3]      00_2F00_00_0000_0000_0500 difference
00  // 14 x95y26 CPE[4]
00  // 15 x95y26 CPE[5]
00  // 16 x95y26 CPE[6]
00  // 17 x95y26 CPE[7]
C5  // 18 x95y26 CPE[8]
00  // 19 x95y26 CPE[9]
FF  // 20 x96y25 CPE[0]  _a218  C_AND////    
AA  // 21 x96y25 CPE[1]  80'h00_0018_00_0000_0C88_AAFF modified with path inversions
88  // 22 x96y25 CPE[2]  80'h00_0018_00_0000_0C88_55FF from netlist
0C  // 23 x96y25 CPE[3]      00_0000_00_0000_0000_FF00 difference
00  // 24 x96y25 CPE[4]
00  // 25 x96y25 CPE[5]
00  // 26 x96y25 CPE[6]
18  // 27 x96y25 CPE[7]
00  // 28 x96y25 CPE[8]
00  // 29 x96y25 CPE[9]
5F  // 30 x96y26 CPE[0]  net1 = net2: _a550  C_AND/D//AND/D
FC  // 31 x96y26 CPE[1]  80'h00_C500_80_0000_0C88_FC5F modified with path inversions
88  // 32 x96y26 CPE[2]  80'h00_EA00_80_0000_0C88_FCAF from netlist
0C  // 33 x96y26 CPE[3]      00_2F00_00_0000_0000_00F0 difference
00  // 34 x96y26 CPE[4]
00  // 35 x96y26 CPE[5]
80  // 36 x96y26 CPE[6]
00  // 37 x96y26 CPE[7]
C5  // 38 x96y26 CPE[8]
B2 // -- CRC low byte
0E // -- CRC high byte


// Config Latches on x97y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 605B     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
0D // y_sel: 25
41 // -- CRC low byte
88 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6063
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x97y25 CPE[0]  _a138  C_MX4a////    
5A  //  1 x97y25 CPE[1]  80'h00_0018_00_0040_0C12_5A00 modified with path inversions
12  //  2 x97y25 CPE[2]  80'h00_0018_00_0040_0C12_5A00 from netlist
0C  //  3 x97y25 CPE[3]
40  //  4 x97y25 CPE[4]
00  //  5 x97y25 CPE[5]
00  //  6 x97y25 CPE[6]
18  //  7 x97y25 CPE[7]
00  //  8 x97y25 CPE[8]
00  //  9 x97y25 CPE[9]
00  // 10 x97y26 CPE[0]
00  // 11 x97y26 CPE[1]
00  // 12 x97y26 CPE[2]
00  // 13 x97y26 CPE[3]
00  // 14 x97y26 CPE[4]
00  // 15 x97y26 CPE[5]
00  // 16 x97y26 CPE[6]
00  // 17 x97y26 CPE[7]
00  // 18 x97y26 CPE[8]
00  // 19 x97y26 CPE[9]
00  // 20 x98y25 CPE[0]
00  // 21 x98y25 CPE[1]
00  // 22 x98y25 CPE[2]
00  // 23 x98y25 CPE[3]
00  // 24 x98y25 CPE[4]
00  // 25 x98y25 CPE[5]
00  // 26 x98y25 CPE[6]
00  // 27 x98y25 CPE[7]
00  // 28 x98y25 CPE[8]
00  // 29 x98y25 CPE[9]
C5  // 30 x98y26 CPE[0]  _a6  C_ORAND////    
FE  // 31 x98y26 CPE[1]  80'h00_0018_00_0000_0888_FEC5 modified with path inversions
88  // 32 x98y26 CPE[2]  80'h00_0018_00_0000_0888_FEC5 from netlist
08  // 33 x98y26 CPE[3]
00  // 34 x98y26 CPE[4]
00  // 35 x98y26 CPE[5]
00  // 36 x98y26 CPE[6]
18  // 37 x98y26 CPE[7]
00  // 38 x98y26 CPE[8]
00  // 39 x98y26 CPE[9]
10  // 40 x97y25 INMUX plane 2,1
20  // 41 x97y25 INMUX plane 4,3
04  // 42 x97y25 INMUX plane 6,5
02  // 43 x97y25 INMUX plane 8,7
08  // 44 x97y25 INMUX plane 10,9
11  // 45 x97y25 INMUX plane 12,11
12  // 46 x97y26 INMUX plane 2,1
00  // 47 x97y26 INMUX plane 4,3
0B  // 48 x97y26 INMUX plane 6,5
08  // 49 x97y26 INMUX plane 8,7
20  // 50 x97y26 INMUX plane 10,9
04  // 51 x97y26 INMUX plane 12,11
00  // 52 x98y25 INMUX plane 2,1
08  // 53 x98y25 INMUX plane 4,3
08  // 54 x98y25 INMUX plane 6,5
48  // 55 x98y25 INMUX plane 8,7
01  // 56 x98y25 INMUX plane 10,9
40  // 57 x98y25 INMUX plane 12,11
04  // 58 x98y26 INMUX plane 2,1
20  // 59 x98y26 INMUX plane 4,3
1D  // 60 x98y26 INMUX plane 6,5
40  // 61 x98y26 INMUX plane 8,7
10  // 62 x98y26 INMUX plane 10,9
44  // 63 x98y26 INMUX plane 12,11
9C  // 64 x97y25 SB_BIG plane 1
22  // 65 x97y25 SB_BIG plane 1
00  // 66 x97y25 SB_DRIVE plane 2,1
02  // 67 x97y25 SB_BIG plane 2
14  // 68 x97y25 SB_BIG plane 2
00  // 69 x97y25 SB_BIG plane 3
00  // 70 x97y25 SB_BIG plane 3
00  // 71 x97y25 SB_DRIVE plane 4,3
49  // 72 x97y25 SB_BIG plane 4
01  // 73 x97y25 SB_BIG plane 4
48  // 74 x97y25 SB_BIG plane 5
12  // 75 x97y25 SB_BIG plane 5
00  // 76 x97y25 SB_DRIVE plane 6,5
0C  // 77 x97y25 SB_BIG plane 6
00  // 78 x97y25 SB_BIG plane 6
00  // 79 x97y25 SB_BIG plane 7
00  // 80 x97y25 SB_BIG plane 7
00  // 81 x97y25 SB_DRIVE plane 8,7
08  // 82 x97y25 SB_BIG plane 8
13  // 83 x97y25 SB_BIG plane 8
09  // 84 x97y25 SB_BIG plane 9
01  // 85 x97y25 SB_BIG plane 9
00  // 86 x97y25 SB_DRIVE plane 10,9
42  // 87 x97y25 SB_BIG plane 10
04  // 88 x97y25 SB_BIG plane 10
00  // 89 x97y25 SB_BIG plane 11
00  // 90 x97y25 SB_BIG plane 11
00  // 91 x97y25 SB_DRIVE plane 12,11
00  // 92 x97y25 SB_BIG plane 12
00  // 93 x97y25 SB_BIG plane 12
53  // 94 x98y26 SB_SML plane 1
01  // 95 x98y26 SB_SML plane 2,1
18  // 96 x98y26 SB_SML plane 2
00  // 97 x98y26 SB_SML plane 3
80  // 98 x98y26 SB_SML plane 4,3
2A  // 99 x98y26 SB_SML plane 4
A8  // 100 x98y26 SB_SML plane 5
22  // 101 x98y26 SB_SML plane 6,5
11  // 102 x98y26 SB_SML plane 6
00  // 103 x98y26 SB_SML plane 7
10  // 104 x98y26 SB_SML plane 8,7
70  // 105 x98y26 SB_SML plane 8
00  // 106 x98y26 SB_SML plane 9
20  // 107 x98y26 SB_SML plane 10,9
31  // 108 x98y26 SB_SML plane 10
8A // -- CRC low byte
3C // -- CRC high byte


// Config Latches on x99y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 60D6     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
0D // y_sel: 25
29 // -- CRC low byte
A2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 60DE
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
8F  //  0 x99y25 CPE[0]  _a79  C_AND/D///    _a269  C_///AND/
1F  //  1 x99y25 CPE[1]  80'h00_C960_00_0000_0C88_1F8F modified with path inversions
88  //  2 x99y25 CPE[2]  80'h00_FA60_00_0000_0C88_8F4F from netlist
0C  //  3 x99y25 CPE[3]      00_3300_00_0000_0000_90C0 difference
00  //  4 x99y25 CPE[4]
00  //  5 x99y25 CPE[5]
00  //  6 x99y25 CPE[6]
60  //  7 x99y25 CPE[7]
C9  //  8 x99y25 CPE[8]
00  //  9 x99y25 CPE[9]
00  // 10 x99y26 CPE[0]  _a671  C_XOR////    
33  // 11 x99y26 CPE[1]  80'h00_0018_00_0000_0C66_3300 modified with path inversions
66  // 12 x99y26 CPE[2]  80'h00_0018_00_0000_0C66_3C00 from netlist
0C  // 13 x99y26 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  // 14 x99y26 CPE[4]
00  // 15 x99y26 CPE[5]
00  // 16 x99y26 CPE[6]
18  // 17 x99y26 CPE[7]
00  // 18 x99y26 CPE[8]
00  // 19 x99y26 CPE[9]
00  // 20 x100y25 CPE[0]  _a139  C_OR////    
5D  // 21 x100y25 CPE[1]  80'h00_0018_00_0000_0CEE_5D00 modified with path inversions
EE  // 22 x100y25 CPE[2]  80'h00_0018_00_0000_0CEE_5700 from netlist
0C  // 23 x100y25 CPE[3]      00_0000_00_0000_0000_0A00 difference
00  // 24 x100y25 CPE[4]
00  // 25 x100y25 CPE[5]
00  // 26 x100y25 CPE[6]
18  // 27 x100y25 CPE[7]
00  // 28 x100y25 CPE[8]
00  // 29 x100y25 CPE[9]
C3  // 30 x100y26 CPE[0]  _a598  C_AND/D///    _a5  C_///AND/
AF  // 31 x100y26 CPE[1]  80'h00_C660_00_0000_0C88_AFC3 modified with path inversions
88  // 32 x100y26 CPE[2]  80'h00_EA60_00_0000_0C88_AF33 from netlist
0C  // 33 x100y26 CPE[3]      00_2C00_00_0000_0000_00F0 difference
00  // 34 x100y26 CPE[4]
00  // 35 x100y26 CPE[5]
00  // 36 x100y26 CPE[6]
60  // 37 x100y26 CPE[7]
C6  // 38 x100y26 CPE[8]
FC // -- CRC low byte
E0 // -- CRC high byte


// Config Latches on x101y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 610B     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
0D // y_sel: 25
F1 // -- CRC low byte
BB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6113
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
51  //  0 x101y25 CPE[0]  _a231  C_///AND/
FF  //  1 x101y25 CPE[1]  80'h00_0060_00_0000_0C08_FF51 modified with path inversions
08  //  2 x101y25 CPE[2]  80'h00_0060_00_0000_0C08_FFA8 from netlist
0C  //  3 x101y25 CPE[3]      00_0000_00_0000_0000_00F9 difference
00  //  4 x101y25 CPE[4]
00  //  5 x101y25 CPE[5]
00  //  6 x101y25 CPE[6]
60  //  7 x101y25 CPE[7]
00  //  8 x101y25 CPE[8]
00  //  9 x101y25 CPE[9]
53  // 10 x101y26 CPE[0]  _a755  C_AND////    _a38  C_///AND/D
5C  // 11 x101y26 CPE[1]  80'h00_C518_80_0000_0C88_5C53 modified with path inversions
88  // 12 x101y26 CPE[2]  80'h00_EA18_80_0000_0C88_AC5C from netlist
0C  // 13 x101y26 CPE[3]      00_2F00_00_0000_0000_F00F difference
00  // 14 x101y26 CPE[4]
00  // 15 x101y26 CPE[5]
80  // 16 x101y26 CPE[6]
18  // 17 x101y26 CPE[7]
C5  // 18 x101y26 CPE[8]
00  // 19 x101y26 CPE[9]
FF  // 20 x102y25 CPE[0]  _a795  C_////Bridge
FF  // 21 x102y25 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 22 x102y25 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 23 x102y25 CPE[3]
00  // 24 x102y25 CPE[4]
00  // 25 x102y25 CPE[5]
00  // 26 x102y25 CPE[6]
A1  // 27 x102y25 CPE[7]
00  // 28 x102y25 CPE[8]
00  // 29 x102y25 CPE[9]
FF  // 30 x102y26 CPE[0]  _a155  C_AND////    
8F  // 31 x102y26 CPE[1]  80'h00_0018_00_0000_0C88_8FFF modified with path inversions
88  // 32 x102y26 CPE[2]  80'h00_0018_00_0000_0C88_8FFF from netlist
0C  // 33 x102y26 CPE[3]
00  // 34 x102y26 CPE[4]
00  // 35 x102y26 CPE[5]
00  // 36 x102y26 CPE[6]
18  // 37 x102y26 CPE[7]
90 // -- CRC low byte
B0 // -- CRC high byte


// Config Latches on x103y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 613F     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
0D // y_sel: 25
F9 // -- CRC low byte
F6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6147
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FF  //  0 x103y25 CPE[0]  _a797  C_////Bridge
FF  //  1 x103y25 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  //  2 x103y25 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  //  3 x103y25 CPE[3]
00  //  4 x103y25 CPE[4]
00  //  5 x103y25 CPE[5]
00  //  6 x103y25 CPE[6]
A3  //  7 x103y25 CPE[7]
00  //  8 x103y25 CPE[8]
00  //  9 x103y25 CPE[9]
A5  // 10 x103y26 CPE[0]  _a71  C_///AND/D
FF  // 11 x103y26 CPE[1]  80'h00_C900_80_0000_0C08_FFA5 modified with path inversions
08  // 12 x103y26 CPE[2]  80'h00_FA00_80_0000_0C08_FFAA from netlist
0C  // 13 x103y26 CPE[3]      00_3300_00_0000_0000_000F difference
00  // 14 x103y26 CPE[4]
00  // 15 x103y26 CPE[5]
80  // 16 x103y26 CPE[6]
00  // 17 x103y26 CPE[7]
C9  // 18 x103y26 CPE[8]
00  // 19 x103y26 CPE[9]
21  // 20 x104y25 CPE[0]  _a2  C_AND////    
22  // 21 x104y25 CPE[1]  80'h00_0018_00_0000_0888_2221 modified with path inversions
88  // 22 x104y25 CPE[2]  80'h00_0018_00_0000_0888_1111 from netlist
08  // 23 x104y25 CPE[3]      00_0000_00_0000_0000_3330 difference
00  // 24 x104y25 CPE[4]
00  // 25 x104y25 CPE[5]
00  // 26 x104y25 CPE[6]
18  // 27 x104y25 CPE[7]
00  // 28 x104y25 CPE[8]
00  // 29 x104y25 CPE[9]
5F  // 30 x104y26 CPE[0]  net1 = net2: _a444  C_AND/D//AND/D
AF  // 31 x104y26 CPE[1]  80'h00_CA00_80_0000_0C88_AF5F modified with path inversions
88  // 32 x104y26 CPE[2]  80'h00_FA00_80_0000_0C88_AFAF from netlist
0C  // 33 x104y26 CPE[3]      00_3000_00_0000_0000_00F0 difference
00  // 34 x104y26 CPE[4]
00  // 35 x104y26 CPE[5]
80  // 36 x104y26 CPE[6]
00  // 37 x104y26 CPE[7]
CA  // 38 x104y26 CPE[8]
E3 // -- CRC low byte
6B // -- CRC high byte


// Config Latches on x105y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6174     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
0D // y_sel: 25
21 // -- CRC low byte
EF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 617C
1D // Length: 29
F9 // -- CRC low byte
F3 // -- CRC high byte
5F  //  0 x105y25 CPE[0]  _a255  C_AND////    _a473  C_///AND/D
18  //  1 x105y25 CPE[1]  80'h00_C618_80_0000_0C88_185F modified with path inversions
88  //  2 x105y25 CPE[2]  80'h00_FA18_80_0000_0C88_12AF from netlist
0C  //  3 x105y25 CPE[3]      00_3C00_00_0000_0000_0AF0 difference
00  //  4 x105y25 CPE[4]
00  //  5 x105y25 CPE[5]
80  //  6 x105y25 CPE[6]
18  //  7 x105y25 CPE[7]
C6  //  8 x105y25 CPE[8]
00  //  9 x105y25 CPE[9]
FF  // 10 x105y26 CPE[0]  _a461  C_AND/D///    
FA  // 11 x105y26 CPE[1]  80'h00_C900_00_0000_0C88_FAFF modified with path inversions
88  // 12 x105y26 CPE[2]  80'h00_FA00_00_0000_0C88_FAFF from netlist
0C  // 13 x105y26 CPE[3]      00_3300_00_0000_0000_0000 difference
00  // 14 x105y26 CPE[4]
00  // 15 x105y26 CPE[5]
00  // 16 x105y26 CPE[6]
00  // 17 x105y26 CPE[7]
C9  // 18 x105y26 CPE[8]
00  // 19 x105y26 CPE[9]
5F  // 20 x106y25 CPE[0]  net1 = net2: _a376  C_AND/D//AND/D
5F  // 21 x106y25 CPE[1]  80'h00_C900_80_0000_0C88_5F5F modified with path inversions
88  // 22 x106y25 CPE[2]  80'h00_EA00_80_0000_0C88_AFAF from netlist
0C  // 23 x106y25 CPE[3]      00_2300_00_0000_0000_F0F0 difference
00  // 24 x106y25 CPE[4]
00  // 25 x106y25 CPE[5]
80  // 26 x106y25 CPE[6]
00  // 27 x106y25 CPE[7]
C9  // 28 x106y25 CPE[8]
FA // -- CRC low byte
41 // -- CRC high byte


// Config Latches on x107y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 619F     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
0D // y_sel: 25
49 // -- CRC low byte
C5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 61A7
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
AF  //  0 x107y25 CPE[0]  _a573  C_///AND/D
FF  //  1 x107y25 CPE[1]  80'h00_C500_80_0000_0C08_FFAF modified with path inversions
08  //  2 x107y25 CPE[2]  80'h00_EA00_80_0000_0C08_FFAF from netlist
0C  //  3 x107y25 CPE[3]      00_2F00_00_0000_0000_0000 difference
00  //  4 x107y25 CPE[4]
00  //  5 x107y25 CPE[5]
80  //  6 x107y25 CPE[6]
00  //  7 x107y25 CPE[7]
C5  //  8 x107y25 CPE[8]
00  //  9 x107y25 CPE[9]
FF  // 10 x107y26 CPE[0]  _a491  C_AND/D///    
FA  // 11 x107y26 CPE[1]  80'h00_CA00_00_0000_0C88_FAFF modified with path inversions
88  // 12 x107y26 CPE[2]  80'h00_FA00_00_0000_0C88_FAFF from netlist
0C  // 13 x107y26 CPE[3]      00_3000_00_0000_0000_0000 difference
00  // 14 x107y26 CPE[4]
00  // 15 x107y26 CPE[5]
00  // 16 x107y26 CPE[6]
00  // 17 x107y26 CPE[7]
CA  // 18 x107y26 CPE[8]
00  // 19 x107y26 CPE[9]
0A  // 20 x108y25 CPE[0]  net1 = net2: _a350  C_ADDF2/D//ADDF2/
A0  // 21 x108y25 CPE[1]  80'h00_C660_00_0020_0C66_A00A modified with path inversions
66  // 22 x108y25 CPE[2]  80'h00_EA60_00_0020_0C66_A00A from netlist
0C  // 23 x108y25 CPE[3]      00_2C00_00_0000_0000_0000 difference
20  // 24 x108y25 CPE[4]
00  // 25 x108y25 CPE[5]
00  // 26 x108y25 CPE[6]
60  // 27 x108y25 CPE[7]
C6  // 28 x108y25 CPE[8]
00  // 29 x108y25 CPE[9]
03  // 30 x108y26 CPE[0]  net1 = net2: _a352  C_ADDF2/D//ADDF2/
30  // 31 x108y26 CPE[1]  80'h00_CA60_00_0020_0C66_3003 modified with path inversions
66  // 32 x108y26 CPE[2]  80'h00_EA60_00_0020_0C66_C00C from netlist
0C  // 33 x108y26 CPE[3]      00_2000_00_0000_0000_F00F difference
20  // 34 x108y26 CPE[4]
00  // 35 x108y26 CPE[5]
00  // 36 x108y26 CPE[6]
60  // 37 x108y26 CPE[7]
CA  // 38 x108y26 CPE[8]
A9 // -- CRC low byte
CA // -- CRC high byte


// Config Latches on x111y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 61D4     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
38 // x_sel: 111
0D // y_sel: 25
59 // -- CRC low byte
5F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 61DC
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x111y25 CPE[0]
00  //  1 x111y25 CPE[1]
00  //  2 x111y25 CPE[2]
00  //  3 x111y25 CPE[3]
00  //  4 x111y25 CPE[4]
00  //  5 x111y25 CPE[5]
00  //  6 x111y25 CPE[6]
00  //  7 x111y25 CPE[7]
00  //  8 x111y25 CPE[8]
00  //  9 x111y25 CPE[9]
00  // 10 x111y26 CPE[0]
00  // 11 x111y26 CPE[1]
00  // 12 x111y26 CPE[2]
00  // 13 x111y26 CPE[3]
00  // 14 x111y26 CPE[4]
00  // 15 x111y26 CPE[5]
00  // 16 x111y26 CPE[6]
00  // 17 x111y26 CPE[7]
00  // 18 x111y26 CPE[8]
00  // 19 x111y26 CPE[9]
00  // 20 x112y25 CPE[0]
00  // 21 x112y25 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 22 x112y25 CPE[2]
00  // 23 x112y25 CPE[3]
00  // 24 x112y25 CPE[4]
60  // 25 x112y25 CPE[5]
3F  // 26 x112y25 CPE[6]
00  // 27 x112y25 CPE[7]
00  // 28 x112y25 CPE[8]
00  // 29 x112y25 CPE[9]
00  // 30 x112y26 CPE[0]
00  // 31 x112y26 CPE[1]
00  // 32 x112y26 CPE[2]
00  // 33 x112y26 CPE[3]
00  // 34 x112y26 CPE[4]
00  // 35 x112y26 CPE[5]
00  // 36 x112y26 CPE[6]
00  // 37 x112y26 CPE[7]
00  // 38 x112y26 CPE[8]
00  // 39 x112y26 CPE[9]
01  // 40 x111y25 INMUX plane 2,1
00  // 41 x111y25 INMUX plane 4,3
00  // 42 x111y25 INMUX plane 6,5
08  // 43 x111y25 INMUX plane 8,7
00  // 44 x111y25 INMUX plane 10,9
00  // 45 x111y25 INMUX plane 12,11
08  // 46 x111y26 INMUX plane 2,1
00  // 47 x111y26 INMUX plane 4,3
00  // 48 x111y26 INMUX plane 6,5
00  // 49 x111y26 INMUX plane 8,7
00  // 50 x111y26 INMUX plane 10,9
08  // 51 x111y26 INMUX plane 12,11
00  // 52 x112y25 INMUX plane 2,1
00  // 53 x112y25 INMUX plane 4,3
00  // 54 x112y25 INMUX plane 6,5
00  // 55 x112y25 INMUX plane 8,7
00  // 56 x112y25 INMUX plane 10,9
00  // 57 x112y25 INMUX plane 12,11
08  // 58 x112y26 INMUX plane 2,1
00  // 59 x112y26 INMUX plane 4,3
00  // 60 x112y26 INMUX plane 6,5
00  // 61 x112y26 INMUX plane 8,7
00  // 62 x112y26 INMUX plane 10,9
08  // 63 x112y26 INMUX plane 12,11
00  // 64 x112y26 SB_BIG plane 1
00  // 65 x112y26 SB_BIG plane 1
00  // 66 x112y26 SB_DRIVE plane 2,1
00  // 67 x112y26 SB_BIG plane 2
00  // 68 x112y26 SB_BIG plane 2
00  // 69 x112y26 SB_BIG plane 3
00  // 70 x112y26 SB_BIG plane 3
00  // 71 x112y26 SB_DRIVE plane 4,3
00  // 72 x112y26 SB_BIG plane 4
00  // 73 x112y26 SB_BIG plane 4
00  // 74 x112y26 SB_BIG plane 5
00  // 75 x112y26 SB_BIG plane 5
00  // 76 x112y26 SB_DRIVE plane 6,5
00  // 77 x112y26 SB_BIG plane 6
00  // 78 x112y26 SB_BIG plane 6
00  // 79 x112y26 SB_BIG plane 7
00  // 80 x112y26 SB_BIG plane 7
00  // 81 x112y26 SB_DRIVE plane 8,7
00  // 82 x112y26 SB_BIG plane 8
00  // 83 x112y26 SB_BIG plane 8
00  // 84 x112y26 SB_BIG plane 9
00  // 85 x112y26 SB_BIG plane 9
00  // 86 x112y26 SB_DRIVE plane 10,9
00  // 87 x112y26 SB_BIG plane 10
00  // 88 x112y26 SB_BIG plane 10
00  // 89 x112y26 SB_BIG plane 11
00  // 90 x112y26 SB_BIG plane 11
00  // 91 x112y26 SB_DRIVE plane 12,11
00  // 92 x112y26 SB_BIG plane 12
00  // 93 x112y26 SB_BIG plane 12
00  // 94 x111y25 SB_SML plane 1
00  // 95 x111y25 SB_SML plane 2,1
40  // 96 x111y25 SB_SML plane 2
00  // 97 x111y25 SB_SML plane 3
00  // 98 x111y25 SB_SML plane 4,3
00  // 99 x111y25 SB_SML plane 4
00  // 100 x111y25 SB_SML plane 5
00  // 101 x111y25 SB_SML plane 6,5
00  // 102 x111y25 SB_SML plane 6
00  // 103 x111y25 SB_SML plane 7
60  // 104 x111y25 SB_SML plane 8,7
20  // 105 x111y25 SB_SML plane 8
14 // -- CRC low byte
71 // -- CRC high byte


// Config Latches on x89y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 624C     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
0E // y_sel: 27
EB // -- CRC low byte
86 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6254
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
0E  //  0 x89y27 CPE[0]  _a656  C_///OR/
FF  //  1 x89y27 CPE[1]  80'h00_0060_00_0000_0C0E_FF0E modified with path inversions
0E  //  2 x89y27 CPE[2]  80'h00_0060_00_0000_0C0E_FF07 from netlist
0C  //  3 x89y27 CPE[3]      00_0000_00_0000_0000_0009 difference
00  //  4 x89y27 CPE[4]
00  //  5 x89y27 CPE[5]
00  //  6 x89y27 CPE[6]
60  //  7 x89y27 CPE[7]
00  //  8 x89y27 CPE[8]
00  //  9 x89y27 CPE[9]
00  // 10 x89y28 CPE[0]
00  // 11 x89y28 CPE[1]
00  // 12 x89y28 CPE[2]
00  // 13 x89y28 CPE[3]
00  // 14 x89y28 CPE[4]
00  // 15 x89y28 CPE[5]
00  // 16 x89y28 CPE[6]
00  // 17 x89y28 CPE[7]
00  // 18 x89y28 CPE[8]
00  // 19 x89y28 CPE[9]
FF  // 20 x90y27 CPE[0]  _a493  C_AND/D///    
F3  // 21 x90y27 CPE[1]  80'h00_C600_00_0000_0C88_F3FF modified with path inversions
88  // 22 x90y27 CPE[2]  80'h00_FA00_00_0000_0C88_FCFF from netlist
0C  // 23 x90y27 CPE[3]      00_3C00_00_0000_0000_0F00 difference
00  // 24 x90y27 CPE[4]
00  // 25 x90y27 CPE[5]
00  // 26 x90y27 CPE[6]
00  // 27 x90y27 CPE[7]
C6  // 28 x90y27 CPE[8]
00  // 29 x90y27 CPE[9]
FF  // 30 x90y28 CPE[0]  _a366  C_AND/D///    
FC  // 31 x90y28 CPE[1]  80'h00_CA00_00_0000_0C88_FCFF modified with path inversions
88  // 32 x90y28 CPE[2]  80'h00_FA00_00_0000_0C88_FCFF from netlist
0C  // 33 x90y28 CPE[3]      00_3000_00_0000_0000_0000 difference
00  // 34 x90y28 CPE[4]
00  // 35 x90y28 CPE[5]
00  // 36 x90y28 CPE[6]
00  // 37 x90y28 CPE[7]
CA  // 38 x90y28 CPE[8]
C8 // -- CRC low byte
DF // -- CRC high byte


// Config Latches on x91y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6281     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
0E // y_sel: 27
83 // -- CRC low byte
AC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6289
1C // Length: 28
70 // -- CRC low byte
E2 // -- CRC high byte
F3  //  0 x91y27 CPE[0]  _a220  C_AND////    _a556  C_///AND/D
24  //  1 x91y27 CPE[1]  80'h00_C618_80_0000_0C88_24F3 modified with path inversions
88  //  2 x91y27 CPE[2]  80'h00_FA18_80_0000_0C88_84FC from netlist
0C  //  3 x91y27 CPE[3]      00_3C00_00_0000_0000_A00F difference
00  //  4 x91y27 CPE[4]
00  //  5 x91y27 CPE[5]
80  //  6 x91y27 CPE[6]
18  //  7 x91y27 CPE[7]
C6  //  8 x91y27 CPE[8]
00  //  9 x91y27 CPE[9]
F3  // 10 x91y28 CPE[0]  _a492  C_///AND/D
FF  // 11 x91y28 CPE[1]  80'h00_CA00_80_0000_0C08_FFF3 modified with path inversions
08  // 12 x91y28 CPE[2]  80'h00_FA00_80_0000_0C08_FFFC from netlist
0C  // 13 x91y28 CPE[3]      00_3000_00_0000_0000_000F difference
00  // 14 x91y28 CPE[4]
00  // 15 x91y28 CPE[5]
80  // 16 x91y28 CPE[6]
00  // 17 x91y28 CPE[7]
CA  // 18 x91y28 CPE[8]
00  // 19 x91y28 CPE[9]
A8  // 20 x92y27 CPE[0]  _a8  C_AND////    
F8  // 21 x92y27 CPE[1]  80'h00_0018_00_0000_0888_F8A8 modified with path inversions
88  // 22 x92y27 CPE[2]  80'h00_0018_00_0000_0888_F151 from netlist
08  // 23 x92y27 CPE[3]      00_0000_00_0000_0000_09F9 difference
00  // 24 x92y27 CPE[4]
00  // 25 x92y27 CPE[5]
00  // 26 x92y27 CPE[6]
18  // 27 x92y27 CPE[7]
C8 // -- CRC low byte
D6 // -- CRC high byte


// Config Latches on x93y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 62AB     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
0E // y_sel: 27
5B // -- CRC low byte
B5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 62B3
13 // Length: 19
87 // -- CRC low byte
1A // -- CRC high byte
55  //  0 x93y27 CPE[0]  _a77  C_///AND/D
FF  //  1 x93y27 CPE[1]  80'h00_C500_80_0000_0C08_FF55 modified with path inversions
08  //  2 x93y27 CPE[2]  80'h00_FA00_80_0000_0C08_FFAA from netlist
0C  //  3 x93y27 CPE[3]      00_3F00_00_0000_0000_00FF difference
00  //  4 x93y27 CPE[4]
00  //  5 x93y27 CPE[5]
80  //  6 x93y27 CPE[6]
00  //  7 x93y27 CPE[7]
C5  //  8 x93y27 CPE[8]
00  //  9 x93y27 CPE[9]
FF  // 10 x93y28 CPE[0]  _a74  C_AND/D///    
C3  // 11 x93y28 CPE[1]  80'h00_C600_00_0000_0C88_C3FF modified with path inversions
88  // 12 x93y28 CPE[2]  80'h00_FA00_00_0000_0C88_CCFF from netlist
0C  // 13 x93y28 CPE[3]      00_3C00_00_0000_0000_0F00 difference
00  // 14 x93y28 CPE[4]
00  // 15 x93y28 CPE[5]
00  // 16 x93y28 CPE[6]
00  // 17 x93y28 CPE[7]
C6  // 18 x93y28 CPE[8]
53 // -- CRC low byte
4E // -- CRC high byte


// Config Latches on x95y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 62CC     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
0E // y_sel: 27
02 // -- CRC low byte
A3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 62D4
1D // Length: 29
F9 // -- CRC low byte
F3 // -- CRC high byte
FF  //  0 x95y27 CPE[0]  _a591  C_AND/D///    
FC  //  1 x95y27 CPE[1]  80'h00_C600_00_0000_0C88_FCFF modified with path inversions
88  //  2 x95y27 CPE[2]  80'h00_EA00_00_0000_0C88_FCFF from netlist
0C  //  3 x95y27 CPE[3]      00_2C00_00_0000_0000_0000 difference
00  //  4 x95y27 CPE[4]
00  //  5 x95y27 CPE[5]
00  //  6 x95y27 CPE[6]
00  //  7 x95y27 CPE[7]
C6  //  8 x95y27 CPE[8]
00  //  9 x95y27 CPE[9]
F5  // 10 x95y28 CPE[0]  net1 = net2: _a546  C_AND/D//AND/D
F3  // 11 x95y28 CPE[1]  80'h00_C600_80_0000_0C88_F3F5 modified with path inversions
88  // 12 x95y28 CPE[2]  80'h00_EA00_80_0000_0C88_FCFA from netlist
0C  // 13 x95y28 CPE[3]      00_2C00_00_0000_0000_0F0F difference
00  // 14 x95y28 CPE[4]
00  // 15 x95y28 CPE[5]
80  // 16 x95y28 CPE[6]
00  // 17 x95y28 CPE[7]
C6  // 18 x95y28 CPE[8]
00  // 19 x95y28 CPE[9]
FA  // 20 x96y27 CPE[0]  _a547  C_///AND/D
FF  // 21 x96y27 CPE[1]  80'h00_C500_80_0000_0C08_FFFA modified with path inversions
08  // 22 x96y27 CPE[2]  80'h00_EA00_80_0000_0C08_FFFA from netlist
0C  // 23 x96y27 CPE[3]      00_2F00_00_0000_0000_0000 difference
00  // 24 x96y27 CPE[4]
00  // 25 x96y27 CPE[5]
80  // 26 x96y27 CPE[6]
00  // 27 x96y27 CPE[7]
C5  // 28 x96y27 CPE[8]
B3 // -- CRC low byte
A0 // -- CRC high byte


// Config Latches on x97y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 62F7     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
0E // y_sel: 27
DA // -- CRC low byte
BA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 62FF
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x97y27 CPE[0]  _a104  C_MX2a/D///    
F2  //  1 x97y27 CPE[1]  80'h00_C900_00_0040_0C4C_F200 modified with path inversions
4C  //  2 x97y27 CPE[2]  80'h00_EA00_00_0040_0C0C_F200 from netlist
0C  //  3 x97y27 CPE[3]      00_2300_00_0000_0040_0000 difference
40  //  4 x97y27 CPE[4]
00  //  5 x97y27 CPE[5]
00  //  6 x97y27 CPE[6]
00  //  7 x97y27 CPE[7]
C9  //  8 x97y27 CPE[8]
00  //  9 x97y27 CPE[9]
54  // 10 x97y28 CPE[0]  _a93  C_AND/D///    
CA  // 11 x97y28 CPE[1]  80'h00_CA00_00_0000_0888_CA54 modified with path inversions
88  // 12 x97y28 CPE[2]  80'h00_F600_00_0000_0888_CAA1 from netlist
08  // 13 x97y28 CPE[3]      00_3C00_00_0000_0000_00F5 difference
00  // 14 x97y28 CPE[4]
00  // 15 x97y28 CPE[5]
00  // 16 x97y28 CPE[6]
00  // 17 x97y28 CPE[7]
CA  // 18 x97y28 CPE[8]
00  // 19 x97y28 CPE[9]
00  // 20 x98y27 CPE[0]  _a101  C_MX2a/D///    
02  // 21 x98y27 CPE[1]  80'h00_C900_00_0040_0C23_0200 modified with path inversions
23  // 22 x98y27 CPE[2]  80'h00_EA00_00_0040_0C03_0200 from netlist
0C  // 23 x98y27 CPE[3]      00_2300_00_0000_0020_0000 difference
40  // 24 x98y27 CPE[4]
00  // 25 x98y27 CPE[5]
00  // 26 x98y27 CPE[6]
00  // 27 x98y27 CPE[7]
C9  // 28 x98y27 CPE[8]
00  // 29 x98y27 CPE[9]
FF  // 30 x98y28 CPE[0]  _a587  C_AND/D///    
CF  // 31 x98y28 CPE[1]  80'h00_C600_00_0000_0C88_CFFF modified with path inversions
88  // 32 x98y28 CPE[2]  80'h00_E600_00_0000_0C88_CFFF from netlist
0C  // 33 x98y28 CPE[3]      00_2000_00_0000_0000_0000 difference
00  // 34 x98y28 CPE[4]
00  // 35 x98y28 CPE[5]
00  // 36 x98y28 CPE[6]
00  // 37 x98y28 CPE[7]
C6  // 38 x98y28 CPE[8]
51 // -- CRC low byte
EC // -- CRC high byte


// Config Latches on x99y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 632C     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
0E // y_sel: 27
B2 // -- CRC low byte
90 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6334
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FF  //  0 x99y27 CPE[0]  _a584  C_AND/D///    
3F  //  1 x99y27 CPE[1]  80'h00_C500_00_0000_0C88_3FFF modified with path inversions
88  //  2 x99y27 CPE[2]  80'h00_E600_00_0000_0C88_CFFF from netlist
0C  //  3 x99y27 CPE[3]      00_2300_00_0000_0000_F000 difference
00  //  4 x99y27 CPE[4]
00  //  5 x99y27 CPE[5]
00  //  6 x99y27 CPE[6]
00  //  7 x99y27 CPE[7]
C5  //  8 x99y27 CPE[8]
00  //  9 x99y27 CPE[9]
00  // 10 x99y28 CPE[0]
00  // 11 x99y28 CPE[1]
00  // 12 x99y28 CPE[2]
00  // 13 x99y28 CPE[3]
00  // 14 x99y28 CPE[4]
00  // 15 x99y28 CPE[5]
00  // 16 x99y28 CPE[6]
00  // 17 x99y28 CPE[7]
00  // 18 x99y28 CPE[8]
00  // 19 x99y28 CPE[9]
00  // 20 x100y27 CPE[0]
00  // 21 x100y27 CPE[1]
00  // 22 x100y27 CPE[2]
00  // 23 x100y27 CPE[3]
00  // 24 x100y27 CPE[4]
00  // 25 x100y27 CPE[5]
00  // 26 x100y27 CPE[6]
00  // 27 x100y27 CPE[7]
00  // 28 x100y27 CPE[8]
00  // 29 x100y27 CPE[9]
FF  // 30 x100y28 CPE[0]  _a68  C_AND/D///    
8F  // 31 x100y28 CPE[1]  80'h00_C900_00_0000_0C88_8FFF modified with path inversions
88  // 32 x100y28 CPE[2]  80'h00_FA00_00_0000_0C88_8FFF from netlist
0C  // 33 x100y28 CPE[3]      00_3300_00_0000_0000_0000 difference
00  // 34 x100y28 CPE[4]
00  // 35 x100y28 CPE[5]
00  // 36 x100y28 CPE[6]
00  // 37 x100y28 CPE[7]
C9  // 38 x100y28 CPE[8]
BA // -- CRC low byte
8E // -- CRC high byte


// Config Latches on x101y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6361     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
0E // y_sel: 27
6A // -- CRC low byte
89 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6369
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
F1  //  0 x101y27 CPE[0]  _a458  C_AND/D///    _a650  C_///AND/
FA  //  1 x101y27 CPE[1]  80'h00_C960_00_0000_0C88_FAF1 modified with path inversions
88  //  2 x101y27 CPE[2]  80'h00_FA60_00_0000_0C88_FAF8 from netlist
0C  //  3 x101y27 CPE[3]      00_3300_00_0000_0000_0009 difference
00  //  4 x101y27 CPE[4]
00  //  5 x101y27 CPE[5]
00  //  6 x101y27 CPE[6]
60  //  7 x101y27 CPE[7]
C9  //  8 x101y27 CPE[8]
00  //  9 x101y27 CPE[9]
FF  // 10 x101y28 CPE[0]  _a788  C_////Bridge
FF  // 11 x101y28 CPE[1]  80'h00_00A7_00_0000_0C00_FFFF modified with path inversions
00  // 12 x101y28 CPE[2]  80'h00_00A7_00_0000_0C00_FFFF from netlist
0C  // 13 x101y28 CPE[3]
00  // 14 x101y28 CPE[4]
00  // 15 x101y28 CPE[5]
00  // 16 x101y28 CPE[6]
A7  // 17 x101y28 CPE[7]
00  // 18 x101y28 CPE[8]
00  // 19 x101y28 CPE[9]
8F  // 20 x102y27 CPE[0]  _a76  C_///AND/D
FF  // 21 x102y27 CPE[1]  80'h00_CA00_80_0000_0C08_FF8F modified with path inversions
08  // 22 x102y27 CPE[2]  80'h00_FA00_80_0000_0C08_FF8F from netlist
0C  // 23 x102y27 CPE[3]      00_3000_00_0000_0000_0000 difference
00  // 24 x102y27 CPE[4]
00  // 25 x102y27 CPE[5]
80  // 26 x102y27 CPE[6]
00  // 27 x102y27 CPE[7]
CA  // 28 x102y27 CPE[8]
00  // 29 x102y27 CPE[9]
AF  // 30 x102y28 CPE[0]  _a203  C_AND////    _a452  C_///AND/D
A3  // 31 x102y28 CPE[1]  80'h00_C518_80_0000_0C88_A3AF modified with path inversions
88  // 32 x102y28 CPE[2]  80'h00_FA18_80_0000_0C88_ACAF from netlist
0C  // 33 x102y28 CPE[3]      00_3F00_00_0000_0000_0F00 difference
00  // 34 x102y28 CPE[4]
00  // 35 x102y28 CPE[5]
80  // 36 x102y28 CPE[6]
18  // 37 x102y28 CPE[7]
C5  // 38 x102y28 CPE[8]
21 // -- CRC low byte
AC // -- CRC high byte


// Config Latches on x103y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6396     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
0E // y_sel: 27
62 // -- CRC low byte
C4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 639E
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
1C  //  0 x103y27 CPE[0]  _a619  C_AND////    
48  //  1 x103y27 CPE[1]  80'h00_0018_00_0000_0888_481C modified with path inversions
88  //  2 x103y27 CPE[2]  80'h00_0018_00_0000_0888_1223 from netlist
08  //  3 x103y27 CPE[3]      00_0000_00_0000_0000_5A3F difference
00  //  4 x103y27 CPE[4]
00  //  5 x103y27 CPE[5]
00  //  6 x103y27 CPE[6]
18  //  7 x103y27 CPE[7]
00  //  8 x103y27 CPE[8]
00  //  9 x103y27 CPE[9]
FF  // 10 x103y28 CPE[0]  _a342  C_/C_0_1///    
FF  // 11 x103y28 CPE[1]  80'h00_CF00_12_0800_0C00_FFFF modified with path inversions
00  // 12 x103y28 CPE[2]  80'h00_CF00_12_0800_0C00_FFFF from netlist
0C  // 13 x103y28 CPE[3]
00  // 14 x103y28 CPE[4]
08  // 15 x103y28 CPE[5]
12  // 16 x103y28 CPE[6]
00  // 17 x103y28 CPE[7]
CF  // 18 x103y28 CPE[8]
00  // 19 x103y28 CPE[9]
FA  // 20 x104y27 CPE[0]  _a474  C_///AND/D
FF  // 21 x104y27 CPE[1]  80'h00_C500_80_0000_0C08_FFFA modified with path inversions
08  // 22 x104y27 CPE[2]  80'h00_FA00_80_0000_0C08_FFFA from netlist
0C  // 23 x104y27 CPE[3]      00_3F00_00_0000_0000_0000 difference
00  // 24 x104y27 CPE[4]
00  // 25 x104y27 CPE[5]
80  // 26 x104y27 CPE[6]
00  // 27 x104y27 CPE[7]
C5  // 28 x104y27 CPE[8]
00  // 29 x104y27 CPE[9]
FF  // 30 x104y28 CPE[0]  _a457  C_AND/D///    
AF  // 31 x104y28 CPE[1]  80'h00_C500_00_0000_0C88_AFFF modified with path inversions
88  // 32 x104y28 CPE[2]  80'h00_FA00_00_0000_0C88_AFFF from netlist
0C  // 33 x104y28 CPE[3]      00_3F00_00_0000_0000_0000 difference
00  // 34 x104y28 CPE[4]
00  // 35 x104y28 CPE[5]
00  // 36 x104y28 CPE[6]
00  // 37 x104y28 CPE[7]
C5  // 38 x104y28 CPE[8]
24 // -- CRC low byte
E5 // -- CRC high byte


// Config Latches on x105y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 63CB     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
0E // y_sel: 27
BA // -- CRC low byte
DD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 63D3
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
5F  //  0 x105y27 CPE[0]  net1 = net2: _a538  C_AND/D//AND/D
5F  //  1 x105y27 CPE[1]  80'h00_C500_80_0000_0C88_5F5F modified with path inversions
88  //  2 x105y27 CPE[2]  80'h00_EA00_80_0000_0C88_AFAF from netlist
0C  //  3 x105y27 CPE[3]      00_2F00_00_0000_0000_F0F0 difference
00  //  4 x105y27 CPE[4]
00  //  5 x105y27 CPE[5]
80  //  6 x105y27 CPE[6]
00  //  7 x105y27 CPE[7]
C5  //  8 x105y27 CPE[8]
00  //  9 x105y27 CPE[9]
FF  // 10 x105y28 CPE[0]  _a449  C_AND/D///    
AF  // 11 x105y28 CPE[1]  80'h00_CA00_00_0000_0C88_AFFF modified with path inversions
88  // 12 x105y28 CPE[2]  80'h00_FA00_00_0000_0C88_AFFF from netlist
0C  // 13 x105y28 CPE[3]      00_3000_00_0000_0000_0000 difference
00  // 14 x105y28 CPE[4]
00  // 15 x105y28 CPE[5]
00  // 16 x105y28 CPE[6]
00  // 17 x105y28 CPE[7]
CA  // 18 x105y28 CPE[8]
00  // 19 x105y28 CPE[9]
FA  // 20 x106y27 CPE[0]  net1 = net2: _a374  C_AND/D//AND/D
CF  // 21 x106y27 CPE[1]  80'h00_C600_80_0000_0C88_CFFA modified with path inversions
88  // 22 x106y27 CPE[2]  80'h00_EA00_80_0000_0C88_CFFA from netlist
0C  // 23 x106y27 CPE[3]      00_2C00_00_0000_0000_0000 difference
00  // 24 x106y27 CPE[4]
00  // 25 x106y27 CPE[5]
80  // 26 x106y27 CPE[6]
00  // 27 x106y27 CPE[7]
C6  // 28 x106y27 CPE[8]
00  // 29 x106y27 CPE[9]
FA  // 30 x106y28 CPE[0]  _a488  C_///AND/D
FF  // 31 x106y28 CPE[1]  80'h00_CA00_80_0000_0C08_FFFA modified with path inversions
08  // 32 x106y28 CPE[2]  80'h00_FA00_80_0000_0C08_FFFA from netlist
0C  // 33 x106y28 CPE[3]      00_3000_00_0000_0000_0000 difference
00  // 34 x106y28 CPE[4]
00  // 35 x106y28 CPE[5]
80  // 36 x106y28 CPE[6]
00  // 37 x106y28 CPE[7]
CA  // 38 x106y28 CPE[8]
15 // -- CRC low byte
46 // -- CRC high byte


// Config Latches on x107y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6400     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
0E // y_sel: 27
D2 // -- CRC low byte
F7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6408
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x107y27 CPE[0]
00  //  1 x107y27 CPE[1]
00  //  2 x107y27 CPE[2]
00  //  3 x107y27 CPE[3]
00  //  4 x107y27 CPE[4]
00  //  5 x107y27 CPE[5]
00  //  6 x107y27 CPE[6]
00  //  7 x107y27 CPE[7]
00  //  8 x107y27 CPE[8]
00  //  9 x107y27 CPE[9]
FF  // 10 x107y28 CPE[0]  _a477  C_AND/D///    
F5  // 11 x107y28 CPE[1]  80'h00_CA00_00_0000_0C88_F5FF modified with path inversions
88  // 12 x107y28 CPE[2]  80'h00_FA00_00_0000_0C88_FAFF from netlist
0C  // 13 x107y28 CPE[3]      00_3000_00_0000_0000_0F00 difference
00  // 14 x107y28 CPE[4]
00  // 15 x107y28 CPE[5]
00  // 16 x107y28 CPE[6]
00  // 17 x107y28 CPE[7]
CA  // 18 x107y28 CPE[8]
00  // 19 x107y28 CPE[9]
05  // 20 x108y27 CPE[0]  net1 = net2: _a354  C_ADDF2/D//ADDF2/
50  // 21 x108y27 CPE[1]  80'h00_CA60_00_0020_0C66_5005 modified with path inversions
66  // 22 x108y27 CPE[2]  80'h00_EA60_00_0020_0C66_A00A from netlist
0C  // 23 x108y27 CPE[3]      00_2000_00_0000_0000_F00F difference
20  // 24 x108y27 CPE[4]
00  // 25 x108y27 CPE[5]
00  // 26 x108y27 CPE[6]
60  // 27 x108y27 CPE[7]
CA  // 28 x108y27 CPE[8]
00  // 29 x108y27 CPE[9]
A0  // 30 x108y28 CPE[0]  net1 = net2: _a356  C_ADDF2/D//ADDF2/
30  // 31 x108y28 CPE[1]  80'h00_CA60_00_0020_0C66_30A0 modified with path inversions
66  // 32 x108y28 CPE[2]  80'h00_EA60_00_0020_0C66_C0A0 from netlist
0C  // 33 x108y28 CPE[3]      00_2000_00_0000_0000_F000 difference
20  // 34 x108y28 CPE[4]
00  // 35 x108y28 CPE[5]
00  // 36 x108y28 CPE[6]
60  // 37 x108y28 CPE[7]
CA  // 38 x108y28 CPE[8]
D1 // -- CRC low byte
BD // -- CRC high byte


// Config Latches on x109y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6435     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
0E // y_sel: 27
0A // -- CRC low byte
EE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 643D
1D // Length: 29
F9 // -- CRC low byte
F3 // -- CRC high byte
00  //  0 x109y27 CPE[0]
00  //  1 x109y27 CPE[1]
00  //  2 x109y27 CPE[2]
00  //  3 x109y27 CPE[3]
00  //  4 x109y27 CPE[4]
00  //  5 x109y27 CPE[5]
00  //  6 x109y27 CPE[6]
00  //  7 x109y27 CPE[7]
00  //  8 x109y27 CPE[8]
00  //  9 x109y27 CPE[9]
00  // 10 x109y28 CPE[0]
00  // 11 x109y28 CPE[1]
00  // 12 x109y28 CPE[2]
00  // 13 x109y28 CPE[3]
00  // 14 x109y28 CPE[4]
00  // 15 x109y28 CPE[5]
00  // 16 x109y28 CPE[6]
00  // 17 x109y28 CPE[7]
00  // 18 x109y28 CPE[8]
00  // 19 x109y28 CPE[9]
AF  // 20 x110y27 CPE[0]  net1 = net2: _a534  C_AND/D//AND/D
AF  // 21 x110y27 CPE[1]  80'h00_C600_80_0000_0C88_AFAF modified with path inversions
88  // 22 x110y27 CPE[2]  80'h00_EA00_80_0000_0C88_AFAF from netlist
0C  // 23 x110y27 CPE[3]      00_2C00_00_0000_0000_0000 difference
00  // 24 x110y27 CPE[4]
00  // 25 x110y27 CPE[5]
80  // 26 x110y27 CPE[6]
00  // 27 x110y27 CPE[7]
C6  // 28 x110y27 CPE[8]
49 // -- CRC low byte
44 // -- CRC high byte


// Config Latches on x87y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6460     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2C // x_sel: 87
0F // y_sel: 29
BA // -- CRC low byte
8E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6468
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x87y29 CPE[0]
00  //  1 x87y29 CPE[1]
00  //  2 x87y29 CPE[2]
00  //  3 x87y29 CPE[3]
00  //  4 x87y29 CPE[4]
00  //  5 x87y29 CPE[5]
00  //  6 x87y29 CPE[6]
00  //  7 x87y29 CPE[7]
00  //  8 x87y29 CPE[8]
00  //  9 x87y29 CPE[9]
00  // 10 x87y30 CPE[0]
00  // 11 x87y30 CPE[1]
00  // 12 x87y30 CPE[2]
00  // 13 x87y30 CPE[3]
00  // 14 x87y30 CPE[4]
00  // 15 x87y30 CPE[5]
00  // 16 x87y30 CPE[6]
00  // 17 x87y30 CPE[7]
00  // 18 x87y30 CPE[8]
00  // 19 x87y30 CPE[9]
00  // 20 x88y29 CPE[0]
00  // 21 x88y29 CPE[1]
00  // 22 x88y29 CPE[2]
00  // 23 x88y29 CPE[3]
00  // 24 x88y29 CPE[4]
00  // 25 x88y29 CPE[5]
00  // 26 x88y29 CPE[6]
00  // 27 x88y29 CPE[7]
00  // 28 x88y29 CPE[8]
00  // 29 x88y29 CPE[9]
33  // 30 x88y30 CPE[0]  _a600  C_MX4b////    
00  // 31 x88y30 CPE[1]  80'h00_0018_00_0040_0AFB_0033 modified with path inversions
FB  // 32 x88y30 CPE[2]  80'h00_0018_00_0040_0AF0_003C from netlist
0A  // 33 x88y30 CPE[3]      00_0000_00_0000_000B_000F difference
40  // 34 x88y30 CPE[4]
00  // 35 x88y30 CPE[5]
00  // 36 x88y30 CPE[6]
18  // 37 x88y30 CPE[7]
00  // 38 x88y30 CPE[8]
00  // 39 x88y30 CPE[9]
00  // 40 x87y29 INMUX plane 2,1
00  // 41 x87y29 INMUX plane 4,3
04  // 42 x87y29 INMUX plane 6,5
00  // 43 x87y29 INMUX plane 8,7
00  // 44 x87y29 INMUX plane 10,9
00  // 45 x87y29 INMUX plane 12,11
00  // 46 x87y30 INMUX plane 2,1
00  // 47 x87y30 INMUX plane 4,3
00  // 48 x87y30 INMUX plane 6,5
00  // 49 x87y30 INMUX plane 8,7
00  // 50 x87y30 INMUX plane 10,9
00  // 51 x87y30 INMUX plane 12,11
00  // 52 x88y29 INMUX plane 2,1
00  // 53 x88y29 INMUX plane 4,3
00  // 54 x88y29 INMUX plane 6,5
00  // 55 x88y29 INMUX plane 8,7
08  // 56 x88y29 INMUX plane 10,9
00  // 57 x88y29 INMUX plane 12,11
10  // 58 x88y30 INMUX plane 2,1
28  // 59 x88y30 INMUX plane 4,3
3C  // 60 x88y30 INMUX plane 6,5
3F  // 61 x88y30 INMUX plane 8,7
10  // 62 x88y30 INMUX plane 10,9
2D  // 63 x88y30 INMUX plane 12,11
00  // 64 x88y30 SB_BIG plane 1
00  // 65 x88y30 SB_BIG plane 1
00  // 66 x88y30 SB_DRIVE plane 2,1
00  // 67 x88y30 SB_BIG plane 2
00  // 68 x88y30 SB_BIG plane 2
00  // 69 x88y30 SB_BIG plane 3
00  // 70 x88y30 SB_BIG plane 3
00  // 71 x88y30 SB_DRIVE plane 4,3
48  // 72 x88y30 SB_BIG plane 4
12  // 73 x88y30 SB_BIG plane 4
00  // 74 x88y30 SB_BIG plane 5
00  // 75 x88y30 SB_BIG plane 5
00  // 76 x88y30 SB_DRIVE plane 6,5
00  // 77 x88y30 SB_BIG plane 6
00  // 78 x88y30 SB_BIG plane 6
00  // 79 x88y30 SB_BIG plane 7
00  // 80 x88y30 SB_BIG plane 7
00  // 81 x88y30 SB_DRIVE plane 8,7
08  // 82 x88y30 SB_BIG plane 8
12  // 83 x88y30 SB_BIG plane 8
00  // 84 x88y30 SB_BIG plane 9
00  // 85 x88y30 SB_BIG plane 9
00  // 86 x88y30 SB_DRIVE plane 10,9
00  // 87 x88y30 SB_BIG plane 10
00  // 88 x88y30 SB_BIG plane 10
00  // 89 x88y30 SB_BIG plane 11
00  // 90 x88y30 SB_BIG plane 11
00  // 91 x88y30 SB_DRIVE plane 12,11
00  // 92 x88y30 SB_BIG plane 12
00  // 93 x88y30 SB_BIG plane 12
00  // 94 x87y29 SB_SML plane 1
00  // 95 x87y29 SB_SML plane 2,1
00  // 96 x87y29 SB_SML plane 2
00  // 97 x87y29 SB_SML plane 3
80  // 98 x87y29 SB_SML plane 4,3
2A  // 99 x87y29 SB_SML plane 4
00  // 100 x87y29 SB_SML plane 5
00  // 101 x87y29 SB_SML plane 6,5
00  // 102 x87y29 SB_SML plane 6
00  // 103 x87y29 SB_SML plane 7
80  // 104 x87y29 SB_SML plane 8,7
2A  // 105 x87y29 SB_SML plane 8
54 // -- CRC low byte
E4 // -- CRC high byte


// Config Latches on x89y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 64D8     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
0F // y_sel: 29
62 // -- CRC low byte
97 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 64E0
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x89y29 CPE[0]
00  //  1 x89y29 CPE[1]
00  //  2 x89y29 CPE[2]
00  //  3 x89y29 CPE[3]
00  //  4 x89y29 CPE[4]
00  //  5 x89y29 CPE[5]
00  //  6 x89y29 CPE[6]
00  //  7 x89y29 CPE[7]
00  //  8 x89y29 CPE[8]
00  //  9 x89y29 CPE[9]
FF  // 10 x89y30 CPE[0]  _a844  C_////Bridge
FF  // 11 x89y30 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 12 x89y30 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 13 x89y30 CPE[3]
00  // 14 x89y30 CPE[4]
00  // 15 x89y30 CPE[5]
00  // 16 x89y30 CPE[6]
A3  // 17 x89y30 CPE[7]
00  // 18 x89y30 CPE[8]
00  // 19 x89y30 CPE[9]
00  // 20 x90y29 CPE[0]
00  // 21 x90y29 CPE[1]
00  // 22 x90y29 CPE[2]
00  // 23 x90y29 CPE[3]
00  // 24 x90y29 CPE[4]
00  // 25 x90y29 CPE[5]
00  // 26 x90y29 CPE[6]
00  // 27 x90y29 CPE[7]
00  // 28 x90y29 CPE[8]
00  // 29 x90y29 CPE[9]
FF  // 30 x90y30 CPE[0]  _a539  C_AND/D///    
F3  // 31 x90y30 CPE[1]  80'h00_C600_00_0000_0C88_F3FF modified with path inversions
88  // 32 x90y30 CPE[2]  80'h00_FA00_00_0000_0C88_FCFF from netlist
0C  // 33 x90y30 CPE[3]      00_3C00_00_0000_0000_0F00 difference
00  // 34 x90y30 CPE[4]
00  // 35 x90y30 CPE[5]
00  // 36 x90y30 CPE[6]
00  // 37 x90y30 CPE[7]
C6  // 38 x90y30 CPE[8]
45 // -- CRC low byte
8F // -- CRC high byte


// Config Latches on x91y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 650D     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
0F // y_sel: 29
0A // -- CRC low byte
BD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6515
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x91y29 CPE[0]
00  //  1 x91y29 CPE[1]
00  //  2 x91y29 CPE[2]
00  //  3 x91y29 CPE[3]
00  //  4 x91y29 CPE[4]
00  //  5 x91y29 CPE[5]
00  //  6 x91y29 CPE[6]
00  //  7 x91y29 CPE[7]
00  //  8 x91y29 CPE[8]
00  //  9 x91y29 CPE[9]
FF  // 10 x91y30 CPE[0]  _a843  C_////Bridge
FF  // 11 x91y30 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  // 12 x91y30 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  // 13 x91y30 CPE[3]
00  // 14 x91y30 CPE[4]
00  // 15 x91y30 CPE[5]
00  // 16 x91y30 CPE[6]
A2  // 17 x91y30 CPE[7]
00  // 18 x91y30 CPE[8]
00  // 19 x91y30 CPE[9]
5A  // 20 x92y29 CPE[0]  net1 = net2: _a86  C_AND///AND/
CA  // 21 x92y29 CPE[1]  80'h00_0078_00_0000_0C88_CA5A modified with path inversions
88  // 22 x92y29 CPE[2]  80'h00_0078_00_0000_0C88_CAAA from netlist
0C  // 23 x92y29 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 24 x92y29 CPE[4]
00  // 25 x92y29 CPE[5]
00  // 26 x92y29 CPE[6]
78  // 27 x92y29 CPE[7]
00  // 28 x92y29 CPE[8]
00  // 29 x92y29 CPE[9]
A3  // 30 x92y30 CPE[0]  net1 = net2: _a651  C_AND///AND/
5A  // 31 x92y30 CPE[1]  80'h00_0078_00_0000_0C88_5AA3 modified with path inversions
88  // 32 x92y30 CPE[2]  80'h00_0078_00_0000_0C88_AAAC from netlist
0C  // 33 x92y30 CPE[3]      00_0000_00_0000_0000_F00F difference
00  // 34 x92y30 CPE[4]
00  // 35 x92y30 CPE[5]
00  // 36 x92y30 CPE[6]
78  // 37 x92y30 CPE[7]
00  // 38 x92y30 CPE[8]
00  // 39 x92y30 CPE[9]
18  // 40 x91y29 INMUX plane 2,1
00  // 41 x91y29 INMUX plane 4,3
08  // 42 x91y29 INMUX plane 6,5
01  // 43 x91y29 INMUX plane 8,7
10  // 44 x91y29 INMUX plane 10,9
00  // 45 x91y29 INMUX plane 12,11
00  // 46 x91y30 INMUX plane 2,1
06  // 47 x91y30 INMUX plane 4,3
00  // 48 x91y30 INMUX plane 6,5
01  // 49 x91y30 INMUX plane 8,7
00  // 50 x91y30 INMUX plane 10,9
00  // 51 x91y30 INMUX plane 12,11
05  // 52 x92y29 INMUX plane 2,1
07  // 53 x92y29 INMUX plane 4,3
07  // 54 x92y29 INMUX plane 6,5
28  // 55 x92y29 INMUX plane 8,7
02  // 56 x92y29 INMUX plane 10,9
02  // 57 x92y29 INMUX plane 12,11
30  // 58 x92y30 INMUX plane 2,1
02  // 59 x92y30 INMUX plane 4,3
25  // 60 x92y30 INMUX plane 6,5
04  // 61 x92y30 INMUX plane 8,7
20  // 62 x92y30 INMUX plane 10,9
00  // 63 x92y30 INMUX plane 12,11
00  // 64 x92y30 SB_BIG plane 1
00  // 65 x92y30 SB_BIG plane 1
00  // 66 x92y30 SB_DRIVE plane 2,1
48  // 67 x92y30 SB_BIG plane 2
10  // 68 x92y30 SB_BIG plane 2
08  // 69 x92y30 SB_BIG plane 3
12  // 70 x92y30 SB_BIG plane 3
00  // 71 x92y30 SB_DRIVE plane 4,3
48  // 72 x92y30 SB_BIG plane 4
12  // 73 x92y30 SB_BIG plane 4
00  // 74 x92y30 SB_BIG plane 5
00  // 75 x92y30 SB_BIG plane 5
00  // 76 x92y30 SB_DRIVE plane 6,5
48  // 77 x92y30 SB_BIG plane 6
12  // 78 x92y30 SB_BIG plane 6
08  // 79 x92y30 SB_BIG plane 7
12  // 80 x92y30 SB_BIG plane 7
00  // 81 x92y30 SB_DRIVE plane 8,7
48  // 82 x92y30 SB_BIG plane 8
12  // 83 x92y30 SB_BIG plane 8
00  // 84 x92y30 SB_BIG plane 9
00  // 85 x92y30 SB_BIG plane 9
00  // 86 x92y30 SB_DRIVE plane 10,9
00  // 87 x92y30 SB_BIG plane 10
00  // 88 x92y30 SB_BIG plane 10
00  // 89 x92y30 SB_BIG plane 11
00  // 90 x92y30 SB_BIG plane 11
00  // 91 x92y30 SB_DRIVE plane 12,11
C1  // 92 x92y30 SB_BIG plane 12
02  // 93 x92y30 SB_BIG plane 12
00  // 94 x91y29 SB_SML plane 1
30  // 95 x91y29 SB_SML plane 2,1
4D  // 96 x91y29 SB_SML plane 2
A8  // 97 x91y29 SB_SML plane 3
82  // 98 x91y29 SB_SML plane 4,3
28  // 99 x91y29 SB_SML plane 4
00  // 100 x91y29 SB_SML plane 5
80  // 101 x91y29 SB_SML plane 6,5
2A  // 102 x91y29 SB_SML plane 6
E8  // 103 x91y29 SB_SML plane 7
82  // 104 x91y29 SB_SML plane 8,7
28  // 105 x91y29 SB_SML plane 8
02  // 106 x91y29 SB_SML plane 9
03  // 107 x91y29 SB_SML plane 10,9
84 // -- CRC low byte
44 // -- CRC high byte


// Config Latches on x93y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6587     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
0F // y_sel: 29
D2 // -- CRC low byte
A4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 658F
25 // Length: 37
32 // -- CRC low byte
4E // -- CRC high byte
CF  //  0 x93y29 CPE[0]  net1 = net2: _a542  C_AND/D//AND/D
5F  //  1 x93y29 CPE[1]  80'h00_CA00_80_0000_0C88_5FCF modified with path inversions
88  //  2 x93y29 CPE[2]  80'h00_EA00_80_0000_0C88_AFCF from netlist
0C  //  3 x93y29 CPE[3]      00_2000_00_0000_0000_F000 difference
00  //  4 x93y29 CPE[4]
00  //  5 x93y29 CPE[5]
80  //  6 x93y29 CPE[6]
00  //  7 x93y29 CPE[7]
CA  //  8 x93y29 CPE[8]
00  //  9 x93y29 CPE[9]
00  // 10 x93y30 CPE[0]
00  // 11 x93y30 CPE[1]
00  // 12 x93y30 CPE[2]
00  // 13 x93y30 CPE[3]
00  // 14 x93y30 CPE[4]
00  // 15 x93y30 CPE[5]
00  // 16 x93y30 CPE[6]
00  // 17 x93y30 CPE[7]
00  // 18 x93y30 CPE[8]
00  // 19 x93y30 CPE[9]
00  // 20 x94y29 CPE[0]  _a103  C_MX2a/D///    
08  // 21 x94y29 CPE[1]  80'h00_C500_00_0040_0C13_0800 modified with path inversions
13  // 22 x94y29 CPE[2]  80'h00_EA00_00_0040_0C03_0200 from netlist
0C  // 23 x94y29 CPE[3]      00_2F00_00_0000_0010_0A00 difference
40  // 24 x94y29 CPE[4]
00  // 25 x94y29 CPE[5]
00  // 26 x94y29 CPE[6]
00  // 27 x94y29 CPE[7]
C5  // 28 x94y29 CPE[8]
00  // 29 x94y29 CPE[9]
00  // 30 x94y30 CPE[0]
00  // 31 x94y30 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x94y30 CPE[2]
00  // 33 x94y30 CPE[3]
00  // 34 x94y30 CPE[4]
60  // 35 x94y30 CPE[5]
3F  // 36 x94y30 CPE[6]
E4 // -- CRC low byte
65 // -- CRC high byte


// Config Latches on x95y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 65BA     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
0F // y_sel: 29
8B // -- CRC low byte
B2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 65C2
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
F3  //  0 x95y29 CPE[0]  _a88  C_ORAND////    _a596  C_///AND/D
EE  //  1 x95y29 CPE[1]  80'h00_CA18_80_0000_0C88_EEF3 modified with path inversions
88  //  2 x95y29 CPE[2]  80'h00_EA18_80_0000_0C88_77FC from netlist
0C  //  3 x95y29 CPE[3]      00_2000_00_0000_0000_990F difference
00  //  4 x95y29 CPE[4]
00  //  5 x95y29 CPE[5]
80  //  6 x95y29 CPE[6]
18  //  7 x95y29 CPE[7]
CA  //  8 x95y29 CPE[8]
00  //  9 x95y29 CPE[9]
FF  // 10 x95y30 CPE[0]  _a581  C_AND/D///    
F3  // 11 x95y30 CPE[1]  80'h00_C900_00_0000_0C88_F3FF modified with path inversions
88  // 12 x95y30 CPE[2]  80'h00_E600_00_0000_0C88_FCFF from netlist
0C  // 13 x95y30 CPE[3]      00_2F00_00_0000_0000_0F00 difference
00  // 14 x95y30 CPE[4]
00  // 15 x95y30 CPE[5]
00  // 16 x95y30 CPE[6]
00  // 17 x95y30 CPE[7]
C9  // 18 x95y30 CPE[8]
00  // 19 x95y30 CPE[9]
04  // 20 x96y29 CPE[0]  _a99  C_MX2b/D///    
00  // 21 x96y29 CPE[1]  80'h00_C900_00_0040_0A33_0004 modified with path inversions
33  // 22 x96y29 CPE[2]  80'h00_EA00_00_0040_0A30_0002 from netlist
0A  // 23 x96y29 CPE[3]      00_2300_00_0000_0003_0006 difference
40  // 24 x96y29 CPE[4]
00  // 25 x96y29 CPE[5]
00  // 26 x96y29 CPE[6]
00  // 27 x96y29 CPE[7]
C9  // 28 x96y29 CPE[8]
00  // 29 x96y29 CPE[9]
08  // 30 x96y30 CPE[0]  _a102  C_MX2b/D///    
00  // 31 x96y30 CPE[1]  80'h00_CA00_00_0040_0A32_0008 modified with path inversions
32  // 32 x96y30 CPE[2]  80'h00_EA00_00_0040_0A30_0002 from netlist
0A  // 33 x96y30 CPE[3]      00_2000_00_0000_0002_000A difference
40  // 34 x96y30 CPE[4]
00  // 35 x96y30 CPE[5]
00  // 36 x96y30 CPE[6]
00  // 37 x96y30 CPE[7]
CA  // 38 x96y30 CPE[8]
32 // -- CRC low byte
32 // -- CRC high byte


// Config Latches on x97y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 65EF     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
0F // y_sel: 29
53 // -- CRC low byte
AB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 65F7
25 // Length: 37
32 // -- CRC low byte
4E // -- CRC high byte
FF  //  0 x97y29 CPE[0]  _a78  C_AND/D///    
3A  //  1 x97y29 CPE[1]  80'h00_C900_00_0000_0C88_3AFF modified with path inversions
88  //  2 x97y29 CPE[2]  80'h00_FA00_00_0000_0C88_CAFF from netlist
0C  //  3 x97y29 CPE[3]      00_3300_00_0000_0000_F000 difference
00  //  4 x97y29 CPE[4]
00  //  5 x97y29 CPE[5]
00  //  6 x97y29 CPE[6]
00  //  7 x97y29 CPE[7]
C9  //  8 x97y29 CPE[8]
00  //  9 x97y29 CPE[9]
FF  // 10 x97y30 CPE[0]  _a585  C_AND/D///    
F3  // 11 x97y30 CPE[1]  80'h00_C900_00_0000_0C88_F3FF modified with path inversions
88  // 12 x97y30 CPE[2]  80'h00_E600_00_0000_0C88_FCFF from netlist
0C  // 13 x97y30 CPE[3]      00_2F00_00_0000_0000_0F00 difference
00  // 14 x97y30 CPE[4]
00  // 15 x97y30 CPE[5]
00  // 16 x97y30 CPE[6]
00  // 17 x97y30 CPE[7]
C9  // 18 x97y30 CPE[8]
00  // 19 x97y30 CPE[9]
3F  // 20 x98y29 CPE[0]  _a593  C_///AND/D
FF  // 21 x98y29 CPE[1]  80'h00_C600_80_0000_0C08_FF3F modified with path inversions
08  // 22 x98y29 CPE[2]  80'h00_EA00_80_0000_0C08_FFCF from netlist
0C  // 23 x98y29 CPE[3]      00_2C00_00_0000_0000_00F0 difference
00  // 24 x98y29 CPE[4]
00  // 25 x98y29 CPE[5]
80  // 26 x98y29 CPE[6]
00  // 27 x98y29 CPE[7]
C6  // 28 x98y29 CPE[8]
00  // 29 x98y29 CPE[9]
00  // 30 x98y30 CPE[0]
00  // 31 x98y30 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x98y30 CPE[2]
00  // 33 x98y30 CPE[3]
00  // 34 x98y30 CPE[4]
60  // 35 x98y30 CPE[5]
3F  // 36 x98y30 CPE[6]
52 // -- CRC low byte
AB // -- CRC high byte


// Config Latches on x99y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6622     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
0F // y_sel: 29
3B // -- CRC low byte
81 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 662A
1D // Length: 29
F9 // -- CRC low byte
F3 // -- CRC high byte
5E  //  0 x99y29 CPE[0]  _a66  C_///ORAND/D
FF  //  1 x99y29 CPE[1]  80'h00_C900_80_0000_0C08_FF5E modified with path inversions
08  //  2 x99y29 CPE[2]  80'h00_F600_80_0000_0C08_FFAB from netlist
0C  //  3 x99y29 CPE[3]      00_3F00_00_0000_0000_00F5 difference
00  //  4 x99y29 CPE[4]
00  //  5 x99y29 CPE[5]
80  //  6 x99y29 CPE[6]
00  //  7 x99y29 CPE[7]
C9  //  8 x99y29 CPE[8]
00  //  9 x99y29 CPE[9]
00  // 10 x99y30 CPE[0]
00  // 11 x99y30 CPE[1]
00  // 12 x99y30 CPE[2]
00  // 13 x99y30 CPE[3]
00  // 14 x99y30 CPE[4]
00  // 15 x99y30 CPE[5]
00  // 16 x99y30 CPE[6]
00  // 17 x99y30 CPE[7]
00  // 18 x99y30 CPE[8]
00  // 19 x99y30 CPE[9]
CF  // 20 x100y29 CPE[0]  _a594  C_AND/D///    _a597  C_///AND/D
CF  // 21 x100y29 CPE[1]  80'h00_C600_80_0000_0C88_CFCF modified with path inversions
88  // 22 x100y29 CPE[2]  80'h00_EA00_80_0000_0C88_CFCF from netlist
0C  // 23 x100y29 CPE[3]      00_2C00_00_0000_0000_0000 difference
00  // 24 x100y29 CPE[4]
00  // 25 x100y29 CPE[5]
80  // 26 x100y29 CPE[6]
00  // 27 x100y29 CPE[7]
C6  // 28 x100y29 CPE[8]
0E // -- CRC low byte
DC // -- CRC high byte


// Config Latches on x101y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 664D     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
0F // y_sel: 29
E3 // -- CRC low byte
98 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6655
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
CC  //  0 x101y29 CPE[0]  _a60  C_///AND/D
FF  //  1 x101y29 CPE[1]  80'h00_C600_80_0000_0C08_FFCC modified with path inversions
08  //  2 x101y29 CPE[2]  80'h00_FA00_80_0000_0C08_FFCC from netlist
0C  //  3 x101y29 CPE[3]      00_3C00_00_0000_0000_0000 difference
00  //  4 x101y29 CPE[4]
00  //  5 x101y29 CPE[5]
80  //  6 x101y29 CPE[6]
00  //  7 x101y29 CPE[7]
C6  //  8 x101y29 CPE[8]
00  //  9 x101y29 CPE[9]
FA  // 10 x101y30 CPE[0]  _a1  C_OR////    _a450  C_///AND/D
0D  // 11 x101y30 CPE[1]  80'h00_C918_80_0000_0CE8_0DFA modified with path inversions
E8  // 12 x101y30 CPE[2]  80'h00_FA18_80_0000_0CE8_0BFA from netlist
0C  // 13 x101y30 CPE[3]      00_3300_00_0000_0000_0600 difference
00  // 14 x101y30 CPE[4]
00  // 15 x101y30 CPE[5]
80  // 16 x101y30 CPE[6]
18  // 17 x101y30 CPE[7]
C9  // 18 x101y30 CPE[8]
00  // 19 x101y30 CPE[9]
FF  // 20 x102y29 CPE[0]  _a270  C_AND////    
28  // 21 x102y29 CPE[1]  80'h00_0018_00_0000_0C88_28FF modified with path inversions
88  // 22 x102y29 CPE[2]  80'h00_0018_00_0000_0C88_81FF from netlist
0C  // 23 x102y29 CPE[3]      00_0000_00_0000_0000_A900 difference
00  // 24 x102y29 CPE[4]
00  // 25 x102y29 CPE[5]
00  // 26 x102y29 CPE[6]
18  // 27 x102y29 CPE[7]
00  // 28 x102y29 CPE[8]
00  // 29 x102y29 CPE[9]
53  // 30 x102y30 CPE[0]  _a61  C_AND////    
4A  // 31 x102y30 CPE[1]  80'h00_0018_00_0000_0888_4A53 modified with path inversions
88  // 32 x102y30 CPE[2]  80'h00_0018_00_0000_0888_1AA3 from netlist
08  // 33 x102y30 CPE[3]      00_0000_00_0000_0000_50F0 difference
00  // 34 x102y30 CPE[4]
00  // 35 x102y30 CPE[5]
00  // 36 x102y30 CPE[6]
18  // 37 x102y30 CPE[7]
AE // -- CRC low byte
E6 // -- CRC high byte


// Config Latches on x103y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6681     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
0F // y_sel: 29
EB // -- CRC low byte
D5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6689
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
A0  //  0 x103y29 CPE[0]  net1 = net2: _a339  C_ADDF2///ADDF2/
5C  //  1 x103y29 CPE[1]  80'h00_0078_00_0020_0C66_5CA0 modified with path inversions
66  //  2 x103y29 CPE[2]  80'h00_0078_00_0020_0C66_ACA0 from netlist
0C  //  3 x103y29 CPE[3]      00_0000_00_0000_0000_F000 difference
20  //  4 x103y29 CPE[4]
00  //  5 x103y29 CPE[5]
00  //  6 x103y29 CPE[6]
78  //  7 x103y29 CPE[7]
00  //  8 x103y29 CPE[8]
00  //  9 x103y29 CPE[9]
05  // 10 x103y30 CPE[0]  _a341  C_ADDF////    
00  // 11 x103y30 CPE[1]  80'h00_0018_00_0010_0666_0005 modified with path inversions
66  // 12 x103y30 CPE[2]  80'h00_0018_00_0010_0666_000A from netlist
06  // 13 x103y30 CPE[3]      00_0000_00_0000_0000_000F difference
10  // 14 x103y30 CPE[4]
00  // 15 x103y30 CPE[5]
00  // 16 x103y30 CPE[6]
18  // 17 x103y30 CPE[7]
00  // 18 x103y30 CPE[8]
00  // 19 x103y30 CPE[9]
00  // 20 x104y29 CPE[0]
00  // 21 x104y29 CPE[1]
00  // 22 x104y29 CPE[2]
00  // 23 x104y29 CPE[3]
00  // 24 x104y29 CPE[4]
00  // 25 x104y29 CPE[5]
00  // 26 x104y29 CPE[6]
00  // 27 x104y29 CPE[7]
00  // 28 x104y29 CPE[8]
00  // 29 x104y29 CPE[9]
FF  // 30 x104y30 CPE[0]  _a804  C_////Bridge
FF  // 31 x104y30 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  // 32 x104y30 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  // 33 x104y30 CPE[3]
00  // 34 x104y30 CPE[4]
00  // 35 x104y30 CPE[5]
00  // 36 x104y30 CPE[6]
A2  // 37 x104y30 CPE[7]
00  // 38 x104y30 CPE[8]
00  // 39 x104y30 CPE[9]
09  // 40 x103y29 INMUX plane 2,1
0B  // 41 x103y29 INMUX plane 4,3
28  // 42 x103y29 INMUX plane 6,5
07  // 43 x103y29 INMUX plane 8,7
28  // 44 x103y29 INMUX plane 10,9
05  // 45 x103y29 INMUX plane 12,11
04  // 46 x103y30 INMUX plane 2,1
23  // 47 x103y30 INMUX plane 4,3
00  // 48 x103y30 INMUX plane 6,5
00  // 49 x103y30 INMUX plane 8,7
10  // 50 x103y30 INMUX plane 10,9
00  // 51 x103y30 INMUX plane 12,11
04  // 52 x104y29 INMUX plane 2,1
02  // 53 x104y29 INMUX plane 4,3
44  // 54 x104y29 INMUX plane 6,5
83  // 55 x104y29 INMUX plane 8,7
40  // 56 x104y29 INMUX plane 10,9
80  // 57 x104y29 INMUX plane 12,11
01  // 58 x104y30 INMUX plane 2,1
05  // 59 x104y30 INMUX plane 4,3
58  // 60 x104y30 INMUX plane 6,5
80  // 61 x104y30 INMUX plane 8,7
48  // 62 x104y30 INMUX plane 10,9
83  // 63 x104y30 INMUX plane 12,11
08  // 64 x104y30 SB_BIG plane 1
12  // 65 x104y30 SB_BIG plane 1
00  // 66 x104y30 SB_DRIVE plane 2,1
48  // 67 x104y30 SB_BIG plane 2
12  // 68 x104y30 SB_BIG plane 2
00  // 69 x104y30 SB_BIG plane 3
00  // 70 x104y30 SB_BIG plane 3
00  // 71 x104y30 SB_DRIVE plane 4,3
48  // 72 x104y30 SB_BIG plane 4
12  // 73 x104y30 SB_BIG plane 4
08  // 74 x104y30 SB_BIG plane 5
12  // 75 x104y30 SB_BIG plane 5
00  // 76 x104y30 SB_DRIVE plane 6,5
48  // 77 x104y30 SB_BIG plane 6
12  // 78 x104y30 SB_BIG plane 6
18  // 79 x104y30 SB_BIG plane 7
10  // 80 x104y30 SB_BIG plane 7
00  // 81 x104y30 SB_DRIVE plane 8,7
48  // 82 x104y30 SB_BIG plane 8
12  // 83 x104y30 SB_BIG plane 8
00  // 84 x104y30 SB_BIG plane 9
01  // 85 x104y30 SB_BIG plane 9
00  // 86 x104y30 SB_DRIVE plane 10,9
04  // 87 x104y30 SB_BIG plane 10
02  // 88 x104y30 SB_BIG plane 10
00  // 89 x104y30 SB_BIG plane 11
00  // 90 x104y30 SB_BIG plane 11
00  // 91 x104y30 SB_DRIVE plane 12,11
00  // 92 x104y30 SB_BIG plane 12
00  // 93 x104y30 SB_BIG plane 12
A8  // 94 x103y29 SB_SML plane 1
82  // 95 x103y29 SB_SML plane 2,1
22  // 96 x103y29 SB_SML plane 2
00  // 97 x103y29 SB_SML plane 3
80  // 98 x103y29 SB_SML plane 4,3
2A  // 99 x103y29 SB_SML plane 4
A8  // 100 x103y29 SB_SML plane 5
82  // 101 x103y29 SB_SML plane 6,5
2A  // 102 x103y29 SB_SML plane 6
00  // 103 x103y29 SB_SML plane 7
80  // 104 x103y29 SB_SML plane 8,7
22  // 105 x103y29 SB_SML plane 8
09 // -- CRC low byte
7C // -- CRC high byte


// Config Latches on x105y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 66F9     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
0F // y_sel: 29
33 // -- CRC low byte
CC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6701
13 // Length: 19
87 // -- CRC low byte
1A // -- CRC high byte
4F  //  0 x105y29 CPE[0]  _a272  C_///AND/
FF  //  1 x105y29 CPE[1]  80'h00_0060_00_0000_0C08_FF4F modified with path inversions
08  //  2 x105y29 CPE[2]  80'h00_0060_00_0000_0C08_FF8F from netlist
0C  //  3 x105y29 CPE[3]      00_0000_00_0000_0000_00C0 difference
00  //  4 x105y29 CPE[4]
00  //  5 x105y29 CPE[5]
00  //  6 x105y29 CPE[6]
60  //  7 x105y29 CPE[7]
00  //  8 x105y29 CPE[8]
00  //  9 x105y29 CPE[9]
F5  // 10 x105y30 CPE[0]  net1 = net2: _a442  C_AND/D//AND/D
F5  // 11 x105y30 CPE[1]  80'h00_C500_80_0000_0C88_F5F5 modified with path inversions
88  // 12 x105y30 CPE[2]  80'h00_FA00_80_0000_0C88_FAFA from netlist
0C  // 13 x105y30 CPE[3]      00_3F00_00_0000_0000_0F0F difference
00  // 14 x105y30 CPE[4]
00  // 15 x105y30 CPE[5]
80  // 16 x105y30 CPE[6]
00  // 17 x105y30 CPE[7]
C5  // 18 x105y30 CPE[8]
03 // -- CRC low byte
62 // -- CRC high byte


// Config Latches on x107y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 671A     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
0F // y_sel: 29
5B // -- CRC low byte
E6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6722
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FF  //  0 x107y29 CPE[0]  _a276  C_AND////    
48  //  1 x107y29 CPE[1]  80'h00_0018_00_0000_0C88_48FF modified with path inversions
88  //  2 x107y29 CPE[2]  80'h00_0018_00_0000_0C88_88FF from netlist
0C  //  3 x107y29 CPE[3]      00_0000_00_0000_0000_C000 difference
00  //  4 x107y29 CPE[4]
00  //  5 x107y29 CPE[5]
00  //  6 x107y29 CPE[6]
18  //  7 x107y29 CPE[7]
00  //  8 x107y29 CPE[8]
00  //  9 x107y29 CPE[9]
FC  // 10 x107y30 CPE[0]  net1 = net2: _a567  C_AND/D//AND/D
CF  // 11 x107y30 CPE[1]  80'h00_C500_80_0000_0C88_CFFC modified with path inversions
88  // 12 x107y30 CPE[2]  80'h00_EA00_80_0000_0C88_CFF3 from netlist
0C  // 13 x107y30 CPE[3]      00_2F00_00_0000_0000_000F difference
00  // 14 x107y30 CPE[4]
00  // 15 x107y30 CPE[5]
80  // 16 x107y30 CPE[6]
00  // 17 x107y30 CPE[7]
C5  // 18 x107y30 CPE[8]
00  // 19 x107y30 CPE[9]
03  // 20 x108y29 CPE[0]  net1 = net2: _a344  C_ADDF2/D//ADDF2/
A0  // 21 x108y29 CPE[1]  80'h00_C560_00_0020_0C66_A003 modified with path inversions
66  // 22 x108y29 CPE[2]  80'h00_EA60_00_0020_0C66_A00C from netlist
0C  // 23 x108y29 CPE[3]      00_2F00_00_0000_0000_000F difference
20  // 24 x108y29 CPE[4]
00  // 25 x108y29 CPE[5]
00  // 26 x108y29 CPE[6]
60  // 27 x108y29 CPE[7]
C5  // 28 x108y29 CPE[8]
00  // 29 x108y29 CPE[9]
05  // 30 x108y30 CPE[0]  net1 = net2: _a346  C_ADDF2/D//ADDF2/
30  // 31 x108y30 CPE[1]  80'h00_C560_00_0020_0C66_3005 modified with path inversions
66  // 32 x108y30 CPE[2]  80'h00_EA60_00_0020_0C66_C00A from netlist
0C  // 33 x108y30 CPE[3]      00_2F00_00_0000_0000_F00F difference
20  // 34 x108y30 CPE[4]
00  // 35 x108y30 CPE[5]
00  // 36 x108y30 CPE[6]
60  // 37 x108y30 CPE[7]
C5  // 38 x108y30 CPE[8]
7F // -- CRC low byte
6A // -- CRC high byte


// Config Latches on x109y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 674F     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
0F // y_sel: 29
83 // -- CRC low byte
FF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6757
1D // Length: 29
F9 // -- CRC low byte
F3 // -- CRC high byte
00  //  0 x109y29 CPE[0]
00  //  1 x109y29 CPE[1]
00  //  2 x109y29 CPE[2]
00  //  3 x109y29 CPE[3]
00  //  4 x109y29 CPE[4]
00  //  5 x109y29 CPE[5]
00  //  6 x109y29 CPE[6]
00  //  7 x109y29 CPE[7]
00  //  8 x109y29 CPE[8]
00  //  9 x109y29 CPE[9]
00  // 10 x109y30 CPE[0]
00  // 11 x109y30 CPE[1]
00  // 12 x109y30 CPE[2]
00  // 13 x109y30 CPE[3]
00  // 14 x109y30 CPE[4]
00  // 15 x109y30 CPE[5]
00  // 16 x109y30 CPE[6]
00  // 17 x109y30 CPE[7]
00  // 18 x109y30 CPE[8]
00  // 19 x109y30 CPE[9]
3F  // 20 x110y29 CPE[0]  _a575  C_///AND/D
FF  // 21 x110y29 CPE[1]  80'h00_C900_80_0000_0C08_FF3F modified with path inversions
08  // 22 x110y29 CPE[2]  80'h00_EA00_80_0000_0C08_FFCF from netlist
0C  // 23 x110y29 CPE[3]      00_2300_00_0000_0000_00F0 difference
00  // 24 x110y29 CPE[4]
00  // 25 x110y29 CPE[5]
80  // 26 x110y29 CPE[6]
00  // 27 x110y29 CPE[7]
C9  // 28 x110y29 CPE[8]
69 // -- CRC low byte
3F // -- CRC high byte


// Config Latches on x87y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 677A     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2C // x_sel: 87
10 // y_sel: 31
CC // -- CRC low byte
66 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6782
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x87y31 CPE[0]
00  //  1 x87y31 CPE[1]
00  //  2 x87y31 CPE[2]
00  //  3 x87y31 CPE[3]
00  //  4 x87y31 CPE[4]
00  //  5 x87y31 CPE[5]
00  //  6 x87y31 CPE[6]
00  //  7 x87y31 CPE[7]
00  //  8 x87y31 CPE[8]
00  //  9 x87y31 CPE[9]
00  // 10 x87y32 CPE[0]
00  // 11 x87y32 CPE[1]
00  // 12 x87y32 CPE[2]
00  // 13 x87y32 CPE[3]
00  // 14 x87y32 CPE[4]
00  // 15 x87y32 CPE[5]
00  // 16 x87y32 CPE[6]
00  // 17 x87y32 CPE[7]
00  // 18 x87y32 CPE[8]
00  // 19 x87y32 CPE[9]
00  // 20 x88y31 CPE[0]
00  // 21 x88y31 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 22 x88y31 CPE[2]
00  // 23 x88y31 CPE[3]
00  // 24 x88y31 CPE[4]
60  // 25 x88y31 CPE[5]
3F  // 26 x88y31 CPE[6]
00  // 27 x88y31 CPE[7]
00  // 28 x88y31 CPE[8]
00  // 29 x88y31 CPE[9]
00  // 30 x88y32 CPE[0]
00  // 31 x88y32 CPE[1]
00  // 32 x88y32 CPE[2]
00  // 33 x88y32 CPE[3]
00  // 34 x88y32 CPE[4]
00  // 35 x88y32 CPE[5]
00  // 36 x88y32 CPE[6]
00  // 37 x88y32 CPE[7]
00  // 38 x88y32 CPE[8]
00  // 39 x88y32 CPE[9]
00  // 40 x87y31 INMUX plane 2,1
00  // 41 x87y31 INMUX plane 4,3
00  // 42 x87y31 INMUX plane 6,5
00  // 43 x87y31 INMUX plane 8,7
00  // 44 x87y31 INMUX plane 10,9
00  // 45 x87y31 INMUX plane 12,11
00  // 46 x87y32 INMUX plane 2,1
00  // 47 x87y32 INMUX plane 4,3
00  // 48 x87y32 INMUX plane 6,5
00  // 49 x87y32 INMUX plane 8,7
00  // 50 x87y32 INMUX plane 10,9
00  // 51 x87y32 INMUX plane 12,11
00  // 52 x88y31 INMUX plane 2,1
00  // 53 x88y31 INMUX plane 4,3
00  // 54 x88y31 INMUX plane 6,5
00  // 55 x88y31 INMUX plane 8,7
00  // 56 x88y31 INMUX plane 10,9
01  // 57 x88y31 INMUX plane 12,11
00  // 58 x88y32 INMUX plane 2,1
00  // 59 x88y32 INMUX plane 4,3
00  // 60 x88y32 INMUX plane 6,5
00  // 61 x88y32 INMUX plane 8,7
00  // 62 x88y32 INMUX plane 10,9
00  // 63 x88y32 INMUX plane 12,11
00  // 64 x87y31 SB_BIG plane 1
00  // 65 x87y31 SB_BIG plane 1
00  // 66 x87y31 SB_DRIVE plane 2,1
00  // 67 x87y31 SB_BIG plane 2
00  // 68 x87y31 SB_BIG plane 2
00  // 69 x87y31 SB_BIG plane 3
00  // 70 x87y31 SB_BIG plane 3
00  // 71 x87y31 SB_DRIVE plane 4,3
00  // 72 x87y31 SB_BIG plane 4
00  // 73 x87y31 SB_BIG plane 4
00  // 74 x87y31 SB_BIG plane 5
00  // 75 x87y31 SB_BIG plane 5
00  // 76 x87y31 SB_DRIVE plane 6,5
00  // 77 x87y31 SB_BIG plane 6
00  // 78 x87y31 SB_BIG plane 6
00  // 79 x87y31 SB_BIG plane 7
00  // 80 x87y31 SB_BIG plane 7
00  // 81 x87y31 SB_DRIVE plane 8,7
00  // 82 x87y31 SB_BIG plane 8
00  // 83 x87y31 SB_BIG plane 8
00  // 84 x87y31 SB_BIG plane 9
00  // 85 x87y31 SB_BIG plane 9
00  // 86 x87y31 SB_DRIVE plane 10,9
00  // 87 x87y31 SB_BIG plane 10
00  // 88 x87y31 SB_BIG plane 10
31  // 89 x87y31 SB_BIG plane 11
00  // 90 x87y31 SB_BIG plane 11
00  // 91 x87y31 SB_DRIVE plane 12,11
00  // 92 x87y31 SB_BIG plane 12
00  // 93 x87y31 SB_BIG plane 12
00  // 94 x88y32 SB_SML plane 1
00  // 95 x88y32 SB_SML plane 2,1
00  // 96 x88y32 SB_SML plane 2
00  // 97 x88y32 SB_SML plane 3
00  // 98 x88y32 SB_SML plane 4,3
00  // 99 x88y32 SB_SML plane 4
00  // 100 x88y32 SB_SML plane 5
00  // 101 x88y32 SB_SML plane 6,5
00  // 102 x88y32 SB_SML plane 6
00  // 103 x88y32 SB_SML plane 7
90  // 104 x88y32 SB_SML plane 8,7
04  // 105 x88y32 SB_SML plane 8
56 // -- CRC low byte
C1 // -- CRC high byte


// Config Latches on x89y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 67F2     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
10 // y_sel: 31
14 // -- CRC low byte
7F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 67FA
25 // Length: 37
32 // -- CRC low byte
4E // -- CRC high byte
FC  //  0 x89y31 CPE[0]  _a96  C_MX2b/D///    
00  //  1 x89y31 CPE[1]  80'h00_C500_00_0040_0AC4_00FC modified with path inversions
C4  //  2 x89y31 CPE[2]  80'h00_FA00_00_0040_0AC0_00F3 from netlist
0A  //  3 x89y31 CPE[3]      00_3F00_00_0000_0004_000F difference
40  //  4 x89y31 CPE[4]
00  //  5 x89y31 CPE[5]
00  //  6 x89y31 CPE[6]
00  //  7 x89y31 CPE[7]
C5  //  8 x89y31 CPE[8]
00  //  9 x89y31 CPE[9]
00  // 10 x89y32 CPE[0]
00  // 11 x89y32 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x89y32 CPE[2]
00  // 13 x89y32 CPE[3]
00  // 14 x89y32 CPE[4]
60  // 15 x89y32 CPE[5]
3F  // 16 x89y32 CPE[6]
00  // 17 x89y32 CPE[7]
00  // 18 x89y32 CPE[8]
00  // 19 x89y32 CPE[9]
33  // 20 x90y31 CPE[0]  _a601  C_MX4b////    
00  // 21 x90y31 CPE[1]  80'h00_0018_00_0040_0AF2_0033 modified with path inversions
F2  // 22 x90y31 CPE[2]  80'h00_0018_00_0040_0AF0_0033 from netlist
0A  // 23 x90y31 CPE[3]      00_0000_00_0000_0002_0000 difference
40  // 24 x90y31 CPE[4]
00  // 25 x90y31 CPE[5]
00  // 26 x90y31 CPE[6]
18  // 27 x90y31 CPE[7]
00  // 28 x90y31 CPE[8]
00  // 29 x90y31 CPE[9]
00  // 30 x90y32 CPE[0]
00  // 31 x90y32 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x90y32 CPE[2]
00  // 33 x90y32 CPE[3]
00  // 34 x90y32 CPE[4]
60  // 35 x90y32 CPE[5]
3F  // 36 x90y32 CPE[6]
76 // -- CRC low byte
BC // -- CRC high byte


// Config Latches on x91y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6825     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
10 // y_sel: 31
7C // -- CRC low byte
55 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 682D
1B // Length: 27
CF // -- CRC low byte
96 // -- CRC high byte
F3  //  0 x91y31 CPE[0]  _a494  C_///AND/D
FF  //  1 x91y31 CPE[1]  80'h00_C600_80_0000_0C08_FFF3 modified with path inversions
08  //  2 x91y31 CPE[2]  80'h00_FA00_80_0000_0C08_FFFC from netlist
0C  //  3 x91y31 CPE[3]      00_3C00_00_0000_0000_000F difference
00  //  4 x91y31 CPE[4]
00  //  5 x91y31 CPE[5]
80  //  6 x91y31 CPE[6]
00  //  7 x91y31 CPE[7]
C6  //  8 x91y31 CPE[8]
00  //  9 x91y31 CPE[9]
B7  // 10 x91y32 CPE[0]  _a82  C_OR/DST///    
BB  // 11 x91y32 CPE[1]  80'h20_3600_00_0000_0EEE_BBB7 modified with path inversions
EE  // 12 x91y32 CPE[2]  80'h20_BA00_00_0000_0EEE_EDE7 from netlist
0E  // 13 x91y32 CPE[3]      00_8C00_00_0000_0000_5650 difference
00  // 14 x91y32 CPE[4]
00  // 15 x91y32 CPE[5]
00  // 16 x91y32 CPE[6]
00  // 17 x91y32 CPE[7]
36  // 18 x91y32 CPE[8]
20  // 19 x91y32 CPE[9]
00  // 20 x92y31 CPE[0]
00  // 21 x92y31 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 22 x92y31 CPE[2]
00  // 23 x92y31 CPE[3]
00  // 24 x92y31 CPE[4]
60  // 25 x92y31 CPE[5]
3F  // 26 x92y31 CPE[6]
4D // -- CRC low byte
7D // -- CRC high byte


// Config Latches on x93y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 684E     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
10 // y_sel: 31
A4 // -- CRC low byte
4C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6856
12 // Length: 18
0E // -- CRC low byte
0B // -- CRC high byte
55  //  0 x93y31 CPE[0]  _a81  C_///AND/D
FF  //  1 x93y31 CPE[1]  80'h00_C500_80_0000_0C08_FF55 modified with path inversions
08  //  2 x93y31 CPE[2]  80'h00_FA00_80_0000_0C08_FFAA from netlist
0C  //  3 x93y31 CPE[3]      00_3F00_00_0000_0000_00FF difference
00  //  4 x93y31 CPE[4]
00  //  5 x93y31 CPE[5]
80  //  6 x93y31 CPE[6]
00  //  7 x93y31 CPE[7]
C5  //  8 x93y31 CPE[8]
00  //  9 x93y31 CPE[9]
FF  // 10 x93y32 CPE[0]  _a655  C_AND////    
5A  // 11 x93y32 CPE[1]  80'h00_0018_00_0000_0C88_5AFF modified with path inversions
88  // 12 x93y32 CPE[2]  80'h00_0018_00_0000_0C88_AAFF from netlist
0C  // 13 x93y32 CPE[3]      00_0000_00_0000_0000_F000 difference
00  // 14 x93y32 CPE[4]
00  // 15 x93y32 CPE[5]
00  // 16 x93y32 CPE[6]
18  // 17 x93y32 CPE[7]
E9 // -- CRC low byte
16 // -- CRC high byte


// Config Latches on x95y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 686E     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
10 // y_sel: 31
FD // -- CRC low byte
5A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6876
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FF  //  0 x95y31 CPE[0]  _a592  C_AND/D///    
3F  //  1 x95y31 CPE[1]  80'h00_C500_00_0000_0C88_3FFF modified with path inversions
88  //  2 x95y31 CPE[2]  80'h00_EA00_00_0000_0C88_CFFF from netlist
0C  //  3 x95y31 CPE[3]      00_2F00_00_0000_0000_F000 difference
00  //  4 x95y31 CPE[4]
00  //  5 x95y31 CPE[5]
00  //  6 x95y31 CPE[6]
00  //  7 x95y31 CPE[7]
C5  //  8 x95y31 CPE[8]
00  //  9 x95y31 CPE[9]
00  // 10 x95y32 CPE[0]
00  // 11 x95y32 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x95y32 CPE[2]
00  // 13 x95y32 CPE[3]
00  // 14 x95y32 CPE[4]
60  // 15 x95y32 CPE[5]
3F  // 16 x95y32 CPE[6]
00  // 17 x95y32 CPE[7]
00  // 18 x95y32 CPE[8]
00  // 19 x95y32 CPE[9]
00  // 20 x96y31 CPE[0]
00  // 21 x96y31 CPE[1]
00  // 22 x96y31 CPE[2]
00  // 23 x96y31 CPE[3]
00  // 24 x96y31 CPE[4]
00  // 25 x96y31 CPE[5]
00  // 26 x96y31 CPE[6]
00  // 27 x96y31 CPE[7]
00  // 28 x96y31 CPE[8]
00  // 29 x96y31 CPE[9]
3F  // 30 x96y32 CPE[0]  _a582  C_///AND/D
FF  // 31 x96y32 CPE[1]  80'h00_C900_80_0000_0C08_FF3F modified with path inversions
08  // 32 x96y32 CPE[2]  80'h00_E600_80_0000_0C08_FFCF from netlist
0C  // 33 x96y32 CPE[3]      00_2F00_00_0000_0000_00F0 difference
00  // 34 x96y32 CPE[4]
00  // 35 x96y32 CPE[5]
80  // 36 x96y32 CPE[6]
00  // 37 x96y32 CPE[7]
C9  // 38 x96y32 CPE[8]
B2 // -- CRC low byte
59 // -- CRC high byte


// Config Latches on x97y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 68A3     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
10 // y_sel: 31
25 // -- CRC low byte
43 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 68AB
13 // Length: 19
87 // -- CRC low byte
1A // -- CRC high byte
00  //  0 x97y31 CPE[0]  _a100  C_MX2a/D///    
02  //  1 x97y31 CPE[1]  80'h00_C600_00_0040_0C13_0200 modified with path inversions
13  //  2 x97y31 CPE[2]  80'h00_EA00_00_0040_0C03_0200 from netlist
0C  //  3 x97y31 CPE[3]      00_2C00_00_0000_0010_0000 difference
40  //  4 x97y31 CPE[4]
00  //  5 x97y31 CPE[5]
00  //  6 x97y31 CPE[6]
00  //  7 x97y31 CPE[7]
C6  //  8 x97y31 CPE[8]
00  //  9 x97y31 CPE[9]
1F  // 10 x97y32 CPE[0]  _a73  C_AND/D///    _a69  C_///AND/D
2F  // 11 x97y32 CPE[1]  80'h00_C500_80_0000_0C88_2F1F modified with path inversions
88  // 12 x97y32 CPE[2]  80'h00_FA00_80_0000_0C88_8F8F from netlist
0C  // 13 x97y32 CPE[3]      00_3F00_00_0000_0000_A090 difference
00  // 14 x97y32 CPE[4]
00  // 15 x97y32 CPE[5]
80  // 16 x97y32 CPE[6]
00  // 17 x97y32 CPE[7]
C5  // 18 x97y32 CPE[8]
F7 // -- CRC low byte
76 // -- CRC high byte


// Config Latches on x99y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 68C4     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
10 // y_sel: 31
4D // -- CRC low byte
69 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 68CC
25 // Length: 37
32 // -- CRC low byte
4E // -- CRC high byte
FF  //  0 x99y31 CPE[0]  _a80  C_AND/D///    
2F  //  1 x99y31 CPE[1]  80'h00_C900_00_0000_0C88_2FFF modified with path inversions
88  //  2 x99y31 CPE[2]  80'h00_FA00_00_0000_0C88_8FFF from netlist
0C  //  3 x99y31 CPE[3]      00_3300_00_0000_0000_A000 difference
00  //  4 x99y31 CPE[4]
00  //  5 x99y31 CPE[5]
00  //  6 x99y31 CPE[6]
00  //  7 x99y31 CPE[7]
C9  //  8 x99y31 CPE[8]
00  //  9 x99y31 CPE[9]
FF  // 10 x99y32 CPE[0]  _a72  C_AND/D///    
2F  // 11 x99y32 CPE[1]  80'h00_C600_00_0000_0C88_2FFF modified with path inversions
88  // 12 x99y32 CPE[2]  80'h00_FA00_00_0000_0C88_8FFF from netlist
0C  // 13 x99y32 CPE[3]      00_3C00_00_0000_0000_A000 difference
00  // 14 x99y32 CPE[4]
00  // 15 x99y32 CPE[5]
00  // 16 x99y32 CPE[6]
00  // 17 x99y32 CPE[7]
C6  // 18 x99y32 CPE[8]
00  // 19 x99y32 CPE[9]
FC  // 20 x100y31 CPE[0]  _a583  C_AND/D///    _a586  C_///AND/D
CF  // 21 x100y31 CPE[1]  80'h00_C500_80_0000_0C88_CFFC modified with path inversions
88  // 22 x100y31 CPE[2]  80'h00_E600_80_0000_0C88_CFFC from netlist
0C  // 23 x100y31 CPE[3]      00_2300_00_0000_0000_0000 difference
00  // 24 x100y31 CPE[4]
00  // 25 x100y31 CPE[5]
80  // 26 x100y31 CPE[6]
00  // 27 x100y31 CPE[7]
C5  // 28 x100y31 CPE[8]
00  // 29 x100y31 CPE[9]
00  // 30 x100y32 CPE[0]
00  // 31 x100y32 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x100y32 CPE[2]
00  // 33 x100y32 CPE[3]
00  // 34 x100y32 CPE[4]
60  // 35 x100y32 CPE[5]
3F  // 36 x100y32 CPE[6]
81 // -- CRC low byte
BC // -- CRC high byte


// Config Latches on x101y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 68F7     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
10 // y_sel: 31
95 // -- CRC low byte
70 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 68FF
13 // Length: 19
87 // -- CRC low byte
1A // -- CRC high byte
FC  //  0 x101y31 CPE[0]  _a268  C_ORAND////    _a595  C_///AND/D
AE  //  1 x101y31 CPE[1]  80'h00_C518_80_0000_0C88_AEFC modified with path inversions
88  //  2 x101y31 CPE[2]  80'h00_EA18_80_0000_0C88_AEFC from netlist
0C  //  3 x101y31 CPE[3]      00_2F00_00_0000_0000_0000 difference
00  //  4 x101y31 CPE[4]
00  //  5 x101y31 CPE[5]
80  //  6 x101y31 CPE[6]
18  //  7 x101y31 CPE[7]
C5  //  8 x101y31 CPE[8]
00  //  9 x101y31 CPE[9]
5C  // 10 x101y32 CPE[0]  _a70  C_///AND/D
FF  // 11 x101y32 CPE[1]  80'h00_C600_80_0000_0C08_FF5C modified with path inversions
08  // 12 x101y32 CPE[2]  80'h00_FA00_80_0000_0C08_FFAC from netlist
0C  // 13 x101y32 CPE[3]      00_3C00_00_0000_0000_00F0 difference
00  // 14 x101y32 CPE[4]
00  // 15 x101y32 CPE[5]
80  // 16 x101y32 CPE[6]
00  // 17 x101y32 CPE[7]
C6  // 18 x101y32 CPE[8]
D6 // -- CRC low byte
4A // -- CRC high byte


// Config Latches on x103y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6918     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
10 // y_sel: 31
9D // -- CRC low byte
3D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6920
25 // Length: 37
32 // -- CRC low byte
4E // -- CRC high byte
00  //  0 x103y31 CPE[0]
00  //  1 x103y31 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x103y31 CPE[2]
00  //  3 x103y31 CPE[3]
00  //  4 x103y31 CPE[4]
60  //  5 x103y31 CPE[5]
3F  //  6 x103y31 CPE[6]
00  //  7 x103y31 CPE[7]
00  //  8 x103y31 CPE[8]
00  //  9 x103y31 CPE[9]
00  // 10 x103y32 CPE[0]
00  // 11 x103y32 CPE[1]
00  // 12 x103y32 CPE[2]
00  // 13 x103y32 CPE[3]
00  // 14 x103y32 CPE[4]
00  // 15 x103y32 CPE[5]
00  // 16 x103y32 CPE[6]
00  // 17 x103y32 CPE[7]
00  // 18 x103y32 CPE[8]
00  // 19 x103y32 CPE[9]
4F  // 20 x104y31 CPE[0]  net1 = net2: _a64  C_AND/D//AND/D
3A  // 21 x104y31 CPE[1]  80'h00_C900_80_0000_0C88_3A4F modified with path inversions
88  // 22 x104y31 CPE[2]  80'h00_FA00_80_0000_0C88_CA4F from netlist
0C  // 23 x104y31 CPE[3]      00_3300_00_0000_0000_F000 difference
00  // 24 x104y31 CPE[4]
00  // 25 x104y31 CPE[5]
80  // 26 x104y31 CPE[6]
00  // 27 x104y31 CPE[7]
C9  // 28 x104y31 CPE[8]
00  // 29 x104y31 CPE[9]
00  // 30 x104y32 CPE[0]
00  // 31 x104y32 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x104y32 CPE[2]
00  // 33 x104y32 CPE[3]
00  // 34 x104y32 CPE[4]
60  // 35 x104y32 CPE[5]
3F  // 36 x104y32 CPE[6]
46 // -- CRC low byte
25 // -- CRC high byte


// Config Latches on x105y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 694B     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
10 // y_sel: 31
45 // -- CRC low byte
24 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6953
25 // Length: 37
32 // -- CRC low byte
4E // -- CRC high byte
FA  //  0 x105y31 CPE[0]  net1 = net2: _a465  C_AND/D//AND/D
AF  //  1 x105y31 CPE[1]  80'h00_C900_80_0000_0C88_AFFA modified with path inversions
88  //  2 x105y31 CPE[2]  80'h00_FA00_80_0000_0C88_AFFA from netlist
0C  //  3 x105y31 CPE[3]      00_3300_00_0000_0000_0000 difference
00  //  4 x105y31 CPE[4]
00  //  5 x105y31 CPE[5]
80  //  6 x105y31 CPE[6]
00  //  7 x105y31 CPE[7]
C9  //  8 x105y31 CPE[8]
00  //  9 x105y31 CPE[9]
FF  // 10 x105y32 CPE[0]  _a65  C_AND/D///    
CA  // 11 x105y32 CPE[1]  80'h00_C600_00_0000_0C88_CAFF modified with path inversions
88  // 12 x105y32 CPE[2]  80'h00_FA00_00_0000_0C88_CAFF from netlist
0C  // 13 x105y32 CPE[3]      00_3C00_00_0000_0000_0000 difference
00  // 14 x105y32 CPE[4]
00  // 15 x105y32 CPE[5]
00  // 16 x105y32 CPE[6]
00  // 17 x105y32 CPE[7]
C6  // 18 x105y32 CPE[8]
00  // 19 x105y32 CPE[9]
B5  // 20 x106y31 CPE[0]  _a757  C_OR////    
C3  // 21 x106y31 CPE[1]  80'h00_0018_00_0000_0EEE_C3B5 modified with path inversions
EE  // 22 x106y31 CPE[2]  80'h00_0018_00_0000_0EEE_3375 from netlist
0E  // 23 x106y31 CPE[3]      00_0000_00_0000_0000_F0C0 difference
00  // 24 x106y31 CPE[4]
00  // 25 x106y31 CPE[5]
00  // 26 x106y31 CPE[6]
18  // 27 x106y31 CPE[7]
00  // 28 x106y31 CPE[8]
00  // 29 x106y31 CPE[9]
00  // 30 x106y32 CPE[0]
00  // 31 x106y32 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x106y32 CPE[2]
00  // 33 x106y32 CPE[3]
00  // 34 x106y32 CPE[4]
60  // 35 x106y32 CPE[5]
3F  // 36 x106y32 CPE[6]
23 // -- CRC low byte
0A // -- CRC high byte


// Config Latches on x107y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 697E     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
10 // y_sel: 31
2D // -- CRC low byte
0E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6986
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
3F  //  0 x107y31 CPE[0]  _a569  C_AND/D///    _a579  C_///AND/D
AF  //  1 x107y31 CPE[1]  80'h00_C500_80_0000_0C88_AF3F modified with path inversions
88  //  2 x107y31 CPE[2]  80'h00_EA00_80_0000_0C88_AFCF from netlist
0C  //  3 x107y31 CPE[3]      00_2F00_00_0000_0000_00F0 difference
00  //  4 x107y31 CPE[4]
00  //  5 x107y31 CPE[5]
80  //  6 x107y31 CPE[6]
00  //  7 x107y31 CPE[7]
C5  //  8 x107y31 CPE[8]
00  //  9 x107y31 CPE[9]
00  // 10 x107y32 CPE[0]
00  // 11 x107y32 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x107y32 CPE[2]
00  // 13 x107y32 CPE[3]
00  // 14 x107y32 CPE[4]
60  // 15 x107y32 CPE[5]
3F  // 16 x107y32 CPE[6]
00  // 17 x107y32 CPE[7]
00  // 18 x107y32 CPE[8]
00  // 19 x107y32 CPE[9]
00  // 20 x108y31 CPE[0]
00  // 21 x108y31 CPE[1]
00  // 22 x108y31 CPE[2]
00  // 23 x108y31 CPE[3]
00  // 24 x108y31 CPE[4]
00  // 25 x108y31 CPE[5]
00  // 26 x108y31 CPE[6]
00  // 27 x108y31 CPE[7]
00  // 28 x108y31 CPE[8]
00  // 29 x108y31 CPE[9]
88  // 30 x108y32 CPE[0]  _a758  C_AND////    
88  // 31 x108y32 CPE[1]  80'h00_0018_00_0000_0888_8888 modified with path inversions
88  // 32 x108y32 CPE[2]  80'h00_0018_00_0000_0888_2112 from netlist
08  // 33 x108y32 CPE[3]      00_0000_00_0000_0000_A99A difference
00  // 34 x108y32 CPE[4]
00  // 35 x108y32 CPE[5]
00  // 36 x108y32 CPE[6]
18  // 37 x108y32 CPE[7]
60 // -- CRC low byte
88 // -- CRC high byte


// Config Latches on x109y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 69B2     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
10 // y_sel: 31
F5 // -- CRC low byte
17 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 69BA
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
00  //  0 x109y31 CPE[0]
00  //  1 x109y31 CPE[1]
00  //  2 x109y31 CPE[2]
00  //  3 x109y31 CPE[3]
00  //  4 x109y31 CPE[4]
00  //  5 x109y31 CPE[5]
00  //  6 x109y31 CPE[6]
00  //  7 x109y31 CPE[7]
00  //  8 x109y31 CPE[8]
00  //  9 x109y31 CPE[9]
CF  // 10 x109y32 CPE[0]  net1 = net2: _a577  C_AND/D//AND/D
5F  // 11 x109y32 CPE[1]  80'h00_C600_80_0000_0C88_5FCF modified with path inversions
88  // 12 x109y32 CPE[2]  80'h00_EA00_80_0000_0C88_AFCF from netlist
0C  // 13 x109y32 CPE[3]      00_2C00_00_0000_0000_F000 difference
00  // 14 x109y32 CPE[4]
00  // 15 x109y32 CPE[5]
80  // 16 x109y32 CPE[6]
00  // 17 x109y32 CPE[7]
C6  // 18 x109y32 CPE[8]
00  // 19 x109y32 CPE[9]
FF  // 20 x110y31 CPE[0]  _a845  C_////Bridge
FF  // 21 x110y31 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 22 x110y31 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 23 x110y31 CPE[3]
00  // 24 x110y31 CPE[4]
00  // 25 x110y31 CPE[5]
00  // 26 x110y31 CPE[6]
A3  // 27 x110y31 CPE[7]
00  // 28 x110y31 CPE[8]
00  // 29 x110y31 CPE[9]
FF  // 30 x110y32 CPE[0]  _a846  C_////Bridge
FF  // 31 x110y32 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  // 32 x110y32 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  // 33 x110y32 CPE[3]
00  // 34 x110y32 CPE[4]
00  // 35 x110y32 CPE[5]
00  // 36 x110y32 CPE[6]
A2  // 37 x110y32 CPE[7]
1E // -- CRC low byte
4B // -- CRC high byte


// Config Latches on x91y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 69E6     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
11 // y_sel: 33
F5 // -- CRC low byte
44 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 69EE
39 // Length: 57
DF // -- CRC low byte
94 // -- CRC high byte
00  //  0 x91y33 CPE[0]
00  //  1 x91y33 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x91y33 CPE[2]
00  //  3 x91y33 CPE[3]
00  //  4 x91y33 CPE[4]
60  //  5 x91y33 CPE[5]
3F  //  6 x91y33 CPE[6]
00  //  7 x91y33 CPE[7]
00  //  8 x91y33 CPE[8]
00  //  9 x91y33 CPE[9]
00  // 10 x91y34 CPE[0]
00  // 11 x91y34 CPE[1]
00  // 12 x91y34 CPE[2]
00  // 13 x91y34 CPE[3]
00  // 14 x91y34 CPE[4]
00  // 15 x91y34 CPE[5]
00  // 16 x91y34 CPE[6]
00  // 17 x91y34 CPE[7]
00  // 18 x91y34 CPE[8]
00  // 19 x91y34 CPE[9]
00  // 20 x92y33 CPE[0]
00  // 21 x92y33 CPE[1]
00  // 22 x92y33 CPE[2]
00  // 23 x92y33 CPE[3]
00  // 24 x92y33 CPE[4]
00  // 25 x92y33 CPE[5]
00  // 26 x92y33 CPE[6]
00  // 27 x92y33 CPE[7]
00  // 28 x92y33 CPE[8]
00  // 29 x92y33 CPE[9]
00  // 30 x92y34 CPE[0]
00  // 31 x92y34 CPE[1]
00  // 32 x92y34 CPE[2]
00  // 33 x92y34 CPE[3]
00  // 34 x92y34 CPE[4]
00  // 35 x92y34 CPE[5]
00  // 36 x92y34 CPE[6]
00  // 37 x92y34 CPE[7]
00  // 38 x92y34 CPE[8]
00  // 39 x92y34 CPE[9]
00  // 40 x91y33 INMUX plane 2,1
00  // 41 x91y33 INMUX plane 4,3
00  // 42 x91y33 INMUX plane 6,5
01  // 43 x91y33 INMUX plane 8,7
00  // 44 x91y33 INMUX plane 10,9
00  // 45 x91y33 INMUX plane 12,11
00  // 46 x91y34 INMUX plane 2,1
00  // 47 x91y34 INMUX plane 4,3
00  // 48 x91y34 INMUX plane 6,5
00  // 49 x91y34 INMUX plane 8,7
00  // 50 x91y34 INMUX plane 10,9
00  // 51 x91y34 INMUX plane 12,11
28  // 52 x92y33 INMUX plane 2,1
01  // 53 x92y33 INMUX plane 4,3
00  // 54 x92y33 INMUX plane 6,5
01  // 55 x92y33 INMUX plane 8,7
28  // 56 x92y33 INMUX plane 10,9
1E // -- CRC low byte
58 // -- CRC high byte


// Config Latches on x93y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6A2D     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
11 // y_sel: 33
2D // -- CRC low byte
5D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6A35
59 // Length: 89
D9 // -- CRC low byte
F7 // -- CRC high byte
00  //  0 x93y33 CPE[0]
00  //  1 x93y33 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x93y33 CPE[2]
00  //  3 x93y33 CPE[3]
00  //  4 x93y33 CPE[4]
60  //  5 x93y33 CPE[5]
3F  //  6 x93y33 CPE[6]
00  //  7 x93y33 CPE[7]
00  //  8 x93y33 CPE[8]
00  //  9 x93y33 CPE[9]
00  // 10 x93y34 CPE[0]
00  // 11 x93y34 CPE[1]
00  // 12 x93y34 CPE[2]
00  // 13 x93y34 CPE[3]
00  // 14 x93y34 CPE[4]
00  // 15 x93y34 CPE[5]
00  // 16 x93y34 CPE[6]
00  // 17 x93y34 CPE[7]
00  // 18 x93y34 CPE[8]
00  // 19 x93y34 CPE[9]
00  // 20 x94y33 CPE[0]
00  // 21 x94y33 CPE[1]
00  // 22 x94y33 CPE[2]
00  // 23 x94y33 CPE[3]
00  // 24 x94y33 CPE[4]
00  // 25 x94y33 CPE[5]
00  // 26 x94y33 CPE[6]
00  // 27 x94y33 CPE[7]
00  // 28 x94y33 CPE[8]
00  // 29 x94y33 CPE[9]
00  // 30 x94y34 CPE[0]
00  // 31 x94y34 CPE[1]
00  // 32 x94y34 CPE[2]
00  // 33 x94y34 CPE[3]
00  // 34 x94y34 CPE[4]
00  // 35 x94y34 CPE[5]
00  // 36 x94y34 CPE[6]
00  // 37 x94y34 CPE[7]
00  // 38 x94y34 CPE[8]
00  // 39 x94y34 CPE[9]
00  // 40 x93y33 INMUX plane 2,1
00  // 41 x93y33 INMUX plane 4,3
00  // 42 x93y33 INMUX plane 6,5
00  // 43 x93y33 INMUX plane 8,7
00  // 44 x93y33 INMUX plane 10,9
00  // 45 x93y33 INMUX plane 12,11
08  // 46 x93y34 INMUX plane 2,1
00  // 47 x93y34 INMUX plane 4,3
00  // 48 x93y34 INMUX plane 6,5
00  // 49 x93y34 INMUX plane 8,7
08  // 50 x93y34 INMUX plane 10,9
00  // 51 x93y34 INMUX plane 12,11
00  // 52 x94y33 INMUX plane 2,1
05  // 53 x94y33 INMUX plane 4,3
00  // 54 x94y33 INMUX plane 6,5
00  // 55 x94y33 INMUX plane 8,7
00  // 56 x94y33 INMUX plane 10,9
00  // 57 x94y33 INMUX plane 12,11
00  // 58 x94y34 INMUX plane 2,1
00  // 59 x94y34 INMUX plane 4,3
00  // 60 x94y34 INMUX plane 6,5
00  // 61 x94y34 INMUX plane 8,7
00  // 62 x94y34 INMUX plane 10,9
00  // 63 x94y34 INMUX plane 12,11
00  // 64 x93y33 SB_BIG plane 1
00  // 65 x93y33 SB_BIG plane 1
00  // 66 x93y33 SB_DRIVE plane 2,1
40  // 67 x93y33 SB_BIG plane 2
01  // 68 x93y33 SB_BIG plane 2
00  // 69 x93y33 SB_BIG plane 3
00  // 70 x93y33 SB_BIG plane 3
00  // 71 x93y33 SB_DRIVE plane 4,3
00  // 72 x93y33 SB_BIG plane 4
00  // 73 x93y33 SB_BIG plane 4
00  // 74 x93y33 SB_BIG plane 5
00  // 75 x93y33 SB_BIG plane 5
00  // 76 x93y33 SB_DRIVE plane 6,5
00  // 77 x93y33 SB_BIG plane 6
00  // 78 x93y33 SB_BIG plane 6
00  // 79 x93y33 SB_BIG plane 7
00  // 80 x93y33 SB_BIG plane 7
00  // 81 x93y33 SB_DRIVE plane 8,7
00  // 82 x93y33 SB_BIG plane 8
00  // 83 x93y33 SB_BIG plane 8
00  // 84 x93y33 SB_BIG plane 9
00  // 85 x93y33 SB_BIG plane 9
00  // 86 x93y33 SB_DRIVE plane 10,9
40  // 87 x93y33 SB_BIG plane 10
01  // 88 x93y33 SB_BIG plane 10
67 // -- CRC low byte
9B // -- CRC high byte


// Config Latches on x95y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6A94     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
11 // y_sel: 33
74 // -- CRC low byte
4B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6A9C
62 // Length: 98
89 // -- CRC low byte
78 // -- CRC high byte
00  //  0 x95y33 CPE[0]
00  //  1 x95y33 CPE[1]
00  //  2 x95y33 CPE[2]
00  //  3 x95y33 CPE[3]
00  //  4 x95y33 CPE[4]
00  //  5 x95y33 CPE[5]
00  //  6 x95y33 CPE[6]
00  //  7 x95y33 CPE[7]
00  //  8 x95y33 CPE[8]
00  //  9 x95y33 CPE[9]
00  // 10 x95y34 CPE[0]
00  // 11 x95y34 CPE[1]
00  // 12 x95y34 CPE[2]
00  // 13 x95y34 CPE[3]
00  // 14 x95y34 CPE[4]
00  // 15 x95y34 CPE[5]
00  // 16 x95y34 CPE[6]
00  // 17 x95y34 CPE[7]
00  // 18 x95y34 CPE[8]
00  // 19 x95y34 CPE[9]
00  // 20 x96y33 CPE[0]
00  // 21 x96y33 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 22 x96y33 CPE[2]
00  // 23 x96y33 CPE[3]
00  // 24 x96y33 CPE[4]
60  // 25 x96y33 CPE[5]
3F  // 26 x96y33 CPE[6]
00  // 27 x96y33 CPE[7]
00  // 28 x96y33 CPE[8]
00  // 29 x96y33 CPE[9]
00  // 30 x96y34 CPE[0]
00  // 31 x96y34 CPE[1]
00  // 32 x96y34 CPE[2]
00  // 33 x96y34 CPE[3]
00  // 34 x96y34 CPE[4]
00  // 35 x96y34 CPE[5]
00  // 36 x96y34 CPE[6]
00  // 37 x96y34 CPE[7]
00  // 38 x96y34 CPE[8]
00  // 39 x96y34 CPE[9]
00  // 40 x95y33 INMUX plane 2,1
00  // 41 x95y33 INMUX plane 4,3
00  // 42 x95y33 INMUX plane 6,5
00  // 43 x95y33 INMUX plane 8,7
00  // 44 x95y33 INMUX plane 10,9
00  // 45 x95y33 INMUX plane 12,11
00  // 46 x95y34 INMUX plane 2,1
01  // 47 x95y34 INMUX plane 4,3
00  // 48 x95y34 INMUX plane 6,5
00  // 49 x95y34 INMUX plane 8,7
00  // 50 x95y34 INMUX plane 10,9
00  // 51 x95y34 INMUX plane 12,11
00  // 52 x96y33 INMUX plane 2,1
00  // 53 x96y33 INMUX plane 4,3
00  // 54 x96y33 INMUX plane 6,5
00  // 55 x96y33 INMUX plane 8,7
00  // 56 x96y33 INMUX plane 10,9
00  // 57 x96y33 INMUX plane 12,11
00  // 58 x96y34 INMUX plane 2,1
00  // 59 x96y34 INMUX plane 4,3
00  // 60 x96y34 INMUX plane 6,5
00  // 61 x96y34 INMUX plane 8,7
00  // 62 x96y34 INMUX plane 10,9
00  // 63 x96y34 INMUX plane 12,11
00  // 64 x96y34 SB_BIG plane 1
00  // 65 x96y34 SB_BIG plane 1
00  // 66 x96y34 SB_DRIVE plane 2,1
00  // 67 x96y34 SB_BIG plane 2
00  // 68 x96y34 SB_BIG plane 2
00  // 69 x96y34 SB_BIG plane 3
00  // 70 x96y34 SB_BIG plane 3
00  // 71 x96y34 SB_DRIVE plane 4,3
00  // 72 x96y34 SB_BIG plane 4
00  // 73 x96y34 SB_BIG plane 4
00  // 74 x96y34 SB_BIG plane 5
00  // 75 x96y34 SB_BIG plane 5
00  // 76 x96y34 SB_DRIVE plane 6,5
00  // 77 x96y34 SB_BIG plane 6
00  // 78 x96y34 SB_BIG plane 6
00  // 79 x96y34 SB_BIG plane 7
00  // 80 x96y34 SB_BIG plane 7
00  // 81 x96y34 SB_DRIVE plane 8,7
00  // 82 x96y34 SB_BIG plane 8
00  // 83 x96y34 SB_BIG plane 8
00  // 84 x96y34 SB_BIG plane 9
00  // 85 x96y34 SB_BIG plane 9
00  // 86 x96y34 SB_DRIVE plane 10,9
00  // 87 x96y34 SB_BIG plane 10
00  // 88 x96y34 SB_BIG plane 10
00  // 89 x96y34 SB_BIG plane 11
00  // 90 x96y34 SB_BIG plane 11
00  // 91 x96y34 SB_DRIVE plane 12,11
00  // 92 x96y34 SB_BIG plane 12
00  // 93 x96y34 SB_BIG plane 12
00  // 94 x95y33 SB_SML plane 1
00  // 95 x95y33 SB_SML plane 2,1
00  // 96 x95y33 SB_SML plane 2
60  // 97 x95y33 SB_SML plane 3
9C // -- CRC low byte
8F // -- CRC high byte


// Config Latches on x97y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6B04     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
11 // y_sel: 33
AC // -- CRC low byte
52 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6B0C
3F // Length: 63
E9 // -- CRC low byte
F1 // -- CRC high byte
00  //  0 x97y33 CPE[0]
00  //  1 x97y33 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x97y33 CPE[2]
00  //  3 x97y33 CPE[3]
00  //  4 x97y33 CPE[4]
60  //  5 x97y33 CPE[5]
3F  //  6 x97y33 CPE[6]
00  //  7 x97y33 CPE[7]
00  //  8 x97y33 CPE[8]
00  //  9 x97y33 CPE[9]
00  // 10 x97y34 CPE[0]
00  // 11 x97y34 CPE[1]
00  // 12 x97y34 CPE[2]
00  // 13 x97y34 CPE[3]
00  // 14 x97y34 CPE[4]
00  // 15 x97y34 CPE[5]
00  // 16 x97y34 CPE[6]
00  // 17 x97y34 CPE[7]
00  // 18 x97y34 CPE[8]
00  // 19 x97y34 CPE[9]
00  // 20 x98y33 CPE[0]
00  // 21 x98y33 CPE[1]
00  // 22 x98y33 CPE[2]
00  // 23 x98y33 CPE[3]
00  // 24 x98y33 CPE[4]
00  // 25 x98y33 CPE[5]
00  // 26 x98y33 CPE[6]
00  // 27 x98y33 CPE[7]
00  // 28 x98y33 CPE[8]
00  // 29 x98y33 CPE[9]
00  // 30 x98y34 CPE[0]
00  // 31 x98y34 CPE[1]
00  // 32 x98y34 CPE[2]
00  // 33 x98y34 CPE[3]
00  // 34 x98y34 CPE[4]
00  // 35 x98y34 CPE[5]
00  // 36 x98y34 CPE[6]
00  // 37 x98y34 CPE[7]
00  // 38 x98y34 CPE[8]
00  // 39 x98y34 CPE[9]
00  // 40 x97y33 INMUX plane 2,1
28  // 41 x97y33 INMUX plane 4,3
00  // 42 x97y33 INMUX plane 6,5
00  // 43 x97y33 INMUX plane 8,7
28  // 44 x97y33 INMUX plane 10,9
00  // 45 x97y33 INMUX plane 12,11
00  // 46 x97y34 INMUX plane 2,1
00  // 47 x97y34 INMUX plane 4,3
00  // 48 x97y34 INMUX plane 6,5
00  // 49 x97y34 INMUX plane 8,7
00  // 50 x97y34 INMUX plane 10,9
00  // 51 x97y34 INMUX plane 12,11
00  // 52 x98y33 INMUX plane 2,1
05  // 53 x98y33 INMUX plane 4,3
00  // 54 x98y33 INMUX plane 6,5
00  // 55 x98y33 INMUX plane 8,7
28  // 56 x98y33 INMUX plane 10,9
00  // 57 x98y33 INMUX plane 12,11
00  // 58 x98y34 INMUX plane 2,1
10  // 59 x98y34 INMUX plane 4,3
00  // 60 x98y34 INMUX plane 6,5
00  // 61 x98y34 INMUX plane 8,7
10  // 62 x98y34 INMUX plane 10,9
EC // -- CRC low byte
62 // -- CRC high byte


// Config Latches on x99y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6B51     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
11 // y_sel: 33
C4 // -- CRC low byte
78 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6B59
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x99y33 CPE[0]
00  //  1 x99y33 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x99y33 CPE[2]
00  //  3 x99y33 CPE[3]
00  //  4 x99y33 CPE[4]
60  //  5 x99y33 CPE[5]
3F  //  6 x99y33 CPE[6]
00  //  7 x99y33 CPE[7]
00  //  8 x99y33 CPE[8]
00  //  9 x99y33 CPE[9]
00  // 10 x99y34 CPE[0]
00  // 11 x99y34 CPE[1]
00  // 12 x99y34 CPE[2]
00  // 13 x99y34 CPE[3]
00  // 14 x99y34 CPE[4]
00  // 15 x99y34 CPE[5]
00  // 16 x99y34 CPE[6]
00  // 17 x99y34 CPE[7]
00  // 18 x99y34 CPE[8]
00  // 19 x99y34 CPE[9]
00  // 20 x100y33 CPE[0]
00  // 21 x100y33 CPE[1]
00  // 22 x100y33 CPE[2]
00  // 23 x100y33 CPE[3]
00  // 24 x100y33 CPE[4]
00  // 25 x100y33 CPE[5]
00  // 26 x100y33 CPE[6]
00  // 27 x100y33 CPE[7]
00  // 28 x100y33 CPE[8]
00  // 29 x100y33 CPE[9]
00  // 30 x100y34 CPE[0]
00  // 31 x100y34 CPE[1]
00  // 32 x100y34 CPE[2]
00  // 33 x100y34 CPE[3]
00  // 34 x100y34 CPE[4]
00  // 35 x100y34 CPE[5]
00  // 36 x100y34 CPE[6]
00  // 37 x100y34 CPE[7]
00  // 38 x100y34 CPE[8]
00  // 39 x100y34 CPE[9]
00  // 40 x99y33 INMUX plane 2,1
00  // 41 x99y33 INMUX plane 4,3
00  // 42 x99y33 INMUX plane 6,5
00  // 43 x99y33 INMUX plane 8,7
00  // 44 x99y33 INMUX plane 10,9
00  // 45 x99y33 INMUX plane 12,11
00  // 46 x99y34 INMUX plane 2,1
01  // 47 x99y34 INMUX plane 4,3
00  // 48 x99y34 INMUX plane 6,5
00  // 49 x99y34 INMUX plane 8,7
08  // 50 x99y34 INMUX plane 10,9
00  // 51 x99y34 INMUX plane 12,11
00  // 52 x100y33 INMUX plane 2,1
00  // 53 x100y33 INMUX plane 4,3
00  // 54 x100y33 INMUX plane 6,5
00  // 55 x100y33 INMUX plane 8,7
00  // 56 x100y33 INMUX plane 10,9
28  // 57 x100y33 INMUX plane 12,11
00  // 58 x100y34 INMUX plane 2,1
00  // 59 x100y34 INMUX plane 4,3
00  // 60 x100y34 INMUX plane 6,5
00  // 61 x100y34 INMUX plane 8,7
00  // 62 x100y34 INMUX plane 10,9
00  // 63 x100y34 INMUX plane 12,11
00  // 64 x100y34 SB_BIG plane 1
00  // 65 x100y34 SB_BIG plane 1
00  // 66 x100y34 SB_DRIVE plane 2,1
00  // 67 x100y34 SB_BIG plane 2
00  // 68 x100y34 SB_BIG plane 2
00  // 69 x100y34 SB_BIG plane 3
00  // 70 x100y34 SB_BIG plane 3
00  // 71 x100y34 SB_DRIVE plane 4,3
00  // 72 x100y34 SB_BIG plane 4
0E  // 73 x100y34 SB_BIG plane 4
00  // 74 x100y34 SB_BIG plane 5
00  // 75 x100y34 SB_BIG plane 5
00  // 76 x100y34 SB_DRIVE plane 6,5
00  // 77 x100y34 SB_BIG plane 6
00  // 78 x100y34 SB_BIG plane 6
00  // 79 x100y34 SB_BIG plane 7
00  // 80 x100y34 SB_BIG plane 7
00  // 81 x100y34 SB_DRIVE plane 8,7
00  // 82 x100y34 SB_BIG plane 8
00  // 83 x100y34 SB_BIG plane 8
00  // 84 x100y34 SB_BIG plane 9
00  // 85 x100y34 SB_BIG plane 9
00  // 86 x100y34 SB_DRIVE plane 10,9
01  // 87 x100y34 SB_BIG plane 10
03  // 88 x100y34 SB_BIG plane 10
00  // 89 x100y34 SB_BIG plane 11
00  // 90 x100y34 SB_BIG plane 11
00  // 91 x100y34 SB_DRIVE plane 12,11
00  // 92 x100y34 SB_BIG plane 12
00  // 93 x100y34 SB_BIG plane 12
00  // 94 x99y33 SB_SML plane 1
00  // 95 x99y33 SB_SML plane 2,1
00  // 96 x99y33 SB_SML plane 2
40  // 97 x99y33 SB_SML plane 3
00  // 98 x99y33 SB_SML plane 4,3
00  // 99 x99y33 SB_SML plane 4
00  // 100 x99y33 SB_SML plane 5
00  // 101 x99y33 SB_SML plane 6,5
00  // 102 x99y33 SB_SML plane 6
00  // 103 x99y33 SB_SML plane 7
00  // 104 x99y33 SB_SML plane 8,7
40  // 105 x99y33 SB_SML plane 8
00  // 106 x99y33 SB_SML plane 9
00  // 107 x99y33 SB_SML plane 10,9
06  // 108 x99y33 SB_SML plane 10
F2 // -- CRC low byte
D9 // -- CRC high byte


// Config Latches on x101y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6BCC     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
11 // y_sel: 33
1C // -- CRC low byte
61 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6BD4
25 // Length: 37
32 // -- CRC low byte
4E // -- CRC high byte
00  //  0 x101y33 CPE[0]
00  //  1 x101y33 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x101y33 CPE[2]
00  //  3 x101y33 CPE[3]
00  //  4 x101y33 CPE[4]
60  //  5 x101y33 CPE[5]
3F  //  6 x101y33 CPE[6]
00  //  7 x101y33 CPE[7]
00  //  8 x101y33 CPE[8]
00  //  9 x101y33 CPE[9]
00  // 10 x101y34 CPE[0]
00  // 11 x101y34 CPE[1]
00  // 12 x101y34 CPE[2]
00  // 13 x101y34 CPE[3]
00  // 14 x101y34 CPE[4]
00  // 15 x101y34 CPE[5]
00  // 16 x101y34 CPE[6]
00  // 17 x101y34 CPE[7]
00  // 18 x101y34 CPE[8]
00  // 19 x101y34 CPE[9]
FA  // 20 x102y33 CPE[0]  _a453  C_///AND/D
FF  // 21 x102y33 CPE[1]  80'h00_CA00_80_0000_0C08_FFFA modified with path inversions
08  // 22 x102y33 CPE[2]  80'h00_FA00_80_0000_0C08_FFFA from netlist
0C  // 23 x102y33 CPE[3]      00_3000_00_0000_0000_0000 difference
00  // 24 x102y33 CPE[4]
00  // 25 x102y33 CPE[5]
80  // 26 x102y33 CPE[6]
00  // 27 x102y33 CPE[7]
CA  // 28 x102y33 CPE[8]
00  // 29 x102y33 CPE[9]
00  // 30 x102y34 CPE[0]
00  // 31 x102y34 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x102y34 CPE[2]
00  // 33 x102y34 CPE[3]
00  // 34 x102y34 CPE[4]
60  // 35 x102y34 CPE[5]
3F  // 36 x102y34 CPE[6]
49 // -- CRC low byte
D6 // -- CRC high byte


// Config Latches on x105y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6BFF     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
11 // y_sel: 33
CC // -- CRC low byte
35 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6C07
4A // Length: 74
C3 // -- CRC low byte
D5 // -- CRC high byte
00  //  0 x105y33 CPE[0]
00  //  1 x105y33 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x105y33 CPE[2]
00  //  3 x105y33 CPE[3]
00  //  4 x105y33 CPE[4]
60  //  5 x105y33 CPE[5]
3F  //  6 x105y33 CPE[6]
00  //  7 x105y33 CPE[7]
00  //  8 x105y33 CPE[8]
00  //  9 x105y33 CPE[9]
00  // 10 x105y34 CPE[0]
00  // 11 x105y34 CPE[1]
00  // 12 x105y34 CPE[2]
00  // 13 x105y34 CPE[3]
00  // 14 x105y34 CPE[4]
00  // 15 x105y34 CPE[5]
00  // 16 x105y34 CPE[6]
00  // 17 x105y34 CPE[7]
00  // 18 x105y34 CPE[8]
00  // 19 x105y34 CPE[9]
00  // 20 x106y33 CPE[0]
00  // 21 x106y33 CPE[1]
00  // 22 x106y33 CPE[2]
00  // 23 x106y33 CPE[3]
00  // 24 x106y33 CPE[4]
00  // 25 x106y33 CPE[5]
00  // 26 x106y33 CPE[6]
00  // 27 x106y33 CPE[7]
00  // 28 x106y33 CPE[8]
00  // 29 x106y33 CPE[9]
00  // 30 x106y34 CPE[0]
00  // 31 x106y34 CPE[1]
00  // 32 x106y34 CPE[2]
00  // 33 x106y34 CPE[3]
00  // 34 x106y34 CPE[4]
00  // 35 x106y34 CPE[5]
00  // 36 x106y34 CPE[6]
00  // 37 x106y34 CPE[7]
00  // 38 x106y34 CPE[8]
00  // 39 x106y34 CPE[9]
00  // 40 x105y33 INMUX plane 2,1
00  // 41 x105y33 INMUX plane 4,3
00  // 42 x105y33 INMUX plane 6,5
00  // 43 x105y33 INMUX plane 8,7
00  // 44 x105y33 INMUX plane 10,9
00  // 45 x105y33 INMUX plane 12,11
00  // 46 x105y34 INMUX plane 2,1
00  // 47 x105y34 INMUX plane 4,3
00  // 48 x105y34 INMUX plane 6,5
00  // 49 x105y34 INMUX plane 8,7
00  // 50 x105y34 INMUX plane 10,9
00  // 51 x105y34 INMUX plane 12,11
00  // 52 x106y33 INMUX plane 2,1
00  // 53 x106y33 INMUX plane 4,3
00  // 54 x106y33 INMUX plane 6,5
00  // 55 x106y33 INMUX plane 8,7
00  // 56 x106y33 INMUX plane 10,9
00  // 57 x106y33 INMUX plane 12,11
00  // 58 x106y34 INMUX plane 2,1
00  // 59 x106y34 INMUX plane 4,3
00  // 60 x106y34 INMUX plane 6,5
00  // 61 x106y34 INMUX plane 8,7
00  // 62 x106y34 INMUX plane 10,9
00  // 63 x106y34 INMUX plane 12,11
00  // 64 x105y33 SB_BIG plane 1
00  // 65 x105y33 SB_BIG plane 1
00  // 66 x105y33 SB_DRIVE plane 2,1
00  // 67 x105y33 SB_BIG plane 2
00  // 68 x105y33 SB_BIG plane 2
00  // 69 x105y33 SB_BIG plane 3
00  // 70 x105y33 SB_BIG plane 3
00  // 71 x105y33 SB_DRIVE plane 4,3
00  // 72 x105y33 SB_BIG plane 4
0E  // 73 x105y33 SB_BIG plane 4
9E // -- CRC low byte
35 // -- CRC high byte


// Config Latches on x107y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6C57     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
11 // y_sel: 33
A4 // -- CRC low byte
1F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6C5F
2D // Length: 45
7A // -- CRC low byte
C2 // -- CRC high byte
00  //  0 x107y33 CPE[0]
00  //  1 x107y33 CPE[1]
00  //  2 x107y33 CPE[2]
00  //  3 x107y33 CPE[3]
00  //  4 x107y33 CPE[4]
00  //  5 x107y33 CPE[5]
00  //  6 x107y33 CPE[6]
00  //  7 x107y33 CPE[7]
00  //  8 x107y33 CPE[8]
00  //  9 x107y33 CPE[9]
00  // 10 x107y34 CPE[0]
00  // 11 x107y34 CPE[1]
00  // 12 x107y34 CPE[2]
00  // 13 x107y34 CPE[3]
00  // 14 x107y34 CPE[4]
00  // 15 x107y34 CPE[5]
00  // 16 x107y34 CPE[6]
00  // 17 x107y34 CPE[7]
00  // 18 x107y34 CPE[8]
00  // 19 x107y34 CPE[9]
00  // 20 x108y33 CPE[0]
00  // 21 x108y33 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 22 x108y33 CPE[2]
00  // 23 x108y33 CPE[3]
00  // 24 x108y33 CPE[4]
60  // 25 x108y33 CPE[5]
3F  // 26 x108y33 CPE[6]
00  // 27 x108y33 CPE[7]
00  // 28 x108y33 CPE[8]
00  // 29 x108y33 CPE[9]
00  // 30 x108y34 CPE[0]
00  // 31 x108y34 CPE[1]
00  // 32 x108y34 CPE[2]
00  // 33 x108y34 CPE[3]
00  // 34 x108y34 CPE[4]
00  // 35 x108y34 CPE[5]
00  // 36 x108y34 CPE[6]
00  // 37 x108y34 CPE[7]
00  // 38 x108y34 CPE[8]
00  // 39 x108y34 CPE[9]
00  // 40 x107y33 INMUX plane 2,1
00  // 41 x107y33 INMUX plane 4,3
00  // 42 x107y33 INMUX plane 6,5
00  // 43 x107y33 INMUX plane 8,7
08  // 44 x107y33 INMUX plane 10,9
AD // -- CRC low byte
E8 // -- CRC high byte


// Config Latches on x109y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6C92     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
11 // y_sel: 33
7C // -- CRC low byte
06 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6C9A
2C // Length: 44
F3 // -- CRC low byte
D3 // -- CRC high byte
00  //  0 x109y33 CPE[0]
00  //  1 x109y33 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x109y33 CPE[2]
00  //  3 x109y33 CPE[3]
00  //  4 x109y33 CPE[4]
60  //  5 x109y33 CPE[5]
3F  //  6 x109y33 CPE[6]
00  //  7 x109y33 CPE[7]
00  //  8 x109y33 CPE[8]
00  //  9 x109y33 CPE[9]
00  // 10 x109y34 CPE[0]
00  // 11 x109y34 CPE[1]
00  // 12 x109y34 CPE[2]
00  // 13 x109y34 CPE[3]
00  // 14 x109y34 CPE[4]
00  // 15 x109y34 CPE[5]
00  // 16 x109y34 CPE[6]
00  // 17 x109y34 CPE[7]
00  // 18 x109y34 CPE[8]
00  // 19 x109y34 CPE[9]
00  // 20 x110y33 CPE[0]
00  // 21 x110y33 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 22 x110y33 CPE[2]
00  // 23 x110y33 CPE[3]
00  // 24 x110y33 CPE[4]
60  // 25 x110y33 CPE[5]
3F  // 26 x110y33 CPE[6]
00  // 27 x110y33 CPE[7]
00  // 28 x110y33 CPE[8]
00  // 29 x110y33 CPE[9]
00  // 30 x110y34 CPE[0]
00  // 31 x110y34 CPE[1]
00  // 32 x110y34 CPE[2]
00  // 33 x110y34 CPE[3]
00  // 34 x110y34 CPE[4]
00  // 35 x110y34 CPE[5]
00  // 36 x110y34 CPE[6]
00  // 37 x110y34 CPE[7]
00  // 38 x110y34 CPE[8]
00  // 39 x110y34 CPE[9]
08  // 40 x109y33 INMUX plane 2,1
01  // 41 x109y33 INMUX plane 4,3
08  // 42 x109y33 INMUX plane 6,5
08  // 43 x109y33 INMUX plane 8,7
C6 // -- CRC low byte
E8 // -- CRC high byte


// Config Latches on x1y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6CCC     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
17 // y_sel: 45
38 // -- CRC low byte
81 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6CD4
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
F3  //  0 x1y45 CPE[0]  _a786  C_///AND/
FF  //  1 x1y45 CPE[1]  80'h08_0060_00_0000_0C08_FFF3 modified with path inversions
08  //  2 x1y45 CPE[2]  80'h08_0060_00_0000_0C08_FFFC from netlist
0C  //  3 x1y45 CPE[3]      00_0000_00_0000_0000_000F difference
00  //  4 x1y45 CPE[4]
00  //  5 x1y45 CPE[5]
00  //  6 x1y45 CPE[6]
60  //  7 x1y45 CPE[7]
00  //  8 x1y45 CPE[8]
08  //  9 x1y45 CPE[9]
00  // 10 x1y46 CPE[0]
00  // 11 x1y46 CPE[1]
00  // 12 x1y46 CPE[2]
00  // 13 x1y46 CPE[3]
00  // 14 x1y46 CPE[4]
00  // 15 x1y46 CPE[5]
00  // 16 x1y46 CPE[6]
00  // 17 x1y46 CPE[7]
00  // 18 x1y46 CPE[8]
00  // 19 x1y46 CPE[9]
00  // 20 x2y45 CPE[0]
00  // 21 x2y45 CPE[1]
00  // 22 x2y45 CPE[2]
00  // 23 x2y45 CPE[3]
00  // 24 x2y45 CPE[4]
00  // 25 x2y45 CPE[5]
00  // 26 x2y45 CPE[6]
00  // 27 x2y45 CPE[7]
00  // 28 x2y45 CPE[8]
00  // 29 x2y45 CPE[9]
00  // 30 x2y46 CPE[0]
00  // 31 x2y46 CPE[1]
00  // 32 x2y46 CPE[2]
00  // 33 x2y46 CPE[3]
00  // 34 x2y46 CPE[4]
00  // 35 x2y46 CPE[5]
00  // 36 x2y46 CPE[6]
00  // 37 x2y46 CPE[7]
00  // 38 x2y46 CPE[8]
00  // 39 x2y46 CPE[9]
28  // 40 x1y45 INMUX plane 2,1
00  // 41 x1y45 INMUX plane 4,3
00  // 42 x1y45 INMUX plane 6,5
00  // 43 x1y45 INMUX plane 8,7
00  // 44 x1y45 INMUX plane 10,9
00  // 45 x1y45 INMUX plane 12,11
00  // 46 x1y46 INMUX plane 2,1
00  // 47 x1y46 INMUX plane 4,3
00  // 48 x1y46 INMUX plane 6,5
00  // 49 x1y46 INMUX plane 8,7
00  // 50 x1y46 INMUX plane 10,9
00  // 51 x1y46 INMUX plane 12,11
00  // 52 x2y45 INMUX plane 2,1
00  // 53 x2y45 INMUX plane 4,3
40  // 54 x2y45 INMUX plane 6,5
00  // 55 x2y45 INMUX plane 8,7
40  // 56 x2y45 INMUX plane 10,9
00  // 57 x2y45 INMUX plane 12,11
08  // 58 x2y46 INMUX plane 2,1
00  // 59 x2y46 INMUX plane 4,3
40  // 60 x2y46 INMUX plane 6,5
00  // 61 x2y46 INMUX plane 8,7
40  // 62 x2y46 INMUX plane 10,9
00  // 63 x2y46 INMUX plane 12,11
48  // 64 x1y45 SB_BIG plane 1
12  // 65 x1y45 SB_BIG plane 1
00  // 66 x1y45 SB_DRIVE plane 2,1
00  // 67 x1y45 SB_BIG plane 2
00  // 68 x1y45 SB_BIG plane 2
00  // 69 x1y45 SB_BIG plane 3
00  // 70 x1y45 SB_BIG plane 3
00  // 71 x1y45 SB_DRIVE plane 4,3
00  // 72 x1y45 SB_BIG plane 4
00  // 73 x1y45 SB_BIG plane 4
48  // 74 x1y45 SB_BIG plane 5
12  // 75 x1y45 SB_BIG plane 5
00  // 76 x1y45 SB_DRIVE plane 6,5
00  // 77 x1y45 SB_BIG plane 6
00  // 78 x1y45 SB_BIG plane 6
00  // 79 x1y45 SB_BIG plane 7
00  // 80 x1y45 SB_BIG plane 7
00  // 81 x1y45 SB_DRIVE plane 8,7
00  // 82 x1y45 SB_BIG plane 8
00  // 83 x1y45 SB_BIG plane 8
00  // 84 x1y45 SB_BIG plane 9
00  // 85 x1y45 SB_BIG plane 9
00  // 86 x1y45 SB_DRIVE plane 10,9
00  // 87 x1y45 SB_BIG plane 10
00  // 88 x1y45 SB_BIG plane 10
00  // 89 x1y45 SB_BIG plane 11
00  // 90 x1y45 SB_BIG plane 11
00  // 91 x1y45 SB_DRIVE plane 12,11
00  // 92 x1y45 SB_BIG plane 12
00  // 93 x1y45 SB_BIG plane 12
A8  // 94 x2y46 SB_SML plane 1
02  // 95 x2y46 SB_SML plane 2,1
00  // 96 x2y46 SB_SML plane 2
00  // 97 x2y46 SB_SML plane 3
00  // 98 x2y46 SB_SML plane 4,3
00  // 99 x2y46 SB_SML plane 4
A8  // 100 x2y46 SB_SML plane 5
02  // 101 x2y46 SB_SML plane 6,5
D4 // -- CRC low byte
5D // -- CRC high byte


// Config Latches on x1y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6D40     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
1A // y_sel: 51
DD // -- CRC low byte
5A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6D48
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
FC  //  0 x1y51 CPE[0]  _a787  C_///AND/
FF  //  1 x1y51 CPE[1]  80'h08_0060_00_0000_0C08_FFFC modified with path inversions
08  //  2 x1y51 CPE[2]  80'h08_0060_00_0000_0C08_FFFC from netlist
0C  //  3 x1y51 CPE[3]
00  //  4 x1y51 CPE[4]
00  //  5 x1y51 CPE[5]
00  //  6 x1y51 CPE[6]
60  //  7 x1y51 CPE[7]
00  //  8 x1y51 CPE[8]
08  //  9 x1y51 CPE[9]
00  // 10 x1y52 CPE[0]
00  // 11 x1y52 CPE[1]
00  // 12 x1y52 CPE[2]
00  // 13 x1y52 CPE[3]
00  // 14 x1y52 CPE[4]
00  // 15 x1y52 CPE[5]
00  // 16 x1y52 CPE[6]
00  // 17 x1y52 CPE[7]
00  // 18 x1y52 CPE[8]
00  // 19 x1y52 CPE[9]
00  // 20 x2y51 CPE[0]
00  // 21 x2y51 CPE[1]
00  // 22 x2y51 CPE[2]
00  // 23 x2y51 CPE[3]
00  // 24 x2y51 CPE[4]
00  // 25 x2y51 CPE[5]
00  // 26 x2y51 CPE[6]
00  // 27 x2y51 CPE[7]
00  // 28 x2y51 CPE[8]
00  // 29 x2y51 CPE[9]
00  // 30 x2y52 CPE[0]
00  // 31 x2y52 CPE[1]
00  // 32 x2y52 CPE[2]
00  // 33 x2y52 CPE[3]
00  // 34 x2y52 CPE[4]
00  // 35 x2y52 CPE[5]
00  // 36 x2y52 CPE[6]
00  // 37 x2y52 CPE[7]
00  // 38 x2y52 CPE[8]
00  // 39 x2y52 CPE[9]
10  // 40 x1y51 INMUX plane 2,1
00  // 41 x1y51 INMUX plane 4,3
00  // 42 x1y51 INMUX plane 6,5
00  // 43 x1y51 INMUX plane 8,7
00  // 44 x1y51 INMUX plane 10,9
00  // 45 x1y51 INMUX plane 12,11
00  // 46 x1y52 INMUX plane 2,1
00  // 47 x1y52 INMUX plane 4,3
00  // 48 x1y52 INMUX plane 6,5
00  // 49 x1y52 INMUX plane 8,7
00  // 50 x1y52 INMUX plane 10,9
00  // 51 x1y52 INMUX plane 12,11
00  // 52 x2y51 INMUX plane 2,1
00  // 53 x2y51 INMUX plane 4,3
40  // 54 x2y51 INMUX plane 6,5
00  // 55 x2y51 INMUX plane 8,7
40  // 56 x2y51 INMUX plane 10,9
00  // 57 x2y51 INMUX plane 12,11
00  // 58 x2y52 INMUX plane 2,1
00  // 59 x2y52 INMUX plane 4,3
40  // 60 x2y52 INMUX plane 6,5
00  // 61 x2y52 INMUX plane 8,7
40  // 62 x2y52 INMUX plane 10,9
00  // 63 x2y52 INMUX plane 12,11
C8  // 64 x2y52 SB_BIG plane 1
13  // 65 x2y52 SB_BIG plane 1
00  // 66 x2y52 SB_DRIVE plane 2,1
00  // 67 x2y52 SB_BIG plane 2
00  // 68 x2y52 SB_BIG plane 2
00  // 69 x2y52 SB_BIG plane 3
00  // 70 x2y52 SB_BIG plane 3
00  // 71 x2y52 SB_DRIVE plane 4,3
00  // 72 x2y52 SB_BIG plane 4
00  // 73 x2y52 SB_BIG plane 4
48  // 74 x2y52 SB_BIG plane 5
12  // 75 x2y52 SB_BIG plane 5
00  // 76 x2y52 SB_DRIVE plane 6,5
00  // 77 x2y52 SB_BIG plane 6
00  // 78 x2y52 SB_BIG plane 6
00  // 79 x2y52 SB_BIG plane 7
00  // 80 x2y52 SB_BIG plane 7
00  // 81 x2y52 SB_DRIVE plane 8,7
00  // 82 x2y52 SB_BIG plane 8
00  // 83 x2y52 SB_BIG plane 8
00  // 84 x2y52 SB_BIG plane 9
00  // 85 x2y52 SB_BIG plane 9
00  // 86 x2y52 SB_DRIVE plane 10,9
00  // 87 x2y52 SB_BIG plane 10
00  // 88 x2y52 SB_BIG plane 10
00  // 89 x2y52 SB_BIG plane 11
00  // 90 x2y52 SB_BIG plane 11
00  // 91 x2y52 SB_DRIVE plane 12,11
00  // 92 x2y52 SB_BIG plane 12
00  // 93 x2y52 SB_BIG plane 12
A8  // 94 x1y51 SB_SML plane 1
02  // 95 x1y51 SB_SML plane 2,1
00  // 96 x1y51 SB_SML plane 2
00  // 97 x1y51 SB_SML plane 3
00  // 98 x1y51 SB_SML plane 4,3
00  // 99 x1y51 SB_SML plane 4
A8  // 100 x1y51 SB_SML plane 5
02  // 101 x1y51 SB_SML plane 6,5
90 // -- CRC low byte
94 // -- CRC high byte


// Config Latches on x159y73
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6DB4     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
50 // x_sel: 159
25 // y_sel: 73
86 // -- CRC low byte
59 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6DBC
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x159y73 CPE[0]
00  //  1 x159y73 CPE[1]
00  //  2 x159y73 CPE[2]
00  //  3 x159y73 CPE[3]
00  //  4 x159y73 CPE[4]
00  //  5 x159y73 CPE[5]
00  //  6 x159y73 CPE[6]
00  //  7 x159y73 CPE[7]
00  //  8 x159y73 CPE[8]
00  //  9 x159y73 CPE[9]
00  // 10 x159y74 CPE[0]
00  // 11 x159y74 CPE[1]
00  // 12 x159y74 CPE[2]
00  // 13 x159y74 CPE[3]
00  // 14 x159y74 CPE[4]
00  // 15 x159y74 CPE[5]
00  // 16 x159y74 CPE[6]
00  // 17 x159y74 CPE[7]
00  // 18 x159y74 CPE[8]
00  // 19 x159y74 CPE[9]
FC  // 20 x160y73 CPE[0]  _a785  C_///AND/
FF  // 21 x160y73 CPE[1]  80'h08_0060_00_0000_0C08_FFFC modified with path inversions
08  // 22 x160y73 CPE[2]  80'h08_0060_00_0000_0C08_FFFC from netlist
0C  // 23 x160y73 CPE[3]
00  // 24 x160y73 CPE[4]
00  // 25 x160y73 CPE[5]
00  // 26 x160y73 CPE[6]
60  // 27 x160y73 CPE[7]
00  // 28 x160y73 CPE[8]
08  // 29 x160y73 CPE[9]
00  // 30 x160y74 CPE[0]
00  // 31 x160y74 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x160y74 CPE[2]
00  // 33 x160y74 CPE[3]
00  // 34 x160y74 CPE[4]
60  // 35 x160y74 CPE[5]
3F  // 36 x160y74 CPE[6]
00  // 37 x160y74 CPE[7]
00  // 38 x160y74 CPE[8]
00  // 39 x160y74 CPE[9]
00  // 40 x159y73 INMUX plane 2,1
00  // 41 x159y73 INMUX plane 4,3
00  // 42 x159y73 INMUX plane 6,5
00  // 43 x159y73 INMUX plane 8,7
00  // 44 x159y73 INMUX plane 10,9
00  // 45 x159y73 INMUX plane 12,11
00  // 46 x159y74 INMUX plane 2,1
00  // 47 x159y74 INMUX plane 4,3
00  // 48 x159y74 INMUX plane 6,5
00  // 49 x159y74 INMUX plane 8,7
00  // 50 x159y74 INMUX plane 10,9
00  // 51 x159y74 INMUX plane 12,11
20  // 52 x160y73 INMUX plane 2,1
00  // 53 x160y73 INMUX plane 4,3
00  // 54 x160y73 INMUX plane 6,5
00  // 55 x160y73 INMUX plane 8,7
00  // 56 x160y73 INMUX plane 10,9
00  // 57 x160y73 INMUX plane 12,11
00  // 58 x160y74 INMUX plane 2,1
00  // 59 x160y74 INMUX plane 4,3
00  // 60 x160y74 INMUX plane 6,5
00  // 61 x160y74 INMUX plane 8,7
00  // 62 x160y74 INMUX plane 10,9
00  // 63 x160y74 INMUX plane 12,11
00  // 64 x160y74 SB_BIG plane 1
00  // 65 x160y74 SB_BIG plane 1
00  // 66 x160y74 SB_DRIVE plane 2,1
00  // 67 x160y74 SB_BIG plane 2
00  // 68 x160y74 SB_BIG plane 2
48  // 69 x160y74 SB_BIG plane 3
12  // 70 x160y74 SB_BIG plane 3
00  // 71 x160y74 SB_DRIVE plane 4,3
00  // 72 x160y74 SB_BIG plane 4
00  // 73 x160y74 SB_BIG plane 4
00  // 74 x160y74 SB_BIG plane 5
00  // 75 x160y74 SB_BIG plane 5
00  // 76 x160y74 SB_DRIVE plane 6,5
00  // 77 x160y74 SB_BIG plane 6
00  // 78 x160y74 SB_BIG plane 6
48  // 79 x160y74 SB_BIG plane 7
12  // 80 x160y74 SB_BIG plane 7
00  // 81 x160y74 SB_DRIVE plane 8,7
00  // 82 x160y74 SB_BIG plane 8
00  // 83 x160y74 SB_BIG plane 8
00  // 84 x160y74 SB_BIG plane 9
00  // 85 x160y74 SB_BIG plane 9
00  // 86 x160y74 SB_DRIVE plane 10,9
00  // 87 x160y74 SB_BIG plane 10
00  // 88 x160y74 SB_BIG plane 10
00  // 89 x160y74 SB_BIG plane 11
00  // 90 x160y74 SB_BIG plane 11
00  // 91 x160y74 SB_DRIVE plane 12,11
00  // 92 x160y74 SB_BIG plane 12
00  // 93 x160y74 SB_BIG plane 12
00  // 94 x159y73 SB_SML plane 1
00  // 95 x159y73 SB_SML plane 2,1
00  // 96 x159y73 SB_SML plane 2
A8  // 97 x159y73 SB_SML plane 3
02  // 98 x159y73 SB_SML plane 4,3
00  // 99 x159y73 SB_SML plane 4
00  // 100 x159y73 SB_SML plane 5
00  // 101 x159y73 SB_SML plane 6,5
00  // 102 x159y73 SB_SML plane 6
A8  // 103 x159y73 SB_SML plane 7
02  // 104 x159y73 SB_SML plane 8,7
45 // -- CRC low byte
B1 // -- CRC high byte


// Config Latches on x1y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6E2B     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
30 // y_sel: 95
85 // -- CRC low byte
D4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6E33
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
F5  //  0 x1y95 CPE[0]  _a782  C_///AND/
FF  //  1 x1y95 CPE[1]  80'h08_0060_00_0000_0C08_FFF5 modified with path inversions
08  //  2 x1y95 CPE[2]  80'h08_0060_00_0000_0C08_FFFA from netlist
0C  //  3 x1y95 CPE[3]      00_0000_00_0000_0000_000F difference
00  //  4 x1y95 CPE[4]
00  //  5 x1y95 CPE[5]
00  //  6 x1y95 CPE[6]
60  //  7 x1y95 CPE[7]
00  //  8 x1y95 CPE[8]
08  //  9 x1y95 CPE[9]
00  // 10 x1y96 CPE[0]
00  // 11 x1y96 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x1y96 CPE[2]
00  // 13 x1y96 CPE[3]
00  // 14 x1y96 CPE[4]
60  // 15 x1y96 CPE[5]
3F  // 16 x1y96 CPE[6]
00  // 17 x1y96 CPE[7]
00  // 18 x1y96 CPE[8]
00  // 19 x1y96 CPE[9]
00  // 20 x2y95 CPE[0]
00  // 21 x2y95 CPE[1]
00  // 22 x2y95 CPE[2]
00  // 23 x2y95 CPE[3]
00  // 24 x2y95 CPE[4]
00  // 25 x2y95 CPE[5]
00  // 26 x2y95 CPE[6]
00  // 27 x2y95 CPE[7]
00  // 28 x2y95 CPE[8]
00  // 29 x2y95 CPE[9]
00  // 30 x2y96 CPE[0]
00  // 31 x2y96 CPE[1]
00  // 32 x2y96 CPE[2]
00  // 33 x2y96 CPE[3]
00  // 34 x2y96 CPE[4]
00  // 35 x2y96 CPE[5]
00  // 36 x2y96 CPE[6]
00  // 37 x2y96 CPE[7]
00  // 38 x2y96 CPE[8]
00  // 39 x2y96 CPE[9]
05  // 40 x1y95 INMUX plane 2,1
00  // 41 x1y95 INMUX plane 4,3
00  // 42 x1y95 INMUX plane 6,5
00  // 43 x1y95 INMUX plane 8,7
00  // 44 x1y95 INMUX plane 10,9
00  // 45 x1y95 INMUX plane 12,11
00  // 46 x1y96 INMUX plane 2,1
00  // 47 x1y96 INMUX plane 4,3
00  // 48 x1y96 INMUX plane 6,5
00  // 49 x1y96 INMUX plane 8,7
00  // 50 x1y96 INMUX plane 10,9
00  // 51 x1y96 INMUX plane 12,11
00  // 52 x2y95 INMUX plane 2,1
00  // 53 x2y95 INMUX plane 4,3
40  // 54 x2y95 INMUX plane 6,5
00  // 55 x2y95 INMUX plane 8,7
40  // 56 x2y95 INMUX plane 10,9
00  // 57 x2y95 INMUX plane 12,11
01  // 58 x2y96 INMUX plane 2,1
00  // 59 x2y96 INMUX plane 4,3
40  // 60 x2y96 INMUX plane 6,5
00  // 61 x2y96 INMUX plane 8,7
40  // 62 x2y96 INMUX plane 10,9
00  // 63 x2y96 INMUX plane 12,11
48  // 64 x2y96 SB_BIG plane 1
12  // 65 x2y96 SB_BIG plane 1
00  // 66 x2y96 SB_DRIVE plane 2,1
00  // 67 x2y96 SB_BIG plane 2
00  // 68 x2y96 SB_BIG plane 2
00  // 69 x2y96 SB_BIG plane 3
00  // 70 x2y96 SB_BIG plane 3
00  // 71 x2y96 SB_DRIVE plane 4,3
00  // 72 x2y96 SB_BIG plane 4
00  // 73 x2y96 SB_BIG plane 4
48  // 74 x2y96 SB_BIG plane 5
12  // 75 x2y96 SB_BIG plane 5
00  // 76 x2y96 SB_DRIVE plane 6,5
00  // 77 x2y96 SB_BIG plane 6
00  // 78 x2y96 SB_BIG plane 6
00  // 79 x2y96 SB_BIG plane 7
00  // 80 x2y96 SB_BIG plane 7
00  // 81 x2y96 SB_DRIVE plane 8,7
00  // 82 x2y96 SB_BIG plane 8
00  // 83 x2y96 SB_BIG plane 8
00  // 84 x2y96 SB_BIG plane 9
00  // 85 x2y96 SB_BIG plane 9
00  // 86 x2y96 SB_DRIVE plane 10,9
00  // 87 x2y96 SB_BIG plane 10
00  // 88 x2y96 SB_BIG plane 10
00  // 89 x2y96 SB_BIG plane 11
00  // 90 x2y96 SB_BIG plane 11
00  // 91 x2y96 SB_DRIVE plane 12,11
00  // 92 x2y96 SB_BIG plane 12
00  // 93 x2y96 SB_BIG plane 12
A8  // 94 x1y95 SB_SML plane 1
02  // 95 x1y95 SB_SML plane 2,1
00  // 96 x1y95 SB_SML plane 2
00  // 97 x1y95 SB_SML plane 3
00  // 98 x1y95 SB_SML plane 4,3
00  // 99 x1y95 SB_SML plane 4
A8  // 100 x1y95 SB_SML plane 5
02  // 101 x1y95 SB_SML plane 6,5
0F // -- CRC low byte
F1 // -- CRC high byte


// Config Latches on x91y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6E9F     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
04 // y_sel: 7
D9 // -- CRC low byte
03 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6EA7
1D // Length: 29
F9 // -- CRC low byte
F3 // -- CRC high byte
00  //  0 x91y7 CPE[0]
00  //  1 x91y7 CPE[1]
00  //  2 x91y7 CPE[2]
00  //  3 x91y7 CPE[3]
00  //  4 x91y7 CPE[4]
00  //  5 x91y7 CPE[5]
00  //  6 x91y7 CPE[6]
00  //  7 x91y7 CPE[7]
00  //  8 x91y7 CPE[8]
00  //  9 x91y7 CPE[9]
00  // 10 x91y8 CPE[0]
00  // 11 x91y8 CPE[1]
00  // 12 x91y8 CPE[2]
00  // 13 x91y8 CPE[3]
00  // 14 x91y8 CPE[4]
00  // 15 x91y8 CPE[5]
00  // 16 x91y8 CPE[6]
00  // 17 x91y8 CPE[7]
00  // 18 x91y8 CPE[8]
00  // 19 x91y8 CPE[9]
3F  // 20 x92y7 CPE[0]  net1 = net2: _a502  C_AND/D//AND/D
AF  // 21 x92y7 CPE[1]  80'h00_E900_80_0000_0C88_AF3F modified with path inversions
88  // 22 x92y7 CPE[2]  80'h00_EA00_80_0000_0C88_AFCF from netlist
0C  // 23 x92y7 CPE[3]      00_0300_00_0000_0000_00F0 difference
00  // 24 x92y7 CPE[4]
00  // 25 x92y7 CPE[5]
80  // 26 x92y7 CPE[6]
00  // 27 x92y7 CPE[7]
E9  // 28 x92y7 CPE[8]
FF // -- CRC low byte
A6 // -- CRC high byte


// Config Latches on x97y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6ECA     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
04 // y_sel: 7
80 // -- CRC low byte
15 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6ED2
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
00  //  0 x97y7 CPE[0]
00  //  1 x97y7 CPE[1]
00  //  2 x97y7 CPE[2]
00  //  3 x97y7 CPE[3]
00  //  4 x97y7 CPE[4]
00  //  5 x97y7 CPE[5]
00  //  6 x97y7 CPE[6]
00  //  7 x97y7 CPE[7]
00  //  8 x97y7 CPE[8]
00  //  9 x97y7 CPE[9]
FF  // 10 x97y8 CPE[0]  _a500  C_AND/D///    
AF  // 11 x97y8 CPE[1]  80'h00_DA00_00_0000_0C88_AFFF modified with path inversions
88  // 12 x97y8 CPE[2]  80'h00_EA00_00_0000_0C88_AFFF from netlist
0C  // 13 x97y8 CPE[3]      00_3000_00_0000_0000_0000 difference
00  // 14 x97y8 CPE[4]
00  // 15 x97y8 CPE[5]
00  // 16 x97y8 CPE[6]
00  // 17 x97y8 CPE[7]
DA  // 18 x97y8 CPE[8]
00  // 19 x97y8 CPE[9]
FF  // 20 x98y7 CPE[0]  _a789  C_////Bridge
FF  // 21 x98y7 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 22 x98y7 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 23 x98y7 CPE[3]
00  // 24 x98y7 CPE[4]
00  // 25 x98y7 CPE[5]
00  // 26 x98y7 CPE[6]
A3  // 27 x98y7 CPE[7]
00  // 28 x98y7 CPE[8]
00  // 29 x98y7 CPE[9]
FF  // 30 x98y8 CPE[0]  _a790  C_////Bridge
FF  // 31 x98y8 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 32 x98y8 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 33 x98y8 CPE[3]
00  // 34 x98y8 CPE[4]
00  // 35 x98y8 CPE[5]
00  // 36 x98y8 CPE[6]
A0  // 37 x98y8 CPE[7]
5C // -- CRC low byte
8A // -- CRC high byte


// Config Latches on x99y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6EFE     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
04 // y_sel: 7
E8 // -- CRC low byte
3F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6F06
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FF  //  0 x99y7 CPE[0]  _a791  C_////Bridge
FF  //  1 x99y7 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  //  2 x99y7 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  //  3 x99y7 CPE[3]
00  //  4 x99y7 CPE[4]
00  //  5 x99y7 CPE[5]
00  //  6 x99y7 CPE[6]
A2  //  7 x99y7 CPE[7]
00  //  8 x99y7 CPE[8]
00  //  9 x99y7 CPE[9]
00  // 10 x99y8 CPE[0]
00  // 11 x99y8 CPE[1]
00  // 12 x99y8 CPE[2]
00  // 13 x99y8 CPE[3]
00  // 14 x99y8 CPE[4]
00  // 15 x99y8 CPE[5]
00  // 16 x99y8 CPE[6]
00  // 17 x99y8 CPE[7]
00  // 18 x99y8 CPE[8]
00  // 19 x99y8 CPE[9]
00  // 20 x100y7 CPE[0]
00  // 21 x100y7 CPE[1]
00  // 22 x100y7 CPE[2]
00  // 23 x100y7 CPE[3]
00  // 24 x100y7 CPE[4]
00  // 25 x100y7 CPE[5]
00  // 26 x100y7 CPE[6]
00  // 27 x100y7 CPE[7]
00  // 28 x100y7 CPE[8]
00  // 29 x100y7 CPE[9]
00  // 30 x100y8 CPE[0]  _a11  C_OR/D///    
D3  // 31 x100y8 CPE[1]  80'h00_ED00_00_0000_0CEE_D300 modified with path inversions
EE  // 32 x100y8 CPE[2]  80'h00_EE00_00_0000_0CEE_EC00 from netlist
0C  // 33 x100y8 CPE[3]      00_0300_00_0000_0000_3F00 difference
00  // 34 x100y8 CPE[4]
00  // 35 x100y8 CPE[5]
00  // 36 x100y8 CPE[6]
00  // 37 x100y8 CPE[7]
ED  // 38 x100y8 CPE[8]
56 // -- CRC low byte
36 // -- CRC high byte


// Config Latches on x103y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6F33     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
04 // y_sel: 7
38 // -- CRC low byte
6B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6F3B
09 // Length: 9
5C // -- CRC low byte
A5 // -- CRC high byte
BD  //  0 x103y7 CPE[0]  _a210  C_OR/D///    
55  //  1 x103y7 CPE[1]  80'h00_E600_00_0000_0EEE_55BD modified with path inversions
EE  //  2 x103y7 CPE[2]  80'h00_EA00_00_0000_0EEE_AAB7 from netlist
0E  //  3 x103y7 CPE[3]      00_0C00_00_0000_0000_FF0A difference
00  //  4 x103y7 CPE[4]
00  //  5 x103y7 CPE[5]
00  //  6 x103y7 CPE[6]
00  //  7 x103y7 CPE[7]
E6  //  8 x103y7 CPE[8]
B7 // -- CRC low byte
78 // -- CRC high byte


// Config Latches on x107y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6F4A     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
04 // y_sel: 7
88 // -- CRC low byte
58 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6F52
28 // Length: 40
D7 // -- CRC low byte
95 // -- CRC high byte
D7  //  0 x107y7 CPE[0]  _a182  C_OR/D///    
AA  //  1 x107y7 CPE[1]  80'h00_DA00_00_0000_0EEE_AAD7 modified with path inversions
EE  //  2 x107y7 CPE[2]  80'h00_EA00_00_0000_0EEE_AAB7 from netlist
0E  //  3 x107y7 CPE[3]      00_3000_00_0000_0000_0060 difference
00  //  4 x107y7 CPE[4]
00  //  5 x107y7 CPE[5]
00  //  6 x107y7 CPE[6]
00  //  7 x107y7 CPE[7]
DA  //  8 x107y7 CPE[8]
00  //  9 x107y7 CPE[9]
05  // 10 x107y8 CPE[0]  _a267  C_MX2b////    
00  // 11 x107y8 CPE[1]  80'h00_0018_00_0040_0A33_0005 modified with path inversions
33  // 12 x107y8 CPE[2]  80'h00_0018_00_0040_0A31_000A from netlist
0A  // 13 x107y8 CPE[3]      00_0000_00_0000_0002_000F difference
40  // 14 x107y8 CPE[4]
00  // 15 x107y8 CPE[5]
00  // 16 x107y8 CPE[6]
18  // 17 x107y8 CPE[7]
00  // 18 x107y8 CPE[8]
00  // 19 x107y8 CPE[9]
00  // 20 x108y7 CPE[0]
00  // 21 x108y7 CPE[1]
00  // 22 x108y7 CPE[2]
00  // 23 x108y7 CPE[3]
00  // 24 x108y7 CPE[4]
00  // 25 x108y7 CPE[5]
00  // 26 x108y7 CPE[6]
00  // 27 x108y7 CPE[7]
00  // 28 x108y7 CPE[8]
00  // 29 x108y7 CPE[9]
7C  // 30 x108y8 CPE[0]  net1 = net2: _a266  C_ORAND////DST
AF  // 31 x108y8 CPE[1]  80'h20_B518_00_0000_0888_AF7C modified with path inversions
88  // 32 x108y8 CPE[2]  80'h20_BA18_00_0000_0888_AF73 from netlist
08  // 33 x108y8 CPE[3]      00_0F00_00_0000_0000_000F difference
00  // 34 x108y8 CPE[4]
00  // 35 x108y8 CPE[5]
00  // 36 x108y8 CPE[6]
18  // 37 x108y8 CPE[7]
B5  // 38 x108y8 CPE[8]
20  // 39 x108y8 CPE[9]
E4 // -- CRC low byte
91 // -- CRC high byte


// Config Latches on x109y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6F80     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
04 // y_sel: 7
50 // -- CRC low byte
41 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6F88
14 // Length: 20
38 // -- CRC low byte
6E // -- CRC high byte
F5  //  0 x109y7 CPE[0]  _a485  C_///AND/D
FF  //  1 x109y7 CPE[1]  80'h00_F500_80_0000_0C08_FFF5 modified with path inversions
08  //  2 x109y7 CPE[2]  80'h00_FA00_80_0000_0C08_FFFA from netlist
0C  //  3 x109y7 CPE[3]      00_0F00_00_0000_0000_000F difference
00  //  4 x109y7 CPE[4]
00  //  5 x109y7 CPE[5]
80  //  6 x109y7 CPE[6]
00  //  7 x109y7 CPE[7]
F5  //  8 x109y7 CPE[8]
00  //  9 x109y7 CPE[9]
FF  // 10 x109y8 CPE[0]  _a590  C_AND/DST///    
CF  // 11 x109y8 CPE[1]  80'h20_BA00_00_0000_0C88_CFFF modified with path inversions
88  // 12 x109y8 CPE[2]  80'h20_BA00_00_0000_0C88_CFFF from netlist
0C  // 13 x109y8 CPE[3]
00  // 14 x109y8 CPE[4]
00  // 15 x109y8 CPE[5]
00  // 16 x109y8 CPE[6]
00  // 17 x109y8 CPE[7]
BA  // 18 x109y8 CPE[8]
20  // 19 x109y8 CPE[9]
CE // -- CRC low byte
68 // -- CRC high byte


// Config Latches on x89y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6FA2     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
05 // y_sel: 9
38 // -- CRC low byte
38 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6FAA
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FF  //  0 x89y9 CPE[0]  _a794  C_////Bridge
FF  //  1 x89y9 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  //  2 x89y9 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  //  3 x89y9 CPE[3]
00  //  4 x89y9 CPE[4]
00  //  5 x89y9 CPE[5]
00  //  6 x89y9 CPE[6]
A2  //  7 x89y9 CPE[7]
00  //  8 x89y9 CPE[8]
00  //  9 x89y9 CPE[9]
FF  // 10 x89y10 CPE[0]  _a34  C_AND/D///    
C3  // 11 x89y10 CPE[1]  80'h00_DE00_00_0000_0C88_C3FF modified with path inversions
88  // 12 x89y10 CPE[2]  80'h00_EE00_00_0000_0C88_C3FF from netlist
0C  // 13 x89y10 CPE[3]      00_3000_00_0000_0000_0000 difference
00  // 14 x89y10 CPE[4]
00  // 15 x89y10 CPE[5]
00  // 16 x89y10 CPE[6]
00  // 17 x89y10 CPE[7]
DE  // 18 x89y10 CPE[8]
00  // 19 x89y10 CPE[9]
00  // 20 x90y9 CPE[0]
00  // 21 x90y9 CPE[1]
00  // 22 x90y9 CPE[2]
00  // 23 x90y9 CPE[3]
00  // 24 x90y9 CPE[4]
00  // 25 x90y9 CPE[5]
00  // 26 x90y9 CPE[6]
00  // 27 x90y9 CPE[7]
00  // 28 x90y9 CPE[8]
00  // 29 x90y9 CPE[9]
53  // 30 x90y10 CPE[0]  net1 = net2: _a30  C_AND/D//AND/D
CC  // 31 x90y10 CPE[1]  80'h00_EE00_80_0000_0C88_CC53 modified with path inversions
88  // 32 x90y10 CPE[2]  80'h00_EE00_80_0000_0C88_33A3 from netlist
0C  // 33 x90y10 CPE[3]      00_0000_00_0000_0000_FFF0 difference
00  // 34 x90y10 CPE[4]
00  // 35 x90y10 CPE[5]
80  // 36 x90y10 CPE[6]
00  // 37 x90y10 CPE[7]
EE  // 38 x90y10 CPE[8]
FF // -- CRC low byte
7D // -- CRC high byte


// Config Latches on x91y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6FD7     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
05 // y_sel: 9
50 // -- CRC low byte
12 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6FDF
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FC  //  0 x91y9 CPE[0]  _a504  C_///AND/D
FF  //  1 x91y9 CPE[1]  80'h00_D600_80_0000_0C08_FFFC modified with path inversions
08  //  2 x91y9 CPE[2]  80'h00_EA00_80_0000_0C08_FFFC from netlist
0C  //  3 x91y9 CPE[3]      00_3C00_00_0000_0000_0000 difference
00  //  4 x91y9 CPE[4]
00  //  5 x91y9 CPE[5]
80  //  6 x91y9 CPE[6]
00  //  7 x91y9 CPE[7]
D6  //  8 x91y9 CPE[8]
00  //  9 x91y9 CPE[9]
00  // 10 x91y10 CPE[0]  _a620  C_///AND/DST
FF  // 11 x91y10 CPE[1]  80'h20_7600_80_0000_0C08_FF00 modified with path inversions
08  // 12 x91y10 CPE[2]  80'h20_BA00_80_0000_0C08_FF00 from netlist
0C  // 13 x91y10 CPE[3]      00_CC00_00_0000_0000_0000 difference
00  // 14 x91y10 CPE[4]
00  // 15 x91y10 CPE[5]
80  // 16 x91y10 CPE[6]
00  // 17 x91y10 CPE[7]
76  // 18 x91y10 CPE[8]
20  // 19 x91y10 CPE[9]
FF  // 20 x92y9 CPE[0]  _a55  C_AND////    
A2  // 21 x92y9 CPE[1]  80'h00_0018_00_0000_0C88_A2FF modified with path inversions
88  // 22 x92y9 CPE[2]  80'h00_0018_00_0000_0C88_58FF from netlist
0C  // 23 x92y9 CPE[3]      00_0000_00_0000_0000_FA00 difference
00  // 24 x92y9 CPE[4]
00  // 25 x92y9 CPE[5]
00  // 26 x92y9 CPE[6]
18  // 27 x92y9 CPE[7]
00  // 28 x92y9 CPE[8]
00  // 29 x92y9 CPE[9]
AF  // 30 x92y10 CPE[0]  _a631  C_OR////    _a389  C_///AND/D
5C  // 31 x92y10 CPE[1]  80'h00_EE18_80_0000_0CE8_5CAF modified with path inversions
E8  // 32 x92y10 CPE[2]  80'h00_EE18_80_0000_0CE8_A3AF from netlist
0C  // 33 x92y10 CPE[3]      00_0000_00_0000_0000_FF00 difference
00  // 34 x92y10 CPE[4]
00  // 35 x92y10 CPE[5]
80  // 36 x92y10 CPE[6]
18  // 37 x92y10 CPE[7]
EE  // 38 x92y10 CPE[8]
AD // -- CRC low byte
FA // -- CRC high byte


// Config Latches on x93y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 700C     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
05 // y_sel: 9
88 // -- CRC low byte
0B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7014
13 // Length: 19
87 // -- CRC low byte
1A // -- CRC high byte
FA  //  0 x93y9 CPE[0]  net1 = net2: _a385  C_AND/D//AND/D
5F  //  1 x93y9 CPE[1]  80'h00_EE00_80_0000_0C88_5FFA modified with path inversions
88  //  2 x93y9 CPE[2]  80'h00_EE00_80_0000_0C88_AFF5 from netlist
0C  //  3 x93y9 CPE[3]      00_0000_00_0000_0000_F00F difference
00  //  4 x93y9 CPE[4]
00  //  5 x93y9 CPE[5]
80  //  6 x93y9 CPE[6]
00  //  7 x93y9 CPE[7]
EE  //  8 x93y9 CPE[8]
00  //  9 x93y9 CPE[9]
FF  // 10 x93y10 CPE[0]  _a387  C_AND/D///    
3F  // 11 x93y10 CPE[1]  80'h00_DE00_00_0000_0C88_3FFF modified with path inversions
88  // 12 x93y10 CPE[2]  80'h00_EE00_00_0000_0C88_CFFF from netlist
0C  // 13 x93y10 CPE[3]      00_3000_00_0000_0000_F000 difference
00  // 14 x93y10 CPE[4]
00  // 15 x93y10 CPE[5]
00  // 16 x93y10 CPE[6]
00  // 17 x93y10 CPE[7]
DE  // 18 x93y10 CPE[8]
51 // -- CRC low byte
7E // -- CRC high byte


// Config Latches on x95y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 702D     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
05 // y_sel: 9
D1 // -- CRC low byte
1D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7035
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
28  //  0 x95y9 CPE[0]  _a624  C_AND////    
A3  //  1 x95y9 CPE[1]  80'h00_0018_00_0000_0888_A328 modified with path inversions
88  //  2 x95y9 CPE[2]  80'h00_0018_00_0000_0888_5341 from netlist
08  //  3 x95y9 CPE[3]      00_0000_00_0000_0000_F069 difference
00  //  4 x95y9 CPE[4]
00  //  5 x95y9 CPE[5]
00  //  6 x95y9 CPE[6]
18  //  7 x95y9 CPE[7]
00  //  8 x95y9 CPE[8]
00  //  9 x95y9 CPE[9]
FC  // 10 x95y10 CPE[0]  net1 = net2: _a501  C_AND/D//AND/D
5F  // 11 x95y10 CPE[1]  80'h00_E600_80_0000_0C88_5FFC modified with path inversions
88  // 12 x95y10 CPE[2]  80'h00_EA00_80_0000_0C88_AFFC from netlist
0C  // 13 x95y10 CPE[3]      00_0C00_00_0000_0000_F000 difference
00  // 14 x95y10 CPE[4]
00  // 15 x95y10 CPE[5]
80  // 16 x95y10 CPE[6]
00  // 17 x95y10 CPE[7]
E6  // 18 x95y10 CPE[8]
00  // 19 x95y10 CPE[9]
00  // 20 x96y9 CPE[0]
00  // 21 x96y9 CPE[1]
00  // 22 x96y9 CPE[2]
00  // 23 x96y9 CPE[3]
00  // 24 x96y9 CPE[4]
00  // 25 x96y9 CPE[5]
00  // 26 x96y9 CPE[6]
00  // 27 x96y9 CPE[7]
00  // 28 x96y9 CPE[8]
00  // 29 x96y9 CPE[9]
FF  // 30 x96y10 CPE[0]  _a503  C_AND/D///    
F3  // 31 x96y10 CPE[1]  80'h00_EA00_00_0000_0C88_F3FF modified with path inversions
88  // 32 x96y10 CPE[2]  80'h00_EA00_00_0000_0C88_FCFF from netlist
0C  // 33 x96y10 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  // 34 x96y10 CPE[4]
00  // 35 x96y10 CPE[5]
00  // 36 x96y10 CPE[6]
00  // 37 x96y10 CPE[7]
EA  // 38 x96y10 CPE[8]
CE // -- CRC low byte
AB // -- CRC high byte


// Config Latches on x99y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7062     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
05 // y_sel: 9
61 // -- CRC low byte
2E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 706A
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
FF  //  0 x99y9 CPE[0]  _a849  C_////Bridge
FF  //  1 x99y9 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  //  2 x99y9 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  //  3 x99y9 CPE[3]
00  //  4 x99y9 CPE[4]
00  //  5 x99y9 CPE[5]
00  //  6 x99y9 CPE[6]
A2  //  7 x99y9 CPE[7]
00  //  8 x99y9 CPE[8]
00  //  9 x99y9 CPE[9]
00  // 10 x99y10 CPE[0]
00  // 11 x99y10 CPE[1]
00  // 12 x99y10 CPE[2]
00  // 13 x99y10 CPE[3]
00  // 14 x99y10 CPE[4]
00  // 15 x99y10 CPE[5]
00  // 16 x99y10 CPE[6]
00  // 17 x99y10 CPE[7]
00  // 18 x99y10 CPE[8]
00  // 19 x99y10 CPE[9]
A5  // 20 x100y9 CPE[0]  net1 = net2: _a26  C_OR/D//OR/D
CD  // 21 x100y9 CPE[1]  80'h00_DE00_80_0000_0CEE_CDA5 modified with path inversions
EE  // 22 x100y9 CPE[2]  80'h00_EE00_80_0000_0CEE_CEAA from netlist
0C  // 23 x100y9 CPE[3]      00_3000_00_0000_0000_030F difference
00  // 24 x100y9 CPE[4]
00  // 25 x100y9 CPE[5]
80  // 26 x100y9 CPE[6]
00  // 27 x100y9 CPE[7]
DE  // 28 x100y9 CPE[8]
00  // 29 x100y9 CPE[9]
FF  // 30 x100y10 CPE[0]  _a20  C_AND////    
42  // 31 x100y10 CPE[1]  80'h00_0018_00_0000_0C88_42FF modified with path inversions
88  // 32 x100y10 CPE[2]  80'h00_0018_00_0000_0C88_11FF from netlist
0C  // 33 x100y10 CPE[3]      00_0000_00_0000_0000_5300 difference
00  // 34 x100y10 CPE[4]
00  // 35 x100y10 CPE[5]
00  // 36 x100y10 CPE[6]
18  // 37 x100y10 CPE[7]
A6 // -- CRC low byte
43 // -- CRC high byte


// Config Latches on x101y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7096     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
05 // y_sel: 9
B9 // -- CRC low byte
37 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 709E
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
F5  //  0 x101y9 CPE[0]  _a447  C_///AND/D
FF  //  1 x101y9 CPE[1]  80'h00_F600_80_0000_0C08_FFF5 modified with path inversions
08  //  2 x101y9 CPE[2]  80'h00_FA00_80_0000_0C08_FFFA from netlist
0C  //  3 x101y9 CPE[3]      00_0C00_00_0000_0000_000F difference
00  //  4 x101y9 CPE[4]
00  //  5 x101y9 CPE[5]
80  //  6 x101y9 CPE[6]
00  //  7 x101y9 CPE[7]
F6  //  8 x101y9 CPE[8]
00  //  9 x101y9 CPE[9]
F5  // 10 x101y10 CPE[0]  _a188  C_AND////    _a454  C_///AND/D
5A  // 11 x101y10 CPE[1]  80'h00_F618_80_0000_0C88_5AF5 modified with path inversions
88  // 12 x101y10 CPE[2]  80'h00_FA18_80_0000_0C88_AAFA from netlist
0C  // 13 x101y10 CPE[3]      00_0C00_00_0000_0000_F00F difference
00  // 14 x101y10 CPE[4]
00  // 15 x101y10 CPE[5]
80  // 16 x101y10 CPE[6]
18  // 17 x101y10 CPE[7]
F6  // 18 x101y10 CPE[8]
00  // 19 x101y10 CPE[9]
00  // 20 x102y9 CPE[0]
00  // 21 x102y9 CPE[1]
00  // 22 x102y9 CPE[2]
00  // 23 x102y9 CPE[3]
00  // 24 x102y9 CPE[4]
00  // 25 x102y9 CPE[5]
00  // 26 x102y9 CPE[6]
00  // 27 x102y9 CPE[7]
00  // 28 x102y9 CPE[8]
00  // 29 x102y9 CPE[9]
FF  // 30 x102y10 CPE[0]  _a455  C_AND/D///    
F5  // 31 x102y10 CPE[1]  80'h00_FA00_00_0000_0C88_F5FF modified with path inversions
88  // 32 x102y10 CPE[2]  80'h00_FA00_00_0000_0C88_FAFF from netlist
0C  // 33 x102y10 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  // 34 x102y10 CPE[4]
00  // 35 x102y10 CPE[5]
00  // 36 x102y10 CPE[6]
00  // 37 x102y10 CPE[7]
FA  // 38 x102y10 CPE[8]
2B // -- CRC low byte
A2 // -- CRC high byte


// Config Latches on x103y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 70CB     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
05 // y_sel: 9
B1 // -- CRC low byte
7A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 70D3
14 // Length: 20
38 // -- CRC low byte
6E // -- CRC high byte
FA  //  0 x103y9 CPE[0]  _a446  C_///AND/D
FF  //  1 x103y9 CPE[1]  80'h00_FA00_80_0000_0C08_FFFA modified with path inversions
08  //  2 x103y9 CPE[2]  80'h00_FA00_80_0000_0C08_FFFA from netlist
0C  //  3 x103y9 CPE[3]
00  //  4 x103y9 CPE[4]
00  //  5 x103y9 CPE[5]
80  //  6 x103y9 CPE[6]
00  //  7 x103y9 CPE[7]
FA  //  8 x103y9 CPE[8]
00  //  9 x103y9 CPE[9]
A0  // 10 x103y10 CPE[0]  net1 = net2: _a226  C_OR////DST
A0  // 11 x103y10 CPE[1]  80'h20_BA18_00_0000_0EEE_A0A0 modified with path inversions
EE  // 12 x103y10 CPE[2]  80'h20_BA18_00_0000_0EEE_50A0 from netlist
0E  // 13 x103y10 CPE[3]      00_0000_00_0000_0000_F000 difference
00  // 14 x103y10 CPE[4]
00  // 15 x103y10 CPE[5]
00  // 16 x103y10 CPE[6]
18  // 17 x103y10 CPE[7]
BA  // 18 x103y10 CPE[8]
20  // 19 x103y10 CPE[9]
37 // -- CRC low byte
35 // -- CRC high byte


// Config Latches on x105y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 70ED     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
05 // y_sel: 9
69 // -- CRC low byte
63 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 70F5
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
F5  //  0 x105y9 CPE[0]  _a471  C_AND/D///    _a470  C_///AND/D
F5  //  1 x105y9 CPE[1]  80'h00_FA00_80_0000_0C88_F5F5 modified with path inversions
88  //  2 x105y9 CPE[2]  80'h00_FA00_80_0000_0C88_FAFA from netlist
0C  //  3 x105y9 CPE[3]      00_0000_00_0000_0000_0F0F difference
00  //  4 x105y9 CPE[4]
00  //  5 x105y9 CPE[5]
80  //  6 x105y9 CPE[6]
00  //  7 x105y9 CPE[7]
FA  //  8 x105y9 CPE[8]
00  //  9 x105y9 CPE[9]
0A  // 10 x105y10 CPE[0]  _a265  C_MX2b////    
00  // 11 x105y10 CPE[1]  80'h00_0018_00_0040_0A30_000A modified with path inversions
30  // 12 x105y10 CPE[2]  80'h00_0018_00_0040_0A31_000A from netlist
0A  // 13 x105y10 CPE[3]      00_0000_00_0000_0001_0000 difference
40  // 14 x105y10 CPE[4]
00  // 15 x105y10 CPE[5]
00  // 16 x105y10 CPE[6]
18  // 17 x105y10 CPE[7]
00  // 18 x105y10 CPE[8]
00  // 19 x105y10 CPE[9]
00  // 20 x106y9 CPE[0]
00  // 21 x106y9 CPE[1]
00  // 22 x106y9 CPE[2]
00  // 23 x106y9 CPE[3]
00  // 24 x106y9 CPE[4]
00  // 25 x106y9 CPE[5]
00  // 26 x106y9 CPE[6]
00  // 27 x106y9 CPE[7]
00  // 28 x106y9 CPE[8]
00  // 29 x106y9 CPE[9]
FA  // 30 x106y10 CPE[0]  _a723  C_OR////    _a484  C_///AND/D
55  // 31 x106y10 CPE[1]  80'h00_F618_80_0000_0CE8_55FA modified with path inversions
E8  // 32 x106y10 CPE[2]  80'h00_FA18_80_0000_0CE8_55FA from netlist
0C  // 33 x106y10 CPE[3]      00_0C00_00_0000_0000_0000 difference
00  // 34 x106y10 CPE[4]
00  // 35 x106y10 CPE[5]
80  // 36 x106y10 CPE[6]
18  // 37 x106y10 CPE[7]
F6  // 38 x106y10 CPE[8]
0F // -- CRC low byte
8F // -- CRC high byte


// Config Latches on x107y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7122     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
05 // y_sel: 9
01 // -- CRC low byte
49 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 712A
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FF  //  0 x107y9 CPE[0]  _a753  C_AND////    
35  //  1 x107y9 CPE[1]  80'h00_0018_00_0000_0C88_35FF modified with path inversions
88  //  2 x107y9 CPE[2]  80'h00_0018_00_0000_0C88_C5FF from netlist
0C  //  3 x107y9 CPE[3]      00_0000_00_0000_0000_F000 difference
00  //  4 x107y9 CPE[4]
00  //  5 x107y9 CPE[5]
00  //  6 x107y9 CPE[6]
18  //  7 x107y9 CPE[7]
00  //  8 x107y9 CPE[8]
00  //  9 x107y9 CPE[9]
00  // 10 x107y10 CPE[0]
00  // 11 x107y10 CPE[1]
00  // 12 x107y10 CPE[2]
00  // 13 x107y10 CPE[3]
00  // 14 x107y10 CPE[4]
00  // 15 x107y10 CPE[5]
00  // 16 x107y10 CPE[6]
00  // 17 x107y10 CPE[7]
00  // 18 x107y10 CPE[8]
00  // 19 x107y10 CPE[9]
A5  // 20 x108y9 CPE[0]  _a724  C_///AND/
FF  // 21 x108y9 CPE[1]  80'h00_0060_00_0000_0C08_FFA5 modified with path inversions
08  // 22 x108y9 CPE[2]  80'h00_0060_00_0000_0C08_FFAA from netlist
0C  // 23 x108y9 CPE[3]      00_0000_00_0000_0000_000F difference
00  // 24 x108y9 CPE[4]
00  // 25 x108y9 CPE[5]
00  // 26 x108y9 CPE[6]
60  // 27 x108y9 CPE[7]
00  // 28 x108y9 CPE[8]
00  // 29 x108y9 CPE[9]
1C  // 30 x108y10 CPE[0]  _a208  C_AND/D///    
41  // 31 x108y10 CPE[1]  80'h00_DA00_00_0000_0788_411C modified with path inversions
88  // 32 x108y10 CPE[2]  80'h00_EA00_00_0000_0788_841C from netlist
07  // 33 x108y10 CPE[3]      00_3000_00_0000_0000_C500 difference
00  // 34 x108y10 CPE[4]
00  // 35 x108y10 CPE[5]
00  // 36 x108y10 CPE[6]
00  // 37 x108y10 CPE[7]
DA  // 38 x108y10 CPE[8]
17 // -- CRC low byte
53 // -- CRC high byte


// Config Latches on x109y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7157     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
05 // y_sel: 9
D9 // -- CRC low byte
50 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 715F
13 // Length: 19
87 // -- CRC low byte
1A // -- CRC high byte
00  //  0 x109y9 CPE[0]
00  //  1 x109y9 CPE[1]
00  //  2 x109y9 CPE[2]
00  //  3 x109y9 CPE[3]
00  //  4 x109y9 CPE[4]
00  //  5 x109y9 CPE[5]
00  //  6 x109y9 CPE[6]
00  //  7 x109y9 CPE[7]
00  //  8 x109y9 CPE[8]
00  //  9 x109y9 CPE[9]
B5  // 10 x109y10 CPE[0]  _a212  C_OR/D///    
70  // 11 x109y10 CPE[1]  80'h00_E600_00_0000_0EEE_70B5 modified with path inversions
EE  // 12 x109y10 CPE[2]  80'h00_EA00_00_0000_0EEE_D0D5 from netlist
0E  // 13 x109y10 CPE[3]      00_0C00_00_0000_0000_A060 difference
00  // 14 x109y10 CPE[4]
00  // 15 x109y10 CPE[5]
00  // 16 x109y10 CPE[6]
00  // 17 x109y10 CPE[7]
E6  // 18 x109y10 CPE[8]
2B // -- CRC low byte
4D // -- CRC high byte


// Config Latches on x91y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7178     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
06 // y_sel: 11
CB // -- CRC low byte
20 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7180
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
5C  //  0 x91y11 CPE[0]  _a36  C_///AND/D
FF  //  1 x91y11 CPE[1]  80'h00_DD00_80_0000_0C08_FF5C modified with path inversions
08  //  2 x91y11 CPE[2]  80'h00_EE00_80_0000_0C08_FFA3 from netlist
0C  //  3 x91y11 CPE[3]      00_3300_00_0000_0000_00FF difference
00  //  4 x91y11 CPE[4]
00  //  5 x91y11 CPE[5]
80  //  6 x91y11 CPE[6]
00  //  7 x91y11 CPE[7]
DD  //  8 x91y11 CPE[8]
00  //  9 x91y11 CPE[9]
53  // 10 x91y12 CPE[0]  _a639  C_ORAND////    
7F  // 11 x91y12 CPE[1]  80'h00_0018_00_0000_0888_7F53 modified with path inversions
88  // 12 x91y12 CPE[2]  80'h00_0018_00_0000_0888_7F53 from netlist
08  // 13 x91y12 CPE[3]
00  // 14 x91y12 CPE[4]
00  // 15 x91y12 CPE[5]
00  // 16 x91y12 CPE[6]
18  // 17 x91y12 CPE[7]
00  // 18 x91y12 CPE[8]
00  // 19 x91y12 CPE[9]
13  // 20 x92y11 CPE[0]  _a58  C_///AND/
FF  // 21 x92y11 CPE[1]  80'h00_0060_00_0000_0C08_FF13 modified with path inversions
08  // 22 x92y11 CPE[2]  80'h00_0060_00_0000_0C08_FF43 from netlist
0C  // 23 x92y11 CPE[3]      00_0000_00_0000_0000_0050 difference
00  // 24 x92y11 CPE[4]
00  // 25 x92y11 CPE[5]
00  // 26 x92y11 CPE[6]
60  // 27 x92y11 CPE[7]
00  // 28 x92y11 CPE[8]
00  // 29 x92y11 CPE[9]
00  // 30 x92y12 CPE[0]  _a329  C_/C_0_1///    _a792  C_////Bridge
00  // 31 x92y12 CPE[1]  80'h00_CFA1_12_0800_0000_0000 modified with path inversions
00  // 32 x92y12 CPE[2]  80'h00_CFA1_12_0800_0000_0000 from netlist
00  // 33 x92y12 CPE[3]
00  // 34 x92y12 CPE[4]
08  // 35 x92y12 CPE[5]
12  // 36 x92y12 CPE[6]
A1  // 37 x92y12 CPE[7]
CF  // 38 x92y12 CPE[8]
18 // -- CRC low byte
B4 // -- CRC high byte


// Config Latches on x93y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 71AD     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
06 // y_sel: 11
13 // -- CRC low byte
39 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 71B5
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
5A  //  0 x93y11 CPE[0]  net1 = net2: _a42  C_AND///AND/
1C  //  1 x93y11 CPE[1]  80'h00_0078_00_0000_0C88_1C5A modified with path inversions
88  //  2 x93y11 CPE[2]  80'h00_0078_00_0000_0C88_4CAA from netlist
0C  //  3 x93y11 CPE[3]      00_0000_00_0000_0000_50F0 difference
00  //  4 x93y11 CPE[4]
00  //  5 x93y11 CPE[5]
00  //  6 x93y11 CPE[6]
78  //  7 x93y11 CPE[7]
00  //  8 x93y11 CPE[8]
00  //  9 x93y11 CPE[9]
FF  // 10 x93y12 CPE[0]  _a391  C_AND/D///    
3F  // 11 x93y12 CPE[1]  80'h00_DD00_00_0000_0C88_3FFF modified with path inversions
88  // 12 x93y12 CPE[2]  80'h00_EE00_00_0000_0C88_CFFF from netlist
0C  // 13 x93y12 CPE[3]      00_3300_00_0000_0000_F000 difference
00  // 14 x93y12 CPE[4]
00  // 15 x93y12 CPE[5]
00  // 16 x93y12 CPE[6]
00  // 17 x93y12 CPE[7]
DD  // 18 x93y12 CPE[8]
00  // 19 x93y12 CPE[9]
B7  // 20 x94y11 CPE[0]  _a221  C_///ORAND/D
FF  // 21 x94y11 CPE[1]  80'h00_EE00_80_0000_0C07_FFB7 modified with path inversions
07  // 22 x94y11 CPE[2]  80'h00_EE00_80_0000_0C07_FFDB from netlist
0C  // 23 x94y11 CPE[3]      00_0000_00_0000_0000_006C difference
00  // 24 x94y11 CPE[4]
00  // 25 x94y11 CPE[5]
80  // 26 x94y11 CPE[6]
00  // 27 x94y11 CPE[7]
EE  // 28 x94y11 CPE[8]
00  // 29 x94y11 CPE[9]
73  // 30 x94y12 CPE[0]  _a634  C_ORAND////    
FC  // 31 x94y12 CPE[1]  80'h00_0018_00_0000_0888_FC73 modified with path inversions
88  // 32 x94y12 CPE[2]  80'h00_0018_00_0000_0888_F373 from netlist
08  // 33 x94y12 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  // 34 x94y12 CPE[4]
00  // 35 x94y12 CPE[5]
00  // 36 x94y12 CPE[6]
18  // 37 x94y12 CPE[7]
2E // -- CRC low byte
2A // -- CRC high byte


// Config Latches on x95y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 71E1     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
06 // y_sel: 11
4A // -- CRC low byte
2F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 71E9
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
85  //  0 x95y11 CPE[0]  _a21  C_///AND/
FF  //  1 x95y11 CPE[1]  80'h00_0060_00_0000_0C08_FF85 modified with path inversions
08  //  2 x95y11 CPE[2]  80'h00_0060_00_0000_0C08_FF45 from netlist
0C  //  3 x95y11 CPE[3]      00_0000_00_0000_0000_00C0 difference
00  //  4 x95y11 CPE[4]
00  //  5 x95y11 CPE[5]
00  //  6 x95y11 CPE[6]
60  //  7 x95y11 CPE[7]
00  //  8 x95y11 CPE[8]
00  //  9 x95y11 CPE[9]
00  // 10 x95y12 CPE[0]
00  // 11 x95y12 CPE[1]
00  // 12 x95y12 CPE[2]
00  // 13 x95y12 CPE[3]
00  // 14 x95y12 CPE[4]
00  // 15 x95y12 CPE[5]
00  // 16 x95y12 CPE[6]
00  // 17 x95y12 CPE[7]
00  // 18 x95y12 CPE[8]
00  // 19 x95y12 CPE[9]
FC  // 20 x96y11 CPE[0]  _a29  C_MX2b////    
00  // 21 x96y11 CPE[1]  80'h00_0018_00_0040_0ACC_00FC modified with path inversions
CC  // 22 x96y11 CPE[2]  80'h00_0018_00_0040_0ACC_00F3 from netlist
0A  // 23 x96y11 CPE[3]      00_0000_00_0000_0000_000F difference
40  // 24 x96y11 CPE[4]
00  // 25 x96y11 CPE[5]
00  // 26 x96y11 CPE[6]
18  // 27 x96y11 CPE[7]
00  // 28 x96y11 CPE[8]
00  // 29 x96y11 CPE[9]
FF  // 30 x96y12 CPE[0]  _a393  C_AND/D///    
AF  // 31 x96y12 CPE[1]  80'h00_DE00_00_0000_0C88_AFFF modified with path inversions
88  // 32 x96y12 CPE[2]  80'h00_EE00_00_0000_0C88_AFFF from netlist
0C  // 33 x96y12 CPE[3]      00_3000_00_0000_0000_0000 difference
00  // 34 x96y12 CPE[4]
00  // 35 x96y12 CPE[5]
00  // 36 x96y12 CPE[6]
00  // 37 x96y12 CPE[7]
DE  // 38 x96y12 CPE[8]
B7 // -- CRC low byte
E5 // -- CRC high byte


// Config Latches on x99y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7216     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
06 // y_sel: 11
FA // -- CRC low byte
1C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 721E
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
C7  //  0 x99y11 CPE[0]  _a625  C_ORAND////    
FA  //  1 x99y11 CPE[1]  80'h00_0018_00_0000_0888_FAC7 modified with path inversions
88  //  2 x99y11 CPE[2]  80'h00_0018_00_0000_0888_F53B from netlist
08  //  3 x99y11 CPE[3]      00_0000_00_0000_0000_0FFC difference
00  //  4 x99y11 CPE[4]
00  //  5 x99y11 CPE[5]
00  //  6 x99y11 CPE[6]
18  //  7 x99y11 CPE[7]
00  //  8 x99y11 CPE[8]
00  //  9 x99y11 CPE[9]
00  // 10 x99y12 CPE[0]
00  // 11 x99y12 CPE[1]
00  // 12 x99y12 CPE[2]
00  // 13 x99y12 CPE[3]
00  // 14 x99y12 CPE[4]
00  // 15 x99y12 CPE[5]
00  // 16 x99y12 CPE[6]
00  // 17 x99y12 CPE[7]
00  // 18 x99y12 CPE[8]
00  // 19 x99y12 CPE[9]
F1  // 20 x100y11 CPE[0]  _a187  C_///AND/
FF  // 21 x100y11 CPE[1]  80'h00_0060_00_0000_0C08_FFF1 modified with path inversions
08  // 22 x100y11 CPE[2]  80'h00_0060_00_0000_0C08_FFF8 from netlist
0C  // 23 x100y11 CPE[3]      00_0000_00_0000_0000_0009 difference
00  // 24 x100y11 CPE[4]
00  // 25 x100y11 CPE[5]
00  // 26 x100y11 CPE[6]
60  // 27 x100y11 CPE[7]
00  // 28 x100y11 CPE[8]
00  // 29 x100y11 CPE[9]
7A  // 30 x100y12 CPE[0]  _a28  C_ORAND/D///    
F3  // 31 x100y12 CPE[1]  80'h00_EE00_00_0000_0788_F37A modified with path inversions
88  // 32 x100y12 CPE[2]  80'h00_EE00_00_0000_0788_F3E5 from netlist
07  // 33 x100y12 CPE[3]      00_0000_00_0000_0000_009F difference
00  // 34 x100y12 CPE[4]
00  // 35 x100y12 CPE[5]
00  // 36 x100y12 CPE[6]
00  // 37 x100y12 CPE[7]
EE  // 38 x100y12 CPE[8]
99 // -- CRC low byte
1B // -- CRC high byte


// Config Latches on x101y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 724B     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
06 // y_sel: 11
22 // -- CRC low byte
05 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7253
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
0A  //  0 x101y11 CPE[0]  _a278  C_MX2b////    
00  //  1 x101y11 CPE[1]  80'h00_0018_00_0040_0A32_000A modified with path inversions
32  //  2 x101y11 CPE[2]  80'h00_0018_00_0040_0A31_000A from netlist
0A  //  3 x101y11 CPE[3]      00_0000_00_0000_0003_0000 difference
40  //  4 x101y11 CPE[4]
00  //  5 x101y11 CPE[5]
00  //  6 x101y11 CPE[6]
18  //  7 x101y11 CPE[7]
00  //  8 x101y11 CPE[8]
00  //  9 x101y11 CPE[9]
3F  // 10 x101y12 CPE[0]  net1 = net2: _a370  C_AND/D//AND/D
FC  // 11 x101y12 CPE[1]  80'h00_D900_80_0000_0C88_FC3F modified with path inversions
88  // 12 x101y12 CPE[2]  80'h00_EA00_80_0000_0C88_FCCF from netlist
0C  // 13 x101y12 CPE[3]      00_3300_00_0000_0000_00F0 difference
00  // 14 x101y12 CPE[4]
00  // 15 x101y12 CPE[5]
80  // 16 x101y12 CPE[6]
00  // 17 x101y12 CPE[7]
D9  // 18 x101y12 CPE[8]
00  // 19 x101y12 CPE[9]
FF  // 20 x102y11 CPE[0]  _a826  C_////Bridge
FF  // 21 x102y11 CPE[1]  80'h00_00A5_00_0000_0C00_FFFF modified with path inversions
00  // 22 x102y11 CPE[2]  80'h00_00A5_00_0000_0C00_FFFF from netlist
0C  // 23 x102y11 CPE[3]
00  // 24 x102y11 CPE[4]
00  // 25 x102y11 CPE[5]
00  // 26 x102y11 CPE[6]
A5  // 27 x102y11 CPE[7]
00  // 28 x102y11 CPE[8]
00  // 29 x102y11 CPE[9]
FF  // 30 x102y12 CPE[0]  _a12  C_AND////    
4A  // 31 x102y12 CPE[1]  80'h00_0018_00_0000_0C88_4AFF modified with path inversions
88  // 32 x102y12 CPE[2]  80'h00_0018_00_0000_0C88_4AFF from netlist
0C  // 33 x102y12 CPE[3]
00  // 34 x102y12 CPE[4]
00  // 35 x102y12 CPE[5]
00  // 36 x102y12 CPE[6]
18  // 37 x102y12 CPE[7]
54 // -- CRC low byte
0C // -- CRC high byte


// Config Latches on x103y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 727F     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
06 // y_sel: 11
2A // -- CRC low byte
48 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7287
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FC  //  0 x103y11 CPE[0]  net1 = net2: _a532  C_AND/D//AND/D
FC  //  1 x103y11 CPE[1]  80'h00_E600_80_0000_0C88_FCFC modified with path inversions
88  //  2 x103y11 CPE[2]  80'h00_EA00_80_0000_0C88_FCFC from netlist
0C  //  3 x103y11 CPE[3]      00_0C00_00_0000_0000_0000 difference
00  //  4 x103y11 CPE[4]
00  //  5 x103y11 CPE[5]
80  //  6 x103y11 CPE[6]
00  //  7 x103y11 CPE[7]
E6  //  8 x103y11 CPE[8]
00  //  9 x103y11 CPE[9]
BC  // 10 x103y12 CPE[0]  _a175  C_ORAND////    
FC  // 11 x103y12 CPE[1]  80'h00_0018_00_0000_0888_FCBC modified with path inversions
88  // 12 x103y12 CPE[2]  80'h00_0018_00_0000_0888_F373 from netlist
08  // 13 x103y12 CPE[3]      00_0000_00_0000_0000_0FCF difference
00  // 14 x103y12 CPE[4]
00  // 15 x103y12 CPE[5]
00  // 16 x103y12 CPE[6]
18  // 17 x103y12 CPE[7]
00  // 18 x103y12 CPE[8]
00  // 19 x103y12 CPE[9]
00  // 20 x104y11 CPE[0]
00  // 21 x104y11 CPE[1]
00  // 22 x104y11 CPE[2]
00  // 23 x104y11 CPE[3]
00  // 24 x104y11 CPE[4]
00  // 25 x104y11 CPE[5]
00  // 26 x104y11 CPE[6]
00  // 27 x104y11 CPE[7]
00  // 28 x104y11 CPE[8]
00  // 29 x104y11 CPE[9]
F3  // 30 x104y12 CPE[0]  net1 = net2: _a463  C_AND/D//AND/D
F5  // 31 x104y12 CPE[1]  80'h00_FA00_80_0000_0C88_F5F3 modified with path inversions
88  // 32 x104y12 CPE[2]  80'h00_FA00_80_0000_0C88_FAFC from netlist
0C  // 33 x104y12 CPE[3]      00_0000_00_0000_0000_0F0F difference
00  // 34 x104y12 CPE[4]
00  // 35 x104y12 CPE[5]
80  // 36 x104y12 CPE[6]
00  // 37 x104y12 CPE[7]
FA  // 38 x104y12 CPE[8]
2A // -- CRC low byte
FC // -- CRC high byte


// Config Latches on x109y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 72B4     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
06 // y_sel: 11
42 // -- CRC low byte
62 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 72BC
1D // Length: 29
F9 // -- CRC low byte
F3 // -- CRC high byte
81  //  0 x109y11 CPE[0]  _a169  C_AND/D///    
34  //  1 x109y11 CPE[1]  80'h00_E500_00_0000_0788_3481 modified with path inversions
88  //  2 x109y11 CPE[2]  80'h00_EA00_00_0000_0788_C814 from netlist
07  //  3 x109y11 CPE[3]      00_0F00_00_0000_0000_FC95 difference
00  //  4 x109y11 CPE[4]
00  //  5 x109y11 CPE[5]
00  //  6 x109y11 CPE[6]
00  //  7 x109y11 CPE[7]
E5  //  8 x109y11 CPE[8]
00  //  9 x109y11 CPE[9]
00  // 10 x109y12 CPE[0]
00  // 11 x109y12 CPE[1]
00  // 12 x109y12 CPE[2]
00  // 13 x109y12 CPE[3]
00  // 14 x109y12 CPE[4]
00  // 15 x109y12 CPE[5]
00  // 16 x109y12 CPE[6]
00  // 17 x109y12 CPE[7]
00  // 18 x109y12 CPE[8]
00  // 19 x109y12 CPE[9]
7A  // 20 x110y11 CPE[0]  _a192  C_OR/D///    
CA  // 21 x110y11 CPE[1]  80'h00_DA00_00_0000_0EEE_CA7A modified with path inversions
EE  // 22 x110y11 CPE[2]  80'h00_EA00_00_0000_0EEE_C5D5 from netlist
0E  // 23 x110y11 CPE[3]      00_3000_00_0000_0000_0FAF difference
00  // 24 x110y11 CPE[4]
00  // 25 x110y11 CPE[5]
00  // 26 x110y11 CPE[6]
00  // 27 x110y11 CPE[7]
DA  // 28 x110y11 CPE[8]
0A // -- CRC low byte
C5 // -- CRC high byte


// Config Latches on x91y13
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 72DF     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
07 // y_sel: 13
42 // -- CRC low byte
31 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 72E7
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x91y13 CPE[0]
00  //  1 x91y13 CPE[1]
00  //  2 x91y13 CPE[2]
00  //  3 x91y13 CPE[3]
00  //  4 x91y13 CPE[4]
00  //  5 x91y13 CPE[5]
00  //  6 x91y13 CPE[6]
00  //  7 x91y13 CPE[7]
00  //  8 x91y13 CPE[8]
00  //  9 x91y13 CPE[9]
FF  // 10 x91y14 CPE[0]  _a361  C_/C_0_1///    
FF  // 11 x91y14 CPE[1]  80'h00_3F00_12_0800_0C00_FFFF modified with path inversions
00  // 12 x91y14 CPE[2]  80'h00_3F00_12_0800_0C00_FFFF from netlist
0C  // 13 x91y14 CPE[3]
00  // 14 x91y14 CPE[4]
08  // 15 x91y14 CPE[5]
12  // 16 x91y14 CPE[6]
00  // 17 x91y14 CPE[7]
3F  // 18 x91y14 CPE[8]
00  // 19 x91y14 CPE[9]
05  // 20 x92y13 CPE[0]  net1 = net2: _a312  C_ADDF2/D//ADDF2/
A5  // 21 x92y13 CPE[1]  80'h00_ED60_00_0020_0C66_A505 modified with path inversions
66  // 22 x92y13 CPE[2]  80'h00_EE60_00_0020_0C66_AA0A from netlist
0C  // 23 x92y13 CPE[3]      00_0300_00_0000_0000_0F0F difference
20  // 24 x92y13 CPE[4]
00  // 25 x92y13 CPE[5]
00  // 26 x92y13 CPE[6]
60  // 27 x92y13 CPE[7]
ED  // 28 x92y13 CPE[8]
00  // 29 x92y13 CPE[9]
0C  // 30 x92y14 CPE[0]  net1 = net2: _a322  C_ADDF2/D//ADDF2/
C0  // 31 x92y14 CPE[1]  80'h00_ED60_00_0020_0C66_C00C modified with path inversions
66  // 32 x92y14 CPE[2]  80'h00_EE60_00_0020_0C66_C00C from netlist
0C  // 33 x92y14 CPE[3]      00_0300_00_0000_0000_0000 difference
20  // 34 x92y14 CPE[4]
00  // 35 x92y14 CPE[5]
00  // 36 x92y14 CPE[6]
60  // 37 x92y14 CPE[7]
ED  // 38 x92y14 CPE[8]
C5 // -- CRC low byte
7C // -- CRC high byte


// Config Latches on x93y13
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7314     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
07 // y_sel: 13
9A // -- CRC low byte
28 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 731C
13 // Length: 19
87 // -- CRC low byte
1A // -- CRC high byte
00  //  0 x93y13 CPE[0]
00  //  1 x93y13 CPE[1]
00  //  2 x93y13 CPE[2]
00  //  3 x93y13 CPE[3]
00  //  4 x93y13 CPE[4]
00  //  5 x93y13 CPE[5]
00  //  6 x93y13 CPE[6]
00  //  7 x93y13 CPE[7]
00  //  8 x93y13 CPE[8]
00  //  9 x93y13 CPE[9]
5D  // 10 x93y14 CPE[0]  _a41  C_///OR/D
FF  // 11 x93y14 CPE[1]  80'h00_DE00_80_0000_0C0E_FF5D modified with path inversions
0E  // 12 x93y14 CPE[2]  80'h00_EE00_80_0000_0C0E_FFAE from netlist
0C  // 13 x93y14 CPE[3]      00_3000_00_0000_0000_00F3 difference
00  // 14 x93y14 CPE[4]
00  // 15 x93y14 CPE[5]
80  // 16 x93y14 CPE[6]
00  // 17 x93y14 CPE[7]
DE  // 18 x93y14 CPE[8]
D5 // -- CRC low byte
06 // -- CRC high byte


// Config Latches on x99y13
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7335     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
07 // y_sel: 13
73 // -- CRC low byte
0D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 733D
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x99y13 CPE[0]  _a293  C_OR////    _a841  C_////Bridge
BE  //  1 x99y13 CPE[1]  80'h00_00BB_00_0000_0CEE_BE00 modified with path inversions
EE  //  2 x99y13 CPE[2]  80'h00_00BB_00_0000_0CEE_EE00 from netlist
0C  //  3 x99y13 CPE[3]      00_0000_00_0000_0000_5000 difference
00  //  4 x99y13 CPE[4]
00  //  5 x99y13 CPE[5]
00  //  6 x99y13 CPE[6]
BB  //  7 x99y13 CPE[7]
00  //  8 x99y13 CPE[8]
00  //  9 x99y13 CPE[9]
00  // 10 x99y14 CPE[0]
00  // 11 x99y14 CPE[1]
00  // 12 x99y14 CPE[2]
00  // 13 x99y14 CPE[3]
00  // 14 x99y14 CPE[4]
00  // 15 x99y14 CPE[5]
00  // 16 x99y14 CPE[6]
00  // 17 x99y14 CPE[7]
00  // 18 x99y14 CPE[8]
00  // 19 x99y14 CPE[9]
1C  // 20 x100y13 CPE[0]  _a228  C_///AND/
FF  // 21 x100y13 CPE[1]  80'h00_0060_00_0000_0C08_FF1C modified with path inversions
08  // 22 x100y13 CPE[2]  80'h00_0060_00_0000_0C08_FF43 from netlist
0C  // 23 x100y13 CPE[3]      00_0000_00_0000_0000_005F difference
00  // 24 x100y13 CPE[4]
00  // 25 x100y13 CPE[5]
00  // 26 x100y13 CPE[6]
60  // 27 x100y13 CPE[7]
00  // 28 x100y13 CPE[8]
00  // 29 x100y13 CPE[9]
DD  // 30 x100y14 CPE[0]  _a164  C_OR/D///    
BD  // 31 x100y14 CPE[1]  80'h00_E500_00_0000_0EEE_BDDD modified with path inversions
EE  // 32 x100y14 CPE[2]  80'h00_EA00_00_0000_0EEE_EEE7 from netlist
0E  // 33 x100y14 CPE[3]      00_0F00_00_0000_0000_533A difference
00  // 34 x100y14 CPE[4]
00  // 35 x100y14 CPE[5]
00  // 36 x100y14 CPE[6]
00  // 37 x100y14 CPE[7]
E5  // 38 x100y14 CPE[8]
AF // -- CRC low byte
F3 // -- CRC high byte


// Config Latches on x103y13
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 736A     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
07 // y_sel: 13
A3 // -- CRC low byte
59 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7372
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
CC  //  0 x103y13 CPE[0]  net1 = net2: _a698  C_AND///AND/
CC  //  1 x103y13 CPE[1]  80'h00_0078_00_0000_0C88_CCCC modified with path inversions
88  //  2 x103y13 CPE[2]  80'h00_0078_00_0000_0C88_C3C3 from netlist
0C  //  3 x103y13 CPE[3]      00_0000_00_0000_0000_0F0F difference
00  //  4 x103y13 CPE[4]
00  //  5 x103y13 CPE[5]
00  //  6 x103y13 CPE[6]
78  //  7 x103y13 CPE[7]
00  //  8 x103y13 CPE[8]
00  //  9 x103y13 CPE[9]
FF  // 10 x103y14 CPE[0]  _a451  C_AND/D///    
FC  // 11 x103y14 CPE[1]  80'h00_FA00_00_0000_0C88_FCFF modified with path inversions
88  // 12 x103y14 CPE[2]  80'h00_FA00_00_0000_0C88_FCFF from netlist
0C  // 13 x103y14 CPE[3]
00  // 14 x103y14 CPE[4]
00  // 15 x103y14 CPE[5]
00  // 16 x103y14 CPE[6]
00  // 17 x103y14 CPE[7]
FA  // 18 x103y14 CPE[8]
00  // 19 x103y14 CPE[9]
00  // 20 x104y13 CPE[0]
00  // 21 x104y13 CPE[1]
00  // 22 x104y13 CPE[2]
00  // 23 x104y13 CPE[3]
00  // 24 x104y13 CPE[4]
00  // 25 x104y13 CPE[5]
00  // 26 x104y13 CPE[6]
00  // 27 x104y13 CPE[7]
00  // 28 x104y13 CPE[8]
00  // 29 x104y13 CPE[9]
FF  // 30 x104y14 CPE[0]  _a817  C_////Bridge
FF  // 31 x104y14 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  // 32 x104y14 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  // 33 x104y14 CPE[3]
00  // 34 x104y14 CPE[4]
00  // 35 x104y14 CPE[5]
00  // 36 x104y14 CPE[6]
A2  // 37 x104y14 CPE[7]
A8 // -- CRC low byte
AF // -- CRC high byte


// Config Latches on x105y13
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 739E     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
07 // y_sel: 13
7B // -- CRC low byte
40 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 73A6
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
F5  //  0 x105y13 CPE[0]  _a462  C_///AND/D
FF  //  1 x105y13 CPE[1]  80'h00_F600_80_0000_0C08_FFF5 modified with path inversions
08  //  2 x105y13 CPE[2]  80'h00_FA00_80_0000_0C08_FFFA from netlist
0C  //  3 x105y13 CPE[3]      00_0C00_00_0000_0000_000F difference
00  //  4 x105y13 CPE[4]
00  //  5 x105y13 CPE[5]
80  //  6 x105y13 CPE[6]
00  //  7 x105y13 CPE[7]
F6  //  8 x105y13 CPE[8]
00  //  9 x105y13 CPE[9]
FF  // 10 x105y14 CPE[0]  _a430  C_AND/D///    
5F  // 11 x105y14 CPE[1]  80'h00_FA00_00_0000_0C88_5FFF modified with path inversions
88  // 12 x105y14 CPE[2]  80'h00_FA00_00_0000_0C88_5FFF from netlist
0C  // 13 x105y14 CPE[3]
00  // 14 x105y14 CPE[4]
00  // 15 x105y14 CPE[5]
00  // 16 x105y14 CPE[6]
00  // 17 x105y14 CPE[7]
FA  // 18 x105y14 CPE[8]
00  // 19 x105y14 CPE[9]
FF  // 20 x106y13 CPE[0]  _a811  C_////Bridge
FF  // 21 x106y13 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 22 x106y13 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 23 x106y13 CPE[3]
00  // 24 x106y13 CPE[4]
00  // 25 x106y13 CPE[5]
00  // 26 x106y13 CPE[6]
A1  // 27 x106y13 CPE[7]
00  // 28 x106y13 CPE[8]
00  // 29 x106y13 CPE[9]
44  // 30 x106y14 CPE[0]  net1 = net2: _a171  C_AND///AND/
F4  // 31 x106y14 CPE[1]  80'h00_0078_00_0000_0C88_F444 modified with path inversions
88  // 32 x106y14 CPE[2]  80'h00_0078_00_0000_0C88_F211 from netlist
0C  // 33 x106y14 CPE[3]      00_0000_00_0000_0000_0655 difference
00  // 34 x106y14 CPE[4]
00  // 35 x106y14 CPE[5]
00  // 36 x106y14 CPE[6]
78  // 37 x106y14 CPE[7]
94 // -- CRC low byte
10 // -- CRC high byte


// Config Latches on x107y13
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 73D2     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
07 // y_sel: 13
13 // -- CRC low byte
6A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 73DA
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
F3  //  0 x107y13 CPE[0]  _a489  C_AND/D///    _a486  C_///AND/D
FC  //  1 x107y13 CPE[1]  80'h00_F500_80_0000_0C88_FCF3 modified with path inversions
88  //  2 x107y13 CPE[2]  80'h00_FA00_80_0000_0C88_FCFC from netlist
0C  //  3 x107y13 CPE[3]      00_0F00_00_0000_0000_000F difference
00  //  4 x107y13 CPE[4]
00  //  5 x107y13 CPE[5]
80  //  6 x107y13 CPE[6]
00  //  7 x107y13 CPE[7]
F5  //  8 x107y13 CPE[8]
00  //  9 x107y13 CPE[9]
00  // 10 x107y14 CPE[0]
00  // 11 x107y14 CPE[1]
00  // 12 x107y14 CPE[2]
00  // 13 x107y14 CPE[3]
00  // 14 x107y14 CPE[4]
00  // 15 x107y14 CPE[5]
00  // 16 x107y14 CPE[6]
00  // 17 x107y14 CPE[7]
00  // 18 x107y14 CPE[8]
00  // 19 x107y14 CPE[9]
FF  // 20 x108y13 CPE[0]  _a459  C_AND/D///    
F3  // 21 x108y13 CPE[1]  80'h00_F500_00_0000_0C88_F3FF modified with path inversions
88  // 22 x108y13 CPE[2]  80'h00_FA00_00_0000_0C88_FCFF from netlist
0C  // 23 x108y13 CPE[3]      00_0F00_00_0000_0000_0F00 difference
00  // 24 x108y13 CPE[4]
00  // 25 x108y13 CPE[5]
00  // 26 x108y13 CPE[6]
00  // 27 x108y13 CPE[7]
F5  // 28 x108y13 CPE[8]
00  // 29 x108y13 CPE[9]
AC  // 30 x108y14 CPE[0]  _a702  C_///OR/
FF  // 31 x108y14 CPE[1]  80'h00_0060_00_0000_0C0E_FFAC modified with path inversions
0E  // 32 x108y14 CPE[2]  80'h00_0060_00_0000_0C0E_FF53 from netlist
0C  // 33 x108y14 CPE[3]      00_0000_00_0000_0000_00FF difference
00  // 34 x108y14 CPE[4]
00  // 35 x108y14 CPE[5]
00  // 36 x108y14 CPE[6]
60  // 37 x108y14 CPE[7]
79 // -- CRC low byte
80 // -- CRC high byte


// Config Latches on x89y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7406     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
08 // y_sel: 15
DD // -- CRC low byte
E3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 740E
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x89y15 CPE[0]
00  //  1 x89y15 CPE[1]
00  //  2 x89y15 CPE[2]
00  //  3 x89y15 CPE[3]
00  //  4 x89y15 CPE[4]
00  //  5 x89y15 CPE[5]
00  //  6 x89y15 CPE[6]
00  //  7 x89y15 CPE[7]
00  //  8 x89y15 CPE[8]
00  //  9 x89y15 CPE[9]
42  // 10 x89y16 CPE[0]  net1 = net2: _a31  C_AND////D
4F  // 11 x89y16 CPE[1]  80'h00_F918_00_0000_0888_4F42 modified with path inversions
88  // 12 x89y16 CPE[2]  80'h00_FA18_00_0000_0888_4F41 from netlist
08  // 13 x89y16 CPE[3]      00_0300_00_0000_0000_0003 difference
00  // 14 x89y16 CPE[4]
00  // 15 x89y16 CPE[5]
00  // 16 x89y16 CPE[6]
18  // 17 x89y16 CPE[7]
F9  // 18 x89y16 CPE[8]
00  // 19 x89y16 CPE[9]
33  // 20 x90y15 CPE[0]  net1 = net2: _a33  C_AND/D//AND/D
3C  // 21 x90y15 CPE[1]  80'h00_DD00_80_0000_0C88_3C33 modified with path inversions
88  // 22 x90y15 CPE[2]  80'h00_EE00_80_0000_0C88_C3C3 from netlist
0C  // 23 x90y15 CPE[3]      00_3300_00_0000_0000_FFF0 difference
00  // 24 x90y15 CPE[4]
00  // 25 x90y15 CPE[5]
80  // 26 x90y15 CPE[6]
00  // 27 x90y15 CPE[7]
DD  // 28 x90y15 CPE[8]
00  // 29 x90y15 CPE[9]
FF  // 30 x90y16 CPE[0]  _a332  C_/C_0_1///    
FF  // 31 x90y16 CPE[1]  80'h00_CF00_12_0800_0C00_FFFF modified with path inversions
00  // 32 x90y16 CPE[2]  80'h00_CF00_12_0800_0C00_FFFF from netlist
0C  // 33 x90y16 CPE[3]
00  // 34 x90y16 CPE[4]
08  // 35 x90y16 CPE[5]
12  // 36 x90y16 CPE[6]
00  // 37 x90y16 CPE[7]
CF  // 38 x90y16 CPE[8]
E0 // -- CRC low byte
80 // -- CRC high byte


// Config Latches on x91y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 743B     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
08 // y_sel: 15
B5 // -- CRC low byte
C9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7443
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
AF  //  0 x91y15 CPE[0]  net1 = net2: _a358  C_ADDF2///ADDF2/
A3  //  1 x91y15 CPE[1]  80'h00_0078_00_0020_0C66_A3AF modified with path inversions
66  //  2 x91y15 CPE[2]  80'h00_0078_00_0020_0C66_ACAF from netlist
0C  //  3 x91y15 CPE[3]      00_0000_00_0000_0000_0F00 difference
20  //  4 x91y15 CPE[4]
00  //  5 x91y15 CPE[5]
00  //  6 x91y15 CPE[6]
78  //  7 x91y15 CPE[7]
00  //  8 x91y15 CPE[8]
00  //  9 x91y15 CPE[9]
F5  // 10 x91y16 CPE[0]  _a360  C_ADDF////    
00  // 11 x91y16 CPE[1]  80'h00_0018_00_0010_0666_00F5 modified with path inversions
66  // 12 x91y16 CPE[2]  80'h00_0018_00_0010_0666_00FA from netlist
06  // 13 x91y16 CPE[3]      00_0000_00_0000_0000_000F difference
10  // 14 x91y16 CPE[4]
00  // 15 x91y16 CPE[5]
00  // 16 x91y16 CPE[6]
18  // 17 x91y16 CPE[7]
00  // 18 x91y16 CPE[8]
00  // 19 x91y16 CPE[9]
30  // 20 x92y15 CPE[0]  net1 = net2: _a324  C_ADDF2/D//ADDF2/
A0  // 21 x92y15 CPE[1]  80'h00_DE60_00_0020_0C66_A030 modified with path inversions
66  // 22 x92y15 CPE[2]  80'h00_EE60_00_0020_0C66_A0C0 from netlist
0C  // 23 x92y15 CPE[3]      00_3000_00_0000_0000_00F0 difference
20  // 24 x92y15 CPE[4]
00  // 25 x92y15 CPE[5]
00  // 26 x92y15 CPE[6]
60  // 27 x92y15 CPE[7]
DE  // 28 x92y15 CPE[8]
00  // 29 x92y15 CPE[9]
0C  // 30 x92y16 CPE[0]  net1 = net2: _a326  C_ADDF2/D//ADDF2/
30  // 31 x92y16 CPE[1]  80'h00_EE60_00_0020_0C66_300C modified with path inversions
66  // 32 x92y16 CPE[2]  80'h00_EE60_00_0020_0C66_C00C from netlist
0C  // 33 x92y16 CPE[3]      00_0000_00_0000_0000_F000 difference
20  // 34 x92y16 CPE[4]
00  // 35 x92y16 CPE[5]
00  // 36 x92y16 CPE[6]
60  // 37 x92y16 CPE[7]
EE  // 38 x92y16 CPE[8]
B1 // -- CRC low byte
7B // -- CRC high byte


// Config Latches on x93y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7470     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
08 // y_sel: 15
6D // -- CRC low byte
D0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7478
1C // Length: 28
70 // -- CRC low byte
E2 // -- CRC high byte
FF  //  0 x93y15 CPE[0]  _a395  C_AND/D///    
3F  //  1 x93y15 CPE[1]  80'h00_DE00_00_0000_0C88_3FFF modified with path inversions
88  //  2 x93y15 CPE[2]  80'h00_EE00_00_0000_0C88_CFFF from netlist
0C  //  3 x93y15 CPE[3]      00_3000_00_0000_0000_F000 difference
00  //  4 x93y15 CPE[4]
00  //  5 x93y15 CPE[5]
00  //  6 x93y15 CPE[6]
00  //  7 x93y15 CPE[7]
DE  //  8 x93y15 CPE[8]
00  //  9 x93y15 CPE[9]
FF  // 10 x93y16 CPE[0]  _a237  C_ORAND/DST///    
EB  // 11 x93y16 CPE[1]  80'h20_BD00_00_0000_0388_EBFF modified with path inversions
88  // 12 x93y16 CPE[2]  80'h20_BE00_00_0000_0388_77FF from netlist
03  // 13 x93y16 CPE[3]      00_0300_00_0000_0000_9C00 difference
00  // 14 x93y16 CPE[4]
00  // 15 x93y16 CPE[5]
00  // 16 x93y16 CPE[6]
00  // 17 x93y16 CPE[7]
BD  // 18 x93y16 CPE[8]
20  // 19 x93y16 CPE[9]
C5  // 20 x94y15 CPE[0]  _a630  C_///AND/
FF  // 21 x94y15 CPE[1]  80'h00_0060_00_0000_0C08_FFC5 modified with path inversions
08  // 22 x94y15 CPE[2]  80'h00_0060_00_0000_0C08_FFC5 from netlist
0C  // 23 x94y15 CPE[3]
00  // 24 x94y15 CPE[4]
00  // 25 x94y15 CPE[5]
00  // 26 x94y15 CPE[6]
60  // 27 x94y15 CPE[7]
91 // -- CRC low byte
5D // -- CRC high byte


// Config Latches on x95y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 749A     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
08 // y_sel: 15
34 // -- CRC low byte
C6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 74A2
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
FF  //  0 x95y15 CPE[0]  _a837  C_////Bridge
FF  //  1 x95y15 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  //  2 x95y15 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  //  3 x95y15 CPE[3]
00  //  4 x95y15 CPE[4]
00  //  5 x95y15 CPE[5]
00  //  6 x95y15 CPE[6]
A2  //  7 x95y15 CPE[7]
00  //  8 x95y15 CPE[8]
00  //  9 x95y15 CPE[9]
E3  // 10 x95y16 CPE[0]  _a644  C_ORAND////    
5F  // 11 x95y16 CPE[1]  80'h00_0018_00_0000_0888_5FE3 modified with path inversions
88  // 12 x95y16 CPE[2]  80'h00_0018_00_0000_0888_5FB3 from netlist
08  // 13 x95y16 CPE[3]      00_0000_00_0000_0000_0050 difference
00  // 14 x95y16 CPE[4]
00  // 15 x95y16 CPE[5]
00  // 16 x95y16 CPE[6]
18  // 17 x95y16 CPE[7]
00  // 18 x95y16 CPE[8]
00  // 19 x95y16 CPE[9]
3A  // 20 x96y15 CPE[0]  net1 = net2: _a53  C_AND/D//AND/D
F1  // 21 x96y15 CPE[1]  80'h00_DE00_80_0000_0C88_F13A modified with path inversions
88  // 22 x96y15 CPE[2]  80'h00_EE00_80_0000_0C88_F135 from netlist
0C  // 23 x96y15 CPE[3]      00_3000_00_0000_0000_000F difference
00  // 24 x96y15 CPE[4]
00  // 25 x96y15 CPE[5]
80  // 26 x96y15 CPE[6]
00  // 27 x96y15 CPE[7]
DE  // 28 x96y15 CPE[8]
00  // 29 x96y15 CPE[9]
FF  // 30 x96y16 CPE[0]  _a793  C_////Bridge
FF  // 31 x96y16 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 32 x96y16 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 33 x96y16 CPE[3]
00  // 34 x96y16 CPE[4]
00  // 35 x96y16 CPE[5]
00  // 36 x96y16 CPE[6]
A1  // 37 x96y16 CPE[7]
2E // -- CRC low byte
33 // -- CRC high byte


// Config Latches on x97y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 74CE     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
08 // y_sel: 15
EC // -- CRC low byte
DF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 74D6
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
12  //  0 x97y15 CPE[0]  _a296  C_///AND/
FF  //  1 x97y15 CPE[1]  80'h00_0060_00_0000_0C08_FF12 modified with path inversions
08  //  2 x97y15 CPE[2]  80'h00_0060_00_0000_0C08_FF84 from netlist
0C  //  3 x97y15 CPE[3]      00_0000_00_0000_0000_0096 difference
00  //  4 x97y15 CPE[4]
00  //  5 x97y15 CPE[5]
00  //  6 x97y15 CPE[6]
60  //  7 x97y15 CPE[7]
00  //  8 x97y15 CPE[8]
00  //  9 x97y15 CPE[9]
4F  // 10 x97y16 CPE[0]  _a118  C_///AND/
FF  // 11 x97y16 CPE[1]  80'h00_0060_00_0000_0C08_FF4F modified with path inversions
08  // 12 x97y16 CPE[2]  80'h00_0060_00_0000_0C08_FF8F from netlist
0C  // 13 x97y16 CPE[3]      00_0000_00_0000_0000_00C0 difference
00  // 14 x97y16 CPE[4]
00  // 15 x97y16 CPE[5]
00  // 16 x97y16 CPE[6]
60  // 17 x97y16 CPE[7]
00  // 18 x97y16 CPE[8]
00  // 19 x97y16 CPE[9]
FF  // 20 x98y15 CPE[0]  _a497  C_AND/D///    _a829  C_////Bridge
FA  // 21 x98y15 CPE[1]  80'h00_D6A3_00_0000_0C88_FAFF modified with path inversions
88  // 22 x98y15 CPE[2]  80'h00_EAA3_00_0000_0C88_FAFF from netlist
0C  // 23 x98y15 CPE[3]      00_3C00_00_0000_0000_0000 difference
00  // 24 x98y15 CPE[4]
00  // 25 x98y15 CPE[5]
00  // 26 x98y15 CPE[6]
A3  // 27 x98y15 CPE[7]
D6  // 28 x98y15 CPE[8]
00  // 29 x98y15 CPE[9]
4F  // 30 x98y16 CPE[0]  net1 = net2: _a147  C_AND///AND/
4C  // 31 x98y16 CPE[1]  80'h00_0078_00_0000_0C88_4C4F modified with path inversions
88  // 32 x98y16 CPE[2]  80'h00_0078_00_0000_0C88_138F from netlist
0C  // 33 x98y16 CPE[3]      00_0000_00_0000_0000_5FC0 difference
00  // 34 x98y16 CPE[4]
00  // 35 x98y16 CPE[5]
00  // 36 x98y16 CPE[6]
78  // 37 x98y16 CPE[7]
C0 // -- CRC low byte
12 // -- CRC high byte


// Config Latches on x103y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7502     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
08 // y_sel: 15
54 // -- CRC low byte
A1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 750A
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
FC  //  0 x103y15 CPE[0]  _a448  C_///AND/D
FF  //  1 x103y15 CPE[1]  80'h00_FA00_80_0000_0C08_FFFC modified with path inversions
08  //  2 x103y15 CPE[2]  80'h00_FA00_80_0000_0C08_FFFC from netlist
0C  //  3 x103y15 CPE[3]
00  //  4 x103y15 CPE[4]
00  //  5 x103y15 CPE[5]
80  //  6 x103y15 CPE[6]
00  //  7 x103y15 CPE[7]
FA  //  8 x103y15 CPE[8]
00  //  9 x103y15 CPE[9]
5C  // 10 x103y16 CPE[0]  _a180  C_ORAND////    
FB  // 11 x103y16 CPE[1]  80'h00_0018_00_0000_0888_FB5C modified with path inversions
88  // 12 x103y16 CPE[2]  80'h00_0018_00_0000_0888_FEAC from netlist
08  // 13 x103y16 CPE[3]      00_0000_00_0000_0000_05F0 difference
00  // 14 x103y16 CPE[4]
00  // 15 x103y16 CPE[5]
00  // 16 x103y16 CPE[6]
18  // 17 x103y16 CPE[7]
00  // 18 x103y16 CPE[8]
00  // 19 x103y16 CPE[9]
FF  // 20 x104y15 CPE[0]  _a121  C_AND////    _a819  C_////Bridge
8A  // 21 x104y15 CPE[1]  80'h00_00B8_00_0000_0C88_8AFF modified with path inversions
88  // 22 x104y15 CPE[2]  80'h00_00B8_00_0000_0C88_2AFF from netlist
0C  // 23 x104y15 CPE[3]      00_0000_00_0000_0000_A000 difference
00  // 24 x104y15 CPE[4]
00  // 25 x104y15 CPE[5]
00  // 26 x104y15 CPE[6]
B8  // 27 x104y15 CPE[7]
00  // 28 x104y15 CPE[8]
00  // 29 x104y15 CPE[9]
FF  // 30 x104y16 CPE[0]  _a833  C_////Bridge
FF  // 31 x104y16 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  // 32 x104y16 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  // 33 x104y16 CPE[3]
00  // 34 x104y16 CPE[4]
00  // 35 x104y16 CPE[5]
00  // 36 x104y16 CPE[6]
A2  // 37 x104y16 CPE[7]
5A // -- CRC low byte
96 // -- CRC high byte


// Config Latches on x105y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7536     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
08 // y_sel: 15
8C // -- CRC low byte
B8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 753E
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
E0  //  0 x105y15 CPE[0]  _a694  C_///OR/
FF  //  1 x105y15 CPE[1]  80'h00_0060_00_0000_0C0E_FFE0 modified with path inversions
0E  //  2 x105y15 CPE[2]  80'h00_0060_00_0000_0C0E_FF70 from netlist
0C  //  3 x105y15 CPE[3]      00_0000_00_0000_0000_0090 difference
00  //  4 x105y15 CPE[4]
00  //  5 x105y15 CPE[5]
00  //  6 x105y15 CPE[6]
60  //  7 x105y15 CPE[7]
00  //  8 x105y15 CPE[8]
00  //  9 x105y15 CPE[9]
CF  // 10 x105y16 CPE[0]  net1 = net2: _a533  C_AND/D//AND/D
CF  // 11 x105y16 CPE[1]  80'h00_E500_80_0000_0C88_CFCF modified with path inversions
88  // 12 x105y16 CPE[2]  80'h00_EA00_80_0000_0C88_CFCF from netlist
0C  // 13 x105y16 CPE[3]      00_0F00_00_0000_0000_0000 difference
00  // 14 x105y16 CPE[4]
00  // 15 x105y16 CPE[5]
80  // 16 x105y16 CPE[6]
00  // 17 x105y16 CPE[7]
E5  // 18 x105y16 CPE[8]
00  // 19 x105y16 CPE[9]
FF  // 20 x106y15 CPE[0]  _a686  C_AND////    
F4  // 21 x106y15 CPE[1]  80'h00_0018_00_0000_0C88_F4FF modified with path inversions
88  // 22 x106y15 CPE[2]  80'h00_0018_00_0000_0C88_F2FF from netlist
0C  // 23 x106y15 CPE[3]      00_0000_00_0000_0000_0600 difference
00  // 24 x106y15 CPE[4]
00  // 25 x106y15 CPE[5]
00  // 26 x106y15 CPE[6]
18  // 27 x106y15 CPE[7]
00  // 28 x106y15 CPE[8]
00  // 29 x106y15 CPE[9]
FC  // 30 x106y16 CPE[0]  _a456  C_///AND/D
FF  // 31 x106y16 CPE[1]  80'h00_F600_80_0000_0C08_FFFC modified with path inversions
08  // 32 x106y16 CPE[2]  80'h00_FA00_80_0000_0C08_FFFC from netlist
0C  // 33 x106y16 CPE[3]      00_0C00_00_0000_0000_0000 difference
00  // 34 x106y16 CPE[4]
00  // 35 x106y16 CPE[5]
80  // 36 x106y16 CPE[6]
00  // 37 x106y16 CPE[7]
F6  // 38 x106y16 CPE[8]
44 // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x107y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 756B     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
08 // y_sel: 15
E4 // -- CRC low byte
92 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7573
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FF  //  0 x107y15 CPE[0]  _a695  C_AND////    _a821  C_////Bridge
8F  //  1 x107y15 CPE[1]  80'h00_00B9_00_0000_0C88_8FFF modified with path inversions
88  //  2 x107y15 CPE[2]  80'h00_00B9_00_0000_0C88_8FFF from netlist
0C  //  3 x107y15 CPE[3]
00  //  4 x107y15 CPE[4]
00  //  5 x107y15 CPE[5]
00  //  6 x107y15 CPE[6]
B9  //  7 x107y15 CPE[7]
00  //  8 x107y15 CPE[8]
00  //  9 x107y15 CPE[9]
F3  // 10 x107y16 CPE[0]  _a475  C_AND/D///    _a472  C_///AND/D
FC  // 11 x107y16 CPE[1]  80'h00_F900_80_0000_0C88_FCF3 modified with path inversions
88  // 12 x107y16 CPE[2]  80'h00_FA00_80_0000_0C88_FCFC from netlist
0C  // 13 x107y16 CPE[3]      00_0300_00_0000_0000_000F difference
00  // 14 x107y16 CPE[4]
00  // 15 x107y16 CPE[5]
80  // 16 x107y16 CPE[6]
00  // 17 x107y16 CPE[7]
F9  // 18 x107y16 CPE[8]
00  // 19 x107y16 CPE[9]
FF  // 20 x108y15 CPE[0]  _a168  C_AND////    
5C  // 21 x108y15 CPE[1]  80'h00_0018_00_0000_0C88_5CFF modified with path inversions
88  // 22 x108y15 CPE[2]  80'h00_0018_00_0000_0C88_ACFF from netlist
0C  // 23 x108y15 CPE[3]      00_0000_00_0000_0000_F000 difference
00  // 24 x108y15 CPE[4]
00  // 25 x108y15 CPE[5]
00  // 26 x108y15 CPE[6]
18  // 27 x108y15 CPE[7]
00  // 28 x108y15 CPE[8]
00  // 29 x108y15 CPE[9]
7B  // 30 x108y16 CPE[0]  _a214  C_OR/D///    
ED  // 31 x108y16 CPE[1]  80'h00_D600_00_0000_0EEE_ED7B modified with path inversions
EE  // 32 x108y16 CPE[2]  80'h00_EA00_00_0000_0EEE_BDEB from netlist
0E  // 33 x108y16 CPE[3]      00_3C00_00_0000_0000_5090 difference
00  // 34 x108y16 CPE[4]
00  // 35 x108y16 CPE[5]
00  // 36 x108y16 CPE[6]
00  // 37 x108y16 CPE[7]
D6  // 38 x108y16 CPE[8]
0E // -- CRC low byte
44 // -- CRC high byte


// Config Latches on x109y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 75A0     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
08 // y_sel: 15
3C // -- CRC low byte
8B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 75A8
1D // Length: 29
F9 // -- CRC low byte
F3 // -- CRC high byte
D0  //  0 x109y15 CPE[0]  net1 = net2: _a710  C_OR///OR/
3C  //  1 x109y15 CPE[1]  80'h00_0078_00_0000_0CEE_3CD0 modified with path inversions
EE  //  2 x109y15 CPE[2]  80'h00_0078_00_0000_0CEE_3C70 from netlist
0C  //  3 x109y15 CPE[3]      00_0000_00_0000_0000_00A0 difference
00  //  4 x109y15 CPE[4]
00  //  5 x109y15 CPE[5]
00  //  6 x109y15 CPE[6]
78  //  7 x109y15 CPE[7]
00  //  8 x109y15 CPE[8]
00  //  9 x109y15 CPE[9]
00  // 10 x109y16 CPE[0]
00  // 11 x109y16 CPE[1]
00  // 12 x109y16 CPE[2]
00  // 13 x109y16 CPE[3]
00  // 14 x109y16 CPE[4]
00  // 15 x109y16 CPE[5]
00  // 16 x109y16 CPE[6]
00  // 17 x109y16 CPE[7]
00  // 18 x109y16 CPE[8]
00  // 19 x109y16 CPE[9]
EE  // 20 x110y15 CPE[0]  _a199  C_OR/D///    
EE  // 21 x110y15 CPE[1]  80'h00_E600_00_0000_0EEE_EEEE modified with path inversions
EE  // 22 x110y15 CPE[2]  80'h00_EA00_00_0000_0EEE_BDEB from netlist
0E  // 23 x110y15 CPE[3]      00_0C00_00_0000_0000_5305 difference
00  // 24 x110y15 CPE[4]
00  // 25 x110y15 CPE[5]
00  // 26 x110y15 CPE[6]
00  // 27 x110y15 CPE[7]
E6  // 28 x110y15 CPE[8]
47 // -- CRC low byte
76 // -- CRC high byte


// Config Latches on x89y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 75CB     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
09 // y_sel: 17
54 // -- CRC low byte
F2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 75D3
1C // Length: 28
70 // -- CRC low byte
E2 // -- CRC high byte
5F  //  0 x89y17 CPE[0]  _a282  C_AND////    _a397  C_///AND/D
41  //  1 x89y17 CPE[1]  80'h00_DD18_80_0000_0C88_415F modified with path inversions
88  //  2 x89y17 CPE[2]  80'h00_EE18_80_0000_0C88_12AF from netlist
0C  //  3 x89y17 CPE[3]      00_3300_00_0000_0000_53F0 difference
00  //  4 x89y17 CPE[4]
00  //  5 x89y17 CPE[5]
80  //  6 x89y17 CPE[6]
18  //  7 x89y17 CPE[7]
DD  //  8 x89y17 CPE[8]
00  //  9 x89y17 CPE[9]
00  // 10 x89y18 CPE[0]
00  // 11 x89y18 CPE[1]
00  // 12 x89y18 CPE[2]
00  // 13 x89y18 CPE[3]
00  // 14 x89y18 CPE[4]
00  // 15 x89y18 CPE[5]
00  // 16 x89y18 CPE[6]
00  // 17 x89y18 CPE[7]
00  // 18 x89y18 CPE[8]
00  // 19 x89y18 CPE[9]
30  // 20 x90y17 CPE[0]  net1 = net2: _a330  C_ADDF2///ADDF2/
33  // 21 x90y17 CPE[1]  80'h00_0078_00_0020_0C66_3330 modified with path inversions
66  // 22 x90y17 CPE[2]  80'h00_0078_00_0020_0C66_CCC0 from netlist
0C  // 23 x90y17 CPE[3]      00_0000_00_0000_0000_FFF0 difference
20  // 24 x90y17 CPE[4]
00  // 25 x90y17 CPE[5]
00  // 26 x90y17 CPE[6]
78  // 27 x90y17 CPE[7]
53 // -- CRC low byte
F6 // -- CRC high byte


// Config Latches on x91y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 75F5     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
09 // y_sel: 17
3C // -- CRC low byte
D8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 75FD
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x91y17 CPE[0]
00  //  1 x91y17 CPE[1]
00  //  2 x91y17 CPE[2]
00  //  3 x91y17 CPE[3]
00  //  4 x91y17 CPE[4]
00  //  5 x91y17 CPE[5]
00  //  6 x91y17 CPE[6]
00  //  7 x91y17 CPE[7]
00  //  8 x91y17 CPE[8]
00  //  9 x91y17 CPE[9]
00  // 10 x91y18 CPE[0]
00  // 11 x91y18 CPE[1]
00  // 12 x91y18 CPE[2]
00  // 13 x91y18 CPE[3]
00  // 14 x91y18 CPE[4]
00  // 15 x91y18 CPE[5]
00  // 16 x91y18 CPE[6]
00  // 17 x91y18 CPE[7]
00  // 18 x91y18 CPE[8]
00  // 19 x91y18 CPE[9]
C0  // 20 x92y17 CPE[0]  net1 = net2: _a328  C_ADDF2/D//ADDF2/
A0  // 21 x92y17 CPE[1]  80'h00_EE60_00_0020_0C66_A0C0 modified with path inversions
66  // 22 x92y17 CPE[2]  80'h00_EE60_00_0020_0C66_A0C0 from netlist
0C  // 23 x92y17 CPE[3]
20  // 24 x92y17 CPE[4]
00  // 25 x92y17 CPE[5]
00  // 26 x92y17 CPE[6]
60  // 27 x92y17 CPE[7]
EE  // 28 x92y17 CPE[8]
00  // 29 x92y17 CPE[9]
05  // 30 x92y18 CPE[0]  net1 = net2: _a303  C_ADDF2/D//ADDF2/
30  // 31 x92y18 CPE[1]  80'h00_ED60_00_0020_0C66_3005 modified with path inversions
66  // 32 x92y18 CPE[2]  80'h00_EE60_00_0020_0C66_C00A from netlist
0C  // 33 x92y18 CPE[3]      00_0300_00_0000_0000_F00F difference
20  // 34 x92y18 CPE[4]
00  // 35 x92y18 CPE[5]
00  // 36 x92y18 CPE[6]
60  // 37 x92y18 CPE[7]
ED  // 38 x92y18 CPE[8]
28 // -- CRC low byte
A6 // -- CRC high byte


// Config Latches on x93y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 762A     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
09 // y_sel: 17
E4 // -- CRC low byte
C1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7632
1C // Length: 28
70 // -- CRC low byte
E2 // -- CRC high byte
5F  //  0 x93y17 CPE[0]  _a399  C_AND/D///    _a401  C_///AND/D
3F  //  1 x93y17 CPE[1]  80'h00_DD00_80_0000_0C88_3F5F modified with path inversions
88  //  2 x93y17 CPE[2]  80'h00_EE00_80_0000_0C88_CFAF from netlist
0C  //  3 x93y17 CPE[3]      00_3300_00_0000_0000_F0F0 difference
00  //  4 x93y17 CPE[4]
00  //  5 x93y17 CPE[5]
80  //  6 x93y17 CPE[6]
00  //  7 x93y17 CPE[7]
DD  //  8 x93y17 CPE[8]
00  //  9 x93y17 CPE[9]
00  // 10 x93y18 CPE[0]
00  // 11 x93y18 CPE[1]
00  // 12 x93y18 CPE[2]
00  // 13 x93y18 CPE[3]
00  // 14 x93y18 CPE[4]
00  // 15 x93y18 CPE[5]
00  // 16 x93y18 CPE[6]
00  // 17 x93y18 CPE[7]
00  // 18 x93y18 CPE[8]
00  // 19 x93y18 CPE[9]
0A  // 20 x94y17 CPE[0]  _a633  C_MX2b////    
00  // 21 x94y17 CPE[1]  80'h00_0018_00_0040_0A32_000A modified with path inversions
32  // 22 x94y17 CPE[2]  80'h00_0018_00_0040_0A30_0005 from netlist
0A  // 23 x94y17 CPE[3]      00_0000_00_0000_0002_000F difference
40  // 24 x94y17 CPE[4]
00  // 25 x94y17 CPE[5]
00  // 26 x94y17 CPE[6]
18  // 27 x94y17 CPE[7]
F1 // -- CRC low byte
4E // -- CRC high byte


// Config Latches on x97y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7654     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
09 // y_sel: 17
65 // -- CRC low byte
CE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 765C
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
AC  //  0 x97y17 CPE[0]  _a56  C_ORAND/D///    
FD  //  1 x97y17 CPE[1]  80'h00_ED00_00_0000_0788_FDAC modified with path inversions
88  //  2 x97y17 CPE[2]  80'h00_EE00_00_0000_0788_FB53 from netlist
07  //  3 x97y17 CPE[3]      00_0300_00_0000_0000_06FF difference
00  //  4 x97y17 CPE[4]
00  //  5 x97y17 CPE[5]
00  //  6 x97y17 CPE[6]
00  //  7 x97y17 CPE[7]
ED  //  8 x97y17 CPE[8]
00  //  9 x97y17 CPE[9]
FF  // 10 x97y18 CPE[0]  _a112  C_AND////    
14  // 11 x97y18 CPE[1]  80'h00_0018_00_0000_0C88_14FF modified with path inversions
88  // 12 x97y18 CPE[2]  80'h00_0018_00_0000_0C88_22FF from netlist
0C  // 13 x97y18 CPE[3]      00_0000_00_0000_0000_3600 difference
00  // 14 x97y18 CPE[4]
00  // 15 x97y18 CPE[5]
00  // 16 x97y18 CPE[6]
18  // 17 x97y18 CPE[7]
00  // 18 x97y18 CPE[8]
00  // 19 x97y18 CPE[9]
00  // 20 x98y17 CPE[0]
00  // 21 x98y17 CPE[1]
00  // 22 x98y17 CPE[2]
00  // 23 x98y17 CPE[3]
00  // 24 x98y17 CPE[4]
00  // 25 x98y17 CPE[5]
00  // 26 x98y17 CPE[6]
00  // 27 x98y17 CPE[7]
00  // 28 x98y17 CPE[8]
00  // 29 x98y17 CPE[9]
CB  // 30 x98y18 CPE[0]  _a133  C_///ORAND/
FF  // 31 x98y18 CPE[1]  80'h00_0060_00_0000_0C08_FFCB modified with path inversions
08  // 32 x98y18 CPE[2]  80'h00_0060_00_0000_0C08_FFCE from netlist
0C  // 33 x98y18 CPE[3]      00_0000_00_0000_0000_0005 difference
00  // 34 x98y18 CPE[4]
00  // 35 x98y18 CPE[5]
00  // 36 x98y18 CPE[6]
60  // 37 x98y18 CPE[7]
2F // -- CRC low byte
BC // -- CRC high byte


// Config Latches on x101y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7688     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
09 // y_sel: 17
D5 // -- CRC low byte
FD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7690
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
1F  //  0 x101y17 CPE[0]  _a167  C_AND/D///    _a681  C_///AND/
4F  //  1 x101y17 CPE[1]  80'h00_D960_00_0000_0388_4F1F modified with path inversions
88  //  2 x101y17 CPE[2]  80'h00_EA60_00_0000_0388_1F2F from netlist
03  //  3 x101y17 CPE[3]      00_3300_00_0000_0000_5030 difference
00  //  4 x101y17 CPE[4]
00  //  5 x101y17 CPE[5]
00  //  6 x101y17 CPE[6]
60  //  7 x101y17 CPE[7]
D9  //  8 x101y17 CPE[8]
00  //  9 x101y17 CPE[9]
05  // 10 x101y18 CPE[0]  _a157  C_MX2b////    _a808  C_////Bridge
00  // 11 x101y18 CPE[1]  80'h00_00BF_00_0040_0A33_0005 modified with path inversions
33  // 12 x101y18 CPE[2]  80'h00_00BF_00_0040_0A33_0005 from netlist
0A  // 13 x101y18 CPE[3]
40  // 14 x101y18 CPE[4]
00  // 15 x101y18 CPE[5]
00  // 16 x101y18 CPE[6]
BF  // 17 x101y18 CPE[7]
00  // 18 x101y18 CPE[8]
00  // 19 x101y18 CPE[9]
CC  // 20 x102y17 CPE[0]  _a156  C_///OR/
FF  // 21 x102y17 CPE[1]  80'h00_0060_00_0000_0C0E_FFCC modified with path inversions
0E  // 22 x102y17 CPE[2]  80'h00_0060_00_0000_0C0E_FF3C from netlist
0C  // 23 x102y17 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 24 x102y17 CPE[4]
00  // 25 x102y17 CPE[5]
00  // 26 x102y17 CPE[6]
60  // 27 x102y17 CPE[7]
00  // 28 x102y17 CPE[8]
00  // 29 x102y17 CPE[9]
7A  // 30 x102y18 CPE[0]  _a206  C_///ORAND/
FF  // 31 x102y18 CPE[1]  80'h00_0060_00_0000_0C08_FF7A modified with path inversions
08  // 32 x102y18 CPE[2]  80'h00_0060_00_0000_0C08_FF75 from netlist
0C  // 33 x102y18 CPE[3]      00_0000_00_0000_0000_000F difference
00  // 34 x102y18 CPE[4]
00  // 35 x102y18 CPE[5]
00  // 36 x102y18 CPE[6]
60  // 37 x102y18 CPE[7]
96 // -- CRC low byte
6F // -- CRC high byte


// Config Latches on x105y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 76BC     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
09 // y_sel: 17
05 // -- CRC low byte
A9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 76C4
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
FA  //  0 x105y17 CPE[0]  net1 = net2: _a97  C_AND////D
1F  //  1 x105y17 CPE[1]  80'h00_ED18_00_0000_0888_1FFA modified with path inversions
88  //  2 x105y17 CPE[2]  80'h00_EE18_00_0000_0888_8FF5 from netlist
08  //  3 x105y17 CPE[3]      00_0300_00_0000_0000_900F difference
00  //  4 x105y17 CPE[4]
00  //  5 x105y17 CPE[5]
00  //  6 x105y17 CPE[6]
18  //  7 x105y17 CPE[7]
ED  //  8 x105y17 CPE[8]
00  //  9 x105y17 CPE[9]
FF  // 10 x105y18 CPE[0]  _a815  C_////Bridge
FF  // 11 x105y18 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 12 x105y18 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 13 x105y18 CPE[3]
00  // 14 x105y18 CPE[4]
00  // 15 x105y18 CPE[5]
00  // 16 x105y18 CPE[6]
A3  // 17 x105y18 CPE[7]
00  // 18 x105y18 CPE[8]
00  // 19 x105y18 CPE[9]
AD  // 20 x106y17 CPE[0]  _a249  C_ORAND////    
FE  // 21 x106y17 CPE[1]  80'h00_0018_00_0000_0888_FEAD modified with path inversions
88  // 22 x106y17 CPE[2]  80'h00_0018_00_0000_0888_FEAB from netlist
08  // 23 x106y17 CPE[3]      00_0000_00_0000_0000_0006 difference
00  // 24 x106y17 CPE[4]
00  // 25 x106y17 CPE[5]
00  // 26 x106y17 CPE[6]
18  // 27 x106y17 CPE[7]
00  // 28 x106y17 CPE[8]
00  // 29 x106y17 CPE[9]
5A  // 30 x106y18 CPE[0]  net1 = net2: _a706  C_AND///AND/
2F  // 31 x106y18 CPE[1]  80'h00_0078_00_0000_0C88_2F5A modified with path inversions
88  // 32 x106y18 CPE[2]  80'h00_0078_00_0000_0C88_4FAA from netlist
0C  // 33 x106y18 CPE[3]      00_0000_00_0000_0000_60F0 difference
00  // 34 x106y18 CPE[4]
00  // 35 x106y18 CPE[5]
00  // 36 x106y18 CPE[6]
78  // 37 x106y18 CPE[7]
4E // -- CRC low byte
D1 // -- CRC high byte


// Config Latches on x107y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 76F0     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
09 // y_sel: 17
6D // -- CRC low byte
83 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 76F8
1C // Length: 28
70 // -- CRC low byte
E2 // -- CRC high byte
A5  //  0 x107y17 CPE[0]  _a464  C_AND/D///    _a729  C_///OR/
FC  //  1 x107y17 CPE[1]  80'h00_F960_00_0000_0C8E_FCA5 modified with path inversions
8E  //  2 x107y17 CPE[2]  80'h00_FA60_00_0000_0C8E_FC55 from netlist
0C  //  3 x107y17 CPE[3]      00_0300_00_0000_0000_00F0 difference
00  //  4 x107y17 CPE[4]
00  //  5 x107y17 CPE[5]
00  //  6 x107y17 CPE[6]
60  //  7 x107y17 CPE[7]
F9  //  8 x107y17 CPE[8]
00  //  9 x107y17 CPE[9]
FF  // 10 x107y18 CPE[0]  _a301  C_/C_0_1///    
FF  // 11 x107y18 CPE[1]  80'h00_CF00_12_0800_0C00_FFFF modified with path inversions
00  // 12 x107y18 CPE[2]  80'h00_CF00_12_0800_0C00_FFFF from netlist
0C  // 13 x107y18 CPE[3]
00  // 14 x107y18 CPE[4]
08  // 15 x107y18 CPE[5]
12  // 16 x107y18 CPE[6]
00  // 17 x107y18 CPE[7]
CF  // 18 x107y18 CPE[8]
00  // 19 x107y18 CPE[9]
FF  // 20 x108y17 CPE[0]  _a823  C_////Bridge
FF  // 21 x108y17 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 22 x108y17 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 23 x108y17 CPE[3]
00  // 24 x108y17 CPE[4]
00  // 25 x108y17 CPE[5]
00  // 26 x108y17 CPE[6]
A1  // 27 x108y17 CPE[7]
7D // -- CRC low byte
4B // -- CRC high byte


// Config Latches on x89y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 771A     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
0A // y_sel: 19
CF // -- CRC low byte
C0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7722
1C // Length: 28
70 // -- CRC low byte
E2 // -- CRC high byte
00  //  0 x89y19 CPE[0]
00  //  1 x89y19 CPE[1]
00  //  2 x89y19 CPE[2]
00  //  3 x89y19 CPE[3]
00  //  4 x89y19 CPE[4]
00  //  5 x89y19 CPE[5]
00  //  6 x89y19 CPE[6]
00  //  7 x89y19 CPE[7]
00  //  8 x89y19 CPE[8]
00  //  9 x89y19 CPE[9]
8F  // 10 x89y20 CPE[0]  _a285  C_AND////    _a90  C_///AND/D
24  // 11 x89y20 CPE[1]  80'h00_FA18_80_0000_0C88_248F modified with path inversions
88  // 12 x89y20 CPE[2]  80'h00_FA18_80_0000_0C88_288F from netlist
0C  // 13 x89y20 CPE[3]      00_0000_00_0000_0000_0C00 difference
00  // 14 x89y20 CPE[4]
00  // 15 x89y20 CPE[5]
80  // 16 x89y20 CPE[6]
18  // 17 x89y20 CPE[7]
FA  // 18 x89y20 CPE[8]
00  // 19 x89y20 CPE[9]
11  // 20 x90y19 CPE[0]  _a286  C_AND////    _a219  C_///AND/
18  // 21 x90y19 CPE[1]  80'h00_0078_00_0000_0C88_1811 modified with path inversions
88  // 22 x90y19 CPE[2]  80'h00_0078_00_0000_0C88_1888 from netlist
0C  // 23 x90y19 CPE[3]      00_0000_00_0000_0000_0099 difference
00  // 24 x90y19 CPE[4]
00  // 25 x90y19 CPE[5]
00  // 26 x90y19 CPE[6]
78  // 27 x90y19 CPE[7]
5D // -- CRC low byte
4A // -- CRC high byte


// Config Latches on x91y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7744     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
0A // y_sel: 19
A7 // -- CRC low byte
EA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 774C
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x91y19 CPE[0]
00  //  1 x91y19 CPE[1]
00  //  2 x91y19 CPE[2]
00  //  3 x91y19 CPE[3]
00  //  4 x91y19 CPE[4]
00  //  5 x91y19 CPE[5]
00  //  6 x91y19 CPE[6]
00  //  7 x91y19 CPE[7]
00  //  8 x91y19 CPE[8]
00  //  9 x91y19 CPE[9]
00  // 10 x91y20 CPE[0]
00  // 11 x91y20 CPE[1]
00  // 12 x91y20 CPE[2]
00  // 13 x91y20 CPE[3]
00  // 14 x91y20 CPE[4]
00  // 15 x91y20 CPE[5]
00  // 16 x91y20 CPE[6]
00  // 17 x91y20 CPE[7]
00  // 18 x91y20 CPE[8]
00  // 19 x91y20 CPE[9]
0A  // 20 x92y19 CPE[0]  net1 = net2: _a305  C_ADDF2/D//ADDF2/
A0  // 21 x92y19 CPE[1]  80'h00_DD60_00_0020_0C66_A00A modified with path inversions
66  // 22 x92y19 CPE[2]  80'h00_EE60_00_0020_0C66_A00A from netlist
0C  // 23 x92y19 CPE[3]      00_3300_00_0000_0000_0000 difference
20  // 24 x92y19 CPE[4]
00  // 25 x92y19 CPE[5]
00  // 26 x92y19 CPE[6]
60  // 27 x92y19 CPE[7]
DD  // 28 x92y19 CPE[8]
00  // 29 x92y19 CPE[9]
05  // 30 x92y20 CPE[0]  net1 = net2: _a307  C_ADDF2/D//ADDF2/
C0  // 31 x92y20 CPE[1]  80'h00_ED60_00_0020_0C66_C005 modified with path inversions
66  // 32 x92y20 CPE[2]  80'h00_EE60_00_0020_0C66_C00A from netlist
0C  // 33 x92y20 CPE[3]      00_0300_00_0000_0000_000F difference
20  // 34 x92y20 CPE[4]
00  // 35 x92y20 CPE[5]
00  // 36 x92y20 CPE[6]
60  // 37 x92y20 CPE[7]
ED  // 38 x92y20 CPE[8]
0E // -- CRC low byte
1C // -- CRC high byte


// Config Latches on x93y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7779     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
0A // y_sel: 19
7F // -- CRC low byte
F3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7781
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
00  //  0 x93y19 CPE[0]
00  //  1 x93y19 CPE[1]
00  //  2 x93y19 CPE[2]
00  //  3 x93y19 CPE[3]
00  //  4 x93y19 CPE[4]
00  //  5 x93y19 CPE[5]
00  //  6 x93y19 CPE[6]
00  //  7 x93y19 CPE[7]
00  //  8 x93y19 CPE[8]
00  //  9 x93y19 CPE[9]
57  // 10 x93y20 CPE[0]  _a652  C_OR////    
DA  // 11 x93y20 CPE[1]  80'h00_0018_00_0000_0EEE_DA57 modified with path inversions
EE  // 12 x93y20 CPE[2]  80'h00_0018_00_0000_0EEE_EA5D from netlist
0E  // 13 x93y20 CPE[3]      00_0000_00_0000_0000_300A difference
00  // 14 x93y20 CPE[4]
00  // 15 x93y20 CPE[5]
00  // 16 x93y20 CPE[6]
18  // 17 x93y20 CPE[7]
00  // 18 x93y20 CPE[8]
00  // 19 x93y20 CPE[9]
7B  // 20 x94y19 CPE[0]  _a235  C_///ORAND/DST
FF  // 21 x94y19 CPE[1]  80'h20_BE00_80_0000_0C07_FF7B modified with path inversions
07  // 22 x94y19 CPE[2]  80'h20_BE00_80_0000_0C07_FFD7 from netlist
0C  // 23 x94y19 CPE[3]      00_0000_00_0000_0000_00AC difference
00  // 24 x94y19 CPE[4]
00  // 25 x94y19 CPE[5]
80  // 26 x94y19 CPE[6]
00  // 27 x94y19 CPE[7]
BE  // 28 x94y19 CPE[8]
20  // 29 x94y19 CPE[9]
00  // 30 x94y20 CPE[0]  _a660  C_OR////    
73  // 31 x94y20 CPE[1]  80'h00_0018_00_0000_0CEE_7300 modified with path inversions
EE  // 32 x94y20 CPE[2]  80'h00_0018_00_0000_0CEE_7300 from netlist
0C  // 33 x94y20 CPE[3]
00  // 34 x94y20 CPE[4]
00  // 35 x94y20 CPE[5]
00  // 36 x94y20 CPE[6]
18  // 37 x94y20 CPE[7]
7A // -- CRC low byte
50 // -- CRC high byte


// Config Latches on x95y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 77AD     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
0A // y_sel: 19
26 // -- CRC low byte
E5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 77B5
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
11  //  0 x95y19 CPE[0]  net1 = net2: _a117  C_AND///AND/
48  //  1 x95y19 CPE[1]  80'h00_0078_00_0000_0C88_4811 modified with path inversions
88  //  2 x95y19 CPE[2]  80'h00_0078_00_0000_0C88_2818 from netlist
0C  //  3 x95y19 CPE[3]      00_0000_00_0000_0000_6009 difference
00  //  4 x95y19 CPE[4]
00  //  5 x95y19 CPE[5]
00  //  6 x95y19 CPE[6]
78  //  7 x95y19 CPE[7]
00  //  8 x95y19 CPE[8]
00  //  9 x95y19 CPE[9]
5C  // 10 x95y20 CPE[0]  _a46  C_AND////    
A8  // 11 x95y20 CPE[1]  80'h00_0018_00_0000_0888_A85C modified with path inversions
88  // 12 x95y20 CPE[2]  80'h00_0018_00_0000_0888_515C from netlist
08  // 13 x95y20 CPE[3]      00_0000_00_0000_0000_F900 difference
00  // 14 x95y20 CPE[4]
00  // 15 x95y20 CPE[5]
00  // 16 x95y20 CPE[6]
18  // 17 x95y20 CPE[7]
00  // 18 x95y20 CPE[8]
00  // 19 x95y20 CPE[9]
00  // 20 x96y19 CPE[0]
00  // 21 x96y19 CPE[1]
00  // 22 x96y19 CPE[2]
00  // 23 x96y19 CPE[3]
00  // 24 x96y19 CPE[4]
00  // 25 x96y19 CPE[5]
00  // 26 x96y19 CPE[6]
00  // 27 x96y19 CPE[7]
00  // 28 x96y19 CPE[8]
00  // 29 x96y19 CPE[9]
1F  // 30 x96y20 CPE[0]  net1 = net2: _a89  C_AND/D//AND/D
8F  // 31 x96y20 CPE[1]  80'h00_F900_80_0000_0C88_8F1F modified with path inversions
88  // 32 x96y20 CPE[2]  80'h00_FA00_80_0000_0C88_8F4F from netlist
0C  // 33 x96y20 CPE[3]      00_0300_00_0000_0000_0050 difference
00  // 34 x96y20 CPE[4]
00  // 35 x96y20 CPE[5]
80  // 36 x96y20 CPE[6]
00  // 37 x96y20 CPE[7]
F9  // 38 x96y20 CPE[8]
36 // -- CRC low byte
AD // -- CRC high byte


// Config Latches on x97y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 77E2     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
0A // y_sel: 19
FE // -- CRC low byte
FC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 77EA
1C // Length: 28
70 // -- CRC low byte
E2 // -- CRC high byte
BB  //  0 x97y19 CPE[0]  _a141  C_OR/D///    _a852  C_////Bridge
57  //  1 x97y19 CPE[1]  80'h00_D5A7_00_0000_0EEE_57BB modified with path inversions
EE  //  2 x97y19 CPE[2]  80'h00_EAA7_00_0000_0EEE_5DEE from netlist
0E  //  3 x97y19 CPE[3]      00_3F00_00_0000_0000_0A55 difference
00  //  4 x97y19 CPE[4]
00  //  5 x97y19 CPE[5]
00  //  6 x97y19 CPE[6]
A7  //  7 x97y19 CPE[7]
D5  //  8 x97y19 CPE[8]
00  //  9 x97y19 CPE[9]
00  // 10 x97y20 CPE[0]
00  // 11 x97y20 CPE[1]
00  // 12 x97y20 CPE[2]
00  // 13 x97y20 CPE[3]
00  // 14 x97y20 CPE[4]
00  // 15 x97y20 CPE[5]
00  // 16 x97y20 CPE[6]
00  // 17 x97y20 CPE[7]
00  // 18 x97y20 CPE[8]
00  // 19 x97y20 CPE[9]
CC  // 20 x98y19 CPE[0]  _a679  C_MX4b////    
00  // 21 x98y19 CPE[1]  80'h00_0018_00_0040_0A66_00CC modified with path inversions
66  // 22 x98y19 CPE[2]  80'h00_0018_00_0040_0A64_00C3 from netlist
0A  // 23 x98y19 CPE[3]      00_0000_00_0000_0002_000F difference
40  // 24 x98y19 CPE[4]
00  // 25 x98y19 CPE[5]
00  // 26 x98y19 CPE[6]
18  // 27 x98y19 CPE[7]
30 // -- CRC low byte
E6 // -- CRC high byte


// Config Latches on x99y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 780C     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
0A // y_sel: 19
96 // -- CRC low byte
D6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7814
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
FF  //  0 x99y19 CPE[0]  _a762  C_ORAND////    _a814  C_////Bridge
E5  //  1 x99y19 CPE[1]  80'h00_00BB_00_0000_0C88_E5FF modified with path inversions
88  //  2 x99y19 CPE[2]  80'h00_00BB_00_0000_0C88_EAFF from netlist
0C  //  3 x99y19 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  //  4 x99y19 CPE[4]
00  //  5 x99y19 CPE[5]
00  //  6 x99y19 CPE[6]
BB  //  7 x99y19 CPE[7]
00  //  8 x99y19 CPE[8]
00  //  9 x99y19 CPE[9]
24  // 10 x99y20 CPE[0]  net1 = net2: _a150  C_AND///AND/
82  // 11 x99y20 CPE[1]  80'h00_0078_00_0000_0C88_8224 modified with path inversions
88  // 12 x99y20 CPE[2]  80'h00_0078_00_0000_0C88_8444 from netlist
0C  // 13 x99y20 CPE[3]      00_0000_00_0000_0000_0660 difference
00  // 14 x99y20 CPE[4]
00  // 15 x99y20 CPE[5]
00  // 16 x99y20 CPE[6]
78  // 17 x99y20 CPE[7]
00  // 18 x99y20 CPE[8]
00  // 19 x99y20 CPE[9]
CB  // 20 x100y19 CPE[0]  _a161  C_OR/D///    
D7  // 21 x100y19 CPE[1]  80'h00_E900_00_0000_0EEE_D7CB modified with path inversions
EE  // 22 x100y19 CPE[2]  80'h00_EA00_00_0000_0EEE_EECE from netlist
0E  // 23 x100y19 CPE[3]      00_0300_00_0000_0000_3905 difference
00  // 24 x100y19 CPE[4]
00  // 25 x100y19 CPE[5]
00  // 26 x100y19 CPE[6]
00  // 27 x100y19 CPE[7]
E9  // 28 x100y19 CPE[8]
00  // 29 x100y19 CPE[9]
FF  // 30 x100y20 CPE[0]  _a825  C_////Bridge
FF  // 31 x100y20 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 32 x100y20 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 33 x100y20 CPE[3]
00  // 34 x100y20 CPE[4]
00  // 35 x100y20 CPE[5]
00  // 36 x100y20 CPE[6]
A0  // 37 x100y20 CPE[7]
53 // -- CRC low byte
3F // -- CRC high byte


// Config Latches on x107y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7840     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
0A // y_sel: 19
F6 // -- CRC low byte
B1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7848
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
C0  //  0 x107y19 CPE[0]  net1 = net2: _a299  C_ADDF2///ADDF2/
C3  //  1 x107y19 CPE[1]  80'h00_0078_00_0020_0C66_C3C0 modified with path inversions
66  //  2 x107y19 CPE[2]  80'h00_0078_00_0020_0C66_CCC0 from netlist
0C  //  3 x107y19 CPE[3]      00_0000_00_0000_0000_0F00 difference
20  //  4 x107y19 CPE[4]
00  //  5 x107y19 CPE[5]
00  //  6 x107y19 CPE[6]
78  //  7 x107y19 CPE[7]
00  //  8 x107y19 CPE[8]
00  //  9 x107y19 CPE[9]
CA  // 10 x107y20 CPE[0]  net1 = net2: _a705  C_OR///OR/
0B  // 11 x107y20 CPE[1]  80'h00_0078_00_0000_0CEE_0BCA modified with path inversions
EE  // 12 x107y20 CPE[2]  80'h00_0078_00_0000_0CEE_0D35 from netlist
0C  // 13 x107y20 CPE[3]      00_0000_00_0000_0000_06FF difference
00  // 14 x107y20 CPE[4]
00  // 15 x107y20 CPE[5]
00  // 16 x107y20 CPE[6]
78  // 17 x107y20 CPE[7]
00  // 18 x107y20 CPE[8]
00  // 19 x107y20 CPE[9]
D3  // 20 x108y19 CPE[0]  _a288  C_ORAND/D///    
33  // 21 x108y19 CPE[1]  80'h00_DD00_00_0000_0888_33D3 modified with path inversions
88  // 22 x108y19 CPE[2]  80'h00_EE00_00_0000_0888_C3EC from netlist
08  // 23 x108y19 CPE[3]      00_3300_00_0000_0000_F03F difference
00  // 24 x108y19 CPE[4]
00  // 25 x108y19 CPE[5]
00  // 26 x108y19 CPE[6]
00  // 27 x108y19 CPE[7]
DD  // 28 x108y19 CPE[8]
00  // 29 x108y19 CPE[9]
5F  // 30 x108y20 CPE[0]  net1 = net2: _a375  C_AND/D//AND/D
5F  // 31 x108y20 CPE[1]  80'h00_D500_80_0000_0C88_5F5F modified with path inversions
88  // 32 x108y20 CPE[2]  80'h00_EA00_80_0000_0C88_AFAF from netlist
0C  // 33 x108y20 CPE[3]      00_3F00_00_0000_0000_F0F0 difference
00  // 34 x108y20 CPE[4]
00  // 35 x108y20 CPE[5]
80  // 36 x108y20 CPE[6]
00  // 37 x108y20 CPE[7]
D5  // 38 x108y20 CPE[8]
F1 // -- CRC low byte
E0 // -- CRC high byte


// Config Latches on x109y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7875     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
0A // y_sel: 19
2E // -- CRC low byte
A8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 787D
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x109y19 CPE[0]
00  //  1 x109y19 CPE[1]
00  //  2 x109y19 CPE[2]
00  //  3 x109y19 CPE[3]
00  //  4 x109y19 CPE[4]
00  //  5 x109y19 CPE[5]
00  //  6 x109y19 CPE[6]
00  //  7 x109y19 CPE[7]
00  //  8 x109y19 CPE[8]
00  //  9 x109y19 CPE[9]
FF  // 10 x109y20 CPE[0]  _a232  C_AND////    
42  // 11 x109y20 CPE[1]  80'h00_0018_00_0000_0C88_42FF modified with path inversions
88  // 12 x109y20 CPE[2]  80'h00_0018_00_0000_0C88_48FF from netlist
0C  // 13 x109y20 CPE[3]      00_0000_00_0000_0000_0A00 difference
00  // 14 x109y20 CPE[4]
00  // 15 x109y20 CPE[5]
00  // 16 x109y20 CPE[6]
18  // 17 x109y20 CPE[7]
00  // 18 x109y20 CPE[8]
00  // 19 x109y20 CPE[9]
FF  // 20 x110y19 CPE[0]  _a796  C_////Bridge
FF  // 21 x110y19 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 22 x110y19 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 23 x110y19 CPE[3]
00  // 24 x110y19 CPE[4]
00  // 25 x110y19 CPE[5]
00  // 26 x110y19 CPE[6]
A3  // 27 x110y19 CPE[7]
00  // 28 x110y19 CPE[8]
00  // 29 x110y19 CPE[9]
84  // 30 x110y20 CPE[0]  _a468  C_AND/D///    _a230  C_///AND/
AF  // 31 x110y20 CPE[1]  80'h00_F560_00_0000_0C88_AF84 modified with path inversions
88  // 32 x110y20 CPE[2]  80'h00_FA60_00_0000_0C88_AF42 from netlist
0C  // 33 x110y20 CPE[3]      00_0F00_00_0000_0000_00C6 difference
00  // 34 x110y20 CPE[4]
00  // 35 x110y20 CPE[5]
00  // 36 x110y20 CPE[6]
60  // 37 x110y20 CPE[7]
F5  // 38 x110y20 CPE[8]
3F // -- CRC low byte
72 // -- CRC high byte


// Config Latches on x89y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 78AA     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
0B // y_sel: 21
46 // -- CRC low byte
D1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 78B2
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FC  //  0 x89y21 CPE[0]  _a289  C_AND////    _a382  C_///AND/D
82  //  1 x89y21 CPE[1]  80'h00_FE18_80_0000_0C88_82FC modified with path inversions
88  //  2 x89y21 CPE[2]  80'h00_FE18_80_0000_0C88_22FC from netlist
0C  //  3 x89y21 CPE[3]      00_0000_00_0000_0000_A000 difference
00  //  4 x89y21 CPE[4]
00  //  5 x89y21 CPE[5]
80  //  6 x89y21 CPE[6]
18  //  7 x89y21 CPE[7]
FE  //  8 x89y21 CPE[8]
00  //  9 x89y21 CPE[9]
FF  // 10 x89y22 CPE[0]  _a283  C_AND////    
88  // 11 x89y22 CPE[1]  80'h00_0018_00_0000_0C88_88FF modified with path inversions
88  // 12 x89y22 CPE[2]  80'h00_0018_00_0000_0C88_42FF from netlist
0C  // 13 x89y22 CPE[3]      00_0000_00_0000_0000_CA00 difference
00  // 14 x89y22 CPE[4]
00  // 15 x89y22 CPE[5]
00  // 16 x89y22 CPE[6]
18  // 17 x89y22 CPE[7]
00  // 18 x89y22 CPE[8]
00  // 19 x89y22 CPE[9]
FF  // 20 x90y21 CPE[0]  _a835  C_////Bridge
FF  // 21 x90y21 CPE[1]  80'h00_00A4_00_0000_0C00_FFFF modified with path inversions
00  // 22 x90y21 CPE[2]  80'h00_00A4_00_0000_0C00_FFFF from netlist
0C  // 23 x90y21 CPE[3]
00  // 24 x90y21 CPE[4]
00  // 25 x90y21 CPE[5]
00  // 26 x90y21 CPE[6]
A4  // 27 x90y21 CPE[7]
00  // 28 x90y21 CPE[8]
00  // 29 x90y21 CPE[9]
5F  // 30 x90y22 CPE[0]  _a409  C_///AND/D
FF  // 31 x90y22 CPE[1]  80'h00_DE00_80_0000_0C08_FF5F modified with path inversions
08  // 32 x90y22 CPE[2]  80'h00_EE00_80_0000_0C08_FFAF from netlist
0C  // 33 x90y22 CPE[3]      00_3000_00_0000_0000_00F0 difference
00  // 34 x90y22 CPE[4]
00  // 35 x90y22 CPE[5]
80  // 36 x90y22 CPE[6]
00  // 37 x90y22 CPE[7]
DE  // 38 x90y22 CPE[8]
30 // -- CRC low byte
AB // -- CRC high byte


// Config Latches on x91y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 78DF     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
0B // y_sel: 21
2E // -- CRC low byte
FB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 78E7
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x91y21 CPE[0]
00  //  1 x91y21 CPE[1]
00  //  2 x91y21 CPE[2]
00  //  3 x91y21 CPE[3]
00  //  4 x91y21 CPE[4]
00  //  5 x91y21 CPE[5]
00  //  6 x91y21 CPE[6]
00  //  7 x91y21 CPE[7]
00  //  8 x91y21 CPE[8]
00  //  9 x91y21 CPE[9]
00  // 10 x91y22 CPE[0]
00  // 11 x91y22 CPE[1]
00  // 12 x91y22 CPE[2]
00  // 13 x91y22 CPE[3]
00  // 14 x91y22 CPE[4]
00  // 15 x91y22 CPE[5]
00  // 16 x91y22 CPE[6]
00  // 17 x91y22 CPE[7]
00  // 18 x91y22 CPE[8]
00  // 19 x91y22 CPE[9]
0A  // 20 x92y21 CPE[0]  net1 = net2: _a309  C_ADDF2/D//ADDF2/
A0  // 21 x92y21 CPE[1]  80'h00_DE60_00_0020_0C66_A00A modified with path inversions
66  // 22 x92y21 CPE[2]  80'h00_EE60_00_0020_0C66_A00A from netlist
0C  // 23 x92y21 CPE[3]      00_3000_00_0000_0000_0000 difference
20  // 24 x92y21 CPE[4]
00  // 25 x92y21 CPE[5]
00  // 26 x92y21 CPE[6]
60  // 27 x92y21 CPE[7]
DE  // 28 x92y21 CPE[8]
00  // 29 x92y21 CPE[9]
0A  // 30 x92y22 CPE[0]  net1 = net2: _a311  C_ADDF2/D//ADDF2/
30  // 31 x92y22 CPE[1]  80'h00_EE60_00_0020_0C66_300A modified with path inversions
66  // 32 x92y22 CPE[2]  80'h00_EE60_00_0020_0C66_C00A from netlist
0C  // 33 x92y22 CPE[3]      00_0000_00_0000_0000_F000 difference
20  // 34 x92y22 CPE[4]
00  // 35 x92y22 CPE[5]
00  // 36 x92y22 CPE[6]
60  // 37 x92y22 CPE[7]
EE  // 38 x92y22 CPE[8]
95 // -- CRC low byte
05 // -- CRC high byte


// Config Latches on x93y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7914     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
0B // y_sel: 21
F6 // -- CRC low byte
E2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 791C
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
1C  //  0 x93y21 CPE[0]  _a403  C_AND/D///    _a10  C_///AND/
CF  //  1 x93y21 CPE[1]  80'h00_DE60_00_0000_0C88_CF1C modified with path inversions
88  //  2 x93y21 CPE[2]  80'h00_EE60_00_0000_0C88_CF13 from netlist
0C  //  3 x93y21 CPE[3]      00_3000_00_0000_0000_000F difference
00  //  4 x93y21 CPE[4]
00  //  5 x93y21 CPE[5]
00  //  6 x93y21 CPE[6]
60  //  7 x93y21 CPE[7]
DE  //  8 x93y21 CPE[8]
00  //  9 x93y21 CPE[9]
00  // 10 x93y22 CPE[0]
00  // 11 x93y22 CPE[1]
00  // 12 x93y22 CPE[2]
00  // 13 x93y22 CPE[3]
00  // 14 x93y22 CPE[4]
00  // 15 x93y22 CPE[5]
00  // 16 x93y22 CPE[6]
00  // 17 x93y22 CPE[7]
00  // 18 x93y22 CPE[8]
00  // 19 x93y22 CPE[9]
00  // 20 x94y21 CPE[0]
00  // 21 x94y21 CPE[1]
00  // 22 x94y21 CPE[2]
00  // 23 x94y21 CPE[3]
00  // 24 x94y21 CPE[4]
00  // 25 x94y21 CPE[5]
00  // 26 x94y21 CPE[6]
00  // 27 x94y21 CPE[7]
00  // 28 x94y21 CPE[8]
00  // 29 x94y21 CPE[9]
FF  // 30 x94y22 CPE[0]  _a405  C_AND/D///    
5F  // 31 x94y22 CPE[1]  80'h00_ED00_00_0000_0C88_5FFF modified with path inversions
88  // 32 x94y22 CPE[2]  80'h00_EE00_00_0000_0C88_AFFF from netlist
0C  // 33 x94y22 CPE[3]      00_0300_00_0000_0000_F000 difference
00  // 34 x94y22 CPE[4]
00  // 35 x94y22 CPE[5]
00  // 36 x94y22 CPE[6]
00  // 37 x94y22 CPE[7]
ED  // 38 x94y22 CPE[8]
7D // -- CRC low byte
54 // -- CRC high byte


// Config Latches on x95y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7949     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
0B // y_sel: 21
AF // -- CRC low byte
F4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7951
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
3F  //  0 x95y21 CPE[0]  _a45  C_AND////    _a543  C_///AND/D
2F  //  1 x95y21 CPE[1]  80'h00_D518_80_0000_0C88_2F3F modified with path inversions
88  //  2 x95y21 CPE[2]  80'h00_EA18_80_0000_0C88_2FCF from netlist
0C  //  3 x95y21 CPE[3]      00_3F00_00_0000_0000_00F0 difference
00  //  4 x95y21 CPE[4]
00  //  5 x95y21 CPE[5]
80  //  6 x95y21 CPE[6]
18  //  7 x95y21 CPE[7]
D5  //  8 x95y21 CPE[8]
00  //  9 x95y21 CPE[9]
77  // 10 x95y22 CPE[0]  _a259  C_ORAND////    
EE  // 11 x95y22 CPE[1]  80'h00_0018_00_0000_0888_EE77 modified with path inversions
88  // 12 x95y22 CPE[2]  80'h00_0018_00_0000_0888_BEDE from netlist
08  // 13 x95y22 CPE[3]      00_0000_00_0000_0000_50A9 difference
00  // 14 x95y22 CPE[4]
00  // 15 x95y22 CPE[5]
00  // 16 x95y22 CPE[6]
18  // 17 x95y22 CPE[7]
00  // 18 x95y22 CPE[8]
00  // 19 x95y22 CPE[9]
FF  // 20 x96y21 CPE[0]  _a63  C_AND////    
88  // 21 x96y21 CPE[1]  80'h00_0018_00_0000_0C88_88FF modified with path inversions
88  // 22 x96y21 CPE[2]  80'h00_0018_00_0000_0C88_12FF from netlist
0C  // 23 x96y21 CPE[3]      00_0000_00_0000_0000_9A00 difference
00  // 24 x96y21 CPE[4]
00  // 25 x96y21 CPE[5]
00  // 26 x96y21 CPE[6]
18  // 27 x96y21 CPE[7]
00  // 28 x96y21 CPE[8]
00  // 29 x96y21 CPE[9]
AF  // 30 x96y22 CPE[0]  _a588  C_///AND/D
FF  // 31 x96y22 CPE[1]  80'h00_E600_80_0000_0C08_FFAF modified with path inversions
08  // 32 x96y22 CPE[2]  80'h00_E600_80_0000_0C08_FFAF from netlist
0C  // 33 x96y22 CPE[3]
00  // 34 x96y22 CPE[4]
00  // 35 x96y22 CPE[5]
80  // 36 x96y22 CPE[6]
00  // 37 x96y22 CPE[7]
E6  // 38 x96y22 CPE[8]
4C // -- CRC low byte
81 // -- CRC high byte


// Config Latches on x97y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 797E     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
0B // y_sel: 21
77 // -- CRC low byte
ED // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7986
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FF  //  0 x97y21 CPE[0]  _a125  C_AND////    _a831  C_////Bridge
15  //  1 x97y21 CPE[1]  80'h00_00BB_00_0000_0C88_15FF modified with path inversions
88  //  2 x97y21 CPE[2]  80'h00_00BB_00_0000_0C88_85FF from netlist
0C  //  3 x97y21 CPE[3]      00_0000_00_0000_0000_9000 difference
00  //  4 x97y21 CPE[4]
00  //  5 x97y21 CPE[5]
00  //  6 x97y21 CPE[6]
BB  //  7 x97y21 CPE[7]
00  //  8 x97y21 CPE[8]
00  //  9 x97y21 CPE[9]
33  // 10 x97y22 CPE[0]  _a153  C_///AND/
FF  // 11 x97y22 CPE[1]  80'h00_0060_00_0000_0C08_FF33 modified with path inversions
08  // 12 x97y22 CPE[2]  80'h00_0060_00_0000_0C08_FFCC from netlist
0C  // 13 x97y22 CPE[3]      00_0000_00_0000_0000_00FF difference
00  // 14 x97y22 CPE[4]
00  // 15 x97y22 CPE[5]
00  // 16 x97y22 CPE[6]
60  // 17 x97y22 CPE[7]
00  // 18 x97y22 CPE[8]
00  // 19 x97y22 CPE[9]
35  // 20 x98y21 CPE[0]  _a667  C_AND////    
28  // 21 x98y21 CPE[1]  80'h00_0018_00_0000_0888_2835 modified with path inversions
88  // 22 x98y21 CPE[2]  80'h00_0018_00_0000_0888_2435 from netlist
08  // 23 x98y21 CPE[3]      00_0000_00_0000_0000_0C00 difference
00  // 24 x98y21 CPE[4]
00  // 25 x98y21 CPE[5]
00  // 26 x98y21 CPE[6]
18  // 27 x98y21 CPE[7]
00  // 28 x98y21 CPE[8]
00  // 29 x98y21 CPE[9]
A3  // 30 x98y22 CPE[0]  _a108  C_ORAND/D///    
BA  // 31 x98y22 CPE[1]  80'h00_D600_00_0000_0788_BAA3 modified with path inversions
88  // 32 x98y22 CPE[2]  80'h00_EA00_00_0000_0788_E55C from netlist
07  // 33 x98y22 CPE[3]      00_3C00_00_0000_0000_5FFF difference
00  // 34 x98y22 CPE[4]
00  // 35 x98y22 CPE[5]
00  // 36 x98y22 CPE[6]
00  // 37 x98y22 CPE[7]
D6  // 38 x98y22 CPE[8]
7B // -- CRC low byte
BB // -- CRC high byte


// Config Latches on x103y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 79B3     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
0B // y_sel: 21
CF // -- CRC low byte
93 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 79BB
1C // Length: 28
70 // -- CRC low byte
E2 // -- CRC high byte
FF  //  0 x103y21 CPE[0]  _a842  C_////Bridge
FF  //  1 x103y21 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  //  2 x103y21 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  //  3 x103y21 CPE[3]
00  //  4 x103y21 CPE[4]
00  //  5 x103y21 CPE[5]
00  //  6 x103y21 CPE[6]
A2  //  7 x103y21 CPE[7]
00  //  8 x103y21 CPE[8]
00  //  9 x103y21 CPE[9]
FF  // 10 x103y22 CPE[0]  _a258  C_ORAND/DST///    
D7  // 11 x103y22 CPE[1]  80'h20_BD00_00_0000_0388_D7FF modified with path inversions
88  // 12 x103y22 CPE[2]  80'h20_BE00_00_0000_0388_D7FF from netlist
03  // 13 x103y22 CPE[3]      00_0300_00_0000_0000_0000 difference
00  // 14 x103y22 CPE[4]
00  // 15 x103y22 CPE[5]
00  // 16 x103y22 CPE[6]
00  // 17 x103y22 CPE[7]
BD  // 18 x103y22 CPE[8]
20  // 19 x103y22 CPE[9]
A3  // 20 x104y21 CPE[0]  _a179  C_ORAND////    _a806  C_////Bridge
FB  // 21 x104y21 CPE[1]  80'h00_00BF_00_0000_0888_FBA3 modified with path inversions
88  // 22 x104y21 CPE[2]  80'h00_00BF_00_0000_0888_FEAC from netlist
08  // 23 x104y21 CPE[3]      00_0000_00_0000_0000_050F difference
00  // 24 x104y21 CPE[4]
00  // 25 x104y21 CPE[5]
00  // 26 x104y21 CPE[6]
BF  // 27 x104y21 CPE[7]
85 // -- CRC low byte
59 // -- CRC high byte


// Config Latches on x105y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 79DD     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
0B // y_sel: 21
17 // -- CRC low byte
8A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 79E5
28 // Length: 40
D7 // -- CRC low byte
95 // -- CRC high byte
F5  //  0 x105y21 CPE[0]  net1 = net2: _a438  C_AND/D//AND/D
FA  //  1 x105y21 CPE[1]  80'h00_F600_80_0000_0C88_FAF5 modified with path inversions
88  //  2 x105y21 CPE[2]  80'h00_FA00_80_0000_0C88_FAFA from netlist
0C  //  3 x105y21 CPE[3]      00_0C00_00_0000_0000_000F difference
00  //  4 x105y21 CPE[4]
00  //  5 x105y21 CPE[5]
80  //  6 x105y21 CPE[6]
00  //  7 x105y21 CPE[7]
F6  //  8 x105y21 CPE[8]
00  //  9 x105y21 CPE[9]
00  // 10 x105y22 CPE[0]
00  // 11 x105y22 CPE[1]
00  // 12 x105y22 CPE[2]
00  // 13 x105y22 CPE[3]
00  // 14 x105y22 CPE[4]
00  // 15 x105y22 CPE[5]
00  // 16 x105y22 CPE[6]
00  // 17 x105y22 CPE[7]
00  // 18 x105y22 CPE[8]
00  // 19 x105y22 CPE[9]
FC  // 20 x106y21 CPE[0]  net1 = net2: _a443  C_AND/D//AND/D
FC  // 21 x106y21 CPE[1]  80'h00_F600_80_0000_0C88_FCFC modified with path inversions
88  // 22 x106y21 CPE[2]  80'h00_FA00_80_0000_0C88_FCFC from netlist
0C  // 23 x106y21 CPE[3]      00_0C00_00_0000_0000_0000 difference
00  // 24 x106y21 CPE[4]
00  // 25 x106y21 CPE[5]
80  // 26 x106y21 CPE[6]
00  // 27 x106y21 CPE[7]
F6  // 28 x106y21 CPE[8]
00  // 29 x106y21 CPE[9]
B3  // 30 x106y22 CPE[0]  net1 = net2: _a280  C_ORAND////DST
FF  // 31 x106y22 CPE[1]  80'h20_7A18_00_0000_0888_FFB3 modified with path inversions
88  // 32 x106y22 CPE[2]  80'h20_BA18_00_0000_0888_FF73 from netlist
08  // 33 x106y22 CPE[3]      00_C000_00_0000_0000_00C0 difference
00  // 34 x106y22 CPE[4]
00  // 35 x106y22 CPE[5]
00  // 36 x106y22 CPE[6]
18  // 37 x106y22 CPE[7]
7A  // 38 x106y22 CPE[8]
20  // 39 x106y22 CPE[9]
C0 // -- CRC low byte
39 // -- CRC high byte


// Config Latches on x107y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7A13     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
0B // y_sel: 21
7F // -- CRC low byte
A0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7A1B
1C // Length: 28
70 // -- CRC low byte
E2 // -- CRC high byte
00  //  0 x107y21 CPE[0]
00  //  1 x107y21 CPE[1]
00  //  2 x107y21 CPE[2]
00  //  3 x107y21 CPE[3]
00  //  4 x107y21 CPE[4]
00  //  5 x107y21 CPE[5]
00  //  6 x107y21 CPE[6]
00  //  7 x107y21 CPE[7]
00  //  8 x107y21 CPE[8]
00  //  9 x107y21 CPE[9]
FF  // 10 x107y22 CPE[0]  _a238  C_ORAND/D///    
BD  // 11 x107y22 CPE[1]  80'h00_DD00_00_0000_0388_BDFF modified with path inversions
88  // 12 x107y22 CPE[2]  80'h00_EE00_00_0000_0388_BBFF from netlist
03  // 13 x107y22 CPE[3]      00_3300_00_0000_0000_0600 difference
00  // 14 x107y22 CPE[4]
00  // 15 x107y22 CPE[5]
00  // 16 x107y22 CPE[6]
00  // 17 x107y22 CPE[7]
DD  // 18 x107y22 CPE[8]
00  // 19 x107y22 CPE[9]
88  // 20 x108y21 CPE[0]  _a245  C_///AND/
FF  // 21 x108y21 CPE[1]  80'h00_0060_00_0000_0C08_FF88 modified with path inversions
08  // 22 x108y21 CPE[2]  80'h00_0060_00_0000_0C08_FF28 from netlist
0C  // 23 x108y21 CPE[3]      00_0000_00_0000_0000_00A0 difference
00  // 24 x108y21 CPE[4]
00  // 25 x108y21 CPE[5]
00  // 26 x108y21 CPE[6]
60  // 27 x108y21 CPE[7]
E4 // -- CRC low byte
AE // -- CRC high byte


// Config Latches on x109y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7A3D     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
0B // y_sel: 21
A7 // -- CRC low byte
B9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7A45
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
FF  //  0 x109y21 CPE[0]  _a466  C_AND/D///    
F5  //  1 x109y21 CPE[1]  80'h00_F500_00_0000_0C88_F5FF modified with path inversions
88  //  2 x109y21 CPE[2]  80'h00_FA00_00_0000_0C88_FAFF from netlist
0C  //  3 x109y21 CPE[3]      00_0F00_00_0000_0000_0F00 difference
00  //  4 x109y21 CPE[4]
00  //  5 x109y21 CPE[5]
00  //  6 x109y21 CPE[6]
00  //  7 x109y21 CPE[7]
F5  //  8 x109y21 CPE[8]
00  //  9 x109y21 CPE[9]
FF  // 10 x109y22 CPE[0]  _a490  C_AND/D///    
AF  // 11 x109y22 CPE[1]  80'h00_F500_00_0000_0C88_AFFF modified with path inversions
88  // 12 x109y22 CPE[2]  80'h00_FA00_00_0000_0C88_AFFF from netlist
0C  // 13 x109y22 CPE[3]      00_0F00_00_0000_0000_0000 difference
00  // 14 x109y22 CPE[4]
00  // 15 x109y22 CPE[5]
00  // 16 x109y22 CPE[6]
00  // 17 x109y22 CPE[7]
F5  // 18 x109y22 CPE[8]
00  // 19 x109y22 CPE[9]
FF  // 20 x110y21 CPE[0]  _a839  C_////Bridge
FF  // 21 x110y21 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 22 x110y21 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 23 x110y21 CPE[3]
00  // 24 x110y21 CPE[4]
00  // 25 x110y21 CPE[5]
00  // 26 x110y21 CPE[6]
A0  // 27 x110y21 CPE[7]
00  // 28 x110y21 CPE[8]
00  // 29 x110y21 CPE[9]
CC  // 30 x110y22 CPE[0]  _a205  C_///AND/
FF  // 31 x110y22 CPE[1]  80'h00_0060_00_0000_0C08_FFCC modified with path inversions
08  // 32 x110y22 CPE[2]  80'h00_0060_00_0000_0C08_FFCC from netlist
0C  // 33 x110y22 CPE[3]
00  // 34 x110y22 CPE[4]
00  // 35 x110y22 CPE[5]
00  // 36 x110y22 CPE[6]
60  // 37 x110y22 CPE[7]
EA // -- CRC low byte
EE // -- CRC high byte


// Config Latches on x89y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7A71     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
0C // y_sel: 23
F9 // -- CRC low byte
A5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7A79
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
A9  //  0 x89y23 CPE[0]  net1 = net2: _a216  C_ICOMP////D
FF  //  1 x89y23 CPE[1]  80'h00_F918_00_0000_0888_FFA9 modified with path inversions
88  //  2 x89y23 CPE[2]  80'h00_F618_00_0000_0888_FF56 from netlist
08  //  3 x89y23 CPE[3]      00_0F00_00_0000_0000_00FF difference
00  //  4 x89y23 CPE[4]
00  //  5 x89y23 CPE[5]
00  //  6 x89y23 CPE[6]
18  //  7 x89y23 CPE[7]
F9  //  8 x89y23 CPE[8]
00  //  9 x89y23 CPE[9]
5F  // 10 x89y24 CPE[0]  _a284  C_AND////    _a378  C_///AND/D
28  // 11 x89y24 CPE[1]  80'h00_FE18_80_0000_0C88_285F modified with path inversions
88  // 12 x89y24 CPE[2]  80'h00_FE18_80_0000_0C88_48AF from netlist
0C  // 13 x89y24 CPE[3]      00_0000_00_0000_0000_60F0 difference
00  // 14 x89y24 CPE[4]
00  // 15 x89y24 CPE[5]
80  // 16 x89y24 CPE[6]
18  // 17 x89y24 CPE[7]
FE  // 18 x89y24 CPE[8]
00  // 19 x89y24 CPE[9]
F3  // 20 x90y23 CPE[0]  _a368  C_///AND/D
FF  // 21 x90y23 CPE[1]  80'h00_F500_80_0000_0C08_FFF3 modified with path inversions
08  // 22 x90y23 CPE[2]  80'h00_FA00_80_0000_0C08_FFFC from netlist
0C  // 23 x90y23 CPE[3]      00_0F00_00_0000_0000_000F difference
00  // 24 x90y23 CPE[4]
00  // 25 x90y23 CPE[5]
80  // 26 x90y23 CPE[6]
00  // 27 x90y23 CPE[7]
F5  // 28 x90y23 CPE[8]
00  // 29 x90y23 CPE[9]
FF  // 30 x90y24 CPE[0]  _a287  C_AND////    
82  // 31 x90y24 CPE[1]  80'h00_0018_00_0000_0C88_82FF modified with path inversions
88  // 32 x90y24 CPE[2]  80'h00_0018_00_0000_0C88_82FF from netlist
0C  // 33 x90y24 CPE[3]
00  // 34 x90y24 CPE[4]
00  // 35 x90y24 CPE[5]
00  // 36 x90y24 CPE[6]
18  // 37 x90y24 CPE[7]
86 // -- CRC low byte
A6 // -- CRC high byte


// Config Latches on x91y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7AA5     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
0C // y_sel: 23
91 // -- CRC low byte
8F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7AAD
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x91y23 CPE[0]
00  //  1 x91y23 CPE[1]
00  //  2 x91y23 CPE[2]
00  //  3 x91y23 CPE[3]
00  //  4 x91y23 CPE[4]
00  //  5 x91y23 CPE[5]
00  //  6 x91y23 CPE[6]
00  //  7 x91y23 CPE[7]
00  //  8 x91y23 CPE[8]
00  //  9 x91y23 CPE[9]
00  // 10 x91y24 CPE[0]
00  // 11 x91y24 CPE[1]
00  // 12 x91y24 CPE[2]
00  // 13 x91y24 CPE[3]
00  // 14 x91y24 CPE[4]
00  // 15 x91y24 CPE[5]
00  // 16 x91y24 CPE[6]
00  // 17 x91y24 CPE[7]
00  // 18 x91y24 CPE[8]
00  // 19 x91y24 CPE[9]
C0  // 20 x92y23 CPE[0]  net1 = net2: _a314  C_ADDF2/D//ADDF2/
A0  // 21 x92y23 CPE[1]  80'h00_DD60_00_0020_0C66_A0C0 modified with path inversions
66  // 22 x92y23 CPE[2]  80'h00_EE60_00_0020_0C66_A0C0 from netlist
0C  // 23 x92y23 CPE[3]      00_3300_00_0000_0000_0000 difference
20  // 24 x92y23 CPE[4]
00  // 25 x92y23 CPE[5]
00  // 26 x92y23 CPE[6]
60  // 27 x92y23 CPE[7]
DD  // 28 x92y23 CPE[8]
00  // 29 x92y23 CPE[9]
50  // 30 x92y24 CPE[0]  net1 = net2: _a316  C_ADDF2/D//ADDF2/
C0  // 31 x92y24 CPE[1]  80'h00_DD60_00_0020_0C66_C050 modified with path inversions
66  // 32 x92y24 CPE[2]  80'h00_EE60_00_0020_0C66_C0A0 from netlist
0C  // 33 x92y24 CPE[3]      00_3300_00_0000_0000_00F0 difference
20  // 34 x92y24 CPE[4]
00  // 35 x92y24 CPE[5]
00  // 36 x92y24 CPE[6]
60  // 37 x92y24 CPE[7]
DD  // 38 x92y24 CPE[8]
A3 // -- CRC low byte
D2 // -- CRC high byte


// Config Latches on x93y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7ADA     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
0C // y_sel: 23
49 // -- CRC low byte
96 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7AE2
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
AA  //  0 x93y23 CPE[0]  _a92  C_///AND/D
FF  //  1 x93y23 CPE[1]  80'h00_F900_80_0000_0C08_FFAA modified with path inversions
08  //  2 x93y23 CPE[2]  80'h00_FA00_80_0000_0C08_FFAA from netlist
0C  //  3 x93y23 CPE[3]      00_0300_00_0000_0000_0000 difference
00  //  4 x93y23 CPE[4]
00  //  5 x93y23 CPE[5]
80  //  6 x93y23 CPE[6]
00  //  7 x93y23 CPE[7]
F9  //  8 x93y23 CPE[8]
00  //  9 x93y23 CPE[9]
FF  // 10 x93y24 CPE[0]  _a67  C_AND/D///    
4F  // 11 x93y24 CPE[1]  80'h00_FA00_00_0000_0C88_4FFF modified with path inversions
88  // 12 x93y24 CPE[2]  80'h00_FA00_00_0000_0C88_8FFF from netlist
0C  // 13 x93y24 CPE[3]      00_0000_00_0000_0000_C000 difference
00  // 14 x93y24 CPE[4]
00  // 15 x93y24 CPE[5]
00  // 16 x93y24 CPE[6]
00  // 17 x93y24 CPE[7]
FA  // 18 x93y24 CPE[8]
00  // 19 x93y24 CPE[9]
00  // 20 x94y23 CPE[0]
00  // 21 x94y23 CPE[1]
00  // 22 x94y23 CPE[2]
00  // 23 x94y23 CPE[3]
00  // 24 x94y23 CPE[4]
00  // 25 x94y23 CPE[5]
00  // 26 x94y23 CPE[6]
00  // 27 x94y23 CPE[7]
00  // 28 x94y23 CPE[8]
00  // 29 x94y23 CPE[9]
4A  // 30 x94y24 CPE[0]  net1 = net2: _a752  C_AND///AND/
33  // 31 x94y24 CPE[1]  80'h00_0078_00_0000_0C88_334A modified with path inversions
88  // 32 x94y24 CPE[2]  80'h00_0078_00_0000_0C88_332A from netlist
0C  // 33 x94y24 CPE[3]      00_0000_00_0000_0000_0060 difference
00  // 34 x94y24 CPE[4]
00  // 35 x94y24 CPE[5]
00  // 36 x94y24 CPE[6]
78  // 37 x94y24 CPE[7]
99 // -- CRC low byte
E8 // -- CRC high byte


// Config Latches on x97y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7B0E     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
0C // y_sel: 23
C8 // -- CRC low byte
99 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7B16
1D // Length: 29
F9 // -- CRC low byte
F3 // -- CRC high byte
57  //  0 x97y23 CPE[0]  _a127  C_AND////    _a137  C_///OR/
AC  //  1 x97y23 CPE[1]  80'h00_0078_00_0000_0C8E_AC57 modified with path inversions
8E  //  2 x97y23 CPE[2]  80'h00_0078_00_0000_0C8E_ACAD from netlist
0C  //  3 x97y23 CPE[3]      00_0000_00_0000_0000_00FA difference
00  //  4 x97y23 CPE[4]
00  //  5 x97y23 CPE[5]
00  //  6 x97y23 CPE[6]
78  //  7 x97y23 CPE[7]
00  //  8 x97y23 CPE[8]
00  //  9 x97y23 CPE[9]
FF  // 10 x97y24 CPE[0]  _a135  C_AND////    
C3  // 11 x97y24 CPE[1]  80'h00_0018_00_0000_0C88_C3FF modified with path inversions
88  // 12 x97y24 CPE[2]  80'h00_0018_00_0000_0C88_C3FF from netlist
0C  // 13 x97y24 CPE[3]
00  // 14 x97y24 CPE[4]
00  // 15 x97y24 CPE[5]
00  // 16 x97y24 CPE[6]
18  // 17 x97y24 CPE[7]
00  // 18 x97y24 CPE[8]
00  // 19 x97y24 CPE[9]
FF  // 20 x98y23 CPE[0]  _a225  C_ORAND/D///    
37  // 21 x98y23 CPE[1]  80'h00_ED00_00_0000_0388_37FF modified with path inversions
88  // 22 x98y23 CPE[2]  80'h00_EE00_00_0000_0388_3DFF from netlist
03  // 23 x98y23 CPE[3]      00_0300_00_0000_0000_0A00 difference
00  // 24 x98y23 CPE[4]
00  // 25 x98y23 CPE[5]
00  // 26 x98y23 CPE[6]
00  // 27 x98y23 CPE[7]
ED  // 28 x98y23 CPE[8]
01 // -- CRC low byte
C1 // -- CRC high byte


// Config Latches on x101y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7B39     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
0C // y_sel: 23
78 // -- CRC low byte
AA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7B41
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
1F  //  0 x101y23 CPE[0]  _a75  C_///AND/D
FF  //  1 x101y23 CPE[1]  80'h00_F900_80_0000_0C08_FF1F modified with path inversions
08  //  2 x101y23 CPE[2]  80'h00_FA00_80_0000_0C08_FF8F from netlist
0C  //  3 x101y23 CPE[3]      00_0300_00_0000_0000_0090 difference
00  //  4 x101y23 CPE[4]
00  //  5 x101y23 CPE[5]
80  //  6 x101y23 CPE[6]
00  //  7 x101y23 CPE[7]
F9  //  8 x101y23 CPE[8]
00  //  9 x101y23 CPE[9]
00  // 10 x101y24 CPE[0]
00  // 11 x101y24 CPE[1]
00  // 12 x101y24 CPE[2]
00  // 13 x101y24 CPE[3]
00  // 14 x101y24 CPE[4]
00  // 15 x101y24 CPE[5]
00  // 16 x101y24 CPE[6]
00  // 17 x101y24 CPE[7]
00  // 18 x101y24 CPE[8]
00  // 19 x101y24 CPE[9]
FF  // 20 x102y23 CPE[0]  _a234  C_ORAND/D///    
7A  // 21 x102y23 CPE[1]  80'h00_DD00_00_0000_0388_7AFF modified with path inversions
88  // 22 x102y23 CPE[2]  80'h00_EE00_00_0000_0388_75FF from netlist
03  // 23 x102y23 CPE[3]      00_3300_00_0000_0000_0F00 difference
00  // 24 x102y23 CPE[4]
00  // 25 x102y23 CPE[5]
00  // 26 x102y23 CPE[6]
00  // 27 x102y23 CPE[7]
DD  // 28 x102y23 CPE[8]
00  // 29 x102y23 CPE[9]
55  // 30 x102y24 CPE[0]  _a178  C_ORAND////    
7F  // 31 x102y24 CPE[1]  80'h00_0018_00_0000_0888_7F55 modified with path inversions
88  // 32 x102y24 CPE[2]  80'h00_0018_00_0000_0888_EFAA from netlist
08  // 33 x102y24 CPE[3]      00_0000_00_0000_0000_90FF difference
00  // 34 x102y24 CPE[4]
00  // 35 x102y24 CPE[5]
00  // 36 x102y24 CPE[6]
18  // 37 x102y24 CPE[7]
E2 // -- CRC low byte
59 // -- CRC high byte


// Config Latches on x103y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7B6D     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
0C // y_sel: 23
70 // -- CRC low byte
E7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7B75
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
00  //  0 x103y23 CPE[0]
00  //  1 x103y23 CPE[1]
00  //  2 x103y23 CPE[2]
00  //  3 x103y23 CPE[3]
00  //  4 x103y23 CPE[4]
00  //  5 x103y23 CPE[5]
00  //  6 x103y23 CPE[6]
00  //  7 x103y23 CPE[7]
00  //  8 x103y23 CPE[8]
00  //  9 x103y23 CPE[9]
F1  // 10 x103y24 CPE[0]  net1 = net2: _a716  C_AND///AND/
F1  // 11 x103y24 CPE[1]  80'h00_0078_00_0000_0C88_F1F1 modified with path inversions
88  // 12 x103y24 CPE[2]  80'h00_0078_00_0000_0C88_F2F2 from netlist
0C  // 13 x103y24 CPE[3]      00_0000_00_0000_0000_0303 difference
00  // 14 x103y24 CPE[4]
00  // 15 x103y24 CPE[5]
00  // 16 x103y24 CPE[6]
78  // 17 x103y24 CPE[7]
00  // 18 x103y24 CPE[8]
00  // 19 x103y24 CPE[9]
44  // 20 x104y23 CPE[0]  _a107  C_///AND/D
FF  // 21 x104y23 CPE[1]  80'h00_F900_80_0000_0C08_FF44 modified with path inversions
08  // 22 x104y23 CPE[2]  80'h00_FA00_80_0000_0C08_FF42 from netlist
0C  // 23 x104y23 CPE[3]      00_0300_00_0000_0000_0006 difference
00  // 24 x104y23 CPE[4]
00  // 25 x104y23 CPE[5]
80  // 26 x104y23 CPE[6]
00  // 27 x104y23 CPE[7]
F9  // 28 x104y23 CPE[8]
00  // 29 x104y23 CPE[9]
FF  // 30 x104y24 CPE[0]  _a830  C_////Bridge
FF  // 31 x104y24 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 32 x104y24 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 33 x104y24 CPE[3]
00  // 34 x104y24 CPE[4]
00  // 35 x104y24 CPE[5]
00  // 36 x104y24 CPE[6]
A1  // 37 x104y24 CPE[7]
C8 // -- CRC low byte
17 // -- CRC high byte


// Config Latches on x107y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7BA1     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
0C // y_sel: 23
C0 // -- CRC low byte
D4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7BA9
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FF  //  0 x107y23 CPE[0]  _a4  C_AND////    
42  //  1 x107y23 CPE[1]  80'h00_0018_00_0000_0C88_42FF modified with path inversions
88  //  2 x107y23 CPE[2]  80'h00_0018_00_0000_0C88_11FF from netlist
0C  //  3 x107y23 CPE[3]      00_0000_00_0000_0000_5300 difference
00  //  4 x107y23 CPE[4]
00  //  5 x107y23 CPE[5]
00  //  6 x107y23 CPE[6]
18  //  7 x107y23 CPE[7]
00  //  8 x107y23 CPE[8]
00  //  9 x107y23 CPE[9]
00  // 10 x107y24 CPE[0]
00  // 11 x107y24 CPE[1]
00  // 12 x107y24 CPE[2]
00  // 13 x107y24 CPE[3]
00  // 14 x107y24 CPE[4]
00  // 15 x107y24 CPE[5]
00  // 16 x107y24 CPE[6]
00  // 17 x107y24 CPE[7]
00  // 18 x107y24 CPE[8]
00  // 19 x107y24 CPE[9]
00  // 20 x108y23 CPE[0]  _a357  C_/C_0_1///    _a798  C_////Bridge
00  // 21 x108y23 CPE[1]  80'h00_CFA3_12_0800_0000_0000 modified with path inversions
00  // 22 x108y23 CPE[2]  80'h00_CFA3_12_0800_0000_0000 from netlist
00  // 23 x108y23 CPE[3]
00  // 24 x108y23 CPE[4]
08  // 25 x108y23 CPE[5]
12  // 26 x108y23 CPE[6]
A3  // 27 x108y23 CPE[7]
CF  // 28 x108y23 CPE[8]
00  // 29 x108y23 CPE[9]
0C  // 30 x108y24 CPE[0]  net1 = net2: _a348  C_ADDF2/D//ADDF2/
3C  // 31 x108y24 CPE[1]  80'h00_D560_00_0020_0C66_3C0C modified with path inversions
66  // 32 x108y24 CPE[2]  80'h00_EA60_00_0020_0C66_CC0C from netlist
0C  // 33 x108y24 CPE[3]      00_3F00_00_0000_0000_F000 difference
20  // 34 x108y24 CPE[4]
00  // 35 x108y24 CPE[5]
00  // 36 x108y24 CPE[6]
60  // 37 x108y24 CPE[7]
D5  // 38 x108y24 CPE[8]
62 // -- CRC low byte
AF // -- CRC high byte


// Config Latches on x109y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7BD6     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
0C // y_sel: 23
18 // -- CRC low byte
CD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7BDE
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
B3  //  0 x109y23 CPE[0]  _a240  C_ORAND////    
3F  //  1 x109y23 CPE[1]  80'h00_0018_00_0000_0888_3FB3 modified with path inversions
88  //  2 x109y23 CPE[2]  80'h00_0018_00_0000_0888_CFE3 from netlist
08  //  3 x109y23 CPE[3]      00_0000_00_0000_0000_F050 difference
00  //  4 x109y23 CPE[4]
00  //  5 x109y23 CPE[5]
00  //  6 x109y23 CPE[6]
18  //  7 x109y23 CPE[7]
00  //  8 x109y23 CPE[8]
00  //  9 x109y23 CPE[9]
FF  // 10 x109y24 CPE[0]  _a848  C_////Bridge
FF  // 11 x109y24 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 12 x109y24 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 13 x109y24 CPE[3]
00  // 14 x109y24 CPE[4]
00  // 15 x109y24 CPE[5]
00  // 16 x109y24 CPE[6]
A0  // 17 x109y24 CPE[7]
00  // 18 x109y24 CPE[8]
00  // 19 x109y24 CPE[9]
00  // 20 x110y23 CPE[0]
00  // 21 x110y23 CPE[1]
00  // 22 x110y23 CPE[2]
00  // 23 x110y23 CPE[3]
00  // 24 x110y23 CPE[4]
00  // 25 x110y23 CPE[5]
00  // 26 x110y23 CPE[6]
00  // 27 x110y23 CPE[7]
00  // 28 x110y23 CPE[8]
00  // 29 x110y23 CPE[9]
F2  // 30 x110y24 CPE[0]  net1 = net2: _a39  C_AND/D//AND/D
F8  // 31 x110y24 CPE[1]  80'h00_D600_80_0000_0C88_F8F2 modified with path inversions
88  // 32 x110y24 CPE[2]  80'h00_EA00_80_0000_0C88_F8F8 from netlist
0C  // 33 x110y24 CPE[3]      00_3C00_00_0000_0000_000A difference
00  // 34 x110y24 CPE[4]
00  // 35 x110y24 CPE[5]
80  // 36 x110y24 CPE[6]
00  // 37 x110y24 CPE[7]
D6  // 38 x110y24 CPE[8]
21 // -- CRC low byte
6A // -- CRC high byte


// Config Latches on x111y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7C0B     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
38 // x_sel: 111
0C // y_sel: 23
D0 // -- CRC low byte
4E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7C13
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
5F  //  0 x111y23 CPE[0]  _a460  C_///AND/D
FF  //  1 x111y23 CPE[1]  80'h00_F900_80_0000_0C08_FF5F modified with path inversions
08  //  2 x111y23 CPE[2]  80'h00_FA00_80_0000_0C08_FFAF from netlist
0C  //  3 x111y23 CPE[3]      00_0300_00_0000_0000_00F0 difference
00  //  4 x111y23 CPE[4]
00  //  5 x111y23 CPE[5]
80  //  6 x111y23 CPE[6]
00  //  7 x111y23 CPE[7]
F9  //  8 x111y23 CPE[8]
00  //  9 x111y23 CPE[9]
00  // 10 x111y24 CPE[0]
00  // 11 x111y24 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x111y24 CPE[2]
00  // 13 x111y24 CPE[3]
00  // 14 x111y24 CPE[4]
60  // 15 x111y24 CPE[5]
3F  // 16 x111y24 CPE[6]
00  // 17 x111y24 CPE[7]
00  // 18 x111y24 CPE[8]
00  // 19 x111y24 CPE[9]
FF  // 20 x112y23 CPE[0]  _a487  C_AND/D///    
AF  // 21 x112y23 CPE[1]  80'h00_F500_00_0000_0C88_AFFF modified with path inversions
88  // 22 x112y23 CPE[2]  80'h00_FA00_00_0000_0C88_AFFF from netlist
0C  // 23 x112y23 CPE[3]      00_0F00_00_0000_0000_0000 difference
00  // 24 x112y23 CPE[4]
00  // 25 x112y23 CPE[5]
00  // 26 x112y23 CPE[6]
00  // 27 x112y23 CPE[7]
F5  // 28 x112y23 CPE[8]
00  // 29 x112y23 CPE[9]
AF  // 30 x112y24 CPE[0]  _a476  C_///AND/D
FF  // 31 x112y24 CPE[1]  80'h00_F900_80_0000_0C08_FFAF modified with path inversions
08  // 32 x112y24 CPE[2]  80'h00_FA00_80_0000_0C08_FFAF from netlist
0C  // 33 x112y24 CPE[3]      00_0300_00_0000_0000_0000 difference
00  // 34 x112y24 CPE[4]
00  // 35 x112y24 CPE[5]
80  // 36 x112y24 CPE[6]
00  // 37 x112y24 CPE[7]
F9  // 38 x112y24 CPE[8]
52 // -- CRC low byte
40 // -- CRC high byte


// Config Latches on x89y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7C40     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
0D // y_sel: 25
70 // -- CRC low byte
B4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7C48
1D // Length: 29
F9 // -- CRC low byte
F3 // -- CRC high byte
00  //  0 x89y25 CPE[0]
00  //  1 x89y25 CPE[1]
00  //  2 x89y25 CPE[2]
00  //  3 x89y25 CPE[3]
00  //  4 x89y25 CPE[4]
00  //  5 x89y25 CPE[5]
00  //  6 x89y25 CPE[6]
00  //  7 x89y25 CPE[7]
00  //  8 x89y25 CPE[8]
00  //  9 x89y25 CPE[9]
F3  // 10 x89y26 CPE[0]  _a281  C_AND////    _a540  C_///AND/D
58  // 11 x89y26 CPE[1]  80'h00_F518_80_0000_0C88_58F3 modified with path inversions
88  // 12 x89y26 CPE[2]  80'h00_FA18_80_0000_0C88_A2FC from netlist
0C  // 13 x89y26 CPE[3]      00_0F00_00_0000_0000_FA0F difference
00  // 14 x89y26 CPE[4]
00  // 15 x89y26 CPE[5]
80  // 16 x89y26 CPE[6]
18  // 17 x89y26 CPE[7]
F5  // 18 x89y26 CPE[8]
00  // 19 x89y26 CPE[9]
FF  // 20 x90y25 CPE[0]  _a407  C_AND/D///    
CF  // 21 x90y25 CPE[1]  80'h00_ED00_00_0000_0C88_CFFF modified with path inversions
88  // 22 x90y25 CPE[2]  80'h00_EE00_00_0000_0C88_CFFF from netlist
0C  // 23 x90y25 CPE[3]      00_0300_00_0000_0000_0000 difference
00  // 24 x90y25 CPE[4]
00  // 25 x90y25 CPE[5]
00  // 26 x90y25 CPE[6]
00  // 27 x90y25 CPE[7]
ED  // 28 x90y25 CPE[8]
87 // -- CRC low byte
4E // -- CRC high byte


// Config Latches on x91y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7C6B     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
0D // y_sel: 25
18 // -- CRC low byte
9E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7C73
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x91y25 CPE[0]
00  //  1 x91y25 CPE[1]
00  //  2 x91y25 CPE[2]
00  //  3 x91y25 CPE[3]
00  //  4 x91y25 CPE[4]
00  //  5 x91y25 CPE[5]
00  //  6 x91y25 CPE[6]
00  //  7 x91y25 CPE[7]
00  //  8 x91y25 CPE[8]
00  //  9 x91y25 CPE[9]
00  // 10 x91y26 CPE[0]
00  // 11 x91y26 CPE[1]
00  // 12 x91y26 CPE[2]
00  // 13 x91y26 CPE[3]
00  // 14 x91y26 CPE[4]
00  // 15 x91y26 CPE[5]
00  // 16 x91y26 CPE[6]
00  // 17 x91y26 CPE[7]
00  // 18 x91y26 CPE[8]
00  // 19 x91y26 CPE[9]
30  // 20 x92y25 CPE[0]  net1 = net2: _a318  C_ADDF2/D//ADDF2/
A0  // 21 x92y25 CPE[1]  80'h00_EE60_00_0020_0C66_A030 modified with path inversions
66  // 22 x92y25 CPE[2]  80'h00_EE60_00_0020_0C66_A0C0 from netlist
0C  // 23 x92y25 CPE[3]      00_0000_00_0000_0000_00F0 difference
20  // 24 x92y25 CPE[4]
00  // 25 x92y25 CPE[5]
00  // 26 x92y25 CPE[6]
60  // 27 x92y25 CPE[7]
EE  // 28 x92y25 CPE[8]
00  // 29 x92y25 CPE[9]
30  // 30 x92y26 CPE[0]  _a320  C_ADDF/D///    
00  // 31 x92y26 CPE[1]  80'h00_DE00_00_0010_0666_0030 modified with path inversions
66  // 32 x92y26 CPE[2]  80'h00_EE00_00_0010_0666_00C0 from netlist
06  // 33 x92y26 CPE[3]      00_3000_00_0000_0000_00F0 difference
10  // 34 x92y26 CPE[4]
00  // 35 x92y26 CPE[5]
00  // 36 x92y26 CPE[6]
00  // 37 x92y26 CPE[7]
DE  // 38 x92y26 CPE[8]
D2 // -- CRC low byte
2E // -- CRC high byte


// Config Latches on x93y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7CA0     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
0D // y_sel: 25
C0 // -- CRC low byte
87 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7CA8
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
00  //  0 x93y25 CPE[0]  _a98  C_MX2a/D///    
01  //  1 x93y25 CPE[1]  80'h00_E600_00_0040_0C03_0100 modified with path inversions
03  //  2 x93y25 CPE[2]  80'h00_EA00_00_0040_0C03_0200 from netlist
0C  //  3 x93y25 CPE[3]      00_0C00_00_0000_0000_0300 difference
40  //  4 x93y25 CPE[4]
00  //  5 x93y25 CPE[5]
00  //  6 x93y25 CPE[6]
00  //  7 x93y25 CPE[7]
E6  //  8 x93y25 CPE[8]
00  //  9 x93y25 CPE[9]
FF  // 10 x93y26 CPE[0]  _a548  C_AND/D///    _a847  C_////Bridge
F3  // 11 x93y26 CPE[1]  80'h00_D5A7_00_0000_0C88_F3FF modified with path inversions
88  // 12 x93y26 CPE[2]  80'h00_EAA7_00_0000_0C88_FCFF from netlist
0C  // 13 x93y26 CPE[3]      00_3F00_00_0000_0000_0F00 difference
00  // 14 x93y26 CPE[4]
00  // 15 x93y26 CPE[5]
00  // 16 x93y26 CPE[6]
A7  // 17 x93y26 CPE[7]
D5  // 18 x93y26 CPE[8]
00  // 19 x93y26 CPE[9]
00  // 20 x94y25 CPE[0]
00  // 21 x94y25 CPE[1]
00  // 22 x94y25 CPE[2]
00  // 23 x94y25 CPE[3]
00  // 24 x94y25 CPE[4]
00  // 25 x94y25 CPE[5]
00  // 26 x94y25 CPE[6]
00  // 27 x94y25 CPE[7]
00  // 28 x94y25 CPE[8]
00  // 29 x94y25 CPE[9]
8F  // 30 x94y26 CPE[0]  _a224  C_///AND/
FF  // 31 x94y26 CPE[1]  80'h00_0060_00_0000_0C08_FF8F modified with path inversions
08  // 32 x94y26 CPE[2]  80'h00_0060_00_0000_0C08_FF8F from netlist
0C  // 33 x94y26 CPE[3]
00  // 34 x94y26 CPE[4]
00  // 35 x94y26 CPE[5]
00  // 36 x94y26 CPE[6]
60  // 37 x94y26 CPE[7]
86 // -- CRC low byte
7E // -- CRC high byte


// Config Latches on x95y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7CD4     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
0D // y_sel: 25
99 // -- CRC low byte
91 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7CDC
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
04  //  0 x95y25 CPE[0]  _a105  C_MX2b/D///    
00  //  1 x95y25 CPE[1]  80'h00_E500_00_0040_0A33_0004 modified with path inversions
33  //  2 x95y25 CPE[2]  80'h00_EA00_00_0040_0A30_0002 from netlist
0A  //  3 x95y25 CPE[3]      00_0F00_00_0000_0003_0006 difference
40  //  4 x95y25 CPE[4]
00  //  5 x95y25 CPE[5]
00  //  6 x95y25 CPE[6]
00  //  7 x95y25 CPE[7]
E5  //  8 x95y25 CPE[8]
00  //  9 x95y25 CPE[9]
A5  // 10 x95y26 CPE[0]  _a295  C_OR/D///    
CB  // 11 x95y26 CPE[1]  80'h00_E500_00_0000_0EEE_CBA5 modified with path inversions
EE  // 12 x95y26 CPE[2]  80'h00_EA00_00_0000_0EEE_CEA5 from netlist
0E  // 13 x95y26 CPE[3]      00_0F00_00_0000_0000_0500 difference
00  // 14 x95y26 CPE[4]
00  // 15 x95y26 CPE[5]
00  // 16 x95y26 CPE[6]
00  // 17 x95y26 CPE[7]
E5  // 18 x95y26 CPE[8]
00  // 19 x95y26 CPE[9]
FF  // 20 x96y25 CPE[0]  _a218  C_AND////    
AA  // 21 x96y25 CPE[1]  80'h00_0018_00_0000_0C88_AAFF modified with path inversions
88  // 22 x96y25 CPE[2]  80'h00_0018_00_0000_0C88_55FF from netlist
0C  // 23 x96y25 CPE[3]      00_0000_00_0000_0000_FF00 difference
00  // 24 x96y25 CPE[4]
00  // 25 x96y25 CPE[5]
00  // 26 x96y25 CPE[6]
18  // 27 x96y25 CPE[7]
00  // 28 x96y25 CPE[8]
00  // 29 x96y25 CPE[9]
5F  // 30 x96y26 CPE[0]  net1 = net2: _a550  C_AND/D//AND/D
FC  // 31 x96y26 CPE[1]  80'h00_D500_80_0000_0C88_FC5F modified with path inversions
88  // 32 x96y26 CPE[2]  80'h00_EA00_80_0000_0C88_FCAF from netlist
0C  // 33 x96y26 CPE[3]      00_3F00_00_0000_0000_00F0 difference
00  // 34 x96y26 CPE[4]
00  // 35 x96y26 CPE[5]
80  // 36 x96y26 CPE[6]
00  // 37 x96y26 CPE[7]
D5  // 38 x96y26 CPE[8]
CD // -- CRC low byte
A4 // -- CRC high byte


// Config Latches on x99y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7D09     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
0D // y_sel: 25
29 // -- CRC low byte
A2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7D11
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
8F  //  0 x99y25 CPE[0]  _a79  C_AND/D///    _a269  C_///AND/
1F  //  1 x99y25 CPE[1]  80'h00_F960_00_0000_0C88_1F8F modified with path inversions
88  //  2 x99y25 CPE[2]  80'h00_FA60_00_0000_0C88_8F4F from netlist
0C  //  3 x99y25 CPE[3]      00_0300_00_0000_0000_90C0 difference
00  //  4 x99y25 CPE[4]
00  //  5 x99y25 CPE[5]
00  //  6 x99y25 CPE[6]
60  //  7 x99y25 CPE[7]
F9  //  8 x99y25 CPE[8]
00  //  9 x99y25 CPE[9]
00  // 10 x99y26 CPE[0]  _a671  C_XOR////    
33  // 11 x99y26 CPE[1]  80'h00_0018_00_0000_0C66_3300 modified with path inversions
66  // 12 x99y26 CPE[2]  80'h00_0018_00_0000_0C66_3C00 from netlist
0C  // 13 x99y26 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  // 14 x99y26 CPE[4]
00  // 15 x99y26 CPE[5]
00  // 16 x99y26 CPE[6]
18  // 17 x99y26 CPE[7]
00  // 18 x99y26 CPE[8]
00  // 19 x99y26 CPE[9]
00  // 20 x100y25 CPE[0]  _a139  C_OR////    
5D  // 21 x100y25 CPE[1]  80'h00_0018_00_0000_0CEE_5D00 modified with path inversions
EE  // 22 x100y25 CPE[2]  80'h00_0018_00_0000_0CEE_5700 from netlist
0C  // 23 x100y25 CPE[3]      00_0000_00_0000_0000_0A00 difference
00  // 24 x100y25 CPE[4]
00  // 25 x100y25 CPE[5]
00  // 26 x100y25 CPE[6]
18  // 27 x100y25 CPE[7]
00  // 28 x100y25 CPE[8]
00  // 29 x100y25 CPE[9]
C3  // 30 x100y26 CPE[0]  _a598  C_AND/D///    _a5  C_///AND/
AF  // 31 x100y26 CPE[1]  80'h00_E660_00_0000_0C88_AFC3 modified with path inversions
88  // 32 x100y26 CPE[2]  80'h00_EA60_00_0000_0C88_AF33 from netlist
0C  // 33 x100y26 CPE[3]      00_0C00_00_0000_0000_00F0 difference
00  // 34 x100y26 CPE[4]
00  // 35 x100y26 CPE[5]
00  // 36 x100y26 CPE[6]
60  // 37 x100y26 CPE[7]
E6  // 38 x100y26 CPE[8]
6A // -- CRC low byte
95 // -- CRC high byte


// Config Latches on x101y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7D3E     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
0D // y_sel: 25
F1 // -- CRC low byte
BB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7D46
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
51  //  0 x101y25 CPE[0]  _a231  C_///AND/
FF  //  1 x101y25 CPE[1]  80'h00_0060_00_0000_0C08_FF51 modified with path inversions
08  //  2 x101y25 CPE[2]  80'h00_0060_00_0000_0C08_FFA8 from netlist
0C  //  3 x101y25 CPE[3]      00_0000_00_0000_0000_00F9 difference
00  //  4 x101y25 CPE[4]
00  //  5 x101y25 CPE[5]
00  //  6 x101y25 CPE[6]
60  //  7 x101y25 CPE[7]
00  //  8 x101y25 CPE[8]
00  //  9 x101y25 CPE[9]
53  // 10 x101y26 CPE[0]  _a755  C_AND////    _a38  C_///AND/D
5C  // 11 x101y26 CPE[1]  80'h00_E518_80_0000_0C88_5C53 modified with path inversions
88  // 12 x101y26 CPE[2]  80'h00_EA18_80_0000_0C88_AC5C from netlist
0C  // 13 x101y26 CPE[3]      00_0F00_00_0000_0000_F00F difference
00  // 14 x101y26 CPE[4]
00  // 15 x101y26 CPE[5]
80  // 16 x101y26 CPE[6]
18  // 17 x101y26 CPE[7]
E5  // 18 x101y26 CPE[8]
00  // 19 x101y26 CPE[9]
FF  // 20 x102y25 CPE[0]  _a795  C_////Bridge
FF  // 21 x102y25 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 22 x102y25 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 23 x102y25 CPE[3]
00  // 24 x102y25 CPE[4]
00  // 25 x102y25 CPE[5]
00  // 26 x102y25 CPE[6]
A1  // 27 x102y25 CPE[7]
00  // 28 x102y25 CPE[8]
00  // 29 x102y25 CPE[9]
FF  // 30 x102y26 CPE[0]  _a155  C_AND////    
8F  // 31 x102y26 CPE[1]  80'h00_0018_00_0000_0C88_8FFF modified with path inversions
88  // 32 x102y26 CPE[2]  80'h00_0018_00_0000_0C88_8FFF from netlist
0C  // 33 x102y26 CPE[3]
00  // 34 x102y26 CPE[4]
00  // 35 x102y26 CPE[5]
00  // 36 x102y26 CPE[6]
18  // 37 x102y26 CPE[7]
FB // -- CRC low byte
83 // -- CRC high byte


// Config Latches on x103y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7D72     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
0D // y_sel: 25
F9 // -- CRC low byte
F6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7D7A
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FF  //  0 x103y25 CPE[0]  _a797  C_////Bridge
FF  //  1 x103y25 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  //  2 x103y25 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  //  3 x103y25 CPE[3]
00  //  4 x103y25 CPE[4]
00  //  5 x103y25 CPE[5]
00  //  6 x103y25 CPE[6]
A3  //  7 x103y25 CPE[7]
00  //  8 x103y25 CPE[8]
00  //  9 x103y25 CPE[9]
A5  // 10 x103y26 CPE[0]  _a71  C_///AND/D
FF  // 11 x103y26 CPE[1]  80'h00_F900_80_0000_0C08_FFA5 modified with path inversions
08  // 12 x103y26 CPE[2]  80'h00_FA00_80_0000_0C08_FFAA from netlist
0C  // 13 x103y26 CPE[3]      00_0300_00_0000_0000_000F difference
00  // 14 x103y26 CPE[4]
00  // 15 x103y26 CPE[5]
80  // 16 x103y26 CPE[6]
00  // 17 x103y26 CPE[7]
F9  // 18 x103y26 CPE[8]
00  // 19 x103y26 CPE[9]
21  // 20 x104y25 CPE[0]  _a2  C_AND////    
22  // 21 x104y25 CPE[1]  80'h00_0018_00_0000_0888_2221 modified with path inversions
88  // 22 x104y25 CPE[2]  80'h00_0018_00_0000_0888_1111 from netlist
08  // 23 x104y25 CPE[3]      00_0000_00_0000_0000_3330 difference
00  // 24 x104y25 CPE[4]
00  // 25 x104y25 CPE[5]
00  // 26 x104y25 CPE[6]
18  // 27 x104y25 CPE[7]
00  // 28 x104y25 CPE[8]
00  // 29 x104y25 CPE[9]
5F  // 30 x104y26 CPE[0]  net1 = net2: _a444  C_AND/D//AND/D
AF  // 31 x104y26 CPE[1]  80'h00_FA00_80_0000_0C88_AF5F modified with path inversions
88  // 32 x104y26 CPE[2]  80'h00_FA00_80_0000_0C88_AFAF from netlist
0C  // 33 x104y26 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 34 x104y26 CPE[4]
00  // 35 x104y26 CPE[5]
80  // 36 x104y26 CPE[6]
00  // 37 x104y26 CPE[7]
FA  // 38 x104y26 CPE[8]
75 // -- CRC low byte
E9 // -- CRC high byte


// Config Latches on x105y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7DA7     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
0D // y_sel: 25
21 // -- CRC low byte
EF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7DAF
1D // Length: 29
F9 // -- CRC low byte
F3 // -- CRC high byte
5F  //  0 x105y25 CPE[0]  _a255  C_AND////    _a473  C_///AND/D
18  //  1 x105y25 CPE[1]  80'h00_F618_80_0000_0C88_185F modified with path inversions
88  //  2 x105y25 CPE[2]  80'h00_FA18_80_0000_0C88_12AF from netlist
0C  //  3 x105y25 CPE[3]      00_0C00_00_0000_0000_0AF0 difference
00  //  4 x105y25 CPE[4]
00  //  5 x105y25 CPE[5]
80  //  6 x105y25 CPE[6]
18  //  7 x105y25 CPE[7]
F6  //  8 x105y25 CPE[8]
00  //  9 x105y25 CPE[9]
FF  // 10 x105y26 CPE[0]  _a461  C_AND/D///    
FA  // 11 x105y26 CPE[1]  80'h00_F900_00_0000_0C88_FAFF modified with path inversions
88  // 12 x105y26 CPE[2]  80'h00_FA00_00_0000_0C88_FAFF from netlist
0C  // 13 x105y26 CPE[3]      00_0300_00_0000_0000_0000 difference
00  // 14 x105y26 CPE[4]
00  // 15 x105y26 CPE[5]
00  // 16 x105y26 CPE[6]
00  // 17 x105y26 CPE[7]
F9  // 18 x105y26 CPE[8]
00  // 19 x105y26 CPE[9]
5F  // 20 x106y25 CPE[0]  net1 = net2: _a376  C_AND/D//AND/D
5F  // 21 x106y25 CPE[1]  80'h00_E900_80_0000_0C88_5F5F modified with path inversions
88  // 22 x106y25 CPE[2]  80'h00_EA00_80_0000_0C88_AFAF from netlist
0C  // 23 x106y25 CPE[3]      00_0300_00_0000_0000_F0F0 difference
00  // 24 x106y25 CPE[4]
00  // 25 x106y25 CPE[5]
80  // 26 x106y25 CPE[6]
00  // 27 x106y25 CPE[7]
E9  // 28 x106y25 CPE[8]
22 // -- CRC low byte
40 // -- CRC high byte


// Config Latches on x107y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7DD2     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
0D // y_sel: 25
49 // -- CRC low byte
C5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7DDA
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
AF  //  0 x107y25 CPE[0]  _a573  C_///AND/D
FF  //  1 x107y25 CPE[1]  80'h00_E500_80_0000_0C08_FFAF modified with path inversions
08  //  2 x107y25 CPE[2]  80'h00_EA00_80_0000_0C08_FFAF from netlist
0C  //  3 x107y25 CPE[3]      00_0F00_00_0000_0000_0000 difference
00  //  4 x107y25 CPE[4]
00  //  5 x107y25 CPE[5]
80  //  6 x107y25 CPE[6]
00  //  7 x107y25 CPE[7]
E5  //  8 x107y25 CPE[8]
00  //  9 x107y25 CPE[9]
FF  // 10 x107y26 CPE[0]  _a491  C_AND/D///    
FA  // 11 x107y26 CPE[1]  80'h00_FA00_00_0000_0C88_FAFF modified with path inversions
88  // 12 x107y26 CPE[2]  80'h00_FA00_00_0000_0C88_FAFF from netlist
0C  // 13 x107y26 CPE[3]
00  // 14 x107y26 CPE[4]
00  // 15 x107y26 CPE[5]
00  // 16 x107y26 CPE[6]
00  // 17 x107y26 CPE[7]
FA  // 18 x107y26 CPE[8]
00  // 19 x107y26 CPE[9]
0A  // 20 x108y25 CPE[0]  net1 = net2: _a350  C_ADDF2/D//ADDF2/
A0  // 21 x108y25 CPE[1]  80'h00_E660_00_0020_0C66_A00A modified with path inversions
66  // 22 x108y25 CPE[2]  80'h00_EA60_00_0020_0C66_A00A from netlist
0C  // 23 x108y25 CPE[3]      00_0C00_00_0000_0000_0000 difference
20  // 24 x108y25 CPE[4]
00  // 25 x108y25 CPE[5]
00  // 26 x108y25 CPE[6]
60  // 27 x108y25 CPE[7]
E6  // 28 x108y25 CPE[8]
00  // 29 x108y25 CPE[9]
03  // 30 x108y26 CPE[0]  net1 = net2: _a352  C_ADDF2/D//ADDF2/
30  // 31 x108y26 CPE[1]  80'h00_DA60_00_0020_0C66_3003 modified with path inversions
66  // 32 x108y26 CPE[2]  80'h00_EA60_00_0020_0C66_C00C from netlist
0C  // 33 x108y26 CPE[3]      00_3000_00_0000_0000_F00F difference
20  // 34 x108y26 CPE[4]
00  // 35 x108y26 CPE[5]
00  // 36 x108y26 CPE[6]
60  // 37 x108y26 CPE[7]
DA  // 38 x108y26 CPE[8]
AF // -- CRC low byte
EC // -- CRC high byte


// Config Latches on x89y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7E07     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
0E // y_sel: 27
EB // -- CRC low byte
86 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7E0F
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
0E  //  0 x89y27 CPE[0]  _a656  C_///OR/
FF  //  1 x89y27 CPE[1]  80'h00_0060_00_0000_0C0E_FF0E modified with path inversions
0E  //  2 x89y27 CPE[2]  80'h00_0060_00_0000_0C0E_FF07 from netlist
0C  //  3 x89y27 CPE[3]      00_0000_00_0000_0000_0009 difference
00  //  4 x89y27 CPE[4]
00  //  5 x89y27 CPE[5]
00  //  6 x89y27 CPE[6]
60  //  7 x89y27 CPE[7]
00  //  8 x89y27 CPE[8]
00  //  9 x89y27 CPE[9]
00  // 10 x89y28 CPE[0]
00  // 11 x89y28 CPE[1]
00  // 12 x89y28 CPE[2]
00  // 13 x89y28 CPE[3]
00  // 14 x89y28 CPE[4]
00  // 15 x89y28 CPE[5]
00  // 16 x89y28 CPE[6]
00  // 17 x89y28 CPE[7]
00  // 18 x89y28 CPE[8]
00  // 19 x89y28 CPE[9]
FF  // 20 x90y27 CPE[0]  _a493  C_AND/D///    
F3  // 21 x90y27 CPE[1]  80'h00_F600_00_0000_0C88_F3FF modified with path inversions
88  // 22 x90y27 CPE[2]  80'h00_FA00_00_0000_0C88_FCFF from netlist
0C  // 23 x90y27 CPE[3]      00_0C00_00_0000_0000_0F00 difference
00  // 24 x90y27 CPE[4]
00  // 25 x90y27 CPE[5]
00  // 26 x90y27 CPE[6]
00  // 27 x90y27 CPE[7]
F6  // 28 x90y27 CPE[8]
00  // 29 x90y27 CPE[9]
FF  // 30 x90y28 CPE[0]  _a366  C_AND/D///    
FC  // 31 x90y28 CPE[1]  80'h00_FA00_00_0000_0C88_FCFF modified with path inversions
88  // 32 x90y28 CPE[2]  80'h00_FA00_00_0000_0C88_FCFF from netlist
0C  // 33 x90y28 CPE[3]
00  // 34 x90y28 CPE[4]
00  // 35 x90y28 CPE[5]
00  // 36 x90y28 CPE[6]
00  // 37 x90y28 CPE[7]
FA  // 38 x90y28 CPE[8]
84 // -- CRC low byte
7D // -- CRC high byte


// Config Latches on x91y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7E3C     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
0E // y_sel: 27
83 // -- CRC low byte
AC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7E44
1C // Length: 28
70 // -- CRC low byte
E2 // -- CRC high byte
F3  //  0 x91y27 CPE[0]  _a220  C_AND////    _a556  C_///AND/D
24  //  1 x91y27 CPE[1]  80'h00_F618_80_0000_0C88_24F3 modified with path inversions
88  //  2 x91y27 CPE[2]  80'h00_FA18_80_0000_0C88_84FC from netlist
0C  //  3 x91y27 CPE[3]      00_0C00_00_0000_0000_A00F difference
00  //  4 x91y27 CPE[4]
00  //  5 x91y27 CPE[5]
80  //  6 x91y27 CPE[6]
18  //  7 x91y27 CPE[7]
F6  //  8 x91y27 CPE[8]
00  //  9 x91y27 CPE[9]
F3  // 10 x91y28 CPE[0]  _a492  C_///AND/D
FF  // 11 x91y28 CPE[1]  80'h00_FA00_80_0000_0C08_FFF3 modified with path inversions
08  // 12 x91y28 CPE[2]  80'h00_FA00_80_0000_0C08_FFFC from netlist
0C  // 13 x91y28 CPE[3]      00_0000_00_0000_0000_000F difference
00  // 14 x91y28 CPE[4]
00  // 15 x91y28 CPE[5]
80  // 16 x91y28 CPE[6]
00  // 17 x91y28 CPE[7]
FA  // 18 x91y28 CPE[8]
00  // 19 x91y28 CPE[9]
A8  // 20 x92y27 CPE[0]  _a8  C_AND////    
F8  // 21 x92y27 CPE[1]  80'h00_0018_00_0000_0888_F8A8 modified with path inversions
88  // 22 x92y27 CPE[2]  80'h00_0018_00_0000_0888_F151 from netlist
08  // 23 x92y27 CPE[3]      00_0000_00_0000_0000_09F9 difference
00  // 24 x92y27 CPE[4]
00  // 25 x92y27 CPE[5]
00  // 26 x92y27 CPE[6]
18  // 27 x92y27 CPE[7]
F9 // -- CRC low byte
06 // -- CRC high byte


// Config Latches on x93y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7E66     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
0E // y_sel: 27
5B // -- CRC low byte
B5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7E6E
13 // Length: 19
87 // -- CRC low byte
1A // -- CRC high byte
55  //  0 x93y27 CPE[0]  _a77  C_///AND/D
FF  //  1 x93y27 CPE[1]  80'h00_F500_80_0000_0C08_FF55 modified with path inversions
08  //  2 x93y27 CPE[2]  80'h00_FA00_80_0000_0C08_FFAA from netlist
0C  //  3 x93y27 CPE[3]      00_0F00_00_0000_0000_00FF difference
00  //  4 x93y27 CPE[4]
00  //  5 x93y27 CPE[5]
80  //  6 x93y27 CPE[6]
00  //  7 x93y27 CPE[7]
F5  //  8 x93y27 CPE[8]
00  //  9 x93y27 CPE[9]
FF  // 10 x93y28 CPE[0]  _a74  C_AND/D///    
C3  // 11 x93y28 CPE[1]  80'h00_F600_00_0000_0C88_C3FF modified with path inversions
88  // 12 x93y28 CPE[2]  80'h00_FA00_00_0000_0C88_CCFF from netlist
0C  // 13 x93y28 CPE[3]      00_0C00_00_0000_0000_0F00 difference
00  // 14 x93y28 CPE[4]
00  // 15 x93y28 CPE[5]
00  // 16 x93y28 CPE[6]
00  // 17 x93y28 CPE[7]
F6  // 18 x93y28 CPE[8]
1F // -- CRC low byte
EC // -- CRC high byte


// Config Latches on x95y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7E87     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
0E // y_sel: 27
02 // -- CRC low byte
A3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7E8F
1D // Length: 29
F9 // -- CRC low byte
F3 // -- CRC high byte
FF  //  0 x95y27 CPE[0]  _a591  C_AND/D///    
FC  //  1 x95y27 CPE[1]  80'h00_E600_00_0000_0C88_FCFF modified with path inversions
88  //  2 x95y27 CPE[2]  80'h00_EA00_00_0000_0C88_FCFF from netlist
0C  //  3 x95y27 CPE[3]      00_0C00_00_0000_0000_0000 difference
00  //  4 x95y27 CPE[4]
00  //  5 x95y27 CPE[5]
00  //  6 x95y27 CPE[6]
00  //  7 x95y27 CPE[7]
E6  //  8 x95y27 CPE[8]
00  //  9 x95y27 CPE[9]
F5  // 10 x95y28 CPE[0]  net1 = net2: _a546  C_AND/D//AND/D
F3  // 11 x95y28 CPE[1]  80'h00_E600_80_0000_0C88_F3F5 modified with path inversions
88  // 12 x95y28 CPE[2]  80'h00_EA00_80_0000_0C88_FCFA from netlist
0C  // 13 x95y28 CPE[3]      00_0C00_00_0000_0000_0F0F difference
00  // 14 x95y28 CPE[4]
00  // 15 x95y28 CPE[5]
80  // 16 x95y28 CPE[6]
00  // 17 x95y28 CPE[7]
E6  // 18 x95y28 CPE[8]
00  // 19 x95y28 CPE[9]
FA  // 20 x96y27 CPE[0]  _a547  C_///AND/D
FF  // 21 x96y27 CPE[1]  80'h00_D500_80_0000_0C08_FFFA modified with path inversions
08  // 22 x96y27 CPE[2]  80'h00_EA00_80_0000_0C08_FFFA from netlist
0C  // 23 x96y27 CPE[3]      00_3F00_00_0000_0000_0000 difference
00  // 24 x96y27 CPE[4]
00  // 25 x96y27 CPE[5]
80  // 26 x96y27 CPE[6]
00  // 27 x96y27 CPE[7]
D5  // 28 x96y27 CPE[8]
5E // -- CRC low byte
8F // -- CRC high byte


// Config Latches on x97y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7EB2     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
0E // y_sel: 27
DA // -- CRC low byte
BA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7EBA
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x97y27 CPE[0]  _a104  C_MX2a/D///    
F2  //  1 x97y27 CPE[1]  80'h00_E900_00_0040_0C4C_F200 modified with path inversions
4C  //  2 x97y27 CPE[2]  80'h00_EA00_00_0040_0C0C_F200 from netlist
0C  //  3 x97y27 CPE[3]      00_0300_00_0000_0040_0000 difference
40  //  4 x97y27 CPE[4]
00  //  5 x97y27 CPE[5]
00  //  6 x97y27 CPE[6]
00  //  7 x97y27 CPE[7]
E9  //  8 x97y27 CPE[8]
00  //  9 x97y27 CPE[9]
54  // 10 x97y28 CPE[0]  _a93  C_AND/D///    
CA  // 11 x97y28 CPE[1]  80'h00_FA00_00_0000_0888_CA54 modified with path inversions
88  // 12 x97y28 CPE[2]  80'h00_F600_00_0000_0888_CAA1 from netlist
08  // 13 x97y28 CPE[3]      00_0C00_00_0000_0000_00F5 difference
00  // 14 x97y28 CPE[4]
00  // 15 x97y28 CPE[5]
00  // 16 x97y28 CPE[6]
00  // 17 x97y28 CPE[7]
FA  // 18 x97y28 CPE[8]
00  // 19 x97y28 CPE[9]
00  // 20 x98y27 CPE[0]  _a101  C_MX2a/D///    
02  // 21 x98y27 CPE[1]  80'h00_D900_00_0040_0C23_0200 modified with path inversions
23  // 22 x98y27 CPE[2]  80'h00_EA00_00_0040_0C03_0200 from netlist
0C  // 23 x98y27 CPE[3]      00_3300_00_0000_0020_0000 difference
40  // 24 x98y27 CPE[4]
00  // 25 x98y27 CPE[5]
00  // 26 x98y27 CPE[6]
00  // 27 x98y27 CPE[7]
D9  // 28 x98y27 CPE[8]
00  // 29 x98y27 CPE[9]
FF  // 30 x98y28 CPE[0]  _a587  C_AND/D///    
CF  // 31 x98y28 CPE[1]  80'h00_D600_00_0000_0C88_CFFF modified with path inversions
88  // 32 x98y28 CPE[2]  80'h00_E600_00_0000_0C88_CFFF from netlist
0C  // 33 x98y28 CPE[3]      00_3000_00_0000_0000_0000 difference
00  // 34 x98y28 CPE[4]
00  // 35 x98y28 CPE[5]
00  // 36 x98y28 CPE[6]
00  // 37 x98y28 CPE[7]
D6  // 38 x98y28 CPE[8]
98 // -- CRC low byte
59 // -- CRC high byte


// Config Latches on x99y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7EE7     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
0E // y_sel: 27
B2 // -- CRC low byte
90 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7EEF
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FF  //  0 x99y27 CPE[0]  _a584  C_AND/D///    
3F  //  1 x99y27 CPE[1]  80'h00_E500_00_0000_0C88_3FFF modified with path inversions
88  //  2 x99y27 CPE[2]  80'h00_E600_00_0000_0C88_CFFF from netlist
0C  //  3 x99y27 CPE[3]      00_0300_00_0000_0000_F000 difference
00  //  4 x99y27 CPE[4]
00  //  5 x99y27 CPE[5]
00  //  6 x99y27 CPE[6]
00  //  7 x99y27 CPE[7]
E5  //  8 x99y27 CPE[8]
00  //  9 x99y27 CPE[9]
00  // 10 x99y28 CPE[0]
00  // 11 x99y28 CPE[1]
00  // 12 x99y28 CPE[2]
00  // 13 x99y28 CPE[3]
00  // 14 x99y28 CPE[4]
00  // 15 x99y28 CPE[5]
00  // 16 x99y28 CPE[6]
00  // 17 x99y28 CPE[7]
00  // 18 x99y28 CPE[8]
00  // 19 x99y28 CPE[9]
00  // 20 x100y27 CPE[0]
00  // 21 x100y27 CPE[1]
00  // 22 x100y27 CPE[2]
00  // 23 x100y27 CPE[3]
00  // 24 x100y27 CPE[4]
00  // 25 x100y27 CPE[5]
00  // 26 x100y27 CPE[6]
00  // 27 x100y27 CPE[7]
00  // 28 x100y27 CPE[8]
00  // 29 x100y27 CPE[9]
FF  // 30 x100y28 CPE[0]  _a68  C_AND/D///    
8F  // 31 x100y28 CPE[1]  80'h00_F900_00_0000_0C88_8FFF modified with path inversions
88  // 32 x100y28 CPE[2]  80'h00_FA00_00_0000_0C88_8FFF from netlist
0C  // 33 x100y28 CPE[3]      00_0300_00_0000_0000_0000 difference
00  // 34 x100y28 CPE[4]
00  // 35 x100y28 CPE[5]
00  // 36 x100y28 CPE[6]
00  // 37 x100y28 CPE[7]
F9  // 38 x100y28 CPE[8]
21 // -- CRC low byte
D8 // -- CRC high byte


// Config Latches on x101y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7F1C     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
0E // y_sel: 27
6A // -- CRC low byte
89 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7F24
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
F1  //  0 x101y27 CPE[0]  _a458  C_AND/D///    _a650  C_///AND/
FA  //  1 x101y27 CPE[1]  80'h00_F960_00_0000_0C88_FAF1 modified with path inversions
88  //  2 x101y27 CPE[2]  80'h00_FA60_00_0000_0C88_FAF8 from netlist
0C  //  3 x101y27 CPE[3]      00_0300_00_0000_0000_0009 difference
00  //  4 x101y27 CPE[4]
00  //  5 x101y27 CPE[5]
00  //  6 x101y27 CPE[6]
60  //  7 x101y27 CPE[7]
F9  //  8 x101y27 CPE[8]
00  //  9 x101y27 CPE[9]
FF  // 10 x101y28 CPE[0]  _a788  C_////Bridge
FF  // 11 x101y28 CPE[1]  80'h00_00A7_00_0000_0C00_FFFF modified with path inversions
00  // 12 x101y28 CPE[2]  80'h00_00A7_00_0000_0C00_FFFF from netlist
0C  // 13 x101y28 CPE[3]
00  // 14 x101y28 CPE[4]
00  // 15 x101y28 CPE[5]
00  // 16 x101y28 CPE[6]
A7  // 17 x101y28 CPE[7]
00  // 18 x101y28 CPE[8]
00  // 19 x101y28 CPE[9]
8F  // 20 x102y27 CPE[0]  _a76  C_///AND/D
FF  // 21 x102y27 CPE[1]  80'h00_FA00_80_0000_0C08_FF8F modified with path inversions
08  // 22 x102y27 CPE[2]  80'h00_FA00_80_0000_0C08_FF8F from netlist
0C  // 23 x102y27 CPE[3]
00  // 24 x102y27 CPE[4]
00  // 25 x102y27 CPE[5]
80  // 26 x102y27 CPE[6]
00  // 27 x102y27 CPE[7]
FA  // 28 x102y27 CPE[8]
00  // 29 x102y27 CPE[9]
AF  // 30 x102y28 CPE[0]  _a203  C_AND////    _a452  C_///AND/D
A3  // 31 x102y28 CPE[1]  80'h00_F518_80_0000_0C88_A3AF modified with path inversions
88  // 32 x102y28 CPE[2]  80'h00_FA18_80_0000_0C88_ACAF from netlist
0C  // 33 x102y28 CPE[3]      00_0F00_00_0000_0000_0F00 difference
00  // 34 x102y28 CPE[4]
00  // 35 x102y28 CPE[5]
80  // 36 x102y28 CPE[6]
18  // 37 x102y28 CPE[7]
F5  // 38 x102y28 CPE[8]
F9 // -- CRC low byte
5A // -- CRC high byte


// Config Latches on x103y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7F51     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
0E // y_sel: 27
62 // -- CRC low byte
C4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7F59
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
1C  //  0 x103y27 CPE[0]  _a619  C_AND////    
48  //  1 x103y27 CPE[1]  80'h00_0018_00_0000_0888_481C modified with path inversions
88  //  2 x103y27 CPE[2]  80'h00_0018_00_0000_0888_1223 from netlist
08  //  3 x103y27 CPE[3]      00_0000_00_0000_0000_5A3F difference
00  //  4 x103y27 CPE[4]
00  //  5 x103y27 CPE[5]
00  //  6 x103y27 CPE[6]
18  //  7 x103y27 CPE[7]
00  //  8 x103y27 CPE[8]
00  //  9 x103y27 CPE[9]
FF  // 10 x103y28 CPE[0]  _a342  C_/C_0_1///    
FF  // 11 x103y28 CPE[1]  80'h00_CF00_12_0800_0C00_FFFF modified with path inversions
00  // 12 x103y28 CPE[2]  80'h00_CF00_12_0800_0C00_FFFF from netlist
0C  // 13 x103y28 CPE[3]
00  // 14 x103y28 CPE[4]
08  // 15 x103y28 CPE[5]
12  // 16 x103y28 CPE[6]
00  // 17 x103y28 CPE[7]
CF  // 18 x103y28 CPE[8]
00  // 19 x103y28 CPE[9]
FA  // 20 x104y27 CPE[0]  _a474  C_///AND/D
FF  // 21 x104y27 CPE[1]  80'h00_F500_80_0000_0C08_FFFA modified with path inversions
08  // 22 x104y27 CPE[2]  80'h00_FA00_80_0000_0C08_FFFA from netlist
0C  // 23 x104y27 CPE[3]      00_0F00_00_0000_0000_0000 difference
00  // 24 x104y27 CPE[4]
00  // 25 x104y27 CPE[5]
80  // 26 x104y27 CPE[6]
00  // 27 x104y27 CPE[7]
F5  // 28 x104y27 CPE[8]
00  // 29 x104y27 CPE[9]
FF  // 30 x104y28 CPE[0]  _a457  C_AND/D///    
AF  // 31 x104y28 CPE[1]  80'h00_F500_00_0000_0C88_AFFF modified with path inversions
88  // 32 x104y28 CPE[2]  80'h00_FA00_00_0000_0C88_AFFF from netlist
0C  // 33 x104y28 CPE[3]      00_0F00_00_0000_0000_0000 difference
00  // 34 x104y28 CPE[4]
00  // 35 x104y28 CPE[5]
00  // 36 x104y28 CPE[6]
00  // 37 x104y28 CPE[7]
F5  // 38 x104y28 CPE[8]
68 // -- CRC low byte
47 // -- CRC high byte


// Config Latches on x105y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7F86     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
0E // y_sel: 27
BA // -- CRC low byte
DD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7F8E
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
5F  //  0 x105y27 CPE[0]  net1 = net2: _a538  C_AND/D//AND/D
5F  //  1 x105y27 CPE[1]  80'h00_D500_80_0000_0C88_5F5F modified with path inversions
88  //  2 x105y27 CPE[2]  80'h00_EA00_80_0000_0C88_AFAF from netlist
0C  //  3 x105y27 CPE[3]      00_3F00_00_0000_0000_F0F0 difference
00  //  4 x105y27 CPE[4]
00  //  5 x105y27 CPE[5]
80  //  6 x105y27 CPE[6]
00  //  7 x105y27 CPE[7]
D5  //  8 x105y27 CPE[8]
00  //  9 x105y27 CPE[9]
FF  // 10 x105y28 CPE[0]  _a449  C_AND/D///    
AF  // 11 x105y28 CPE[1]  80'h00_FA00_00_0000_0C88_AFFF modified with path inversions
88  // 12 x105y28 CPE[2]  80'h00_FA00_00_0000_0C88_AFFF from netlist
0C  // 13 x105y28 CPE[3]
00  // 14 x105y28 CPE[4]
00  // 15 x105y28 CPE[5]
00  // 16 x105y28 CPE[6]
00  // 17 x105y28 CPE[7]
FA  // 18 x105y28 CPE[8]
00  // 19 x105y28 CPE[9]
FA  // 20 x106y27 CPE[0]  net1 = net2: _a374  C_AND/D//AND/D
CF  // 21 x106y27 CPE[1]  80'h00_E600_80_0000_0C88_CFFA modified with path inversions
88  // 22 x106y27 CPE[2]  80'h00_EA00_80_0000_0C88_CFFA from netlist
0C  // 23 x106y27 CPE[3]      00_0C00_00_0000_0000_0000 difference
00  // 24 x106y27 CPE[4]
00  // 25 x106y27 CPE[5]
80  // 26 x106y27 CPE[6]
00  // 27 x106y27 CPE[7]
E6  // 28 x106y27 CPE[8]
00  // 29 x106y27 CPE[9]
FA  // 30 x106y28 CPE[0]  _a488  C_///AND/D
FF  // 31 x106y28 CPE[1]  80'h00_FA00_80_0000_0C08_FFFA modified with path inversions
08  // 32 x106y28 CPE[2]  80'h00_FA00_80_0000_0C08_FFFA from netlist
0C  // 33 x106y28 CPE[3]
00  // 34 x106y28 CPE[4]
00  // 35 x106y28 CPE[5]
80  // 36 x106y28 CPE[6]
00  // 37 x106y28 CPE[7]
FA  // 38 x106y28 CPE[8]
85 // -- CRC low byte
15 // -- CRC high byte


// Config Latches on x107y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7FBB     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
0E // y_sel: 27
D2 // -- CRC low byte
F7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7FC3
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x107y27 CPE[0]
00  //  1 x107y27 CPE[1]
00  //  2 x107y27 CPE[2]
00  //  3 x107y27 CPE[3]
00  //  4 x107y27 CPE[4]
00  //  5 x107y27 CPE[5]
00  //  6 x107y27 CPE[6]
00  //  7 x107y27 CPE[7]
00  //  8 x107y27 CPE[8]
00  //  9 x107y27 CPE[9]
FF  // 10 x107y28 CPE[0]  _a477  C_AND/D///    
F5  // 11 x107y28 CPE[1]  80'h00_FA00_00_0000_0C88_F5FF modified with path inversions
88  // 12 x107y28 CPE[2]  80'h00_FA00_00_0000_0C88_FAFF from netlist
0C  // 13 x107y28 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  // 14 x107y28 CPE[4]
00  // 15 x107y28 CPE[5]
00  // 16 x107y28 CPE[6]
00  // 17 x107y28 CPE[7]
FA  // 18 x107y28 CPE[8]
00  // 19 x107y28 CPE[9]
05  // 20 x108y27 CPE[0]  net1 = net2: _a354  C_ADDF2/D//ADDF2/
50  // 21 x108y27 CPE[1]  80'h00_EA60_00_0020_0C66_5005 modified with path inversions
66  // 22 x108y27 CPE[2]  80'h00_EA60_00_0020_0C66_A00A from netlist
0C  // 23 x108y27 CPE[3]      00_0000_00_0000_0000_F00F difference
20  // 24 x108y27 CPE[4]
00  // 25 x108y27 CPE[5]
00  // 26 x108y27 CPE[6]
60  // 27 x108y27 CPE[7]
EA  // 28 x108y27 CPE[8]
00  // 29 x108y27 CPE[9]
A0  // 30 x108y28 CPE[0]  net1 = net2: _a356  C_ADDF2/D//ADDF2/
30  // 31 x108y28 CPE[1]  80'h00_EA60_00_0020_0C66_30A0 modified with path inversions
66  // 32 x108y28 CPE[2]  80'h00_EA60_00_0020_0C66_C0A0 from netlist
0C  // 33 x108y28 CPE[3]      00_0000_00_0000_0000_F000 difference
20  // 34 x108y28 CPE[4]
00  // 35 x108y28 CPE[5]
00  // 36 x108y28 CPE[6]
60  // 37 x108y28 CPE[7]
EA  // 38 x108y28 CPE[8]
4C // -- CRC low byte
CD // -- CRC high byte


// Config Latches on x109y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7FF0     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
0E // y_sel: 27
0A // -- CRC low byte
EE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7FF8
1D // Length: 29
F9 // -- CRC low byte
F3 // -- CRC high byte
00  //  0 x109y27 CPE[0]
00  //  1 x109y27 CPE[1]
00  //  2 x109y27 CPE[2]
00  //  3 x109y27 CPE[3]
00  //  4 x109y27 CPE[4]
00  //  5 x109y27 CPE[5]
00  //  6 x109y27 CPE[6]
00  //  7 x109y27 CPE[7]
00  //  8 x109y27 CPE[8]
00  //  9 x109y27 CPE[9]
00  // 10 x109y28 CPE[0]
00  // 11 x109y28 CPE[1]
00  // 12 x109y28 CPE[2]
00  // 13 x109y28 CPE[3]
00  // 14 x109y28 CPE[4]
00  // 15 x109y28 CPE[5]
00  // 16 x109y28 CPE[6]
00  // 17 x109y28 CPE[7]
00  // 18 x109y28 CPE[8]
00  // 19 x109y28 CPE[9]
AF  // 20 x110y27 CPE[0]  net1 = net2: _a534  C_AND/D//AND/D
AF  // 21 x110y27 CPE[1]  80'h00_E600_80_0000_0C88_AFAF modified with path inversions
88  // 22 x110y27 CPE[2]  80'h00_EA00_80_0000_0C88_AFAF from netlist
0C  // 23 x110y27 CPE[3]      00_0C00_00_0000_0000_0000 difference
00  // 24 x110y27 CPE[4]
00  // 25 x110y27 CPE[5]
80  // 26 x110y27 CPE[6]
00  // 27 x110y27 CPE[7]
E6  // 28 x110y27 CPE[8]
4B // -- CRC low byte
65 // -- CRC high byte


// Config Latches on x89y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 801B     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
0F // y_sel: 29
62 // -- CRC low byte
97 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 8023
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x89y29 CPE[0]
00  //  1 x89y29 CPE[1]
00  //  2 x89y29 CPE[2]
00  //  3 x89y29 CPE[3]
00  //  4 x89y29 CPE[4]
00  //  5 x89y29 CPE[5]
00  //  6 x89y29 CPE[6]
00  //  7 x89y29 CPE[7]
00  //  8 x89y29 CPE[8]
00  //  9 x89y29 CPE[9]
FF  // 10 x89y30 CPE[0]  _a844  C_////Bridge
FF  // 11 x89y30 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 12 x89y30 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 13 x89y30 CPE[3]
00  // 14 x89y30 CPE[4]
00  // 15 x89y30 CPE[5]
00  // 16 x89y30 CPE[6]
A3  // 17 x89y30 CPE[7]
00  // 18 x89y30 CPE[8]
00  // 19 x89y30 CPE[9]
00  // 20 x90y29 CPE[0]
00  // 21 x90y29 CPE[1]
00  // 22 x90y29 CPE[2]
00  // 23 x90y29 CPE[3]
00  // 24 x90y29 CPE[4]
00  // 25 x90y29 CPE[5]
00  // 26 x90y29 CPE[6]
00  // 27 x90y29 CPE[7]
00  // 28 x90y29 CPE[8]
00  // 29 x90y29 CPE[9]
FF  // 30 x90y30 CPE[0]  _a539  C_AND/D///    
F3  // 31 x90y30 CPE[1]  80'h00_F600_00_0000_0C88_F3FF modified with path inversions
88  // 32 x90y30 CPE[2]  80'h00_FA00_00_0000_0C88_FCFF from netlist
0C  // 33 x90y30 CPE[3]      00_0C00_00_0000_0000_0F00 difference
00  // 34 x90y30 CPE[4]
00  // 35 x90y30 CPE[5]
00  // 36 x90y30 CPE[6]
00  // 37 x90y30 CPE[7]
F6  // 38 x90y30 CPE[8]
C6 // -- CRC low byte
BE // -- CRC high byte


// Config Latches on x93y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 8050     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
0F // y_sel: 29
D2 // -- CRC low byte
A4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 8058
25 // Length: 37
32 // -- CRC low byte
4E // -- CRC high byte
CF  //  0 x93y29 CPE[0]  net1 = net2: _a542  C_AND/D//AND/D
5F  //  1 x93y29 CPE[1]  80'h00_DA00_80_0000_0C88_5FCF modified with path inversions
88  //  2 x93y29 CPE[2]  80'h00_EA00_80_0000_0C88_AFCF from netlist
0C  //  3 x93y29 CPE[3]      00_3000_00_0000_0000_F000 difference
00  //  4 x93y29 CPE[4]
00  //  5 x93y29 CPE[5]
80  //  6 x93y29 CPE[6]
00  //  7 x93y29 CPE[7]
DA  //  8 x93y29 CPE[8]
00  //  9 x93y29 CPE[9]
00  // 10 x93y30 CPE[0]
00  // 11 x93y30 CPE[1]
00  // 12 x93y30 CPE[2]
00  // 13 x93y30 CPE[3]
00  // 14 x93y30 CPE[4]
00  // 15 x93y30 CPE[5]
00  // 16 x93y30 CPE[6]
00  // 17 x93y30 CPE[7]
00  // 18 x93y30 CPE[8]
00  // 19 x93y30 CPE[9]
00  // 20 x94y29 CPE[0]  _a103  C_MX2a/D///    
08  // 21 x94y29 CPE[1]  80'h00_E500_00_0040_0C13_0800 modified with path inversions
13  // 22 x94y29 CPE[2]  80'h00_EA00_00_0040_0C03_0200 from netlist
0C  // 23 x94y29 CPE[3]      00_0F00_00_0000_0010_0A00 difference
40  // 24 x94y29 CPE[4]
00  // 25 x94y29 CPE[5]
00  // 26 x94y29 CPE[6]
00  // 27 x94y29 CPE[7]
E5  // 28 x94y29 CPE[8]
00  // 29 x94y29 CPE[9]
00  // 30 x94y30 CPE[0]
00  // 31 x94y30 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x94y30 CPE[2]
00  // 33 x94y30 CPE[3]
00  // 34 x94y30 CPE[4]
60  // 35 x94y30 CPE[5]
3F  // 36 x94y30 CPE[6]
32 // -- CRC low byte
79 // -- CRC high byte


// Config Latches on x95y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 8083     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
0F // y_sel: 29
8B // -- CRC low byte
B2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 808B
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
F3  //  0 x95y29 CPE[0]  _a88  C_ORAND////    _a596  C_///AND/D
EE  //  1 x95y29 CPE[1]  80'h00_EA18_80_0000_0C88_EEF3 modified with path inversions
88  //  2 x95y29 CPE[2]  80'h00_EA18_80_0000_0C88_77FC from netlist
0C  //  3 x95y29 CPE[3]      00_0000_00_0000_0000_990F difference
00  //  4 x95y29 CPE[4]
00  //  5 x95y29 CPE[5]
80  //  6 x95y29 CPE[6]
18  //  7 x95y29 CPE[7]
EA  //  8 x95y29 CPE[8]
00  //  9 x95y29 CPE[9]
FF  // 10 x95y30 CPE[0]  _a581  C_AND/D///    
F3  // 11 x95y30 CPE[1]  80'h00_D900_00_0000_0C88_F3FF modified with path inversions
88  // 12 x95y30 CPE[2]  80'h00_E600_00_0000_0C88_FCFF from netlist
0C  // 13 x95y30 CPE[3]      00_3F00_00_0000_0000_0F00 difference
00  // 14 x95y30 CPE[4]
00  // 15 x95y30 CPE[5]
00  // 16 x95y30 CPE[6]
00  // 17 x95y30 CPE[7]
D9  // 18 x95y30 CPE[8]
00  // 19 x95y30 CPE[9]
04  // 20 x96y29 CPE[0]  _a99  C_MX2b/D///    
00  // 21 x96y29 CPE[1]  80'h00_D900_00_0040_0A33_0004 modified with path inversions
33  // 22 x96y29 CPE[2]  80'h00_EA00_00_0040_0A30_0002 from netlist
0A  // 23 x96y29 CPE[3]      00_3300_00_0000_0003_0006 difference
40  // 24 x96y29 CPE[4]
00  // 25 x96y29 CPE[5]
00  // 26 x96y29 CPE[6]
00  // 27 x96y29 CPE[7]
D9  // 28 x96y29 CPE[8]
00  // 29 x96y29 CPE[9]
08  // 30 x96y30 CPE[0]  _a102  C_MX2b/D///    
00  // 31 x96y30 CPE[1]  80'h00_DA00_00_0040_0A32_0008 modified with path inversions
32  // 32 x96y30 CPE[2]  80'h00_EA00_00_0040_0A30_0002 from netlist
0A  // 33 x96y30 CPE[3]      00_3000_00_0000_0002_000A difference
40  // 34 x96y30 CPE[4]
00  // 35 x96y30 CPE[5]
00  // 36 x96y30 CPE[6]
00  // 37 x96y30 CPE[7]
DA  // 38 x96y30 CPE[8]
1D // -- CRC low byte
5A // -- CRC high byte


// Config Latches on x97y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 80B8     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
0F // y_sel: 29
53 // -- CRC low byte
AB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 80C0
25 // Length: 37
32 // -- CRC low byte
4E // -- CRC high byte
FF  //  0 x97y29 CPE[0]  _a78  C_AND/D///    
3A  //  1 x97y29 CPE[1]  80'h00_F900_00_0000_0C88_3AFF modified with path inversions
88  //  2 x97y29 CPE[2]  80'h00_FA00_00_0000_0C88_CAFF from netlist
0C  //  3 x97y29 CPE[3]      00_0300_00_0000_0000_F000 difference
00  //  4 x97y29 CPE[4]
00  //  5 x97y29 CPE[5]
00  //  6 x97y29 CPE[6]
00  //  7 x97y29 CPE[7]
F9  //  8 x97y29 CPE[8]
00  //  9 x97y29 CPE[9]
FF  // 10 x97y30 CPE[0]  _a585  C_AND/D///    
F3  // 11 x97y30 CPE[1]  80'h00_E900_00_0000_0C88_F3FF modified with path inversions
88  // 12 x97y30 CPE[2]  80'h00_E600_00_0000_0C88_FCFF from netlist
0C  // 13 x97y30 CPE[3]      00_0F00_00_0000_0000_0F00 difference
00  // 14 x97y30 CPE[4]
00  // 15 x97y30 CPE[5]
00  // 16 x97y30 CPE[6]
00  // 17 x97y30 CPE[7]
E9  // 18 x97y30 CPE[8]
00  // 19 x97y30 CPE[9]
3F  // 20 x98y29 CPE[0]  _a593  C_///AND/D
FF  // 21 x98y29 CPE[1]  80'h00_D600_80_0000_0C08_FF3F modified with path inversions
08  // 22 x98y29 CPE[2]  80'h00_EA00_80_0000_0C08_FFCF from netlist
0C  // 23 x98y29 CPE[3]      00_3C00_00_0000_0000_00F0 difference
00  // 24 x98y29 CPE[4]
00  // 25 x98y29 CPE[5]
80  // 26 x98y29 CPE[6]
00  // 27 x98y29 CPE[7]
D6  // 28 x98y29 CPE[8]
00  // 29 x98y29 CPE[9]
00  // 30 x98y30 CPE[0]
00  // 31 x98y30 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x98y30 CPE[2]
00  // 33 x98y30 CPE[3]
00  // 34 x98y30 CPE[4]
60  // 35 x98y30 CPE[5]
3F  // 36 x98y30 CPE[6]
F4 // -- CRC low byte
98 // -- CRC high byte


// Config Latches on x99y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 80EB     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
0F // y_sel: 29
3B // -- CRC low byte
81 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 80F3
1D // Length: 29
F9 // -- CRC low byte
F3 // -- CRC high byte
5E  //  0 x99y29 CPE[0]  _a66  C_///ORAND/D
FF  //  1 x99y29 CPE[1]  80'h00_F900_80_0000_0C08_FF5E modified with path inversions
08  //  2 x99y29 CPE[2]  80'h00_F600_80_0000_0C08_FFAB from netlist
0C  //  3 x99y29 CPE[3]      00_0F00_00_0000_0000_00F5 difference
00  //  4 x99y29 CPE[4]
00  //  5 x99y29 CPE[5]
80  //  6 x99y29 CPE[6]
00  //  7 x99y29 CPE[7]
F9  //  8 x99y29 CPE[8]
00  //  9 x99y29 CPE[9]
00  // 10 x99y30 CPE[0]
00  // 11 x99y30 CPE[1]
00  // 12 x99y30 CPE[2]
00  // 13 x99y30 CPE[3]
00  // 14 x99y30 CPE[4]
00  // 15 x99y30 CPE[5]
00  // 16 x99y30 CPE[6]
00  // 17 x99y30 CPE[7]
00  // 18 x99y30 CPE[8]
00  // 19 x99y30 CPE[9]
CF  // 20 x100y29 CPE[0]  _a594  C_AND/D///    _a597  C_///AND/D
CF  // 21 x100y29 CPE[1]  80'h00_D600_80_0000_0C88_CFCF modified with path inversions
88  // 22 x100y29 CPE[2]  80'h00_EA00_80_0000_0C88_CFCF from netlist
0C  // 23 x100y29 CPE[3]      00_3C00_00_0000_0000_0000 difference
00  // 24 x100y29 CPE[4]
00  // 25 x100y29 CPE[5]
80  // 26 x100y29 CPE[6]
00  // 27 x100y29 CPE[7]
D6  // 28 x100y29 CPE[8]
9A // -- CRC low byte
7F // -- CRC high byte


// Config Latches on x101y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 8116     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
0F // y_sel: 29
E3 // -- CRC low byte
98 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 811E
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
CC  //  0 x101y29 CPE[0]  _a60  C_///AND/D
FF  //  1 x101y29 CPE[1]  80'h00_F600_80_0000_0C08_FFCC modified with path inversions
08  //  2 x101y29 CPE[2]  80'h00_FA00_80_0000_0C08_FFCC from netlist
0C  //  3 x101y29 CPE[3]      00_0C00_00_0000_0000_0000 difference
00  //  4 x101y29 CPE[4]
00  //  5 x101y29 CPE[5]
80  //  6 x101y29 CPE[6]
00  //  7 x101y29 CPE[7]
F6  //  8 x101y29 CPE[8]
00  //  9 x101y29 CPE[9]
FA  // 10 x101y30 CPE[0]  _a1  C_OR////    _a450  C_///AND/D
0D  // 11 x101y30 CPE[1]  80'h00_F918_80_0000_0CE8_0DFA modified with path inversions
E8  // 12 x101y30 CPE[2]  80'h00_FA18_80_0000_0CE8_0BFA from netlist
0C  // 13 x101y30 CPE[3]      00_0300_00_0000_0000_0600 difference
00  // 14 x101y30 CPE[4]
00  // 15 x101y30 CPE[5]
80  // 16 x101y30 CPE[6]
18  // 17 x101y30 CPE[7]
F9  // 18 x101y30 CPE[8]
00  // 19 x101y30 CPE[9]
FF  // 20 x102y29 CPE[0]  _a270  C_AND////    
28  // 21 x102y29 CPE[1]  80'h00_0018_00_0000_0C88_28FF modified with path inversions
88  // 22 x102y29 CPE[2]  80'h00_0018_00_0000_0C88_81FF from netlist
0C  // 23 x102y29 CPE[3]      00_0000_00_0000_0000_A900 difference
00  // 24 x102y29 CPE[4]
00  // 25 x102y29 CPE[5]
00  // 26 x102y29 CPE[6]
18  // 27 x102y29 CPE[7]
00  // 28 x102y29 CPE[8]
00  // 29 x102y29 CPE[9]
53  // 30 x102y30 CPE[0]  _a61  C_AND////    
4A  // 31 x102y30 CPE[1]  80'h00_0018_00_0000_0888_4A53 modified with path inversions
88  // 32 x102y30 CPE[2]  80'h00_0018_00_0000_0888_1AA3 from netlist
08  // 33 x102y30 CPE[3]      00_0000_00_0000_0000_50F0 difference
00  // 34 x102y30 CPE[4]
00  // 35 x102y30 CPE[5]
00  // 36 x102y30 CPE[6]
18  // 37 x102y30 CPE[7]
4E // -- CRC low byte
69 // -- CRC high byte


// Config Latches on x105y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 814A     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
0F // y_sel: 29
33 // -- CRC low byte
CC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 8152
13 // Length: 19
87 // -- CRC low byte
1A // -- CRC high byte
4F  //  0 x105y29 CPE[0]  _a272  C_///AND/
FF  //  1 x105y29 CPE[1]  80'h00_0060_00_0000_0C08_FF4F modified with path inversions
08  //  2 x105y29 CPE[2]  80'h00_0060_00_0000_0C08_FF8F from netlist
0C  //  3 x105y29 CPE[3]      00_0000_00_0000_0000_00C0 difference
00  //  4 x105y29 CPE[4]
00  //  5 x105y29 CPE[5]
00  //  6 x105y29 CPE[6]
60  //  7 x105y29 CPE[7]
00  //  8 x105y29 CPE[8]
00  //  9 x105y29 CPE[9]
F5  // 10 x105y30 CPE[0]  net1 = net2: _a442  C_AND/D//AND/D
F5  // 11 x105y30 CPE[1]  80'h00_F500_80_0000_0C88_F5F5 modified with path inversions
88  // 12 x105y30 CPE[2]  80'h00_FA00_80_0000_0C88_FAFA from netlist
0C  // 13 x105y30 CPE[3]      00_0F00_00_0000_0000_0F0F difference
00  // 14 x105y30 CPE[4]
00  // 15 x105y30 CPE[5]
80  // 16 x105y30 CPE[6]
00  // 17 x105y30 CPE[7]
F5  // 18 x105y30 CPE[8]
80 // -- CRC low byte
53 // -- CRC high byte


// Config Latches on x107y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 816B     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
0F // y_sel: 29
5B // -- CRC low byte
E6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 8173
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FF  //  0 x107y29 CPE[0]  _a276  C_AND////    
48  //  1 x107y29 CPE[1]  80'h00_0018_00_0000_0C88_48FF modified with path inversions
88  //  2 x107y29 CPE[2]  80'h00_0018_00_0000_0C88_88FF from netlist
0C  //  3 x107y29 CPE[3]      00_0000_00_0000_0000_C000 difference
00  //  4 x107y29 CPE[4]
00  //  5 x107y29 CPE[5]
00  //  6 x107y29 CPE[6]
18  //  7 x107y29 CPE[7]
00  //  8 x107y29 CPE[8]
00  //  9 x107y29 CPE[9]
FC  // 10 x107y30 CPE[0]  net1 = net2: _a567  C_AND/D//AND/D
CF  // 11 x107y30 CPE[1]  80'h00_E500_80_0000_0C88_CFFC modified with path inversions
88  // 12 x107y30 CPE[2]  80'h00_EA00_80_0000_0C88_CFF3 from netlist
0C  // 13 x107y30 CPE[3]      00_0F00_00_0000_0000_000F difference
00  // 14 x107y30 CPE[4]
00  // 15 x107y30 CPE[5]
80  // 16 x107y30 CPE[6]
00  // 17 x107y30 CPE[7]
E5  // 18 x107y30 CPE[8]
00  // 19 x107y30 CPE[9]
03  // 20 x108y29 CPE[0]  net1 = net2: _a344  C_ADDF2/D//ADDF2/
A0  // 21 x108y29 CPE[1]  80'h00_E560_00_0020_0C66_A003 modified with path inversions
66  // 22 x108y29 CPE[2]  80'h00_EA60_00_0020_0C66_A00C from netlist
0C  // 23 x108y29 CPE[3]      00_0F00_00_0000_0000_000F difference
20  // 24 x108y29 CPE[4]
00  // 25 x108y29 CPE[5]
00  // 26 x108y29 CPE[6]
60  // 27 x108y29 CPE[7]
E5  // 28 x108y29 CPE[8]
00  // 29 x108y29 CPE[9]
05  // 30 x108y30 CPE[0]  net1 = net2: _a346  C_ADDF2/D//ADDF2/
30  // 31 x108y30 CPE[1]  80'h00_E560_00_0020_0C66_3005 modified with path inversions
66  // 32 x108y30 CPE[2]  80'h00_EA60_00_0020_0C66_C00A from netlist
0C  // 33 x108y30 CPE[3]      00_0F00_00_0000_0000_F00F difference
20  // 34 x108y30 CPE[4]
00  // 35 x108y30 CPE[5]
00  // 36 x108y30 CPE[6]
60  // 37 x108y30 CPE[7]
E5  // 38 x108y30 CPE[8]
11 // -- CRC low byte
74 // -- CRC high byte


// Config Latches on x109y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 81A0     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
0F // y_sel: 29
83 // -- CRC low byte
FF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 81A8
1D // Length: 29
F9 // -- CRC low byte
F3 // -- CRC high byte
00  //  0 x109y29 CPE[0]
00  //  1 x109y29 CPE[1]
00  //  2 x109y29 CPE[2]
00  //  3 x109y29 CPE[3]
00  //  4 x109y29 CPE[4]
00  //  5 x109y29 CPE[5]
00  //  6 x109y29 CPE[6]
00  //  7 x109y29 CPE[7]
00  //  8 x109y29 CPE[8]
00  //  9 x109y29 CPE[9]
00  // 10 x109y30 CPE[0]
00  // 11 x109y30 CPE[1]
00  // 12 x109y30 CPE[2]
00  // 13 x109y30 CPE[3]
00  // 14 x109y30 CPE[4]
00  // 15 x109y30 CPE[5]
00  // 16 x109y30 CPE[6]
00  // 17 x109y30 CPE[7]
00  // 18 x109y30 CPE[8]
00  // 19 x109y30 CPE[9]
3F  // 20 x110y29 CPE[0]  _a575  C_///AND/D
FF  // 21 x110y29 CPE[1]  80'h00_E900_80_0000_0C08_FF3F modified with path inversions
08  // 22 x110y29 CPE[2]  80'h00_EA00_80_0000_0C08_FFCF from netlist
0C  // 23 x110y29 CPE[3]      00_0300_00_0000_0000_00F0 difference
00  // 24 x110y29 CPE[4]
00  // 25 x110y29 CPE[5]
80  // 26 x110y29 CPE[6]
00  // 27 x110y29 CPE[7]
E9  // 28 x110y29 CPE[8]
6B // -- CRC low byte
1E // -- CRC high byte


// Config Latches on x89y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 81CB     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
10 // y_sel: 31
14 // -- CRC low byte
7F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 81D3
25 // Length: 37
32 // -- CRC low byte
4E // -- CRC high byte
FC  //  0 x89y31 CPE[0]  _a96  C_MX2b/D///    
00  //  1 x89y31 CPE[1]  80'h00_F500_00_0040_0AC4_00FC modified with path inversions
C4  //  2 x89y31 CPE[2]  80'h00_FA00_00_0040_0AC0_00F3 from netlist
0A  //  3 x89y31 CPE[3]      00_0F00_00_0000_0004_000F difference
40  //  4 x89y31 CPE[4]
00  //  5 x89y31 CPE[5]
00  //  6 x89y31 CPE[6]
00  //  7 x89y31 CPE[7]
F5  //  8 x89y31 CPE[8]
00  //  9 x89y31 CPE[9]
00  // 10 x89y32 CPE[0]
00  // 11 x89y32 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x89y32 CPE[2]
00  // 13 x89y32 CPE[3]
00  // 14 x89y32 CPE[4]
60  // 15 x89y32 CPE[5]
3F  // 16 x89y32 CPE[6]
00  // 17 x89y32 CPE[7]
00  // 18 x89y32 CPE[8]
00  // 19 x89y32 CPE[9]
33  // 20 x90y31 CPE[0]  _a601  C_MX4b////    
00  // 21 x90y31 CPE[1]  80'h00_0018_00_0040_0AF2_0033 modified with path inversions
F2  // 22 x90y31 CPE[2]  80'h00_0018_00_0040_0AF0_0033 from netlist
0A  // 23 x90y31 CPE[3]      00_0000_00_0000_0002_0000 difference
40  // 24 x90y31 CPE[4]
00  // 25 x90y31 CPE[5]
00  // 26 x90y31 CPE[6]
18  // 27 x90y31 CPE[7]
00  // 28 x90y31 CPE[8]
00  // 29 x90y31 CPE[9]
00  // 30 x90y32 CPE[0]
00  // 31 x90y32 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x90y32 CPE[2]
00  // 33 x90y32 CPE[3]
00  // 34 x90y32 CPE[4]
60  // 35 x90y32 CPE[5]
3F  // 36 x90y32 CPE[6]
56 // -- CRC low byte
88 // -- CRC high byte


// Config Latches on x91y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 81FE     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
10 // y_sel: 31
7C // -- CRC low byte
55 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 8206
1B // Length: 27
CF // -- CRC low byte
96 // -- CRC high byte
F3  //  0 x91y31 CPE[0]  _a494  C_///AND/D
FF  //  1 x91y31 CPE[1]  80'h00_F600_80_0000_0C08_FFF3 modified with path inversions
08  //  2 x91y31 CPE[2]  80'h00_FA00_80_0000_0C08_FFFC from netlist
0C  //  3 x91y31 CPE[3]      00_0C00_00_0000_0000_000F difference
00  //  4 x91y31 CPE[4]
00  //  5 x91y31 CPE[5]
80  //  6 x91y31 CPE[6]
00  //  7 x91y31 CPE[7]
F6  //  8 x91y31 CPE[8]
00  //  9 x91y31 CPE[9]
B7  // 10 x91y32 CPE[0]  _a82  C_OR/DST///    
BB  // 11 x91y32 CPE[1]  80'h20_7600_00_0000_0EEE_BBB7 modified with path inversions
EE  // 12 x91y32 CPE[2]  80'h20_BA00_00_0000_0EEE_EDE7 from netlist
0E  // 13 x91y32 CPE[3]      00_CC00_00_0000_0000_5650 difference
00  // 14 x91y32 CPE[4]
00  // 15 x91y32 CPE[5]
00  // 16 x91y32 CPE[6]
00  // 17 x91y32 CPE[7]
76  // 18 x91y32 CPE[8]
20  // 19 x91y32 CPE[9]
00  // 20 x92y31 CPE[0]
00  // 21 x92y31 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 22 x92y31 CPE[2]
00  // 23 x92y31 CPE[3]
00  // 24 x92y31 CPE[4]
60  // 25 x92y31 CPE[5]
3F  // 26 x92y31 CPE[6]
35 // -- CRC low byte
1F // -- CRC high byte


// Config Latches on x93y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 8227     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
10 // y_sel: 31
A4 // -- CRC low byte
4C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 822F
12 // Length: 18
0E // -- CRC low byte
0B // -- CRC high byte
55  //  0 x93y31 CPE[0]  _a81  C_///AND/D
FF  //  1 x93y31 CPE[1]  80'h00_F500_80_0000_0C08_FF55 modified with path inversions
08  //  2 x93y31 CPE[2]  80'h00_FA00_80_0000_0C08_FFAA from netlist
0C  //  3 x93y31 CPE[3]      00_0F00_00_0000_0000_00FF difference
00  //  4 x93y31 CPE[4]
00  //  5 x93y31 CPE[5]
80  //  6 x93y31 CPE[6]
00  //  7 x93y31 CPE[7]
F5  //  8 x93y31 CPE[8]
00  //  9 x93y31 CPE[9]
FF  // 10 x93y32 CPE[0]  _a655  C_AND////    
5A  // 11 x93y32 CPE[1]  80'h00_0018_00_0000_0C88_5AFF modified with path inversions
88  // 12 x93y32 CPE[2]  80'h00_0018_00_0000_0C88_AAFF from netlist
0C  // 13 x93y32 CPE[3]      00_0000_00_0000_0000_F000 difference
00  // 14 x93y32 CPE[4]
00  // 15 x93y32 CPE[5]
00  // 16 x93y32 CPE[6]
18  // 17 x93y32 CPE[7]
0E // -- CRC low byte
68 // -- CRC high byte


// Config Latches on x95y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 8247     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
10 // y_sel: 31
FD // -- CRC low byte
5A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 824F
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FF  //  0 x95y31 CPE[0]  _a592  C_AND/D///    
3F  //  1 x95y31 CPE[1]  80'h00_D500_00_0000_0C88_3FFF modified with path inversions
88  //  2 x95y31 CPE[2]  80'h00_EA00_00_0000_0C88_CFFF from netlist
0C  //  3 x95y31 CPE[3]      00_3F00_00_0000_0000_F000 difference
00  //  4 x95y31 CPE[4]
00  //  5 x95y31 CPE[5]
00  //  6 x95y31 CPE[6]
00  //  7 x95y31 CPE[7]
D5  //  8 x95y31 CPE[8]
00  //  9 x95y31 CPE[9]
00  // 10 x95y32 CPE[0]
00  // 11 x95y32 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x95y32 CPE[2]
00  // 13 x95y32 CPE[3]
00  // 14 x95y32 CPE[4]
60  // 15 x95y32 CPE[5]
3F  // 16 x95y32 CPE[6]
00  // 17 x95y32 CPE[7]
00  // 18 x95y32 CPE[8]
00  // 19 x95y32 CPE[9]
00  // 20 x96y31 CPE[0]
00  // 21 x96y31 CPE[1]
00  // 22 x96y31 CPE[2]
00  // 23 x96y31 CPE[3]
00  // 24 x96y31 CPE[4]
00  // 25 x96y31 CPE[5]
00  // 26 x96y31 CPE[6]
00  // 27 x96y31 CPE[7]
00  // 28 x96y31 CPE[8]
00  // 29 x96y31 CPE[9]
3F  // 30 x96y32 CPE[0]  _a582  C_///AND/D
FF  // 31 x96y32 CPE[1]  80'h00_E900_80_0000_0C08_FF3F modified with path inversions
08  // 32 x96y32 CPE[2]  80'h00_E600_80_0000_0C08_FFCF from netlist
0C  // 33 x96y32 CPE[3]      00_0F00_00_0000_0000_00F0 difference
00  // 34 x96y32 CPE[4]
00  // 35 x96y32 CPE[5]
80  // 36 x96y32 CPE[6]
00  // 37 x96y32 CPE[7]
E9  // 38 x96y32 CPE[8]
3C // -- CRC low byte
4B // -- CRC high byte


// Config Latches on x97y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 827C     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
10 // y_sel: 31
25 // -- CRC low byte
43 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 8284
13 // Length: 19
87 // -- CRC low byte
1A // -- CRC high byte
00  //  0 x97y31 CPE[0]  _a100  C_MX2a/D///    
02  //  1 x97y31 CPE[1]  80'h00_E600_00_0040_0C13_0200 modified with path inversions
13  //  2 x97y31 CPE[2]  80'h00_EA00_00_0040_0C03_0200 from netlist
0C  //  3 x97y31 CPE[3]      00_0C00_00_0000_0010_0000 difference
40  //  4 x97y31 CPE[4]
00  //  5 x97y31 CPE[5]
00  //  6 x97y31 CPE[6]
00  //  7 x97y31 CPE[7]
E6  //  8 x97y31 CPE[8]
00  //  9 x97y31 CPE[9]
1F  // 10 x97y32 CPE[0]  _a73  C_AND/D///    _a69  C_///AND/D
2F  // 11 x97y32 CPE[1]  80'h00_F500_80_0000_0C88_2F1F modified with path inversions
88  // 12 x97y32 CPE[2]  80'h00_FA00_80_0000_0C88_8F8F from netlist
0C  // 13 x97y32 CPE[3]      00_0F00_00_0000_0000_A090 difference
00  // 14 x97y32 CPE[4]
00  // 15 x97y32 CPE[5]
80  // 16 x97y32 CPE[6]
00  // 17 x97y32 CPE[7]
F5  // 18 x97y32 CPE[8]
FE // -- CRC low byte
A5 // -- CRC high byte


// Config Latches on x99y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 829D     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
10 // y_sel: 31
4D // -- CRC low byte
69 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 82A5
25 // Length: 37
32 // -- CRC low byte
4E // -- CRC high byte
FF  //  0 x99y31 CPE[0]  _a80  C_AND/D///    
2F  //  1 x99y31 CPE[1]  80'h00_F900_00_0000_0C88_2FFF modified with path inversions
88  //  2 x99y31 CPE[2]  80'h00_FA00_00_0000_0C88_8FFF from netlist
0C  //  3 x99y31 CPE[3]      00_0300_00_0000_0000_A000 difference
00  //  4 x99y31 CPE[4]
00  //  5 x99y31 CPE[5]
00  //  6 x99y31 CPE[6]
00  //  7 x99y31 CPE[7]
F9  //  8 x99y31 CPE[8]
00  //  9 x99y31 CPE[9]
FF  // 10 x99y32 CPE[0]  _a72  C_AND/D///    
2F  // 11 x99y32 CPE[1]  80'h00_F600_00_0000_0C88_2FFF modified with path inversions
88  // 12 x99y32 CPE[2]  80'h00_FA00_00_0000_0C88_8FFF from netlist
0C  // 13 x99y32 CPE[3]      00_0C00_00_0000_0000_A000 difference
00  // 14 x99y32 CPE[4]
00  // 15 x99y32 CPE[5]
00  // 16 x99y32 CPE[6]
00  // 17 x99y32 CPE[7]
F6  // 18 x99y32 CPE[8]
00  // 19 x99y32 CPE[9]
FC  // 20 x100y31 CPE[0]  _a583  C_AND/D///    _a586  C_///AND/D
CF  // 21 x100y31 CPE[1]  80'h00_D500_80_0000_0C88_CFFC modified with path inversions
88  // 22 x100y31 CPE[2]  80'h00_E600_80_0000_0C88_CFFC from netlist
0C  // 23 x100y31 CPE[3]      00_3300_00_0000_0000_0000 difference
00  // 24 x100y31 CPE[4]
00  // 25 x100y31 CPE[5]
80  // 26 x100y31 CPE[6]
00  // 27 x100y31 CPE[7]
D5  // 28 x100y31 CPE[8]
00  // 29 x100y31 CPE[9]
00  // 30 x100y32 CPE[0]
00  // 31 x100y32 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x100y32 CPE[2]
00  // 33 x100y32 CPE[3]
00  // 34 x100y32 CPE[4]
60  // 35 x100y32 CPE[5]
3F  // 36 x100y32 CPE[6]
2E // -- CRC low byte
F3 // -- CRC high byte


// Config Latches on x101y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 82D0     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
10 // y_sel: 31
95 // -- CRC low byte
70 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 82D8
13 // Length: 19
87 // -- CRC low byte
1A // -- CRC high byte
FC  //  0 x101y31 CPE[0]  _a268  C_ORAND////    _a595  C_///AND/D
AE  //  1 x101y31 CPE[1]  80'h00_D518_80_0000_0C88_AEFC modified with path inversions
88  //  2 x101y31 CPE[2]  80'h00_EA18_80_0000_0C88_AEFC from netlist
0C  //  3 x101y31 CPE[3]      00_3F00_00_0000_0000_0000 difference
00  //  4 x101y31 CPE[4]
00  //  5 x101y31 CPE[5]
80  //  6 x101y31 CPE[6]
18  //  7 x101y31 CPE[7]
D5  //  8 x101y31 CPE[8]
00  //  9 x101y31 CPE[9]
5C  // 10 x101y32 CPE[0]  _a70  C_///AND/D
FF  // 11 x101y32 CPE[1]  80'h00_F600_80_0000_0C08_FF5C modified with path inversions
08  // 12 x101y32 CPE[2]  80'h00_FA00_80_0000_0C08_FFAC from netlist
0C  // 13 x101y32 CPE[3]      00_0C00_00_0000_0000_00F0 difference
00  // 14 x101y32 CPE[4]
00  // 15 x101y32 CPE[5]
80  // 16 x101y32 CPE[6]
00  // 17 x101y32 CPE[7]
F6  // 18 x101y32 CPE[8]
10 // -- CRC low byte
0A // -- CRC high byte


// Config Latches on x103y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 82F1     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
10 // y_sel: 31
9D // -- CRC low byte
3D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 82F9
25 // Length: 37
32 // -- CRC low byte
4E // -- CRC high byte
00  //  0 x103y31 CPE[0]
00  //  1 x103y31 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x103y31 CPE[2]
00  //  3 x103y31 CPE[3]
00  //  4 x103y31 CPE[4]
60  //  5 x103y31 CPE[5]
3F  //  6 x103y31 CPE[6]
00  //  7 x103y31 CPE[7]
00  //  8 x103y31 CPE[8]
00  //  9 x103y31 CPE[9]
00  // 10 x103y32 CPE[0]
00  // 11 x103y32 CPE[1]
00  // 12 x103y32 CPE[2]
00  // 13 x103y32 CPE[3]
00  // 14 x103y32 CPE[4]
00  // 15 x103y32 CPE[5]
00  // 16 x103y32 CPE[6]
00  // 17 x103y32 CPE[7]
00  // 18 x103y32 CPE[8]
00  // 19 x103y32 CPE[9]
4F  // 20 x104y31 CPE[0]  net1 = net2: _a64  C_AND/D//AND/D
3A  // 21 x104y31 CPE[1]  80'h00_F900_80_0000_0C88_3A4F modified with path inversions
88  // 22 x104y31 CPE[2]  80'h00_FA00_80_0000_0C88_CA4F from netlist
0C  // 23 x104y31 CPE[3]      00_0300_00_0000_0000_F000 difference
00  // 24 x104y31 CPE[4]
00  // 25 x104y31 CPE[5]
80  // 26 x104y31 CPE[6]
00  // 27 x104y31 CPE[7]
F9  // 28 x104y31 CPE[8]
00  // 29 x104y31 CPE[9]
00  // 30 x104y32 CPE[0]
00  // 31 x104y32 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x104y32 CPE[2]
00  // 33 x104y32 CPE[3]
00  // 34 x104y32 CPE[4]
60  // 35 x104y32 CPE[5]
3F  // 36 x104y32 CPE[6]
EB // -- CRC low byte
2D // -- CRC high byte


// Config Latches on x105y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 8324     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
10 // y_sel: 31
45 // -- CRC low byte
24 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 832C
25 // Length: 37
32 // -- CRC low byte
4E // -- CRC high byte
FA  //  0 x105y31 CPE[0]  net1 = net2: _a465  C_AND/D//AND/D
AF  //  1 x105y31 CPE[1]  80'h00_F900_80_0000_0C88_AFFA modified with path inversions
88  //  2 x105y31 CPE[2]  80'h00_FA00_80_0000_0C88_AFFA from netlist
0C  //  3 x105y31 CPE[3]      00_0300_00_0000_0000_0000 difference
00  //  4 x105y31 CPE[4]
00  //  5 x105y31 CPE[5]
80  //  6 x105y31 CPE[6]
00  //  7 x105y31 CPE[7]
F9  //  8 x105y31 CPE[8]
00  //  9 x105y31 CPE[9]
FF  // 10 x105y32 CPE[0]  _a65  C_AND/D///    
CA  // 11 x105y32 CPE[1]  80'h00_F600_00_0000_0C88_CAFF modified with path inversions
88  // 12 x105y32 CPE[2]  80'h00_FA00_00_0000_0C88_CAFF from netlist
0C  // 13 x105y32 CPE[3]      00_0C00_00_0000_0000_0000 difference
00  // 14 x105y32 CPE[4]
00  // 15 x105y32 CPE[5]
00  // 16 x105y32 CPE[6]
00  // 17 x105y32 CPE[7]
F6  // 18 x105y32 CPE[8]
00  // 19 x105y32 CPE[9]
B5  // 20 x106y31 CPE[0]  _a757  C_OR////    
C3  // 21 x106y31 CPE[1]  80'h00_0018_00_0000_0EEE_C3B5 modified with path inversions
EE  // 22 x106y31 CPE[2]  80'h00_0018_00_0000_0EEE_3375 from netlist
0E  // 23 x106y31 CPE[3]      00_0000_00_0000_0000_F0C0 difference
00  // 24 x106y31 CPE[4]
00  // 25 x106y31 CPE[5]
00  // 26 x106y31 CPE[6]
18  // 27 x106y31 CPE[7]
00  // 28 x106y31 CPE[8]
00  // 29 x106y31 CPE[9]
00  // 30 x106y32 CPE[0]
00  // 31 x106y32 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x106y32 CPE[2]
00  // 33 x106y32 CPE[3]
00  // 34 x106y32 CPE[4]
60  // 35 x106y32 CPE[5]
3F  // 36 x106y32 CPE[6]
18 // -- CRC low byte
BA // -- CRC high byte


// Config Latches on x107y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 8357     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
10 // y_sel: 31
2D // -- CRC low byte
0E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 835F
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
3F  //  0 x107y31 CPE[0]  _a569  C_AND/D///    _a579  C_///AND/D
AF  //  1 x107y31 CPE[1]  80'h00_E500_80_0000_0C88_AF3F modified with path inversions
88  //  2 x107y31 CPE[2]  80'h00_EA00_80_0000_0C88_AFCF from netlist
0C  //  3 x107y31 CPE[3]      00_0F00_00_0000_0000_00F0 difference
00  //  4 x107y31 CPE[4]
00  //  5 x107y31 CPE[5]
80  //  6 x107y31 CPE[6]
00  //  7 x107y31 CPE[7]
E5  //  8 x107y31 CPE[8]
00  //  9 x107y31 CPE[9]
00  // 10 x107y32 CPE[0]
00  // 11 x107y32 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x107y32 CPE[2]
00  // 13 x107y32 CPE[3]
00  // 14 x107y32 CPE[4]
60  // 15 x107y32 CPE[5]
3F  // 16 x107y32 CPE[6]
00  // 17 x107y32 CPE[7]
00  // 18 x107y32 CPE[8]
00  // 19 x107y32 CPE[9]
00  // 20 x108y31 CPE[0]
00  // 21 x108y31 CPE[1]
00  // 22 x108y31 CPE[2]
00  // 23 x108y31 CPE[3]
00  // 24 x108y31 CPE[4]
00  // 25 x108y31 CPE[5]
00  // 26 x108y31 CPE[6]
00  // 27 x108y31 CPE[7]
00  // 28 x108y31 CPE[8]
00  // 29 x108y31 CPE[9]
88  // 30 x108y32 CPE[0]  _a758  C_AND////    
88  // 31 x108y32 CPE[1]  80'h00_0018_00_0000_0888_8888 modified with path inversions
88  // 32 x108y32 CPE[2]  80'h00_0018_00_0000_0888_2112 from netlist
08  // 33 x108y32 CPE[3]      00_0000_00_0000_0000_A99A difference
00  // 34 x108y32 CPE[4]
00  // 35 x108y32 CPE[5]
00  // 36 x108y32 CPE[6]
18  // 37 x108y32 CPE[7]
44 // -- CRC low byte
B6 // -- CRC high byte


// Config Latches on x109y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 838B     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
10 // y_sel: 31
F5 // -- CRC low byte
17 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 8393
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
00  //  0 x109y31 CPE[0]
00  //  1 x109y31 CPE[1]
00  //  2 x109y31 CPE[2]
00  //  3 x109y31 CPE[3]
00  //  4 x109y31 CPE[4]
00  //  5 x109y31 CPE[5]
00  //  6 x109y31 CPE[6]
00  //  7 x109y31 CPE[7]
00  //  8 x109y31 CPE[8]
00  //  9 x109y31 CPE[9]
CF  // 10 x109y32 CPE[0]  net1 = net2: _a577  C_AND/D//AND/D
5F  // 11 x109y32 CPE[1]  80'h00_E600_80_0000_0C88_5FCF modified with path inversions
88  // 12 x109y32 CPE[2]  80'h00_EA00_80_0000_0C88_AFCF from netlist
0C  // 13 x109y32 CPE[3]      00_0C00_00_0000_0000_F000 difference
00  // 14 x109y32 CPE[4]
00  // 15 x109y32 CPE[5]
80  // 16 x109y32 CPE[6]
00  // 17 x109y32 CPE[7]
E6  // 18 x109y32 CPE[8]
00  // 19 x109y32 CPE[9]
FF  // 20 x110y31 CPE[0]  _a845  C_////Bridge
FF  // 21 x110y31 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 22 x110y31 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 23 x110y31 CPE[3]
00  // 24 x110y31 CPE[4]
00  // 25 x110y31 CPE[5]
00  // 26 x110y31 CPE[6]
A3  // 27 x110y31 CPE[7]
00  // 28 x110y31 CPE[8]
00  // 29 x110y31 CPE[9]
FF  // 30 x110y32 CPE[0]  _a846  C_////Bridge
FF  // 31 x110y32 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  // 32 x110y32 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  // 33 x110y32 CPE[3]
00  // 34 x110y32 CPE[4]
00  // 35 x110y32 CPE[5]
00  // 36 x110y32 CPE[6]
A2  // 37 x110y32 CPE[7]
75 // -- CRC low byte
78 // -- CRC high byte


// Config Latches on x101y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 83BF     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
11 // y_sel: 33
1C // -- CRC low byte
61 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 83C7
25 // Length: 37
32 // -- CRC low byte
4E // -- CRC high byte
00  //  0 x101y33 CPE[0]
00  //  1 x101y33 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x101y33 CPE[2]
00  //  3 x101y33 CPE[3]
00  //  4 x101y33 CPE[4]
60  //  5 x101y33 CPE[5]
3F  //  6 x101y33 CPE[6]
00  //  7 x101y33 CPE[7]
00  //  8 x101y33 CPE[8]
00  //  9 x101y33 CPE[9]
00  // 10 x101y34 CPE[0]
00  // 11 x101y34 CPE[1]
00  // 12 x101y34 CPE[2]
00  // 13 x101y34 CPE[3]
00  // 14 x101y34 CPE[4]
00  // 15 x101y34 CPE[5]
00  // 16 x101y34 CPE[6]
00  // 17 x101y34 CPE[7]
00  // 18 x101y34 CPE[8]
00  // 19 x101y34 CPE[9]
FA  // 20 x102y33 CPE[0]  _a453  C_///AND/D
FF  // 21 x102y33 CPE[1]  80'h00_FA00_80_0000_0C08_FFFA modified with path inversions
08  // 22 x102y33 CPE[2]  80'h00_FA00_80_0000_0C08_FFFA from netlist
0C  // 23 x102y33 CPE[3]
00  // 24 x102y33 CPE[4]
00  // 25 x102y33 CPE[5]
80  // 26 x102y33 CPE[6]
00  // 27 x102y33 CPE[7]
FA  // 28 x102y33 CPE[8]
00  // 29 x102y33 CPE[9]
00  // 30 x102y34 CPE[0]
00  // 31 x102y34 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x102y34 CPE[2]
00  // 33 x102y34 CPE[3]
00  // 34 x102y34 CPE[4]
60  // 35 x102y34 CPE[5]
3F  // 36 x102y34 CPE[6]
E4 // -- CRC low byte
DE // -- CRC high byte


// Config Change Status   CMD_CHG_STATUS
// ---------------------------------
DB // Command: CMD_CHG_STATUS      addr: 32'h0001 83F2
0C // Length: 12
B8 // -- CRC low byte
7E // -- CRC high byte
13  //  0 cfg_stat_chg
00  //  1 new_cfg_mode
33  //  2 GPIO_bankE[2]enable  GPIO_bankE[1]enable  GPIO_bankS[2]enable  GPIO_bankS[1]enable  
33  //  3 GPIO_bankW[2]enable  GPIO_bankW[1]enable  GPIO_bankN[2]enable  GPIO_bankN[1]enable  
00  //  4 PLL0 ctrl register
00  //  5 PLL0 startup register
00  //  6 PLL1 ctrl register
00  //  7 PLL1 startup register
00  //  8 PLL2 ctrl register
00  //  9 PLL2 startup register
00  // 10 PLL3 ctrl register
00  // 11 PLL3 startup register
78 // -- CRC low byte
EF // -- CRC high byte
00  // NOP     1
00  // NOP     2
00  // NOP     3
00  // NOP     4
33  // execute command
00  // NOP     1
00  // NOP     2
00  // NOP     3
00  // NOP     4

// end of cfg file