/*********************************************************************************
 *   COPYRIGHT (C) 2011 PMC-SIERRA, INC. ALL RIGHTS RESERVED.
 * --------------------------------------------------------------------------
 *  This software embodies materials and concepts which are proprietary and
 *  confidential to PMC-Sierra, Inc.
 *  PMC-Sierra distributes this software to its customers pursuant to the
 *  terms and conditions of the Software License Agreement
 *  contained in the text file software.lic that is distributed along with
 *  the software. This software can only be utilized if all
 *  terms and conditions of the Software License Agreement are
 *  accepted. If there are any questions, concerns, or if the
 *  Software License Agreement text file, software.lic, is missing please
 *  contact PMC-Sierra for assistance.
 * -------------------------------------------------------------------------
 *   DESCRIPTION:
 *     Contains base address definitions for the digi120_sfi51_tx_18x_glue block
 * 
 *   NOTES:
 *     This file is generated by the script codegen.pm, version 1.1
 *     Do not modify this file.
 * 
 *     The input file is ../src/ioxml-filtered/pm20_10_01_map.xml
 *     block_uri "file:../docs/rda"
 *     block_part_number "pm20_10_01_A"
 *     block_mnemonic "DIGI120_SFI51_TX_18X_GLUE"
 * 
 ********************************************************************************/
#ifndef _DIGI120_SFI51_TX_18X_GLUE_MAP_H
#define _DIGI120_SFI51_TX_18X_GLUE_MAP_H


/*
 * ==================================================================================
 * DIGI120_SFI51_TX_18X_GLUE RDA XML Version Info
 * ==================================================================================
 */
#define DIGI120_SFI51_TX_18X_GLUE_MAP_FILE_NAME    "../src/ioxml-filtered/pm20_10_01_map.xml"
#define DIGI120_SFI51_TX_18X_GLUE_MAP_FILE_VERSION "../src/ioxml-filtered/pm20_10_01_map.xml"
/*
 * ==================================================================================
 * DIGI120_SFI51_TX_18X_GLUE Block Base Addresses
 * ==================================================================================
 */
#ifndef DIGI120_SFI51_TX_18X_GLUE_TSB_BASE_ADDR_DEFS_H
#define DIGI120_SFI51_TX_18X_GLUE_TSB_BASE_ADDR_DEFS_H

#define BASE_ADDR_DIGI120_SFI51_TX_18X_GLUE_MTSB                                                              0x00000000
#define BASE_ADDR_DIGI120_SFI51_TX_18X_GLUE_SFI5_1_TX_18X_SERDES_GLUE_SFI51_TX_18X_GLUE                       0x00000000
#define BASE_ADDR_DIGI120_SFI51_TX_18X_GLUE_CNI_UNI_1G_CSU_PM64_82_12_A_BRIDGE_MTSB                           0x00000400
#define BASE_ADDR_DIGI120_SFI51_TX_18X_GLUE_CNI_UNI_1G_CSU_PM64_82_12_A_BRIDGE_CNI_UNI_1G_CSU_INST_ENH_8G_CSU 0x00000400
#define BASE_ADDR_DIGI120_SFI51_TX_18X_GLUE_CNI_UNI_1G_CSU_PM64_82_12_A_BRIDGE_ACB_FT_INST_ACB_FT             0x00000500
#define BASE_ADDR_DIGI120_SFI51_TX_18X_GLUE_SFI5_1_TX_2X_SERDES_SLICE_SFI51_TX_2X_SLICE(A)                    (0x00000800 + (A) * 0x100)
#define MAX_DIGI120_SFI51_TX_18X_GLUE_SFI5_1_TX_2X_SERDES_SLICE_SFI51_TX_2X_SLICE                             8

#endif /* DIGI120_SFI51_TX_18X_GLUE_TSB_BASE_ADDR_DEFS_H */
#endif /* _DIGI120_SFI51_TX_18X_GLUE_MAP_H */
