HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:cyq_SD2
Implementation;Synthesis|| CL118 ||@W:Latch generated from always block for signal Y[6:0]; possible missing assignment in an if or case statement.||cyq_SD2.srr(32);liberoaction://cross_probe/hdl/file/'C:\Users\Monica\Desktop\J3121000001_Comb\J3121000001_Comb\synthesis\cyq_SD2.srr'/linenumber/32||cyq_comb.v(101);liberoaction://cross_probe/hdl/file/'C:\Users\Monica\Desktop\J3121000001_Comb\J3121000001_Comb\hdl\cyq_comb.v'/linenumber/101
Implementation;Synthesis|| MO129 ||@W:Sequential instance cyq_74HC4511_0.Y_0[0] is reduced to a combinational gate by constant propagation.||cyq_SD2.srr(158);liberoaction://cross_probe/hdl/file/'C:\Users\Monica\Desktop\J3121000001_Comb\J3121000001_Comb\synthesis\cyq_SD2.srr'/linenumber/158||cyq_comb.v(101);liberoaction://cross_probe/hdl/file/'c:\users\monica\desktop\j3121000001_comb\j3121000001_comb\hdl\cyq_comb.v'/linenumber/101
Implementation;Synthesis|| MO129 ||@W:Sequential instance cyq_74HC4511_0.Y_0[1] is reduced to a combinational gate by constant propagation.||cyq_SD2.srr(159);liberoaction://cross_probe/hdl/file/'C:\Users\Monica\Desktop\J3121000001_Comb\J3121000001_Comb\synthesis\cyq_SD2.srr'/linenumber/159||cyq_comb.v(101);liberoaction://cross_probe/hdl/file/'c:\users\monica\desktop\j3121000001_comb\j3121000001_comb\hdl\cyq_comb.v'/linenumber/101
Implementation;Synthesis|| MO129 ||@W:Sequential instance cyq_74HC4511_0.Y_0[2] is reduced to a combinational gate by constant propagation.||cyq_SD2.srr(160);liberoaction://cross_probe/hdl/file/'C:\Users\Monica\Desktop\J3121000001_Comb\J3121000001_Comb\synthesis\cyq_SD2.srr'/linenumber/160||cyq_comb.v(101);liberoaction://cross_probe/hdl/file/'c:\users\monica\desktop\j3121000001_comb\j3121000001_comb\hdl\cyq_comb.v'/linenumber/101
Implementation;Synthesis|| MO129 ||@W:Sequential instance cyq_74HC4511_0.Y_0[3] is reduced to a combinational gate by constant propagation.||cyq_SD2.srr(161);liberoaction://cross_probe/hdl/file/'C:\Users\Monica\Desktop\J3121000001_Comb\J3121000001_Comb\synthesis\cyq_SD2.srr'/linenumber/161||cyq_comb.v(101);liberoaction://cross_probe/hdl/file/'c:\users\monica\desktop\j3121000001_comb\j3121000001_comb\hdl\cyq_comb.v'/linenumber/101
Implementation;Synthesis|| MO129 ||@W:Sequential instance cyq_74HC4511_0.Y_0[4] is reduced to a combinational gate by constant propagation.||cyq_SD2.srr(162);liberoaction://cross_probe/hdl/file/'C:\Users\Monica\Desktop\J3121000001_Comb\J3121000001_Comb\synthesis\cyq_SD2.srr'/linenumber/162||cyq_comb.v(101);liberoaction://cross_probe/hdl/file/'c:\users\monica\desktop\j3121000001_comb\j3121000001_comb\hdl\cyq_comb.v'/linenumber/101
Implementation;Synthesis|| MO129 ||@W:Sequential instance cyq_74HC4511_0.Y_0[5] is reduced to a combinational gate by constant propagation.||cyq_SD2.srr(163);liberoaction://cross_probe/hdl/file/'C:\Users\Monica\Desktop\J3121000001_Comb\J3121000001_Comb\synthesis\cyq_SD2.srr'/linenumber/163||cyq_comb.v(101);liberoaction://cross_probe/hdl/file/'c:\users\monica\desktop\j3121000001_comb\j3121000001_comb\hdl\cyq_comb.v'/linenumber/101
Implementation;Synthesis|| MO129 ||@W:Sequential instance cyq_74HC4511_0.Y_0[6] is reduced to a combinational gate by constant propagation.||cyq_SD2.srr(164);liberoaction://cross_probe/hdl/file/'C:\Users\Monica\Desktop\J3121000001_Comb\J3121000001_Comb\synthesis\cyq_SD2.srr'/linenumber/164||cyq_comb.v(101);liberoaction://cross_probe/hdl/file/'c:\users\monica\desktop\j3121000001_comb\j3121000001_comb\hdl\cyq_comb.v'/linenumber/101
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||cyq_SD2.srr(252);liberoaction://cross_probe/hdl/file/'C:\Users\Monica\Desktop\J3121000001_Comb\J3121000001_Comb\synthesis\cyq_SD2.srr'/linenumber/252||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||cyq_SD2.srr(254);liberoaction://cross_probe/hdl/file/'C:\Users\Monica\Desktop\J3121000001_Comb\J3121000001_Comb\synthesis\cyq_SD2.srr'/linenumber/254||null;null
Implementation;Compile;RootName:cyq_SD2
Implementation;Compile||(null)||Please refer to the log file for details||cyq_SD2_compile_log.rpt;liberoaction://open_report/file/cyq_SD2_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:cyq_SD2
Implementation;Generate Bitstream;RootName:cyq_SD2
