Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Mar  2 16:05:44 2023
| Host         : skltmw05-Precision-3660 running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_control_sets -verbose -file Zed_v1_wrapper_control_sets_placed.rpt
| Design       : Zed_v1_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   968 |
|    Minimum number of control sets                        |   968 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  4308 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   968 |
| >= 0 to < 4        |   536 |
| >= 4 to < 6        |    48 |
| >= 6 to < 8        |    28 |
| >= 8 to < 10       |   131 |
| >= 10 to < 12      |    12 |
| >= 12 to < 14      |    21 |
| >= 14 to < 16      |    12 |
| >= 16              |   180 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3462 |          864 |
| No           | No                    | Yes                    |             173 |           54 |
| No           | Yes                   | No                     |             742 |          311 |
| Yes          | No                    | No                     |            3285 |         1176 |
| Yes          | No                    | Yes                    |             157 |           46 |
| Yes          | Yes                   | No                     |            2289 |          772 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |                                                                                                                                                                 Enable Signal                                                                                                                                                                |                                                                                                                                                     Set/Reset Signal                                                                                                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_758                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_sequential_sig_psm_state_reg[0]_CE_cooolgate_en_sig_795                                                                                                                                                                  | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_768                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_785                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_772                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_744                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_743                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_738                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_748                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_749                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_792                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_735                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_945                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_778                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_739                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_782                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]_CE_cooolgate_en_sig_804 |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]_CE_cooolgate_en_sig_892                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1073                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_onehot_sig_csm_state_reg[5]_CE_cooolgate_en_sig_879                                                                                                                                                                      | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup_reg_CE_cooolgate_en_sig_917                                                                                                                                                                                                   | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1107                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1106                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[0]_CE_cooolgate_en_sig_810                                                                        | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                         |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_942                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[1]_CE_cooolgate_en_sig_811                                                                        | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                         |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1040                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1041                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1042                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1092                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1174                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1053                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1058                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_762                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_741                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_onehot_sig_csm_state_reg[2]_CE_cooolgate_en_sig_803                                                                                                                                                                      | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_759                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_757                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]_CE_cooolgate_en_sig_641                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1038                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_742                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_773                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_774                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_761                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_788                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg_CE_cooolgate_en_sig_643                |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]_CE_cooolgate_en_sig_642                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_746                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_789                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i_reg_CE_cooolgate_en_sig_1047                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_790                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_747                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_777                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_775                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_763                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_776                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1090                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_780                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_first_of_2_reg_CE_cooolgate_en_sig_880                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_764                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_793                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_779                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_753                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_754                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_781                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1077                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_954                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1080                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1065                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_CE_cooolgate_en_sig_1048                                                                                                                                                                                     | Zed_v1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_953                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1176                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1110                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1094                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_952                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_951                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1158                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1125                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1078                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_950                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]_CE_cooolgate_en_sig_891                                                                                                                                                |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_918                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1063                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_949                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1062                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_cmd2addr_valid_reg_CE_cooolgate_en_sig_881                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt_reg[2]_CE_cooolgate_en_sig_1044                                                                                                                                                                                                                             | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/m_valid_i_reg_CE_cooolgate_en_sig_899                                                                                                                                    |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]_CE_cooolgate_en_sig_890                                                                                                                                                |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_947                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1060                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_922                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_sequential_sig_psm_state_reg[1]_CE_cooolgate_en_sig_896                                                                                                                                                                  | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1108                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_921                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_cmd_empty_reg_CE_cooolgate_en_sig_894                                                                                                                                                |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_packer_full_reg_CE_cooolgate_en_sig_866                                                                                                                                                                   | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1076                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1052                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1043                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1142                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1109                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1074                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1056                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1140                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1057                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1079                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1095                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1175                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1059                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1191                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1069                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_943                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg_CE_cooolgate_en_sig_645                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1072                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg_CE_cooolgate_en_sig_646                                                | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_946                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_941                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1126                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_955                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1081                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1068                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1143                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1067                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1051                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_956                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.ram_empty_i_reg_CE_cooolgate_en_sig_906                                                                    | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1124                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1050                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1194                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1163                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1121                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1133                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1120                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1162                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1147                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1119                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1118                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1134                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1178                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1146                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1105                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1132                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1117                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1104                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1161                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1193                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1148                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1122                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1135                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1149                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg1_reg_CE_cooolgate_en_sig_1210                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1136                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1164                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1150                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1137                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1165                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1179                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1138                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1195                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1151                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1139                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1113                                                                                                                                                                                                             | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1083                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1096                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1070                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1112                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1071                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1159                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1084                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]_CE_cooolgate_en_sig_1208                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1098                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1085                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1099                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1192                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1086                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1128                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1129                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1180                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1087                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1100                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1088                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1144                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1160                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1177                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1114                                                                                                                                                                                                             | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1101                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1115                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1102                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1130                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1116                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1103                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1145                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1131                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1093                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1203                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_CE_cooolgate_en_sig_1248                                                   | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]_CE_cooolgate_en_sig_1205                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]_CE_cooolgate_en_sig_1206                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/FSM_sequential_sig_cmdcntl_sm_state_reg[1]_CE_cooolgate_en_sig_1249                                                                                                                                                         | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]_CE_cooolgate_en_sig_1207                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[0]_CE_cooolgate_en_sig_1250                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1082                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1097                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1111                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1054                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_750                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1123                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1061                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1064                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/current_state_reg[3]_CE_cooolgate_en_sig_1204                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg_CE_cooolgate_en_sig_731                                                                            | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/toggle_reg_CE_cooolgate_en_sig_630                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1127                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_783                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1055                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_745                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1141                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1091                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer_reg_CE_cooolgate_en_sig_895                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup_reg_CE_cooolgate_en_sig_1209                                                                                                                            | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_CE_cooolgate_en_sig_885                                                                                             | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_919                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1066                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1089                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1039                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1170                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1152                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1166                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1153                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1181                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1154                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1196                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1182                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1167                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1155                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1168                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1156                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1197                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1169                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1198                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1183                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_CE_cooolgate_en_sig_867                                                                                                                                                         | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1171                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1184                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1172                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1185                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1199                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1173                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1186                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1200                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1187                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1188                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1201                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_reg_CE_cooolgate_en_sig_1247                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1189                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1202                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1190                                                                                                                                                                                                                    | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/idle_reg_CE_cooolgate_en_sig_1045                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_error_reg_CE_cooolgate_en_sig_1246                                                                                                                                                                                              | Zed_v1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]_CE_cooolgate_en_sig_1213                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_CE_cooolgate_en_sig_732                                                                                                     | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/cmnds_queued_reg_CE_cooolgate_en_sig_1245                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]_CE_cooolgate_en_sig_1211                                                                                                                                                                                                                                   | Zed_v1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]_CE_cooolgate_en_sig_1212                                                                                                                                                                                                                                              | Zed_v1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[9]_CE_cooolgate_en_sig_1244                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[8]_CE_cooolgate_en_sig_1243                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[7]_CE_cooolgate_en_sig_1242                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_CE_cooolgate_en_sig_1049                                                                                                                                                                   | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                 | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg_CE_cooolgate_en_sig_1046                                                                                                                                                                                                                                                                        | Zed_v1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/ioc_irq_reg_CE_cooolgate_en_sig_905                                                                                                                                                                                                                        | Zed_v1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/halted_reg_CE_cooolgate_en_sig_904                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/err_irq_reg_CE_cooolgate_en_sig_903                                                                                                                                                                                                                        | Zed_v1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dma_interr_reg_CE_cooolgate_en_sig_902                                                                                                                                                                                                                     | Zed_v1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/sts_tready_reg_CE_cooolgate_en_sig_901                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/sts_received_i_reg_CE_cooolgate_en_sig_900                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                               | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_eop_sent_reg0                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_cdc_from_reg_CE_cooolgate_en_sig_875                                                                                                                                                                                                        | Zed_v1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_CE_cooolgate_en_sig_874                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]_CE_cooolgate_en_sig_1222                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]_CE_cooolgate_en_sig_805                         |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]_CE_cooolgate_en_sig_863                                                                                                                                                                                                                                    | Zed_v1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]_CE_cooolgate_en_sig_864                                                                                                                                                                                                                                    | Zed_v1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.read_in_progress_reg_CE_cooolgate_en_sig_873                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg_CE_cooolgate_en_sig_644                                        |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_737                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.GEN_INTERRUPT.gpio_data_in_xor_reg_reg[0]_CE_cooolgate_en_sig_631                                                                                                                                                                                                                                | Zed_v1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[0]_CE_cooolgate_en_sig_1252                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[21]_CE_cooolgate_en_sig_1224                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]_CE_cooolgate_en_sig_1223                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_766                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]_CE_cooolgate_en_sig_1221                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[17]_CE_cooolgate_en_sig_1220                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_CE_cooolgate_en_sig_1251                                                                                                                                                                                                         | Zed_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[16]_CE_cooolgate_en_sig_1219                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[15]_CE_cooolgate_en_sig_1218                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[14]_CE_cooolgate_en_sig_1217                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]_CE_cooolgate_en_sig_1216                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[12]_CE_cooolgate_en_sig_1215                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_765                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]_CE_cooolgate_en_sig_1214                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                                                                       |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.GEN_INTERRUPT.GPIO_intr_reg_CE_cooolgate_en_sig_636                                                                                                                                                                                                                                              | Zed_v1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_CmdAccept_reg_CE_cooolgate_en_sig_652                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                                                                            |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_gpio_0/U0/INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_d1_reg_CE_cooolgate_en_sig_637                                                                                                                                                                                                                                              | Zed_v1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg_reg[0]_CE_cooolgate_en_sig_632                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt_reg[0]_CE_cooolgate_en_sig_860                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                                                                       |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                                                                            |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[3]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[7]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_CE_cooolgate_en_sig_887                                                                                                                                                                                   | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg_CE_cooolgate_en_sig_898                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]_CE_cooolgate_en_sig_889                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                                                                                                           | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/FSM_sequential_smpl_cs_reg[1]_CE_cooolgate_en_sig_872                                                                                                                                                           | Zed_v1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]_CE_cooolgate_en_sig_888                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_TX_Bit_Count_reg[3]_CE_cooolgate_en_sig_871                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[2]_CE_cooolgate_en_sig_870                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/sel_first_reg_CE_cooolgate_en_sig_897                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg_CE_cooolgate_en_sig_869                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg_CE_cooolgate_en_sig_868                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1157                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_reg_CE_cooolgate_en_sig_802                                                                                                                                                                                                                     | Zed_v1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.ip_addr_cap0                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_gpio_0/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[0].GEN_POS_EDGE_DETECT.irpt_dly2_reg_CE_cooolgate_en_sig_658                                                                                                                                                                                                         | Zed_v1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[4]_CE_cooolgate_en_sig_814                                                                        | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                         |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt_reg[2]_CE_cooolgate_en_sig_799                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_CE_cooolgate_en_sig_734                                                                                                                                                                    | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_gpio_0/U0/INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_reg_CE_cooolgate_en_sig_659                                                                                                                                                                                                                                                 | Zed_v1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_Send_reg_CE_cooolgate_en_sig_655                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_SPI_CS_reg_CE_cooolgate_en_sig_638                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_reg_CE_cooolgate_en_sig_861             |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_770                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_769                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]_inv_CE_cooolgate_en_sig_654                                                                                                                                                                                                                             | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_791                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/toggle_rd_reg_CE_cooolgate_en_sig_629                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]_CE_cooolgate_en_sig_635                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_752                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]_CE_cooolgate_en_sig_651                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg_CE_cooolgate_en_sig_634                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg_CE_cooolgate_en_sig_650                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]_CE_cooolgate_en_sig_639                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg_CE_cooolgate_en_sig_633                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_736                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/current_state_reg[0]_CE_cooolgate_en_sig_794                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg_CE_cooolgate_en_sig_649                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_787                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_CE_cooolgate_en_sig_733                                                                              | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg_CE_cooolgate_en_sig_648                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_940                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg_CE_cooolgate_en_sig_647                                                                                                                                                                                                              | Zed_v1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_767                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[2]_CE_cooolgate_en_sig_812                                                                        | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                         |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_920                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg_CE_cooolgate_en_sig_886                                                                                                                                   | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                         |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]_CE_cooolgate_en_sig_884                                                                                                                                   | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1075                                                                                                                                                                                                                   | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_944                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]_CE_cooolgate_en_sig_893                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[0]_CE_cooolgate_en_sig_883                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[5]_CE_cooolgate_en_sig_815                                                                        | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                         |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[3]_CE_cooolgate_en_sig_813                                                                        | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                         |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_cmd2data_valid_reg_CE_cooolgate_en_sig_882                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.wvalid_cdc_from_reg_CE_cooolgate_en_sig_878                                                                                                                                                                                                         | Zed_v1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]_CE_cooolgate_en_sig_640                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_756                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_786                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_771                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_740                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg_CE_cooolgate_en_sig_657                                                                                                                                                                            | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/SR[0]                                                                                                                                         |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_948                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_760                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_755                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_784                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                                                                          | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                                                                          | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg_CE_cooolgate_en_sig_807                                                                                                                                                                                                                                         | Zed_v1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_CE_cooolgate_en_sig_865                                                                                                                                                                  | Zed_v1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_TX_reg_CE_cooolgate_en_sig_797                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt_reg[1]_CE_cooolgate_en_sig_798                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg_CE_cooolgate_en_sig_808                                                                                                                                                                                                                                         | Zed_v1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_gpio_0/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_CE_cooolgate_en_sig_809                                                                                                                                                                                         | Zed_v1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_cdc_from_reg_CE_cooolgate_en_sig_877                                                                                                                                                                                                            | Zed_v1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.ip_addr_cap0                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt_reg[6]_CE_cooolgate_en_sig_800                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                                                                          | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                                                                      |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                                                                           | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_reg_CE_cooolgate_en_sig_806                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.ip_addr_cap0                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_751                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt_reg[7]_CE_cooolgate_en_sig_801                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_reg_CE_cooolgate_en_sig_862                                     |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.ip_addr_cap_reg_CE_cooolgate_en_sig_876                                                                                                                                                                                                             | Zed_v1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.ip_addr_cap0                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]_CE_cooolgate_en_sig_796                                                                                                                                                                                                                                    | Zed_v1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_CE_cooolgate_en_sig_613                                                                                                                                                                | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                     |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]_CE_cooolgate_en_sig_617                                                                                                                                                                                         | Zed_v1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4_CE_cooolgate_en_sig_435                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg2_reg_CE_cooolgate_en_sig_618                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_2_n_0                                                                                                                                                                                                                                      | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_1_n_0                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_rs/inst/b.b_pipe/m_payload_i_reg[0]_CE_cooolgate_en_sig_606                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i_reg[0]_CE_cooolgate_en_sig_605                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]_CE_cooolgate_en_sig_616                                                                              | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt_reg[1]_CE_cooolgate_en_sig_628                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_CE_cooolgate_en_sig_612                                                                                                                                                                                       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg_CE_cooolgate_en_sig_604                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]_CE_cooolgate_en_sig_619                                                         | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                     |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]_CE_cooolgate_en_sig_620                                                       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                2 |              2 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_627                                                                                                                                                                                                               | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]_CE_cooolgate_en_sig_610                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_626                                                                                                                                                                                                               | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_625                                                                                                                                                                                                               | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i_reg[0]_CE_cooolgate_en_sig_621                                                             |                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_624                                                                                                                                                                                                               | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                            |                2 |              2 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_first_dbeat_reg_CE_cooolgate_en_sig_622                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg_CE_cooolgate_en_sig_603                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/inverted_reset__0                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg_CE_cooolgate_en_sig_615                                                                                                                                                                                                                                                | Zed_v1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_CE_cooolgate_en_sig_614                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/axi_araddr_reg[2]_CE_cooolgate_en_sig_607                                                                                                                                                                                                                           | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/axi_awaddr_reg[2]_CE_cooolgate_en_sig_608                                                                                                                                                                                                                           | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]_CE_cooolgate_en_sig_623                                                                                                                                                                                 | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]_CE_cooolgate_en_sig_609                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_TX_Bit_Count_reg[0]_CE_cooolgate_en_sig_611                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt_reg[3]_CE_cooolgate_en_sig_601                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]_CE_cooolgate_en_sig_585                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                     |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_last_reg_out_reg_CE_cooolgate_en_sig_602                                                                                                                            | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]_CE_cooolgate_en_sig_587                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                                                                     |                1 |              3 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]_CE_cooolgate_en_sig_598                                                                                                                                                                                                                       | Zed_v1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                  |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                  |                2 |              3 |         1.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/axi_araddr_reg[2]_CE_cooolgate_en_sig_594                                                                                                                                                                                                                     | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_CE_cooolgate_en_sig_596                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[3]_CE_cooolgate_en_sig_593                                                                                                                                                                                                                  | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_1_n_0                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]_CE_cooolgate_en_sig_600                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/axi_awaddr_reg[2]_CE_cooolgate_en_sig_595                                                                                                                                                                                                                     | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]_CE_cooolgate_en_sig_599                                                                                                                                                                                                                                       | Zed_v1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                     |                2 |              3 |         1.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                          |                1 |              3 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_3[0]                                                                                                                                                | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_clr_dbc_reg_reg[1]                                                                                                                                                                     |                1 |              3 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                    |                3 |              3 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                  |                1 |              3 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                  |                1 |              3 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                               |                1 |              3 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                          |                3 |              3 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]_CE_cooolgate_en_sig_589                                                                      | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                1 |              3 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]_CE_cooolgate_en_sig_597                                                         | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_eop_sent_reg0                                                                                                                                                                        |                1 |              3 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[1]_CE_cooolgate_en_sig_591                                                                      | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                1 |              3 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                          |                3 |              3 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                  |                2 |              3 |         1.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]_CE_cooolgate_en_sig_574                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                                                        | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                                                               | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/READ_ADDR_EN_O                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                4 |              4 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                           | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                         |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_RX_Bit_Count[3]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                                                                        | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                                                                      |                2 |              4 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_2                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[0]_CE_cooolgate_en_sig_569                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/E[0]                                                                                                                                                                                                                                                     | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[0]_CE_cooolgate_en_sig_578                                                                                                                                                                                              | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                2 |              4 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[0]_CE_cooolgate_en_sig_570                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]_CE_cooolgate_en_sig_572                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]_CE_cooolgate_en_sig_583                                                                                                                                                |                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                               | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/FLAG0_O_reg_CE_cooolgate_en_sig_581                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                4 |              4 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/rst_ps7_0_150M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_wdc_statcnt_reg[0]_CE_cooolgate_en_sig_576                                                                                                                                                                                                   | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]_CE_cooolgate_en_sig_582                                                                                                                                                |                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[0]_CE_cooolgate_en_sig_567                     | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              5 |         2.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]_CE_cooolgate_en_sig_564                                                                                                                                       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                         |                1 |              5 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                    |                                                                                                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_CE_cooolgate_en_sig_566                                                                        | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                2 |              5 |         2.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                |                1 |              5 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                       |                4 |              5 |         1.25 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[0]_CE_cooolgate_en_sig_568                                             | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                          |                2 |              5 |         2.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                               | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                                | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                4 |              5 |         1.25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                     |                1 |              5 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                2 |              5 |         2.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                3 |              6 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/rst_ps7_0_150M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                    | Zed_v1_i/rst_ps7_0_150M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                                                                                        | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg_0                                                                                                                                                                             |                3 |              6 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                                                                                          | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg_0                                                                                                                                                                                                                    |                4 |              6 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_rd_addr_reg[1]_CE_cooolgate_en_sig_561                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[1]_CE_cooolgate_en_sig_562                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                    | Zed_v1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_init_reg_reg                                                                                                                                                                         |                3 |              6 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                                                                                    | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_push_err2wsc_reg[0]                                                                                                                                                                    |                2 |              7 |         3.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[1]_CE_cooolgate_en_sig_558                                                                        | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                     |                1 |              7 |         7.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[0]_CE_cooolgate_en_sig_559                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_2_n_0                                                                                                                                                                                                                                    | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_1_n_0                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_StatusReg[7]_i_1_n_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                          |                5 |              7 |         1.40 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                                                                                                        | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                         |                6 |              7 |         1.17 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                                                                                  | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                               |                2 |              7 |         3.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready_0                                                                                                                                                                                          | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                               |                2 |              7 |         3.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]_CE_cooolgate_en_sig_556                                                                        | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                     |                2 |              7 |         3.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[11][0]_CE_cooolgate_en_sig_514                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/slv_reg3_reg[10]_CE_cooolgate_en_sig_478                                                                                                                                                                                                                            | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg0_reg[24]_CE_cooolgate_en_sig_485                                                                                                                                                                                                                      | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/slv_reg0_reg[24]_CE_cooolgate_en_sig_465                                                                                                                                                                                                                            | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg7_reg[16]_CE_cooolgate_en_sig_459                                                                                                                                                                                                                      | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/slv_reg3_reg[16]_CE_cooolgate_en_sig_479                                                                                                                                                                                                                            | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[14][0]_CE_cooolgate_en_sig_517                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/slv_reg2_reg[10]_CE_cooolgate_en_sig_473                                                                                                                                                                                                                            | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/slv_reg2_reg[0]_CE_cooolgate_en_sig_472                                                                                                                                                                                                                             | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg7_reg[10]_CE_cooolgate_en_sig_458                                                                                                                                                                                                                      | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[6][0]_CE_cooolgate_en_sig_522                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/slv_reg2_reg[16]_CE_cooolgate_en_sig_474                                                                                                                                                                                                                            | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg7_reg[0]_CE_cooolgate_en_sig_457                                                                                                                                                                                                                       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[19][0]_CE_cooolgate_en_sig_529                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                         | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                               |                4 |              8 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[31][0]_CE_cooolgate_en_sig_502                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[37][0]_CE_cooolgate_en_sig_508                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O[15]_i_1_n_0                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[38][0]_CE_cooolgate_en_sig_509                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/slv_reg1_reg[0]_CE_cooolgate_en_sig_467                                                                                                                                                                                                                             | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg3_reg[10]_CE_cooolgate_en_sig_443                                                                                                                                                                                                                      | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg1_reg[0]_CE_cooolgate_en_sig_437                                                                                                                                                                                                                       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[12][0]_CE_cooolgate_en_sig_515                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[33][0]_CE_cooolgate_en_sig_504                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[20][0]_CE_cooolgate_en_sig_530                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg7_reg[24]_CE_cooolgate_en_sig_460                                                                                                                                                                                                                      | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/slv_reg3_reg[24]_CE_cooolgate_en_sig_480                                                                                                                                                                                                                            | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg0_reg[10]_CE_cooolgate_en_sig_483                                                                                                                                                                                                                      | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[24]_CE_cooolgate_en_sig_545                                                                       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                         |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[8][0]_CE_cooolgate_en_sig_524                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg1_reg[10]_CE_cooolgate_en_sig_438                                                                                                                                                                                                                      | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg0_reg[16]_CE_cooolgate_en_sig_484                                                                                                                                                                                                                      | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg1_reg[24]_CE_cooolgate_en_sig_440                                                                                                                                                                                                                      | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg1_reg[16]_CE_cooolgate_en_sig_439                                                                                                                                                                                                                      | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[36][0]_CE_cooolgate_en_sig_507                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[32][0]_CE_cooolgate_en_sig_503                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[39][0]_CE_cooolgate_en_sig_510                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg6_reg[24]_CE_cooolgate_en_sig_455                                                                                                                                                                                                                      | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[30][0]_CE_cooolgate_en_sig_501                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/slv_reg0_reg[10]_CE_cooolgate_en_sig_463                                                                                                                                                                                                                            | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/slv_reg0_reg[0]_CE_cooolgate_en_sig_462                                                                                                                                                                                                                             | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[0][0]_CE_cooolgate_en_sig_526                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_Next[7]_i_2_n_0                                                                                                                                                                                                                                         | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_Next[7]_i_1_n_0                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[1][0]_CE_cooolgate_en_sig_519                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[4][0]_CE_cooolgate_en_sig_535                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[13][0]_CE_cooolgate_en_sig_516                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/slv_reg0_reg[16]_CE_cooolgate_en_sig_464                                                                                                                                                                                                                            | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg3_reg[0]_CE_cooolgate_en_sig_442                                                                                                                                                                                                                       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[35][0]_CE_cooolgate_en_sig_506                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[23][0]_CE_cooolgate_en_sig_533                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[3][0]_CE_cooolgate_en_sig_520                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg5_reg[24]_CE_cooolgate_en_sig_450                                                                                                                                                                                                                      | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[27][0]_CE_cooolgate_en_sig_498                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg5_reg[10]_CE_cooolgate_en_sig_448                                                                                                                                                                                                                      | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[17][0]_CE_cooolgate_en_sig_527                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[26][0]_CE_cooolgate_en_sig_497                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg5_reg[16]_CE_cooolgate_en_sig_449                                                                                                                                                                                                                      | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[18][0]_CE_cooolgate_en_sig_528                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[29][0]_CE_cooolgate_en_sig_500                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg6_reg[16]_CE_cooolgate_en_sig_454                                                                                                                                                                                                                      | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                        | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                          |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/slv_reg3_reg[0]_CE_cooolgate_en_sig_477                                                                                                                                                                                                                             | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg6_reg[10]_CE_cooolgate_en_sig_453                                                                                                                                                                                                                      | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/slv_reg1_reg[10]_CE_cooolgate_en_sig_468                                                                                                                                                                                                                            | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[15][0]_CE_cooolgate_en_sig_518                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[5][0]_CE_cooolgate_en_sig_521                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[9][0]_CE_cooolgate_en_sig_525                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[34][0]_CE_cooolgate_en_sig_505                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/slv_reg1_reg[24]_CE_cooolgate_en_sig_470                                                                                                                                                                                                                            | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[40][0]_CE_cooolgate_en_sig_511                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[24][0]_CE_cooolgate_en_sig_495                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                8 |              8 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[21][0]_CE_cooolgate_en_sig_531                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[16][0]_CE_cooolgate_en_sig_494                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[10][0]_CE_cooolgate_en_sig_513                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/slv_reg2_reg[24]_CE_cooolgate_en_sig_475                                                                                                                                                                                                                            | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[22][0]_CE_cooolgate_en_sig_532                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg6_reg[0]_CE_cooolgate_en_sig_452                                                                                                                                                                                                                       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg3_reg[24]_CE_cooolgate_en_sig_445                                                                                                                                                                                                                      | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[0]_CE_cooolgate_en_sig_512                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[28][0]_CE_cooolgate_en_sig_499                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg3_reg[16]_CE_cooolgate_en_sig_444                                                                                                                                                                                                                      | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[25][0]_CE_cooolgate_en_sig_496                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[2][0]_CE_cooolgate_en_sig_534                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                                                                                          | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/dout_reg1_reg_0                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                                                                                          | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                                                                                                                 | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GEN_INDET_BTT.lsig_end_of_cmd_reg_reg[0]                                                                                                                                                   |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_eop_sent_reg0                                                                                                                                                                        |                4 |              8 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_3[0]                                                                                                                                                | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_clr_dbc_reg_reg[0]                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg5_reg[0]_CE_cooolgate_en_sig_447                                                                                                                                                                                                                       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0][0]                                                                                                                       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr[7]_i_1_n_0                                                                                                                                                                            |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[7][0]_CE_cooolgate_en_sig_523                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/slv_reg1_reg[16]_CE_cooolgate_en_sig_469                                                                                                                                                                                                                            | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[0]_CE_cooolgate_en_sig_539                                                                        | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                         |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                           | Zed_v1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_TX22_out                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                         | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                                          | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                     |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[48]_CE_cooolgate_en_sig_551                                                                       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                         |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg2[31]_i_2_n_0                                                                                                                                                                                                                                          | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                 |                                                                                                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[32]_CE_cooolgate_en_sig_547                                                                       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                         |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[40]_CE_cooolgate_en_sig_549                                                                       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                         |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[10]_CE_cooolgate_en_sig_541                                                                       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                         |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                                                          | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_CE_cooolgate_en_sig_553                                                                       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                         |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                                                                      | Zed_v1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/SS[0]                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_CE_cooolgate_en_sig_554                                                                                                                            | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                         |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_reg[0]_CE_cooolgate_en_sig_537                                                                                                                                                                                                       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                4 |              8 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                                                          | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/E[0]                                                                                                                                                                                                                                                      | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                                          | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                                                          | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[16]_CE_cooolgate_en_sig_543                                                                       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                         |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                                                                                                                                                               | Zed_v1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_TX_Byte_Cnt                                                                                                                                                                                                                                             | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_TX_Byte_Cnt[7]_i_1_n_0                                                                                                                                                                                                              |                4 |              9 |         2.25 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                                                                                                                 | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GEN_INDET_BTT.lsig_end_of_cmd_reg_reg[1]                                                                                                                                                   |                3 |              9 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                                                                     |                2 |              9 |         4.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                         |                4 |              9 |         2.25 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]_CE_cooolgate_en_sig_489                                                                                                                                                                                                        | Zed_v1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_CE_cooolgate_en_sig_493                                                                                                                                                                                                          | Zed_v1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[0]_CE_cooolgate_en_sig_491                                                                                                                                                                                                        | Zed_v1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                            | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                   |                3 |             10 |         3.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                                                                                                            | Zed_v1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                              | Zed_v1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                                                                              |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                     |                3 |             10 |         3.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                                                                              |                3 |             10 |         3.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                 | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                        |                2 |             10 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                        | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                        |                3 |             10 |         3.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                   | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                   |                2 |             10 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                       | Zed_v1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                                                                              |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                            |                3 |             11 |         3.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                                                            |                5 |             11 |         2.20 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                   |                3 |             12 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                         | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                        |                3 |             12 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]_CE_cooolgate_en_sig_487                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]_CE_cooolgate_en_sig_486                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_count[0]_i_2_n_0                                                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_count[0]_i_1_n_0                                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                 | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                3 |             12 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                7 |             12 |         1.71 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                                                                     |                2 |             12 |         6.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                                                                      | Zed_v1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                        |                2 |             13 |         6.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                4 |             13 |         3.25 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg[12]_0                                                                                                                                                                                                                                       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/write_pointer[0]_i_1_n_0                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                 |                                                                                                                                                                                                                                                                                                                          |                3 |             13 |         4.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                3 |             13 |         4.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                                                                            | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                                                                  |                3 |             13 |         4.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                3 |             14 |         4.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                              |                4 |             14 |         3.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                          |                7 |             14 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                          |                8 |             14 |         1.75 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                          |                3 |             14 |         4.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                                                        |                4 |             14 |         3.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/tx_done                                                                                                                                                                                                                                                      | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                3 |             14 |         4.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                              | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                4 |             15 |         3.75 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][0]_CE_cooolgate_en_sig_481                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                          |                4 |             15 |         3.75 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg_1[0]                                                                                                                                                | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/SR[0]                                                                                                                                                                                      |                6 |             15 |         2.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                         | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                     |                5 |             15 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                   | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                     |                5 |             15 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                7 |             16 |         2.29 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                6 |             16 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                                                                                                                   | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0][0]                                                                                                                                             | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                6 |             16 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                6 |             16 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                7 |             16 |         2.29 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                6 |             16 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                9 |             16 |         1.78 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                                                           | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg_0                                                                                                                                                                             |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                                                                     |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                                                           | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg_0                                                                                                                                                                             |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                7 |             16 |         2.29 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                                                                     |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                                                                                                   | Zed_v1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                                                                     |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/axi_dma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                                                                |                2 |             16 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                6 |             17 |         2.83 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                5 |             17 |         3.40 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                6 |             17 |         2.83 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                6 |             17 |         2.83 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                  |                5 |             17 |         3.40 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[16]_i_1_n_0                                                                                                                                                                                                     | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg_0                                                                                                                                                                             |                5 |             17 |         3.40 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                3 |             17 |         5.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                  |                5 |             17 |         3.40 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                                                                                                 | Zed_v1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                        |                3 |             17 |         5.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                  |                4 |             18 |         4.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                                                                     |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                                                                     |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                  |                3 |             18 |         6.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                       |                                                                                                                                                                                                                                                                                                                          |                3 |             18 |         6.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                          |                6 |             19 |         3.17 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                                          |                5 |             19 |         3.80 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Done_i_1_n_0                                                                                                                                                                                                                       |                5 |             20 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                5 |             20 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                             | Zed_v1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                            |                4 |             21 |         5.25 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                4 |             21 |         5.25 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                                                | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                         |                6 |             21 |         3.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                8 |             22 |         2.75 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                                                     | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                                     |                6 |             23 |         3.83 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                                                          |                3 |             24 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                                                          |                3 |             24 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                                                                                                       |                                                                                                                                                                                                                                                                                                                          |                3 |             24 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                8 |             25 |         3.12 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                6 |             25 |         4.17 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |               10 |             25 |         2.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                5 |             25 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                          |                5 |             25 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                8 |             25 |         3.12 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                8 |             25 |         3.12 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                8 |             25 |         3.12 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                7 |             25 |         3.57 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |               13 |             25 |         1.92 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                9 |             25 |         2.78 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                8 |             25 |         3.12 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                6 |             25 |         4.17 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                7 |             25 |         3.57 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                7 |             25 |         3.57 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                9 |             25 |         2.78 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                7 |             25 |         3.57 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                  |               10 |             26 |         2.60 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                                    | Zed_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                     |                9 |             26 |         2.89 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                                                                                                    | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/SR[0]                                                                                                                                         |                5 |             27 |         5.40 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                  |                5 |             28 |         5.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                  |                4 |             28 |         7.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg_0                                                                                                                                                                             |                9 |             30 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                                                   |                7 |             31 |         4.43 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                                                                              |               10 |             32 |         3.20 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                                                               | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |               19 |             32 |         1.68 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                                                                     | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |               13 |             32 |         2.46 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d12                                                                                                                                                                                                                                          | Zed_v1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                                                              | Zed_v1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                                                                | Zed_v1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                9 |             33 |         3.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                9 |             33 |         3.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                9 |             33 |         3.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                6 |             33 |         5.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                7 |             33 |         4.71 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                        |               10 |             33 |         3.30 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |               10 |             33 |         3.30 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                                                               | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                               |                9 |             33 |         3.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                      |               10 |             34 |         3.40 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                                                     | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                                                                 |               10 |             34 |         3.40 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shift_en_o                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                          |                9 |             34 |         3.78 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_o                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                          |               10 |             34 |         3.40 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shift_en_o                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                          |                8 |             34 |         4.25 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shift_en_o                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                          |               11 |             34 |         3.09 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                          |               10 |             34 |         3.40 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                9 |             35 |         3.89 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                6 |             36 |         6.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                          |                7 |             36 |         5.14 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_rs/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                          |                8 |             37 |         4.62 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_rs/inst/w.w_pipe/p_1_in                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                8 |             37 |         4.62 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                                                                                     | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                                                          |               11 |             39 |         3.55 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                          |               14 |             40 |         2.86 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                                                         | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg_2[0]                                                                                                                                                                          |               12 |             40 |         3.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_rs/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                          |               11 |             40 |         3.64 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                9 |             41 |         4.56 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shift_en_o                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                          |                9 |             41 |         4.56 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |               10 |             41 |         4.10 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                9 |             41 |         4.56 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |               10 |             41 |         4.10 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                9 |             41 |         4.56 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |               10 |             41 |         4.10 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |               10 |             41 |         4.10 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |               12 |             41 |         3.42 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                7 |             41 |         5.86 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                9 |             41 |         4.56 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                      | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |               16 |             41 |         2.56 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                9 |             41 |         4.56 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                7 |             41 |         5.86 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                                          | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |               15 |             41 |         2.73 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |               10 |             41 |         4.10 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |               11 |             41 |         3.73 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                9 |             41 |         4.56 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |               11 |             41 |         3.73 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                9 |             41 |         4.56 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                8 |             41 |         5.12 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                9 |             41 |         4.56 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |               10 |             41 |         4.10 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                8 |             41 |         5.12 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                9 |             41 |         4.56 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                8 |             41 |         5.12 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |               10 |             41 |         4.10 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |               10 |             41 |         4.10 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                9 |             41 |         4.56 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |               12 |             41 |         3.42 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                9 |             41 |         4.56 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                9 |             41 |         4.56 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |               11 |             41 |         3.73 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                9 |             41 |         4.56 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |               12 |             41 |         3.42 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                          |                6 |             43 |         7.17 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |               10 |             44 |         4.40 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                                                | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_next_addr_reg0                                                                                                                                                                         |                8 |             46 |         5.75 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                          |                9 |             47 |         5.22 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                8 |             47 |         5.88 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                9 |             48 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                9 |             48 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |               11 |             48 |         4.36 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                          |                9 |             48 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                                              | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                                      |                9 |             48 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                                                                                                       | Zed_v1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                        |                9 |             50 |         5.56 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                          |               16 |             57 |         3.56 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |               21 |             59 |         2.81 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |               21 |             61 |         2.90 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                                                              | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                               |               15 |             62 |         4.13 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2_i_1_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |               16 |             64 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |               16 |             64 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                              |               33 |             66 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |               13 |             73 |         5.62 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                                                                                               |                                                                                                                                                                                                                                                                                                                          |               13 |             73 |         5.62 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                              |               31 |             78 |         2.52 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                          |               13 |            100 |         7.69 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                          |               28 |            103 |         3.68 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       |                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |              104 |            455 |         4.38 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |              745 |           3004 |         4.03 |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


