# Verilog project
A simple non restoring divider with 21 bits dividend and 7 bits divider coded on Vivado based on Verilog.
