
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000619                       # Number of seconds simulated
sim_ticks                                   619205000                       # Number of ticks simulated
final_tick                                  619205000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 151062                       # Simulator instruction rate (inst/s)
host_op_rate                                   295185                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               45854864                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449760                       # Number of bytes of host memory used
host_seconds                                    13.50                       # Real time elapsed on the host
sim_insts                                     2039872                       # Number of instructions simulated
sim_ops                                       3986056                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    619205000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          94592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         206016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             300608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        94592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         94592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        23424                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           23424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1478                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3219                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4697                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          366                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                366                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         152763624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         332710492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             485474116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    152763624                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        152763624                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       37829152                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             37829152                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       37829152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        152763624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        332710492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            523303268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1320.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1436.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3205.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000418788750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           80                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           80                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10379                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1225                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4698                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1331                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4698                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1331                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 297024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   83136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  300672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                85184                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     57                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    11                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                86                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                39                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                57                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     619203000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4698                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1331                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2858                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1118                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    337.974955                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   204.074538                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   336.896435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          346     30.95%     30.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          289     25.85%     56.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          127     11.36%     68.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           71      6.35%     74.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           35      3.13%     77.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           45      4.03%     81.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           40      3.58%     85.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           20      1.79%     87.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          145     12.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1118                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           80                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      57.962500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.040850                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    102.906550                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             53     66.25%     66.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            12     15.00%     81.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             7      8.75%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      1.25%     91.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      2.50%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      1.25%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      1.25%     96.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      1.25%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      1.25%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      1.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            80                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           80                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.237500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.225085                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.660720                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               70     87.50%     87.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      2.50%     90.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                7      8.75%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            80                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        91904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       205120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        83136                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 148422574.107121229172                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 331263474.939640343189                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 134262481.730606198311                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1479                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3219                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1331                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     57505000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    110027500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  13145572500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38881.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34180.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9876463.19                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     80513750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               167532500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   23205000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17348.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36098.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       479.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       134.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    485.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    137.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.66                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3817                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     991                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.08                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     102704.10                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5504940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2903175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                20384700                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                4583160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         27044160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             40287030                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1250400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        96129930                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        18589920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         67724040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              284401455                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            459.300967                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            527382750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1909000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      11440000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    268377500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     48412750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      78264750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    210801000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2577540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1339635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                12744900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2197620                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         27044160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             40602240                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2116800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        87513810                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        24555840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         68374980                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              269067525                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            434.537068                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            524655500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4078500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      11440000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    268789000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     63944750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      79031000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    191921750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    619205000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  183610                       # Number of BP lookups
system.cpu.branchPred.condPredicted            183610                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              9926                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                92970                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   23935                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                357                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           92970                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              82755                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            10215                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1715                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    619205000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      821458                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      134959                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           616                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           123                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    619205000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    619205000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      233007                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           275                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       619205000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1238411                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             275870                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2292321                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      183610                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             106690                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        873162                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   20092                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  551                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1078                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           72                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          146                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    232841                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3034                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1160925                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.864707                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.690825                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   487522     41.99%     41.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    12558      1.08%     43.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    54574      4.70%     47.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    31626      2.72%     50.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    46515      4.01%     54.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    31188      2.69%     57.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    11209      0.97%     58.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    25067      2.16%     60.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   460666     39.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1160925                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.148263                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.851018                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   275052                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                227963                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    633725                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 14139                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  10046                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4403836                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  10046                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   283229                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  129175                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5014                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    638093                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 95368                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4370506                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2898                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  10981                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   7258                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  72703                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4958719                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               9638558                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4154736                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3380793                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4494668                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   464051                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                157                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            112                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     62805                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               837297                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              139372                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             36520                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            10976                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4289696                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 247                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4183636                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             14532                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          303886                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       504751                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            183                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1160925                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.603709                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.807939                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              277431     23.90%     23.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               70116      6.04%     29.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              125155     10.78%     40.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               89095      7.67%     48.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              129953     11.19%     59.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              119050     10.25%     69.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               97952      8.44%     78.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              124233     10.70%     88.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              127940     11.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1160925                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   13605      6.80%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 17318      8.66%     15.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     15.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     13      0.01%     15.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     12      0.01%     15.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  2578      1.29%     16.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     16.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     16.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    6      0.00%     16.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     16.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     16.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             79770     39.90%     56.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     56.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     56.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     56.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     56.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     56.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            49847     24.93%     81.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     81.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     81.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     81.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     81.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     81.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     81.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     81.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     81.60% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1023      0.51%     82.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   668      0.33%     82.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             35065     17.54%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               42      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              7264      0.17%      0.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1666956     39.84%     40.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                10076      0.24%     40.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1864      0.04%     40.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              551480     13.18%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  682      0.02%     53.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     53.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                21544      0.51%     54.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     54.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1673      0.04%     54.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              380926      9.11%     63.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                716      0.02%     63.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          317500      7.59%     70.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            7535      0.18%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         260000      6.21%     77.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               251368      6.01%     83.17% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              100241      2.40%     85.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          568106     13.58%     99.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          35641      0.85%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4183636                       # Type of FU issued
system.cpu.iq.rate                           3.378229                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      199947                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.047793                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4520593                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2013133                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1647362                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5222083                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2580752                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2487048                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1678032                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2698287                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           108633                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        67985                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         8102                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2508                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           555                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  10046                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   85695                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3422                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4289943                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               303                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                837297                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               139372                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                151                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    595                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2464                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             62                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           4909                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6727                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                11636                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4158014                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                806369                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             25622                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       941319                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   146890                       # Number of branches executed
system.cpu.iew.exec_stores                     134950                       # Number of stores executed
system.cpu.iew.exec_rate                     3.357540                       # Inst execution rate
system.cpu.iew.wb_sent                        4138125                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4134410                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2557999                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4030171                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.338480                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.634712                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          303911                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10004                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1115883                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.572109                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.155337                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       310373     27.81%     27.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       132822     11.90%     39.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        67467      6.05%     45.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        68078      6.10%     51.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        93878      8.41%     60.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        74014      6.63%     66.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        65762      5.89%     72.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        54000      4.84%     77.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       249489     22.36%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1115883                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2039872                       # Number of instructions committed
system.cpu.commit.committedOps                3986056                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         900582                       # Number of memory references committed
system.cpu.commit.loads                        769312                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     136379                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2482866                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2078346                       # Number of committed integer instructions.
system.cpu.commit.function_calls                23384                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4544      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1530900     38.41%     38.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           10048      0.25%     38.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     38.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         550154     13.80%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     52.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     52.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           20746      0.52%     53.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     53.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     53.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         380724      9.55%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       317500      7.97%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         7500      0.19%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       260000      6.52%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          225574      5.66%     83.07% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          95788      2.40%     85.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       543738     13.64%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        35482      0.89%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3986056                       # Class of committed instruction
system.cpu.commit.bw_lim_events                249489                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5156361                       # The number of ROB reads
system.cpu.rob.rob_writes                     8625435                       # The number of ROB writes
system.cpu.timesIdled                             753                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           77486                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2039872                       # Number of Instructions Simulated
system.cpu.committedOps                       3986056                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.607102                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.607102                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.647169                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.647169                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3803817                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1412724                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3326135                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2450867                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    634224                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   805721                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1241409                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    619205000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1969.988746                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               65220                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               527                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            123.757116                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1969.988746                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.480954                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.480954                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2692                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2661                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.657227                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1684233                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1684233                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    619205000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       696031                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          696031                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       130244                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         130244                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       826275                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           826275                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       826275                       # number of overall hits
system.cpu.dcache.overall_hits::total          826275                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13203                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13203                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1029                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1029                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        14232                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          14232                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        14232                       # number of overall misses
system.cpu.dcache.overall_misses::total         14232                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    706788000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    706788000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     66495999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     66495999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    773283999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    773283999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    773283999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    773283999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       709234                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       709234                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       840507                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       840507                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       840507                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       840507                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.018616                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018616                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007839                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007839                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016933                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016933                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016933                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016933                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53532.379005                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53532.379005                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64621.962099                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64621.962099                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54334.176433                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54334.176433                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54334.176433                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54334.176433                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        12184                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          589                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               184                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.217391                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    73.625000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          366                       # number of writebacks
system.cpu.dcache.writebacks::total               366                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11009                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11009                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        11013                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11013                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11013                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11013                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2194                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2194                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1025                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1025                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3219                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3219                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3219                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3219                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    146623500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    146623500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     65272999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     65272999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    211896499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    211896499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    211896499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    211896499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003093                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003093                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007808                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007808                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003830                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003830                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003830                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003830                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66829.307201                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66829.307201                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63680.974634                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63680.974634                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65826.809258                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65826.809258                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65826.809258                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65826.809258                       # average overall mshr miss latency
system.cpu.dcache.replacements                    527                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    619205000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           492.881629                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               50339                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               966                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             52.110766                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   492.881629                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.962659                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.962659                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          402                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            467148                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           467148                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    619205000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       230754                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          230754                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       230754                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           230754                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       230754                       # number of overall hits
system.cpu.icache.overall_hits::total          230754                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2081                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2081                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2081                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2081                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2081                       # number of overall misses
system.cpu.icache.overall_misses::total          2081                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    135322498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    135322498                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    135322498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    135322498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    135322498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    135322498                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       232835                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       232835                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       232835                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       232835                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       232835                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       232835                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008938                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008938                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008938                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008938                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008938                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008938                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65027.629986                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65027.629986                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65027.629986                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65027.629986                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65027.629986                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65027.629986                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2830                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                36                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    78.611111                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          966                       # number of writebacks
system.cpu.icache.writebacks::total               966                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          602                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          602                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          602                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          602                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          602                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          602                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1479                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1479                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1479                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1479                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1479                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1479                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    104943499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    104943499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    104943499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    104943499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    104943499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    104943499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006352                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006352                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006352                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006352                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006352                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006352                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70955.712644                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70955.712644                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70955.712644                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70955.712644                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70955.712644                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70955.712644                       # average overall mshr miss latency
system.cpu.icache.replacements                    966                       # number of replacements
system.membus.snoop_filter.tot_requests          6191                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1498                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    619205000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3672                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          366                       # Transaction distribution
system.membus.trans_dist::WritebackClean          966                       # Transaction distribution
system.membus.trans_dist::CleanEvict              161                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1025                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1025                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1479                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2194                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3923                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3923                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         6965                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         6965                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10888                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       156416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       156416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       229440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       229440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  385856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4698                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001277                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.035718                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4692     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                       6      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                4698                       # Request fanout histogram
system.membus.reqLayer2.occupancy            12438500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7835747                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           16995249                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
