module rgrewallab4verilog(input a,output b);

endmodule