

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Sat May 01 16:00:03 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:         1082
LUT:           2694
FF:            3315
DSP:             19
BRAM:             0
SRL:             31
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.276
CP achieved post-implementation:    8.259
Timing met
