# Half Adder
![Half Adder Simulation](https://github.com/shivamsingha/hardware-lab-verilog/raw/main/half_adder/half_adder.png)