{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589596203729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589596203732 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 15 23:30:03 2020 " "Processing started: Fri May 15 23:30:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589596203732 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589596203732 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off divclock -c divclock " "Command: quartus_map --read_settings_files=on --write_settings_files=off divclock -c divclock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589596203733 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589596204028 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589596204028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-exemplo " "Found design unit 1: top-exemplo" {  } { { "top.vhd" "" { Text "C:/Users/Peter/Desktop/aula/DSD/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/top.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589596211633 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/Peter/Desktop/aula/DSD/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589596211633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589596211633 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "divclock.vhd " "Can't analyze file -- file divclock.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1589596211636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-exemplo " "Found design unit 1: contador-exemplo" {  } { { "contador.vhd" "" { Text "C:/Users/Peter/Desktop/aula/DSD/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/contador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589596211637 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "C:/Users/Peter/Desktop/aula/DSD/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/contador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589596211637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589596211637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsobotao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulsobotao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulsobotao-pulsobotao " "Found design unit 1: pulsobotao-pulsobotao" {  } { { "pulsobotao.vhd" "" { Text "C:/Users/Peter/Desktop/aula/DSD/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/pulsobotao.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589596211638 ""} { "Info" "ISGN_ENTITY_NAME" "1 pulsobotao " "Found entity 1: pulsobotao" {  } { { "pulsobotao.vhd" "" { Text "C:/Users/Peter/Desktop/aula/DSD/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/pulsobotao.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589596211638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589596211638 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589596211663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulsobotao pulsobotao:div " "Elaborating entity \"pulsobotao\" for hierarchy \"pulsobotao:div\"" {  } { { "top.vhd" "div" { Text "C:/Users/Peter/Desktop/aula/DSD/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/top.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589596211669 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset pulsobotao.vhd(19) " "VHDL Process Statement warning at pulsobotao.vhd(19): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pulsobotao.vhd" "" { Text "C:/Users/Peter/Desktop/aula/DSD/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/pulsobotao.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589596211670 "|top|pulsobotao:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:cnt " "Elaborating entity \"contador\" for hierarchy \"contador:cnt\"" {  } { { "top.vhd" "cnt" { Text "C:/Users/Peter/Desktop/aula/DSD/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/top.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589596211673 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador:cnt\|tempo\[0\] contador:cnt\|tempo\[0\]~_emulated contador:cnt\|tempo\[0\]~1 " "Register \"contador:cnt\|tempo\[0\]\" is converted into an equivalent circuit using register \"contador:cnt\|tempo\[0\]~_emulated\" and latch \"contador:cnt\|tempo\[0\]~1\"" {  } { { "contador.vhd" "" { Text "C:/Users/Peter/Desktop/aula/DSD/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/contador.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1589596212021 "|top|contador:cnt|tempo[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador:cnt\|tempo\[1\] contador:cnt\|tempo\[1\]~_emulated contador:cnt\|tempo\[1\]~5 " "Register \"contador:cnt\|tempo\[1\]\" is converted into an equivalent circuit using register \"contador:cnt\|tempo\[1\]~_emulated\" and latch \"contador:cnt\|tempo\[1\]~5\"" {  } { { "contador.vhd" "" { Text "C:/Users/Peter/Desktop/aula/DSD/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/contador.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1589596212021 "|top|contador:cnt|tempo[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador:cnt\|tempo\[2\] contador:cnt\|tempo\[2\]~_emulated contador:cnt\|tempo\[2\]~9 " "Register \"contador:cnt\|tempo\[2\]\" is converted into an equivalent circuit using register \"contador:cnt\|tempo\[2\]~_emulated\" and latch \"contador:cnt\|tempo\[2\]~9\"" {  } { { "contador.vhd" "" { Text "C:/Users/Peter/Desktop/aula/DSD/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/contador.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1589596212021 "|top|contador:cnt|tempo[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador:cnt\|tempo\[3\] contador:cnt\|tempo\[3\]~_emulated contador:cnt\|tempo\[3\]~13 " "Register \"contador:cnt\|tempo\[3\]\" is converted into an equivalent circuit using register \"contador:cnt\|tempo\[3\]~_emulated\" and latch \"contador:cnt\|tempo\[3\]~13\"" {  } { { "contador.vhd" "" { Text "C:/Users/Peter/Desktop/aula/DSD/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/contador.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1589596212021 "|top|contador:cnt|tempo[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador:cnt\|tempo\[4\] contador:cnt\|tempo\[4\]~_emulated contador:cnt\|tempo\[4\]~17 " "Register \"contador:cnt\|tempo\[4\]\" is converted into an equivalent circuit using register \"contador:cnt\|tempo\[4\]~_emulated\" and latch \"contador:cnt\|tempo\[4\]~17\"" {  } { { "contador.vhd" "" { Text "C:/Users/Peter/Desktop/aula/DSD/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/contador.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1589596212021 "|top|contador:cnt|tempo[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador:cnt\|tempo\[5\] contador:cnt\|tempo\[5\]~_emulated contador:cnt\|tempo\[5\]~21 " "Register \"contador:cnt\|tempo\[5\]\" is converted into an equivalent circuit using register \"contador:cnt\|tempo\[5\]~_emulated\" and latch \"contador:cnt\|tempo\[5\]~21\"" {  } { { "contador.vhd" "" { Text "C:/Users/Peter/Desktop/aula/DSD/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/contador.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1589596212021 "|top|contador:cnt|tempo[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador:cnt\|tempo\[6\] contador:cnt\|tempo\[6\]~_emulated contador:cnt\|tempo\[6\]~25 " "Register \"contador:cnt\|tempo\[6\]\" is converted into an equivalent circuit using register \"contador:cnt\|tempo\[6\]~_emulated\" and latch \"contador:cnt\|tempo\[6\]~25\"" {  } { { "contador.vhd" "" { Text "C:/Users/Peter/Desktop/aula/DSD/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/contador.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1589596212021 "|top|contador:cnt|tempo[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador:cnt\|tempo\[7\] contador:cnt\|tempo\[7\]~_emulated contador:cnt\|tempo\[7\]~29 " "Register \"contador:cnt\|tempo\[7\]\" is converted into an equivalent circuit using register \"contador:cnt\|tempo\[7\]~_emulated\" and latch \"contador:cnt\|tempo\[7\]~29\"" {  } { { "contador.vhd" "" { Text "C:/Users/Peter/Desktop/aula/DSD/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/contador.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1589596212021 "|top|contador:cnt|tempo[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador:cnt\|tempo\[8\] contador:cnt\|tempo\[8\]~_emulated contador:cnt\|tempo\[8\]~33 " "Register \"contador:cnt\|tempo\[8\]\" is converted into an equivalent circuit using register \"contador:cnt\|tempo\[8\]~_emulated\" and latch \"contador:cnt\|tempo\[8\]~33\"" {  } { { "contador.vhd" "" { Text "C:/Users/Peter/Desktop/aula/DSD/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/contador.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1589596212021 "|top|contador:cnt|tempo[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador:cnt\|tempo\[9\] contador:cnt\|tempo\[9\]~_emulated contador:cnt\|tempo\[9\]~37 " "Register \"contador:cnt\|tempo\[9\]\" is converted into an equivalent circuit using register \"contador:cnt\|tempo\[9\]~_emulated\" and latch \"contador:cnt\|tempo\[9\]~37\"" {  } { { "contador.vhd" "" { Text "C:/Users/Peter/Desktop/aula/DSD/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/contador.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1589596212021 "|top|contador:cnt|tempo[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador:cnt\|tempo\[10\] contador:cnt\|tempo\[10\]~_emulated contador:cnt\|tempo\[10\]~41 " "Register \"contador:cnt\|tempo\[10\]\" is converted into an equivalent circuit using register \"contador:cnt\|tempo\[10\]~_emulated\" and latch \"contador:cnt\|tempo\[10\]~41\"" {  } { { "contador.vhd" "" { Text "C:/Users/Peter/Desktop/aula/DSD/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/contador.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1589596212021 "|top|contador:cnt|tempo[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador:cnt\|tempo\[11\] contador:cnt\|tempo\[11\]~_emulated contador:cnt\|tempo\[11\]~45 " "Register \"contador:cnt\|tempo\[11\]\" is converted into an equivalent circuit using register \"contador:cnt\|tempo\[11\]~_emulated\" and latch \"contador:cnt\|tempo\[11\]~45\"" {  } { { "contador.vhd" "" { Text "C:/Users/Peter/Desktop/aula/DSD/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/contador.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1589596212021 "|top|contador:cnt|tempo[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador:cnt\|tempo\[12\] contador:cnt\|tempo\[12\]~_emulated contador:cnt\|tempo\[12\]~49 " "Register \"contador:cnt\|tempo\[12\]\" is converted into an equivalent circuit using register \"contador:cnt\|tempo\[12\]~_emulated\" and latch \"contador:cnt\|tempo\[12\]~49\"" {  } { { "contador.vhd" "" { Text "C:/Users/Peter/Desktop/aula/DSD/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/contador.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1589596212021 "|top|contador:cnt|tempo[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador:cnt\|tempo\[13\] contador:cnt\|tempo\[13\]~_emulated contador:cnt\|tempo\[13\]~53 " "Register \"contador:cnt\|tempo\[13\]\" is converted into an equivalent circuit using register \"contador:cnt\|tempo\[13\]~_emulated\" and latch \"contador:cnt\|tempo\[13\]~53\"" {  } { { "contador.vhd" "" { Text "C:/Users/Peter/Desktop/aula/DSD/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/contador.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1589596212021 "|top|contador:cnt|tempo[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador:cnt\|tempo\[14\] contador:cnt\|tempo\[14\]~_emulated contador:cnt\|tempo\[14\]~57 " "Register \"contador:cnt\|tempo\[14\]\" is converted into an equivalent circuit using register \"contador:cnt\|tempo\[14\]~_emulated\" and latch \"contador:cnt\|tempo\[14\]~57\"" {  } { { "contador.vhd" "" { Text "C:/Users/Peter/Desktop/aula/DSD/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/contador.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1589596212021 "|top|contador:cnt|tempo[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador:cnt\|tempo\[15\] contador:cnt\|tempo\[15\]~_emulated contador:cnt\|tempo\[15\]~61 " "Register \"contador:cnt\|tempo\[15\]\" is converted into an equivalent circuit using register \"contador:cnt\|tempo\[15\]~_emulated\" and latch \"contador:cnt\|tempo\[15\]~61\"" {  } { { "contador.vhd" "" { Text "C:/Users/Peter/Desktop/aula/DSD/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/contador.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1589596212021 "|top|contador:cnt|tempo[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador:cnt\|tempo\[16\] contador:cnt\|tempo\[16\]~_emulated contador:cnt\|tempo\[16\]~65 " "Register \"contador:cnt\|tempo\[16\]\" is converted into an equivalent circuit using register \"contador:cnt\|tempo\[16\]~_emulated\" and latch \"contador:cnt\|tempo\[16\]~65\"" {  } { { "contador.vhd" "" { Text "C:/Users/Peter/Desktop/aula/DSD/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/contador.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1589596212021 "|top|contador:cnt|tempo[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador:cnt\|tempo\[17\] contador:cnt\|tempo\[17\]~_emulated contador:cnt\|tempo\[17\]~69 " "Register \"contador:cnt\|tempo\[17\]\" is converted into an equivalent circuit using register \"contador:cnt\|tempo\[17\]~_emulated\" and latch \"contador:cnt\|tempo\[17\]~69\"" {  } { { "contador.vhd" "" { Text "C:/Users/Peter/Desktop/aula/DSD/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/contador.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1589596212021 "|top|contador:cnt|tempo[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador:cnt\|tempo\[18\] contador:cnt\|tempo\[18\]~_emulated contador:cnt\|tempo\[18\]~73 " "Register \"contador:cnt\|tempo\[18\]\" is converted into an equivalent circuit using register \"contador:cnt\|tempo\[18\]~_emulated\" and latch \"contador:cnt\|tempo\[18\]~73\"" {  } { { "contador.vhd" "" { Text "C:/Users/Peter/Desktop/aula/DSD/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/contador.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1589596212021 "|top|contador:cnt|tempo[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador:cnt\|tempo\[19\] contador:cnt\|tempo\[19\]~_emulated contador:cnt\|tempo\[19\]~77 " "Register \"contador:cnt\|tempo\[19\]\" is converted into an equivalent circuit using register \"contador:cnt\|tempo\[19\]~_emulated\" and latch \"contador:cnt\|tempo\[19\]~77\"" {  } { { "contador.vhd" "" { Text "C:/Users/Peter/Desktop/aula/DSD/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/contador.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1589596212021 "|top|contador:cnt|tempo[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador:cnt\|tempo\[20\] contador:cnt\|tempo\[20\]~_emulated contador:cnt\|tempo\[20\]~81 " "Register \"contador:cnt\|tempo\[20\]\" is converted into an equivalent circuit using register \"contador:cnt\|tempo\[20\]~_emulated\" and latch \"contador:cnt\|tempo\[20\]~81\"" {  } { { "contador.vhd" "" { Text "C:/Users/Peter/Desktop/aula/DSD/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/contador.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1589596212021 "|top|contador:cnt|tempo[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador:cnt\|tempo\[21\] contador:cnt\|tempo\[21\]~_emulated contador:cnt\|tempo\[21\]~85 " "Register \"contador:cnt\|tempo\[21\]\" is converted into an equivalent circuit using register \"contador:cnt\|tempo\[21\]~_emulated\" and latch \"contador:cnt\|tempo\[21\]~85\"" {  } { { "contador.vhd" "" { Text "C:/Users/Peter/Desktop/aula/DSD/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/contador.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1589596212021 "|top|contador:cnt|tempo[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador:cnt\|tempo\[22\] contador:cnt\|tempo\[22\]~_emulated contador:cnt\|tempo\[22\]~89 " "Register \"contador:cnt\|tempo\[22\]\" is converted into an equivalent circuit using register \"contador:cnt\|tempo\[22\]~_emulated\" and latch \"contador:cnt\|tempo\[22\]~89\"" {  } { { "contador.vhd" "" { Text "C:/Users/Peter/Desktop/aula/DSD/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/contador.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1589596212021 "|top|contador:cnt|tempo[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador:cnt\|tempo\[23\] contador:cnt\|tempo\[23\]~_emulated contador:cnt\|tempo\[23\]~93 " "Register \"contador:cnt\|tempo\[23\]\" is converted into an equivalent circuit using register \"contador:cnt\|tempo\[23\]~_emulated\" and latch \"contador:cnt\|tempo\[23\]~93\"" {  } { { "contador.vhd" "" { Text "C:/Users/Peter/Desktop/aula/DSD/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/contador.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1589596212021 "|top|contador:cnt|tempo[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador:cnt\|tempo\[24\] contador:cnt\|tempo\[24\]~_emulated contador:cnt\|tempo\[24\]~97 " "Register \"contador:cnt\|tempo\[24\]\" is converted into an equivalent circuit using register \"contador:cnt\|tempo\[24\]~_emulated\" and latch \"contador:cnt\|tempo\[24\]~97\"" {  } { { "contador.vhd" "" { Text "C:/Users/Peter/Desktop/aula/DSD/atividade 6 e 7_peter thomas kim_ leonardo malaman_ vinicius silva/divclock/contador.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1589596212021 "|top|contador:cnt|tempo[24]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1589596212021 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1589596212081 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1589596212304 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589596212304 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "129 " "Implemented 129 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1589596212329 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1589596212329 ""} { "Info" "ICUT_CUT_TM_LCELLS" "101 " "Implemented 101 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1589596212329 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1589596212329 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589596212338 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 15 23:30:12 2020 " "Processing ended: Fri May 15 23:30:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589596212338 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589596212338 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589596212338 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589596212338 ""}
