Analysis & Synthesis report for ALU
Mon Apr 29 20:27:14 2019
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Logic Cells Representing Combinational Loops
  9. General Register Statistics
 10. Parameter Settings for User Entity Instance: LPM_MUX:inst
 11. Post-Synthesis Netlist Statistics for Top Partition
 12. Elapsed Time Per Partition
 13. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Apr 29 20:27:14 2019       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; ALU                                         ;
; Top-level Entity Name              ; aaaaa                                       ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 16                                          ;
;     Total combinational functions  ; 16                                          ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 33                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 0                                           ;
; Total GXB Receiver Channel PMA     ; 0                                           ;
; Total GXB Transmitter Channel PCS  ; 0                                           ;
; Total GXB Transmitter Channel PMA  ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; aaaaa              ; ALU                ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------+---------+
; aaaaa.bdf                        ; yes             ; User Block Diagram/Schematic File  ; D:/University/Courses/Semester 4/Computer Architecture/HW2/Q7/aaaaa.bdf      ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf              ;         ;
; aglobal151.inc                   ; yes             ; Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc           ;         ;
; muxlut.inc                       ; yes             ; Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/muxlut.inc               ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/bypassff.inc             ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altshift.inc             ;         ;
; db/mux_n0d.tdf                   ; yes             ; Auto-Generated Megafunction        ; D:/University/Courses/Semester 4/Computer Architecture/HW2/Q7/db/mux_n0d.tdf ;         ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 33               ;
;                          ;                  ;
; DSP block 9-bit elements ; 0                ;
;                          ;                  ;
; Maximum fan-out node     ; inputx~input     ;
; Maximum fan-out          ; 16               ;
; Total fan-out            ; 97               ;
; Average fan-out          ; 1.18             ;
+--------------------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                ;
+--------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------+--------------+
; Compilation Hierarchy Node     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                        ; Library Name ;
+--------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------+--------------+
; |aaaaa                         ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 33   ; 0            ; |aaaaa                                     ; work         ;
;    |lpm_mux:inst|              ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |aaaaa|lpm_mux:inst                        ; work         ;
;       |mux_n0d:auto_generated| ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |aaaaa|lpm_mux:inst|mux_n0d:auto_generated ; work         ;
+--------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                ;
+--------------------------------------------------------+----+
; Logic Cell Name                                        ;    ;
+--------------------------------------------------------+----+
; lpm_mux:inst|mux_n0d:auto_generated|result_node[15]~0  ;    ;
; lpm_mux:inst|mux_n0d:auto_generated|result_node[14]~1  ;    ;
; lpm_mux:inst|mux_n0d:auto_generated|result_node[13]~2  ;    ;
; lpm_mux:inst|mux_n0d:auto_generated|result_node[12]~3  ;    ;
; lpm_mux:inst|mux_n0d:auto_generated|result_node[11]~4  ;    ;
; lpm_mux:inst|mux_n0d:auto_generated|result_node[10]~5  ;    ;
; lpm_mux:inst|mux_n0d:auto_generated|result_node[9]~6   ;    ;
; lpm_mux:inst|mux_n0d:auto_generated|result_node[8]~7   ;    ;
; lpm_mux:inst|mux_n0d:auto_generated|result_node[7]~8   ;    ;
; lpm_mux:inst|mux_n0d:auto_generated|result_node[6]~9   ;    ;
; lpm_mux:inst|mux_n0d:auto_generated|result_node[5]~10  ;    ;
; lpm_mux:inst|mux_n0d:auto_generated|result_node[4]~11  ;    ;
; lpm_mux:inst|mux_n0d:auto_generated|result_node[3]~12  ;    ;
; lpm_mux:inst|mux_n0d:auto_generated|result_node[2]~13  ;    ;
; lpm_mux:inst|mux_n0d:auto_generated|result_node[1]~14  ;    ;
; lpm_mux:inst|mux_n0d:auto_generated|result_node[0]~15  ;    ;
; Number of logic cells representing combinational loops ; 16 ;
+--------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_MUX:inst ;
+------------------------+---------------+------------------+
; Parameter Name         ; Value         ; Type             ;
+------------------------+---------------+------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY       ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY     ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE     ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE   ;
; LPM_WIDTH              ; 16            ; Untyped          ;
; LPM_SIZE               ; 2             ; Untyped          ;
; LPM_WIDTHS             ; 1             ; Untyped          ;
; LPM_PIPELINE           ; 0             ; Untyped          ;
; CBXI_PARAMETER         ; mux_n0d       ; Untyped          ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped          ;
+------------------------+---------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 33                          ;
; cycloneiii_lcell_comb ; 16                          ;
;     normal            ; 16                          ;
;         3 data inputs ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 1.00                        ;
; Average LUT depth     ; 1.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Mon Apr 29 20:27:00 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file half_adder.bdf
    Info (12023): Found entity 1: half_adder
Info (12021): Found 1 design units, including 1 entities, in source file full_adder.bdf
    Info (12023): Found entity 1: full_adder
Info (12021): Found 1 design units, including 1 entities, in source file ripple_carry_adder.bdf
    Info (12023): Found entity 1: ripple_carry_adder
Info (12021): Found 1 design units, including 1 entities, in source file alu.bdf
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file minus.bdf
    Info (12023): Found entity 1: minus
Info (12021): Found 1 design units, including 1 entities, in source file nand_block4.bdf
    Info (12023): Found entity 1: nand_block4
Info (12021): Found 1 design units, including 1 entities, in source file nand_block16.bdf
    Info (12023): Found entity 1: nand_block16
Info (12021): Found 1 design units, including 1 entities, in source file compare_block1.bdf
    Info (12023): Found entity 1: compare_block1
Info (12021): Found 1 design units, including 1 entities, in source file compare_block4.bdf
    Info (12023): Found entity 1: compare_block4
Info (12021): Found 1 design units, including 1 entities, in source file compare_block16.bdf
    Info (12023): Found entity 1: compare_block16
Info (12021): Found 1 design units, including 1 entities, in source file barrel_shift_level_1.bdf
    Info (12023): Found entity 1: barrel_shift_level_1
Info (12021): Found 1 design units, including 1 entities, in source file barrel_shift_level_3.bdf
    Info (12023): Found entity 1: barrel_shift_level_3
Info (12021): Found 1 design units, including 1 entities, in source file barrel_shift_level_4.bdf
    Info (12023): Found entity 1: barrel_shift_level_4
Info (12021): Found 1 design units, including 1 entities, in source file barrel_shift_level_2.bdf
    Info (12023): Found entity 1: barrel_shift_level_2
Info (12021): Found 1 design units, including 1 entities, in source file shift_right.bdf
    Info (12023): Found entity 1: shift_right
Info (12021): Found 1 design units, including 1 entities, in source file shift_left.bdf
    Info (12023): Found entity 1: shift_left
Info (12021): Found 1 design units, including 1 entities, in source file opcode.bdf
    Info (12023): Found entity 1: opcode
Info (12021): Found 1 design units, including 1 entities, in source file signed_compare_block16.bdf
    Info (12023): Found entity 1: signed_compare_block16
Info (12021): Found 1 design units, including 1 entities, in source file alu_comparator.bdf
    Info (12023): Found entity 1: ALU_comparator
Info (12021): Found 1 design units, including 1 entities, in source file setter.bdf
    Info (12023): Found entity 1: setter
Info (12021): Found 1 design units, including 1 entities, in source file zero_detector.bdf
    Info (12023): Found entity 1: zero_detector
Info (12021): Found 1 design units, including 1 entities, in source file overflow_detector.bdf
    Info (12023): Found entity 1: overflow_detector
Info (12021): Found 1 design units, including 1 entities, in source file mux8.bdf
    Info (12023): Found entity 1: mux8
Info (12021): Found 1 design units, including 1 entities, in source file aaaaa.bdf
    Info (12023): Found entity 1: aaaaa
Info (12127): Elaborating entity "aaaaa" for the top level hierarchy
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "LPM_MUX:inst"
Info (12130): Elaborated megafunction instantiation "LPM_MUX:inst"
Info (12133): Instantiated megafunction "LPM_MUX:inst" with the following parameter:
    Info (12134): Parameter "LPM_SIZE" = "2"
    Info (12134): Parameter "LPM_WIDTH" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_n0d.tdf
    Info (12023): Found entity 1: mux_n0d File: D:/University/Courses/Semester 4/Computer Architecture/HW2/Q7/db/mux_n0d.tdf Line: 23
Info (12128): Elaborating entity "mux_n0d" for hierarchy "LPM_MUX:inst|mux_n0d:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 49 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 16 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 5002 megabytes
    Info: Processing ended: Mon Apr 29 20:27:14 2019
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:30


