// Seed: 494811679
`timescale 1ps / 1ps
`define pp_0 0
`define pp_1 0
module module_0;
  type_4(
      1, id_0, 1'b0 && 1'b0, id_0
  );
  type_5 id_1 (
      .id_0(),
      .id_1(1'b0),
      .id_2(1),
      .id_3(1),
      .id_4(id_0),
      .id_5(1)
  );
  logic  id_2;
  type_7 id_3;
  assign id_1 = id_3;
  assign id_0 = 1;
endmodule
