# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../VGA_display.gen/sources_1/ip/BITMAP_ROM/sim/BITMAP_ROM.v" \
"../../../../VGA_display.srcs/sources_1/new/VGA_DISPLAY.v" \
"../../../../VGA_display.srcs/sources_1/new/shapes.v" \
"../../../../VGA_display.srcs/sources_1/new/top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
