Release 6.3.03i Map G.38
Xilinx Mapping Report File for Design 'tri_level_module'

Design Information
------------------
Command Line   : C:/Xilinx/bin/nt/map.exe -intstyle ise -p xc3s200-pq208-5 -ol
high -timing -cm speed -ignore_keep_hierarchy -pr b -k 4 -c 100 -tx off -bp -o
tri_level_module_map.ncd tri_level_module.ngd tri_level_module.pcf 
Target Device  : x3s200
Target Package : pq208
Target Speed   : -5
Mapper Version : spartan3 -- $Revision: 1.16.8.2 $
Mapped Date    : Thu Jul 14 12:10:47 2005

Design Summary
--------------
Number of errors:      0
Number of warnings:    3
Logic Utilization:
  Number of Slice Flip Flops:         388 out of   3,840   10%
  Number of 4 input LUTs:             742 out of   3,840   19%
Logic Distribution:
  Number of occupied Slices:                          508 out of   1,920   26%
Total Number 4 input LUTs:            763 out of   3,840   19%
  Number used as logic:                742
  Number used as a route-thru:          21
  Number of bonded IOBs:               49 out of     141   34%
    IOB Flip Flops:                     8
  Number of Block RAMs:                3 out of      12   25%
  Number of GCLKs:                     4 out of       8   50%

Total equivalent gate count for design:  205,515
Additional JTAG gate count for IOBs:  2,352
Peak Memory Usage:  102 MB

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group Summary
Section 10 - Modular Design Summary
Section 11 - Timing Report
Section 12 - Configuration String Information
Section 13 - Additional Device Resource Counts

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Map:103 - The command line option -c can not be used when running in
   timing mode.  The option will be ignored.
WARNING:Place:398 - A clock IOB / clock component pair have been found that are
   not placed at an optimal clock IOB / clock site pair.  The clock component
   <Tri_Level_Channel_1_clock_selecting> is placed at site BUFGMUX7.  The clock
   IO site that is paired with this clock buffer using SPAR3_BUFGMUX_I0
   inputsite is P184.  The IO component f1485_i is placed at site P77.  This
   will not allow the use of the fast path between the IO and the Clock buffer. 
   You may want to analyze why this problem exists and correct it.  This is not
   an error so processing will continue.
WARNING:Place:398 - A clock IOB / clock component pair have been found that are
   not placed at an optimal clock IOB / clock site pair.  The clock component
   <Tri_Level_Channel_1_clock_selecting> is placed at site BUFGMUX7.  The clock
   IO site that is paired with this clock buffer using SPAR3_BUFGMUX_I1
   inputsite is P183.  The IO component f1484_i is placed at site P76.  This
   will not allow the use of the fast path between the IO and the Clock buffer. 
   You may want to analyze why this problem exists and correct it.  This is not
   an error so processing will continue.

Section 3 - Informational
-------------------------
INFO:LIT:95 - All of the external outputs in this design are using slew rate
   limited output drivers. The delay on speed critical outputs can be
   dramatically reduced by designating them as fast outputs in the schematic.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:535 - The following Virtex BUFG(s) is/are being retargetted to
   Virtex2 BUFGMUX(s) with input tied to I0 and Select pin tied to constant 0:
   BUFG symbol "f1484_i_distribution" (output signal=f1484),
   BUFG symbol "f1485_i_distribution" (output signal=f1485),
   BUFGP symbol "sck_i_BUFGP" (output signal=sck_i_BUFGP)
INFO:MapLib:159 - Net Timing constraints on signal f1485_i are pushed forward
   through input buffer.
INFO:MapLib:159 - Net Timing constraints on signal f1484_i are pushed forward
   through input buffer.
INFO:MapLib:331 - Block RAM optimization summary:
INFO:MapLib:329 - FF with output
   "Tri_Level_Channel_1_tri_level_timing_statemachine_state_counter_3" was
   mapped to the output of a Block RAM.
INFO:MapLib:330 - This Block RAM absorbed 3 LUTs and replaced 3 levels of LUT
   logic.
INFO:MapLib:329 - FF with output
   "Tri_Level_Channel_1_tri_level_timing_statemachine_state_counter_0" was
   mapped to the output of a Block RAM.
INFO:MapLib:330 - This Block RAM absorbed 3 LUTs and replaced 2 levels of LUT
   logic.
INFO:MapLib:329 - FF with output
   "Tri_Level_Channel_1_tri_level_timing_statemachine_state_counter_1" was
   mapped to the output of a Block RAM.
INFO:MapLib:330 - This Block RAM absorbed 3 LUTs and replaced 2 levels of LUT
   logic.
INFO:MapLib:332 - In total, 9 LUTs were mapped to 3 Block RAMs.

Section 4 - Removed Logic Summary
---------------------------------
   2 block(s) optimized away

Section 5 - Removed Logic
-------------------------

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type    | Direction | IO Standard | Drive    | Slew | Reg (s)  | Resistor | IOB   |
|                                    |         |           |             | Strength | Rate |          |          | Delay |
+------------------------------------------------------------------------------------------------------------------------+
| clmp1_o                            | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| clmp2_o                            | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| clmp3_o                            | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| clmp4_o                            | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| cs1_i                              | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| ext0_o<0>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ext0_o<1>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ext0_o<2>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ext0_o<3>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ext1_o<0>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ext1_o<1>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ext1_o<2>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ext1_o<3>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ext2_o<0>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ext2_o<1>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ext2_o<2>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ext2_o<3>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ext3_o<0>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ext3_o<1>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ext3_o<2>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ext3_o<3>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| f1484_i                            | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| f1485_i                            | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| f4m_i                              | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| f8g_i                              | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| led1_o                             | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| led2_o                             | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| led3_o                             | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| mosi_i                             | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| mreset_i                           | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| res1_o                             | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| res2_o                             | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| sck_i                              | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| tsg1_o<0>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| tsg1_o<1>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| tsg1_o<2>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| tsg1_o<3>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| tsg2_o<0>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| tsg2_o<1>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| tsg2_o<2>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| tsg2_o<3>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| tsg3_o<0>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| tsg3_o<1>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| tsg3_o<2>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| tsg3_o<3>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| tsg4_o<0>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| tsg4_o<1>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| tsg4_o<2>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| tsg4_o<3>                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
+------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group Summary
------------------------------
No area groups were found in this design.

Section 10 - Modular Design Summary
-----------------------------------
Modular Design not used for this design.

Section 11 - Timing Report
--------------------------
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
* NET "f1485_i_IBUFG" PERIOD =  6.700 nS    | 6.700ns    | 10.202ns   | 14   
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
* NET "f1484_i_IBUFG" PERIOD =  6.700 nS    | 6.700ns    | 7.071ns    | 7    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------


2 constraints not met.

Section 12 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 13 - Additional Device Resource Counts
----------------------------------------------
Number of JTAG Gates for IOBs = 49
Number of Equivalent Gates for Design = 205,515
Number of RPM Macros = 0
Number of Hard Macros = 0
DCIRESETs = 0
CAPTUREs = 0
BSCANs = 0
STARTUPs = 0
DCMs = 0
GCLKs = 4
ICAPs = 0
18X18 Multipliers = 0
Block RAMs = 3
Total Registers (Flops & Latches in Slices & IOBs) not driven by LUTs = 157
IOB Dual-Rate Flops not driven by LUTs = 0
IOB Dual-Rate Flops = 0
IOB Slave Pads = 0
IOB Master Pads = 0
IOB Latches not driven by LUTs = 0
IOB Latches = 0
IOB Flip Flops not driven by LUTs = 5
IOB Flip Flops = 8
Unbonded IOBs = 0
Bonded IOBs = 49
Shift Registers = 0
Static Shift Registers = 0
Dynamic Shift Registers = 0
16x1 ROMs = 0
16x1 RAMs = 0
32x1 RAMs = 0
Dual Port RAMs = 0
MUXFXs = 5
MULTANDs = 0
4 input LUTs used as Route-Thrus = 21
4 input LUTs = 742
Slice Latches not driven by LUTs = 0
Slice Latches = 0
Slice Flip Flops not driven by LUTs = 152
Slice Flip Flops = 388
SliceMs = 0
SliceLs = 508
Slices = 508
Number of LUT signals with 4 loads = 1
Number of LUT signals with 3 loads = 12
Number of LUT signals with 2 loads = 206
Number of LUT signals with 1 load = 478
NGM Average fanout of LUT = 2.04
NGM Maximum fanout of LUT = 24
NGM Average fanin for LUT = 2.6173
Number of LUT symbols = 742
Number of LUTs replicated during cover = 4
