{"da_to_off":{"head":{"vars":["off_artifact_label","off_artifact_rel_label","off_tech_label","off_tech_id","off_tactic_rel_label","off_tactic_label","off_artifact","off_artifact_rel","off_tech","off_tactic_rel","off_tactic"]},"results":{"bindings":[]}},"da_to_def":{"head":{"vars":["def_tactic_label","def_tactic_rel_label","def_tech_parent_is_toplevel","def_tech_parent_label","def_tech_label","def_artifact_rel_label","def_artifact_label","def_tactic","def_tactic_rel","def_tech","def_artifact_rel","def_artifact"]},"results":{"bindings":[{"def_tactic_label":{"type":"literal","value":"Model"},"def_tactic_rel_label":{"type":"literal","value":"enables"},"def_tech_parent_is_toplevel":{"datatype":"http://www.w3.org/2001/XMLSchema#boolean","type":"literal","value":"true"},"def_tech_parent_label":{"type":"literal","value":"Asset Inventory"},"def_tech_label":{"type":"literal","value":"Hardware Component Inventory"},"def_artifact_rel_label":{"type":"literal","value":"inventories"},"def_artifact_label":{"type":"literal","value":"Hardware Device"},"def_tactic":{"type":"uri","value":"http://d3fend.mitre.org/ontologies/d3fend.owl#Model"},"def_tactic_rel":{"type":"uri","value":"http://d3fend.mitre.org/ontologies/d3fend.owl#enables"},"def_tech":{"type":"uri","value":"http://d3fend.mitre.org/ontologies/d3fend.owl#HardwareComponentInventory"},"def_artifact_rel":{"type":"uri","value":"http://d3fend.mitre.org/ontologies/d3fend.owl#inventories"},"def_artifact":{"type":"uri","value":"http://d3fend.mitre.org/ontologies/d3fend.owl#HardwareDevice"}},{"def_tactic_label":{"type":"literal","value":"Model"},"def_tactic_rel_label":{"type":"literal","value":"enables"},"def_tech_parent_is_toplevel":{"datatype":"http://www.w3.org/2001/XMLSchema#boolean","type":"literal","value":"true"},"def_tech_parent_label":{"type":"literal","value":"Asset Inventory"},"def_tech_label":{"type":"literal","value":"Asset Vulnerability Enumeration"},"def_artifact_rel_label":{"type":"literal","value":"evaluates"},"def_artifact_label":{"type":"literal","value":"Physical Artifact"},"def_tactic":{"type":"uri","value":"http://d3fend.mitre.org/ontologies/d3fend.owl#Model"},"def_tactic_rel":{"type":"uri","value":"http://d3fend.mitre.org/ontologies/d3fend.owl#enables"},"def_tech":{"type":"uri","value":"http://d3fend.mitre.org/ontologies/d3fend.owl#AssetVulnerabilityEnumeration"},"def_artifact_rel":{"type":"uri","value":"http://d3fend.mitre.org/ontologies/d3fend.owl#evaluates"},"def_artifact":{"type":"uri","value":"http://d3fend.mitre.org/ontologies/d3fend.owl#PhysicalArtifact"}},{"def_tactic_label":{"type":"literal","value":"Harden"},"def_tactic_rel_label":{"type":"literal","value":"enables"},"def_tech_parent_is_toplevel":{"datatype":"http://www.w3.org/2001/XMLSchema#boolean","type":"literal","value":"true"},"def_tech_parent_label":{"type":"literal","value":"Platform Hardening"},"def_tech_label":{"type":"literal","value":"Disk Encryption"},"def_artifact_rel_label":{"type":"literal","value":"encrypts"},"def_artifact_label":{"type":"literal","value":"Storage"},"def_tactic":{"type":"uri","value":"http://d3fend.mitre.org/ontologies/d3fend.owl#Harden"},"def_tactic_rel":{"type":"uri","value":"http://d3fend.mitre.org/ontologies/d3fend.owl#enables"},"def_tech":{"type":"uri","value":"http://d3fend.mitre.org/ontologies/d3fend.owl#DiskEncryption"},"def_artifact_rel":{"type":"uri","value":"http://d3fend.mitre.org/ontologies/d3fend.owl#encrypts"},"def_artifact":{"type":"uri","value":"http://d3fend.mitre.org/ontologies/d3fend.owl#Storage"}}]}},"neighbors":{"@context":{"rdfs":"http://www.w3.org/2000/01/rdf-schema#","owl":"http://www.w3.org/2002/07/owl#","d3f":"http://d3fend.mitre.org/ontologies/d3fend.owl#","skos":"http://www.w3.org/2004/02/skos/core#"},"@graph":[{"@id":"d3f:CacheMemory","d3f:accessed-by":[{"@id":"d3f:CentralProcessingUnit"}],"d3f:may-contain":[{"@id":"d3f:ProcessSegment"}],"d3f:modifies":[{"@id":"d3f:CacheMemory"}],"d3f:outbound":[{"@id":"d3f:may-contain"},{"@id":"d3f:modifies"},{"@id":"d3f:accessed-by"}],"rdfs:label":["Processor Cache Memory"]},{"@id":"d3f:CentralProcessingUnit","d3f:may-contain":[{"@id":"d3f:CacheMemory"}],"d3f:outbound":[{"@id":"d3f:may-contain"}],"rdfs:label":["Central Processing Unit"]},{"@id":"d3f:ProcessSegment","rdfs:label":["Process Segment"]}]},"da_to_weak":{"@context":{"rdfs":"http://www.w3.org/2000/01/rdf-schema#","owl":"http://www.w3.org/2002/07/owl#","d3f":"http://d3fend.mitre.org/ontologies/d3fend.owl#","skos":"http://www.w3.org/2004/02/skos/core#"},"@graph":[]},"artifactld":{"@context":{"rdfs":"http://www.w3.org/2000/01/rdf-schema#","owl":"http://www.w3.org/2002/07/owl#","d3f":"http://d3fend.mitre.org/ontologies/d3fend.owl#","skos":"http://www.w3.org/2004/02/skos/core#"},"@graph":[{"@id":"d3f:CacheMemory","@type":["owl:NamedIndividual","owl:Class"],"d3f:accessed-by":{"@id":"d3f:CentralProcessingUnit"},"d3f:definition":"Cache memory is temporary storage that is more readily available to the processor than the computer's main memory source, located between the main memory and the processor.  It is typically either integrated directly into the CPU chip (level 1 cache) or placed on a separate chip with a bus interconnect with the CPU (level 2 cache).","d3f:may-contain":{"@id":"d3f:ProcessSegment"},"d3f:modifies":{"@id":"d3f:CacheMemory"},"rdfs:isDefinedBy":"https://whatis.techtarget.com/definition/memory","rdfs:label":"Processor Cache Memory","rdfs:seeAlso":"https://dbpedia.org/page/CPU_cache","rdfs:subClassOf":{"@id":"d3f:PrimaryStorage"}},{"@id":"d3f:CentralProcessingUnit"},{"@id":"d3f:PrimaryStorage"},{"@id":"d3f:ProcessSegment"}]},"da_graph":{"@context":{"rdfs":"http://www.w3.org/2000/01/rdf-schema#","owl":"http://www.w3.org/2002/07/owl#","d3f":"http://d3fend.mitre.org/ontologies/d3fend.owl#","skos":"http://www.w3.org/2004/02/skos/core#"},"@graph":[{"@id":"d3f:CacheMemory","rdfs:label":"Processor Cache Memory"},{"@id":"d3f:DigitalArtifact","rdfs:hasSubClass":[{"@id":"d3f:HardwareDevice"},{"@id":"d3f:Storage"}],"rdfs:label":"Digital Artifact"},{"@id":"d3f:HardwareDevice","rdfs:hasSubClass":{"@id":"d3f:PrimaryStorage"},"rdfs:label":"Hardware Device"},{"@id":"d3f:PrimaryStorage","rdfs:hasSubClass":{"@id":"d3f:CacheMemory"},"rdfs:label":"Primary Storage"},{"@id":"d3f:Storage","rdfs:hasSubClass":{"@id":"d3f:PrimaryStorage"},"rdfs:label":"Storage"}]},"description":{"@context":{"rdfs":"http://www.w3.org/2000/01/rdf-schema#","owl":"http://www.w3.org/2002/07/owl#","d3f":"http://d3fend.mitre.org/ontologies/d3fend.owl#","skos":"http://www.w3.org/2004/02/skos/core#"},"@graph":[{"@id":"d3f:CacheMemory","@type":["owl:NamedIndividual","owl:Class"],"d3f:accessed-by":{"@id":"d3f:CentralProcessingUnit"},"d3f:definition":"Cache memory is temporary storage that is more readily available to the processor than the computer's main memory source, located between the main memory and the processor.  It is typically either integrated directly into the CPU chip (level 1 cache) or placed on a separate chip with a bus interconnect with the CPU (level 2 cache).","d3f:may-contain":{"@id":"d3f:ProcessSegment"},"d3f:modifies":{"@id":"d3f:CacheMemory"},"rdfs:isDefinedBy":"https://whatis.techtarget.com/definition/memory","rdfs:label":"Processor Cache Memory","rdfs:seeAlso":"https://dbpedia.org/page/CPU_cache","rdfs:subClassOf":{"@id":"d3f:PrimaryStorage"}},{"@id":"d3f:CentralProcessingUnit"},{"@id":"d3f:PrimaryStorage"},{"@id":"d3f:ProcessSegment"}]}}