{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "f07c2711",
   "metadata": {},
   "source": [
    "# 欢迎来到香山 Tutorial - GEM5 部分"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "660a7acb",
   "metadata": {},
   "source": [
    "## 1. 编译运行 GEM5"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "id": "2f2c9ce0",
   "metadata": {
    "vscode": {
     "languageId": "shellscript"
    }
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "~/tutorial-2025 ~/tutorial-2025/tutorial\n",
      "SET XS_PROJECT_ROOT: /home/cyy/tutorial-2025\n",
      "SET NOOP_HOME (XiangShan RTL Home): /home/cyy/tutorial-2025/XiangShan\n",
      "SET NEMU_HOME: /home/cyy/tutorial-2025/NEMU\n",
      "SET AM_HOME: /home/cyy/tutorial-2025/nexus-am\n",
      "SET DRAMSIM3_HOME: /home/cyy/tutorial-2025/DRAMsim3\n",
      "SET gem5_home: /home/cyy/tutorial-2025/gem5\n",
      "~/tutorial-2025/tutorial\n",
      "DRAMSim3 already built, skip building DRAMSim3\n",
      "~/tutorial-2025/gem5 ~/tutorial-2025/tutorial\n",
      "scons: Reading SConscript files ...\n",
      "Mkdir(\"/home/cyy/tutorial-2025/gem5/build/RISCV/gem5.build\")\n",
      "Checking for linker -Wl,--as-needed support... yes\n",
      "Checking for linker -fuse-ld=mold support... yes\n",
      "Checking for compiler -Wno-free-nonheap-object support... yes\n",
      "Checking for compiler -gz support... yes\n",
      "Checking for linker -gz support... yes\n",
      "Info: Using Python config: python3-config\n",
      "Checking for C header file Python.h... yes\n",
      "Checking Python version... 3.10.12\n",
      "Checking for accept(0,0,0) in C++ library None... yes\n",
      "Checking for zlibVersion() in C++ library z... yes\n",
      "Checking for ZSTD_isError(0) in C++ library zstd... yes\n",
      "Checking for C library tcmalloc... yes\n",
      "Building in /home/cyy/tutorial-2025/gem5/build/RISCV\n",
      "Variables file(s) /home/cyy/tutorial-2025/gem5/build/RISCV/gem5.build/variables or /home/cyy/tutorial-2025/gem5/build/variables/RISCV not found,\n",
      "  using defaults in /home/cyy/tutorial-2025/gem5/build_opts/RISCV\n",
      "Checking for C header file fenv.h... yes\n",
      "Checking for C header file png.h... no\n",
      "Warning: Header file <png.h> not found.\n",
      "         This host has no libpng library.\n",
      "         Disabling support for PNG framebuffers.\n",
      "Checking for clock_nanosleep(0,0,NULL,NULL) in C library None... yes\n",
      "Checking for C header file valgrind/valgrind.h... no\n",
      "Checking for pkg-config package hdf5-serial... no\n",
      "Checking for pkg-config package hdf5... no\n",
      "Checking for H5Fcreate(\"\", 0, 0, 0) in C library hdf5... no\n",
      "Warning: Couldn't find HDF5 C++ libraries. Disabling HDF5 support.\n",
      "Checking for C header file linux/kvm.h... yes\n",
      "Checking for timer_create(CLOCK_MONOTONIC, NULL, NULL) in C library None... yes\n",
      "Checking size of struct kvm_xsave ... yes\n",
      "Checking for member exclude_host in struct perf_event_attr...yes\n",
      "Checking for C header file linux/if_tun.h... yes\n",
      "Checking for shm_open(\"/test\", 0, 0) in C library None... yes\n",
      "Checking for pkg-config package protobuf... yes\n",
      "Checking for char temp; backtrace_symbols_fd((void *)&temp, 0, 0) in C library None... no\n",
      "Checking for char temp; backtrace_symbols_fd((void *)&temp, 0, 0) in C library execinfo... no\n",
      "Warning: No suitable back trace implementation found.\n",
      "Checking whether __i386__ is declared... no\n",
      "Checking whether __x86_64__ is declared... yes\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "Generating LALR tables\n",
      "WARNING: 4 shift/reduce conflicts\n",
      "WARNING: 1 reduce/reduce conflict\n",
      "WARNING: reduce/reduce conflict in state 98 resolved using rule (params -> empty)\n",
      "WARNING: rejected rule (types -> empty) in state 98\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Checking for compiler -Wno-self-assign-overloaded support... yes\n",
      "Checking for compiler -Wno-free-nonheap-object support... yes\n",
      "scons: done reading SConscript files.\n",
      "scons: Building targets ...\n",
      " [     CXX] RISCV/python/gem5py.cc -> .pyo\n",
      " [     CXX] RISCV/arch/generic/htm.cc -> .o\n",
      " [   SLICC] src/mem/ruby/protocol/MI_example.slicc -> RISCV/mem/ruby/protocol/AccessPermission.cc, RISCV/mem/ruby/protocol/AccessPermission.hh, RISCV/mem/ruby/protocol/AccessType.cc, RISCV/mem/ruby/protocol/AccessType.hh, RISCV/mem/ruby/protocol/CacheRequestType.cc, RISCV/mem/ruby/protocol/CacheRequestType.hh, RISCV/mem/ruby/protocol/CacheResourceType.cc, RISCV/mem/ruby/protocol/CacheResourceType.hh, RISCV/mem/ruby/protocol/CoherenceRequestType.cc, RISCV/mem/ruby/protocol/CoherenceRequestType.hh, RISCV/mem/ruby/protocol/CoherenceResponseType.cc, RISCV/mem/ruby/protocol/CoherenceResponseType.hh, RISCV/mem/ruby/protocol/DMARequestMsg.cc, RISCV/mem/ruby/protocol/DMARequestMsg.hh, RISCV/mem/ruby/protocol/DMARequestType.cc, RISCV/mem/ruby/protocol/DMARequestType.hh, RISCV/mem/ruby/protocol/DMAResponseMsg.cc, RISCV/mem/ruby/protocol/DMAResponseMsg.hh, RISCV/mem/ruby/protocol/DMAResponseType.cc, RISCV/mem/ruby/protocol/DMAResponseType.hh, RISCV/mem/ruby/protocol/DMASequencerRequestType.cc, RISCV/mem/ruby/protocol/DMASequencerRequestType.hh, RISCV/mem/ruby/protocol/DMA_Controller.cc, RISCV/mem/ruby/protocol/DMA_Controller.hh, RISCV/mem/ruby/protocol/DMA_Controller.py, RISCV/mem/ruby/protocol/DMA_Event.cc, RISCV/mem/ruby/protocol/DMA_Event.hh, RISCV/mem/ruby/protocol/DMA_State.cc, RISCV/mem/ruby/protocol/DMA_State.hh, RISCV/mem/ruby/protocol/DMA_TBE.cc, RISCV/mem/ruby/protocol/DMA_TBE.hh, RISCV/mem/ruby/protocol/DMA_Transitions.cc, RISCV/mem/ruby/protocol/DMA_Wakeup.cc, RISCV/mem/ruby/protocol/DirectoryRequestType.cc, RISCV/mem/ruby/protocol/DirectoryRequestType.hh, RISCV/mem/ruby/protocol/Directory_Controller.cc, RISCV/mem/ruby/protocol/Directory_Controller.hh, RISCV/mem/ruby/protocol/Directory_Controller.py, RISCV/mem/ruby/protocol/Directory_Entry.cc, RISCV/mem/ruby/protocol/Directory_Entry.hh, RISCV/mem/ruby/protocol/Directory_Event.cc, RISCV/mem/ruby/protocol/Directory_Event.hh, RISCV/mem/ruby/protocol/Directory_State.cc, RISCV/mem/ruby/protocol/Directory_State.hh, RISCV/mem/ruby/protocol/Directory_TBE.cc, RISCV/mem/ruby/protocol/Directory_TBE.hh, RISCV/mem/ruby/protocol/Directory_Transitions.cc, RISCV/mem/ruby/protocol/Directory_Wakeup.cc, RISCV/mem/ruby/protocol/HtmCallbackMode.cc, RISCV/mem/ruby/protocol/HtmCallbackMode.hh, RISCV/mem/ruby/protocol/HtmFailedInCacheReason.cc, RISCV/mem/ruby/protocol/HtmFailedInCacheReason.hh, RISCV/mem/ruby/protocol/InvalidateGeneratorStatus.cc, RISCV/mem/ruby/protocol/InvalidateGeneratorStatus.hh, RISCV/mem/ruby/protocol/L1Cache_Controller.cc, RISCV/mem/ruby/protocol/L1Cache_Controller.hh, RISCV/mem/ruby/protocol/L1Cache_Controller.py, RISCV/mem/ruby/protocol/L1Cache_Entry.cc, RISCV/mem/ruby/protocol/L1Cache_Entry.hh, RISCV/mem/ruby/protocol/L1Cache_Event.cc, RISCV/mem/ruby/protocol/L1Cache_Event.hh, RISCV/mem/ruby/protocol/L1Cache_State.cc, RISCV/mem/ruby/protocol/L1Cache_State.hh, RISCV/mem/ruby/protocol/L1Cache_TBE.cc, RISCV/mem/ruby/protocol/L1Cache_TBE.hh, RISCV/mem/ruby/protocol/L1Cache_Transitions.cc, RISCV/mem/ruby/protocol/L1Cache_Wakeup.cc, RISCV/mem/ruby/protocol/LinkDirection.cc, RISCV/mem/ruby/protocol/LinkDirection.hh, RISCV/mem/ruby/protocol/LockStatus.cc, RISCV/mem/ruby/protocol/LockStatus.hh, RISCV/mem/ruby/protocol/MachineType.cc, RISCV/mem/ruby/protocol/MachineType.hh, RISCV/mem/ruby/protocol/MaskPredictorIndex.cc, RISCV/mem/ruby/protocol/MaskPredictorIndex.hh, RISCV/mem/ruby/protocol/MaskPredictorTraining.cc, RISCV/mem/ruby/protocol/MaskPredictorTraining.hh, RISCV/mem/ruby/protocol/MaskPredictorType.cc, RISCV/mem/ruby/protocol/MaskPredictorType.hh, RISCV/mem/ruby/protocol/MemoryControlRequestType.cc, RISCV/mem/ruby/protocol/MemoryControlRequestType.hh, RISCV/mem/ruby/protocol/MemoryMsg.cc, RISCV/mem/ruby/protocol/MemoryMsg.hh, RISCV/mem/ruby/protocol/MemoryRequestType.cc, RISCV/mem/ruby/protocol/MemoryRequestType.hh, RISCV/mem/ruby/protocol/MessageSizeType.cc, RISCV/mem/ruby/protocol/MessageSizeType.hh, RISCV/mem/ruby/protocol/PrefetchBit.cc, RISCV/mem/ruby/protocol/PrefetchBit.hh, RISCV/mem/ruby/protocol/RequestMsg.cc, RISCV/mem/ruby/protocol/RequestMsg.hh, RISCV/mem/ruby/protocol/RequestStatus.cc, RISCV/mem/ruby/protocol/RequestStatus.hh, RISCV/mem/ruby/protocol/ResponseMsg.cc, RISCV/mem/ruby/protocol/ResponseMsg.hh, RISCV/mem/ruby/protocol/RubyAccessMode.cc, RISCV/mem/ruby/protocol/RubyAccessMode.hh, RISCV/mem/ruby/protocol/RubyRequestType.cc, RISCV/mem/ruby/protocol/RubyRequestType.hh, RISCV/mem/ruby/protocol/SequencerMsg.cc, RISCV/mem/ruby/protocol/SequencerMsg.hh, RISCV/mem/ruby/protocol/SequencerRequestType.cc, RISCV/mem/ruby/protocol/SequencerRequestType.hh, RISCV/mem/ruby/protocol/SequencerStatus.cc, RISCV/mem/ruby/protocol/SequencerStatus.hh, RISCV/mem/ruby/protocol/SeriesRequestGeneratorStatus.cc, RISCV/mem/ruby/protocol/SeriesRequestGeneratorStatus.hh, RISCV/mem/ruby/protocol/TesterStatus.cc, RISCV/mem/ruby/protocol/TesterStatus.hh, RISCV/mem/ruby/protocol/TransitionResult.cc, RISCV/mem/ruby/protocol/TransitionResult.hh, RISCV/mem/ruby/protocol/Types.hh\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "MI_example-cache.sm:179: Warning: Non-void return ignored, return type is 'bool'\n",
      "MI_example-cache.sm:181: Warning: Non-void return ignored, return type is 'bool'\n",
      "MI_example-cache.sm:339: Warning: Non-void return ignored, return type is 'Tick'\n",
      "MI_example-dir.sm:414: Warning: Non-void return ignored, return type is 'Tick'\n",
      "MI_example-dir.sm:418: Warning: Non-void return ignored, return type is 'Tick'\n",
      "MI_example-dir.sm:293: Warning: Unused action: a_sendWriteBackAck, Send writeback ack to requestor\n",
      "MI_example-dma.sm:189: Warning: Non-void return ignored, return type is 'Tick'\n",
      "MI_example-dma.sm:193: Warning: Non-void return ignored, return type is 'Tick'\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " [     CXX] RISCV/python/embedded.cc -> .pyo\n",
      " [EMBED BLOB] RISCV/python/importer.py, m5ImporterCode -> RISCV/python/m5ImporterCode.cc, RISCV/python/m5ImporterCode.hh\n",
      " [ DEFINES]  -> RISCV/python/m5/defines.py\n",
      " [GENERATE] riscv -> RISCV/arch/vecregs.hh\n",
      " [ CFG ISA]  -> RISCV/config/the_isa.hh\n",
      " [CONFIG H] HAVE_DEPRECATED_NAMESPACE, 1 -> RISCV/config/have_deprecated_namespace.hh\n",
      " [EMBED BLOB] RISCV/arch/riscv/gdb-xml/riscv-64bit-cpu.xml, gdb_xml_riscv_cpu -> RISCV/arch/riscv/gdb-xml/gdb_xml_riscv_cpu.cc, RISCV/arch/riscv/gdb-xml/gdb_xml_riscv_cpu.hh\n",
      " [EMBED BLOB] RISCV/arch/riscv/gdb-xml/riscv-64bit-csr.xml, gdb_xml_riscv_csr -> RISCV/arch/riscv/gdb-xml/gdb_xml_riscv_csr.cc, RISCV/arch/riscv/gdb-xml/gdb_xml_riscv_csr.hh\n",
      " [EMBED BLOB] RISCV/arch/riscv/gdb-xml/riscv-64bit-fpu.xml, gdb_xml_riscv_fpu -> RISCV/arch/riscv/gdb-xml/gdb_xml_riscv_fpu.cc, RISCV/arch/riscv/gdb-xml/gdb_xml_riscv_fpu.hh\n",
      " [EMBED BLOB] RISCV/arch/riscv/gdb-xml/riscv.xml, gdb_xml_riscv_target -> RISCV/arch/riscv/gdb-xml/gdb_xml_riscv_target.cc, RISCV/arch/riscv/gdb-xml/gdb_xml_riscv_target.hh\n",
      " [ISA DESC] RISCV/arch/riscv/isa/main.isa -> generated/decoder-g.cc.inc, generated/decoder-ns.cc.inc, generated/decode-method.cc.inc, generated/decoder.hh, generated/decoder-g.hh.inc, generated/decoder-ns.hh.inc, generated/exec-g.cc.inc, generated/exec-ns.cc.inc, generated/decoder.cc, generated/inst-constrs.cc, generated/generic_cpu_exec.cc\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "Generating LALR tables\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " [GENERATE] riscv -> RISCV/arch/isa.hh\n",
      " [     CXX] RISCV/base/atomicio.cc -> .o\n",
      " [     CXX] RISCV/base/bitfield.cc -> .o\n",
      " [CONFIG H] HAVE_PNG, 0 -> RISCV/config/have_png.hh\n",
      " [CONFIG H] HAVE_FENV, 1 -> RISCV/config/have_fenv.hh\n",
      " [CONFIG H] HAVE_VALGRIND, 0 -> RISCV/config/have_valgrind.hh\n",
      " [CONFIG H] USE_POSIX_CLOCK, 1 -> RISCV/config/use_posix_clock.hh\n",
      " [     CXX] RISCV/base/version.cc -> .o\n",
      " [     CXX] RISCV/base/temperature.cc -> .o\n",
      " [     CXX] RISCV/base/types.cc -> .o\n",
      " [  PROTOC] RISCV/proto/inst.proto -> RISCV/proto/inst.pb.cc, RISCV/proto/inst.pb.h\n",
      " [  PROTOC] RISCV/proto/inst_dep_record.proto -> RISCV/proto/inst_dep_record.pb.cc, RISCV/proto/inst_dep_record.pb.h\n",
      " [  PROTOC] RISCV/proto/packet.proto -> RISCV/proto/packet.pb.cc, RISCV/proto/packet.pb.h\n",
      " [     CXX] RISCV/cpu/pred/stream/stream_common.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/ftb/stream_common.cc -> .o\n",
      " [CONFIG H] HAVE_PROTOBUF, 1 -> RISCV/config/have_protobuf.hh\n",
      " [CONFIG H] HAVE_TUNTAP, 1 -> RISCV/config/have_tuntap.hh\n",
      " [     CXX] RISCV/mem/htm.cc -> .o\n",
      " [    LINK]  -> RISCV/gem5py\n",
      " [     CXX] RISCV/base/time.cc -> .o\n",
      " [     CXX] RISCV/base/fiber.cc -> .o\n",
      " [     CXX] RISCV/base/fenv.cc -> .o\n",
      " [     CXX] RISCV/arch/riscv/gdb-xml/gdb_xml_riscv_csr.cc -> .o\n",
      " [     CXX] RISCV/arch/riscv/gdb-xml/gdb_xml_riscv_cpu.cc -> .o\n",
      " [     CXX] RISCV/arch/riscv/gdb-xml/gdb_xml_riscv_target.cc -> .o\n",
      " [     CXX] RISCV/arch/riscv/gdb-xml/gdb_xml_riscv_fpu.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/ras.cc -> .o\n",
      " [     CXX] RISCV/base/stats/text.cc -> .o\n",
      " [     CXX] RISCV/base/stats/storage.cc -> .o\n",
      " [     CXX] RISCV/cpu/golden_global_mem.cc -> .o\n",
      " [     CXX] RISCV/base/stats/info.cc -> .o\n",
      " [     CXX] RISCV/base/loader/symtab.cc -> .o\n",
      " [     CXX] RISCV/base/loader/image_file_data.cc -> .o\n",
      " [     CXX] RISCV/dev/reset_port.cc -> .o\n",
      " [     CXX] RISCV/dev/intpin.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/general_arch_db.cc -> .o\n",
      " [     CXX] RISCV/arch/riscv/pagetable.cc -> .o\n",
      " [     CXX] RISCV/base/str.cc -> .o\n",
      " [     CXX] RISCV/base/match.cc -> .o\n",
      " [     CXX] RISCV/base/logging.cc -> .o\n",
      " [     CXX] RISCV/base/inifile.cc -> .o\n",
      " [     CXX] RISCV/base/random.cc -> .o\n",
      " [     CXX] RISCV/dev/net/pktfifo.cc -> .o\n",
      " [     CXX] RISCV/base/output.cc -> .o\n",
      " [     CXX] RISCV/dev/net/etherpkt.cc -> .o\n",
      " [     CXX] RISCV/dev/ps2/types.cc -> .o\n",
      " [     CXX] RISCV/base/inet.cc -> .o\n",
      " [     CXX] RISCV/base/hostinfo.cc -> .o\n",
      " [     CXX] RISCV/kern/operatingsystem.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/SimpleDisk.cc\n",
      " [ TRACING]  -> RISCV/debug/ExecThread.cc\n",
      " [ TRACING]  -> RISCV/debug/Intel8254Timer.hh\n",
      " [ TRACING]  -> RISCV/debug/StoreBuffer.hh\n",
      " [EMBED PY] RISCV/cpu/testers/memtest/MemTest.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/FoldedHist.hh\n",
      " [EMBED PY] RISCV/sim/Root.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/ExecThread.hh\n",
      " [     CXX] RISCV/cpu/pred/ftb/folded_hist.cc -> .o\n",
      " [     CXX] RISCV/cpu/testers/memtest/MemTest.py.cc -> .pyo\n",
      " [     CXX] RISCV/sim/Root.py.cc -> .pyo\n",
      " [     CXX] RISCV/cpu/testers/memtest/MemTest.py.cc -> .o\n",
      " [EMBED PY] RISCV/python/gem5/components/cachehierarchies/abstract_cache_hierarchy.py -> .cc\n",
      " [     CXX] RISCV/debug/ExecThread.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/abstract_cache_hierarchy.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/ExecAll.hh\n",
      " [ TRACING]  -> RISCV/debug/DecoupleBPVerbose.hh\n",
      " [EMBED PY] RISCV/arch/riscv/RiscvCPU.py -> .cc\n",
      " [     CXX] RISCV/arch/riscv/RiscvCPU.py.cc -> .pyo\n",
      " [     CXX] RISCV/arch/riscv/RiscvCPU.py.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/LoopPredictorVerbose.hh\n",
      " [EMBED PY] RISCV/mem/MemDelay.py -> .cc\n",
      " [EMBED PY] RISCV/python/gem5/components/cachehierarchies/ruby/caches/mi_example/dma_controller.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/IsaFake.hh\n",
      " [ TRACING]  -> RISCV/debug/NemuPlic.cc\n",
      " [ TRACING]  -> RISCV/debug/Event.hh\n",
      " [     CXX] RISCV/mem/MemDelay.py.cc -> .pyo\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/ruby/caches/mi_example/dma_controller.py.cc -> .pyo\n",
      " [     CXX] RISCV/mem/MemDelay.py.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/NemuPlic.hh\n",
      " [     CXX] RISCV/dev/intel_8254_timer.cc -> .o\n",
      " [     CXX] RISCV/base/pollevent.cc -> .o\n",
      " [     CXX] RISCV/debug/NemuPlic.cc -> .o\n",
      " [EMBED PY] RISCV/base/vnc/Vnc.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/SimpleCache.cc\n",
      " [     CXX] RISCV/base/vnc/Vnc.py.cc -> .o\n",
      " [     CXX] RISCV/base/vnc/Vnc.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/python/gem5/components/processors/random_generator.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/Writeback.cc\n",
      " [     CXX] RISCV/python/gem5/components/processors/random_generator.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/TLB.hh\n",
      " [ TRACING]  -> RISCV/debug/SnoopFilter.hh\n",
      " [ TRACING]  -> RISCV/debug/VIOBlock.cc\n",
      " [ TRACING]  -> RISCV/debug/ExecFaulting.hh\n",
      " [ TRACING]  -> RISCV/debug/EthernetPIO.cc\n",
      " [EMBED PY] RISCV/mem/ruby/network/Network.py -> .cc\n",
      " [EMBED PY] RISCV/cpu/simple/BaseNonCachingSimpleCPU.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/O3PipeView.cc\n",
      " [     CXX] RISCV/mem/ruby/network/Network.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/AnnotateAll.cc\n",
      " [ TRACING]  -> RISCV/debug/EthernetPIO.hh\n",
      " [     CXX] RISCV/cpu/simple/BaseNonCachingSimpleCPU.py.cc -> .pyo\n",
      " [     CXX] RISCV/cpu/simple/BaseNonCachingSimpleCPU.py.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/SimpleDisk.hh\n",
      " [EMBED PY] RISCV/cpu/testers/traffic_gen/BaseTrafficGen.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/AnnotateAll.hh\n",
      " [     CXX] RISCV/debug/EthernetPIO.cc -> .o\n",
      " [EMBED PY] RISCV/python/gem5/components/boards/riscv_board.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/RiscvMisc.cc\n",
      " [     CXX] RISCV/debug/SimpleDisk.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/Hint.hh\n",
      " [     CXX] RISCV/cpu/testers/traffic_gen/BaseTrafficGen.py.cc -> .pyo\n",
      " [     CXX] RISCV/python/gem5/components/boards/riscv_board.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/Annotate.hh\n",
      " [ TRACING]  -> RISCV/debug/AnnotateQ.hh\n",
      " [ TRACING]  -> RISCV/debug/AnnotateVerbose.hh\n",
      " [     CXX] RISCV/cpu/testers/traffic_gen/BaseTrafficGen.py.cc -> .o\n",
      " [EMBED PY] RISCV/sim/ClockedObject.py -> .cc\n",
      " [EMBED PY] RISCV/cpu/simple/probes/SimPoint.py -> .cc\n",
      " [     CXX] RISCV/debug/AnnotateAll.cc -> .o\n",
      " [     CXX] RISCV/sim/ClockedObject.py.cc -> .pyo\n",
      " [     CXX] RISCV/cpu/simple/probes/SimPoint.py.cc -> .o\n",
      " [     CXX] RISCV/cpu/simple/probes/SimPoint.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/python/gem5/coherence_protocol.py -> .cc\n",
      " [EMBED PY] RISCV/python/gem5/components/cachehierarchies/classic/caches/l1icache.py -> .cc\n",
      " [EMBED PY] RISCV/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/__init__.py -> .cc\n",
      " [     CXX] RISCV/python/gem5/coherence_protocol.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/cpu/o3/BaseO3Checker.py -> .cc\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/__init__.py.cc -> .pyo\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/classic/caches/l1icache.py.cc -> .pyo\n",
      " [     CXX] RISCV/cpu/o3/BaseO3Checker.py.cc -> .pyo\n",
      " [     CXX] RISCV/cpu/o3/BaseO3Checker.py.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/DMACopyEngine.cc\n",
      " [EMBED PY] RISCV/python/gem5/components/processors/gups_generator.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/SimpleCache.hh\n",
      " [     CXX] RISCV/python/gem5/components/processors/gups_generator.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/GDBRead.cc\n",
      " [EMBED PY] RISCV/python/m5/debug.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/GDBRead.hh\n",
      " [     CXX] RISCV/python/m5/debug.py.cc -> .pyo\n",
      " [     CXX] RISCV/debug/SimpleCache.cc -> .o\n",
      " [EMBED PY] RISCV/python/gem5/resources/resource.py -> .cc\n",
      " [EMBED PY] RISCV/python/m5/ext/pystats/group.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/Writeback.hh\n",
      " [     CXX] RISCV/debug/GDBRead.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/resources/resource.py.cc -> .pyo\n",
      " [     CXX] RISCV/python/m5/ext/pystats/group.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/VIOBlock.hh\n",
      " [     CXX] RISCV/debug/Writeback.cc -> .o\n",
      " [EMBED PY] RISCV/learning_gem5/part2/SimpleMemobj.py -> .cc\n",
      " [     CXX] RISCV/debug/VIOBlock.cc -> .o\n",
      " [EMBED PY] RISCV/python/gem5/components/cachehierarchies/classic/abstract_classic_cache_hierarchy.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/O3PipeView.hh\n",
      " [     CXX] RISCV/learning_gem5/part2/SimpleMemobj.py.cc -> .pyo\n",
      " [     CXX] RISCV/learning_gem5/part2/SimpleMemobj.py.cc -> .o\n",
      " [     CXX] RISCV/debug/O3PipeView.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/classic/abstract_classic_cache_hierarchy.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/sst/OutgoingRequestBridge.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/DMACopyEngine.hh\n",
      " [     CXX] RISCV/sst/OutgoingRequestBridge.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/systemc/python/tlm.py -> .cc\n",
      " [     CXX] RISCV/debug/DMACopyEngine.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/RiscvMisc.hh\n",
      " [ TRACING]  -> RISCV/debug/Faults.hh\n",
      " [     CXX] RISCV/systemc/python/tlm.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/MinorTiming.cc\n",
      " [EMBED PY] RISCV/mem/qos/QoSPolicy.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/ITTAGE.cc\n",
      " [     CXX] RISCV/debug/RiscvMisc.cc -> .o\n",
      " [EMBED PY] RISCV/python/gem5/components/memory/single_channel.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/DecoupleBPProbe.cc\n",
      " [     CXX] RISCV/mem/qos/QoSPolicy.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/DiffValue.cc\n",
      " [     CXX] RISCV/python/gem5/components/memory/single_channel.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/base/Graphics.py -> .cc\n",
      " [EMBED PY] RISCV/python/gem5/components/memory/dram_interfaces/lpddr5.py -> .cc\n",
      " [EMBED PY] RISCV/sim/DVFSHandler.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/LoopPredictor.cc\n",
      " [     CXX] RISCV/base/Graphics.py.cc -> .o\n",
      " [     CXX] RISCV/base/Graphics.py.cc -> .pyo\n",
      " [     CXX] RISCV/python/gem5/components/memory/dram_interfaces/lpddr5.py.cc -> .pyo\n",
      " [     CXX] RISCV/sim/DVFSHandler.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/python/m5/util/terminal.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/Activity.cc\n",
      " [ TRACING]  -> RISCV/debug/autoNextline.cc\n",
      " [     CXX] RISCV/python/m5/util/terminal.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/ExecEffAddr.cc\n",
      " [EMBED PY] RISCV/python/gem5/components/cachehierarchies/__init__.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/MiscRegs.cc\n",
      " [EMBED PY] RISCV/sim/PowerState.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/ExecEffAddr.hh\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/__init__.py.cc -> .pyo\n",
      " [     CXX] RISCV/sim/PowerState.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/mem/MemChecker.py -> .cc\n",
      " [     CXX] RISCV/debug/ExecEffAddr.cc -> .o\n",
      " [EMBED PY] RISCV/mem/ExternalSlave.py -> .cc\n",
      " [EMBED PY] RISCV/mem/probes/BaseMemProbe.py -> .cc\n",
      " [     CXX] RISCV/mem/MemChecker.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/DiskImageWrite.cc\n",
      " [     CXX] RISCV/mem/ExternalSlave.py.cc -> .o\n",
      " [     CXX] RISCV/mem/ExternalSlave.py.cc -> .pyo\n",
      " [     CXX] RISCV/mem/probes/BaseMemProbe.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/LSQUnit.cc\n",
      " [EMBED PY] RISCV/cpu/testers/traffic_gen/TrafficGen.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/TAGEUseful.cc\n",
      " [ TRACING]  -> RISCV/debug/DirectedTest.cc\n",
      " [EMBED PY] RISCV/python/gem5/components/cachehierarchies/ruby/caches/mi_example/directory.py -> .cc\n",
      " [     CXX] RISCV/cpu/testers/traffic_gen/TrafficGen.py.cc -> .o\n",
      " [     CXX] RISCV/cpu/testers/traffic_gen/TrafficGen.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/mem/ruby/protocol/DMA_Controller.py -> .cc\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/ruby/caches/mi_example/directory.py.cc -> .pyo\n",
      " [     CXX] RISCV/mem/ruby/protocol/DMA_Controller.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/MinorTiming.hh\n",
      " [ TRACING]  -> RISCV/debug/ITTAGE.hh\n",
      " [ TRACING]  -> RISCV/debug/AheadPipeline.cc\n",
      " [EMBED PY] RISCV/python/gem5/components/processors/random_generator_core.py -> .cc\n",
      " [     CXX] RISCV/debug/MinorTiming.cc -> .o\n",
      " [     CXX] RISCV/debug/ITTAGE.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/processors/random_generator_core.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/DiffValue.hh\n",
      " [ TRACING]  -> RISCV/debug/DecoupleBPProbe.hh\n",
      " [EMBED PY] RISCV/cpu/o3/probe/ElasticTrace.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/ExecEnable.hh\n",
      " [     CXX] RISCV/debug/DiffValue.cc -> .o\n",
      " [EMBED PY] RISCV/python/m5/objects/__init__.py -> .cc\n",
      " [     CXX] RISCV/cpu/o3/probe/ElasticTrace.py.cc -> .pyo\n",
      " [     CXX] RISCV/cpu/o3/probe/ElasticTrace.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/objects/__init__.py.cc -> .pyo\n",
      " [     CXX] RISCV/debug/DecoupleBPProbe.cc -> .o\n",
      " [EMBED PY] RISCV/mem/ruby/protocol/L1Cache_Controller.py -> .cc\n",
      " [     CXX] RISCV/mem/ruby/protocol/L1Cache_Controller.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/Uart.cc\n",
      " [ TRACING]  -> RISCV/debug/LoopPredictor.hh\n",
      " [ TRACING]  -> RISCV/debug/NemuMMC.cc\n",
      " [     CXX] RISCV/debug/LoopPredictor.cc -> .o\n",
      " [EMBED PY] RISCV/arch/riscv/MinorCPU.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/Indirect.cc\n",
      " [ TRACING]  -> RISCV/debug/Drain.hh\n",
      " [     CXX] RISCV/arch/riscv/MinorCPU.py.cc -> .pyo\n",
      " [     CXX] RISCV/arch/riscv/MinorCPU.py.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/SimpleMemobj.cc\n",
      " [EMBED PY] RISCV/cpu/simple/BaseSimpleCPU.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/StoreSet.cc\n",
      " [EMBED PY] RISCV/arch/riscv/RiscvSeWorkload.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/autoNextline.hh\n",
      " [     CXX] RISCV/cpu/simple/BaseSimpleCPU.py.cc -> .pyo\n",
      " [     CXX] RISCV/cpu/simple/BaseSimpleCPU.py.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/NoncoherentXBar.hh\n",
      " [     CXX] RISCV/arch/riscv/RiscvSeWorkload.py.cc -> .pyo\n",
      " [     CXX] RISCV/debug/autoNextline.cc -> .o\n",
      " [     CXX] RISCV/arch/riscv/RiscvSeWorkload.py.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/VIOConsole.cc\n",
      " [ TRACING]  -> RISCV/debug/EthernetIntr.cc\n",
      " [ TRACING]  -> RISCV/debug/MiscRegs.hh\n",
      " [ TRACING]  -> RISCV/debug/HtmCpu.cc\n",
      " [ TRACING]  -> RISCV/debug/GDBAll.cc\n",
      " [ TRACING]  -> RISCV/debug/DiskImageWrite.hh\n",
      " [ TRACING]  -> RISCV/debug/TrafficGen.cc\n",
      " [ TRACING]  -> RISCV/debug/TAGEUseful.hh\n",
      " [     CXX] RISCV/debug/MiscRegs.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/LSQUnit.hh\n",
      " [EMBED PY] RISCV/python/gem5/components/processors/gups_generator_core.py -> .cc\n",
      " [     CXX] RISCV/debug/DiskImageWrite.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/Decoder.cc\n",
      " [     CXX] RISCV/debug/TAGEUseful.cc -> .o\n",
      " [     CXX] RISCV/debug/LSQUnit.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/processors/gups_generator_core.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/dev/pci/PciHost.py -> .cc\n",
      " [EMBED PY] RISCV/systemc/python/systemc.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/Indirect.hh\n",
      " [ TRACING]  -> RISCV/debug/Decoder.hh\n",
      " [     CXX] RISCV/systemc/python/systemc.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/python/m5/core.py -> .cc\n",
      " [     CXX] RISCV/dev/pci/PciHost.py.cc -> .pyo\n",
      " [     CXX] RISCV/debug/Indirect.cc -> .o\n",
      " [     CXX] RISCV/debug/Decoder.cc -> .o\n",
      " [     CXX] RISCV/dev/pci/PciHost.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/core.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/python/gem5/resources/md5_utils.py -> .cc\n",
      " [EMBED PY] RISCV/python/m5/ext/pystats/jsonserializable.py -> .cc\n",
      " [EMBED PY] RISCV/mem/ruby/structures/DirectoryMemory.py -> .cc\n",
      " [     CXX] RISCV/python/gem5/resources/md5_utils.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/AheadPipeline.hh\n",
      " [     CXX] RISCV/mem/ruby/structures/DirectoryMemory.py.cc -> .pyo\n",
      " [     CXX] RISCV/python/m5/ext/pystats/jsonserializable.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/EthernetNoData.cc\n",
      " [EMBED PY] RISCV/python/gem5/components/cachehierarchies/classic/__init__.py -> .cc\n",
      " [     CXX] RISCV/debug/AheadPipeline.cc -> .o\n",
      " [EMBED PY] RISCV/sim/power/PowerModelState.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/EthernetNoData.hh\n",
      " [ TRACING]  -> RISCV/debug/Uart.hh\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/classic/__init__.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/O3CPUAll.cc\n",
      " [     CXX] RISCV/sim/power/PowerModelState.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/ExternalPort.hh\n",
      " [ TRACING]  -> RISCV/debug/EthernetCksum.hh\n",
      " [ TRACING]  -> RISCV/debug/EthernetSM.hh\n",
      " [     CXX] RISCV/debug/Uart.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/O3CPUAll.hh\n",
      " [ TRACING]  -> RISCV/debug/Context.cc\n",
      " [ TRACING]  -> RISCV/debug/NemuMMC.hh\n",
      " [EMBED PY] RISCV/python/gem5/components/boards/mem_mode.py -> .cc\n",
      " [EMBED PY] RISCV/systemc/tlm_bridge/TlmBridge.py -> .cc\n",
      " [EMBED PY] RISCV/arch/riscv/RiscvISA.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/GDBMisc.cc\n",
      " [ TRACING]  -> RISCV/debug/SimpleMemobj.hh\n",
      " [ TRACING]  -> RISCV/debug/StoreSet.hh\n",
      " [     CXX] RISCV/python/gem5/components/boards/mem_mode.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/VIOConsole.hh\n",
      " [     CXX] RISCV/debug/NemuMMC.cc -> .o\n",
      " [     CXX] RISCV/arch/riscv/RiscvISA.py.cc -> .pyo\n",
      " [     CXX] RISCV/systemc/tlm_bridge/TlmBridge.py.cc -> .pyo\n",
      " [     CXX] RISCV/arch/riscv/RiscvISA.py.cc -> .o\n",
      " [     CXX] RISCV/debug/SimpleMemobj.cc -> .o\n",
      " [     CXX] RISCV/debug/StoreSet.cc -> .o\n",
      " [     CXX] RISCV/cpu/o3/store_set.cc -> .o\n",
      " [     CXX] RISCV/debug/VIOConsole.cc -> .o\n",
      " [EMBED PY] RISCV/python/gem5/components/memory/memory.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/EthernetIntr.hh\n",
      " [ TRACING]  -> RISCV/debug/HtmCpu.hh\n",
      " [ TRACING]  -> RISCV/debug/GDBAll.hh\n",
      " [     CXX] RISCV/debug/EthernetIntr.cc -> .o\n",
      " [     CXX] RISCV/debug/HtmCpu.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/memory/memory.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/GDBExtra.hh\n",
      " [ TRACING]  -> RISCV/debug/GDBRecv.hh\n",
      " [ TRACING]  -> RISCV/debug/GDBSend.hh\n",
      " [ TRACING]  -> RISCV/debug/GDBWrite.hh\n",
      " [EMBED PY] RISCV/python/gem5/components/memory/dram_interfaces/lpddr3.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/TLBtrace.cc\n",
      " [EMBED PY] RISCV/sim/power/ThermalModel.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/DiskImageRead.cc\n",
      " [EMBED PY] RISCV/python/gem5/components/cachehierarchies/ruby/caches/abstract_l2_cache.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/TrafficGen.hh\n",
      " [EMBED PY] RISCV/python/m5/util/pybind.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/MinorTrace.cc\n",
      " [     CXX] RISCV/python/gem5/components/memory/dram_interfaces/lpddr3.py.cc -> .pyo\n",
      " [     CXX] RISCV/sim/power/ThermalModel.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/DecoupleBPHist.cc\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/ruby/caches/abstract_l2_cache.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/Diff2.cc\n",
      " [     CXX] RISCV/debug/TrafficGen.cc -> .o\n",
      " [     CXX] RISCV/python/m5/util/pybind.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/StackDist.hh\n",
      " [ TRACING]  -> RISCV/debug/DynInst.cc\n",
      " [EMBED PY] RISCV/mem/DRAMInterface.py -> .cc\n",
      " [EMBED PY] RISCV/learning_gem5/part2/SimpleObject.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/SimpleTrace.cc\n",
      " [ TRACING]  -> RISCV/debug/SyscallVerbose.hh\n",
      " [ TRACING]  -> RISCV/debug/LoopBuffer.cc\n",
      " [ TRACING]  -> RISCV/debug/IntRegs.cc\n",
      " [ TRACING]  -> RISCV/debug/Context.hh\n",
      " [ TRACING]  -> RISCV/debug/DiskImageRead.hh\n",
      " [EMBED PY] RISCV/sim/Workload.py -> .cc\n",
      " [EMBED PY] RISCV/mem/cache/compressors/Compressors.py -> .cc\n",
      " [EMBED PY] RISCV/dev/lupio/LupioTTY.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/HelloExample.cc\n",
      " [ TRACING]  -> RISCV/debug/GDBMisc.hh\n",
      " [EMBED PY] RISCV/dev/lupio/LupioRNG.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/PageTableWalker3.cc\n",
      " [EMBED PY] RISCV/python/gem5/components/cachehierarchies/ruby/caches/mi_example/__init__.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/ExecCPSeq.cc\n",
      " [EMBED PY] RISCV/dev/riscv/Clint.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/CCRegs.cc\n",
      " [     CXX] RISCV/mem/stack_dist_calc.cc -> .o\n",
      " [EMBED PY] RISCV/python/gem5/components/processors/linear_generator.py -> .cc\n",
      " [EMBED PY] RISCV/python/gem5/components/boards/se_binary_workload.py -> .cc\n",
      " [     CXX] RISCV/learning_gem5/part2/SimpleObject.py.cc -> .o\n",
      " [     CXX] RISCV/debug/DiskImageRead.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/ruby/caches/mi_example/__init__.py.cc -> .pyo\n",
      " [     CXX] RISCV/debug/Context.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/compressors/Compressors.py.cc -> .pyo\n",
      " [     CXX] RISCV/dev/lupio/LupioRNG.py.cc -> .o\n",
      " [     CXX] RISCV/dev/lupio/LupioRNG.py.cc -> .pyo\n",
      " [     CXX] RISCV/dev/lupio/LupioTTY.py.cc -> .o\n",
      " [     CXX] RISCV/dev/lupio/LupioTTY.py.cc -> .pyo\n",
      " [     CXX] RISCV/sim/Workload.py.cc -> .pyo\n",
      " [     CXX] RISCV/mem/DRAMInterface.py.cc -> .pyo\n",
      " [     CXX] RISCV/mem/DRAMInterface.py.cc -> .o\n",
      " [     CXX] RISCV/learning_gem5/part2/SimpleObject.py.cc -> .pyo\n",
      " [     CXX] RISCV/python/gem5/components/boards/se_binary_workload.py.cc -> .pyo\n",
      " [     CXX] RISCV/python/gem5/components/processors/linear_generator.py.cc -> .pyo\n",
      " [     CXX] RISCV/dev/riscv/Clint.py.cc -> .pyo\n",
      " [     CXX] RISCV/dev/riscv/Clint.py.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/ExecCPSeq.hh\n",
      " [     CXX] RISCV/debug/GDBMisc.cc -> .o\n",
      " [EMBED PY] RISCV/mem/cache/prefetch/Prefetcher.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/SimpleTrace.hh\n",
      " [ TRACING]  -> RISCV/debug/TLBtrace.hh\n",
      " [EMBED PY] RISCV/dev/riscv/NemuMMC.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/LSQ.cc\n",
      " [     CXX] RISCV/debug/ExecCPSeq.cc -> .o\n",
      " [     CXX] RISCV/dev/riscv/NemuMMC.py.cc -> .pyo\n",
      " [     CXX] RISCV/mem/cache/prefetch/Prefetcher.py.cc -> .pyo\n",
      " [     CXX] RISCV/debug/SimpleTrace.cc -> .o\n",
      " [     CXX] RISCV/debug/TLBtrace.cc -> .o\n",
      " [     CXX] RISCV/dev/riscv/NemuMMC.py.cc -> .o\n",
      " [EMBED PY] RISCV/mem/cache/tags/Tags.py -> .cc\n",
      " [     CXX] RISCV/mem/cache/tags/Tags.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/TAGE.cc\n",
      " [ TRACING]  -> RISCV/debug/PciDevice.cc\n",
      " [EMBED PY] RISCV/learning_gem5/part2/HelloObject.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/MinorTrace.hh\n",
      " [ TRACING]  -> RISCV/debug/HelloExample.hh\n",
      " [ TRACING]  -> RISCV/debug/BTBStats.cc\n",
      " [     CXX] RISCV/learning_gem5/part2/HelloObject.py.cc -> .pyo\n",
      " [     CXX] RISCV/learning_gem5/part2/HelloObject.py.cc -> .o\n",
      " [     CXX] RISCV/cpu/minor/activity.cc -> .o\n",
      " [     CXX] RISCV/debug/HelloExample.cc -> .o\n",
      " [     CXX] RISCV/debug/MinorTrace.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/Diff2.hh\n",
      " [ TRACING]  -> RISCV/debug/DecoupleBPHist.hh\n",
      " [ TRACING]  -> RISCV/debug/DynInst.hh\n",
      " [ TRACING]  -> RISCV/debug/Vma.hh\n",
      " [EMBED PY] RISCV/mem/ruby/system/RubySystem.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/TerminalVerbose.cc\n",
      " [     CXX] RISCV/debug/Diff2.cc -> .o\n",
      " [     CXX] RISCV/debug/DecoupleBPHist.cc -> .o\n",
      " [     CXX] RISCV/debug/DynInst.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/LoopBuffer.hh\n",
      " [     CXX] RISCV/mem/ruby/system/RubySystem.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/IntRegs.hh\n",
      " [     CXX] RISCV/debug/LoopBuffer.cc -> .o\n",
      " [     CXX] RISCV/debug/IntRegs.cc -> .o\n",
      " [EMBED PY] RISCV/sim/ArchDBer.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/VirtIOMMIO.cc\n",
      " [     CXX] RISCV/sim/ArchDBer.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/PciDevice.hh\n",
      " [EMBED PY] RISCV/python/gem5/components/processors/cpu_types.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/GarnetSyntheticTraffic.cc\n",
      " [ TRACING]  -> RISCV/debug/Scoreboard.cc\n",
      " [     CXX] RISCV/python/gem5/components/processors/cpu_types.py.cc -> .pyo\n",
      " [     CXX] RISCV/debug/PciDevice.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/CFI.hh\n",
      " [ TRACING]  -> RISCV/debug/PageTableWalker3.hh\n",
      " [ TRACING]  -> RISCV/debug/VIOIface.cc\n",
      " [ TRACING]  -> RISCV/debug/EthernetEEPROM.cc\n",
      " [ TRACING]  -> RISCV/debug/SimpleCPU.cc\n",
      " [     CXX] RISCV/debug/PageTableWalker3.cc -> .o\n",
      " [EMBED PY] RISCV/python/gem5/resources/downloader.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/EthernetEEPROM.hh\n",
      " [EMBED PY] RISCV/python/m5/ext/pystats/__init__.py -> .cc\n",
      " [     CXX] RISCV/python/gem5/resources/downloader.py.cc -> .pyo\n",
      " [     CXX] RISCV/debug/EthernetEEPROM.cc -> .o\n",
      " [     CXX] RISCV/python/m5/ext/pystats/__init__.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/Fetch.cc\n",
      " [EMBED PY] RISCV/sim/TickedObject.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/StatEvents.cc\n",
      " [     CXX] RISCV/sim/TickedObject.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/sim/Process.py -> .cc\n",
      " [    INFO] COPYING, LICENSE, README.md -> RISCV/python/m5/info.py\n",
      " [ TRACING]  -> RISCV/debug/StatEvents.hh\n",
      " [EMBED PY] RISCV/python/m5/trace.py -> .cc\n",
      " [EMBED PY] RISCV/mem/probes/MemFootprintProbe.py -> .cc\n",
      " [     CXX] RISCV/sim/Process.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/Registers.cc\n",
      " [ TRACING]  -> RISCV/debug/LSQ.hh\n",
      " [ TRACING]  -> RISCV/debug/TAGE.hh\n",
      " [EMBED PY] RISCV/python/m5/info.py -> .cc\n",
      " [EMBED PY] RISCV/base/filters/BloomFilters.py -> .cc\n",
      " [EMBED PY] RISCV/python/gem5/components/boards/abstract_system_board.py -> .cc\n",
      " [     CXX] RISCV/debug/StatEvents.cc -> .o\n",
      " [     CXX] RISCV/python/m5/trace.py.cc -> .pyo\n",
      " [     CXX] RISCV/mem/probes/MemFootprintProbe.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/GarnetSyntheticTraffic.hh\n",
      " [ TRACING]  -> RISCV/debug/SimpleCPU.hh\n",
      " [     CXX] RISCV/debug/LSQ.cc -> .o\n",
      " [     CXX] RISCV/base/filters/BloomFilters.py.cc -> .pyo\n",
      " [     CXX] RISCV/base/filters/BloomFilters.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/info.py.cc -> .pyo\n",
      " [     CXX] RISCV/debug/TAGE.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/boards/abstract_system_board.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/Registers.hh\n",
      " [     CXX] RISCV/debug/GarnetSyntheticTraffic.cc -> .o\n",
      " [     CXX] RISCV/debug/SimpleCPU.cc -> .o\n",
      " [EMBED PY] RISCV/mem/qos/QoSTurnaround.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/BTBStats.hh\n",
      " [ TRACING]  -> RISCV/debug/CCRegs.hh\n",
      " [     CXX] RISCV/mem/qos/QoSTurnaround.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/EthernetAll.cc\n",
      " [     CXX] RISCV/debug/BTBStats.cc -> .o\n",
      " [EMBED PY] RISCV/arch/riscv/RiscvDecoder.py -> .cc\n",
      " [EMBED PY] RISCV/python/gem5/components/memory/dram_interfaces/lpddr2.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/TerminalVerbose.hh\n",
      " [ TRACING]  -> RISCV/debug/Dispatch.cc\n",
      " [     CXX] RISCV/debug/CCRegs.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/NVM.hh\n",
      " [     CXX] RISCV/arch/riscv/RiscvDecoder.py.cc -> .pyo\n",
      " [     CXX] RISCV/python/gem5/components/memory/dram_interfaces/lpddr2.py.cc -> .pyo\n",
      " [     CXX] RISCV/arch/riscv/RiscvDecoder.py.cc -> .o\n",
      " [     CXX] RISCV/debug/TerminalVerbose.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/Commit.cc\n",
      " [EMBED PY] RISCV/python/gem5/simulate/exit_event.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/VirtIOMMIO.hh\n",
      " [     CXX] RISCV/python/gem5/simulate/exit_event.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/RubyTest.cc\n",
      " [EMBED PY] RISCV/python/m5/util/multidict.py -> .cc\n",
      " [     CXX] RISCV/debug/VirtIOMMIO.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/GDBExtra.cc\n",
      " [ TRACING]  -> RISCV/debug/Scoreboard.hh\n",
      " [ TRACING]  -> RISCV/debug/PageTableWalkerTwoStage.cc\n",
      " [     CXX] RISCV/python/m5/util/multidict.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/ExecEnable.cc\n",
      " [EMBED PY] RISCV/dev/net/Ethernet.py -> .cc\n",
      " [     CXX] RISCV/debug/GDBExtra.cc -> .o\n",
      " [     CXX] RISCV/cpu/o3/scoreboard.cc -> .o\n",
      " [     CXX] RISCV/debug/Scoreboard.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/Fetch.hh\n",
      " [ TRACING]  -> RISCV/debug/TLBGPre.cc\n",
      " [     CXX] RISCV/debug/ExecEnable.cc -> .o\n",
      " [     CXX] RISCV/dev/net/Ethernet.py.cc -> .o\n",
      " [     CXX] RISCV/dev/net/Ethernet.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/python/gem5/components/boards/kernel_disk_workload.py -> .cc\n",
      " [EMBED PY] RISCV/python/gem5/components/cachehierarchies/chi/nodes/memory_controller.py -> .cc\n",
      " [     CXX] RISCV/cpu/pred/btb.cc -> .o\n",
      " [     CXX] RISCV/debug/Fetch.cc -> .o\n",
      " [EMBED PY] RISCV/mem/ruby/network/garnet/GarnetLink.py -> .cc\n",
      " [     CXX] RISCV/python/gem5/components/boards/kernel_disk_workload.py.cc -> .pyo\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/chi/nodes/memory_controller.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/RubyTest.hh\n",
      " [     CXX] RISCV/mem/ruby/network/garnet/GarnetLink.py.cc -> .pyo\n",
      " [     CXX] RISCV/debug/RubyTest.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/MinorScoreboard.cc\n",
      " [ TRACING]  -> RISCV/debug/DecoupleBP.cc\n",
      " [ TRACING]  -> RISCV/debug/DumpCommit.cc\n",
      " [EMBED PY] RISCV/mem/SharedMemoryServer.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/ResponsePort.hh\n",
      " [ TRACING]  -> RISCV/debug/Decode.cc\n",
      " [EMBED PY] RISCV/python/gem5/components/memory/simple.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/VecPredRegs.cc\n",
      " [     CXX] RISCV/mem/SharedMemoryServer.py.cc -> .pyo\n",
      " [     CXX] RISCV/mem/SharedMemoryServer.py.cc -> .o\n",
      " [EMBED PY] RISCV/python/gem5/components/processors/linear_generator_core.py -> .cc\n",
      " [     CXX] RISCV/python/gem5/components/memory/simple.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/SyscallBase.hh\n",
      " [ TRACING]  -> RISCV/debug/EthernetAll.hh\n",
      " [EMBED PY] RISCV/mem/ruby/network/BasicLink.py -> .cc\n",
      " [     CXX] RISCV/python/gem5/components/processors/linear_generator_core.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/FTBStats.cc\n",
      " [ TRACING]  -> RISCV/debug/EthernetDMA.hh\n",
      " [ TRACING]  -> RISCV/debug/Dispatch.hh\n",
      " [ TRACING]  -> RISCV/debug/Commit.hh\n",
      " [     CXX] RISCV/mem/ruby/network/BasicLink.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/python/gem5/components/cachehierarchies/ruby/caches/abstract_l1_cache.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/Thread.hh\n",
      " [EMBED PY] RISCV/mem/HeteroMemCtrl.py -> .cc\n",
      " [     CXX] RISCV/debug/Commit.cc -> .o\n",
      " [     CXX] RISCV/debug/Dispatch.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/ruby/caches/abstract_l1_cache.py.cc -> .pyo\n",
      " [     CXX] RISCV/mem/HeteroMemCtrl.py.cc -> .o\n",
      " [     CXX] RISCV/mem/HeteroMemCtrl.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/dev/virtio/VirtIOBlock.py -> .cc\n",
      " [     CXX] RISCV/dev/virtio/VirtIOBlock.py.cc -> .o\n",
      " [     CXX] RISCV/dev/virtio/VirtIOBlock.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/TraceCPUInst.cc\n",
      " [ TRACING]  -> RISCV/debug/TLBGPre.hh\n",
      " [ TRACING]  -> RISCV/debug/IQ.cc\n",
      " [ TRACING]  -> RISCV/debug/FTB.cc\n",
      " [     CXX] RISCV/debug/TLBGPre.cc -> .o\n",
      " [EMBED PY] RISCV/python/m5/ticks.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/QOS.hh\n",
      " [ TRACING]  -> RISCV/debug/MinorScoreboard.hh\n",
      " [EMBED PY] RISCV/python/gem5/components/processors/complex_generator.py -> .cc\n",
      " [     CXX] RISCV/python/m5/ticks.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/DBPBTBStats.cc\n",
      " [ TRACING]  -> RISCV/debug/DecoupleBP.hh\n",
      " [ TRACING]  -> RISCV/debug/DumpCommit.hh\n",
      " [EMBED PY] RISCV/python/gem5/resources/__init__.py -> .cc\n",
      " [     CXX] RISCV/debug/MinorScoreboard.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/Decode.hh\n",
      " [     CXX] RISCV/python/gem5/components/processors/complex_generator.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/cpu/CPUTracers.py -> .cc\n",
      " [     CXX] RISCV/debug/DumpCommit.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/resources/__init__.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/Terminal.cc\n",
      " [     CXX] RISCV/debug/Decode.cc -> .o\n",
      " [     CXX] RISCV/debug/DecoupleBP.cc -> .o\n",
      " [     CXX] RISCV/cpu/CPUTracers.py.cc -> .pyo\n",
      " [     CXX] RISCV/cpu/CPUTracers.py.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/FTBStats.hh\n",
      " [ TRACING]  -> RISCV/debug/Activity.hh\n",
      " [ TRACING]  -> RISCV/debug/Plic.cc\n",
      " [ TRACING]  -> RISCV/debug/Config.hh\n",
      " [     CXX] RISCV/debug/FTBStats.cc -> .o\n",
      " [     CXX] RISCV/cpu/activity.cc -> .o\n",
      " [     CXX] RISCV/debug/Activity.cc -> .o\n",
      " [EMBED PY] RISCV/arch/riscv/PMP.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/CoherentXBar.hh\n",
      " [EMBED PY] RISCV/python/gem5/components/boards/abstract_board.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/EthernetDesc.cc\n",
      " [     CXX] RISCV/arch/riscv/PMP.py.cc -> .pyo\n",
      " [     CXX] RISCV/python/gem5/components/boards/abstract_board.py.cc -> .pyo\n",
      " [     CXX] RISCV/arch/riscv/PMP.py.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/Cache.hh\n",
      " [ TRACING]  -> RISCV/debug/ExecFlags.cc\n",
      " [ TRACING]  -> RISCV/debug/Stats.cc\n",
      " [ TRACING]  -> RISCV/debug/LupioRTC.cc\n",
      " [ TRACING]  -> RISCV/debug/ExecFlags.hh\n",
      " [ TRACING]  -> RISCV/debug/TraceCPUInst.hh\n",
      " [EMBED PY] RISCV/python/gem5/components/memory/dram_interfaces/hmc.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/IQ.hh\n",
      " [ TRACING]  -> RISCV/debug/FTB.hh\n",
      " [EMBED PY] RISCV/python/m5/defines.py -> .cc\n",
      " [     CXX] RISCV/debug/ExecFlags.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/memory/dram_interfaces/hmc.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/PageTableWalkerTwoStage.hh\n",
      " [     CXX] RISCV/debug/TraceCPUInst.cc -> .o\n",
      " [     CXX] RISCV/debug/IQ.cc -> .o\n",
      " [     CXX] RISCV/python/m5/defines.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/python/m5/util/fdthelper.py -> .cc\n",
      " [     CXX] RISCV/debug/FTB.cc -> .o\n",
      " [EMBED PY] RISCV/cpu/FuncUnit.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/DBPBTBStats.hh\n",
      " [     CXX] RISCV/debug/PageTableWalkerTwoStage.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/Diff.cc\n",
      " [EMBED PY] RISCV/python/m5/ext/pyfdt/__init__.py -> .cc\n",
      " [     CXX] RISCV/debug/DBPBTBStats.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/Terminal.hh\n",
      " [     CXX] RISCV/cpu/FuncUnit.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/util/fdthelper.py.cc -> .pyo\n",
      " [     CXX] RISCV/python/m5/ext/pyfdt/__init__.py.cc -> .pyo\n",
      " [     CXX] RISCV/cpu/FuncUnit.py.cc -> .pyo\n",
      " [     CXX] RISCV/debug/Terminal.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/Schedule.cc\n",
      " [EMBED PY] RISCV/python/m5/SimObject.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/DRAMState.hh\n",
      " [EMBED PY] RISCV/python/gem5/components/cachehierarchies/chi/nodes/private_l1_moesi_cache.py -> .cc\n",
      " [EMBED PY] RISCV/cpu/testers/traffic_gen/PyTrafficGen.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/Plic.hh\n",
      " [ TRACING]  -> RISCV/debug/GDBAcc.cc\n",
      " [ TRACING]  -> RISCV/debug/EthernetDesc.hh\n",
      " [EMBED PY] RISCV/dev/pci/PciDevice.py -> .cc\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/chi/nodes/private_l1_moesi_cache.py.cc -> .pyo\n",
      " [     CXX] RISCV/python/m5/SimObject.py.cc -> .pyo\n",
      " [     CXX] RISCV/debug/Plic.cc -> .o\n",
      " [     CXX] RISCV/cpu/testers/traffic_gen/PyTrafficGen.py.cc -> .pyo\n",
      " [     CXX] RISCV/cpu/testers/traffic_gen/PyTrafficGen.py.cc -> .o\n",
      " [     CXX] RISCV/debug/EthernetDesc.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/Stats.hh\n",
      " [EMBED PY] RISCV/python/gem5/components/memory/dramsim_3.py -> .cc\n",
      " [     CXX] RISCV/dev/pci/PciDevice.py.cc -> .pyo\n",
      " [     CXX] RISCV/dev/pci/PciDevice.py.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/TLBVerbose3.cc\n",
      " [ TRACING]  -> RISCV/debug/TraceCPUData.cc\n",
      " [     CXX] RISCV/base/stats/group.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/memory/dramsim_3.py.cc -> .pyo\n",
      " [     CXX] RISCV/debug/Stats.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/MinorMem.cc\n",
      " [EMBED PY] RISCV/mem/qos/QoSMemSinkInterface.py -> .cc\n",
      " [EMBED PY] RISCV/mem/AddrMapper.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/Checkpoint.hh\n",
      " [     CXX] RISCV/mem/AddrMapper.py.cc -> .pyo\n",
      " [     CXX] RISCV/mem/qos/QoSMemSinkInterface.py.cc -> .pyo\n",
      " [     CXX] RISCV/mem/AddrMapper.py.cc -> .o\n",
      " [EMBED PY] RISCV/python/gem5/components/cachehierarchies/ruby/caches/abstract_dma_controller.py -> .cc\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/ruby/caches/abstract_dma_controller.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/dev/riscv/Plic.py -> .cc\n",
      " [EMBED PY] RISCV/mem/DRAMsim3.py -> .cc\n",
      " [EMBED PY] RISCV/cpu/testers/rubytest/RubyTester.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/TageSCL.cc\n",
      " [     CXX] RISCV/mem/DRAMsim3.py.cc -> .pyo\n",
      " [     CXX] RISCV/dev/riscv/Plic.py.cc -> .pyo\n",
      " [     CXX] RISCV/dev/riscv/Plic.py.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/PacketSender.hh\n",
      " [     CXX] RISCV/cpu/testers/rubytest/RubyTester.py.cc -> .pyo\n",
      " [     CXX] RISCV/cpu/testers/rubytest/RubyTester.py.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/Stack.hh\n",
      " [ TRACING]  -> RISCV/debug/DBPFTBStats.cc\n",
      " [EMBED PY] RISCV/dev/storage/DiskImage.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/TraceCPUData.hh\n",
      " [ TRACING]  -> RISCV/debug/Schedule.hh\n",
      " [EMBED PY] RISCV/cpu/InstPBTrace.py -> .cc\n",
      " [     CXX] RISCV/debug/TraceCPUData.cc -> .o\n",
      " [     CXX] RISCV/dev/storage/DiskImage.py.cc -> .o\n",
      " [     CXX] RISCV/cpu/InstPBTrace.py.cc -> .pyo\n",
      " [     CXX] RISCV/debug/Schedule.cc -> .o\n",
      " [     CXX] RISCV/cpu/InstPBTrace.py.cc -> .o\n",
      " [     CXX] RISCV/dev/storage/DiskImage.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/python/gem5/components/boards/__init__.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/GDBAcc.hh\n",
      " [     CXX] RISCV/python/gem5/components/boards/__init__.py.cc -> .pyo\n",
      " [     CXX] RISCV/debug/GDBAll.cc -> .o\n",
      " [     CXX] RISCV/debug/GDBAcc.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/ValueCommit.cc\n",
      " [EMBED PY] RISCV/sim/RedirectPath.py -> .cc\n",
      " [EMBED PY] RISCV/python/gem5/components/processors/complex_generator_core.py -> .cc\n",
      " [EMBED PY] RISCV/mem/ExternalMaster.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/TLBVerbose3.hh\n",
      " [EMBED PY] RISCV/dev/storage/Ide.py -> .cc\n",
      " [     CXX] RISCV/python/gem5/components/processors/complex_generator_core.py.cc -> .pyo\n",
      " [     CXX] RISCV/sim/RedirectPath.py.cc -> .pyo\n",
      " [     CXX] RISCV/mem/ExternalMaster.py.cc -> .pyo\n",
      " [     CXX] RISCV/dev/storage/Ide.py.cc -> .o\n",
      " [     CXX] RISCV/debug/TLBVerbose3.cc -> .o\n",
      " [     CXX] RISCV/dev/storage/Ide.py.cc -> .pyo\n",
      " [     CXX] RISCV/mem/ExternalMaster.py.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/IEW.cc\n",
      " [ TRACING]  -> RISCV/debug/DecoupleBPFTB.cc\n",
      " [EMBED PY] RISCV/cpu/minor/BaseMinorCPU.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/MinorMem.hh\n",
      " [ TRACING]  -> RISCV/debug/UBTB.cc\n",
      " [ TRACING]  -> RISCV/debug/TageSCL.hh\n",
      " [EMBED PY] RISCV/mem/CommMonitor.py -> .cc\n",
      " [     CXX] RISCV/cpu/minor/BaseMinorCPU.py.cc -> .o\n",
      " [EMBED PY] RISCV/dev/serial/Uart.py -> .cc\n",
      " [     CXX] RISCV/cpu/minor/BaseMinorCPU.py.cc -> .pyo\n",
      " [     CXX] RISCV/mem/CommMonitor.py.cc -> .o\n",
      " [     CXX] RISCV/mem/CommMonitor.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/DecoupleBPFTB.hh\n",
      " [     CXX] RISCV/debug/MinorMem.cc -> .o\n",
      " [     CXX] RISCV/debug/TageSCL.cc -> .o\n",
      " [     CXX] RISCV/dev/serial/Uart.py.cc -> .o\n",
      " [     CXX] RISCV/debug/DecoupleBPFTB.cc -> .o\n",
      " [     CXX] RISCV/dev/serial/Uart.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/python/gem5/components/boards/arm_board.py -> .cc\n",
      " [     CXX] RISCV/python/gem5/components/boards/arm_board.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/LupioRTC.hh\n",
      " [ TRACING]  -> RISCV/debug/DBPFTBStats.hh\n",
      " [ TRACING]  -> RISCV/debug/ExecSymbol.cc\n",
      " [     CXX] RISCV/debug/LupioRTC.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/ExecSymbol.hh\n",
      " [EMBED PY] RISCV/python/gem5/components/memory/dram_interfaces/hbm.py -> .cc\n",
      " [     CXX] RISCV/debug/DBPFTBStats.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/Lint.cc\n",
      " [     CXX] RISCV/debug/ExecSymbol.cc -> .o\n",
      " [EMBED PY] RISCV/cpu/o3/BaseO3CPU.py -> .cc\n",
      " [     CXX] RISCV/python/gem5/components/memory/dram_interfaces/hbm.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/arch/riscv/RiscvMMU.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/EthernetData.cc\n",
      " [EMBED PY] RISCV/python/m5/util/dot_writer_ruby.py -> .cc\n",
      " [     CXX] RISCV/cpu/o3/BaseO3CPU.py.cc -> .pyo\n",
      " [     CXX] RISCV/arch/riscv/RiscvMMU.py.cc -> .pyo\n",
      " [     CXX] RISCV/arch/riscv/RiscvMMU.py.cc -> .o\n",
      " [     CXX] RISCV/cpu/o3/BaseO3CPU.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/util/dot_writer_ruby.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/mem/ruby/network/simple/SimpleNetwork.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/ValueCommit.hh\n",
      " [ TRACING]  -> RISCV/debug/ExecAsid.cc\n",
      " [     CXX] RISCV/debug/ValueCommit.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/network/simple/SimpleNetwork.py.cc -> .pyo\n",
      " [     CXX] RISCV/cpu/difftest.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/ExecAsid.hh\n",
      " [ TRACING]  -> RISCV/debug/SQL.cc\n",
      " [EMBED PY] RISCV/python/gem5/__init__.py -> .cc\n",
      " [     CXX] RISCV/debug/ExecAsid.cc -> .o\n",
      " [EMBED PY] RISCV/mem/ruby/protocol/Directory_Controller.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/SQL.hh\n",
      " [     CXX] RISCV/python/gem5/__init__.py.cc -> .pyo\n",
      " [     CXX] RISCV/mem/ruby/protocol/Directory_Controller.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/python/gem5/prebuilt/demo/x86_demo_board.py -> .cc\n",
      " [EMBED PY] RISCV/dev/pci/CopyEngine.py -> .cc\n",
      " [     CXX] RISCV/debug/SQL.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/IEW.hh\n",
      " [     CXX] RISCV/dev/pci/CopyEngine.py.cc -> .o\n",
      " [     CXX] RISCV/debug/IEW.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/prebuilt/demo/x86_demo_board.py.cc -> .pyo\n",
      " [     CXX] RISCV/dev/pci/CopyEngine.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/python/m5/simulate.py -> .cc\n",
      " [EMBED PY] RISCV/python/m5/stats/gem5stats.py -> .cc\n",
      " [     CXX] RISCV/python/m5/stats/gem5stats.py.cc -> .pyo\n",
      " [     CXX] RISCV/python/m5/simulate.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/PageTableWalker2.cc\n",
      " [EMBED PY] RISCV/python/m5/__init__.py -> .cc\n",
      " [EMBED PY] RISCV/mem/ruby/structures/WireBuffer.py -> .cc\n",
      " [EMBED PY] RISCV/mem/ruby/network/MessageBuffer.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/UBTB.hh\n",
      " [     CXX] RISCV/python/m5/__init__.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/sim/InstTracer.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/Rename.cc\n",
      " [     CXX] RISCV/mem/ruby/structures/WireBuffer.py.cc -> .pyo\n",
      " [     CXX] RISCV/mem/ruby/network/MessageBuffer.py.cc -> .pyo\n",
      " [     CXX] RISCV/debug/UBTB.cc -> .o\n",
      " [     CXX] RISCV/sim/InstTracer.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/DistEthernetCmd.cc\n",
      " [EMBED PY] RISCV/python/gem5/components/memory/abstract_memory_system.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/Counters.cc\n",
      " [EMBED PY] RISCV/dev/virtio/VirtIO.py -> .cc\n",
      " [     CXX] RISCV/python/gem5/components/memory/abstract_memory_system.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/DRAMPower.hh\n",
      " [EMBED PY] RISCV/arch/riscv/RiscvInterrupts.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/Lint.hh\n",
      " [     CXX] RISCV/dev/virtio/VirtIO.py.cc -> .o\n",
      " [     CXX] RISCV/arch/riscv/RiscvInterrupts.py.cc -> .o\n",
      " [     CXX] RISCV/arch/riscv/RiscvInterrupts.py.cc -> .pyo\n",
      " [     CXX] RISCV/debug/Lint.cc -> .o\n",
      " [     CXX] RISCV/dev/virtio/VirtIO.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/AnnotateVerbose.cc\n",
      " [     CXX] RISCV/debug/AnnotateVerbose.cc -> .o\n",
      " [EMBED PY] RISCV/python/gem5/components/cachehierarchies/ruby/caches/abstract_directory.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/EthernetData.hh\n",
      " [ TRACING]  -> RISCV/debug/Checker.cc\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/ruby/caches/abstract_directory.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/arch/generic/BaseISA.py -> .cc\n",
      " [     CXX] RISCV/arch/generic/BaseISA.py.cc -> .pyo\n",
      " [     CXX] RISCV/arch/generic/BaseISA.py.cc -> .o\n",
      " [EMBED PY] RISCV/cpu/trace/TraceCPU.py -> .cc\n",
      " [     CXX] RISCV/debug/EthernetData.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/TLBVerbosel2.cc\n",
      " [ TRACING]  -> RISCV/debug/LupioIPI.cc\n",
      " [     CXX] RISCV/cpu/trace/TraceCPU.py.cc -> .pyo\n",
      " [     CXX] RISCV/cpu/trace/TraceCPU.py.cc -> .o\n",
      " [EMBED PY] RISCV/dev/BadDevice.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/CommitRate.cc\n",
      " [ TRACING]  -> RISCV/debug/PageTableWalker2.hh\n",
      " [EMBED PY] RISCV/python/gem5/components/cachehierarchies/chi/nodes/dma_requestor.py -> .cc\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/chi/nodes/dma_requestor.py.cc -> .pyo\n",
      " [     CXX] RISCV/dev/BadDevice.py.cc -> .pyo\n",
      " [     CXX] RISCV/dev/BadDevice.py.cc -> .o\n",
      " [     CXX] RISCV/debug/PageTableWalker2.cc -> .o\n",
      " [EMBED PY] RISCV/mem/ruby/system/Sequencer.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/MinorInterrupt.cc\n",
      " [ TRACING]  -> RISCV/debug/AddrRanges.hh\n",
      " [ TRACING]  -> RISCV/debug/LTage.cc\n",
      " [     CXX] RISCV/mem/ruby/system/Sequencer.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/mem/cache/Cache.py -> .cc\n",
      " [EMBED PY] RISCV/dev/ResetPort.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/PacketQueue.hh\n",
      " [ TRACING]  -> RISCV/debug/Checker.hh\n",
      " [ TRACING]  -> RISCV/debug/LupioRNG.cc\n",
      " [     CXX] RISCV/dev/ResetPort.py.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/Cache.py.cc -> .pyo\n",
      " [     CXX] RISCV/dev/ResetPort.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/PseudoInst.hh\n",
      " [EMBED PY] RISCV/mem/qos/QoSMemCtrl.py -> .cc\n",
      " [     CXX] RISCV/debug/Checker.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/TLBVerbosel2.hh\n",
      " [     CXX] RISCV/mem/qos/QoSMemCtrl.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/URAS.cc\n",
      " [ TRACING]  -> RISCV/debug/IdeDisk.cc\n",
      " [     CXX] RISCV/debug/TLBVerbosel2.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/DistEthernetCmd.hh\n",
      " [ TRACING]  -> RISCV/debug/Counters.hh\n",
      " [EMBED PY] RISCV/dev/lupio/LupioTMR.py -> .cc\n",
      " [     CXX] RISCV/debug/DistEthernetCmd.cc -> .o\n",
      " [     CXX] RISCV/debug/Counters.cc -> .o\n",
      " [     CXX] RISCV/dev/lupio/LupioTMR.py.cc -> .pyo\n",
      " [     CXX] RISCV/dev/lupio/LupioTMR.py.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/CommitRate.hh\n",
      " [EMBED PY] RISCV/dev/lupio/LupioPIC.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/Clint.cc\n",
      " [EMBED PY] RISCV/cpu/o3/FuncUnitConfig.py -> .cc\n",
      " [     CXX] RISCV/debug/CommitRate.cc -> .o\n",
      " [     CXX] RISCV/dev/lupio/LupioPIC.py.cc -> .o\n",
      " [     CXX] RISCV/dev/lupio/LupioPIC.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/python/gem5/components/cachehierarchies/classic/caches/l1dcache.py -> .cc\n",
      " [EMBED PY] RISCV/dev/lupio/LupioBLK.py -> .cc\n",
      " [EMBED PY] RISCV/sim/power/ThermalDomain.py -> .cc\n",
      " [     CXX] RISCV/cpu/o3/FuncUnitConfig.py.cc -> .pyo\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/classic/caches/l1dcache.py.cc -> .pyo\n",
      " [     CXX] RISCV/cpu/o3/FuncUnitConfig.py.cc -> .o\n",
      " [     CXX] RISCV/dev/lupio/LupioBLK.py.cc -> .o\n",
      " [     CXX] RISCV/sim/power/ThermalDomain.py.cc -> .pyo\n",
      " [     CXX] RISCV/dev/lupio/LupioBLK.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/dev/riscv/RiscvVirtIOMMIO.py -> .cc\n",
      " [     CXX] RISCV/dev/riscv/RiscvVirtIOMMIO.py.cc -> .o\n",
      " [     CXX] RISCV/dev/riscv/RiscvVirtIOMMIO.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/python/gem5/components/boards/x86_board.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/LupioIPI.hh\n",
      " [     CXX] RISCV/python/gem5/components/boards/x86_board.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/PciHost.cc\n",
      " [     CXX] RISCV/debug/LupioIPI.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/Override.cc\n",
      " [ TRACING]  -> RISCV/debug/PageTableWalker.cc\n",
      " [ TRACING]  -> RISCV/debug/MinorInterrupt.hh\n",
      " [EMBED PY] RISCV/python/gem5/components/__init__.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/BTB.cc\n",
      " [     CXX] RISCV/python/gem5/components/__init__.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/LTage.hh\n",
      " [     CXX] RISCV/debug/MinorInterrupt.cc -> .o\n",
      " [EMBED PY] RISCV/dev/riscv/LupV.py -> .cc\n",
      " [EMBED PY] RISCV/cpu/simple/BaseAtomicSimpleCPU.py -> .cc\n",
      " [     CXX] RISCV/dev/riscv/LupV.py.cc -> .o\n",
      " [     CXX] RISCV/debug/LTage.cc -> .o\n",
      " [     CXX] RISCV/cpu/simple/BaseAtomicSimpleCPU.py.cc -> .pyo\n",
      " [     CXX] RISCV/cpu/simple/BaseAtomicSimpleCPU.py.cc -> .o\n",
      " [     CXX] RISCV/dev/riscv/LupV.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/python/gem5/components/processors/abstract_processor.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/LupioRNG.hh\n",
      " [EMBED PY] RISCV/cpu/TimingExpr.py -> .cc\n",
      " [     CXX] RISCV/python/gem5/components/processors/abstract_processor.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/URAS.hh\n",
      " [     CXX] RISCV/debug/LupioRNG.cc -> .o\n",
      " [EMBED PY] RISCV/python/gem5/prebuilt/demo/__init__.py -> .cc\n",
      " [     CXX] RISCV/debug/URAS.cc -> .o\n",
      " [EMBED PY] RISCV/sim/PowerDomain.py -> .cc\n",
      " [     CXX] RISCV/cpu/TimingExpr.py.cc -> .pyo\n",
      " [     CXX] RISCV/cpu/TimingExpr.py.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/ExecResult.cc\n",
      " [     CXX] RISCV/python/gem5/prebuilt/demo/__init__.py.cc -> .pyo\n",
      " [     CXX] RISCV/sim/PowerDomain.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/sim/power/MathExprPowerModel.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/PciHost.hh\n",
      " [ TRACING]  -> RISCV/debug/ExecResult.hh\n",
      " [EMBED PY] RISCV/systemc/core/SystemC.py -> .cc\n",
      " [     CXX] RISCV/sim/power/MathExprPowerModel.py.cc -> .pyo\n",
      " [     CXX] RISCV/debug/PciHost.cc -> .o\n",
      " [     CXX] RISCV/debug/ExecResult.cc -> .o\n",
      " [     CXX] RISCV/systemc/core/SystemC.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/python/m5/proxy.py -> .cc\n",
      " [EMBED PY] RISCV/python/m5/ext/pystats/jsonloader.py -> .cc\n",
      " [     CXX] RISCV/python/m5/proxy.py.cc -> .pyo\n",
      " [     CXX] RISCV/python/m5/ext/pystats/jsonloader.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/arch/riscv/RiscvTLB.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/EthernetDMA.cc\n",
      " [ TRACING]  -> RISCV/debug/QemuFwCfgVerbose.cc\n",
      " [     CXX] RISCV/arch/riscv/RiscvTLB.py.cc -> .o\n",
      " [     CXX] RISCV/debug/EthernetDMA.cc -> .o\n",
      " [     CXX] RISCV/arch/riscv/RiscvTLB.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/python/gem5/components/cachehierarchies/ruby/abstract_ruby_cache_hierarchy.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/ExecKernel.cc\n",
      " [ TRACING]  -> RISCV/debug/GDBWrite.cc\n",
      " [ TRACING]  -> RISCV/debug/Rename.hh\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/ruby/abstract_ruby_cache_hierarchy.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/python/gem5/components/memory/__init__.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/LupioBLK.cc\n",
      " [     CXX] RISCV/debug/GDBWrite.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/ExecKernel.hh\n",
      " [     CXX] RISCV/debug/Rename.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/Override.hh\n",
      " [     CXX] RISCV/python/gem5/components/memory/__init__.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/Clint.hh\n",
      " [     CXX] RISCV/debug/ExecKernel.cc -> .o\n",
      " [     CXX] RISCV/debug/Override.cc -> .o\n",
      " [EMBED PY] RISCV/python/gem5/components/memory/dram_interfaces/gddr.py -> .cc\n",
      " [     CXX] RISCV/debug/Clint.cc -> .o\n",
      " [EMBED PY] RISCV/mem/ruby/network/garnet/GarnetNetwork.py -> .cc\n",
      " [     CXX] RISCV/python/gem5/components/memory/dram_interfaces/gddr.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/arch/riscv/O3CPU.py -> .cc\n",
      " [     CXX] RISCV/mem/ruby/network/garnet/GarnetNetwork.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/BTB.hh\n",
      " [EMBED PY] RISCV/python/gem5/components/cachehierarchies/ruby/caches/__init__.py -> .cc\n",
      " [EMBED PY] RISCV/python/m5/util/dot_writer.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/VIOIface.hh\n",
      " [     CXX] RISCV/arch/riscv/O3CPU.py.cc -> .pyo\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/ruby/caches/__init__.py.cc -> .pyo\n",
      " [     CXX] RISCV/debug/BTB.cc -> .o\n",
      " [     CXX] RISCV/debug/VIOIface.cc -> .o\n",
      " [     CXX] RISCV/python/m5/util/dot_writer.py.cc -> .pyo\n",
      " [     CXX] RISCV/arch/riscv/O3CPU.py.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/ExecNoTicks.cc\n",
      " [ TRACING]  -> RISCV/debug/GUPSGen.hh\n",
      " [ TRACING]  -> RISCV/debug/DistEthernetPkt.cc\n",
      " [ TRACING]  -> RISCV/debug/ExecNoTicks.hh\n",
      " [ TRACING]  -> RISCV/debug/FetchVerbose.cc\n",
      " [ TRACING]  -> RISCV/debug/DRAM.hh\n",
      " [EMBED PY] RISCV/dev/storage/SimpleDisk.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/Exec.hh\n",
      " [ TRACING]  -> RISCV/debug/IdeDisk.hh\n",
      " [ TRACING]  -> RISCV/debug/AnnotateQ.cc\n",
      " [     CXX] RISCV/dev/storage/SimpleDisk.py.cc -> .pyo\n",
      " [     CXX] RISCV/dev/storage/SimpleDisk.py.cc -> .o\n",
      " [EMBED PY] RISCV/python/importer.py -> .cc\n",
      " [EMBED PY] RISCV/python/gem5/components/cachehierarchies/chi/nodes/directory.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/QemuFwCfgVerbose.hh\n",
      " [     CXX] RISCV/debug/AnnotateQ.cc -> .o\n",
      " [     CXX] RISCV/debug/IdeDisk.cc -> .o\n",
      " [     CXX] RISCV/python/importer.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/mem/AbstractMemory.py -> .cc\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/chi/nodes/directory.py.cc -> .pyo\n",
      " [     CXX] RISCV/debug/QemuFwCfgVerbose.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/PCEvent.hh\n",
      " [     CXX] RISCV/mem/AbstractMemory.py.cc -> .pyo\n",
      " [     CXX] RISCV/mem/AbstractMemory.py.cc -> .o\n",
      " [EMBED PY] RISCV/cpu/o3/probe/SimpleTrace.py -> .cc\n",
      " [EMBED PY] RISCV/mem/probes/StackDistProbe.py -> .cc\n",
      " [EMBED PY] RISCV/arch/generic/BaseMMU.py -> .cc\n",
      " [EMBED PY] RISCV/python/m5/ext/__init__.py -> .cc\n",
      " [     CXX] RISCV/python/m5/ext/__init__.py.cc -> .pyo\n",
      " [     CXX] RISCV/arch/generic/BaseMMU.py.cc -> .o\n",
      " [     CXX] RISCV/cpu/o3/probe/SimpleTrace.py.cc -> .pyo\n",
      " [     CXX] RISCV/cpu/o3/probe/SimpleTrace.py.cc -> .o\n",
      " [     CXX] RISCV/mem/probes/StackDistProbe.py.cc -> .pyo\n",
      " [     CXX] RISCV/arch/generic/BaseMMU.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/MinorExecute.cc\n",
      " [EMBED PY] RISCV/cpu/simple/BaseTimingSimpleCPU.py -> .cc\n",
      " [     CXX] RISCV/cpu/simple/BaseTimingSimpleCPU.py.cc -> .pyo\n",
      " [     CXX] RISCV/cpu/simple/BaseTimingSimpleCPU.py.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/Tage.cc\n",
      " [EMBED PY] RISCV/python/gem5/components/cachehierarchies/classic/caches/__init__.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/MemoryAccess.hh\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/classic/caches/__init__.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/TLBVerbose.cc\n",
      " [ TRACING]  -> RISCV/debug/Loader.hh\n",
      " [ TRACING]  -> RISCV/debug/LupioPIC.cc\n",
      " [EMBED PY] RISCV/mem/cache/replacement_policies/ReplacementPolicies.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/MGSC.cc\n",
      " [EMBED PY] RISCV/sim/probe/Probe.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/DistEthernetPkt.hh\n",
      " [     CXX] RISCV/mem/cache/replacement_policies/ReplacementPolicies.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/FetchVerbose.hh\n",
      " [ TRACING]  -> RISCV/debug/LupioBLK.hh\n",
      " [     CXX] RISCV/sim/probe/Probe.py.cc -> .pyo\n",
      " [     CXX] RISCV/debug/DistEthernetPkt.cc -> .o\n",
      " [     CXX] RISCV/debug/FetchVerbose.cc -> .o\n",
      " [     CXX] RISCV/debug/LupioBLK.cc -> .o\n",
      " [EMBED PY] RISCV/python/gem5/components/boards/test_board.py -> .cc\n",
      " [     CXX] RISCV/python/gem5/components/boards/test_board.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/IdeCtrl.cc\n",
      " [ TRACING]  -> RISCV/debug/Quiesce.cc\n",
      " [ TRACING]  -> RISCV/debug/MemTest.cc\n",
      " [EMBED PY] RISCV/dev/virtio/VirtIO9P.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/QemuFwCfg.cc\n",
      " [     CXX] RISCV/dev/virtio/VirtIO9P.py.cc -> .o\n",
      " [     CXX] RISCV/dev/virtio/VirtIO9P.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/Hint.cc\n",
      " [EMBED PY] RISCV/mem/SysBridge.py -> .cc\n",
      " [EMBED PY] RISCV/dev/IntPin.py -> .cc\n",
      " [     CXX] RISCV/debug/Hint.cc -> .o\n",
      " [     CXX] RISCV/mem/SysBridge.py.cc -> .o\n",
      " [     CXX] RISCV/dev/IntPin.py.cc -> .pyo\n",
      " [     CXX] RISCV/dev/IntPin.py.cc -> .o\n",
      " [     CXX] RISCV/mem/SysBridge.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/ROB.cc\n",
      " [EMBED PY] RISCV/python/gem5/components/processors/abstract_generator_core.py -> .cc\n",
      " [EMBED PY] RISCV/dev/riscv/NemuPlic.py -> .cc\n",
      " [EMBED PY] RISCV/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/l2_cache.py -> .cc\n",
      " [EMBED PY] RISCV/cpu/DummyChecker.py -> .cc\n",
      " [     CXX] RISCV/python/gem5/components/processors/abstract_generator_core.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/DecoupleBPUseful.cc\n",
      " [     CXX] RISCV/dev/riscv/NemuPlic.py.cc -> .pyo\n",
      " [     CXX] RISCV/dev/riscv/NemuPlic.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/l2_cache.py.cc -> .pyo\n",
      " [     CXX] RISCV/cpu/DummyChecker.py.cc -> .o\n",
      " [     CXX] RISCV/cpu/DummyChecker.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/TokenPort.hh\n",
      " [ TRACING]  -> RISCV/debug/IdeCtrl.hh\n",
      " [ TRACING]  -> RISCV/debug/MinorExecute.hh\n",
      " [EMBED PY] RISCV/sim/ClockDomain.py -> .cc\n",
      " [     CXX] RISCV/debug/IdeCtrl.cc -> .o\n",
      " [     CXX] RISCV/sim/ClockDomain.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/Annotate.cc\n",
      " [     CXX] RISCV/debug/MinorExecute.cc -> .o\n",
      " [EMBED PY] RISCV/python/m5/params.py -> .cc\n",
      " [EMBED PY] RISCV/mem/MemInterface.py -> .cc\n",
      " [     CXX] RISCV/debug/Annotate.cc -> .o\n",
      " [EMBED PY] RISCV/python/m5/ext/pystats/timeconversion.py -> .cc\n",
      " [     CXX] RISCV/mem/MemInterface.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/ext/pystats/timeconversion.py.cc -> .pyo\n",
      " [     CXX] RISCV/python/m5/params.py.cc -> .pyo\n",
      " [     CXX] RISCV/mem/MemInterface.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/MemTest.hh\n",
      " [ TRACING]  -> RISCV/debug/DecoupleBPBTB.cc\n",
      " [ TRACING]  -> RISCV/debug/DirectedTest.hh\n",
      " [ TRACING]  -> RISCV/debug/Tage.hh\n",
      " [     CXX] RISCV/debug/MemTest.cc -> .o\n",
      " [EMBED PY] RISCV/cpu/BaseCPU.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/DecoupleBPBTB.hh\n",
      " [ TRACING]  -> RISCV/debug/VIORng.cc\n",
      " [     CXX] RISCV/debug/DirectedTest.cc -> .o\n",
      " [     CXX] RISCV/debug/Tage.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/PageTableWalker.hh\n",
      " [ TRACING]  -> RISCV/debug/QemuFwCfg.hh\n",
      " [     CXX] RISCV/cpu/BaseCPU.py.cc -> .o\n",
      " [     CXX] RISCV/cpu/BaseCPU.py.cc -> .pyo\n",
      " [     CXX] RISCV/debug/DecoupleBPBTB.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/TLBVerbose.hh\n",
      " [     CXX] RISCV/debug/QemuFwCfg.cc -> .o\n",
      " [EMBED PY] RISCV/python/gem5/components/cachehierarchies/ruby/__init__.py -> .cc\n",
      " [     CXX] RISCV/debug/PageTableWalker.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/LupioPIC.hh\n",
      " [     CXX] RISCV/debug/TLBVerbose.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/ruby/__init__.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/MGSC.hh\n",
      " [EMBED PY] RISCV/arch/generic/BaseInterrupts.py -> .cc\n",
      " [     CXX] RISCV/debug/LupioPIC.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/ExecRegDelta.cc\n",
      " [     CXX] RISCV/arch/generic/BaseInterrupts.py.cc -> .pyo\n",
      " [     CXX] RISCV/debug/MGSC.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/ExecRegDelta.hh\n",
      " [     CXX] RISCV/debug/ExecRegDelta.cc -> .o\n",
      " [     CXX] RISCV/arch/generic/BaseInterrupts.py.cc -> .o\n",
      " [EMBED PY] RISCV/dev/riscv/PlicDevice.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/Quiesce.hh\n",
      " [EMBED PY] RISCV/python/gem5/components/memory/dram_interfaces/ddr4.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/EthernetCksum.cc\n",
      " [     CXX] RISCV/dev/riscv/PlicDevice.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/memory/dram_interfaces/ddr4.py.cc -> .pyo\n",
      " [     CXX] RISCV/debug/Quiesce.cc -> .o\n",
      " [     CXX] RISCV/dev/riscv/PlicDevice.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/IdeAll.cc\n",
      " [EMBED PY] RISCV/python/gem5/simulate/exit_event_generators.py -> .cc\n",
      " [     CXX] RISCV/debug/EthernetCksum.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/ExecUser.cc\n",
      " [ TRACING]  -> RISCV/debug/IdeAll.hh\n",
      " [EMBED PY] RISCV/python/m5/util/convert.py -> .cc\n",
      " [     CXX] RISCV/python/gem5/simulate/exit_event_generators.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/ExecUser.hh\n",
      " [     CXX] RISCV/python/m5/util/convert.py.cc -> .pyo\n",
      " [     CXX] RISCV/debug/IdeAll.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/PS2.cc\n",
      " [ TRACING]  -> RISCV/debug/ROB.hh\n",
      " [     CXX] RISCV/debug/ExecUser.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/DecoupleBPUseful.hh\n",
      " [EMBED PY] RISCV/python/gem5/prebuilt/__init__.py -> .cc\n",
      " [     CXX] RISCV/debug/ROB.cc -> .o\n",
      " [EMBED PY] RISCV/cpu/pred/BranchPredictor.py -> .cc\n",
      " [EMBED PY] RISCV/python/gem5/utils/requires.py -> .cc\n",
      " [     CXX] RISCV/python/gem5/prebuilt/__init__.py.cc -> .pyo\n",
      " [     CXX] RISCV/debug/DecoupleBPUseful.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/utils/requires.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/python/gem5/components/cachehierarchies/chi/nodes/abstract_node.py -> .cc\n",
      " [     CXX] RISCV/cpu/pred/BranchPredictor.py.cc -> .pyo\n",
      " [     CXX] RISCV/cpu/pred/BranchPredictor.py.cc -> .o\n",
      " [EMBED PY] RISCV/python/gem5/components/cachehierarchies/chi/private_l1_cache_hierarchy.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/VIORng.hh\n",
      " [ TRACING]  -> RISCV/debug/PS2.hh\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/chi/nodes/abstract_node.py.cc -> .pyo\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/chi/private_l1_cache_hierarchy.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/DistEthernet.cc\n",
      " [ TRACING]  -> RISCV/debug/FetchFault.cc\n",
      " [ TRACING]  -> RISCV/debug/CommMonitor.hh\n",
      " [     CXX] RISCV/debug/PS2.cc -> .o\n",
      " [     CXX] RISCV/debug/VIORng.cc -> .o\n",
      " [EMBED PY] RISCV/arch/riscv/PMAChecker.py -> .cc\n",
      " [EMBED PY] RISCV/python/gem5/components/cachehierarchies/ruby/topologies/simple_pt2pt.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/FmtTicksOff.cc\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/ruby/topologies/simple_pt2pt.py.cc -> .pyo\n",
      " [     CXX] RISCV/arch/riscv/PMAChecker.py.cc -> .o\n",
      " [     CXX] RISCV/arch/riscv/PMAChecker.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/PCEvent.cc\n",
      " [ TRACING]  -> RISCV/debug/VecPredRegs.hh\n",
      " [EMBED PY] RISCV/dev/Device.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/Faults.cc\n",
      " [     CXX] RISCV/debug/PCEvent.cc -> .o\n",
      " [     CXX] RISCV/debug/VecPredRegs.cc -> .o\n",
      " [     CXX] RISCV/dev/Device.py.cc -> .pyo\n",
      " [     CXX] RISCV/debug/Faults.cc -> .o\n",
      " [     CXX] RISCV/dev/Device.py.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/Exec.cc\n",
      " [EMBED PY] RISCV/cpu/testers/directedtest/RubyDirectedTester.py -> .cc\n",
      " [     CXX] RISCV/cpu/testers/directedtest/RubyDirectedTester.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/ExecMacro.hh\n",
      " [ TRACING]  -> RISCV/debug/ExecMicro.hh\n",
      " [ TRACING]  -> RISCV/debug/ExecOpClass.hh\n",
      " [     CXX] RISCV/cpu/testers/directedtest/RubyDirectedTester.py.cc -> .o\n",
      " [EMBED PY] RISCV/mem/qos/QoSMemSinkCtrl.py -> .cc\n",
      " [EMBED PY] RISCV/dev/qemu/QemuFwCfg.py -> .cc\n",
      " [EMBED PY] RISCV/python/gem5/components/boards/simple_board.py -> .cc\n",
      " [     CXX] RISCV/debug/Exec.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/MinorCPU.cc\n",
      " [     CXX] RISCV/mem/qos/QoSMemSinkCtrl.py.cc -> .pyo\n",
      " [     CXX] RISCV/dev/qemu/QemuFwCfg.py.cc -> .pyo\n",
      " [     CXX] RISCV/python/gem5/components/boards/simple_board.py.cc -> .pyo\n",
      " [     CXX] RISCV/dev/qemu/QemuFwCfg.py.cc -> .o\n",
      " [EMBED PY] RISCV/sim/SubSystem.py -> .cc\n",
      " [     CXX] RISCV/sim/SubSystem.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/Branch.cc\n",
      " [ TRACING]  -> RISCV/debug/LupioSYS.cc\n",
      " [ TRACING]  -> RISCV/debug/Interrupt.hh\n",
      " [ TRACING]  -> RISCV/debug/VIO.cc\n",
      " [ TRACING]  -> RISCV/debug/RAS.cc\n",
      " [ TRACING]  -> RISCV/debug/DistEthernet.hh\n",
      " [EMBED PY] RISCV/python/gem5/components/processors/abstract_core.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/FetchFault.hh\n",
      " [EMBED PY] RISCV/learning_gem5/part2/SimpleCache.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/ElasticTrace.cc\n",
      " [EMBED PY] RISCV/python/m5/internal/params.py -> .cc\n",
      " [     CXX] RISCV/python/gem5/components/processors/abstract_core.py.cc -> .pyo\n",
      " [     CXX] RISCV/debug/DistEthernet.cc -> .o\n",
      " [     CXX] RISCV/dev/net/tcp_iface.cc -> .o\n",
      " [     CXX] RISCV/learning_gem5/part2/SimpleCache.py.cc -> .o\n",
      " [     CXX] RISCV/learning_gem5/part2/SimpleCache.py.cc -> .pyo\n",
      " [     CXX] RISCV/python/m5/internal/params.py.cc -> .pyo\n",
      " [     CXX] RISCV/debug/FetchFault.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/FmtTicksOff.hh\n",
      " [     CXX] RISCV/debug/ExecNoTicks.cc -> .o\n",
      " [     CXX] RISCV/debug/FmtTicksOff.cc -> .o\n",
      " [EMBED PY] RISCV/python/m5/options.py -> .cc\n",
      " [EMBED PY] RISCV/mem/NVMInterface.py -> .cc\n",
      " [EMBED PY] RISCV/python/m5/ext/pystats/storagetype.py -> .cc\n",
      " [     CXX] RISCV/python/m5/options.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/python/gem5/components/processors/simple_switchable_processor.py -> .cc\n",
      " [     CXX] RISCV/python/m5/ext/pystats/storagetype.py.cc -> .pyo\n",
      " [     CXX] RISCV/python/gem5/components/processors/simple_switchable_processor.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/mem/Bridge.py -> .cc\n",
      " [     CXX] RISCV/mem/NVMInterface.py.cc -> .pyo\n",
      " [     CXX] RISCV/mem/NVMInterface.py.cc -> .o\n",
      " [     CXX] RISCV/mem/Bridge.py.cc -> .o\n",
      " [     CXX] RISCV/mem/Bridge.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/VIO.hh\n",
      " [ TRACING]  -> RISCV/debug/O3CPU.cc\n",
      " [     CXX] RISCV/debug/VIO.cc -> .o\n",
      " [EMBED PY] RISCV/python/gem5/components/cachehierarchies/classic/private_l1_private_l2_cache_hierarchy.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/DecoupleBPuRAS.cc\n",
      " [EMBED PY] RISCV/mem/PortTerminator.py -> .cc\n",
      " [EMBED PY] RISCV/mem/HMCController.py -> .cc\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/classic/private_l1_private_l2_cache_hierarchy.py.cc -> .pyo\n",
      " [     CXX] RISCV/mem/PortTerminator.py.cc -> .o\n",
      " [     CXX] RISCV/mem/PortTerminator.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/ElasticTrace.hh\n",
      " [ TRACING]  -> RISCV/debug/MinorCPU.hh\n",
      " [     CXX] RISCV/mem/HMCController.py.cc -> .o\n",
      " [     CXX] RISCV/mem/HMCController.py.cc -> .pyo\n",
      " [     CXX] RISCV/debug/ElasticTrace.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/JumpAheadPredictor.cc\n",
      " [     CXX] RISCV/debug/MinorCPU.cc -> .o\n",
      " [EMBED PY] RISCV/python/gem5/components/processors/gups_generator_par.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/Branch.hh\n",
      " [     CXX] RISCV/python/gem5/components/processors/gups_generator_par.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/python/gem5/components/memory/dram_interfaces/ddr3.py -> .cc\n",
      " [     CXX] RISCV/debug/Branch.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/memory/dram_interfaces/ddr3.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/VNC.cc\n",
      " [ TRACING]  -> RISCV/debug/LupioSYS.hh\n",
      " [EMBED PY] RISCV/mem/XBar.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/Diff.hh\n",
      " [     CXX] RISCV/debug/LupioSYS.cc -> .o\n",
      " [     CXX] RISCV/mem/XBar.py.cc -> .o\n",
      " [     CXX] RISCV/debug/Diff.cc -> .o\n",
      " [     CXX] RISCV/mem/XBar.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/python/m5/util/attrdict.py -> .cc\n",
      " [EMBED PY] RISCV/dev/ps2/PS2.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/ExecOpClass.cc\n",
      " [EMBED PY] RISCV/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/l1_cache.py -> .cc\n",
      " [     CXX] RISCV/python/m5/util/attrdict.py.cc -> .pyo\n",
      " [     CXX] RISCV/dev/ps2/PS2.py.cc -> .pyo\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/l1_cache.py.cc -> .pyo\n",
      " [     CXX] RISCV/debug/ExecOpClass.cc -> .o\n",
      " [     CXX] RISCV/dev/ps2/PS2.py.cc -> .o\n",
      " [EMBED PY] RISCV/arch/riscv/NonCachingSimpleCPU.py -> .cc\n",
      " [EMBED PY] RISCV/systemc/Tlm.py -> .cc\n",
      " [EMBED PY] RISCV/mem/CfiMemory.py -> .cc\n",
      " [     CXX] RISCV/arch/riscv/NonCachingSimpleCPU.py.cc -> .o\n",
      " [     CXX] RISCV/systemc/Tlm.py.cc -> .pyo\n",
      " [     CXX] RISCV/mem/CfiMemory.py.cc -> .o\n",
      " [     CXX] RISCV/mem/CfiMemory.py.cc -> .pyo\n",
      " [     CXX] RISCV/arch/riscv/NonCachingSimpleCPU.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/VecRegs.cc\n",
      " [ TRACING]  -> RISCV/debug/DiskImageAll.cc\n",
      " [ TRACING]  -> RISCV/debug/DiskImageAll.hh\n",
      " [ TRACING]  -> RISCV/debug/Ethernet.cc\n",
      " [EMBED PY] RISCV/python/m5/ext/pyfdt/pyfdt.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/VNC.hh\n",
      " [     CXX] RISCV/debug/DiskImageAll.cc -> .o\n",
      " [EMBED PY] RISCV/python/gem5/utils/override.py -> .cc\n",
      " [     CXX] RISCV/debug/VNC.cc -> .o\n",
      " [     CXX] RISCV/python/m5/ext/pyfdt/pyfdt.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/python/gem5/components/cachehierarchies/chi/nodes/__init__.py -> .cc\n",
      " [     CXX] RISCV/python/gem5/utils/override.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/ExecMacro.cc\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/chi/nodes/__init__.py.cc -> .pyo\n",
      " [     CXX] RISCV/debug/ExecMacro.cc -> .o\n",
      " [EMBED PY] RISCV/python/gem5/components/cachehierarchies/chi/__init__.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/O3CPU.hh\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/chi/__init__.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/python/gem5/components/cachehierarchies/ruby/mi_example_cache_hierarchy.py -> .cc\n",
      " [     CXX] RISCV/debug/O3CPU.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/DecoupleBPuRAS.hh\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/ruby/mi_example_cache_hierarchy.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/mem/MemCtrl.py -> .cc\n",
      " [EMBED PY] RISCV/mem/ruby/network/BasicRouter.py -> .cc\n",
      " [     CXX] RISCV/debug/DecoupleBPuRAS.cc -> .o\n",
      " [EMBED PY] RISCV/dev/i2c/I2C.py -> .cc\n",
      " [     CXX] RISCV/mem/ruby/network/BasicRouter.py.cc -> .pyo\n",
      " [     CXX] RISCV/mem/MemCtrl.py.cc -> .pyo\n",
      " [     CXX] RISCV/dev/i2c/I2C.py.cc -> .o\n",
      " [     CXX] RISCV/dev/i2c/I2C.py.cc -> .pyo\n",
      " [     CXX] RISCV/mem/MemCtrl.py.cc -> .o\n",
      " [EMBED PY] RISCV/python/gem5/components/cachehierarchies/ruby/topologies/__init__.py -> .cc\n",
      " [EMBED PY] RISCV/mem/ruby/network/simple/SimpleLink.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/JumpAheadPredictor.hh\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/ruby/topologies/__init__.py.cc -> .pyo\n",
      " [     CXX] RISCV/mem/ruby/network/simple/SimpleLink.py.cc -> .pyo\n",
      " [     CXX] RISCV/debug/JumpAheadPredictor.cc -> .o\n",
      " [EMBED PY] RISCV/mem/cache/tags/indexing_policies/IndexingPolicies.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/InstCommited.cc\n",
      " [     CXX] RISCV/mem/cache/tags/indexing_policies/IndexingPolicies.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/Bridge.hh\n",
      " [ TRACING]  -> RISCV/debug/VIO9PData.cc\n",
      " [EMBED PY] RISCV/python/gem5/components/processors/__init__.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/FmtStackTrace.cc\n",
      " [EMBED PY] RISCV/python/gem5/components/boards/experimental/lupv_board.py -> .cc\n",
      " [EMBED PY] RISCV/python/gem5/components/processors/switchable_processor.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/VecRegs.hh\n",
      " [EMBED PY] RISCV/python/m5/internal/__init__.py -> .cc\n",
      " [     CXX] RISCV/python/gem5/components/processors/__init__.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/Ethernet.hh\n",
      " [     CXX] RISCV/debug/VecRegs.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/boards/experimental/lupv_board.py.cc -> .pyo\n",
      " [     CXX] RISCV/python/gem5/components/processors/switchable_processor.py.cc -> .pyo\n",
      " [     CXX] RISCV/python/m5/internal/__init__.py.cc -> .pyo\n",
      " [     CXX] RISCV/debug/Ethernet.cc -> .o\n",
      " [     CXX] RISCV/debug/EthernetNoData.cc -> .o\n",
      " [     CXX] RISCV/debug/EthernetAll.cc -> .o\n",
      " [EMBED PY] RISCV/python/gem5/components/cachehierarchies/classic/caches/mmu_cache.py -> .cc\n",
      " [EMBED PY] RISCV/mem/ruby/structures/RubyCache.py -> .cc\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/classic/caches/mmu_cache.py.cc -> .pyo\n",
      " [     CXX] RISCV/mem/ruby/structures/RubyCache.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/mem/ruby/structures/RubyPrefetcher.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/FreeList.cc\n",
      " [EMBED PY] RISCV/python/m5/main.py -> .cc\n",
      " [     CXX] RISCV/mem/ruby/structures/RubyPrefetcher.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/python/m5/ext/pystats/statistic.py -> .cc\n",
      " [     CXX] RISCV/python/m5/main.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/MemCtrl.hh\n",
      " [EMBED PY] RISCV/python/gem5/components/processors/simple_processor.py -> .cc\n",
      " [     CXX] RISCV/python/m5/ext/pystats/statistic.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/LupioTTY.cc\n",
      " [     CXX] RISCV/python/gem5/components/processors/simple_processor.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/Mwait.cc\n",
      " [ TRACING]  -> RISCV/debug/InstCommited.hh\n",
      " [EMBED PY] RISCV/dev/lupio/LupioRTC.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/VIO9PData.hh\n",
      " [EMBED PY] RISCV/dev/lupio/LupioIPI.py -> .cc\n",
      " [EMBED PY] RISCV/cpu/StaticInstFlags.py -> .cc\n",
      " [     CXX] RISCV/debug/InstCommited.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/FmtStackTrace.hh\n",
      " [     CXX] RISCV/dev/lupio/LupioRTC.py.cc -> .o\n",
      " [     CXX] RISCV/dev/lupio/LupioIPI.py.cc -> .pyo\n",
      " [     CXX] RISCV/dev/lupio/LupioIPI.py.cc -> .o\n",
      " [     CXX] RISCV/cpu/StaticInstFlags.py.cc -> .pyo\n",
      " [     CXX] RISCV/cpu/StaticInstFlags.py.cc -> .o\n",
      " [     CXX] RISCV/debug/VIO9PData.cc -> .o\n",
      " [     CXX] RISCV/debug/FmtStackTrace.cc -> .o\n",
      " [     CXX] RISCV/dev/lupio/LupioRTC.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/Printf.cc\n",
      " [ TRACING]  -> RISCV/debug/Printf.hh\n",
      " [EMBED PY] RISCV/python/gem5/components/cachehierarchies/ruby/mesi_two_level_cache_hierarchy.py -> .cc\n",
      " [     CXX] RISCV/debug/Printf.cc -> .o\n",
      " [EMBED PY] RISCV/python/gem5/components/memory/dram_interfaces/__init__.py -> .cc\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/ruby/mesi_two_level_cache_hierarchy.py.cc -> .pyo\n",
      " [     CXX] RISCV/python/gem5/components/memory/dram_interfaces/__init__.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/dev/riscv/RTC.py -> .cc\n",
      " [     CXX] RISCV/dev/riscv/RTC.py.cc -> .pyo\n",
      " [     CXX] RISCV/dev/riscv/RTC.py.cc -> .o\n",
      " [EMBED PY] RISCV/mem/probes/MemTraceProbe.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/MemDepUnit.cc\n",
      " [EMBED PY] RISCV/cpu/testers/traffic_gen/GUPSGen.py -> .cc\n",
      " [EMBED PY] RISCV/python/m5/util/__init__.py -> .cc\n",
      " [     CXX] RISCV/mem/probes/MemTraceProbe.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/DecoupleBPRAS.cc\n",
      " [     CXX] RISCV/cpu/testers/traffic_gen/GUPSGen.py.cc -> .pyo\n",
      " [     CXX] RISCV/python/m5/util/__init__.py.cc -> .pyo\n",
      " [     CXX] RISCV/cpu/testers/traffic_gen/GUPSGen.py.cc -> .o\n",
      " [EMBED PY] RISCV/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/dma_controller.py -> .cc\n",
      " [EMBED PY] RISCV/arch/riscv/TimingSimpleCPU.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/HMCController.hh\n",
      " [     CXX] RISCV/arch/riscv/TimingSimpleCPU.py.cc -> .pyo\n",
      " [     CXX] RISCV/arch/riscv/TimingSimpleCPU.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/dma_controller.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/SysBridge.cc\n",
      " [EMBED PY] RISCV/sim/VoltageDomain.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/Profiling.cc\n",
      " [ TRACING]  -> RISCV/debug/FreeList.hh\n",
      " [ TRACING]  -> RISCV/debug/DMA.cc\n",
      " [     CXX] RISCV/sim/VoltageDomain.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/python/gem5/utils/filelock.py -> .cc\n",
      " [     CXX] RISCV/debug/FreeList.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/utils/filelock.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/LupioTTY.hh\n",
      " [ TRACING]  -> RISCV/debug/Mwait.hh\n",
      " [     CXX] RISCV/debug/LupioTTY.cc -> .o\n",
      " [EMBED PY] RISCV/python/gem5/components/cachehierarchies/classic/private_l1_cache_hierarchy.py -> .cc\n",
      " [     CXX] RISCV/debug/Mwait.cc -> .o\n",
      " [EMBED PY] RISCV/python/gem5/runtime.py -> .cc\n",
      " [EMBED PY] RISCV/dev/lupio/LupioSYS.py -> .cc\n",
      " [EMBED PY] RISCV/python/gem5/simulate/simulator.py -> .cc\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/classic/private_l1_cache_hierarchy.py.cc -> .pyo\n",
      " [     CXX] RISCV/python/gem5/runtime.py.cc -> .pyo\n",
      " [     CXX] RISCV/dev/lupio/LupioSYS.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/simulate/simulator.py.cc -> .pyo\n",
      " [     CXX] RISCV/dev/lupio/LupioSYS.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/ExecFetchSeq.cc\n",
      " [ TRACING]  -> RISCV/debug/ExecFetchSeq.hh\n",
      " [EMBED PY] RISCV/dev/riscv/Lint.py -> .cc\n",
      " [     CXX] RISCV/debug/ExecFetchSeq.cc -> .o\n",
      " [     CXX] RISCV/dev/riscv/Lint.py.cc -> .o\n",
      " [     CXX] RISCV/dev/riscv/Lint.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/MC146818.cc\n",
      " [EMBED PY] RISCV/dev/serial/Terminal.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/FloatRegs.cc\n",
      " [EMBED PY] RISCV/cpu/o3/FUPool.py -> .cc\n",
      " [     CXX] RISCV/dev/serial/Terminal.py.cc -> .pyo\n",
      " [     CXX] RISCV/dev/serial/Terminal.py.cc -> .o\n",
      " [EMBED PY] RISCV/mem/ruby/slicc_interface/Controller.py -> .cc\n",
      " [     CXX] RISCV/cpu/o3/FUPool.py.cc -> .pyo\n",
      " [     CXX] RISCV/cpu/o3/FUPool.py.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/slicc_interface/Controller.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/SimpleDiskData.cc\n",
      " [ TRACING]  -> RISCV/debug/TagReadFail.cc\n",
      " [ TRACING]  -> RISCV/debug/ExecMicro.cc\n",
      " [ TRACING]  -> RISCV/debug/MemDepUnit.hh\n",
      " [     CXX] RISCV/debug/ExecMicro.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/RAS.hh\n",
      " [EMBED PY] RISCV/dev/Platform.py -> .cc\n",
      " [     CXX] RISCV/debug/MemDepUnit.cc -> .o\n",
      " [     CXX] RISCV/debug/RAS.cc -> .o\n",
      " [     CXX] RISCV/dev/Platform.py.cc -> .o\n",
      " [     CXX] RISCV/dev/Platform.py.cc -> .pyo\n",
      " [     CXX] RISCV/debug/O3CPUAll.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/MC146818.hh\n",
      " [ TRACING]  -> RISCV/debug/DecoupleBPRAS.hh\n",
      " [     CXX] RISCV/debug/MC146818.cc -> .o\n",
      " [     CXX] RISCV/dev/mc146818.cc -> .o\n",
      " [     CXX] RISCV/debug/DecoupleBPRAS.cc -> .o\n",
      " [EMBED PY] RISCV/arch/generic/BaseTLB.py -> .cc\n",
      " [     CXX] RISCV/arch/generic/BaseTLB.py.cc -> .pyo\n",
      " [     CXX] RISCV/arch/generic/BaseTLB.py.cc -> .o\n",
      " [EMBED PY] RISCV/dev/serial/Serial.py -> .cc\n",
      " [EMBED PY] RISCV/python/gem5/components/boards/experimental/__init__.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/Profiling.hh\n",
      " [EMBED PY] RISCV/arch/generic/InstDecoder.py -> .cc\n",
      " [     CXX] RISCV/dev/serial/Serial.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/boards/experimental/__init__.py.cc -> .pyo\n",
      " [     CXX] RISCV/arch/generic/InstDecoder.py.cc -> .pyo\n",
      " [     CXX] RISCV/arch/generic/InstDecoder.py.cc -> .o\n",
      " [     CXX] RISCV/debug/Profiling.cc -> .o\n",
      " [     CXX] RISCV/dev/serial/Serial.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/DMA.hh\n",
      " [ TRACING]  -> RISCV/debug/DebugPrintf.cc\n",
      " [EMBED PY] RISCV/python/gem5/components/cachehierarchies/abstract_two_level_cache_hierarchy.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/CommitTrace.cc\n",
      " [     CXX] RISCV/debug/DMA.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/XBar.hh\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/abstract_two_level_cache_hierarchy.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/VIO9P.cc\n",
      " [ TRACING]  -> RISCV/debug/EthernetSM.cc\n",
      " [ TRACING]  -> RISCV/debug/SysBridge.hh\n",
      " [ TRACING]  -> RISCV/debug/FmtFlag.cc\n",
      " [ TRACING]  -> RISCV/debug/FloatRegs.hh\n",
      " [     CXX] RISCV/debug/EthernetSM.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/SimpleDiskData.hh\n",
      " [EMBED PY] RISCV/python/gem5/components/cachehierarchies/ruby/caches/mi_example/l1_cache.py -> .cc\n",
      " [     CXX] RISCV/debug/SysBridge.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/PMP.cc\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/ruby/caches/mi_example/l1_cache.py.cc -> .pyo\n",
      " [     CXX] RISCV/debug/SimpleDiskData.cc -> .o\n",
      " [     CXX] RISCV/debug/FloatRegs.cc -> .o\n",
      " [     CXX] RISCV/debug/Registers.cc -> .o\n",
      " [EMBED PY] RISCV/sim/power/PowerModel.py -> .cc\n",
      " [EMBED PY] RISCV/python/gem5/utils/__init__.py -> .cc\n",
      " [     CXX] RISCV/sim/power/PowerModel.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/TagReadFail.hh\n",
      " [EMBED PY] RISCV/python/m5/event.py -> .cc\n",
      " [EMBED PY] RISCV/python/gem5/components/processors/simple_core.py -> .cc\n",
      " [     CXX] RISCV/python/gem5/utils/__init__.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/DebugPrintf.hh\n",
      " [     CXX] RISCV/python/m5/event.py.cc -> .pyo\n",
      " [     CXX] RISCV/debug/TagReadFail.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/processors/simple_core.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/arch/riscv/AtomicSimpleCPU.py -> .cc\n",
      " [     CXX] RISCV/debug/DebugPrintf.cc -> .o\n",
      " [     CXX] RISCV/arch/riscv/AtomicSimpleCPU.py.cc -> .pyo\n",
      " [     CXX] RISCV/arch/riscv/AtomicSimpleCPU.py.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/LLSC.hh\n",
      " [ TRACING]  -> RISCV/debug/LupioTMR.cc\n",
      " [ TRACING]  -> RISCV/debug/GDBRecv.cc\n",
      " [EMBED PY] RISCV/dev/virtio/VirtIOConsole.py -> .cc\n",
      " [EMBED PY] RISCV/dev/riscv/HiFive.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/GUPSGen.cc\n",
      " [ TRACING]  -> RISCV/debug/CommitTrace.hh\n",
      " [     CXX] RISCV/dev/virtio/VirtIOConsole.py.cc -> .o\n",
      " [     CXX] RISCV/dev/riscv/HiFive.py.cc -> .o\n",
      " [     CXX] RISCV/dev/riscv/HiFive.py.cc -> .pyo\n",
      " [     CXX] RISCV/dev/virtio/VirtIOConsole.py.cc -> .pyo\n",
      " [     CXX] RISCV/debug/GUPSGen.cc -> .o\n",
      " [     CXX] RISCV/debug/GDBRecv.cc -> .o\n",
      " [     CXX] RISCV/debug/CommitTrace.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/VIO9P.hh\n",
      " [EMBED PY] RISCV/mem/SerialLink.py -> .cc\n",
      " [     CXX] RISCV/debug/VIO9P.cc -> .o\n",
      " [EMBED PY] RISCV/arch/riscv/RiscvFsWorkload.py -> .cc\n",
      " [     CXX] RISCV/mem/SerialLink.py.cc -> .pyo\n",
      " [     CXX] RISCV/mem/SerialLink.py.cc -> .o\n",
      " [EMBED PY] RISCV/python/gem5/components/cachehierarchies/classic/caches/l2cache.py -> .cc\n",
      " [     CXX] RISCV/arch/riscv/RiscvFsWorkload.py.cc -> .pyo\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/classic/caches/l2cache.py.cc -> .pyo\n",
      " [     CXX] RISCV/arch/riscv/RiscvFsWorkload.py.cc -> .o\n",
      " [EMBED PY] RISCV/mem/ruby/network/fault_model/FaultModel.py -> .cc\n",
      " [EMBED PY] RISCV/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/directory.py -> .cc\n",
      " [     CXX] RISCV/mem/ruby/network/fault_model/FaultModel.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/FmtFlag.hh\n",
      " [EMBED PY] RISCV/python/gem5/components/processors/gups_generator_ep.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/PMP.hh\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/directory.py.cc -> .pyo\n",
      " [     CXX] RISCV/base/trace.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/processors/gups_generator_ep.py.cc -> .pyo\n",
      " [     CXX] RISCV/debug/PMP.cc -> .o\n",
      " [     CXX] RISCV/debug/FmtFlag.cc -> .o\n",
      " [EMBED PY] RISCV/python/m5/ext/pystats/simstat.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/StoreBuffer.cc\n",
      " [     CXX] RISCV/python/m5/ext/pystats/simstat.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/Minor.cc\n",
      " [     CXX] RISCV/debug/StoreBuffer.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/Minor.hh\n",
      " [EMBED PY] RISCV/python/m5/objects/SimObject.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/FoldedHist.cc\n",
      " [     CXX] RISCV/python/m5/objects/SimObject.py.cc -> .pyo\n",
      " [     CXX] RISCV/debug/Minor.cc -> .o\n",
      " [EMBED PY] RISCV/sim/System.py -> .cc\n",
      " [     CXX] RISCV/debug/FoldedHist.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/DecoupleBPVerbose.cc\n",
      " [     CXX] RISCV/sim/System.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/python/gem5/isas.py -> .cc\n",
      " [     CXX] RISCV/debug/DecoupleBPVerbose.cc -> .o\n",
      " [EMBED PY] RISCV/python/gem5/components/cachehierarchies/classic/no_cache.py -> .cc\n",
      " [EMBED PY] RISCV/python/gem5/simulate/__init__.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/ExecAll.cc\n",
      " [     CXX] RISCV/python/gem5/isas.py.cc -> .pyo\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/classic/no_cache.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/mem/SimpleMemory.py -> .cc\n",
      " [     CXX] RISCV/python/gem5/simulate/__init__.py.cc -> .pyo\n",
      " [     CXX] RISCV/debug/ExecAll.cc -> .o\n",
      " [     CXX] RISCV/mem/SimpleMemory.py.cc -> .pyo\n",
      " [     CXX] RISCV/mem/SimpleMemory.py.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/LoopPredictorVerbose.cc\n",
      " [EMBED PY] RISCV/cpu/CheckerCPU.py -> .cc\n",
      " [     CXX] RISCV/debug/LoopPredictorVerbose.cc -> .o\n",
      " [     CXX] RISCV/cpu/CheckerCPU.py.cc -> .o\n",
      " [     CXX] RISCV/cpu/CheckerCPU.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/cpu/testers/garnet_synthetic_traffic/GarnetSyntheticTraffic.py -> .cc\n",
      " [ TRACING]  -> RISCV/debug/GDBSend.cc\n",
      " [ TRACING]  -> RISCV/debug/IsaFake.cc\n",
      " [ TRACING]  -> RISCV/debug/LupioTMR.hh\n",
      " [     CXX] RISCV/cpu/testers/garnet_synthetic_traffic/GarnetSyntheticTraffic.py.cc -> .o\n",
      " [     CXX] RISCV/cpu/testers/garnet_synthetic_traffic/GarnetSyntheticTraffic.py.cc -> .pyo\n",
      " [     CXX] RISCV/debug/GDBSend.cc -> .o\n",
      " [     CXX] RISCV/debug/IsaFake.cc -> .o\n",
      " [     CXX] RISCV/debug/LupioTMR.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/Intel8254Timer.cc\n",
      " [EMBED PY] RISCV/python/gem5/components/memory/multi_channel.py -> .cc\n",
      " [     CXX] RISCV/debug/Intel8254Timer.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/TLB.cc\n",
      " [     CXX] RISCV/python/gem5/components/memory/multi_channel.py.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/ExecFaulting.cc\n",
      " [     CXX] RISCV/debug/TLB.cc -> .o\n",
      " [EMBED PY] RISCV/python/gem5/components/memory/dram_interfaces/wideio.py -> .cc\n",
      " [     CXX] RISCV/debug/ExecFaulting.cc -> .o\n",
      " [EMBED PY] RISCV/mem/HBMCtrl.py -> .cc\n",
      " [     CXX] RISCV/python/gem5/components/memory/dram_interfaces/wideio.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/python/m5/stats/__init__.py -> .cc\n",
      " [EMBED PY] RISCV/dev/virtio/VirtIORng.py -> .cc\n",
      " [     CXX] RISCV/mem/HBMCtrl.py.cc -> .pyo\n",
      " [     CXX] RISCV/python/m5/stats/__init__.py.cc -> .pyo\n",
      " [     CXX] RISCV/mem/HBMCtrl.py.cc -> .o\n",
      " [     CXX] RISCV/dev/virtio/VirtIORng.py.cc -> .o\n",
      " [     CXX] RISCV/dev/virtio/VirtIORng.py.cc -> .pyo\n",
      " [EMBED PY] RISCV/python/m5/util/terminal_formatter.py -> .cc\n",
      " [     CXX] RISCV/base/debug.cc -> .o\n",
      " [     CXX] RISCV/base/cprintf.cc -> .o\n",
      " [     CXX] RISCV/python/m5/util/terminal_formatter.py.cc -> .pyo\n",
      " [     CXX] RISCV/base/channel_addr.cc -> .o\n",
      " [     CXX] RISCV/python/m5ImporterCode.cc -> .pyo\n",
      " [     CXX] RISCV/python/importer.cc -> .pyo\n",
      " [ TRACING]  -> RISCV/debug/SerialLink.hh\n",
      " [ TRACING]  -> RISCV/debug/MMU.hh\n",
      " [     CXX] RISCV/mem/DRAMsim3.py.cc -> .o\n",
      " [     CXX] RISCV/mem/dramsim3_wrapper.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/DRAMsim3.hh\n",
      " [     CXX] RISCV/mem/MemChecker.py.cc -> .o\n",
      " [     CXX] RISCV/mem/page_table.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/MemChecker.hh\n",
      " [ TRACING]  -> RISCV/debug/MemCheckerMonitor.hh\n",
      " [ TRACING]  -> RISCV/debug/AddrRanges.cc\n",
      " [ TRACING]  -> RISCV/debug/BaseXBar.cc\n",
      " [ TRACING]  -> RISCV/debug/CoherentXBar.cc\n",
      " [     CXX] RISCV/debug/AddrRanges.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/BaseXBar.hh\n",
      " [     CXX] RISCV/debug/CoherentXBar.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/CFI.cc\n",
      " [     CXX] RISCV/debug/BaseXBar.cc -> .o\n",
      " [     CXX] RISCV/debug/CFI.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/NoncoherentXBar.cc\n",
      " [ TRACING]  -> RISCV/debug/SnoopFilter.cc\n",
      " [ TRACING]  -> RISCV/debug/XBar.cc\n",
      " [     CXX] RISCV/debug/NoncoherentXBar.cc -> .o\n",
      " [     CXX] RISCV/debug/SnoopFilter.cc -> .o\n",
      " [     CXX] RISCV/debug/XBar.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/Bridge.cc\n",
      " [ TRACING]  -> RISCV/debug/CommMonitor.cc\n",
      " [ TRACING]  -> RISCV/debug/DRAM.cc\n",
      " [ TRACING]  -> RISCV/debug/DRAMPower.cc\n",
      " [ TRACING]  -> RISCV/debug/DRAMState.cc\n",
      " [ TRACING]  -> RISCV/debug/NVM.cc\n",
      " [     CXX] RISCV/debug/Bridge.cc -> .o\n",
      " [     CXX] RISCV/debug/DRAM.cc -> .o\n",
      " [     CXX] RISCV/debug/CommMonitor.cc -> .o\n",
      " [     CXX] RISCV/debug/DRAMPower.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/ExternalPort.cc\n",
      " [     CXX] RISCV/debug/DRAMState.cc -> .o\n",
      " [     CXX] RISCV/debug/NVM.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/HtmMem.cc\n",
      " [ TRACING]  -> RISCV/debug/LLSC.cc\n",
      " [     CXX] RISCV/debug/ExternalPort.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/MemCtrl.cc\n",
      " [ TRACING]  -> RISCV/debug/HtmMem.hh\n",
      " [ TRACING]  -> RISCV/debug/MMU.cc\n",
      " [     CXX] RISCV/debug/LLSC.cc -> .o\n",
      " [     CXX] RISCV/debug/MemCtrl.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/MemoryAccess.cc\n",
      " [     CXX] RISCV/debug/HtmMem.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/PacketQueue.cc\n",
      " [     CXX] RISCV/debug/MMU.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/PacketSender.cc\n",
      " [     CXX] RISCV/debug/MemoryAccess.cc -> .o\n",
      " [     CXX] RISCV/debug/PacketQueue.cc -> .o\n",
      " [     CXX] RISCV/debug/PacketSender.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/ResponsePort.cc\n",
      " [ TRACING]  -> RISCV/debug/StackDist.cc\n",
      " [ TRACING]  -> RISCV/debug/DRAMSim2.cc\n",
      " [ TRACING]  -> RISCV/debug/DRAMsim3.cc\n",
      " [     CXX] RISCV/debug/ResponsePort.cc -> .o\n",
      " [     CXX] RISCV/debug/StackDist.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/HMCController.cc\n",
      " [ TRACING]  -> RISCV/debug/DRAMSim2.hh\n",
      " [ TRACING]  -> RISCV/debug/SerialLink.cc\n",
      " [ TRACING]  -> RISCV/debug/TokenPort.cc\n",
      " [ TRACING]  -> RISCV/debug/MemChecker.cc\n",
      " [ TRACING]  -> RISCV/debug/MemCheckerMonitor.cc\n",
      " [     CXX] RISCV/debug/DRAMsim3.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/QOS.cc\n",
      " [     CXX] RISCV/debug/HMCController.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/Cache.py.cc -> .o\n",
      " [     CXX] RISCV/debug/SerialLink.cc -> .o\n",
      " [     CXX] RISCV/debug/DRAMSim2.cc -> .o\n",
      " [     CXX] RISCV/debug/TokenPort.cc -> .o\n",
      " [     CXX] RISCV/debug/MemCheckerMonitor.cc -> .o\n",
      " [     CXX] RISCV/debug/QOS.cc -> .o\n",
      " [     CXX] RISCV/debug/MemChecker.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/ArchDB.hh\n",
      " [ TRACING]  -> RISCV/debug/CacheComp.hh\n",
      " [ TRACING]  -> RISCV/debug/CachePort.hh\n",
      " [ TRACING]  -> RISCV/debug/CacheRepl.hh\n",
      " [ TRACING]  -> RISCV/debug/CacheVerbose.hh\n",
      " [ TRACING]  -> RISCV/debug/HWPrefetch.hh\n",
      " [ TRACING]  -> RISCV/debug/CacheTrace.hh\n",
      " [ TRACING]  -> RISCV/debug/MSHR.hh\n",
      " [ TRACING]  -> RISCV/debug/CacheTags.hh\n",
      " [ TRACING]  -> RISCV/debug/Cache.cc\n",
      " [ TRACING]  -> RISCV/debug/CacheComp.cc\n",
      " [ TRACING]  -> RISCV/debug/CachePort.cc\n",
      " [ TRACING]  -> RISCV/debug/CacheRepl.cc\n",
      " [ TRACING]  -> RISCV/debug/CacheTags.cc\n",
      " [ TRACING]  -> RISCV/debug/CacheTrace.cc\n",
      " [ TRACING]  -> RISCV/debug/CacheVerbose.cc\n",
      " [ TRACING]  -> RISCV/debug/HWPrefetch.cc\n",
      " [ TRACING]  -> RISCV/debug/HWPrefetchOther.cc\n",
      " [ TRACING]  -> RISCV/debug/StridePrefetcher.cc\n",
      " [ TRACING]  -> RISCV/debug/MSHR.cc\n",
      " [ TRACING]  -> RISCV/debug/HWPrefetchQueue.cc\n",
      " [ TRACING]  -> RISCV/debug/CacheAll.cc\n",
      " [     CXX] RISCV/mem/cache/compressors/Compressors.py.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/compressors/encoders/huffman.cc -> .o\n",
      " [     CXX] RISCV/debug/MSHR.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/HWPrefetchQueue.hh\n",
      " [ TRACING]  -> RISCV/debug/StridePrefetcher.hh\n",
      " [ TRACING]  -> RISCV/debug/CacheAll.hh\n",
      " [ TRACING]  -> RISCV/debug/HWPrefetchOther.hh\n",
      " [     CXX] RISCV/debug/CacheVerbose.cc -> .o\n",
      " [     CXX] RISCV/debug/CachePort.cc -> .o\n",
      " [     CXX] RISCV/debug/CacheRepl.cc -> .o\n",
      " [     CXX] RISCV/debug/HWPrefetch.cc -> .o\n",
      " [     CXX] RISCV/debug/Cache.cc -> .o\n",
      " [     CXX] RISCV/debug/CacheTags.cc -> .o\n",
      " [     CXX] RISCV/debug/CacheComp.cc -> .o\n",
      " [     CXX] RISCV/debug/CacheTrace.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/prefetch/Prefetcher.py.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/BOPPrefetcher.cc\n",
      " [ TRACING]  -> RISCV/debug/BOPOffsets.cc\n",
      " [     CXX] RISCV/debug/HWPrefetchOther.cc -> .o\n",
      " [     CXX] RISCV/debug/CacheAll.cc -> .o\n",
      " [     CXX] RISCV/debug/StridePrefetcher.cc -> .o\n",
      " [     CXX] RISCV/debug/HWPrefetchQueue.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/XSCompositePrefetcher.cc\n",
      " [ TRACING]  -> RISCV/debug/XSStridePrefetcher.cc\n",
      " [ TRACING]  -> RISCV/debug/OptPrefetcher.cc\n",
      " [ TRACING]  -> RISCV/debug/XsStreamPrefetcher.cc\n",
      " [ TRACING]  -> RISCV/debug/BertiPrefetcher.cc\n",
      " [ TRACING]  -> RISCV/debug/SPP.cc\n",
      " [ TRACING]  -> RISCV/debug/WorkerPref.cc\n",
      " [ TRACING]  -> RISCV/debug/BOPOffsets.hh\n",
      " [ TRACING]  -> RISCV/debug/BOPPrefetcher.hh\n",
      " [ TRACING]  -> RISCV/debug/IPCP.cc\n",
      " [ TRACING]  -> RISCV/debug/XSCompositePrefetcher.hh\n",
      " [ TRACING]  -> RISCV/debug/XSStridePrefetcher.hh\n",
      " [ TRACING]  -> RISCV/debug/XsStreamPrefetcher.hh\n",
      " [ TRACING]  -> RISCV/debug/CDPUseful.cc\n",
      " [ TRACING]  -> RISCV/debug/OptPrefetcher.hh\n",
      " [ TRACING]  -> RISCV/debug/BertiPrefetcher.hh\n",
      " [ TRACING]  -> RISCV/debug/SPP.hh\n",
      " [ TRACING]  -> RISCV/debug/WorkerPref.hh\n",
      " [ TRACING]  -> RISCV/debug/IPCP.hh\n",
      " [     CXX] RISCV/debug/BOPPrefetcher.cc -> .o\n",
      " [     CXX] RISCV/debug/BOPOffsets.cc -> .o\n",
      " [     CXX] RISCV/debug/XSStridePrefetcher.cc -> .o\n",
      " [     CXX] RISCV/debug/XSCompositePrefetcher.cc -> .o\n",
      " [     CXX] RISCV/debug/XsStreamPrefetcher.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/CDPUseful.hh\n",
      " [     CXX] RISCV/debug/SPP.cc -> .o\n",
      " [     CXX] RISCV/debug/OptPrefetcher.cc -> .o\n",
      " [     CXX] RISCV/debug/BertiPrefetcher.cc -> .o\n",
      " [     CXX] RISCV/debug/WorkerPref.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/CDPFilter.cc\n",
      " [     CXX] RISCV/debug/IPCP.cc -> .o\n",
      " [     CXX] RISCV/debug/CDPUseful.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/CDPHotVpns.cc\n",
      " [ TRACING]  -> RISCV/debug/CDPFilter.hh\n",
      " [ TRACING]  -> RISCV/debug/CDPHotVpns.hh\n",
      " [ TRACING]  -> RISCV/debug/CDPdebug.cc\n",
      " [ TRACING]  -> RISCV/debug/CDPdepth.cc\n",
      " [     CXX] RISCV/debug/CDPFilter.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/CMCPrefetcher.cc\n",
      " [ TRACING]  -> RISCV/debug/CDPdebug.hh\n",
      " [ TRACING]  -> RISCV/debug/CMCPrefetcher.hh\n",
      " [ TRACING]  -> RISCV/debug/CDPdepth.hh\n",
      " [     CXX] RISCV/debug/CDPHotVpns.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/replacement_policies/ReplacementPolicies.py.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/tags/Tags.py.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/tags/dueling.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/tags/indexing_policies/IndexingPolicies.py.cc -> .o\n",
      " [     CXX] RISCV/mem/probes/BaseMemProbe.py.cc -> .o\n",
      " [     CXX] RISCV/mem/probes/StackDistProbe.py.cc -> .o\n",
      " [     CXX] RISCV/mem/probes/MemFootprintProbe.py.cc -> .o\n",
      " [     CXX] RISCV/mem/probes/MemTraceProbe.py.cc -> .o\n",
      " [     CXX] RISCV/mem/qos/QoSMemCtrl.py.cc -> .o\n",
      " [     CXX] RISCV/debug/CDPdepth.cc -> .o\n",
      " [     CXX] RISCV/debug/CDPdebug.cc -> .o\n",
      " [     CXX] RISCV/debug/CMCPrefetcher.cc -> .o\n",
      " [     CXX] RISCV/mem/qos/QoSMemSinkCtrl.py.cc -> .o\n",
      " [     CXX] RISCV/mem/qos/QoSMemSinkInterface.py.cc -> .o\n",
      " [     CXX] RISCV/mem/qos/QoSPolicy.py.cc -> .o\n",
      " [     CXX] RISCV/mem/qos/QoSTurnaround.py.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/ProtocolTrace.cc\n",
      " [ TRACING]  -> RISCV/debug/RubyCache.cc\n",
      " [ TRACING]  -> RISCV/debug/RubyCacheTrace.cc\n",
      " [ TRACING]  -> RISCV/debug/RubyGenerated.cc\n",
      " [ TRACING]  -> RISCV/debug/RubyDma.cc\n",
      " [ TRACING]  -> RISCV/debug/RubyNetwork.cc\n",
      " [ TRACING]  -> RISCV/debug/RubyPort.cc\n",
      " [ TRACING]  -> RISCV/debug/RubyPrefetcher.cc\n",
      " [ TRACING]  -> RISCV/debug/RubyQueue.cc\n",
      " [ TRACING]  -> RISCV/debug/ProtocolTrace.hh\n",
      " [ TRACING]  -> RISCV/debug/RubyPrefetcher.hh\n",
      " [ TRACING]  -> RISCV/debug/RubyNetwork.hh\n",
      " [ TRACING]  -> RISCV/debug/RubyCache.hh\n",
      " [ TRACING]  -> RISCV/debug/RubyGenerated.hh\n",
      " [ TRACING]  -> RISCV/debug/RubyQueue.hh\n",
      " [ TRACING]  -> RISCV/debug/RubyPort.hh\n",
      " [ TRACING]  -> RISCV/debug/RubyDma.hh\n",
      " [ TRACING]  -> RISCV/debug/RubyCacheTrace.hh\n",
      " [ TRACING]  -> RISCV/debug/RubySequencer.cc\n",
      " [     CXX] RISCV/debug/ProtocolTrace.cc -> .o\n",
      " [     CXX] RISCV/debug/RubyPrefetcher.cc -> .o\n",
      " [     CXX] RISCV/debug/RubyNetwork.cc -> .o\n",
      " [     CXX] RISCV/debug/RubyCache.cc -> .o\n",
      " [     CXX] RISCV/debug/RubyQueue.cc -> .o\n",
      " [     CXX] RISCV/debug/RubyGenerated.cc -> .o\n",
      " [     CXX] RISCV/debug/RubyDma.cc -> .o\n",
      " [     CXX] RISCV/debug/RubyCacheTrace.cc -> .o\n",
      " [     CXX] RISCV/debug/RubyPort.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/RubySequencer.hh\n",
      " [    LINK]  -> RISCV/gem5py_m5\n",
      " [     CXX] RISCV/debug/RubySequencer.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/RubySlicc.cc\n",
      " [ TRACING]  -> RISCV/debug/RubySystem.cc\n",
      " [ TRACING]  -> RISCV/debug/RubyTester.cc\n",
      " [ TRACING]  -> RISCV/debug/RubySystem.hh\n",
      " [ TRACING]  -> RISCV/debug/RubyTester.hh\n",
      " [ TRACING]  -> RISCV/debug/RubySlicc.hh\n",
      " [SO Param] m5.objects.BaseMinorCPU, MinorFU -> RISCV/python/_m5/param_MinorFU.cc\n",
      " [SO Param] m5.objects.AddrMapper, RangeAddrMapper -> RISCV/python/_m5/param_RangeAddrMapper.cc\n",
      " [SO Param] m5.objects.Process, EmulatedDriver -> RISCV/params/EmulatedDriver.hh\n",
      " [     CXX] RISCV/debug/RubySystem.cc -> .o\n",
      " [     CXX] RISCV/debug/RubyTester.cc -> .o\n",
      " [SO Param] m5.objects.PciDevice, PciMemBar -> RISCV/params/PciMemBar.hh\n",
      " [SO Param] m5.objects.Tags, FALRU -> RISCV/python/_m5/param_FALRU.cc\n",
      " [SO Param] m5.objects.ClockedObject, ClockedObject -> RISCV/params/ClockedObject.hh\n",
      " [     CXX] RISCV/debug/RubySlicc.cc -> .o\n",
      " [SO Param] m5.objects.BranchPredictor, DefaultFTB -> RISCV/python/_m5/param_DefaultFTB.cc\n",
      " [SO Param] m5.objects.BloomFilters, BloomFilterPerfect -> RISCV/params/BloomFilterPerfect.hh\n",
      " [SO Param] m5.objects.FUPool, IssueQue -> RISCV/python/_m5/param_IssueQue.cc\n",
      " [SO Param] m5.objects.XBar, SnoopFilter -> RISCV/python/_m5/param_SnoopFilter.cc\n",
      " [SO Param] m5.objects.SimPoint, SimPoint -> RISCV/params/SimPoint.hh\n",
      " [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_TAGE_64KB -> RISCV/python/_m5/param_TAGE_SC_L_TAGE_64KB.cc\n",
      " [SO Param] m5.objects.ElasticTrace, ElasticTrace -> RISCV/python/_m5/param_ElasticTrace.cc\n",
      " [SO Param] m5.objects.RubyDirectedTester, SeriesRequestGenerator -> RISCV/params/SeriesRequestGenerator.hh\n",
      " [SO Param] m5.objects.BranchPredictor, TimedBaseBTBPredictor -> RISCV/python/_m5/param_TimedBaseBTBPredictor.cc\n",
      " [SO Param] m5.objects.RubyDirectedTester, RubyDirectedTester -> RISCV/python/_m5/param_RubyDirectedTester.cc\n",
      " [SO Param] m5.objects.AddrMapper, RangeAddrMapper -> RISCV/params/RangeAddrMapper.hh\n",
      " [SO Param] m5.objects.Prefetcher, CDP -> RISCV/params/CDP.hh\n",
      " [SO Param] m5.objects.Compressors, Base16Delta8 -> RISCV/params/Base16Delta8.hh\n",
      " [SO Param] m5.objects.BaseSimpleCPU, BaseSimpleCPU -> RISCV/python/_m5/param_BaseSimpleCPU.cc\n",
      " [SO Param] m5.objects.PowerModel, PowerModel -> RISCV/params/PowerModel.hh\n",
      " [SO Param] m5.objects.QoSPolicy, QoSPolicy -> RISCV/params/QoSPolicy.hh\n",
      " [SO Param] m5.objects.ReplacementPolicies, SHiPMemRP -> RISCV/python/_m5/param_SHiPMemRP.cc\n",
      " [SO Param] m5.objects.SimpleMemobj, SimpleMemobj -> RISCV/params/SimpleMemobj.hh\n",
      " [SO Param] m5.objects.QemuFwCfg, QemuFwCfgItemFile -> RISCV/params/QemuFwCfgItemFile.hh\n",
      " [ENUM STR] m5.objects.Graphics, ImageFormat -> RISCV/enums/ImageFormat.cc\n",
      " [SO Param] m5.objects.FuncUnit, FUDesc -> RISCV/python/_m5/param_FUDesc.cc\n",
      " [SO Param] m5.objects.MemChecker, MemChecker -> RISCV/python/_m5/param_MemChecker.cc\n",
      " [SO Param] m5.objects.ExternalSlave, ExternalSlave -> RISCV/python/_m5/param_ExternalSlave.cc\n",
      " [SO Param] m5.objects.BranchPredictor, MultiperspectivePerceptronTAGE8KB -> RISCV/params/MultiperspectivePerceptronTAGE8KB.hh\n",
      " [SO Param] m5.objects.BaseMemProbe, BaseMemProbe -> RISCV/python/_m5/param_BaseMemProbe.cc\n",
      " [SO Param] m5.objects.CPUTracers, IntelTrace -> RISCV/python/_m5/param_IntelTrace.cc\n",
      " [SO Param] m5.objects.Vnc, VncServer -> RISCV/python/_m5/param_VncServer.cc\n",
      " [SO Param] m5.objects.Prefetcher, WorkerPrefetcher -> RISCV/params/WorkerPrefetcher.hh\n",
      " [SO Param] m5.objects.TrafficGen, TrafficGen -> RISCV/python/_m5/param_TrafficGen.cc\n",
      " [SO Param] m5.objects.I2C, I2CDevice -> RISCV/python/_m5/param_I2CDevice.cc\n",
      " [SO Param] m5.objects.PciHost, PciHost -> RISCV/python/_m5/param_PciHost.cc\n",
      " [SO Param] m5.objects.Device, IsaFake -> RISCV/python/_m5/param_IsaFake.cc\n",
      " [ENUMDECL] m5.objects.PowerModel, PMType -> RISCV/enums/PMType.hh\n",
      " [SO Param] m5.objects.PowerModelState, PowerModelState -> RISCV/params/PowerModelState.hh\n",
      " [SO Param] m5.objects.SubSystem, SubSystem -> RISCV/params/SubSystem.hh\n",
      " [SO Param] m5.objects.BranchPredictor, MPP_TAGE -> RISCV/python/_m5/param_MPP_TAGE.cc\n",
      " [SO Param] m5.objects.TimingExpr, TimingExprRef -> RISCV/params/TimingExprRef.hh\n",
      " [ENUMDECL] m5.objects.Graphics, ImageFormat -> RISCV/enums/ImageFormat.hh\n",
      " [SO Param] m5.objects.Prefetcher, IndirectMemoryPrefetcher -> RISCV/python/_m5/param_IndirectMemoryPrefetcher.cc\n",
      " [SO Param] m5.objects.BranchPredictor, TAGE -> RISCV/python/_m5/param_TAGE.cc\n",
      " [SO Param] m5.objects.Compressors, FrequentValuesCompressor -> RISCV/python/_m5/param_FrequentValuesCompressor.cc\n",
      " [SO Param] m5.objects.Ethernet, EtherDevice -> RISCV/params/EtherDevice.hh\n",
      " [SO Param] m5.objects.BaseMinorCPU, MinorFU -> RISCV/params/MinorFU.hh\n",
      " [SO Param] m5.objects.Ethernet, EtherDevBase -> RISCV/python/_m5/param_EtherDevBase.cc\n",
      " [ENUM STR] m5.objects.BaseTLB, TypeTLB -> RISCV/enums/TypeTLB.cc\n",
      " [SO Param] m5.objects.Tags, FALRU -> RISCV/params/FALRU.hh\n",
      " [SO Param] m5.objects.BranchPredictor, DefaultFTB -> RISCV/params/DefaultFTB.hh\n",
      " [SO Param] m5.objects.BranchPredictor, TournamentBP -> RISCV/python/_m5/param_TournamentBP.cc\n",
      " [SO Param] m5.objects.ReplacementPolicies, WeightedLRURP -> RISCV/python/_m5/param_WeightedLRURP.cc\n",
      " [SO Param] m5.objects.FUPool, IssueQue -> RISCV/params/IssueQue.hh\n",
      " [SO Param] m5.objects.RiscvSeWorkload, RiscvSEWorkload -> RISCV/python/_m5/param_RiscvSEWorkload.cc\n",
      " [SO Param] m5.objects.XBar, SnoopFilter -> RISCV/params/SnoopFilter.hh\n",
      " [SO Param] m5.objects.Ide, IdeController -> RISCV/python/_m5/param_IdeController.cc\n",
      " [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_TAGE_64KB -> RISCV/params/TAGE_SC_L_TAGE_64KB.hh\n",
      " [SO Param] m5.objects.ReplacementPolicies, BaseReplacementPolicy -> RISCV/python/_m5/param_BaseReplacementPolicy.cc\n",
      " [SO Param] m5.objects.MemChecker, MemChecker -> RISCV/params/MemChecker.hh\n",
      " [SO Param] m5.objects.ExternalSlave, ExternalSlave -> RISCV/params/ExternalSlave.hh\n",
      " [SO Param] m5.objects.ElasticTrace, ElasticTrace -> RISCV/params/ElasticTrace.hh\n",
      " [     CXX] RISCV/enums/ImageFormat.cc -> .o\n",
      " [SO Param] m5.objects.ThermalDomain, ThermalDomain -> RISCV/params/ThermalDomain.hh\n",
      " [SO Param] m5.objects.BranchPredictor, TimedBaseBTBPredictor -> RISCV/params/TimedBaseBTBPredictor.hh\n",
      " [SO Param] m5.objects.PowerState, PowerState -> RISCV/params/PowerState.hh\n",
      " [SO Param] m5.objects.DRAMsim3, DRAMsim3 -> RISCV/params/DRAMsim3.hh\n",
      " [SO Param] m5.objects.PS2, PS2Device -> RISCV/python/_m5/param_PS2Device.cc\n",
      " [SO Param] m5.objects.BaseMemProbe, BaseMemProbe -> RISCV/params/BaseMemProbe.hh\n",
      " [SO Param] m5.objects.RubyDirectedTester, RubyDirectedTester -> RISCV/params/RubyDirectedTester.hh\n",
      " [SO Param] m5.objects.DiskImage, RawDiskImage -> RISCV/python/_m5/param_RawDiskImage.cc\n",
      " [SO Param] m5.objects.TrafficGen, TrafficGen -> RISCV/params/TrafficGen.hh\n",
      " [SO Param] m5.objects.TimingExpr, TimingExprSrcReg -> RISCV/params/TimingExprSrcReg.hh\n",
      " [SO Param] m5.objects.BaseSimpleCPU, BaseSimpleCPU -> RISCV/params/BaseSimpleCPU.hh\n",
      " [SO Param] m5.objects.ReplacementPolicies, SHiPMemRP -> RISCV/params/SHiPMemRP.hh\n",
      " [SO Param] m5.objects.FuncUnit, FUDesc -> RISCV/params/FUDesc.hh\n",
      " [ENUM STR] m5.objects.BaseO3CPU, SMTFetchPolicy -> RISCV/enums/SMTFetchPolicy.cc\n",
      " [SO Param] m5.objects.CPUTracers, IntelTrace -> RISCV/params/IntelTrace.hh\n",
      " [SO Param] m5.objects.BloomFilters, BloomFilterMultiBitSel -> RISCV/python/_m5/param_BloomFilterMultiBitSel.cc\n",
      " [SO Param] m5.objects.BranchPredictor, StatisticalCorrector -> RISCV/python/_m5/param_StatisticalCorrector.cc\n",
      " [SO Param] m5.objects.PciHost, PciHost -> RISCV/params/PciHost.hh\n",
      " [SO Param] m5.objects.Device, IsaFake -> RISCV/params/IsaFake.hh\n",
      " [ENUM STR] m5.objects.BaseO3CPU, ROBWalkPolicy -> RISCV/enums/ROBWalkPolicy.cc\n",
      " [SO Param] m5.objects.LupioRNG, LupioRNG -> RISCV/python/_m5/param_LupioRNG.cc\n",
      " [SO Param] m5.objects.BranchPredictor, MPP_TAGE -> RISCV/params/MPP_TAGE.hh\n",
      " [SO Param] m5.objects.PS2, PS2TouchKit -> RISCV/python/_m5/param_PS2TouchKit.cc\n",
      " [SO Param] m5.objects.RiscvSeWorkload, RiscvSEWorkload -> RISCV/params/RiscvSEWorkload.hh\n",
      " [SO Param] m5.objects.ReplacementPolicies, BaseReplacementPolicy -> RISCV/params/BaseReplacementPolicy.hh\n",
      " [SO Param] m5.objects.SysBridge, SysBridge -> RISCV/python/_m5/param_SysBridge.cc\n",
      " [SO Param] m5.objects.Bridge, Bridge -> RISCV/params/Bridge.hh\n",
      " [SO Param] m5.objects.Prefetcher, IndirectMemoryPrefetcher -> RISCV/params/IndirectMemoryPrefetcher.hh\n",
      " [SO Param] m5.objects.Compressors, FrequentValuesCompressor -> RISCV/params/FrequentValuesCompressor.hh\n",
      " [SO Param] m5.objects.ReplacementPolicies, LRURP -> RISCV/python/_m5/param_LRURP.cc\n",
      " [SO Param] m5.objects.Compressors, Base64Delta8 -> RISCV/python/_m5/param_Base64Delta8.cc\n",
      " [SO Param] m5.objects.Plic, Plic -> RISCV/python/_m5/param_Plic.cc\n",
      " [SO Param] m5.objects.Ethernet, EtherDevBase -> RISCV/params/EtherDevBase.hh\n",
      " [SO Param] m5.objects.VirtIO9P, VirtIO9PDiod -> RISCV/python/_m5/param_VirtIO9PDiod.cc\n",
      " [SO Param] m5.objects.TimingExpr, TimingExprBin -> RISCV/python/_m5/param_TimingExprBin.cc\n",
      " [SO Param] m5.objects.BranchPredictor, TournamentBP -> RISCV/params/TournamentBP.hh\n",
      " [SO Param] m5.objects.ReplacementPolicies, WeightedLRURP -> RISCV/params/WeightedLRURP.hh\n",
      " [SO Param] m5.objects.BranchPredictor, StreamLoopDetector -> RISCV/params/StreamLoopDetector.hh\n",
      " [SO Param] m5.objects.Ide, IdeController -> RISCV/params/IdeController.hh\n",
      " [SO Param] m5.objects.Prefetcher, XSCompositePrefetcher -> RISCV/python/_m5/param_XSCompositePrefetcher.cc\n",
      " [SO Param] m5.objects.DRAMInterface, DRAMInterface -> RISCV/python/_m5/param_DRAMInterface.cc\n",
      " [SO Param] m5.objects.Ethernet, EtherLink -> RISCV/python/_m5/param_EtherLink.cc\n",
      " [SO Param] m5.objects.BranchPredictor, MPP_StatisticalCorrector_64KB -> RISCV/python/_m5/param_MPP_StatisticalCorrector_64KB.cc\n",
      " [SO Param] m5.objects.DiskImage, RawDiskImage -> RISCV/params/RawDiskImage.hh\n",
      " [SO Param] m5.objects.LupioTTY, LupioTTY -> RISCV/python/_m5/param_LupioTTY.cc\n",
      " [SO Param] m5.objects.Compressors, ZeroCompressor -> RISCV/python/_m5/param_ZeroCompressor.cc\n",
      " [SO Param] m5.objects.Clint, Clint -> RISCV/python/_m5/param_Clint.cc\n",
      " [ENUMDECL] m5.objects.QoSMemCtrl, QoSQPolicy -> RISCV/enums/QoSQPolicy.hh\n",
      " [SO Param] m5.objects.Tags, VIPTSetAssoc -> RISCV/params/VIPTSetAssoc.hh\n",
      " [SO Param] m5.objects.SysBridge, SysBridge -> RISCV/params/SysBridge.hh\n",
      " [SO Param] m5.objects.QemuFwCfg, QemuFwCfgIo -> RISCV/python/_m5/param_QemuFwCfgIo.cc\n",
      " [ENUMDECL] m5.objects.BaseO3CPU, SMTFetchPolicy -> RISCV/enums/SMTFetchPolicy.hh\n",
      " [SO Param] m5.objects.BloomFilters, BloomFilterMultiBitSel -> RISCV/params/BloomFilterMultiBitSel.hh\n",
      " [SO Param] m5.objects.NemuMMC, NemuMMC -> RISCV/python/_m5/param_NemuMMC.cc\n",
      " [SO Param] m5.objects.Plic, Plic -> RISCV/params/Plic.hh\n",
      " [SO Param] m5.objects.MemFootprintProbe, MemFootprintProbe -> RISCV/python/_m5/param_MemFootprintProbe.cc\n",
      " [SO Param] m5.objects.BranchPredictor, StatisticalCorrector -> RISCV/params/StatisticalCorrector.hh\n",
      " [SO Param] m5.objects.Vnc, VncInput -> RISCV/python/_m5/param_VncInput.cc\n",
      " [SO Param] m5.objects.PS2, PS2TouchKit -> RISCV/params/PS2TouchKit.hh\n",
      " [SO Param] m5.objects.LupioRNG, LupioRNG -> RISCV/params/LupioRNG.hh\n",
      " [SO Param] m5.objects.BaseMMU, BaseMMU -> RISCV/python/_m5/param_BaseMMU.cc\n",
      " [SO Param] m5.objects.DRAMInterface, DRAMInterface -> RISCV/params/DRAMInterface.hh\n",
      " [SO Param] m5.objects.Prefetcher, CMCPrefetcher -> RISCV/python/_m5/param_CMCPrefetcher.cc\n",
      " [SO Param] m5.objects.Compressors, Base64Delta8 -> RISCV/params/Base64Delta8.hh\n",
      " [SO Param] m5.objects.ReplacementPolicies, LRURP -> RISCV/params/LRURP.hh\n",
      " [SO Param] m5.objects.VirtIO9P, VirtIO9PDiod -> RISCV/params/VirtIO9PDiod.hh\n",
      " [SO Param] m5.objects.TimingExpr, TimingExprBin -> RISCV/params/TimingExprBin.hh\n",
      " [SO Param] m5.objects.Compressors, Base32Delta16 -> RISCV/python/_m5/param_Base32Delta16.cc\n",
      " [SO Param] m5.objects.Compressors, BaseCacheCompressor -> RISCV/params/BaseCacheCompressor.hh\n",
      " [SO Param] m5.objects.LupioTTY, LupioTTY -> RISCV/params/LupioTTY.hh\n",
      " [SO Param] m5.objects.Workload, Workload -> RISCV/params/Workload.hh\n",
      " [SO Param] m5.objects.Prefetcher, XSCompositePrefetcher -> RISCV/params/XSCompositePrefetcher.hh\n",
      " [SO Param] m5.objects.Clint, Clint -> RISCV/params/Clint.hh\n",
      " [SO Param] m5.objects.IndexingPolicies, SetAssociative -> RISCV/python/_m5/param_SetAssociative.cc\n",
      " [SO Param] m5.objects.BranchPredictor, TAGEBase -> RISCV/python/_m5/param_TAGEBase.cc\n",
      " [SO Param] m5.objects.ClockDomain, DerivedClockDomain -> RISCV/params/DerivedClockDomain.hh\n",
      " [SO Param] m5.objects.BaseMinorCPU, MinorOpClassSet -> RISCV/python/_m5/param_MinorOpClassSet.cc\n",
      " [SO Param] m5.objects.NemuMMC, NemuMMC -> RISCV/params/NemuMMC.hh\n",
      " [SO Param] m5.objects.PciDevice, PciLegacyIoBar -> RISCV/python/_m5/param_PciLegacyIoBar.cc\n",
      " [SO Param] m5.objects.BranchPredictor, MPP_StatisticalCorrector_64KB -> RISCV/params/MPP_StatisticalCorrector_64KB.hh\n",
      " [SO Param] m5.objects.BranchPredictor, DecoupledBPUWithBTB -> RISCV/python/_m5/param_DecoupledBPUWithBTB.cc\n",
      " [SO Param] m5.objects.BloomFilters, BloomFilterMulti -> RISCV/python/_m5/param_BloomFilterMulti.cc\n",
      " [SO Param] m5.objects.Tags, BaseTags -> RISCV/python/_m5/param_BaseTags.cc\n",
      " [     CXX] RISCV/enums/SMTFetchPolicy.cc -> .o\n",
      " [ENUM STR] m5.objects.QoSMemCtrl, QoSQPolicy -> RISCV/enums/QoSQPolicy.cc\n",
      " [SO Param] m5.objects.Ethernet, EtherTapBase -> RISCV/python/_m5/param_EtherTapBase.cc\n",
      " [SO Param] m5.objects.Compressors, ZeroCompressor -> RISCV/params/ZeroCompressor.hh\n",
      " [SO Param] m5.objects.HelloObject, HelloObject -> RISCV/params/HelloObject.hh\n",
      " [SO Param] m5.objects.Uart, SimpleUart -> RISCV/params/SimpleUart.hh\n",
      " [SO Param] m5.objects.MemTest, MemTest -> RISCV/python/_m5/param_MemTest.cc\n",
      " [SO Param] m5.objects.BaseMinorCPU, BaseMinorCPU -> RISCV/python/_m5/param_BaseMinorCPU.cc\n",
      " [SO Param] m5.objects.QoSTurnaround, QoSTurnaroundPolicy -> RISCV/python/_m5/param_QoSTurnaroundPolicy.cc\n",
      " [SO Param] m5.objects.BaseMinorCPU, MinorOpClass -> RISCV/python/_m5/param_MinorOpClass.cc\n",
      " [SO Param] m5.objects.ReplacementPolicies, BRRIPRP -> RISCV/python/_m5/param_BRRIPRP.cc\n",
      " [SO Param] m5.objects.QemuFwCfg, QemuFwCfgIo -> RISCV/params/QemuFwCfgIo.hh\n",
      " [SO Param] m5.objects.Prefetcher, BertiPrefetcher -> RISCV/python/_m5/param_BertiPrefetcher.cc\n",
      " [SO Param] m5.objects.MemFootprintProbe, MemFootprintProbe -> RISCV/params/MemFootprintProbe.hh\n",
      " [SO Param] m5.objects.VirtIO, PciVirtIO -> RISCV/python/_m5/param_PciVirtIO.cc\n",
      " [SO Param] m5.objects.Compressors, Base32Delta16 -> RISCV/params/Base32Delta16.hh\n",
      " [SO Param] m5.objects.ArchDBer, ArchDBer -> RISCV/params/ArchDBer.hh\n",
      " [SO Param] m5.objects.Uart, UartLite -> RISCV/python/_m5/param_UartLite.cc\n",
      " [SO Param] m5.objects.BranchPredictor, MPP_StatisticalCorrector_8KB -> RISCV/python/_m5/param_MPP_StatisticalCorrector_8KB.cc\n",
      " [SO Param] m5.objects.Process, Process -> RISCV/params/Process.hh\n",
      " [SO Param] m5.objects.Prefetcher, SlimAMPMPrefetcher -> RISCV/python/_m5/param_SlimAMPMPrefetcher.cc\n",
      " [SO Param] m5.objects.BloomFilters, BloomFilterBase -> RISCV/params/BloomFilterBase.hh\n",
      " [SO Param] m5.objects.TimingExpr, TimingExprLet -> RISCV/python/_m5/param_TimingExprLet.cc\n",
      " [SO Param] m5.objects.QoSTurnaround, QoSTurnaroundPolicy -> RISCV/params/QoSTurnaroundPolicy.hh\n",
      " [SO Param] m5.objects.BranchPredictor, TAGEBase -> RISCV/params/TAGEBase.hh\n",
      " [SO Param] m5.objects.SharedMemoryServer, SharedMemoryServer -> RISCV/python/_m5/param_SharedMemoryServer.cc\n",
      " [SO Param] m5.objects.BranchPredictor, UBTB -> RISCV/params/UBTB.hh\n",
      " [SO Param] m5.objects.Ethernet, EtherDump -> RISCV/python/_m5/param_EtherDump.cc\n",
      " [SO Param] m5.objects.BaseMinorCPU, MinorFUTiming -> RISCV/params/MinorFUTiming.hh\n",
      " [SO Param] m5.objects.PciDevice, PciLegacyIoBar -> RISCV/params/PciLegacyIoBar.hh\n",
      " [     CXX] RISCV/enums/QoSQPolicy.cc -> .o\n",
      " [SO Param] m5.objects.Ethernet, EtherTapBase -> RISCV/params/EtherTapBase.hh\n",
      " [SO Param] m5.objects.Tags, CompressedTags -> RISCV/python/_m5/param_CompressedTags.cc\n",
      " [SO Param] m5.objects.BranchPredictor, DecoupledStreamBPU -> RISCV/python/_m5/param_DecoupledStreamBPU.cc\n",
      " [SO Param] m5.objects.BaseNonCachingSimpleCPU, BaseNonCachingSimpleCPU -> RISCV/python/_m5/param_BaseNonCachingSimpleCPU.cc\n",
      " [SO Param] m5.objects.BloomFilters, BloomFilterMulti -> RISCV/params/BloomFilterMulti.hh\n",
      " [SO Param] m5.objects.Tags, BaseTags -> RISCV/params/BaseTags.hh\n",
      " [SO Param] m5.objects.XBar, CoherentXBar -> RISCV/python/_m5/param_CoherentXBar.cc\n",
      " [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_TAGE -> RISCV/python/_m5/param_TAGE_SC_L_TAGE.cc\n",
      " [SO Param] m5.objects.BaseMinorCPU, BaseMinorCPU -> RISCV/params/BaseMinorCPU.hh\n",
      " [SO Param] m5.objects.HeteroMemCtrl, HeteroMemCtrl -> RISCV/python/_m5/param_HeteroMemCtrl.cc\n",
      " [SO Param] m5.objects.ReplacementPolicies, BRRIPRP -> RISCV/params/BRRIPRP.hh\n",
      " [SO Param] m5.objects.Ethernet, EtherLink -> RISCV/params/EtherLink.hh\n",
      " [SO Param] m5.objects.VirtIOBlock, VirtIOBlock -> RISCV/python/_m5/param_VirtIOBlock.cc\n",
      " [SO Param] m5.objects.BranchPredictor, LocalBP -> RISCV/python/_m5/param_LocalBP.cc\n",
      " [SO Param] m5.objects.Prefetcher, MultiPrefetcher -> RISCV/params/MultiPrefetcher.hh\n",
      " [SO Param] m5.objects.Prefetcher, BertiPrefetcher -> RISCV/params/BertiPrefetcher.hh\n",
      " [SO Param] m5.objects.VirtIO, PciVirtIO -> RISCV/params/PciVirtIO.hh\n",
      " [SO Param] m5.objects.TimingExpr, TimingExprLiteral -> RISCV/python/_m5/param_TimingExprLiteral.cc\n",
      " [ENUM STR] m5.objects.BranchPredictor, BpType -> RISCV/enums/BpType.cc\n",
      " [SO Param] m5.objects.ReplacementPolicies, SHiPRP -> RISCV/python/_m5/param_SHiPRP.cc\n",
      " [SO Param] m5.objects.Uart, UartLite -> RISCV/params/UartLite.hh\n",
      " [SO Param] m5.objects.FuncUnit, OpDesc -> RISCV/python/_m5/param_OpDesc.cc\n",
      " [SO Param] m5.objects.BranchPredictor, FTBRAS -> RISCV/python/_m5/param_FTBRAS.cc\n",
      " [SO Param] m5.objects.BranchPredictor, MPP_StatisticalCorrector_8KB -> RISCV/params/MPP_StatisticalCorrector_8KB.hh\n",
      " [SO Param] m5.objects.SharedMemoryServer, SharedMemoryServer -> RISCV/params/SharedMemoryServer.hh\n",
      " [SO Param] m5.objects.BranchPredictor, StreamLoopPredictor -> RISCV/python/_m5/param_StreamLoopPredictor.cc\n",
      " [SO Param] m5.objects.CPUTracers, ExeTracer -> RISCV/python/_m5/param_ExeTracer.cc\n",
      " [SO Param] m5.objects.RiscvTLB, RiscvTLB -> RISCV/python/_m5/param_RiscvTLB.cc\n",
      " [SO Param] m5.objects.BranchPredictor, DecoupledBPUWithBTB -> RISCV/params/DecoupledBPUWithBTB.hh\n",
      " [SO Param] m5.objects.Prefetcher, SlimAMPMPrefetcher -> RISCV/params/SlimAMPMPrefetcher.hh\n",
      " [SO Param] m5.objects.Device, DmaVirtDevice -> RISCV/python/_m5/param_DmaVirtDevice.cc\n",
      " [SO Param] m5.objects.BranchPredictor, MultiperspectivePerceptron64KB -> RISCV/python/_m5/param_MultiperspectivePerceptron64KB.cc\n",
      " [SO Param] m5.objects.PMP, PMP -> RISCV/python/_m5/param_PMP.cc\n",
      " [SO Param] m5.objects.TimingExpr, TimingExprLet -> RISCV/params/TimingExprLet.hh\n",
      " [SO Param] m5.objects.IndexingPolicies, SetAssociative -> RISCV/params/SetAssociative.hh\n",
      " [SO Param] m5.objects.HeteroMemCtrl, HeteroMemCtrl -> RISCV/params/HeteroMemCtrl.hh\n",
      " [SO Param] m5.objects.Prefetcher, TaggedPrefetcher -> RISCV/python/_m5/param_TaggedPrefetcher.cc\n",
      " [SO Param] m5.objects.Compressors, FPCD -> RISCV/python/_m5/param_FPCD.cc\n",
      " [ENUMDECL] m5.objects.System, MemoryMode -> RISCV/enums/MemoryMode.hh\n",
      " [SO Param] m5.objects.Ethernet, EtherDump -> RISCV/params/EtherDump.hh\n",
      " [SO Param] m5.objects.VirtIOBlock, VirtIOBlock -> RISCV/params/VirtIOBlock.hh\n",
      " [SO Param] m5.objects.Ethernet, IGbE -> RISCV/python/_m5/param_IGbE.cc\n",
      " [SO Param] m5.objects.Tags, CompressedTags -> RISCV/params/CompressedTags.hh\n",
      " [SO Param] m5.objects.BranchPredictor, DecoupledStreamBPU -> RISCV/params/DecoupledStreamBPU.hh\n",
      " [SO Param] m5.objects.ReplacementPolicies, TreePLRURP -> RISCV/python/_m5/param_TreePLRURP.cc\n",
      " [SO Param] m5.objects.BranchPredictor, StreamTAGE -> RISCV/python/_m5/param_StreamTAGE.cc\n",
      " [SO Param] m5.objects.XBar, CoherentXBar -> RISCV/params/CoherentXBar.hh\n",
      " [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_TAGE -> RISCV/params/TAGE_SC_L_TAGE.hh\n",
      " [SO Param] m5.objects.CPUTracers, ExeTracer -> RISCV/params/ExeTracer.hh\n",
      " [SO Param] m5.objects.Prefetcher, L2CompositeWithWorkerPrefetcher -> RISCV/python/_m5/param_L2CompositeWithWorkerPrefetcher.cc\n",
      " [SO Param] m5.objects.DiskImage, DiskImage -> RISCV/python/_m5/param_DiskImage.cc\n",
      " [SO Param] m5.objects.TimingExpr, TimingExprLiteral -> RISCV/params/TimingExprLiteral.hh\n",
      " [ENUMDECL] m5.objects.BranchPredictor, BpType -> RISCV/enums/BpType.hh\n",
      " [SO Param] m5.objects.InstPBTrace, InstPBTrace -> RISCV/python/_m5/param_InstPBTrace.cc\n",
      " [SO Param] m5.objects.ReplacementPolicies, SHiPRP -> RISCV/params/SHiPRP.hh\n",
      " [SO Param] m5.objects.AddrMapper, AddrMapper -> RISCV/python/_m5/param_AddrMapper.cc\n",
      " [SO Param] m5.objects.Workload, SEWorkload -> RISCV/params/SEWorkload.hh\n",
      " [SO Param] m5.objects.PMP, PMP -> RISCV/params/PMP.hh\n",
      " [SO Param] m5.objects.Tags, BaseSetAssoc -> RISCV/python/_m5/param_BaseSetAssoc.cc\n",
      " [SO Param] m5.objects.Device, DmaVirtDevice -> RISCV/params/DmaVirtDevice.hh\n",
      " [SO Param] m5.objects.HelloObject, GoodbyeObject -> RISCV/python/_m5/param_GoodbyeObject.cc\n",
      " [SO Param] m5.objects.FuncUnit, OpDesc -> RISCV/params/OpDesc.hh\n",
      " [SO Param] m5.objects.PciDevice, PciBar -> RISCV/python/_m5/param_PciBar.cc\n",
      " [SO Param] m5.objects.BranchPredictor, FTBTAGE -> RISCV/python/_m5/param_FTBTAGE.cc\n",
      " [SO Param] m5.objects.BaseO3CPU, BaseO3CPU -> RISCV/python/_m5/param_BaseO3CPU.cc\n",
      " [SO Param] m5.objects.BranchPredictor, StreamLoopPredictor -> RISCV/params/StreamLoopPredictor.hh\n",
      " [SO Param] m5.objects.SerialLink, SerialLink -> RISCV/python/_m5/param_SerialLink.cc\n",
      " [SO Param] m5.objects.RiscvTLB, RiscvTLB -> RISCV/params/RiscvTLB.hh\n",
      " [SO Param] m5.objects.BloomFilters, BloomFilterBlock -> RISCV/python/_m5/param_BloomFilterBlock.cc\n",
      " [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_LoopPredictor -> RISCV/python/_m5/param_TAGE_SC_L_LoopPredictor.cc\n",
      " [SO Param] m5.objects.CopyEngine, CopyEngine -> RISCV/python/_m5/param_CopyEngine.cc\n",
      " [SO Param] m5.objects.PyTrafficGen, PyTrafficGen -> RISCV/python/_m5/param_PyTrafficGen.cc\n",
      " [SO Param] m5.objects.BranchPredictor, MultiperspectivePerceptron64KB -> RISCV/params/MultiperspectivePerceptron64KB.hh\n",
      " [SO Param] m5.objects.PS2, PS2Mouse -> RISCV/python/_m5/param_PS2Mouse.cc\n",
      " [SO Param] m5.objects.QoSMemSinkInterface, QoSMemSinkInterface -> RISCV/python/_m5/param_QoSMemSinkInterface.cc\n",
      " [SO Param] m5.objects.QoSMemCtrl, QoSMemCtrl -> RISCV/python/_m5/param_QoSMemCtrl.cc\n",
      " [SO Param] m5.objects.Uart, Uart -> RISCV/python/_m5/param_Uart.cc\n",
      " [SO Param] m5.objects.BranchPredictor, MultiperspectivePerceptron -> RISCV/python/_m5/param_MultiperspectivePerceptron.cc\n",
      " [SO Param] m5.objects.Prefetcher, TaggedPrefetcher -> RISCV/params/TaggedPrefetcher.hh\n",
      " [SO Param] m5.objects.Compressors, FPCD -> RISCV/params/FPCD.hh\n",
      " [SO Param] m5.objects.ReplacementPolicies, LFURP -> RISCV/python/_m5/param_LFURP.cc\n",
      " [     CXX] RISCV/enums/BpType.cc -> .o\n",
      " [SO Param] m5.objects.Compressors, BaseDictionaryCompressor -> RISCV/python/_m5/param_BaseDictionaryCompressor.cc\n",
      " [ENUM STR] m5.objects.MemInterface, AddrMap -> RISCV/enums/AddrMap.cc\n",
      " [SO Param] m5.objects.Ethernet, IGbE -> RISCV/params/IGbE.hh\n",
      " [SO Param] m5.objects.BloomFilters, BloomFilterBlock -> RISCV/params/BloomFilterBlock.hh\n",
      " [SO Param] m5.objects.VirtIO9P, VirtIO9PProxy -> RISCV/python/_m5/param_VirtIO9PProxy.cc\n",
      " [SO Param] m5.objects.TimingExpr, TimingExprUn -> RISCV/python/_m5/param_TimingExprUn.cc\n",
      " [SO Param] m5.objects.Prefetcher, DeltaCorrelatingPredictionTables -> RISCV/python/_m5/param_DeltaCorrelatingPredictionTables.cc\n",
      " [SO Param] m5.objects.ReplacementPolicies, TreePLRURP -> RISCV/params/TreePLRURP.hh\n",
      " [SO Param] m5.objects.BranchPredictor, StreamTAGE -> RISCV/params/StreamTAGE.hh\n",
      " [SO Param] m5.objects.InstTracer, InstTracer -> RISCV/params/InstTracer.hh\n",
      " [SO Param] m5.objects.PyTrafficGen, PyTrafficGen -> RISCV/params/PyTrafficGen.hh\n",
      " [SO Param] m5.objects.Prefetcher, QueuedPrefetcher -> RISCV/python/_m5/param_QueuedPrefetcher.cc\n",
      " [SO Param] m5.objects.BaseMinorCPU, MinorOpClassSet -> RISCV/params/MinorOpClassSet.hh\n",
      " [ENUM STR] m5.objects.BaseMinorCPU, ThreadPolicy -> RISCV/enums/ThreadPolicy.cc\n",
      " [SO Param] m5.objects.ExternalMaster, ExternalMaster -> RISCV/python/_m5/param_ExternalMaster.cc\n",
      " [SO Param] m5.objects.PciDevice, PciBar -> RISCV/params/PciBar.hh\n",
      " [SO Param] m5.objects.SerialLink, SerialLink -> RISCV/params/SerialLink.hh\n",
      " [SO Param] m5.objects.BranchPredictor, LocalBP -> RISCV/params/LocalBP.hh\n",
      " [SO Param] m5.objects.Prefetcher, L2CompositeWithWorkerPrefetcher -> RISCV/params/L2CompositeWithWorkerPrefetcher.hh\n",
      " [SO Param] m5.objects.Ide, IdeDisk -> RISCV/python/_m5/param_IdeDisk.cc\n",
      " [SO Param] m5.objects.BranchPredictor, MultiperspectivePerceptronTAGE -> RISCV/python/_m5/param_MultiperspectivePerceptronTAGE.cc\n",
      " [SO Param] m5.objects.DiskImage, DiskImage -> RISCV/params/DiskImage.hh\n",
      " [SO Param] m5.objects.Prefetcher, AccessMapPatternMatching -> RISCV/python/_m5/param_AccessMapPatternMatching.cc\n",
      " [SO Param] m5.objects.Compressors, RepeatedQwordsCompressor -> RISCV/python/_m5/param_RepeatedQwordsCompressor.cc\n",
      " [SO Param] m5.objects.InstPBTrace, InstPBTrace -> RISCV/params/InstPBTrace.hh\n",
      " [SO Param] m5.objects.QoSMemSinkInterface, QoSMemSinkInterface -> RISCV/params/QoSMemSinkInterface.hh\n",
      " [SO Param] m5.objects.Tags, BaseSetAssoc -> RISCV/params/BaseSetAssoc.hh\n",
      " [SO Param] m5.objects.AddrMapper, AddrMapper -> RISCV/params/AddrMapper.hh\n",
      " [SO Param] m5.objects.BranchPredictor, FTBRAS -> RISCV/params/FTBRAS.hh\n",
      " [SO Param] m5.objects.HelloObject, GoodbyeObject -> RISCV/params/GoodbyeObject.hh\n",
      " [SO Param] m5.objects.Ethernet, EtherTap -> RISCV/python/_m5/param_EtherTap.cc\n",
      " [SO Param] m5.objects.BranchPredictor, FTBTAGE -> RISCV/params/FTBTAGE.hh\n",
      " [SO Param] m5.objects.QemuFwCfg, QemuFwCfg -> RISCV/python/_m5/param_QemuFwCfg.cc\n",
      " [SO Param] m5.objects.BranchPredictor, DefaultBTB -> RISCV/python/_m5/param_DefaultBTB.cc\n",
      " [SO Param] m5.objects.BaseO3CPU, BaseO3CPU -> RISCV/params/BaseO3CPU.hh\n",
      " [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_LoopPredictor -> RISCV/params/TAGE_SC_L_LoopPredictor.hh\n",
      " [SO Param] m5.objects.CopyEngine, CopyEngine -> RISCV/params/CopyEngine.hh\n",
      " [SO Param] m5.objects.PS2, PS2Mouse -> RISCV/params/PS2Mouse.hh\n",
      " [SO Param] m5.objects.Compressors, Base32Delta8 -> RISCV/python/_m5/param_Base32Delta8.cc\n",
      " [SO Param] m5.objects.RiscvMMU, RiscvMMU -> RISCV/python/_m5/param_RiscvMMU.cc\n",
      " [SO Param] m5.objects.BranchPredictor, MultiperspectivePerceptron -> RISCV/params/MultiperspectivePerceptron.hh\n",
      " [SO Param] m5.objects.Compressors, BaseDictionaryCompressor -> RISCV/params/BaseDictionaryCompressor.hh\n",
      " [SO Param] m5.objects.ExternalMaster, ExternalMaster -> RISCV/params/ExternalMaster.hh\n",
      " [ENUMDECL] m5.objects.MemInterface, AddrMap -> RISCV/enums/AddrMap.hh\n",
      " [SO Param] m5.objects.RedirectPath, RedirectPath -> RISCV/params/RedirectPath.hh\n",
      " [SO Param] m5.objects.ReplacementPolicies, LFURP -> RISCV/params/LFURP.hh\n",
      " [SO Param] m5.objects.VirtIO9P, VirtIO9PProxy -> RISCV/params/VirtIO9PProxy.hh\n",
      " [SO Param] m5.objects.TimingExpr, TimingExprUn -> RISCV/params/TimingExprUn.hh\n",
      " [SO Param] m5.objects.Prefetcher, DeltaCorrelatingPredictionTables -> RISCV/params/DeltaCorrelatingPredictionTables.hh\n",
      " [SO Param] m5.objects.Ide, IdeDisk -> RISCV/params/IdeDisk.hh\n",
      " [SO Param] m5.objects.Prefetcher, QueuedPrefetcher -> RISCV/params/QueuedPrefetcher.hh\n",
      " [SO Param] m5.objects.ClockDomain, SrcClockDomain -> RISCV/params/SrcClockDomain.hh\n",
      " [SO Param] m5.objects.BloomFilters, BloomFilterBase -> RISCV/python/_m5/param_BloomFilterBase.cc\n",
      " [ENUMDECL] m5.objects.Ide, IdeID -> RISCV/enums/IdeID.hh\n",
      " [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_8KB_StatisticalCorrector -> RISCV/python/_m5/param_TAGE_SC_L_8KB_StatisticalCorrector.cc\n",
      " [ENUMDECL] m5.objects.BaseMinorCPU, ThreadPolicy -> RISCV/enums/ThreadPolicy.hh\n",
      " [SO Param] m5.objects.CommMonitor, CommMonitor -> RISCV/params/CommMonitor.hh\n",
      " [SO Param] m5.objects.FUPool, IssuePort -> RISCV/python/_m5/param_IssuePort.cc\n",
      " [SO Param] m5.objects.Uart, Uart -> RISCV/params/Uart.hh\n",
      " [SO Param] m5.objects.PciDevice, PciIoBar -> RISCV/python/_m5/param_PciIoBar.cc\n",
      " [SO Param] m5.objects.BranchPredictor, MultiperspectivePerceptronTAGE -> RISCV/params/MultiperspectivePerceptronTAGE.hh\n",
      " [ENUM STR] m5.objects.Cache, Clusivity -> RISCV/enums/Clusivity.cc\n",
      " [SO Param] m5.objects.VirtIO, VirtIODeviceBase -> RISCV/python/_m5/param_VirtIODeviceBase.cc\n",
      " [SO Param] m5.objects.Ethernet, EtherSwitch -> RISCV/python/_m5/param_EtherSwitch.cc\n",
      " [SO Param] m5.objects.Prefetcher, AccessMapPatternMatching -> RISCV/params/AccessMapPatternMatching.hh\n",
      " [SO Param] m5.objects.Compressors, RepeatedQwordsCompressor -> RISCV/params/RepeatedQwordsCompressor.hh\n",
      " [SO Param] m5.objects.RiscvInterrupts, RiscvInterrupts -> RISCV/python/_m5/param_RiscvInterrupts.cc\n",
      " [SO Param] m5.objects.ReplacementPolicies, RandomRP -> RISCV/python/_m5/param_RandomRP.cc\n",
      " [SO Param] m5.objects.Ethernet, EtherTap -> RISCV/params/EtherTap.hh\n",
      " [SO Param] m5.objects.RiscvMMU, RiscvMMU -> RISCV/params/RiscvMMU.hh\n",
      " [SO Param] m5.objects.IndexingPolicies, BaseIndexingPolicy -> RISCV/python/_m5/param_BaseIndexingPolicy.cc\n",
      " [     CXX] RISCV/enums/AddrMap.cc -> .o\n",
      " [SO Param] m5.objects.QemuFwCfg, QemuFwCfg -> RISCV/params/QemuFwCfg.hh\n",
      " [SO Param] m5.objects.Serial, SerialNullDevice -> RISCV/python/_m5/param_SerialNullDevice.cc\n",
      " [SO Param] m5.objects.BranchPredictor, DefaultBTB -> RISCV/params/DefaultBTB.hh\n",
      " [SO Param] m5.objects.DRAMsim3, DRAMsim3 -> RISCV/python/_m5/param_DRAMsim3.cc\n",
      " [SO Param] m5.objects.BaseISA, BaseISA -> RISCV/python/_m5/param_BaseISA.cc\n",
      " [SO Param] m5.objects.RiscvDecoder, RiscvDecoder -> RISCV/python/_m5/param_RiscvDecoder.cc\n",
      " [SO Param] m5.objects.Prefetcher, XsStreamPrefetcher -> RISCV/python/_m5/param_XsStreamPrefetcher.cc\n",
      " [SO Param] m5.objects.TraceCPU, TraceCPU -> RISCV/python/_m5/param_TraceCPU.cc\n",
      " [SO Param] m5.objects.Compressors, Base32Delta8 -> RISCV/params/Base32Delta8.hh\n",
      " [SO Param] m5.objects.BadDevice, BadDevice -> RISCV/python/_m5/param_BadDevice.cc\n",
      " [     CXX] RISCV/enums/ThreadPolicy.cc -> .o\n",
      " [SO Param] m5.objects.Uart, Uart8250 -> RISCV/python/_m5/param_Uart8250.cc\n",
      " [SO Param] m5.objects.BranchPredictor, MPP_LoopPredictor_8KB -> RISCV/python/_m5/param_MPP_LoopPredictor_8KB.cc\n",
      " [SO Param] m5.objects.VoltageDomain, VoltageDomain -> RISCV/params/VoltageDomain.hh\n",
      " [SO Param] m5.objects.PlicDevice, PlicIntDevice -> RISCV/python/_m5/param_PlicIntDevice.cc\n",
      " [SO Param] m5.objects.Serial, SerialNullDevice -> RISCV/params/SerialNullDevice.hh\n",
      " [SO Param] m5.objects.BranchPredictor, UBTB -> RISCV/python/_m5/param_UBTB.cc\n",
      " [SO Param] m5.objects.Prefetcher, IrregularStreamBufferPrefetcher -> RISCV/python/_m5/param_IrregularStreamBufferPrefetcher.cc\n",
      " [SO Param] m5.objects.RiscvDecoder, RiscvDecoder -> RISCV/params/RiscvDecoder.hh\n",
      " [SO Param] m5.objects.VirtIO, VirtIODeviceBase -> RISCV/params/VirtIODeviceBase.hh\n",
      " [SO Param] m5.objects.LupioTMR, LupioTMR -> RISCV/python/_m5/param_LupioTMR.cc\n",
      " [SO Param] m5.objects.RiscvInterrupts, RiscvInterrupts -> RISCV/params/RiscvInterrupts.hh\n",
      " [SO Param] m5.objects.TimingExpr, TimingExprSrcReg -> RISCV/python/_m5/param_TimingExprSrcReg.cc\n",
      " [SO Param] m5.objects.LupioPIC, LupioPIC -> RISCV/python/_m5/param_LupioPIC.cc\n",
      " [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_8KB_StatisticalCorrector -> RISCV/params/TAGE_SC_L_8KB_StatisticalCorrector.hh\n",
      " [ENUM STR] m5.objects.MemCtrl, MemSched -> RISCV/enums/MemSched.cc\n",
      " [SO Param] m5.objects.Ethernet, EtherTapStub -> RISCV/python/_m5/param_EtherTapStub.cc\n",
      " [SO Param] m5.objects.LupioBLK, LupioBLK -> RISCV/python/_m5/param_LupioBLK.cc\n",
      " [SO Param] m5.objects.PciDevice, PciIoBar -> RISCV/params/PciIoBar.hh\n",
      " [SO Param] m5.objects.Tags, SectorTags -> RISCV/python/_m5/param_SectorTags.cc\n",
      " [SO Param] m5.objects.Prefetcher, BasePrefetcher -> RISCV/python/_m5/param_BasePrefetcher.cc\n",
      " [ENUMDECL] m5.objects.Cache, Clusivity -> RISCV/enums/Clusivity.hh\n",
      " [SO Param] m5.objects.RiscvVirtIOMMIO, RiscvMmioVirtIO -> RISCV/python/_m5/param_RiscvMmioVirtIO.cc\n",
      " [SO Param] m5.objects.TraceCPU, TraceCPU -> RISCV/params/TraceCPU.hh\n",
      " [SO Param] m5.objects.XBar, NoncoherentXBar -> RISCV/python/_m5/param_NoncoherentXBar.cc\n",
      " [SO Param] m5.objects.BaseISA, BaseISA -> RISCV/params/BaseISA.hh\n",
      " [SO Param] m5.objects.BadDevice, BadDevice -> RISCV/params/BadDevice.hh\n",
      " [SO Param] m5.objects.IndexingPolicies, SkewedAssociative -> RISCV/python/_m5/param_SkewedAssociative.cc\n",
      " [SO Param] m5.objects.ReplacementPolicies, RandomRP -> RISCV/params/RandomRP.hh\n",
      " [SO Param] m5.objects.Prefetcher, PIFPrefetcher -> RISCV/python/_m5/param_PIFPrefetcher.cc\n",
      " [SO Param] m5.objects.AbstractMemory, AbstractMemory -> RISCV/python/_m5/param_AbstractMemory.cc\n",
      " [SO Param] m5.objects.BaseMinorCPU, MinorOpClass -> RISCV/params/MinorOpClass.hh\n",
      " [SO Param] m5.objects.PlicDevice, PlicIntDevice -> RISCV/params/PlicIntDevice.hh\n",
      " [SO Param] m5.objects.LupV, LupV -> RISCV/python/_m5/param_LupV.cc\n",
      " [SO Param] m5.objects.Prefetcher, XsStreamPrefetcher -> RISCV/params/XsStreamPrefetcher.hh\n",
      " [SO Param] m5.objects.BaseAtomicSimpleCPU, BaseAtomicSimpleCPU -> RISCV/python/_m5/param_BaseAtomicSimpleCPU.cc\n",
      " [SO Param] m5.objects.Cache, NoncoherentCache -> RISCV/params/NoncoherentCache.hh\n",
      " [SO Param] m5.objects.QoSMemCtrl, QoSMemCtrl -> RISCV/params/QoSMemCtrl.hh\n",
      " [SO Param] m5.objects.TimingExpr, TimingExpr -> RISCV/python/_m5/param_TimingExpr.cc\n",
      " [SO Param] m5.objects.BranchPredictor, BTBMGSC -> RISCV/python/_m5/param_BTBMGSC.cc\n",
      " [SO Param] m5.objects.SimpleDisk, SimpleDisk -> RISCV/python/_m5/param_SimpleDisk.cc\n",
      " [SO Param] m5.objects.Uart, Uart8250 -> RISCV/params/Uart8250.hh\n",
      " [SO Param] m5.objects.MemDelay, SimpleMemDelay -> RISCV/python/_m5/param_SimpleMemDelay.cc\n",
      " [SO Param] m5.objects.PciDevice, PciDevice -> RISCV/python/_m5/param_PciDevice.cc\n",
      " [SO Param] m5.objects.LupioTMR, LupioTMR -> RISCV/params/LupioTMR.hh\n",
      " [     CXX] RISCV/enums/Clusivity.cc -> .o\n",
      " [SO Param] m5.objects.Ethernet, EtherSwitch -> RISCV/params/EtherSwitch.hh\n",
      " [SO Param] m5.objects.LupioPIC, LupioPIC -> RISCV/params/LupioPIC.hh\n",
      " [SO Param] m5.objects.BranchPredictor, MPP_LoopPredictor_8KB -> RISCV/params/MPP_LoopPredictor_8KB.hh\n",
      " [SO Param] m5.objects.FUPool, SpecWakeupChannel -> RISCV/python/_m5/param_SpecWakeupChannel.cc\n",
      " [SO Param] m5.objects.System, System -> RISCV/params/System.hh\n",
      " [SO Param] m5.objects.RiscvTLB, RiscvPagetableWalker -> RISCV/python/_m5/param_RiscvPagetableWalker.cc\n",
      " [SO Param] m5.objects.LupioBLK, LupioBLK -> RISCV/params/LupioBLK.hh\n",
      " [SO Param] m5.objects.Prefetcher, IrregularStreamBufferPrefetcher -> RISCV/params/IrregularStreamBufferPrefetcher.hh\n",
      " [SO Param] m5.objects.RiscvVirtIOMMIO, RiscvMmioVirtIO -> RISCV/params/RiscvMmioVirtIO.hh\n",
      " [SO Param] m5.objects.BranchPredictor, MultiperspectivePerceptron8KB -> RISCV/python/_m5/param_MultiperspectivePerceptron8KB.cc\n",
      " [SO Param] m5.objects.Prefetcher, StridePrefetcher -> RISCV/python/_m5/param_StridePrefetcher.cc\n",
      " [SO Param] m5.objects.QoSPolicy, QoSPropFairPolicy -> RISCV/python/_m5/param_QoSPropFairPolicy.cc\n",
      " [SO Param] m5.objects.Compressors, FPC -> RISCV/python/_m5/param_FPC.cc\n",
      " [ENUMDECL] m5.objects.MemCtrl, MemSched -> RISCV/enums/MemSched.hh\n",
      " [SO Param] m5.objects.Ethernet, EtherTapStub -> RISCV/params/EtherTapStub.hh\n",
      " [SO Param] m5.objects.BaseTimingSimpleCPU, BaseTimingSimpleCPU -> RISCV/python/_m5/param_BaseTimingSimpleCPU.cc\n",
      " [SO Param] m5.objects.FUPool, IssuePort -> RISCV/params/IssuePort.hh\n",
      " [SO Param] m5.objects.Prefetcher, BasePrefetcher -> RISCV/params/BasePrefetcher.hh\n",
      " [SO Param] m5.objects.Tags, SectorTags -> RISCV/params/SectorTags.hh\n",
      " [SO Param] m5.objects.LupV, LupV -> RISCV/params/LupV.hh\n",
      " [SO Param] m5.objects.BaseAtomicSimpleCPU, BaseAtomicSimpleCPU -> RISCV/params/BaseAtomicSimpleCPU.hh\n",
      " [SO Param] m5.objects.BranchPredictor, StreamUBTB -> RISCV/python/_m5/param_StreamUBTB.cc\n",
      " [SO Param] m5.objects.TimingExpr, TimingExpr -> RISCV/params/TimingExpr.hh\n",
      " [SO Param] m5.objects.XBar, NoncoherentXBar -> RISCV/params/NoncoherentXBar.hh\n",
      " [SO Param] m5.objects.IndexingPolicies, SkewedAssociative -> RISCV/params/SkewedAssociative.hh\n",
      " [SO Param] m5.objects.Prefetcher, PIFPrefetcher -> RISCV/params/PIFPrefetcher.hh\n",
      " [SO Param] m5.objects.BaseInterrupts, BaseInterrupts -> RISCV/python/_m5/param_BaseInterrupts.cc\n",
      " [SO Param] m5.objects.ThermalModel, ThermalModel -> RISCV/params/ThermalModel.hh\n",
      " [SO Param] m5.objects.Prefetcher, SBOOEPrefetcher -> RISCV/python/_m5/param_SBOOEPrefetcher.cc\n",
      " [SO Param] m5.objects.Compressors, BaseCacheCompressor -> RISCV/python/_m5/param_BaseCacheCompressor.cc\n",
      " [SO Param] m5.objects.BranchPredictor, BranchPredictor -> RISCV/python/_m5/param_BranchPredictor.cc\n",
      " [SO Param] m5.objects.RiscvTLB, RiscvPagetableWalker -> RISCV/params/RiscvPagetableWalker.hh\n",
      " [SO Param] m5.objects.Prefetcher, CompositeWithWorkerPrefetcher -> RISCV/python/_m5/param_CompositeWithWorkerPrefetcher.cc\n",
      " [SO Param] m5.objects.BranchPredictor, BTBMGSC -> RISCV/params/BTBMGSC.hh\n",
      " [SO Param] m5.objects.Workload, KernelWorkload -> RISCV/params/KernelWorkload.hh\n",
      " [SO Param] m5.objects.StackDistProbe, StackDistProbe -> RISCV/python/_m5/param_StackDistProbe.cc\n",
      " [SO Param] m5.objects.HelloObject, HelloObject -> RISCV/python/_m5/param_HelloObject.cc\n",
      " [     CXX] RISCV/enums/MemSched.cc -> .o\n",
      " [SO Param] m5.objects.SimpleDisk, SimpleDisk -> RISCV/params/SimpleDisk.hh\n",
      " [SO Param] m5.objects.PciDevice, PciDevice -> RISCV/params/PciDevice.hh\n",
      " [ENUM STR] m5.objects.BaseO3CPU, PerfRecord -> RISCV/enums/PerfRecord.cc\n",
      " [SO Param] m5.objects.BranchPredictor, IndirectPredictor -> RISCV/python/_m5/param_IndirectPredictor.cc\n",
      " [SO Param] m5.objects.Device, DmaDevice -> RISCV/python/_m5/param_DmaDevice.cc\n",
      " [SO Param] m5.objects.BranchPredictor, TimedBaseFTBPredictor -> RISCV/python/_m5/param_TimedBaseFTBPredictor.cc\n",
      " [SO Param] m5.objects.BranchPredictor, LTAGE -> RISCV/python/_m5/param_LTAGE.cc\n",
      " [SO Param] m5.objects.BranchPredictor, MultiperspectivePerceptron8KB -> RISCV/params/MultiperspectivePerceptron8KB.hh\n",
      " [SO Param] m5.objects.PS2, PS2Keyboard -> RISCV/python/_m5/param_PS2Keyboard.cc\n",
      " [SO Param] m5.objects.BaseMMU, BaseMMU -> RISCV/params/BaseMMU.hh\n",
      " [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_8KB -> RISCV/python/_m5/param_TAGE_SC_L_8KB.cc\n",
      " [ENUMDECL] m5.objects.BaseO3CPU, PerfRecord -> RISCV/enums/PerfRecord.hh\n",
      " [SO Param] m5.objects.QoSPolicy, QoSPropFairPolicy -> RISCV/params/QoSPropFairPolicy.hh\n",
      " [SO Param] m5.objects.QemuFwCfg, QemuFwCfgItemBytes -> RISCV/python/_m5/param_QemuFwCfgItemBytes.cc\n",
      " [SO Param] m5.objects.Prefetcher, StridePrefetcher -> RISCV/params/StridePrefetcher.hh\n",
      " [SO Param] m5.objects.Compressors, FPC -> RISCV/params/FPC.hh\n",
      " [SO Param] m5.objects.BaseInterrupts, BaseInterrupts -> RISCV/params/BaseInterrupts.hh\n",
      " [SO Param] m5.objects.ReplacementPolicies, SecondChanceRP -> RISCV/python/_m5/param_SecondChanceRP.cc\n",
      " [SO Param] m5.objects.MemInterface, MemInterface -> RISCV/python/_m5/param_MemInterface.cc\n",
      " [SO Param] m5.objects.BaseTimingSimpleCPU, BaseTimingSimpleCPU -> RISCV/params/BaseTimingSimpleCPU.hh\n",
      " [SO Param] m5.objects.RubyTester, RubyTester -> RISCV/python/_m5/param_RubyTester.cc\n",
      " [SO Param] m5.objects.VirtIO9P, VirtIO9PBase -> RISCV/python/_m5/param_VirtIO9PBase.cc\n",
      " [SO Param] m5.objects.Prefetcher, AMPMPrefetcher -> RISCV/python/_m5/param_AMPMPrefetcher.cc\n",
      " [SO Param] m5.objects.VirtIOConsole, VirtIOConsole -> RISCV/python/_m5/param_VirtIOConsole.cc\n",
      " [SO Param] m5.objects.AbstractMemory, AbstractMemory -> RISCV/params/AbstractMemory.hh\n",
      " [SO Param] m5.objects.BaseMinorCPU, MinorFUTiming -> RISCV/python/_m5/param_MinorFUTiming.cc\n",
      " [SO Param] m5.objects.BranchPredictor, StreamUBTB -> RISCV/params/StreamUBTB.hh\n",
      " [SO Param] m5.objects.SimpleTrace, SimpleTrace -> RISCV/params/SimpleTrace.hh\n",
      " [SO Param] m5.objects.Prefetcher, MultiPrefetcher -> RISCV/python/_m5/param_MultiPrefetcher.cc\n",
      " [SO Param] m5.objects.StackDistProbe, StackDistProbe -> RISCV/params/StackDistProbe.hh\n",
      " [SO Param] m5.objects.Prefetcher, SBOOEPrefetcher -> RISCV/params/SBOOEPrefetcher.hh\n",
      " [SO Param] m5.objects.MemInterface, MemInterface -> RISCV/params/MemInterface.hh\n",
      " [SO Param] m5.objects.BranchPredictor, BranchPredictor -> RISCV/params/BranchPredictor.hh\n",
      " [SO Param] m5.objects.Prefetcher, CompositeWithWorkerPrefetcher -> RISCV/params/CompositeWithWorkerPrefetcher.hh\n",
      " [SO Param] m5.objects.BranchPredictor, MPP_StatisticalCorrector -> RISCV/python/_m5/param_MPP_StatisticalCorrector.cc\n",
      " [SO Param] m5.objects.BaseCPU, BaseCPU -> RISCV/python/_m5/param_BaseCPU.cc\n",
      " [ENUM STR] m5.objects.Terminal, TerminalDump -> RISCV/enums/TerminalDump.cc\n",
      " [SO Param] m5.objects.NemuPlic, NemuPlic -> RISCV/python/_m5/param_NemuPlic.cc\n",
      " [SO Param] m5.objects.Prefetcher, SignaturePathPrefetcherV2 -> RISCV/python/_m5/param_SignaturePathPrefetcherV2.cc\n",
      " [SO Param] m5.objects.Compressors, PerfectCompressor -> RISCV/python/_m5/param_PerfectCompressor.cc\n",
      " [     CXX] RISCV/enums/PerfRecord.cc -> .o\n",
      " [SO Param] m5.objects.DummyChecker, DummyChecker -> RISCV/python/_m5/param_DummyChecker.cc\n",
      " [SO Param] m5.objects.Ethernet, Sinic -> RISCV/python/_m5/param_Sinic.cc\n",
      " [SO Param] m5.objects.PMAChecker, PMAChecker -> RISCV/python/_m5/param_PMAChecker.cc\n",
      " [SO Param] m5.objects.Device, DmaDevice -> RISCV/params/DmaDevice.hh\n",
      " [SO Param] m5.objects.BranchPredictor, TimedBaseFTBPredictor -> RISCV/params/TimedBaseFTBPredictor.hh\n",
      " [SO Param] m5.objects.QemuFwCfg, QemuFwCfgItemString -> RISCV/python/_m5/param_QemuFwCfgItemString.cc\n",
      " [SO Param] m5.objects.BranchPredictor, FTBITTAGE -> RISCV/python/_m5/param_FTBITTAGE.cc\n",
      " [SO Param] m5.objects.RubyTester, RubyTester -> RISCV/params/RubyTester.hh\n",
      " [SO Param] m5.objects.Vnc, VncServer -> RISCV/params/VncServer.hh\n",
      " [SO Param] m5.objects.VirtIO9P, VirtIO9PBase -> RISCV/params/VirtIO9PBase.hh\n",
      " [SO Param] m5.objects.BranchPredictor, LTAGE -> RISCV/params/LTAGE.hh\n",
      " [SO Param] m5.objects.VirtIOConsole, VirtIOConsole -> RISCV/params/VirtIOConsole.hh\n",
      " [SO Param] m5.objects.PS2, PS2Keyboard -> RISCV/params/PS2Keyboard.hh\n",
      " [SO Param] m5.objects.NemuPlic, NemuPlic -> RISCV/params/NemuPlic.hh\n",
      " [SO Param] m5.objects.Compressors, Base64Delta32 -> RISCV/python/_m5/param_Base64Delta32.cc\n",
      " [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_8KB -> RISCV/params/TAGE_SC_L_8KB.hh\n",
      " [SO Param] m5.objects.QemuFwCfg, QemuFwCfgItemBytes -> RISCV/params/QemuFwCfgItemBytes.hh\n",
      " [SO Param] m5.objects.Prefetcher, CMCPrefetcher -> RISCV/params/CMCPrefetcher.hh\n",
      " [SO Param] m5.objects.ClockDomain, ClockDomain -> RISCV/params/ClockDomain.hh\n",
      " [SO Param] m5.objects.ReplacementPolicies, SecondChanceRP -> RISCV/params/SecondChanceRP.hh\n",
      " [SO Param] m5.objects.Prefetcher, AMPMPrefetcher -> RISCV/params/AMPMPrefetcher.hh\n",
      " [ENUMDECL] m5.objects.Terminal, TerminalDump -> RISCV/enums/TerminalDump.hh\n",
      " [SO Param] m5.objects.BaseCPU, BaseCPU -> RISCV/params/BaseCPU.hh\n",
      " [SO Param] m5.objects.DummyChecker, DummyChecker -> RISCV/params/DummyChecker.hh\n",
      " [SO Param] m5.objects.BloomFilters, BloomFilterH3 -> RISCV/python/_m5/param_BloomFilterH3.cc\n",
      " [SO Param] m5.objects.SimpleCache, SimpleCache -> RISCV/python/_m5/param_SimpleCache.cc\n",
      " [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_64KB_StatisticalCorrector -> RISCV/python/_m5/param_TAGE_SC_L_64KB_StatisticalCorrector.cc\n",
      " [SO Param] m5.objects.PciDevice, PciBarNone -> RISCV/python/_m5/param_PciBarNone.cc\n",
      " [SO Param] m5.objects.BranchPredictor, MPP_StatisticalCorrector -> RISCV/params/MPP_StatisticalCorrector.hh\n",
      " [SO Param] m5.objects.Cache, NoncoherentCache -> RISCV/python/_m5/param_NoncoherentCache.cc\n",
      " [SO Param] m5.objects.FUPool, SpecWakeupChannel -> RISCV/params/SpecWakeupChannel.hh\n",
      " [SO Param] m5.objects.Prefetcher, SignaturePathPrefetcherV2 -> RISCV/params/SignaturePathPrefetcherV2.hh\n",
      " [SO Param] m5.objects.Compressors, PerfectCompressor -> RISCV/params/PerfectCompressor.hh\n",
      " [SO Param] m5.objects.RubyDirectedTester, DirectedGenerator -> RISCV/python/_m5/param_DirectedGenerator.cc\n",
      " [SO Param] m5.objects.QoSMemSinkCtrl, QoSMemSinkCtrl -> RISCV/python/_m5/param_QoSMemSinkCtrl.cc\n",
      " [SO Param] m5.objects.Ethernet, Sinic -> RISCV/params/Sinic.hh\n",
      " [SO Param] m5.objects.ReplacementPolicies, MRURP -> RISCV/python/_m5/param_MRURP.cc\n",
      " [ENUM STR] m5.objects.TimingExpr, TimingExprOp -> RISCV/enums/TimingExprOp.cc\n",
      " [SO Param] m5.objects.PMAChecker, PMAChecker -> RISCV/params/PMAChecker.hh\n",
      " [SO Param] m5.objects.QemuFwCfg, QemuFwCfgItemString -> RISCV/params/QemuFwCfgItemString.hh\n",
      " [SO Param] m5.objects.BranchPredictor, IndirectPredictor -> RISCV/params/IndirectPredictor.hh\n",
      " [SO Param] m5.objects.BranchPredictor, FTBITTAGE -> RISCV/params/FTBITTAGE.hh\n",
      " [SO Param] m5.objects.Cache, Cache -> RISCV/python/_m5/param_Cache.cc\n",
      " [SO Param] m5.objects.Prefetcher, OptPrefetcher -> RISCV/python/_m5/param_OptPrefetcher.cc\n",
      " [     CXX] RISCV/enums/TerminalDump.cc -> .o\n",
      " [SO Param] m5.objects.Compressors, Base64Delta32 -> RISCV/params/Base64Delta32.hh\n",
      " [SO Param] m5.objects.Uart, SimpleUart -> RISCV/python/_m5/param_SimpleUart.cc\n",
      " [SO Param] m5.objects.Ethernet, EtherBus -> RISCV/python/_m5/param_EtherBus.cc\n",
      " [SO Param] m5.objects.BranchPredictor, MPP_TAGE_8KB -> RISCV/python/_m5/param_MPP_TAGE_8KB.cc\n",
      " [SO Param] m5.objects.NVMInterface, NVMInterface -> RISCV/python/_m5/param_NVMInterface.cc\n",
      " [SO Param] m5.objects.Prefetcher, DCPTPrefetcher -> RISCV/python/_m5/param_DCPTPrefetcher.cc\n",
      " [SO Param] m5.objects.BaseMinorCPU, MinorFUPool -> RISCV/python/_m5/param_MinorFUPool.cc\n",
      " [SO Param] m5.objects.CommMonitor, CommMonitor -> RISCV/python/_m5/param_CommMonitor.cc\n",
      " [SO Param] m5.objects.Device, PioDevice -> RISCV/params/PioDevice.hh\n",
      " [SO Param] m5.objects.RubyDirectedTester, DirectedGenerator -> RISCV/params/DirectedGenerator.hh\n",
      " [SO Param] m5.objects.BloomFilters, BloomFilterH3 -> RISCV/params/BloomFilterH3.hh\n",
      " [ENUMDECL] m5.objects.SimObject, ByteOrder -> RISCV/enums/ByteOrder.hh\n",
      " [SO Param] m5.objects.QoSMemSinkCtrl, QoSMemSinkCtrl -> RISCV/params/QoSMemSinkCtrl.hh\n",
      " [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_64KB_StatisticalCorrector -> RISCV/params/TAGE_SC_L_64KB_StatisticalCorrector.hh\n",
      " [SO Param] m5.objects.MemCtrl, MemCtrl -> RISCV/python/_m5/param_MemCtrl.cc\n",
      " [SO Param] m5.objects.PortTerminator, PortTerminator -> RISCV/python/_m5/param_PortTerminator.cc\n",
      " [SO Param] m5.objects.SimpleCache, SimpleCache -> RISCV/params/SimpleCache.hh\n",
      " [SO Param] m5.objects.HMCController, HMCController -> RISCV/python/_m5/param_HMCController.cc\n",
      " [SO Param] m5.objects.PciDevice, PciBarNone -> RISCV/params/PciBarNone.hh\n",
      " [SO Param] m5.objects.Tags, VIPTSetAssoc -> RISCV/python/_m5/param_VIPTSetAssoc.cc\n",
      " [SO Param] m5.objects.XBar, BaseXBar -> RISCV/python/_m5/param_BaseXBar.cc\n",
      " [ENUM STR] m5.objects.BaseTrafficGen, StreamGenType -> RISCV/enums/StreamGenType.cc\n",
      " [SO Param] m5.objects.IndexingPolicies, VIPTSetAssociative -> RISCV/python/_m5/param_VIPTSetAssociative.cc\n",
      " [ENUMDECL] m5.objects.BaseO3CPU, ROBWalkPolicy -> RISCV/enums/ROBWalkPolicy.hh\n",
      " [SO Param] m5.objects.ReplacementPolicies, MRURP -> RISCV/params/MRURP.hh\n",
      " [SO Param] m5.objects.Cache, WriteAllocator -> RISCV/python/_m5/param_WriteAllocator.cc\n",
      " [SO Param] m5.objects.Prefetcher, STeMSPrefetcher -> RISCV/python/_m5/param_STeMSPrefetcher.cc\n",
      " [SO Param] m5.objects.HiFive, GenericRiscvPciHost -> RISCV/params/GenericRiscvPciHost.hh\n",
      " [ENUMDECL] m5.objects.TimingExpr, TimingExprOp -> RISCV/enums/TimingExprOp.hh\n",
      " [ENUMDECL] m5.objects.BaseTLB, TypeTLB -> RISCV/enums/TypeTLB.hh\n",
      " [SO Param] m5.objects.CfiMemory, CfiMemory -> RISCV/python/_m5/param_CfiMemory.cc\n",
      " [     CXX] RISCV/mem/packet_queue.cc -> .o\n",
      " [     CXX] RISCV/cpu/testers/traffic_gen/nvm_gen.cc -> .o\n",
      " [     CXX] RISCV/cpu/testers/traffic_gen/linear_gen.cc -> .o\n",
      " [     CXX] RISCV/mem/packet.cc -> .o\n",
      " [     CXX] RISCV/cpu/testers/traffic_gen/idle_gen.cc -> .o\n",
      " [     CXX] RISCV/cpu/testers/traffic_gen/hybrid_gen.cc -> .o\n",
      " [     CXX] RISCV/cpu/testers/traffic_gen/exit_gen.cc -> .o\n",
      " [     CXX] RISCV/cpu/testers/traffic_gen/dram_rot_gen.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/tags/super_blk.cc -> .o\n",
      " [     CXX] RISCV/cpu/testers/traffic_gen/dram_gen.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/tags/sector_blk.cc -> .o\n",
      " [     CXX] RISCV/base/loader/object_file.cc -> .o\n",
      " [ENUMDECL] m5.objects.BaseTrafficGen, StreamGenType -> RISCV/enums/StreamGenType.hh\n",
      " [     CXX] RISCV/base/loader/memory_image.cc -> .o\n",
      " [     CXX] RISCV/enums/ROBWalkPolicy.cc -> .o\n",
      " [     CXX] RISCV/base/loader/elf_object.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/write_queue.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/mshr_queue.cc -> .o\n",
      " [     CXX] RISCV/cpu/testers/traffic_gen/trace_gen.cc -> .o\n",
      " [     CXX] RISCV/enums/TimingExprOp.cc -> .o\n",
      " [     CXX] RISCV/enums/TypeTLB.cc -> .o\n",
      " [     CXX] RISCV/cpu/reg_class.cc -> .o\n",
      " [     CXX] RISCV/enums/StreamGenType.cc -> .o\n",
      " [     CXX] RISCV/mem/protocol/timing.cc -> .o\n",
      " [     CXX] RISCV/mem/protocol/functional.cc -> .o\n",
      " [     CXX] RISCV/mem/protocol/atomic.cc -> .o\n",
      " [     CXX] RISCV/base/socket.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/cache_blk.cc -> .o\n",
      " [     CXX] RISCV/cpu/testers/traffic_gen/strided_gen.cc -> .o\n",
      " [     CXX] RISCV/base/pixel.cc -> .o\n",
      " [     CXX] RISCV/base/loader/dtb_file.cc -> .o\n",
      " [     CXX] RISCV/base/framebuffer.cc -> .o\n",
      " [     CXX] RISCV/base/bmpwriter.cc -> .o\n",
      " [     CXX] RISCV/base/imgwriter.cc -> .o\n",
      " [     CXX] RISCV/cpu/testers/traffic_gen/random_gen.cc -> .o\n",
      " [SO Param] m5.objects.Prefetcher, OptPrefetcher -> RISCV/params/OptPrefetcher.hh\n",
      " [SO Param] m5.objects.Cache, Cache -> RISCV/params/Cache.hh\n",
      " [SO Param] m5.objects.NVMInterface, NVMInterface -> RISCV/params/NVMInterface.hh\n",
      " [SO Param] m5.objects.BranchPredictor, BTBITTAGE -> RISCV/python/_m5/param_BTBITTAGE.cc\n",
      " [SO Param] m5.objects.PciDevice, PciMemUpperBar -> RISCV/python/_m5/param_PciMemUpperBar.cc\n",
      " [SO Param] m5.objects.Ethernet, EtherBus -> RISCV/params/EtherBus.hh\n",
      " [SO Param] m5.objects.BranchPredictor, MPP_TAGE_8KB -> RISCV/params/MPP_TAGE_8KB.hh\n",
      " [SO Param] m5.objects.PortTerminator, PortTerminator -> RISCV/params/PortTerminator.hh\n",
      " [SO Param] m5.objects.HMCController, HMCController -> RISCV/params/HMCController.hh\n",
      " [SO Param] m5.objects.Prefetcher, DCPTPrefetcher -> RISCV/params/DCPTPrefetcher.hh\n",
      " [SO Param] m5.objects.RubyDirectedTester, InvalidateGenerator -> RISCV/python/_m5/param_InvalidateGenerator.cc\n",
      " [SO Param] m5.objects.BaseMinorCPU, MinorFUPool -> RISCV/params/MinorFUPool.hh\n",
      " [SO Param] m5.objects.FUPool, FUPool -> RISCV/python/_m5/param_FUPool.cc\n",
      " [SO Param] m5.objects.BranchPredictor, StreamLoopDetector -> RISCV/python/_m5/param_StreamLoopDetector.cc\n",
      " [SO Param] m5.objects.XBar, BaseXBar -> RISCV/params/BaseXBar.hh\n",
      " [SO Param] m5.objects.Cache, WriteAllocator -> RISCV/params/WriteAllocator.hh\n",
      " [SO Param] m5.objects.RiscvFsWorkload, RiscvLinux -> RISCV/python/_m5/param_RiscvLinux.cc\n",
      " [SO Param] m5.objects.Prefetcher, StridePrefetcherHashedSetAssociative -> RISCV/python/_m5/param_StridePrefetcherHashedSetAssociative.cc\n",
      " [SO Param] m5.objects.Compressors, CPack -> RISCV/python/_m5/param_CPack.cc\n",
      " [SO Param] m5.objects.QoSPolicy, QoSFixedPriorityPolicy -> RISCV/python/_m5/param_QoSFixedPriorityPolicy.cc\n",
      " [SO Param] m5.objects.MemCtrl, MemCtrl -> RISCV/params/MemCtrl.hh\n",
      " [SO Param] m5.objects.CfiMemory, CfiMemory -> RISCV/params/CfiMemory.hh\n",
      " [SO Param] m5.objects.VirtIO, VirtIODummyDevice -> RISCV/python/_m5/param_VirtIODummyDevice.cc\n",
      " [SO Param] m5.objects.SimpleObject, SimpleObject -> RISCV/params/SimpleObject.hh\n",
      " [SO Param] m5.objects.BranchPredictor, TimedStreamPredictor -> RISCV/python/_m5/param_TimedStreamPredictor.cc\n",
      " [SO Param] m5.objects.GUPSGen, GUPSGen -> RISCV/python/_m5/param_GUPSGen.cc\n",
      " [SO Param] m5.objects.IndexingPolicies, VIPTSetAssociative -> RISCV/params/VIPTSetAssociative.hh\n",
      " [SO Param] m5.objects.Prefetcher, STeMSPrefetcher -> RISCV/params/STeMSPrefetcher.hh\n",
      " [SO Param] m5.objects.Prefetcher, BOPPrefetcher -> RISCV/python/_m5/param_BOPPrefetcher.cc\n",
      " [SO Param] m5.objects.BranchPredictor, ITTAGE -> RISCV/python/_m5/param_ITTAGE.cc\n",
      " [SO Param] m5.objects.Prefetcher, IPCPrefetcher -> RISCV/python/_m5/param_IPCPrefetcher.cc\n",
      " [SO Param] m5.objects.I2C, I2CDevice -> RISCV/params/I2CDevice.hh\n",
      " [SO Param] m5.objects.HiFive, GenericRiscvPciHost -> RISCV/python/_m5/param_GenericRiscvPciHost.cc\n",
      " [SO Param] m5.objects.BranchPredictor, BTBITTAGE -> RISCV/params/BTBITTAGE.hh\n",
      " [SO Param] m5.objects.Workload, StubWorkload -> RISCV/params/StubWorkload.hh\n",
      " [SO Param] m5.objects.MemDelay, SimpleMemDelay -> RISCV/params/SimpleMemDelay.hh\n",
      " [SO Param] m5.objects.PciDevice, PciMemUpperBar -> RISCV/params/PciMemUpperBar.hh\n",
      " [SO Param] m5.objects.Device, BasicPioDevice -> RISCV/python/_m5/param_BasicPioDevice.cc\n",
      " [SO Param] m5.objects.LupioRTC, LupioRTC -> RISCV/python/_m5/param_LupioRTC.cc\n",
      " [SO Param] m5.objects.Lint, Lint -> RISCV/python/_m5/param_Lint.cc\n",
      " [SO Param] m5.objects.BranchPredictor, DecoupledBPUWithFTB -> RISCV/python/_m5/param_DecoupledBPUWithFTB.cc\n",
      " [SO Param] m5.objects.LupioIPI, LupioIPI -> RISCV/python/_m5/param_LupioIPI.cc\n",
      " [SO Param] m5.objects.BranchPredictor, SimpleIndirectPredictor -> RISCV/python/_m5/param_SimpleIndirectPredictor.cc\n",
      " [SO Param] m5.objects.FUPool, Scheduler -> RISCV/python/_m5/param_Scheduler.cc\n",
      " [ENUM STR] m5.objects.StaticInstFlags, StaticInstFlags -> RISCV/enums/StaticInstFlags.cc\n",
      " [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_TAGE_8KB -> RISCV/python/_m5/param_TAGE_SC_L_TAGE_8KB.cc\n",
      " [SO Param] m5.objects.RubyDirectedTester, InvalidateGenerator -> RISCV/params/InvalidateGenerator.hh\n",
      " [SO Param] m5.objects.BranchPredictor, BTBRAS -> RISCV/python/_m5/param_BTBRAS.cc\n",
      " [SO Param] m5.objects.RTC, RiscvRTC -> RISCV/python/_m5/param_RiscvRTC.cc\n",
      " [SO Param] m5.objects.MemTraceProbe, MemTraceProbe -> RISCV/python/_m5/param_MemTraceProbe.cc\n",
      " [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_64KB -> RISCV/python/_m5/param_TAGE_SC_L_64KB.cc\n",
      " [SO Param] m5.objects.RiscvFsWorkload, RiscvLinux -> RISCV/params/RiscvLinux.hh\n",
      " [SO Param] m5.objects.QoSPolicy, QoSFixedPriorityPolicy -> RISCV/params/QoSFixedPriorityPolicy.hh\n",
      " [SO Param] m5.objects.Prefetcher, StridePrefetcherHashedSetAssociative -> RISCV/params/StridePrefetcherHashedSetAssociative.hh\n",
      " [SO Param] m5.objects.Compressors, CPack -> RISCV/params/CPack.hh\n",
      " [SO Param] m5.objects.Platform, Platform -> RISCV/python/_m5/param_Platform.cc\n",
      " [SO Param] m5.objects.ReplacementPolicies, FIFORP -> RISCV/python/_m5/param_FIFORP.cc\n",
      " [SO Param] m5.objects.ReplacementPolicies, SHiPPCRP -> RISCV/python/_m5/param_SHiPPCRP.cc\n",
      " [SO Param] m5.objects.VirtIO, VirtIODummyDevice -> RISCV/params/VirtIODummyDevice.hh\n",
      " [ENUM STR] m5.objects.FuncUnit, OpClass -> RISCV/enums/OpClass.cc\n",
      " [SO Param] m5.objects.MemChecker, MemCheckerMonitor -> RISCV/python/_m5/param_MemCheckerMonitor.cc\n",
      " [SO Param] m5.objects.BranchPredictor, TimedStreamPredictor -> RISCV/params/TimedStreamPredictor.hh\n",
      " [SO Param] m5.objects.QemuFwCfg, QemuFwCfgItem -> RISCV/params/QemuFwCfgItem.hh\n",
      " [SO Param] m5.objects.CPUTracers, NativeTrace -> RISCV/python/_m5/param_NativeTrace.cc\n",
      " [SO Param] m5.objects.GUPSGen, GUPSGen -> RISCV/params/GUPSGen.hh\n",
      " [SO Param] m5.objects.LupioSYS, LupioSYS -> RISCV/python/_m5/param_LupioSYS.cc\n",
      " [SO Param] m5.objects.Prefetcher, BOPPrefetcher -> RISCV/params/BOPPrefetcher.hh\n",
      " [SO Param] m5.objects.PciHost, GenericPciHost -> RISCV/python/_m5/param_GenericPciHost.cc\n",
      " [SO Param] m5.objects.LupioRTC, LupioRTC -> RISCV/params/LupioRTC.hh\n",
      " [SO Param] m5.objects.LupioIPI, LupioIPI -> RISCV/params/LupioIPI.hh\n",
      " [SO Param] m5.objects.BranchPredictor, ITTAGE -> RISCV/params/ITTAGE.hh\n",
      " [SO Param] m5.objects.Prefetcher, IPCPrefetcher -> RISCV/params/IPCPrefetcher.hh\n",
      " [SO Param] m5.objects.BranchPredictor, MPP_LoopPredictor -> RISCV/python/_m5/param_MPP_LoopPredictor.cc\n",
      " [ENUMDECL] m5.objects.StaticInstFlags, StaticInstFlags -> RISCV/enums/StaticInstFlags.hh\n",
      " [SO Param] m5.objects.Terminal, Terminal -> RISCV/python/_m5/param_Terminal.cc\n",
      " [SO Param] m5.objects.Bridge, Bridge -> RISCV/python/_m5/param_Bridge.cc\n",
      " [SO Param] m5.objects.MemTraceProbe, MemTraceProbe -> RISCV/params/MemTraceProbe.hh\n",
      " [SO Param] m5.objects.Prefetcher, SignaturePathPrefetcher -> RISCV/python/_m5/param_SignaturePathPrefetcher.cc\n",
      " [SO Param] m5.objects.Compressors, MultiCompressor -> RISCV/python/_m5/param_MultiCompressor.cc\n",
      " [SO Param] m5.objects.RTC, RiscvRTC -> RISCV/params/RiscvRTC.hh\n",
      " [SO Param] m5.objects.SimpleObject, SimpleObject -> RISCV/python/_m5/param_SimpleObject.cc\n",
      " [SO Param] m5.objects.Ethernet, NSGigE -> RISCV/python/_m5/param_NSGigE.cc\n",
      " [SO Param] m5.objects.Device, BasicPioDevice -> RISCV/params/BasicPioDevice.hh\n",
      " [SO Param] m5.objects.BranchPredictor, DecoupledBPUWithFTB -> RISCV/params/DecoupledBPUWithFTB.hh\n",
      " [SO Param] m5.objects.QemuFwCfg, QemuFwCfgItemFile -> RISCV/python/_m5/param_QemuFwCfgItemFile.cc\n",
      " [SO Param] m5.objects.Lint, Lint -> RISCV/params/Lint.hh\n",
      " [SO Param] m5.objects.BranchPredictor, SimpleIndirectPredictor -> RISCV/params/SimpleIndirectPredictor.hh\n",
      " [SO Param] m5.objects.BranchPredictor, FTBuRAS -> RISCV/python/_m5/param_FTBuRAS.cc\n",
      " [SO Param] m5.objects.RiscvFsWorkload, RiscvBareMetal -> RISCV/python/_m5/param_RiscvBareMetal.cc\n",
      " [SO Param] m5.objects.FUPool, Scheduler -> RISCV/params/Scheduler.hh\n",
      " [SO Param] m5.objects.BaseTLB, BaseTLB -> RISCV/python/_m5/param_BaseTLB.cc\n",
      " [     CXX] RISCV/enums/StaticInstFlags.cc -> .o\n",
      " [SO Param] m5.objects.RiscvSeWorkload, RiscvEmuLinux -> RISCV/python/_m5/param_RiscvEmuLinux.cc\n",
      " [ENUM STR] m5.objects.Ide, IdeID -> RISCV/enums/IdeID.cc\n",
      " [SO Param] m5.objects.Serial, SerialDevice -> RISCV/python/_m5/param_SerialDevice.cc\n",
      " [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_TAGE_8KB -> RISCV/params/TAGE_SC_L_TAGE_8KB.hh\n",
      " [SO Param] m5.objects.BranchPredictor, BTBRAS -> RISCV/params/BTBRAS.hh\n",
      " [SO Param] m5.objects.InstDecoder, InstDecoder -> RISCV/python/_m5/param_InstDecoder.cc\n",
      " [ENUM STR] m5.objects.BaseO3CPU, CommitPolicy -> RISCV/enums/CommitPolicy.cc\n",
      " [SO Param] m5.objects.BranchPredictor, TAGE_SC_L_64KB -> RISCV/params/TAGE_SC_L_64KB.hh\n",
      " [SO Param] m5.objects.DiskImage, CowDiskImage -> RISCV/python/_m5/param_CowDiskImage.cc\n",
      " [     CXX] RISCV/enums/IdeID.cc -> .o\n",
      " [SO Param] m5.objects.SimpleTrace, SimpleTrace -> RISCV/python/_m5/param_SimpleTrace.cc\n",
      " [SO Param] m5.objects.LupioSYS, LupioSYS -> RISCV/params/LupioSYS.hh\n",
      " [SO Param] m5.objects.Platform, Platform -> RISCV/params/Platform.hh\n",
      " [SO Param] m5.objects.ReplacementPolicies, FIFORP -> RISCV/params/FIFORP.hh\n",
      " [SO Param] m5.objects.ReplacementPolicies, SHiPPCRP -> RISCV/params/SHiPPCRP.hh\n",
      " [SO Param] m5.objects.MemChecker, MemCheckerMonitor -> RISCV/params/MemCheckerMonitor.hh\n",
      " [ENUMDECL] m5.objects.FuncUnit, OpClass -> RISCV/enums/OpClass.hh\n",
      " [SO Param] m5.objects.Terminal, Terminal -> RISCV/params/Terminal.hh\n",
      " [ENUMDECL] m5.objects.PowerState, PwrState -> RISCV/enums/PwrState.hh\n",
      " [SO Param] m5.objects.FUPool, FUPool -> RISCV/params/FUPool.hh\n",
      " [SO Param] m5.objects.BranchPredictor, LoopPredictor -> RISCV/python/_m5/param_LoopPredictor.cc\n",
      " [SO Param] m5.objects.ReplacementPolicies, DuelingRP -> RISCV/python/_m5/param_DuelingRP.cc\n",
      " [ENUMDECL] m5.objects.BaseO3CPU, CommitPolicy -> RISCV/enums/CommitPolicy.hh\n",
      " [SO Param] m5.objects.CPUTracers, NativeTrace -> RISCV/params/NativeTrace.hh\n",
      " [SO Param] m5.objects.BloomFilters, BloomFilterBulk -> RISCV/python/_m5/param_BloomFilterBulk.cc\n",
      " [SO Param] m5.objects.PciHost, GenericPciHost -> RISCV/params/GenericPciHost.hh\n",
      " [SO Param] m5.objects.BranchPredictor, TAGE_SC_L -> RISCV/python/_m5/param_TAGE_SC_L.cc\n",
      " [SO Param] m5.objects.BranchPredictor, MPP_LoopPredictor -> RISCV/params/MPP_LoopPredictor.hh\n",
      " [SO Param] m5.objects.BaseTLB, BaseTLB -> RISCV/params/BaseTLB.hh\n",
      " [SO Param] m5.objects.Serial, SerialDevice -> RISCV/params/SerialDevice.hh\n",
      " [SO Param] m5.objects.Probe, ProbeListenerObject -> RISCV/params/ProbeListenerObject.hh\n",
      " [SO Param] m5.objects.Compressors, Base64Delta16 -> RISCV/python/_m5/param_Base64Delta16.cc\n",
      " [SO Param] m5.objects.PS2, PS2Device -> RISCV/params/PS2Device.hh\n",
      " [     CXX] RISCV/enums/CommitPolicy.cc -> .o\n",
      " [SO Param] m5.objects.Prefetcher, SignaturePathPrefetcher -> RISCV/params/SignaturePathPrefetcher.hh\n",
      " [SO Param] m5.objects.Compressors, MultiCompressor -> RISCV/params/MultiCompressor.hh\n",
      " [SO Param] m5.objects.InstDecoder, InstDecoder -> RISCV/params/InstDecoder.hh\n",
      " [SO Param] m5.objects.ReplacementPolicies, BIPRP -> RISCV/python/_m5/param_BIPRP.cc\n",
      " [SO Param] m5.objects.VirtIO9P, VirtIO9PSocket -> RISCV/python/_m5/param_VirtIO9PSocket.cc\n",
      " [SO Param] m5.objects.Ethernet, NSGigE -> RISCV/params/NSGigE.hh\n",
      " [SO Param] m5.objects.HiFive, HiFive -> RISCV/python/_m5/param_HiFive.cc\n",
      " [     CXX] RISCV/cpu/null_static_inst.cc -> .o\n",
      " [     CXX] RISCV/cpu/nop_static_inst.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/btb/folded_hist.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/ftb/stream_struct.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/btb/fetch_target_queue.cc -> .o\n",
      " [     CXX] RISCV/enums/OpClass.cc -> .o\n",
      " [SO Param] m5.objects.TimingExpr, TimingExprIf -> RISCV/python/_m5/param_TimingExprIf.cc\n",
      " [SO Param] m5.objects.BranchPredictor, BiModeBP -> RISCV/params/BiModeBP.hh\n",
      " [SO Param] m5.objects.BranchPredictor, FTBuRAS -> RISCV/params/FTBuRAS.hh\n",
      " [SO Param] m5.objects.RiscvSeWorkload, RiscvEmuLinux -> RISCV/params/RiscvEmuLinux.hh\n",
      " [SO Param] m5.objects.Prefetcher, XSStridePrefetcher -> RISCV/python/_m5/param_XSStridePrefetcher.cc\n",
      " [SO Param] m5.objects.Cache, BaseCache -> RISCV/python/_m5/param_BaseCache.cc\n",
      " [SO Param] m5.objects.VirtIORng, VirtIORng -> RISCV/python/_m5/param_VirtIORng.cc\n",
      " [ENUM STR] m5.objects.DRAMInterface, PageManage -> RISCV/enums/PageManage.cc\n",
      " [SO Param] m5.objects.GarnetSyntheticTraffic, GarnetSyntheticTraffic -> RISCV/python/_m5/param_GarnetSyntheticTraffic.cc\n",
      " [SO Param] m5.objects.RiscvISA, RiscvISA -> RISCV/python/_m5/param_RiscvISA.cc\n",
      " [SO Param] m5.objects.Ethernet, DistEtherLink -> RISCV/python/_m5/param_DistEtherLink.cc\n",
      " [SO Param] m5.objects.BranchPredictor, MultiperspectivePerceptronTAGE64KB -> RISCV/python/_m5/param_MultiperspectivePerceptronTAGE64KB.cc\n",
      " [SO Param] m5.objects.DiskImage, CowDiskImage -> RISCV/params/CowDiskImage.hh\n",
      " [SO Param] m5.objects.HBMCtrl, HBMCtrl -> RISCV/python/_m5/param_HBMCtrl.cc\n",
      " [SO Param] m5.objects.QoSTurnaround, QoSTurnaroundPolicyIdeal -> RISCV/python/_m5/param_QoSTurnaroundPolicyIdeal.cc\n",
      " [SO Param] m5.objects.BranchPredictor, LoopPredictor -> RISCV/params/LoopPredictor.hh\n",
      " [SO Param] m5.objects.CheckerCPU, CheckerCPU -> RISCV/python/_m5/param_CheckerCPU.cc\n",
      " [SO Param] m5.objects.QemuFwCfg, QemuFwCfgMmio -> RISCV/python/_m5/param_QemuFwCfgMmio.cc\n",
      " [SO Param] m5.objects.ReplacementPolicies, DuelingRP -> RISCV/params/DuelingRP.hh\n",
      " [SO Param] m5.objects.BloomFilters, BloomFilterBulk -> RISCV/params/BloomFilterBulk.hh\n",
      " [SO Param] m5.objects.HiFive, HiFive -> RISCV/params/HiFive.hh\n",
      " [SO Param] m5.objects.BranchPredictor, TAGE_SC_L -> RISCV/params/TAGE_SC_L.hh\n",
      " [SO Param] m5.objects.SimObject, SimObject -> RISCV/params/SimObject.hh\n",
      " [SO Param] m5.objects.RiscvFsWorkload, RiscvBareMetal -> RISCV/params/RiscvBareMetal.hh\n",
      " [SO Param] m5.objects.HBMCtrl, HBMCtrl -> RISCV/params/HBMCtrl.hh\n",
      " [SO Param] m5.objects.IndexingPolicies, BaseIndexingPolicy -> RISCV/params/BaseIndexingPolicy.hh\n",
      " [SO Param] m5.objects.I2C, I2CBus -> RISCV/python/_m5/param_I2CBus.cc\n",
      " [SO Param] m5.objects.BaseTrafficGen, BaseTrafficGen -> RISCV/python/_m5/param_BaseTrafficGen.cc\n",
      " [SO Param] m5.objects.RiscvISA, RiscvISA -> RISCV/params/RiscvISA.hh\n",
      " [SO Param] m5.objects.ReplacementPolicies, BIPRP -> RISCV/params/BIPRP.hh\n",
      " [SO Param] m5.objects.VirtIO9P, VirtIO9PSocket -> RISCV/params/VirtIO9PSocket.hh\n",
      " [SO Param] m5.objects.TimingExpr, TimingExprIf -> RISCV/params/TimingExprIf.hh\n",
      " [SO Param] m5.objects.Prefetcher, XSStridePrefetcher -> RISCV/params/XSStridePrefetcher.hh\n",
      " [SO Param] m5.objects.Cache, BaseCache -> RISCV/params/BaseCache.hh\n",
      " [SO Param] m5.objects.SimpleMemory, SimpleMemory -> RISCV/params/SimpleMemory.hh\n",
      " [     CXX] RISCV/cpu/pred/tournament.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_UBTB.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/statistical_corrector.cc -> .o\n",
      " [     CXX] RISCV/arch/riscv/bare_metal/fs_workload.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/prefetch/base.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_IrregularStreamBufferPrefetcher.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_RiscvISA.cc -> .o\n",
      " [     CXX] RISCV/arch/riscv/isa.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_TimingExprUn.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_VirtIO9PSocket.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BIPRP.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/base.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/prefetch/xs_stride.cc -> .o\n",
      " [     CXX] RISCV/mem/simple_mem.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_XSCompositePrefetcher.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_XSStridePrefetcher.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/prefetch/sms.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BaseCache.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_NoncoherentCache.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/replacement_policies/bip_rp.cc -> .o\n",
      " [     CXX] RISCV/dev/virtio/fs9p.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_MinorOpClass.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_TimingExprLiteral.cc -> .o\n",
      " [     CXX] RISCV/cpu/minor/pipe_data.cc -> .o\n",
      " [     CXX] RISCV/cpu/minor/fetch1.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_MinorFU.cc -> .o\n",
      " [     CXX] RISCV/cpu/minor/lsq.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_TimingExprIf.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_TimingExpr.cc -> .o\n",
      " [     CXX] RISCV/cpu/timing_expr.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_MinorFUTiming.cc -> .o\n",
      " [     CXX] RISCV/cpu/minor/execute.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_TimingExprLet.cc -> .o\n",
      " [     CXX] RISCV/cpu/minor/scoreboard.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BaseMinorCPU.cc -> .o\n",
      " [     CXX] RISCV/cpu/minor/func_unit.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_TimingExprBin.cc -> .o\n",
      " [     CXX] RISCV/cpu/minor/cpu.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_MinorOpClassSet.cc -> .o\n",
      " [     CXX] RISCV/cpu/minor/dyn_inst.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_TimingExprSrcReg.cc -> .o\n",
      " [     CXX] RISCV/cpu/minor/pipeline.cc -> .o\n",
      " [     CXX] RISCV/cpu/minor/decode.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_MinorFUPool.cc -> .o\n",
      " [     CXX] RISCV/cpu/minor/fetch2.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/compressors/frequent_values.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/tags/base_set_assoc.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/compressors/base.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_Cache.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_IndirectMemoryPrefetcher.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/prefetch/delta_correlating_prediction_tables.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BaseIndexingPolicy.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_OptPrefetcher.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/prefetch/cdp.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/prefetch/spatio_temporal_memory_streaming.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_AccessMapPatternMatching.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/prefetch/pif.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_PIFPrefetcher.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_SkewedAssociative.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/write_queue_entry.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/mshr.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/prefetch/worker.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/prefetch/access_map_pattern_matching.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_DCPTPrefetcher.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/tags/sector_tags.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_VIPTSetAssoc.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_L2CompositeWithWorkerPrefetcher.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/tags/indexing_policies/vipt_set_associative.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/tags/base.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/prefetch/berti.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/prefetch/l2_composite_with_worker.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/prefetch/bop.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/prefetch/signature_path_v2.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/prefetch/slim_ampm.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_SignaturePathPrefetcherV2.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/prefetch/indirect_memory.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_STeMSPrefetcher.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_VIPTSetAssociative.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/prefetch/ipcp.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_FrequentValuesCompressor.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BertiPrefetcher.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_DeltaCorrelatingPredictionTables.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_CompositeWithWorkerPrefetcher.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BaseSetAssoc.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/tags/indexing_policies/set_associative.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/prefetch/xs_stream.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/cache.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_WriteAllocator.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_StridePrefetcher.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/prefetch/composite_with_worker.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_SlimAMPMPrefetcher.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/tags/vipt_set_assoc.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/tags/fa_lru.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/tags/compressed_tags.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/prefetch/signature_path.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/tags/indexing_policies/skewed_associative.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_SignaturePathPrefetcher.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/prefetch/irregular_stream_buffer.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_SetAssociative.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/noncoherent_cache.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_XsStreamPrefetcher.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/prefetch/stride.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_IPCPrefetcher.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_AMPMPrefetcher.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_SectorTags.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BaseTags.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/prefetch/queued.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/tags/indexing_policies/base.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/prefetch/opt.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_CMCPrefetcher.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_StridePrefetcherHashedSetAssociative.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/prefetch/cmc.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_RiscvBareMetal.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BOPPrefetcher.cc -> .o\n",
      " [     CXX] RISCV/mem/qos/mem_ctrl.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_FUDesc.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_TournamentBP.cc -> .o\n",
      " [     CXX] RISCV/dev/serial/simple.cc -> .o\n",
      " [     CXX] RISCV/dev/virtio/console.cc -> .o\n",
      " [     CXX] RISCV/mem/port.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_DefaultBTB.cc -> .o\n",
      " [     CXX] RISCV/mem/qos/q_policy.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_OpDesc.cc -> .o\n",
      " [     CXX] RISCV/dev/virtio/pci.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BTBMGSC.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/indirect.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_FTBITTAGE.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/multiperspective_perceptron_tage_8KB.cc -> .o\n",
      " [     CXX] RISCV/dev/virtio/base.cc -> .o\n",
      " [     CXX] RISCV/mem/noncoherent_xbar.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BTBITTAGE.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/ITTAGE.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_FTBuRAS.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/multiperspective_perceptron_tage.cc -> .o\n",
      " [     CXX] RISCV/mem/qos/policy_pf.cc -> .o\n",
      " [     CXX] RISCV/dev/serial/serial.cc -> .o\n",
      " [     CXX] RISCV/cpu/pc_event.cc -> .o\n",
      " [     CXX] RISCV/cpu/testers/traffic_gen/gups_gen.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/simple_indirect.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_SysBridge.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_FTBRAS.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/multiperspective_perceptron_64KB.cc -> .o\n",
      " [     CXX] RISCV/dev/baddev.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_UartLite.cc -> .o\n",
      " [     CXX] RISCV/mem/qos/policy_fixed_prio.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_RiscvDecoder.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_VirtIO9PDiod.cc -> .o\n",
      " [     CXX] RISCV/cpu/inteltrace.cc -> .o\n",
      " [     CXX] RISCV/cpu/o3/fu_pool.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BTBRAS.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_FTBTAGE.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/multiperspective_perceptron_8KB.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BadDevice.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_Uart8250.cc -> .o\n",
      " [     CXX] RISCV/mem/qos/policy.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_VirtIO9PProxy.cc -> .o\n",
      " [     CXX] RISCV/cpu/o3/free_list.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_TimedBaseBTBPredictor.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/2bit_local.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_TimedBaseFTBPredictor.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/multiperspective_perceptron.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_SimpleUart.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_PMP.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_VirtIO9PBase.cc -> .o\n",
      " [     CXX] RISCV/cpu/exetrace.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_IndirectPredictor.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/bpred_unit.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_Terminal.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_DecoupledBPUWithFTB.cc -> .o\n",
      " [     CXX] RISCV/dev/platform.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_Uart.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_QoSTurnaroundPolicy.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_Bridge.cc -> .o\n",
      " [     CXX] RISCV/cpu/testers/traffic_gen/base_gen.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_DefaultFTB.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/loop_predictor.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_Platform.cc -> .o\n",
      " [     CXX] RISCV/dev/net/sinic.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_PMAChecker.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_SerialNullDevice.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_DecoupledStreamBPU.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_QoSPropFairPolicy.cc -> .o\n",
      " [     CXX] RISCV/dev/net/ns_gige.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_DmaDevice.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_RangeAddrMapper.cc -> .o\n",
      " [     CXX] RISCV/mem/probes/mem_footprint.cc -> .o\n",
      " [     CXX] RISCV/mem/external_slave.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_SerialDevice.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_StreamLoopPredictor.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_QoSFixedPriorityPolicy.cc -> .o\n",
      " [     CXX] RISCV/dev/net/i8254xGBe.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BasicPioDevice.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_AddrMapper.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_VirtIOBlock.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_RiscvTLB.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_MemFootprintProbe.cc -> .o\n",
      " [     CXX] RISCV/mem/external_master.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_ElasticTrace.cc -> .o\n",
      " [     CXX] RISCV/cpu/testers/rubytest/CheckTable.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_StreamLoopDetector.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_TaggedPrefetcher.cc -> .o\n",
      " [     CXX] RISCV/mem/qos/mem_sink.cc -> .o\n",
      " [     CXX] RISCV/arch/riscv/linux/fs_workload.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_RiscvPagetableWalker.cc -> .o\n",
      " [     CXX] RISCV/arch/riscv/generated/inst-constrs.cc -> .o\n",
      " [     CXX] RISCV/cpu/testers/rubytest/Check.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_StreamTAGE.cc -> .o\n",
      " [     CXX] RISCV/arch/riscv/linux/se_workload.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_VirtIOConsole.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_AbstractMemory.cc -> .o\n",
      " [     CXX] RISCV/mem/probes/stack_dist.cc -> .o\n",
      " [     CXX] RISCV/mem/cfi_mem.cc -> .o\n",
      " [     CXX] RISCV/cpu/testers/rubytest/RubyTester.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_StreamUBTB.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_QoSMemSinkInterface.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/prefetch/sbooe.cc -> .o\n",
      " [     CXX] RISCV/arch/riscv/tlb.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_RiscvEmuLinux.cc -> .o\n",
      " [     CXX] RISCV/mem/coherent_xbar.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_RubyTester.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_TimedStreamPredictor.cc -> .o\n",
      " [     CXX] RISCV/arch/riscv/remote_gdb.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_PciVirtIO.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_RiscvSEWorkload.cc -> .o\n",
      " [     CXX] RISCV/mem/comm_monitor.cc -> .o\n",
      " [     CXX] RISCV/mem/bridge.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_SimpleTrace.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_DirectedGenerator.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_QoSMemSinkCtrl.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_FALRU.cc -> .o\n",
      " [     CXX] RISCV/arch/riscv/reg_abi.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_VirtIODummyDevice.cc -> .o\n",
      " [     CXX] RISCV/cpu/trace/trace_cpu.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_CommMonitor.cc -> .o\n",
      " [     CXX] RISCV/mem/addr_mapper.cc -> .o\n",
      " [     CXX] RISCV/cpu/thread_state.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_MPP_StatisticalCorrector_8KB.cc -> .o\n",
      " [     CXX] RISCV/dev/dma_virt_device.cc -> .o\n",
      " [     CXX] RISCV/dev/net/etherswitch.cc -> .o\n",
      " [     CXX] RISCV/dev/net/dist_iface.cc -> .o\n",
      " [     CXX] RISCV/arch/riscv/pmp.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_VirtIODeviceBase.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_TraceCPU.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_RiscvMMU.cc -> .o\n",
      " [     CXX] RISCV/mem/abstract_mem.cc -> .o\n",
      " [     CXX] RISCV/cpu/thread_context.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_MPP_LoopPredictor_8KB.cc -> .o\n",
      " [     CXX] RISCV/dev/dma_device.cc -> .o\n",
      " [     CXX] RISCV/dev/net/etherbus.cc -> .o\n",
      " [     CXX] RISCV/cpu/simple/probes/simpoint.cc -> .o\n",
      " [     CXX] RISCV/arch/riscv/pma_checker.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_PortTerminator.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_MPP_TAGE_8KB.cc -> .o\n",
      " [     CXX] RISCV/dev/isa_fake.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_EtherTap.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_QoSMemCtrl.cc -> .o\n",
      " [     CXX] RISCV/arch/riscv/pagetable_walker.cc -> .o\n",
      " [     CXX] RISCV/cpu/static_inst.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_CompressedTags.cc -> .o\n",
      " [     CXX] RISCV/dev/io_device.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_Sinic.cc -> .o\n",
      " [     CXX] RISCV/dev/lupio/lupio_blk.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_QueuedPrefetcher.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_IsaFake.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_NSGigE.cc -> .o\n",
      " [     CXX] RISCV/arch/riscv/process.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_RiscvInterrupts.cc -> .o\n",
      " [     CXX] RISCV/learning_gem5/part2/simple_cache.cc -> .o\n",
      " [     CXX] RISCV/cpu/profile.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_MultiperspectivePerceptronTAGE.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_MultiPrefetcher.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_DmaVirtDevice.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_EtherDevBase.cc -> .o\n",
      " [     CXX] RISCV/learning_gem5/part2/simple_memobj.cc -> .o\n",
      " [     CXX] RISCV/arch/riscv/generated/decoder.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_MPP_StatisticalCorrector.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BasePrefetcher.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_IGbE.cc -> .o\n",
      " [     CXX] RISCV/arch/riscv/faults.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_RiscvLinux.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_I2CDevice.cc -> .o\n",
      " [     CXX] RISCV/learning_gem5/part2/goodbye_object.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_SerialLink.cc -> .o\n",
      " [     CXX] RISCV/cpu/testers/directedtest/InvalidateGenerator.cc -> .o\n",
      " [     CXX] RISCV/mem/probes/mem_trace.cc -> .o\n",
      " [     CXX] RISCV/arch/riscv/decoder.cc -> .o\n",
      " [     CXX] RISCV/learning_gem5/part2/hello_object.cc -> .o\n",
      " [     CXX] RISCV/cpu/nativetrace.cc -> .o\n",
      " [     CXX] RISCV/dev/riscv/nemu_plic.cc -> .o\n",
      " [     CXX] RISCV/base/remote_gdb.cc -> .o\n",
      " [     CXX] RISCV/mem/se_translating_port_proxy.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_EtherDump.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_MemTraceProbe.cc -> .o\n",
      " [     CXX] RISCV/arch/generic/decoder.cc -> .o\n",
      " [     CXX] RISCV/dev/storage/simple_disk.cc -> .o\n",
      " [     CXX] RISCV/learning_gem5/part2/simple_object.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/replacement_policies/weighted_lru_rp.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_HMCController.cc -> .o\n",
      " [     CXX] RISCV/dev/riscv/nemu_mmc.cc -> .o\n",
      " [     CXX] RISCV/mem/translating_port_proxy.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_EtherTapStub.cc -> .o\n",
      " [     CXX] RISCV/mem/mem_checker_monitor.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_GUPSGen.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_SimpleCache.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/replacement_policies/tree_plru_rp.cc -> .o\n",
      " [     CXX] RISCV/dev/riscv/vio_mmio.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/compressors/zero.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_FUPool.cc -> .o\n",
      " [     CXX] RISCV/mem/port_terminator.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_EtherTapBase.cc -> .o\n",
      " [     CXX] RISCV/mem/mem_checker.cc -> .o\n",
      " [     CXX] RISCV/dev/pixelpump.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_SnoopFilter.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/replacement_policies/ship_rp.cc -> .o\n",
      " [     CXX] RISCV/dev/riscv/rtc.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/compressors/repeated_qwords.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/btb/timed_base_pred.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_EtherSwitch.cc -> .o\n",
      " [     CXX] RISCV/dev/net/ethertap.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_MemCheckerMonitor.cc -> .o\n",
      " [     CXX] RISCV/dev/storage/disk_image.cc -> .o\n",
      " [     CXX] RISCV/cpu/testers/directedtest/SeriesRequestGenerator.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_CoherentXBar.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/replacement_policies/second_chance_rp.cc -> .o\n",
      " [     CXX] RISCV/dev/riscv/plic.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/compressors/perfect.cc -> .o\n",
      " [     CXX] RISCV/mem/serial_link.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_EtherBus.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_SimpleDisk.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_MemChecker.cc -> .o\n",
      " [     CXX] RISCV/cpu/testers/directedtest/DirectedGenerator.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_NoncoherentXBar.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_LFURP.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/replacement_policies/random_rp.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/prefetch/multi.cc -> .o\n",
      " [     CXX] RISCV/dev/riscv/plic_device.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/compressors/multi.cc -> .o\n",
      " [     CXX] RISCV/dev/net/etherlink.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_GoodbyeObject.cc -> .o\n",
      " [     CXX] RISCV/cpu/testers/directedtest/RubyDirectedTester.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BaseXBar.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_SecondChanceRP.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/replacement_policies/mru_rp.cc -> .o\n",
      " [     CXX] RISCV/dev/riscv/lint.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/ftb/uras.cc -> .o\n",
      " [     CXX] RISCV/mem/hmc_controller.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_EtherLink.cc -> .o\n",
      " [     CXX] RISCV/dev/net/etherint.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_CowDiskImage.cc -> .o\n",
      " [     CXX] RISCV/mem/dramsim3.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_RubyDirectedTester.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_FIFORP.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/replacement_policies/lru_rp.cc -> .o\n",
      " [     CXX] RISCV/dev/riscv/clint.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/compressors/fpcd.cc -> .o\n",
      " [     CXX] RISCV/dev/ps2/mouse.cc -> .o\n",
      " [     CXX] RISCV/dev/net/etherdump.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_RawDiskImage.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_InstDecoder.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_InvalidateGenerator.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_DuelingRP.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/replacement_policies/lfu_rp.cc -> .o\n",
      " [     CXX] RISCV/dev/riscv/lupv.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/compressors/fpc.cc -> .o\n",
      " [     CXX] RISCV/arch/riscv/insts/compressed.cc -> .o\n",
      " [     CXX] RISCV/dev/net/etherdevice.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_DRAMsim3.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_DiskImage.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_LupioSYS.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BaseReplacementPolicy.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/replacement_policies/fifo_rp.cc -> .o\n",
      " [     CXX] RISCV/dev/riscv/hifive.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_LupioTTY.cc -> .o\n",
      " [     CXX] RISCV/dev/ps2/device.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_SimpleObject.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_SharedMemoryServer.cc -> .o\n",
      " [     CXX] RISCV/dev/riscv/pci_host.cc -> .o\n",
      " [     CXX] RISCV/dev/lupio/lupio_sys.cc -> .o\n",
      " [     CXX] RISCV/base/filters/perfect_bloom_filter.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_MPP_LoopPredictor.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_NemuMMC.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BaseTLB.cc -> .o\n",
      " [     CXX] RISCV/dev/lupio/lupio_tty.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_LupioTMR.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_PS2Mouse.cc -> .o\n",
      " [     CXX] RISCV/base/filters/multi_bloom_filter.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_MPP_TAGE.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BaseMMU.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_CfiMemory.cc -> .o\n",
      " [     CXX] RISCV/arch/riscv/insts/amo.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/replacement_policies/brrip_rp.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/compressors/base_dictionary_compressor.cc -> .o\n",
      " [     CXX] RISCV/dev/lupio/lupio_tmr.cc -> .o\n",
      " [     CXX] RISCV/cpu/minor/stats.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_RiscvMmioVirtIO.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_MultiperspectivePerceptron64KB.cc -> .o\n",
      " [     CXX] RISCV/dev/storage/ide_disk.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/ftb/fetch_target_queue.cc -> .o\n",
      " [     CXX] RISCV/dev/lupio/lupio_rtc.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_LupioRTC.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_PS2Device.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_MultiperspectivePerceptron8KB.cc -> .o\n",
      " [     CXX] RISCV/dev/storage/ide_ctrl.cc -> .o\n",
      " [     CXX] RISCV/kern/system_events.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BaseISA.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_ExternalSlave.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_WeightedLRURP.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_ZeroCompressor.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/ftb/timed_base_pred.cc -> .o\n",
      " [     CXX] RISCV/dev/lupio/lupio_rng.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_RiscvRTC.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_MultiperspectivePerceptron.cc -> .o\n",
      " [     CXX] RISCV/base/filters/h3_bloom_filter.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/prefetch/tagged.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_TreePLRURP.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_RepeatedQwordsCompressor.cc -> .o\n",
      " [     CXX] RISCV/dev/lupio/lupio_pic.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_LupioRNG.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_IdeController.cc -> .o\n",
      " [     CXX] RISCV/kern/freebsd/events.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BaseInterrupts.cc -> .o\n",
      " [     CXX] RISCV/base/filters/bulk_bloom_filter.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_ExternalMaster.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_SHiPPCRP.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_PerfectCompressor.cc -> .o\n",
      " [     CXX] RISCV/dev/lupio/lupio_ipi.cc -> .o\n",
      " [     CXX] RISCV/dev/pci/copy_engine.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_NativeTrace.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_IdeDisk.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_Plic.cc -> .o\n",
      " [     CXX] RISCV/kern/linux/printk.cc -> .o\n",
      " [     CXX] RISCV/base/filters/block_bloom_filter.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_SHiPMemRP.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_MultiCompressor.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_NemuPlic.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_LupioPIC.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_CopyEngine.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_IntelTrace.cc -> .o\n",
      " [     CXX] RISCV/kern/linux/helpers.cc -> .o\n",
      " [     CXX] RISCV/arch/generic/mmu.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_SHiPRP.cc -> .o\n",
      " [     CXX] RISCV/arch/riscv/generated/generic_cpu_exec.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_ExeTracer.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_PlicIntDevice.cc -> .o\n",
      " [     CXX] RISCV/kern/linux/linux.cc -> .o\n",
      " [     CXX] RISCV/mem/xbar.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BloomFilterMulti.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BRRIPRP.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_FPCD.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_LupioIPI.cc -> .o\n",
      " [     CXX] RISCV/kern/linux/events.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_StackDistProbe.cc -> .o\n",
      " [     CXX] RISCV/mem/tport.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BloomFilterH3.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_RandomRP.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_FPC.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/stream/timed_pred.cc -> .o\n",
      " [     CXX] RISCV/dev/pci/host.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BaseCPU.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_Lint.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_StatisticalCorrector.cc -> .o\n",
      " [     CXX] RISCV/mem/token_port.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BloomFilterBulk.cc -> .o\n",
      " [     CXX] RISCV/cpu/func_unit.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_MRURP.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_CPack.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/stream/loop_detector.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_LupioBLK.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_GenericPciHost.cc -> .o\n",
      " [     CXX] RISCV/dev/serial/uartlite.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_HelloObject.cc -> .o\n",
      " [     CXX] RISCV/mem/sys_bridge.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BloomFilterMultiBitSel.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/stream/stream_loop_predictor.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_PciHost.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_Clint.cc -> .o\n",
      " [     CXX] RISCV/dev/serial/uart8250.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BloomFilterBlock.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_LRURP.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_Base32Delta16.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/stream/modify_tage.cc -> .o\n",
      " [     CXX] RISCV/mem/probes/base.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_LocalBP.cc -> .o\n",
      " [     CXX] RISCV/mem/snoop_filter.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BloomFilterBase.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_Base32Delta8.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/stream/ubtb.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/tage_base.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_LupV.cc -> .o\n",
      " [     CXX] RISCV/cpu/inst_pb_trace.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BaseMemProbe.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BranchPredictor.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_Base64Delta32.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/stream/fetch_target_queue.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_PciLegacyIoBar.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/replacement_policies/dueling_rp.cc -> .o\n",
      " [     CXX] RISCV/dev/pci/device.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_InstPBTrace.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_ITTAGE.cc -> .o\n",
      " [     CXX] RISCV/base/filters/multi_bit_sel_bloom_filter.cc -> .o\n",
      " [     CXX] RISCV/mem/shared_memory_server.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/stream/decoupled_bpred.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_PciIoBar.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_PciDevice.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_LoopPredictor.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_GenericRiscvPciHost.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_SimpleIndirectPredictor.cc -> .o\n",
      " [     CXX] RISCV/mem/physical.cc -> .o\n",
      " [     CXX] RISCV/arch/riscv/insts/vector.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_Base64Delta8.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_PciBarNone.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_PciMemUpperBar.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_HiFive.cc -> .o\n",
      " [     CXX] RISCV/arch/riscv/insts/static_inst.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BaseDictionaryCompressor.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_PciBar.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_TAGEBase.cc -> .o\n",
      " [     CXX] RISCV/dev/serial/uart.cc -> .o\n",
      " [     CXX] RISCV/cpu/o3/regfile.cc -> .o\n",
      " [     CXX] RISCV/mem/port_proxy.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/bi_mode.cc -> .o\n",
      " [     CXX] RISCV/arch/riscv/insts/standard.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BaseCacheCompressor.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_SBOOEPrefetcher.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/compressors/cpack.cc -> .o\n",
      " [     CXX] RISCV/dev/serial/terminal.cc -> .o\n",
      " [     CXX] RISCV/dev/virtio/block.cc -> .o\n",
      " [ENUMDECL] m5.objects.DRAMInterface, PageManage -> RISCV/enums/PageManage.hh\n",
      " [SO Param] m5.objects.BranchPredictor, BiModeBP -> RISCV/python/_m5/param_BiModeBP.cc\n",
      " [SO Param] m5.objects.VirtIORng, VirtIORng -> RISCV/params/VirtIORng.hh\n",
      " [     CXX] RISCV/python/_m5/param_MemInterface.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BiModeBP.cc -> .o\n",
      " [     CXX] RISCV/dev/virtio/rng.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_VirtIORng.cc -> .o\n",
      " [     CXX] RISCV/mem/mem_interface.cc -> .o\n",
      " [     CXX] RISCV/enums/PageManage.cc -> .o\n",
      " [     CXX] RISCV/mem/drampower.cc -> .o\n",
      " [     CXX] RISCV/mem/hbm_ctrl.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_MemCtrl.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_HBMCtrl.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_DRAMInterface.cc -> .o\n",
      " [     CXX] RISCV/mem/hetero_mem_ctrl.cc -> .o\n",
      " [     CXX] RISCV/mem/mem_ctrl.cc -> .o\n",
      " [     CXX] RISCV/mem/nvm_interface.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_HeteroMemCtrl.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_NVMInterface.cc -> .o\n",
      " [     CXX] RISCV/mem/dram_interface.cc -> .o\n",
      " [SO Param] m5.objects.BranchPredictor, BTBTAGE -> RISCV/python/_m5/param_BTBTAGE.cc\n",
      " [SO Param] m5.objects.BaseO3Checker, BaseO3Checker -> RISCV/python/_m5/param_BaseO3Checker.cc\n",
      " [SO Param] m5.objects.CheckerCPU, CheckerCPU -> RISCV/params/CheckerCPU.hh\n",
      " [SO Param] m5.objects.MemDelay, MemDelay -> RISCV/python/_m5/param_MemDelay.cc\n",
      " [SO Param] m5.objects.BaseO3Checker, BaseO3Checker -> RISCV/params/BaseO3Checker.hh\n",
      " [     CXX] RISCV/python/_m5/param_BaseSimpleCPU.cc -> .o\n",
      " [     CXX] RISCV/cpu/checker/cpu.cc -> .o\n",
      " [     CXX] RISCV/cpu/simple/timing.cc -> .o\n",
      " [     CXX] RISCV/cpu/simple_thread.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_DummyChecker.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BaseTimingSimpleCPU.cc -> .o\n",
      " [     CXX] RISCV/cpu/simple/atomic.cc -> .o\n",
      " [     CXX] RISCV/cpu/simple/base.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_CheckerCPU.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BaseAtomicSimpleCPU.cc -> .o\n",
      " [SO Param] m5.objects.GarnetSyntheticTraffic, GarnetSyntheticTraffic -> RISCV/params/GarnetSyntheticTraffic.hh\n",
      " [SO Param] m5.objects.PciDevice, PciMemBar -> RISCV/python/_m5/param_PciMemBar.cc\n",
      " [     CXX] RISCV/python/_m5/param_PciMemBar.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_GarnetSyntheticTraffic.cc -> .o\n",
      " [     CXX] RISCV/cpu/testers/garnet_synthetic_traffic/GarnetSyntheticTraffic.cc -> .o\n",
      " [SO Param] m5.objects.Ethernet, DistEtherLink -> RISCV/params/DistEtherLink.hh\n",
      " [     CXX] RISCV/dev/net/dist_etherlink.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_DistEtherLink.cc -> .o\n",
      " [SO Param] m5.objects.BranchPredictor, MultiperspectivePerceptronTAGE64KB -> RISCV/params/MultiperspectivePerceptronTAGE64KB.hh\n",
      " [     CXX] RISCV/python/_m5/param_MPP_StatisticalCorrector_64KB.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_MultiperspectivePerceptronTAGE64KB.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/multiperspective_perceptron_tage_64KB.cc -> .o\n",
      " [SO Param] m5.objects.BloomFilters, BloomFilterPerfect -> RISCV/python/_m5/param_BloomFilterPerfect.cc\n",
      " [SO Param] m5.objects.RubyDirectedTester, SeriesRequestGenerator -> RISCV/python/_m5/param_SeriesRequestGenerator.cc\n",
      " [SO Param] m5.objects.QoSTurnaround, QoSTurnaroundPolicyIdeal -> RISCV/params/QoSTurnaroundPolicyIdeal.hh\n",
      " [SO Param] m5.objects.QemuFwCfg, QemuFwCfgMmio -> RISCV/params/QemuFwCfgMmio.hh\n",
      " [     CXX] RISCV/python/_m5/param_BloomFilterPerfect.cc -> .o\n",
      " [ENUM STR] m5.objects.BaseO3CPU, SMTQueuePolicy -> RISCV/enums/SMTQueuePolicy.cc\n",
      " [     CXX] RISCV/python/_m5/param_QoSTurnaroundPolicyIdeal.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_SeriesRequestGenerator.cc -> .o\n",
      " [     CXX] RISCV/mem/qos/turnaround_policy_ideal.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_QemuFwCfgItemFile.cc -> .o\n",
      " [     CXX] RISCV/dev/qemu/fw_cfg.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_QemuFwCfgItemBytes.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_QemuFwCfgMmio.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_QemuFwCfgIo.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_QemuFwCfg.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_QemuFwCfgItemString.cc -> .o\n",
      " [SO Param] m5.objects.QemuFwCfg, QemuFwCfgItem -> RISCV/python/_m5/param_QemuFwCfgItem.cc\n",
      " [     CXX] RISCV/python/_m5/param_QemuFwCfgItem.cc -> .o\n",
      " [SO Param] m5.objects.Prefetcher, CDP -> RISCV/python/_m5/param_CDP.cc\n",
      " [SO Param] m5.objects.Device, PioDevice -> RISCV/python/_m5/param_PioDevice.cc\n",
      " [     CXX] RISCV/python/_m5/param_CDP.cc -> .o\n",
      " [SO Param] m5.objects.Compressors, Base16Delta8 -> RISCV/python/_m5/param_Base16Delta8.cc\n",
      " [     CXX] RISCV/python/_m5/param_PioDevice.cc -> .o\n",
      " [SO Param] m5.objects.QoSPolicy, QoSPolicy -> RISCV/python/_m5/param_QoSPolicy.cc\n",
      " [     CXX] RISCV/python/_m5/param_Base16Delta8.cc -> .o\n",
      " [SO Param] m5.objects.MemTest, MemTest -> RISCV/params/MemTest.hh\n",
      " [     CXX] RISCV/python/_m5/param_QoSPolicy.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_MemTest.cc -> .o\n",
      " [     CXX] RISCV/cpu/testers/memtest/memtest.cc -> .o\n",
      " [SO Param] m5.objects.Root, Root -> RISCV/params/Root.hh\n",
      " [SO Param] m5.objects.SimPoint, SimPoint -> RISCV/python/_m5/param_SimPoint.cc\n",
      " [     CXX] RISCV/base/statistics.cc -> .o\n",
      " [     CXX] RISCV/mem/mem_util.cc -> .o\n",
      " [SO Param] m5.objects.I2C, I2CBus -> RISCV/params/I2CBus.hh\n",
      " [     CXX] RISCV/python/_m5/param_SimPoint.cc -> .o\n",
      " [SO Param] m5.objects.BranchPredictor, MultiperspectivePerceptronTAGE8KB -> RISCV/python/_m5/param_MultiperspectivePerceptronTAGE8KB.cc\n",
      " [SO Param] m5.objects.Compressors, Base64Delta16 -> RISCV/params/Base64Delta16.hh\n",
      " [     CXX] RISCV/python/_m5/param_I2CBus.cc -> .o\n",
      " [     CXX] RISCV/dev/i2c/bus.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_MultiperspectivePerceptronTAGE8KB.cc -> .o\n",
      " [     CXX] RISCV/mem/cache/compressors/base_delta.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_Base64Delta16.cc -> .o\n",
      " [ENUMDECL] m5.objects.BaseO3CPU, SMTQueuePolicy -> RISCV/enums/SMTQueuePolicy.hh\n",
      " [SO Param] m5.objects.MemDelay, MemDelay -> RISCV/params/MemDelay.hh\n",
      " [SO Param] m5.objects.BaseTrafficGen, BaseTrafficGen -> RISCV/params/BaseTrafficGen.hh\n",
      " [     CXX] RISCV/enums/SMTQueuePolicy.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_SimpleMemDelay.cc -> .o\n",
      " [     CXX] RISCV/mem/mem_delay.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_PyTrafficGen.cc -> .o\n",
      " [     CXX] RISCV/cpu/testers/traffic_gen/traffic_gen.cc -> .o\n",
      " [     CXX] RISCV/cpu/testers/traffic_gen/pygen.cc -> .o\n",
      " [     CXX] RISCV/cpu/testers/traffic_gen/stream_gen.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_TrafficGen.cc -> .o\n",
      " [     CXX] RISCV/cpu/testers/traffic_gen/base.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BaseTrafficGen.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_MemDelay.cc -> .o\n",
      " [SO Param] m5.objects.Prefetcher, WorkerPrefetcher -> RISCV/python/_m5/param_WorkerPrefetcher.cc\n",
      " [SO Param] m5.objects.SimpleMemory, SimpleMemory -> RISCV/python/_m5/param_SimpleMemory.cc\n",
      " [     CXX] RISCV/python/_m5/param_WorkerPrefetcher.cc -> .o\n",
      " [SO Param] m5.objects.Vnc, VncInput -> RISCV/params/VncInput.hh\n",
      " [SO Param] m5.objects.SimpleMemobj, SimpleMemobj -> RISCV/python/_m5/param_SimpleMemobj.cc\n",
      " [     CXX] RISCV/python/_m5/param_SimpleMemory.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_PS2TouchKit.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_SimpleMemobj.cc -> .o\n",
      " [     CXX] RISCV/base/vnc/vncserver.cc -> .o\n",
      " [     CXX] RISCV/dev/ps2/touchkit.cc -> .o\n",
      " [     CXX] RISCV/base/vnc/vncinput.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_PS2Keyboard.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_VncServer.cc -> .o\n",
      " [     CXX] RISCV/dev/ps2/keyboard.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_VncInput.cc -> .o\n",
      " [SO Param] m5.objects.BaseNonCachingSimpleCPU, BaseNonCachingSimpleCPU -> RISCV/params/BaseNonCachingSimpleCPU.hh\n",
      " [SO Param] m5.objects.TimingExpr, TimingExprRef -> RISCV/python/_m5/param_TimingExprRef.cc\n",
      " [     CXX] RISCV/python/_m5/param_BaseNonCachingSimpleCPU.cc -> .o\n",
      " [     CXX] RISCV/cpu/simple/noncaching.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_TimingExprRef.cc -> .o\n",
      " [SO Param] m5.objects.BranchPredictor, TAGE -> RISCV/params/TAGE.hh\n",
      " [SO Param] m5.objects.BranchPredictor, BTBTAGE -> RISCV/params/BTBTAGE.hh\n",
      " [     CXX] RISCV/python/_m5/param_TAGE_SC_L_TAGE.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_DecoupledBPUWithBTB.cc -> .o\n",
      " [     CXX] RISCV/cpu/o3/probe/elastic_trace.cc -> .o\n",
      " [     CXX] RISCV/cpu/o3/commit.cc -> .o\n",
      " [     CXX] RISCV/cpu/o3/fetch.cc -> .o\n",
      " [     CXX] RISCV/cpu/o3/rename_map.cc -> .o\n",
      " [     CXX] RISCV/cpu/o3/checker.cc -> .o\n",
      " [     CXX] RISCV/cpu/o3/issue_queue.cc -> .o\n",
      " [     CXX] RISCV/cpu/o3/iew.cc -> .o\n",
      " [     CXX] RISCV/cpu/o3/cpu.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/btb/ras.cc -> .o\n",
      " [     CXX] RISCV/cpu/o3/probe/simple_trace.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BTBTAGE.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/btb/btb_ittage.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/ftb/ftb.cc -> .o\n",
      " [     CXX] RISCV/cpu/o3/lsq_unit.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_IssuePort.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/ftb/ras.cc -> .o\n",
      " [     CXX] RISCV/cpu/o3/dyn_inst.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/btb/btb_ubtb.cc -> .o\n",
      " [     CXX] RISCV/cpu/o3/rename.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BaseO3Checker.cc -> .o\n",
      " [     CXX] RISCV/cpu/o3/thread_state.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/btb/btb.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/ftb/ftb_ittage.cc -> .o\n",
      " [     CXX] RISCV/cpu/base.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/btb/btb_tage.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/ftb/decoupled_bpred.cc -> .o\n",
      " [     CXX] RISCV/cpu/o3/lsq.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_SpecWakeupChannel.cc -> .o\n",
      " [     CXX] RISCV/cpu/o3/decode.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_Scheduler.cc -> .o\n",
      " [     CXX] RISCV/cpu/o3/thread_context.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/btb/decoupled_bpred.cc -> .o\n",
      " [     CXX] RISCV/cpu/o3/rob.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BaseO3CPU.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/ftb/ftb_tage.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/btb/btb_mgsc.cc -> .o\n",
      " [     CXX] RISCV/arch/riscv/insts/mem.cc -> .o\n",
      " [     CXX] RISCV/cpu/o3/perfCCT.cc -> .o\n",
      " [     CXX] RISCV/cpu/o3/inst_queue.cc -> .o\n",
      " [     CXX] RISCV/cpu/o3/mem_dep_unit.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_IssueQue.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/tage_sc_l_8KB.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_TAGE_SC_L_8KB.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_TAGE_SC_L_LoopPredictor.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/tage_sc_l.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_TAGE_SC_L_64KB.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_TAGE.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_LTAGE.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_TAGE_SC_L_8KB_StatisticalCorrector.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/tage.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_TAGE_SC_L_TAGE_8KB.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_TAGE_SC_L_64KB_StatisticalCorrector.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/ltage.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_TAGE_SC_L_TAGE_64KB.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_TAGE_SC_L.cc -> .o\n",
      " [     CXX] RISCV/cpu/pred/tage_sc_l_64KB.cc -> .o\n",
      " [SO Param] m5.objects.Ethernet, EtherDevice -> RISCV/python/_m5/param_EtherDevice.cc\n",
      " [     CXX] RISCV/python/_m5/param_EtherDevice.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/RubyStats.cc\n",
      " [ TRACING]  -> RISCV/debug/RubyStats.hh\n",
      " [ TRACING]  -> RISCV/debug/RubyResourceStalls.cc\n",
      " [     CXX] RISCV/debug/RubyStats.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/RubyResourceStalls.hh\n",
      " [ TRACING]  -> RISCV/debug/RubyProtocol.cc\n",
      " [     CXX] RISCV/debug/RubyResourceStalls.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/RubyProtocol.hh\n",
      " [     CXX] RISCV/debug/RubyProtocol.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/RubyHitMiss.cc\n",
      " [ TRACING]  -> RISCV/debug/Ruby.cc\n",
      " [SO Param] m5.objects.RubySystem, RubySystem -> RISCV/params/RubySystem.hh\n",
      " [ TRACING]  -> RISCV/debug/RubyHitMiss.hh\n",
      " [SO Param] m5.objects.Controller, RubyController -> RISCV/params/RubyController.hh\n",
      " [ TRACING]  -> RISCV/debug/Ruby.hh\n",
      " [     CXX] RISCV/debug/RubyHitMiss.cc -> .o\n",
      " [     CXX] RISCV/debug/Ruby.cc -> .o\n",
      " [SO Param] m5.objects.MessageBuffer, MessageBuffer -> RISCV/params/MessageBuffer.hh\n",
      " [     CXX] RISCV/mem/ruby/common/BoolVec.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/common/Consumer.cc -> .o\n",
      " [ENUMDECL] m5.objects.MessageBuffer, MessageRandomization -> RISCV/enums/MessageRandomization.hh\n",
      " [     CXX] RISCV/mem/ruby/common/Histogram.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/common/IntVec.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/common/NetDest.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/common/DataBlock.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/common/Address.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/common/SubBlock.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/common/WriteMask.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/network/BasicLink.py.cc -> .o\n",
      " [SO Param] m5.objects.BasicLink, BasicLink -> RISCV/python/_m5/param_BasicLink.cc\n",
      " [SO Param] m5.objects.BasicLink, BasicExtLink -> RISCV/python/_m5/param_BasicExtLink.cc\n",
      " [SO Param] m5.objects.BasicLink, BasicIntLink -> RISCV/python/_m5/param_BasicIntLink.cc\n",
      " [SO Param] m5.objects.BasicLink, BasicLink -> RISCV/params/BasicLink.hh\n",
      " [SO Param] m5.objects.BasicLink, BasicExtLink -> RISCV/params/BasicExtLink.hh\n",
      " [SO Param] m5.objects.BasicLink, BasicIntLink -> RISCV/params/BasicIntLink.hh\n",
      " [SO Param] m5.objects.BasicRouter, BasicRouter -> RISCV/params/BasicRouter.hh\n",
      " [     CXX] RISCV/mem/ruby/network/BasicRouter.py.cc -> .o\n",
      " [SO Param] m5.objects.BasicRouter, BasicRouter -> RISCV/python/_m5/param_BasicRouter.cc\n",
      " [     CXX] RISCV/mem/ruby/network/MessageBuffer.py.cc -> .o\n",
      " [SO Param] m5.objects.MessageBuffer, MessageBuffer -> RISCV/python/_m5/param_MessageBuffer.cc\n",
      " [ENUM STR] m5.objects.MessageBuffer, MessageRandomization -> RISCV/enums/MessageRandomization.cc\n",
      " [     CXX] RISCV/mem/ruby/network/Network.py.cc -> .o\n",
      " [SO Param] m5.objects.Network, RubyNetwork -> RISCV/python/_m5/param_RubyNetwork.cc\n",
      " [     CXX] RISCV/python/_m5/param_BasicLink.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BasicRouter.cc -> .o\n",
      " [     CXX] RISCV/enums/MessageRandomization.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_MessageBuffer.cc -> .o\n",
      " [SO Param] m5.objects.Network, RubyNetwork -> RISCV/params/RubyNetwork.hh\n",
      " [     CXX] RISCV/python/_m5/param_RubyNetwork.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BasicExtLink.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BasicIntLink.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/network/BasicLink.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/network/BasicRouter.cc -> .o\n",
      " [SO Param] m5.objects.Sequencer, RubySequencer -> RISCV/params/RubySequencer.hh\n",
      " [MAKE INC] RISCV/mem/ruby/slicc_interface/Message.hh -> protocol/Message.hh\n",
      " [MAKE INC] RISCV/mem/ruby/slicc_interface/RubyRequest.hh -> protocol/RubyRequest.hh\n",
      " [SO Param] m5.objects.RubyCache, RubyCache -> RISCV/params/RubyCache.hh\n",
      " [SO Param] m5.objects.Sequencer, RubyPort -> RISCV/params/RubyPort.hh\n",
      " [SO Param] m5.objects.DirectoryMemory, RubyDirectoryMemory -> RISCV/params/RubyDirectoryMemory.hh\n",
      " [     CXX] RISCV/mem/ruby/network/Network.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/network/Topology.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/network/fault_model/FaultModel.py.cc -> .o\n",
      " [SO Param] m5.objects.FaultModel, FaultModel -> RISCV/python/_m5/param_FaultModel.cc\n",
      " [     CXX] RISCV/mem/ruby/network/MessageBuffer.cc -> .o\n",
      " [SO Param] m5.objects.FaultModel, FaultModel -> RISCV/params/FaultModel.hh\n",
      " [     CXX] RISCV/mem/ruby/network/garnet/GarnetLink.py.cc -> .o\n",
      " [SO Param] m5.objects.GarnetLink, NetworkLink -> RISCV/python/_m5/param_NetworkLink.cc\n",
      " [     CXX] RISCV/python/_m5/param_FaultModel.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/network/fault_model/FaultModel.cc -> .o\n",
      " [SO Param] m5.objects.GarnetLink, NetworkLink -> RISCV/params/NetworkLink.hh\n",
      " [SO Param] m5.objects.GarnetLink, CreditLink -> RISCV/python/_m5/param_CreditLink.cc\n",
      " [SO Param] m5.objects.GarnetLink, NetworkBridge -> RISCV/python/_m5/param_NetworkBridge.cc\n",
      " [     CXX] RISCV/python/_m5/param_NetworkLink.cc -> .o\n",
      " [SO Param] m5.objects.GarnetLink, GarnetIntLink -> RISCV/python/_m5/param_GarnetIntLink.cc\n",
      " [SO Param] m5.objects.GarnetLink, CreditLink -> RISCV/params/CreditLink.hh\n",
      " [ENUMDECL] m5.objects.GarnetLink, CDCType -> RISCV/enums/CDCType.hh\n",
      " [SO Param] m5.objects.GarnetLink, NetworkBridge -> RISCV/params/NetworkBridge.hh\n",
      " [     CXX] RISCV/python/_m5/param_CreditLink.cc -> .o\n",
      " [SO Param] m5.objects.GarnetLink, GarnetIntLink -> RISCV/params/GarnetIntLink.hh\n",
      " [SO Param] m5.objects.GarnetLink, GarnetExtLink -> RISCV/params/GarnetExtLink.hh\n",
      " [SO Param] m5.objects.GarnetLink, GarnetExtLink -> RISCV/python/_m5/param_GarnetExtLink.cc\n",
      " [ENUM STR] m5.objects.GarnetLink, CDCType -> RISCV/enums/CDCType.cc\n",
      " [     CXX] RISCV/mem/ruby/network/garnet/GarnetNetwork.py.cc -> .o\n",
      " [SO Param] m5.objects.GarnetNetwork, GarnetNetwork -> RISCV/python/_m5/param_GarnetNetwork.cc\n",
      " [SO Param] m5.objects.GarnetNetwork, GarnetNetworkInterface -> RISCV/python/_m5/param_GarnetNetworkInterface.cc\n",
      " [     CXX] RISCV/python/_m5/param_NetworkBridge.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_GarnetExtLink.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_GarnetIntLink.cc -> .o\n",
      " [SO Param] m5.objects.GarnetNetwork, GarnetRouter -> RISCV/python/_m5/param_GarnetRouter.cc\n",
      " [     CXX] RISCV/enums/CDCType.cc -> .o\n",
      " [SO Param] m5.objects.GarnetNetwork, GarnetNetworkInterface -> RISCV/params/GarnetNetworkInterface.hh\n",
      " [SO Param] m5.objects.GarnetNetwork, GarnetNetwork -> RISCV/params/GarnetNetwork.hh\n",
      " [     CXX] RISCV/mem/ruby/network/garnet/GarnetLink.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_GarnetNetworkInterface.cc -> .o\n",
      " [SO Param] m5.objects.GarnetNetwork, GarnetRouter -> RISCV/params/GarnetRouter.hh\n",
      " [     CXX] RISCV/python/_m5/param_GarnetRouter.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_GarnetNetwork.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/network/garnet/GarnetNetwork.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/network/garnet/InputUnit.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/network/garnet/NetworkInterface.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/network/garnet/NetworkLink.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/network/garnet/OutVcState.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/network/garnet/OutputUnit.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/network/garnet/Router.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/network/garnet/RoutingUnit.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/network/garnet/SwitchAllocator.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/network/garnet/CrossbarSwitch.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/network/garnet/VirtualChannel.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/network/garnet/flitBuffer.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/network/garnet/flit.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/network/garnet/Credit.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/network/garnet/NetworkBridge.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/network/simple/SimpleLink.py.cc -> .o\n",
      " [SO Param] m5.objects.SimpleLink, SimpleExtLink -> RISCV/python/_m5/param_SimpleExtLink.cc\n",
      " [SO Param] m5.objects.SimpleLink, SimpleIntLink -> RISCV/python/_m5/param_SimpleIntLink.cc\n",
      " [SO Param] m5.objects.SimpleLink, SimpleExtLink -> RISCV/params/SimpleExtLink.hh\n",
      " [SO Param] m5.objects.SimpleLink, SimpleIntLink -> RISCV/params/SimpleIntLink.hh\n",
      " [     CXX] RISCV/mem/ruby/network/simple/SimpleNetwork.py.cc -> .o\n",
      " [SO Param] m5.objects.SimpleNetwork, SimpleNetwork -> RISCV/python/_m5/param_SimpleNetwork.cc\n",
      " [SO Param] m5.objects.SimpleNetwork, SimpleNetwork -> RISCV/params/SimpleNetwork.hh\n",
      " [SO Param] m5.objects.SimpleNetwork, BaseRoutingUnit -> RISCV/python/_m5/param_BaseRoutingUnit.cc\n",
      " [     CXX] RISCV/python/_m5/param_SimpleExtLink.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_SimpleIntLink.cc -> .o\n",
      " [SO Param] m5.objects.SimpleNetwork, WeightBased -> RISCV/python/_m5/param_WeightBased.cc\n",
      " [SO Param] m5.objects.SimpleNetwork, Switch -> RISCV/python/_m5/param_Switch.cc\n",
      " [SO Param] m5.objects.SimpleNetwork, Switch -> RISCV/params/Switch.hh\n",
      " [SO Param] m5.objects.SimpleNetwork, BaseRoutingUnit -> RISCV/params/BaseRoutingUnit.hh\n",
      " [     CXX] RISCV/mem/ruby/network/simple/SimpleLink.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_SimpleNetwork.cc -> .o\n",
      " [SO Param] m5.objects.SimpleNetwork, WeightBased -> RISCV/params/WeightBased.hh\n",
      " [     CXX] RISCV/mem/ruby/profiler/AccessTraceForAddress.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/profiler/AddressProfiler.cc -> .o\n",
      " [CONFIG H] BUILD_GPU, 0 -> RISCV/config/build_gpu.hh\n",
      " [ CFG ISA]  -> RISCV/config/the_gpu_isa.hh\n",
      " [     CXX] RISCV/mem/ruby/profiler/StoreTrace.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_BaseRoutingUnit.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/profiler/Profiler.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/network/simple/PerfectSwitch.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_Switch.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/network/simple/Throttle.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/network/simple/Switch.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/network/simple/routing/WeightBased.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_WeightBased.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/network/simple/SimpleNetwork.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/AccessPermission.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/AccessType.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/CacheRequestType.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/CacheResourceType.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/CoherenceRequestType.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/CoherenceResponseType.cc -> .o\n",
      " [MAKE INC] RISCV/mem/ruby/common/DataBlock.hh -> protocol/DataBlock.hh\n",
      " [MAKE INC] RISCV/mem/ruby/common/MachineID.hh -> protocol/MachineID.hh\n",
      " [MAKE INC] RISCV/mem/ruby/common/NetDest.hh -> protocol/NetDest.hh\n",
      " [     CXX] RISCV/mem/ruby/protocol/DMARequestMsg.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/DMARequestType.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/DMAResponseMsg.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/DMAResponseType.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/DMASequencerRequestType.cc -> .o\n",
      " [MAKE INC] RISCV/mem/ruby/structures/TBETable.hh -> protocol/TBETable.hh\n",
      " [SO Param] m5.objects.DMA_Controller, DMA_Controller -> RISCV/params/DMA_Controller.hh\n",
      " [MAKE INC] RISCV/mem/ruby/common/BoolVec.hh -> protocol/BoolVec.hh\n",
      " [MAKE INC] RISCV/mem/ruby/structures/CacheMemory.hh -> protocol/CacheMemory.hh\n",
      " [SO Param] m5.objects.Sequencer, DMASequencer -> RISCV/params/DMASequencer.hh\n",
      " [MAKE INC] RISCV/mem/ruby/structures/DirectoryMemory.hh -> protocol/DirectoryMemory.hh\n",
      " [SO Param] m5.objects.Sequencer, RubyHTMSequencer -> RISCV/params/RubyHTMSequencer.hh\n",
      " [SO Param] m5.objects.RubyPrefetcher, RubyPrefetcher -> RISCV/params/RubyPrefetcher.hh\n",
      " [MAKE INC] RISCV/mem/ruby/structures/RubyPrefetcherProxy.hh -> protocol/RubyPrefetcherProxy.hh\n",
      " [MAKE INC] RISCV/mem/ruby/system/Sequencer.hh -> protocol/Sequencer.hh\n",
      " [MAKE INC] RISCV/mem/ruby/common/Set.hh -> protocol/Set.hh\n",
      " [MAKE INC] RISCV/mem/ruby/structures/TimerTable.hh -> protocol/TimerTable.hh\n",
      " [SO Param] m5.objects.WireBuffer, RubyWireBuffer -> RISCV/params/RubyWireBuffer.hh\n",
      " [MAKE INC] RISCV/mem/ruby/common/WriteMask.hh -> protocol/WriteMask.hh\n",
      " [MAKE INC] RISCV/mem/ruby/slicc_interface/XsPFMetaData.hh -> protocol/XsPFMetaData.hh\n",
      " [MAKE INC] RISCV/mem/ruby/slicc_interface/AbstractCacheEntry.hh -> protocol/AbstractCacheEntry.hh\n",
      " [     CXX] RISCV/mem/ruby/protocol/DMA_Controller.py.cc -> .o\n",
      " [MAKE INC] RISCV/mem/ruby/system/DMASequencer.hh -> protocol/DMASequencer.hh\n",
      " [SO Param] m5.objects.DMA_Controller, DMA_Controller -> RISCV/python/_m5/param_DMA_Controller.cc\n",
      " [MAKE INC] RISCV/mem/ruby/system/HTMSequencer.hh -> protocol/HTMSequencer.hh\n",
      " [     CXX] RISCV/mem/ruby/protocol/DMA_Event.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/DMA_State.cc -> .o\n",
      " [MAKE INC] RISCV/mem/ruby/structures/RubyPrefetcher.hh -> protocol/RubyPrefetcher.hh\n",
      " [     CXX] RISCV/mem/ruby/protocol/DMA_TBE.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/DirectoryRequestType.cc -> .o\n",
      " [MAKE INC] RISCV/mem/ruby/structures/WireBuffer.hh -> protocol/WireBuffer.hh\n",
      " [SO Param] m5.objects.Directory_Controller, Directory_Controller -> RISCV/params/Directory_Controller.hh\n",
      " [     CXX] RISCV/mem/ruby/protocol/DMA_Controller.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/DMA_Transitions.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_DMA_Controller.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/DMA_Wakeup.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/Directory_Controller.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/Directory_Controller.py.cc -> .o\n",
      " [SO Param] m5.objects.Directory_Controller, Directory_Controller -> RISCV/python/_m5/param_Directory_Controller.cc\n",
      " [     CXX] RISCV/mem/ruby/protocol/Directory_Entry.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/Directory_Event.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_Directory_Controller.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/Directory_State.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/Directory_TBE.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/Directory_Transitions.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/Directory_Wakeup.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/HtmCallbackMode.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/HtmFailedInCacheReason.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/InvalidateGeneratorStatus.cc -> .o\n",
      " [SO Param] m5.objects.L1Cache_Controller, L1Cache_Controller -> RISCV/params/L1Cache_Controller.hh\n",
      " [     CXX] RISCV/mem/ruby/protocol/L1Cache_Controller.py.cc -> .o\n",
      " [SO Param] m5.objects.L1Cache_Controller, L1Cache_Controller -> RISCV/python/_m5/param_L1Cache_Controller.cc\n",
      " [     CXX] RISCV/mem/ruby/protocol/L1Cache_Entry.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/L1Cache_Event.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/L1Cache_State.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/L1Cache_Controller.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_L1Cache_Controller.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/L1Cache_TBE.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/L1Cache_Transitions.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/L1Cache_Wakeup.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/LinkDirection.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/LockStatus.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/MachineType.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/MaskPredictorIndex.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/MaskPredictorTraining.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/MaskPredictorType.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/MemoryControlRequestType.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/MemoryMsg.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/MemoryRequestType.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/MessageSizeType.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/PrefetchBit.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/RequestMsg.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/RequestStatus.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/ResponseMsg.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/RubyAccessMode.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/RubyRequestType.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/SequencerMsg.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/SequencerRequestType.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/SequencerStatus.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/SeriesRequestGeneratorStatus.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/TesterStatus.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/protocol/TransitionResult.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/slicc_interface/Controller.py.cc -> .o\n",
      " [SO Param] m5.objects.Controller, RubyController -> RISCV/python/_m5/param_RubyController.cc\n",
      " [     CXX] RISCV/mem/ruby/slicc_interface/AbstractController.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/slicc_interface/AbstractCacheEntry.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/slicc_interface/RubyRequest.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/structures/RubyCache.py.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_RubyController.cc -> .o\n",
      " [SO Param] m5.objects.RubyCache, RubyCache -> RISCV/python/_m5/param_RubyCache.cc\n",
      " [     CXX] RISCV/mem/ruby/structures/DirectoryMemory.py.cc -> .o\n",
      " [SO Param] m5.objects.DirectoryMemory, RubyDirectoryMemory -> RISCV/python/_m5/param_RubyDirectoryMemory.cc\n",
      " [     CXX] RISCV/python/_m5/param_RubyCache.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_RubyDirectoryMemory.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/structures/RubyPrefetcher.py.cc -> .o\n",
      " [SO Param] m5.objects.RubyPrefetcher, RubyPrefetcher -> RISCV/python/_m5/param_RubyPrefetcher.cc\n",
      " [     CXX] RISCV/mem/ruby/structures/WireBuffer.py.cc -> .o\n",
      " [SO Param] m5.objects.WireBuffer, RubyWireBuffer -> RISCV/python/_m5/param_RubyWireBuffer.cc\n",
      " [     CXX] RISCV/mem/ruby/structures/DirectoryMemory.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/structures/CacheMemory.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_RubyPrefetcher.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/structures/WireBuffer.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_RubyWireBuffer.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/structures/PersistentTable.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/structures/RubyPrefetcher.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/structures/RubyPrefetcherProxy.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/structures/TimerTable.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/structures/BankedArray.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/structures/ALUFreeListArray.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/structures/TBEStorage.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/system/RubySystem.py.cc -> .o\n",
      " [SO Param] m5.objects.RubySystem, RubySystem -> RISCV/python/_m5/param_RubySystem.cc\n",
      " [     CXX] RISCV/mem/ruby/system/Sequencer.py.cc -> .o\n",
      " [SO Param] m5.objects.Sequencer, RubyPort -> RISCV/python/_m5/param_RubyPort.cc\n",
      " [SO Param] m5.objects.Sequencer, RubyPortProxy -> RISCV/python/_m5/param_RubyPortProxy.cc\n",
      " [SO Param] m5.objects.Sequencer, RubySequencer -> RISCV/python/_m5/param_RubySequencer.cc\n",
      " [     CXX] RISCV/python/_m5/param_RubySystem.cc -> .o\n",
      " [SO Param] m5.objects.Sequencer, RubyHTMSequencer -> RISCV/python/_m5/param_RubyHTMSequencer.cc\n",
      " [SO Param] m5.objects.Sequencer, RubyPortProxy -> RISCV/params/RubyPortProxy.hh\n",
      " [     CXX] RISCV/python/_m5/param_RubyPort.cc -> .o\n",
      " [SO Param] m5.objects.Sequencer, DMASequencer -> RISCV/python/_m5/param_DMASequencer.cc\n",
      " [     CXX] RISCV/python/_m5/param_RubySequencer.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/system/CacheRecorder.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_RubyHTMSequencer.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_RubyPortProxy.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_DMASequencer.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/system/DMASequencer.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/system/HTMSequencer.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/system/RubyPort.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/system/RubyPortProxy.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/system/RubySystem.cc -> .o\n",
      " [     CXX] RISCV/mem/ruby/system/Sequencer.cc -> .o\n",
      " [     CXX] RISCV/proto/inst_dep_record.pb.cc -> .o\n",
      " [     CXX] RISCV/proto/packet.pb.cc -> .o\n",
      " [     CXX] RISCV/proto/inst.pb.cc -> .o\n",
      " [     CXX] RISCV/proto/protobuf.cc -> .o\n",
      " [     CXX] RISCV/proto/protoio.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/__init__.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/coherence_protocol.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/isas.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/runtime.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/simulate/__init__.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/simulate/simulator.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/simulate/exit_event.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/simulate/exit_event_generators.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/__init__.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/boards/__init__.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/boards/abstract_board.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/boards/abstract_system_board.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/boards/mem_mode.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/boards/riscv_board.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/boards/experimental/__init__.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/boards/experimental/lupv_board.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/boards/simple_board.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/boards/test_board.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/boards/x86_board.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/boards/arm_board.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/boards/kernel_disk_workload.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/boards/se_binary_workload.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/__init__.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/abstract_cache_hierarchy.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/abstract_two_level_cache_hierarchy.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/chi/__init__.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/chi/private_l1_cache_hierarchy.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/chi/nodes/__init__.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/chi/nodes/abstract_node.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/chi/nodes/directory.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/chi/nodes/dma_requestor.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/chi/nodes/private_l1_moesi_cache.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/chi/nodes/memory_controller.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/classic/__init__.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/classic/abstract_classic_cache_hierarchy.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/classic/no_cache.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/classic/private_l1_cache_hierarchy.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/classic/private_l1_private_l2_cache_hierarchy.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/classic/caches/__init__.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/classic/caches/l1dcache.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/classic/caches/l1icache.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/classic/caches/l2cache.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/classic/caches/mmu_cache.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/ruby/__init__.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/ruby/abstract_ruby_cache_hierarchy.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/ruby/mesi_two_level_cache_hierarchy.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/ruby/mi_example_cache_hierarchy.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/ruby/caches/__init__.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/ruby/caches/abstract_directory.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/ruby/caches/abstract_dma_controller.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/ruby/caches/abstract_l1_cache.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/ruby/caches/abstract_l2_cache.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/__init__.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/directory.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/dma_controller.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/l1_cache.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/l2_cache.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/ruby/caches/mi_example/__init__.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/ruby/caches/mi_example/directory.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/ruby/caches/mi_example/dma_controller.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/ruby/caches/mi_example/l1_cache.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/ruby/topologies/__init__.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/cachehierarchies/ruby/topologies/simple_pt2pt.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/memory/__init__.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/memory/abstract_memory_system.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/memory/dramsim_3.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/memory/simple.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/memory/memory.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/memory/single_channel.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/memory/multi_channel.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/memory/dram_interfaces/__init__.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/memory/dram_interfaces/ddr3.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/memory/dram_interfaces/ddr4.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/memory/dram_interfaces/gddr.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/memory/dram_interfaces/hbm.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/memory/dram_interfaces/hmc.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/memory/dram_interfaces/lpddr2.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/memory/dram_interfaces/lpddr3.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/memory/dram_interfaces/lpddr5.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/memory/dram_interfaces/wideio.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/processors/__init__.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/processors/abstract_core.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/processors/abstract_generator_core.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/processors/abstract_processor.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/processors/complex_generator_core.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/processors/complex_generator.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/processors/cpu_types.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/processors/gups_generator_core.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/processors/gups_generator.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/processors/gups_generator_ep.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/processors/gups_generator_par.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/processors/linear_generator_core.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/processors/linear_generator.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/processors/random_generator_core.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/processors/random_generator.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/processors/simple_core.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/processors/simple_processor.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/processors/simple_switchable_processor.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/components/processors/switchable_processor.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/prebuilt/__init__.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/prebuilt/demo/__init__.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/prebuilt/demo/x86_demo_board.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/resources/__init__.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/resources/downloader.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/resources/md5_utils.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/resources/resource.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/utils/__init__.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/utils/filelock.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/utils/override.py.cc -> .o\n",
      " [     CXX] RISCV/python/gem5/utils/requires.py.cc -> .o\n",
      " [     CXX] RISCV/python/importer.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/__init__.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/SimObject.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/core.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/debug.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/event.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/main.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/options.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/params.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/proxy.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/simulate.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/ticks.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/trace.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/objects/__init__.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/stats/__init__.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/util/__init__.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/util/attrdict.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/util/convert.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/util/dot_writer.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/util/dot_writer_ruby.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/util/fdthelper.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/util/multidict.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/util/pybind.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/util/terminal.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/util/terminal_formatter.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/internal/__init__.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/internal/params.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/ext/__init__.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/ext/pyfdt/pyfdt.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/ext/pyfdt/__init__.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/ext/pystats/__init__.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/ext/pystats/jsonserializable.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/ext/pystats/group.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/ext/pystats/simstat.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/ext/pystats/statistic.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/ext/pystats/storagetype.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/ext/pystats/timeconversion.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/ext/pystats/jsonloader.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/stats/gem5stats.py.cc -> .o\n",
      " [     CXX] RISCV/python/embedded.cc -> .o\n",
      " [     CXX] RISCV/python/importer.cc -> .o\n",
      " [     CXX] RISCV/python/m5ImporterCode.cc -> .o\n",
      " [     CXX] RISCV/python/pybind11/core.cc -> .o\n",
      " [     CXX] RISCV/python/pybind11/debug.cc -> .o\n",
      " [     CXX] RISCV/python/pybind11/event.cc -> .o\n",
      " [     CXX] RISCV/python/pybind11/object_file.cc -> .o\n",
      " [CONFIG H] HAVE_HDF5, 0 -> RISCV/config/have_hdf5.hh\n",
      " [     CXX] RISCV/python/pybind11/stats.cc -> .o\n",
      " [     CXX] RISCV/python/m5/objects/SimObject.py.cc -> .o\n",
      " [SO Param] m5.objects.SimObject, SimObject -> RISCV/python/_m5/param_SimObject.cc\n",
      " [ENUM STR] m5.objects.SimObject, ByteOrder -> RISCV/enums/ByteOrder.cc\n",
      " [     CXX] RISCV/sim/ClockedObject.py.cc -> .o\n",
      " [SO Param] m5.objects.ClockedObject, ClockedObject -> RISCV/python/_m5/param_ClockedObject.cc\n",
      " [     CXX] RISCV/sim/TickedObject.py.cc -> .o\n",
      " [SO Param] m5.objects.TickedObject, TickedObject -> RISCV/python/_m5/param_TickedObject.cc\n",
      " [     CXX] RISCV/sim/Workload.py.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_SimObject.cc -> .o\n",
      " [SO Param] m5.objects.Workload, Workload -> RISCV/python/_m5/param_Workload.cc\n",
      " [SO Param] m5.objects.Workload, StubWorkload -> RISCV/python/_m5/param_StubWorkload.cc\n",
      " [SO Param] m5.objects.Workload, KernelWorkload -> RISCV/python/_m5/param_KernelWorkload.cc\n",
      " [SO Param] m5.objects.Workload, SEWorkload -> RISCV/python/_m5/param_SEWorkload.cc\n",
      " [     CXX] RISCV/enums/ByteOrder.cc -> .o\n",
      " [     CXX] RISCV/sim/Root.py.cc -> .o\n",
      " [SO Param] m5.objects.Root, Root -> RISCV/python/_m5/param_Root.cc\n",
      " [     CXX] RISCV/sim/ClockDomain.py.cc -> .o\n",
      " [SO Param] m5.objects.ClockDomain, ClockDomain -> RISCV/python/_m5/param_ClockDomain.cc\n",
      " [     CXX] RISCV/python/_m5/param_ClockedObject.cc -> .o\n",
      " [SO Param] m5.objects.ClockDomain, SrcClockDomain -> RISCV/python/_m5/param_SrcClockDomain.cc\n",
      " [SO Param] m5.objects.ClockDomain, DerivedClockDomain -> RISCV/python/_m5/param_DerivedClockDomain.cc\n",
      " [SO Param] m5.objects.TickedObject, TickedObject -> RISCV/params/TickedObject.hh\n",
      " [     CXX] RISCV/sim/VoltageDomain.py.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_Workload.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_StubWorkload.cc -> .o\n",
      " [SO Param] m5.objects.VoltageDomain, VoltageDomain -> RISCV/python/_m5/param_VoltageDomain.cc\n",
      " [     CXX] RISCV/sim/System.py.cc -> .o\n",
      " [SO Param] m5.objects.System, System -> RISCV/python/_m5/param_System.cc\n",
      " [     CXX] RISCV/python/_m5/param_KernelWorkload.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_SEWorkload.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_Root.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_ClockDomain.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_SrcClockDomain.cc -> .o\n",
      " [ENUM STR] m5.objects.System, MemoryMode -> RISCV/enums/MemoryMode.cc\n",
      " [     CXX] RISCV/python/_m5/param_DerivedClockDomain.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_TickedObject.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_VoltageDomain.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_System.cc -> .o\n",
      " [     CXX] RISCV/enums/MemoryMode.cc -> .o\n",
      " [     CXX] RISCV/sim/DVFSHandler.py.cc -> .o\n",
      " [SO Param] m5.objects.DVFSHandler, DVFSHandler -> RISCV/python/_m5/param_DVFSHandler.cc\n",
      " [     CXX] RISCV/sim/SubSystem.py.cc -> .o\n",
      " [SO Param] m5.objects.SubSystem, SubSystem -> RISCV/python/_m5/param_SubSystem.cc\n",
      " [     CXX] RISCV/sim/RedirectPath.py.cc -> .o\n",
      " [SO Param] m5.objects.DVFSHandler, DVFSHandler -> RISCV/params/DVFSHandler.hh\n",
      " [ TRACING]  -> RISCV/debug/DVFS.hh\n",
      " [     CXX] RISCV/python/_m5/param_SubSystem.cc -> .o\n",
      " [SO Param] m5.objects.RedirectPath, RedirectPath -> RISCV/python/_m5/param_RedirectPath.cc\n",
      " [     CXX] RISCV/sim/PowerState.py.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_DVFSHandler.cc -> .o\n",
      " [SO Param] m5.objects.PowerState, PowerState -> RISCV/python/_m5/param_PowerState.cc\n",
      " [ENUM STR] m5.objects.PowerState, PwrState -> RISCV/enums/PwrState.cc\n",
      " [     CXX] RISCV/python/_m5/param_RedirectPath.cc -> .o\n",
      " [     CXX] RISCV/enums/PwrState.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_PowerState.cc -> .o\n",
      " [     CXX] RISCV/sim/PowerDomain.py.cc -> .o\n",
      " [SO Param] m5.objects.PowerDomain, PowerDomain -> RISCV/python/_m5/param_PowerDomain.cc\n",
      " [     CXX] RISCV/sim/ArchDBer.py.cc -> .o\n",
      " [SO Param] m5.objects.PowerDomain, PowerDomain -> RISCV/params/PowerDomain.hh\n",
      " [SO Param] m5.objects.ArchDBer, ArchDBer -> RISCV/python/_m5/param_ArchDBer.cc\n",
      " [     CXX] RISCV/python/_m5/param_PowerDomain.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_ArchDBer.cc -> .o\n",
      " [     CXX] RISCV/sim/async.cc -> .o\n",
      " [     CXX] RISCV/sim/backtrace_none.cc -> .o\n",
      " [     CXX] RISCV/sim/bufval.cc -> .o\n",
      " [     CXX] RISCV/sim/core.cc -> .o\n",
      " [     CXX] RISCV/sim/cur_tick.cc -> .o\n",
      " [VER TAGS]  -> RISCV/sim/tags.cc\n",
      " [     CXX] RISCV/sim/tags.cc -> .o\n",
      " [     CXX] RISCV/sim/cxx_config.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/CxxConfig.hh\n",
      " [     CXX] RISCV/sim/cxx_manager.cc -> .o\n",
      " [     CXX] RISCV/sim/cxx_config_ini.cc -> .o\n",
      " [     CXX] RISCV/sim/debug.cc -> .o\n",
      " [     CXX] RISCV/sim/drain.cc -> .o\n",
      " [     CXX] RISCV/sim/py_interact.cc -> .o\n",
      " [     CXX] RISCV/sim/eventq.cc -> .o\n",
      " [     CXX] RISCV/sim/futex_map.cc -> .o\n",
      " [     CXX] RISCV/sim/global_event.cc -> .o\n",
      " [     CXX] RISCV/sim/globals.cc -> .o\n",
      " [     CXX] RISCV/sim/init.cc -> .o\n",
      " [     CXX] RISCV/sim/init_signals.cc -> .o\n",
      " [     CXX] RISCV/sim/main.cc -> .o\n",
      " [     CXX] RISCV/sim/kernel_workload.cc -> .o\n",
      " [     CXX] RISCV/sim/port.cc -> .o\n",
      " [     CXX] RISCV/sim/python.cc -> .o\n",
      " [     CXX] RISCV/sim/redirect_path.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/TimeSync.hh\n",
      " [     CXX] RISCV/sim/serialize.cc -> .o\n",
      " [     CXX] RISCV/sim/root.cc -> .o\n",
      " [     CXX] RISCV/sim/se_workload.cc -> .o\n",
      " [     CXX] RISCV/sim/sim_events.cc -> .o\n",
      " [     CXX] RISCV/sim/sim_object.cc -> .o\n",
      " [     CXX] RISCV/sim/sub_system.cc -> .o\n",
      " [     CXX] RISCV/sim/ticked_object.cc -> .o\n",
      " [     CXX] RISCV/sim/simulate.cc -> .o\n",
      " [     CXX] RISCV/sim/stat_control.cc -> .o\n",
      " [     CXX] RISCV/sim/stat_register.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/ClockDomain.hh\n",
      " [ TRACING]  -> RISCV/debug/VoltageDomain.hh\n",
      " [     CXX] RISCV/sim/voltage_domain.cc -> .o\n",
      " [     CXX] RISCV/sim/clock_domain.cc -> .o\n",
      " [     CXX] RISCV/sim/se_signal.cc -> .o\n",
      " [     CXX] RISCV/sim/linear_solver.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/WorkItems.hh\n",
      " [     CXX] RISCV/sim/dvfs_handler.cc -> .o\n",
      " [     CXX] RISCV/sim/clocked_object.cc -> .o\n",
      " [     CXX] RISCV/sim/system.cc -> .o\n",
      " [     CXX] RISCV/sim/mathexpr.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/PowerDomain.hh\n",
      " [     CXX] RISCV/sim/stats.cc -> .o\n",
      " [     CXX] RISCV/sim/power_domain.cc -> .o\n",
      " [     CXX] RISCV/sim/power_state.cc -> .o\n",
      " [     CXX] RISCV/sim/workload.cc -> .o\n",
      " [     CXX] RISCV/sim/mem_pool.cc -> .o\n",
      " [     CXX] RISCV/sim/arch_db.cc -> .o\n",
      " [     CXX] RISCV/sim/rolling.cc -> .o\n",
      " [     CXX] RISCV/sim/InstTracer.py.cc -> .o\n",
      " [SO Param] m5.objects.InstTracer, InstTracer -> RISCV/python/_m5/param_InstTracer.cc\n",
      " [     CXX] RISCV/sim/Process.py.cc -> .o\n",
      " [SO Param] m5.objects.Process, Process -> RISCV/python/_m5/param_Process.cc\n",
      " [     CXX] RISCV/python/_m5/param_InstTracer.cc -> .o\n",
      " [SO Param] m5.objects.Process, EmulatedDriver -> RISCV/python/_m5/param_EmulatedDriver.cc\n",
      " [     CXX] RISCV/sim/faults.cc -> .o\n",
      " [     CXX] RISCV/sim/process.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_Process.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_EmulatedDriver.cc -> .o\n",
      " [     CXX] RISCV/sim/fd_array.cc -> .o\n",
      " [     CXX] RISCV/sim/fd_entry.cc -> .o\n",
      " [     CXX] RISCV/sim/mem_state.cc -> .o\n",
      " [     CXX] RISCV/sim/pseudo_inst.cc -> .o\n",
      " [     CXX] RISCV/sim/syscall_emul.cc -> .o\n",
      " [     CXX] RISCV/sim/syscall_desc.cc -> .o\n",
      " [     CXX] RISCV/sim/vma.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/Checkpoint.cc\n",
      " [     CXX] RISCV/debug/Checkpoint.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/Config.cc\n",
      " [     CXX] RISCV/debug/Config.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/CxxConfig.cc\n",
      " [ TRACING]  -> RISCV/debug/Drain.cc\n",
      " [     CXX] RISCV/debug/Drain.cc -> .o\n",
      " [     CXX] RISCV/debug/CxxConfig.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/Event.cc\n",
      " [     CXX] RISCV/debug/Event.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/Flow.cc\n",
      " [ TRACING]  -> RISCV/debug/IPI.cc\n",
      " [ TRACING]  -> RISCV/debug/Flow.hh\n",
      " [ TRACING]  -> RISCV/debug/IPR.cc\n",
      " [ TRACING]  -> RISCV/debug/IPI.hh\n",
      " [     CXX] RISCV/debug/Flow.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/IPR.hh\n",
      " [     CXX] RISCV/debug/IPI.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/Interrupt.cc\n",
      " [     CXX] RISCV/debug/IPR.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/Loader.cc\n",
      " [     CXX] RISCV/debug/Interrupt.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/PseudoInst.cc\n",
      " [ TRACING]  -> RISCV/debug/Stack.cc\n",
      " [     CXX] RISCV/debug/Loader.cc -> .o\n",
      " [     CXX] RISCV/debug/PseudoInst.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/SyscallBase.cc\n",
      " [     CXX] RISCV/debug/Stack.cc -> .o\n",
      " [     CXX] RISCV/debug/SyscallBase.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/SyscallVerbose.cc\n",
      " [ TRACING]  -> RISCV/debug/TimeSync.cc\n",
      " [ TRACING]  -> RISCV/debug/Thread.cc\n",
      " [ TRACING]  -> RISCV/debug/Timer.cc\n",
      " [     CXX] RISCV/debug/TimeSync.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/VtoPhys.cc\n",
      " [     CXX] RISCV/debug/SyscallVerbose.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/WorkItems.cc\n",
      " [     CXX] RISCV/debug/Thread.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/Timer.hh\n",
      " [ TRACING]  -> RISCV/debug/VtoPhys.hh\n",
      " [     CXX] RISCV/debug/WorkItems.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/ClockDomain.cc\n",
      " [ TRACING]  -> RISCV/debug/VoltageDomain.cc\n",
      " [     CXX] RISCV/debug/Timer.cc -> .o\n",
      " [     CXX] RISCV/debug/VtoPhys.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/DVFS.cc\n",
      " [     CXX] RISCV/debug/ClockDomain.cc -> .o\n",
      " [     CXX] RISCV/debug/VoltageDomain.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/Vma.cc\n",
      " [ TRACING]  -> RISCV/debug/PowerDomain.cc\n",
      " [ TRACING]  -> RISCV/debug/ArchDB.cc\n",
      " [     CXX] RISCV/debug/DVFS.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/SyscallAll.cc\n",
      " [     CXX] RISCV/debug/PowerDomain.cc -> .o\n",
      " [     CXX] RISCV/debug/Vma.cc -> .o\n",
      " [     CXX] RISCV/debug/ArchDB.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/SyscallAll.hh\n",
      " [     CXX] RISCV/sim/power/MathExprPowerModel.py.cc -> .o\n",
      " [SO Param] m5.objects.MathExprPowerModel, MathExprPowerModel -> RISCV/python/_m5/param_MathExprPowerModel.cc\n",
      " [     CXX] RISCV/sim/power/PowerModel.py.cc -> .o\n",
      " [     CXX] RISCV/debug/SyscallAll.cc -> .o\n",
      " [SO Param] m5.objects.PowerModel, PowerModel -> RISCV/python/_m5/param_PowerModel.cc\n",
      " [ENUM STR] m5.objects.PowerModel, PMType -> RISCV/enums/PMType.cc\n",
      " [     CXX] RISCV/sim/power/PowerModelState.py.cc -> .o\n",
      " [SO Param] m5.objects.PowerModelState, PowerModelState -> RISCV/python/_m5/param_PowerModelState.cc\n",
      " [     CXX] RISCV/sim/power/ThermalDomain.py.cc -> .o\n",
      " [SO Param] m5.objects.ThermalDomain, ThermalDomain -> RISCV/python/_m5/param_ThermalDomain.cc\n",
      " [     CXX] RISCV/sim/power/ThermalModel.py.cc -> .o\n",
      " [SO Param] m5.objects.ThermalModel, ThermalNode -> RISCV/python/_m5/param_ThermalNode.cc\n",
      " [SO Param] m5.objects.ThermalModel, ThermalResistor -> RISCV/python/_m5/param_ThermalResistor.cc\n",
      " [SO Param] m5.objects.ThermalModel, ThermalCapacitor -> RISCV/python/_m5/param_ThermalCapacitor.cc\n",
      " [SO Param] m5.objects.MathExprPowerModel, MathExprPowerModel -> RISCV/params/MathExprPowerModel.hh\n",
      " [SO Param] m5.objects.ThermalModel, ThermalReference -> RISCV/python/_m5/param_ThermalReference.cc\n",
      " [SO Param] m5.objects.ThermalModel, ThermalModel -> RISCV/python/_m5/param_ThermalModel.cc\n",
      " [     CXX] RISCV/enums/PMType.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_PowerModelState.cc -> .o\n",
      " [SO Param] m5.objects.ThermalModel, ThermalNode -> RISCV/params/ThermalNode.hh\n",
      " [     CXX] RISCV/python/_m5/param_PowerModel.cc -> .o\n",
      " [SO Param] m5.objects.ThermalModel, ThermalResistor -> RISCV/params/ThermalResistor.hh\n",
      " [     CXX] RISCV/sim/power/power_model.cc -> .o\n",
      " [SO Param] m5.objects.ThermalModel, ThermalCapacitor -> RISCV/params/ThermalCapacitor.hh\n",
      " [     CXX] RISCV/python/_m5/param_ThermalDomain.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_MathExprPowerModel.cc -> .o\n",
      " [SO Param] m5.objects.ThermalModel, ThermalReference -> RISCV/params/ThermalReference.hh\n",
      " [     CXX] RISCV/python/_m5/param_ThermalModel.cc -> .o\n",
      " [     CXX] RISCV/sim/power/mathexpr_powermodel.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_ThermalNode.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/ThermalDomain.hh\n",
      " [     CXX] RISCV/python/_m5/param_ThermalResistor.cc -> .o\n",
      " [     CXX] RISCV/sim/power/thermal_domain.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_ThermalCapacitor.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_ThermalReference.cc -> .o\n",
      " [     CXX] RISCV/sim/power/thermal_model.cc -> .o\n",
      " [     CXX] RISCV/sim/power/thermal_node.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/ThermalDomain.cc\n",
      " [     CXX] RISCV/sim/probe/Probe.py.cc -> .o\n",
      " [     CXX] RISCV/debug/ThermalDomain.cc -> .o\n",
      " [SO Param] m5.objects.Probe, ProbeListenerObject -> RISCV/python/_m5/param_ProbeListenerObject.cc\n",
      " [ TRACING]  -> RISCV/debug/ProbeVerbose.hh\n",
      " [ TRACING]  -> RISCV/debug/ProbeVerbose.cc\n",
      " [     CXX] RISCV/sst/OutgoingRequestBridge.py.cc -> .o\n",
      " [SO Param] m5.objects.OutgoingRequestBridge, OutgoingRequestBridge -> RISCV/python/_m5/param_OutgoingRequestBridge.cc\n",
      " [     CXX] RISCV/sim/probe/probe.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_ProbeListenerObject.cc -> .o\n",
      " [     CXX] RISCV/debug/ProbeVerbose.cc -> .o\n",
      " [SO Param] m5.objects.OutgoingRequestBridge, OutgoingRequestBridge -> RISCV/params/OutgoingRequestBridge.hh\n",
      " [     CXX] RISCV/sst/sst_responder_interface.cc -> .o\n",
      " [     CXX] RISCV/systemc/Tlm.py.cc -> .o\n",
      " [     CXX] RISCV/systemc/channel/messages.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_OutgoingRequestBridge.cc -> .o\n",
      " [     CXX] RISCV/sst/outgoing_request_bridge.cc -> .o\n",
      " [SO Param] m5.objects.SystemC, SystemC_Kernel -> RISCV/params/SystemC_Kernel.hh\n",
      " [     CXX] RISCV/systemc/channel/sc_event_queue.cc -> .o\n",
      " [     CXX] RISCV/systemc/channel/sc_clock.cc -> .o\n",
      " [     CXX] RISCV/systemc/channel/sc_in_resolved.cc -> .o\n",
      " [     CXX] RISCV/systemc/channel/sc_inout_resolved.cc -> .o\n",
      " [     CXX] RISCV/systemc/channel/sc_out_resolved.cc -> .o\n",
      " [     CXX] RISCV/systemc/channel/sc_mutex.cc -> .o\n",
      " [     CXX] RISCV/systemc/channel/sc_semaphore.cc -> .o\n",
      " [     CXX] RISCV/systemc/channel/sc_signal.cc -> .o\n",
      " [     CXX] RISCV/systemc/channel/sc_signal_resolved.cc -> .o\n",
      " [     CXX] RISCV/systemc/core/SystemC.py.cc -> .o\n",
      " [SO Param] m5.objects.SystemC, SystemC_Kernel -> RISCV/python/_m5/param_SystemC_Kernel.cc\n",
      " [SO Param] m5.objects.SystemC, SystemC_ScObject -> RISCV/python/_m5/param_SystemC_ScObject.cc\n",
      " [SO Param] m5.objects.SystemC, SystemC_ScModule -> RISCV/python/_m5/param_SystemC_ScModule.cc\n",
      " [     CXX] RISCV/systemc/core/channel.cc -> .o\n",
      " [     CXX] RISCV/systemc/core/event.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_SystemC_Kernel.cc -> .o\n",
      " [     CXX] RISCV/systemc/core/kernel.cc -> .o\n",
      " [     CXX] RISCV/systemc/core/messages.cc -> .o\n",
      " [SO Param] m5.objects.SystemC, SystemC_ScObject -> RISCV/params/SystemC_ScObject.hh\n",
      " [SO Param] m5.objects.SystemC, SystemC_ScModule -> RISCV/params/SystemC_ScModule.hh\n",
      " [     CXX] RISCV/systemc/core/module.cc -> .o\n",
      " [     CXX] RISCV/systemc/core/object.cc -> .o\n",
      " [     CXX] RISCV/systemc/core/port.cc -> .o\n",
      " [     CXX] RISCV/systemc/core/process.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_SystemC_ScObject.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_SystemC_ScModule.cc -> .o\n",
      " [     CXX] RISCV/systemc/core/sched_event.cc -> .o\n",
      " [     CXX] RISCV/systemc/core/sensitivity.cc -> .o\n",
      " [     CXX] RISCV/systemc/core/time.cc -> .o\n",
      " [     CXX] RISCV/systemc/core/sc_attr.cc -> .o\n",
      " [     CXX] RISCV/systemc/core/sc_event.cc -> .o\n",
      " [     CXX] RISCV/systemc/core/sc_export.cc -> .o\n",
      " [     CXX] RISCV/systemc/core/sc_interface.cc -> .o\n",
      " [     CXX] RISCV/systemc/core/sc_join.cc -> .o\n",
      " [     CXX] RISCV/systemc/core/sc_main.cc -> .o\n",
      " [     CXX] RISCV/systemc/core/sc_main_fiber.cc -> .o\n",
      " [     CXX] RISCV/systemc/core/sc_module.cc -> .o\n",
      " [     CXX] RISCV/systemc/core/sc_module_name.cc -> .o\n",
      " [     CXX] RISCV/systemc/core/sc_object.cc -> .o\n",
      " [     CXX] RISCV/systemc/core/sc_port.cc -> .o\n",
      " [     CXX] RISCV/systemc/core/sc_process_handle.cc -> .o\n",
      " [     CXX] RISCV/systemc/core/sc_prim.cc -> .o\n",
      " [     CXX] RISCV/systemc/core/sc_sensitive.cc -> .o\n",
      " [     CXX] RISCV/systemc/core/sc_simcontext.cc -> .o\n",
      " [     CXX] RISCV/systemc/core/sc_spawn.cc -> .o\n",
      " [     CXX] RISCV/systemc/core/sc_time.cc -> .o\n",
      " [     CXX] RISCV/systemc/core/python.cc -> .o\n",
      " [     CXX] RISCV/systemc/core/sc_main_python.cc -> .o\n",
      " [     CXX] RISCV/systemc/core/sc_time_python.cc -> .o\n",
      " [     CXX] RISCV/systemc/core/scheduler.cc -> .o\n",
      " [     CXX] RISCV/systemc/dt/sc_mempool.cc -> .o\n",
      " [     CXX] RISCV/systemc/dt/bit/messages.cc -> .o\n",
      " [     CXX] RISCV/systemc/dt/bit/sc_bit.cc -> .o\n",
      " [     CXX] RISCV/systemc/dt/bit/sc_bv_base.cc -> .o\n",
      " [     CXX] RISCV/systemc/dt/bit/sc_logic.cc -> .o\n",
      " [     CXX] RISCV/systemc/dt/bit/sc_lv_base.cc -> .o\n",
      " [     CXX] RISCV/systemc/dt/fx/messages.cc -> .o\n",
      " [     CXX] RISCV/systemc/dt/fx/sc_fxcast_switch.cc -> .o\n",
      " [     CXX] RISCV/systemc/dt/fx/sc_fxdefs.cc -> .o\n",
      " [     CXX] RISCV/systemc/dt/fx/scfx_mant.cc -> .o\n",
      " [     CXX] RISCV/systemc/dt/fx/sc_fxnum.cc -> .o\n",
      " [     CXX] RISCV/systemc/dt/fx/sc_fxnum_observer.cc -> .o\n",
      " [     CXX] RISCV/systemc/dt/fx/scfx_pow10.cc -> .o\n",
      " [     CXX] RISCV/systemc/dt/fx/scfx_rep.cc -> .o\n",
      " [     CXX] RISCV/systemc/dt/fx/sc_fxtype_params.cc -> .o\n",
      " [     CXX] RISCV/systemc/dt/fx/scfx_utils.cc -> .o\n",
      " [     CXX] RISCV/systemc/dt/fx/sc_fxval.cc -> .o\n",
      " [     CXX] RISCV/systemc/dt/fx/sc_fxval_observer.cc -> .o\n",
      " [     CXX] RISCV/systemc/dt/int/messages.cc -> .o\n",
      " [     CXX] RISCV/systemc/dt/int/sc_int_base.cc -> .o\n",
      " [     CXX] RISCV/systemc/dt/int/sc_int_mask.cc -> .o\n",
      " [     CXX] RISCV/systemc/dt/int/sc_length_param.cc -> .o\n",
      " [     CXX] RISCV/systemc/dt/int/sc_nbexterns.cc -> .o\n",
      " [     CXX] RISCV/systemc/dt/int/sc_nbutils.cc -> .o\n",
      " [     CXX] RISCV/systemc/dt/int/sc_signed.cc -> .o\n",
      " [     CXX] RISCV/systemc/dt/int/sc_uint_base.cc -> .o\n",
      " [     CXX] RISCV/systemc/dt/int/sc_unsigned.cc -> .o\n",
      " [     CXX] RISCV/systemc/dt/misc/sc_concatref.cc -> .o\n",
      " [     CXX] RISCV/systemc/dt/misc/sc_value_base.cc -> .o\n",
      " [     CXX] RISCV/systemc/python/systemc.py.cc -> .o\n",
      " [     CXX] RISCV/systemc/python/tlm.py.cc -> .o\n",
      " [     CXX] RISCV/systemc/tlm_bridge/TlmBridge.py.cc -> .o\n",
      " [SO Param] m5.objects.TlmBridge, Gem5ToTlmBridgeBase -> RISCV/python/_m5/param_Gem5ToTlmBridgeBase.cc\n",
      " [SO Param] m5.objects.TlmBridge, TlmToGem5BridgeBase -> RISCV/python/_m5/param_TlmToGem5BridgeBase.cc\n",
      " [SO Param] m5.objects.TlmBridge, Gem5ToTlmBridgeBase -> RISCV/params/Gem5ToTlmBridgeBase.hh\n",
      " [SO Param] m5.objects.TlmBridge, Gem5ToTlmBridge32 -> RISCV/python/_m5/param_Gem5ToTlmBridge32.cc\n",
      " [SO Param] m5.objects.TlmBridge, Gem5ToTlmBridge64 -> RISCV/python/_m5/param_Gem5ToTlmBridge64.cc\n",
      " [SO Param] m5.objects.TlmBridge, TlmToGem5BridgeBase -> RISCV/params/TlmToGem5BridgeBase.hh\n",
      " [SO Param] m5.objects.TlmBridge, Gem5ToTlmBridge128 -> RISCV/python/_m5/param_Gem5ToTlmBridge128.cc\n",
      " [     CXX] RISCV/python/_m5/param_Gem5ToTlmBridgeBase.cc -> .o\n",
      " [SO Param] m5.objects.TlmBridge, Gem5ToTlmBridge32 -> RISCV/params/Gem5ToTlmBridge32.hh\n",
      " [SO Param] m5.objects.TlmBridge, Gem5ToTlmBridge64 -> RISCV/params/Gem5ToTlmBridge64.hh\n",
      " [     CXX] RISCV/python/_m5/param_TlmToGem5BridgeBase.cc -> .o\n",
      " [SO Param] m5.objects.TlmBridge, Gem5ToTlmBridge256 -> RISCV/python/_m5/param_Gem5ToTlmBridge256.cc\n",
      " [SO Param] m5.objects.TlmBridge, Gem5ToTlmBridge512 -> RISCV/python/_m5/param_Gem5ToTlmBridge512.cc\n",
      " [     CXX] RISCV/python/_m5/param_Gem5ToTlmBridge32.cc -> .o\n",
      " [SO Param] m5.objects.TlmBridge, TlmToGem5Bridge32 -> RISCV/python/_m5/param_TlmToGem5Bridge32.cc\n",
      " [SO Param] m5.objects.TlmBridge, Gem5ToTlmBridge128 -> RISCV/params/Gem5ToTlmBridge128.hh\n",
      " [     CXX] RISCV/python/_m5/param_Gem5ToTlmBridge64.cc -> .o\n",
      " [SO Param] m5.objects.TlmBridge, TlmToGem5Bridge64 -> RISCV/python/_m5/param_TlmToGem5Bridge64.cc\n",
      " [SO Param] m5.objects.TlmBridge, TlmToGem5Bridge128 -> RISCV/python/_m5/param_TlmToGem5Bridge128.cc\n",
      " [SO Param] m5.objects.TlmBridge, TlmToGem5Bridge256 -> RISCV/python/_m5/param_TlmToGem5Bridge256.cc\n",
      " [SO Param] m5.objects.TlmBridge, TlmToGem5Bridge512 -> RISCV/python/_m5/param_TlmToGem5Bridge512.cc\n",
      " [SO Param] m5.objects.TlmBridge, Gem5ToTlmBridge256 -> RISCV/params/Gem5ToTlmBridge256.hh\n",
      " [SO Param] m5.objects.TlmBridge, Gem5ToTlmBridge512 -> RISCV/params/Gem5ToTlmBridge512.hh\n",
      " [     CXX] RISCV/systemc/tlm_bridge/sc_ext.cc -> .o\n",
      " [     CXX] RISCV/systemc/tlm_bridge/sc_mm.cc -> .o\n",
      " [SO Param] m5.objects.TlmBridge, TlmToGem5Bridge32 -> RISCV/params/TlmToGem5Bridge32.hh\n",
      " [ TRACING]  -> RISCV/debug/TlmBridge.hh\n",
      " [     CXX] RISCV/python/_m5/param_Gem5ToTlmBridge128.cc -> .o\n",
      " [SO Param] m5.objects.TlmBridge, TlmToGem5Bridge128 -> RISCV/params/TlmToGem5Bridge128.hh\n",
      " [SO Param] m5.objects.TlmBridge, TlmToGem5Bridge256 -> RISCV/params/TlmToGem5Bridge256.hh\n",
      " [SO Param] m5.objects.TlmBridge, TlmToGem5Bridge512 -> RISCV/params/TlmToGem5Bridge512.hh\n",
      " [SO Param] m5.objects.TlmBridge, TlmToGem5Bridge64 -> RISCV/params/TlmToGem5Bridge64.hh\n",
      " [     CXX] RISCV/python/_m5/param_Gem5ToTlmBridge256.cc -> .o\n",
      " [ TRACING]  -> RISCV/debug/TlmBridge.cc\n",
      " [     CXX] RISCV/systemc/tlm_core/2/generic_payload/gp.cc -> .o\n",
      " [     CXX] RISCV/systemc/tlm_bridge/gem5_to_tlm.cc -> .o\n",
      " [     CXX] RISCV/debug/TlmBridge.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_Gem5ToTlmBridge512.cc -> .o\n",
      " [     CXX] RISCV/systemc/tlm_core/2/generic_payload/phase.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_TlmToGem5Bridge32.cc -> .o\n",
      " [     CXX] RISCV/systemc/tlm_core/2/quantum/global_quantum.cc -> .o\n",
      " [     CXX] RISCV/systemc/tlm_core/2/quantum/global_quantum_python.cc -> .o\n",
      " [     CXX] RISCV/systemc/tlm_utils/convenience_socket_bases.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_TlmToGem5Bridge256.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_TlmToGem5Bridge128.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_TlmToGem5Bridge512.cc -> .o\n",
      " [     CXX] RISCV/systemc/tlm_bridge/tlm_to_gem5.cc -> .o\n",
      " [     CXX] RISCV/python/_m5/param_TlmToGem5Bridge64.cc -> .o\n",
      " [     CXX] RISCV/systemc/tlm_utils/instance_specific_extensions.cc -> .o\n",
      " [     CXX] RISCV/systemc/utils/functions.cc -> .o\n",
      " [     CXX] RISCV/systemc/utils/messages.cc -> .o\n",
      " [     CXX] RISCV/systemc/utils/report.cc -> .o\n",
      " [     CXX] RISCV/systemc/utils/sc_report.cc -> .o\n",
      " [     CXX] RISCV/systemc/utils/sc_report_handler.cc -> .o\n",
      " [     CXX] RISCV/systemc/utils/sc_trace_file.cc -> .o\n",
      " [     CXX] RISCV/systemc/utils/sc_vector.cc -> .o\n",
      " [     CXX] RISCV/systemc/utils/tracefile.cc -> .o\n",
      " [     CXX] RISCV/systemc/utils/vcd.cc -> .o\n",
      " [     CXX] RISCV/python/m5/defines.py.cc -> .o\n",
      " [     CXX] RISCV/python/m5/info.py.cc -> .o\n",
      " [   SHCXX] RISCV/ext/drampower/src/CommandAnalysis.cc -> .os\n",
      " [   SHCXX] RISCV/ext/drampower/src/MemArchitectureSpec.cc -> .os\n",
      " [   SHCXX] RISCV/ext/drampower/src/MemCommand.cc -> .os\n",
      " [   SHCXX] RISCV/ext/drampower/src/MemPowerSpec.cc -> .os\n",
      " [   SHCXX] RISCV/ext/drampower/src/MemTimingSpec.cc -> .os\n",
      " [   SHCXX] RISCV/ext/drampower/src/MemoryPowerModel.cc -> .os\n",
      " [   SHCXX] RISCV/ext/drampower/src/MemorySpecification.cc -> .os\n",
      " [   SHCXX] RISCV/ext/drampower/src/Parameter.cc -> .os\n",
      " [   SHCXX] RISCV/ext/drampower/src/Parametrisable.cc -> .os\n",
      " [   SHCXX] RISCV/ext/drampower/src/libdrampower/LibDRAMPower.cc -> .os\n",
      " [   SHCXX] RISCV/ext/drampower/src/CAHelpers.cc -> .os\n",
      " [   SHCXX] RISCV/ext/drampower/src/CmdHandlers.cc -> .os\n",
      " [   SHCXX] RISCV/ext/drampower/src/MemBankWiseParams.cc -> .os\n",
      " [    SHCC] RISCV/ext/fputils/fp64.c -> .os\n",
      " [    SHCC] RISCV/ext/fputils/fp80.c -> .os\n",
      " [   SHCXX] RISCV/ext/iostream3/zfstream.cc -> .os\n",
      " [      AR]  -> RISCV/ext/fputils/libfputils.a\n",
      "build/RISCV/ext/libelf/native-elf-format > build/RISCV/ext/libelf/native-elf-format.h\n",
      " [  RANLIB]  -> RISCV/ext/fputils/libfputils.a\n",
      " [      M4] RISCV/ext/libelf/elf_types.m4, libelf_convert.m4 -> libelf_convert.c\n",
      " [    SHCC] RISCV/ext/libelf/libelf_convert.c -> .os\n",
      " [      AR]  -> RISCV/ext/drampower/libdrampower.a\n",
      " [      AR]  -> RISCV/ext/iostream3/libiostream3.a\n",
      " [    SHCC] RISCV/ext/libelf/elf_begin.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/gelf_rela.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/libelf_allocate.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/gelf_cap.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/elf_getarhdr.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/libelf_phdr.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/elf_phnum.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/elf_end.c -> .os\n",
      " [  RANLIB]  -> RISCV/ext/iostream3/libiostream3.a\n",
      " [    SHCC] RISCV/ext/libelf/gelf_syminfo.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/libelf_checksum.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/gelf_ehdr.c -> .os\n",
      " [  RANLIB]  -> RISCV/ext/drampower/libdrampower.a\n",
      " [    SHCC] RISCV/ext/libelf/elf_rawfile.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/elf_getident.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/elf_shstrndx.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/libelf_ehdr.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/elf_memory.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/elf.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/gelf_rel.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/libelf_align.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/elf_version.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/elf_flag.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/libelf_open.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/elf_data.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/gelf_sym.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/libelf_ar_util.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/gelf_dyn.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/elf_getbase.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/libelf_xlate.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/gelf_xlate.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/elf_errmsg.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/gelf_getclass.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/elf_shnum.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/elf_kind.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/gelf_phdr.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/libelf.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/elf_update.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/elf_fill.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/libelf_memory.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/elf_open.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/elf_cntl.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/gelf_shdr.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/libelf_ar.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/gelf_checksum.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/elf_getarsym.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/libelf_shdr.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/elf_rand.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/gelf_symshndx.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/libelf_data.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/gelf_fsize.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/elf_scn.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/elf_hash.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/gelf_move.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/elf_strptr.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/elf_errno.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/libelf_extended.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/elf_next.c -> .os\n",
      " [      M4] RISCV/ext/libelf/elf_types.m4, libelf_fsize.m4 -> libelf_fsize.c\n",
      " [      M4] RISCV/ext/libelf/elf_types.m4, libelf_msize.m4 -> libelf_msize.c\n",
      " [    SHCC] RISCV/ext/libfdt/fdt.c -> .os\n",
      " [    SHCC] RISCV/ext/libfdt/fdt_ro.c -> .os\n",
      " [    SHCC] RISCV/ext/libfdt/fdt_rw.c -> .os\n",
      " [    SHCC] RISCV/ext/libfdt/fdt_sw.c -> .os\n",
      " [    SHCC] RISCV/ext/libfdt/fdt_wip.c -> .os\n",
      " [    SHCC] RISCV/ext/libfdt/fdt_empty_tree.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/libelf_msize.c -> .os\n",
      " [    SHCC] RISCV/ext/libelf/libelf_fsize.c -> .os\n",
      " [    SHCC] RISCV/ext/libfdt/fdt_strerror.c -> .os\n",
      " [   SHCXX] RISCV/ext/nomali/lib/gpu.cc -> .os\n",
      " [   SHCXX] RISCV/ext/nomali/lib/gpublock.cc -> .os\n",
      " [   SHCXX] RISCV/ext/nomali/lib/gpucontrol.cc -> .os\n",
      " [   SHCXX] RISCV/ext/nomali/lib/jobcontrol.cc -> .os\n",
      " [   SHCXX] RISCV/ext/nomali/lib/jobslot.cc -> .os\n",
      " [   SHCXX] RISCV/ext/nomali/lib/mali_midgard.cc -> .os\n",
      " [      AR]  -> RISCV/ext/libfdt/libfdt.a\n",
      " [      AR]  -> RISCV/ext/libelf/libelf.a\n",
      " [   SHCXX] RISCV/ext/nomali/lib/mali_t6xx.cc -> .os\n",
      " [   SHCXX] RISCV/ext/nomali/lib/mali_t7xx.cc -> .os\n",
      " [   SHCXX] RISCV/ext/nomali/lib/addrspace.cc -> .os\n",
      " [   SHCXX] RISCV/ext/nomali/lib/mmu.cc -> .os\n",
      " [   SHCXX] RISCV/ext/nomali/lib/nomali_api.cc -> .os\n",
      " [  RANLIB]  -> RISCV/ext/libfdt/libfdt.a\n",
      " [    SHCC] RISCV/ext/softfloat/f128_add.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f128_classify.c -> .os\n",
      " [  RANLIB]  -> RISCV/ext/libelf/libelf.a\n",
      " [    SHCC] RISCV/ext/softfloat/f128_div.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f128_eq.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f128_eq_signaling.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f128_isSignalingNaN.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f128_le.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f128_le_quiet.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f128_lt.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f128_lt_quiet.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f128_mulAdd.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f128_mul.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f128_rem.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f128_roundToInt.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f128_sqrt.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f128_sub.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f128_to_f16.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f128_to_f32.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f128_to_f64.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f128_to_i32.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f128_to_i32_r_minMag.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f128_to_i64.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f128_to_i64_r_minMag.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f128_to_ui32.c -> .os\n",
      " [      AR]  -> RISCV/ext/nomali/libnomali.a\n",
      " [    SHCC] RISCV/ext/softfloat/f128_to_ui32_r_minMag.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f128_to_ui64.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f128_to_ui64_r_minMag.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f16_add.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f16_classify.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f16_div.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f16_eq.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f16_eq_signaling.c -> .os\n",
      " [  RANLIB]  -> RISCV/ext/nomali/libnomali.a\n",
      " [    SHCC] RISCV/ext/softfloat/f16_isSignalingNaN.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f16_le.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f16_le_quiet.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f16_lt.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f16_lt_quiet.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f16_mulAdd.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f16_mul.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f16_rem.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f16_roundToInt.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f16_sqrt.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f16_sub.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f16_to_f128.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f16_to_f32.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f16_to_f64.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f16_to_i32.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f16_to_i32_r_minMag.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f16_to_i64.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f16_to_i64_r_minMag.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f16_to_ui32.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f16_to_ui32_r_minMag.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f16_to_ui64.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f16_to_ui64_r_minMag.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f32_add.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f32_classify.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f32_div.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f32_eq.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f32_eq_signaling.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f32_isSignalingNaN.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f32_le.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f32_le_quiet.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f32_lt.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f32_lt_quiet.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f32_mulAdd.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f32_mul.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f32_rem.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f32_roundToInt.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f32_sqrt.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f32_sub.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f32_to_f128.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f32_to_f16.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f32_to_f64.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f32_to_i32.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f32_to_i32_r_minMag.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f32_to_i64.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f32_to_i64_r_minMag.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f32_to_ui32.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f32_to_ui32_r_minMag.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f32_to_ui64.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f32_to_ui64_r_minMag.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f64_add.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f64_classify.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f64_div.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f64_eq.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f64_eq_signaling.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f64_isSignalingNaN.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f64_le.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f64_le_quiet.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f64_lt.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f64_lt_quiet.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f64_mulAdd.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f64_mul.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f64_rem.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f64_roundToInt.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f64_sqrt.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f64_sub.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f64_to_f128.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f64_to_f16.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f64_to_f32.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f64_to_i32.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f64_to_i32_r_minMag.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f64_to_i64.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f64_to_i64_r_minMag.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f64_to_ui32.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f64_to_ui32_r_minMag.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f64_to_ui64.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/f64_to_ui64_r_minMag.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/fall_maxmin.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/fall_reciprocal.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/i32_to_f128.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/i32_to_f16.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/i32_to_f32.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/i32_to_f64.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/i64_to_f128.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/i64_to_f16.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/i64_to_f32.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/i64_to_f64.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_add128.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_add256M.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_addCarryM.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_addComplCarryM.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_addMagsF128.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_addMagsF16.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_addMagsF32.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_addMagsF64.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_addM.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_approxRecip_1Ks.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_approxRecip32_1.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_approxRecipSqrt_1Ks.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_approxRecipSqrt32_1.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_commonNaNToF128UI.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_commonNaNToF16UI.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_commonNaNToF32UI.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_commonNaNToF64UI.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_compare128M.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_compare96M.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_countLeadingZeros16.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_countLeadingZeros32.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_countLeadingZeros64.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_countLeadingZeros8.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_eq128.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_f128UIToCommonNaN.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_f16UIToCommonNaN.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_f32UIToCommonNaN.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_f64UIToCommonNaN.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_le128.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_lt128.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_mul128By32.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_mul128MTo256M.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_mul128To256M.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_mul64ByShifted32To128.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_mul64To128.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_mul64To128M.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_mulAddF128.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_mulAddF16.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_mulAddF32.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_mulAddF64.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_negXM.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_normRoundPackToF128.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_normRoundPackToF16.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_normRoundPackToF32.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_normRoundPackToF64.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_normSubnormalF128Sig.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_normSubnormalF16Sig.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_normSubnormalF32Sig.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_normSubnormalF64Sig.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/softfloat_raiseFlags.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/softfloat_state.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_propagateNaNF128UI.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_propagateNaNF16UI.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_propagateNaNF32UI.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_propagateNaNF64UI.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_remStepMBy32.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_roundMToI64.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_roundMToUI64.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_roundPackMToI64.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_roundPackMToUI64.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_roundPackToF128.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_roundPackToF16.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_roundPackToF32.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_roundPackToF64.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_roundPackToI32.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_roundPackToI64.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_roundPackToUI32.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_roundPackToUI64.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_roundToI32.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_roundToI64.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_roundToUI32.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_roundToUI64.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_shiftRightJam128.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_shiftRightJam128Extra.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_shiftRightJam256M.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_shiftRightJam32.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_shiftRightJam64.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_shiftRightJam64Extra.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_shortShiftLeft128.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_shortShiftLeft64To96M.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_shortShiftRight128.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_shortShiftRightExtendM.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_shortShiftRightJam128.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_shortShiftRightJam128Extra.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_shortShiftRightJam64.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_shortShiftRightJam64Extra.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_shortShiftRightM.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_sub128.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_sub1XM.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_sub256M.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_subMagsF128.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_subMagsF16.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_subMagsF32.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_subMagsF64.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/s_subM.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/ui32_to_f128.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/ui32_to_f16.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/ui32_to_f32.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/ui32_to_f64.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/ui64_to_f128.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/ui64_to_f16.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/ui64_to_f32.c -> .os\n",
      " [    SHCC] RISCV/ext/softfloat/ui64_to_f64.c -> .os\n",
      " [      AR]  -> RISCV/ext/softfloat/libsoftfloat.a\n",
      " [  RANLIB]  -> RISCV/ext/softfloat/libsoftfloat.a\n",
      " [     CXX] RISCV/base/date.cc -> .o\n",
      " [    LINK]  -> RISCV/gem5.opt\n",
      "scons: done building targets.\n",
      "*** Summary of Warnings ***\n",
      "Warning: Header file <png.h> not found.\n",
      "         This host has no libpng library.\n",
      "         Disabling support for PNG framebuffers.\n",
      "Warning: Couldn't find HDF5 C++ libraries. Disabling HDF5 support.\n",
      "Warning: No suitable back trace implementation found.\n",
      "~/tutorial-2025/tutorial\n",
      "~/tutorial-2025/gem5 ~/tutorial-2025/tutorial\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "--2025-07-14 13:00:21--  https://github.com/OpenXiangShan/GEM5/releases/download/2024-10-16/riscv64-nemu-interpreter-c1469286ca32-so\n",
      "Resolving github.com (github.com)... 64:ff9b::14cd:f3a6, 20.205.243.166\n",
      "Connecting to github.com (github.com)|64:ff9b::14cd:f3a6|:443... connected.\n",
      "HTTP request sent, awaiting response... 302 Found\n",
      "Location: https://objects.githubusercontent.com/github-production-release-asset-2e65be/509293151/91157fba-7e07-4a30-92ed-e7484a53a267?X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=releaseassetproduction%2F20250714%2Fus-east-1%2Fs3%2Faws4_request&X-Amz-Date=20250714T050021Z&X-Amz-Expires=1800&X-Amz-Signature=dd09bf36fbb939b1b561e70583f0d5deadd03fd0f4ff9a016fc2c3d7147884b8&X-Amz-SignedHeaders=host&response-content-disposition=attachment%3B%20filename%3Driscv64-nemu-interpreter-c1469286ca32-so&response-content-type=application%2Foctet-stream [following]\n",
      "--2025-07-14 13:00:22--  https://objects.githubusercontent.com/github-production-release-asset-2e65be/509293151/91157fba-7e07-4a30-92ed-e7484a53a267?X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=releaseassetproduction%2F20250714%2Fus-east-1%2Fs3%2Faws4_request&X-Amz-Date=20250714T050021Z&X-Amz-Expires=1800&X-Amz-Signature=dd09bf36fbb939b1b561e70583f0d5deadd03fd0f4ff9a016fc2c3d7147884b8&X-Amz-SignedHeaders=host&response-content-disposition=attachment%3B%20filename%3Driscv64-nemu-interpreter-c1469286ca32-so&response-content-type=application%2Foctet-stream\n",
      "Resolving objects.githubusercontent.com (objects.githubusercontent.com)... 64:ff9b::b9c7:6e85, 64:ff9b::b9c7:6f85, 64:ff9b::b9c7:6c85, ...\n",
      "Connecting to objects.githubusercontent.com (objects.githubusercontent.com)|64:ff9b::b9c7:6e85|:443... connected.\n",
      "HTTP request sent, awaiting response... 200 OK\n",
      "Length: 441856 (432K) [application/octet-stream]\n",
      "Saving to: ‘riscv64-nemu-interpreter-c1469286ca32-so’\n",
      "\n",
      "     0K .......... .......... .......... .......... .......... 11%  662K 1s\n",
      "    50K .......... .......... .......... .......... .......... 23% 1.78M 0s\n",
      "   100K .......... .......... .......... .......... .......... 34% 1.73M 0s\n",
      "   150K .......... .......... .......... .......... .......... 46% 3.83M 0s\n",
      "   200K .......... .......... .......... .......... .......... 57% 2.80M 0s\n",
      "   250K .......... .......... .......... .......... .......... 69% 2.25M 0s\n",
      "   300K .......... .......... .......... .......... .......... 81% 6.64M 0s\n",
      "   350K .......... .......... .......... .......... .......... 92% 5.13M 0s\n",
      "   400K .......... .......... .......... .                    100% 17.2M=0.2s\n",
      "\n",
      "2025-07-14 13:00:23 (2.09 MB/s) - ‘riscv64-nemu-interpreter-c1469286ca32-so’ saved [441856/441856]\n",
      "\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "~/tutorial-2025/tutorial\n",
      "~/tutorial-2025/tutorial/xs-gem5 ~/tutorial-2025/tutorial\n",
      "  File: gem5_data_proc\n",
      "  Size: 858       \tBlocks: 0          IO Block: 4096   directory\n",
      "Device: 1ch/28d\tInode: 776813      Links: 1\n",
      "Access: (0755/drwxr-xr-x)  Uid: ( 1001/     cyy)   Gid: ( 1001/     cyy)\n",
      "Access: 2025-07-13 21:10:40.907668055 +0800\n",
      "Modify: 2025-07-11 11:42:06.508591573 +0800\n",
      "Change: 2025-07-11 11:42:06.508591573 +0800\n",
      " Birth: 2025-07-10 22:13:58.777762435 +0800\n",
      "~/tutorial-2025/tutorial/xs-gem5/gem5_data_proc ~/tutorial-2025/tutorial/xs-gem5 ~/tutorial-2025/tutorial\n",
      "HEAD is now at 4000c09 add another example script for cache mpki\n",
      "Defaulting to user installation because normal site-packages is not writeable\n",
      "Looking in indexes: https://mirrors.tuna.tsinghua.edu.cn/pypi/web/simple\n",
      "Requirement already satisfied: matplotlib==3.5.2 in /home/cyy/.local/lib/python3.10/site-packages (from -r requirements.txt (line 1)) (3.5.2)\n",
      "Requirement already satisfied: numpy==1.22.2 in /home/cyy/.local/lib/python3.10/site-packages (from -r requirements.txt (line 2)) (1.22.2)\n",
      "Requirement already satisfied: pandas==1.4.0 in /home/cyy/.local/lib/python3.10/site-packages (from -r requirements.txt (line 3)) (1.4.0)\n",
      "Requirement already satisfied: scipy==1.8.0 in /home/cyy/.local/lib/python3.10/site-packages (from -r requirements.txt (line 4)) (1.8.0)\n",
      "Requirement already satisfied: cycler>=0.10 in /home/cyy/.local/lib/python3.10/site-packages (from matplotlib==3.5.2->-r requirements.txt (line 1)) (0.12.1)\n",
      "Requirement already satisfied: fonttools>=4.22.0 in /home/cyy/.local/lib/python3.10/site-packages (from matplotlib==3.5.2->-r requirements.txt (line 1)) (4.58.5)\n",
      "Requirement already satisfied: kiwisolver>=1.0.1 in /home/cyy/.local/lib/python3.10/site-packages (from matplotlib==3.5.2->-r requirements.txt (line 1)) (1.4.8)\n",
      "Requirement already satisfied: packaging>=20.0 in /home/cyy/.local/lib/python3.10/site-packages (from matplotlib==3.5.2->-r requirements.txt (line 1)) (25.0)\n",
      "Requirement already satisfied: pillow>=6.2.0 in /home/cyy/.local/lib/python3.10/site-packages (from matplotlib==3.5.2->-r requirements.txt (line 1)) (11.3.0)\n",
      "Requirement already satisfied: pyparsing>=2.2.1 in /home/cyy/.local/lib/python3.10/site-packages (from matplotlib==3.5.2->-r requirements.txt (line 1)) (3.2.3)\n",
      "Requirement already satisfied: python-dateutil>=2.7 in /home/cyy/.local/lib/python3.10/site-packages (from matplotlib==3.5.2->-r requirements.txt (line 1)) (2.9.0.post0)\n",
      "Requirement already satisfied: pytz>=2020.1 in /home/cyy/.local/lib/python3.10/site-packages (from pandas==1.4.0->-r requirements.txt (line 3)) (2025.2)\n",
      "Requirement already satisfied: six>=1.5 in /home/cyy/.local/lib/python3.10/site-packages (from python-dateutil>=2.7->matplotlib==3.5.2->-r requirements.txt (line 1)) (1.17.0)\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[33mWARNING: Error parsing dependencies of devscripts: Invalid version: '2.22.1ubuntu1'\u001b[0m\u001b[33m\n",
      "\u001b[0m\u001b[33mWARNING: Error parsing dependencies of reportbug: Invalid version: '11.4.1ubuntu1'\u001b[0m\u001b[33m\n",
      "\u001b[0m"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "~/tutorial-2025/tutorial/xs-gem5 ~/tutorial-2025/tutorial\n",
      "~/tutorial-2025/tutorial\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "\n",
    "pushd ../ && source env.sh && popd\n",
    "\n",
    "check_env() {\n",
    "    if [[ -z \"${gem5_home}\" ]]; then\n",
    "        echo \"Error: No gem5_home found\" 1>&2\n",
    "        return 1\n",
    "    fi\n",
    "}\n",
    "\n",
    "prepare_gem5() {\n",
    "    if [ -f \"$gem5_home/ext/dramsim3/DRAMsim3/libdramsim3.so\" ]; then\n",
    "        echo \"DRAMSim3 already built, skip building DRAMSim3\"\n",
    "        return 0\n",
    "    fi\n",
    "    pushd $gem5_home && \\\n",
    "    cd ext/dramsim3 && \\\n",
    "    (stat DRAMsim3 || git clone https://github.com/umd-memsys/DRAMSim3.git DRAMsim3) && \\\n",
    "    cd DRAMsim3 && mkdir -p build && cd build && cmake .. && make -j `nproc` && \\\n",
    "    popd\n",
    "}\n",
    "\n",
    "build_gem5() {\n",
    "    if [ -f \"$gem5_home/build/RISCV/gem5.opt\" ]; then\n",
    "        echo \"gem5 already built, skip building gem5\"\n",
    "        return 0\n",
    "    fi\n",
    "    pushd $gem5_home && \\\n",
    "    scons build/RISCV/gem5.opt --linker=mold -j `nproc` && \\\n",
    "    popd\n",
    "}\n",
    "\n",
    "build_nemu_diff() {\n",
    "    if [ -f \"$gem5_home/riscv64-nemu-interpreter-c1469286ca32-so\" ]; then\n",
    "        echo \"NEMU diff already exist, skip downloading\"\n",
    "        return 0\n",
    "    fi\n",
    "    # Used for difftest and GCPT restorer\n",
    "    pushd $gem5_home && \\\n",
    "    wget https://github.com/OpenXiangShan/GEM5/releases/download/2024-10-16/riscv64-nemu-interpreter-c1469286ca32-so && \\\n",
    "    popd\n",
    "}\n",
    "\n",
    "prepare_data_proc() {\n",
    "    # Validated commit for tutorial: 4000c092b8bde21fd4aa493f9907fa100dbcb3fc\n",
    "    pushd xs-gem5 && \\\n",
    "    (stat gem5_data_proc || git clone https://github.com/shinezyy/gem5_data_proc.git) && \\\n",
    "    pushd gem5_data_proc && \\\n",
    "    git reset --hard 4000c092b8bde21fd4aa493f9907fa100dbcb3fc && \\\n",
    "    pip3 install -r requirements.txt && \\\n",
    "    popd && \\\n",
    "    popd\n",
    "}\n",
    "\n",
    "check_env && prepare_gem5 && build_gem5 && build_nemu_diff && prepare_data_proc"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "06656646",
   "metadata": {},
   "source": [
    "## 2. 运行 CoreMark"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "id": "762161c6",
   "metadata": {
    "vscode": {
     "languageId": "shellscript"
    }
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "~/tutorial-2025 ~/tutorial-2025/tutorial\n",
      "SET XS_PROJECT_ROOT: /home/cyy/tutorial-2025\n",
      "SET NOOP_HOME (XiangShan RTL Home): /home/cyy/tutorial-2025/XiangShan\n",
      "SET NEMU_HOME: /home/cyy/tutorial-2025/NEMU\n",
      "SET AM_HOME: /home/cyy/tutorial-2025/nexus-am\n",
      "SET DRAMSIM3_HOME: /home/cyy/tutorial-2025/DRAMsim3\n",
      "SET gem5_home: /home/cyy/tutorial-2025/gem5\n",
      "~/tutorial-2025/tutorial\n",
      "~/tutorial-2025/gem5 ~/tutorial-2025/tutorial\n",
      "gem5 Simulator System.  https://www.gem5.org\n",
      "gem5 is copyrighted software; use the --copyright option for details.\n",
      "\n",
      "gem5 version [DEVELOP-FOR-22.1]\n",
      "gem5 compiled Jul 14 2025 13:00:15\n",
      "gem5 started Jul 14 2025 13:30:53\n",
      "gem5 executing on halo, pid 1727861\n",
      "command line: /home/cyy/tutorial-2025/gem5/build/RISCV/gem5.opt /home/cyy/tutorial-2025/gem5/configs/example/xiangshan.py --raw-cpt --generic-rv-cpt=/home/cyy/tutorial-2025/XiangShan/ready-to-run/coremark-2-iteration.bin\n",
      "\n",
      "info: Standard input is not a terminal, disabling listeners.\n",
      "[<m5.params.AddrRange object at 0x7f35326301f0>]\n",
      "Obtained ref_so from GCBV_REF_SO:  /home/cyy/tutorial-2025/gem5/riscv64-nemu-interpreter-c1469286ca32-so\n",
      "Simulating single core without RVV, demanding GCPT restorer size of 0x700.\n",
      "Using raw bbl /home/cyy/tutorial-2025/XiangShan/ready-to-run/coremark-2-iteration.bin\n",
      "loop predictor and loop buffer not supported for DecoupledBPUWithBTB\n",
      "Attach 1 decoders to thread with addr: <orphan System>.cpu.decoder\n",
      "Create threads for test sys cpu (XiangshanCore)\n",
      "create_prefetcher at l2: L2CompositeWithWorkerPrefetcher\n",
      "create_prefetcher at l3: WorkerPrefetcher\n",
      "create_prefetcher at l1i: None\n",
      "create_prefetcher at l1d: XSCompositePrefetcher\n",
      "Finish memory system configuration\n",
      "No switch cpu_class provided\n",
      "Global frequency set at 1000000000000 ticks per second\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "warn: No dot file generated. Please install pydot to generate the dot file and pdf.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: Output directory ext/dramsim3/DRAMsim3/ not exists! Using current directory for output!\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "build/RISCV/arch/riscv/bare_metal/fs_workload.cc:60: info: No bootload provided, because using XS GCPT, reset to 0x80000000\n",
      "build/RISCV/cpu/o3/issue_queue.cc:166: warn: load0: Use one selector by multiple identical fus\n",
      "build/RISCV/cpu/o3/issue_queue.cc:166: warn: load1: Use one selector by multiple identical fus\n",
      "build/RISCV/cpu/o3/issue_queue.cc:166: warn: load2: Use one selector by multiple identical fus\n",
      "build/RISCV/cpu/o3/issue_queue.cc:166: warn: store0: Use one selector by multiple identical fus\n",
      "build/RISCV/cpu/o3/issue_queue.cc:166: warn: store1: Use one selector by multiple identical fus\n",
      "build/RISCV/cpu/o3/issue_queue.cc:166: warn: std0: Use one selector by multiple identical fus\n",
      "build/RISCV/cpu/o3/issue_queue.cc:166: warn: std1: Use one selector by multiple identical fus\n",
      "build/RISCV/cpu/o3/issue_queue.cc:166: warn: fpIQ2: Use one selector by multiple identical fus\n",
      "build/RISCV/cpu/o3/issue_queue.cc:166: warn: vecIQ0: Use one selector by multiple identical fus\n",
      "build/RISCV/cpu/o3/issue_queue.cc:726: warn: No config for opClass: SimdAes\n",
      "build/RISCV/cpu/o3/issue_queue.cc:726: warn: No config for opClass: SimdAesMix\n",
      "build/RISCV/cpu/o3/issue_queue.cc:726: warn: No config for opClass: SimdSha1Hash\n",
      "build/RISCV/cpu/o3/issue_queue.cc:726: warn: No config for opClass: SimdSha1Hash2\n",
      "build/RISCV/cpu/o3/issue_queue.cc:726: warn: No config for opClass: SimdSha256Hash\n",
      "build/RISCV/cpu/o3/issue_queue.cc:726: warn: No config for opClass: SimdSha256Hash2\n",
      "build/RISCV/cpu/o3/issue_queue.cc:726: warn: No config for opClass: SimdShaSigma2\n",
      "build/RISCV/cpu/o3/issue_queue.cc:726: warn: No config for opClass: SimdShaSigma3\n",
      "build/RISCV/cpu/o3/issue_queue.cc:726: warn: No config for opClass: SimdPredAlu\n",
      "build/RISCV/cpu/o3/issue_queue.cc:726: warn: No config for opClass: IprAccess\n",
      "build/RISCV/cpu/o3/issue_queue.cc:726: warn: No config for opClass: InstPrefetch\n",
      "build/RISCV/cpu/base.cc:214: warn: cpu_id set to 0\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Using /home/cyy/tutorial-2025/gem5/riscv64-nemu-interpreter-c1469286ca32-so for difftest\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "build/RISCV/cpu/base.cc:228: warn: Difftest is enabled with ref so: /home/cyy/tutorial-2025/gem5/riscv64-nemu-interpreter-c1469286ca32-so.\n",
      "build/RISCV/cpu/o3/cpu.cc:236: warn: Setting isa ptr of cpu to 0x564cc8e54c60\n",
      "build/RISCV/base/statistics.hh:281: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.\n",
      "build/RISCV/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Registering probe listeners for BaseO3CPU system.cpu\n",
      "Registering probe listeners for Prefetcher system.cpu.dcache.prefetcher\n",
      "system.cpu.dcache.prefetcher addTLB system.cpu.mmu.dtb\n",
      "system.cpu.dcache.prefetcher addHintDownStream system.l2_caches.prefetcher\n",
      "Registering probe listeners for Prefetcher system.cpu.dcache.prefetcher.berti\n",
      "Registering probe listeners for Prefetcher system.cpu.dcache.prefetcher.bop_large\n",
      "Registering probe listeners for Prefetcher system.cpu.dcache.prefetcher.bop_learned\n",
      "Registering probe listeners for Prefetcher system.cpu.dcache.prefetcher.bop_small\n",
      "Registering probe listeners for Prefetcher system.cpu.dcache.prefetcher.cmc\n",
      "Registering probe listeners for Prefetcher system.cpu.dcache.prefetcher.ipcp\n",
      "Registering probe listeners for Prefetcher system.cpu.dcache.prefetcher.opt\n",
      "Registering probe listeners for Prefetcher system.cpu.dcache.prefetcher.spp\n",
      "Registering probe listeners for Prefetcher system.cpu.dcache.prefetcher.sstride\n",
      "Registering probe listeners for Prefetcher system.cpu.dcache.prefetcher.xsstream\n",
      "Registering probe listeners for Prefetcher system.l2_caches.prefetcher\n",
      "system.l2_caches.prefetcher addTLB system.cpu.mmu.dtb\n",
      "system.l2_caches.prefetcher addHintDownStream system.l3.prefetcher\n",
      "Registering probe listeners for Prefetcher system.l2_caches.prefetcher.bop_large\n",
      "Registering probe listeners for Prefetcher system.l2_caches.prefetcher.bop_small\n",
      "Registering probe listeners for Prefetcher system.l2_caches.prefetcher.cdp\n",
      "Registering probe listeners for Prefetcher system.l2_caches.prefetcher.cmc\n",
      "Registering probe listeners for Prefetcher system.l3.prefetcher\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "build/RISCV/mem/physical.cc:509: warn: Unserializing physical memory from file /home/cyy/tutorial-2025/XiangShan/ready-to-run/coremark-2-iteration.bin\n",
      "build/RISCV/mem/physical.cc:580: info: copying /home/cyy/tutorial-2025/XiangShan/ready-to-run/coremark-2-iteration.bin to pmem 0x7f3329c00000\n",
      "build/RISCV/mem/physical.cc:610: info: First 4 bytes are 0x93 0x0 0x0 0x0\n",
      "build/RISCV/sim/system.cc:561: info: Restored from Xiangshan RISC-V Checkpoint\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "**** REAL SIMULATION ****\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "build/RISCV/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...\n",
      "build/RISCV/cpu/base.cc:1464: warn: Start memcpy to NEMU from 0x7f3329c00000, size=8589934592\n",
      "build/RISCV/cpu/base.cc:1467: warn: Start regcpy to NEMU\n",
      "build/RISCV/dev/serial/uartlite.cc:35: warn: Write to other uartlite addr 12 is not implemented\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Exiting @ tick 293682357 because m5_exit instruction encountered when simulating XS\n",
      "Running CoreMark for 2 iterations\n",
      "2K performance run parameters for coremark.\n",
      "CoreMark Size    : 666\n",
      "Total time (ms)  : 0\n",
      "Iterations       : 2\n",
      "Compiler version : GCC13.2.0\n",
      "seedcrc          : 0xe9f5\n",
      "[0]crclist       : 0xe714\n",
      "[0]crcmatrix     : 0x1fd7\n",
      "[0]crcstate      : 0x8e3a\n",
      "[0]crcfinal      : 0x72be\n",
      "Finished in 0 ms.\n",
      "==================================================\n",
      "CoreMark Iterations/Sec -1\n",
      "~/tutorial-2025/tutorial\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "#!/usr/bin/env bash\n",
    "\n",
    "pushd ../ && source env.sh && popd\n",
    "\n",
    "pushd $gem5_home && \\\n",
    "export LD_LIBRARY_PATH=$gem5_home/ext/dramsim3/DRAMsim3:$LD_LIBRARY_PATH && \\\n",
    "export GCBV_REF_SO=$gem5_home/riscv64-nemu-interpreter-c1469286ca32-so && \\\n",
    "mkdir -p util/xs_scripts/coremark && \\\n",
    "cd util/xs_scripts/coremark && \\\n",
    "$gem5_home/build/RISCV/gem5.opt $gem5_home/configs/example/xiangshan.py \\\n",
    "--raw-cpt --generic-rv-cpt=$NOOP_HOME/ready-to-run/coremark-2-iteration.bin && \\\n",
    "popd"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4a15d17a",
   "metadata": {},
   "source": [
    "## 3. 查看 TopDown 计数器"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "id": "1ab58f10",
   "metadata": {
    "vscode": {
     "languageId": "shellscript"
    }
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "~/tutorial-2025/tutorial/xs-gem5/gem5_data_proc ~/tutorial-2025/tutorial\n",
      "workload: m5out, point: 0, segments: 1\n",
      "[('m5out_0', '/home/cyy/tutorial-2025/gem5/util/xs_scripts/coremark/m5out/stats.txt')]\n",
      "Process finished job: m5out_0\n",
      "/home/cyy/tutorial-2025/gem5/util/xs_scripts/coremark/m5out/stats.txt\n",
      "{'m5out_0': {'OtherStall': 0, 'CommitSquash': 143586, 'ResumeUnblock': 0, 'OtherMemStall': 516, 'Atomic': 0, 'MemCommitRateLimit': 0, 'MemNotReady': 3494111, 'MemSquashed': 0, 'StoreMemBound': 0, 'StoreL3Bound': 0, 'StoreL2Bound': 0, 'StoreL1Bound': 20811, 'LoadMemBound': 6, 'LoadL3Bound': 0, 'LoadL2Bound': 0, 'LoadL1Bound': 190084, 'InstNotReady': 2740, 'SerializeStall': 39191, 'InstSquashed': 41700, 'InstMisPred': 0, 'FetchBufferInvalid': 0, 'SquashStall': 9306, 'OtherFetchStall': 6724, 'TrapStall': 0, 'IntStall': 0, 'BpStall': 8070, 'DTlbStall': 0, 'ITlbStall': 0, 'IcacheStall': 96517, 'NoStall': 720349, 'ipc': 0.752248, 'Insts': 663430, 'Cycles': 881930, 'point': '0', 'workload': 'm5out', 'bmk': 'm5out'}}\n",
      "         Atomic  BpStall  CommitSquash  Cycles  ...    bmk    ipc  point  workload\n",
      "m5out_0       0     8070        143586  881930  ...  m5out  0.752      0     m5out\n",
      "\n",
      "[1 rows x 36 columns]\n",
      "~/tutorial-2025/tutorial\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "#!/usr/bin/env bash\n",
    "\n",
    "pushd ../ >/dev/null && source env.sh >/dev/null && popd >/dev/null\n",
    "\n",
    "pushd xs-gem5/gem5_data_proc && \\\n",
    "python3 batch.py \\\n",
    "  -s $gem5_home/util/xs_scripts/coremark \\\n",
    "  -t --topdown-raw && \\\n",
    "popd"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4b851ed6",
   "metadata": {},
   "source": [
    "## 4. 查看 Cache MPKI数据\n",
    "\n",
    "在这里，我们采用的是一个已经运行完成的 SPEC06 Simpoint 测试结果。你可以在 `data` 目录下找到相关的文件。"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "id": "8e928469",
   "metadata": {
    "vscode": {
     "languageId": "shellscript"
    }
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "~/tutorial-2025/tutorial/xs-gem5/gem5_data_proc ~/tutorial-2025/tutorial\n",
      "['GemsFDTD', 'astar', 'bwaves', 'bzip2', 'cactusADM', 'calculix', 'dealII', 'gamess', 'gcc', 'gobmk', 'gromacs', 'h264ref', 'hmmer', 'lbm', 'leslie3d', 'libquantum', 'mcf', 'milc', 'namd', 'omnetpp', 'perlbench', 'povray', 'sjeng', 'soplex', 'sphinx3', 'tonto', 'wrf', 'xalancbmk', 'zeusmp']\n",
      "               Cycles      Insts  L1D.MPKI  ...     l3_miss    cpi  coverage\n",
      "mcf         3.027e+07  2.000e+07   270.673  ...  698680.709  1.513       1.0\n",
      "omnetpp     1.774e+07  2.000e+07    57.713  ...  492397.438  0.887       1.0\n",
      "astar       1.618e+07  2.000e+07    27.252  ...   48744.997  0.809       1.0\n",
      "gobmk       1.155e+07  2.000e+07     5.485  ...   14055.195  0.577       1.0\n",
      "soplex      1.119e+07  2.000e+07    33.391  ...  175472.264  0.559       1.0\n",
      "milc        1.071e+07  2.000e+07    68.772  ...  702851.431  0.535       1.0\n",
      "bzip2       9.521e+06  2.000e+07    12.069  ...    4578.537  0.476       1.0\n",
      "gromacs     9.386e+06  2.000e+07    32.104  ...    7220.444  0.469       1.0\n",
      "gcc         9.261e+06  2.000e+07    13.926  ...  114394.979  0.463       1.0\n",
      "sjeng       9.021e+06  2.000e+07     1.439  ...   20958.788  0.451       1.0\n",
      "bwaves      8.071e+06  2.000e+07     6.480  ...   89426.320  0.404       1.0\n",
      "perlbench   7.967e+06  2.000e+07     4.548  ...   19389.243  0.398       1.0\n",
      "lbm         7.920e+06  2.000e+07     8.029  ...  122392.254  0.396       1.0\n",
      "zeusmp      7.450e+06  2.000e+07    12.428  ...   85596.788  0.373       1.0\n",
      "tonto       6.759e+06  2.000e+07     5.334  ...    5793.963  0.338       1.0\n",
      "calculix    6.720e+06  2.000e+07     0.932  ...    3756.312  0.336       1.0\n",
      "GemsFDTD    6.559e+06  2.000e+07    12.818  ...  374770.295  0.328       1.0\n",
      "leslie3d    6.552e+06  2.000e+07    21.274  ...  144669.463  0.328       1.0\n",
      "xalancbmk   6.515e+06  2.000e+07    19.989  ...   38865.836  0.326       1.0\n",
      "namd        6.494e+06  2.000e+07    14.142  ...    4312.841  0.325       1.0\n",
      "povray      6.162e+06  2.000e+07    17.487  ...    3190.261  0.308       1.0\n",
      "dealII      5.944e+06  2.000e+07     8.144  ...   10105.618  0.297       1.0\n",
      "sphinx3     5.736e+06  2.000e+07    14.614  ...   20540.266  0.287       1.0\n",
      "h264ref     4.941e+06  2.000e+07     3.710  ...   10893.001  0.247       1.0\n",
      "wrf         4.908e+06  2.000e+07     2.839  ...   12708.207  0.245       1.0\n",
      "hmmer       4.489e+06  2.000e+07     1.042  ...     494.690  0.224       1.0\n",
      "cactusADM   4.474e+06  2.000e+07     2.154  ...   34987.191  0.224       1.0\n",
      "libquantum  4.390e+06  2.000e+07     1.185  ...   69486.561  0.220       1.0\n",
      "gamess      4.261e+06  2.000e+07     2.287  ...    2324.679  0.213       1.0\n",
      "\n",
      "[29 rows x 17 columns]\n",
      "~/tutorial-2025/tutorial\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "#!/usr/bin/env bash\n",
    "\n",
    "pushd ../ >/dev/null && source env.sh >/dev/null && popd >/dev/null\n",
    "\n",
    "pushd xs-gem5/gem5_data_proc && \\\n",
    "mkdir -p results && \\\n",
    "export PYTHONPATH=`pwd` && \\\n",
    "ulimit -n 65535 && \\\n",
    "python3 batch.py -s ../data/xs-model-l1bank -o gem5-cache-example.csv --cache > /dev/null && \\\n",
    "python3 simpoint_cpt/compute_weighted.py \\\n",
    "    -r gem5-cache-example.csv \\\n",
    "    -j ../data/xs-model-l1bank/cluster-0-0.json \\\n",
    "    -o weighted.csv | tail -n 33 && \\\n",
    "popd\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c54d430d",
   "metadata": {},
   "source": [
    "## 5. SPEC06 算分\n",
    "\n",
    "在这里，我们采用的是一个已经运行完成的 SPEC06 Simpoint 测试结果。你可以在 `data` 目录下找到相关的文件。"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 23,
   "id": "42d48dec",
   "metadata": {
    "vscode": {
     "languageId": "shellscript"
    }
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "~/tutorial-2025/tutorial/xs-gem5/gem5_data_proc ~/tutorial-2025/tutorial\n",
      "================ SPEC06 =================\n",
      "================ Int =================\n",
      "               time  ref_time   score  coverage\n",
      "perlbench   289.646    9770.0  11.244       1.0\n",
      "bzip2       410.138    9650.0   7.843       1.0\n",
      "gcc         167.812    8050.0  15.990       1.0\n",
      "mcf         141.107    9120.0  21.544       1.0\n",
      "gobmk       320.031   10490.0  10.926       1.0\n",
      "hmmer       260.274    9330.0  11.949       1.0\n",
      "sjeng       366.934   12100.0  10.992       1.0\n",
      "libquantum  148.529   20720.0  46.500       1.0\n",
      "h264ref     428.160   22130.0  17.229       1.0\n",
      "omnetpp     139.743    6250.0  14.908       1.0\n",
      "astar       229.743    7020.0  10.185       1.0\n",
      "xalancbmk    85.528    6900.0  26.892       1.0\n",
      "Estimated Int score per GHz: 15.118648674723131\n",
      "Estimated Int score @ 3.0GHz: 45.35594602416939\n",
      "================ FP =================\n",
      "              time  ref_time   score  coverage\n",
      "bwaves     175.907   13590.0  25.752       1.0\n",
      "gamess     451.597   19580.0  14.452       1.0\n",
      "milc       142.358    9180.0  21.495       1.0\n",
      "zeusmp     196.183    9100.0  15.462       1.0\n",
      "gromacs    201.133    7140.0  11.833       1.0\n",
      "cactusADM  252.748   11950.0  15.760       1.0\n",
      "leslie3d   214.233    9400.0  14.626       1.0\n",
      "namd       210.250    8020.0  12.715       1.0\n",
      "dealII     144.375   11440.0  26.413       1.0\n",
      "soplex     136.694    8340.0  20.337       1.0\n",
      "povray      93.311    5320.0  19.005       1.0\n",
      "calculix   490.428    8250.0   5.607       1.0\n",
      "GemsFDTD   176.662   10610.0  20.019       1.0\n",
      "tonto      260.012    9840.0  12.615       1.0\n",
      "lbm        149.280   13740.0  30.681       1.0\n",
      "wrf        250.853   11170.0  14.843       1.0\n",
      "sphinx3    350.359   19490.0  18.543       1.0\n",
      "Estimated FP score per GHz: 16.548846674376477\n",
      "Estimated FP score @ 3.0GHz: 49.64654002312943\n",
      "================ Overall =================\n",
      "Estimated overall score per GHz: 15.941323843383495\n",
      "Estimated overall score @ 3.0GHz: 47.82397153015049\n",
      "~/tutorial-2025/tutorial\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "\n",
    "#!/usr/bin/env bash\n",
    "\n",
    "pushd ../ >/dev/null && source env.sh >/dev/null && popd >/dev/null\n",
    "\n",
    "pushd xs-gem5/gem5_data_proc && \\\n",
    "mkdir -p results && \\\n",
    "export PYTHONPATH=`pwd` && \\\n",
    "ulimit -n 65535 && \\\n",
    "python3 batch.py -s ../data/xs-model-l1bank -o gem5-score-example.csv > /dev/null && \\\n",
    "python3 simpoint_cpt/compute_weighted.py \\\n",
    "    -r gem5-score-example.csv \\\n",
    "    -j ../data/xs-model-l1bank/cluster-0-0.json \\\n",
    "    --score score.csv | tail -n 41 && \\\n",
    "popd\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0fe19e0c",
   "metadata": {},
   "source": [
    "## 6. GEM5 添加 Prefetcher\n",
    "\n",
    "底下是一个很大的脚本，我们重点关心 Shell 函数 `self_build_despacito_stream`\n",
    "\n",
    "```bash\n",
    "function self_build_despacito_stream() {\n",
    "    if [ -f \"$gem5_home/../tutorial/xs-gem5/data/gem5.opt.despacito_stream\" ]; then\n",
    "        return\n",
    "    fi\n",
    "    pushd $gem5_home && \\\n",
    "    cd .. && git submodule update --init gem5 && cd gem5 && \\\n",
    "    (git branch -D add_a_new_prefetcher >/dev/null 2>&1 || true) && \\\n",
    "    (git checkout -b add_a_new_prefetcher || true) && \\\n",
    "    git am -3 ../tutorial/xs-gem5/DespacitoStream.patch && \\\n",
    "    scons build/RISCV/gem5.opt --linker=mold -j `nproc` && \\\n",
    "    cp build/RISCV/gem5.opt ../tutorial/xs-gem5/data/gem5.opt.despacito_stream && \\\n",
    "    popd\n",
    "}\n",
    "```\n",
    "\n",
    "在这里，我们创建了一个新的分支 `add_a_new_prefetcher`，并应用了一个 patch `DespacitoStream.patch`。这个 patch 为 GEM5 添加了一个新的预取器 `DespacitoStream`。在应用完 patch 后，我们编译了 GEM5，并将生成的可执行文件保存到 `data/gem5.opt.despacito_stream`。\n",
    "\n",
    "在进行了一些其他整理操作后，我们运行了 mcf 切片，并计算得到最终的数据。\n",
    "\n",
    "```bash\n",
    "function diff_result() {\n",
    "    pushd $gem5_home > /dev/null && \\\n",
    "    echo \"===== Results =====\" && \\\n",
    "    echo -n \"Baseline                IPC: \" && \\\n",
    "    cat util/xs_scripts/mcf_baseline/m5out/stats.txt | grep \"system.cpu.ipc\" | tr -s ' ' | cut -d ' ' -f2 && \\\n",
    "    echo -n \"Despactio Stream        IPC: \" && \\\n",
    "    cat util/xs_scripts/mcf_despacito_stream/m5out/stats.txt | grep \"system.cpu.ipc\" | tr -s ' ' | cut -d ' ' -f2 && \\\n",
    "    echo -n \"Baseline         L1D Misses: \" && \\\n",
    "    cat util/xs_scripts/mcf_baseline/m5out/stats.txt | grep \"system.cpu.dcache.ReadReq.misses::total\" | tr -s ' ' | cut -d ' ' -f2 && \\\n",
    "    echo -n \"Despactio Stream L1D Misses: \" && \\\n",
    "    cat util/xs_scripts/mcf_despacito_stream/m5out/stats.txt | grep \"system.cpu.dcache.ReadReq.misses::total\" | tr -s ' ' | cut -d ' ' -f2 && \\\n",
    "    popd > /dev/null\n",
    "}\n",
    "```"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "43a84afa",
   "metadata": {
    "vscode": {
     "languageId": "shellscript"
    }
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "~/tutorial-2025/gem5 ~/tutorial-2025/tutorial\n",
      "gem5 Simulator System.  https://www.gem5.org\n",
      "gem5 is copyrighted software; use the --copyright option for details.\n",
      "\n",
      "gem5 version [DEVELOP-FOR-22.1]\n",
      "gem5 compiled Jul 12 2025 18:19:48\n",
      "gem5 started Jul 14 2025 12:02:24\n",
      "gem5 executing on halo, pid 1636209\n",
      "command line: /home/cyy/tutorial-2025/tutorial/xs-gem5/data/gem5.opt /home/cyy/tutorial-2025/gem5/configs/example/xiangshan.py --generic-rv-cpt=/home/cyy/tutorial-2025/gem5/../tutorial/xs-gem5/data/mcf_12253_0.137576_.zstd --gcpt-restorer=/home/cyy/tutorial-2025/gem5/../tutorial/xs-gem5/data/normal-gcb-restorer.bin -I 300000\n",
      "\n",
      "info: Standard input is not a terminal, disabling listeners.\n",
      "[<m5.params.AddrRange object at 0x7fe8aae1a500>]\n",
      "Obtained ref_so from GCBV_REF_SO:  /home/cyy/tutorial-2025/gem5/riscv64-nemu-interpreter-c1469286ca32-so\n",
      "Obtained gcpt_restorer from args.gcpt_restorer:  /home/cyy/tutorial-2025/gem5/../tutorial/xs-gem5/data/normal-gcb-restorer.bin\n",
      "Simulating single core without RVV, demanding GCPT restorer size of 0x700.\n",
      "loop predictor and loop buffer not supported for DecoupledBPUWithBTB\n",
      "Attach 1 decoders to thread with addr: <orphan System>.cpu.decoder\n",
      "Create threads for test sys cpu (XiangshanCore)\n",
      "create_prefetcher at l2: L2CompositeWithWorkerPrefetcher\n",
      "create_prefetcher at l3: WorkerPrefetcher\n",
      "create_prefetcher at l1i: None\n",
      "create_prefetcher at l1d: XSCompositePrefetcher\n",
      "Finish memory system configuration\n",
      "No switch cpu_class provided\n",
      "Global frequency set at 1000000000000 ticks per second\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "warn: No dot file generated. Please install pydot to generate the dot file and pdf.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: Output directory ext/dramsim3/DRAMsim3/ not exists! Using current directory for output!\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "build/RISCV/arch/riscv/bare_metal/fs_workload.cc:60: info: No bootload provided, because using XS GCPT, reset to 0x80000000\n",
      "build/RISCV/cpu/o3/issue_queue.cc:166: warn: load0: Use one selector by multiple identical fus\n",
      "build/RISCV/cpu/o3/issue_queue.cc:166: warn: load1: Use one selector by multiple identical fus\n",
      "build/RISCV/cpu/o3/issue_queue.cc:166: warn: load2: Use one selector by multiple identical fus\n",
      "build/RISCV/cpu/o3/issue_queue.cc:166: warn: store0: Use one selector by multiple identical fus\n",
      "build/RISCV/cpu/o3/issue_queue.cc:166: warn: store1: Use one selector by multiple identical fus\n",
      "build/RISCV/cpu/o3/issue_queue.cc:166: warn: std0: Use one selector by multiple identical fus\n",
      "build/RISCV/cpu/o3/issue_queue.cc:166: warn: std1: Use one selector by multiple identical fus\n",
      "build/RISCV/cpu/o3/issue_queue.cc:166: warn: fpIQ2: Use one selector by multiple identical fus\n",
      "build/RISCV/cpu/o3/issue_queue.cc:166: warn: vecIQ0: Use one selector by multiple identical fus\n",
      "build/RISCV/cpu/o3/issue_queue.cc:726: warn: No config for opClass: SimdAes\n",
      "build/RISCV/cpu/o3/issue_queue.cc:726: warn: No config for opClass: SimdAesMix\n",
      "build/RISCV/cpu/o3/issue_queue.cc:726: warn: No config for opClass: SimdSha1Hash\n",
      "build/RISCV/cpu/o3/issue_queue.cc:726: warn: No config for opClass: SimdSha1Hash2\n",
      "build/RISCV/cpu/o3/issue_queue.cc:726: warn: No config for opClass: SimdSha256Hash\n",
      "build/RISCV/cpu/o3/issue_queue.cc:726: warn: No config for opClass: SimdSha256Hash2\n",
      "build/RISCV/cpu/o3/issue_queue.cc:726: warn: No config for opClass: SimdShaSigma2\n",
      "build/RISCV/cpu/o3/issue_queue.cc:726: warn: No config for opClass: SimdShaSigma3\n",
      "build/RISCV/cpu/o3/issue_queue.cc:726: warn: No config for opClass: SimdPredAlu\n",
      "build/RISCV/cpu/o3/issue_queue.cc:726: warn: No config for opClass: IprAccess\n",
      "build/RISCV/cpu/o3/issue_queue.cc:726: warn: No config for opClass: InstPrefetch\n",
      "build/RISCV/cpu/base.cc:214: warn: cpu_id set to 0\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Using /home/cyy/tutorial-2025/gem5/riscv64-nemu-interpreter-c1469286ca32-so for difftest\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "build/RISCV/cpu/base.cc:228: warn: Difftest is enabled with ref so: /home/cyy/tutorial-2025/gem5/riscv64-nemu-interpreter-c1469286ca32-so.\n",
      "build/RISCV/cpu/o3/cpu.cc:236: warn: Setting isa ptr of cpu to 0x55e06feb0a20\n",
      "build/RISCV/base/statistics.hh:281: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.\n",
      "build/RISCV/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Registering probe listeners for BaseO3CPU system.cpu\n",
      "Registering probe listeners for Prefetcher system.cpu.dcache.prefetcher\n",
      "system.cpu.dcache.prefetcher addTLB system.cpu.mmu.dtb\n",
      "system.cpu.dcache.prefetcher addHintDownStream system.l2_caches.prefetcher\n",
      "Registering probe listeners for Prefetcher system.cpu.dcache.prefetcher.berti\n",
      "Registering probe listeners for Prefetcher system.cpu.dcache.prefetcher.bop_large\n",
      "Registering probe listeners for Prefetcher system.cpu.dcache.prefetcher.bop_learned\n",
      "Registering probe listeners for Prefetcher system.cpu.dcache.prefetcher.bop_small\n",
      "Registering probe listeners for Prefetcher system.cpu.dcache.prefetcher.cmc\n",
      "Registering probe listeners for Prefetcher system.cpu.dcache.prefetcher.ipcp\n",
      "Registering probe listeners for Prefetcher system.cpu.dcache.prefetcher.opt\n",
      "Registering probe listeners for Prefetcher system.cpu.dcache.prefetcher.spp\n",
      "Registering probe listeners for Prefetcher system.cpu.dcache.prefetcher.sstride\n",
      "Registering probe listeners for Prefetcher system.cpu.dcache.prefetcher.xsstream\n",
      "Registering probe listeners for Prefetcher system.l2_caches.prefetcher\n",
      "system.l2_caches.prefetcher addTLB system.cpu.mmu.dtb\n",
      "system.l2_caches.prefetcher addHintDownStream system.l3.prefetcher\n",
      "Registering probe listeners for Prefetcher system.l2_caches.prefetcher.bop_large\n",
      "Registering probe listeners for Prefetcher system.l2_caches.prefetcher.bop_small\n",
      "Registering probe listeners for Prefetcher system.l2_caches.prefetcher.cdp\n",
      "Registering probe listeners for Prefetcher system.l2_caches.prefetcher.cmc\n",
      "Registering probe listeners for Prefetcher system.l3.prefetcher\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "build/RISCV/mem/physical.cc:509: warn: Unserializing physical memory from file /home/cyy/tutorial-2025/gem5/../tutorial/xs-gem5/data/mcf_12253_0.137576_.zstd\n",
      "build/RISCV/mem/physical.cc:766: warn: Read zstd file size 278868649\n",
      "build/RISCV/mem/physical.cc:830: warn: Total write non-zero bytes: 1595446568\n",
      "build/RISCV/mem/physical.cc:711: warn: Overriding Gcpt restorer\n",
      "build/RISCV/mem/physical.cc:712: warn: gCptRestorerPath: /home/cyy/tutorial-2025/gem5/../tutorial/xs-gem5/data/normal-gcb-restorer.bin\n",
      "build/RISCV/mem/physical.cc:727: warn: Gcpt restorer file size 4352 is larger than limit 1792, is partially loaded\n",
      "build/RISCV/mem/physical.cc:735: warn: gcpt restore size: 1792\n",
      "build/RISCV/sim/system.cc:561: info: Restored from Xiangshan RISC-V Checkpoint\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "**** REAL SIMULATION ****\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "build/RISCV/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...\n",
      "build/RISCV/cpu/base.cc:1464: warn: Start memcpy to NEMU from 0x7fe6aac00000, size=8589934592\n",
      "build/RISCV/cpu/base.cc:1467: warn: Start regcpy to NEMU\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Exiting @ tick 324305703 because a thread reached the max instruction count\n",
      "~/tutorial-2025/tutorial\n",
      "~/tutorial-2025/gem5 ~/tutorial-2025/tutorial\n",
      "gem5 Simulator System.  https://www.gem5.org\n",
      "gem5 is copyrighted software; use the --copyright option for details.\n",
      "\n",
      "gem5 version [DEVELOP-FOR-22.1]\n",
      "gem5 compiled Jul 13 2025 21:34:00\n",
      "gem5 started Jul 14 2025 12:02:35\n",
      "gem5 executing on halo, pid 1636360\n",
      "command line: /home/cyy/tutorial-2025/tutorial/xs-gem5/data/gem5.opt.despacito_stream /home/cyy/tutorial-2025/gem5/configs/example/xiangshan.py --generic-rv-cpt=/home/cyy/tutorial-2025/gem5/../tutorial/xs-gem5/data/mcf_12253_0.137576_.zstd --gcpt-restorer=/home/cyy/tutorial-2025/gem5/../tutorial/xs-gem5/data/normal-gcb-restorer.bin -I 300000\n",
      "\n",
      "info: Standard input is not a terminal, disabling listeners.\n",
      "[<m5.params.AddrRange object at 0x7fcb8122b4f0>]\n",
      "Obtained ref_so from GCBV_REF_SO:  /home/cyy/tutorial-2025/gem5/riscv64-nemu-interpreter-c1469286ca32-so\n",
      "Obtained gcpt_restorer from args.gcpt_restorer:  /home/cyy/tutorial-2025/gem5/../tutorial/xs-gem5/data/normal-gcb-restorer.bin\n",
      "Simulating single core without RVV, demanding GCPT restorer size of 0x700.\n",
      "loop predictor and loop buffer not supported for DecoupledBPUWithBTB\n",
      "Attach 1 decoders to thread with addr: <orphan System>.cpu.decoder\n",
      "Create threads for test sys cpu (XiangshanCore)\n",
      "create_prefetcher at l2: L2CompositeWithWorkerPrefetcher\n",
      "create_prefetcher at l3: WorkerPrefetcher\n",
      "create_prefetcher at l1i: None\n",
      "create_prefetcher at l1d: XSCompositePrefetcher\n",
      "Finish memory system configuration\n",
      "No switch cpu_class provided\n",
      "Global frequency set at 1000000000000 ticks per second\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "warn: No dot file generated. Please install pydot to generate the dot file and pdf.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: Output directory ext/dramsim3/DRAMsim3/ not exists! Using current directory for output!\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "build/RISCV/arch/riscv/bare_metal/fs_workload.cc:60: info: No bootload provided, because using XS GCPT, reset to 0x80000000\n",
      "build/RISCV/cpu/o3/issue_queue.cc:166: warn: load0: Use one selector by multiple identical fus\n",
      "build/RISCV/cpu/o3/issue_queue.cc:166: warn: load1: Use one selector by multiple identical fus\n",
      "build/RISCV/cpu/o3/issue_queue.cc:166: warn: load2: Use one selector by multiple identical fus\n",
      "build/RISCV/cpu/o3/issue_queue.cc:166: warn: store0: Use one selector by multiple identical fus\n",
      "build/RISCV/cpu/o3/issue_queue.cc:166: warn: store1: Use one selector by multiple identical fus\n",
      "build/RISCV/cpu/o3/issue_queue.cc:166: warn: std0: Use one selector by multiple identical fus\n",
      "build/RISCV/cpu/o3/issue_queue.cc:166: warn: std1: Use one selector by multiple identical fus\n",
      "build/RISCV/cpu/o3/issue_queue.cc:166: warn: fpIQ2: Use one selector by multiple identical fus\n",
      "build/RISCV/cpu/o3/issue_queue.cc:166: warn: vecIQ0: Use one selector by multiple identical fus\n",
      "build/RISCV/cpu/o3/issue_queue.cc:726: warn: No config for opClass: SimdAes\n",
      "build/RISCV/cpu/o3/issue_queue.cc:726: warn: No config for opClass: SimdAesMix\n",
      "build/RISCV/cpu/o3/issue_queue.cc:726: warn: No config for opClass: SimdSha1Hash\n",
      "build/RISCV/cpu/o3/issue_queue.cc:726: warn: No config for opClass: SimdSha1Hash2\n",
      "build/RISCV/cpu/o3/issue_queue.cc:726: warn: No config for opClass: SimdSha256Hash\n",
      "build/RISCV/cpu/o3/issue_queue.cc:726: warn: No config for opClass: SimdSha256Hash2\n",
      "build/RISCV/cpu/o3/issue_queue.cc:726: warn: No config for opClass: SimdShaSigma2\n",
      "build/RISCV/cpu/o3/issue_queue.cc:726: warn: No config for opClass: SimdShaSigma3\n",
      "build/RISCV/cpu/o3/issue_queue.cc:726: warn: No config for opClass: SimdPredAlu\n",
      "build/RISCV/cpu/o3/issue_queue.cc:726: warn: No config for opClass: IprAccess\n",
      "build/RISCV/cpu/o3/issue_queue.cc:726: warn: No config for opClass: InstPrefetch\n",
      "build/RISCV/cpu/base.cc:214: warn: cpu_id set to 0\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Using /home/cyy/tutorial-2025/gem5/riscv64-nemu-interpreter-c1469286ca32-so for difftest\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "build/RISCV/cpu/base.cc:228: warn: Difftest is enabled with ref so: /home/cyy/tutorial-2025/gem5/riscv64-nemu-interpreter-c1469286ca32-so.\n",
      "build/RISCV/cpu/o3/cpu.cc:236: warn: Setting isa ptr of cpu to 0x55ffa59fb200\n",
      "build/RISCV/base/statistics.hh:281: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.\n",
      "build/RISCV/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Registering probe listeners for BaseO3CPU system.cpu\n",
      "Registering probe listeners for Prefetcher system.cpu.dcache.prefetcher\n",
      "system.cpu.dcache.prefetcher addTLB system.cpu.mmu.dtb\n",
      "system.cpu.dcache.prefetcher addHintDownStream system.l2_caches.prefetcher\n",
      "Registering probe listeners for Prefetcher system.cpu.dcache.prefetcher.berti\n",
      "Registering probe listeners for Prefetcher system.cpu.dcache.prefetcher.bop_large\n",
      "Registering probe listeners for Prefetcher system.cpu.dcache.prefetcher.bop_learned\n",
      "Registering probe listeners for Prefetcher system.cpu.dcache.prefetcher.bop_small\n",
      "Registering probe listeners for Prefetcher system.cpu.dcache.prefetcher.cmc\n",
      "Registering probe listeners for Prefetcher system.cpu.dcache.prefetcher.ipcp\n",
      "Registering probe listeners for Prefetcher system.cpu.dcache.prefetcher.opt\n",
      "Registering probe listeners for Prefetcher system.cpu.dcache.prefetcher.spp\n",
      "Registering probe listeners for Prefetcher system.cpu.dcache.prefetcher.sstride\n",
      "Registering probe listeners for Prefetcher system.cpu.dcache.prefetcher.xsstream\n",
      "Registering probe listeners for Prefetcher system.l2_caches.prefetcher\n",
      "system.l2_caches.prefetcher addTLB system.cpu.mmu.dtb\n",
      "system.l2_caches.prefetcher addHintDownStream system.l3.prefetcher\n",
      "Registering probe listeners for Prefetcher system.l2_caches.prefetcher.bop_large\n",
      "Registering probe listeners for Prefetcher system.l2_caches.prefetcher.bop_small\n",
      "Registering probe listeners for Prefetcher system.l2_caches.prefetcher.cdp\n",
      "Registering probe listeners for Prefetcher system.l2_caches.prefetcher.cmc\n",
      "Registering probe listeners for Prefetcher system.l2_caches.prefetcher.despacito_stream\n",
      "Registering probe listeners for Prefetcher system.l3.prefetcher\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "build/RISCV/mem/physical.cc:509: warn: Unserializing physical memory from file /home/cyy/tutorial-2025/gem5/../tutorial/xs-gem5/data/mcf_12253_0.137576_.zstd\n",
      "build/RISCV/mem/physical.cc:766: warn: Read zstd file size 278868649\n",
      "build/RISCV/mem/physical.cc:830: warn: Total write non-zero bytes: 1595446568\n",
      "build/RISCV/mem/physical.cc:711: warn: Overriding Gcpt restorer\n",
      "build/RISCV/mem/physical.cc:712: warn: gCptRestorerPath: /home/cyy/tutorial-2025/gem5/../tutorial/xs-gem5/data/normal-gcb-restorer.bin\n",
      "build/RISCV/mem/physical.cc:727: warn: Gcpt restorer file size 4352 is larger than limit 1792, is partially loaded\n",
      "build/RISCV/mem/physical.cc:735: warn: gcpt restore size: 1792\n",
      "build/RISCV/sim/system.cc:561: info: Restored from Xiangshan RISC-V Checkpoint\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "**** REAL SIMULATION ****\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "build/RISCV/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...\n",
      "build/RISCV/cpu/base.cc:1464: warn: Start memcpy to NEMU from 0x7fc981000000, size=8589934592\n",
      "build/RISCV/cpu/base.cc:1467: warn: Start regcpy to NEMU\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Exiting @ tick 274735656 because a thread reached the max instruction count\n",
      "~/tutorial-2025/tutorial\n",
      "===== Results =====\n",
      "Baseline                IPC: 0.308042\n",
      "Despactio Stream        IPC: 0.363624\n",
      "Baseline         L1D Misses: 203950\n",
      "Despactio Stream L1D Misses: 137700\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "\n",
    "#!/usr/bin/env bash\n",
    "\n",
    "pushd ../ >/dev/null && source env.sh >/dev/null && popd >/dev/null\n",
    "\n",
    "function run_baseline() {\n",
    "    gem5_opt_path=$1\n",
    "    pushd $gem5_home && \\\n",
    "    export LD_LIBRARY_PATH=$gem5_home/ext/dramsim3/DRAMsim3:$LD_LIBRARY_PATH && \\\n",
    "    export GCBV_REF_SO=$gem5_home/riscv64-nemu-interpreter-c1469286ca32-so && \\\n",
    "    mkdir -p util/xs_scripts/mcf_baseline && \\\n",
    "    cd util/xs_scripts/mcf_baseline && \\\n",
    "    $gem5_opt_path $gem5_home/configs/example/xiangshan.py \\\n",
    "    --generic-rv-cpt=$gem5_home/../tutorial/xs-gem5/data/mcf_12253_0.137576_.zstd \\\n",
    "    --gcpt-restorer=$gem5_home/../tutorial/xs-gem5/data/normal-gcb-restorer.bin \\\n",
    "    -I 300000 && \\\n",
    "    popd\n",
    "}\n",
    "\n",
    "function run_with_despacito_stream() {\n",
    "    gem5_opt_path=$1\n",
    "    pushd $gem5_home && \\\n",
    "    export LD_LIBRARY_PATH=$gem5_home/ext/dramsim3/DRAMsim3:$LD_LIBRARY_PATH && \\\n",
    "    export GCBV_REF_SO=$gem5_home/riscv64-nemu-interpreter-c1469286ca32-so && \\\n",
    "    mkdir -p util/xs_scripts/mcf_despacito_stream && \\\n",
    "    cd util/xs_scripts/mcf_despacito_stream && \\\n",
    "    $gem5_opt_path $gem5_home/configs/example/xiangshan.py \\\n",
    "    --generic-rv-cpt=$gem5_home/../tutorial/xs-gem5/data/mcf_12253_0.137576_.zstd \\\n",
    "    --gcpt-restorer=$gem5_home/../tutorial/xs-gem5/data/normal-gcb-restorer.bin \\\n",
    "    -I 300000 && \\\n",
    "    popd\n",
    "}\n",
    "\n",
    "function diff_result() {\n",
    "    pushd $gem5_home > /dev/null && \\\n",
    "    echo \"===== Results =====\" && \\\n",
    "    echo -n \"Baseline                IPC: \" && \\\n",
    "    cat util/xs_scripts/mcf_baseline/m5out/stats.txt | grep \"system.cpu.ipc\" | tr -s ' ' | cut -d ' ' -f2 && \\\n",
    "    echo -n \"Despactio Stream        IPC: \" && \\\n",
    "    cat util/xs_scripts/mcf_despacito_stream/m5out/stats.txt | grep \"system.cpu.ipc\" | tr -s ' ' | cut -d ' ' -f2 && \\\n",
    "    echo -n \"Baseline         L1D Misses: \" && \\\n",
    "    cat util/xs_scripts/mcf_baseline/m5out/stats.txt | grep \"system.cpu.dcache.ReadReq.misses::total\" | tr -s ' ' | cut -d ' ' -f2 && \\\n",
    "    echo -n \"Despactio Stream L1D Misses: \" && \\\n",
    "    cat util/xs_scripts/mcf_despacito_stream/m5out/stats.txt | grep \"system.cpu.dcache.ReadReq.misses::total\" | tr -s ' ' | cut -d ' ' -f2 && \\\n",
    "    popd > /dev/null\n",
    "}\n",
    "\n",
    "function self_build_baseline() {\n",
    "    if [ -f \"$gem5_home/../tutorial/xs-gem5/data/gem5.opt\" ]; then\n",
    "        return\n",
    "    fi\n",
    "    pushd $gem5_home && \\\n",
    "    cd .. && git submodule update --init gem5 && cd gem5 && \\\n",
    "    scons build/RISCV/gem5.opt --linker=mold -j `nproc` && \\\n",
    "    cp build/RISCV/gem5.opt ../tutorial/xs-gem5/data/gem5.opt && \\\n",
    "    popd\n",
    "}\n",
    "\n",
    "function self_build_despacito_stream() {\n",
    "    if [ -f \"$gem5_home/../tutorial/xs-gem5/data/gem5.opt.despacito_stream\" ]; then\n",
    "        return\n",
    "    fi\n",
    "    pushd $gem5_home && \\\n",
    "    cd .. && git submodule update --init gem5 && cd gem5 && \\\n",
    "    (git branch -D add_a_new_prefetcher >/dev/null 2>&1 || true) && \\\n",
    "    (git checkout -b add_a_new_prefetcher || true) && \\\n",
    "    git am -3 ../tutorial/xs-gem5/DespacitoStream.patch && \\\n",
    "    scons build/RISCV/gem5.opt --linker=mold -j `nproc` && \\\n",
    "    cp build/RISCV/gem5.opt ../tutorial/xs-gem5/data/gem5.opt.despacito_stream && \\\n",
    "    popd\n",
    "}\n",
    "\n",
    "self_build_baseline && self_build_despacito_stream && \\\n",
    "run_baseline `realpath xs-gem5/data/gem5.opt` && \\\n",
    "run_with_despacito_stream `realpath xs-gem5/data/gem5.opt.despacito_stream` && \\\n",
    "diff_result\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
