INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'bram_data_mem' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'bram_data_mem'...
WARNING:sim - A core named 'bram_data_mem' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'bram_data_mem'...
Delivering associated files for 'bram_data_mem'...
Delivering EJava files for 'bram_data_mem'...
Generating implementation netlist for 'bram_data_mem'...
INFO:sim - Pre-processing HDL files for 'bram_data_mem'...
Running synthesis for 'bram_data_mem'
Running ngcbuild...
Writing VHO instantiation template for 'bram_data_mem'...
Writing VHDL behavioral simulation model for 'bram_data_mem'...
WARNING:sim - Overwriting existing file
   C:/Users/akabh/assgn_6_Grp60/ipcore_dir/tmp/_cg/bram_data_mem/doc/blk_mem_gen
   _v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
C:/Users/akabh/assgn_6_Grp60/ipcore_dir/tmp/_cg/bram_data_mem
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'bram_data_mem'...
Generating metadata file...
Regenerating ISE project file for 'bram_data_mem'...
Generating ISE project...
XCO file found: bram_data_mem.xco
XMDF file found: bram_data_mem_xmdf.tcl
Adding C:/Users/akabh/assgn_6_Grp60/ipcore_dir/tmp/_cg/bram_data_mem.asy -view
all -origin_type imported
Adding C:/Users/akabh/assgn_6_Grp60/ipcore_dir/tmp/_cg/bram_data_mem.ngc -view
all -origin_type created
Checking file
"C:/Users/akabh/assgn_6_Grp60/ipcore_dir/tmp/_cg/bram_data_mem.ngc" for project
device match ...
File "C:/Users/akabh/assgn_6_Grp60/ipcore_dir/tmp/_cg/bram_data_mem.ngc" device
information matches project device.
Adding C:/Users/akabh/assgn_6_Grp60/ipcore_dir/tmp/_cg/bram_data_mem.sym -view
all -origin_type imported
Adding C:/Users/akabh/assgn_6_Grp60/ipcore_dir/tmp/_cg/bram_data_mem.vhd -view
all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/akabh/assgn_6_Grp60/ipcore_dir/tmp/_cg/bram_data_mem.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/Users/akabh/assgn_6_Grp60/ipcore_dir/tmp/_cg/bram_data_mem.vho -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/bram_data_mem"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'bram_data_mem'.
