# //  Questa Sim-64
# //  Version 2024.2 linux_x86_64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
project open /u/koushik/system_verilog/System-verilog/pattern_detector/work/pattern_detector.mpf
# Loading project pattern_detector
# Compile of pattern_detector.sv failed with 4 errors.
# Compile of pattern_detector.sv was successful.
vsim work.top -voptargs=+acc
# vsim work.top -voptargs="+acc" 
# Start time: 21:12:00 on Nov 10,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.pattern_detector_1010(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'count'. The port definition is at: /u/koushik/system_verilog/System-verilog/pattern_detector/work/pattern_detector.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /top/DUT File: /u/koushik/system_verilog/System-verilog/pattern_detector/work/pattern_detector.sv Line: 58
add wave -r /*
run -all
# time =                    0, out = x, in = x
# time =                   10, out = 0, in = 0
# time =                   20, out = 0, in = 1
# time =                   30, out = 0, in = 1
# time =                   40, out = 0, in = 1
# time =                   50, out = 0, in = 1
# time =                   60, out = 0, in = 1
# time =                   70, out = 0, in = 1
# time =                   80, out = 0, in = 0
# time =                   90, out = 0, in = 1
# time =                  100, out = 0, in = 1
# time =                  110, out = 0, in = 0
# time =                  120, out = 0, in = 1
# time =                  130, out = 0, in = 1
# time =                  140, out = 0, in = 0
# time =                  150, out = 0, in = 1
# time =                  160, out = 1, in = 0
# count = 1
# time =                  170, out = 0, in = 1
# time =                  180, out = 1, in = 0
# count = 2
# time =                  190, out = 0, in = 1
# time =                  200, out = 0, in = 1
# time =                  210, out = 0, in = 0
# time =                  220, out = 0, in = 1
# time =                  230, out = 1, in = 0
# count = 3
# time =                  240, out = 0, in = 0
# time =                  250, out = 0, in = 0
# time =                  260, out = 0, in = 1
# time =                  270, out = 0, in = 0
# time =                  280, out = 0, in = 1
# time =                  290, out = 0, in = 1
# time =                  300, out = 0, in = 1
# time =                  310, out = 0, in = 1
# time =                  320, out = 0, in = 0
# time =                  330, out = 0, in = 0
# time =                  340, out = 0, in = 0
# time =                  350, out = 0, in = 0
# time =                  360, out = 0, in = 1
# time =                  370, out = 0, in = 0
# time =                  380, out = 0, in = 1
# time =                  390, out = 0, in = 1
# time =                  400, out = 0, in = 1
# time =                  410, out = 0, in = 1
# time =                  420, out = 0, in = 1
# time =                  430, out = 0, in = 0
# time =                  440, out = 0, in = 0
# time =                  450, out = 0, in = 1
# time =                  460, out = 0, in = 1
# time =                  470, out = 0, in = 1
# time =                  480, out = 0, in = 0
# time =                  490, out = 0, in = 0
# Break key hit
# Simulation stop requested.
vsim -voptargs=+acc work.top
# End time: 21:14:13 on Nov 10,2024, Elapsed time: 0:02:13
# Errors: 0, Warnings: 5
# vsim -voptargs="+acc" work.top 
# Start time: 21:14:13 on Nov 10,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.pattern_detector_1010(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'count'. The port definition is at: /u/koushik/system_verilog/System-verilog/pattern_detector/work/pattern_detector.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /top/DUT File: /u/koushik/system_verilog/System-verilog/pattern_detector/work/pattern_detector.sv Line: 58
quit -sim
# End time: 21:14:31 on Nov 10,2024, Elapsed time: 0:00:18
# Errors: 0, Warnings: 2
# Compile of pattern_detector.sv failed with 1 errors.
# Compile of pattern_detector.sv was successful.
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 21:15:32 on Nov 10,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.pattern_detector_1010(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'count'. The port definition is at: /u/koushik/system_verilog/System-verilog/pattern_detector/work/pattern_detector.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /top/DUT File: /u/koushik/system_verilog/System-verilog/pattern_detector/work/pattern_detector.sv Line: 58
add wave -r /*
# Break key hit
run
# time =                    0, out = x, in = x
# ** Note: $stop    : /u/koushik/system_verilog/System-verilog/pattern_detector/work/pattern_detector.sv(70)
#    Time: 10 ns  Iteration: 0  Instance: /top
# Break in Module top at /u/koushik/system_verilog/System-verilog/pattern_detector/work/pattern_detector.sv line 70
# Compile of pattern_detector.sv was successful.
vsim -voptargs=+acc work.top
# End time: 21:19:54 on Nov 10,2024, Elapsed time: 0:04:22
# Errors: 0, Warnings: 6
# vsim -voptargs="+acc" work.top 
# Start time: 21:19:54 on Nov 10,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.pattern_detector_1010(fast)
add wave -r /*
run
# time = 20, out = 0, in = 0, count = 0
# time = 30, out = 0, in = 1, count = 0
# time = 40, out = 0, in = 1, count = 0
# time = 50, out = 0, in = 1, count = 0
# time = 60, out = 0, in = 1, count = 0
# time = 70, out = 0, in = 1, count = 0
# time = 80, out = 0, in = 1, count = 0
# time = 90, out = 0, in = 0, count = 0
# time = 100, out = 0, in = 1, count = 0
# time = 110, out = 0, in = 1, count = 0
# time = 120, out = 0, in = 0, count = 0
# time = 130, out = 0, in = 1, count = 0
# time = 140, out = 0, in = 1, count = 0
# time = 150, out = 0, in = 0, count = 0
# time = 160, out = 0, in = 1, count = 0
# time = 170, out = 1, in = 0, count = 0
# count = 1
# time = 180, out = 0, in = 1, count = 1
# time = 190, out = 1, in = 0, count = 1
# count = 2
# time = 200, out = 0, in = 1, count = 2
# time = 210, out = 0, in = 1, count = 2
# time = 220, out = 0, in = 0, count = 2
# time = 230, out = 0, in = 1, count = 2
# time = 240, out = 1, in = 0, count = 2
# count = 3
# time = 250, out = 0, in = 0, count = 3
# time = 260, out = 0, in = 0, count = 3
# time = 270, out = 0, in = 1, count = 3
# time = 280, out = 0, in = 0, count = 3
# time = 290, out = 0, in = 1, count = 3
# time = 300, out = 0, in = 1, count = 3
# time = 310, out = 0, in = 1, count = 3
# time = 320, out = 0, in = 1, count = 3
# time = 330, out = 0, in = 0, count = 3
# time = 340, out = 0, in = 0, count = 3
# time = 350, out = 0, in = 0, count = 3
# time = 360, out = 0, in = 0, count = 3
# time = 370, out = 0, in = 1, count = 3
# time = 380, out = 0, in = 0, count = 3
# time = 390, out = 0, in = 1, count = 3
# time = 400, out = 0, in = 1, count = 3
# time = 410, out = 0, in = 1, count = 3
# time = 420, out = 0, in = 1, count = 3
# time = 430, out = 0, in = 1, count = 3
# time = 440, out = 0, in = 0, count = 3
# time = 450, out = 0, in = 0, count = 3
# time = 460, out = 0, in = 1, count = 3
# time = 470, out = 0, in = 1, count = 3
# time = 480, out = 0, in = 1, count = 3
# time = 490, out = 0, in = 0, count = 3
# time = 500, out = 0, in = 0, count = 3
# Compile of pattern_detector.sv was successful.
vsim -voptargs=+acc work.top
# End time: 21:21:51 on Nov 10,2024, Elapsed time: 0:01:57
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.top 
# Start time: 21:21:51 on Nov 10,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.pattern_detector_1010(fast)
add wave -r /*
run
# time = 20, out = 0, in = 0, count = 0, pattern = 0
# time = 30, out = 0, in = 1, count = 0, pattern = 0
# time = 40, out = 0, in = 1, count = 0, pattern = 0
# time = 50, out = 0, in = 1, count = 0, pattern = 0
# time = 60, out = 0, in = 1, count = 0, pattern = 0
# time = 70, out = 0, in = 1, count = 0, pattern = 0
# time = 80, out = 0, in = 1, count = 0, pattern = 0
# time = 90, out = 0, in = 0, count = 0, pattern = 0
# time = 100, out = 0, in = 1, count = 0, pattern = 0
# time = 110, out = 0, in = 1, count = 0, pattern = 0
# time = 120, out = 0, in = 0, count = 0, pattern = 0
# time = 130, out = 0, in = 1, count = 0, pattern = 0
# time = 140, out = 0, in = 1, count = 0, pattern = 0
# time = 150, out = 0, in = 0, count = 0, pattern = 0
# time = 160, out = 0, in = 1, count = 0, pattern = 0
# time = 170, out = 1, in = 0, count = 0, pattern = 1
# count = 1
# time = 180, out = 0, in = 1, count = 1, pattern = 1
# time = 190, out = 1, in = 0, count = 1, pattern = 2
# count = 2
# time = 200, out = 0, in = 1, count = 2, pattern = 2
# time = 210, out = 0, in = 1, count = 2, pattern = 2
# time = 220, out = 0, in = 0, count = 2, pattern = 2
# time = 230, out = 0, in = 1, count = 2, pattern = 2
# time = 240, out = 1, in = 0, count = 2, pattern = 3
# count = 3
# time = 250, out = 0, in = 0, count = 3, pattern = 3
# time = 260, out = 0, in = 0, count = 3, pattern = 3
# time = 270, out = 0, in = 1, count = 3, pattern = 3
# time = 280, out = 0, in = 0, count = 3, pattern = 3
# time = 290, out = 0, in = 1, count = 3, pattern = 3
# time = 300, out = 0, in = 1, count = 3, pattern = 3
# time = 310, out = 0, in = 1, count = 3, pattern = 3
# time = 320, out = 0, in = 1, count = 3, pattern = 3
# time = 330, out = 0, in = 0, count = 3, pattern = 3
# time = 340, out = 0, in = 0, count = 3, pattern = 3
# time = 350, out = 0, in = 0, count = 3, pattern = 3
# time = 360, out = 0, in = 0, count = 3, pattern = 3
# time = 370, out = 0, in = 1, count = 3, pattern = 3
# time = 380, out = 0, in = 0, count = 3, pattern = 3
# time = 390, out = 0, in = 1, count = 3, pattern = 3
# time = 400, out = 0, in = 1, count = 3, pattern = 3
# time = 410, out = 0, in = 1, count = 3, pattern = 3
# time = 420, out = 0, in = 1, count = 3, pattern = 3
# time = 430, out = 0, in = 1, count = 3, pattern = 3
# time = 440, out = 0, in = 0, count = 3, pattern = 3
# time = 450, out = 0, in = 0, count = 3, pattern = 3
# time = 460, out = 0, in = 1, count = 3, pattern = 3
# time = 470, out = 0, in = 1, count = 3, pattern = 3
# time = 480, out = 0, in = 1, count = 3, pattern = 3
# time = 490, out = 0, in = 0, count = 3, pattern = 3
# time = 500, out = 0, in = 0, count = 3, pattern = 3
# Compile of pattern_detector.sv was successful.
vsim -voptargs=+acc work.top
# End time: 21:36:04 on Nov 10,2024, Elapsed time: 0:14:13
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.top 
# Start time: 21:36:04 on Nov 10,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.pattern_detector_1010(fast)
add wave -r /*
run -all
# time = 20, out = 0, in = 0, count = 0, pattern = 0
# time = 30, out = 0, in = 1, count = 0, pattern = 0
# time = 40, out = 0, in = 1, count = 0, pattern = 0
# time = 50, out = 0, in = 1, count = 0, pattern = 0
# time = 60, out = 0, in = 1, count = 0, pattern = 0
# time = 70, out = 0, in = 1, count = 0, pattern = 0
# time = 80, out = 0, in = 1, count = 0, pattern = 0
# time = 90, out = 0, in = 0, count = 0, pattern = 0
# time = 100, out = 0, in = 1, count = 0, pattern = 0
# time = 110, out = 0, in = 1, count = 0, pattern = 0
# time = 120, out = 0, in = 0, count = 0, pattern = 0
# time = 130, out = 0, in = 1, count = 0, pattern = 0
# time = 140, out = 0, in = 1, count = 0, pattern = 0
# time = 150, out = 0, in = 0, count = 0, pattern = 0
# time = 160, out = 0, in = 1, count = 0, pattern = 0
# time = 170, out = 1, in = 0, count = 0, pattern = 1
# count = 1
# time = 180, out = 0, in = 1, count = 1, pattern = 1
# time = 190, out = 1, in = 0, count = 1, pattern = 2
# count = 2
# time = 200, out = 0, in = 1, count = 2, pattern = 2
# time = 210, out = 0, in = 1, count = 2, pattern = 2
# time = 220, out = 0, in = 0, count = 2, pattern = 2
# time = 230, out = 0, in = 1, count = 2, pattern = 2
# time = 240, out = 1, in = 0, count = 2, pattern = 3
# count = 3
# time = 250, out = 0, in = 0, count = 3, pattern = 3
# time = 260, out = 0, in = 0, count = 3, pattern = 3
# time = 270, out = 0, in = 1, count = 3, pattern = 3
# time = 280, out = 0, in = 0, count = 3, pattern = 3
# time = 290, out = 0, in = 1, count = 3, pattern = 3
# time = 300, out = 0, in = 1, count = 3, pattern = 3
# time = 310, out = 0, in = 1, count = 3, pattern = 3
# time = 320, out = 0, in = 1, count = 3, pattern = 3
# time = 330, out = 0, in = 0, count = 3, pattern = 3
# time = 340, out = 0, in = 0, count = 3, pattern = 3
# time = 350, out = 0, in = 0, count = 3, pattern = 3
# time = 360, out = 0, in = 0, count = 3, pattern = 3
# time = 370, out = 0, in = 1, count = 3, pattern = 3
# time = 380, out = 0, in = 0, count = 3, pattern = 3
# time = 390, out = 0, in = 1, count = 3, pattern = 3
# time = 400, out = 0, in = 1, count = 3, pattern = 3
# time = 410, out = 0, in = 1, count = 3, pattern = 3
# time = 420, out = 0, in = 1, count = 3, pattern = 3
# time = 430, out = 0, in = 1, count = 3, pattern = 3
# time = 440, out = 0, in = 0, count = 3, pattern = 3
# time = 450, out = 0, in = 0, count = 3, pattern = 3
# time = 460, out = 0, in = 1, count = 3, pattern = 3
# time = 470, out = 0, in = 1, count = 3, pattern = 3
# time = 480, out = 0, in = 1, count = 3, pattern = 3
# time = 490, out = 0, in = 0, count = 3, pattern = 3
# time = 500, out = 0, in = 0, count = 3, pattern = 3
# time = 510, out = 0, in = 0, count = 3, pattern = 3
# Detected pattern occurrences (expected) = 3
# Counted pattern occurrences (module) = 3
# Pattern counted successfully
# ** Note: $stop    : /u/koushik/system_verilog/System-verilog/pattern_detector/work/pattern_detector.sv(119)
#    Time: 510 ns  Iteration: 0  Instance: /top
# Break in Module top at /u/koushik/system_verilog/System-verilog/pattern_detector/work/pattern_detector.sv line 119
# Compile of pattern_detector.sv was successful.
vsim -voptargs=+acc work.top
# End time: 21:50:33 on Nov 10,2024, Elapsed time: 0:14:29
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.top 
# Start time: 21:50:33 on Nov 10,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.pattern_detector_1010(fast)
add wave -r /*
run -all
# time = 20, out = 0, in = 0
# time = 30, out = 0, in = 1
# time = 40, out = 0, in = 1
# time = 50, out = 0, in = 1
# time = 60, out = 0, in = 1
# time = 70, out = 0, in = 1
# time = 80, out = 0, in = 1
# time = 90, out = 0, in = 0
# time = 100, out = 0, in = 1
# time = 110, out = 0, in = 1
# time = 120, out = 0, in = 0
# time = 130, out = 0, in = 1
# time = 140, out = 0, in = 1
# time = 150, out = 0, in = 0
# time = 160, out = 0, in = 1
# time = 170, out = 1, in = 0
# count = 1
# time = 180, out = 0, in = 1
# time = 190, out = 1, in = 0
# count = 2
# time = 200, out = 0, in = 1
# time = 210, out = 0, in = 1
# time = 220, out = 0, in = 0
# time = 230, out = 0, in = 1
# time = 240, out = 1, in = 0
# count = 3
# time = 250, out = 0, in = 0
# time = 260, out = 0, in = 0
# time = 270, out = 0, in = 1
# time = 280, out = 0, in = 0
# time = 290, out = 0, in = 1
# time = 300, out = 0, in = 1
# time = 310, out = 0, in = 1
# time = 320, out = 0, in = 1
# time = 330, out = 0, in = 0
# time = 340, out = 0, in = 0
# time = 350, out = 0, in = 0
# time = 360, out = 0, in = 0
# time = 370, out = 0, in = 1
# time = 380, out = 0, in = 0
# time = 390, out = 0, in = 1
# time = 400, out = 0, in = 1
# time = 410, out = 0, in = 1
# time = 420, out = 0, in = 1
# time = 430, out = 0, in = 1
# time = 440, out = 0, in = 0
# time = 450, out = 0, in = 0
# time = 460, out = 0, in = 1
# time = 470, out = 0, in = 1
# time = 480, out = 0, in = 1
# time = 490, out = 0, in = 0
# time = 500, out = 0, in = 0
# time = 510, out = 0, in = 0
# Detected pattern (expected) = 3
# Counted pattern (module) = 3
# Pattern counted successfully
# ** Note: $stop    : /u/koushik/system_verilog/System-verilog/pattern_detector/work/pattern_detector.sv(90)
#    Time: 510 ns  Iteration: 0  Instance: /top
# Break in Module top at /u/koushik/system_verilog/System-verilog/pattern_detector/work/pattern_detector.sv line 90
# Compile of pattern_detector.sv was successful.
vsim -voptargs=+acc work.top
# End time: 21:56:52 on Nov 10,2024, Elapsed time: 0:06:19
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.top 
# Start time: 21:56:52 on Nov 10,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "pattern_detector_1010(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.pattern_detector_1010(fast)
add wave -r /*
run -all
# time = 20, out = 0, in = 0
# time = 30, out = 0, in = 1
# time = 40, out = 0, in = 1
# time = 50, out = 0, in = 1
# time = 60, out = 0, in = 1
# time = 70, out = 0, in = 1
# time = 80, out = 0, in = 1
# time = 90, out = 0, in = 0
# time = 100, out = 0, in = 1
# time = 110, out = 0, in = 1
# time = 120, out = 0, in = 0
# time = 130, out = 0, in = 1
# time = 140, out = 0, in = 1
# time = 150, out = 0, in = 0
# time = 160, out = 0, in = 1
# time = 170, out = 1, in = 0
# time = 180, out = 0, in = 1
# time = 190, out = 1, in = 0
# time = 200, out = 0, in = 1
# time = 210, out = 0, in = 1
# time = 220, out = 0, in = 0
# time = 230, out = 0, in = 1
# time = 240, out = 1, in = 0
# time = 250, out = 0, in = 0
# time = 260, out = 0, in = 0
# time = 270, out = 0, in = 1
# time = 280, out = 0, in = 0
# time = 290, out = 0, in = 1
# time = 300, out = 0, in = 1
# time = 310, out = 0, in = 1
# time = 320, out = 0, in = 1
# time = 330, out = 0, in = 0
# time = 340, out = 0, in = 0
# time = 350, out = 0, in = 0
# time = 360, out = 0, in = 0
# time = 370, out = 0, in = 1
# time = 380, out = 0, in = 0
# time = 390, out = 0, in = 1
# time = 400, out = 0, in = 1
# time = 410, out = 0, in = 1
# time = 420, out = 0, in = 1
# time = 430, out = 0, in = 1
# time = 440, out = 0, in = 0
# time = 450, out = 0, in = 0
# time = 460, out = 0, in = 1
# time = 470, out = 0, in = 1
# time = 480, out = 0, in = 1
# time = 490, out = 0, in = 0
# time = 500, out = 0, in = 0
# time = 510, out = 0, in = 0
# Detected pattern (expected) = 3
# Counted pattern (module) = 3
# Pattern counted successfully
# ** Note: $stop    : /u/koushik/system_verilog/System-verilog/pattern_detector/work/pattern_detector.sv(90)
#    Time: 510 ns  Iteration: 0  Instance: /top
# Break in Module top at /u/koushik/system_verilog/System-verilog/pattern_detector/work/pattern_detector.sv line 90
# Compile of pattern_detector.sv was successful.
vsim -voptargs=+acc work.top
# End time: 21:58:19 on Nov 10,2024, Elapsed time: 0:01:27
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.top 
# Start time: 21:58:19 on Nov 10,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.pattern_detector_1010(fast)
add wave -r /*
run -all
# time = 20, out = 0, in = 0
# time = 30, out = 0, in = 1
# time = 40, out = 0, in = 1
# time = 50, out = 0, in = 1
# time = 60, out = 0, in = 1
# time = 70, out = 0, in = 1
# time = 80, out = 0, in = 1
# time = 90, out = 0, in = 0
# time = 100, out = 0, in = 1
# time = 110, out = 0, in = 1
# time = 120, out = 0, in = 0
# time = 130, out = 0, in = 1
# time = 140, out = 0, in = 1
# time = 150, out = 0, in = 0
# time = 160, out = 0, in = 1
# time = 170, out = 1, in = 0
# time = 180, out = 0, in = 1
# time = 190, out = 1, in = 0
# time = 200, out = 0, in = 1
# time = 210, out = 0, in = 1
# time = 220, out = 0, in = 0
# time = 230, out = 0, in = 1
# time = 240, out = 1, in = 0
# time = 250, out = 0, in = 0
# time = 260, out = 0, in = 0
# time = 270, out = 0, in = 1
# time = 280, out = 0, in = 0
# time = 290, out = 0, in = 1
# time = 300, out = 0, in = 1
# time = 310, out = 0, in = 1
# time = 320, out = 0, in = 1
# time = 330, out = 0, in = 0
# time = 340, out = 0, in = 0
# time = 350, out = 0, in = 0
# time = 360, out = 0, in = 0
# time = 370, out = 0, in = 1
# time = 380, out = 0, in = 0
# time = 390, out = 0, in = 1
# time = 400, out = 0, in = 1
# time = 410, out = 0, in = 1
# time = 420, out = 0, in = 1
# time = 430, out = 0, in = 1
# time = 440, out = 0, in = 0
# time = 450, out = 0, in = 0
# time = 460, out = 0, in = 1
# time = 470, out = 0, in = 1
# time = 480, out = 0, in = 1
# time = 490, out = 0, in = 0
# time = 500, out = 0, in = 0
# time = 510, out = 0, in = 0
# expected = 3
# module = 3
# Pattern counted successfully
# ** Note: $stop    : /u/koushik/system_verilog/System-verilog/pattern_detector/work/pattern_detector.sv(90)
#    Time: 510 ns  Iteration: 0  Instance: /top
# Break in Module top at /u/koushik/system_verilog/System-verilog/pattern_detector/work/pattern_detector.sv line 90
# End time: 22:01:50 on Nov 10,2024, Elapsed time: 0:03:31
# Errors: 0, Warnings: 2
