{"vcs1":{"timestamp_begin":1733712031.626277256, "rt":1.57, "ut":0.47, "st":0.09}}
{"vcselab":{"timestamp_begin":1733712033.254956904, "rt":0.71, "ut":0.23, "st":0.06}}
{"link":{"timestamp_begin":1733712034.023422838, "rt":0.95, "ut":0.10, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1733712031.255531777}
{"VCS_COMP_START_TIME": 1733712031.255531777}
{"VCS_COMP_END_TIME": 1733712035.630317147}
{"VCS_USER_OPTIONS": "-sverilog -debug_access+all MLP.sv denselayer_tb.sv DotProduct.sv MultAccumulate.v denselayer.sv FPU_IP/FPU.v FPU_IP/post_norm.v FPU_IP/pre_norm_fmul.v FPU_IP/pre_norm.v FPU_IP/primitives.v FPU_IP/except.v"}
{"vcs1": {"peak_mem": 378272}}
{"vcselab": {"peak_mem": 254124}}
