TimeQuest Timing Analyzer report for OneChipBook12Toplevel
Tue Dec 23 13:41:06 2025
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'pll_inst|altpll_component|pll|clk[0]'
 12. Hold: 'pll_inst|altpll_component|pll|clk[0]'
 13. Recovery: 'pll_inst|altpll_component|pll|clk[0]'
 14. Removal: 'pll_inst|altpll_component|pll|clk[0]'
 15. Minimum Pulse Width: 'pll_inst|altpll_component|pll|clk[0]'
 16. Minimum Pulse Width: 'clk_21m'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Output Enable Times
 22. Minimum Output Enable Times
 23. Output Disable Times
 24. Minimum Output Disable Times
 25. Setup Transfers
 26. Hold Transfers
 27. Recovery Transfers
 28. Removal Transfers
 29. Report TCCS
 30. Report RSKM
 31. Unconstrained Paths
 32. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition ;
; Revision Name      ; OneChipBook12Toplevel                                           ;
; Device Family      ; Cyclone                                                         ;
; Device Name        ; EP1C12Q240C8                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Slow Model                                                      ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                            ;
+--------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+----------------------------------------+------------------------------------------+
; Clock Name                           ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                 ; Targets                                  ;
+--------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+----------------------------------------+------------------------------------------+
; clk_21m                              ; Base      ; 36.394 ; 27.48 MHz ; 0.000  ; 18.197 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                        ; { clk_21m }                              ;
; pll_inst|altpll_component|pll|clk[0] ; Generated ; 18.197 ; 54.95 MHz ; 0.000  ; 9.098  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clk_21m ; pll_inst|altpll_component|pll|inclk[0] ; { pll_inst|altpll_component|pll|clk[0] } ;
; pll_inst|altpll_component|pll|clk[1] ; Generated ; 18.197 ; 54.95 MHz ; -2.985 ; 6.113  ; 50.00      ; 1         ; 2           ; -59.1 ;        ;           ;            ; false    ; clk_21m ; pll_inst|altpll_component|pll|inclk[0] ; { pll_inst|altpll_component|pll|clk[1] } ;
+--------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+----------------------------------------+------------------------------------------+


+---------------------------------------------------------------------------+
; Fmax Summary                                                              ;
+-----------+-----------------+--------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                           ; Note ;
+-----------+-----------------+--------------------------------------+------+
; 30.66 MHz ; 30.66 MHz       ; pll_inst|altpll_component|pll|clk[0] ;      ;
+-----------+-----------------+--------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------+
; Setup Summary                                                  ;
+--------------------------------------+---------+---------------+
; Clock                                ; Slack   ; End Point TNS ;
+--------------------------------------+---------+---------------+
; pll_inst|altpll_component|pll|clk[0] ; -14.423 ; -8335.374     ;
+--------------------------------------+---------+---------------+


+--------------------------------------------------------------+
; Hold Summary                                                 ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; pll_inst|altpll_component|pll|clk[0] ; 0.822 ; 0.000         ;
+--------------------------------------+-------+---------------+


+--------------------------------------------------------------+
; Recovery Summary                                             ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; pll_inst|altpll_component|pll|clk[0] ; 4.614 ; 0.000         ;
+--------------------------------------+-------+---------------+


+--------------------------------------------------------------+
; Removal Summary                                              ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; pll_inst|altpll_component|pll|clk[0] ; 6.156 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Minimum Pulse Width Summary                                   ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; pll_inst|altpll_component|pll|clk[0] ; 7.280  ; 0.000         ;
; clk_21m                              ; 18.197 ; 0.000         ;
+--------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                  ;
+---------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                     ; To Node                                                       ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -14.423 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[0] ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 32.583     ;
; -14.404 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[1] ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 32.564     ;
; -14.290 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[0] ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[2] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 32.450     ;
; -14.271 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[1] ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[2] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 32.431     ;
; -14.146 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 32.306     ;
; -14.132 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~38   ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 32.292     ;
; -14.131 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~294  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.009      ; 32.300     ;
; -14.042 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[0] ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[1] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 32.202     ;
; -14.023 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[1] ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[1] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 32.183     ;
; -14.013 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[2] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 32.173     ;
; -13.999 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~38   ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[2] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 32.159     ;
; -13.998 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~294  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[2] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.009      ; 32.167     ;
; -13.917 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[0] ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[0] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 32.077     ;
; -13.901 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[2] ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 32.061     ;
; -13.898 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[1] ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[0] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 32.058     ;
; -13.868 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~101  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 32.028     ;
; -13.862 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~422  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 32.022     ;
; -13.768 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[2] ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[2] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.928     ;
; -13.765 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[1] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.925     ;
; -13.758 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~42   ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.918     ;
; -13.751 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~38   ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[1] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.911     ;
; -13.750 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~294  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[1] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.009      ; 31.919     ;
; -13.735 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~101  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[2] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.895     ;
; -13.729 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~422  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[2] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.889     ;
; -13.640 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[0] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.800     ;
; -13.626 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~38   ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[0] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.786     ;
; -13.625 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~294  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[0] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.009      ; 31.794     ;
; -13.625 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~42   ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[2] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.785     ;
; -13.573 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|opcode[11]   ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.733     ;
; -13.554 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~485  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.714     ;
; -13.525 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~302  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.685     ;
; -13.520 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[2] ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[1] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.680     ;
; -13.497 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~139  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.657     ;
; -13.487 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~101  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[1] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.647     ;
; -13.481 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~422  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[1] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.641     ;
; -13.463 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_B[1] ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.623     ;
; -13.462 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~178  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.622     ;
; -13.453 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|SVmode       ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.059     ; 31.554     ;
; -13.443 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[0] ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_B[2] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.603     ;
; -13.441 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[0] ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_B[1] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.601     ;
; -13.440 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|opcode[11]   ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[2] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.600     ;
; -13.438 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~69   ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.598     ;
; -13.428 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~421  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.588     ;
; -13.424 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[1] ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_B[2] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.584     ;
; -13.422 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[1] ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_B[1] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.582     ;
; -13.421 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~485  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[2] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.581     ;
; -13.406 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~103  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.566     ;
; -13.395 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[2] ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[0] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.555     ;
; -13.392 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~302  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[2] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.552     ;
; -13.391 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~102  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.551     ;
; -13.384 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~46   ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.544     ;
; -13.380 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~81   ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.540     ;
; -13.377 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~42   ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[1] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.537     ;
; -13.364 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~139  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[2] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.524     ;
; -13.362 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~101  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[0] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.522     ;
; -13.361 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~308  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.521     ;
; -13.356 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~422  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[0] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.516     ;
; -13.341 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~50   ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.501     ;
; -13.330 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_B[1] ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[2] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.490     ;
; -13.329 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~178  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[2] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.489     ;
; -13.323 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~133  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.483     ;
; -13.320 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|SVmode       ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[2] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.059     ; 31.421     ;
; -13.305 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~69   ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[2] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.465     ;
; -13.295 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~421  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[2] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.455     ;
; -13.273 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~103  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[2] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.433     ;
; -13.267 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~109  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.427     ;
; -13.260 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~40   ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.420     ;
; -13.258 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~102  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[2] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.418     ;
; -13.252 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~42   ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[0] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.412     ;
; -13.251 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~46   ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[2] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.411     ;
; -13.247 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~81   ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[2] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.407     ;
; -13.243 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[0] ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_B[0] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.403     ;
; -13.243 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~145  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.403     ;
; -13.229 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~518  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.389     ;
; -13.228 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~308  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[2] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.388     ;
; -13.224 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[1] ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_B[0] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.384     ;
; -13.220 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~37   ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.380     ;
; -13.218 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~390  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.378     ;
; -13.215 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~77   ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.009      ; 31.384     ;
; -13.208 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~50   ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[2] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.368     ;
; -13.204 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~49   ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.364     ;
; -13.192 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|opcode[11]   ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[1] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.352     ;
; -13.190 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~133  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[2] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.350     ;
; -13.183 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~236  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.343     ;
; -13.173 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~485  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[1] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.333     ;
; -13.166 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_B[2] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.326     ;
; -13.164 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_B[1] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.324     ;
; -13.160 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~465  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.320     ;
; -13.152 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|opcode[5]    ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.312     ;
; -13.152 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~38   ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_B[2] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.312     ;
; -13.151 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~294  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_B[2] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.009      ; 31.320     ;
; -13.150 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~38   ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_B[1] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.310     ;
; -13.149 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~294  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_B[1] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.009      ; 31.318     ;
; -13.144 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~302  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[1] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.304     ;
; -13.134 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~109  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[2] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.294     ;
; -13.127 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~40   ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[2] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.287     ;
; -13.121 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~436  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.281     ;
; -13.117 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~71   ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.277     ;
; -13.116 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~139  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[1] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.276     ;
; -13.110 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile~145  ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[2] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; 0.000      ; 31.270     ;
+---------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.822 ; VirtualToplevel:soc_inst|DMACache:mydmacache|servicechannel[1]                                  ; VirtualToplevel:soc_inst|DMACache:mydmacache|servicechannel[1]                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.837      ;
; 0.822 ; VirtualToplevel:soc_inst|DMACache:mydmacache|servicechannel[2]                                  ; VirtualToplevel:soc_inst|DMACache:mydmacache|servicechannel[2]                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.837      ;
; 0.822 ; VirtualToplevel:soc_inst|DMACache:mydmacache|servicechannel[0]                                  ; VirtualToplevel:soc_inst|DMACache:mydmacache|servicechannel[0]                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.837      ;
; 0.822 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|wbmemmask[1]                                   ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|wbmemmask[1]                                        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.837      ;
; 0.822 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|wbmemmask[3]                                   ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|wbmemmask[3]                                        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.837      ;
; 0.822 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|last_opc_read[11]                              ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|last_opc_read[11]                                   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.837      ;
; 0.822 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|last_opc_read[9]                               ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|last_opc_read[9]                                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.837      ;
; 0.822 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|last_opc_read[10]                              ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|last_opc_read[10]                                   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.837      ;
; 0.822 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|last_opc_read[5]                               ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|last_opc_read[5]                                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.837      ;
; 0.822 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|last_opc_read[3]                               ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|last_opc_read[3]                                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.837      ;
; 0.822 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|last_opc_read[0]                               ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|last_opc_read[0]                                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.837      ;
; 0.822 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|last_opc_read[2]                               ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|last_opc_read[2]                                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.837      ;
; 0.822 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|last_opc_read[4]                               ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|last_opc_read[4]                                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.837      ;
; 0.822 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|last_opc_read[1]                               ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|last_opc_read[1]                                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.837      ;
; 0.822 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|asl_VFlag                        ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|asl_VFlag                             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.837      ;
; 0.822 ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|spi_interface:myspi|sd_out[0]       ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|spi_interface:myspi|sd_out[0]            ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.837      ;
; 0.860 ; VirtualToplevel:soc_inst|sdram:mysdram|vga_data[2]                                              ; VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[2]                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.875      ;
; 0.860 ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_pointer[4]                                ; VirtualToplevel:soc_inst|vga_controller:myvga|spr0channel_fromhost.addr[4]                           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.875      ;
; 0.860 ; VirtualToplevel:soc_inst|vga_controller:myvga|framebuffer_pointer[14]                           ; VirtualToplevel:soc_inst|vga_controller:myvga|vgachannel_fromhost.addr[14]                           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.875      ;
; 0.860 ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|repeatlen[6]           ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.reqlen[6]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.875      ;
; 0.860 ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|repeatlen[4]           ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.reqlen[4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.875      ;
; 0.861 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|mulu_reg[17]                     ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|mulu_reg[16]                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.876      ;
; 0.861 ; VirtualToplevel:soc_inst|sdram:mysdram|vga_data[13]                                             ; VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[13]                             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.876      ;
; 0.861 ; VirtualToplevel:soc_inst|sdram:mysdram|vga_data[1]                                              ; VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[1]                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.876      ;
; 0.861 ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|repeatlen[2]           ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.reqlen[2]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.876      ;
; 0.861 ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|repeatlen[15]          ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.reqlen[15] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.876      ;
; 0.861 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|last_data_in[7]                                ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|last_data_in[23]                                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.876      ;
; 0.861 ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_in_s2[5]                       ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_in_s[5]                             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.876      ;
; 0.861 ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_in_s2[8]                       ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_in_s[8]                             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.876      ;
; 0.862 ; VirtualToplevel:soc_inst|vga_reg_addr[5]                                                        ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_addr[5]                                        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.877      ;
; 0.862 ; VirtualToplevel:soc_inst|sdram:mysdram|vga_data[3]                                              ; VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[3]                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.877      ;
; 0.862 ; VirtualToplevel:soc_inst|sdram:mysdram|sdram_state.ph8                                          ; VirtualToplevel:soc_inst|sdram:mysdram|sdram_state.ph9                                               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.877      ;
; 0.862 ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_data_buf[10]                              ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_data[10]                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.877      ;
; 0.862 ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|repeatlen[1]           ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.reqlen[1]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.877      ;
; 0.862 ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|repeatlen[2]           ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.reqlen[2]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.877      ;
; 0.862 ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|repeatlen[14]          ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.reqlen[14] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.877      ;
; 0.862 ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|repeatlen[13]          ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.reqlen[13] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.877      ;
; 0.862 ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|repeatlen[12]          ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.reqlen[12] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.877      ;
; 0.862 ; VirtualToplevel:soc_inst|sdram:mysdram|vga_data[9]                                              ; VirtualToplevel:soc_inst|DMACache:mydmacache|data_from_ram[9]                                        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.877      ;
; 0.862 ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_in_s2[3]                       ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_in_s[3]                             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.877      ;
; 0.863 ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_in_s2[6]                       ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_in_s[6]                             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.878      ;
; 0.864 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[23]                      ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[24]                           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.879      ;
; 0.864 ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_pointer[7]                                ; VirtualToplevel:soc_inst|vga_controller:myvga|spr0channel_fromhost.addr[7]                           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.879      ;
; 0.864 ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_pointer[0]                                ; VirtualToplevel:soc_inst|vga_controller:myvga|spr0channel_fromhost.addr[0]                           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.879      ;
; 0.865 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|mulu_reg[20]                     ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|mulu_reg[19]                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.880      ;
; 0.865 ; VirtualToplevel:soc_inst|vga_controller:myvga|framebuffer_pointer[13]                           ; VirtualToplevel:soc_inst|vga_controller:myvga|vgachannel_fromhost.addr[13]                           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.880      ;
; 0.865 ; VirtualToplevel:soc_inst|vga_controller:myvga|framebuffer_pointer[19]                           ; VirtualToplevel:soc_inst|vga_controller:myvga|vgachannel_fromhost.addr[19]                           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.880      ;
; 0.865 ; VirtualToplevel:soc_inst|vga_controller:myvga|framebuffer_pointer[22]                           ; VirtualToplevel:soc_inst|vga_controller:myvga|vgachannel_fromhost.addr[22]                           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.880      ;
; 0.865 ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|repeatlen[6]           ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.reqlen[6]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.880      ;
; 0.865 ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|repeatlen[15]          ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.reqlen[15] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.880      ;
; 0.865 ; VirtualToplevel:soc_inst|vga_controller:myvga|framebuffer_pointer[8]                            ; VirtualToplevel:soc_inst|vga_controller:myvga|vgachannel_fromhost.addr[8]                            ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.880      ;
; 0.865 ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_in_s2[1]                       ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_in_s[1]                             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.880      ;
; 0.865 ; VirtualToplevel:soc_inst|sdram:mysdram|sdram_state.ph6                                          ; VirtualToplevel:soc_inst|sdram:mysdram|sdram_state.ph7                                               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.880      ;
; 0.866 ; VirtualToplevel:soc_inst|sdram:mysdram|sdram_state.ph7                                          ; VirtualToplevel:soc_inst|sdram:mysdram|sdram_state.ph8                                               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.881      ;
; 0.866 ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_pointer[12]                               ; VirtualToplevel:soc_inst|vga_controller:myvga|spr0channel_fromhost.addr[12]                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.881      ;
; 0.866 ; VirtualToplevel:soc_inst|vga_controller:myvga|framebuffer_pointer[12]                           ; VirtualToplevel:soc_inst|vga_controller:myvga|vgachannel_fromhost.addr[12]                           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.881      ;
; 0.866 ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_pointer[13]                               ; VirtualToplevel:soc_inst|vga_controller:myvga|spr0channel_fromhost.addr[13]                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.881      ;
; 0.866 ; VirtualToplevel:soc_inst|vga_controller:myvga|framebuffer_pointer[16]                           ; VirtualToplevel:soc_inst|vga_controller:myvga|vgachannel_fromhost.addr[16]                           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.881      ;
; 0.866 ; VirtualToplevel:soc_inst|vga_controller:myvga|framebuffer_pointer[23]                           ; VirtualToplevel:soc_inst|vga_controller:myvga|vgachannel_fromhost.addr[23]                           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.881      ;
; 0.866 ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_data_buf[2]                               ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_data[2]                                        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.881      ;
; 0.866 ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_data_buf[6]                               ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_data[6]                                        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.881      ;
; 0.866 ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_data_buf[5]                               ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_data[5]                                        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.881      ;
; 0.866 ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_data_buf[0]                               ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_data[0]                                        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.881      ;
; 0.866 ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|repeatlen[5]           ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.reqlen[5]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.881      ;
; 0.866 ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|repeatlen[8]           ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.reqlen[8]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.881      ;
; 0.866 ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_pointer[8]                                ; VirtualToplevel:soc_inst|vga_controller:myvga|spr0channel_fromhost.addr[8]                           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.881      ;
; 0.866 ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|spi_interface:myspi|sd_in_shift[13] ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|spi_interface:myspi|sd_in_shift[14]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.881      ;
; 0.867 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|mulu_reg[6]                      ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|mulu_reg[5]                           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|mulu_reg[5]                      ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|mulu_reg[4]                           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; VirtualToplevel:soc_inst|sdram:mysdram|vga_data[12]                                             ; VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[12]                             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[20]                      ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[21]                           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[16]                      ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[17]                           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; VirtualToplevel:soc_inst|vga_controller:myvga|framebuffer_pointer[21]                           ; VirtualToplevel:soc_inst|vga_controller:myvga|vgachannel_fromhost.addr[21]                           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_data_buf[1]                               ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_data[1]                                        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|repeatlen[13]          ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.reqlen[13] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|repeatlen[9]           ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.reqlen[9]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_pointer[9]                                ; VirtualToplevel:soc_inst|vga_controller:myvga|spr0channel_fromhost.addr[9]                           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|spi_interface:myspi|sd_in_shift[14] ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|spi_interface:myspi|sd_in_shift[15]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.882      ;
; 0.868 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|mulu_reg[30]                     ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|mulu_reg[29]                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.883      ;
; 0.868 ; VirtualToplevel:soc_inst|vga_controller:myvga|framebuffer_pointer[17]                           ; VirtualToplevel:soc_inst|vga_controller:myvga|vgachannel_fromhost.addr[17]                           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.883      ;
; 0.868 ; VirtualToplevel:soc_inst|vga_controller:myvga|framebuffer_pointer[24]                           ; VirtualToplevel:soc_inst|vga_controller:myvga|vgachannel_fromhost.addr[24]                           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.883      ;
; 0.868 ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_data_buf[8]                               ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_data[8]                                        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.883      ;
; 0.868 ; VirtualToplevel:soc_inst|vga_controller:myvga|framebuffer_pointer[11]                           ; VirtualToplevel:soc_inst|vga_controller:myvga|vgachannel_fromhost.addr[11]                           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.883      ;
; 0.868 ; VirtualToplevel:soc_inst|vga_controller:myvga|framebuffer_pointer[0]                            ; VirtualToplevel:soc_inst|vga_controller:myvga|vgachannel_fromhost.addr[0]                            ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.883      ;
; 0.868 ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_in_s2[15]                      ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_in_s[15]                            ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.883      ;
; 0.868 ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_in_s2[12]                      ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_in_s[12]                            ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.883      ;
; 0.868 ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_in_s2[2]                       ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_in_s[2]                             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.883      ;
; 0.868 ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|spi_interface:myspi|sd_in_shift[9]  ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|spi_interface:myspi|sd_in_shift[10]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.883      ;
; 0.869 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|mulu_reg[28]                     ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|mulu_reg[27]                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.884      ;
; 0.869 ; VirtualToplevel:soc_inst|vga_controller:myvga|framebuffer_pointer[18]                           ; VirtualToplevel:soc_inst|vga_controller:myvga|vgachannel_fromhost.addr[18]                           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.884      ;
; 0.869 ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_data_buf[4]                               ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_data[4]                                        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.884      ;
; 0.869 ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_pointer[6]                                ; VirtualToplevel:soc_inst|vga_controller:myvga|spr0channel_fromhost.addr[6]                           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.884      ;
; 0.869 ; VirtualToplevel:soc_inst|vga_controller:myvga|framebuffer_pointer[6]                            ; VirtualToplevel:soc_inst|vga_controller:myvga|vgachannel_fromhost.addr[6]                            ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.884      ;
; 0.869 ; VirtualToplevel:soc_inst|vga_controller:myvga|framebuffer_pointer[7]                            ; VirtualToplevel:soc_inst|vga_controller:myvga|vgachannel_fromhost.addr[7]                            ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.884      ;
; 0.869 ; VirtualToplevel:soc_inst|vga_controller:myvga|framebuffer_pointer[9]                            ; VirtualToplevel:soc_inst|vga_controller:myvga|vgachannel_fromhost.addr[9]                            ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.884      ;
; 0.870 ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[30]                      ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[31]                           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.885      ;
; 0.870 ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_data_buf[7]                               ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_data[7]                                        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.885      ;
; 0.870 ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_data_buf[11]                              ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_data[11]                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.885      ;
; 0.870 ; VirtualToplevel:soc_inst|vga_controller:myvga|framebuffer_pointer[10]                           ; VirtualToplevel:soc_inst|vga_controller:myvga|vgachannel_fromhost.addr[10]                           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.885      ;
; 0.870 ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_pointer[11]                               ; VirtualToplevel:soc_inst|vga_controller:myvga|spr0channel_fromhost.addr[11]                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.885      ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                        ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 4.614 ; reset_n                                                       ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|Reset                                         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.059     ; 13.487     ;
; 4.614 ; reset_n                                                       ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|syncReset[3]                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.059     ; 13.487     ;
; 4.614 ; reset_n                                                       ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|syncReset[2]                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.059     ; 13.487     ;
; 4.614 ; reset_n                                                       ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|syncReset[1]                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.059     ; 13.487     ;
; 4.614 ; reset_n                                                       ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|syncReset[0]                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.059     ; 13.487     ;
; 7.200 ; VirtualToplevel:soc_inst|sdram:mysdram|init_done              ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|Reset                                         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.135     ; 10.825     ;
; 7.200 ; VirtualToplevel:soc_inst|sdram:mysdram|init_done              ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|syncReset[3]                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.135     ; 10.825     ;
; 7.200 ; VirtualToplevel:soc_inst|sdram:mysdram|init_done              ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|syncReset[2]                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.135     ; 10.825     ;
; 7.200 ; VirtualToplevel:soc_inst|sdram:mysdram|init_done              ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|syncReset[1]                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.135     ; 10.825     ;
; 7.200 ; VirtualToplevel:soc_inst|sdram:mysdram|init_done              ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|syncReset[0]                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.135     ; 10.825     ;
; 7.624 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|chardatashift[1]    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.074     ; 10.462     ;
; 8.199 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|pixel               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 9.885      ;
; 8.199 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|window              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 9.885      ;
; 8.199 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|romaddr[0]          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 9.885      ;
; 8.199 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|romaddr[1]          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 9.885      ;
; 8.199 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|romaddr[2]          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 9.885      ;
; 8.199 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|romaddr[3]          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 9.885      ;
; 8.199 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|romaddr[4]          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 9.885      ;
; 8.199 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|romaddr[5]          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 9.885      ;
; 8.199 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|romaddr[6]          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 9.885      ;
; 8.199 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|romaddr[7]          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 9.885      ;
; 8.199 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|romaddr[8]          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 9.885      ;
; 8.199 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|romaddr[9]          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 9.885      ;
; 8.199 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|chardatashift[7]    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 9.885      ;
; 8.199 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|chardatashift[6]    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 9.885      ;
; 8.199 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|ycounter[0]         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 9.885      ;
; 8.199 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|ycounter[1]         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 9.885      ;
; 8.199 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|ycounter[2]         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 9.885      ;
; 8.199 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|chardatashift[5]    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 9.885      ;
; 8.199 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|chardatashift[4]    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 9.885      ;
; 8.199 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|messageaddr[0]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 9.885      ;
; 8.199 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|messageaddr[1]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 9.885      ;
; 8.199 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|messageaddr[2]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 9.885      ;
; 8.199 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|messageaddr[3]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 9.885      ;
; 8.199 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|messageaddr[4]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 9.885      ;
; 8.199 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|messageaddr[5]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 9.885      ;
; 8.199 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|messageaddr[6]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 9.885      ;
; 8.199 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|messageaddr[7]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 9.885      ;
; 8.199 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|messageaddr[8]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 9.885      ;
; 8.199 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|messageaddr[9]      ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 9.885      ;
; 8.199 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|messageaddr[10]     ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 9.885      ;
; 8.199 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|chardatashift[3]    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 9.885      ;
; 8.199 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|chardatashift[2]    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 9.885      ;
; 8.578 ; VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|init ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|Reset                                         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.135     ; 9.447      ;
; 8.578 ; VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|init ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|syncReset[3]                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.135     ; 9.447      ;
; 8.578 ; VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|init ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|syncReset[2]                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.135     ; 9.447      ;
; 8.578 ; VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|init ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|syncReset[1]                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.135     ; 9.447      ;
; 8.578 ; VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|init ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|syncReset[0]                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.135     ; 9.447      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|spi_interface:myspi|sck            ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|simple_uart:myuart|txstate         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|spi_interface:myspi|shiftcnt[3]    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_ypos[11]                                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_reg_datain[11]                                                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|spi_interface:myspi|shiftcnt[13]   ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter7[8]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter7[9]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter7[10] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter7[11] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter7[12] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter7[13] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter7[14] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter7[15] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|prgstate.mem                                                          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_ypos[10]                                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_addr[0]                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_addr[1]                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_addr[2]                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_addr[3]                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_addr[4]                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_addr[5]                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_addr[6]                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_addr[7]                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_addr[8]                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_addr[9]                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_addr[10]                                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_ypos[9]                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_reg_datain[8]                                                     ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_ypos[8]                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|interrupt_controller:myint|pending[0]                                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_reg_datain[7]                                                     ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_ypos[7]                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_ypos[6]                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|simple_uart:myuart|txint           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_xpos[5]                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_ypos[5]                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter0[8]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter0[9]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter0[10] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter0[11] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter0[12] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter0[13] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter0[14] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter0[15] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter5[0]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter5[1]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter5[2]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter5[3]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter5[4]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter5[5]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
; 9.120 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter5[6]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 18.197       ; -0.076     ; 8.964      ;
+-------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|init_done                                                     ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|slot1_bank[0]                                                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|slot1_bank[1]                                                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|sdram_slot2.idle                                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|sdram_slot1.refresh                                           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|sdram_state.ph1                                               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|sdram_state.ph2                                               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|sdram_slot1.port0                                             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|sdram_slot2.writecache                                        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|sdwrite                                                       ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|sdram_slot2.port1                                             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|sdram_state.ph9                                               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|sdram_slot1.writecache                                        ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|sdram_state.ph4                                               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|sdram_state.ph10                                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|sdram_slot1.port1                                             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|sdram_state.ph5                                               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|writecache_state.waitwrite                                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|writecache_req                                                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|sdram_slot1.idle                                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|writecache_burst                                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|writecache_state.fill                                         ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|writecache_dirty                                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|slot2_bank[0]                                                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|slot2_bank[1]                                                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|sdram_state.ph12                                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|sdram_state.ph13                                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|sdram_state.ph14                                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|initstate[1]                                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|initstate[0]                                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|initstate[2]                                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|initstate[3]                                                  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|writecache_dqm[0]                                             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|writecache_dqm[2]                                             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|sdram_state.ph3                                               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|sdram_state.ph11                                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|writecache_dqm[1]                                             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|writecache_dqm[3]                                             ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|sdram_state.ph15                                              ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|sdram_state.ph0                                               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|sdram_state.ph8                                               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|sdram_state.ph6                                               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 6.156 ; reset_n                                                       ; VirtualToplevel:soc_inst|sdram:mysdram|sdram_state.ph7                                               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 6.247      ;
; 7.394 ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_overlay ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|pixel                     ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 7.409      ;
; 7.394 ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_overlay ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|window                    ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 7.409      ;
; 7.394 ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_overlay ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|romaddr[0]                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 7.409      ;
; 7.394 ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_overlay ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|romaddr[1]                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 7.409      ;
; 7.394 ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_overlay ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|romaddr[2]                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 7.409      ;
; 7.394 ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_overlay ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|romaddr[3]                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 7.409      ;
; 7.394 ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_overlay ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|romaddr[4]                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 7.409      ;
; 7.394 ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_overlay ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|romaddr[5]                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 7.409      ;
; 7.394 ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_overlay ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|romaddr[6]                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 7.409      ;
; 7.394 ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_overlay ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|romaddr[7]                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 7.409      ;
; 7.394 ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_overlay ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|romaddr[8]                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 7.409      ;
; 7.394 ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_overlay ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|romaddr[9]                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 7.409      ;
; 7.394 ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_overlay ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|chardatashift[7]          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 7.409      ;
; 7.394 ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_overlay ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|chardatashift[6]          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 7.409      ;
; 7.394 ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_overlay ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|ycounter[0]               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 7.409      ;
; 7.394 ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_overlay ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|ycounter[1]               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 7.409      ;
; 7.394 ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_overlay ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|ycounter[2]               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 7.409      ;
; 7.394 ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_overlay ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|chardatashift[5]          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 7.409      ;
; 7.394 ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_overlay ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|chardatashift[4]          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 7.409      ;
; 7.394 ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_overlay ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|messageaddr[0]            ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 7.409      ;
; 7.394 ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_overlay ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|messageaddr[1]            ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 7.409      ;
; 7.394 ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_overlay ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|messageaddr[2]            ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 7.409      ;
; 7.394 ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_overlay ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|messageaddr[3]            ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 7.409      ;
; 7.394 ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_overlay ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|messageaddr[4]            ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 7.409      ;
; 7.394 ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_overlay ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|messageaddr[5]            ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 7.409      ;
; 7.394 ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_overlay ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|messageaddr[6]            ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 7.409      ;
; 7.394 ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_overlay ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|messageaddr[7]            ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 7.409      ;
; 7.394 ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_overlay ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|messageaddr[8]            ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 7.409      ;
; 7.394 ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_overlay ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|messageaddr[9]            ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 7.409      ;
; 7.394 ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_overlay ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|messageaddr[10]           ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 7.409      ;
; 7.394 ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_overlay ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|chardatashift[3]          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 7.409      ;
; 7.394 ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_overlay ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|chardatashift[2]          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 7.409      ;
; 7.969 ; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_overlay ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|chardatashift[1]          ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 7.986      ;
; 9.019 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.reqlen[9]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.035     ; 8.999      ;
; 9.019 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.reqlen[13] ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.035     ; 8.999      ;
; 9.021 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|req_pending                                                                 ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 9.036      ;
; 9.021 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|risingedge_divider:myclkdiv|counter[1]                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 9.036      ;
; 9.021 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|risingedge_divider:myclkdiv|counter[0]                ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 9.036      ;
; 9.021 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.setreqlen  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 9.036      ;
; 9.021 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.setreqlen  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 9.036      ;
; 9.021 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.setreqlen  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 9.036      ;
; 9.021 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.setreqlen  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 9.036      ;
; 9.021 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|fast_prgstate                                                               ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 9.036      ;
; 9.021 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.reqlen[0]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 9.036      ;
; 9.021 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.reqlen[0]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 9.036      ;
; 9.021 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.reqlen[0]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 9.036      ;
; 9.021 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.reqlen[0]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 9.036      ;
; 9.021 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.reqlen[1]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 9.036      ;
; 9.021 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.reqlen[1]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 9.036      ;
; 9.021 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.reqlen[1]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 9.036      ;
; 9.021 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.reqlen[1]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 9.036      ;
; 9.021 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.reqlen[2]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 9.036      ;
; 9.021 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.reqlen[2]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 9.036      ;
; 9.021 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.reqlen[2]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 9.036      ;
; 9.021 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.reqlen[2]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 9.036      ;
; 9.021 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.reqlen[3]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 9.036      ;
; 9.021 ; VirtualToplevel:soc_inst|reset                                ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.reqlen[3]  ; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 9.036      ;
+-------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                                                                                                      ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a11~porta_address_reg1 ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a11~porta_address_reg2 ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a11~porta_address_reg3 ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a11~porta_address_reg4 ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a11~porta_address_reg5 ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a11~porta_address_reg6 ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a11~porta_address_reg7 ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a11~porta_address_reg8 ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a11~porta_datain_reg1  ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a11~porta_datain_reg2  ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a11~porta_datain_reg3  ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a11~porta_datain_reg4  ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a11~porta_datain_reg5  ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a11~porta_datain_reg6  ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a11~porta_datain_reg7  ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a11~porta_datain_reg8  ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a11~porta_memory_reg1  ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a11~porta_memory_reg2  ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a11~porta_memory_reg3  ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a11~porta_memory_reg4  ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a11~porta_memory_reg5  ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a11~porta_memory_reg6  ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a11~porta_memory_reg7  ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a11~porta_memory_reg8  ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a11~porta_we_reg       ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a11~portb_address_reg1 ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a11~portb_address_reg2 ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a11~portb_address_reg3 ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a11~portb_address_reg4 ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a11~portb_address_reg5 ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a11~portb_address_reg6 ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a11~portb_address_reg7 ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a11~portb_address_reg8 ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a9~porta_address_reg1  ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a9~porta_address_reg2  ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a9~porta_address_reg3  ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a9~porta_address_reg4  ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a9~porta_address_reg5  ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a9~porta_address_reg6  ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a9~porta_address_reg7  ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a9~porta_address_reg8  ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a9~porta_datain_reg1   ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a9~porta_datain_reg2   ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a9~porta_datain_reg3   ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a9~porta_datain_reg4   ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a9~porta_datain_reg5   ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a9~porta_datain_reg6   ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a9~porta_memory_reg0   ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a9~porta_memory_reg1   ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a9~porta_memory_reg2   ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a9~porta_memory_reg3   ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a9~porta_memory_reg4   ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a9~porta_memory_reg5   ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a9~porta_memory_reg6   ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a9~porta_we_reg        ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a9~portb_address_reg0  ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a9~portb_address_reg1  ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a9~portb_address_reg2  ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a9~portb_address_reg3  ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a9~portb_address_reg4  ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a9~portb_address_reg5  ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a9~portb_address_reg6  ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a9~portb_address_reg7  ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_sjg1:auto_generated|ram_block1a9~portb_address_reg8  ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:0:myfifocounter|counter[0]                                                          ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:0:myfifocounter|counter[1]                                                          ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:0:myfifocounter|counter[2]                                                          ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:0:myfifocounter|counter[3]                                                          ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:0:myfifocounter|counter[4]                                                          ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:0:myfifocounter|counter[5]                                                          ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:0:myfifocounter|counter[6]                                                          ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:1:myfifocounter|counter[0]                                                          ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:1:myfifocounter|counter[1]                                                          ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:1:myfifocounter|counter[2]                                                          ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:1:myfifocounter|counter[3]                                                          ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:1:myfifocounter|counter[4]                                                          ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:1:myfifocounter|counter[5]                                                          ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:1:myfifocounter|counter[6]                                                          ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:2:myfifocounter|counter[0]                                                          ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:2:myfifocounter|counter[1]                                                          ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:2:myfifocounter|counter[2]                                                          ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:2:myfifocounter|counter[3]                                                          ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:2:myfifocounter|counter[4]                                                          ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:2:myfifocounter|counter[5]                                                          ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:2:myfifocounter|counter[6]                                                          ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:3:myfifocounter|counter[0]                                                          ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:3:myfifocounter|counter[1]                                                          ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:3:myfifocounter|counter[2]                                                          ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:3:myfifocounter|counter[3]                                                          ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:3:myfifocounter|counter[4]                                                          ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:3:myfifocounter|counter[5]                                                          ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:3:myfifocounter|counter[6]                                                          ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:4:myfifocounter|counter[0]                                                          ;
; 7.280 ; 9.098        ; 1.818          ; High Pulse Width ; pll_inst|altpll_component|pll|clk[0] ; Rise       ; VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:4:myfifocounter|counter[1]                                                          ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'clk_21m'                                                                                            ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------+
; 18.197 ; 18.197       ; 0.000          ; High Pulse Width ; clk_21m ; Rise       ; clk_21m|combout                        ;
; 18.197 ; 18.197       ; 0.000          ; Low Pulse Width  ; clk_21m ; Rise       ; clk_21m|combout                        ;
; 18.197 ; 18.197       ; 0.000          ; High Pulse Width ; clk_21m ; Rise       ; pll_inst|altpll_component|pll|clk[0]   ;
; 18.197 ; 18.197       ; 0.000          ; Low Pulse Width  ; clk_21m ; Rise       ; pll_inst|altpll_component|pll|clk[0]   ;
; 18.197 ; 18.197       ; 0.000          ; High Pulse Width ; clk_21m ; Rise       ; pll_inst|altpll_component|pll|clk[1]   ;
; 18.197 ; 18.197       ; 0.000          ; Low Pulse Width  ; clk_21m ; Rise       ; pll_inst|altpll_component|pll|clk[1]   ;
; 18.197 ; 18.197       ; 0.000          ; High Pulse Width ; clk_21m ; Rise       ; pll_inst|altpll_component|pll|inclk[0] ;
; 18.197 ; 18.197       ; 0.000          ; Low Pulse Width  ; clk_21m ; Rise       ; pll_inst|altpll_component|pll|inclk[0] ;
; 33.811 ; 36.394       ; 2.583          ; Port Rate        ; clk_21m ; Rise       ; clk_21m                                ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-----------------+------------+--------+--------+------------+--------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+-----------------+------------+--------+--------+------------+--------------------------------------+
; ps2_clk         ; clk_21m    ; 7.770  ; 7.770  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; ps2_dat         ; clk_21m    ; 6.884  ; 6.884  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; rs232_rxd       ; clk_21m    ; 6.899  ; 6.899  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; sd_miso         ; clk_21m    ; 7.249  ; 7.249  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; sdram_data[*]   ; clk_21m    ; 10.230 ; 10.230 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[0]  ; clk_21m    ; 10.230 ; 10.230 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[1]  ; clk_21m    ; 9.985  ; 9.985  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[2]  ; clk_21m    ; 9.983  ; 9.983  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[3]  ; clk_21m    ; 9.712  ; 9.712  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[4]  ; clk_21m    ; 9.595  ; 9.595  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[5]  ; clk_21m    ; 9.914  ; 9.914  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[6]  ; clk_21m    ; 9.787  ; 9.787  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[7]  ; clk_21m    ; 9.293  ; 9.293  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[8]  ; clk_21m    ; 8.299  ; 8.299  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[9]  ; clk_21m    ; 7.854  ; 7.854  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[10] ; clk_21m    ; 7.440  ; 7.440  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[11] ; clk_21m    ; 8.258  ; 8.258  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[12] ; clk_21m    ; 7.771  ; 7.771  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[13] ; clk_21m    ; 8.369  ; 8.369  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[14] ; clk_21m    ; 8.106  ; 8.106  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[15] ; clk_21m    ; 7.105  ; 7.105  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
+-----------------+------------+--------+--------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------------+------------+---------+---------+------------+--------------------------------------+
; Data Port       ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                      ;
+-----------------+------------+---------+---------+------------+--------------------------------------+
; ps2_clk         ; clk_21m    ; -6.462  ; -6.462  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; ps2_dat         ; clk_21m    ; -6.832  ; -6.832  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; rs232_rxd       ; clk_21m    ; -6.847  ; -6.847  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; sd_miso         ; clk_21m    ; -7.197  ; -7.197  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; sdram_data[*]   ; clk_21m    ; -7.053  ; -7.053  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[0]  ; clk_21m    ; -10.178 ; -10.178 ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[1]  ; clk_21m    ; -9.933  ; -9.933  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[2]  ; clk_21m    ; -9.931  ; -9.931  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[3]  ; clk_21m    ; -9.660  ; -9.660  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[4]  ; clk_21m    ; -9.543  ; -9.543  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[5]  ; clk_21m    ; -9.862  ; -9.862  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[6]  ; clk_21m    ; -9.735  ; -9.735  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[7]  ; clk_21m    ; -9.241  ; -9.241  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[8]  ; clk_21m    ; -8.247  ; -8.247  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[9]  ; clk_21m    ; -7.802  ; -7.802  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[10] ; clk_21m    ; -7.388  ; -7.388  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[11] ; clk_21m    ; -8.206  ; -8.206  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[12] ; clk_21m    ; -7.719  ; -7.719  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[13] ; clk_21m    ; -8.317  ; -8.317  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[14] ; clk_21m    ; -8.054  ; -8.054  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[15] ; clk_21m    ; -7.053  ; -7.053  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
+-----------------+------------+---------+---------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                              ;
+-----------------+------------+--------+--------+------------+--------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+-----------------+------------+--------+--------+------------+--------------------------------------+
; led[*]          ; clk_21m    ; 6.465  ; 6.465  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  led[0]         ; clk_21m    ; 5.050  ; 5.050  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  led[2]         ; clk_21m    ; 4.666  ; 4.666  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  led[3]         ; clk_21m    ; 4.199  ; 4.199  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  led[4]         ; clk_21m    ; 4.217  ; 4.217  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  led[5]         ; clk_21m    ; 4.621  ; 4.621  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  led[6]         ; clk_21m    ; 4.198  ; 4.198  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  led[7]         ; clk_21m    ; 4.198  ; 4.198  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  led[8]         ; clk_21m    ; 6.465  ; 6.465  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; ps2_clk         ; clk_21m    ; 4.064  ; 4.064  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; ps2_dat         ; clk_21m    ; 4.072  ; 4.072  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; rs232_txd       ; clk_21m    ; 6.965  ; 6.965  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; sd_clk          ; clk_21m    ; 5.024  ; 5.024  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; sd_cs_n         ; clk_21m    ; 4.830  ; 4.830  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; sd_mosi         ; clk_21m    ; 5.174  ; 5.174  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; sdram_addr[*]   ; clk_21m    ; 5.997  ; 5.997  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_addr[0]  ; clk_21m    ; 4.851  ; 4.851  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_addr[1]  ; clk_21m    ; 4.458  ; 4.458  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_addr[2]  ; clk_21m    ; 5.001  ; 5.001  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_addr[3]  ; clk_21m    ; 4.945  ; 4.945  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_addr[4]  ; clk_21m    ; 4.096  ; 4.096  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_addr[5]  ; clk_21m    ; 5.782  ; 5.782  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_addr[6]  ; clk_21m    ; 5.540  ; 5.540  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_addr[7]  ; clk_21m    ; 5.620  ; 5.620  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_addr[8]  ; clk_21m    ; 5.997  ; 5.997  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_addr[9]  ; clk_21m    ; 5.181  ; 5.181  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_addr[10] ; clk_21m    ; 4.745  ; 4.745  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_addr[11] ; clk_21m    ; 4.884  ; 4.884  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_addr[12] ; clk_21m    ; 4.898  ; 4.898  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; sdram_ba[*]     ; clk_21m    ; 5.533  ; 5.533  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_ba[0]    ; clk_21m    ; 5.533  ; 5.533  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_ba[1]    ; clk_21m    ; 5.516  ; 5.516  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; sdram_cas_n     ; clk_21m    ; 5.858  ; 5.858  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; sdram_cs_n      ; clk_21m    ; 5.862  ; 5.862  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; sdram_data[*]   ; clk_21m    ; 6.980  ; 6.980  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[0]  ; clk_21m    ; 6.980  ; 6.980  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[1]  ; clk_21m    ; 6.950  ; 6.950  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[2]  ; clk_21m    ; 6.629  ; 6.629  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[3]  ; clk_21m    ; 6.622  ; 6.622  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[4]  ; clk_21m    ; 6.647  ; 6.647  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[5]  ; clk_21m    ; 6.282  ; 6.282  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[6]  ; clk_21m    ; 6.636  ; 6.636  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[7]  ; clk_21m    ; 6.318  ; 6.318  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[8]  ; clk_21m    ; 5.352  ; 5.352  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[9]  ; clk_21m    ; 5.252  ; 5.252  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[10] ; clk_21m    ; 5.280  ; 5.280  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[11] ; clk_21m    ; 5.015  ; 5.015  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[12] ; clk_21m    ; 4.984  ; 4.984  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[13] ; clk_21m    ; 5.031  ; 5.031  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[14] ; clk_21m    ; 5.026  ; 5.026  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[15] ; clk_21m    ; 4.672  ; 4.672  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; sdram_ldqm      ; clk_21m    ; 6.564  ; 6.564  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; sdram_ras_n     ; clk_21m    ; 5.830  ; 5.830  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; sdram_udqm      ; clk_21m    ; 5.232  ; 5.232  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; sdram_we_n      ; clk_21m    ; 6.199  ; 6.199  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; vga_b[*]        ; clk_21m    ; 4.790  ; 4.790  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  vga_b[0]       ; clk_21m    ; 4.445  ; 4.445  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  vga_b[1]       ; clk_21m    ; 4.479  ; 4.479  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  vga_b[2]       ; clk_21m    ; 4.456  ; 4.456  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  vga_b[3]       ; clk_21m    ; 4.778  ; 4.778  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  vga_b[4]       ; clk_21m    ; 4.790  ; 4.790  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  vga_b[5]       ; clk_21m    ; 4.784  ; 4.784  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; vga_g[*]        ; clk_21m    ; 5.249  ; 5.249  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  vga_g[0]       ; clk_21m    ; 5.249  ; 5.249  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  vga_g[1]       ; clk_21m    ; 4.869  ; 4.869  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  vga_g[2]       ; clk_21m    ; 4.119  ; 4.119  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  vga_g[3]       ; clk_21m    ; 4.453  ; 4.453  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  vga_g[4]       ; clk_21m    ; 4.472  ; 4.472  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  vga_g[5]       ; clk_21m    ; 4.467  ; 4.467  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; vga_hsync       ; clk_21m    ; 5.324  ; 5.324  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; vga_r[*]        ; clk_21m    ; 6.646  ; 6.646  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  vga_r[0]       ; clk_21m    ; 6.646  ; 6.646  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  vga_r[1]       ; clk_21m    ; 5.549  ; 5.549  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  vga_r[2]       ; clk_21m    ; 5.265  ; 5.265  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  vga_r[3]       ; clk_21m    ; 5.563  ; 5.563  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  vga_r[4]       ; clk_21m    ; 5.528  ; 5.528  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  vga_r[5]       ; clk_21m    ; 5.224  ; 5.224  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; vga_vsync       ; clk_21m    ; 5.209  ; 5.209  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; sdram_clk       ; clk_21m    ; -0.379 ;        ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
; sdram_clk       ; clk_21m    ;        ; -0.379 ; Fall       ; pll_inst|altpll_component|pll|clk[1] ;
+-----------------+------------+--------+--------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+-----------------+------------+--------+--------+------------+--------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+-----------------+------------+--------+--------+------------+--------------------------------------+
; led[*]          ; clk_21m    ; 4.198  ; 4.198  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  led[0]         ; clk_21m    ; 5.050  ; 5.050  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  led[2]         ; clk_21m    ; 4.666  ; 4.666  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  led[3]         ; clk_21m    ; 4.199  ; 4.199  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  led[4]         ; clk_21m    ; 4.217  ; 4.217  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  led[5]         ; clk_21m    ; 4.621  ; 4.621  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  led[6]         ; clk_21m    ; 4.198  ; 4.198  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  led[7]         ; clk_21m    ; 4.198  ; 4.198  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  led[8]         ; clk_21m    ; 6.465  ; 6.465  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; ps2_clk         ; clk_21m    ; 4.064  ; 4.064  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; ps2_dat         ; clk_21m    ; 4.072  ; 4.072  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; rs232_txd       ; clk_21m    ; 6.965  ; 6.965  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; sd_clk          ; clk_21m    ; 5.024  ; 5.024  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; sd_cs_n         ; clk_21m    ; 4.830  ; 4.830  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; sd_mosi         ; clk_21m    ; 5.174  ; 5.174  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; sdram_addr[*]   ; clk_21m    ; 4.096  ; 4.096  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_addr[0]  ; clk_21m    ; 4.851  ; 4.851  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_addr[1]  ; clk_21m    ; 4.458  ; 4.458  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_addr[2]  ; clk_21m    ; 5.001  ; 5.001  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_addr[3]  ; clk_21m    ; 4.945  ; 4.945  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_addr[4]  ; clk_21m    ; 4.096  ; 4.096  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_addr[5]  ; clk_21m    ; 5.782  ; 5.782  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_addr[6]  ; clk_21m    ; 5.540  ; 5.540  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_addr[7]  ; clk_21m    ; 5.620  ; 5.620  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_addr[8]  ; clk_21m    ; 5.997  ; 5.997  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_addr[9]  ; clk_21m    ; 5.181  ; 5.181  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_addr[10] ; clk_21m    ; 4.745  ; 4.745  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_addr[11] ; clk_21m    ; 4.884  ; 4.884  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_addr[12] ; clk_21m    ; 4.898  ; 4.898  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; sdram_ba[*]     ; clk_21m    ; 5.516  ; 5.516  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_ba[0]    ; clk_21m    ; 5.533  ; 5.533  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_ba[1]    ; clk_21m    ; 5.516  ; 5.516  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; sdram_cas_n     ; clk_21m    ; 5.858  ; 5.858  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; sdram_cs_n      ; clk_21m    ; 5.862  ; 5.862  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; sdram_data[*]   ; clk_21m    ; 4.672  ; 4.672  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[0]  ; clk_21m    ; 6.980  ; 6.980  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[1]  ; clk_21m    ; 6.950  ; 6.950  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[2]  ; clk_21m    ; 6.629  ; 6.629  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[3]  ; clk_21m    ; 6.622  ; 6.622  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[4]  ; clk_21m    ; 6.647  ; 6.647  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[5]  ; clk_21m    ; 6.282  ; 6.282  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[6]  ; clk_21m    ; 6.636  ; 6.636  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[7]  ; clk_21m    ; 6.318  ; 6.318  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[8]  ; clk_21m    ; 5.352  ; 5.352  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[9]  ; clk_21m    ; 5.252  ; 5.252  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[10] ; clk_21m    ; 5.280  ; 5.280  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[11] ; clk_21m    ; 5.015  ; 5.015  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[12] ; clk_21m    ; 4.984  ; 4.984  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[13] ; clk_21m    ; 5.031  ; 5.031  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[14] ; clk_21m    ; 5.026  ; 5.026  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[15] ; clk_21m    ; 4.672  ; 4.672  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; sdram_ldqm      ; clk_21m    ; 6.564  ; 6.564  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; sdram_ras_n     ; clk_21m    ; 5.830  ; 5.830  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; sdram_udqm      ; clk_21m    ; 5.232  ; 5.232  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; sdram_we_n      ; clk_21m    ; 6.199  ; 6.199  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; vga_b[*]        ; clk_21m    ; 4.445  ; 4.445  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  vga_b[0]       ; clk_21m    ; 4.445  ; 4.445  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  vga_b[1]       ; clk_21m    ; 4.479  ; 4.479  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  vga_b[2]       ; clk_21m    ; 4.456  ; 4.456  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  vga_b[3]       ; clk_21m    ; 4.778  ; 4.778  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  vga_b[4]       ; clk_21m    ; 4.790  ; 4.790  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  vga_b[5]       ; clk_21m    ; 4.784  ; 4.784  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; vga_g[*]        ; clk_21m    ; 4.119  ; 4.119  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  vga_g[0]       ; clk_21m    ; 5.249  ; 5.249  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  vga_g[1]       ; clk_21m    ; 4.869  ; 4.869  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  vga_g[2]       ; clk_21m    ; 4.119  ; 4.119  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  vga_g[3]       ; clk_21m    ; 4.453  ; 4.453  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  vga_g[4]       ; clk_21m    ; 4.472  ; 4.472  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  vga_g[5]       ; clk_21m    ; 4.467  ; 4.467  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; vga_hsync       ; clk_21m    ; 5.324  ; 5.324  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; vga_r[*]        ; clk_21m    ; 5.224  ; 5.224  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  vga_r[0]       ; clk_21m    ; 6.646  ; 6.646  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  vga_r[1]       ; clk_21m    ; 5.549  ; 5.549  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  vga_r[2]       ; clk_21m    ; 5.265  ; 5.265  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  vga_r[3]       ; clk_21m    ; 5.563  ; 5.563  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  vga_r[4]       ; clk_21m    ; 5.528  ; 5.528  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  vga_r[5]       ; clk_21m    ; 5.224  ; 5.224  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; vga_vsync       ; clk_21m    ; 5.209  ; 5.209  ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
; sdram_clk       ; clk_21m    ; -0.379 ;        ; Rise       ; pll_inst|altpll_component|pll|clk[1] ;
; sdram_clk       ; clk_21m    ;        ; -0.379 ; Fall       ; pll_inst|altpll_component|pll|clk[1] ;
+-----------------+------------+--------+--------+------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                             ;
+-----------------+------------+-------+------+------------+--------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                      ;
+-----------------+------------+-------+------+------------+--------------------------------------+
; sdram_data[*]   ; clk_21m    ; 4.650 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[0]  ; clk_21m    ; 7.004 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[1]  ; clk_21m    ; 7.004 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[2]  ; clk_21m    ; 6.723 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[3]  ; clk_21m    ; 6.723 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[4]  ; clk_21m    ; 6.707 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[5]  ; clk_21m    ; 6.714 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[6]  ; clk_21m    ; 6.714 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[7]  ; clk_21m    ; 6.692 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[8]  ; clk_21m    ; 5.333 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[9]  ; clk_21m    ; 5.350 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[10] ; clk_21m    ; 5.362 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[11] ; clk_21m    ; 5.362 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[12] ; clk_21m    ; 5.339 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[13] ; clk_21m    ; 5.350 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[14] ; clk_21m    ; 5.350 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[15] ; clk_21m    ; 4.650 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
+-----------------+------------+-------+------+------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                     ;
+-----------------+------------+-------+------+------------+--------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                      ;
+-----------------+------------+-------+------+------------+--------------------------------------+
; sdram_data[*]   ; clk_21m    ; 4.650 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[0]  ; clk_21m    ; 7.004 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[1]  ; clk_21m    ; 7.004 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[2]  ; clk_21m    ; 6.723 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[3]  ; clk_21m    ; 6.723 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[4]  ; clk_21m    ; 6.707 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[5]  ; clk_21m    ; 6.714 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[6]  ; clk_21m    ; 6.714 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[7]  ; clk_21m    ; 6.692 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[8]  ; clk_21m    ; 5.333 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[9]  ; clk_21m    ; 5.350 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[10] ; clk_21m    ; 5.362 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[11] ; clk_21m    ; 5.362 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[12] ; clk_21m    ; 5.339 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[13] ; clk_21m    ; 5.350 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[14] ; clk_21m    ; 5.350 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[15] ; clk_21m    ; 4.650 ;      ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
+-----------------+------------+-------+------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                     ;
+-----------------+------------+-----------+-----------+------------+--------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                      ;
+-----------------+------------+-----------+-----------+------------+--------------------------------------+
; sdram_data[*]   ; clk_21m    ; 4.650     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[0]  ; clk_21m    ; 7.004     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[1]  ; clk_21m    ; 7.004     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[2]  ; clk_21m    ; 6.723     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[3]  ; clk_21m    ; 6.723     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[4]  ; clk_21m    ; 6.707     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[5]  ; clk_21m    ; 6.714     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[6]  ; clk_21m    ; 6.714     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[7]  ; clk_21m    ; 6.692     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[8]  ; clk_21m    ; 5.333     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[9]  ; clk_21m    ; 5.350     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[10] ; clk_21m    ; 5.362     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[11] ; clk_21m    ; 5.362     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[12] ; clk_21m    ; 5.339     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[13] ; clk_21m    ; 5.350     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[14] ; clk_21m    ; 5.350     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[15] ; clk_21m    ; 4.650     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
+-----------------+------------+-----------+-----------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                             ;
+-----------------+------------+-----------+-----------+------------+--------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                      ;
+-----------------+------------+-----------+-----------+------------+--------------------------------------+
; sdram_data[*]   ; clk_21m    ; 4.650     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[0]  ; clk_21m    ; 7.004     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[1]  ; clk_21m    ; 7.004     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[2]  ; clk_21m    ; 6.723     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[3]  ; clk_21m    ; 6.723     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[4]  ; clk_21m    ; 6.707     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[5]  ; clk_21m    ; 6.714     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[6]  ; clk_21m    ; 6.714     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[7]  ; clk_21m    ; 6.692     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[8]  ; clk_21m    ; 5.333     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[9]  ; clk_21m    ; 5.350     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[10] ; clk_21m    ; 5.362     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[11] ; clk_21m    ; 5.362     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[12] ; clk_21m    ; 5.339     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[13] ; clk_21m    ; 5.350     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[14] ; clk_21m    ; 5.350     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
;  sdram_data[15] ; clk_21m    ; 4.650     ;           ; Rise       ; pll_inst|altpll_component|pll|clk[0] ;
+-----------------+------------+-----------+-----------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                          ;
+--------------------------------------+--------------------------------------+-----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+-----------+----------+----------+----------+
; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 441157449 ; 0        ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                           ;
+--------------------------------------+--------------------------------------+-----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+-----------+----------+----------+----------+
; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 441157449 ; 0        ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                      ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 659      ; 0        ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                       ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|pll|clk[0] ; pll_inst|altpll_component|pll|clk[0] ; 659      ; 0        ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 20    ; 20   ;
; Unconstrained Input Port Paths  ; 24    ; 24   ;
; Unconstrained Output Ports      ; 72    ; 72   ;
; Unconstrained Output Port Paths ; 88    ; 88   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Dec 23 13:41:03 2025
Info: Command: quartus_sta onechipbook12 -c OneChipBook12Toplevel
Info: qsta_default_script.tcl version: #1
Warning: Parallel compilation is not licensed and has been disabled
Critical Warning: Synopsys Design Constraints File file not found: 'OneChipBook12Toplevel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 36.394 -waveform {0.000 18.197} -name clk_21m clk_21m
    Info: create_generated_clock -source {pll_inst|altpll_component|pll|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {pll_inst|altpll_component|pll|clk[0]} {pll_inst|altpll_component|pll|clk[0]}
    Info: create_generated_clock -source {pll_inst|altpll_component|pll|inclk[0]} -multiply_by 2 -phase -59.06 -duty_cycle 50.00 -name {pll_inst|altpll_component|pll|clk[1]} {pll_inst|altpll_component|pll|clk[1]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -14.423
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:   -14.423     -8335.374 pll_inst|altpll_component|pll|clk[0] 
Info: Worst-case hold slack is 0.822
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.822         0.000 pll_inst|altpll_component|pll|clk[0] 
Info: Worst-case recovery slack is 4.614
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.614         0.000 pll_inst|altpll_component|pll|clk[0] 
Info: Worst-case removal slack is 6.156
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     6.156         0.000 pll_inst|altpll_component|pll|clk[0] 
Info: Worst-case minimum pulse width slack is 7.280
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     7.280         0.000 pll_inst|altpll_component|pll|clk[0] 
    Info:    18.197         0.000 clk_21m 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 276 megabytes
    Info: Processing ended: Tue Dec 23 13:41:06 2025
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


