# Verilog Digital Logic Projects / –ü—Ä–æ–µ–∫—Ç—ã —Ü–∏—Ñ—Ä–æ–≤–æ–π –ª–æ–≥–∏–∫–∏ –Ω–∞ Verilog

üõ†Ô∏è A collection of digital logic design projects using the Verilog HDL, created as part of university coursework on microprocessor systems.

üõ†Ô∏è –ö–æ–ª–ª–µ–∫—Ü–∏—è –ø—Ä–æ–µ–∫—Ç–æ–≤ –ø–æ —Ü–∏—Ñ—Ä–æ–≤–æ–π –ª–æ–≥–∏–∫–µ –Ω–∞ —è–∑—ã–∫–µ Verilog, –≤—ã–ø–æ–ª–Ω–µ–Ω–Ω—ã—Ö –≤ —Ä–∞–º–∫–∞—Ö –ª–∞–±–æ—Ä–∞—Ç–æ—Ä–Ω—ã—Ö —Ä–∞–±–æ—Ç –ø–æ –∫—É—Ä—Å—É "–ü—Ä–æ–µ–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ –º–∏–∫—Ä–æ–ø—Ä–æ—Ü–µ—Å—Å–æ—Ä–Ω—ã—Ö —Å–∏—Å—Ç–µ–º".

## üìå Projects / –ü—Ä–æ–µ–∫—Ç—ã

| Project | Description (EN) | –û–ø–∏—Å–∞–Ω–∏–µ (RU) |
|--------|------------------|----------------|
| [01. Adder Modules](./01_adder_1bit_4bit) | 1-bit and 4-bit full adder modules using `assign` and hierarchical instantiation. | –û–¥–Ω–æ—Ä–∞–∑—Ä—è–¥–Ω—ã–π –∏ 4-—Ä–∞–∑—Ä—è–¥–Ω—ã–π —Å—É–º–º–∞—Ç–æ—Ä—ã —Å –∏—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏–µ–º `assign` –∏ –∏–µ—Ä–∞—Ä—Ö–∏–∏ –º–æ–¥—É–ª–µ–π. |
| [02. Multiplexers & Demultiplexers](./02_mux_demux) | 2- and 4-input muxes and demuxes, written using logic and ternary operators. | –ú–æ–¥—É–ª–∏ –º—É–ª—å—Ç–∏–ø–ª–µ–∫—Å–æ—Ä–æ–≤ –∏ –¥–µ–º—É–ª—å—Ç–∏–ø–ª–µ–∫—Å–æ—Ä–æ–≤, —Ä–µ–∞–ª–∏–∑–æ–≤–∞–Ω–Ω—ã—Ö —á–µ—Ä–µ–∑ –ª–æ–≥–∏—á–µ—Å–∫–∏–µ –∏ —Ç–µ—Ä–Ω–∞—Ä–Ω—ã–µ –æ–ø–µ—Ä–∞—Ç–æ—Ä—ã. |
| [03. Register Modules](./03_registers) | Registers with sync reset, async reset, and enable signal. | –†–µ–≥–∏—Å—Ç—Ä—ã —Å —Å–∏–Ω—Ö—Ä–æ–Ω–Ω—ã–º/–∞—Å–∏–Ω—Ö—Ä–æ–Ω–Ω—ã–º —Å–±—Ä–æ—Å–æ–º –∏ —Ä–∞–∑—Ä–µ—à–µ–Ω–∏–µ–º. |

---

üíª All designs were simulated and tested in Quartus II and deployed on an FPGA development board.

üíª –í—Å–µ —Å—Ö–µ–º—ã –±—ã–ª–∏ –ø—Ä–æ—Ç–µ—Å—Ç–∏—Ä–æ–≤–∞–Ω—ã –≤ Quartus II –∏ –∑–∞–≥—Ä—É–∂–µ–Ω—ã –Ω–∞ –ü–õ–ò–°.

ü§ù Author | –ê–≤—Ç–æ—Ä Made with ‚ù§Ô∏è by Ayi4ka in 2024 / –°–¥–µ–ª–∞–Ω–æ —Å –ª—é–±–æ–≤—å—é ‚Äî –ê–π–∫–∞ –≤ 2024 –≥–æ–¥—É
