
OS-Emulator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001224  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001000  080013b8  080013b8  000023b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080023b8  080023b8  000033c0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080023b8  080023b8  000033c0  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080023b8  080023c0  000033c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080023b8  080023b8  000033b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080023bc  080023bc  000033bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  000033c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007f44  20000000  080023c0  00004000  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20007f44  080023c0  00003f44  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000033c0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002901  00000000  00000000  000033f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000c6e  00000000  00000000  00005cf1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000002b8  00000000  00000000  00006960  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000001e0  00000000  00000000  00006c18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000152ea  00000000  00000000  00006df8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00004880  00000000  00000000  0001c0e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00081951  00000000  00000000  00020962  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a22b3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000850  00000000  00000000  000a22f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000a2b48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000000 	.word	0x20000000
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080013a0 	.word	0x080013a0

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000004 	.word	0x20000004
 80001d0:	080013a0 	.word	0x080013a0

080001d4 <bus_read>:
void bus_reset(void){
    memset(cpu_ram, 0, sizeof(cpu_ram));

}

uint8_t bus_read(uint16_t addr){
 80001d4:	b480      	push	{r7}
 80001d6:	b083      	sub	sp, #12
 80001d8:	af00      	add	r7, sp, #0
 80001da:	4603      	mov	r3, r0
 80001dc:	80fb      	strh	r3, [r7, #6]
    //24KB of virtual ram
    if (addr>=0x0000 && addr<=0x5FFF){
 80001de:	88fb      	ldrh	r3, [r7, #6]
 80001e0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80001e4:	d203      	bcs.n	80001ee <bus_read+0x1a>
        return cpu_ram[addr];
 80001e6:	88fb      	ldrh	r3, [r7, #6]
 80001e8:	4a09      	ldr	r2, [pc, #36]	@ (8000210 <bus_read+0x3c>)
 80001ea:	5cd3      	ldrb	r3, [r2, r3]
 80001ec:	e00a      	b.n	8000204 <bus_read+0x30>
    }
    //4KB of virtual rom
    if (addr>=0xF000 && addr<=0xFFFF){
 80001ee:	88fb      	ldrh	r3, [r7, #6]
 80001f0:	f5b3 4f70 	cmp.w	r3, #61440	@ 0xf000
 80001f4:	d305      	bcc.n	8000202 <bus_read+0x2e>
        return rom[addr-0xF000];
 80001f6:	88fb      	ldrh	r3, [r7, #6]
 80001f8:	f5a3 4370 	sub.w	r3, r3, #61440	@ 0xf000
 80001fc:	4a05      	ldr	r2, [pc, #20]	@ (8000214 <bus_read+0x40>)
 80001fe:	5cd3      	ldrb	r3, [r2, r3]
 8000200:	e000      	b.n	8000204 <bus_read+0x30>
    }
    else{
         return 0x00;
 8000202:	2300      	movs	r3, #0
    }
}
 8000204:	4618      	mov	r0, r3
 8000206:	370c      	adds	r7, #12
 8000208:	46bd      	mov	sp, r7
 800020a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800020e:	4770      	bx	lr
 8000210:	2000001c 	.word	0x2000001c
 8000214:	080013b8 	.word	0x080013b8

08000218 <bus_write>:

void bus_write(uint16_t addr, uint8_t value){
 8000218:	b580      	push	{r7, lr}
 800021a:	b082      	sub	sp, #8
 800021c:	af00      	add	r7, sp, #0
 800021e:	4603      	mov	r3, r0
 8000220:	460a      	mov	r2, r1
 8000222:	80fb      	strh	r3, [r7, #6]
 8000224:	4613      	mov	r3, r2
 8000226:	717b      	strb	r3, [r7, #5]
    if (addr>=0x0000 && addr<=0x5FFF){
 8000228:	88fb      	ldrh	r3, [r7, #6]
 800022a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800022e:	d204      	bcs.n	800023a <bus_write+0x22>
        cpu_ram[addr]=value;
 8000230:	88fb      	ldrh	r3, [r7, #6]
 8000232:	490c      	ldr	r1, [pc, #48]	@ (8000264 <bus_write+0x4c>)
 8000234:	797a      	ldrb	r2, [r7, #5]
 8000236:	54ca      	strb	r2, [r1, r3]
        //ROM
        }
    else{
        //DO nothing
    }
}
 8000238:	e00f      	b.n	800025a <bus_write+0x42>
    else if (addr==0x8000){
 800023a:	88fb      	ldrh	r3, [r7, #6]
 800023c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8000240:	d102      	bne.n	8000248 <bus_write+0x30>
        gpio_toggle_led();
 8000242:	f000 fbcf 	bl	80009e4 <gpio_toggle_led>
}
 8000246:	e008      	b.n	800025a <bus_write+0x42>
    else if (addr==0xF001){
 8000248:	88fb      	ldrh	r3, [r7, #6]
 800024a:	f24f 0201 	movw	r2, #61441	@ 0xf001
 800024e:	4293      	cmp	r3, r2
 8000250:	d103      	bne.n	800025a <bus_write+0x42>
        uart_write(value);
 8000252:	797b      	ldrb	r3, [r7, #5]
 8000254:	4618      	mov	r0, r3
 8000256:	f000 ffff 	bl	8001258 <uart_write>
}
 800025a:	bf00      	nop
 800025c:	3708      	adds	r7, #8
 800025e:	46bd      	mov	sp, r7
 8000260:	bd80      	pop	{r7, pc}
 8000262:	bf00      	nop
 8000264:	2000001c 	.word	0x2000001c

08000268 <set_zn_flag>:

extern uint32_t g_ram[256]; //Shared ram of main
extern cpu_t g_cpu;
sem_t gpio_lock, uart_lock;

static inline void set_zn_flag(cpu_t *cpu, uint8_t value){
 8000268:	b480      	push	{r7}
 800026a:	b083      	sub	sp, #12
 800026c:	af00      	add	r7, sp, #0
 800026e:	6078      	str	r0, [r7, #4]
 8000270:	460b      	mov	r3, r1
 8000272:	70fb      	strb	r3, [r7, #3]
	if (value==0) cpu->p|=Z_FLAG;
 8000274:	78fb      	ldrb	r3, [r7, #3]
 8000276:	2b00      	cmp	r3, #0
 8000278:	d107      	bne.n	800028a <set_zn_flag+0x22>
 800027a:	687b      	ldr	r3, [r7, #4]
 800027c:	799b      	ldrb	r3, [r3, #6]
 800027e:	f043 0302 	orr.w	r3, r3, #2
 8000282:	b2da      	uxtb	r2, r3
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	719a      	strb	r2, [r3, #6]
 8000288:	e006      	b.n	8000298 <set_zn_flag+0x30>
	else cpu->p &=~Z_FLAG;
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	799b      	ldrb	r3, [r3, #6]
 800028e:	f023 0302 	bic.w	r3, r3, #2
 8000292:	b2da      	uxtb	r2, r3
 8000294:	687b      	ldr	r3, [r7, #4]
 8000296:	719a      	strb	r2, [r3, #6]
	if (value & 0x80) cpu->p|=N_FLAG;
 8000298:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800029c:	2b00      	cmp	r3, #0
 800029e:	da07      	bge.n	80002b0 <set_zn_flag+0x48>
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	799b      	ldrb	r3, [r3, #6]
 80002a4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80002a8:	b2da      	uxtb	r2, r3
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	719a      	strb	r2, [r3, #6]
	else cpu->p &=~N_FLAG;
}
 80002ae:	e006      	b.n	80002be <set_zn_flag+0x56>
	else cpu->p &=~N_FLAG;
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	799b      	ldrb	r3, [r3, #6]
 80002b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80002b8:	b2da      	uxtb	r2, r3
 80002ba:	687b      	ldr	r3, [r7, #4]
 80002bc:	719a      	strb	r2, [r3, #6]
}
 80002be:	bf00      	nop
 80002c0:	370c      	adds	r7, #12
 80002c2:	46bd      	mov	sp, r7
 80002c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c8:	4770      	bx	lr

080002ca <op_adc>:

static inline void op_adc(cpu_t *cpu, uint8_t operand){
 80002ca:	b580      	push	{r7, lr}
 80002cc:	b084      	sub	sp, #16
 80002ce:	af00      	add	r7, sp, #0
 80002d0:	6078      	str	r0, [r7, #4]
 80002d2:	460b      	mov	r3, r1
 80002d4:	70fb      	strb	r3, [r7, #3]
	uint16_t sum=cpu->a+operand+(cpu->p & C_FLAG ? 1:0);
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	781b      	ldrb	r3, [r3, #0]
 80002da:	461a      	mov	r2, r3
 80002dc:	78fb      	ldrb	r3, [r7, #3]
 80002de:	b29b      	uxth	r3, r3
 80002e0:	4413      	add	r3, r2
 80002e2:	b29a      	uxth	r2, r3
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	799b      	ldrb	r3, [r3, #6]
 80002e8:	f003 0301 	and.w	r3, r3, #1
 80002ec:	b29b      	uxth	r3, r3
 80002ee:	4413      	add	r3, r2
 80002f0:	81fb      	strh	r3, [r7, #14]
	if (sum>0xFF) {cpu->p |=C_FLAG;}
 80002f2:	89fb      	ldrh	r3, [r7, #14]
 80002f4:	2bff      	cmp	r3, #255	@ 0xff
 80002f6:	d907      	bls.n	8000308 <op_adc+0x3e>
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	799b      	ldrb	r3, [r3, #6]
 80002fc:	f043 0301 	orr.w	r3, r3, #1
 8000300:	b2da      	uxtb	r2, r3
 8000302:	687b      	ldr	r3, [r7, #4]
 8000304:	719a      	strb	r2, [r3, #6]
 8000306:	e006      	b.n	8000316 <op_adc+0x4c>
	else {cpu->p &=~ C_FLAG;}
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	799b      	ldrb	r3, [r3, #6]
 800030c:	f023 0301 	bic.w	r3, r3, #1
 8000310:	b2da      	uxtb	r2, r3
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	719a      	strb	r2, [r3, #6]

	//check for overflow
	//Checks if operand and sum have same sign, and operand has a different one
	if (~(cpu->a ^ operand) & (cpu->a ^ sum) & 0x80){
 8000316:	687b      	ldr	r3, [r7, #4]
 8000318:	781a      	ldrb	r2, [r3, #0]
 800031a:	78fb      	ldrb	r3, [r7, #3]
 800031c:	4053      	eors	r3, r2
 800031e:	b2db      	uxtb	r3, r3
 8000320:	43da      	mvns	r2, r3
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	781b      	ldrb	r3, [r3, #0]
 8000326:	4619      	mov	r1, r3
 8000328:	89fb      	ldrh	r3, [r7, #14]
 800032a:	404b      	eors	r3, r1
 800032c:	4013      	ands	r3, r2
 800032e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000332:	2b00      	cmp	r3, #0
 8000334:	d007      	beq.n	8000346 <op_adc+0x7c>
		cpu->p|=V_FLAG;
 8000336:	687b      	ldr	r3, [r7, #4]
 8000338:	799b      	ldrb	r3, [r3, #6]
 800033a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800033e:	b2da      	uxtb	r2, r3
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	719a      	strb	r2, [r3, #6]
 8000344:	e006      	b.n	8000354 <op_adc+0x8a>
	}
	else {
		cpu->p &=~ V_FLAG;
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	799b      	ldrb	r3, [r3, #6]
 800034a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800034e:	b2da      	uxtb	r2, r3
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	719a      	strb	r2, [r3, #6]
	}
	cpu->a=(uint8_t)sum;
 8000354:	89fb      	ldrh	r3, [r7, #14]
 8000356:	b2da      	uxtb	r2, r3
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	701a      	strb	r2, [r3, #0]
	set_zn_flag(cpu, cpu->a);
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	781b      	ldrb	r3, [r3, #0]
 8000360:	4619      	mov	r1, r3
 8000362:	6878      	ldr	r0, [r7, #4]
 8000364:	f7ff ff80 	bl	8000268 <set_zn_flag>
}
 8000368:	bf00      	nop
 800036a:	3710      	adds	r7, #16
 800036c:	46bd      	mov	sp, r7
 800036e:	bd80      	pop	{r7, pc}

08000370 <push_stack>:



static inline void push_stack(cpu_t *cpu, uint8_t value){
 8000370:	b580      	push	{r7, lr}
 8000372:	b082      	sub	sp, #8
 8000374:	af00      	add	r7, sp, #0
 8000376:	6078      	str	r0, [r7, #4]
 8000378:	460b      	mov	r3, r1
 800037a:	70fb      	strb	r3, [r7, #3]
	bus_write(0x0100+cpu->sp, value);
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	78db      	ldrb	r3, [r3, #3]
 8000380:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000384:	b29b      	uxth	r3, r3
 8000386:	78fa      	ldrb	r2, [r7, #3]
 8000388:	4611      	mov	r1, r2
 800038a:	4618      	mov	r0, r3
 800038c:	f7ff ff44 	bl	8000218 <bus_write>
	cpu->sp--;
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	78db      	ldrb	r3, [r3, #3]
 8000394:	3b01      	subs	r3, #1
 8000396:	b2da      	uxtb	r2, r3
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	70da      	strb	r2, [r3, #3]
}
 800039c:	bf00      	nop
 800039e:	3708      	adds	r7, #8
 80003a0:	46bd      	mov	sp, r7
 80003a2:	bd80      	pop	{r7, pc}

080003a4 <pull_stack>:

static inline uint8_t pull_stack(cpu_t *cpu){
 80003a4:	b580      	push	{r7, lr}
 80003a6:	b082      	sub	sp, #8
 80003a8:	af00      	add	r7, sp, #0
 80003aa:	6078      	str	r0, [r7, #4]
	cpu->sp++;
 80003ac:	687b      	ldr	r3, [r7, #4]
 80003ae:	78db      	ldrb	r3, [r3, #3]
 80003b0:	3301      	adds	r3, #1
 80003b2:	b2da      	uxtb	r2, r3
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	70da      	strb	r2, [r3, #3]
	return bus_read(cpu->sp+0x0100);
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	78db      	ldrb	r3, [r3, #3]
 80003bc:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80003c0:	b29b      	uxth	r3, r3
 80003c2:	4618      	mov	r0, r3
 80003c4:	f7ff ff06 	bl	80001d4 <bus_read>
 80003c8:	4603      	mov	r3, r0
}
 80003ca:	4618      	mov	r0, r3
 80003cc:	3708      	adds	r7, #8
 80003ce:	46bd      	mov	sp, r7
 80003d0:	bd80      	pop	{r7, pc}

080003d2 <read16>:


static inline uint16_t read16(uint16_t addr) {
 80003d2:	b580      	push	{r7, lr}
 80003d4:	b084      	sub	sp, #16
 80003d6:	af00      	add	r7, sp, #0
 80003d8:	4603      	mov	r3, r0
 80003da:	80fb      	strh	r3, [r7, #6]
    uint8_t lo = bus_read(addr);
 80003dc:	88fb      	ldrh	r3, [r7, #6]
 80003de:	4618      	mov	r0, r3
 80003e0:	f7ff fef8 	bl	80001d4 <bus_read>
 80003e4:	4603      	mov	r3, r0
 80003e6:	73fb      	strb	r3, [r7, #15]
    uint8_t hi = bus_read((uint16_t)(addr + 1));
 80003e8:	88fb      	ldrh	r3, [r7, #6]
 80003ea:	3301      	adds	r3, #1
 80003ec:	b29b      	uxth	r3, r3
 80003ee:	4618      	mov	r0, r3
 80003f0:	f7ff fef0 	bl	80001d4 <bus_read>
 80003f4:	4603      	mov	r3, r0
 80003f6:	73bb      	strb	r3, [r7, #14]
    return (uint16_t)lo | ((uint16_t)hi << 8);
 80003f8:	7bfb      	ldrb	r3, [r7, #15]
 80003fa:	b21a      	sxth	r2, r3
 80003fc:	7bbb      	ldrb	r3, [r7, #14]
 80003fe:	b21b      	sxth	r3, r3
 8000400:	021b      	lsls	r3, r3, #8
 8000402:	b21b      	sxth	r3, r3
 8000404:	4313      	orrs	r3, r2
 8000406:	b21b      	sxth	r3, r3
 8000408:	b29b      	uxth	r3, r3
}
 800040a:	4618      	mov	r0, r3
 800040c:	3710      	adds	r7, #16
 800040e:	46bd      	mov	sp, r7
 8000410:	bd80      	pop	{r7, pc}

08000412 <fetch_imn>:
	cpu->pc=read16(0xFFFA);
	cpu->cycles+=7;
}


uint8_t fetch_imn(cpu_t *cpu){
 8000412:	b580      	push	{r7, lr}
 8000414:	b084      	sub	sp, #16
 8000416:	af00      	add	r7, sp, #0
 8000418:	6078      	str	r0, [r7, #4]
	uint8_t value=bus_read(cpu->pc);
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	889b      	ldrh	r3, [r3, #4]
 800041e:	4618      	mov	r0, r3
 8000420:	f7ff fed8 	bl	80001d4 <bus_read>
 8000424:	4603      	mov	r3, r0
 8000426:	73fb      	strb	r3, [r7, #15]
	cpu->pc++;
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	889b      	ldrh	r3, [r3, #4]
 800042c:	3301      	adds	r3, #1
 800042e:	b29a      	uxth	r2, r3
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	809a      	strh	r2, [r3, #4]
	return value;
 8000434:	7bfb      	ldrb	r3, [r7, #15]
}
 8000436:	4618      	mov	r0, r3
 8000438:	3710      	adds	r7, #16
 800043a:	46bd      	mov	sp, r7
 800043c:	bd80      	pop	{r7, pc}

0800043e <fetch_abs>:

uint16_t fetch_abs(cpu_t *cpu){
 800043e:	b580      	push	{r7, lr}
 8000440:	b084      	sub	sp, #16
 8000442:	af00      	add	r7, sp, #0
 8000444:	6078      	str	r0, [r7, #4]
	uint16_t lo=bus_read(cpu->pc);
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	889b      	ldrh	r3, [r3, #4]
 800044a:	4618      	mov	r0, r3
 800044c:	f7ff fec2 	bl	80001d4 <bus_read>
 8000450:	4603      	mov	r3, r0
 8000452:	81fb      	strh	r3, [r7, #14]
	cpu->pc++;
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	889b      	ldrh	r3, [r3, #4]
 8000458:	3301      	adds	r3, #1
 800045a:	b29a      	uxth	r2, r3
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	809a      	strh	r2, [r3, #4]
	uint16_t high=bus_read(cpu->pc);
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	889b      	ldrh	r3, [r3, #4]
 8000464:	4618      	mov	r0, r3
 8000466:	f7ff feb5 	bl	80001d4 <bus_read>
 800046a:	4603      	mov	r3, r0
 800046c:	81bb      	strh	r3, [r7, #12]
	cpu->pc++;
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	889b      	ldrh	r3, [r3, #4]
 8000472:	3301      	adds	r3, #1
 8000474:	b29a      	uxth	r2, r3
 8000476:	687b      	ldr	r3, [r7, #4]
 8000478:	809a      	strh	r2, [r3, #4]
	uint16_t value=(high<<8)|lo;
 800047a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800047e:	021b      	lsls	r3, r3, #8
 8000480:	b21a      	sxth	r2, r3
 8000482:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000486:	4313      	orrs	r3, r2
 8000488:	b21b      	sxth	r3, r3
 800048a:	817b      	strh	r3, [r7, #10]
	return value;
 800048c:	897b      	ldrh	r3, [r7, #10]

}
 800048e:	4618      	mov	r0, r3
 8000490:	3710      	adds	r7, #16
 8000492:	46bd      	mov	sp, r7
 8000494:	bd80      	pop	{r7, pc}
	...

08000498 <os_sycalls>:

void os_sycalls(cpu_t *cpu){
 8000498:	b580      	push	{r7, lr}
 800049a:	b082      	sub	sp, #8
 800049c:	af00      	add	r7, sp, #0
 800049e:	6078      	str	r0, [r7, #4]
	switch(cpu->a){
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	781b      	ldrb	r3, [r3, #0]
 80004a4:	3b01      	subs	r3, #1
 80004a6:	2b04      	cmp	r3, #4
 80004a8:	d825      	bhi.n	80004f6 <os_sycalls+0x5e>
 80004aa:	a201      	add	r2, pc, #4	@ (adr r2, 80004b0 <os_sycalls+0x18>)
 80004ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004b0:	080004c5 	.word	0x080004c5
 80004b4:	080004cd 	.word	0x080004cd
 80004b8:	080004d5 	.word	0x080004d5
 80004bc:	080004e1 	.word	0x080004e1
 80004c0:	080004f1 	.word	0x080004f1
	case SYS_UART_LOCK: osSemaphoreWait(&uart_lock); break;
 80004c4:	480e      	ldr	r0, [pc, #56]	@ (8000500 <os_sycalls+0x68>)
 80004c6:	f000 fe17 	bl	80010f8 <osSemaphoreWait>
 80004ca:	e015      	b.n	80004f8 <os_sycalls+0x60>
	case SYS_UART_UNLOCK: osSemaphoreSet(&uart_lock); break;
 80004cc:	480c      	ldr	r0, [pc, #48]	@ (8000500 <os_sycalls+0x68>)
 80004ce:	f000 fdea 	bl	80010a6 <osSemaphoreSet>
 80004d2:	e011      	b.n	80004f8 <os_sycalls+0x60>
	case SYS_UART_WRITE: uart_write(cpu->x); break;
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	785b      	ldrb	r3, [r3, #1]
 80004d8:	4618      	mov	r0, r3
 80004da:	f000 febd 	bl	8001258 <uart_write>
 80004de:	e00b      	b.n	80004f8 <os_sycalls+0x60>
	case SYS_GPIO_TOGGLE:{
	    osSemaphoreWait(&gpio_lock); //Wait for gpio lock
 80004e0:	4808      	ldr	r0, [pc, #32]	@ (8000504 <os_sycalls+0x6c>)
 80004e2:	f000 fe09 	bl	80010f8 <osSemaphoreWait>
		gpio_toggle_led();
 80004e6:	f000 fa7d 	bl	80009e4 <gpio_toggle_led>
		osSemaphoreSet(&gpio_lock); //Free GPIO resource
 80004ea:	4806      	ldr	r0, [pc, #24]	@ (8000504 <os_sycalls+0x6c>)
 80004ec:	f000 fddb 	bl	80010a6 <osSemaphoreSet>
	}
	case SYS_YIELD: osThreadYield(); break;
 80004f0:	f000 fd8c 	bl	800100c <osThreadYield>
 80004f4:	e000      	b.n	80004f8 <os_sycalls+0x60>
	default:
	        break;
 80004f6:	bf00      	nop
	}
}
 80004f8:	bf00      	nop
 80004fa:	3708      	adds	r7, #8
 80004fc:	46bd      	mov	sp, r7
 80004fe:	bd80      	pop	{r7, pc}
 8000500:	20006024 	.word	0x20006024
 8000504:	2000601c 	.word	0x2000601c

08000508 <cpu_step>:
void cpu_step(cpu_t *cpu)
{
 8000508:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800050c:	b0a2      	sub	sp, #136	@ 0x88
 800050e:	af00      	add	r7, sp, #0
 8000510:	66f8      	str	r0, [r7, #108]	@ 0x6c
	uint8_t opcode=bus_read(cpu->pc);
 8000512:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000514:	889b      	ldrh	r3, [r3, #4]
 8000516:	4618      	mov	r0, r3
 8000518:	f7ff fe5c 	bl	80001d4 <bus_read>
 800051c:	4603      	mov	r3, r0
 800051e:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
	cpu->pc++;
 8000522:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000524:	889b      	ldrh	r3, [r3, #4]
 8000526:	3301      	adds	r3, #1
 8000528:	b29b      	uxth	r3, r3
 800052a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800052c:	8093      	strh	r3, [r2, #4]

	switch(opcode){
 800052e:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000532:	2bea      	cmp	r3, #234	@ 0xea
 8000534:	d07a      	beq.n	800062c <cpu_step+0x124>
 8000536:	2bea      	cmp	r3, #234	@ 0xea
 8000538:	f300 8221 	bgt.w	800097e <cpu_step+0x476>
 800053c:	2be8      	cmp	r3, #232	@ 0xe8
 800053e:	f000 8169 	beq.w	8000814 <cpu_step+0x30c>
 8000542:	2be8      	cmp	r3, #232	@ 0xe8
 8000544:	f300 821b 	bgt.w	800097e <cpu_step+0x476>
 8000548:	2bd0      	cmp	r3, #208	@ 0xd0
 800054a:	f000 817a 	beq.w	8000842 <cpu_step+0x33a>
 800054e:	2bd0      	cmp	r3, #208	@ 0xd0
 8000550:	f300 8215 	bgt.w	800097e <cpu_step+0x476>
 8000554:	2bad      	cmp	r3, #173	@ 0xad
 8000556:	f300 8212 	bgt.w	800097e <cpu_step+0x476>
 800055a:	2b8d      	cmp	r3, #141	@ 0x8d
 800055c:	da1d      	bge.n	800059a <cpu_step+0x92>
 800055e:	2b69      	cmp	r3, #105	@ 0x69
 8000560:	f000 810f 	beq.w	8000782 <cpu_step+0x27a>
 8000564:	2b69      	cmp	r3, #105	@ 0x69
 8000566:	f300 820a 	bgt.w	800097e <cpu_step+0x476>
 800056a:	2b68      	cmp	r3, #104	@ 0x68
 800056c:	f000 8137 	beq.w	80007de <cpu_step+0x2d6>
 8000570:	2b68      	cmp	r3, #104	@ 0x68
 8000572:	f300 8204 	bgt.w	800097e <cpu_step+0x476>
 8000576:	2b4c      	cmp	r3, #76	@ 0x4c
 8000578:	d062      	beq.n	8000640 <cpu_step+0x138>
 800057a:	2b4c      	cmp	r3, #76	@ 0x4c
 800057c:	f300 81ff 	bgt.w	800097e <cpu_step+0x476>
 8000580:	2b48      	cmp	r3, #72	@ 0x48
 8000582:	f000 8118 	beq.w	80007b6 <cpu_step+0x2ae>
 8000586:	2b48      	cmp	r3, #72	@ 0x48
 8000588:	f300 81f9 	bgt.w	800097e <cpu_step+0x476>
 800058c:	2b00      	cmp	r3, #0
 800058e:	f000 81a3 	beq.w	80008d8 <cpu_step+0x3d0>
 8000592:	2b40      	cmp	r3, #64	@ 0x40
 8000594:	f000 81c5 	beq.w	8000922 <cpu_step+0x41a>
 8000598:	e1f1      	b.n	800097e <cpu_step+0x476>
 800059a:	3b8d      	subs	r3, #141	@ 0x8d
 800059c:	2b20      	cmp	r3, #32
 800059e:	f200 81ee 	bhi.w	800097e <cpu_step+0x476>
 80005a2:	a201      	add	r2, pc, #4	@ (adr r2, 80005a8 <cpu_step+0xa0>)
 80005a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005a8:	0800074b 	.word	0x0800074b
 80005ac:	0800097f 	.word	0x0800097f
 80005b0:	0800097f 	.word	0x0800097f
 80005b4:	0800097f 	.word	0x0800097f
 80005b8:	0800097f 	.word	0x0800097f
 80005bc:	0800097f 	.word	0x0800097f
 80005c0:	0800097f 	.word	0x0800097f
 80005c4:	0800097f 	.word	0x0800097f
 80005c8:	0800097f 	.word	0x0800097f
 80005cc:	0800097f 	.word	0x0800097f
 80005d0:	0800097f 	.word	0x0800097f
 80005d4:	0800097f 	.word	0x0800097f
 80005d8:	0800097f 	.word	0x0800097f
 80005dc:	0800097f 	.word	0x0800097f
 80005e0:	0800097f 	.word	0x0800097f
 80005e4:	0800097f 	.word	0x0800097f
 80005e8:	0800097f 	.word	0x0800097f
 80005ec:	0800097f 	.word	0x0800097f
 80005f0:	0800097f 	.word	0x0800097f
 80005f4:	0800070f 	.word	0x0800070f
 80005f8:	0800097f 	.word	0x0800097f
 80005fc:	080006d3 	.word	0x080006d3
 8000600:	0800097f 	.word	0x0800097f
 8000604:	0800097f 	.word	0x0800097f
 8000608:	0800097f 	.word	0x0800097f
 800060c:	0800097f 	.word	0x0800097f
 8000610:	0800097f 	.word	0x0800097f
 8000614:	0800097f 	.word	0x0800097f
 8000618:	08000651 	.word	0x08000651
 800061c:	0800097f 	.word	0x0800097f
 8000620:	0800097f 	.word	0x0800097f
 8000624:	0800097f 	.word	0x0800097f
 8000628:	08000687 	.word	0x08000687
		case 0xEA://NOP
		{
			cpu->cycles+=2;
 800062c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800062e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000632:	1c94      	adds	r4, r2, #2
 8000634:	f143 0500 	adc.w	r5, r3, #0
 8000638:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800063a:	e9c3 4502 	strd	r4, r5, [r3, #8]
			break;
 800063e:	e1ad      	b.n	800099c <cpu_step+0x494>
		}
		case 0x4C://JMP
		{
			cpu->pc=fetch_abs(cpu);
 8000640:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8000642:	f7ff fefc 	bl	800043e <fetch_abs>
 8000646:	4603      	mov	r3, r0
 8000648:	461a      	mov	r2, r3
 800064a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800064c:	809a      	strh	r2, [r3, #4]
			break;
 800064e:	e1a5      	b.n	800099c <cpu_step+0x494>
		}
		case 0xA9://LDA IMN
		{
			cpu->a=fetch_imn(cpu);
 8000650:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8000652:	f7ff fede 	bl	8000412 <fetch_imn>
 8000656:	4603      	mov	r3, r0
 8000658:	461a      	mov	r2, r3
 800065a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800065c:	701a      	strb	r2, [r3, #0]
			set_zn_flag(cpu, cpu->a);
 800065e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000660:	781b      	ldrb	r3, [r3, #0]
 8000662:	4619      	mov	r1, r3
 8000664:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8000666:	f7ff fdff 	bl	8000268 <set_zn_flag>
			cpu->cycles+=2;
 800066a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800066c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000670:	1c91      	adds	r1, r2, #2
 8000672:	6639      	str	r1, [r7, #96]	@ 0x60
 8000674:	f143 0300 	adc.w	r3, r3, #0
 8000678:	667b      	str	r3, [r7, #100]	@ 0x64
 800067a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800067c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8000680:	e9c3 1202 	strd	r1, r2, [r3, #8]
			break;
 8000684:	e18a      	b.n	800099c <cpu_step+0x494>
		}
		case 0xAD://LDA ABS
		{
			uint16_t addr=fetch_abs(cpu);
 8000686:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8000688:	f7ff fed9 	bl	800043e <fetch_abs>
 800068c:	4603      	mov	r3, r0
 800068e:	f8a7 3080 	strh.w	r3, [r7, #128]	@ 0x80
			uint8_t value=bus_read(addr);
 8000692:	f8b7 3080 	ldrh.w	r3, [r7, #128]	@ 0x80
 8000696:	4618      	mov	r0, r3
 8000698:	f7ff fd9c 	bl	80001d4 <bus_read>
 800069c:	4603      	mov	r3, r0
 800069e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			cpu->a=value;
 80006a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80006a4:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 80006a8:	701a      	strb	r2, [r3, #0]
			set_zn_flag(cpu, cpu->a);
 80006aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80006ac:	781b      	ldrb	r3, [r3, #0]
 80006ae:	4619      	mov	r1, r3
 80006b0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80006b2:	f7ff fdd9 	bl	8000268 <set_zn_flag>
			cpu->cycles+=4;
 80006b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80006b8:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80006bc:	1d11      	adds	r1, r2, #4
 80006be:	65b9      	str	r1, [r7, #88]	@ 0x58
 80006c0:	f143 0300 	adc.w	r3, r3, #0
 80006c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80006c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80006c8:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80006cc:	e9c3 1202 	strd	r1, r2, [r3, #8]
			break;
 80006d0:	e164      	b.n	800099c <cpu_step+0x494>
		}
		case 0xA2://LDX IMN
		{
			uint8_t value=fetch_imn(cpu);
 80006d2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80006d4:	f7ff fe9d 	bl	8000412 <fetch_imn>
 80006d8:	4603      	mov	r3, r0
 80006da:	f887 307e 	strb.w	r3, [r7, #126]	@ 0x7e
			cpu->x=value;
 80006de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80006e0:	f897 207e 	ldrb.w	r2, [r7, #126]	@ 0x7e
 80006e4:	705a      	strb	r2, [r3, #1]
			set_zn_flag(cpu, cpu->x);
 80006e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80006e8:	785b      	ldrb	r3, [r3, #1]
 80006ea:	4619      	mov	r1, r3
 80006ec:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80006ee:	f7ff fdbb 	bl	8000268 <set_zn_flag>
			cpu->cycles+=2;
 80006f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80006f4:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80006f8:	1c91      	adds	r1, r2, #2
 80006fa:	6539      	str	r1, [r7, #80]	@ 0x50
 80006fc:	f143 0300 	adc.w	r3, r3, #0
 8000700:	657b      	str	r3, [r7, #84]	@ 0x54
 8000702:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000704:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8000708:	e9c3 1202 	strd	r1, r2, [r3, #8]
			break;
 800070c:	e146      	b.n	800099c <cpu_step+0x494>
		}
		case 0xA0: //LDY IMN
		{
			uint8_t value=fetch_imn(cpu);
 800070e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8000710:	f7ff fe7f 	bl	8000412 <fetch_imn>
 8000714:	4603      	mov	r3, r0
 8000716:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d
			cpu->y=value;
 800071a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800071c:	f897 207d 	ldrb.w	r2, [r7, #125]	@ 0x7d
 8000720:	709a      	strb	r2, [r3, #2]
			set_zn_flag(cpu, cpu->y);
 8000722:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000724:	789b      	ldrb	r3, [r3, #2]
 8000726:	4619      	mov	r1, r3
 8000728:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800072a:	f7ff fd9d 	bl	8000268 <set_zn_flag>
			cpu->cycles+=2;
 800072e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000730:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000734:	1c91      	adds	r1, r2, #2
 8000736:	64b9      	str	r1, [r7, #72]	@ 0x48
 8000738:	f143 0300 	adc.w	r3, r3, #0
 800073c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800073e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000740:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8000744:	e9c3 1202 	strd	r1, r2, [r3, #8]
			break;
 8000748:	e128      	b.n	800099c <cpu_step+0x494>
		}
		case 0x8D: //STA ABS
		{
			uint16_t addr=fetch_abs(cpu);
 800074a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800074c:	f7ff fe77 	bl	800043e <fetch_abs>
 8000750:	4603      	mov	r3, r0
 8000752:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
			bus_write(addr, cpu->a);
 8000756:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000758:	781a      	ldrb	r2, [r3, #0]
 800075a:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 800075e:	4611      	mov	r1, r2
 8000760:	4618      	mov	r0, r3
 8000762:	f7ff fd59 	bl	8000218 <bus_write>
			cpu->cycles+=4;
 8000766:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000768:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800076c:	1d11      	adds	r1, r2, #4
 800076e:	6439      	str	r1, [r7, #64]	@ 0x40
 8000770:	f143 0300 	adc.w	r3, r3, #0
 8000774:	647b      	str	r3, [r7, #68]	@ 0x44
 8000776:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000778:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800077c:	e9c3 1202 	strd	r1, r2, [r3, #8]
			break;
 8000780:	e10c      	b.n	800099c <cpu_step+0x494>
		}
		case 0x69: //ADC IMN
		{
			uint8_t operand=fetch_imn(cpu);
 8000782:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8000784:	f7ff fe45 	bl	8000412 <fetch_imn>
 8000788:	4603      	mov	r3, r0
 800078a:	f887 3079 	strb.w	r3, [r7, #121]	@ 0x79
			op_adc(cpu, operand);
 800078e:	f897 3079 	ldrb.w	r3, [r7, #121]	@ 0x79
 8000792:	4619      	mov	r1, r3
 8000794:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8000796:	f7ff fd98 	bl	80002ca <op_adc>
			cpu->cycles+=2;
 800079a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800079c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80007a0:	1c91      	adds	r1, r2, #2
 80007a2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80007a4:	f143 0300 	adc.w	r3, r3, #0
 80007a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80007aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80007ac:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80007b0:	e9c3 1202 	strd	r1, r2, [r3, #8]
			break;
 80007b4:	e0f2      	b.n	800099c <cpu_step+0x494>
		}
		case 0x48: //PHA
		{
			push_stack(cpu, cpu->a);
 80007b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80007b8:	781b      	ldrb	r3, [r3, #0]
 80007ba:	4619      	mov	r1, r3
 80007bc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80007be:	f7ff fdd7 	bl	8000370 <push_stack>
			cpu->cycles+=3;
 80007c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80007c4:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80007c8:	1cd1      	adds	r1, r2, #3
 80007ca:	6339      	str	r1, [r7, #48]	@ 0x30
 80007cc:	f143 0300 	adc.w	r3, r3, #0
 80007d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80007d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80007d4:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80007d8:	e9c3 1202 	strd	r1, r2, [r3, #8]
			break;
 80007dc:	e0de      	b.n	800099c <cpu_step+0x494>
		}
		case 0x68://PLA
		{
			cpu->a=pull_stack(cpu);
 80007de:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80007e0:	f7ff fde0 	bl	80003a4 <pull_stack>
 80007e4:	4603      	mov	r3, r0
 80007e6:	461a      	mov	r2, r3
 80007e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80007ea:	701a      	strb	r2, [r3, #0]
			set_zn_flag(cpu, cpu->a);
 80007ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80007ee:	781b      	ldrb	r3, [r3, #0]
 80007f0:	4619      	mov	r1, r3
 80007f2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80007f4:	f7ff fd38 	bl	8000268 <set_zn_flag>
			cpu->cycles+=4;
 80007f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80007fa:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80007fe:	1d11      	adds	r1, r2, #4
 8000800:	62b9      	str	r1, [r7, #40]	@ 0x28
 8000802:	f143 0300 	adc.w	r3, r3, #0
 8000806:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000808:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800080a:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800080e:	e9c3 1202 	strd	r1, r2, [r3, #8]
			break;
 8000812:	e0c3      	b.n	800099c <cpu_step+0x494>
		}
		case 0xE8: //INX
		{
			cpu->x++;
 8000814:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000816:	785b      	ldrb	r3, [r3, #1]
 8000818:	3301      	adds	r3, #1
 800081a:	b2da      	uxtb	r2, r3
 800081c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800081e:	705a      	strb	r2, [r3, #1]
			set_zn_flag(cpu, cpu->x);
 8000820:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000822:	785b      	ldrb	r3, [r3, #1]
 8000824:	4619      	mov	r1, r3
 8000826:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8000828:	f7ff fd1e 	bl	8000268 <set_zn_flag>
			cpu->cycles+=2;
 800082c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800082e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000832:	f112 0802 	adds.w	r8, r2, #2
 8000836:	f143 0900 	adc.w	r9, r3, #0
 800083a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800083c:	e9c3 8902 	strd	r8, r9, [r3, #8]
			break;
 8000840:	e0ac      	b.n	800099c <cpu_step+0x494>
		}
		case 0xD0://BNE
		{
			int8_t offset=(int8_t)fetch_imn(cpu);
 8000842:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8000844:	f7ff fde5 	bl	8000412 <fetch_imn>
 8000848:	4603      	mov	r3, r0
 800084a:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
			cpu->cycles+=2;
 800084e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000850:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000854:	1c91      	adds	r1, r2, #2
 8000856:	6239      	str	r1, [r7, #32]
 8000858:	f143 0300 	adc.w	r3, r3, #0
 800085c:	627b      	str	r3, [r7, #36]	@ 0x24
 800085e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000860:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8000864:	e9c3 1202 	strd	r1, r2, [r3, #8]
			if (!(cpu->p & Z_FLAG)){
 8000868:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800086a:	799b      	ldrb	r3, [r3, #6]
 800086c:	f003 0302 	and.w	r3, r3, #2
 8000870:	2b00      	cmp	r3, #0
 8000872:	f040 8092 	bne.w	800099a <cpu_step+0x492>
				cpu->cycles++;
 8000876:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000878:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800087c:	1c51      	adds	r1, r2, #1
 800087e:	61b9      	str	r1, [r7, #24]
 8000880:	f143 0300 	adc.w	r3, r3, #0
 8000884:	61fb      	str	r3, [r7, #28]
 8000886:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000888:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800088c:	e9c3 1202 	strd	r1, r2, [r3, #8]
				uint16_t old_pc=cpu->pc;
 8000890:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000892:	889b      	ldrh	r3, [r3, #4]
 8000894:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
				uint16_t new_pc=old_pc+offset;
 8000898:	f997 3086 	ldrsb.w	r3, [r7, #134]	@ 0x86
 800089c:	b29a      	uxth	r2, r3
 800089e:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 80008a2:	4413      	add	r3, r2
 80008a4:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
				//if high byte changes, add another cycles
				if((old_pc & 0xFF00)!=(new_pc & 0xFF)){
 80008a8:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 80008ac:	f403 427f 	and.w	r2, r3, #65280	@ 0xff00
 80008b0:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 80008b4:	b2db      	uxtb	r3, r3
 80008b6:	429a      	cmp	r2, r3
 80008b8:	d009      	beq.n	80008ce <cpu_step+0x3c6>
					cpu->cycles++;
 80008ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80008bc:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80008c0:	f112 0a01 	adds.w	sl, r2, #1
 80008c4:	f143 0b00 	adc.w	fp, r3, #0
 80008c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80008ca:	e9c3 ab02 	strd	sl, fp, [r3, #8]
				}
				cpu->pc=new_pc;
 80008ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80008d0:	f8b7 2082 	ldrh.w	r2, [r7, #130]	@ 0x82
 80008d4:	809a      	strh	r2, [r3, #4]
			}
			break;
 80008d6:	e060      	b.n	800099a <cpu_step+0x492>
		}

		case 0x00: //BRK
			uint16_t ret_addr = (uint16_t)(cpu->pc+1);
 80008d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80008da:	889b      	ldrh	r3, [r3, #4]
 80008dc:	3301      	adds	r3, #1
 80008de:	f8a7 3074 	strh.w	r3, [r7, #116]	@ 0x74
			os_sycalls(cpu);
 80008e2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80008e4:	f7ff fdd8 	bl	8000498 <os_sycalls>


			cpu->p |=I_FLAG;
 80008e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80008ea:	799b      	ldrb	r3, [r3, #6]
 80008ec:	f043 0304 	orr.w	r3, r3, #4
 80008f0:	b2da      	uxtb	r2, r3
 80008f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80008f4:	719a      	strb	r2, [r3, #6]
			cpu->pc = read16(0xFFCD);
 80008f6:	f64f 70cd 	movw	r0, #65485	@ 0xffcd
 80008fa:	f7ff fd6a 	bl	80003d2 <read16>
 80008fe:	4603      	mov	r3, r0
 8000900:	461a      	mov	r2, r3
 8000902:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000904:	809a      	strh	r2, [r3, #4]
			cpu->cycles+=7;
 8000906:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000908:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800090c:	1dd1      	adds	r1, r2, #7
 800090e:	6139      	str	r1, [r7, #16]
 8000910:	f143 0300 	adc.w	r3, r3, #0
 8000914:	617b      	str	r3, [r7, #20]
 8000916:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000918:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800091c:	e9c3 1202 	strd	r1, r2, [r3, #8]
			break;
 8000920:	e03c      	b.n	800099c <cpu_step+0x494>

		case 0x40:
			cpu->p=pull_stack(cpu);
 8000922:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8000924:	f7ff fd3e 	bl	80003a4 <pull_stack>
 8000928:	4603      	mov	r3, r0
 800092a:	461a      	mov	r2, r3
 800092c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800092e:	719a      	strb	r2, [r3, #6]
			uint8_t lo=pull_stack(cpu);
 8000930:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8000932:	f7ff fd37 	bl	80003a4 <pull_stack>
 8000936:	4603      	mov	r3, r0
 8000938:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78
			uint8_t hi = pull_stack(cpu);
 800093c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800093e:	f7ff fd31 	bl	80003a4 <pull_stack>
 8000942:	4603      	mov	r3, r0
 8000944:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
			cpu->pc= ((hi<<8)|lo);
 8000948:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800094c:	b21b      	sxth	r3, r3
 800094e:	021b      	lsls	r3, r3, #8
 8000950:	b21a      	sxth	r2, r3
 8000952:	f897 3078 	ldrb.w	r3, [r7, #120]	@ 0x78
 8000956:	b21b      	sxth	r3, r3
 8000958:	4313      	orrs	r3, r2
 800095a:	b21b      	sxth	r3, r3
 800095c:	b29a      	uxth	r2, r3
 800095e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000960:	809a      	strh	r2, [r3, #4]
			cpu->cycles+=6;
 8000962:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000964:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000968:	1d91      	adds	r1, r2, #6
 800096a:	60b9      	str	r1, [r7, #8]
 800096c:	f143 0300 	adc.w	r3, r3, #0
 8000970:	60fb      	str	r3, [r7, #12]
 8000972:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000974:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8000978:	e9c3 1202 	strd	r1, r2, [r3, #8]
			break;
 800097c:	e00e      	b.n	800099c <cpu_step+0x494>
	    default:
	    {
	    	cpu->cycles+=2;
 800097e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000980:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000984:	1c91      	adds	r1, r2, #2
 8000986:	6039      	str	r1, [r7, #0]
 8000988:	f143 0300 	adc.w	r3, r3, #0
 800098c:	607b      	str	r3, [r7, #4]
 800098e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000990:	e9d7 1200 	ldrd	r1, r2, [r7]
 8000994:	e9c3 1202 	strd	r1, r2, [r3, #8]
	    	break;
 8000998:	e000      	b.n	800099c <cpu_step+0x494>
			break;
 800099a:	bf00      	nop
	    }


	}
}
 800099c:	bf00      	nop
 800099e:	3788      	adds	r7, #136	@ 0x88
 80009a0:	46bd      	mov	sp, r7
 80009a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80009a6:	bf00      	nop

080009a8 <led_init>:
#define LED_BS5 (1<<5)
#define LED_BR5 (1U<<21)
#include <stdint.h>


void led_init(void){
 80009a8:	b480      	push	{r7}
 80009aa:	af00      	add	r7, sp, #0
	RCC->AHB1ENR|=GPIOAEN;
 80009ac:	4b0b      	ldr	r3, [pc, #44]	@ (80009dc <led_init+0x34>)
 80009ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009b0:	4a0a      	ldr	r2, [pc, #40]	@ (80009dc <led_init+0x34>)
 80009b2:	f043 0301 	orr.w	r3, r3, #1
 80009b6:	6313      	str	r3, [r2, #48]	@ 0x30
	GPIOA->MODER|=(1U<<10);
 80009b8:	4b09      	ldr	r3, [pc, #36]	@ (80009e0 <led_init+0x38>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	4a08      	ldr	r2, [pc, #32]	@ (80009e0 <led_init+0x38>)
 80009be:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80009c2:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &=~ (1u<<11);
 80009c4:	4b06      	ldr	r3, [pc, #24]	@ (80009e0 <led_init+0x38>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	4a05      	ldr	r2, [pc, #20]	@ (80009e0 <led_init+0x38>)
 80009ca:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80009ce:	6013      	str	r3, [r2, #0]
}
 80009d0:	bf00      	nop
 80009d2:	46bd      	mov	sp, r7
 80009d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop
 80009dc:	40023800 	.word	0x40023800
 80009e0:	40020000 	.word	0x40020000

080009e4 <gpio_toggle_led>:

void gpio_toggle_led(void){
 80009e4:	b480      	push	{r7}
 80009e6:	af00      	add	r7, sp, #0
	GPIOA->BSRR^=LED_BS5;
 80009e8:	4b05      	ldr	r3, [pc, #20]	@ (8000a00 <gpio_toggle_led+0x1c>)
 80009ea:	699b      	ldr	r3, [r3, #24]
 80009ec:	4a04      	ldr	r2, [pc, #16]	@ (8000a00 <gpio_toggle_led+0x1c>)
 80009ee:	f083 0320 	eor.w	r3, r3, #32
 80009f2:	6193      	str	r3, [r2, #24]
}
 80009f4:	bf00      	nop
 80009f6:	46bd      	mov	sp, r7
 80009f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop
 8000a00:	40020000 	.word	0x40020000

08000a04 <taskIdle>:
uint32_t TIM2_Ticks;
extern sem_t gpio_lock, uart_lock;
tcb_t tcbs[NUM_OF_THREADS];


extern void taskIdle(void){
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0
	while(1){
 8000a08:	bf00      	nop
 8000a0a:	e7fd      	b.n	8000a08 <taskIdle+0x4>

08000a0c <task6502_1>:
	}
}


extern void task6502_1(void) {
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b082      	sub	sp, #8
 8000a10:	af00      	add	r7, sp, #0
	cpu_t *cpu = &tcbs[0].cpu;
 8000a12:	4b08      	ldr	r3, [pc, #32]	@ (8000a34 <task6502_1+0x28>)
 8000a14:	607b      	str	r3, [r7, #4]
	while(1){
	    cpu_step(cpu);
 8000a16:	6878      	ldr	r0, [r7, #4]
 8000a18:	f7ff fd76 	bl	8000508 <cpu_step>
	    if (tcbs[0].state == THREAD_BLOCKED) break;
 8000a1c:	4b06      	ldr	r3, [pc, #24]	@ (8000a38 <task6502_1+0x2c>)
 8000a1e:	f893 3410 	ldrb.w	r3, [r3, #1040]	@ 0x410
 8000a22:	2b01      	cmp	r3, #1
 8000a24:	d000      	beq.n	8000a28 <task6502_1+0x1c>
	    cpu_step(cpu);
 8000a26:	e7f6      	b.n	8000a16 <task6502_1+0xa>
	    if (tcbs[0].state == THREAD_BLOCKED) break;
 8000a28:	bf00      	nop

	}
}
 8000a2a:	bf00      	nop
 8000a2c:	3708      	adds	r7, #8
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	200072f0 	.word	0x200072f0
 8000a38:	200072ec 	.word	0x200072ec

08000a3c <task6502_2>:

extern void task6502_2(void) {
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b082      	sub	sp, #8
 8000a40:	af00      	add	r7, sp, #0
	cpu_t *cpu = &tcbs[1].cpu;
 8000a42:	4b08      	ldr	r3, [pc, #32]	@ (8000a64 <task6502_2+0x28>)
 8000a44:	607b      	str	r3, [r7, #4]
	while(1){
	    cpu_step(cpu);
 8000a46:	6878      	ldr	r0, [r7, #4]
 8000a48:	f7ff fd5e 	bl	8000508 <cpu_step>
	    if (tcbs[0].state == THREAD_BLOCKED) break;
 8000a4c:	4b06      	ldr	r3, [pc, #24]	@ (8000a68 <task6502_2+0x2c>)
 8000a4e:	f893 3410 	ldrb.w	r3, [r3, #1040]	@ 0x410
 8000a52:	2b01      	cmp	r3, #1
 8000a54:	d000      	beq.n	8000a58 <task6502_2+0x1c>
	    cpu_step(cpu);
 8000a56:	e7f6      	b.n	8000a46 <task6502_2+0xa>
	    if (tcbs[0].state == THREAD_BLOCKED) break;
 8000a58:	bf00      	nop

	}
}
 8000a5a:	bf00      	nop
 8000a5c:	3708      	adds	r7, #8
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop
 8000a64:	20007704 	.word	0x20007704
 8000a68:	200072ec 	.word	0x200072ec

08000a6c <main>:

int main(void){
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	af00      	add	r7, sp, #0
	//initialize kernel, and add threads
	uart_tx_init();
 8000a70:	f000 fba8 	bl	80011c4 <uart_tx_init>
	led_init();
 8000a74:	f7ff ff98 	bl	80009a8 <led_init>
	tim2_1hz_interrupt_init();
 8000a78:	f000 fada 	bl	8001030 <tim2_1hz_interrupt_init>
	osKernelInit();
 8000a7c:	f000 fa1a 	bl	8000eb4 <osKernelInit>
	osKernelAddThreads(&task6502_1, &task6502_2, &taskIdle);
 8000a80:	4a05      	ldr	r2, [pc, #20]	@ (8000a98 <main+0x2c>)
 8000a82:	4906      	ldr	r1, [pc, #24]	@ (8000a9c <main+0x30>)
 8000a84:	4806      	ldr	r0, [pc, #24]	@ (8000aa0 <main+0x34>)
 8000a86:	f000 f9ab 	bl	8000de0 <osKernelAddThreads>
	osKernelLaunch(QUANTA);
 8000a8a:	200a      	movs	r0, #10
 8000a8c:	f000 fa20 	bl	8000ed0 <osKernelLaunch>
 8000a90:	2300      	movs	r3, #0

}
 8000a92:	4618      	mov	r0, r3
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	08000a05 	.word	0x08000a05
 8000a9c:	08000a3d 	.word	0x08000a3d
 8000aa0:	08000a0d 	.word	0x08000a0d

08000aa4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	b083      	sub	sp, #12
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	4603      	mov	r3, r0
 8000aac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	db0b      	blt.n	8000ace <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ab6:	79fb      	ldrb	r3, [r7, #7]
 8000ab8:	f003 021f 	and.w	r2, r3, #31
 8000abc:	4907      	ldr	r1, [pc, #28]	@ (8000adc <__NVIC_EnableIRQ+0x38>)
 8000abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ac2:	095b      	lsrs	r3, r3, #5
 8000ac4:	2001      	movs	r0, #1
 8000ac6:	fa00 f202 	lsl.w	r2, r0, r2
 8000aca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000ace:	bf00      	nop
 8000ad0:	370c      	adds	r7, #12
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop
 8000adc:	e000e100 	.word	0xe000e100

08000ae0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	b083      	sub	sp, #12
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	6039      	str	r1, [r7, #0]
 8000aea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000aec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	db0a      	blt.n	8000b0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000af4:	683b      	ldr	r3, [r7, #0]
 8000af6:	b2da      	uxtb	r2, r3
 8000af8:	490c      	ldr	r1, [pc, #48]	@ (8000b2c <__NVIC_SetPriority+0x4c>)
 8000afa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000afe:	0112      	lsls	r2, r2, #4
 8000b00:	b2d2      	uxtb	r2, r2
 8000b02:	440b      	add	r3, r1
 8000b04:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b08:	e00a      	b.n	8000b20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b0a:	683b      	ldr	r3, [r7, #0]
 8000b0c:	b2da      	uxtb	r2, r3
 8000b0e:	4908      	ldr	r1, [pc, #32]	@ (8000b30 <__NVIC_SetPriority+0x50>)
 8000b10:	79fb      	ldrb	r3, [r7, #7]
 8000b12:	f003 030f 	and.w	r3, r3, #15
 8000b16:	3b04      	subs	r3, #4
 8000b18:	0112      	lsls	r2, r2, #4
 8000b1a:	b2d2      	uxtb	r2, r2
 8000b1c:	440b      	add	r3, r1
 8000b1e:	761a      	strb	r2, [r3, #24]
}
 8000b20:	bf00      	nop
 8000b22:	370c      	adds	r7, #12
 8000b24:	46bd      	mov	sp, r7
 8000b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2a:	4770      	bx	lr
 8000b2c:	e000e100 	.word	0xe000e100
 8000b30:	e000ed00 	.word	0xe000ed00

08000b34 <save_thread_stackpage>:

uint32_t MILIS_PRESCALER;

cpu_t g_cpu;

static inline void save_thread_stackpage(tcb_t *t) {
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b082      	sub	sp, #8
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
  memcpy(t->ram, &cpu_ram[0x0100], 256);
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	3308      	adds	r3, #8
 8000b40:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000b44:	4903      	ldr	r1, [pc, #12]	@ (8000b54 <save_thread_stackpage+0x20>)
 8000b46:	4618      	mov	r0, r3
 8000b48:	f000 fc1c 	bl	8001384 <memcpy>
}
 8000b4c:	bf00      	nop
 8000b4e:	3708      	adds	r7, #8
 8000b50:	46bd      	mov	sp, r7
 8000b52:	bd80      	pop	{r7, pc}
 8000b54:	2000011c 	.word	0x2000011c

08000b58 <save_main_stackpage>:

static inline void save_main_stackpage(tcb_t *t){
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b082      	sub	sp, #8
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
	 memcpy(&cpu_ram[0x0100], t->ram, 256);
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	3308      	adds	r3, #8
 8000b64:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000b68:	4619      	mov	r1, r3
 8000b6a:	4803      	ldr	r0, [pc, #12]	@ (8000b78 <save_main_stackpage+0x20>)
 8000b6c:	f000 fc0a 	bl	8001384 <memcpy>
}
 8000b70:	bf00      	nop
 8000b72:	3708      	adds	r7, #8
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	2000011c 	.word	0x2000011c

08000b7c <save_cpu_from_tcb>:

static inline void save_cpu_from_tcb(cpu_t *cpu, tcb_t *t){
 8000b7c:	b480      	push	{r7}
 8000b7e:	b083      	sub	sp, #12
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
 8000b84:	6039      	str	r1, [r7, #0]
	cpu=t->cpu;
 8000b86:	683b      	ldr	r3, [r7, #0]
 8000b88:	685b      	ldr	r3, [r3, #4]
 8000b8a:	607b      	str	r3, [r7, #4]
}
 8000b8c:	bf00      	nop
 8000b8e:	370c      	adds	r7, #12
 8000b90:	46bd      	mov	sp, r7
 8000b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b96:	4770      	bx	lr

08000b98 <save_cpu_to_tcb>:

static inline void save_cpu_to_tcb(cpu_t *cpu, tcb_t *t){
 8000b98:	b480      	push	{r7}
 8000b9a:	b083      	sub	sp, #12
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
 8000ba0:	6039      	str	r1, [r7, #0]
	t->cpu=cpu;
 8000ba2:	683b      	ldr	r3, [r7, #0]
 8000ba4:	687a      	ldr	r2, [r7, #4]
 8000ba6:	605a      	str	r2, [r3, #4]
}
 8000ba8:	bf00      	nop
 8000baa:	370c      	adds	r7, #12
 8000bac:	46bd      	mov	sp, r7
 8000bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb2:	4770      	bx	lr

08000bb4 <osKernelStackInit>:
extern tcb_t tcbs[NUM_OF_THREADS];
static tcb_t *currentPt;
extern int32_t TCB_STACK[NUM_OF_THREADS][STACK_SIZE];


void osKernelStackInit(int i){
 8000bb4:	b480      	push	{r7}
 8000bb6:	b083      	sub	sp, #12
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
	tcbs[i].stackPt=&TCB_STACK[i][STACK_SIZE-16]; //Set Stack Pointers
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 8000bc2:	fb02 f303 	mul.w	r3, r2, r3
 8000bc6:	f503 63c0 	add.w	r3, r3, #1536	@ 0x600
 8000bca:	4a67      	ldr	r2, [pc, #412]	@ (8000d68 <osKernelStackInit+0x1b4>)
 8000bcc:	441a      	add	r2, r3
 8000bce:	4967      	ldr	r1, [pc, #412]	@ (8000d6c <osKernelStackInit+0x1b8>)
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	f240 4014 	movw	r0, #1044	@ 0x414
 8000bd6:	fb00 f303 	mul.w	r3, r0, r3
 8000bda:	440b      	add	r3, r1
 8000bdc:	601a      	str	r2, [r3, #0]
	tcbs[i].state = THREAD_READY;
 8000bde:	4a63      	ldr	r2, [pc, #396]	@ (8000d6c <osKernelStackInit+0x1b8>)
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	f240 4114 	movw	r1, #1044	@ 0x414
 8000be6:	fb01 f303 	mul.w	r3, r1, r3
 8000bea:	4413      	add	r3, r2
 8000bec:	f503 6382 	add.w	r3, r3, #1040	@ 0x410
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	701a      	strb	r2, [r3, #0]

	TCB_STACK[i][STACK_SIZE-1]=(1U<<24); //Set PSR to operate in Thumb Mode
 8000bf4:	4a5c      	ldr	r2, [pc, #368]	@ (8000d68 <osKernelStackInit+0x1b4>)
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 8000bfc:	fb01 f303 	mul.w	r3, r1, r3
 8000c00:	4413      	add	r3, r2
 8000c02:	f203 633c 	addw	r3, r3, #1596	@ 0x63c
 8000c06:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8000c0a:	601a      	str	r2, [r3, #0]


	//Debugging Stack Content
	TCB_STACK[i][STACK_SIZE-3]= 0xFFFFFFFD; //R14 LR
 8000c0c:	4a56      	ldr	r2, [pc, #344]	@ (8000d68 <osKernelStackInit+0x1b4>)
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 8000c14:	fb01 f303 	mul.w	r3, r1, r3
 8000c18:	4413      	add	r3, r2
 8000c1a:	f203 6334 	addw	r3, r3, #1588	@ 0x634
 8000c1e:	f06f 0202 	mvn.w	r2, #2
 8000c22:	601a      	str	r2, [r3, #0]
	TCB_STACK[i][STACK_SIZE-4]= 0xAAAAAAAA; //R12
 8000c24:	4a50      	ldr	r2, [pc, #320]	@ (8000d68 <osKernelStackInit+0x1b4>)
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 8000c2c:	fb01 f303 	mul.w	r3, r1, r3
 8000c30:	4413      	add	r3, r2
 8000c32:	f503 63c6 	add.w	r3, r3, #1584	@ 0x630
 8000c36:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 8000c3a:	601a      	str	r2, [r3, #0]
	TCB_STACK[i][STACK_SIZE-5]= 0xAAAAAAAA; //R3
 8000c3c:	4a4a      	ldr	r2, [pc, #296]	@ (8000d68 <osKernelStackInit+0x1b4>)
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 8000c44:	fb01 f303 	mul.w	r3, r1, r3
 8000c48:	4413      	add	r3, r2
 8000c4a:	f203 632c 	addw	r3, r3, #1580	@ 0x62c
 8000c4e:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 8000c52:	601a      	str	r2, [r3, #0]
	TCB_STACK[i][STACK_SIZE-6]= 0xAAAAAAAA; //R2
 8000c54:	4a44      	ldr	r2, [pc, #272]	@ (8000d68 <osKernelStackInit+0x1b4>)
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 8000c5c:	fb01 f303 	mul.w	r3, r1, r3
 8000c60:	4413      	add	r3, r2
 8000c62:	f503 63c5 	add.w	r3, r3, #1576	@ 0x628
 8000c66:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 8000c6a:	601a      	str	r2, [r3, #0]
	TCB_STACK[i][STACK_SIZE-7]= 0xAAAAAAAA; //R1
 8000c6c:	4a3e      	ldr	r2, [pc, #248]	@ (8000d68 <osKernelStackInit+0x1b4>)
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 8000c74:	fb01 f303 	mul.w	r3, r1, r3
 8000c78:	4413      	add	r3, r2
 8000c7a:	f203 6324 	addw	r3, r3, #1572	@ 0x624
 8000c7e:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 8000c82:	601a      	str	r2, [r3, #0]
	TCB_STACK[i][STACK_SIZE-8]= 0xAAAAAAAA; //R0
 8000c84:	4a38      	ldr	r2, [pc, #224]	@ (8000d68 <osKernelStackInit+0x1b4>)
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 8000c8c:	fb01 f303 	mul.w	r3, r1, r3
 8000c90:	4413      	add	r3, r2
 8000c92:	f503 63c4 	add.w	r3, r3, #1568	@ 0x620
 8000c96:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 8000c9a:	601a      	str	r2, [r3, #0]

	//Not saved in stack frame
	TCB_STACK[i][STACK_SIZE-9]= 0xAAAAAAAA; //R11
 8000c9c:	4a32      	ldr	r2, [pc, #200]	@ (8000d68 <osKernelStackInit+0x1b4>)
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 8000ca4:	fb01 f303 	mul.w	r3, r1, r3
 8000ca8:	4413      	add	r3, r2
 8000caa:	f203 631c 	addw	r3, r3, #1564	@ 0x61c
 8000cae:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 8000cb2:	601a      	str	r2, [r3, #0]
	TCB_STACK[i][STACK_SIZE-10]=0xAAAAAAAA; //R10
 8000cb4:	4a2c      	ldr	r2, [pc, #176]	@ (8000d68 <osKernelStackInit+0x1b4>)
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 8000cbc:	fb01 f303 	mul.w	r3, r1, r3
 8000cc0:	4413      	add	r3, r2
 8000cc2:	f503 63c3 	add.w	r3, r3, #1560	@ 0x618
 8000cc6:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 8000cca:	601a      	str	r2, [r3, #0]
	TCB_STACK[i][STACK_SIZE-11]=0xAAAAAAAA; //R9
 8000ccc:	4a26      	ldr	r2, [pc, #152]	@ (8000d68 <osKernelStackInit+0x1b4>)
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 8000cd4:	fb01 f303 	mul.w	r3, r1, r3
 8000cd8:	4413      	add	r3, r2
 8000cda:	f203 6314 	addw	r3, r3, #1556	@ 0x614
 8000cde:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 8000ce2:	601a      	str	r2, [r3, #0]
	TCB_STACK[i][STACK_SIZE-12]=0xAAAAAAAA; //R8
 8000ce4:	4a20      	ldr	r2, [pc, #128]	@ (8000d68 <osKernelStackInit+0x1b4>)
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 8000cec:	fb01 f303 	mul.w	r3, r1, r3
 8000cf0:	4413      	add	r3, r2
 8000cf2:	f503 63c2 	add.w	r3, r3, #1552	@ 0x610
 8000cf6:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 8000cfa:	601a      	str	r2, [r3, #0]
	TCB_STACK[i][STACK_SIZE-13]=0xAAAAAAAA; //R7
 8000cfc:	4a1a      	ldr	r2, [pc, #104]	@ (8000d68 <osKernelStackInit+0x1b4>)
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 8000d04:	fb01 f303 	mul.w	r3, r1, r3
 8000d08:	4413      	add	r3, r2
 8000d0a:	f203 630c 	addw	r3, r3, #1548	@ 0x60c
 8000d0e:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 8000d12:	601a      	str	r2, [r3, #0]
	TCB_STACK[i][STACK_SIZE-14]=0xAAAAAAAA; //R6
 8000d14:	4a14      	ldr	r2, [pc, #80]	@ (8000d68 <osKernelStackInit+0x1b4>)
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 8000d1c:	fb01 f303 	mul.w	r3, r1, r3
 8000d20:	4413      	add	r3, r2
 8000d22:	f503 63c1 	add.w	r3, r3, #1544	@ 0x608
 8000d26:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 8000d2a:	601a      	str	r2, [r3, #0]
	TCB_STACK[i][STACK_SIZE-15]=0xAAAAAAAA; //R5
 8000d2c:	4a0e      	ldr	r2, [pc, #56]	@ (8000d68 <osKernelStackInit+0x1b4>)
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 8000d34:	fb01 f303 	mul.w	r3, r1, r3
 8000d38:	4413      	add	r3, r2
 8000d3a:	f203 6304 	addw	r3, r3, #1540	@ 0x604
 8000d3e:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 8000d42:	601a      	str	r2, [r3, #0]
	TCB_STACK[i][STACK_SIZE-16]=0xAAAAAAAA;//R4
 8000d44:	4a08      	ldr	r2, [pc, #32]	@ (8000d68 <osKernelStackInit+0x1b4>)
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 8000d4c:	fb01 f303 	mul.w	r3, r1, r3
 8000d50:	4413      	add	r3, r2
 8000d52:	f503 63c0 	add.w	r3, r3, #1536	@ 0x600
 8000d56:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 8000d5a:	601a      	str	r2, [r3, #0]

}
 8000d5c:	bf00      	nop
 8000d5e:	370c      	adds	r7, #12
 8000d60:	46bd      	mov	sp, r7
 8000d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d66:	4770      	bx	lr
 8000d68:	2000602c 	.word	0x2000602c
 8000d6c:	200072ec 	.word	0x200072ec

08000d70 <osKernelTaskInit6502>:

void osKernelTaskInit6502(int32_t id, uint32_t entry_pc){
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b084      	sub	sp, #16
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
 8000d78:	6039      	str	r1, [r7, #0]
	  tcb_t *t = &tcbs[id];
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	f240 4214 	movw	r2, #1044	@ 0x414
 8000d80:	fb02 f303 	mul.w	r3, r2, r3
 8000d84:	4a15      	ldr	r2, [pc, #84]	@ (8000ddc <osKernelTaskInit6502+0x6c>)
 8000d86:	4413      	add	r3, r2
 8000d88:	60fb      	str	r3, [r7, #12]

	  memset(&t->cpu, 0, sizeof(t->cpu));
 8000d8a:	68fb      	ldr	r3, [r7, #12]
 8000d8c:	3304      	adds	r3, #4
 8000d8e:	2204      	movs	r2, #4
 8000d90:	2100      	movs	r1, #0
 8000d92:	4618      	mov	r0, r3
 8000d94:	f000 fac9 	bl	800132a <memset>
	  memset(t->ram, 0, 256);
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	3308      	adds	r3, #8
 8000d9c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000da0:	2100      	movs	r1, #0
 8000da2:	4618      	mov	r0, r3
 8000da4:	f000 fac1 	bl	800132a <memset>

	  t->cpu->pc = entry_pc;
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	685b      	ldr	r3, [r3, #4]
 8000dac:	683a      	ldr	r2, [r7, #0]
 8000dae:	b292      	uxth	r2, r2
 8000db0:	809a      	strh	r2, [r3, #4]
	  t->cpu->sp = 0xFD;
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	685b      	ldr	r3, [r3, #4]
 8000db6:	22fd      	movs	r2, #253	@ 0xfd
 8000db8:	70da      	strb	r2, [r3, #3]
	  t->cpu->p  = I_FLAG | U_FLAG;
 8000dba:	68fb      	ldr	r3, [r7, #12]
 8000dbc:	685b      	ldr	r3, [r3, #4]
 8000dbe:	2224      	movs	r2, #36	@ 0x24
 8000dc0:	719a      	strb	r2, [r3, #6]

	  t->state = THREAD_READY;
 8000dc2:	68fb      	ldr	r3, [r7, #12]
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	f883 2410 	strb.w	r2, [r3, #1040]	@ 0x410
	  t->sem_next = NULL;
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	2200      	movs	r2, #0
 8000dce:	f8c3 240c 	str.w	r2, [r3, #1036]	@ 0x40c
}
 8000dd2:	bf00      	nop
 8000dd4:	3710      	adds	r7, #16
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	200072ec 	.word	0x200072ec

08000de0 <osKernelAddThreads>:

uint8_t osKernelAddThreads(void(*task0)(void), void(*task1)(void), void(*task2)(void)){
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b086      	sub	sp, #24
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	60f8      	str	r0, [r7, #12]
 8000de8:	60b9      	str	r1, [r7, #8]
 8000dea:	607a      	str	r2, [r7, #4]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000dec:	b672      	cpsid	i
}
 8000dee:	bf00      	nop
	__disable_irq();

	tcbs[0].nextPt=&tcbs[1];
 8000df0:	4b29      	ldr	r3, [pc, #164]	@ (8000e98 <osKernelAddThreads+0xb8>)
 8000df2:	4a2a      	ldr	r2, [pc, #168]	@ (8000e9c <osKernelAddThreads+0xbc>)
 8000df4:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
	tcbs[1].nextPt=&tcbs[2];
 8000df8:	4b27      	ldr	r3, [pc, #156]	@ (8000e98 <osKernelAddThreads+0xb8>)
 8000dfa:	4a29      	ldr	r2, [pc, #164]	@ (8000ea0 <osKernelAddThreads+0xc0>)
 8000dfc:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
	tcbs[2].nextPt=&tcbs[0];
 8000e00:	4b25      	ldr	r3, [pc, #148]	@ (8000e98 <osKernelAddThreads+0xb8>)
 8000e02:	4a25      	ldr	r2, [pc, #148]	@ (8000e98 <osKernelAddThreads+0xb8>)
 8000e04:	f8c3 2c30 	str.w	r2, [r3, #3120]	@ 0xc30

	//initialize stacks and Program counters
	osKernelStackInit(0);
 8000e08:	2000      	movs	r0, #0
 8000e0a:	f7ff fed3 	bl	8000bb4 <osKernelStackInit>
	TCB_STACK[0][STACK_SIZE-2]=(uint32_t)(task0);
 8000e0e:	68fb      	ldr	r3, [r7, #12]
 8000e10:	4a24      	ldr	r2, [pc, #144]	@ (8000ea4 <osKernelAddThreads+0xc4>)
 8000e12:	f8c2 3638 	str.w	r3, [r2, #1592]	@ 0x638

	osKernelStackInit(1);
 8000e16:	2001      	movs	r0, #1
 8000e18:	f7ff fecc 	bl	8000bb4 <osKernelStackInit>
	TCB_STACK[1][STACK_SIZE-2]=(uint32_t)(task1);
 8000e1c:	68bb      	ldr	r3, [r7, #8]
 8000e1e:	4a21      	ldr	r2, [pc, #132]	@ (8000ea4 <osKernelAddThreads+0xc4>)
 8000e20:	f8c2 3c78 	str.w	r3, [r2, #3192]	@ 0xc78

	osKernelStackInit(2);
 8000e24:	2002      	movs	r0, #2
 8000e26:	f7ff fec5 	bl	8000bb4 <osKernelStackInit>
	TCB_STACK[2][STACK_SIZE-2]=(uint32_t)(task2);
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	4a1d      	ldr	r2, [pc, #116]	@ (8000ea4 <osKernelAddThreads+0xc4>)
 8000e2e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8000e32:	f8c2 32b8 	str.w	r3, [r2, #696]	@ 0x2b8
	//1st and 2nd threads are 6502, last is idle
	uint16_t lo=bus_read(0xFFFC);
 8000e36:	f64f 70fc 	movw	r0, #65532	@ 0xfffc
 8000e3a:	f7ff f9cb 	bl	80001d4 <bus_read>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	82fb      	strh	r3, [r7, #22]
	uint16_t high=bus_read(0xFFFD);
 8000e42:	f64f 70fd 	movw	r0, #65533	@ 0xfffd
 8000e46:	f7ff f9c5 	bl	80001d4 <bus_read>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	82bb      	strh	r3, [r7, #20]
	uint16_t reset_pc=(high<<8)|lo;
 8000e4e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000e52:	021b      	lsls	r3, r3, #8
 8000e54:	b21a      	sxth	r2, r3
 8000e56:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000e5a:	4313      	orrs	r3, r2
 8000e5c:	b21b      	sxth	r3, r3
 8000e5e:	827b      	strh	r3, [r7, #18]
	osKernelTaskInit6502(0, reset_pc);
 8000e60:	8a7b      	ldrh	r3, [r7, #18]
 8000e62:	4619      	mov	r1, r3
 8000e64:	2000      	movs	r0, #0
 8000e66:	f7ff ff83 	bl	8000d70 <osKernelTaskInit6502>
	osKernelTaskInit6502(1, reset_pc);
 8000e6a:	8a7b      	ldrh	r3, [r7, #18]
 8000e6c:	4619      	mov	r1, r3
 8000e6e:	2001      	movs	r0, #1
 8000e70:	f7ff ff7e 	bl	8000d70 <osKernelTaskInit6502>
	osSemaphoreInit(&uart_lock, 1);
 8000e74:	2101      	movs	r1, #1
 8000e76:	480c      	ldr	r0, [pc, #48]	@ (8000ea8 <osKernelAddThreads+0xc8>)
 8000e78:	f000 f904 	bl	8001084 <osSemaphoreInit>
	osSemaphoreInit(&gpio_lock, 1);
 8000e7c:	2101      	movs	r1, #1
 8000e7e:	480b      	ldr	r0, [pc, #44]	@ (8000eac <osKernelAddThreads+0xcc>)
 8000e80:	f000 f900 	bl	8001084 <osSemaphoreInit>
	currentPt=&tcbs[0];
 8000e84:	4b0a      	ldr	r3, [pc, #40]	@ (8000eb0 <osKernelAddThreads+0xd0>)
 8000e86:	4a04      	ldr	r2, [pc, #16]	@ (8000e98 <osKernelAddThreads+0xb8>)
 8000e88:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000e8a:	b662      	cpsie	i
}
 8000e8c:	bf00      	nop
	__enable_irq();
	return 1;
 8000e8e:	2301      	movs	r3, #1
}
 8000e90:	4618      	mov	r0, r3
 8000e92:	3718      	adds	r7, #24
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}
 8000e98:	200072ec 	.word	0x200072ec
 8000e9c:	20007700 	.word	0x20007700
 8000ea0:	20007b14 	.word	0x20007b14
 8000ea4:	2000602c 	.word	0x2000602c
 8000ea8:	20006024 	.word	0x20006024
 8000eac:	2000601c 	.word	0x2000601c
 8000eb0:	20007f40 	.word	0x20007f40

08000eb4 <osKernelInit>:





void osKernelInit(void){
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0
	MILIS_PRESCALER=(BUS_FREQ/1000);
 8000eb8:	4b04      	ldr	r3, [pc, #16]	@ (8000ecc <osKernelInit+0x18>)
 8000eba:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8000ebe:	601a      	str	r2, [r3, #0]
}
 8000ec0:	bf00      	nop
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop
 8000ecc:	20007f28 	.word	0x20007f28

08000ed0 <osKernelLaunch>:

void osKernelLaunch(uint32_t quanta){
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b082      	sub	sp, #8
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
	SysTick->CTRL = SYSTICK_RST;
 8000ed8:	4b10      	ldr	r3, [pc, #64]	@ (8000f1c <osKernelLaunch+0x4c>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	601a      	str	r2, [r3, #0]
	SysTick->VAL=0;
 8000ede:	4b0f      	ldr	r3, [pc, #60]	@ (8000f1c <osKernelLaunch+0x4c>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	609a      	str	r2, [r3, #8]
	SysTick->LOAD=(quanta*MILIS_PRESCALER)-1;
 8000ee4:	4b0e      	ldr	r3, [pc, #56]	@ (8000f20 <osKernelLaunch+0x50>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	687a      	ldr	r2, [r7, #4]
 8000eea:	fb02 f303 	mul.w	r3, r2, r3
 8000eee:	4a0b      	ldr	r2, [pc, #44]	@ (8000f1c <osKernelLaunch+0x4c>)
 8000ef0:	3b01      	subs	r3, #1
 8000ef2:	6053      	str	r3, [r2, #4]

	NVIC_SetPriority(SysTick_IRQn, 15);
 8000ef4:	210f      	movs	r1, #15
 8000ef6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000efa:	f7ff fdf1 	bl	8000ae0 <__NVIC_SetPriority>

	SysTick->CTRL = CTRL_CLCKSRC | CTRL_ENABLE;
 8000efe:	4b07      	ldr	r3, [pc, #28]	@ (8000f1c <osKernelLaunch+0x4c>)
 8000f00:	2205      	movs	r2, #5
 8000f02:	601a      	str	r2, [r3, #0]
	SysTick->CTRL |= CTRL_TICKINT;
 8000f04:	4b05      	ldr	r3, [pc, #20]	@ (8000f1c <osKernelLaunch+0x4c>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4a04      	ldr	r2, [pc, #16]	@ (8000f1c <osKernelLaunch+0x4c>)
 8000f0a:	f043 0302 	orr.w	r3, r3, #2
 8000f0e:	6013      	str	r3, [r2, #0]
	osSchedulerLaunch();
 8000f10:	f000 f81e 	bl	8000f50 <osSchedulerLaunch>

}
 8000f14:	bf00      	nop
 8000f16:	3708      	adds	r7, #8
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	e000e010 	.word	0xe000e010
 8000f20:	20007f28 	.word	0x20007f28

08000f24 <SysTick_Handler>:

__attribute__((naked)) void SysTick_Handler(void){


	__asm("CPSID I");
 8000f24:	b672      	cpsid	i
	__asm("PUSH {R4-R11}"); //Save non-stack frame regs
 8000f26:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
	__asm("LDR R0, =currentPt"); //Load SP to r0
 8000f2a:	4808      	ldr	r0, [pc, #32]	@ (8000f4c <SysTick_Handler+0x28>)

	__asm("LDR R1, [R0]"); //Set address=R0 to currentPt
 8000f2c:	6801      	ldr	r1, [r0, #0]
	__asm("STR SP, [R1]"); //Store SP into TCB at address=R1 (tcb)
 8000f2e:	f8c1 d000 	str.w	sp, [r1]

	__asm("PUSH {R0, LR}");
 8000f32:	b501      	push	{r0, lr}
	__asm("BL os6502ContextSwitch");
 8000f34:	f000 f824 	bl	8000f80 <os6502ContextSwitch>
	__asm("POP {R0, LR}");
 8000f38:	e8bd 4001 	ldmia.w	sp!, {r0, lr}

	__asm("LDR R1, [R0]"); //r1=currenpt address
 8000f3c:	6801      	ldr	r1, [r0, #0]
	__asm("LDR SP, [R1]"); //sp = to currentPt->SP (context switch)
 8000f3e:	f8d1 d000 	ldr.w	sp, [r1]
	__asm("POP {R4-R11}"); // restore R4-R11
 8000f42:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
	__asm("CPSIE	I");
 8000f46:	b662      	cpsie	i
	__asm("BX LR");
 8000f48:	4770      	bx	lr

}
 8000f4a:	bf00      	nop
 8000f4c:	20007f40 	.word	0x20007f40

08000f50 <osSchedulerLaunch>:


void osSchedulerLaunch(void){
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0
	__asm("LDR R0, =currentPt"); //Load address of currentPt to R0
 8000f54:	4809      	ldr	r0, [pc, #36]	@ (8000f7c <osSchedulerLaunch+0x2c>)
	__asm("LDR R2, [r0]"); // R2= Current PT
 8000f56:	6802      	ldr	r2, [r0, #0]
	__asm("LDR SP, [R2]"); //Load cortex-m SP from adress of R2 (SP=currentPt->SP)
 8000f58:	f8d2 d000 	ldr.w	sp, [r2]
	__asm("POP {R4-R11}");
 8000f5c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
	__asm("POP {R12}");
 8000f60:	f85d cb04 	ldr.w	ip, [sp], #4
	__asm("POP {R0-R3}");
 8000f64:	bc0f      	pop	{r0, r1, r2, r3}
	__asm("ADD SP, SP, #4"); //SKIP LR
 8000f66:	b001      	add	sp, #4
	__asm("POP {LR}"); //Create new start location by popping LR
 8000f68:	f85d eb04 	ldr.w	lr, [sp], #4
	__asm("ADD SP, SP, #4"); //SKIP xpsr
 8000f6c:	b001      	add	sp, #4

	__asm("CPSIE	I");
 8000f6e:	b662      	cpsie	i
	__asm("BX 	LR"); //Return from exception
 8000f70:	4770      	bx	lr
}
 8000f72:	bf00      	nop
 8000f74:	46bd      	mov	sp, r7
 8000f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7a:	4770      	bx	lr
 8000f7c:	20007f40 	.word	0x20007f40

08000f80 <os6502ContextSwitch>:

void os6502ContextSwitch(void){
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
	save_cpu_to_tcb(&g_cpu, currentPt);
 8000f84:	4b0c      	ldr	r3, [pc, #48]	@ (8000fb8 <os6502ContextSwitch+0x38>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	4619      	mov	r1, r3
 8000f8a:	480c      	ldr	r0, [pc, #48]	@ (8000fbc <os6502ContextSwitch+0x3c>)
 8000f8c:	f7ff fe04 	bl	8000b98 <save_cpu_to_tcb>
	save_thread_stackpage(currentPt);
 8000f90:	4b09      	ldr	r3, [pc, #36]	@ (8000fb8 <os6502ContextSwitch+0x38>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	4618      	mov	r0, r3
 8000f96:	f7ff fdcd 	bl	8000b34 <save_thread_stackpage>
	osSchedulerRoundRobin();
 8000f9a:	f000 f811 	bl	8000fc0 <osSchedulerRoundRobin>
	save_main_stackpage(currentPt);
 8000f9e:	4b06      	ldr	r3, [pc, #24]	@ (8000fb8 <os6502ContextSwitch+0x38>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f7ff fdd8 	bl	8000b58 <save_main_stackpage>
	save_cpu_from_tcb(&g_cpu, currentPt);
 8000fa8:	4b03      	ldr	r3, [pc, #12]	@ (8000fb8 <os6502ContextSwitch+0x38>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	4619      	mov	r1, r3
 8000fae:	4803      	ldr	r0, [pc, #12]	@ (8000fbc <os6502ContextSwitch+0x3c>)
 8000fb0:	f7ff fde4 	bl	8000b7c <save_cpu_from_tcb>
}
 8000fb4:	bf00      	nop
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	20007f40 	.word	0x20007f40
 8000fbc:	20007f30 	.word	0x20007f30

08000fc0 <osSchedulerRoundRobin>:


void osSchedulerRoundRobin(void){
 8000fc0:	b480      	push	{r7}
 8000fc2:	b083      	sub	sp, #12
 8000fc4:	af00      	add	r7, sp, #0

	tcb_t* start = currentPt;
 8000fc6:	4b0f      	ldr	r3, [pc, #60]	@ (8001004 <osSchedulerRoundRobin+0x44>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	607b      	str	r3, [r7, #4]
	do{
		currentPt=currentPt->nextPt;
 8000fcc:	4b0d      	ldr	r3, [pc, #52]	@ (8001004 <osSchedulerRoundRobin+0x44>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 8000fd4:	4a0b      	ldr	r2, [pc, #44]	@ (8001004 <osSchedulerRoundRobin+0x44>)
 8000fd6:	6013      	str	r3, [r2, #0]
		if (currentPt->state == THREAD_READY){
 8000fd8:	4b0a      	ldr	r3, [pc, #40]	@ (8001004 <osSchedulerRoundRobin+0x44>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	f893 3410 	ldrb.w	r3, [r3, #1040]	@ 0x410
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d008      	beq.n	8000ff6 <osSchedulerRoundRobin+0x36>
			return;
		}
	}while(currentPt!=start);
 8000fe4:	4b07      	ldr	r3, [pc, #28]	@ (8001004 <osSchedulerRoundRobin+0x44>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	687a      	ldr	r2, [r7, #4]
 8000fea:	429a      	cmp	r2, r3
 8000fec:	d1ee      	bne.n	8000fcc <osSchedulerRoundRobin+0xc>
	currentPt=&tcbs[2];
 8000fee:	4b05      	ldr	r3, [pc, #20]	@ (8001004 <osSchedulerRoundRobin+0x44>)
 8000ff0:	4a05      	ldr	r2, [pc, #20]	@ (8001008 <osSchedulerRoundRobin+0x48>)
 8000ff2:	601a      	str	r2, [r3, #0]
 8000ff4:	e000      	b.n	8000ff8 <osSchedulerRoundRobin+0x38>
			return;
 8000ff6:	bf00      	nop
}
 8000ff8:	370c      	adds	r7, #12
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop
 8001004:	20007f40 	.word	0x20007f40
 8001008:	20007b14 	.word	0x20007b14

0800100c <osThreadYield>:

void osThreadYield(){
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0
	SysTick->VAL=0;
 8001010:	4b05      	ldr	r3, [pc, #20]	@ (8001028 <osThreadYield+0x1c>)
 8001012:	2200      	movs	r2, #0
 8001014:	609a      	str	r2, [r3, #8]
	INTCTRL=PENDSTET;
 8001016:	4b05      	ldr	r3, [pc, #20]	@ (800102c <osThreadYield+0x20>)
 8001018:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800101c:	601a      	str	r2, [r3, #0]
}
 800101e:	bf00      	nop
 8001020:	46bd      	mov	sp, r7
 8001022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001026:	4770      	bx	lr
 8001028:	e000e010 	.word	0xe000e010
 800102c:	e000ed04 	.word	0xe000ed04

08001030 <tim2_1hz_interrupt_init>:


void tim2_1hz_interrupt_init(void){
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
	RCC->APB1ENR|=TIM2EN; //Enable TIM2 for APB1
 8001034:	4b12      	ldr	r3, [pc, #72]	@ (8001080 <tim2_1hz_interrupt_init+0x50>)
 8001036:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001038:	4a11      	ldr	r2, [pc, #68]	@ (8001080 <tim2_1hz_interrupt_init+0x50>)
 800103a:	f043 0301 	orr.w	r3, r3, #1
 800103e:	6413      	str	r3, [r2, #64]	@ 0x40
	TIM2->PSC= 1600-1; // Set prescaler to 1.6*10^6/10^3
 8001040:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001044:	f240 623f 	movw	r2, #1599	@ 0x63f
 8001048:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM2->ARR=10000; //10 ms
 800104a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800104e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001052:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM2->CNT=0;
 8001054:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001058:	2200      	movs	r2, #0
 800105a:	625a      	str	r2, [r3, #36]	@ 0x24
	TIM2->CR1= CR1_CEN;
 800105c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001060:	2201      	movs	r2, #1
 8001062:	601a      	str	r2, [r3, #0]
	TIM2->DIER|=DIER_UIE;
 8001064:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001068:	68db      	ldr	r3, [r3, #12]
 800106a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800106e:	f043 0301 	orr.w	r3, r3, #1
 8001072:	60d3      	str	r3, [r2, #12]
	NVIC_EnableIRQ(TIM2_IRQn);
 8001074:	201c      	movs	r0, #28
 8001076:	f7ff fd15 	bl	8000aa4 <__NVIC_EnableIRQ>
}
 800107a:	bf00      	nop
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	40023800 	.word	0x40023800

08001084 <osSemaphoreInit>:

void osSemaphoreInit(sem_t *semaphore, int32_t value){
 8001084:	b480      	push	{r7}
 8001086:	b083      	sub	sp, #12
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
 800108c:	6039      	str	r1, [r7, #0]
	semaphore->count=value;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	683a      	ldr	r2, [r7, #0]
 8001092:	601a      	str	r2, [r3, #0]
	semaphore->wait_head=NULL;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	2200      	movs	r2, #0
 8001098:	605a      	str	r2, [r3, #4]
}
 800109a:	bf00      	nop
 800109c:	370c      	adds	r7, #12
 800109e:	46bd      	mov	sp, r7
 80010a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a4:	4770      	bx	lr

080010a6 <osSemaphoreSet>:

void osSemaphoreSet(sem_t *semaphore){
 80010a6:	b480      	push	{r7}
 80010a8:	b085      	sub	sp, #20
 80010aa:	af00      	add	r7, sp, #0
 80010ac:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 80010ae:	b672      	cpsid	i
}
 80010b0:	bf00      	nop
	__disable_irq();
	if (semaphore->wait_head){
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	685b      	ldr	r3, [r3, #4]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d010      	beq.n	80010dc <osSemaphoreSet+0x36>

		// If semaphore has tasks in wait queue, dequeue one of theme and set the thread state to ready
		tcb_t *t = semaphore->wait_head;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	685b      	ldr	r3, [r3, #4]
 80010be:	60fb      	str	r3, [r7, #12]
		semaphore->wait_head = t->sem_next;
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	f8d3 240c 	ldr.w	r2, [r3, #1036]	@ 0x40c
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	605a      	str	r2, [r3, #4]
		t->sem_next=NULL;
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	2200      	movs	r2, #0
 80010ce:	f8c3 240c 	str.w	r2, [r3, #1036]	@ 0x40c
	    t->state = THREAD_READY;
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	2200      	movs	r2, #0
 80010d6:	f883 2410 	strb.w	r2, [r3, #1040]	@ 0x410
 80010da:	e004      	b.n	80010e6 <osSemaphoreSet+0x40>
	}
	else{
		// otherwise allocate a resource;
	    semaphore->count++;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	1c5a      	adds	r2, r3, #1
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80010e6:	b662      	cpsie	i
}
 80010e8:	bf00      	nop
	}
	__enable_irq();
}
 80010ea:	bf00      	nop
 80010ec:	3714      	adds	r7, #20
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr
	...

080010f8 <osSemaphoreWait>:

void osSemaphoreWait(sem_t *semaphore){
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8001100:	b672      	cpsid	i
}
 8001102:	bf00      	nop
	__disable_irq();
	if (semaphore->count>0){
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	2b00      	cmp	r3, #0
 800110a:	dd07      	ble.n	800111c <osSemaphoreWait+0x24>
		// If available, execute task
		semaphore->count--;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	1e5a      	subs	r2, r3, #1
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001116:	b662      	cpsie	i
}
 8001118:	bf00      	nop
		__enable_irq();
		return;
 800111a:	e012      	b.n	8001142 <osSemaphoreWait+0x4a>
	}

	// Otherwise thread is blocked and put on wait queue
	currentPt->state=THREAD_BLOCKED;
 800111c:	4b0a      	ldr	r3, [pc, #40]	@ (8001148 <osSemaphoreWait+0x50>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	2201      	movs	r2, #1
 8001122:	f883 2410 	strb.w	r2, [r3, #1040]	@ 0x410
	currentPt->sem_next=semaphore->wait_head;
 8001126:	4b08      	ldr	r3, [pc, #32]	@ (8001148 <osSemaphoreWait+0x50>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	687a      	ldr	r2, [r7, #4]
 800112c:	6852      	ldr	r2, [r2, #4]
 800112e:	f8c3 240c 	str.w	r2, [r3, #1036]	@ 0x40c
	semaphore->wait_head=currentPt;
 8001132:	4b05      	ldr	r3, [pc, #20]	@ (8001148 <osSemaphoreWait+0x50>)
 8001134:	681a      	ldr	r2, [r3, #0]
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	605a      	str	r2, [r3, #4]
  __ASM volatile ("cpsie i" : : : "memory");
 800113a:	b662      	cpsie	i
}
 800113c:	bf00      	nop
	__enable_irq();
	osThreadYield();
 800113e:	f7ff ff65 	bl	800100c <osThreadYield>
}
 8001142:	3708      	adds	r7, #8
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	20007f40 	.word	0x20007f40

0800114c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001150:	bf00      	nop
 8001152:	e7fd      	b.n	8001150 <NMI_Handler+0x4>

08001154 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001158:	bf00      	nop
 800115a:	e7fd      	b.n	8001158 <HardFault_Handler+0x4>

0800115c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800115c:	b480      	push	{r7}
 800115e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001160:	bf00      	nop
 8001162:	e7fd      	b.n	8001160 <MemManage_Handler+0x4>

08001164 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001168:	bf00      	nop
 800116a:	e7fd      	b.n	8001168 <BusFault_Handler+0x4>

0800116c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001170:	bf00      	nop
 8001172:	e7fd      	b.n	8001170 <UsageFault_Handler+0x4>

08001174 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001178:	bf00      	nop
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr

08001182 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001182:	b480      	push	{r7}
 8001184:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001186:	bf00      	nop
 8001188:	46bd      	mov	sp, r7
 800118a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118e:	4770      	bx	lr

08001190 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001190:	b480      	push	{r7}
 8001192:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001194:	bf00      	nop
 8001196:	46bd      	mov	sp, r7
 8001198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119c:	4770      	bx	lr
	...

080011a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80011a4:	4b06      	ldr	r3, [pc, #24]	@ (80011c0 <SystemInit+0x20>)
 80011a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80011aa:	4a05      	ldr	r2, [pc, #20]	@ (80011c0 <SystemInit+0x20>)
 80011ac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80011b0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011b4:	bf00      	nop
 80011b6:	46bd      	mov	sp, r7
 80011b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011bc:	4770      	bx	lr
 80011be:	bf00      	nop
 80011c0:	e000ed00 	.word	0xe000ed00

080011c4 <uart_tx_init>:
int _io_putchar(int ch){
	uart_write(ch);
	return ch;
}

void uart_tx_init(void){
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
	RCC->AHB1ENR|=GPIOAEN;
 80011c8:	4b1f      	ldr	r3, [pc, #124]	@ (8001248 <uart_tx_init+0x84>)
 80011ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011cc:	4a1e      	ldr	r2, [pc, #120]	@ (8001248 <uart_tx_init+0x84>)
 80011ce:	f043 0301 	orr.w	r3, r3, #1
 80011d2:	6313      	str	r3, [r2, #48]	@ 0x30

	GPIOA->MODER&=~(1U<<4);
 80011d4:	4b1d      	ldr	r3, [pc, #116]	@ (800124c <uart_tx_init+0x88>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a1c      	ldr	r2, [pc, #112]	@ (800124c <uart_tx_init+0x88>)
 80011da:	f023 0310 	bic.w	r3, r3, #16
 80011de:	6013      	str	r3, [r2, #0]
	GPIOA->MODER|=(1U<<5);
 80011e0:	4b1a      	ldr	r3, [pc, #104]	@ (800124c <uart_tx_init+0x88>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	4a19      	ldr	r2, [pc, #100]	@ (800124c <uart_tx_init+0x88>)
 80011e6:	f043 0320 	orr.w	r3, r3, #32
 80011ea:	6013      	str	r3, [r2, #0]
	//INPUT AF
	GPIOA->AFR[0]|=(1U<<8);
 80011ec:	4b17      	ldr	r3, [pc, #92]	@ (800124c <uart_tx_init+0x88>)
 80011ee:	6a1b      	ldr	r3, [r3, #32]
 80011f0:	4a16      	ldr	r2, [pc, #88]	@ (800124c <uart_tx_init+0x88>)
 80011f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011f6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0]|=(1U<<9);
 80011f8:	4b14      	ldr	r3, [pc, #80]	@ (800124c <uart_tx_init+0x88>)
 80011fa:	6a1b      	ldr	r3, [r3, #32]
 80011fc:	4a13      	ldr	r2, [pc, #76]	@ (800124c <uart_tx_init+0x88>)
 80011fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001202:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0]|=(1U<<10);
 8001204:	4b11      	ldr	r3, [pc, #68]	@ (800124c <uart_tx_init+0x88>)
 8001206:	6a1b      	ldr	r3, [r3, #32]
 8001208:	4a10      	ldr	r2, [pc, #64]	@ (800124c <uart_tx_init+0x88>)
 800120a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800120e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0]&=~(1U<<11);
 8001210:	4b0e      	ldr	r3, [pc, #56]	@ (800124c <uart_tx_init+0x88>)
 8001212:	6a1b      	ldr	r3, [r3, #32]
 8001214:	4a0d      	ldr	r2, [pc, #52]	@ (800124c <uart_tx_init+0x88>)
 8001216:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800121a:	6213      	str	r3, [r2, #32]
	RCC->APB1ENR |= UART2EN;
 800121c:	4b0a      	ldr	r3, [pc, #40]	@ (8001248 <uart_tx_init+0x84>)
 800121e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001220:	4a09      	ldr	r2, [pc, #36]	@ (8001248 <uart_tx_init+0x84>)
 8001222:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001226:	6413      	str	r3, [r2, #64]	@ 0x40

	uart_set_baudrate(APB1_CLK, UART_BAUDRATE);
 8001228:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 800122c:	4808      	ldr	r0, [pc, #32]	@ (8001250 <uart_tx_init+0x8c>)
 800122e:	f000 f82b 	bl	8001288 <uart_set_baudrate>
	USART2->CR1=CR1_TE;
 8001232:	4b08      	ldr	r3, [pc, #32]	@ (8001254 <uart_tx_init+0x90>)
 8001234:	2208      	movs	r2, #8
 8001236:	60da      	str	r2, [r3, #12]
	USART2->CR1|=CR1_UE;
 8001238:	4b06      	ldr	r3, [pc, #24]	@ (8001254 <uart_tx_init+0x90>)
 800123a:	68db      	ldr	r3, [r3, #12]
 800123c:	4a05      	ldr	r2, [pc, #20]	@ (8001254 <uart_tx_init+0x90>)
 800123e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001242:	60d3      	str	r3, [r2, #12]
}
 8001244:	bf00      	nop
 8001246:	bd80      	pop	{r7, pc}
 8001248:	40023800 	.word	0x40023800
 800124c:	40020000 	.word	0x40020000
 8001250:	00f42400 	.word	0x00f42400
 8001254:	40004400 	.word	0x40004400

08001258 <uart_write>:

void uart_write(int ch){
 8001258:	b480      	push	{r7}
 800125a:	b083      	sub	sp, #12
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
	while(!(USART2->SR & SR_TXE)){}
 8001260:	bf00      	nop
 8001262:	4b08      	ldr	r3, [pc, #32]	@ (8001284 <uart_write+0x2c>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800126a:	2b00      	cmp	r3, #0
 800126c:	d0f9      	beq.n	8001262 <uart_write+0xa>
	USART2->DR=(ch & 0xFF);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	4a04      	ldr	r2, [pc, #16]	@ (8001284 <uart_write+0x2c>)
 8001272:	b2db      	uxtb	r3, r3
 8001274:	6053      	str	r3, [r2, #4]
}
 8001276:	bf00      	nop
 8001278:	370c      	adds	r7, #12
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr
 8001282:	bf00      	nop
 8001284:	40004400 	.word	0x40004400

08001288 <uart_set_baudrate>:

static void uart_set_baudrate(uint32_t periph_clk, uint32_t baudrate){
 8001288:	b580      	push	{r7, lr}
 800128a:	b082      	sub	sp, #8
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
 8001290:	6039      	str	r1, [r7, #0]
	USART2->BRR=compute_uart_bd(periph_clk, baudrate);
 8001292:	6839      	ldr	r1, [r7, #0]
 8001294:	6878      	ldr	r0, [r7, #4]
 8001296:	f000 f80b 	bl	80012b0 <compute_uart_bd>
 800129a:	4603      	mov	r3, r0
 800129c:	461a      	mov	r2, r3
 800129e:	4b03      	ldr	r3, [pc, #12]	@ (80012ac <uart_set_baudrate+0x24>)
 80012a0:	609a      	str	r2, [r3, #8]
}
 80012a2:	bf00      	nop
 80012a4:	3708      	adds	r7, #8
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	40004400 	.word	0x40004400

080012b0 <compute_uart_bd>:

uint16_t compute_uart_bd(uint32_t periph_clk, uint32_t baudrate){
 80012b0:	b480      	push	{r7}
 80012b2:	b083      	sub	sp, #12
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
 80012b8:	6039      	str	r1, [r7, #0]
	return (periph_clk + (baudrate/2U)) / baudrate;
 80012ba:	683b      	ldr	r3, [r7, #0]
 80012bc:	085a      	lsrs	r2, r3, #1
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	441a      	add	r2, r3
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80012c8:	b29b      	uxth	r3, r3
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	370c      	adds	r7, #12
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr
	...

080012d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80012d8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001310 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80012dc:	f7ff ff60 	bl	80011a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80012e0:	480c      	ldr	r0, [pc, #48]	@ (8001314 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80012e2:	490d      	ldr	r1, [pc, #52]	@ (8001318 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80012e4:	4a0d      	ldr	r2, [pc, #52]	@ (800131c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80012e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012e8:	e002      	b.n	80012f0 <LoopCopyDataInit>

080012ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012ee:	3304      	adds	r3, #4

080012f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012f4:	d3f9      	bcc.n	80012ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012f6:	4a0a      	ldr	r2, [pc, #40]	@ (8001320 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80012f8:	4c0a      	ldr	r4, [pc, #40]	@ (8001324 <LoopFillZerobss+0x22>)
  movs r3, #0
 80012fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012fc:	e001      	b.n	8001302 <LoopFillZerobss>

080012fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001300:	3204      	adds	r2, #4

08001302 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001302:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001304:	d3fb      	bcc.n	80012fe <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001306:	f000 f819 	bl	800133c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800130a:	f7ff fbaf 	bl	8000a6c <main>
  bx  lr    
 800130e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001310:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001314:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001318:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 800131c:	080023c0 	.word	0x080023c0
  ldr r2, =_sbss
 8001320:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8001324:	20007f44 	.word	0x20007f44

08001328 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001328:	e7fe      	b.n	8001328 <ADC_IRQHandler>

0800132a <memset>:
 800132a:	4402      	add	r2, r0
 800132c:	4603      	mov	r3, r0
 800132e:	4293      	cmp	r3, r2
 8001330:	d100      	bne.n	8001334 <memset+0xa>
 8001332:	4770      	bx	lr
 8001334:	f803 1b01 	strb.w	r1, [r3], #1
 8001338:	e7f9      	b.n	800132e <memset+0x4>
	...

0800133c <__libc_init_array>:
 800133c:	b570      	push	{r4, r5, r6, lr}
 800133e:	4d0d      	ldr	r5, [pc, #52]	@ (8001374 <__libc_init_array+0x38>)
 8001340:	4c0d      	ldr	r4, [pc, #52]	@ (8001378 <__libc_init_array+0x3c>)
 8001342:	1b64      	subs	r4, r4, r5
 8001344:	10a4      	asrs	r4, r4, #2
 8001346:	2600      	movs	r6, #0
 8001348:	42a6      	cmp	r6, r4
 800134a:	d109      	bne.n	8001360 <__libc_init_array+0x24>
 800134c:	4d0b      	ldr	r5, [pc, #44]	@ (800137c <__libc_init_array+0x40>)
 800134e:	4c0c      	ldr	r4, [pc, #48]	@ (8001380 <__libc_init_array+0x44>)
 8001350:	f000 f826 	bl	80013a0 <_init>
 8001354:	1b64      	subs	r4, r4, r5
 8001356:	10a4      	asrs	r4, r4, #2
 8001358:	2600      	movs	r6, #0
 800135a:	42a6      	cmp	r6, r4
 800135c:	d105      	bne.n	800136a <__libc_init_array+0x2e>
 800135e:	bd70      	pop	{r4, r5, r6, pc}
 8001360:	f855 3b04 	ldr.w	r3, [r5], #4
 8001364:	4798      	blx	r3
 8001366:	3601      	adds	r6, #1
 8001368:	e7ee      	b.n	8001348 <__libc_init_array+0xc>
 800136a:	f855 3b04 	ldr.w	r3, [r5], #4
 800136e:	4798      	blx	r3
 8001370:	3601      	adds	r6, #1
 8001372:	e7f2      	b.n	800135a <__libc_init_array+0x1e>
 8001374:	080023b8 	.word	0x080023b8
 8001378:	080023b8 	.word	0x080023b8
 800137c:	080023b8 	.word	0x080023b8
 8001380:	080023bc 	.word	0x080023bc

08001384 <memcpy>:
 8001384:	440a      	add	r2, r1
 8001386:	4291      	cmp	r1, r2
 8001388:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800138c:	d100      	bne.n	8001390 <memcpy+0xc>
 800138e:	4770      	bx	lr
 8001390:	b510      	push	{r4, lr}
 8001392:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001396:	f803 4f01 	strb.w	r4, [r3, #1]!
 800139a:	4291      	cmp	r1, r2
 800139c:	d1f9      	bne.n	8001392 <memcpy+0xe>
 800139e:	bd10      	pop	{r4, pc}

080013a0 <_init>:
 80013a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80013a2:	bf00      	nop
 80013a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80013a6:	bc08      	pop	{r3}
 80013a8:	469e      	mov	lr, r3
 80013aa:	4770      	bx	lr

080013ac <_fini>:
 80013ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80013ae:	bf00      	nop
 80013b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80013b2:	bc08      	pop	{r3}
 80013b4:	469e      	mov	lr, r3
 80013b6:	4770      	bx	lr
