\hypertarget{group___p_w_r___c_r__register__alias}{}\section{P\+WR CR Register alias address}
\label{group___p_w_r___c_r__register__alias}\index{P\+W\+R C\+R Register alias address@{P\+W\+R C\+R Register alias address}}
Diagram współpracy dla P\+WR CR Register alias address\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___p_w_r___c_r__register__alias}
\end{center}
\end{figure}
\subsection*{Definicje}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___p_w_r___c_r__register__alias_ga398aef263adbda7c1f1dc9020fde83f3}{D\+B\+P\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}~\hyperlink{group___peripheral___registers___bits___definition_gaa3c90e817e3ccc0031b20014ef7d434e}{P\+W\+R\+\_\+\+C\+R\+\_\+\+D\+B\+P\+\_\+\+Pos}
\item 
\#define \hyperlink{group___p_w_r___c_r__register__alias_ga799ab60bdbcfc1076cf2d7f206d09b0c}{C\+R\+\_\+\+D\+B\+P\+\_\+\+BB}~(uint32\+\_\+t)(\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE} + (\hyperlink{group___p_w_r__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}{P\+W\+R\+\_\+\+C\+R\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+BB} $\ast$ 32\+U) + (\+D\+B\+P\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+E\+R $\ast$ 4\+U))
\item 
\#define \hyperlink{group___p_w_r___c_r__register__alias_gae731170c1675c5471fc06501228905b0}{P\+V\+D\+E\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}~\hyperlink{group___peripheral___registers___bits___definition_gadb4073cd8adfdba51b106072bab82fc3}{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+V\+D\+E\+\_\+\+Pos}
\item 
\#define \hyperlink{group___p_w_r___c_r__register__alias_ga49f51ef8285a6be76fd204d49a00709c}{C\+R\+\_\+\+P\+V\+D\+E\+\_\+\+BB}~(uint32\+\_\+t)(\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE} + (\hyperlink{group___p_w_r__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}{P\+W\+R\+\_\+\+C\+R\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+BB} $\ast$ 32\+U) + (\+P\+V\+D\+E\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+E\+R $\ast$ 4\+U))
\item 
\#define \hyperlink{group___p_w_r___c_r__register__alias_ga9fe65342711a2c4614ef2eadee4a751c}{V\+O\+S\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}~\hyperlink{group___peripheral___registers___bits___definition_ga2f4f27bd20dad692917746ce1f184d28}{P\+W\+R\+\_\+\+C\+R\+\_\+\+V\+O\+S\+\_\+\+Pos}
\item 
\#define \hyperlink{group___p_w_r___c_r__register__alias_ga98bf66513495732b9b3ee21f182e1591}{C\+R\+\_\+\+V\+O\+S\+\_\+\+BB}~(uint32\+\_\+t)(\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE} + (\hyperlink{group___p_w_r__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}{P\+W\+R\+\_\+\+C\+R\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+BB} $\ast$ 32\+U) + (\+V\+O\+S\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+E\+R $\ast$ 4\+U))
\end{DoxyCompactItemize}


\subsection{Opis szczegółowy}


\subsection{Dokumentacja definicji}
\mbox{\Hypertarget{group___p_w_r___c_r__register__alias_ga799ab60bdbcfc1076cf2d7f206d09b0c}\label{group___p_w_r___c_r__register__alias_ga799ab60bdbcfc1076cf2d7f206d09b0c}} 
\index{P\+W\+R C\+R Register alias address@{P\+W\+R C\+R Register alias address}!C\+R\+\_\+\+D\+B\+P\+\_\+\+BB@{C\+R\+\_\+\+D\+B\+P\+\_\+\+BB}}
\index{C\+R\+\_\+\+D\+B\+P\+\_\+\+BB@{C\+R\+\_\+\+D\+B\+P\+\_\+\+BB}!P\+W\+R C\+R Register alias address@{P\+W\+R C\+R Register alias address}}
\subsubsection{\texorpdfstring{C\+R\+\_\+\+D\+B\+P\+\_\+\+BB}{CR\_DBP\_BB}}
{\footnotesize\ttfamily \#define C\+R\+\_\+\+D\+B\+P\+\_\+\+BB~(uint32\+\_\+t)(\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE} + (\hyperlink{group___p_w_r__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}{P\+W\+R\+\_\+\+C\+R\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+BB} $\ast$ 32\+U) + (\+D\+B\+P\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+E\+R $\ast$ 4\+U))}



Definicja w linii 361 pliku stm32f4xx\+\_\+hal\+\_\+pwr.\+h.

\mbox{\Hypertarget{group___p_w_r___c_r__register__alias_ga49f51ef8285a6be76fd204d49a00709c}\label{group___p_w_r___c_r__register__alias_ga49f51ef8285a6be76fd204d49a00709c}} 
\index{P\+W\+R C\+R Register alias address@{P\+W\+R C\+R Register alias address}!C\+R\+\_\+\+P\+V\+D\+E\+\_\+\+BB@{C\+R\+\_\+\+P\+V\+D\+E\+\_\+\+BB}}
\index{C\+R\+\_\+\+P\+V\+D\+E\+\_\+\+BB@{C\+R\+\_\+\+P\+V\+D\+E\+\_\+\+BB}!P\+W\+R C\+R Register alias address@{P\+W\+R C\+R Register alias address}}
\subsubsection{\texorpdfstring{C\+R\+\_\+\+P\+V\+D\+E\+\_\+\+BB}{CR\_PVDE\_BB}}
{\footnotesize\ttfamily \#define C\+R\+\_\+\+P\+V\+D\+E\+\_\+\+BB~(uint32\+\_\+t)(\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE} + (\hyperlink{group___p_w_r__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}{P\+W\+R\+\_\+\+C\+R\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+BB} $\ast$ 32\+U) + (\+P\+V\+D\+E\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+E\+R $\ast$ 4\+U))}



Definicja w linii 365 pliku stm32f4xx\+\_\+hal\+\_\+pwr.\+h.

\mbox{\Hypertarget{group___p_w_r___c_r__register__alias_ga98bf66513495732b9b3ee21f182e1591}\label{group___p_w_r___c_r__register__alias_ga98bf66513495732b9b3ee21f182e1591}} 
\index{P\+W\+R C\+R Register alias address@{P\+W\+R C\+R Register alias address}!C\+R\+\_\+\+V\+O\+S\+\_\+\+BB@{C\+R\+\_\+\+V\+O\+S\+\_\+\+BB}}
\index{C\+R\+\_\+\+V\+O\+S\+\_\+\+BB@{C\+R\+\_\+\+V\+O\+S\+\_\+\+BB}!P\+W\+R C\+R Register alias address@{P\+W\+R C\+R Register alias address}}
\subsubsection{\texorpdfstring{C\+R\+\_\+\+V\+O\+S\+\_\+\+BB}{CR\_VOS\_BB}}
{\footnotesize\ttfamily \#define C\+R\+\_\+\+V\+O\+S\+\_\+\+BB~(uint32\+\_\+t)(\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE} + (\hyperlink{group___p_w_r__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}{P\+W\+R\+\_\+\+C\+R\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+BB} $\ast$ 32\+U) + (\+V\+O\+S\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+E\+R $\ast$ 4\+U))}



Definicja w linii 369 pliku stm32f4xx\+\_\+hal\+\_\+pwr.\+h.

\mbox{\Hypertarget{group___p_w_r___c_r__register__alias_ga398aef263adbda7c1f1dc9020fde83f3}\label{group___p_w_r___c_r__register__alias_ga398aef263adbda7c1f1dc9020fde83f3}} 
\index{P\+W\+R C\+R Register alias address@{P\+W\+R C\+R Register alias address}!D\+B\+P\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER@{D\+B\+P\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}}
\index{D\+B\+P\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER@{D\+B\+P\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}!P\+W\+R C\+R Register alias address@{P\+W\+R C\+R Register alias address}}
\subsubsection{\texorpdfstring{D\+B\+P\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}{DBP\_BIT\_NUMBER}}
{\footnotesize\ttfamily \#define D\+B\+P\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER~\hyperlink{group___peripheral___registers___bits___definition_gaa3c90e817e3ccc0031b20014ef7d434e}{P\+W\+R\+\_\+\+C\+R\+\_\+\+D\+B\+P\+\_\+\+Pos}}



Definicja w linii 360 pliku stm32f4xx\+\_\+hal\+\_\+pwr.\+h.

\mbox{\Hypertarget{group___p_w_r___c_r__register__alias_gae731170c1675c5471fc06501228905b0}\label{group___p_w_r___c_r__register__alias_gae731170c1675c5471fc06501228905b0}} 
\index{P\+W\+R C\+R Register alias address@{P\+W\+R C\+R Register alias address}!P\+V\+D\+E\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER@{P\+V\+D\+E\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}}
\index{P\+V\+D\+E\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER@{P\+V\+D\+E\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}!P\+W\+R C\+R Register alias address@{P\+W\+R C\+R Register alias address}}
\subsubsection{\texorpdfstring{P\+V\+D\+E\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}{PVDE\_BIT\_NUMBER}}
{\footnotesize\ttfamily \#define P\+V\+D\+E\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER~\hyperlink{group___peripheral___registers___bits___definition_gadb4073cd8adfdba51b106072bab82fc3}{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+V\+D\+E\+\_\+\+Pos}}



Definicja w linii 364 pliku stm32f4xx\+\_\+hal\+\_\+pwr.\+h.

\mbox{\Hypertarget{group___p_w_r___c_r__register__alias_ga9fe65342711a2c4614ef2eadee4a751c}\label{group___p_w_r___c_r__register__alias_ga9fe65342711a2c4614ef2eadee4a751c}} 
\index{P\+W\+R C\+R Register alias address@{P\+W\+R C\+R Register alias address}!V\+O\+S\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER@{V\+O\+S\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}}
\index{V\+O\+S\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER@{V\+O\+S\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}!P\+W\+R C\+R Register alias address@{P\+W\+R C\+R Register alias address}}
\subsubsection{\texorpdfstring{V\+O\+S\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}{VOS\_BIT\_NUMBER}}
{\footnotesize\ttfamily \#define V\+O\+S\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER~\hyperlink{group___peripheral___registers___bits___definition_ga2f4f27bd20dad692917746ce1f184d28}{P\+W\+R\+\_\+\+C\+R\+\_\+\+V\+O\+S\+\_\+\+Pos}}



Definicja w linii 368 pliku stm32f4xx\+\_\+hal\+\_\+pwr.\+h.

