INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anshp/Downloads/426_Finial-Week-3/426_Finial-Week-3/Lab_3_426/Lab_3_426.srcs/sources_1/new/adder_32bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_16bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anshp/Downloads/426_Finial-Week-3/426_Finial-Week-3/Lab_3_426/Lab_3_426.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anshp/Downloads/426_Finial-Week-3/426_Finial-Week-3/Lab_3_426/Lab_3_426.srcs/sources_1/new/alu_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu_control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anshp/Downloads/426_Finial-Week-3/426_Finial-Week-3/Lab_3_426/Lab_3_426.srcs/sources_1/new/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anshp/Downloads/426_Finial-Week-3/426_Finial-Week-3/Lab_3_426/Lab_3_426.srcs/sources_1/new/data_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'data_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anshp/Downloads/426_Finial-Week-3/426_Finial-Week-3/Lab_3_426/Lab_3_426.srcs/sources_1/new/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anshp/Downloads/426_Finial-Week-3/426_Finial-Week-3/Lab_3_426/Lab_3_426.srcs/sources_1/new/hazard_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hazard_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anshp/Downloads/426_Finial-Week-3/426_Finial-Week-3/Lab_3_426/Lab_3_426.srcs/sources_1/new/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anshp/Downloads/426_Finial-Week-3/426_Finial-Week-3/Lab_3_426/Lab_3_426.srcs/sources_1/new/pipeline_registers.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IF_ID_reg'
INFO: [VRFC 10-3107] analyzing entity 'ID_EX_reg'
INFO: [VRFC 10-3107] analyzing entity 'EX_MEM_reg'
INFO: [VRFC 10-3107] analyzing entity 'MEM_WB_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anshp/Downloads/426_Finial-Week-3/426_Finial-Week-3/Lab_3_426/Lab_3_426.srcs/sources_1/new/pipelined_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipelined_cpu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anshp/Downloads/426_Finial-Week-3/426_Finial-Week-3/Lab_3_426/Lab_3_426.srcs/sources_1/new/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_file'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anshp/Downloads/426_Finial-Week-3/426_Finial-Week-3/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_mips_pipeline'
