Generated by Fabric Compiler ( version 2021.4-SP1.2 <build 96435> ) at Sat Apr 19 12:57:09 2025

Timing Constraint:
NULL


Inferred clocks commands :
-------------------------------------------------------
create_clock -period {1000} -waveform {0 500} -name {top_control|sclk} [get_ports {sclk}] -add
set_clock_groups -name {Inferred_clock_group_0} -asynchronous -group [get_clocks {top_control|sclk}]


Logical Constraint:
+-------------------------------------------------------------+
| Object                    | Attribute          | Value     
+-------------------------------------------------------------+
| i:ad0_data_ibuf[0]        | PAP_DONT_TOUCH     | TRUE      
| i:ad0_data_ibuf[1]        | PAP_DONT_TOUCH     | TRUE      
| i:ad0_data_ibuf[2]        | PAP_DONT_TOUCH     | TRUE      
| i:ad0_data_ibuf[3]        | PAP_DONT_TOUCH     | TRUE      
| i:ad0_data_ibuf[4]        | PAP_DONT_TOUCH     | TRUE      
| i:ad0_data_ibuf[5]        | PAP_DONT_TOUCH     | TRUE      
| i:ad0_data_ibuf[6]        | PAP_DONT_TOUCH     | TRUE      
| i:ad0_data_ibuf[7]        | PAP_DONT_TOUCH     | TRUE      
| i:ad0_data_ibuf[8]        | PAP_DONT_TOUCH     | TRUE      
| i:ad0_data_ibuf[9]        | PAP_DONT_TOUCH     | TRUE      
| i:ad0_otr_ibuf            | PAP_DONT_TOUCH     | TRUE      
| i:ad1_data_ibuf[0]        | PAP_DONT_TOUCH     | TRUE      
| i:ad1_data_ibuf[1]        | PAP_DONT_TOUCH     | TRUE      
| i:ad1_data_ibuf[2]        | PAP_DONT_TOUCH     | TRUE      
| i:ad1_data_ibuf[3]        | PAP_DONT_TOUCH     | TRUE      
| i:ad1_data_ibuf[4]        | PAP_DONT_TOUCH     | TRUE      
| i:ad1_data_ibuf[5]        | PAP_DONT_TOUCH     | TRUE      
| i:ad1_data_ibuf[6]        | PAP_DONT_TOUCH     | TRUE      
| i:ad1_data_ibuf[7]        | PAP_DONT_TOUCH     | TRUE      
| i:ad1_data_ibuf[8]        | PAP_DONT_TOUCH     | TRUE      
| i:ad1_data_ibuf[9]        | PAP_DONT_TOUCH     | TRUE      
| i:ad1_otr_ibuf            | PAP_DONT_TOUCH     | TRUE      
| i:cs_n_ibuf               | PAP_DONT_TOUCH     | TRUE      
| i:mosi_ibuf               | PAP_DONT_TOUCH     | TRUE      
| i:rst_ibuf                | PAP_DONT_TOUCH     | TRUE      
| i:sclk_ibuf               | PAP_DONT_TOUCH     | TRUE      
| i:sys_clk_ibuf            | PAP_DONT_TOUCH     | TRUE      
| i:u_hs_dual_ad/ND0[0]     | PAP_MARK_DEBUG     | 1         
| i:u_hs_dual_ad/ND0[1]     | PAP_MARK_DEBUG     | 1         
| i:u_hs_dual_ad/ND0[2]     | PAP_MARK_DEBUG     | 1         
| i:u_hs_dual_ad/ND0[3]     | PAP_MARK_DEBUG     | 1         
| i:u_hs_dual_ad/ND0[4]     | PAP_MARK_DEBUG     | 1         
| i:u_hs_dual_ad/ND0[5]     | PAP_MARK_DEBUG     | 1         
| i:u_hs_dual_ad/ND0[6]     | PAP_MARK_DEBUG     | 1         
| i:u_hs_dual_ad/ND0[7]     | PAP_MARK_DEBUG     | 1         
| i:u_hs_dual_ad/ND0[8]     | PAP_MARK_DEBUG     | 1         
| i:u_hs_dual_ad/ND0[9]     | PAP_MARK_DEBUG     | 1         
| i:u_hs_dual_ad/ND1        | PAP_MARK_DEBUG     | 1         
| i:u_hs_dual_ad/ND2[0]     | PAP_MARK_DEBUG     | 1         
| i:u_hs_dual_ad/ND2[1]     | PAP_MARK_DEBUG     | 1         
| i:u_hs_dual_ad/ND2[2]     | PAP_MARK_DEBUG     | 1         
| i:u_hs_dual_ad/ND2[3]     | PAP_MARK_DEBUG     | 1         
| i:u_hs_dual_ad/ND2[4]     | PAP_MARK_DEBUG     | 1         
| i:u_hs_dual_ad/ND2[5]     | PAP_MARK_DEBUG     | 1         
| i:u_hs_dual_ad/ND2[6]     | PAP_MARK_DEBUG     | 1         
| i:u_hs_dual_ad/ND2[7]     | PAP_MARK_DEBUG     | 1         
| i:u_hs_dual_ad/ND2[8]     | PAP_MARK_DEBUG     | 1         
| i:u_hs_dual_ad/ND2[9]     | PAP_MARK_DEBUG     | 1         
| i:u_hs_dual_ad/ND3        | PAP_MARK_DEBUG     | 1         
| n:nt_ad0_data[0]          | PAP_MARK_DEBUG     | 1         
| n:nt_ad0_data[1]          | PAP_MARK_DEBUG     | 1         
| n:nt_ad0_data[2]          | PAP_MARK_DEBUG     | 1         
| n:nt_ad0_data[3]          | PAP_MARK_DEBUG     | 1         
| n:nt_ad0_data[4]          | PAP_MARK_DEBUG     | 1         
| n:nt_ad0_data[5]          | PAP_MARK_DEBUG     | 1         
| n:nt_ad0_data[6]          | PAP_MARK_DEBUG     | 1         
| n:nt_ad0_data[7]          | PAP_MARK_DEBUG     | 1         
| n:nt_ad0_data[8]          | PAP_MARK_DEBUG     | 1         
| n:nt_ad0_data[9]          | PAP_MARK_DEBUG     | 1         
| n:nt_ad0_otr              | PAP_MARK_DEBUG     | 1         
| n:nt_ad1_data[0]          | PAP_MARK_DEBUG     | 1         
| n:nt_ad1_data[1]          | PAP_MARK_DEBUG     | 1         
| n:nt_ad1_data[2]          | PAP_MARK_DEBUG     | 1         
| n:nt_ad1_data[3]          | PAP_MARK_DEBUG     | 1         
| n:nt_ad1_data[4]          | PAP_MARK_DEBUG     | 1         
| n:nt_ad1_data[5]          | PAP_MARK_DEBUG     | 1         
| n:nt_ad1_data[6]          | PAP_MARK_DEBUG     | 1         
| n:nt_ad1_data[7]          | PAP_MARK_DEBUG     | 1         
| n:nt_ad1_data[8]          | PAP_MARK_DEBUG     | 1         
| n:nt_ad1_data[9]          | PAP_MARK_DEBUG     | 1         
| n:nt_ad1_otr              | PAP_MARK_DEBUG     | 1         
+-------------------------------------------------------------+

IO Constraint :
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME        | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ad0_clk         | output            | H17     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad0_oe          | output            | K14     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad1_clk         | output            | M13     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad1_oe          | output            | M17     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| led             | output            | G1      | 1.5       | LVCMOS15       | 4         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| miso            | output            | A1      | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| test            | output            | U13     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad0_data[0]     | input             | F17     | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad0_data[1]     | input             | J16     | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad0_data[2]     | input             | F18     | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad0_data[3]     | input             | H16     | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad0_data[4]     | input             | G17     | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad0_data[5]     | input             | J14     | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad0_data[6]     | input             | G18     | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad0_data[7]     | input             | J15     | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad0_data[8]     | input             | H13     | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad0_data[9]     | input             | K15     | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad0_otr         | input             | H14     | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad1_data[0]     | input             | H18     | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad1_data[1]     | input             | J18     | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad1_data[2]     | input             | K17     | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad1_data[3]     | input             | L17     | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad1_data[4]     | input             | K18     | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad1_data[5]     | input             | L18     | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad1_data[6]     | input             | L12     | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad1_data[7]     | input             | M16     | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad1_data[8]     | input             | L13     | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad1_data[9]     | input             | L16     | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad1_otr         | input             | M14     | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| cs_n            | input             | B2      | 3.3       | LVCMOS33       |           | PULLUP         |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mosi            | input             | B1      | 3.3       | LVCMOS33       |           | PULLUP         |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| rst             | input             | G5      | 1.5       | LVCMOS15       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sclk            | input             | A2      | 3.3       | LVCMOS33       |           | PULLUP         |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_clk         | input             | B5      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+--------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst     | Clk_Inst_Name     | Net_Name     | Fanout     
+--------------------------------------------------------------------------------------------+
+--------------------------------------------------------------------------------------------+


Reset Signal:
+--------------------------------------------------+
| Net_Name     | Rst_Source_Inst     | Fanout     
+--------------------------------------------------+
| N7           | N7                  | 1          
+--------------------------------------------------+


CE Signal:
NULL

Other High Fanout Signal:
+---------------------------------------------------+
| Net_Name     | Driver               | Fanout     
+---------------------------------------------------+
| clkadc1      | pll_clk/u_pll_e1     | 2          
+---------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.02 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 0        | 26304         | 0                   
| LUT                   | 1        | 17536         | 1                   
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 0        | 48            | 0                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 34       | 240           | 15                  
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 1        | 6             | 17                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 0        | 20            | 0                   
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Virtual IO Port Info:
NULL

Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                             
+---------------------------------------------------------------------------------------------------------------------+
| Input      | D:/HuaweiMoveData/Users/quan9/Desktop/OSIC/prj/FPGA/02_SPI_ADC/prj/synthesize/top_control_syn.adf     
| Output     | D:/HuaweiMoveData/Users/quan9/Desktop/OSIC/prj/FPGA/02_SPI_ADC/prj/device_map/top_control_map.adf     
|            | D:/HuaweiMoveData/Users/quan9/Desktop/OSIC/prj/FPGA/02_SPI_ADC/prj/device_map/top_control_dmr.prt     
|            | D:/HuaweiMoveData/Users/quan9/Desktop/OSIC/prj/FPGA/02_SPI_ADC/prj/device_map/top_control.dmr         
+---------------------------------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 200,921,088 bytes
Total CPU  time to dev_map completion : 2.750 sec
Process Total CPU  time to dev_map completion : 2.750 sec
Total real time to dev_map completion : 7.000 sec
