Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_cpp_FIR_top glbl -Oenable_linking_all_libraries -prj cpp_FIR.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_12 --lib ieee_proposed=./ieee_proposed -s cpp_FIR 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Tutorial/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Tutorial/solution1/sim/verilog/cpp_FIR.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_cpp_FIR_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Tutorial/solution1/sim/verilog/cpp_FIR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpp_FIR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Tutorial/solution1/sim/verilog/cpp_FIR_CFir_int_int_int_c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpp_FIR_CFir_int_int_int_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Tutorial/solution1/sim/verilog/cpp_FIR_fir1_shift_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpp_FIR_fir1_shift_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Tutorial/solution1/sim/verilog/cpp_FIR_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpp_FIR_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Tutorial/solution1/sim/verilog/cpp_FIR_mul_16s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpp_FIR_mul_16s_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Tutorial/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.cpp_FIR_fir1_shift_reg
Compiling module xil_defaultlib.cpp_FIR_CFir_int_int_int_c
Compiling module xil_defaultlib.cpp_FIR_mul_16s_32s_32_1_1(NUM_S...
Compiling module xil_defaultlib.cpp_FIR_flow_control_loop_pipe
Compiling module xil_defaultlib.cpp_FIR
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_cpp_FIR_top
Compiling module work.glbl
Built simulation snapshot cpp_FIR
