TITLE: Design Manager

SKILLS: Site Engineering

Job Description Â Send me Jobs like this Core Competencies: Worked on SoC level testbench and verification environment Testbench architecture, coding and good understanding of design issues in RTL Testbench generation, testvector creation, simulations, gate level simulations Hands on with System Verilog and Assertion based verification methodology Atleast 4years of experience on HVL (System Verilog, Vera, Specman, E, VMM, OVM, UVM) Should be able to work independently and able to guide other team members Problem solving capabilities with leadership qualities Should have managed a team of 10 or more engineers Simulation Tools: NCSIM/VCS/ModelSim/Questa Added Advantage: Knowledge of RTL coding styles Low power verification (UPF/CPF) would be an added plus Experience on System C would be an added plus Worked on protocols like AMBA AHB/AXI, MIPI, PCI Express, SATA, USB Salary: Not Disclosed by Recruiter Industry: BPO / Call Centre / ITES Functional Area: Site Engineering , Project Management Role Category:Site Engineering Role:Fresher Keyskills Design Manager Desired Candidate Profile Education- UG: Any Graduate PG:Any Postgraduate Doctorate:Any Doctorate - Any Specialization, Doctorate Not Required Please refer to the Job description above Company Profile: Truechip Solutions Pvt. Ltd Truechip is a leading provider of Design and Verification solutions which help you accelerate your design, lowering the cost and the risks associated with the development of your ASIC, FPGA and SoC.Truechip is a privately held company, with a global footprint, and a strong and experienced leadership Download PPT Photo 1 Â View Contact Details