// Seed: 3221656558
module module_0 ();
  logic [1 'b0 : -1] id_1;
  ;
  assign module_2.id_0 = 0;
  assign id_1 = id_1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1#(
        .id_6(1),
        .id_7(1),
        .id_8(-1),
        .id_9(-1)
    ),
    input wor id_2,
    output supply1 id_3,
    input wor id_4
);
  always disable id_10;
  tri1 id_11, id_12, id_13;
  assign id_11 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd89
) (
    input  tri1  id_0,
    input  wand  _id_1,
    input  tri0  id_2,
    input  wor   id_3,
    output tri0  id_4
    , id_8,
    output uwire id_5,
    input  wand  id_6
);
  task id_9([-1 : id_1] id_10);
  endtask
  module_0 modCall_1 ();
  assign id_5 = id_2;
  wire id_11;
  ;
  wire id_12;
  assign id_12 = (id_8);
endmodule
