<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2016.04.18.12:10:56"
 outputDirectory="D:/gbt_fpga/tags/gbt_fpga_4_0/gbt_bank/altera_a10/mgt/gx_std_x2/gx_std_x2/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Arria 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10AX115S3F45E2SG"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <interface name="reconfig_avmm" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="reconfig_write" direction="input" role="write" width="1" />
   <port name="reconfig_read" direction="input" role="read" width="1" />
   <port name="reconfig_address" direction="input" role="address" width="11" />
   <port
       name="reconfig_writedata"
       direction="input"
       role="writedata"
       width="32" />
   <port
       name="reconfig_readdata"
       direction="output"
       role="readdata"
       width="32" />
   <port
       name="reconfig_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
  </interface>
  <interface name="reconfig_clk" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="reconfig_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reconfig_reset" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="reconfig_reset" direction="input" role="reset" width="1" />
  </interface>
  <interface name="rx_analogreset" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="rx_analogreset"
       direction="input"
       role="rx_analogreset"
       width="2" />
  </interface>
  <interface name="rx_cal_busy" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="rx_cal_busy" direction="output" role="rx_cal_busy" width="2" />
  </interface>
  <interface name="rx_cdr_refclk0" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="rx_cdr_refclk0" direction="input" role="clk" width="1" />
  </interface>
  <interface name="rx_clkout" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="rx_clkout" direction="output" role="clk" width="2" />
  </interface>
  <interface name="rx_coreclkin" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="rx_coreclkin" direction="input" role="clk" width="2" />
  </interface>
  <interface name="rx_digitalreset" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="rx_digitalreset"
       direction="input"
       role="rx_digitalreset"
       width="2" />
  </interface>
  <interface name="rx_is_lockedtodata" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="rx_is_lockedtodata"
       direction="output"
       role="rx_is_lockedtodata"
       width="2" />
  </interface>
  <interface name="rx_is_lockedtoref" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="rx_is_lockedtoref"
       direction="output"
       role="rx_is_lockedtoref"
       width="2" />
  </interface>
  <interface name="rx_parallel_data" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="rx_parallel_data"
       direction="output"
       role="rx_parallel_data"
       width="40" />
  </interface>
  <interface name="rx_polinv" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="rx_polinv" direction="input" role="rx_polinv" width="2" />
  </interface>
  <interface name="rx_serial_data" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="rx_serial_data"
       direction="input"
       role="rx_serial_data"
       width="2" />
  </interface>
  <interface name="rx_seriallpbken" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="rx_seriallpbken"
       direction="input"
       role="rx_seriallpbken"
       width="2" />
  </interface>
  <interface name="tx_analogreset" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="tx_analogreset"
       direction="input"
       role="tx_analogreset"
       width="2" />
  </interface>
  <interface name="tx_bonding_clocks" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="tx_bonding_clocks" direction="input" role="clk" width="12" />
  </interface>
  <interface name="tx_cal_busy" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="tx_cal_busy" direction="output" role="tx_cal_busy" width="2" />
  </interface>
  <interface name="tx_clkout" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="tx_clkout" direction="output" role="clk" width="2" />
  </interface>
  <interface name="tx_coreclkin" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="tx_coreclkin" direction="input" role="clk" width="2" />
  </interface>
  <interface name="tx_digitalreset" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="tx_digitalreset"
       direction="input"
       role="tx_digitalreset"
       width="2" />
  </interface>
  <interface name="tx_parallel_data" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="tx_parallel_data"
       direction="input"
       role="tx_parallel_data"
       width="40" />
  </interface>
  <interface name="tx_polinv" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="tx_polinv" direction="input" role="tx_polinv" width="2" />
  </interface>
  <interface name="tx_serial_data" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="tx_serial_data"
       direction="output"
       role="tx_serial_data"
       width="2" />
  </interface>
  <interface name="unused_rx_parallel_data" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="unused_rx_parallel_data"
       direction="output"
       role="unused_rx_parallel_data"
       width="216" />
  </interface>
  <interface name="unused_tx_parallel_data" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="unused_tx_parallel_data"
       direction="input"
       role="unused_tx_parallel_data"
       width="216" />
  </interface>
 </perimeter>
 <entity kind="gx_std_x2" version="1.0" name="gx_std_x2">
  <parameter name="AUTO_GENERATION_ID" value="1460974255" />
  <parameter name="AUTO_DEVICE" value="10AX115S3F45E2SG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <generatedFiles>
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\gx_std_x2\gx_std_x2\altera_xcvr_native_a10_151\synth\gx_std_x2_pkg.vhd"
       attributes="IS_CONFIGURATION_PACKAGE" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\gx_std_x2\gx_std_x2\synth\gx_std_x2.vhd"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\gx_std_x2\gx_std_x2\altera_xcvr_native_a10_151\synth\gx_std_x2_pkg.vhd"
       attributes="IS_CONFIGURATION_PACKAGE" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\gx_std_x2\gx_std_x2\synth\gx_std_x2.vhd"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/gbt_fpga/tags/gbt_fpga_4_0/gbt_bank/altera_a10/mgt/gx_std_x2/gx_std_x2.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/altera/15.1/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_vi/tcl/altera_xcvr_native_a10_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="gx_std_x2">"Generating: gx_std_x2"</message>
   <message level="Info" culprit="gx_std_x2">"Generating: gx_std_x2_altera_xcvr_native_a10_151_im6thwi"</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc</message>
   <message level="Info" culprit="xcvr_native_a10_0">Building configuration data for reconfiguration profile 0</message>
  </messages>
 </entity>
 <entity
   kind="altera_xcvr_native_a10"
   version="15.1"
   name="gx_std_x2_altera_xcvr_native_a10_151_im6thwi">
  <parameter name="enable_ports_rx_prbs" value="0" />
  <parameter name="cdr_pll_f_max_pfd" value="350000000 Hz" />
  <parameter name="pma_tx_buf_duty_cycle_correction_reset_n" value="reset_n" />
  <parameter name="pma_rx_buf_xrx_path_uc_rx_rstb" value="rx_reset_on" />
  <parameter name="enable_port_tx_enh_frame" value="0" />
  <parameter name="enh_tx_64b66b_enable" value="0" />
  <parameter name="hssi_10g_tx_pcs_frmgen_wordslip" value="frmgen_wordslip_dis" />
  <parameter name="pma_rx_buf_rx_refclk_divider" value="bypass_divider" />
  <parameter name="enh_tx_frmgen_burst_enable" value="0" />
  <parameter name="hssi_krfec_rx_pcs_clr_ctrl" value="both_enabled" />
  <parameter name="hssi_tx_pcs_pma_interface_bypass_pma_txelecidle" value="true" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_shared_fifo_width_rx"
     value="single_rx" />
  <parameter name="pma_rx_odi_step_ctrl_sel" value="dprio_mode" />
  <parameter name="cdr_pll_side" value="side_unknown" />
  <parameter name="pma_adapt_adp_dfe_fxtap10_sgn" value="radp_dfe_fxtap10_sgn_0" />
  <parameter name="hssi_8g_tx_pcs_clock_gate_bs_enc" value="dis_bs_enc_clk_gating" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_delay_cell_index_sel"
     value="uhsif_index_cram" />
  <parameter name="anlg_rx_one_stage_enable" value="s1_mode" />
  <parameter name="hssi_10g_rx_pcs_frmsync_flag_type" value="location_only" />
  <parameter name="hssi_10g_rx_pcs_rx_sm_bypass" value="rx_sm_bypass_en" />
  <parameter name="hssi_rx_pcs_pma_interface_block_sel" value="eight_g_pcs" />
  <parameter name="hssi_fifo_rx_pcs_prot_mode" value="non_teng_mode" />
  <parameter name="pma_cgb_ser_powerdown" value="normal_poweron_ser" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_fref_clk_hz"
     value="240000000" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_pma_dw_rx" value="pma_20b_rx" />
  <parameter name="enh_rxfifo_mode" value="Phase compensation" />
  <parameter name="hssi_10g_tx_pcs_distdwn_master" value="distdwn_master_en" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_fifo_prot_mode_tx"
     value="non_teng_mode_tx" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_ctrl_plane_bonding_rx"
     value="individual_rx" />
  <parameter name="hssi_common_pcs_pma_interface_data_mask_count_multi" value="0" />
  <parameter name="pma_rx_buf_silicon_rev" value="20nm5es" />
  <parameter name="enable_port_rx_enh_frame_lock" value="0" />
  <parameter name="hssi_rx_pcs_pma_interface_sup_mode" value="user_mode" />
  <parameter
     name="cdr_pll_chgpmp_up_pd_trim_double"
     value="normal_up_trim_current" />
  <parameter name="pma_rx_buf_one_stage_enable" value="s1_mode" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pmaif_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="l_std_rx_pld_pcs_width" value="20" />
  <parameter
     name="hssi_tx_pcs_pma_interface_pldif_datawidth_mode"
     value="pldif_data_10bit" />
  <parameter name="pma_rx_buf_xrx_path_gt_enabled" value="disable" />
  <parameter name="cdr_pll_pma_width" value="20" />
  <parameter name="enable_port_rx_polinv" value="1" />
  <parameter name="pma_rx_odi_invert_dfe_vref" value="no_inversion" />
  <parameter name="hssi_krfec_tx_pcs_pipeln_scrambler" value="enable" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch2_src"
     value="cdr_clkin_scratch2_src_refclk_iqclk" />
  <parameter name="set_disconnect_analog_resets" value="0" />
  <parameter name="hssi_8g_rx_pcs_hip_mode" value="dis_hip" />
  <parameter name="hssi_10g_tx_pcs_compin_sel" value="compin_master" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_shared_fifo_width_tx"
     value="single_tx" />
  <parameter name="pma_rx_buf_term_sel" value="r_r1" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_pmaif_sim_mode" value="disable" />
  <parameter name="pma_adapt_odi_en" value="rodi_en_0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_pcs_rx_hip_clk_en"
     value="hip_rx_disable" />
  <parameter name="base_device" value="NIGHTFURY5" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pld_fifo_mode_rx"
     value="fifo_rx" />
  <parameter name="l_rcfg_addr_bits" value="11" />
  <parameter
     name="hssi_10g_tx_pcs_enc64b66b_txsm_clken"
     value="enc64b66b_txsm_clk_dis" />
  <parameter name="hssi_rx_pld_pcs_interface_pcs_rx_block_sel" value="eightg" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_low_latency_en_rx"
     value="disable" />
  <parameter name="hssi_gen3_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="hssi_8g_rx_pcs_bonding_dft_val" value="dft_0" />
  <parameter name="pma_cgb_x1_clock_source_sel" value="cdr_txpll_t" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_lpbk_en" value="disable" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_pfull" value="23" />
  <parameter name="pma_tx_buf_uc_dcd_cal_status" value="uc_dcd_cal_notdone" />
  <parameter name="hssi_10g_rx_pcs_blksync_bitslip_wait_type" value="bitslip_cnt" />
  <parameter
     name="hssi_common_pcs_pma_interface_ppm_post_eidle_delay"
     value="cnt_200_cycles" />
  <parameter name="pma_tx_buf_term_p_tune" value="rterm_p0" />
  <parameter name="enh_rx_dispchk_enable" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pldif_hrdrstctl_en"
     value="disable" />
  <parameter name="pma_rx_buf_lfeq_zero_control" value="lfeq_setting_2" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_low_latency_en_rx"
     value="disable" />
  <parameter name="pma_tx_buf_cpen_ctrl" value="cp_l0" />
  <parameter name="set_embedded_debug_enable" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dcn_test_update_period"
     value="uhsif_dcn_test_period_4" />
  <parameter name="hssi_10g_rx_pcs_frmsync_bypass" value="frmsync_bypass_en" />
  <parameter name="pma_adapt_adp_dfe_fxtap1" value="radp_dfe_fxtap1_0" />
  <parameter name="pma_rx_dfe_oc_sa_d0c0" value="0" />
  <parameter name="enable_port_rx_enh_fifo_align_val" value="0" />
  <parameter name="pma_adapt_adp_dfe_fxtap2" value="radp_dfe_fxtap2_0" />
  <parameter name="pma_adapt_adp_spec_avg_window" value="radp_spec_avg_window_4" />
  <parameter name="pma_adapt_adp_dfe_fxtap5" value="radp_dfe_fxtap5_0" />
  <parameter name="pma_adapt_adp_dfe_fxtap6" value="radp_dfe_fxtap6_0" />
  <parameter name="pma_adapt_adp_dfe_fxtap3" value="radp_dfe_fxtap3_0" />
  <parameter name="hssi_10g_rx_pcs_rx_sm_pipeln" value="rx_sm_pipeln_en" />
  <parameter name="pma_adapt_adp_dfe_fxtap4" value="radp_dfe_fxtap4_0" />
  <parameter name="cdr_pll_cgb_div" value="1" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_pldif_sup_mode" value="user_mode" />
  <parameter name="pma_adapt_adp_dfe_fxtap9" value="radp_dfe_fxtap9_0" />
  <parameter name="pma_adapt_adp_dfe_fxtap7" value="radp_dfe_fxtap7_0" />
  <parameter name="pma_adapt_adp_dfe_fxtap8" value="radp_dfe_fxtap8_0" />
  <parameter name="hssi_10g_tx_pcs_dispgen_err" value="dispgen_err_dis" />
  <parameter name="anlg_link" value="sr" />
  <parameter name="std_rx_word_aligner_fast_sync_status_enable" value="0" />
  <parameter name="l_rcfg_ifaces" value="1" />
  <parameter name="pma_rx_buf_vcm_sel" value="vcm_setting_02" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay1_clk_en"
     value="delay1_clk_disable" />
  <parameter name="hssi_rx_pcs_pma_interface_prbs_clken" value="prbs_clk_dis" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_a_val" value="0" />
  <parameter name="pma_tx_ser_bonding_mode" value="x1_non_bonded" />
  <parameter name="l_enable_rx_std" value="1" />
  <parameter name="pma_tx_buf_uc_skew_cal" value="uc_skew_cal_off" />
  <parameter name="hssi_krfec_rx_pcs_parity_invalid_enum" value="8" />
  <parameter name="hssi_tx_pcs_pma_interface_prbs_gen_pat" value="prbs_gen_dis" />
  <parameter name="pma_rx_buf_power_rail_er" value="1110" />
  <parameter name="enable_port_rx_enh_fifo_cnt" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_data_source"
     value="hip_disable" />
  <parameter name="tx_pma_div_clkout_divider" value="0" />
  <parameter name="enable_ports_pipe_hclk" value="0" />
  <parameter name="pma_rx_buf_xrx_path_jtag_lp" value="lp_off" />
  <parameter
     name="hssi_common_pcs_pma_interface_pcie_hip_mode"
     value="hip_disable" />
  <parameter name="cdr_pll_fref_mux_select" value="fref_mux_cdr_refclk" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_segsz_before_lock"
     value="uhsif_lkd_segsz_b4lock_16" />
  <parameter name="hssi_8g_rx_pcs_clock_gate_pc_rdclk" value="dis_pc_rdclk_gating" />
  <parameter name="hssi_8g_rx_pcs_phase_comp_rdptr" value="enable_rdptr" />
  <parameter name="hssi_8g_rx_pcs_polinv_8b10b_dec" value="dis_polinv_8b10b_dec" />
  <parameter name="enable_port_rx_std_rmfifo_empty" value="0" />
  <parameter name="hssi_common_pcs_pma_interface_wait_send_syncp_fbkp" value="0" />
  <parameter name="pma_tx_buf_duty_cycle_correction_mode_ctrl" value="dcc_disable" />
  <parameter name="pma_rx_buf_refclk_en" value="disable" />
  <parameter name="cdr_pll_set_cdr_vco_reset" value="false" />
  <parameter name="cdr_pll_cal_vco_count_length" value="sel_8b_count" />
  <parameter
     name="hssi_tx_pcs_pma_interface_prot_mode_tx"
     value="eightg_basic_mode_tx" />
  <parameter
     name="hssi_pipe_gen3_ind_error_reporting"
     value="dis_ind_error_reporting" />
  <parameter name="cdr_pll_f_max_ref" value="800000000 Hz" />
  <parameter name="hssi_tx_pcs_pma_interface_pmagate_en" value="pmagate_dis" />
  <parameter name="pma_tx_buf_pre_emp_switching_ctrl_pre_tap_2t" value="0" />
  <parameter name="hssi_8g_rx_pcs_wa_clk_slip_spacing" value="16" />
  <parameter
     name="hssi_common_pcs_pma_interface_dft_observation_clock_selection"
     value="dft_clk_obsrv_tx0" />
  <parameter name="hssi_10g_rx_pcs_low_latency_en" value="disable" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_prot_mode_tx"
     value="basic_8gpcs_tx" />
  <parameter name="pma_tx_buf_jtag_lp" value="lp_off" />
  <parameter name="pma_adapt_adp_dfe_fxtap11_sgn" value="radp_dfe_fxtap11_sgn_0" />
  <parameter name="enh_rx_64b66b_enable" value="0" />
  <parameter name="l_std_rx_word_count" value="2" />
  <parameter name="dbg_embedded_debug_enable" value="1" />
  <parameter name="cdr_pll_sup_mode" value="user_mode" />
  <parameter name="std_rx_word_aligner_pattern" value="0" />
  <parameter name="hssi_10g_rx_pcs_dis_signal_ok" value="dis_signal_ok_en" />
  <parameter name="hssi_common_pcs_pma_interface_wait_clk_on_off_timer" value="0" />
  <parameter name="pma_adapt_odi_vref_sel" value="rodi_vref_sel_0" />
  <parameter name="pma_tx_buf_dcd_clk_div_ctrl" value="dcd_ck_div128" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_krfec_low_latency_en_tx"
     value="disable" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errtrap_ind" value="enable" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_pma_dw_tx" value="pma_20b_tx" />
  <parameter name="pma_rx_dfe_oc_sa_adp1" value="0" />
  <parameter name="pma_rx_dfe_oc_sa_adp2" value="0" />
  <parameter name="pma_tx_buf_pre_emp_switching_ctrl_pre_tap_1t" value="0" />
  <parameter name="pma_tx_buf_uc_gen4" value="gen4_off" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dcn_testmode_enable"
     value="uhsif_dcn_test_mode_disable" />
  <parameter name="pma_tx_buf_uc_gen3" value="gen3_off" />
  <parameter name="l_std_tx_word_count" value="2" />
  <parameter name="hssi_common_pcs_pma_interface_testout_sel" value="ppm_det_test" />
  <parameter name="enable_port_rx_enh_fifo_pfull" value="0" />
  <parameter name="hssi_10g_rx_pcs_rx_fifo_write_ctrl" value="blklock_stops" />
  <parameter
     name="hssi_pipe_gen3_phystatus_rst_toggle_g3"
     value="dis_phystatus_rst_toggle_g3" />
  <parameter name="hssi_tx_pcs_pma_interface_sq_wave_num" value="sq_wave_default" />
  <parameter name="hssi_krfec_rx_pcs_receive_order" value="receive_lsb" />
  <parameter name="hssi_8g_rx_pcs_rx_refclk" value="dis_refclk_sel" />
  <parameter name="protocol_mode" value="basic_std" />
  <parameter name="enh_rxtxfifo_double_width" value="0" />
  <parameter name="hssi_pipe_gen1_2_phystatus_delay_val" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pld_fifo_mode_tx"
     value="fifo_tx" />
  <parameter name="pma_adapt_adp_ctle_load_value" value="radp_ctle_load_value_0" />
  <parameter name="pma_tx_buf_vod_output_swing_ctrl" value="31" />
  <parameter name="design_environment" value="NATIVE" />
  <parameter name="hssi_8g_rx_pcs_rx_rcvd_clk" value="rcvd_clk_rcvd_clk" />
  <parameter
     name="pma_adapt_adp_spec_trans_filter"
     value="radp_spec_trans_filter_2" />
  <parameter name="hssi_common_pcs_pma_interface_ignore_sigdet_g23" value="false" />
  <parameter name="pma_tx_buf_xtx_path_initial_settings" value="true" />
  <parameter name="enable_port_rx_std_bitslip" value="0" />
  <parameter
     name="pma_cgb_select_done_master_or_slave"
     value="choose_master_pcie_sw_done" />
  <parameter name="hssi_krfec_rx_pcs_signal_ok_en" value="sig_ok_en" />
  <parameter name="pma_tx_buf_uc_txvod_cal" value="uc_tx_vod_cal_off" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_fifo_mode_rx" value="fifo_rx" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_operating_voltage"
     value="standard" />
  <parameter name="pma_rx_buf_xrx_path_uc_pcie_sw" value="uc_pcie_gen1" />
  <parameter name="cdr_pll_output_clock_frequency" value="2400000000 Hz" />
  <parameter name="hssi_krfec_tx_pcs_pipeln_encoder" value="enable" />
  <parameter
     name="hssi_common_pcs_pma_interface_spd_chg_rst_wait_cnt_en"
     value="false" />
  <parameter
     name="pma_adapt_adp_dfe_clkout_div_sel"
     value="radp_dfe_clkout_div_sel_0" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errtrap_lfsr" value="disable" />
  <parameter name="hssi_8g_rx_pcs_rate_match_full_thres" value="dis_rm_full_thres" />
  <parameter name="pma_rx_odi_enable_odi" value="power_down_eye" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_8g_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="hssi_10g_tx_pcs_tx_scrm_err" value="scrm_err_dis" />
  <parameter name="hssi_rx_pcs_pma_interface_clkslip_sel" value="pld" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch1_src"
     value="cdr_clkin_scratch1_src_refclk_iqclk" />
  <parameter name="set_odi_soft_logic_enable" value="1" />
  <parameter
     name="pma_cdr_refclk_inclk3_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="hssi_common_pcs_pma_interface_pc_en_counter" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_delay_cell_margin"
     value="uhsif_dcn_margin_2" />
  <parameter name="hssi_10g_tx_pcs_txfifo_mode" value="phase_comp" />
  <parameter name="pma_adapt_adp_ctle_en" value="radp_ctle_disable" />
  <parameter name="pma_cgb_sup_mode" value="user_mode" />
  <parameter name="pma_cgb_x1_div_m_sel" value="divbypass" />
  <parameter name="hssi_8g_rx_pcs_reconfig_settings" value="{}" />
  <parameter name="hssi_8g_tx_pcs_tx_bitslip" value="dis_tx_bitslip" />
  <parameter name="anlg_tx_compensation_en" value="enable" />
  <parameter name="pma_rx_buf_diag_lp_en" value="dlp_off" />
  <parameter name="pma_rx_buf_pm_tx_rx_testmux_select" value="setting0" />
  <parameter name="pma_rx_deser_tdr_mode" value="select_bbpd_data" />
  <parameter name="hssi_krfec_rx_pcs_reconfig_settings" value="{}" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_krfec_sup_mode" value="user_mode" />
  <parameter name="hssi_pipe_gen1_2_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pcs_tx_ac_pwr_uw_per_mhz"
     value="0" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_mode" value="phase_comp" />
  <parameter name="hssi_8g_tx_pcs_hip_mode" value="dis_hip" />
  <parameter name="pma_cgb_ser_mode" value="twenty_bit" />
  <parameter name="pma_rx_deser_prot_mode" value="basic_rx" />
  <parameter name="l_enable_tx_pcs_dir" value="0" />
  <parameter
     name="hssi_common_pld_pcs_interface_dft_clk_out_en"
     value="dft_clk_out_disable" />
  <parameter name="hssi_tx_pcs_pma_interface_pma_if_dft_en" value="dft_dis" />
  <parameter name="hssi_common_pcs_pma_interface_asn_enable" value="dis_asn" />
  <parameter name="hssi_10g_rx_pcs_reconfig_settings" value="{}" />
  <parameter name="hssi_10g_tx_pcs_gb_tx_odwidth" value="width_64" />
  <parameter name="hssi_10g_tx_pcs_wr_clk_sel" value="wr_tx_pld_clk" />
  <parameter name="hssi_8g_rx_pcs_wa_rvnumber_data" value="0" />
  <parameter name="hssi_8g_rx_pcs_auto_speed_nego" value="dis_asn" />
  <parameter name="pma_tx_ser_duty_cycle_correction_mode_ctrl" value="dcc_disable" />
  <parameter name="cdr_refclk_cnt" value="1" />
  <parameter name="pma_tx_buf_term_sel" value="r_r1" />
  <parameter name="enable_port_rx_std_bitrev_ena" value="0" />
  <parameter name="pma_rx_sd_optimal" value="true" />
  <parameter name="enable_port_krfec_rx_enh_frame_diag_status" value="0" />
  <parameter
     name="pma_adapt_adapt_dfe_control_sel"
     value="r_adapt_dfe_control_sel_0" />
  <parameter name="hssi_krfec_rx_pcs_ctrl_bit_reverse" value="ctrl_bit_reverse_en" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_krfec_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="pma_cgb_silicon_rev" value="20nm5es" />
  <parameter name="std_rx_word_aligner_mode" value="bitslip" />
  <parameter
     name="hssi_rx_pld_pcs_interface_pcs_rx_output_sel"
     value="teng_output" />
  <parameter name="hssi_10g_rx_pcs_fec_enable" value="fec_dis" />
  <parameter name="hssi_krfec_tx_pcs_enc_frame_query" value="enc_query_dis" />
  <parameter name="generate_docs" value="1" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch4_src"
     value="cdr_clkin_scratch4_src_refclk_iqclk" />
  <parameter name="pma_rx_dfe_optimal" value="true" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_pma_dw_rx" value="pma_20b_rx" />
  <parameter name="std_rx_rmfifo_mode" value="disabled" />
  <parameter name="hssi_10g_tx_pcs_sup_mode" value="user_mode" />
  <parameter name="cdr_pll_auto_reset_on" value="auto_reset_off" />
  <parameter name="enable_debug_options" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pcs_pair_ac_pwr_uw_per_mhz"
     value="0" />
  <parameter name="pma_adapt_adapt_dfe_sel" value="r_adapt_dfe_sel_0" />
  <parameter name="pma_cgb_tx_ucontrol_reset" value="disable" />
  <parameter name="hssi_8g_tx_pcs_byte_serializer" value="dis_bs" />
  <parameter name="enable_port_tx_pma_iqtxrx_clkout" value="0" />
  <parameter name="pma_adapt_adp_force_freqlock" value="radp_force_freqlock_off" />
  <parameter
     name="cdr_pll_bbpd_data_pattern_filter_select"
     value="bbpd_data_pat_off" />
  <parameter name="l_anlg_rx_enable" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_fifo_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="pma_rx_odi_v_vert_threshold_scaling" value="scale_3" />
  <parameter name="enable_port_tx_pma_div_clkout" value="0" />
  <parameter name="hssi_10g_tx_pcs_fifo_stop_wr" value="n_wr_full" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay1_clk_sel"
     value="pcs_tx_clk" />
  <parameter name="hip_cal_en" value="disable" />
  <parameter name="hssi_10g_tx_pcs_random_disp" value="disable" />
  <parameter name="hssi_10g_tx_pcs_crcgen_err" value="crcgen_err_dis" />
  <parameter name="hssi_krfec_rx_pcs_prot_mode" value="disable_mode" />
  <parameter name="hssi_rx_pcs_pma_interface_prbs_ver" value="prbs_off" />
  <parameter name="pll_select" value="0" />
  <parameter name="hssi_10g_tx_pcs_scrm_pipeln" value="enable" />
  <parameter
     name="hssi_10g_rx_pcs_blksync_enum_invalid_sh_cnt"
     value="enum_invalid_sh_cnt_10g" />
  <parameter name="hssi_gen3_rx_pcs_mode" value="disable_pcs" />
  <parameter name="enable_port_rx_std_wa_a1a2size" value="0" />
  <parameter name="hssi_gen3_rx_pcs_cdr_ctrl_force_unalgn" value="disable" />
  <parameter
     name="hssi_8g_tx_pcs_data_selection_8b10b_encoder_input"
     value="normal_data_path" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_ctrl_plane_bonding_rx"
     value="individual_rx" />
  <parameter name="pma_rx_odi_datarate" value="4800000000 bps" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_10g_fifo_mode_tx" value="fifo_tx" />
  <parameter name="hssi_10g_tx_pcs_empty_flag_type" value="empty_rd_side" />
  <parameter name="hssi_common_pcs_pma_interface_sim_mode" value="disable" />
  <parameter name="set_rcfg_emb_strm_enable" value="0" />
  <parameter name="pma_rx_buf_offset_pd" value="oc_en" />
  <parameter name="cdr_pll_lf_resistor_pd" value="lf_pd_setting0" />
  <parameter name="pma_tx_buf_dcd_detection_en" value="enable" />
  <parameter name="pma_adapt_adp_vga_bypass" value="radp_vga_bypass_1" />
  <parameter name="anlg_tx_pre_emp_switching_ctrl_1st_post_tap" value="0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_hrdrstctl_en" value="disable" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_segsz_after_lock"
     value="uhsif_lkd_segsz_aflock_512" />
  <parameter name="hssi_10g_tx_pcs_sh_err" value="sh_err_dis" />
  <parameter name="hssi_pipe_gen1_2_txswing" value="dis_txswing" />
  <parameter name="hssi_10g_tx_pcs_bonding_dft_val" value="dft_0" />
  <parameter name="tx_pma_clk_div" value="1" />
  <parameter name="enable_port_tx_std_pcfifo_full" value="0" />
  <parameter name="data_rate_bps" value="4800000000 bps" />
  <parameter name="pma_adapt_adp_dfe_fxtap_load" value="radp_dfe_fxtap_load_0" />
  <parameter
     name="pma_cdr_refclk_inclk0_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="cdr_pll_set_cdr_v2i_enable" value="true" />
  <parameter
     name="hssi_rx_pcs_pma_interface_master_clk_sel"
     value="master_rx_pma_clk" />
  <parameter name="pma_cgb_input_select_gen3" value="unused" />
  <parameter name="pma_mode" value="basic" />
  <parameter name="hssi_8g_tx_pcs_bit_reversal" value="dis_bit_reversal" />
  <parameter name="hssi_8g_rx_pcs_wa_rknumber_data" value="3" />
  <parameter name="hssi_rx_pcs_pma_interface_prbs9_dwidth" value="prbs9_64b" />
  <parameter name="hssi_tx_pcs_pma_interface_uhsif_enable" value="uhsif_disable" />
  <parameter name="hssi_10g_rx_pcs_frmsync_pipeln" value="frmsync_pipeln_en" />
  <parameter name="enh_tx_bitslip_enable" value="0" />
  <parameter name="enable_port_rx_enh_fifo_pempty" value="0" />
  <parameter name="dbg_ctrl_soft_logic_enable" value="1" />
  <parameter name="hssi_gen3_rx_pcs_block_sync_sm" value="disable_blk_sync_sm" />
  <parameter name="hssi_8g_rx_pcs_tx_rx_parallel_loopback" value="dis_plpbk" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_lpbk_en" value="disable" />
  <parameter name="pma_tx_buf_uc_skew_cal_status" value="uc_skew_cal_notdone" />
  <parameter name="pma_rx_dfe_initial_settings" value="true" />
  <parameter name="pma_tx_buf_calibration_en" value="false" />
  <parameter name="pma_adapt_adp_frame_out_sel" value="radp_frame_out_sel_0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_cnt_step_filt_before_lock"
     value="uhsif_filt_stepsz_b4lock_2" />
  <parameter name="pma_rx_buf_bodybias_select" value="bodybias_sel1" />
  <parameter name="hssi_10g_tx_pcs_fifo_stop_rd" value="rd_empty" />
  <parameter name="display_std_rx_pld_pcs_width" value="20" />
  <parameter name="pma_rx_buf_pdb_rx" value="normal_rx_on" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_c_val" value="0" />
  <parameter name="set_enable_calibration" value="1" />
  <parameter name="pma_adapt_odi_start" value="rodi_start_0" />
  <parameter name="pma_tx_buf_xtx_path_datarate" value="4800000000 bps" />
  <parameter name="l_enable_rx_pcs_dir" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_krfec_sup_mode" value="user_mode" />
  <parameter name="pma_adapt_optimal" value="true" />
  <parameter name="pma_rx_deser_pcie_gen_bitwidth" value="pcie_gen3_32b" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_shared_fifo_width_rx"
     value="single_rx" />
  <parameter name="pma_rx_dfe_sel_probe_tstmx" value="probe_tstmx_none" />
  <parameter name="pma_cgb_input_select_xn" value="sel_x6_dn" />
  <parameter name="hssi_10g_rx_pcs_crcchk_inv" value="crcchk_inv_en" />
  <parameter name="pma_adapt_adp_dfe_fxtap_en" value="radp_dfe_fxtap_disable" />
  <parameter name="pma_adapt_adp_ctle_threshold" value="radp_ctle_threshold_0" />
  <parameter
     name="pma_adapt_adp_dfe_fxtap_hold_en"
     value="radp_dfe_fxtap_not_held" />
  <parameter
     name="hssi_8g_rx_pcs_ctrl_plane_bonding_distribution"
     value="not_master_chnl_distr" />
  <parameter name="enable_hard_reset" value="0" />
  <parameter name="hssi_8g_rx_pcs_eidle_entry_sd" value="dis_eidle_sd" />
  <parameter name="hssi_common_pcs_pma_interface_pma_if_dft_val" value="dft_0" />
  <parameter name="pma_tx_buf_compensation_driver_en" value="disable" />
  <parameter name="enable_transparent_pcs" value="0" />
  <parameter name="hssi_pipe_gen1_2_rx_pipe_enable" value="dis_pipe_rx" />
  <parameter name="pma_adapt_adp_dfe_fltap_load" value="radp_dfe_fltap_load_0" />
  <parameter name="enable_std" value="1" />
  <parameter name="pma_rx_dfe_uc_rx_dfe_cal" value="uc_rx_dfe_cal_off" />
  <parameter name="pma_tx_buf_link" value="sr" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_bds_dec_asn"
     value="dis_bds_dec_asn_clk_gating" />
  <parameter
     name="hssi_common_pcs_pma_interface_prot_mode"
     value="other_protocols" />
  <parameter
     name="hssi_8g_tx_pcs_clock_gate_sw_fifowr"
     value="dis_sw_fifowr_clk_gating" />
  <parameter name="cdr_pll_ltd_ltr_micro_controller_select" value="ltd_ltr_pcs" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_low_latency_en_tx"
     value="disable" />
  <parameter name="std_tx_bitslip_enable" value="0" />
  <parameter name="hssi_tx_pcs_pma_interface_pma_dw_tx" value="pma_20b_tx" />
  <parameter name="cdr_pll_bandwidth_range_high" value="0 hz" />
  <parameter name="dbg_stat_soft_logic_enable" value="1" />
  <parameter name="hssi_10g_tx_pcs_bitslip_en" value="bitslip_dis" />
  <parameter
     name="hssi_tx_pcs_pma_interface_pcie_sub_prot_mode_tx"
     value="other_prot_mode" />
  <parameter name="hssi_10g_rx_pcs_rx_sh_location" value="msb" />
  <parameter name="hssi_common_pcs_pma_interface_cp_dwn_mstr" value="true" />
  <parameter name="hssi_8g_rx_pcs_wa_rgnumber_data" value="3" />
  <parameter name="cdr_pll_f_max_vco" value="12500000000 Hz" />
  <parameter name="hssi_8g_rx_pcs_rx_clk_free_running" value="en_rx_clk_free_run" />
  <parameter name="cdr_pll_n_counter_scratch" value="1" />
  <parameter name="hssi_8g_rx_pcs_eidle_entry_eios" value="dis_eidle_eios" />
  <parameter name="pma_tx_buf_duty_cycle_correction_reference2" value="dcc_ref2_3" />
  <parameter
     name="hssi_10g_tx_pcs_enc_64b66b_txsm_bypass"
     value="enc_64b66b_txsm_bypass_en" />
  <parameter name="hssi_krfec_rx_pcs_dv_start" value="with_blklock" />
  <parameter name="pma_tx_buf_duty_cycle_correction_reference1" value="dcc_ref1_3" />
  <parameter name="cdr_pll_f_min_gt_channel" value="8700000000 Hz" />
  <parameter name="hssi_common_pld_pcs_interface_hrdrstctrl_en" value="hrst_dis" />
  <parameter name="hssi_10g_tx_pcs_comp_cnt" value="0" />
  <parameter
     name="hssi_8g_tx_pcs_ctrl_plane_bonding_distribution"
     value="master_chnl_distr" />
  <parameter name="pma_rx_deser_force_adaptation_outputs" value="normal_outputs" />
  <parameter name="enable_port_pipe_rx_polarity" value="0" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch3_src"
     value="cdr_clkin_scratch3_src_refclk_iqclk" />
  <parameter name="anlg_voltage" value="1_1V" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_10g_sup_mode" value="user_mode" />
  <parameter name="pma_adapt_adapt_mode" value="manual" />
  <parameter name="std_rx_byterev_enable" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_8g_ctrl_plane_bonding_tx"
     value="ctrl_master_tx" />
  <parameter name="hssi_8g_tx_pcs_bonding_dft_val" value="dft_0" />
  <parameter
     name="hssi_pipe_gen3_phystatus_rst_toggle_g12"
     value="dis_phystatus_rst_toggle" />
  <parameter name="pma_cgb_input_select_x1" value="unused" />
  <parameter name="enable_port_rx_enh_fifo_insert" value="0" />
  <parameter name="hssi_10g_rx_pcs_sup_mode" value="user_mode" />
  <parameter name="hssi_8g_tx_pcs_pma_dw" value="twenty_bit" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_pma_sw_done" value="false" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_b_val" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_invalid_code_flag_only"
     value="dis_invalid_code_only" />
  <parameter name="pma_rx_dfe_sup_mode" value="user_mode" />
  <parameter name="cdr_refclk_select" value="0" />
  <parameter name="hssi_10g_rx_pcs_dec64b66b_clken" value="dec64b66b_clk_dis" />
  <parameter name="hssi_8g_tx_pcs_revloop_back_rm" value="dis_rev_loopback_rx_rm" />
  <parameter name="pma_tx_buf_res_cal_local" value="non_local" />
  <parameter name="enable_port_rx_is_lockedtoref" value="1" />
  <parameter name="enable_ports_rx_manual_cdr_mode" value="0" />
  <parameter name="l_enable_tx_std_iface" value="1" />
  <parameter name="enable_port_rx_signaldetect" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="enable_ports_pipe_rx_elecidle" value="0" />
  <parameter name="anlg_tx_analog_mode" value="user_custom" />
  <parameter name="hssi_8g_rx_pcs_pipe_if_enable" value="dis_pipe_rx" />
  <parameter name="pma_tx_buf_xtx_path_analog_mode" value="user_custom" />
  <parameter name="enable_analog_resets" value="1" />
  <parameter name="hssi_10g_tx_pcs_fifo_reg_fast" value="fifo_reg_fast_dis" />
  <parameter name="hssi_10g_rx_pcs_dispchk_bypass" value="dispchk_bypass_en" />
  <parameter name="pma_rx_sd_silicon_rev" value="20nm5es" />
  <parameter
     name="pma_cdr_refclk_inclk1_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="device_revision" value="20nm5" />
  <parameter name="rx_pma_dfe_adaptation_mode" value="disabled" />
  <parameter name="l_enable_tx_std" value="1" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="pma_tx_buf_xtx_path_datawidth" value="20" />
  <parameter name="duplex_mode" value="duplex" />
  <parameter name="pma_rx_deser_pcie_gen" value="non_pcie" />
  <parameter name="hssi_rx_pcs_pma_interface_pma_dw_rx" value="pma_20b_rx" />
  <parameter name="hssi_tx_pld_pcs_interface_silicon_rev" value="20nm5es" />
  <parameter name="rcfg_shared" value="1" />
  <parameter name="pma_rx_dfe_sel_fxtapstep_dec" value="fxtap_step_no_dec" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_prot_mode_tx"
     value="disabled_prot_mode_tx" />
  <parameter
     name="pma_adapt_adp_dfe_fltap_position"
     value="radp_dfe_fltap_position_0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pld_tx_clk_hz"
     value="240000000" />
  <parameter name="pma_cgb_scratch3_x1_clock_src" value="unused" />
  <parameter name="pma_rx_deser_datarate" value="4800000000 bps" />
  <parameter name="hssi_8g_rx_pcs_clock_gate_dw_wa" value="dis_dw_wa_clk_gating" />
  <parameter name="pma_rx_buf_xrx_path_initial_settings" value="true" />
  <parameter name="hssi_gen3_tx_pcs_tx_gbox_byp" value="bypass_gbox" />
  <parameter name="hssi_8g_rx_pcs_rate_match_del_thres" value="dis_rm_del_thres" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_full" value="full_default" />
  <parameter name="hssi_10g_tx_pcs_scrm_mode" value="async" />
  <parameter name="enable_simple_interface" value="1" />
  <parameter name="enable_port_rx_pma_qpipulldn" value="0" />
  <parameter name="anlg_tx_pre_emp_sign_1st_post_tap" value="fir_post_1t_neg" />
  <parameter name="hssi_krfec_tx_pcs_transcode_err" value="trans_err_dis" />
  <parameter name="hssi_8g_tx_pcs_reconfig_settings" value="{}" />
  <parameter
     name="hssi_8g_tx_pcs_tx_compliance_controlled_disparity"
     value="dis_txcompliance" />
  <parameter name="hssi_10g_tx_pcs_txfifo_empty" value="empty_default" />
  <parameter name="hssi_pipe_gen3_bypass_rx_preset_enable" value="false" />
  <parameter name="hssi_10g_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="hssi_10g_rx_pcs_crcchk_pipeln" value="crcchk_pipeln_en" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_8g_ctrl_plane_bonding_rx"
     value="individual_rx" />
  <parameter name="hssi_8g_tx_pcs_phfifo_write_clk_sel" value="pld_tx_clk" />
  <parameter name="enable_port_rx_enh_data_valid" value="0" />
  <parameter name="device_family" value="Arria 10" />
  <parameter name="hssi_8g_tx_pcs_eightb_tenb_encoder" value="dis_8b10b" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_advanced_user_mode_tx"
     value="disable" />
  <parameter name="pma_rx_odi_oc_sa_c180" value="0" />
  <parameter name="pma_tx_buf_pre_emp_sign_1st_post_tap" value="fir_post_1t_neg" />
  <parameter name="cdr_pll_chgpmp_testmode" value="cp_test_disable" />
  <parameter
     name="hssi_pipe_gen3_rate_match_pad_insertion"
     value="dis_rm_fifo_pad_ins" />
  <parameter name="pcs_bonding_master" value="1" />
  <parameter name="datapath_select" value="Standard" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_prbs_force_signal_ok"
     value="force_sig_ok" />
  <parameter name="cdr_pll_requires_gt_capable_channel" value="false" />
  <parameter name="pma_adapt_adp_odi_control_sel" value="radp_odi_control_sel_0" />
  <parameter name="enable_port_tx_analog_reset_ack" value="0" />
  <parameter name="enable_port_rx_enh_fifo_full" value="0" />
  <parameter name="enh_tx_randomdispbit_enable" value="0" />
  <parameter name="enh_rx_frmsync_enable" value="0" />
  <parameter name="hssi_10g_tx_pcs_scrm_clken" value="scrm_clk_dis" />
  <parameter name="hssi_krfec_tx_pcs_burst_err" value="burst_err_dis" />
  <parameter name="pma_adapt_adp_adapt_rstn" value="radp_adapt_rstn_1" />
  <parameter name="hssi_10g_rx_pcs_gb_rx_odwidth" value="width_64" />
  <parameter name="pma_adapt_adp_dfe_fxtap_bypass" value="radp_dfe_fxtap_bypass_1" />
  <parameter name="enable_reset_sequence" value="1" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_pmaif_sim_mode" value="disable" />
  <parameter name="pma_rx_dfe_pdb_floattap" value="floattap_dfe_powerdown" />
  <parameter name="pma_adapt_adp_dfe_fxtap4_sgn" value="radp_dfe_fxtap4_sgn_0" />
  <parameter name="pma_tx_buf_duty_cycle_setting_aux" value="dcc2_t32" />
  <parameter name="hssi_8g_rx_pcs_wa_kchar" value="dis_kchar" />
  <parameter name="cdr_pll_set_cdr_vco_speed" value="2" />
  <parameter name="pma_rx_buf_cgm_bias_disable" value="cgmbias_en" />
  <parameter name="hssi_8g_rx_pcs_wa_pd" value="wa_pd_7" />
  <parameter name="hssi_10g_rx_pcs_gbexp_clken" value="gbexp_clk_dis" />
  <parameter name="hssi_10g_tx_pcs_sop_mark" value="sop_mark_dis" />
  <parameter name="hssi_8g_tx_pcs_bypass_pipeline_reg" value="dis_bypass_pipeline" />
  <parameter name="pma_rx_odi_power_mode" value="high_perf" />
  <parameter name="pma_adapt_odi_spec_sel" value="rodi_spec_sel_0" />
  <parameter name="message_level" value="error" />
  <parameter name="hssi_10g_tx_pcs_stretch_num_stages" value="zero_stage" />
  <parameter name="pma_rx_buf_power_mode_rx" value="high_perf" />
  <parameter name="enable_port_rx_std_rmfifo_full" value="0" />
  <parameter name="cdr_pll_atb_select_control" value="atb_off" />
  <parameter name="enable_port_rx_enh_fifo_align_clr" value="0" />
  <parameter name="hssi_common_pcs_pma_interface_data_mask_count" value="0" />
  <parameter name="hssi_common_pcs_pma_interface_phfifo_flush_wait" value="0" />
  <parameter name="pma_rx_buf_bodybias_enable" value="bodybias_en" />
  <parameter name="hssi_gen3_rx_pcs_reverse_lpbk" value="rev_lpbk_dis" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dead_zone_detection_enable"
     value="uhsif_dzt_disable" />
  <parameter
     name="pma_adapt_adp_dfe_fltap_hold_en"
     value="radp_dfe_fltap_not_held" />
  <parameter
     name="hssi_10g_rx_pcs_blksync_knum_sh_cnt_postlock"
     value="knum_sh_cnt_postlock_10g" />
  <parameter name="enable_analog_settings" value="0" />
  <parameter name="pma_tx_buf_pm_speed_grade" value="e3" />
  <parameter name="pma_adapt_silicon_rev" value="20nm5es" />
  <parameter name="hssi_8g_rx_pcs_fixed_pat_det" value="dis_fixed_patdet" />
  <parameter name="enable_port_krfec_rx_enh_frame" value="0" />
  <parameter name="rcfg_enable" value="1" />
  <parameter name="cdr_pll_cdr_powerdown_mode" value="power_up" />
  <parameter name="hssi_10g_tx_pcs_pld_if_type" value="fifo" />
  <parameter
     name="hssi_10g_tx_pcs_distup_bypass_pipeln"
     value="distup_bypass_pipeln_dis" />
  <parameter name="hssi_10g_rx_pcs_ber_clken" value="ber_clk_dis" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_frequency_rules_en"
     value="enable" />
  <parameter name="enable_port_rx_is_lockedtodata" value="1" />
  <parameter name="pma_cgb_bitslip_enable" value="disable_bitslip" />
  <parameter name="pma_rx_buf_vccela_supply_voltage" value="vccela_1p1v" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_pcie_switch" value="true" />
  <parameter name="pma_adapt_odi_mode" value="rodi_mode_0" />
  <parameter name="pma_rx_odi_prot_mode" value="basic_rx" />
  <parameter name="pma_adapt_adp_status_sel" value="radp_status_sel_0" />
  <parameter name="enable_port_tx_pma_qpipulldn" value="0" />
  <parameter name="hssi_10g_rx_pcs_descrm_clken" value="descrm_clk_dis" />
  <parameter name="hssi_tx_pcs_pma_interface_prbs_clken" value="prbs_clk_dis" />
  <parameter name="number_physical_bonding_clocks" value="1" />
  <parameter name="pma_adapt_adp_vga_polarity" value="radp_vga_polarity_0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_diff_after_lock_value"
     value="0" />
  <parameter name="pma_cdr_refclk_refclk_select" value="ref_iqclk0" />
  <parameter name="enable_port_tx_enh_frame_burst_en" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_tx_static_polarity_inversion"
     value="tx_stat_polinv_dis" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch0_src"
     value="scratch0_power_down" />
  <parameter name="hssi_10g_rx_pcs_pld_if_type" value="fifo" />
  <parameter name="cdr_pll_chgpmp_current_dn_pd" value="cp_current_pd_dn_setting4" />
  <parameter
     name="hssi_tx_pcs_pma_interface_tx_dyn_polarity_inversion"
     value="tx_dyn_polinv_en" />
  <parameter name="enable_port_rx_pma_iqtxrx_clkout" value="0" />
  <parameter name="hssi_krfec_rx_pcs_err_mark_type" value="err_mark_10g" />
  <parameter name="enh_tx_frmgen_enable" value="0" />
  <parameter name="pma_rx_dfe_sel_fltapstep_inc" value="fltap_step_no_inc" />
  <parameter name="hssi_10g_rx_pcs_frmsync_enum_scrm" value="enum_scrm_default" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_fifo_sup_mode" value="user_mode" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_g3_prot_mode"
     value="disabled_prot_mode" />
  <parameter name="cdr_pll_chgpmp_replicate" value="false" />
  <parameter name="pma_rx_odi_oc_sa_c0" value="0" />
  <parameter name="enh_rxfifo_pfull" value="23" />
  <parameter name="anlg_enable_rx_default_ovr" value="0" />
  <parameter name="hssi_gen3_rx_pcs_rx_test_out_sel" value="rx_test_out0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_hip_mode" value="disable" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay2_ctrl"
     value="delay2_path0" />
  <parameter name="pma_rx_sd_power_mode" value="high_perf" />
  <parameter name="pma_adapt_adp_vref_load" value="radp_vref_load_0" />
  <parameter name="enh_rx_bitslip_enable" value="0" />
  <parameter name="pma_rx_deser_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_tx_pcs_fec_clken" value="fec_clk_dis" />
  <parameter name="pma_rx_buf_bypass_eqz_stages_234" value="bypass_off" />
  <parameter name="hssi_10g_rx_pcs_control_del" value="control_del_none" />
  <parameter name="enh_rxfifo_control_del" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_pcs_rx_clk_sel" value="pld_rx_clk" />
  <parameter name="enable_ports_adaptation" value="0" />
  <parameter name="pma_tx_buf_power_rail_eht" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_krfec_test_bus_mode" value="tx" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_fifo_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="pma_rx_buf_xrx_path_datawidth" value="20" />
  <parameter name="hssi_8g_rx_pcs_wa_sync_sm_ctrl" value="gige_sync_sm" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_pmaif_lpbk_en" value="disable" />
  <parameter name="pma_adapt_adp_mode" value="radp_mode_8" />
  <parameter name="pma_adapt_adp_bist_count_rstn" value="radp_bist_count_rstn_0" />
  <parameter name="display_std_tx_pld_pcs_width" value="20" />
  <parameter name="hssi_10g_tx_pcs_tx_sh_location" value="msb" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_sup_mode" value="user_mode" />
  <parameter name="pma_adapt_adp_dfe_spec_sign" value="radp_dfe_spec_sign_0" />
  <parameter name="hssi_10g_tx_pcs_test_mode" value="test_off" />
  <parameter name="cdr_pll_cdr_phaselock_mode" value="no_ignore_lock" />
  <parameter name="hssi_8g_rx_pcs_pad_or_edb_error_replace" value="replace_edb" />
  <parameter name="hssi_8g_tx_pcs_tx_fast_pld_reg" value="dis_tx_fast_pld_reg" />
  <parameter name="hssi_10g_rx_pcs_bitslip_mode" value="bitslip_dis" />
  <parameter name="hssi_10g_tx_pcs_low_latency_en" value="disable" />
  <parameter name="pma_adapt_adp_dfe_fxtap5_sgn" value="radp_dfe_fxtap5_sgn_0" />
  <parameter name="dbg_prbs_soft_logic_enable" value="1" />
  <parameter name="pma_tx_buf_xtx_path_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_tx_pcs_prot_mode" value="disable_mode" />
  <parameter
     name="hssi_8g_tx_pcs_clock_gate_dw_fifowr"
     value="dis_dw_fifowr_clk_gating" />
  <parameter name="rcfg_profile_data4" value="" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pcs_rx_ac_pwr_uw_per_mhz"
     value="0" />
  <parameter name="rcfg_profile_data3" value="" />
  <parameter name="hssi_8g_tx_pcs_dynamic_clk_switch" value="dis_dyn_clk_switch" />
  <parameter name="pma_rx_dfe_sel_oc_en" value="off_canc_disable" />
  <parameter name="rcfg_profile_data2" value="" />
  <parameter name="rcfg_profile_data1" value="" />
  <parameter name="rcfg_profile_data0" value="" />
  <parameter name="enable_port_rx_std_byterev_ena" value="0" />
  <parameter name="hssi_8g_tx_pcs_symbol_swap" value="dis_symbol_swap" />
  <parameter name="enable_port_rx_std_signaldetect" value="0" />
  <parameter name="tx_enable" value="1" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_fifo_shared_fifo_width_rx"
     value="single_rx" />
  <parameter name="pma_adapt_adp_ctle_scale_en" value="radp_ctle_scale_en_0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pcs_tx_pwr_scaling_clk"
     value="pma_tx_clk" />
  <parameter name="pma_adapt_sup_mode" value="user_mode" />
  <parameter name="rcfg_profile_data7" value="" />
  <parameter name="hssi_rx_pcs_pma_interface_pma_if_dft_en" value="dft_dis" />
  <parameter name="rcfg_profile_data6" value="" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_trans_dec" value="disable" />
  <parameter name="pma_adapt_adp_dfe_fxtap2_sgn" value="radp_dfe_fxtap2_sgn_0" />
  <parameter name="cdr_pll_pm_speed_grade" value="e3" />
  <parameter name="rcfg_profile_data5" value="" />
  <parameter name="hssi_krfec_tx_pcs_ctrl_bit_reverse" value="ctrl_bit_reverse_en" />
  <parameter name="hssi_10g_tx_pcs_full_flag_type" value="full_wr_side" />
  <parameter name="pma_adapt_adp_vref_polarity" value="radp_vref_polarity_0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pmaif_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_frequency_rules_en"
     value="enable" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pld_rx_clk_hz"
     value="240000000" />
  <parameter name="pma_rx_dfe_dft_en" value="dft_disable" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_sw_pc_wrclk"
     value="dis_sw_pc_wrclk_gating" />
  <parameter name="pma_tx_buf_term_code" value="rterm_code7" />
  <parameter name="hssi_8g_tx_pcs_force_kchar" value="dis_force_kchar" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_rx_pcs_empty_flag_type" value="empty_rd_side" />
  <parameter name="pma_tx_ser_ser_clk_divtx_user_sel" value="divtx_user_off" />
  <parameter name="pma_adapt_adp_dfe_cycle" value="radp_dfe_cycle_6" />
  <parameter name="pma_tx_buf_calibration_resistor_value" value="res_setting0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_observation_in_pld_core"
     value="internal_sw_wa_clk" />
  <parameter name="hssi_8g_tx_pcs_txclk_freerun" value="en_freerun_tx" />
  <parameter name="hssi_common_pcs_pma_interface_pma_if_dft_en" value="dft_dis" />
  <parameter name="pma_rx_buf_xrx_path_optimal" value="true" />
  <parameter name="cdr_pll_lpd_counter" value="4" />
  <parameter name="pma_tx_ser_ser_powerdown" value="normal_poweron_ser" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_fifo_prot_mode_rx"
     value="non_teng_mode_rx" />
  <parameter name="hssi_8g_rx_pcs_rx_pcs_urst" value="en_rx_pcs_urst" />
  <parameter name="l_enable_rx_enh" value="0" />
  <parameter name="hssi_10g_rx_pcs_blksync_pipeln" value="blksync_pipeln_dis" />
  <parameter name="rcfg_emb_strm_enable" value="0" />
  <parameter name="std_rx_polinv_enable" value="1" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_signalok_signaldet_sel"
     value="sel_sig_det" />
  <parameter name="pma_rx_buf_xrx_path_prot_mode" value="basic_rx" />
  <parameter name="hssi_10g_rx_pcs_descrm_mode" value="async" />
  <parameter name="cdr_pll_is_cascaded_pll" value="false" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="enable_port_tx_pma_clkout" value="0" />
  <parameter name="hssi_gen3_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="cdr_pll_txpll_hclk_driver_enable" value="false" />
  <parameter
     name="cdr_pll_chgpmp_current_dn_trim"
     value="cp_current_trimming_dn_setting0" />
  <parameter name="pma_adapt_initial_settings" value="true" />
  <parameter
     name="hssi_common_pcs_pma_interface_force_freqdet"
     value="force_freqdet_dis" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch1_src"
     value="scratch1_power_down" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_krfec_low_latency_en_rx"
     value="disable" />
  <parameter
     name="pma_adapt_adp_bist_auxpath_en"
     value="radp_bist_auxpath_disable" />
  <parameter name="enable_port_rx_pma_clkslip" value="0" />
  <parameter name="pma_cgb_datarate" value="4800000000 bps" />
  <parameter name="enh_tx_polinv_enable" value="0" />
  <parameter name="cdr_pll_vco_freq" value="9600000000 Hz" />
  <parameter name="rx_pma_dfe_fixed_taps" value="3" />
  <parameter name="l_pcs_pma_width" value="20" />
  <parameter name="pma_cgb_bonding_mode" value="x1_non_bonded" />
  <parameter name="pma_rx_odi_silicon_rev" value="20nm5es" />
  <parameter name="hssi_pipe_gen1_2_prot_mode" value="basic" />
  <parameter name="pma_rx_odi_initial_settings" value="true" />
  <parameter name="pma_tx_buf_pre_emp_sign_2nd_post_tap" value="fir_post_2t_neg" />
  <parameter name="enable_port_rx_seriallpbken_tx" value="1" />
  <parameter name="pma_adapt_adp_ctle_acgain_4s" value="radp_ctle_acgain_4s_1" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_pmaif_sup_mode" value="user_mode" />
  <parameter name="hssi_pipe_gen3_bypass_tx_coefficent_enable" value="false" />
  <parameter
     name="hssi_common_pcs_pma_interface_sigdet_wait_counter_multi"
     value="0" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_a_val" value="0" />
  <parameter name="cdr_pll_vco_overrange_voltage" value="vco_overrange_off" />
  <parameter name="rcfg_file_prefix" value="altera_xcvr_native_a10" />
  <parameter name="rx_pma_ctle_adaptation_mode" value="manual" />
  <parameter name="cdr_pll_lpfd_counter" value="2" />
  <parameter
     name="hssi_rx_pcs_pma_interface_prot_mode_rx"
     value="eightg_basic_mode_rx" />
  <parameter name="pma_adapt_datarate" value="4800000000 bps" />
  <parameter name="anlg_tx_slew_rate_ctrl" value="slew_r7" />
  <parameter name="hssi_pipe_gen3_bypass_tx_coefficent" value="0" />
  <parameter name="hssi_krfec_rx_pcs_parity_valid_num" value="4" />
  <parameter name="hssi_10g_tx_pcs_frmgen_burst" value="frmgen_burst_dis" />
  <parameter name="hssi_10g_tx_pcs_frmgen_pyld_ins" value="frmgen_pyld_ins_dis" />
  <parameter
     name="hssi_common_pcs_pma_interface_rxvalid_mask"
     value="rxvalid_mask_dis" />
  <parameter name="hssi_8g_rx_pcs_fixed_pat_num" value="0" />
  <parameter name="pma_rx_buf_eq_bw_sel" value="eq_bw_1" />
  <parameter name="hssi_8g_rx_pcs_bit_reversal" value="dis_bit_reversal" />
  <parameter name="cdr_pll_m_counter" value="20" />
  <parameter name="cdr_pll_pd_fastlock_mode" value="false" />
  <parameter name="pma_adapt_adp_vga_en" value="radp_vga_disable" />
  <parameter name="enable_port_rx_std_bitslipboundarysel" value="0" />
  <parameter name="hssi_10g_rx_pcs_frmsync_clken" value="frmsync_clk_dis" />
  <parameter name="pma_tx_buf_power_rail_et" value="1110" />
  <parameter name="hssi_10g_tx_pcs_crcgen_clken" value="crcgen_clk_dis" />
  <parameter name="pma_tx_buf_xtx_path_prot_mode" value="basic_tx" />
  <parameter name="pma_tx_buf_xtx_path_bonding_mode" value="x6_xn_bonded" />
  <parameter name="pma_adapt_adp_lfeq_fb_sel" value="radp_lfeq_fb_sel_0" />
  <parameter name="cdr_pll_loopback_mode" value="loopback_disabled" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz"
     value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_krfec_prot_mode_tx"
     value="disabled_prot_mode_tx" />
  <parameter name="enable_parallel_loopback" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pcs_rx_pwr_scaling_clk"
     value="pma_rx_clk" />
  <parameter name="hssi_pipe_gen1_2_rxdetect_bypass" value="dis_rxdetect_bypass" />
  <parameter name="pma_rx_odi_sup_mode" value="user_mode" />
  <parameter name="hssi_fifo_tx_pcs_prot_mode" value="non_teng_mode" />
  <parameter name="pma_adapt_adp_4s_ctle_bypass" value="radp_4s_ctle_bypass_1" />
  <parameter name="hssi_pipe_gen1_2_elec_idle_delay_val" value="0" />
  <parameter name="pma_rx_buf_offset_cancellation_fine" value="fine_setting_00" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_sup_mode" value="user_mode" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_diff_before_lock_value"
     value="0" />
  <parameter name="set_data_rate" value="4800" />
  <parameter name="hssi_8g_tx_pcs_eightb_tenb_disp_ctrl" value="dis_disp_ctrl" />
  <parameter name="hssi_pipe_gen3_bypass_rx_preset" value="0" />
  <parameter name="hssi_krfec_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="enh_txfifo_mode" value="Phase compensation" />
  <parameter name="pma_adapt_adp_dfe_fxtap3_sgn" value="radp_dfe_fxtap3_sgn_0" />
  <parameter name="hssi_8g_tx_pcs_phase_comp_rdptr" value="enable_rdptr" />
  <parameter name="cdr_pll_lf_ripple_cap" value="lf_no_ripple" />
  <parameter name="pma_adapt_adp_ctle_eqz_1s_sel" value="radp_ctle_eqz_1s_sel_3" />
  <parameter name="dbg_odi_soft_logic_enable" value="1" />
  <parameter name="hssi_gen3_rx_pcs_rx_num_fixed_pat" value="0" />
  <parameter name="hssi_10g_tx_pcs_tx_testbus_sel" value="tx_fifo_testbus1" />
  <parameter name="pma_adapt_adp_onetime_dfe" value="radp_onetime_dfe_0" />
  <parameter name="pma_rx_buf_iostandard" value="hssi_diffio" />
  <parameter name="pma_cgb_scratch1_x1_clock_src" value="unused" />
  <parameter name="pma_tx_buf_sup_mode" value="user_mode" />
  <parameter name="enable_port_tx_enh_fifo_cnt" value="0" />
  <parameter name="hssi_8g_rx_pcs_rate_match" value="dis_rm" />
  <parameter name="l_std_tx_pld_pcs_width" value="20" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch2_src"
     value="scratch2_power_down" />
  <parameter name="enable_port_tx_enh_fifo_empty" value="0" />
  <parameter name="enable_port_tx_pma_elecidle" value="0" />
  <parameter name="enable_port_tx_polinv" value="1" />
  <parameter name="hssi_8g_rx_pcs_cdr_ctrl_rxvalid_mask" value="dis_rxvalid_mask" />
  <parameter name="hssi_pipe_gen1_2_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_pre_emp_switching_ctrl_2nd_post_tap" value="0" />
  <parameter name="hssi_fifo_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_output_sel"
     value="teng_output" />
  <parameter
     name="hssi_common_pcs_pma_interface_wait_pipe_synchronizing"
     value="0" />
  <parameter name="pma_adapt_adp_ctle_scale" value="radp_ctle_scale_0" />
  <parameter name="anlg_rx_adp_ctle_acgain_4s" value="radp_ctle_acgain_4s_1" />
  <parameter name="hssi_krfec_rx_pcs_lpbk_mode" value="lpbk_dis" />
  <parameter name="enh_tx_dispgen_enable" value="0" />
  <parameter name="enh_rx_krfec_err_mark_enable" value="0" />
  <parameter name="anlg_enable_tx_default_ovr" value="0" />
  <parameter name="pma_cgb_prot_mode" value="basic_tx" />
  <parameter name="pma_cdr_refclk_powerdown_mode" value="powerup" />
  <parameter name="hssi_tx_pcs_pma_interface_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_rx_pcs_test_mode" value="test_off" />
  <parameter name="hssi_10g_rx_pcs_prot_mode" value="disable_mode" />
  <parameter name="pma_rx_buf_sup_mode" value="user_mode" />
  <parameter name="enable_split_interface" value="0" />
  <parameter
     name="hssi_common_pld_pcs_interface_dft_clk_out_sel"
     value="teng_rx_dft_clk" />
  <parameter name="pcie_rate_match" value="Bypass" />
  <parameter name="enable_port_tx_pma_rxfound" value="0" />
  <parameter name="cdr_pll_fref_clklow_div" value="1" />
  <parameter name="pma_tx_buf_term_n_tune" value="rterm_n0" />
  <parameter
     name="cdr_pll_chgpmp_current_up_trim"
     value="cp_current_trimming_up_setting0" />
  <parameter name="pma_tx_buf_duty_cycle_input_polarity" value="dcc_input_pos" />
  <parameter name="pma_tx_buf_rx_det_output_sel" value="rx_det_pcie_out" />
  <parameter name="cdr_pll_reverse_serial_loopback" value="no_loopback" />
  <parameter name="hssi_gen3_tx_pcs_tx_bitslip" value="0" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_syndrm" value="enable" />
  <parameter name="hssi_8g_tx_pcs_gen3_tx_pipe_clk_sel" value="dis_tx_pipe_clk" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_g3_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_uc_txvod_cal_status" value="uc_tx_vod_cal_notdone" />
  <parameter name="std_low_latency_bypass_enable" value="0" />
  <parameter name="hssi_8g_rx_pcs_wa_renumber_data" value="3" />
  <parameter name="pma_tx_buf_uc_vcc_setting" value="vcc_setting2" />
  <parameter name="enh_tx_krfec_burst_err_enable" value="0" />
  <parameter name="hssi_10g_rx_pcs_crcflag_pipeln" value="crcflag_pipeln_en" />
  <parameter name="cdr_pll_vco_underrange_voltage" value="vco_underange_off" />
  <parameter name="pma_adapt_rrx_pcie_eqz" value="rrx_pcie_eqz_0" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errtrap_pat" value="disable" />
  <parameter name="rcfg_jtag_enable" value="1" />
  <parameter name="hssi_pipe_gen1_2_error_replace_pad" value="replace_edb" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_descrm" value="disable" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errcorrect" value="disable" />
  <parameter name="pma_adapt_odi_rstn" value="rodi_rstn_0" />
  <parameter name="rcfg_enable_avmm_busy_port" value="0" />
  <parameter name="hssi_gen3_rx_pcs_lpbk_force" value="lpbk_frce_dis" />
  <parameter name="hssi_10g_tx_pcs_crcgen_bypass" value="crcgen_bypass_en" />
  <parameter name="validation_rule_select" value="" />
  <parameter name="pma_tx_buf_pre_emp_switching_ctrl_1st_post_tap" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pmaif_pma_dw_rx"
     value="pma_20b_rx" />
  <parameter name="hssi_gen3_rx_pcs_rate_match_fifo" value="bypass_rm_fifo" />
  <parameter name="pma_tx_buf_xtx_path_optimal" value="true" />
  <parameter
     name="cdr_pll_set_cdr_vco_speed_pciegen3"
     value="cdr_vco_max_speedbin_pciegen3" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_ctrl_plane_bonding_tx"
     value="individual_tx" />
  <parameter name="pma_rx_buf_rx_vga_oc_en" value="vga_cal_off" />
  <parameter name="hssi_8g_rx_pcs_wa_rosnumber_data" value="1" />
  <parameter name="l_std_tx_field_width" value="11" />
  <parameter name="cdr_pll_initial_settings" value="true" />
  <parameter name="pma_tx_ser_ser_clk_mon" value="disable_clk_mon" />
  <parameter name="pma_tx_buf_xtx_path_tx_pll_clk_hz" value="2400000000" />
  <parameter name="anlg_tx_pre_emp_switching_ctrl_2nd_post_tap" value="0" />
  <parameter name="pma_cdr_refclk_xmux_refclk_src" value="refclk_iqclk" />
  <parameter name="pma_rx_buf_lfeq_enable" value="non_lfeq_mode" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_txdetectrx" value="true" />
  <parameter name="enable_port_rx_enh_crc32_err" value="0" />
  <parameter name="hssi_10g_tx_pcs_indv" value="indv_en" />
  <parameter name="hssi_10g_rx_pcs_wrfifo_clken" value="wrfifo_clk_dis" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_c_val" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pcs_ac_pwr_rules_en"
     value="disable" />
  <parameter
     name="rcfg_param_labels"
     value="VCCR_GXB and VCCT_GXB supply voltage for the Transceiver,Tranceiver Link Type,Protocol support mode,Transceiver configuration rules,PMA configuration rules,Transceiver mode,Number of data channels,Data rate,Enable datapath and interface reconfiguration,Enable simplified data interface,Provide separate interface for each channel,Enable calibration,Enable parallel loopback,TX channel bonding mode,PCS TX channel bonding master,TX local clock division factor,Number of TX PLL clock inputs per channel,Initial TX PLL clock input selection,Enable tx_analog_reset_ack port,Enable tx_pma_clkout port,Enable tx_pma_div_clkout port,tx_pma_div_clkout division factor,Enable tx_pma_iqtxrx_clkout port,Enable tx_pma_elecidle port,Enable tx_pma_qpipullup port (QPI),Enable tx_pma_qpipulldn port (QPI),Enable tx_pma_txdetectrx port (QPI),Enable tx_pma_rxfound port (QPI),Enable rx_seriallpbken port,Number of physical bonding clock ports to use.,Number of CDR reference clocks,Selected CDR reference clock,Selected CDR reference clock frequency,PPM detector threshold,CTLE adaptation mode,DFE adaptation mode,Number of fixed dfe taps,Enable adaptation control ports,Enable rx_analog_reset_ack port,Enable rx_pma_clkout port,Enable rx_pma_div_clkout port,rx_pma_div_clkout division factor,Enable rx_pma_iqtxrx_clkout port,Enable rx_pma_clkslip port,Enable rx_pma_qpipulldn port (QPI),Enable rx_is_lockedtodata port,Enable rx_is_lockedtoref port,Enable rx_set_locktodata and rx_set_locktoref ports,Enable rx_fref and rx_clklow ports,Enable rx_signaldetect port,Enable rx_seriallpbken port,Enable PRBS verifier control and status ports,Standard PCS / PMA interface width,Enable &apos;Standard PCS&apos; low latency mode,Enable PCIe hard IP support,Enable hard reset controller (HIP),Enable PCIe hard IP calibration,TX FIFO mode,RX FIFO mode,Enable tx_std_pcfifo_full port,Enable tx_std_pcfifo_empty port,Enable rx_std_pcfifo_full port,Enable rx_std_pcfifo_empty port,TX byte serializer mode,RX byte deserializer mode,Enable TX 8B/10B encoder,Enable TX 8B/10B disparity control,Enable RX 8B/10B decoder,RX rate match FIFO mode,RX rate match insert/delete -ve pattern (hex),RX rate match insert/delete +ve pattern (hex),Enable rx_std_rmfifo_full port,Enable rx_std_rmfifo_empty port,PCI Express Gen 3 rate match FIFO mode,Enable TX bitslip,Enable tx_std_bitslipboundarysel port,RX word aligner mode,RX word aligner pattern length,RX word aligner pattern (hex),Number of word alignment patterns to achieve sync,Number of invalid data words to lose sync,Number of valid data words to decrement error count,Enable fast sync status reporting for deterministic latency SM,Enable rx_std_wa_patternalign port,Enable rx_std_wa_a1a2size port,Enable rx_std_bitslipboundarysel port,Enable rx_bitslip port,Enable TX bit reversal,Enable TX byte reversal,Enable TX polarity inversion,Enable tx_polinv port,Enable RX bit reversal,Enable rx_std_bitrev_ena port,Enable RX byte reversal,Enable rx_std_byterev_ena port,Enable RX polarity inversion,Enable rx_polinv port,Enable rx_std_signaldetect port,Enable PCIe dynamic datarate switch ports,Enable PCIe pipe_hclk_in and pipe_hclk_out ports,Enable PCIe Gen 3 analog control ports,Enable PCIe electrical idle control and status ports,Enable PCIe pipe_rx_polarity port,Enhanced PCS / PMA interface width,FPGA fabric / Enhanced PCS interface width,Enable &apos;Enhanced PCS&apos; low latency mode,Enable RX/TX FIFO double width mode,TX FIFO mode,TX FIFO partially full threshold,TX FIFO partially empty threshold,Enable tx_enh_fifo_full port,Enable tx_enh_fifo_pfull port,Enable tx_enh_fifo_empty port,Enable tx_enh_fifo_pempty port,Enable tx_enh_fifo_cnt port,RX FIFO mode,RX FIFO partially full threshold,RX FIFO partially empty threshold,Enable RX FIFO alignment word deletion (Interlaken),Enable RX FIFO control word deletion (Interlaken),Enable rx_enh_data_valid port,Enable rx_enh_fifo_full port,Enable rx_enh_fifo_pfull port,Enable rx_enh_fifo_empty port,Enable rx_enh_fifo_pempty port,Enable rx_enh_fifo_cnt port,Enable rx_enh_fifo_del port (10GBASE-R),Enable rx_enh_fifo_insert port (10GBASE-R),Enable rx_enh_fifo_rd_en port,Enable rx_enh_fifo_align_val port (Interlaken),Enable rx_enh_fifo_align_clr port (Interlaken),Enable Interlaken frame generator,Frame generator metaframe length,Enable frame generator burst control,Enable tx_enh_frame port,Enable tx_enh_frame_diag_status port,Enable tx_enh_frame_burst_en port,Enable Interlaken frame synchronizer,Frame synchronizer metaframe length,Enable rx_enh_frame port,Enable rx_enh_frame_lock port,Enable rx_enh_frame_diag_status port,Enable Interlaken TX CRC-32 generator,Enable Interlaken TX CRC-32 generator error insertion,Enable Interlaken RX CRC-32 checker,Enable rx_enh_crc32_err port,Enable rx_enh_highber port (10GBASE-R),Enable rx_enh_highber_clr_cnt port (10GBASE-R),Enable rx_enh_clr_errblk_count port (10GBASE-R &amp; FEC),Enable TX 64b/66b encoder,Enable RX 64b/66b decoder,Enable TX sync header error insertion,Enable TX scrambler (10GBASE-R/Interlaken),TX scrambler seed (10GBASE-R/Interlaken),Enable RX descrambler (10GBASE-R/Interlaken),Enable Interlaken TX disparity generator,Enable Interlaken RX disparity checker,Enable Interlaken TX random disparity bit,Enable RX block synchronizer,Enable rx_enh_blk_lock port,Enable TX data bitslip,Enable TX data polarity inversion,Enable RX data bitslip,Enable RX data polarity inversion,Enable tx_enh_bitslip port,Enable rx_bitslip port,Enable RX KR-FEC error marking,Error marking type,Enable KR-FEC TX error insertion,KR-FEC TX error insertion spacing,Enable tx_enh_frame port,Enable rx_enh_frame port,Enable rx_enh_frame_diag_status port,PCS Direct interface width,Include PMA analog settings in configuration files,Analog Mode (Altera-recommended Default Setting Rules),Override Altera-recommended Analog Mode Default Settings,Output Swing Level (VOD),Pre-Emphasis First Pre-Tap Polarity,Pre-Emphasis First Pre-Tap Magnitude,Pre-Emphasis Second Pre-Tap Polarity,Pre-Emphasis Second Pre-Tap Magnitude,Pre-Emphasis First Post-Tap Polarity,Pre-Emphasis First Post-Tap Magnitude,Pre-Emphasis Second Post-Tap Polarity,Pre-Emphasis Second Post-Tap Magnitude,Slew Rate Control,High-Speed Compensation,On-Chip Termination,Override Altera-recommended Default Settings,CTLE (Continuous Time Linear Equalizer) mode,DC Gain Control of High Gain Mode CTLE,AC Gain Control of High Gain Mode CTLE,AC Gain Control of High Data Rate Mode CTLE,Variable Gain Amplifier (VGA) Voltage Swing Select,Decision Feedback Equalizer (DFE) Fixed Tap 1 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 2 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 3 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 4 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 5 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 6 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 7 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 8 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 9 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 10 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 11 Co-efficient,On-Chip Termination" />
  <parameter name="pma_rx_deser_deser_powerdown" value="deser_power_up" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_hrdrstctl_en" value="disable" />
  <parameter name="pma_cgb_cgb_power_down" value="normal_cgb" />
  <parameter name="pma_tx_ser_clk_divtx_deskew" value="deskew_delay8" />
  <parameter name="pma_rx_buf_power_mode" value="high_perf" />
  <parameter name="pma_adapt_adp_dfe_fltap_bypass" value="radp_dfe_fltap_bypass_1" />
  <parameter name="hssi_8g_rx_pcs_byte_deserializer" value="dis_bds" />
  <parameter name="hssi_8g_rx_pcs_gen3_tx_clk_sel" value="tx_pma_clk" />
  <parameter name="std_tx_byterev_enable" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_rate_match_empty_thres"
     value="dis_rm_empty_thres" />
  <parameter name="hssi_gen3_rx_pcs_rx_b4gb_par_lpbk" value="b4gb_par_lpbk_dis" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_prot_mode_tx" value="basic_tx" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_early_eios" value="true" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pmaif_pma_dw_tx"
     value="pma_20b_tx" />
  <parameter name="enable_port_rx_enh_highber" value="0" />
  <parameter name="enh_tx_krfec_burst_err_len" value="1" />
  <parameter name="pma_cgb_observe_cgb_clocks" value="observe_nothing" />
  <parameter name="enh_rx_crcchk_enable" value="0" />
  <parameter name="l_split_iface" value="0" />
  <parameter name="hssi_rx_pcs_pma_interface_pma_if_dft_val" value="dft_0" />
  <parameter name="hssi_10g_rx_pcs_frmsync_knum_sync" value="knum_sync_default" />
  <parameter name="pma_tx_buf_jtag_drv_sel" value="drv1" />
  <parameter name="rapid_invalid_parameters_cache" value="" />
  <parameter name="hssi_10g_tx_pcs_wrfifo_clken" value="wrfifo_clk_dis" />
  <parameter name="l_enable_rx_enh_iface" value="0" />
  <parameter name="hssi_tx_pcs_pma_interface_silicon_rev" value="20nm5es" />
  <parameter name="anlg_rx_adp_vga_sel" value="radp_vga_sel_2" />
  <parameter name="pma_tx_buf_tri_driver" value="tri_driver_disable" />
  <parameter name="enable_port_tx_enh_bitslip" value="0" />
  <parameter name="hssi_10g_rx_pcs_descrm_bypass" value="descrm_bypass_en" />
  <parameter name="cdr_pll_position" value="position_unknown" />
  <parameter name="pma_rx_deser_clkdivrx_user_mode" value="clkdivrx_user_disabled" />
  <parameter name="hssi_10g_tx_pcs_pfull_flag_type" value="pfull_wr_side" />
  <parameter name="pma_tx_buf_link_tx" value="sr" />
  <parameter name="cdr_pll_fb_select" value="direct_fb" />
  <parameter name="pma_tx_buf_vreg_output" value="vccdreg_nominal" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_transparent_pcs_rx"
     value="disable" />
  <parameter name="pma_rx_buf_xrx_path_uc_cal_enable" value="rx_cal_off" />
  <parameter name="generate_add_hdl_instance_example" value="0" />
  <parameter name="hssi_10g_rx_pcs_align_del" value="align_del_dis" />
  <parameter name="hssi_10g_rx_pcs_gb_rx_idwidth" value="width_64" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch3_src"
     value="scratch3_power_down" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_dw_rm_rd"
     value="en_dw_rm_rdclk_gating" />
  <parameter name="hssi_krfec_rx_pcs_bypass_gb" value="bypass_dis" />
  <parameter name="hssi_10g_rx_pcs_crcchk_clken" value="crcchk_clk_dis" />
  <parameter name="enh_tx_scram_enable" value="0" />
  <parameter name="l_protocol_mode" value="basic_std" />
  <parameter name="cdr_pll_set_cdr_input_freq_range" value="0" />
  <parameter name="pma_tx_buf_rx_det_pdb" value="rx_det_off" />
  <parameter name="enh_rx_polinv_enable" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz"
     value="0" />
  <parameter name="hssi_common_pld_pcs_interface_reconfig_settings" value="{}" />
  <parameter name="pma_rx_buf_initial_settings" value="true" />
  <parameter name="rcfg_multi_enable" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pldif_hrdrstctl_en"
     value="disable" />
  <parameter name="pma_rx_buf_eq_dc_gain_trim" value="stg2_gain7" />
  <parameter name="std_rx_rmfifo_pattern_n" value="0" />
  <parameter name="std_rx_rmfifo_pattern_p" value="0" />
  <parameter name="hssi_10g_tx_pcs_fec_enable" value="fec_dis" />
  <parameter name="hssi_8g_rx_pcs_bypass_pipeline_reg" value="dis_bypass_pipeline" />
  <parameter name="hssi_8g_tx_pcs_pcs_bypass" value="dis_pcs_bypass" />
  <parameter name="hssi_10g_rx_pcs_descrm_pipeln" value="enable" />
  <parameter name="pma_cgb_pcie_gen3_bitwidth" value="pciegen3_wide" />
  <parameter name="pma_rx_odi_v_vert_sel" value="plus" />
  <parameter name="hssi_krfec_rx_pcs_blksync_cor_en" value="detect" />
  <parameter name="hssi_10g_tx_pcs_master_clk_sel" value="master_tx_pma_clk" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_cnt_thresh_filt_before_lock"
     value="uhsif_filt_cntthr_b4lock_8" />
  <parameter name="hssi_common_pcs_pma_interface_silicon_rev" value="20nm5es" />
  <parameter
     name="rcfg_params"
     value="anlg_voltage,anlg_link,support_mode,protocol_mode,pma_mode,duplex_mode,channels,set_data_rate,rcfg_iface_enable,enable_simple_interface,enable_split_interface,set_enable_calibration,enable_parallel_loopback,bonded_mode,set_pcs_bonding_master,tx_pma_clk_div,plls,pll_select,enable_port_tx_analog_reset_ack,enable_port_tx_pma_clkout,enable_port_tx_pma_div_clkout,tx_pma_div_clkout_divider,enable_port_tx_pma_iqtxrx_clkout,enable_port_tx_pma_elecidle,enable_port_tx_pma_qpipullup,enable_port_tx_pma_qpipulldn,enable_port_tx_pma_txdetectrx,enable_port_tx_pma_rxfound,enable_port_rx_seriallpbken_tx,number_physical_bonding_clocks,cdr_refclk_cnt,cdr_refclk_select,set_cdr_refclk_freq,rx_ppm_detect_threshold,rx_pma_ctle_adaptation_mode,rx_pma_dfe_adaptation_mode,rx_pma_dfe_fixed_taps,enable_ports_adaptation,enable_port_rx_analog_reset_ack,enable_port_rx_pma_clkout,enable_port_rx_pma_div_clkout,rx_pma_div_clkout_divider,enable_port_rx_pma_iqtxrx_clkout,enable_port_rx_pma_clkslip,enable_port_rx_pma_qpipulldn,enable_port_rx_is_lockedtodata,enable_port_rx_is_lockedtoref,enable_ports_rx_manual_cdr_mode,enable_ports_rx_manual_ppm,enable_port_rx_signaldetect,enable_port_rx_seriallpbken,enable_ports_rx_prbs,std_pcs_pma_width,std_low_latency_bypass_enable,enable_hip,enable_hard_reset,set_hip_cal_en,std_tx_pcfifo_mode,std_rx_pcfifo_mode,enable_port_tx_std_pcfifo_full,enable_port_tx_std_pcfifo_empty,enable_port_rx_std_pcfifo_full,enable_port_rx_std_pcfifo_empty,std_tx_byte_ser_mode,std_rx_byte_deser_mode,std_tx_8b10b_enable,std_tx_8b10b_disp_ctrl_enable,std_rx_8b10b_enable,std_rx_rmfifo_mode,std_rx_rmfifo_pattern_n,std_rx_rmfifo_pattern_p,enable_port_rx_std_rmfifo_full,enable_port_rx_std_rmfifo_empty,pcie_rate_match,std_tx_bitslip_enable,enable_port_tx_std_bitslipboundarysel,std_rx_word_aligner_mode,std_rx_word_aligner_pattern_len,std_rx_word_aligner_pattern,std_rx_word_aligner_rknumber,std_rx_word_aligner_renumber,std_rx_word_aligner_rgnumber,std_rx_word_aligner_fast_sync_status_enable,enable_port_rx_std_wa_patternalign,enable_port_rx_std_wa_a1a2size,enable_port_rx_std_bitslipboundarysel,enable_port_rx_std_bitslip,std_tx_bitrev_enable,std_tx_byterev_enable,std_tx_polinv_enable,enable_port_tx_polinv,std_rx_bitrev_enable,enable_port_rx_std_bitrev_ena,std_rx_byterev_enable,enable_port_rx_std_byterev_ena,std_rx_polinv_enable,enable_port_rx_polinv,enable_port_rx_std_signaldetect,enable_ports_pipe_sw,enable_ports_pipe_hclk,enable_ports_pipe_g3_analog,enable_ports_pipe_rx_elecidle,enable_port_pipe_rx_polarity,enh_pcs_pma_width,enh_pld_pcs_width,enh_low_latency_enable,enh_rxtxfifo_double_width,enh_txfifo_mode,enh_txfifo_pfull,enh_txfifo_pempty,enable_port_tx_enh_fifo_full,enable_port_tx_enh_fifo_pfull,enable_port_tx_enh_fifo_empty,enable_port_tx_enh_fifo_pempty,enable_port_tx_enh_fifo_cnt,enh_rxfifo_mode,enh_rxfifo_pfull,enh_rxfifo_pempty,enh_rxfifo_align_del,enh_rxfifo_control_del,enable_port_rx_enh_data_valid,enable_port_rx_enh_fifo_full,enable_port_rx_enh_fifo_pfull,enable_port_rx_enh_fifo_empty,enable_port_rx_enh_fifo_pempty,enable_port_rx_enh_fifo_cnt,enable_port_rx_enh_fifo_del,enable_port_rx_enh_fifo_insert,enable_port_rx_enh_fifo_rd_en,enable_port_rx_enh_fifo_align_val,enable_port_rx_enh_fifo_align_clr,enh_tx_frmgen_enable,enh_tx_frmgen_mfrm_length,enh_tx_frmgen_burst_enable,enable_port_tx_enh_frame,enable_port_tx_enh_frame_diag_status,enable_port_tx_enh_frame_burst_en,enh_rx_frmsync_enable,enh_rx_frmsync_mfrm_length,enable_port_rx_enh_frame,enable_port_rx_enh_frame_lock,enable_port_rx_enh_frame_diag_status,enh_tx_crcgen_enable,enh_tx_crcerr_enable,enh_rx_crcchk_enable,enable_port_rx_enh_crc32_err,enable_port_rx_enh_highber,enable_port_rx_enh_highber_clr_cnt,enable_port_rx_enh_clr_errblk_count,enh_tx_64b66b_enable,enh_rx_64b66b_enable,enh_tx_sh_err,enh_tx_scram_enable,enh_tx_scram_seed,enh_rx_descram_enable,enh_tx_dispgen_enable,enh_rx_dispchk_enable,enh_tx_randomdispbit_enable,enh_rx_blksync_enable,enable_port_rx_enh_blk_lock,enh_tx_bitslip_enable,enh_tx_polinv_enable,enh_rx_bitslip_enable,enh_rx_polinv_enable,enable_port_tx_enh_bitslip,enable_port_rx_enh_bitslip,enh_rx_krfec_err_mark_enable,enh_rx_krfec_err_mark_type,enh_tx_krfec_burst_err_enable,enh_tx_krfec_burst_err_len,enable_port_krfec_tx_enh_frame,enable_port_krfec_rx_enh_frame,enable_port_krfec_rx_enh_frame_diag_status,pcs_direct_width,enable_analog_settings,anlg_tx_analog_mode,anlg_enable_tx_default_ovr,anlg_tx_vod_output_swing_ctrl,anlg_tx_pre_emp_sign_pre_tap_1t,anlg_tx_pre_emp_switching_ctrl_pre_tap_1t,anlg_tx_pre_emp_sign_pre_tap_2t,anlg_tx_pre_emp_switching_ctrl_pre_tap_2t,anlg_tx_pre_emp_sign_1st_post_tap,anlg_tx_pre_emp_switching_ctrl_1st_post_tap,anlg_tx_pre_emp_sign_2nd_post_tap,anlg_tx_pre_emp_switching_ctrl_2nd_post_tap,anlg_tx_slew_rate_ctrl,anlg_tx_compensation_en,anlg_tx_term_sel,anlg_enable_rx_default_ovr,anlg_rx_one_stage_enable,anlg_rx_eq_dc_gain_trim,anlg_rx_adp_ctle_acgain_4s,anlg_rx_adp_ctle_eqz_1s_sel,anlg_rx_adp_vga_sel,anlg_rx_adp_dfe_fxtap1,anlg_rx_adp_dfe_fxtap2,anlg_rx_adp_dfe_fxtap3,anlg_rx_adp_dfe_fxtap4,anlg_rx_adp_dfe_fxtap5,anlg_rx_adp_dfe_fxtap6,anlg_rx_adp_dfe_fxtap7,anlg_rx_adp_dfe_fxtap8,anlg_rx_adp_dfe_fxtap9,anlg_rx_adp_dfe_fxtap10,anlg_rx_adp_dfe_fxtap11,anlg_rx_term_sel" />
  <parameter name="hssi_pipe_gen3_mode" value="disable_pcs" />
  <parameter name="std_rx_byte_deser_mode" value="Disabled" />
  <parameter name="rcfg_param_vals7" value="" />
  <parameter name="rcfg_param_vals5" value="" />
  <parameter name="pma_adapt_adp_dfe_bw" value="radp_dfe_bw_3" />
  <parameter name="rcfg_param_vals6" value="" />
  <parameter name="rcfg_param_vals3" value="" />
  <parameter name="rcfg_param_vals4" value="" />
  <parameter name="rcfg_param_vals1" value="" />
  <parameter name="pma_tx_buf_swing_level" value="lv" />
  <parameter name="rcfg_param_vals2" value="" />
  <parameter name="cdr_pll_power_mode" value="high_perf" />
  <parameter name="pma_rx_buf_cdrclk_to_cgb" value="cdrclk_2cgb_dis" />
  <parameter
     name="hssi_10g_rx_pcs_dec_64b66b_rxsm_bypass"
     value="dec_64b66b_rxsm_bypass_en" />
  <parameter name="hssi_10g_rx_pcs_lpbk_mode" value="lpbk_dis" />
  <parameter name="enable_port_tx_std_bitslipboundarysel" value="0" />
  <parameter name="pma_rx_deser_sdclk_enable" value="false" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz"
     value="0" />
  <parameter name="l_pll_settings_key" value="240.000000" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dft_dead_zone_control"
     value="uhsif_dft_dz_det_val_0" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_dyn_polarity_inversion"
     value="rx_dyn_polinv_en" />
  <parameter
     name="pma_cdr_refclk_inclk4_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="pma_cgb_vccdreg_output" value="vccdreg_nominal" />
  <parameter name="enable_port_rx_seriallpbken" value="1" />
  <parameter name="pma_rx_buf_datarate" value="4800000000 bps" />
  <parameter name="pma_rx_dfe_oc_sa_d1c0" value="0" />
  <parameter name="hssi_8g_rx_pcs_sup_mode" value="user_mode" />
  <parameter
     name="hssi_krfec_tx_pcs_data_bit_reverse"
     value="data_bit_reverse_dis" />
  <parameter name="hssi_8g_rx_pcs_bonding_dft_en" value="dft_dis" />
  <parameter name="cdr_pll_loop_filter_bias_select" value="lpflt_bias_7" />
  <parameter name="hssi_10g_rx_pcs_frmsync_enum_sync" value="enum_sync_default" />
  <parameter name="enable_pcs_dir" value="0" />
  <parameter name="l_anlg_tx_enable" value="0" />
  <parameter name="hssi_10g_tx_pcs_frmgen_pipeln" value="frmgen_pipeln_en" />
  <parameter name="pma_adapt_adp_bist_odi_dfe_sel" value="radp_bist_odi_dfe_sel_0" />
  <parameter name="pma_tx_buf_xtx_path_pma_tx_divclk_hz" value="240000000" />
  <parameter name="hssi_krfec_tx_pcs_low_latency_en" value="disable" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pld_uhsif_tx_clk_hz"
     value="0" />
  <parameter name="pma_adapt_adp_vref_en" value="radp_vref_disable" />
  <parameter name="pma_adapt_adp_dfe_fxtap10" value="radp_dfe_fxtap10_0" />
  <parameter name="enable_port_rx_enh_bitslip" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_cnt_after_lock_value"
     value="0" />
  <parameter name="pma_adapt_adp_dfe_fxtap11" value="radp_dfe_fxtap11_0" />
  <parameter name="pma_rx_buf_rx_atb_select" value="atb_disable" />
  <parameter name="enable_port_tx_pma_qpipullup" value="0" />
  <parameter name="hssi_10g_rx_pcs_pfull_flag_type" value="pfull_wr_side" />
  <parameter name="plls" value="1" />
  <parameter name="adme_data_rate" value="4800000000" />
  <parameter
     name="hssi_common_pld_pcs_interface_pcs_testbus_block_sel"
     value="pma_if" />
  <parameter name="pma_adapt_adp_1s_ctle_bypass" value="radp_1s_ctle_bypass_1" />
  <parameter name="hssi_10g_tx_pcs_frmgen_clken" value="frmgen_clk_dis" />
  <parameter name="cdr_pll_iqclk_mux_sel" value="power_down" />
  <parameter
     name="hssi_8g_tx_pcs_ctrl_plane_bonding_compensation"
     value="dis_compensation" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch4_src"
     value="scratch4_power_down" />
  <parameter name="rcfg_reduced_files_enable" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_func_mode" value="enable" />
  <parameter name="hssi_10g_rx_pcs_phcomp_rd_del" value="phcomp_rd_del2" />
  <parameter name="hssi_pipe_gen3_phy_status_delay_g12" value="0" />
  <parameter name="pma_rx_buf_xrx_path_pma_rx_divclk_hz" value="240000000" />
  <parameter name="hssi_gen3_rx_pcs_reconfig_settings" value="{}" />
  <parameter name="pma_cdr_refclk_silicon_rev" value="20nm5es" />
  <parameter name="hssi_10g_tx_pcs_reconfig_settings" value="{}" />
  <parameter
     name="hssi_8g_rx_pcs_ctrl_plane_bonding_compensation"
     value="dis_compensation" />
  <parameter name="pma_rx_sd_sd_pdb" value="sd_off" />
  <parameter
     name="hssi_8g_tx_pcs_clock_observation_in_pld_core"
     value="internal_refclk_b" />
  <parameter name="hssi_10g_rx_pcs_stretch_num_stages" value="zero_stage" />
  <parameter name="hssi_8g_tx_pcs_txpcs_urst" value="en_txpcs_urst" />
  <parameter name="l_rcfg_datapath_message" value="0" />
  <parameter name="pma_tx_ser_control_clk_divtx" value="no_dft_control_clkdivtx" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz"
     value="0" />
  <parameter name="hssi_pipe_gen3_sup_mode" value="user_mode" />
  <parameter
     name="hssi_8g_rx_pcs_force_signal_detect"
     value="en_force_signal_detect" />
  <parameter name="pma_rx_dfe_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_advanced_user_mode_rx"
     value="disable" />
  <parameter name="hssi_8g_tx_pcs_refclk_b_clk_sel" value="tx_pma_clock" />
  <parameter name="hssi_rx_pld_pcs_interface_reconfig_settings" value="{}" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_b_val" value="0" />
  <parameter name="enable_port_rx_pma_div_clkout" value="0" />
  <parameter name="rcfg_param_vals0" value="" />
  <parameter name="l_tx_pld_pcs_width" value="20" />
  <parameter name="hssi_8g_tx_pcs_sup_mode" value="user_mode" />
  <parameter name="pma_rx_sd_sup_mode" value="user_mode" />
  <parameter name="hssi_8g_rx_pcs_phase_compensation_fifo" value="low_latency" />
  <parameter
     name="pma_adapt_adp_ctle_sweep_direction"
     value="radp_ctle_sweep_direction_1" />
  <parameter name="hssi_10g_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="rcfg_h_file_enable" value="0" />
  <parameter
     name="pma_tx_buf_chgpmp_current_up_trim"
     value="cp_current_trimming_up_setting0" />
  <parameter name="std_rx_bitrev_enable" value="0" />
  <parameter name="hssi_krfec_tx_pcs_burst_err_len" value="burst_err_len1" />
  <parameter name="hssi_10g_rx_pcs_advanced_user_mode" value="disable" />
  <parameter name="hssi_rx_pcs_pma_interface_lpbk_en" value="disable" />
  <parameter
     name="hssi_common_pcs_pma_interface_ppm_det_buckets"
     value="ppm_300_100_bucket" />
  <parameter name="enable_enh" value="0" />
  <parameter name="pma_rx_odi_clk_dcd_bypass" value="no_bypass" />
  <parameter name="hssi_gen3_tx_pcs_mode" value="disable_pcs" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pma_rx_clk_hz"
     value="240000000" />
  <parameter name="pma_rx_buf_act_isource_disable" value="isrc_en" />
  <parameter name="pma_tx_buf_sense_amp_offset_cal_curr_p" value="0" />
  <parameter name="hssi_10g_rx_pcs_fast_path" value="fast_path_en" />
  <parameter
     name="pma_adapt_adp_ctle_adapt_cycle_window"
     value="radp_ctle_adapt_cycle_window_7" />
  <parameter name="pma_tx_buf_sense_amp_offset_cal_curr_n" value="sa_os_cal_in_0" />
  <parameter name="enable_port_rx_pma_clkout" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_krfec_lpbk_en" value="disable" />
  <parameter
     name="hssi_rx_pcs_pma_interface_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="pma_rx_buf_xrx_path_analog_mode" value="user_custom" />
  <parameter
     name="hssi_10g_tx_pcs_fifo_double_write"
     value="fifo_double_write_dis" />
  <parameter
     name="hssi_common_pcs_pma_interface_ppm_cnt_rst"
     value="ppm_cnt_rst_dis" />
  <parameter name="pma_rx_buf_vga_bandwidth_select" value="vga_bw_1" />
  <parameter name="pma_speedgrade" value="e3" />
  <parameter name="pma_rx_buf_power_rail_eht" value="0" />
  <parameter name="anlg_tx_pre_emp_switching_ctrl_pre_tap_1t" value="0" />
  <parameter name="cdr_pll_clklow_mux_select" value="clklow_mux_cdr_fbclk" />
  <parameter name="pma_rx_dfe_pdb_fxtap4t7" value="fxtap4t7_powerdown" />
  <parameter name="hssi_8g_rx_pcs_sync_sm_idle_eios" value="dis_syncsm_idle" />
  <parameter name="pma_rx_deser_deser_factor" value="20" />
  <parameter
     name="hssi_common_pcs_pma_interface_ctrl_plane_bonding"
     value="individual" />
  <parameter name="pma_adapt_adp_vref_bypass" value="radp_vref_bypass_1" />
  <parameter name="pma_rx_buf_xrx_path_jtag_hys" value="hys_increase_disable" />
  <parameter name="cdr_pll_analog_mode" value="user_custom" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_hip_en" value="disable" />
  <parameter name="pma_adapt_adp_dfe_fxtap9_sgn" value="radp_dfe_fxtap9_sgn_0" />
  <parameter name="hssi_tx_pld_pcs_interface_pcs_tx_clk_source" value="eightg" />
  <parameter
     name="pma_adapt_adp_bist_datapath_en"
     value="radp_bist_datapath_disable" />
  <parameter name="hssi_8g_rx_pcs_eidle_entry_iei" value="dis_eidle_iei" />
  <parameter name="std_tx_8b10b_enable" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_rate_match_start_thres"
     value="dis_rm_start_thres" />
  <parameter name="pma_adapt_odi_dfe_spec_en" value="rodi_dfe_spec_en_0" />
  <parameter name="hssi_8g_rx_pcs_ibm_invalid_code" value="dis_ibm_invalid_code" />
  <parameter name="enable_port_tx_enh_fifo_full" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay1_data_sel"
     value="one_ff_delay" />
  <parameter name="cdr_pll_diag_loopback_enable" value="false" />
  <parameter name="hssi_tx_pcs_pma_interface_reconfig_settings" value="{}" />
  <parameter name="anlg_tx_pre_emp_switching_ctrl_pre_tap_2t" value="0" />
  <parameter name="cdr_pll_f_min_pfd" value="50000000 Hz" />
  <parameter name="pma_adapt_adp_vref_vga_level" value="radp_vref_vga_level_13" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_e_val" value="0" />
  <parameter name="pma_rx_buf_xrx_path_datarate" value="4800000000 bps" />
  <parameter name="anlg_tx_pre_emp_sign_2nd_post_tap" value="fir_post_2t_neg" />
  <parameter name="pma_adapt_adp_dfe_fxtap6_sgn" value="radp_dfe_fxtap6_sgn_0" />
  <parameter name="std_pcs_pma_width" value="20" />
  <parameter name="pma_rx_buf_xrx_path_uc_cru_rstb" value="cdr_lf_reset_off" />
  <parameter name="pma_tx_buf_cdr_cp_calibration_en" value="cdr_cp_cal_disable" />
  <parameter name="cdr_pll_lf_resistor_pfd" value="lf_pfd_setting2" />
  <parameter name="pma_rx_buf_pm_tx_rx_cvp_mode" value="cvp_off" />
  <parameter
     name="hssi_krfec_rx_pcs_data_bit_reverse"
     value="data_bit_reverse_dis" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_empty" value="empty_default" />
  <parameter name="pma_rx_dfe_uc_rx_dfe_cal_status" value="uc_rx_dfe_cal_notdone" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_lpbk_en" value="disable" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errtrap_loc" value="disable" />
  <parameter name="pma_tx_buf_uc_dcd_cal" value="uc_dcd_cal_off" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_krfec_prot_mode_rx"
     value="disabled_prot_mode_rx" />
  <parameter name="hssi_common_pcs_pma_interface_reconfig_settings" value="{}" />
  <parameter name="hssi_10g_tx_pcs_advanced_user_mode" value="disable" />
  <parameter name="hssi_8g_rx_pcs_rx_clk2" value="rcvd_clk_clk2" />
  <parameter name="hssi_tx_pcs_pma_interface_prbs9_dwidth" value="prbs9_64b" />
  <parameter name="pma_adapt_adp_vref_bw" value="radp_vref_bw_1" />
  <parameter name="cdr_pll_set_cdr_vco_speed_fix" value="117" />
  <parameter name="hssi_10g_tx_pcs_frmgen_mfrm_length" value="2048" />
  <parameter name="pma_rx_buf_input_vcm_sel" value="high_vcm" />
  <parameter name="hssi_rx_pcs_pma_interface_silicon_rev" value="20nm5es" />
  <parameter name="enable_ports_pipe_sw" value="0" />
  <parameter name="enable_advanced_options" value="0" />
  <parameter name="hssi_8g_rx_pcs_eightb_tenb_decoder" value="dis_8b10b" />
  <parameter name="hssi_10g_rx_pcs_blksync_bypass" value="blksync_bypass_en" />
  <parameter name="pma_rx_sd_prot_mode" value="basic_rx" />
  <parameter name="hssi_10g_tx_pcs_txfifo_pfull" value="11" />
  <parameter name="l_std_tx_word_width" value="10" />
  <parameter name="hssi_10g_tx_pcs_gb_tx_idwidth" value="width_64" />
  <parameter name="set_pcs_bonding_master" value="Auto" />
  <parameter name="pma_adapt_adp_vref_dfe_spec_en" value="radp_vref_dfe_spec_en_0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_fifo_mode_rx" value="fifo_rx" />
  <parameter name="hssi_10g_tx_pcs_tx_sm_pipeln" value="tx_sm_pipeln_en" />
  <parameter name="hssi_8g_tx_pcs_bonding_dft_en" value="dft_dis" />
  <parameter name="pma_cgb_xn_clock_source_sel" value="sel_xn_up" />
  <parameter name="enable_port_rx_enh_fifo_empty" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pmaif_prot_mode_tx"
     value="eightg_basic_mode_tx" />
  <parameter name="hssi_rx_pcs_pma_interface_rx_prbs_mask" value="prbsmask128" />
  <parameter name="hssi_common_pcs_pma_interface_ppm_gen1_2_cnt" value="cnt_32k" />
  <parameter
     name="pma_tx_buf_duty_cycle_detector_cp_cal"
     value="dcd_cp_cal_disable" />
  <parameter
     name="rapid_non_derived_parameters_cache"
     value="device_family,value {Arria 10} allowed_ranges {} full_validation 1,device,value 10AX115S3F45E2SG allowed_ranges {} full_validation 1,base_device,value NIGHTFURY5 allowed_ranges {} full_validation 1,design_environment,value NATIVE allowed_ranges {} full_validation 1,message_level,value error allowed_ranges {error warning} full_validation 0,anlg_voltage,value 1_1V allowed_ranges {1_1V 1_0V 0_9V} full_validation 0,anlg_link,value sr allowed_ranges {sr lr} full_validation 0,support_mode,value user_mode allowed_ranges {user_mode engineering_mode} full_validation 0,protocol_mode,value basic_std allowed_ranges {{basic_std:Basic/Custom (Standard PCS)} {basic_std_rm:Basic/Custom w/Rate Match (Standard PCS)} {cpri:CPRI (Auto)} {cpri_rx_tx:CPRI (Manual)} gige:GbE {gige_1588:GbE 1588} {pipe_g1:Gen 1 PIPE} {pipe_g2:Gen 2 PIPE} {pipe_g3:Gen 3 PIPE} {basic_enh:Basic (Enhanced PCS)} interlaken_mode:Interlaken teng_baser_mode:10GBASE-R {teng_1588_mode:10GBASE-R 1588} {teng_baser_krfec_mode:10GBASE-R w/KR FEC} {fortyg_basekr_krfec_mode:40GBASE-R w/KR FEC} {basic_krfec_mode:Basic w/KR FEC} {pcs_direct:PCS Direct}} full_validation 0,pma_mode,value basic allowed_ranges {basic SATA:SATA/SAS QPI GPON} full_validation 0,duplex_mode,value duplex allowed_ranges {{duplex:TX/RX Duplex} {tx:TX Simplex} {rx:RX Simplex}} full_validation 0,channels,value 2 allowed_ranges 1:96 full_validation 0,set_data_rate,value 4800 allowed_ranges {} full_validation 0,rcfg_iface_enable,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_simple_interface,value 1 allowed_ranges -2147483648:2147483647 full_validation 0,enable_split_interface,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,set_enable_calibration,value 1 allowed_ranges -2147483648:2147483647 full_validation 0,set_disconnect_analog_resets,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_transparent_pcs,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_parallel_loopback,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,bonded_mode,value pma_pcs allowed_ranges {{not_bonded:Not bonded} {pma_only:PMA only bonding} {pma_pcs:PMA and PCS bonding}} full_validation 0,set_pcs_bonding_master,value Auto allowed_ranges {Auto 0 1} full_validation 0,tx_pma_clk_div,value 1 allowed_ranges {1 2 4 8} full_validation 0,plls,value 1 allowed_ranges {1 2 3 4} full_validation 0,pll_select,value 0 allowed_ranges 0 full_validation 0,enable_port_tx_analog_reset_ack,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_tx_pma_clkout,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_tx_pma_div_clkout,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,tx_pma_div_clkout_divider,value 0 allowed_ranges {0:Disabled 1 2 33 40 66} full_validation 0,enable_port_tx_pma_iqtxrx_clkout,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_tx_pma_elecidle,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_tx_pma_qpipullup,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_tx_pma_qpipulldn,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_tx_pma_txdetectrx,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_tx_pma_rxfound,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_rx_seriallpbken_tx,value 1 allowed_ranges -2147483648:2147483647 full_validation 0,number_physical_bonding_clocks,value 1 allowed_ranges {1 2 3 4} full_validation 0,cdr_refclk_cnt,value 1 allowed_ranges {1 2 3 4 5} full_validation 0,cdr_refclk_select,value 0 allowed_ranges 0 full_validation 0,set_cdr_refclk_freq,value 240.000000 allowed_ranges {50.000000 50.526316 51.063830 51.612903 52.173913 52.747253 53.333333 53.932584 54.545455 55.172414 55.813953 56.470588 57.142857 57.831325 58.536585 59.259259 60.000000 60.759494 61.538462 62.337662 63.157895 64.000000 64.864865 65.753425 66.666667 67.605634 68.571429 69.565217 70.588235 71.641791 72.727273 73.846154 75.000000 76.190476 77.419355 78.688525 80.000000 81.355932 82.758621 84.210526 85.714286 87.272727 88.888889 90.566038 92.307692 94.117647 96.000000 97.959184 100.000000 101.052632 102.127660 103.225806 104.347826 105.494505 106.666667 107.865169 109.090909 110.344828 111.627907 112.941176 114.285714 115.662651 117.073171 118.518519 120.000000 121.518987 123.076923 124.675325 126.315789 128.000000 129.729730 131.506849 133.333333 135.211268 137.142857 139.130435 141.176471 143.283582 145.454545 147.692308 150.000000 152.380952 154.838710 157.377049 160.000000 162.711864 165.517241 168.421053 171.428571 174.545455 177.777778 181.132075 184.615385 188.235294 192.000000 195.918367 200.000000 202.105263 204.255319 206.451613 208.695652 210.989011 213.333333 215.730337 218.181818 220.689655 223.255814 225.882353 228.571429 231.325301 234.146341 237.037037 240.000000 243.037975 246.153846 249.350649 252.631579 256.000000 259.459459 263.013699 266.666667 270.422535 274.285714 278.260870 282.352941 286.567164 290.909091 295.384615 300.000000 304.761905 309.677419 314.754098 320.000000 325.423729 331.034483 336.842105 342.857143 349.090909 355.555556 362.264151 369.230769 376.470588 384.000000 391.836735 400.000000 404.210526 408.510638 412.903226 417.391304 421.978022 426.666667 431.460674 436.363636 441.379310 446.511628 451.764706 457.142857 462.650602 468.292683 474.074074 480.000000 486.075949 492.307692 498.701299 505.263158 512.000000 518.918919 526.027397 533.333333 540.845070 548.571429 556.521739 564.705882 573.134328 581.818182 590.769231 600.000000 609.523810 619.354839 629.508197 640.000000 650.847458 662.068966 673.684211 685.714286 698.181818 711.111111 724.528302 738.461538 752.941176 768.000000 783.673469 800.000000} full_validation 0,rx_ppm_detect_threshold,value 1000 allowed_ranges {100 300 500 1000} full_validation 0,rx_pma_ctle_adaptation_mode,value manual allowed_ranges {manual one-time:triggered} full_validation 0,rx_pma_dfe_adaptation_mode,value disabled allowed_ranges {continuous manual disabled} full_validation 0,rx_pma_dfe_fixed_taps,value 3 allowed_ranges {3 7 11} full_validation 0,enable_ports_adaptation,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_rx_analog_reset_ack,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_rx_pma_clkout,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_rx_pma_div_clkout,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,rx_pma_div_clkout_divider,value 0 allowed_ranges {0:Disabled 1 2 33 40 66} full_validation 0,enable_port_rx_pma_iqtxrx_clkout,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_rx_pma_clkslip,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_rx_pma_qpipulldn,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_rx_is_lockedtodata,value 1 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_rx_is_lockedtoref,value 1 allowed_ranges -2147483648:2147483647 full_validation 0,enable_ports_rx_manual_cdr_mode,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_ports_rx_manual_ppm,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_rx_signaldetect,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_rx_seriallpbken,value 1 allowed_ranges -2147483648:2147483647 full_validation 0,enable_ports_rx_prbs,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,std_pcs_pma_width,value 20 allowed_ranges {8 10 16 20} full_validation 0,std_low_latency_bypass_enable,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_hip,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_hard_reset,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,set_hip_cal_en,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,std_tx_pcfifo_mode,value low_latency allowed_ranges {low_latency register_fifo fast_register} full_validation 0,std_rx_pcfifo_mode,value low_latency allowed_ranges {low_latency register_fifo} full_validation 0,enable_port_tx_std_pcfifo_full,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_tx_std_pcfifo_empty,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_rx_std_pcfifo_full,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_rx_std_pcfifo_empty,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,std_tx_byte_ser_mode,value Disabled allowed_ranges {Disabled {Serialize x2} {Serialize x4}} full_validation 0,std_rx_byte_deser_mode,value Disabled allowed_ranges {Disabled {Deserialize x2} {Deserialize x4}} full_validation 0,std_tx_8b10b_enable,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,std_tx_8b10b_disp_ctrl_enable,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,std_rx_8b10b_enable,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,std_rx_rmfifo_mode,value disabled allowed_ranges {disabled:Disabled {basic (single width):Basic 10-bit PMA} {basic (double width):Basic 20-bit PMA} gige:GbE pipe:PIPE {pipe 0ppm:PIPE 0ppm}} full_validation 0,std_rx_rmfifo_pattern_n,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,std_rx_rmfifo_pattern_p,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_rx_std_rmfifo_full,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_rx_std_rmfifo_empty,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,pcie_rate_match,value Bypass allowed_ranges {Bypass {0 ppm} {600 ppm}} full_validation 0,std_tx_bitslip_enable,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_tx_std_bitslipboundarysel,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,std_rx_word_aligner_mode,value bitslip allowed_ranges {bitslip {manual (PLD controlled):manual (FPGA Fabric controlled)} {synchronous state machine} {deterministic latency}} full_validation 0,std_rx_word_aligner_pattern_len,value 7 allowed_ranges {7 8 10 16 20 32 40} full_validation 0,std_rx_word_aligner_pattern,value 0 allowed_ranges {} full_validation 0,std_rx_word_aligner_rknumber,value 3 allowed_ranges 0:255 full_validation 0,std_rx_word_aligner_renumber,value 3 allowed_ranges 0:63 full_validation 0,std_rx_word_aligner_rgnumber,value 3 allowed_ranges 0:255 full_validation 0,std_rx_word_aligner_rvnumber,value 0 allowed_ranges 0:8191 full_validation 0,std_rx_word_aligner_fast_sync_status_enable,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_rx_std_wa_patternalign,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_rx_std_wa_a1a2size,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_rx_std_bitslipboundarysel,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_rx_std_bitslip,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,std_tx_bitrev_enable,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,std_tx_byterev_enable,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,std_tx_polinv_enable,value 1 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_tx_polinv,value 1 allowed_ranges -2147483648:2147483647 full_validation 0,std_rx_bitrev_enable,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_rx_std_bitrev_ena,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,std_rx_byterev_enable,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_rx_std_byterev_ena,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,std_rx_polinv_enable,value 1 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_rx_polinv,value 1 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_rx_std_signaldetect,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_ports_pipe_sw,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_ports_pipe_hclk,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_ports_pipe_g3_analog,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_ports_pipe_rx_elecidle,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_pipe_rx_polarity,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enh_pcs_pma_width,value 40 allowed_ranges {32 40 64} full_validation 0,enh_pld_pcs_width,value 40 allowed_ranges {32 40 50 64 66 67} full_validation 0,enh_low_latency_enable,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enh_rxtxfifo_double_width,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enh_txfifo_mode,value {Phase compensation} allowed_ranges {{Phase compensation} Register Interlaken Basic {Fast register}} full_validation 0,enh_txfifo_pfull,value 11 allowed_ranges 0:15 full_validation 0,enh_txfifo_pempty,value 2 allowed_ranges 0:15 full_validation 0,enable_port_tx_enh_fifo_full,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_tx_enh_fifo_pfull,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_tx_enh_fifo_empty,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_tx_enh_fifo_pempty,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_tx_enh_fifo_cnt,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enh_rxfifo_mode,value {Phase compensation} allowed_ranges {{Phase compensation} Register Interlaken 10GBase-R Basic} full_validation 0,enh_rxfifo_pfull,value 23 allowed_ranges 0:31 full_validation 0,enh_rxfifo_pempty,value 2 allowed_ranges 0:31 full_validation 0,enh_rxfifo_align_del,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enh_rxfifo_control_del,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_rx_enh_data_valid,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_rx_enh_fifo_full,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_rx_enh_fifo_pfull,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_rx_enh_fifo_empty,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_rx_enh_fifo_pempty,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_rx_enh_fifo_cnt,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_rx_enh_fifo_del,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_rx_enh_fifo_insert,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_rx_enh_fifo_rd_en,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_rx_enh_fifo_align_val,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_rx_enh_fifo_align_clr,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enh_tx_frmgen_enable,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enh_tx_frmgen_mfrm_length,value 2048 allowed_ranges 0:8192 full_validation 0,enh_tx_frmgen_burst_enable,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_tx_enh_frame,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_tx_enh_frame_diag_status,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_tx_enh_frame_burst_en,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enh_rx_frmsync_enable,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enh_rx_frmsync_mfrm_length,value 2048 allowed_ranges 0:8192 full_validation 0,enable_port_rx_enh_frame,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_rx_enh_frame_lock,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_rx_enh_frame_diag_status,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enh_tx_crcgen_enable,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enh_tx_crcerr_enable,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enh_rx_crcchk_enable,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_rx_enh_crc32_err,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_rx_enh_highber,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_rx_enh_highber_clr_cnt,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_rx_enh_clr_errblk_count,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enh_tx_64b66b_enable,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enh_rx_64b66b_enable,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enh_tx_sh_err,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enh_tx_scram_enable,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enh_tx_scram_seed,value 0 allowed_ranges {} full_validation 0,enh_rx_descram_enable,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enh_tx_dispgen_enable,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enh_rx_dispchk_enable,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enh_tx_randomdispbit_enable,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enh_rx_blksync_enable,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_rx_enh_blk_lock,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enh_tx_bitslip_enable,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enh_tx_polinv_enable,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enh_rx_bitslip_enable,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enh_rx_polinv_enable,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_tx_enh_bitslip,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_rx_enh_bitslip,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enh_rx_krfec_err_mark_enable,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enh_rx_krfec_err_mark_type,value 10G allowed_ranges {10G 40G} full_validation 0,enh_tx_krfec_burst_err_enable,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enh_tx_krfec_burst_err_len,value 1 allowed_ranges 1:15 full_validation 0,enable_port_krfec_tx_enh_frame,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_krfec_rx_enh_frame,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,enable_port_krfec_rx_enh_frame_diag_status,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,pcs_direct_width,value 8 allowed_ranges {8 10 16 20 32 40 64} full_validation 0,generate_docs,value 1 allowed_ranges -2147483648:2147483647 full_validation 0,generate_add_hdl_instance_example,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,validation_rule_select,value {} allowed_ranges {} full_validation 0,rcfg_enable,value 1 allowed_ranges -2147483648:2147483647 full_validation 0,rcfg_shared,value 1 allowed_ranges -2147483648:2147483647 full_validation 0,rcfg_jtag_enable,value 1 allowed_ranges -2147483648:2147483647 full_validation 0,rcfg_separate_avmm_busy,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,rcfg_enable_avmm_busy_port,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,set_embedded_debug_enable,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,set_capability_reg_enable,value 1 allowed_ranges -2147483648:2147483647 full_validation 0,set_user_identifier,value 0 allowed_ranges 0:255 full_validation 0,set_csr_soft_logic_enable,value 1 allowed_ranges -2147483648:2147483647 full_validation 0,set_prbs_soft_logic_enable,value 1 allowed_ranges -2147483648:2147483647 full_validation 0,set_odi_soft_logic_enable,value 1 allowed_ranges -2147483648:2147483647 full_validation 0,rcfg_file_prefix,value altera_xcvr_native_a10 allowed_ranges {} full_validation 0,rcfg_sv_file_enable,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,rcfg_h_file_enable,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,rcfg_mif_file_enable,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,rcfg_multi_enable,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,set_rcfg_emb_strm_enable,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,rcfg_reduced_files_enable,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,rcfg_profile_cnt,value 2 allowed_ranges {1 2 3 4 5 6 7 8} full_validation 0,rcfg_profile_select,value 1 allowed_ranges {0 1} full_validation 0,rcfg_profile_data0,value {} allowed_ranges {} full_validation 0,rcfg_profile_data1,value {} allowed_ranges {} full_validation 0,rcfg_profile_data2,value {} allowed_ranges {} full_validation 0,rcfg_profile_data3,value {} allowed_ranges {} full_validation 0,rcfg_profile_data4,value {} allowed_ranges {} full_validation 0,rcfg_profile_data5,value {} allowed_ranges {} full_validation 0,rcfg_profile_data6,value {} allowed_ranges {} full_validation 0,rcfg_profile_data7,value {} allowed_ranges {} full_validation 0,enable_analog_settings,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,anlg_tx_analog_mode,value user_custom allowed_ranges {cei_11100_lr cei_11100_sr cei_12500_lr cei_12500_sr cei_19000_vsr cei_28000_vsr cei_4976_lr cei_4976_sr cei_6375_lr cei_6375_sr cei_9950_lr cei_9950_sr cpri_12500 cpri_e12hv cpri_e12lv cpri_e12lvii cpri_e12lviii cpri_e24lv cpri_e24lvii cpri_e24lviii cpri_e30lv cpri_e30lvii cpri_e30lviii cpri_e48lvii cpri_e48lviii cpri_e60lvii cpri_e60lviii cpri_e6hv cpri_e6lv cpri_e6lvii cpri_e6lviii cpri_e96lviii cpri_e99lviii dp_1620 dp_2700 dp_5400 fc_1600_df_ea_s fc_1600_df_el_s fc_400_df_ea_s fc_400_df_el_s fc_800_df_ea_s fc_800_df_el_s gige_1250 gpon_1244 gpon_155 gpon_2488 gpon_622 hdmi_3400 hdmi_6000 higig_3125 higig_3750 higig_4062 higig_5000 higig_6250 higig_6562 hmc_10000 hmc_12500 hmc_15000 ieee_1000_base_cx ieee_1000_base_kx ieee_100g_base_cr10_10312 ieee_10g_base_cr_10312 ieee_10g_base_cx4 ieee_10g_base_kx4 ieee_10g_kr_10312 ieee_40g_base_cr4_10312 ieee_40g_base_kr_10312 ieee_itut_10g_gpon_epon infiniband_ddr_5000 infiniband_fdr_14000 infiniband_qdr_10000 infiniband_sdr_2500 interlaken_11100 interlaken_12500 interlaken_25781 interlaken_3125 interlaken_6375 jesd204_a_b_12500 jesd204_a_b_312 jesd204_a_b_3125 jesd204_a_b_6375 nppi_10312 otu2_10709 pcie_cable qsgmii_5000 sas_12000 sas_1500 sas_3000 sas_6000 sata_1500 sata_3000 sata_6000 sdi_12000 sdi_1485_hd sdi_270_sd sdi_2970_3g sdi_6000 serial_lite_iii_16400 serial_lite_iii_17400 sff_8431 sfi_2488 sfi_3125 sfi_s_11200 sfi_s_6250 sonet_oc12_622 sonet_oc192_9953 sonet_oc48_2488 srio_10312_lr srio_10312_sr srio_1250_lr srio_1250_sr srio_2500_lr srio_2500_sr srio_3125_lr srio_3125_sr srio_5000_lr srio_5000_mr srio_5000_sr srio_6250_lr srio_6250_mr srio_6250_sr user_custom xaui_3125 xfp_10310 xfp_10520 xfp_10700 xfp_11320 xfp_12500 xfp_9950} full_validation 0,anlg_enable_tx_default_ovr,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,anlg_tx_vod_output_swing_ctrl,value 0 allowed_ranges 0:31 full_validation 0,anlg_tx_pre_emp_sign_pre_tap_1t,value fir_pre_1t_neg allowed_ranges {fir_pre_1t_neg fir_pre_1t_pos} full_validation 0,anlg_tx_pre_emp_switching_ctrl_pre_tap_1t,value 0 allowed_ranges 0:31 full_validation 0,anlg_tx_pre_emp_sign_pre_tap_2t,value fir_pre_2t_neg allowed_ranges {fir_pre_2t_neg fir_pre_2t_pos} full_validation 0,anlg_tx_pre_emp_switching_ctrl_pre_tap_2t,value 0 allowed_ranges 0:7 full_validation 0,anlg_tx_pre_emp_sign_1st_post_tap,value fir_post_1t_neg allowed_ranges {fir_post_1t_neg fir_post_1t_pos} full_validation 0,anlg_tx_pre_emp_switching_ctrl_1st_post_tap,value 0 allowed_ranges 0:63 full_validation 0,anlg_tx_pre_emp_sign_2nd_post_tap,value fir_post_2t_neg allowed_ranges {fir_post_2t_neg fir_post_2t_pos} full_validation 0,anlg_tx_pre_emp_switching_ctrl_2nd_post_tap,value 0 allowed_ranges 0:15 full_validation 0,anlg_tx_slew_rate_ctrl,value slew_r7 allowed_ranges {slew_r0 slew_r1 slew_r2 slew_r3 slew_r4 slew_r5 slew_r6 slew_r7} full_validation 0,anlg_tx_compensation_en,value enable allowed_ranges {disable enable} full_validation 0,anlg_tx_term_sel,value r_r1 allowed_ranges {r_r1 r_r2} full_validation 0,anlg_enable_rx_default_ovr,value 0 allowed_ranges -2147483648:2147483647 full_validation 0,anlg_rx_one_stage_enable,value s1_mode allowed_ranges {non_s1_mode s1_mode} full_validation 0,anlg_rx_eq_dc_gain_trim,value stg2_gain7 allowed_ranges {no_dc_gain stg1_gain1 stg1_gain2 stg1_gain3 stg1_gain4 stg1_gain5 stg1_gain6 stg1_gain7 stg2_gain1 stg2_gain2 stg2_gain3 stg2_gain4 stg2_gain5 stg2_gain6 stg2_gain7 stg3_gain1 stg3_gain2 stg3_gain3 stg3_gain4 stg3_gain5 stg3_gain6 stg3_gain7 stg4_gain1 stg4_gain2 stg4_gain3 stg4_gain4 stg4_gain5 stg4_gain6 stg4_gain7} full_validation 0,anlg_rx_adp_ctle_acgain_4s,value radp_ctle_acgain_4s_1 allowed_ranges {radp_ctle_acgain_4s_0 radp_ctle_acgain_4s_1 radp_ctle_acgain_4s_10 radp_ctle_acgain_4s_11 radp_ctle_acgain_4s_12 radp_ctle_acgain_4s_13 radp_ctle_acgain_4s_14 radp_ctle_acgain_4s_15 radp_ctle_acgain_4s_16 radp_ctle_acgain_4s_17 radp_ctle_acgain_4s_18 radp_ctle_acgain_4s_19 radp_ctle_acgain_4s_2 radp_ctle_acgain_4s_20 radp_ctle_acgain_4s_21 radp_ctle_acgain_4s_22 radp_ctle_acgain_4s_23 radp_ctle_acgain_4s_24 radp_ctle_acgain_4s_25 radp_ctle_acgain_4s_26 radp_ctle_acgain_4s_27 radp_ctle_acgain_4s_28 radp_ctle_acgain_4s_29 radp_ctle_acgain_4s_3 radp_ctle_acgain_4s_30 radp_ctle_acgain_4s_31 radp_ctle_acgain_4s_4 radp_ctle_acgain_4s_5 radp_ctle_acgain_4s_6 radp_ctle_acgain_4s_7 radp_ctle_acgain_4s_8 radp_ctle_acgain_4s_9} full_validation 0,anlg_rx_adp_ctle_eqz_1s_sel,value radp_ctle_eqz_1s_sel_3 allowed_ranges {radp_ctle_eqz_1s_sel_0 radp_ctle_eqz_1s_sel_1 radp_ctle_eqz_1s_sel_10 radp_ctle_eqz_1s_sel_11 radp_ctle_eqz_1s_sel_12 radp_ctle_eqz_1s_sel_13 radp_ctle_eqz_1s_sel_14 radp_ctle_eqz_1s_sel_15 radp_ctle_eqz_1s_sel_2 radp_ctle_eqz_1s_sel_3 radp_ctle_eqz_1s_sel_4 radp_ctle_eqz_1s_sel_5 radp_ctle_eqz_1s_sel_6 radp_ctle_eqz_1s_sel_7 radp_ctle_eqz_1s_sel_8 radp_ctle_eqz_1s_sel_9} full_validation 0,anlg_rx_adp_vga_sel,value radp_vga_sel_2 allowed_ranges {radp_vga_sel_0 radp_vga_sel_1 radp_vga_sel_2 radp_vga_sel_3 radp_vga_sel_4 radp_vga_sel_5 radp_vga_sel_6 radp_vga_sel_7} full_validation 0,anlg_rx_adp_dfe_fxtap1,value radp_dfe_fxtap1_0 allowed_ranges {radp_dfe_fxtap1_0 radp_dfe_fxtap1_1 radp_dfe_fxtap1_10 radp_dfe_fxtap1_100 radp_dfe_fxtap1_101 radp_dfe_fxtap1_102 radp_dfe_fxtap1_103 radp_dfe_fxtap1_104 radp_dfe_fxtap1_105 radp_dfe_fxtap1_106 radp_dfe_fxtap1_107 radp_dfe_fxtap1_108 radp_dfe_fxtap1_109 radp_dfe_fxtap1_11 radp_dfe_fxtap1_110 radp_dfe_fxtap1_111 radp_dfe_fxtap1_112 radp_dfe_fxtap1_113 radp_dfe_fxtap1_114 radp_dfe_fxtap1_115 radp_dfe_fxtap1_116 radp_dfe_fxtap1_117 radp_dfe_fxtap1_118 radp_dfe_fxtap1_119 radp_dfe_fxtap1_12 radp_dfe_fxtap1_120 radp_dfe_fxtap1_121 radp_dfe_fxtap1_122 radp_dfe_fxtap1_123 radp_dfe_fxtap1_124 radp_dfe_fxtap1_125 radp_dfe_fxtap1_126 radp_dfe_fxtap1_127 radp_dfe_fxtap1_13 radp_dfe_fxtap1_14 radp_dfe_fxtap1_15 radp_dfe_fxtap1_16 radp_dfe_fxtap1_17 radp_dfe_fxtap1_18 radp_dfe_fxtap1_19 radp_dfe_fxtap1_2 radp_dfe_fxtap1_20 radp_dfe_fxtap1_21 radp_dfe_fxtap1_22 radp_dfe_fxtap1_23 radp_dfe_fxtap1_24 radp_dfe_fxtap1_25 radp_dfe_fxtap1_26 radp_dfe_fxtap1_27 radp_dfe_fxtap1_28 radp_dfe_fxtap1_29 radp_dfe_fxtap1_3 radp_dfe_fxtap1_30 radp_dfe_fxtap1_31 radp_dfe_fxtap1_32 radp_dfe_fxtap1_33 radp_dfe_fxtap1_34 radp_dfe_fxtap1_35 radp_dfe_fxtap1_36 radp_dfe_fxtap1_37 radp_dfe_fxtap1_38 radp_dfe_fxtap1_39 radp_dfe_fxtap1_4 radp_dfe_fxtap1_40 radp_dfe_fxtap1_41 radp_dfe_fxtap1_42 radp_dfe_fxtap1_43 radp_dfe_fxtap1_44 radp_dfe_fxtap1_45 radp_dfe_fxtap1_46 radp_dfe_fxtap1_47 radp_dfe_fxtap1_48 radp_dfe_fxtap1_49 radp_dfe_fxtap1_5 radp_dfe_fxtap1_50 radp_dfe_fxtap1_51 radp_dfe_fxtap1_52 radp_dfe_fxtap1_53 radp_dfe_fxtap1_54 radp_dfe_fxtap1_55 radp_dfe_fxtap1_56 radp_dfe_fxtap1_57 radp_dfe_fxtap1_58 radp_dfe_fxtap1_59 radp_dfe_fxtap1_6 radp_dfe_fxtap1_60 radp_dfe_fxtap1_61 radp_dfe_fxtap1_62 radp_dfe_fxtap1_63 radp_dfe_fxtap1_64 radp_dfe_fxtap1_65 radp_dfe_fxtap1_66 radp_dfe_fxtap1_67 radp_dfe_fxtap1_68 radp_dfe_fxtap1_69 radp_dfe_fxtap1_7 radp_dfe_fxtap1_70 radp_dfe_fxtap1_71 radp_dfe_fxtap1_72 radp_dfe_fxtap1_73 radp_dfe_fxtap1_74 radp_dfe_fxtap1_75 radp_dfe_fxtap1_76 radp_dfe_fxtap1_77 radp_dfe_fxtap1_78 radp_dfe_fxtap1_79 radp_dfe_fxtap1_8 radp_dfe_fxtap1_80 radp_dfe_fxtap1_81 radp_dfe_fxtap1_82 radp_dfe_fxtap1_83 radp_dfe_fxtap1_84 radp_dfe_fxtap1_85 radp_dfe_fxtap1_86 radp_dfe_fxtap1_87 radp_dfe_fxtap1_88 radp_dfe_fxtap1_89 radp_dfe_fxtap1_9 radp_dfe_fxtap1_90 radp_dfe_fxtap1_91 radp_dfe_fxtap1_92 radp_dfe_fxtap1_93 radp_dfe_fxtap1_94 radp_dfe_fxtap1_95 radp_dfe_fxtap1_96 radp_dfe_fxtap1_97 radp_dfe_fxtap1_98 radp_dfe_fxtap1_99} full_validation 0,anlg_rx_adp_dfe_fxtap2,value radp_dfe_fxtap2_0 allowed_ranges {radp_dfe_fxtap2_0 radp_dfe_fxtap2_1 radp_dfe_fxtap2_10 radp_dfe_fxtap2_100 radp_dfe_fxtap2_101 radp_dfe_fxtap2_102 radp_dfe_fxtap2_103 radp_dfe_fxtap2_104 radp_dfe_fxtap2_105 radp_dfe_fxtap2_106 radp_dfe_fxtap2_107 radp_dfe_fxtap2_108 radp_dfe_fxtap2_109 radp_dfe_fxtap2_11 radp_dfe_fxtap2_110 radp_dfe_fxtap2_111 radp_dfe_fxtap2_112 radp_dfe_fxtap2_113 radp_dfe_fxtap2_114 radp_dfe_fxtap2_115 radp_dfe_fxtap2_116 radp_dfe_fxtap2_117 radp_dfe_fxtap2_118 radp_dfe_fxtap2_119 radp_dfe_fxtap2_12 radp_dfe_fxtap2_120 radp_dfe_fxtap2_121 radp_dfe_fxtap2_122 radp_dfe_fxtap2_123 radp_dfe_fxtap2_124 radp_dfe_fxtap2_125 radp_dfe_fxtap2_126 radp_dfe_fxtap2_127 radp_dfe_fxtap2_13 radp_dfe_fxtap2_14 radp_dfe_fxtap2_15 radp_dfe_fxtap2_16 radp_dfe_fxtap2_17 radp_dfe_fxtap2_18 radp_dfe_fxtap2_19 radp_dfe_fxtap2_2 radp_dfe_fxtap2_20 radp_dfe_fxtap2_21 radp_dfe_fxtap2_22 radp_dfe_fxtap2_23 radp_dfe_fxtap2_24 radp_dfe_fxtap2_25 radp_dfe_fxtap2_26 radp_dfe_fxtap2_27 radp_dfe_fxtap2_28 radp_dfe_fxtap2_29 radp_dfe_fxtap2_3 radp_dfe_fxtap2_30 radp_dfe_fxtap2_31 radp_dfe_fxtap2_32 radp_dfe_fxtap2_33 radp_dfe_fxtap2_34 radp_dfe_fxtap2_35 radp_dfe_fxtap2_36 radp_dfe_fxtap2_37 radp_dfe_fxtap2_38 radp_dfe_fxtap2_39 radp_dfe_fxtap2_4 radp_dfe_fxtap2_40 radp_dfe_fxtap2_41 radp_dfe_fxtap2_42 radp_dfe_fxtap2_43 radp_dfe_fxtap2_44 radp_dfe_fxtap2_45 radp_dfe_fxtap2_46 radp_dfe_fxtap2_47 radp_dfe_fxtap2_48 radp_dfe_fxtap2_49 radp_dfe_fxtap2_5 radp_dfe_fxtap2_50 radp_dfe_fxtap2_51 radp_dfe_fxtap2_52 radp_dfe_fxtap2_53 radp_dfe_fxtap2_54 radp_dfe_fxtap2_55 radp_dfe_fxtap2_56 radp_dfe_fxtap2_57 radp_dfe_fxtap2_58 radp_dfe_fxtap2_59 radp_dfe_fxtap2_6 radp_dfe_fxtap2_60 radp_dfe_fxtap2_61 radp_dfe_fxtap2_62 radp_dfe_fxtap2_63 radp_dfe_fxtap2_64 radp_dfe_fxtap2_65 radp_dfe_fxtap2_66 radp_dfe_fxtap2_67 radp_dfe_fxtap2_68 radp_dfe_fxtap2_69 radp_dfe_fxtap2_7 radp_dfe_fxtap2_70 radp_dfe_fxtap2_71 radp_dfe_fxtap2_72 radp_dfe_fxtap2_73 radp_dfe_fxtap2_74 radp_dfe_fxtap2_75 radp_dfe_fxtap2_76 radp_dfe_fxtap2_77 radp_dfe_fxtap2_78 radp_dfe_fxtap2_79 radp_dfe_fxtap2_8 radp_dfe_fxtap2_80 radp_dfe_fxtap2_81 radp_dfe_fxtap2_82 radp_dfe_fxtap2_83 radp_dfe_fxtap2_84 radp_dfe_fxtap2_85 radp_dfe_fxtap2_86 radp_dfe_fxtap2_87 radp_dfe_fxtap2_88 radp_dfe_fxtap2_89 radp_dfe_fxtap2_9 radp_dfe_fxtap2_90 radp_dfe_fxtap2_91 radp_dfe_fxtap2_92 radp_dfe_fxtap2_93 radp_dfe_fxtap2_94 radp_dfe_fxtap2_95 radp_dfe_fxtap2_96 radp_dfe_fxtap2_97 radp_dfe_fxtap2_98 radp_dfe_fxtap2_99} full_validation 0,anlg_rx_adp_dfe_fxtap3,value radp_dfe_fxtap3_0 allowed_ranges {radp_dfe_fxtap3_0 radp_dfe_fxtap3_1 radp_dfe_fxtap3_10 radp_dfe_fxtap3_100 radp_dfe_fxtap3_101 radp_dfe_fxtap3_102 radp_dfe_fxtap3_103 radp_dfe_fxtap3_104 radp_dfe_fxtap3_105 radp_dfe_fxtap3_106 radp_dfe_fxtap3_107 radp_dfe_fxtap3_108 radp_dfe_fxtap3_109 radp_dfe_fxtap3_11 radp_dfe_fxtap3_110 radp_dfe_fxtap3_111 radp_dfe_fxtap3_112 radp_dfe_fxtap3_113 radp_dfe_fxtap3_114 radp_dfe_fxtap3_115 radp_dfe_fxtap3_116 radp_dfe_fxtap3_117 radp_dfe_fxtap3_118 radp_dfe_fxtap3_119 radp_dfe_fxtap3_12 radp_dfe_fxtap3_120 radp_dfe_fxtap3_121 radp_dfe_fxtap3_122 radp_dfe_fxtap3_123 radp_dfe_fxtap3_124 radp_dfe_fxtap3_125 radp_dfe_fxtap3_126 radp_dfe_fxtap3_127 radp_dfe_fxtap3_13 radp_dfe_fxtap3_14 radp_dfe_fxtap3_15 radp_dfe_fxtap3_16 radp_dfe_fxtap3_17 radp_dfe_fxtap3_18 radp_dfe_fxtap3_19 radp_dfe_fxtap3_2 radp_dfe_fxtap3_20 radp_dfe_fxtap3_21 radp_dfe_fxtap3_22 radp_dfe_fxtap3_23 radp_dfe_fxtap3_24 radp_dfe_fxtap3_25 radp_dfe_fxtap3_26 radp_dfe_fxtap3_27 radp_dfe_fxtap3_28 radp_dfe_fxtap3_29 radp_dfe_fxtap3_3 radp_dfe_fxtap3_30 radp_dfe_fxtap3_31 radp_dfe_fxtap3_32 radp_dfe_fxtap3_33 radp_dfe_fxtap3_34 radp_dfe_fxtap3_35 radp_dfe_fxtap3_36 radp_dfe_fxtap3_37 radp_dfe_fxtap3_38 radp_dfe_fxtap3_39 radp_dfe_fxtap3_4 radp_dfe_fxtap3_40 radp_dfe_fxtap3_41 radp_dfe_fxtap3_42 radp_dfe_fxtap3_43 radp_dfe_fxtap3_44 radp_dfe_fxtap3_45 radp_dfe_fxtap3_46 radp_dfe_fxtap3_47 radp_dfe_fxtap3_48 radp_dfe_fxtap3_49 radp_dfe_fxtap3_5 radp_dfe_fxtap3_50 radp_dfe_fxtap3_51 radp_dfe_fxtap3_52 radp_dfe_fxtap3_53 radp_dfe_fxtap3_54 radp_dfe_fxtap3_55 radp_dfe_fxtap3_56 radp_dfe_fxtap3_57 radp_dfe_fxtap3_58 radp_dfe_fxtap3_59 radp_dfe_fxtap3_6 radp_dfe_fxtap3_60 radp_dfe_fxtap3_61 radp_dfe_fxtap3_62 radp_dfe_fxtap3_63 radp_dfe_fxtap3_64 radp_dfe_fxtap3_65 radp_dfe_fxtap3_66 radp_dfe_fxtap3_67 radp_dfe_fxtap3_68 radp_dfe_fxtap3_69 radp_dfe_fxtap3_7 radp_dfe_fxtap3_70 radp_dfe_fxtap3_71 radp_dfe_fxtap3_72 radp_dfe_fxtap3_73 radp_dfe_fxtap3_74 radp_dfe_fxtap3_75 radp_dfe_fxtap3_76 radp_dfe_fxtap3_77 radp_dfe_fxtap3_78 radp_dfe_fxtap3_79 radp_dfe_fxtap3_8 radp_dfe_fxtap3_80 radp_dfe_fxtap3_81 radp_dfe_fxtap3_82 radp_dfe_fxtap3_83 radp_dfe_fxtap3_84 radp_dfe_fxtap3_85 radp_dfe_fxtap3_86 radp_dfe_fxtap3_87 radp_dfe_fxtap3_88 radp_dfe_fxtap3_89 radp_dfe_fxtap3_9 radp_dfe_fxtap3_90 radp_dfe_fxtap3_91 radp_dfe_fxtap3_92 radp_dfe_fxtap3_93 radp_dfe_fxtap3_94 radp_dfe_fxtap3_95 radp_dfe_fxtap3_96 radp_dfe_fxtap3_97 radp_dfe_fxtap3_98 radp_dfe_fxtap3_99} full_validation 0,anlg_rx_adp_dfe_fxtap4,value radp_dfe_fxtap4_0 allowed_ranges {radp_dfe_fxtap4_0 radp_dfe_fxtap4_1 radp_dfe_fxtap4_10 radp_dfe_fxtap4_11 radp_dfe_fxtap4_12 radp_dfe_fxtap4_13 radp_dfe_fxtap4_14 radp_dfe_fxtap4_15 radp_dfe_fxtap4_16 radp_dfe_fxtap4_17 radp_dfe_fxtap4_18 radp_dfe_fxtap4_19 radp_dfe_fxtap4_2 radp_dfe_fxtap4_20 radp_dfe_fxtap4_21 radp_dfe_fxtap4_22 radp_dfe_fxtap4_23 radp_dfe_fxtap4_24 radp_dfe_fxtap4_25 radp_dfe_fxtap4_26 radp_dfe_fxtap4_27 radp_dfe_fxtap4_28 radp_dfe_fxtap4_29 radp_dfe_fxtap4_3 radp_dfe_fxtap4_30 radp_dfe_fxtap4_31 radp_dfe_fxtap4_32 radp_dfe_fxtap4_33 radp_dfe_fxtap4_34 radp_dfe_fxtap4_35 radp_dfe_fxtap4_36 radp_dfe_fxtap4_37 radp_dfe_fxtap4_38 radp_dfe_fxtap4_39 radp_dfe_fxtap4_4 radp_dfe_fxtap4_40 radp_dfe_fxtap4_41 radp_dfe_fxtap4_42 radp_dfe_fxtap4_43 radp_dfe_fxtap4_44 radp_dfe_fxtap4_45 radp_dfe_fxtap4_46 radp_dfe_fxtap4_47 radp_dfe_fxtap4_48 radp_dfe_fxtap4_49 radp_dfe_fxtap4_5 radp_dfe_fxtap4_50 radp_dfe_fxtap4_51 radp_dfe_fxtap4_52 radp_dfe_fxtap4_53 radp_dfe_fxtap4_54 radp_dfe_fxtap4_55 radp_dfe_fxtap4_56 radp_dfe_fxtap4_57 radp_dfe_fxtap4_58 radp_dfe_fxtap4_59 radp_dfe_fxtap4_6 radp_dfe_fxtap4_60 radp_dfe_fxtap4_61 radp_dfe_fxtap4_62 radp_dfe_fxtap4_63 radp_dfe_fxtap4_7 radp_dfe_fxtap4_8 radp_dfe_fxtap4_9} full_validation 0,anlg_rx_adp_dfe_fxtap5,value radp_dfe_fxtap5_0 allowed_ranges {radp_dfe_fxtap5_0 radp_dfe_fxtap5_1 radp_dfe_fxtap5_10 radp_dfe_fxtap5_11 radp_dfe_fxtap5_12 radp_dfe_fxtap5_13 radp_dfe_fxtap5_14 radp_dfe_fxtap5_15 radp_dfe_fxtap5_16 radp_dfe_fxtap5_17 radp_dfe_fxtap5_18 radp_dfe_fxtap5_19 radp_dfe_fxtap5_2 radp_dfe_fxtap5_20 radp_dfe_fxtap5_21 radp_dfe_fxtap5_22 radp_dfe_fxtap5_23 radp_dfe_fxtap5_24 radp_dfe_fxtap5_25 radp_dfe_fxtap5_26 radp_dfe_fxtap5_27 radp_dfe_fxtap5_28 radp_dfe_fxtap5_29 radp_dfe_fxtap5_3 radp_dfe_fxtap5_30 radp_dfe_fxtap5_31 radp_dfe_fxtap5_32 radp_dfe_fxtap5_33 radp_dfe_fxtap5_34 radp_dfe_fxtap5_35 radp_dfe_fxtap5_36 radp_dfe_fxtap5_37 radp_dfe_fxtap5_38 radp_dfe_fxtap5_39 radp_dfe_fxtap5_4 radp_dfe_fxtap5_40 radp_dfe_fxtap5_41 radp_dfe_fxtap5_42 radp_dfe_fxtap5_43 radp_dfe_fxtap5_44 radp_dfe_fxtap5_45 radp_dfe_fxtap5_46 radp_dfe_fxtap5_47 radp_dfe_fxtap5_48 radp_dfe_fxtap5_49 radp_dfe_fxtap5_5 radp_dfe_fxtap5_50 radp_dfe_fxtap5_51 radp_dfe_fxtap5_52 radp_dfe_fxtap5_53 radp_dfe_fxtap5_54 radp_dfe_fxtap5_55 radp_dfe_fxtap5_56 radp_dfe_fxtap5_57 radp_dfe_fxtap5_58 radp_dfe_fxtap5_59 radp_dfe_fxtap5_6 radp_dfe_fxtap5_60 radp_dfe_fxtap5_61 radp_dfe_fxtap5_62 radp_dfe_fxtap5_63 radp_dfe_fxtap5_7 radp_dfe_fxtap5_8 radp_dfe_fxtap5_9} full_validation 0,anlg_rx_adp_dfe_fxtap6,value radp_dfe_fxtap6_0 allowed_ranges {radp_dfe_fxtap6_0 radp_dfe_fxtap6_1 radp_dfe_fxtap6_10 radp_dfe_fxtap6_11 radp_dfe_fxtap6_12 radp_dfe_fxtap6_13 radp_dfe_fxtap6_14 radp_dfe_fxtap6_15 radp_dfe_fxtap6_16 radp_dfe_fxtap6_17 radp_dfe_fxtap6_18 radp_dfe_fxtap6_19 radp_dfe_fxtap6_2 radp_dfe_fxtap6_20 radp_dfe_fxtap6_21 radp_dfe_fxtap6_22 radp_dfe_fxtap6_23 radp_dfe_fxtap6_24 radp_dfe_fxtap6_25 radp_dfe_fxtap6_26 radp_dfe_fxtap6_27 radp_dfe_fxtap6_28 radp_dfe_fxtap6_29 radp_dfe_fxtap6_3 radp_dfe_fxtap6_30 radp_dfe_fxtap6_31 radp_dfe_fxtap6_4 radp_dfe_fxtap6_5 radp_dfe_fxtap6_6 radp_dfe_fxtap6_7 radp_dfe_fxtap6_8 radp_dfe_fxtap6_9} full_validation 0,anlg_rx_adp_dfe_fxtap7,value radp_dfe_fxtap7_0 allowed_ranges {radp_dfe_fxtap7_0 radp_dfe_fxtap7_1 radp_dfe_fxtap7_10 radp_dfe_fxtap7_11 radp_dfe_fxtap7_12 radp_dfe_fxtap7_13 radp_dfe_fxtap7_14 radp_dfe_fxtap7_15 radp_dfe_fxtap7_16 radp_dfe_fxtap7_17 radp_dfe_fxtap7_18 radp_dfe_fxtap7_19 radp_dfe_fxtap7_2 radp_dfe_fxtap7_20 radp_dfe_fxtap7_21 radp_dfe_fxtap7_22 radp_dfe_fxtap7_23 radp_dfe_fxtap7_24 radp_dfe_fxtap7_25 radp_dfe_fxtap7_26 radp_dfe_fxtap7_27 radp_dfe_fxtap7_28 radp_dfe_fxtap7_29 radp_dfe_fxtap7_3 radp_dfe_fxtap7_30 radp_dfe_fxtap7_31 radp_dfe_fxtap7_4 radp_dfe_fxtap7_5 radp_dfe_fxtap7_6 radp_dfe_fxtap7_7 radp_dfe_fxtap7_8 radp_dfe_fxtap7_9} full_validation 0,anlg_rx_adp_dfe_fxtap8,value radp_dfe_fxtap8_0 allowed_ranges {radp_dfe_fxtap8_0 radp_dfe_fxtap8_1 radp_dfe_fxtap8_10 radp_dfe_fxtap8_11 radp_dfe_fxtap8_12 radp_dfe_fxtap8_13 radp_dfe_fxtap8_14 radp_dfe_fxtap8_15 radp_dfe_fxtap8_16 radp_dfe_fxtap8_17 radp_dfe_fxtap8_18 radp_dfe_fxtap8_19 radp_dfe_fxtap8_2 radp_dfe_fxtap8_20 radp_dfe_fxtap8_21 radp_dfe_fxtap8_22 radp_dfe_fxtap8_23 radp_dfe_fxtap8_24 radp_dfe_fxtap8_25 radp_dfe_fxtap8_26 radp_dfe_fxtap8_27 radp_dfe_fxtap8_28 radp_dfe_fxtap8_29 radp_dfe_fxtap8_3 radp_dfe_fxtap8_30 radp_dfe_fxtap8_31 radp_dfe_fxtap8_32 radp_dfe_fxtap8_33 radp_dfe_fxtap8_34 radp_dfe_fxtap8_35 radp_dfe_fxtap8_36 radp_dfe_fxtap8_37 radp_dfe_fxtap8_38 radp_dfe_fxtap8_39 radp_dfe_fxtap8_4 radp_dfe_fxtap8_40 radp_dfe_fxtap8_41 radp_dfe_fxtap8_42 radp_dfe_fxtap8_43 radp_dfe_fxtap8_44 radp_dfe_fxtap8_45 radp_dfe_fxtap8_46 radp_dfe_fxtap8_47 radp_dfe_fxtap8_48 radp_dfe_fxtap8_49 radp_dfe_fxtap8_5 radp_dfe_fxtap8_50 radp_dfe_fxtap8_51 radp_dfe_fxtap8_52 radp_dfe_fxtap8_53 radp_dfe_fxtap8_54 radp_dfe_fxtap8_55 radp_dfe_fxtap8_56 radp_dfe_fxtap8_57 radp_dfe_fxtap8_58 radp_dfe_fxtap8_59 radp_dfe_fxtap8_6 radp_dfe_fxtap8_60 radp_dfe_fxtap8_61 radp_dfe_fxtap8_62 radp_dfe_fxtap8_63 radp_dfe_fxtap8_7 radp_dfe_fxtap8_8 radp_dfe_fxtap8_9} full_validation 0,anlg_rx_adp_dfe_fxtap9,value radp_dfe_fxtap9_0 allowed_ranges {radp_dfe_fxtap9_0 radp_dfe_fxtap9_1 radp_dfe_fxtap9_10 radp_dfe_fxtap9_11 radp_dfe_fxtap9_12 radp_dfe_fxtap9_13 radp_dfe_fxtap9_14 radp_dfe_fxtap9_15 radp_dfe_fxtap9_16 radp_dfe_fxtap9_17 radp_dfe_fxtap9_18 radp_dfe_fxtap9_19 radp_dfe_fxtap9_2 radp_dfe_fxtap9_20 radp_dfe_fxtap9_21 radp_dfe_fxtap9_22 radp_dfe_fxtap9_23 radp_dfe_fxtap9_24 radp_dfe_fxtap9_25 radp_dfe_fxtap9_26 radp_dfe_fxtap9_27 radp_dfe_fxtap9_28 radp_dfe_fxtap9_29 radp_dfe_fxtap9_3 radp_dfe_fxtap9_30 radp_dfe_fxtap9_31 radp_dfe_fxtap9_32 radp_dfe_fxtap9_33 radp_dfe_fxtap9_34 radp_dfe_fxtap9_35 radp_dfe_fxtap9_36 radp_dfe_fxtap9_37 radp_dfe_fxtap9_38 radp_dfe_fxtap9_39 radp_dfe_fxtap9_4 radp_dfe_fxtap9_40 radp_dfe_fxtap9_41 radp_dfe_fxtap9_42 radp_dfe_fxtap9_43 radp_dfe_fxtap9_44 radp_dfe_fxtap9_45 radp_dfe_fxtap9_46 radp_dfe_fxtap9_47 radp_dfe_fxtap9_48 radp_dfe_fxtap9_49 radp_dfe_fxtap9_5 radp_dfe_fxtap9_50 radp_dfe_fxtap9_51 radp_dfe_fxtap9_52 radp_dfe_fxtap9_53 radp_dfe_fxtap9_54 radp_dfe_fxtap9_55 radp_dfe_fxtap9_56 radp_dfe_fxtap9_57 radp_dfe_fxtap9_58 radp_dfe_fxtap9_59 radp_dfe_fxtap9_6 radp_dfe_fxtap9_60 radp_dfe_fxtap9_61 radp_dfe_fxtap9_62 radp_dfe_fxtap9_63 radp_dfe_fxtap9_7 radp_dfe_fxtap9_8 radp_dfe_fxtap9_9} full_validation 0,anlg_rx_adp_dfe_fxtap10,value radp_dfe_fxtap10_0 allowed_ranges {radp_dfe_fxtap10_0 radp_dfe_fxtap10_1 radp_dfe_fxtap10_10 radp_dfe_fxtap10_11 radp_dfe_fxtap10_12 radp_dfe_fxtap10_13 radp_dfe_fxtap10_14 radp_dfe_fxtap10_15 radp_dfe_fxtap10_16 radp_dfe_fxtap10_17 radp_dfe_fxtap10_18 radp_dfe_fxtap10_19 radp_dfe_fxtap10_2 radp_dfe_fxtap10_20 radp_dfe_fxtap10_21 radp_dfe_fxtap10_22 radp_dfe_fxtap10_23 radp_dfe_fxtap10_24 radp_dfe_fxtap10_25 radp_dfe_fxtap10_26 radp_dfe_fxtap10_27 radp_dfe_fxtap10_28 radp_dfe_fxtap10_29 radp_dfe_fxtap10_3 radp_dfe_fxtap10_30 radp_dfe_fxtap10_31 radp_dfe_fxtap10_32 radp_dfe_fxtap10_33 radp_dfe_fxtap10_34 radp_dfe_fxtap10_35 radp_dfe_fxtap10_36 radp_dfe_fxtap10_37 radp_dfe_fxtap10_38 radp_dfe_fxtap10_39 radp_dfe_fxtap10_4 radp_dfe_fxtap10_40 radp_dfe_fxtap10_41 radp_dfe_fxtap10_42 radp_dfe_fxtap10_43 radp_dfe_fxtap10_44 radp_dfe_fxtap10_45 radp_dfe_fxtap10_46 radp_dfe_fxtap10_47 radp_dfe_fxtap10_48 radp_dfe_fxtap10_49 radp_dfe_fxtap10_5 radp_dfe_fxtap10_50 radp_dfe_fxtap10_51 radp_dfe_fxtap10_52 radp_dfe_fxtap10_53 radp_dfe_fxtap10_54 radp_dfe_fxtap10_55 radp_dfe_fxtap10_56 radp_dfe_fxtap10_57 radp_dfe_fxtap10_58 radp_dfe_fxtap10_59 radp_dfe_fxtap10_6 radp_dfe_fxtap10_60 radp_dfe_fxtap10_61 radp_dfe_fxtap10_62 radp_dfe_fxtap10_63 radp_dfe_fxtap10_7 radp_dfe_fxtap10_8 radp_dfe_fxtap10_9} full_validation 0,anlg_rx_adp_dfe_fxtap11,value radp_dfe_fxtap11_0 allowed_ranges {radp_dfe_fxtap11_0 radp_dfe_fxtap11_1 radp_dfe_fxtap11_10 radp_dfe_fxtap11_11 radp_dfe_fxtap11_12 radp_dfe_fxtap11_13 radp_dfe_fxtap11_14 radp_dfe_fxtap11_15 radp_dfe_fxtap11_16 radp_dfe_fxtap11_17 radp_dfe_fxtap11_18 radp_dfe_fxtap11_19 radp_dfe_fxtap11_2 radp_dfe_fxtap11_20 radp_dfe_fxtap11_21 radp_dfe_fxtap11_22 radp_dfe_fxtap11_23 radp_dfe_fxtap11_24 radp_dfe_fxtap11_25 radp_dfe_fxtap11_26 radp_dfe_fxtap11_27 radp_dfe_fxtap11_28 radp_dfe_fxtap11_29 radp_dfe_fxtap11_3 radp_dfe_fxtap11_30 radp_dfe_fxtap11_31 radp_dfe_fxtap11_32 radp_dfe_fxtap11_33 radp_dfe_fxtap11_34 radp_dfe_fxtap11_35 radp_dfe_fxtap11_36 radp_dfe_fxtap11_37 radp_dfe_fxtap11_38 radp_dfe_fxtap11_39 radp_dfe_fxtap11_4 radp_dfe_fxtap11_40 radp_dfe_fxtap11_41 radp_dfe_fxtap11_42 radp_dfe_fxtap11_43 radp_dfe_fxtap11_44 radp_dfe_fxtap11_45 radp_dfe_fxtap11_46 radp_dfe_fxtap11_47 radp_dfe_fxtap11_48 radp_dfe_fxtap11_49 radp_dfe_fxtap11_5 radp_dfe_fxtap11_50 radp_dfe_fxtap11_51 radp_dfe_fxtap11_52 radp_dfe_fxtap11_53 radp_dfe_fxtap11_54 radp_dfe_fxtap11_55 radp_dfe_fxtap11_56 radp_dfe_fxtap11_57 radp_dfe_fxtap11_58 radp_dfe_fxtap11_59 radp_dfe_fxtap11_6 radp_dfe_fxtap11_60 radp_dfe_fxtap11_61 radp_dfe_fxtap11_62 radp_dfe_fxtap11_63 radp_dfe_fxtap11_7 radp_dfe_fxtap11_8 radp_dfe_fxtap11_9} full_validation 0,anlg_rx_term_sel,value r_r1 allowed_ranges {r_ext0 r_r1 r_r2} full_validation 0,rapid_validate,value 0 allowed_ranges -2147483648:2147483647 full_validation 0" />
  <parameter name="enh_rxfifo_pempty" value="2" />
  <parameter name="enable_physical_bonding_clocks" value="0" />
  <parameter name="pma_tx_buf_datarate" value="4800000000 bps" />
  <parameter name="enable_ports_rx_manual_ppm" value="0" />
  <parameter name="anlg_rx_adp_dfe_fxtap7" value="radp_dfe_fxtap7_0" />
  <parameter name="pma_rx_deser_rst_n_adapt_odi" value="no_rst_adapt_odi" />
  <parameter name="anlg_rx_adp_dfe_fxtap8" value="radp_dfe_fxtap8_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap5" value="radp_dfe_fxtap5_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap6" value="radp_dfe_fxtap6_0" />
  <parameter name="hssi_krfec_rx_pcs_sup_mode" value="user_mode" />
  <parameter name="anlg_rx_adp_dfe_fxtap3" value="radp_dfe_fxtap3_0" />
  <parameter name="cdr_pll_disable_up_dn" value="true" />
  <parameter name="anlg_rx_adp_dfe_fxtap4" value="radp_dfe_fxtap4_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap1" value="radp_dfe_fxtap1_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap2" value="radp_dfe_fxtap2_0" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_d_val" value="0" />
  <parameter name="anlg_rx_adp_dfe_fxtap9" value="radp_dfe_fxtap9_0" />
  <parameter name="hssi_krfec_rx_pcs_error_marking_en" value="err_mark_dis" />
  <parameter name="hssi_krfec_tx_pcs_tx_testbus_sel" value="overall" />
  <parameter name="hssi_10g_rx_pcs_crcchk_bypass" value="crcchk_bypass_en" />
  <parameter name="pma_adapt_adp_ctle_adapt_bw" value="radp_ctle_adapt_bw_3" />
  <parameter name="set_user_identifier" value="0" />
  <parameter name="hssi_rx_pcs_pma_interface_reconfig_settings" value="{}" />
  <parameter name="pma_tx_ser_silicon_rev" value="20nm5es" />
  <parameter name="enable_port_tx_enh_fifo_pfull" value="0" />
  <parameter name="hssi_8g_rx_pcs_rx_wr_clk" value="rx_clk2_div_1_2_4" />
  <parameter name="cdr_pll_enable_idle_rx_channel_support" value="false" />
  <parameter name="rx_enable" value="1" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_xtx_path_calibration_en" value="false" />
  <parameter name="enable_port_rx_enh_fifo_del" value="0" />
  <parameter
     name="hssi_pipe_gen1_2_ind_error_reporting"
     value="dis_ind_error_reporting" />
  <parameter name="hssi_10g_rx_pcs_data_bit_reverse" value="data_bit_reverse_dis" />
  <parameter name="cdr_pll_reference_clock_frequency" value="240000000 hz" />
  <parameter name="cdr_pll_f_max_cmu_out_freq" value="1" />
  <parameter name="enh_rx_krfec_err_mark_type" value="10G" />
  <parameter name="hssi_common_pcs_pma_interface_ppmsel" value="ppmsel_1000" />
  <parameter name="hssi_10g_tx_pcs_gbred_clken" value="gbred_clk_dis" />
  <parameter name="rcfg_mif_file_enable" value="0" />
  <parameter name="hssi_10g_tx_pcs_fastpath" value="fastpath_en" />
  <parameter name="pma_adapt_adp_dfe_fxtap8_sgn" value="radp_dfe_fxtap8_sgn_0" />
  <parameter name="hssi_8g_rx_pcs_wait_cnt" value="0" />
  <parameter name="std_rx_word_aligner_rvnumber" value="0" />
  <parameter name="cdr_pll_uc_cru_rstb" value="cdr_lf_reset_off" />
  <parameter name="hssi_10g_tx_pcs_dv_bond" value="dv_bond_dis" />
  <parameter name="hssi_8g_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="rapid_validate" value="0" />
  <parameter name="hssi_10g_rx_pcs_blksync_clken" value="blksync_clk_dis" />
  <parameter name="hssi_10g_rx_pcs_pempty_flag_type" value="pempty_rd_side" />
  <parameter name="hssi_10g_rx_pcs_rx_signal_ok_sel" value="synchronized_ver" />
  <parameter name="cdr_pll_uc_ro_cal_status" value="uc_ro_cal_notdone" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_gearbox" value="enable" />
  <parameter name="pma_tx_buf_pre_emp_sign_pre_tap_1t" value="fir_pre_1t_neg" />
  <parameter name="cdr_pll_f_min_ref" value="50000000 Hz" />
  <parameter name="pma_cgb_tx_ucontrol_pcie" value="gen1" />
  <parameter name="enh_low_latency_enable" value="0" />
  <parameter name="hssi_pipe_gen1_2_reconfig_settings" value="{}" />
  <parameter name="enh_tx_crcerr_enable" value="0" />
  <parameter name="hssi_rx_pcs_pma_interface_rx_lpbk_en" value="lpbk_dis" />
  <parameter name="hssi_pipe_gen3_phy_status_delay_g3" value="0" />
  <parameter name="hssi_krfec_tx_pcs_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_rx_pcs_rand_clken" value="rand_clk_dis" />
  <parameter name="pcs_speedgrade" value="e3" />
  <parameter name="pma_adapt_adp_dfe_fxtap7_sgn" value="radp_dfe_fxtap7_sgn_0" />
  <parameter name="anlg_tx_pre_emp_sign_pre_tap_2t" value="fir_pre_2t_neg" />
  <parameter name="std_tx_bitrev_enable" value="0" />
  <parameter name="cdr_pll_chgpmp_current_pd" value="cp_current_pd_setting0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_cdr_eidle"
     value="en_cdr_eidle_clk_gating" />
  <parameter name="pma_adapt_adp_vref_cycle" value="radp_vref_cycle_6" />
  <parameter name="hssi_gen3_tx_pcs_reverse_lpbk" value="rev_lpbk_dis" />
  <parameter name="pma_cgb_dprio_cgb_vreg_boost" value="no_voltage_boost" />
  <parameter name="pma_rx_dfe_atb_select" value="atb_disable" />
  <parameter name="pma_rx_dfe_power_mode" value="high_perf" />
  <parameter name="cdr_pll_bandwidth_range_low" value="0 hz" />
  <parameter name="hssi_8g_tx_pcs_gen3_tx_clk_sel" value="dis_tx_clk" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_pre_emp_sign_pre_tap_2t" value="fir_pre_2t_neg" />
  <parameter name="pma_rx_deser_clkdiv_source" value="vco_bypass_normal" />
  <parameter name="hssi_8g_rx_pcs_symbol_swap" value="dis_symbol_swap" />
  <parameter name="std_tx_polinv_enable" value="1" />
  <parameter name="hssi_fifo_tx_pcs_double_write_mode" value="double_write_dis" />
  <parameter name="cdr_pll_chgpmp_current_pfd" value="cp_current_pfd_setting2" />
  <parameter
     name="hssi_gen3_rx_pcs_rx_ins_del_one_skip"
     value="ins_del_one_skip_dis" />
  <parameter name="hssi_10g_rx_pcs_fec_clken" value="fec_clk_dis" />
  <parameter name="hssi_common_pcs_pma_interface_pc_rst_counter" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_dw_pc_wrclk"
     value="dis_dw_pc_wrclk_gating" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_prot_mode_rx"
     value="disabled_prot_mode_rx" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_cnt_before_lock_value"
     value="0" />
  <parameter name="pma_tx_buf_slew_rate_ctrl" value="slew_r5" />
  <parameter name="enable_port_rx_std_pcfifo_empty" value="0" />
  <parameter name="pma_rx_buf_vcm_current_add" value="vcm_current_default" />
  <parameter name="cdr_pll_chgpmp_current_up_pd" value="cp_current_pd_up_setting4" />
  <parameter
     name="pma_adapt_adp_ctle_vref_polarity"
     value="radp_ctle_vref_polarity_0" />
  <parameter name="std_rx_8b10b_enable" value="0" />
  <parameter name="enable_port_rx_enh_frame_diag_status" value="0" />
  <parameter name="pma_cdr_refclk_xpm_iqref_mux_iqclk_sel" value="power_down" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_8g_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="enh_pld_pcs_width" value="40" />
  <parameter name="anlg_tx_pre_emp_sign_pre_tap_1t" value="fir_pre_1t_neg" />
  <parameter
     name="cdr_pll_chgpmp_dn_pd_trim_double"
     value="normal_dn_trim_current" />
  <parameter name="hssi_8g_rx_pcs_auto_error_replacement" value="dis_err_replace" />
  <parameter
     name="hssi_rx_pcs_pma_interface_pldif_datawidth_mode"
     value="pldif_data_10bit" />
  <parameter name="pma_tx_buf_prot_mode" value="basic_tx" />
  <parameter name="enable_port_rx_analog_reset_ack" value="0" />
  <parameter
     name="hssi_10g_rx_pcs_ber_bit_err_total_cnt"
     value="bit_err_total_cnt_10g" />
  <parameter name="pma_tx_buf_duty_cycle_cp_comp_en" value="cp_comp_off" />
  <parameter name="pma_tx_buf_initial_settings" value="true" />
  <parameter name="enable_hip" value="0" />
  <parameter name="hssi_common_pcs_pma_interface_cdr_control" value="dis_cdr_ctrl" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_d_val" value="0" />
  <parameter name="cdr_pll_f_max_m_counter" value="1" />
  <parameter name="hssi_8g_rx_pcs_clock_gate_sw_wa" value="dis_sw_wa_clk_gating" />
  <parameter name="cdr_pll_tx_pll_prot_mode" value="txpll_unused" />
  <parameter
     name="pma_tx_buf_chgpmp_dn_trim_double"
     value="normal_dn_trim_current" />
  <parameter name="hssi_tx_pcs_pma_interface_lpbk_en" value="disable" />
  <parameter name="enable_port_rx_enh_highber_clr_cnt" value="0" />
  <parameter name="hssi_krfec_tx_pcs_prot_mode" value="disable_mode" />
  <parameter name="hssi_8g_rx_pcs_wa_pd_polarity" value="en_pd_both_pol" />
  <parameter name="hssi_8g_rx_pcs_wa_boundary_lock_ctrl" value="bit_slip" />
  <parameter
     name="pma_adapt_adp_control_mux_bypass"
     value="radp_control_mux_bypass_0" />
  <parameter name="enh_txfifo_pfull" value="11" />
  <parameter name="pma_tx_buf_user_fir_coeff_ctrl_sel" value="ram_ctl" />
  <parameter
     name="pma_adapt_adp_ctle_force_spec_sign"
     value="radp_ctle_force_spec_sign_0" />
  <parameter name="pma_adapt_adp_frame_capture" value="radp_frame_capture_0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pma_tx_clk_hz"
     value="240000000" />
  <parameter name="hssi_pipe_gen1_2_hip_mode" value="dis_hip" />
  <parameter name="hssi_10g_tx_pcs_txfifo_pempty" value="2" />
  <parameter name="hssi_8g_tx_pcs_force_echar" value="dis_force_echar" />
  <parameter
     name="hssi_pipe_gen1_2_pipe_byte_de_serializer_en"
     value="dont_care_bds" />
  <parameter
     name="pma_tx_buf_chgpmp_up_trim_double"
     value="normal_up_trim_current" />
  <parameter name="pma_tx_buf_optimal" value="true" />
  <parameter name="pma_adapt_adp_vref_sel" value="radp_vref_sel_21" />
  <parameter name="pma_adapt_adp_frame_odi_sel" value="radp_frame_odi_sel_0" />
  <parameter name="enable_port_tx_enh_frame_diag_status" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_krfec_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="pma_rx_odi_phase_steps_64_vs_128" value="phase_steps_64" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_clk_out_sel"
     value="eightg_clk_out" />
  <parameter
     name="pma_tx_buf_chgpmp_current_dn_trim"
     value="cp_current_trimming_dn_setting0" />
  <parameter name="cdr_pll_bw_sel" value="medium" />
  <parameter name="device" value="10AX115S3F45E2SG" />
  <parameter
     name="hssi_rx_pld_pcs_interface_pcs_rx_clk_out_sel"
     value="eightg_clk_out" />
  <parameter name="enh_tx_frmgen_mfrm_length" value="2048" />
  <parameter name="hssi_10g_rx_pcs_rd_clk_sel" value="rd_rx_pld_clk" />
  <parameter
     name="hssi_common_pcs_pma_interface_ph_fifo_reg_mode"
     value="phfifo_reg_mode_dis" />
  <parameter name="hssi_8g_rx_pcs_prot_mode" value="basic_rm_disable" />
  <parameter name="hssi_10g_rx_pcs_master_clk_sel" value="master_rx_pma_clk" />
  <parameter name="pma_tx_buf_dft_sel" value="dft_disabled" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay1_ctrl"
     value="delay1_path0" />
  <parameter name="hssi_10g_tx_pcs_dispgen_clken" value="dispgen_clk_dis" />
  <parameter name="hssi_tx_pcs_pma_interface_sqwgen_clken" value="sqwgen_clk_dis" />
  <parameter name="pma_adapt_adp_vga_sel" value="radp_vga_sel_2" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_pldif_sup_mode" value="user_mode" />
  <parameter
     name="hssi_common_pcs_pma_interface_bypass_send_syncp_fbkp"
     value="true" />
  <parameter name="hssi_common_pcs_pma_interface_sup_mode" value="user_mode" />
  <parameter name="pma_rx_dfe_sel_fltapstep_dec" value="fltap_step_no_dec" />
  <parameter
     name="hssi_8g_rx_pcs_wa_det_latency_sync_status_beh"
     value="dont_care_assert_sync" />
  <parameter
     name="pma_rx_buf_offset_cancellation_coarse"
     value="coarse_setting_00" />
  <parameter name="hssi_10g_tx_pcs_dispgen_bypass" value="dispgen_bypass_en" />
  <parameter name="set_cdr_refclk_freq" value="240.000000" />
  <parameter name="hssi_gen3_tx_pcs_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_tx_pcs_dispgen_pipeln" value="dispgen_pipeln_dis" />
  <parameter name="set_capability_reg_enable" value="1" />
  <parameter name="hssi_8g_rx_pcs_test_bus_sel" value="tx_testbus" />
  <parameter name="pma_tx_buf_xtx_path_gt_enabled" value="disable" />
  <parameter
     name="pma_adapt_adp_dfe_force_spec_sign"
     value="radp_dfe_force_spec_sign_0" />
  <parameter name="hssi_common_pcs_pma_interface_pma_done_counter" value="0" />
  <parameter name="set_csr_soft_logic_enable" value="1" />
  <parameter name="hssi_krfec_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="rcfg_iface_enable" value="0" />
  <parameter name="hssi_8g_tx_pcs_clock_gate_fiford" value="dis_fiford_clk_gating" />
  <parameter name="pma_rx_buf_pm_tx_rx_pcie_gen" value="non_pcie" />
  <parameter name="hssi_10g_rx_pcs_blksync_bitslip_wait_cnt" value="1" />
  <parameter name="pma_rx_deser_optimal" value="true" />
  <parameter name="hssi_gen3_rx_pcs_block_sync" value="bypass_block_sync" />
  <parameter name="anlg_rx_term_sel" value="r_r1" />
  <parameter name="pma_adapt_adp_frame_en" value="radp_frame_en_0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_g3_prot_mode"
     value="disabled_prot_mode" />
  <parameter name="std_rx_word_aligner_rgnumber" value="3" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_test_bus_mode" value="rx" />
  <parameter name="hssi_fifo_rx_pcs_double_read_mode" value="double_read_dis" />
  <parameter name="hssi_10g_tx_pcs_gb_pipeln_bypass" value="disable" />
  <parameter name="pma_adapt_adp_dfe_mode" value="radp_dfe_mode_4" />
  <parameter name="hssi_krfec_rx_pcs_low_latency_en" value="disable" />
  <parameter name="rx_ppm_detect_threshold" value="1000" />
  <parameter
     name="hssi_common_pcs_pma_interface_free_run_clk_enable"
     value="false" />
  <parameter name="hssi_10g_rx_pcs_fifo_double_read" value="fifo_double_read_dis" />
  <parameter name="hssi_10g_rx_pcs_dft_clk_out_sel" value="rx_master_clk" />
  <parameter
     name="hssi_10g_tx_pcs_distdwn_bypass_pipeln"
     value="distdwn_bypass_pipeln_dis" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dead_zone_count_thresh"
     value="uhsif_dzt_cnt_thr_2" />
  <parameter name="bonded_mode" value="pma_pcs" />
  <parameter name="hssi_10g_rx_pcs_blksync_bitslip_type" value="bitslip_comb" />
  <parameter name="hssi_8g_rx_pcs_gen3_rx_clk_sel" value="rcvd_clk" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_pmaif_lpbk_en" value="disable" />
  <parameter name="hssi_10g_rx_pcs_rx_sm_hiber" value="rx_sm_hiber_en" />
  <parameter name="pma_rx_dfe_oc_sa_c270" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_sw_rm_rd"
     value="en_sw_rm_rdclk_gating" />
  <parameter name="pma_cgb_bonding_reset_enable" value="disallow_bonding_reset" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pldif_prot_mode_tx"
     value="eightg_and_g3_pld_fifo_mode_tx" />
  <parameter name="pma_adapt_adp_bist_spec_en" value="radp_bist_spec_en_0" />
  <parameter name="enable_calibration" value="1" />
  <parameter name="enable_port_tx_pma_txdetectrx" value="0" />
  <parameter name="hssi_10g_tx_pcs_ctrl_plane_bonding" value="individual" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_delay_cell_static_index_value"
     value="0" />
  <parameter
     name="pma_tx_buf_duty_cycle_detector_sa_cal"
     value="dcd_sa_cal_disable" />
  <parameter name="pma_tx_buf_compensation_en" value="enable" />
  <parameter name="hssi_common_pld_pcs_interface_silicon_rev" value="20nm5es" />
  <parameter name="hssi_10g_rx_pcs_rdfifo_clken" value="rdfifo_clk_dis" />
  <parameter name="std_tx_byte_ser_mode" value="Disabled" />
  <parameter name="hssi_8g_tx_pcs_prot_mode" value="basic" />
  <parameter
     name="pma_adapt_adp_dfe_vref_polarity"
     value="radp_dfe_vref_polarity_0" />
  <parameter name="pma_rx_dfe_oc_sa_d1c180" value="0" />
  <parameter name="pma_tx_ser_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_tx_powerdown" value="normal_tx_on" />
  <parameter name="rcfg_profile_cnt" value="2" />
  <parameter name="hssi_10g_rx_pcs_rx_scrm_width" value="bit64" />
  <parameter
     name="pma_adapt_adp_vga_sweep_direction"
     value="radp_vga_sweep_direction_1" />
  <parameter name="cdr_pll_lck2ref_delay_control" value="lck2ref_delay_2" />
  <parameter name="cdr_pll_n_counter" value="1" />
  <parameter name="pma_rx_buf_optimal" value="true" />
  <parameter name="pma_rx_sd_sd_threshold" value="3" />
  <parameter name="cdr_pll_cdr_odi_select" value="sel_cdr" />
  <parameter name="std_rx_word_aligner_renumber" value="3" />
  <parameter name="channels" value="2" />
  <parameter name="pma_adapt_adp_ctle_window" value="radp_ctle_window_0" />
  <parameter name="hssi_gen3_rx_pcs_sup_mode" value="user_mode" />
  <parameter name="hssi_rx_pcs_pma_interface_rx_prbs_mode" value="teng_mode" />
  <parameter name="pma_rx_odi_monitor_bw_sel" value="bw_1" />
  <parameter name="pma_rx_buf_prot_mode" value="basic_rx" />
  <parameter name="std_rx_word_aligner_pattern_len" value="7" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay2_clk_en"
     value="delay2_clk_disable" />
  <parameter name="hssi_10g_tx_pcs_dft_clk_out_sel" value="tx_master_clk" />
  <parameter name="hssi_8g_tx_pcs_auto_speed_nego_gen2" value="dis_asn_g2" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_pma_ltr" value="true" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_g3_sup_mode" value="user_mode" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_e_val" value="0" />
  <parameter name="cdr_pll_top_or_bottom" value="tb_unknown" />
  <parameter name="hssi_10g_rx_pcs_fifo_stop_rd" value="n_rd_empty" />
  <parameter
     name="l_pll_settings"
     value="342.857143 {refclk 342.857143 m 14 n 1 lpfd 2 lpd 4 fvco 9600.0} 685.714286 {refclk 685.714286 m 14 n 2 lpfd 2 lpd 4 fvco 9600.0} 320.000000 {refclk 320.000000 m 15 n 1 lpfd 2 lpd 4 fvco 9600.0} 640.000000 {refclk 640.000000 m 15 n 2 lpfd 2 lpd 4 fvco 9600.0} 300.000000 {refclk 300.000000 m 16 n 1 lpfd 2 lpd 4 fvco 9600.0} 600.000000 {refclk 600.000000 m 16 n 2 lpfd 2 lpd 4 fvco 9600.0} 282.352941 {refclk 282.352941 m 17 n 1 lpfd 2 lpd 4 fvco 9600.0} 564.705882 {refclk 564.705882 m 17 n 2 lpfd 2 lpd 4 fvco 9600.0} 266.666667 {refclk 266.666667 m 18 n 1 lpfd 2 lpd 4 fvco 9600.0} 533.333333 {refclk 533.333333 m 18 n 2 lpfd 2 lpd 4 fvco 9600.0} 252.631579 {refclk 252.631579 m 19 n 1 lpfd 2 lpd 4 fvco 9600.0} 505.263158 {refclk 505.263158 m 19 n 2 lpfd 2 lpd 4 fvco 9600.0} 240.000000 {refclk 240.000000 m 20 n 1 lpfd 2 lpd 4 fvco 9600.0} 480.000000 {refclk 480.000000 m 20 n 2 lpfd 2 lpd 4 fvco 9600.0} 228.571429 {refclk 228.571429 m 21 n 1 lpfd 2 lpd 4 fvco 9600.0} 457.142857 {refclk 457.142857 m 21 n 2 lpfd 2 lpd 4 fvco 9600.0} 218.181818 {refclk 218.181818 m 22 n 1 lpfd 2 lpd 4 fvco 9600.0} 436.363636 {refclk 436.363636 m 22 n 2 lpfd 2 lpd 4 fvco 9600.0} 208.695652 {refclk 208.695652 m 23 n 1 lpfd 2 lpd 4 fvco 9600.0} 417.391304 {refclk 417.391304 m 23 n 2 lpfd 2 lpd 4 fvco 9600.0} 200.000000 {refclk 200.000000 m 24 n 1 lpfd 2 lpd 4 fvco 9600.0} 400.000000 {refclk 400.000000 m 24 n 2 lpfd 2 lpd 4 fvco 9600.0} 800.000000 {refclk 800.000000 m 24 n 4 lpfd 2 lpd 4 fvco 9600.0} 192.000000 {refclk 192.000000 m 25 n 1 lpfd 2 lpd 4 fvco 9600.0} 384.000000 {refclk 384.000000 m 25 n 2 lpfd 2 lpd 4 fvco 9600.0} 768.000000 {refclk 768.000000 m 25 n 4 lpfd 2 lpd 4 fvco 9600.0} 184.615385 {refclk 184.615385 m 26 n 1 lpfd 2 lpd 4 fvco 9600.0} 369.230769 {refclk 369.230769 m 26 n 2 lpfd 2 lpd 4 fvco 9600.0} 738.461538 {refclk 738.461538 m 26 n 4 lpfd 2 lpd 4 fvco 9600.0} 177.777778 {refclk 177.777778 m 27 n 1 lpfd 2 lpd 4 fvco 9600.0} 355.555556 {refclk 355.555556 m 27 n 2 lpfd 2 lpd 4 fvco 9600.0} 711.111111 {refclk 711.111111 m 27 n 4 lpfd 2 lpd 4 fvco 9600.0} 171.428571 {refclk 171.428571 m 28 n 1 lpfd 2 lpd 4 fvco 9600.0} 165.517241 {refclk 165.517241 m 29 n 1 lpfd 2 lpd 4 fvco 9600.0} 331.034483 {refclk 331.034483 m 29 n 2 lpfd 2 lpd 4 fvco 9600.0} 662.068966 {refclk 662.068966 m 29 n 4 lpfd 2 lpd 4 fvco 9600.0} 160.000000 {refclk 160.000000 m 30 n 1 lpfd 2 lpd 4 fvco 9600.0} 154.838710 {refclk 154.838710 m 31 n 1 lpfd 2 lpd 4 fvco 9600.0} 309.677419 {refclk 309.677419 m 31 n 2 lpfd 2 lpd 4 fvco 9600.0} 619.354839 {refclk 619.354839 m 31 n 4 lpfd 2 lpd 4 fvco 9600.0} 150.000000 {refclk 150.000000 m 32 n 1 lpfd 2 lpd 4 fvco 9600.0} 145.454545 {refclk 145.454545 m 33 n 1 lpfd 2 lpd 4 fvco 9600.0} 290.909091 {refclk 290.909091 m 33 n 2 lpfd 2 lpd 4 fvco 9600.0} 581.818182 {refclk 581.818182 m 33 n 4 lpfd 2 lpd 4 fvco 9600.0} 141.176471 {refclk 141.176471 m 34 n 1 lpfd 2 lpd 4 fvco 9600.0} 137.142857 {refclk 137.142857 m 35 n 1 lpfd 2 lpd 4 fvco 9600.0} 274.285714 {refclk 274.285714 m 35 n 2 lpfd 2 lpd 4 fvco 9600.0} 548.571429 {refclk 548.571429 m 35 n 4 lpfd 2 lpd 4 fvco 9600.0} 133.333333 {refclk 133.333333 m 36 n 1 lpfd 2 lpd 4 fvco 9600.0} 129.729730 {refclk 129.729730 m 37 n 1 lpfd 2 lpd 4 fvco 9600.0} 259.459459 {refclk 259.459459 m 37 n 2 lpfd 2 lpd 4 fvco 9600.0} 518.918919 {refclk 518.918919 m 37 n 4 lpfd 2 lpd 4 fvco 9600.0} 126.315789 {refclk 126.315789 m 38 n 1 lpfd 2 lpd 4 fvco 9600.0} 123.076923 {refclk 123.076923 m 39 n 1 lpfd 2 lpd 4 fvco 9600.0} 246.153846 {refclk 246.153846 m 39 n 2 lpfd 2 lpd 4 fvco 9600.0} 492.307692 {refclk 492.307692 m 39 n 4 lpfd 2 lpd 4 fvco 9600.0} 120.000000 {refclk 120.000000 m 40 n 1 lpfd 2 lpd 4 fvco 9600.0} 117.073171 {refclk 117.073171 m 41 n 1 lpfd 2 lpd 4 fvco 9600.0} 234.146341 {refclk 234.146341 m 41 n 2 lpfd 2 lpd 4 fvco 9600.0} 468.292683 {refclk 468.292683 m 41 n 4 lpfd 2 lpd 4 fvco 9600.0} 114.285714 {refclk 114.285714 m 42 n 1 lpfd 2 lpd 4 fvco 9600.0} 111.627907 {refclk 111.627907 m 43 n 1 lpfd 2 lpd 4 fvco 9600.0} 223.255814 {refclk 223.255814 m 43 n 2 lpfd 2 lpd 4 fvco 9600.0} 446.511628 {refclk 446.511628 m 43 n 4 lpfd 2 lpd 4 fvco 9600.0} 109.090909 {refclk 109.090909 m 44 n 1 lpfd 2 lpd 4 fvco 9600.0} 106.666667 {refclk 106.666667 m 45 n 1 lpfd 2 lpd 4 fvco 9600.0} 213.333333 {refclk 213.333333 m 45 n 2 lpfd 2 lpd 4 fvco 9600.0} 426.666667 {refclk 426.666667 m 45 n 4 lpfd 2 lpd 4 fvco 9600.0} 104.347826 {refclk 104.347826 m 46 n 1 lpfd 2 lpd 4 fvco 9600.0} 102.127660 {refclk 102.127660 m 47 n 1 lpfd 2 lpd 4 fvco 9600.0} 204.255319 {refclk 204.255319 m 47 n 2 lpfd 2 lpd 4 fvco 9600.0} 408.510638 {refclk 408.510638 m 47 n 4 lpfd 2 lpd 4 fvco 9600.0} 100.000000 {refclk 100.000000 m 48 n 1 lpfd 2 lpd 4 fvco 9600.0} 97.959184 {refclk 97.959184 m 49 n 1 lpfd 2 lpd 4 fvco 9600.0} 195.918367 {refclk 195.918367 m 49 n 2 lpfd 2 lpd 4 fvco 9600.0} 391.836735 {refclk 391.836735 m 49 n 4 lpfd 2 lpd 4 fvco 9600.0} 783.673469 {refclk 783.673469 m 49 n 8 lpfd 2 lpd 4 fvco 9600.0} 96.000000 {refclk 96.000000 m 50 n 1 lpfd 2 lpd 4 fvco 9600.0} 94.117647 {refclk 94.117647 m 51 n 1 lpfd 2 lpd 4 fvco 9600.0} 188.235294 {refclk 188.235294 m 51 n 2 lpfd 2 lpd 4 fvco 9600.0} 376.470588 {refclk 376.470588 m 51 n 4 lpfd 2 lpd 4 fvco 9600.0} 752.941176 {refclk 752.941176 m 51 n 8 lpfd 2 lpd 4 fvco 9600.0} 92.307692 {refclk 92.307692 m 52 n 1 lpfd 2 lpd 4 fvco 9600.0} 90.566038 {refclk 90.566038 m 53 n 1 lpfd 2 lpd 4 fvco 9600.0} 181.132075 {refclk 181.132075 m 53 n 2 lpfd 2 lpd 4 fvco 9600.0} 362.264151 {refclk 362.264151 m 53 n 4 lpfd 2 lpd 4 fvco 9600.0} 724.528302 {refclk 724.528302 m 53 n 8 lpfd 2 lpd 4 fvco 9600.0} 88.888889 {refclk 88.888889 m 54 n 1 lpfd 2 lpd 4 fvco 9600.0} 87.272727 {refclk 87.272727 m 55 n 1 lpfd 2 lpd 4 fvco 9600.0} 174.545455 {refclk 174.545455 m 55 n 2 lpfd 2 lpd 4 fvco 9600.0} 349.090909 {refclk 349.090909 m 55 n 4 lpfd 2 lpd 4 fvco 9600.0} 698.181818 {refclk 698.181818 m 55 n 8 lpfd 2 lpd 4 fvco 9600.0} 85.714286 {refclk 85.714286 m 56 n 1 lpfd 2 lpd 4 fvco 9600.0} 84.210526 {refclk 84.210526 m 57 n 1 lpfd 2 lpd 4 fvco 9600.0} 168.421053 {refclk 168.421053 m 57 n 2 lpfd 2 lpd 4 fvco 9600.0} 336.842105 {refclk 336.842105 m 57 n 4 lpfd 2 lpd 4 fvco 9600.0} 673.684211 {refclk 673.684211 m 57 n 8 lpfd 2 lpd 4 fvco 9600.0} 82.758621 {refclk 82.758621 m 58 n 1 lpfd 2 lpd 4 fvco 9600.0} 81.355932 {refclk 81.355932 m 59 n 1 lpfd 2 lpd 4 fvco 9600.0} 162.711864 {refclk 162.711864 m 59 n 2 lpfd 2 lpd 4 fvco 9600.0} 325.423729 {refclk 325.423729 m 59 n 4 lpfd 2 lpd 4 fvco 9600.0} 650.847458 {refclk 650.847458 m 59 n 8 lpfd 2 lpd 4 fvco 9600.0} 80.000000 {refclk 80.000000 m 60 n 1 lpfd 2 lpd 4 fvco 9600.0} 78.688525 {refclk 78.688525 m 61 n 1 lpfd 2 lpd 4 fvco 9600.0} 157.377049 {refclk 157.377049 m 61 n 2 lpfd 2 lpd 4 fvco 9600.0} 314.754098 {refclk 314.754098 m 61 n 4 lpfd 2 lpd 4 fvco 9600.0} 629.508197 {refclk 629.508197 m 61 n 8 lpfd 2 lpd 4 fvco 9600.0} 77.419355 {refclk 77.419355 m 62 n 1 lpfd 2 lpd 4 fvco 9600.0} 76.190476 {refclk 76.190476 m 63 n 1 lpfd 2 lpd 4 fvco 9600.0} 152.380952 {refclk 152.380952 m 63 n 2 lpfd 2 lpd 4 fvco 9600.0} 304.761905 {refclk 304.761905 m 63 n 4 lpfd 2 lpd 4 fvco 9600.0} 609.523810 {refclk 609.523810 m 63 n 8 lpfd 2 lpd 4 fvco 9600.0} 75.000000 {refclk 75.000000 m 64 n 1 lpfd 2 lpd 4 fvco 9600.0} 73.846154 {refclk 73.846154 m 65 n 1 lpfd 2 lpd 4 fvco 9600.0} 147.692308 {refclk 147.692308 m 65 n 2 lpfd 2 lpd 4 fvco 9600.0} 295.384615 {refclk 295.384615 m 65 n 4 lpfd 2 lpd 4 fvco 9600.0} 590.769231 {refclk 590.769231 m 65 n 8 lpfd 2 lpd 4 fvco 9600.0} 72.727273 {refclk 72.727273 m 66 n 1 lpfd 2 lpd 4 fvco 9600.0} 71.641791 {refclk 71.641791 m 67 n 1 lpfd 2 lpd 4 fvco 9600.0} 143.283582 {refclk 143.283582 m 67 n 2 lpfd 2 lpd 4 fvco 9600.0} 286.567164 {refclk 286.567164 m 67 n 4 lpfd 2 lpd 4 fvco 9600.0} 573.134328 {refclk 573.134328 m 67 n 8 lpfd 2 lpd 4 fvco 9600.0} 70.588235 {refclk 70.588235 m 68 n 1 lpfd 2 lpd 4 fvco 9600.0} 69.565217 {refclk 69.565217 m 69 n 1 lpfd 2 lpd 4 fvco 9600.0} 139.130435 {refclk 139.130435 m 69 n 2 lpfd 2 lpd 4 fvco 9600.0} 278.260870 {refclk 278.260870 m 69 n 4 lpfd 2 lpd 4 fvco 9600.0} 556.521739 {refclk 556.521739 m 69 n 8 lpfd 2 lpd 4 fvco 9600.0} 68.571429 {refclk 68.571429 m 70 n 1 lpfd 2 lpd 4 fvco 9600.0} 67.605634 {refclk 67.605634 m 71 n 1 lpfd 2 lpd 4 fvco 9600.0} 135.211268 {refclk 135.211268 m 71 n 2 lpfd 2 lpd 4 fvco 9600.0} 270.422535 {refclk 270.422535 m 71 n 4 lpfd 2 lpd 4 fvco 9600.0} 540.845070 {refclk 540.845070 m 71 n 8 lpfd 2 lpd 4 fvco 9600.0} 66.666667 {refclk 66.666667 m 72 n 1 lpfd 2 lpd 4 fvco 9600.0} 65.753425 {refclk 65.753425 m 73 n 1 lpfd 2 lpd 4 fvco 9600.0} 131.506849 {refclk 131.506849 m 73 n 2 lpfd 2 lpd 4 fvco 9600.0} 263.013699 {refclk 263.013699 m 73 n 4 lpfd 2 lpd 4 fvco 9600.0} 526.027397 {refclk 526.027397 m 73 n 8 lpfd 2 lpd 4 fvco 9600.0} 64.864865 {refclk 64.864865 m 74 n 1 lpfd 2 lpd 4 fvco 9600.0} 64.000000 {refclk 64.000000 m 75 n 1 lpfd 2 lpd 4 fvco 9600.0} 128.000000 {refclk 128.000000 m 75 n 2 lpfd 2 lpd 4 fvco 9600.0} 256.000000 {refclk 256.000000 m 75 n 4 lpfd 2 lpd 4 fvco 9600.0} 512.000000 {refclk 512.000000 m 75 n 8 lpfd 2 lpd 4 fvco 9600.0} 63.157895 {refclk 63.157895 m 76 n 1 lpfd 2 lpd 4 fvco 9600.0} 62.337662 {refclk 62.337662 m 77 n 1 lpfd 2 lpd 4 fvco 9600.0} 124.675325 {refclk 124.675325 m 77 n 2 lpfd 2 lpd 4 fvco 9600.0} 249.350649 {refclk 249.350649 m 77 n 4 lpfd 2 lpd 4 fvco 9600.0} 498.701299 {refclk 498.701299 m 77 n 8 lpfd 2 lpd 4 fvco 9600.0} 61.538462 {refclk 61.538462 m 78 n 1 lpfd 2 lpd 4 fvco 9600.0} 60.759494 {refclk 60.759494 m 79 n 1 lpfd 2 lpd 4 fvco 9600.0} 121.518987 {refclk 121.518987 m 79 n 2 lpfd 2 lpd 4 fvco 9600.0} 243.037975 {refclk 243.037975 m 79 n 4 lpfd 2 lpd 4 fvco 9600.0} 486.075949 {refclk 486.075949 m 79 n 8 lpfd 2 lpd 4 fvco 9600.0} 60.000000 {refclk 60.000000 m 80 n 1 lpfd 2 lpd 4 fvco 9600.0} 59.259259 {refclk 59.259259 m 81 n 1 lpfd 2 lpd 4 fvco 9600.0} 118.518519 {refclk 118.518519 m 81 n 2 lpfd 2 lpd 4 fvco 9600.0} 237.037037 {refclk 237.037037 m 81 n 4 lpfd 2 lpd 4 fvco 9600.0} 474.074074 {refclk 474.074074 m 81 n 8 lpfd 2 lpd 4 fvco 9600.0} 58.536585 {refclk 58.536585 m 82 n 1 lpfd 2 lpd 4 fvco 9600.0} 57.831325 {refclk 57.831325 m 83 n 1 lpfd 2 lpd 4 fvco 9600.0} 115.662651 {refclk 115.662651 m 83 n 2 lpfd 2 lpd 4 fvco 9600.0} 231.325301 {refclk 231.325301 m 83 n 4 lpfd 2 lpd 4 fvco 9600.0} 462.650602 {refclk 462.650602 m 83 n 8 lpfd 2 lpd 4 fvco 9600.0} 57.142857 {refclk 57.142857 m 84 n 1 lpfd 2 lpd 4 fvco 9600.0} 56.470588 {refclk 56.470588 m 85 n 1 lpfd 2 lpd 4 fvco 9600.0} 112.941176 {refclk 112.941176 m 85 n 2 lpfd 2 lpd 4 fvco 9600.0} 225.882353 {refclk 225.882353 m 85 n 4 lpfd 2 lpd 4 fvco 9600.0} 451.764706 {refclk 451.764706 m 85 n 8 lpfd 2 lpd 4 fvco 9600.0} 55.813953 {refclk 55.813953 m 86 n 1 lpfd 2 lpd 4 fvco 9600.0} 55.172414 {refclk 55.172414 m 87 n 1 lpfd 2 lpd 4 fvco 9600.0} 110.344828 {refclk 110.344828 m 87 n 2 lpfd 2 lpd 4 fvco 9600.0} 220.689655 {refclk 220.689655 m 87 n 4 lpfd 2 lpd 4 fvco 9600.0} 441.379310 {refclk 441.379310 m 87 n 8 lpfd 2 lpd 4 fvco 9600.0} 54.545455 {refclk 54.545455 m 88 n 1 lpfd 2 lpd 4 fvco 9600.0} 53.932584 {refclk 53.932584 m 89 n 1 lpfd 2 lpd 4 fvco 9600.0} 107.865169 {refclk 107.865169 m 89 n 2 lpfd 2 lpd 4 fvco 9600.0} 215.730337 {refclk 215.730337 m 89 n 4 lpfd 2 lpd 4 fvco 9600.0} 431.460674 {refclk 431.460674 m 89 n 8 lpfd 2 lpd 4 fvco 9600.0} 53.333333 {refclk 53.333333 m 90 n 1 lpfd 2 lpd 4 fvco 9600.0} 52.747253 {refclk 52.747253 m 91 n 1 lpfd 2 lpd 4 fvco 9600.0} 105.494505 {refclk 105.494505 m 91 n 2 lpfd 2 lpd 4 fvco 9600.0} 210.989011 {refclk 210.989011 m 91 n 4 lpfd 2 lpd 4 fvco 9600.0} 421.978022 {refclk 421.978022 m 91 n 8 lpfd 2 lpd 4 fvco 9600.0} 52.173913 {refclk 52.173913 m 92 n 1 lpfd 2 lpd 4 fvco 9600.0} 51.612903 {refclk 51.612903 m 93 n 1 lpfd 2 lpd 4 fvco 9600.0} 103.225806 {refclk 103.225806 m 93 n 2 lpfd 2 lpd 4 fvco 9600.0} 206.451613 {refclk 206.451613 m 93 n 4 lpfd 2 lpd 4 fvco 9600.0} 412.903226 {refclk 412.903226 m 93 n 8 lpfd 2 lpd 4 fvco 9600.0} 51.063830 {refclk 51.063830 m 94 n 1 lpfd 2 lpd 4 fvco 9600.0} 50.526316 {refclk 50.526316 m 95 n 1 lpfd 2 lpd 4 fvco 9600.0} 101.052632 {refclk 101.052632 m 95 n 2 lpfd 2 lpd 4 fvco 9600.0} 202.105263 {refclk 202.105263 m 95 n 4 lpfd 2 lpd 4 fvco 9600.0} 404.210526 {refclk 404.210526 m 95 n 8 lpfd 2 lpd 4 fvco 9600.0} 50.000000 {refclk 50.000000 m 96 n 1 lpfd 2 lpd 4 fvco 9600.0} allowed_ranges {50.000000 50.526316 51.063830 51.612903 52.173913 52.747253 53.333333 53.932584 54.545455 55.172414 55.813953 56.470588 57.142857 57.831325 58.536585 59.259259 60.000000 60.759494 61.538462 62.337662 63.157895 64.000000 64.864865 65.753425 66.666667 67.605634 68.571429 69.565217 70.588235 71.641791 72.727273 73.846154 75.000000 76.190476 77.419355 78.688525 80.000000 81.355932 82.758621 84.210526 85.714286 87.272727 88.888889 90.566038 92.307692 94.117647 96.000000 97.959184 100.000000 101.052632 102.127660 103.225806 104.347826 105.494505 106.666667 107.865169 109.090909 110.344828 111.627907 112.941176 114.285714 115.662651 117.073171 118.518519 120.000000 121.518987 123.076923 124.675325 126.315789 128.000000 129.729730 131.506849 133.333333 135.211268 137.142857 139.130435 141.176471 143.283582 145.454545 147.692308 150.000000 152.380952 154.838710 157.377049 160.000000 162.711864 165.517241 168.421053 171.428571 174.545455 177.777778 181.132075 184.615385 188.235294 192.000000 195.918367 200.000000 202.105263 204.255319 206.451613 208.695652 210.989011 213.333333 215.730337 218.181818 220.689655 223.255814 225.882353 228.571429 231.325301 234.146341 237.037037 240.000000 243.037975 246.153846 249.350649 252.631579 256.000000 259.459459 263.013699 266.666667 270.422535 274.285714 278.260870 282.352941 286.567164 290.909091 295.384615 300.000000 304.761905 309.677419 314.754098 320.000000 325.423729 331.034483 336.842105 342.857143 349.090909 355.555556 362.264151 369.230769 376.470588 384.000000 391.836735 400.000000 404.210526 408.510638 412.903226 417.391304 421.978022 426.666667 431.460674 436.363636 441.379310 446.511628 451.764706 457.142857 462.650602 468.292683 474.074074 480.000000 486.075949 492.307692 498.701299 505.263158 512.000000 518.918919 526.027397 533.333333 540.845070 548.571429 556.521739 564.705882 573.134328 581.818182 590.769231 600.000000 609.523810 619.354839 629.508197 640.000000 650.847458 662.068966 673.684211 685.714286 698.181818 711.111111 724.528302 738.461538 752.941176 768.000000 783.673469 800.000000}" />
  <parameter name="hssi_8g_rx_pcs_clkcmp_pattern_n" value="0" />
  <parameter name="anlg_tx_term_sel" value="r_r1" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_speed_grade" value="e3" />
  <parameter name="hssi_8g_rx_pcs_clkcmp_pattern_p" value="0" />
  <parameter name="hssi_10g_tx_pcs_data_bit_reverse" value="data_bit_reverse_dis" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_speed_grade" value="e3" />
  <parameter name="hssi_fifo_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter
     name="pma_cdr_refclk_inclk2_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="hssi_common_pcs_pma_interface_sigdet_wait_counter" value="0" />
  <parameter
     name="pma_adapt_adp_ctle_threshold_en"
     value="radp_ctle_threshold_en_0" />
  <parameter name="hssi_10g_tx_pcs_pempty_flag_type" value="pempty_rd_side" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dft_up_filt_control"
     value="uhsif_dft_up_val_0" />
  <parameter name="enable_port_tx_std_pcfifo_empty" value="0" />
  <parameter name="hssi_8g_rx_pcs_wa_pd_data" value="0" />
  <parameter name="pma_tx_ser_initial_settings" value="true" />
  <parameter name="rcfg_separate_avmm_busy" value="0" />
  <parameter name="hssi_krfec_rx_pcs_rx_testbus_sel" value="overall" />
  <parameter name="hssi_10g_rx_pcs_rx_testbus_sel" value="rx_fifo_testbus1" />
  <parameter
     name="hssi_8g_rx_pcs_wa_pld_controlled"
     value="rising_edge_sensitive_dw" />
  <parameter
     name="hssi_8g_rx_pcs_ctrl_plane_bonding_consumption"
     value="individual" />
  <parameter name="hssi_8g_rx_pcs_rx_rd_clk" value="pld_rx_clk" />
  <parameter name="hssi_10g_tx_pcs_distup_master" value="distup_master_en" />
  <parameter name="rx_pma_div_clkout_divider" value="0" />
  <parameter name="std_tx_8b10b_disp_ctrl_enable" value="0" />
  <parameter name="pma_adapt_adp_vga_load" value="radp_vga_load_0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_pma_dw_rx" value="pma_64b_rx" />
  <parameter name="enable_port_tx_enh_fifo_pempty" value="0" />
  <parameter name="hssi_10g_rx_pcs_clr_errblk_cnt_en" value="disable" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_func_mode" value="enable" />
  <parameter name="hssi_common_pcs_pma_interface_block_sel" value="eight_g_pcs" />
  <parameter name="pma_tx_buf_duty_cycle_setting" value="dcc_t32" />
  <parameter name="cdr_pll_optimal" value="true" />
  <parameter
     name="pma_adapt_adp_adapt_control_sel"
     value="radp_adapt_control_sel_0" />
  <parameter name="pma_adapt_adp_ctle_load" value="radp_ctle_load_0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_fifo_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_ser_powerdown" value="normal_ser_on" />
  <parameter name="pma_rx_buf_link" value="sr" />
  <parameter name="enh_rx_frmsync_mfrm_length" value="2048" />
  <parameter name="hssi_tx_pld_pcs_interface_reconfig_settings" value="{}" />
  <parameter name="pma_adapt_prot_mode" value="basic_rx" />
  <parameter name="pma_rx_odi_vert_threshold" value="vert_0" />
  <parameter name="adme_prot_mode" value="basic_std" />
  <parameter name="rcfg_sv_file_enable" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_fifo_shared_fifo_width_tx"
     value="single_tx" />
  <parameter name="pma_rx_buf_loopback_modes" value="lpbk_disable" />
  <parameter name="cdr_pll_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_10g_rx_pcs_blksync_knum_sh_cnt_prelock"
     value="knum_sh_cnt_prelock_10g" />
  <parameter
     name="hssi_common_pcs_pma_interface_ppm_deassert_early"
     value="deassert_early_dis" />
  <parameter name="hssi_10g_rx_pcs_frmsync_mfrm_length" value="2048" />
  <parameter name="pma_adapt_adp_vref_hold_en" value="radp_vref_not_held" />
  <parameter name="pma_rx_buf_qpi_enable" value="non_qpi_mode" />
  <parameter name="pma_rx_odi_sel_oc_en" value="off_canc_disable" />
  <parameter name="l_enable_std_pipe" value="0" />
  <parameter name="hssi_common_pcs_pma_interface_cp_up_mstr" value="true" />
  <parameter name="pma_tx_buf_uc_txvod_cal_cont" value="uc_tx_vod_cal_cont_off" />
  <parameter name="enh_rx_descram_enable" value="0" />
  <parameter
     name="hssi_pipe_gen1_2_phystatus_rst_toggle"
     value="dis_phystatus_rst_toggle" />
  <parameter name="pma_tx_buf_xtx_path_swing_level" value="lv" />
  <parameter name="pma_tx_buf_silicon_rev" value="20nm5es" />
  <parameter name="pma_tx_buf_xtx_path_clock_divider_ratio" value="1" />
  <parameter name="cdr_pll_f_min_vco" value="6000000000 Hz" />
  <parameter name="hssi_10g_tx_pcs_scrm_bypass" value="scrm_bypass_en" />
  <parameter name="hssi_common_pcs_pma_interface_early_eios_counter" value="0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_pma_dw_tx" value="pma_20b_tx" />
  <parameter name="anlg_rx_adp_dfe_fxtap11" value="radp_dfe_fxtap11_0" />
  <parameter name="hssi_10g_rx_pcs_fifo_stop_wr" value="n_wr_full" />
  <parameter name="hssi_8g_rx_pcs_rate_match_ins_thres" value="dis_rm_ins_thres" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_hip_en" value="disable" />
  <parameter name="anlg_rx_adp_dfe_fxtap10" value="radp_dfe_fxtap10_0" />
  <parameter name="pma_adapt_adp_ctle_spec_sign" value="radp_ctle_spec_sign_0" />
  <parameter name="hssi_pipe_gen3_bypass_rx_detection_enable" value="false" />
  <parameter name="pma_rx_deser_silicon_rev" value="20nm5es" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_10g_lpbk_en" value="disable" />
  <parameter name="anlg_rx_adp_ctle_eqz_1s_sel" value="radp_ctle_eqz_1s_sel_3" />
  <parameter name="pma_tx_buf_lst" value="atb_disabled" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_fifo_mode_tx" value="fifo_tx" />
  <parameter name="hssi_10g_rx_pcs_full_flag_type" value="full_wr_side" />
  <parameter name="hssi_10g_tx_pcs_tx_scrm_width" value="bit64" />
  <parameter name="pma_cgb_scratch0_x1_clock_src" value="unused" />
  <parameter name="hssi_pipe_gen3_test_out_sel" value="disable_test_out" />
  <parameter name="pma_rx_dfe_pdb_fixedtap" value="fixtap_dfe_powerdown" />
  <parameter name="enh_tx_crcgen_enable" value="0" />
  <parameter
     name="hssi_8g_tx_pcs_ctrl_plane_bonding_consumption"
     value="bundled_master" />
  <parameter name="enable_port_krfec_tx_enh_frame" value="0" />
  <parameter name="enable_port_rx_enh_blk_lock" value="0" />
  <parameter name="pma_rx_buf_term_tri_enable" value="disable_tri" />
  <parameter name="hssi_10g_tx_pcs_phcomp_rd_del" value="phcomp_rd_del2" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pmaif_prot_mode_rx"
     value="eightg_basic_mode_rx" />
  <parameter name="hssi_pipe_gen1_2_tx_pipe_enable" value="dis_pipe_tx" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_shared_fifo_width_tx"
     value="single_tx" />
  <parameter name="pma_rx_dfe_oc_sa_d0c180" value="0" />
  <parameter name="hssi_10g_rx_pcs_rx_true_b2b" value="b2b" />
  <parameter name="pma_rx_sd_sd_output_off" value="1" />
  <parameter name="enable_port_rx_enh_clr_errblk_count" value="0" />
  <parameter name="pma_rx_dfe_datarate" value="4800000000 bps" />
  <parameter name="hssi_10g_rx_pcs_ctrl_bit_reverse" value="ctrl_bit_reverse_dis" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_pmaif_sup_mode" value="user_mode" />
  <parameter name="cdr_pll_prot_mode" value="basic_rx" />
  <parameter name="pma_cdr_refclk_receiver_detect_src" value="iqclk_src" />
  <parameter name="pma_rx_buf_pm_speed_grade" value="e3" />
  <parameter name="pma_rx_odi_phase_steps_sel" value="step40" />
  <parameter name="enable_ports_pipe_g3_analog" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_sw_rm_wr"
     value="en_sw_rm_wrclk_gating" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_lpbk_en" value="disable" />
  <parameter
     name="hssi_tx_pcs_pma_interface_master_clk_sel"
     value="master_tx_pma_clk" />
  <parameter name="pma_cgb_tx_ucontrol_en" value="disable" />
  <parameter name="enh_rx_blksync_enable" value="0" />
  <parameter name="hssi_8g_tx_pcs_phase_compensation_fifo" value="low_latency" />
  <parameter name="cdr_pll_pd_l_counter" value="4" />
  <parameter name="hssi_gen3_rx_pcs_rate_match_fifo_latency" value="low_latency" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_hclk_clk_hz" value="0" />
  <parameter name="cdr_pll_primary_use" value="cdr" />
  <parameter name="pma_rx_buf_offset_cal_pd" value="eqz1_en" />
  <parameter name="pma_adapt_adp_ctle_hold_en" value="radp_ctle_not_held" />
  <parameter name="pma_rx_buf_offset_cancellation_ctrl" value="volt_0mv" />
  <parameter name="hssi_10g_rx_pcs_ber_xus_timer_window" value="19530" />
  <parameter name="enable_advanced_avmm_options" value="0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_krfec_lpbk_en" value="disable" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_hclk_clk_hz" value="0" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_blksync" value="enable" />
  <parameter name="pma_rx_buf_xrx_path_sup_mode" value="user_mode" />
  <parameter name="set_hip_cal_en" value="0" />
  <parameter name="std_tx_pcfifo_mode" value="low_latency" />
  <parameter name="enable_port_rx_enh_frame" value="0" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch0_src"
     value="cdr_clkin_scratch0_src_refclk_iqclk" />
  <parameter name="enh_tx_sh_err" value="0" />
  <parameter name="hssi_10g_tx_pcs_pseudo_random" value="all_0" />
  <parameter name="hssi_pipe_gen3_elecidle_delay_g3" value="0" />
  <parameter name="l_enable_tx_enh_iface" value="0" />
  <parameter name="anlg_rx_eq_dc_gain_trim" value="stg2_gain7" />
  <parameter name="hssi_10g_tx_pcs_frmgen_bypass" value="frmgen_bypass_en" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dead_zone_obser_window"
     value="uhsif_dzt_obr_win_16" />
  <parameter name="hssi_common_pcs_pma_interface_asn_clk_enable" value="false" />
  <parameter name="std_rx_pcfifo_mode" value="low_latency" />
  <parameter name="pma_rx_odi_optimal" value="true" />
  <parameter name="pma_rx_buf_rx_sel_bias_source" value="bias_vcmdrv" />
  <parameter name="pma_tx_buf_duty_cycle_correction_bandwidth" value="dcc_bw_12" />
  <parameter name="enh_tx_scram_seed" value="0" />
  <parameter name="enh_txfifo_pempty" value="2" />
  <parameter name="l_std_rx_word_width" value="10" />
  <parameter name="pma_rx_buf_link_rx" value="sr" />
  <parameter name="hssi_common_pcs_pma_interface_cid_enable" value="dis_cid_mode" />
  <parameter name="pma_rx_sd_sd_output_on" value="15" />
  <parameter name="pma_tx_buf_power_mode" value="high_perf" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_cnt_thresh_filt_after_lock_value"
     value="0" />
  <parameter name="hssi_gen3_rx_pcs_rx_force_balign" value="dis_force_balign" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_8g_prot_mode_rx"
     value="basic_rm_disable_rx" />
  <parameter name="pma_rx_deser_bitslip_bypass" value="bs_bypass_yes" />
  <parameter name="hssi_8g_rx_pcs_wa_disp_err_flag" value="dis_disp_err_flag" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_ctrl_plane_bonding_tx"
     value="ctrl_master_tx" />
  <parameter name="set_prbs_soft_logic_enable" value="1" />
  <parameter name="hssi_10g_rx_pcs_force_align" value="force_align_dis" />
  <parameter name="hssi_10g_tx_pcs_bonding_dft_en" value="dft_dis" />
  <parameter name="cdr_pll_datarate" value="4800000000 bps" />
  <parameter name="cdr_pll_chgpmp_vccreg" value="vreg_fw0" />
  <parameter name="enable_port_rx_enh_fifo_rd_en" value="0" />
  <parameter name="l_channels" value="2" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pmaif_ctrl_plane_bonding"
     value="individual" />
  <parameter name="hssi_10g_tx_pcs_pseudo_seed_a" value="288230376151711743" />
  <parameter name="l_rx_pld_pcs_width" value="20" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_10g_pma_dw_tx" value="pma_64b_tx" />
  <parameter name="hssi_10g_tx_pcs_pseudo_seed_b" value="288230376151711743" />
  <parameter name="pma_tx_buf_mcgb_location_for_pcie" value="0" />
  <parameter name="pma_adapt_odi_count_threshold" value="rodi_count_threshold_0" />
  <parameter name="cdr_pll_pcie_gen" value="non_pcie" />
  <parameter name="enh_rxfifo_align_del" value="0" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_uhsif_lpbk_en"
     value="uhsif_lpbk_dis" />
  <parameter name="l_std_rx_field_width" value="16" />
  <parameter name="pma_rx_sd_link" value="sr" />
  <parameter name="rcfg_profile_select" value="1" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_ppm_lock" value="false" />
  <parameter name="hssi_10g_tx_pcs_ctrl_bit_reverse" value="ctrl_bit_reverse_dis" />
  <parameter name="hssi_8g_rx_pcs_gen3_clk_en" value="disable_clk" />
  <parameter name="pma_cgb_initial_settings" value="true" />
  <parameter name="pma_cgb_scratch2_x1_clock_src" value="unused" />
  <parameter name="pma_rx_dfe_prot_mode" value="basic_rx" />
  <parameter
     name="hssi_common_pcs_pma_interface_cp_cons_sel"
     value="cp_cons_master" />
  <parameter name="pma_tx_buf_low_power_en" value="disable" />
  <parameter name="hssi_8g_rx_pcs_pcs_bypass" value="dis_pcs_bypass" />
  <parameter name="hssi_8g_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_clklow_clk_hz"
     value="240000000" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_dw_rm_wr"
     value="en_dw_rm_wrclk_gating" />
  <parameter name="hssi_tx_pcs_pma_interface_tx_pma_data_sel" value="eight_g_pcs" />
  <parameter name="pma_rx_dfe_oc_sa_c90" value="0" />
  <parameter name="cdr_pll_gpon_lck2ref_control" value="gpon_lck2ref_off" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_prot_mode_rx"
     value="basic_8gpcs_rm_disable_rx" />
  <parameter
     name="pma_tx_buf_duty_cycle_correction_bandwidth_dn"
     value="dcd_bw_dn_0" />
  <parameter name="pma_tx_buf_rx_det" value="mode_0" />
  <parameter name="hssi_10g_tx_pcs_tx_sm_bypass" value="tx_sm_bypass_en" />
  <parameter name="pma_adapt_adp_bist_mode" value="radp_bist_mode_0" />
  <parameter name="dbg_capability_reg_enable" value="1" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_hip_mode" value="disable" />
  <parameter name="enh_pcs_pma_width" value="40" />
  <parameter name="pma_adapt_adp_vga_threshold" value="radp_vga_threshold_4" />
  <parameter name="l_enable_tx_enh" value="0" />
  <parameter name="hssi_pipe_gen3_silicon_rev" value="20nm5es" />
  <parameter name="hssi_10g_tx_pcs_txfifo_full" value="full_default" />
  <parameter name="enable_port_rx_std_wa_patternalign" value="0" />
  <parameter name="hssi_10g_tx_pcs_rdfifo_clken" value="rdfifo_clk_dis" />
  <parameter name="cdr_pll_uc_ro_cal" value="uc_ro_cal_on" />
  <parameter name="std_rx_word_aligner_rknumber" value="3" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_lpbk_en" value="disable" />
  <parameter name="pma_adapt_adapt_vga_sel" value="r_adapt_vga_sel_0" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_static_polarity_inversion"
     value="rx_stat_polinv_dis" />
  <parameter name="hssi_krfec_tx_pcs_transmit_order" value="transmit_lsb" />
  <parameter name="hssi_10g_tx_pcs_crcgen_inv" value="crcgen_inv_en" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_pempty" value="2" />
  <parameter name="enable_port_rx_std_pcfifo_full" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_low_latency_en_tx"
     value="disable" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pldif_prot_mode_rx"
     value="eightg_and_g3_pld_fifo_mode_rx" />
  <parameter name="l_enable_pma_bonding" value="1" />
  <parameter name="hssi_8g_rx_pcs_pma_dw" value="twenty_bit" />
  <parameter name="pma_adapt_adapt_vref_sel" value="r_adapt_vref_sel_0" />
  <parameter name="pma_tx_ser_prot_mode" value="basic_tx" />
  <parameter name="pma_rx_dfe_pdb" value="dfe_enable" />
  <parameter name="l_enable_rx_std_iface" value="1" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dead_zone_skip_size"
     value="uhsif_dzt_skipsz_4" />
  <parameter name="cdr_pll_pfd_l_counter" value="2" />
  <parameter
     name="pma_adapt_adp_ctle_adapt_oneshot"
     value="radp_ctle_adapt_oneshot_1" />
  <parameter name="anlg_tx_vod_output_swing_ctrl" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="pma_adapt_adp_adapt_start" value="radp_adapt_start_0" />
  <parameter name="pma_rx_dfe_sel_fxtapstep_inc" value="fxtap_step_no_inc" />
  <parameter name="pma_rx_deser_force_clkdiv_for_testing" value="normal_clkdiv" />
  <parameter name="dbg_user_identifier" value="0" />
  <parameter name="hssi_8g_rx_pcs_err_flags_sel" value="err_flags_wa" />
  <parameter name="pma_adapt_adp_dfe_fltap_en" value="radp_dfe_fltap_disable" />
  <parameter name="pma_rx_buf_pm_tx_rx_pcie_gen_bitwidth" value="pcie_gen3_32b" />
  <parameter name="pcs_direct_width" value="8" />
  <parameter name="support_mode" value="user_mode" />
  <parameter
     name="hssi_common_pcs_pma_interface_pipe_if_g3pcs"
     value="pipe_if_8gpcs" />
  <generatedFiles>
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\gx_std_x2\gx_std_x2\altera_xcvr_native_a10_151\synth\alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\gx_std_x2\gx_std_x2\altera_xcvr_native_a10_151\synth\alt_xcvr_arbiter.sv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\gx_std_x2\gx_std_x2\altera_xcvr_native_a10_151\synth\twentynm_pcs.sv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\gx_std_x2\gx_std_x2\altera_xcvr_native_a10_151\synth\twentynm_pma.sv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\gx_std_x2\gx_std_x2\altera_xcvr_native_a10_151\synth\twentynm_xcvr_avmm.sv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\gx_std_x2\gx_std_x2\altera_xcvr_native_a10_151\synth\twentynm_xcvr_native.sv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\gx_std_x2\gx_std_x2\altera_xcvr_native_a10_151\synth\altera_xcvr_native_a10_functions_h.sv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\gx_std_x2\gx_std_x2\altera_xcvr_native_a10_151\synth\a10_avmm_h.sv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\gx_std_x2\gx_std_x2\altera_xcvr_native_a10_151\synth\alt_xcvr_native_avmm_csr.sv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\gx_std_x2\gx_std_x2\altera_xcvr_native_a10_151\synth\alt_xcvr_native_prbs_accum.sv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\gx_std_x2\gx_std_x2\altera_xcvr_native_a10_151\synth\alt_xcvr_native_odi_accel.sv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\gx_std_x2\gx_std_x2\altera_xcvr_native_a10_151\synth\alt_xcvr_native_rcfg_arb.sv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\gx_std_x2\gx_std_x2\altera_xcvr_native_a10_151\synth\altera_xcvr_native_a10_false_paths.sdc"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\gx_std_x2\gx_std_x2\altera_xcvr_native_a10_151\synth\plain_files.txt"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\gx_std_x2\gx_std_x2\altera_xcvr_native_a10_151\synth\docs\gx_std_x2_altera_xcvr_native_a10_151_im6thwi_parameters.csv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\gx_std_x2\gx_std_x2\altera_xcvr_native_a10_151\synth\gx_std_x2_altera_xcvr_native_a10_151_im6thwi.sv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\gx_std_x2\gx_std_x2\altera_xcvr_native_a10_151\synth\alt_xcvr_native_rcfg_opt_logic_im6thwi.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\gx_std_x2\gx_std_x2\altera_xcvr_native_a10_151\synth\alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\gx_std_x2\gx_std_x2\altera_xcvr_native_a10_151\synth\alt_xcvr_arbiter.sv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\gx_std_x2\gx_std_x2\altera_xcvr_native_a10_151\synth\twentynm_pcs.sv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\gx_std_x2\gx_std_x2\altera_xcvr_native_a10_151\synth\twentynm_pma.sv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\gx_std_x2\gx_std_x2\altera_xcvr_native_a10_151\synth\twentynm_xcvr_avmm.sv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\gx_std_x2\gx_std_x2\altera_xcvr_native_a10_151\synth\twentynm_xcvr_native.sv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\gx_std_x2\gx_std_x2\altera_xcvr_native_a10_151\synth\altera_xcvr_native_a10_functions_h.sv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\gx_std_x2\gx_std_x2\altera_xcvr_native_a10_151\synth\a10_avmm_h.sv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\gx_std_x2\gx_std_x2\altera_xcvr_native_a10_151\synth\alt_xcvr_native_avmm_csr.sv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\gx_std_x2\gx_std_x2\altera_xcvr_native_a10_151\synth\alt_xcvr_native_prbs_accum.sv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\gx_std_x2\gx_std_x2\altera_xcvr_native_a10_151\synth\alt_xcvr_native_odi_accel.sv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\gx_std_x2\gx_std_x2\altera_xcvr_native_a10_151\synth\alt_xcvr_native_rcfg_arb.sv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\gx_std_x2\gx_std_x2\altera_xcvr_native_a10_151\synth\altera_xcvr_native_a10_false_paths.sdc"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\gx_std_x2\gx_std_x2\altera_xcvr_native_a10_151\synth\plain_files.txt"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\gx_std_x2\gx_std_x2\altera_xcvr_native_a10_151\synth\docs\gx_std_x2_altera_xcvr_native_a10_151_im6thwi_parameters.csv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\gx_std_x2\gx_std_x2\altera_xcvr_native_a10_151\synth\gx_std_x2_altera_xcvr_native_a10_151_im6thwi.sv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\gx_std_x2\gx_std_x2\altera_xcvr_native_a10_151\synth\alt_xcvr_native_rcfg_opt_logic_im6thwi.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/altera/15.1/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_vi/tcl/altera_xcvr_native_a10_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="gx_std_x2" as="xcvr_native_a10_0" />
  <messages>
   <message level="Info" culprit="gx_std_x2">"Generating: gx_std_x2_altera_xcvr_native_a10_151_im6thwi"</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc</message>
   <message level="Info" culprit="xcvr_native_a10_0">Building configuration data for reconfiguration profile 0</message>
  </messages>
 </entity>
</deploy>
