graph G1
node N1 {
	layout [ size: 41, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L1: "Position" {
		layout [ size: 48, 15 ]
	}
	port P1 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
}
node N2 {
	layout [ size: 41, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L2: "Speed" {
		layout [ size: 38, 15 ]
	}
	port P2 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
}
node N3 {
	layout [ size: 61, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L3: "PeriodicSampler1" {
		layout [ size: 103, 15 ]
	}
	port P3 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P4 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N4 {
	layout [ size: 61, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L4: "ZeroOrderHold" {
		layout [ size: 84, 15 ]
	}
	port P5 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P6 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N5 {
	layout [ size: 61, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L5: "PeriodicSampler2" {
		layout [ size: 103, 15 ]
	}
	port P7 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P8 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N6 {
	layout [ size: 41, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L6: "Subtract" {
		layout [ size: 49, 15 ]
	}
	port P9 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P10 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P11 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
}
node N7 {
	layout [ size: 44, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L7: "Integrator2" {
		layout [ size: 62, 15 ]
	}
	port P12 {
		layout [ size: 8, 8 ]
		index: 0
		side: SOUTH
	}
	port P13 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P14 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
	port P15 {
		layout [ size: 8, 8 ]
		index: -3
		side: SOUTH
	}
}
node N8 {
	layout [ size: 44, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L8: "Integrator1" {
		layout [ size: 62, 15 ]
	}
	port P16 {
		layout [ size: 8, 8 ]
		index: 0
		side: SOUTH
	}
	port P17 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P18 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
	port P19 {
		layout [ size: 8, 8 ]
		index: -3
		side: SOUTH
	}
}
node N9 {
	layout [ size: 60, 40 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L9: "in" {
		layout [ size: 11, 15 ]
	}
	port P20 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
}
node N10 {
	layout [ size: 60, 40 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L10: "out" {
		layout [ size: 18, 15 ]
	}
	port P21 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
}
node N11 {
	layout [ size: 10, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L11: "RecordDisassembler" {
		layout [ size: 121, 15 ]
	}
	port P22 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P23 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
	port P24 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
}
node N12 {
	layout [ size: 10, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L12: "RecordAssembler" {
		layout [ size: 104, 15 ]
	}
	port P25 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
	port P26 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P27 {
		layout [ size: 8, 8 ]
		index: -2
		side: WEST
	}
}
node N13 {
	layout [ size: 61, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L13: "ModalModel" {
		layout [ size: 70, 15 ]
	}
	port P28 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P29 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
	port P30 {
		layout [ size: 8, 8 ]
		index: -2
		side: SOUTH
	}
	port P31 {
		layout [ size: 8, 8 ]
		index: -3
		side: SOUTH
	}
}
node N14 {
	layout [ size: 66, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L14: "AttackStartEvent" {
		layout [ size: 98, 15 ]
	}
	port P32 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
}
node N15 {
	layout [ size: 66, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L15: "AttackEndEvent" {
		layout [ size: 93, 15 ]
	}
	port P33 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
}
node N16 {
	layout [ size: 21, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L16: "Register" {
		layout [ size: 49, 15 ]
	}
	port P34 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P35 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
	port P36 {
		layout [ size: 8, 8 ]
		index: -2
		side: SOUTH
	}
}
node N17 {
	layout [ size: 60, 40 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L17: "in" {
		layout [ size: 11, 15 ]
	}
	port P37 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
}
node N18 {
	layout [ size: 60, 40 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L18: "out" {
		layout [ size: 18, 15 ]
	}
	port P38 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
}
node N19 {
	layout [ size: 10, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L19: "RecordDisassembler" {
		layout [ size: 121, 15 ]
	}
	port P39 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P40 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
	port P41 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
}
node N20 {
	layout [ size: 10, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L20: "RecordAssembler" {
		layout [ size: 104, 15 ]
	}
	port P42 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
	port P43 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P44 {
		layout [ size: 8, 8 ]
		index: -2
		side: WEST
	}
}
node N21 {
	layout [ size: 21, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L21: "Register" {
		layout [ size: 49, 15 ]
	}
	port P45 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P46 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
	port P47 {
		layout [ size: 8, 8 ]
		index: -2
		side: SOUTH
	}
}
node N22 {
	layout [ size: 21, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L22: "Merge" {
		layout [ size: 37, 15 ]
	}
	port P48 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P49 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N23 {
	layout [ size: 41, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L23: "PoissonClock" {
		layout [ size: 80, 15 ]
	}
	port P50 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
	port P51 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
}
node N24 {
	layout [ size: 67, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L24: "Uniform" {
		layout [ size: 44, 15 ]
	}
	port P52 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
	port P53 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P54 {
		layout [ size: 8, 8 ]
		index: -2
		side: WEST
	}
	port P55 {
		layout [ size: 8, 8 ]
		index: -3
		side: WEST
	}
}
node N25 {
	layout [ size: 60, 40 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L25: "in" {
		layout [ size: 11, 15 ]
	}
	port P56 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
}
node N26 {
	layout [ size: 60, 40 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L26: "out" {
		layout [ size: 18, 15 ]
	}
	port P57 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
}
node N27 {
	layout [ size: 10, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L27: "RecordAssembler" {
		layout [ size: 104, 15 ]
	}
	port P58 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
	port P59 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P60 {
		layout [ size: 8, 8 ]
		index: -2
		side: WEST
	}
}
node N28 {
	layout [ size: 21, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L28: "Register" {
		layout [ size: 49, 15 ]
	}
	port P61 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P62 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
	port P63 {
		layout [ size: 8, 8 ]
		index: -2
		side: SOUTH
	}
}
node N29 {
	layout [ size: 66, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L29: "AttackStartEvent" {
		layout [ size: 98, 15 ]
	}
	port P64 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
}
node N30 {
	layout [ size: 66, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L30: "AttackEndEvent" {
		layout [ size: 93, 15 ]
	}
	port P65 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
}
node N31 {
	layout [ size: 10, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L31: "RecordDisassembler" {
		layout [ size: 121, 15 ]
	}
	port P66 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P67 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
	port P68 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
}
node N32 {
	layout [ size: 61, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L32: "Inhibit" {
		layout [ size: 34, 15 ]
	}
	port P69 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P70 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
	port P71 {
		layout [ size: 8, 8 ]
		index: -2
		side: SOUTH
	}
}
node N33 {
	layout [ size: 21, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L33: "Register2" {
		layout [ size: 56, 15 ]
	}
	port P72 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P73 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
	port P74 {
		layout [ size: 8, 8 ]
		index: -2
		side: SOUTH
	}
}
node N34 {
	layout [ size: 21, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L34: "Merge" {
		layout [ size: 37, 15 ]
	}
	port P75 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P76 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N35 {
	layout [ size: 41, 31 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L35: "TrueGate" {
		layout [ size: 54, 15 ]
	}
	port P77 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P78 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N36 {
	layout [ size: 41, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L36: "DiscreteClock" {
		layout [ size: 81, 15 ]
	}
	port P79 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
	port P80 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P81 {
		layout [ size: 8, 8 ]
		index: -2
		side: WEST
	}
	port P82 {
		layout [ size: 8, 8 ]
		index: -3
		side: SOUTH
	}
	port P83 {
		layout [ size: 8, 8 ]
		index: -4
		side: SOUTH
	}
}
node N37 {
	layout [ size: 60, 40 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L37: "in" {
		layout [ size: 11, 15 ]
	}
	port P84 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
}
node N38 {
	layout [ size: 60, 40 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L38: "out" {
		layout [ size: 18, 15 ]
	}
	port P85 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
}
node N39 {
	layout [ size: 66, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L39: "RecordingStart" {
		layout [ size: 86, 15 ]
	}
	port P86 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
}
node N40 {
	layout [ size: 66, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L40: "AttackEndEvent" {
		layout [ size: 93, 15 ]
	}
	port P87 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
}
node N41 {
	layout [ size: 61, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L41: "ModalModel" {
		layout [ size: 70, 15 ]
	}
	port P88 {
		layout [ size: 8, 8 ]
		index: 0
		side: SOUTH
	}
	port P89 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
	port P90 {
		layout [ size: 8, 8 ]
		index: -2
		side: SOUTH
	}
	port P91 {
		layout [ size: 8, 8 ]
		index: -3
		side: WEST
	}
	port P92 {
		layout [ size: 8, 8 ]
		index: -4
		side: SOUTH
	}
}
node N42 {
	layout [ size: 66, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L42: "ReplayStart" {
		layout [ size: 68, 15 ]
	}
	port P93 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
}
node N43 {
	layout [ size: 61, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L43: "ZeroOrderHold" {
		layout [ size: 84, 15 ]
	}
	port P94 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P95 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N44 {
	layout [ size: 41, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L44: "Subtract" {
		layout [ size: 49, 15 ]
	}
	port P96 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P97 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P98 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
}
node N45 {
	layout [ size: 41, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L45: "MultiplyDivide4" {
		layout [ size: 87, 15 ]
	}
	port P99 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P100 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P101 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
}
node N46 {
	layout [ size: 87, 25 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L46: "Const" {
		layout [ size: 34, 15 ]
	}
	port P102 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
	port P103 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
}
node N47 {
	layout [ size: 44, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L47: "Integrator2" {
		layout [ size: 62, 15 ]
	}
	port P104 {
		layout [ size: 8, 8 ]
		index: 0
		side: SOUTH
	}
	port P105 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P106 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
	port P107 {
		layout [ size: 8, 8 ]
		index: -3
		side: SOUTH
	}
}
node N48 {
	layout [ size: 44, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L48: "Integrator" {
		layout [ size: 55, 15 ]
	}
	port P108 {
		layout [ size: 8, 8 ]
		index: 0
		side: SOUTH
	}
	port P109 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P110 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
	port P111 {
		layout [ size: 8, 8 ]
		index: -3
		side: SOUTH
	}
}
node N49 {
	layout [ size: 61, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L49: "ZeroOrderHold" {
		layout [ size: 84, 15 ]
	}
	port P112 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P113 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N50 {
	layout [ size: 41, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L50: "Subtract" {
		layout [ size: 49, 15 ]
	}
	port P114 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P115 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P116 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
}
node N51 {
	layout [ size: 41, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L51: "MultiplyDivide4" {
		layout [ size: 87, 15 ]
	}
	port P117 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P118 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P119 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
}
node N52 {
	layout [ size: 87, 25 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L52: "Const" {
		layout [ size: 34, 15 ]
	}
	port P120 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
	port P121 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
}
node N53 {
	layout [ size: 44, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L53: "Integrator2" {
		layout [ size: 62, 15 ]
	}
	port P122 {
		layout [ size: 8, 8 ]
		index: 0
		side: SOUTH
	}
	port P123 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P124 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
	port P125 {
		layout [ size: 8, 8 ]
		index: -3
		side: SOUTH
	}
}
node N54 {
	layout [ size: 44, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L54: "Integrator" {
		layout [ size: 55, 15 ]
	}
	port P126 {
		layout [ size: 8, 8 ]
		index: 0
		side: SOUTH
	}
	port P127 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P128 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
	port P129 {
		layout [ size: 8, 8 ]
		index: -3
		side: SOUTH
	}
}
node N55 {
	layout [ size: 61, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L55: "ZeroOrderHold" {
		layout [ size: 84, 15 ]
	}
	port P130 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P131 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N56 {
	layout [ size: 41, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L56: "Subtract" {
		layout [ size: 49, 15 ]
	}
	port P132 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P133 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P134 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
}
node N57 {
	layout [ size: 41, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L57: "MultiplyDivide4" {
		layout [ size: 87, 15 ]
	}
	port P135 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P136 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P137 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
}
node N58 {
	layout [ size: 87, 25 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L58: "Const" {
		layout [ size: 34, 15 ]
	}
	port P138 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
	port P139 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
}
node N59 {
	layout [ size: 44, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L59: "Integrator2" {
		layout [ size: 62, 15 ]
	}
	port P140 {
		layout [ size: 8, 8 ]
		index: 0
		side: SOUTH
	}
	port P141 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P142 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
	port P143 {
		layout [ size: 8, 8 ]
		index: -3
		side: SOUTH
	}
}
node N60 {
	layout [ size: 44, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L60: "Integrator" {
		layout [ size: 55, 15 ]
	}
	port P144 {
		layout [ size: 8, 8 ]
		index: 0
		side: SOUTH
	}
	port P145 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P146 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
	port P147 {
		layout [ size: 8, 8 ]
		index: -3
		side: SOUTH
	}
}
node N61 {
	layout [ size: 61, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L61: "ZeroOrderHold" {
		layout [ size: 84, 15 ]
	}
	port P148 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P149 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N62 {
	layout [ size: 41, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L62: "Subtract" {
		layout [ size: 49, 15 ]
	}
	port P150 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P151 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P152 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
}
node N63 {
	layout [ size: 41, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L63: "MultiplyDivide4" {
		layout [ size: 87, 15 ]
	}
	port P153 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P154 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P155 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
}
node N64 {
	layout [ size: 87, 25 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L64: "Const" {
		layout [ size: 34, 15 ]
	}
	port P156 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
	port P157 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
}
node N65 {
	layout [ size: 44, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L65: "Integrator2" {
		layout [ size: 62, 15 ]
	}
	port P158 {
		layout [ size: 8, 8 ]
		index: 0
		side: SOUTH
	}
	port P159 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P160 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
	port P161 {
		layout [ size: 8, 8 ]
		index: -3
		side: SOUTH
	}
}
node N66 {
	layout [ size: 44, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L66: "Integrator" {
		layout [ size: 55, 15 ]
	}
	port P162 {
		layout [ size: 8, 8 ]
		index: 0
		side: SOUTH
	}
	port P163 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P164 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
	port P165 {
		layout [ size: 8, 8 ]
		index: -3
		side: SOUTH
	}
}
node N67 {
	layout [ size: 61, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L67: "ZeroOrderHold" {
		layout [ size: 84, 15 ]
	}
	port P166 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P167 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N68 {
	layout [ size: 41, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L68: "Subtract" {
		layout [ size: 49, 15 ]
	}
	port P168 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P169 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P170 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
}
node N69 {
	layout [ size: 41, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L69: "MultiplyDivide4" {
		layout [ size: 87, 15 ]
	}
	port P171 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P172 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P173 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
}
node N70 {
	layout [ size: 87, 25 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L70: "Const" {
		layout [ size: 34, 15 ]
	}
	port P174 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
	port P175 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
}
node N71 {
	layout [ size: 44, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L71: "Integrator2" {
		layout [ size: 62, 15 ]
	}
	port P176 {
		layout [ size: 8, 8 ]
		index: 0
		side: SOUTH
	}
	port P177 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P178 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
	port P179 {
		layout [ size: 8, 8 ]
		index: -3
		side: SOUTH
	}
}
node N72 {
	layout [ size: 44, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L72: "Integrator" {
		layout [ size: 55, 15 ]
	}
	port P180 {
		layout [ size: 8, 8 ]
		index: 0
		side: SOUTH
	}
	port P181 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P182 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
	port P183 {
		layout [ size: 8, 8 ]
		index: -3
		side: SOUTH
	}
}
edge E1: N3.P4 -> N2.P2
edge E2: N3.P4 -> N43.P94
edge E3: N3.P4 -> N49.P112
edge E4: N3.P4 -> N55.P130
edge E5: N3.P4 -> N61.P148
edge E6: N3.P4 -> N67.P166
edge E7: N4.P6 -> N6.P9
edge E8: N5.P8 -> N1.P1
edge E9: N6.P11 -> N8.P17
edge E10: N7.P14 -> N5.P7
edge E11: N8.P18 -> N3.P3
edge E12: N8.P18 -> N6.P10
edge E13: N8.P18 -> N7.P13
edge E14: N9.P20 -> N11.P22
edge E15: N11.P24 -> N13.P28
edge E16: N11.P23 -> N16.P34
edge E17: N12.P25 -> N10.P21
edge E18: N13.P29 -> N12.P27
edge E19: N13.P29 -> N16.P36
edge E20: N14.P32 -> N13.P30
edge E21: N15.P33 -> N13.P31
edge E22: N16.P35 -> N12.P26
edge E23: N17.P37 -> N19.P39
edge E24: N19.P40 -> N21.P45
edge E25: N19.P41 -> N22.P48
edge E26: N20.P42 -> N18.P38
edge E27: N21.P46 -> N20.P43
edge E28: N22.P49 -> N20.P44
edge E29: N22.P49 -> N21.P47
edge E30: N23.P50 -> N24.P53
edge E31: N24.P52 -> N22.P48
edge E32: N25.P56 -> N31.P66
edge E33: N27.P58 -> N26.P57
edge E34: N28.P62 -> N27.P59
edge E35: N29.P64 -> N34.P75
edge E36: N30.P65 -> N34.P75
edge E37: N31.P67 -> N28.P61
edge E38: N31.P68 -> N32.P69
edge E39: N31.P68 -> N33.P74
edge E40: N32.P70 -> N27.P60
edge E41: N32.P70 -> N28.P63
edge E42: N33.P73 -> N35.P77
edge E43: N34.P76 -> N33.P72
edge E44: N35.P78 -> N32.P71
edge E45: N36.P79 -> N4.P5
edge E46: N37.P84 -> N41.P91
edge E47: N39.P86 -> N41.P88
edge E48: N40.P87 -> N41.P92
edge E49: N41.P89 -> N38.P85
edge E50: N42.P93 -> N41.P90
edge E51: N43.P95 -> N44.P96
edge E52: N44.P98 -> N45.P99
edge E53: N45.P101 -> N48.P109
edge E54: N46.P102 -> N45.P100
edge E55: N47.P106 -> N1.P1
edge E56: N48.P110 -> N44.P97
edge E57: N48.P110 -> N47.P105
edge E58: N48.P110 -> N2.P2
edge E59: N49.P113 -> N50.P114
edge E60: N50.P116 -> N51.P117
edge E61: N51.P119 -> N54.P127
edge E62: N52.P120 -> N51.P118
edge E63: N53.P124 -> N1.P1
edge E64: N54.P128 -> N50.P115
edge E65: N54.P128 -> N53.P123
edge E66: N54.P128 -> N2.P2
edge E67: N55.P131 -> N56.P132
edge E68: N56.P134 -> N57.P135
edge E69: N57.P137 -> N60.P145
edge E70: N58.P138 -> N57.P136
edge E71: N59.P142 -> N1.P1
edge E72: N60.P146 -> N56.P133
edge E73: N60.P146 -> N59.P141
edge E74: N60.P146 -> N2.P2
edge E75: N61.P149 -> N62.P150
edge E76: N62.P152 -> N63.P153
edge E77: N63.P155 -> N66.P163
edge E78: N64.P156 -> N63.P154
edge E79: N65.P160 -> N1.P1
edge E80: N66.P164 -> N62.P151
edge E81: N66.P164 -> N65.P159
edge E82: N66.P164 -> N2.P2
edge E83: N67.P167 -> N68.P168
edge E84: N68.P170 -> N69.P171
edge E85: N69.P173 -> N72.P181
edge E86: N70.P174 -> N69.P172
edge E87: N71.P178 -> N1.P1
edge E88: N72.P182 -> N68.P169
edge E89: N72.P182 -> N71.P177
edge E90: N72.P182 -> N2.P2
