Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Nov 25 23:58:51 2022
| Host         : Unicx running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file elevator_control_sets_placed.rpt
| Design       : elevator
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            4 |
| No           | No                    | Yes                    |              10 |            5 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               6 |            3 |
| Yes          | No                    | Yes                    |              64 |           12 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+---------------+------------------+------------------+----------------+--------------+
|        Clock Signal        | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+---------------+------------------+------------------+----------------+--------------+
|  u2/CLK                    | open0         |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |               |                  |                1 |              2 |         2.00 |
|  u2/CLK                    |               |                  |                1 |              3 |         3.00 |
|  u2/CLK                    |               | u1/reset         |                2 |              5 |         2.50 |
|  u2/CLK                    | btn_off0      |                  |                2 |              5 |         2.50 |
|  next_floor_reg[4]_i_2_n_0 |               |                  |                2 |              5 |         2.50 |
|  u1/clk_div_reg_0          |               | u1/reset         |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG             | u2/count_n_0  | u1/reset         |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG             | u1/count_n_0  | u1/reset         |                5 |             32 |         6.40 |
+----------------------------+---------------+------------------+------------------+----------------+--------------+


