//Register bit masks for reading
#define RADIO_RSSI_ADC_D		0x3ff		//Bits [9:0]
#define RADIO_TX_DAC_RESET		0x400		//Bit 10
#define RADIO_TX_DAC_PLL_LOCK	0x800		//Bit 11
#define RADIO_RSSI_ADC_OTR		0x1000		//Bit 12
#define RADIO_DIPSW				0x1E000		//Bits [16:13]
#define RADIO_ADC_RX_PWDNB		0x20000		//Bit 17
#define RADIO_ADC_RX_PWDNA		0x40000		//Bit 18
#define RADIO_ADC_RX_OTRB		0x80000		//Bit 19
#define RADIO_ADC_RX_OTRA		0x100000	//Bit 20
#define RADIO_ADC_RX_DFS		0x200000	//Bit 21
#define RADIO_ADC_RX_DCS		0x400000	//Bit 22
#define RADIO_ANTSW				0x1800000	//Bits [24:23]
#define RADIO_5PA				0x2000000	//Bit 25
#define RADIO_24PA				0x4000000	//Bit 26
#define RADIO_LD				0x8000000	//Bit 27
#define RADIO_RXHP				0x10000000	//Bit 28
#define RADIO_RXEN				0x20000000	//Bit 29
#define RADIO_TXEN				0x40000000	//Bit 30
#define RADIO_SHDN				0x80000000	//Bit 31

//Register bit masks for writing
#define RADIO_TX_DAC_RESET		0x400		//Bit 10
#define RSSI_ADC_SLEEP			0x10000		//Bit 16
#define RADIO_ADC_RX_PWDNB		0x20000		//Bit 17
#define RADIO_ADC_RX_PWDNA		0x40000		//Bit 18
#define RADIO_LED0				0x80000		//Bit 19
#define RADIO_LED1				0x100000	//Bit 20
#define RADIO_LED2				0x200000	//Bit 21
#define RADIO_ADC_RX_DCS		0x400000	//Bit 22
#define RADIO_ANTSW				0x1800000	//Bits [24:23]
#define RADIO_5PA				0x2000000	//Bit 25
#define RADIO_24PA				0x4000000	//Bit 26
#define RADIO_RXHP				0x10000000	//Bit 28
#define RADIO_RXEN				0x20000000	//Bit 29
#define RADIO_TXEN				0x40000000	//Bit 30
#define RADIO_SHDN				0x80000000	//Bit 31
