// Copyright (C) 2020 Intel Corporation.
// SPDX-License-Identifier: MIT

//------------------------------------------------------------------------------

$OFS_ROOTDIR/ofs-common/src/fpga_family/agilex/pcie_ss/ofs_fim_axis_if.sv
$OFS_ROOTDIR/ofs-common/src/fpga_family/agilex/pcie_ss/axis_reg_pcie_txs.sv
$OFS_ROOTDIR/ofs-common/src/fpga_family/agilex/pcie_ss/tx_aligner.sv
$OFS_ROOTDIR/ofs-common/src/fpga_family/agilex/pcie_ss/pcie_bridge.sv
$OFS_ROOTDIR/ofs-common/src/fpga_family/agilex/pcie_ss/pcie_bridge_cdc.sv
$OFS_ROOTDIR/ofs-common/src/fpga_family/agilex/pcie_ss/pcie_rx_bridge_cdc.sv
$OFS_ROOTDIR/ofs-common/src/fpga_family/agilex/pcie_ss/pcie_tx_bridge_cdc.sv
$OFS_ROOTDIR/ofs-common/src/fpga_family/agilex/pcie_ss/pcie_checker.sv
$OFS_ROOTDIR/ofs-common/src/fpga_family/agilex/pcie_ss/pcie_rx_bridge_htile.sv
$OFS_ROOTDIR/ofs-common/src/fpga_family/agilex/pcie_ss/pcie_rx_bridge.sv
$OFS_ROOTDIR/ofs-common/src/fpga_family/agilex/pcie_ss/pcie_tx_bridge.sv
$OFS_ROOTDIR/ofs-common/src/fpga_family/agilex/pcie_ss/pcie_tx_bridge_htile.sv
$OFS_ROOTDIR/ofs-common/src/fpga_family/agilex/pcie_ss/pcie_rx_bridge_ptile.sv
$OFS_ROOTDIR/ofs-common/src/fpga_family/agilex/pcie_ss/pcie_tx_bridge_ptile.sv
$OFS_ROOTDIR/ofs-common/src/fpga_family/agilex/pcie_ss/pcie_csr.sv
$OFS_ROOTDIR/ofs-common/src/fpga_family/agilex/pcie_ss/pcie_flr_resync.sv
$OFS_ROOTDIR/ofs-common/src/fpga_family/agilex/pcie_ss/pcie_err_checker.sv
$OFS_ROOTDIR/ofs-common/src/fpga_family/agilex/pcie_ss/pcie_ss_csr_if.sv
$OFS_ROOTDIR/ofs-common/src/fpga_family/agilex/pcie_ss/pcie_ss_if.sv
$OFS_ROOTDIR/ofs-common/src/fpga_family/agilex/pcie_ss/pcie_top.sv
$OFS_ROOTDIR/ofs-common/src/fpga_family/agilex/pcie_ss/pcie_ss_top.sv
$OFS_ROOTDIR/ofs-common/src/fpga_family/agilex/pcie_ss/pcie_wrapper.sv
$OFS_ROOTDIR/ofs-common/src/fpga_family/agilex/pcie_ss/axi_s_adapter.sv

