[{"DBLP title": "Larrabee: A Many-Core x86 Architecture for Visual Computing.", "DBLP authors": ["Larry Seiler", "Doug Carmean", "Eric Sprangle", "Tom Forsyth", "Pradeep Dubey", "Stephen Junkins", "Adam Lake", "Robert Cavin", "Roger Espasa", "Ed Grochowski", "Toni Juan", "Michael Abrash", "Jeremy Sugerman", "Pat Hanrahan"], "year": 2009, "MAG papers": [{"PaperId": 1990800384, "PaperTitle": "larrabee a many core x86 architecture for visual computing", "Year": 2009, "CitationCount": 119, "EstimatedCitation": 136, "Affiliations": {"stanford university": 2.0, "intel": 11.0}}], "source": "ES"}, {"DBLP title": "Parallelism-Aware Batch Scheduling: Enabling High-Performance and Fair Shared Memory Controllers.", "DBLP authors": ["Onur Mutlu", "Thomas Moscibroda"], "year": 2009, "MAG papers": [{"PaperId": 2115401821, "PaperTitle": "parallelism aware batch scheduling enabling high performance and fair shared memory controllers", "Year": 2009, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"carnegie mellon university": 1.0, "microsoft": 1.0}}], "source": "ES"}, {"DBLP title": "Cost-Efficient Dragonfly Topology for Large-Scale Systems.", "DBLP authors": ["John Kim", "William J. Dally", "Steve Scott", "Dennis Abts"], "year": 2009, "MAG papers": [{"PaperId": 2133133739, "PaperTitle": "cost efficient dragonfly topology for large scale systems", "Year": 2009, "CitationCount": 50, "EstimatedCitation": 92, "Affiliations": {"google": 1.0, "northwestern university": 1.0, "stanford university": 1.0, "cray": 1.0}}, {"PaperId": 1971490020, "PaperTitle": "cost efficient dragonfly topology for large scale systems", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"google": 1.0, "stanford university": 1.0, "cray": 1.0, "northwestern university": 1.0}}], "source": "ES"}, {"DBLP title": "Server Designs for Warehouse-Computing Environments.", "DBLP authors": ["Kevin T. Lim", "Parthasarathy Ranganathan", "Jichuan Chang", "Chandrakant D. Patel", "Trevor N. Mudge", "Steven K. Reinhardt"], "year": 2009, "MAG papers": [{"PaperId": 1998379174, "PaperTitle": "server designs for warehouse computing environments", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of michigan": 3.0, "hewlett packard": 3.0}}], "source": "ES"}, {"DBLP title": "Using Intradisk Parallelism to Build Energy-Efficient Storage Systems.", "DBLP authors": ["Sudhanva Gurumurthi", "Sriram Sankar", "Mircea R. Stan"], "year": 2009, "MAG papers": [{"PaperId": 2144159141, "PaperTitle": "using intradisk parallelism to build energy efficient storage systems", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"microsoft": 1.0, "university of virginia": 2.0}}], "source": "ES"}, {"DBLP title": "Flexible Hardware Acceleration for Instruction-Grain Lifeguards.", "DBLP authors": ["Shimin Chen", "Michael Kozuch", "Phillip B. Gibbons", "Michael P. Ryan", "Theodoros Strigkos", "Todd C. Mowry", "Olatunji Ruwase", "Evangelos Vlachos", "Babak Falsafi", "Vijaya Ramachandran"], "year": 2009, "MAG papers": [{"PaperId": 2027354643, "PaperTitle": "flexible hardware acceleration for instruction grain lifeguards", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"intel": 4.0, "carnegie mellon university": 4.0, "university of texas at austin": 1.0, "ecole normale superieure": 1.0}}], "source": "ES"}, {"DBLP title": "Atom-Aid: Detecting and Surviving Atomicity Violations.", "DBLP authors": ["Brandon Lucia", "Joseph Devietti", "Luis Ceze", "Karin Strauss"], "year": 2009, "MAG papers": [{"PaperId": 2001866549, "PaperTitle": "atom aid detecting and surviving atomicity violations", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of washington": 4.0}}], "source": "ES"}, {"DBLP title": "SoftSig: Software-Exposed Hardware Signatures for Code Analysis and Optimization.", "DBLP authors": ["James Tuck", "Wonsun Ahn", "Josep Torrellas", "Luis Ceze"], "year": 2009, "MAG papers": [{"PaperId": 2049151908, "PaperTitle": "softsig software exposed hardware signatures for code analysis and optimization", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of washington": 1.0, "university of illinois at urbana champaign": 2.0, "north carolina state university": 1.0}}], "source": "ES"}, {"DBLP title": "Trading Off Cache Capacity for Low-Voltage Operation.", "DBLP authors": ["Chris Wilkerson", "Hongliang Gao", "Alaa R. Alameldeen", "Zeshan Chishti", "Muhammad M. Khellah", "Shih-Lien Lu"], "year": 2009, "MAG papers": [{"PaperId": 2163234350, "PaperTitle": "trading off cache capacity for low voltage operation", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"intel": 6.0}}], "source": "ES"}, {"DBLP title": "Mixed-Signal Approximate Computation: A Neural Predictor Case Study.", "DBLP authors": ["Ren\u00e9e St. Amant", "Daniel A. Jim\u00e9nez", "Doug Burger"], "year": 2009, "MAG papers": [{"PaperId": 2062664368, "PaperTitle": "mixed signal approximate computation a neural predictor case study", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of texas at san antonio": 1.0, "university of texas at austin": 1.0, "microsoft": 1.0}}], "source": "ES"}, {"DBLP title": "Temperature Variation Characterization and Thermal Management of Multicore Architectures.", "DBLP authors": ["Eren Kursun", "Chen-Yong Cher"], "year": 2009, "MAG papers": [{"PaperId": 1980622359, "PaperTitle": "temperature variation characterization and thermal management of multicore architectures", "Year": 2009, "CitationCount": 44, "EstimatedCitation": 70, "Affiliations": {"ibm": 2.0}}], "source": "ES"}, {"DBLP title": "Revival: A Variation-Tolerant Architecture Using Voltage Interpolation and Variable Latency.", "DBLP authors": ["Xiaoyao Liang", "Gu-Yeon Wei", "David M. Brooks"], "year": 2009, "MAG papers": [{"PaperId": 1973248777, "PaperTitle": "revival a variation tolerant architecture using voltage interpolation and variable latency", "Year": 2009, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"harvard university": 3.0}}], "source": "ES"}, {"DBLP title": "One of the Last Updates on Rambus Standardization Skullduggery.", "DBLP authors": ["Richard H. Stern"], "year": 2009, "MAG papers": [{"PaperId": 1990669810, "PaperTitle": "one of the last updates on rambus standardization skullduggery", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "System Green.", "DBLP authors": ["Richard Mateosian"], "year": 2009, "MAG papers": [], "source": null}, {"DBLP title": "Rock: A High-Performance Sparc CMT Processor.", "DBLP authors": ["Shailender Chaudhry", "Robert Cypher", "Magnus Ekman", "Martin Karlsson", "Anders Landin", "Sherman Yip", "H\u00e5kan Zeffer", "Marc Tremblay"], "year": 2009, "MAG papers": [{"PaperId": 2120142006, "PaperTitle": "rock a high performance sparc cmt processor", "Year": 2009, "CitationCount": 118, "EstimatedCitation": 172, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Godson-3: A Scalable Multicore RISC Processor with x86 Emulation.", "DBLP authors": ["Weiwu Hu", "Jian Wang", "Xiang Gao", "Yunji Chen", "Qi Liu", "Guojie Li"], "year": 2009, "MAG papers": [{"PaperId": 2032829170, "PaperTitle": "godson 3 a scalable multicore risc processor with x86 emulation", "Year": 2009, "CitationCount": 82, "EstimatedCitation": 139, "Affiliations": {"chinese academy of sciences": 6.0}}], "source": "ES"}, {"DBLP title": "Broadcom mediaDSP: A Platform for Building Programmable Multicore Video Processors.", "DBLP authors": ["Richard Selvaggi", "Larry Pearlstein"], "year": 2009, "MAG papers": [{"PaperId": 2092776177, "PaperTitle": "broadcom mediadsp a platform for building programmable multicore video processors", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"broadcom": 2.0}}], "source": "ES"}, {"DBLP title": "A New 40-nm FPGA and ASIC Common Platform.", "DBLP authors": ["Dan Mansur"], "year": 2009, "MAG papers": [{"PaperId": 2036476516, "PaperTitle": "a new 40 nm fpga and asic common platform", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"altera": 1.0}}], "source": "ES"}, {"DBLP title": "Voice Processors Based on the Human Hearing System.", "DBLP authors": ["Lloyd Watts", "Dana Massie", "Allen Sansano", "Jim Huey"], "year": 2009, "MAG papers": [{"PaperId": 1997518616, "PaperTitle": "voice processors based on the human hearing system", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"audience": 4.0}}], "source": "ES"}, {"DBLP title": "No More Wishful Thinking.", "DBLP authors": ["Richard Mateosian"], "year": 2009, "MAG papers": [{"PaperId": 1997232680, "PaperTitle": "no more wishful thinking", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"pacific bell": 1.0}}], "source": "ES"}, {"DBLP title": "Maintaining I/O Data Coherence in Embedded Multicore Systems.", "DBLP authors": ["Thomas B. Berg"], "year": 2009, "MAG papers": [{"PaperId": 2102565343, "PaperTitle": "maintaining i o data coherence in embedded multicore systems", "Year": 2009, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Double-Data-Rate, Wave-Pipelined Interconnect for Asynchronous NoCs.", "DBLP authors": ["Jiang Xu", "Wayne H. Wolf", "Wei Zhang"], "year": 2009, "MAG papers": [{"PaperId": 2030779358, "PaperTitle": "double data rate wave pipelined interconnect for asynchronous nocs", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"georgia institute of technology": 1.0, "princeton university": 1.0, "hong kong university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "MPA: Parallelizing an Application onto a Multicore Platform Made Easy.", "DBLP authors": ["Jean-Yves Mignolet", "Rogier Baert", "Thomas J. Ashby", "Prabhat Avasare", "Hye-On Jang", "Jae Cheol Son"], "year": 2009, "MAG papers": [{"PaperId": 2017445257, "PaperTitle": "mpa parallelizing an application onto a multicore platform made easy", "Year": 2009, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"samsung": 2.0, "katholieke universiteit leuven": 4.0}}], "source": "ES"}, {"DBLP title": "Software Standards for the Multicore Era.", "DBLP authors": ["Jim Holt", "Anant Agarwal", "Sven Brehmer", "Max J. Domeika", "Patrick Griffin", "Frank Schirrmeister"], "year": 2009, "MAG papers": [{"PaperId": 2011868109, "PaperTitle": "software standards for the multicore era", "Year": 2009, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"massachusetts institute of technology": 1.0, "intel": 1.0, "synopsys": 1.0, "freescale semiconductor": 1.0}}], "source": "ES"}, {"DBLP title": "Memory Subsystems in High-End Routers.", "DBLP authors": ["Feng Wang", "Mounir Hamdi"], "year": 2009, "MAG papers": [{"PaperId": 2000038758, "PaperTitle": "memory subsystems in high end routers", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"hong kong university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "Building Many-Core Processor-to-DRAM Networks with Monolithic CMOS Silicon Photonics.", "DBLP authors": ["Christopher Batten", "Ajay Joshi", "Jason Orcutt", "Anatol Khilo", "Benjamin Moss", "Charles Holzwarth", "Milos A. Popovic", "Hanqing Li", "Henry I. Smith", "Judy L. Hoyt", "Franz X. K\u00e4rtner", "Rajeev J. Ram", "Vladimir Stojanovic", "Krste Asanovic"], "year": 2009, "MAG papers": [{"PaperId": 2128784961, "PaperTitle": "building many core processor to dram networks with monolithic cmos silicon photonics", "Year": 2009, "CitationCount": 178, "EstimatedCitation": 539, "Affiliations": {"massachusetts institute of technology": 13.0, "university of california berkeley": 1.0}}], "source": "ES"}, {"DBLP title": "Practical High-Throughput Crossbar Scheduling.", "DBLP authors": ["Nikos Chrysos", "Giorgos Dimitrakopoulos"], "year": 2009, "MAG papers": [{"PaperId": 2134495148, "PaperTitle": "practical high throughput crossbar scheduling", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Coherency Hub Design for Multisocket Sun Servers with CoolThreads Technology.", "DBLP authors": ["John R. Feehrer", "Paul Rotker", "Milton Shih", "Paul Gingras", "Peter Yakutis", "Stephen Phillips", "John Heath"], "year": 2009, "MAG papers": [{"PaperId": 2068334544, "PaperTitle": "coherency hub design for multisocket sun servers with coolthreads technology", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"sun microsystems": 6.0, "university of southern maine": 1.0}}], "source": "ES"}, {"DBLP title": "Express Virtual Channels with Capacitively Driven Global Links.", "DBLP authors": ["Tushar Krishna", "Amit Kumar", "Li-Shiuan Peh", "Jacob Postman", "Patrick Chiang", "Mattan Erez"], "year": 2009, "MAG papers": [{"PaperId": 2016737817, "PaperTitle": "express virtual channels with capacitively driven global links", "Year": 2009, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"oregon state university": 2.0, "princeton university": 3.0, "university of texas at austin": 1.0}}], "source": "ES"}, {"DBLP title": "A High-Speed Optical Multidrop Bus for Computer Interconnections.", "DBLP authors": ["Michael R. T. Tan", "Paul Rosenberg", "Jong Souk Yeo", "Moray McLaren", "Sagi Mathai", "Terry Morris", "Huei Pei Kuo", "Joseph Straznicky", "Norman P. Jouppi", "Shih-Yuan Wang"], "year": 2009, "MAG papers": [{"PaperId": 2104135477, "PaperTitle": "a high speed optical multidrop bus for computer interconnections", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 61, "Affiliations": {"hewlett packard": 10.0}}], "source": "ES"}, {"DBLP title": "Photonic NoCs: System-Level Design Exploration.", "DBLP authors": ["Michele Petracca", "Benjamin G. Lee", "Keren Bergman", "Luca P. Carloni"], "year": 2009, "MAG papers": [{"PaperId": 2113032649, "PaperTitle": "photonic nocs system level design exploration", "Year": 2009, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"columbia university": 4.0}}], "source": "ES"}, {"DBLP title": "Dynamic Multicore Resource Management: A Machine Learning Approach.", "DBLP authors": ["Jos\u00e9 F. Mart\u00ednez", "Engin Ipek"], "year": 2009, "MAG papers": [{"PaperId": 2080360626, "PaperTitle": "dynamic multicore resource management a machine learning approach", "Year": 2009, "CitationCount": 64, "EstimatedCitation": 83, "Affiliations": {"university of rochester": 1.0, "cornell university": 1.0}}], "source": "ES"}, {"DBLP title": "A Benchmark Characterization of the EEMBC Benchmark Suite.", "DBLP authors": ["Jason A. Poovey", "Thomas M. Conte", "Markus Levy", "Shay Gal-On"], "year": 2009, "MAG papers": [{"PaperId": 2028665553, "PaperTitle": "a benchmark characterization of the eembc benchmark suite", "Year": 2009, "CitationCount": 169, "EstimatedCitation": 169, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Real-Time Operating Systems for Small Microcontrollers.", "DBLP authors": ["Tran Nguyen Bao Anh", "Su-Lim Tan"], "year": 2009, "MAG papers": [{"PaperId": 2072880205, "PaperTitle": "real time operating systems for small microcontrollers", "Year": 2009, "CitationCount": 30, "EstimatedCitation": 96, "Affiliations": {"nanyang technological university": 1.0}}], "source": "ES"}, {"DBLP title": "Memory Built-in Self Test in Multicore Chips with Mesh-Based Networks.", "DBLP authors": ["Hsiang-Ning Liu", "Yu-Jen Huang", "Jin-Fu Li"], "year": 2009, "MAG papers": [{"PaperId": 2005756324, "PaperTitle": "memory built in self test in multicore chips with mesh based networks", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"national central university": 3.0}}], "source": "ES"}, {"DBLP title": "Hardware-Software Codesign for High-Speed Signature-based Virus Scanning.", "DBLP authors": ["Ying-Dar Lin", "Po-Ching Lin", "Yuan-Cheng Lai", "Tai-Ying Liu"], "year": 2009, "MAG papers": [{"PaperId": 2012457916, "PaperTitle": "hardware software codesign for high speed signature based virus scanning", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"national taiwan university of science and technology": 1.0, "national chiao tung university": 1.0, "national chung cheng university": 1.0}}], "source": "ES"}, {"DBLP title": "Domain Partitioning Technology for Embedded Multicore Processors.", "DBLP authors": ["Tohru Nojiri", "Yuki Kondo", "Naohiko Irie", "Masayuki Ito", "Hajime Sasaki", "Hideo Maejima"], "year": 2009, "MAG papers": [{"PaperId": 1963686823, "PaperTitle": "domain partitioning technology for embedded multicore processors", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"renesas electronics": 2.0, "hitachi": 3.0, "tokyo institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "A Full HD Multistandard Video Codec for Mobile Applications.", "DBLP authors": ["Motoki Kimura", "Kenichi Iwata", "Seiji Mochizuki", "Hiroshi Ueda", "Masakazu Ehama", "Hiromi Watanabe"], "year": 2009, "MAG papers": [{"PaperId": 2123169832, "PaperTitle": "a full hd multistandard video codec for mobile applications", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"renesas electronics": 6.0}}], "source": "ES"}, {"DBLP title": "Real-Time Object Recognition with Neuro-Fuzzy Controlled Workload-Aware Task Pipelining.", "DBLP authors": ["Joo-Young Kim", "Minsu Kim", "Seungjin Lee", "Jinwook Oh", "Sejong Oh", "Hoi-Jun Yoo"], "year": 2009, "MAG papers": [{"PaperId": 2018763489, "PaperTitle": "real time object recognition with neuro fuzzy controlled workload aware task pipelining", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"kaist": 6.0}}], "source": "ES"}, {"DBLP title": "Architecture Design of Versatile Recognition Processor for Sensornet Applications.", "DBLP authors": ["Yuichi Hori", "Yuya Hanai", "Jun Nishimura", "Tadahiro Kuroda"], "year": 2009, "MAG papers": [{"PaperId": 2130934995, "PaperTitle": "architecture design of versatile recognition processor for sensornet applications", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"keio university": 4.0}}], "source": "ES"}, {"DBLP title": "A QVGA-Size Pixel-Parallel Image Processor for 1, 000-fps Vision.", "DBLP authors": ["Takashi Komuro", "Atsushi Iwashita", "Masatoshi Ishikawa"], "year": 2009, "MAG papers": [{"PaperId": 2120339890, "PaperTitle": "a qvga size pixel parallel image processor for 1 000 fps vision", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of tokyo": 3.0}}], "source": "ES"}, {"DBLP title": "Architecting Storage for the Cloud Computing Era.", "DBLP authors": ["Sudhanva Gurumurthi"], "year": 2009, "MAG papers": [{"PaperId": 2120007026, "PaperTitle": "architecting storage for the cloud computing era", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of virginia": 1.0}}], "source": "ES"}]