module regfile (
    input clk,
    input rst,
    input [4:0] reg_addr1, reg_addr2, // address of the registers
    input [4:0] writereg_addr, // write register address
    input write_en,
    input [31:0] write_data,
    output reg [31:0] reg_read1, reg_read2 // output from registers
);

reg [31:0] registers [31:0]; // 32 registers - 32 bits






integer i;



// Read1
always @(posedge clk or posedge rst) begin
    if(rst)
    begin
        reg_read1 <= 32'b0;
        for (i=0; i<32; i=i+1) begin
        registers[i] <= 0;
        end
    end
    else
    reg_read1 <= registers[reg_addr1]; // If immediate only reads addr1
end

// Read2
always @(posedge clk or posedge rst) begin
    if(rst)
        reg_read2 <= 32'b0;
    else
    reg_read2 <= registers[reg_addr2];
end

// Write
always @(posedge clk) begin
    if(write_en) begin
        registers[writereg_addr] <= write_data; //Se for immediate pÃ´r o if para nao ler dois registos
        $display("Write %h into reg pos %d\n\n", write_data, writereg_addr);
    end
end
endmodule