ABC: A system for sequential synthesis and verification. http://www.eecs.berkeley.edu/~alanmi/abc/.
Amr T. Abdel-Hamid , Sofiene Tahar , El Mostapha Aboulhamid, A Public-Key Watermarking Technique for IP Designs, Proceedings of the conference on Design, Automation and Test in Europe, p.330-335, March 07-11, 2005[doi>10.1109/DATE.2005.32]
Mainak Banga , Michael S. Hsiao, A region based approach for the identification of hardware Trojans, Proceedings of the 2008 IEEE International Workshop on Hardware-Oriented Security and Trust, p.40-47, June 09-09, 2008[doi>10.1109/HST.2008.4559047]
BLIF. Berkeley gic Interchange Format. http://www.ece.cmu.edu/~ee760/760docs/blif.pdf.
B. S. Cohen. 2007. On integrated circuits supply chain issues in a global commercial marketâ€”Defense security and access concerns. Information Technology and Systems Division, Institute for Defense Analyses (Statement before US House of Representatives Armed Services Subcommittee 3/14/07).
Aijiao Cui , Chip-Hong Chang , S. Tahar , A. T. Abdel-Hamid, A Robust FSM Watermarking Scheme for IP Protection of Sequential Circuit Design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.5, p.678-690, May 2011[doi>10.1109/TCAD.2010.2098131]
Defense Science Board 2005. Report of the defense science board task force on high performance microchip supply.
Zheng Gong , Marc X. Makkes, Hardware Trojan side-channels based on physical unclonable functions, Proceedings of the 5th IFIP WG 11.2 international conference on Information security theory and practice: security and privacy of mobile devices in wireless communication, June 01-03, 2011, Heraklion, Crete, Greece
Junjun Gu , Gang Qu , Qiang Zhou, Information hiding for trusted system design, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630093]
Gary D. Hachtel , Fabio Somenzi, Logic Synthesis and Verification Algorithms, Kluwer Academic Publishers, Norwell, MA, 2000
Cynthia E. Irvine , Karl Levitt, Trusted hardware: can it be trustworthy?, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278482]
Timothy Kam, Synthesis of Finite State Machines: Functional Optimization, Kluwer Academic Publishers, Norwell, MA, 1996
M. Lewandowski, R. Meana, M. Morrison, and S. Katkoori. 2012. A novel method for watermarking sequential circuits. In Proceedings of the IEEE International Symposium on Hardware-Oriented Security and Trust. 21--24.
A. L. Oliveira, Techniques for the creation of digital watermarks in sequential circuit designs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.9, p.1101-1117, November 2006[doi>10.1109/43.945306]
Reza Rad , Jim Plusquellic , Mohammad Tehranipoor, Sensitivity analysis to hardware Trojans using power supply transient signals, Proceedings of the 2008 IEEE International Workshop on Hardware-Oriented Security and Trust, p.3-7, June 09-09, 2008[doi>10.1109/HST.2008.4559037]
Jeyavijayan Rajendran , Youngok Pino , Ozgur Sinanoglu , Ramesh Karri, Security analysis of logic obfuscation, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228377]
Jarrod A. Roy , Farinaz Koushanfar , Igor L. Markov, EPIC: ending piracy of integrated circuits, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403631]
G. Edward Suh , Srinivas Devadas, Physical unclonable functions for device authentication and secret key generation, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278484]
I. Torunoglu and E. Charbon. 2000. Watermarking-based copyright protection of sequential functions. IEEE J. Solid-State Circuits, 35, 3, 434--440.
Steve Trimberger, Trusted design in FPGAs, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278483]
C. Umans , T. Villa , A. L. Sangiovanni-Vincentelli, Complexity of two-level logic minimization, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.7, p.1230-1246, July 2006[doi>10.1109/TCAD.2005.855944]
Xiaoxiao Wang , Mohammad Tehranipoor , Jim Plusquellic, Detecting malicious inclusions in secure hardware: Challenges and solutions, Proceedings of the 2008 IEEE International Workshop on Hardware-Oriented Security and Trust, p.15-19, June 09-09, 2008[doi>10.1109/HST.2008.4559039]
Sheng Wei , Kai Li , Farinaz Koushanfar , Miodrag Potkonjak, Hardware Trojan horse benchmark via optimal creation and placement of malicious circuitry, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228378]
Lin Yuan , Gang Qu , T. Villa , A. Sangiovanni-Vincentelli, An FSM Reengineering Approach to Sequential Circuit Synthesis by State Splitting, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.6, p.1159-1164, June 2008[doi>10.1109/TCAD.2008.923245]
L. Zhang and C. H. Chang. 2012. State encoding watermarking for field authentication of sequential circuit intellectual property. In Proceedings of the IEEE International Symposium on Circuits and Systems. 3013--3016.
