<dec f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2148' type='std::pair&lt;const TargetRegisterClass *, uint8_t&gt; llvm::TargetLoweringBase::findRepresentativeClass(const llvm::TargetRegisterInfo * TRI, llvm::MVT VT) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2145'>/// Return the largest legal super-reg register class of the register class
  /// for the specified type and its associated &quot;cost&quot;.</doc>
<def f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1236' ll='1260' type='std::pair&lt;const TargetRegisterClass *, uint8_t&gt; llvm::TargetLoweringBase::findRepresentativeClass(const llvm::TargetRegisterInfo * TRI, llvm::MVT VT) const'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1485' u='c' c='_ZN4llvm18TargetLoweringBase25computeRegisterPropertiesEPKNS_18TargetRegisterInfoE'/>
<doc f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1230'>/// findRepresentativeClass - Return the largest legal super-reg register class
/// of the register class for the specified type and its associated &quot;cost&quot;.
// This function is in TargetLowering because it uses RegClassForVT which would
// need to be moved to TargetRegisterInfo and would necessitate moving
// isTypeLegal over as well - a massive change that would just require
// TargetLowering having a TargetRegisterInfo class member that it would use.</doc>
<ovr f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='1569' c='_ZNK4llvm17ARMTargetLowering23findRepresentativeClassEPKNS_18TargetRegisterInfoENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='1575' u='c' c='_ZNK4llvm17ARMTargetLowering23findRepresentativeClassEPKNS_18TargetRegisterInfoENS_3MVTE'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='3456' c='_ZNK4llvm21HexagonTargetLowering23findRepresentativeClassEPKNS_18TargetRegisterInfoENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='3470' u='c' c='_ZNK4llvm21HexagonTargetLowering23findRepresentativeClassEPKNS_18TargetRegisterInfoENS_3MVTE'/>
<ovr f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='2457' c='_ZNK4llvm17X86TargetLowering23findRepresentativeClassEPKNS_18TargetRegisterInfoENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='2463' u='c' c='_ZNK4llvm17X86TargetLowering23findRepresentativeClassEPKNS_18TargetRegisterInfoENS_3MVTE'/>
