m255
K3
13
cModel Technology
Z0 dC:\altera\13.0sp1
vadder
Z1 !s100 7RXoj=^?bjj8hdiM1:<>F2
Z2 IHgNSQB^HZY<Hj5@jf>cfG2
Z3 VY@<X1Nz@KA1:eV6OL;:cA1
Z4 dC:\Users\Pedro\Documents\GitHub\processador-Lapido\work
Z5 w1455690436
Z6 8C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/adder.v
Z7 FC:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/adder.v
L0 1
Z8 OV;L;10.1d;51
r1
31
Z9 !s90 -reportprogress|300|-work|work|C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/adder.v|
Z10 o-work work -O0
Z11 !s108 1455787527.748000
Z12 !s107 C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/adder.v|
!i10b 1
!s85 0
!s101 -O0
vadder_tb
Z13 !s100 XJfJ_1h]e_V4EKeao79RN0
Z14 I:LgbQ^TP=i5D;EA]A_CTE2
Z15 V`zSzFDC?QbzQbT6UfM^mZ3
R4
Z16 w1455781281
Z17 8C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/adder_tb.v
Z18 FC:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/adder_tb.v
L0 1
R8
r1
31
Z19 !s90 -reportprogress|300|-work|work|C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/adder_tb.v|
R10
Z20 !s108 1455787527.938000
Z21 !s107 C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/adder_tb.v|
!i10b 1
!s85 0
!s101 -O0
vBanco_Registro
Z22 !s100 N2YB`Qf3ZnD=WA847X<J91
Z23 I2jKUR1@3]lBR7b2oN]VfY3
Z24 V32gcaM8]e@K6[NX>W0X]91
R4
Z25 w1455776859
Z26 8C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/banco_registrador.v
Z27 FC:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/banco_registrador.v
L0 1
R8
r1
31
Z28 !s90 -reportprogress|300|-work|work|C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/banco_registrador.v|
R10
Z29 n@banco_@registro
Z30 !s108 1455787528.130000
Z31 !s107 C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/banco_registrador.v|
!i10b 1
!s85 0
!s101 -O0
vMUX1
Z32 !s100 l8Fc?Y_eVI[5E^>FAifiU3
Z33 IdI[`fI1;1o_aO;BEcGG9M1
Z34 V8h5^TAk6:c4DN@h0?8Pd?1
R4
Z35 w1455776662
Z36 8C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/mux.v
Z37 FC:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/mux.v
L0 1
R8
r1
31
Z38 !s90 -reportprogress|300|-work|work|C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/mux.v|
R10
Z39 n@m@u@x1
Z40 !s108 1455787528.385000
Z41 !s107 C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/mux.v|
!i10b 1
!s85 0
!s101 -O0
vprogramcounter
Z42 !s100 lm;MB@9PhOT157f_k0NUJ3
Z43 Im4T3bK5H@hOg0^<9SgLX42
Z44 VDJQo`jZ7njSiRWfn7f27F2
R4
R5
Z45 8C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/programcounter.v
Z46 FC:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/programcounter.v
L0 1
R8
r1
31
Z47 !s90 -reportprogress|300|-work|work|C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/programcounter.v|
R10
Z48 !s108 1455787528.545000
Z49 !s107 C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/programcounter.v|
!i10b 1
!s85 0
!s101 -O0
vsign_extend
Z50 !s100 83GmDMbeWj<`e]WbKl8k02
Z51 IKJMF2VfB4:MnlQHj?cB0b3
Z52 V=lG2n^:SG<:MU[mAP^GaA1
R4
Z53 w1455787510
Z54 8C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/sign_extend.v
Z55 FC:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/sign_extend.v
L0 1
R8
r1
31
Z56 !s90 -reportprogress|300|-work|work|C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/sign_extend.v|
R10
Z57 !s108 1455787528.739000
Z58 !s107 C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/sign_extend.v|
!i10b 1
!s85 0
!s101 -O0
vsign_extend_tb
Z59 !s100 M3YnUOcP>Cb[NH:[<iDZT3
Z60 I;Y3zFRn4kNB<5>FXhh:H51
Z61 VbH9<T6b^7A6`z:[DVCnPR0
R4
Z62 w1455787213
Z63 8C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/sign_extend_tb.v
Z64 FC:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/sign_extend_tb.v
L0 1
R8
r1
31
Z65 !s90 -reportprogress|300|-work|work|C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/sign_extend_tb.v|
R10
Z66 !s108 1455787529.120000
Z67 !s107 C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/sign_extend_tb.v|
!i10b 1
!s85 0
!s101 -O0
vULA
Z68 !s100 _d]W5BheHod^6W:Jz0fK?3
Z69 I15QEW:3gDe6ZfbK@iab=00
Z70 Vb9j=f6OI=V85;F;_LDj?>1
R4
Z71 w1455783738
Z72 8C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/ULA.v
Z73 FC:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/ULA.v
L0 1
R8
r1
31
Z74 !s90 -reportprogress|300|-work|work|C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/ULA.v|
R10
Z75 n@u@l@a
!i10b 1
!s85 0
Z76 !s108 1455787529.278000
Z77 !s107 C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/ULA.v|
!s101 -O0
vULA_TB
!i10b 1
Z78 !s100 ^cl17HV45@HmHWg]<0ld^2
Z79 ICan9PhPmb:Y<NzNSVSl:J1
Z80 VK=D2;_fYAX0CA<576n_O_0
R4
Z81 w1455784069
Z82 8C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/ULA_TB.v
Z83 FC:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/ULA_TB.v
L0 1
R8
r1
!s85 0
31
!s108 1455787529.476000
!s107 C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/ULA_TB.v|
Z84 !s90 -reportprogress|300|-work|work|C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/ULA_TB.v|
!s101 -O0
R10
Z85 n@u@l@a_@t@b
