Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Nov 19 23:04:51 2024
| Host         : eecs-digital-21 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.834ns  (required time - arrival time)
  Source:                 led_driver_inst/cyc_counter_module/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            led_driver_inst/bit_counter_module/count_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.553ns  (logic 1.123ns (24.665%)  route 3.430ns (75.335%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 12.876 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.240    strand_out_OBUF[1]
                         BUFG (Prop_bufg_I_O)         0.096     2.336 r  strand_out_OBUF_BUFG[1]_inst/O
                         net (fo=67, unplaced)        0.800     3.136    led_driver_inst/cyc_counter_module/strand_out_OBUF_BUFG[1]
                         FDRE                                         r  led_driver_inst/cyc_counter_module/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.592 f  led_driver_inst/cyc_counter_module/count_out_reg[1]/Q
                         net (fo=4, unplaced)         0.765     4.357    led_driver_inst/cyc_counter_module/cyc_counter[1]
                         LUT4 (Prop_lut4_I1_O)        0.295     4.652 r  led_driver_inst/cyc_counter_module/next_red[7]_i_4/O
                         net (fo=1, unplaced)         0.902     5.554    led_driver_inst/cyc_counter_module/next_red[7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.678 r  led_driver_inst/cyc_counter_module/next_red[7]_i_2/O
                         net (fo=10, unplaced)        0.492     6.170    led_driver_inst/cyc_counter_module/next_red[7]_i_2_n_0
                         LUT4 (Prop_lut4_I0_O)        0.124     6.294 f  led_driver_inst/cyc_counter_module/count_out[4]_i_6/O
                         net (fo=3, unplaced)         0.467     6.761    led_driver_inst/cyc_counter_module/state_reg[1]
                         LUT3 (Prop_lut3_I2_O)        0.124     6.885 r  led_driver_inst/cyc_counter_module/count_out[4]_i_1__0/O
                         net (fo=5, unplaced)         0.804     7.689    led_driver_inst/bit_counter_module/SR[0]
                         FDRE                                         r  led_driver_inst/bit_counter_module/count_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.130    strand_out_OBUF[1]
                         BUFG (Prop_bufg_I_O)         0.091    12.221 r  strand_out_OBUF_BUFG[1]_inst/O
                         net (fo=67, unplaced)        0.655    12.876    led_driver_inst/bit_counter_module/strand_out_OBUF_BUFG[1]
                         FDRE                                         r  led_driver_inst/bit_counter_module/count_out_reg[0]/C
                         clock pessimism              0.115    12.991    
                         clock uncertainty           -0.035    12.955    
                         FDRE (Setup_fdre_C_R)       -0.433    12.522    led_driver_inst/bit_counter_module/count_out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.522    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                  4.834    




