// Seed: 1638228416
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  generate
    assign id_3 = id_1;
  endgenerate
endmodule
module module_1 (
    output uwire id_0,
    output tri0  id_1,
    output wor   id_2
);
  wire id_4;
  module_0(
      id_4, id_4, id_4, id_4, id_4
  );
endmodule
module module_2 (
    input wand id_0,
    input tri1 id_1,
    output tri0 id_2,
    output wor id_3,
    input tri0 id_4,
    output uwire id_5,
    input wand id_6,
    input tri1 id_7,
    input supply1 id_8,
    output supply1 id_9,
    input tri id_10,
    input tri0 id_11,
    output tri0 id_12,
    output wand id_13,
    output wire id_14,
    input supply1 id_15,
    input wand id_16,
    input uwire id_17,
    input wire id_18,
    output wor id_19,
    output wor id_20,
    input tri0 id_21,
    output supply1 id_22,
    input tri0 id_23,
    input supply0 id_24,
    input uwire id_25,
    input supply1 id_26,
    output supply0 id_27,
    input supply1 id_28,
    output supply0 id_29,
    output wand id_30,
    input wire id_31,
    output wire id_32,
    output supply1 id_33,
    input wand id_34,
    input uwire id_35
);
  wire id_37;
  integer id_38;
  wire id_39, id_40;
  wor id_41 = 1'd0;
  module_0(
      id_41, id_40, id_38, id_41, id_39
  );
endmodule
