a:2:{s:7:"current";a:7:{s:4:"date";a:2:{s:7:"created";i:1512999751;s:8:"modified";i:1512999751;}s:7:"creator";s:6:"벨몽";s:4:"user";s:7:"velmont";s:11:"last_change";a:8:{s:4:"date";i:1512999751;s:2:"ip";s:14:"101.235.70.104";s:4:"type";s:1:"C";s:2:"id";s:25:"chapter_4_-_the_processor";s:4:"user";s:7:"velmont";s:3:"sum";s:6:"만듦";s:5:"extra";s:0:"";s:10:"sizechange";i:430;}s:8:"internal";a:2:{s:5:"cache";b:1;s:3:"toc";b:1;}s:11:"description";a:1:{s:8:"abstract";s:262:"How to implements the instructions in the hardware?Single-cycle processorPipelined processorPipelining improves instruction through using parallelismMore instructions completed per secondLatency for each instruction not reducedHazards : structural, data, control";}s:8:"relation";a:1:{s:10:"firstimage";s:0:"";}}s:10:"persistent";a:4:{s:4:"date";a:1:{s:7:"created";i:1512999751;}s:7:"creator";s:6:"벨몽";s:4:"user";s:7:"velmont";s:11:"last_change";a:8:{s:4:"date";i:1512999751;s:2:"ip";s:14:"101.235.70.104";s:4:"type";s:1:"C";s:2:"id";s:25:"chapter_4_-_the_processor";s:4:"user";s:7:"velmont";s:3:"sum";s:6:"만듦";s:5:"extra";s:0:"";s:10:"sizechange";i:430;}}}