# Copyright (C) 1991-2006 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.


# The default values for assignments are stored in the file
#		ozy_eval_assignment_defaults.qdf
# If this file doesn't exist, and for assignments not listed, see file
#		assignment_defaults.qdf

# Altera recommends that you do not modify this file. This
# file is updated automatically by the Quartus II software
# and any changes you make may be lost or overwritten.


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C5Q208C7
set_global_assignment -name TOP_LEVEL_ENTITY ozy_nco
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "6.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:09:28  AUGUST 27, 2006"
set_global_assignment -name LAST_QUARTUS_VERSION "6.0 SP1"
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 7
set_global_assignment -name ENABLE_INIT_DONE_OUTPUT ON
set_global_assignment -name GENERATE_RBF_FILE ON
set_global_assignment -name RESERVE_ALL_UNUSED_PINS "AS INPUT TRI-STATED"
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD LVTTL
set_global_assignment -name RESERVE_ASDO_AFTER_CONFIGURATION "AS INPUT TRI-STATED"
set_location_assignment PIN_180 -to DA[0]
set_location_assignment PIN_179 -to DA[1]
set_location_assignment PIN_176 -to DA[2]
set_location_assignment PIN_175 -to DA[3]
set_location_assignment PIN_173 -to DA[4]
set_location_assignment PIN_171 -to DA[5]
set_location_assignment PIN_170 -to DA[6]
set_location_assignment PIN_169 -to DA[7]
set_location_assignment PIN_168 -to DA[8]
set_location_assignment PIN_165 -to DA[9]
set_location_assignment PIN_164 -to DA[10]
set_location_assignment PIN_163 -to DA[11]
set_location_assignment PIN_162 -to DA[12]
set_location_assignment PIN_161 -to DA[13]
set_location_assignment PIN_160 -to DA[14]
set_location_assignment PIN_152 -to DA[15]
set_location_assignment PIN_150 -to ENC_CLK
set_location_assignment PIN_23 -to FX2_CLK
set_location_assignment PIN_24 -to IFCLK
set_location_assignment PIN_56 -to FD[0]
set_location_assignment PIN_57 -to FD[1]
set_location_assignment PIN_58 -to FD[2]
set_location_assignment PIN_59 -to FD[3]
set_location_assignment PIN_60 -to FD[4]
set_location_assignment PIN_61 -to FD[5]
set_location_assignment PIN_63 -to FD[6]
set_location_assignment PIN_64 -to FD[7]
set_location_assignment PIN_208 -to FD[8]
set_location_assignment PIN_207 -to FD[9]
set_location_assignment PIN_206 -to FD[10]
set_location_assignment PIN_205 -to FD[11]
set_location_assignment PIN_203 -to FD[12]
set_location_assignment PIN_201 -to FD[13]
set_location_assignment PIN_200 -to FD[14]
set_location_assignment PIN_199 -to FD[15]
set_location_assignment PIN_11 -to FIFO_ADR[0]
set_location_assignment PIN_10 -to FIFO_ADR[1]
set_location_assignment PIN_5 -to FLAGC
set_location_assignment PIN_13 -to SLOE
set_location_assignment PIN_30 -to SLRD
set_location_assignment PIN_31 -to SLWR
set_location_assignment PIN_67 -to GPIO1
set_location_assignment PIN_68 -to GPIO2
set_location_assignment PIN_69 -to GPIO3
set_location_assignment PIN_70 -to GPIO4
set_location_assignment PIN_72 -to GPIO5
set_location_assignment PIN_197 -to FLAGB
set_location_assignment PIN_74 -to GPIO6
set_location_assignment PIN_198 -to FLAGA
set_location_assignment PIN_75 -to GPIO7
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_NO_OUTPUT_GND "AS INPUT TRI-STATED"
set_global_assignment -name ENABLE_RECOVERY_REMOVAL_ANALYSIS ON
set_location_assignment PIN_181 -to EVALPIN39
set_location_assignment PIN_45 -to CS
set_location_assignment PIN_15 -to SCK
set_location_assignment PIN_14 -to SI
set_location_assignment PIN_12 -to SO
set_global_assignment -name USER_LIBRARIES "C:/altera/megacore/nco-v2.3.0/lib;"
set_global_assignment -name VERILOG_FILE coeff_rom.v
set_global_assignment -name VERILOG_FILE ram16.v
set_global_assignment -name VERILOG_FILE acc.v
set_global_assignment -name VERILOG_FILE halfband_decim.v
set_global_assignment -name VERILOG_FILE mult.v
set_global_assignment -name VERILOG_FILE ram16_2sum.v
set_global_assignment -name VERILOG_FILE sign_extend.v
set_global_assignment -name VERILOG_FILE cic_decim.v
set_global_assignment -name VERILOG_FILE HB.v
set_global_assignment -name VERILOG_FILE CIC_D4.v
set_global_assignment -name VERILOG_FILE CIC_D65.v
set_global_assignment -name VERILOG_FILE RXMUX.v
set_global_assignment -name VERILOG_FILE rng.v
set_global_assignment -name VERILOG_FILE SPI_REGS.v
set_global_assignment -name VERILOG_FILE RegisterX.v
set_global_assignment -name VERILOG_FILE phase_accumulator.v
set_global_assignment -name VERILOG_FILE cordic.v
set_global_assignment -name VERILOG_FILE cordic_stage.v
set_global_assignment -name VERILOG_FILE tx_fifo.v
set_global_assignment -name VERILOG_FILE ozy_nco.v