// Seed: 1221169969
module module_0 (
    output supply0 id_0
);
  id_2(
      .id_0(-1)
  );
  module_2 modCall_1 ();
endmodule
module module_1 (
    output logic id_0,
    input  wire  id_1
);
  wand id_3;
  always begin : LABEL_0
    begin : LABEL_0
      @((id_3 < id_1 ? id_1 : -1)) disable id_4;
    end
    id_0 <= 'b0;
  end
  wire id_5;
  wire id_6;
  wire id_7, id_8;
  wire id_9, id_10;
  module_0 modCall_1 (id_4);
  always_latch $display;
endmodule
module module_2 ();
  wire id_1, id_2;
  tri1 id_3 = 1;
endmodule
