Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Tue May 07 12:57:11 2019
| Host             : DESKTOP-66LQ8NN running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z045ffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.879  |
| Dynamic (W)              | 1.635  |
| Device Static (W)        | 0.244  |
| Effective TJA (C/W)      | 1.8    |
| Max Ambient (C)          | 81.7   |
| Junction Temperature (C) | 28.3   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.021 |        3 |       --- |             --- |
| Slice Logic              |     0.012 |    31758 |       --- |             --- |
|   LUT as Logic           |     0.010 |    10244 |    218600 |            4.69 |
|   CARRY4                 |     0.001 |     1222 |     54650 |            2.24 |
|   Register               |    <0.001 |    13300 |    437200 |            3.04 |
|   LUT as Shift Register  |    <0.001 |     2190 |     70400 |            3.11 |
|   F7/F8 Muxes            |    <0.001 |     1588 |    218600 |            0.73 |
|   LUT as Distributed RAM |    <0.001 |       10 |     70400 |            0.01 |
|   Others                 |     0.000 |      911 |       --- |             --- |
| Signals                  |     0.022 |    22801 |       --- |             --- |
| Block RAM                |     0.004 |        4 |       545 |            0.73 |
| DSPs                     |     0.008 |       24 |       900 |            2.67 |
| PS7                      |     1.568 |        1 |       --- |             --- |
| Static Power             |     0.244 |          |           |                 |
| Total                    |     1.879 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.125 |       0.067 |      0.058 |
| Vccaux    |       1.800 |     0.054 |       0.000 |      0.054 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.736 |       0.718 |      0.018 |
| Vccpaux   |       1.800 |     0.084 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            20.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------+-----------+
| Name                                                                                   | Power (W) |
+----------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                       |     1.635 |
|   design_1_i                                                                           |     1.635 |
|     axi_mem_intercon                                                                   |     0.002 |
|       m00_couplers                                                                     |    <0.001 |
|         auto_pc                                                                        |    <0.001 |
|           inst                                                                         |    <0.001 |
|             gen_axi4_axi3.axi3_conv_inst                                               |    <0.001 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                      |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                                |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_0                                       |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                    |    <0.001 |
|               USE_WRITE.write_addr_inst                                                |    <0.001 |
|                 USE_BURSTS.cmd_queue                                                   |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_5                                       |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                              |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_4                                       |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|               USE_WRITE.write_data_inst                                                |    <0.001 |
|       xbar                                                                             |     0.002 |
|         inst                                                                           |     0.002 |
|           gen_samd.crossbar_samd                                                       |     0.002 |
|             addr_arbiter_ar                                                            |    <0.001 |
|             addr_arbiter_aw                                                            |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                         |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                               |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                    |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                         |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                         |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                           |    <0.001 |
|               b_pipe                                                                   |    <0.001 |
|               r_pipe                                                                   |    <0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                               |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                    |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                         |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                         |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                           |    <0.001 |
|               b_pipe                                                                   |    <0.001 |
|               r_pipe                                                                   |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                            |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                           |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                             |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                             |    <0.001 |
|               wrouter_aw_fifo                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                         |    <0.001 |
|             gen_slave_slots[1].gen_si_read.si_transactor_ar                            |    <0.001 |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                           |    <0.001 |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                             |    <0.001 |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                             |    <0.001 |
|               wrouter_aw_fifo                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                         |    <0.001 |
|             gen_slave_slots[2].gen_si_read.si_transactor_ar                            |    <0.001 |
|             gen_slave_slots[2].gen_si_write.si_transactor_aw                           |    <0.001 |
|             gen_slave_slots[2].gen_si_write.splitter_aw_si                             |    <0.001 |
|             gen_slave_slots[2].gen_si_write.wdata_router_w                             |    <0.001 |
|               wrouter_aw_fifo                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                         |    <0.001 |
|             gen_slave_slots[3].gen_si_read.si_transactor_ar                            |    <0.001 |
|             gen_slave_slots[3].gen_si_write.si_transactor_aw                           |    <0.001 |
|             gen_slave_slots[3].gen_si_write.splitter_aw_si                             |    <0.001 |
|             gen_slave_slots[3].gen_si_write.wdata_router_w                             |    <0.001 |
|               wrouter_aw_fifo                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                         |    <0.001 |
|             splitter_aw_mi                                                             |    <0.001 |
|     executeFirstLayer1_p2_0                                                            |     0.017 |
|       inst                                                                             |     0.017 |
|         executeFirstLayer1_p2_control_s_axi_U                                          |    <0.001 |
|         executeFirstLayer1_p2_gmem_m_axi_U                                             |     0.006 |
|           bus_read                                                                     |     0.004 |
|             buff_rdata                                                                 |    <0.001 |
|             fifo_rctl                                                                  |    <0.001 |
|             fifo_rreq                                                                  |     0.002 |
|             rs_rdata                                                                   |    <0.001 |
|           bus_write                                                                    |     0.002 |
|             buff_wdata                                                                 |    <0.001 |
|             bus_equal_gen.fifo_burst                                                   |    <0.001 |
|             fifo_resp                                                                  |    <0.001 |
|             fifo_resp_to_user                                                          |    <0.001 |
|             fifo_wreq                                                                  |     0.001 |
|           wreq_throttl                                                                 |    <0.001 |
|         executeFirstLayerbkb_U0                                                        |     0.003 |
|           executeFirstLayer1_p2_ap_fadd_2_full_dsp_32_u                                |     0.002 |
|             U0                                                                         |     0.002 |
|               i_synth                                                                  |     0.002 |
|                 ADDSUB_OP.ADDSUB                                                       |     0.002 |
|                   SPEED_OP.DSP.OP                                                      |     0.002 |
|                     A_IP_DELAY                                                         |    <0.001 |
|                       i_pipe                                                           |    <0.001 |
|                     B_IP_DELAY                                                         |    <0.001 |
|                       i_pipe                                                           |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                                             |    <0.001 |
|                       DSP2                                                             |    <0.001 |
|                       ZERO_14_DET.CARRY_MUX                                            |     0.000 |
|                       ZERO_14_DET.ZERO_DET                                             |    <0.001 |
|                         CARRY_ZERO_DET                                                 |    <0.001 |
|                     DSP48E1_BODY.EXP                                                   |    <0.001 |
|                       A_EXP_DELAY                                                      |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       A_SIGN_DELAY                                                     |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       BMA_EXP_DELAY                                                    |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       B_EXP_DELAY                                                      |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       B_SIGN_DELAY                                                     |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       COND_DET_A                                                       |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                    |    <0.001 |
|                           i_pipe                                                       |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                                   |    <0.001 |
|                           i_pipe                                                       |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                   |    <0.001 |
|                           CARRY_ZERO_DET                                               |    <0.001 |
|                       COND_DET_B                                                       |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                    |    <0.001 |
|                           i_pipe                                                       |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                                   |    <0.001 |
|                           i_pipe                                                       |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                   |    <0.001 |
|                           CARRY_ZERO_DET                                               |    <0.001 |
|                       DET_SIGN_DELAY                                                   |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                                            |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                                               |    <0.001 |
|                       NUMB_CMP                                                         |    <0.001 |
|                         NOT_FAST.CMP                                                   |    <0.001 |
|                           C_CHAIN                                                      |    <0.001 |
|                       STATE_DELAY                                                      |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       SUB_DELAY                                                        |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                                        |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                                              |    <0.001 |
|                       FULL_USAGE_DSP.LOD                                               |    <0.001 |
|                         LEAD16_DELAY                                                   |    <0.001 |
|                           i_pipe                                                       |    <0.001 |
|                         NORM_DELAY                                                     |    <0.001 |
|                           i_pipe                                                       |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                                         |    <0.001 |
|                       FULL_USAGE_DSP.mant_in_delay                                     |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       FULL_USAGE_DSP.mod_lod_delay                                     |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       FULL_USAGE_DSP.zeros_delay                                       |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|         executeFirstLayercud_U1                                                        |     0.003 |
|           executeFirstLayer1_p2_ap_fmul_1_max_dsp_32_u                                 |     0.002 |
|             U0                                                                         |     0.002 |
|               i_synth                                                                  |     0.002 |
|                 MULT.OP                                                                |     0.002 |
|                   EXP                                                                  |    <0.001 |
|                     COND_DET_A                                                         |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                     |    <0.001 |
|                         CARRY_ZERO_DET                                                 |    <0.001 |
|                     COND_DET_B                                                         |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                     |    <0.001 |
|                         CARRY_ZERO_DET                                                 |    <0.001 |
|                     EXP_ADD.C_CHAIN                                                    |    <0.001 |
|                   MULT                                                                 |     0.001 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                                   |     0.001 |
|                       DSP1                                                             |    <0.001 |
|                       DSP2                                                             |    <0.001 |
|                   OP                                                                   |    <0.001 |
|                   R_AND_R                                                              |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                                               |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                                   |    <0.001 |
|         executeFirstLayerdEe_U2                                                        |    <0.001 |
|           executeFirstLayer1_p2_ap_fcmp_0_no_dsp_32_u                                  |    <0.001 |
|             U0                                                                         |    <0.001 |
|               i_synth                                                                  |    <0.001 |
|                 COMP_OP.SPD.OP                                                         |    <0.001 |
|                   STRUCT_CMP.A_EQ_B_DET                                                |    <0.001 |
|                     WIDE_AND                                                           |    <0.001 |
|                   STRUCT_CMP.A_EXP_ALL_ONE_DET                                         |    <0.001 |
|                     CARRY_ZERO_DET                                                     |    <0.001 |
|                   STRUCT_CMP.A_FRAC_NOT_ZERO_DET                                       |    <0.001 |
|                     WIDE_NOR                                                           |    <0.001 |
|                   STRUCT_CMP.A_GT_B_DET                                                |    <0.001 |
|                     C_CHAIN                                                            |    <0.001 |
|                   STRUCT_CMP.EXP_ALL_ZERO_DET                                          |    <0.001 |
|                     CARRY_ZERO_DET                                                     |    <0.001 |
|     executeFirstLayer1_p3_0                                                            |     0.016 |
|       inst                                                                             |     0.016 |
|         executeFirstLayer1_p3_control_s_axi_U                                          |    <0.001 |
|         executeFirstLayer1_p3_gmem_m_axi_U                                             |     0.006 |
|           bus_read                                                                     |     0.004 |
|             buff_rdata                                                                 |    <0.001 |
|             fifo_rctl                                                                  |    <0.001 |
|             fifo_rreq                                                                  |     0.002 |
|             rs_rdata                                                                   |    <0.001 |
|           bus_write                                                                    |     0.003 |
|             buff_wdata                                                                 |    <0.001 |
|             bus_equal_gen.fifo_burst                                                   |    <0.001 |
|             fifo_resp                                                                  |    <0.001 |
|             fifo_resp_to_user                                                          |    <0.001 |
|             fifo_wreq                                                                  |     0.001 |
|           wreq_throttl                                                                 |    <0.001 |
|         executeFirstLayerbkb_U0                                                        |     0.003 |
|           executeFirstLayer1_p3_ap_fadd_2_full_dsp_32_u                                |     0.002 |
|             U0                                                                         |     0.002 |
|               i_synth                                                                  |     0.002 |
|                 ADDSUB_OP.ADDSUB                                                       |     0.002 |
|                   SPEED_OP.DSP.OP                                                      |     0.002 |
|                     A_IP_DELAY                                                         |    <0.001 |
|                       i_pipe                                                           |    <0.001 |
|                     B_IP_DELAY                                                         |    <0.001 |
|                       i_pipe                                                           |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                                             |    <0.001 |
|                       DSP2                                                             |    <0.001 |
|                       ZERO_14_DET.CARRY_MUX                                            |     0.000 |
|                       ZERO_14_DET.ZERO_DET                                             |    <0.001 |
|                         CARRY_ZERO_DET                                                 |    <0.001 |
|                     DSP48E1_BODY.EXP                                                   |    <0.001 |
|                       A_EXP_DELAY                                                      |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       A_SIGN_DELAY                                                     |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       BMA_EXP_DELAY                                                    |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       B_EXP_DELAY                                                      |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       B_SIGN_DELAY                                                     |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       COND_DET_A                                                       |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                    |    <0.001 |
|                           i_pipe                                                       |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                                   |    <0.001 |
|                           i_pipe                                                       |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                   |    <0.001 |
|                           CARRY_ZERO_DET                                               |    <0.001 |
|                       COND_DET_B                                                       |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                    |    <0.001 |
|                           i_pipe                                                       |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                                   |    <0.001 |
|                           i_pipe                                                       |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                   |    <0.001 |
|                           CARRY_ZERO_DET                                               |    <0.001 |
|                       DET_SIGN_DELAY                                                   |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                                            |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                                               |    <0.001 |
|                       NUMB_CMP                                                         |    <0.001 |
|                         NOT_FAST.CMP                                                   |    <0.001 |
|                           C_CHAIN                                                      |    <0.001 |
|                       STATE_DELAY                                                      |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       SUB_DELAY                                                        |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                                        |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                                              |    <0.001 |
|                       FULL_USAGE_DSP.LOD                                               |    <0.001 |
|                         LEAD16_DELAY                                                   |    <0.001 |
|                           i_pipe                                                       |    <0.001 |
|                         NORM_DELAY                                                     |    <0.001 |
|                           i_pipe                                                       |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                                         |    <0.001 |
|                       FULL_USAGE_DSP.mant_in_delay                                     |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       FULL_USAGE_DSP.mod_lod_delay                                     |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       FULL_USAGE_DSP.zeros_delay                                       |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|         executeFirstLayercud_U1                                                        |     0.003 |
|           executeFirstLayer1_p3_ap_fmul_1_max_dsp_32_u                                 |     0.002 |
|             U0                                                                         |     0.002 |
|               i_synth                                                                  |     0.002 |
|                 MULT.OP                                                                |     0.002 |
|                   EXP                                                                  |    <0.001 |
|                     COND_DET_A                                                         |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                     |    <0.001 |
|                         CARRY_ZERO_DET                                                 |    <0.001 |
|                     COND_DET_B                                                         |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                     |    <0.001 |
|                         CARRY_ZERO_DET                                                 |    <0.001 |
|                     EXP_ADD.C_CHAIN                                                    |    <0.001 |
|                   MULT                                                                 |     0.001 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                                   |     0.001 |
|                       DSP1                                                             |    <0.001 |
|                       DSP2                                                             |    <0.001 |
|                   OP                                                                   |    <0.001 |
|                   R_AND_R                                                              |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                                               |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                                   |    <0.001 |
|         executeFirstLayerdEe_U2                                                        |    <0.001 |
|           executeFirstLayer1_p3_ap_fcmp_0_no_dsp_32_u                                  |    <0.001 |
|             U0                                                                         |    <0.001 |
|               i_synth                                                                  |    <0.001 |
|                 COMP_OP.SPD.OP                                                         |    <0.001 |
|                   STRUCT_CMP.A_EQ_B_DET                                                |    <0.001 |
|                     WIDE_AND                                                           |    <0.001 |
|                   STRUCT_CMP.A_EXP_ALL_ONE_DET                                         |    <0.001 |
|                     CARRY_ZERO_DET                                                     |    <0.001 |
|                   STRUCT_CMP.A_FRAC_NOT_ZERO_DET                                       |    <0.001 |
|                     WIDE_NOR                                                           |    <0.001 |
|                   STRUCT_CMP.A_GT_B_DET                                                |    <0.001 |
|                     C_CHAIN                                                            |    <0.001 |
|                   STRUCT_CMP.EXP_ALL_ZERO_DET                                          |    <0.001 |
|                     CARRY_ZERO_DET                                                     |    <0.001 |
|         executeFirstLayereOg_U3                                                        |    <0.001 |
|           executeFirstLayereOg_DSP48_0_U                                               |    <0.001 |
|     executeFirstLayer1_p4_0                                                            |     0.015 |
|       inst                                                                             |     0.015 |
|         executeFirstLayer1_p4_control_s_axi_U                                          |    <0.001 |
|         executeFirstLayer1_p4_gmem_m_axi_U                                             |     0.006 |
|           bus_read                                                                     |     0.003 |
|             buff_rdata                                                                 |    <0.001 |
|             fifo_rctl                                                                  |    <0.001 |
|             fifo_rreq                                                                  |     0.002 |
|             rs_rdata                                                                   |    <0.001 |
|           bus_write                                                                    |     0.002 |
|             buff_wdata                                                                 |    <0.001 |
|             bus_equal_gen.fifo_burst                                                   |    <0.001 |
|             fifo_resp                                                                  |    <0.001 |
|             fifo_resp_to_user                                                          |    <0.001 |
|             fifo_wreq                                                                  |     0.001 |
|           wreq_throttl                                                                 |    <0.001 |
|         executeFirstLayerbkb_U0                                                        |     0.003 |
|           executeFirstLayer1_p4_ap_fadd_2_full_dsp_32_u                                |     0.002 |
|             U0                                                                         |     0.002 |
|               i_synth                                                                  |     0.002 |
|                 ADDSUB_OP.ADDSUB                                                       |     0.002 |
|                   SPEED_OP.DSP.OP                                                      |     0.002 |
|                     A_IP_DELAY                                                         |    <0.001 |
|                       i_pipe                                                           |    <0.001 |
|                     B_IP_DELAY                                                         |    <0.001 |
|                       i_pipe                                                           |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                                             |    <0.001 |
|                       DSP2                                                             |    <0.001 |
|                       ZERO_14_DET.CARRY_MUX                                            |     0.000 |
|                       ZERO_14_DET.ZERO_DET                                             |    <0.001 |
|                         CARRY_ZERO_DET                                                 |    <0.001 |
|                     DSP48E1_BODY.EXP                                                   |    <0.001 |
|                       A_EXP_DELAY                                                      |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       A_SIGN_DELAY                                                     |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       BMA_EXP_DELAY                                                    |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       B_EXP_DELAY                                                      |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       B_SIGN_DELAY                                                     |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       COND_DET_A                                                       |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                    |    <0.001 |
|                           i_pipe                                                       |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                                   |    <0.001 |
|                           i_pipe                                                       |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                   |    <0.001 |
|                           CARRY_ZERO_DET                                               |    <0.001 |
|                       COND_DET_B                                                       |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                    |    <0.001 |
|                           i_pipe                                                       |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                                   |    <0.001 |
|                           i_pipe                                                       |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                   |    <0.001 |
|                           CARRY_ZERO_DET                                               |    <0.001 |
|                       DET_SIGN_DELAY                                                   |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                                            |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                                               |    <0.001 |
|                       NUMB_CMP                                                         |    <0.001 |
|                         NOT_FAST.CMP                                                   |    <0.001 |
|                           C_CHAIN                                                      |    <0.001 |
|                       STATE_DELAY                                                      |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       SUB_DELAY                                                        |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                                        |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                                              |    <0.001 |
|                       FULL_USAGE_DSP.LOD                                               |    <0.001 |
|                         LEAD16_DELAY                                                   |    <0.001 |
|                           i_pipe                                                       |    <0.001 |
|                         NORM_DELAY                                                     |    <0.001 |
|                           i_pipe                                                       |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                                         |    <0.001 |
|                       FULL_USAGE_DSP.mant_in_delay                                     |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       FULL_USAGE_DSP.mod_lod_delay                                     |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       FULL_USAGE_DSP.zeros_delay                                       |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|         executeFirstLayercud_U1                                                        |     0.003 |
|           executeFirstLayer1_p4_ap_fmul_1_max_dsp_32_u                                 |     0.002 |
|             U0                                                                         |     0.002 |
|               i_synth                                                                  |     0.002 |
|                 MULT.OP                                                                |     0.002 |
|                   EXP                                                                  |    <0.001 |
|                     COND_DET_A                                                         |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                     |    <0.001 |
|                         CARRY_ZERO_DET                                                 |    <0.001 |
|                     COND_DET_B                                                         |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                     |    <0.001 |
|                         CARRY_ZERO_DET                                                 |    <0.001 |
|                     EXP_ADD.C_CHAIN                                                    |    <0.001 |
|                   MULT                                                                 |     0.001 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                                   |     0.001 |
|                       DSP1                                                             |    <0.001 |
|                       DSP2                                                             |    <0.001 |
|                   OP                                                                   |    <0.001 |
|                   R_AND_R                                                              |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                                               |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                                   |    <0.001 |
|         executeFirstLayerdEe_U2                                                        |    <0.001 |
|           executeFirstLayer1_p4_ap_fcmp_0_no_dsp_32_u                                  |    <0.001 |
|             U0                                                                         |    <0.001 |
|               i_synth                                                                  |    <0.001 |
|                 COMP_OP.SPD.OP                                                         |    <0.001 |
|                   STRUCT_CMP.A_EQ_B_DET                                                |    <0.001 |
|                     WIDE_AND                                                           |    <0.001 |
|                   STRUCT_CMP.A_EXP_ALL_ONE_DET                                         |    <0.001 |
|                     CARRY_ZERO_DET                                                     |    <0.001 |
|                   STRUCT_CMP.A_FRAC_NOT_ZERO_DET                                       |    <0.001 |
|                     WIDE_NOR                                                           |    <0.001 |
|                   STRUCT_CMP.A_GT_B_DET                                                |    <0.001 |
|                     C_CHAIN                                                            |    <0.001 |
|                   STRUCT_CMP.EXP_ALL_ZERO_DET                                          |    <0.001 |
|                     CARRY_ZERO_DET                                                     |    <0.001 |
|         executeFirstLayereOg_U3                                                        |    <0.001 |
|           executeFirstLayereOg_DSP48_0_U                                               |    <0.001 |
|     executeFirstLayer_0                                                                |     0.014 |
|       inst                                                                             |     0.014 |
|         executeFirstLayer_control_s_axi_U                                              |    <0.001 |
|         executeFirstLayer_gmem_m_axi_U                                                 |     0.006 |
|           bus_read                                                                     |     0.003 |
|             buff_rdata                                                                 |    <0.001 |
|             fifo_rctl                                                                  |    <0.001 |
|             fifo_rreq                                                                  |     0.002 |
|             rs_rdata                                                                   |    <0.001 |
|           bus_write                                                                    |     0.002 |
|             buff_wdata                                                                 |    <0.001 |
|             bus_equal_gen.fifo_burst                                                   |    <0.001 |
|             fifo_resp                                                                  |    <0.001 |
|             fifo_resp_to_user                                                          |    <0.001 |
|             fifo_wreq                                                                  |     0.001 |
|           wreq_throttl                                                                 |    <0.001 |
|         executeFirstLayerbkb_U0                                                        |     0.002 |
|           executeFirstLayer_ap_fadd_2_full_dsp_32_u                                    |     0.002 |
|             U0                                                                         |     0.002 |
|               i_synth                                                                  |     0.002 |
|                 ADDSUB_OP.ADDSUB                                                       |     0.002 |
|                   SPEED_OP.DSP.OP                                                      |     0.002 |
|                     A_IP_DELAY                                                         |    <0.001 |
|                       i_pipe                                                           |    <0.001 |
|                     B_IP_DELAY                                                         |    <0.001 |
|                       i_pipe                                                           |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                                             |    <0.001 |
|                       DSP2                                                             |    <0.001 |
|                       ZERO_14_DET.CARRY_MUX                                            |     0.000 |
|                       ZERO_14_DET.ZERO_DET                                             |    <0.001 |
|                         CARRY_ZERO_DET                                                 |    <0.001 |
|                     DSP48E1_BODY.EXP                                                   |    <0.001 |
|                       A_EXP_DELAY                                                      |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       A_SIGN_DELAY                                                     |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       BMA_EXP_DELAY                                                    |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       B_EXP_DELAY                                                      |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       B_SIGN_DELAY                                                     |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       COND_DET_A                                                       |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                    |    <0.001 |
|                           i_pipe                                                       |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                                   |    <0.001 |
|                           i_pipe                                                       |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                   |    <0.001 |
|                           CARRY_ZERO_DET                                               |    <0.001 |
|                       COND_DET_B                                                       |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                    |    <0.001 |
|                           i_pipe                                                       |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                                   |    <0.001 |
|                           i_pipe                                                       |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                   |    <0.001 |
|                           CARRY_ZERO_DET                                               |    <0.001 |
|                       DET_SIGN_DELAY                                                   |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                                            |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                                               |    <0.001 |
|                       NUMB_CMP                                                         |    <0.001 |
|                         NOT_FAST.CMP                                                   |    <0.001 |
|                           C_CHAIN                                                      |    <0.001 |
|                       STATE_DELAY                                                      |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       SUB_DELAY                                                        |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                                        |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                                              |    <0.001 |
|                       FULL_USAGE_DSP.LOD                                               |    <0.001 |
|                         LEAD16_DELAY                                                   |    <0.001 |
|                           i_pipe                                                       |    <0.001 |
|                         NORM_DELAY                                                     |    <0.001 |
|                           i_pipe                                                       |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                                         |    <0.001 |
|                       FULL_USAGE_DSP.mant_in_delay                                     |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       FULL_USAGE_DSP.mod_lod_delay                                     |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|                       FULL_USAGE_DSP.zeros_delay                                       |    <0.001 |
|                         i_pipe                                                         |    <0.001 |
|         executeFirstLayercud_U1                                                        |     0.002 |
|           executeFirstLayer_ap_fmul_1_max_dsp_32_u                                     |     0.002 |
|             U0                                                                         |     0.002 |
|               i_synth                                                                  |     0.002 |
|                 MULT.OP                                                                |     0.002 |
|                   EXP                                                                  |    <0.001 |
|                     COND_DET_A                                                         |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                     |    <0.001 |
|                         CARRY_ZERO_DET                                                 |    <0.001 |
|                     COND_DET_B                                                         |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                     |    <0.001 |
|                         CARRY_ZERO_DET                                                 |    <0.001 |
|                     EXP_ADD.C_CHAIN                                                    |    <0.001 |
|                   MULT                                                                 |     0.001 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                                   |     0.001 |
|                       DSP1                                                             |    <0.001 |
|                       DSP2                                                             |    <0.001 |
|                   OP                                                                   |    <0.001 |
|                   R_AND_R                                                              |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                                               |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                                   |    <0.001 |
|         executeFirstLayerdEe_U2                                                        |    <0.001 |
|           executeFirstLayer_ap_fcmp_0_no_dsp_32_u                                      |    <0.001 |
|             U0                                                                         |    <0.001 |
|               i_synth                                                                  |    <0.001 |
|                 COMP_OP.SPD.OP                                                         |    <0.001 |
|                   STRUCT_CMP.A_EQ_B_DET                                                |    <0.001 |
|                     WIDE_AND                                                           |    <0.001 |
|                   STRUCT_CMP.A_EXP_ALL_ONE_DET                                         |    <0.001 |
|                     CARRY_ZERO_DET                                                     |    <0.001 |
|                   STRUCT_CMP.A_FRAC_NOT_ZERO_DET                                       |    <0.001 |
|                     WIDE_NOR                                                           |    <0.001 |
|                   STRUCT_CMP.A_GT_B_DET                                                |    <0.001 |
|                     C_CHAIN                                                            |    <0.001 |
|                   STRUCT_CMP.EXP_ALL_ZERO_DET                                          |    <0.001 |
|                     CARRY_ZERO_DET                                                     |    <0.001 |
|     processing_system7_0                                                               |     1.569 |
|       inst                                                                             |     1.569 |
|     ps7_0_axi_periph                                                                   |     0.002 |
|       s00_couplers                                                                     |     0.001 |
|         auto_pc                                                                        |     0.001 |
|           inst                                                                         |     0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                       |     0.001 |
|               RD.ar_channel_0                                                          |    <0.001 |
|                 ar_cmd_fsm_0                                                           |    <0.001 |
|                 cmd_translator_0                                                       |    <0.001 |
|                   incr_cmd_0                                                           |    <0.001 |
|                   wrap_cmd_0                                                           |    <0.001 |
|               RD.r_channel_0                                                           |    <0.001 |
|                 rd_data_fifo_0                                                         |    <0.001 |
|                 transaction_fifo_0                                                     |    <0.001 |
|               SI_REG                                                                   |    <0.001 |
|                 ar_pipe                                                                |    <0.001 |
|                 aw_pipe                                                                |    <0.001 |
|                 b_pipe                                                                 |    <0.001 |
|                 r_pipe                                                                 |    <0.001 |
|               WR.aw_channel_0                                                          |    <0.001 |
|                 aw_cmd_fsm_0                                                           |    <0.001 |
|                 cmd_translator_0                                                       |    <0.001 |
|                   incr_cmd_0                                                           |    <0.001 |
|                   wrap_cmd_0                                                           |    <0.001 |
|               WR.b_channel_0                                                           |    <0.001 |
|                 bid_fifo_0                                                             |    <0.001 |
|                 bresp_fifo_0                                                           |    <0.001 |
|       xbar                                                                             |    <0.001 |
|         inst                                                                           |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                     |    <0.001 |
|             addr_arbiter_inst                                                          |    <0.001 |
|             gen_decerr.decerr_slave_inst                                               |    <0.001 |
|             reg_slice_r                                                                |    <0.001 |
|             splitter_ar                                                                |    <0.001 |
|             splitter_aw                                                                |    <0.001 |
|     rst_ps7_0_50M                                                                      |    <0.001 |
|       U0                                                                               |    <0.001 |
|         EXT_LPF                                                                        |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                    |    <0.001 |
|         SEQ                                                                            |    <0.001 |
|           SEQ_COUNTER                                                                  |    <0.001 |
+----------------------------------------------------------------------------------------+-----------+


