
---------- Begin Simulation Statistics ----------
host_inst_rate                                 359152                       # Simulator instruction rate (inst/s)
host_mem_usage                                 406224                       # Number of bytes of host memory used
host_seconds                                    55.69                       # Real time elapsed on the host
host_tick_rate                              319736105                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.017805                       # Number of seconds simulated
sim_ticks                                 17805116000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4257992                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 31209.028142                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 24597.147180                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4233225                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency      772954000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.005817                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                24767                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits             10886                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    341433000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.003260                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           13881                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2851610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 52918.135090                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 54316.394404                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2799911                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    2735814666                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.018130                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses               51699                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            25429                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   1426891681                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.009212                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          26270                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs  9578.256131                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 41214.862077                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 242.255476                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs              3670                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            8773                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs     35152200                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    361577985                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7109602                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 45886.651139                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 44041.859007                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7033136                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      3508768666                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.010755                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 76466                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits              36315                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   1768324681                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.005647                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            40151                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.966560                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            989.757232                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7109602                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 45886.651139                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 44041.859007                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7033136                       # number of overall hits
system.cpu.dcache.overall_miss_latency     3508768666                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.010755                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                76466                       # number of overall misses
system.cpu.dcache.overall_mshr_hits             36315                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   1768324681                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.005647                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           40151                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  28102                       # number of replacements
system.cpu.dcache.sampled_refs                  29126                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                989.757232                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7055933                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           505684754000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    25302                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11147573                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14013.010211                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11129.486563                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11072555                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency     1051228000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.006730                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                75018                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              2271                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    809614500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.006526                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           72745                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 152.206345                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11147573                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14013.010211                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11129.486563                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11072555                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency      1051228000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.006730                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 75018                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               2271                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    809614500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.006526                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            72745                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.810224                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            414.834455                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11147573                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14013.010211                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11129.486563                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11072555                       # number of overall hits
system.cpu.icache.overall_miss_latency     1051228000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.006730                       # miss rate for overall accesses
system.cpu.icache.overall_misses                75018                       # number of overall misses
system.cpu.icache.overall_mshr_hits              2271                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    809614500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.006526                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           72745                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  72305                       # number of replacements
system.cpu.icache.sampled_refs                  72747                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                414.834455                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11072555                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 79053.510572                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      1312367329                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 16601                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    15245                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     84734.744742                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 79776.803302                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         8589                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            563994461                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.436602                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       6656                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    1145                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       439649963                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.361496                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  5511                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      86628                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       95390.034364                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  103334.503951                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          84882                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              166551000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.020155                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                         1746                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       605                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         117698000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.013148                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    1139                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   11025                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    57239.918277                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 41327.675374                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           631070099                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     11025                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      455637621                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                11025                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    25302                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        25302                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           5.157468                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      101873                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        86948.995596                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   83811.723759                       # average overall mshr miss latency
system.l2.demand_hits                           93471                       # number of demand (read+write) hits
system.l2.demand_miss_latency               730545461                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.082475                       # miss rate for demand accesses
system.l2.demand_misses                          8402                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       1750                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          557347963                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.065277                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                     6650                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.059671                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.247231                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                    977.644858                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4050.638427                       # Average occupied blocks per context
system.l2.overall_accesses                     101873                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       86948.995596                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  80414.403337                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          93471                       # number of overall hits
system.l2.overall_miss_latency              730545461                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.082475                       # miss rate for overall accesses
system.l2.overall_misses                         8402                       # number of overall misses
system.l2.overall_mshr_hits                      1750                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        1869715292                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.228235                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   23251                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.332932                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          5527                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        21138                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted            2692                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        47134                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            21588                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         1716                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                           9648                       # number of replacements
system.l2.sampled_refs                          17521                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       5028.283285                       # Cycle average of tags in use
system.l2.total_refs                            90364                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             8514                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3533281                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3533187                       # DTB hits
system.switch_cpus.dtb.data_misses                 94                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2118869                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2118830                       # DTB read hits
system.switch_cpus.dtb.read_misses                 39                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1414412                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1414357                       # DTB write hits
system.switch_cpus.dtb.write_misses                55                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000112                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000095                       # ITB hits
system.switch_cpus.itb.fetch_misses                17                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 29310445                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3723635                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         252344                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       412174                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        41248                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       466053                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         482962                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           5831                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       363562                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       372211                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      5934310                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.713010                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.417232                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      2982850     50.26%     50.26% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       906944     15.28%     65.55% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       416095      7.01%     72.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       401578      6.77%     79.33% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       403603      6.80%     86.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       191043      3.22%     89.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       145553      2.45%     91.80% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       114433      1.93%     93.73% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       372211      6.27%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      5934310                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10165532                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2313029                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3782914                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        41219                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10165532                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts       937625                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.629978                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.629978                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles       985668                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           31                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        11025                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     12419647                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3162838                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      1773485                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       185679                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           83                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        12318                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3877185                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3875714                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1471                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2343896                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2343646                       # DTB read hits
system.switch_cpus_1.dtb.read_misses              250                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1533289                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1532068                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            1221                       # DTB write misses
system.switch_cpus_1.fetch.Branches            482962                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1147476                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             2958802                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        33097                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             12593629                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        123774                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.076663                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1147476                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       258175                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.999057                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      6119989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.057786                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.350265                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4308684     70.40%     70.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          33323      0.54%     70.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          76816      1.26%     72.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          56653      0.93%     73.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         160785      2.63%     75.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          44635      0.73%     76.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          50865      0.83%     77.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          40614      0.66%     77.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1347614     22.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      6119989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                179797                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         380829                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              179768                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.680254                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4093202                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1582092                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7520280                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            10398506                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.753300                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5665028                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.650613                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             10404132                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        43265                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles         64336                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2582169                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       329510                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1722677                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     11105405                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2511110                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       107916                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     10585239                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         1474                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          287                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       185679                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         4282                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       173838                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        37773                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         3638                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       269116                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       252781                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3638                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         3384                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        39881                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.587357                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.587357                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      3957877     37.01%     37.01% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult       388720      3.64%     40.65% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     40.65% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1331648     12.45%     53.10% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     53.10% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        18219      0.17%     53.27% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult       851182      7.96%     61.23% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv         6164      0.06%     61.29% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.29% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2541455     23.77%     85.06% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1597891     14.94%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     10693156                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       358242                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.033502                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        51445     14.36%     14.36% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult        52893     14.76%     29.13% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     29.13% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd        16455      4.59%     33.72% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     33.72% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     33.72% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        98583     27.52%     61.24% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     61.24% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     61.24% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       102839     28.71%     89.94% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        36027     10.06%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      6119989                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.747251                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     2.010135                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2557063     41.78%     41.78% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1       981501     16.04%     57.82% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       653451     10.68%     68.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       593083      9.69%     78.19% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       609431      9.96%     88.15% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       341760      5.58%     93.73% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       243433      3.98%     97.71% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       103754      1.70%     99.40% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        36513      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      6119989                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.697384                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         10925637                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        10693156                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined       925400                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        38183                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       635244                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1147497                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1147476                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              21                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       629660                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       457610                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2582169                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1722677                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                6299786                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       493180                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012480                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        58156                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3261376                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       431251                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          541                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     18403674                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     12151835                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9346588                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1683461                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       185679                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       496292                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      1334051                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       951735                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 28868                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
