ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"shci_tl.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.Cmd_SetStatus,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	Cmd_SetStatus:
  26              	.LVL0:
  27              	.LFB112:
  28              		.file 1 "Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c"
   1:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** /**
   2:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****  ******************************************************************************
   3:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****  * @file    shci.c
   4:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****  * @author  MCD Application Team
   5:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****  * @brief   System HCI command implementation
   6:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****  ******************************************************************************
   7:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****  * @attention
   8:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****  *
   9:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****  * Copyright (c) 2018-2021 STMicroelectronics.
  10:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****  * All rights reserved.
  11:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****  *
  12:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****  * in the root directory of this software component.
  14:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****  *
  16:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****  ******************************************************************************
  17:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****  */
  18:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
  19:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
  20:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** /* Includes ------------------------------------------------------------------*/
  21:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** #include "stm32_wpan_common.h"
  22:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
  23:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** #include "stm_list.h"
  24:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** #include "shci_tl.h"
  25:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
  26:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** /* Private typedef -----------------------------------------------------------*/
  27:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** typedef enum
  28:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** {
  29:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   SHCI_TL_CMD_RESP_RELEASE,
  30:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   SHCI_TL_CMD_RESP_WAIT,
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s 			page 2


  31:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** } SHCI_TL_CmdRespStatus_t;
  32:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
  33:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** /* Private defines -----------------------------------------------------------*/
  34:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** /**
  35:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****  * The default System HCI layer timeout is set to 33s
  36:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****  */
  37:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** #define SHCI_TL_DEFAULT_TIMEOUT (33000)
  38:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
  39:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** /* Private macros ------------------------------------------------------------*/
  40:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** /* Public variables ---------------------------------------------------------*/
  41:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** /* Private variables ---------------------------------------------------------*/
  42:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** /**
  43:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****  * START of Section SYSTEM_DRIVER_CONTEXT
  44:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****  */
  45:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** PLACE_IN_SECTION("SYSTEM_DRIVER_CONTEXT") static tListNode SHciAsynchEventQueue;
  46:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** PLACE_IN_SECTION("SYSTEM_DRIVER_CONTEXT") static volatile SHCI_TL_CmdStatus_t SHCICmdStatus;
  47:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** PLACE_IN_SECTION("SYSTEM_DRIVER_CONTEXT") static TL_CmdPacket_t *pCmdBuffer;
  48:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** PLACE_IN_SECTION("SYSTEM_DRIVER_CONTEXT") SHCI_TL_UserEventFlowStatus_t SHCI_TL_UserEventFlow;
  49:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** /**
  50:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****  * END of Section SYSTEM_DRIVER_CONTEXT
  51:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****  */
  52:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
  53:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** static tSHciContext shciContext;
  54:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** static void (* StatusNotCallBackFunction) (SHCI_TL_CmdStatus_t status);
  55:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
  56:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** static volatile SHCI_TL_CmdRespStatus_t CmdRspStatusFlag;
  57:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
  58:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** /* Private function prototypes -----------------------------------------------*/
  59:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus);
  60:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt);
  61:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
  62:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** static void TlInit( TL_CmdPacket_t * p_cmdbuffer );
  63:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
  64:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** /* Interface ------- ---------------------------------------------------------*/
  65:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
  66:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** {
  67:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
  68:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   shciContext.UserEvtRx = UserEvtRx;
  69:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
  70:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   shci_register_io_bus (&shciContext.io);
  71:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
  72:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
  73:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
  74:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   return;
  75:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** }
  76:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
  77:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** void shci_user_evt_proc(void)
  78:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** {
  79:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   TL_EvtPacket_t *phcievtbuffer;
  80:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   tSHCI_UserEvtRxParam UserEvtRxParam;
  81:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
  82:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   /**
  83:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****    * Up to release version v1.2.0, a while loop was implemented to read out events from the queue a
  84:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****    * it is not empty. However, in a bare metal implementation, this leads to calling in a "blocking
  85:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****    * shci_user_evt_proc() as long as events are received without giving the opportunity to run othe
  86:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****    * in the background.
  87:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****    * From now, the events are reported one by one. When it is checked there is still an event pendi
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s 			page 3


  88:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****    * a request to the user is made to call again shci_user_evt_proc().
  89:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****    * This gives the opportunity to the application to run other background tasks between each event
  90:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****    */
  91:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
  92:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   /**
  93:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****    * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LS
  94:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****    * in case the user overwrite the header where the next/prev pointers are located
  95:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****    */
  96:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventF
  97:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   {
  98:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
  99:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 100:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     if (shciContext.UserEvtRx != NULL)
 101:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     {
 102:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****       UserEvtRxParam.pckt = phcievtbuffer;
 103:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****       UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 104:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****       shciContext.UserEvtRx((void *)&UserEvtRxParam);
 105:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****       SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 106:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     }
 107:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     else
 108:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     {
 109:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****       SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 110:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     }
 111:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 112:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 113:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     {
 114:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****       TL_MM_EvtDone( phcievtbuffer );
 115:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     }
 116:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     else
 117:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     {
 118:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****       /**
 119:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****        * put back the event in the queue
 120:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****        */
 121:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****       LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 122:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     }
 123:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   }
 124:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 125:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventF
 126:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   {
 127:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 128:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   }
 129:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 130:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 131:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   return;
 132:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** }
 133:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 134:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** void shci_resume_flow( void )
 135:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** {
 136:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 137:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 138:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   /**
 139:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****    * It is better to go through the background process as it is not sure from which context this AP
 140:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****    * be called
 141:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****    */
 142:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 143:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 144:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   return;
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s 			page 4


 145:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** }
 146:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 147:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t
 148:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** {
 149:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   Cmd_SetStatus(SHCI_TL_CmdBusy);
 150:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 151:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 152:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 153:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 154:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 155:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 156:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   shciContext.io.Send(0,0);
 157:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 158:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 159:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 160:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   /**
 161:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****    * The command complete of a system command does not have the header
 162:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****    * It starts immediately with the evtserial field
 163:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****    */
 164:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZ
 165:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 166:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   Cmd_SetStatus(SHCI_TL_CmdAvailable);
 167:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 168:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   return;
 169:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** }
 170:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 171:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** /* Private functions ---------------------------------------------------------*/
 172:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
 173:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** {
 174:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   TL_SYS_InitConf_t Conf;
 175:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 176:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   pCmdBuffer = p_cmdbuffer;
 177:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 178:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   LST_init_head (&SHciAsynchEventQueue);
 179:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 180:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   Cmd_SetStatus(SHCI_TL_CmdAvailable);
 181:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 182:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 183:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 184:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   /* Initialize low level driver */
 185:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   if (shciContext.io.Init)
 186:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   {
 187:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 188:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 189:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 190:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 191:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     shciContext.io.Init(&Conf);
 192:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   }
 193:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 194:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   return;
 195:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** }
 196:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 197:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
 198:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** {
  29              		.loc 1 198 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s 			page 5


  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		.loc 1 198 1 is_stmt 0 view .LVU1
  34 0000 08B5     		push	{r3, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  37              		.cfi_offset 3, -8
  38              		.cfi_offset 14, -4
 199:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   if(shcicmdstatus == SHCI_TL_CmdBusy)
  39              		.loc 1 199 3 is_stmt 1 view .LVU2
  40              		.loc 1 199 5 is_stmt 0 view .LVU3
  41 0002 38B9     		cbnz	r0, .L2
 200:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   {
 201:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     if(StatusNotCallBackFunction != 0)
  42              		.loc 1 201 5 is_stmt 1 view .LVU4
  43              		.loc 1 201 34 is_stmt 0 view .LVU5
  44 0004 084B     		ldr	r3, .L6
  45 0006 1B68     		ldr	r3, [r3]
  46              		.loc 1 201 7 view .LVU6
  47 0008 03B1     		cbz	r3, .L3
 202:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     {
 203:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****       StatusNotCallBackFunction( SHCI_TL_CmdBusy );
  48              		.loc 1 203 7 is_stmt 1 view .LVU7
  49 000a 9847     		blx	r3
  50              	.LVL1:
  51              	.L3:
 204:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     }
 205:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     SHCICmdStatus = SHCI_TL_CmdBusy;
  52              		.loc 1 205 5 view .LVU8
  53              		.loc 1 205 19 is_stmt 0 view .LVU9
  54 000c 074B     		ldr	r3, .L6+4
  55 000e 0022     		movs	r2, #0
  56 0010 1A70     		strb	r2, [r3]
  57              	.L1:
 206:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   }
 207:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   else
 208:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   {
 209:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     SHCICmdStatus = SHCI_TL_CmdAvailable;
 210:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     if(StatusNotCallBackFunction != 0)
 211:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     {
 212:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****       StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 213:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     }
 214:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   }
 215:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 216:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   return;
 217:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** }
  58              		.loc 1 217 1 view .LVU10
  59 0012 08BD     		pop	{r3, pc}
  60              	.LVL2:
  61              	.L2:
 209:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     if(StatusNotCallBackFunction != 0)
  62              		.loc 1 209 5 is_stmt 1 view .LVU11
 209:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     if(StatusNotCallBackFunction != 0)
  63              		.loc 1 209 19 is_stmt 0 view .LVU12
  64 0014 054B     		ldr	r3, .L6+4
  65 0016 0122     		movs	r2, #1
  66 0018 1A70     		strb	r2, [r3]
 210:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     {
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s 			page 6


  67              		.loc 1 210 5 is_stmt 1 view .LVU13
 210:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     {
  68              		.loc 1 210 34 is_stmt 0 view .LVU14
  69 001a 034B     		ldr	r3, .L6
  70 001c 1B68     		ldr	r3, [r3]
 210:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     {
  71              		.loc 1 210 7 view .LVU15
  72 001e 002B     		cmp	r3, #0
  73 0020 F7D0     		beq	.L1
 212:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     }
  74              		.loc 1 212 7 is_stmt 1 view .LVU16
  75 0022 1046     		mov	r0, r2
  76              	.LVL3:
 212:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     }
  77              		.loc 1 212 7 is_stmt 0 view .LVU17
  78 0024 9847     		blx	r3
  79              	.LVL4:
 216:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** }
  80              		.loc 1 216 3 is_stmt 1 view .LVU18
  81 0026 F4E7     		b	.L1
  82              	.L7:
  83              		.align	2
  84              	.L6:
  85 0028 00000000 		.word	.LANCHOR0
  86 002c 00000000 		.word	.LANCHOR1
  87              		.cfi_endproc
  88              	.LFE112:
  90              		.section	.text.TlInit,"ax",%progbits
  91              		.align	1
  92              		.syntax unified
  93              		.thumb
  94              		.thumb_func
  95              		.fpu fpv4-sp-d16
  97              	TlInit:
  98              	.LVL5:
  99              	.LFB111:
 173:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   TL_SYS_InitConf_t Conf;
 100              		.loc 1 173 1 view -0
 101              		.cfi_startproc
 102              		@ args = 0, pretend = 0, frame = 16
 103              		@ frame_needed = 0, uses_anonymous_args = 0
 173:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   TL_SYS_InitConf_t Conf;
 104              		.loc 1 173 1 is_stmt 0 view .LVU20
 105 0000 30B5     		push	{r4, r5, lr}
 106              	.LCFI1:
 107              		.cfi_def_cfa_offset 12
 108              		.cfi_offset 4, -12
 109              		.cfi_offset 5, -8
 110              		.cfi_offset 14, -4
 111 0002 85B0     		sub	sp, sp, #20
 112              	.LCFI2:
 113              		.cfi_def_cfa_offset 32
 114 0004 0446     		mov	r4, r0
 174:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 115              		.loc 1 174 3 is_stmt 1 view .LVU21
 176:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 116              		.loc 1 176 3 view .LVU22
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s 			page 7


 176:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 117              		.loc 1 176 14 is_stmt 0 view .LVU23
 118 0006 0B4D     		ldr	r5, .L11
 119 0008 6860     		str	r0, [r5, #4]
 178:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 120              		.loc 1 178 3 is_stmt 1 view .LVU24
 121 000a 05F10800 		add	r0, r5, #8
 122              	.LVL6:
 178:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 123              		.loc 1 178 3 is_stmt 0 view .LVU25
 124 000e FFF7FEFF 		bl	LST_init_head
 125              	.LVL7:
 180:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 126              		.loc 1 180 3 is_stmt 1 view .LVU26
 127 0012 0120     		movs	r0, #1
 128 0014 FFF7FEFF 		bl	Cmd_SetStatus
 129              	.LVL8:
 182:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 130              		.loc 1 182 3 view .LVU27
 182:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 131              		.loc 1 182 25 is_stmt 0 view .LVU28
 132 0018 0123     		movs	r3, #1
 133 001a 2B74     		strb	r3, [r5, #16]
 185:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   {
 134              		.loc 1 185 3 is_stmt 1 view .LVU29
 185:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   {
 135              		.loc 1 185 21 is_stmt 0 view .LVU30
 136 001c 064B     		ldr	r3, .L11+4
 137 001e 1B68     		ldr	r3, [r3]
 185:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   {
 138              		.loc 1 185 6 view .LVU31
 139 0020 33B1     		cbz	r3, .L8
 188:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 140              		.loc 1 188 5 is_stmt 1 view .LVU32
 188:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 141              		.loc 1 188 22 is_stmt 0 view .LVU33
 142 0022 0394     		str	r4, [sp, #12]
 189:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 143              		.loc 1 189 5 is_stmt 1 view .LVU34
 189:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 144              		.loc 1 189 30 is_stmt 0 view .LVU35
 145 0024 054A     		ldr	r2, .L11+8
 146 0026 0192     		str	r2, [sp, #4]
 190:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     shciContext.io.Init(&Conf);
 147              		.loc 1 190 5 is_stmt 1 view .LVU36
 190:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     shciContext.io.Init(&Conf);
 148              		.loc 1 190 31 is_stmt 0 view .LVU37
 149 0028 054A     		ldr	r2, .L11+12
 150 002a 0292     		str	r2, [sp, #8]
 191:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   }
 151              		.loc 1 191 5 is_stmt 1 view .LVU38
 152 002c 01A8     		add	r0, sp, #4
 153 002e 9847     		blx	r3
 154              	.LVL9:
 194:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** }
 155              		.loc 1 194 3 view .LVU39
 156              	.L8:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s 			page 8


 195:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 157              		.loc 1 195 1 is_stmt 0 view .LVU40
 158 0030 05B0     		add	sp, sp, #20
 159              	.LCFI3:
 160              		.cfi_def_cfa_offset 12
 161              		@ sp needed
 162 0032 30BD     		pop	{r4, r5, pc}
 163              	.LVL10:
 164              	.L12:
 195:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 165              		.loc 1 195 1 view .LVU41
 166              		.align	2
 167              	.L11:
 168 0034 00000000 		.word	.LANCHOR1
 169 0038 00000000 		.word	.LANCHOR2
 170 003c 00000000 		.word	TlCmdEvtReceived
 171 0040 00000000 		.word	TlUserEvtReceived
 172              		.cfi_endproc
 173              	.LFE111:
 175              		.section	.text.TlUserEvtReceived,"ax",%progbits
 176              		.align	1
 177              		.syntax unified
 178              		.thumb
 179              		.thumb_func
 180              		.fpu fpv4-sp-d16
 182              	TlUserEvtReceived:
 183              	.LVL11:
 184              	.LFB114:
 218:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 219:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
 220:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** {
 221:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   (void)(shcievt);
 222:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 223:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 224:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   return;
 225:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** }
 226:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 227:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
 228:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** {
 185              		.loc 1 228 1 is_stmt 1 view -0
 186              		.cfi_startproc
 187              		@ args = 0, pretend = 0, frame = 0
 188              		@ frame_needed = 0, uses_anonymous_args = 0
 189              		.loc 1 228 1 is_stmt 0 view .LVU43
 190 0000 10B5     		push	{r4, lr}
 191              	.LCFI4:
 192              		.cfi_def_cfa_offset 8
 193              		.cfi_offset 4, -8
 194              		.cfi_offset 14, -4
 195 0002 0146     		mov	r1, r0
 229:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 196              		.loc 1 229 3 is_stmt 1 view .LVU44
 197 0004 034C     		ldr	r4, .L15
 198 0006 2046     		mov	r0, r4
 199              	.LVL12:
 200              		.loc 1 229 3 is_stmt 0 view .LVU45
 201 0008 FFF7FEFF 		bl	LST_insert_tail
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s 			page 9


 202              	.LVL13:
 230:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI eve
 203              		.loc 1 230 3 is_stmt 1 view .LVU46
 204 000c 2046     		mov	r0, r4
 205 000e FFF7FEFF 		bl	shci_notify_asynch_evt
 206              	.LVL14:
 231:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 232:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   return;
 207              		.loc 1 232 3 view .LVU47
 233:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** }
 208              		.loc 1 233 1 is_stmt 0 view .LVU48
 209 0012 10BD     		pop	{r4, pc}
 210              	.L16:
 211              		.align	2
 212              	.L15:
 213 0014 08000000 		.word	.LANCHOR1+8
 214              		.cfi_endproc
 215              	.LFE114:
 217              		.section	.text.shci_init,"ax",%progbits
 218              		.align	1
 219              		.global	shci_init
 220              		.syntax unified
 221              		.thumb
 222              		.thumb_func
 223              		.fpu fpv4-sp-d16
 225              	shci_init:
 226              	.LVL15:
 227              	.LFB107:
  66:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 228              		.loc 1 66 1 is_stmt 1 view -0
 229              		.cfi_startproc
 230              		@ args = 0, pretend = 0, frame = 0
 231              		@ frame_needed = 0, uses_anonymous_args = 0
  66:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 232              		.loc 1 66 1 is_stmt 0 view .LVU50
 233 0000 10B5     		push	{r4, lr}
 234              	.LCFI5:
 235              		.cfi_def_cfa_offset 8
 236              		.cfi_offset 4, -8
 237              		.cfi_offset 14, -4
 238 0002 0C46     		mov	r4, r1
  67:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   shciContext.UserEvtRx = UserEvtRx;
 239              		.loc 1 67 3 is_stmt 1 view .LVU51
  67:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   shciContext.UserEvtRx = UserEvtRx;
 240              		.loc 1 67 63 is_stmt 0 view .LVU52
 241 0004 4A68     		ldr	r2, [r1, #4]
  67:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   shciContext.UserEvtRx = UserEvtRx;
 242              		.loc 1 67 29 view .LVU53
 243 0006 054B     		ldr	r3, .L19
 244 0008 1A60     		str	r2, [r3]
  68:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 245              		.loc 1 68 3 is_stmt 1 view .LVU54
  68:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 246              		.loc 1 68 25 is_stmt 0 view .LVU55
 247 000a 054B     		ldr	r3, .L19+4
 248 000c D861     		str	r0, [r3, #28]
  70:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s 			page 10


 249              		.loc 1 70 3 is_stmt 1 view .LVU56
 250 000e 1846     		mov	r0, r3
 251              	.LVL16:
  70:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 252              		.loc 1 70 3 is_stmt 0 view .LVU57
 253 0010 FFF7FEFF 		bl	shci_register_io_bus
 254              	.LVL17:
  72:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 255              		.loc 1 72 3 is_stmt 1 view .LVU58
 256 0014 2068     		ldr	r0, [r4]
 257 0016 FFF7FEFF 		bl	TlInit
 258              	.LVL18:
  74:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** }
 259              		.loc 1 74 3 view .LVU59
  75:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 260              		.loc 1 75 1 is_stmt 0 view .LVU60
 261 001a 10BD     		pop	{r4, pc}
 262              	.LVL19:
 263              	.L20:
  75:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 264              		.loc 1 75 1 view .LVU61
 265              		.align	2
 266              	.L19:
 267 001c 00000000 		.word	.LANCHOR0
 268 0020 00000000 		.word	.LANCHOR2
 269              		.cfi_endproc
 270              	.LFE107:
 272              		.section	.text.shci_user_evt_proc,"ax",%progbits
 273              		.align	1
 274              		.global	shci_user_evt_proc
 275              		.syntax unified
 276              		.thumb
 277              		.thumb_func
 278              		.fpu fpv4-sp-d16
 280              	shci_user_evt_proc:
 281              	.LFB108:
  78:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   TL_EvtPacket_t *phcievtbuffer;
 282              		.loc 1 78 1 is_stmt 1 view -0
 283              		.cfi_startproc
 284              		@ args = 0, pretend = 0, frame = 16
 285              		@ frame_needed = 0, uses_anonymous_args = 0
 286 0000 00B5     		push	{lr}
 287              	.LCFI6:
 288              		.cfi_def_cfa_offset 4
 289              		.cfi_offset 14, -4
 290 0002 85B0     		sub	sp, sp, #20
 291              	.LCFI7:
 292              		.cfi_def_cfa_offset 24
  79:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   tSHCI_UserEvtRxParam UserEvtRxParam;
 293              		.loc 1 79 3 view .LVU63
  80:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 294              		.loc 1 80 3 view .LVU64
  96:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   {
 295              		.loc 1 96 3 view .LVU65
  96:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   {
 296              		.loc 1 96 7 is_stmt 0 view .LVU66
 297 0004 1B48     		ldr	r0, .L30
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s 			page 11


 298 0006 FFF7FEFF 		bl	LST_is_empty
 299              	.LVL20:
  96:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   {
 300              		.loc 1 96 5 view .LVU67
 301 000a 10B9     		cbnz	r0, .L22
  96:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   {
 302              		.loc 1 96 79 discriminator 1 view .LVU68
 303 000c 1A4B     		ldr	r3, .L30+4
 304 000e 1B7C     		ldrb	r3, [r3, #16]	@ zero_extendqisi2
  96:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   {
 305              		.loc 1 96 53 discriminator 1 view .LVU69
 306 0010 4BB9     		cbnz	r3, .L28
 307              	.L22:
 125:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   {
 308              		.loc 1 125 3 is_stmt 1 view .LVU70
 125:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   {
 309              		.loc 1 125 7 is_stmt 0 view .LVU71
 310 0012 1848     		ldr	r0, .L30
 311 0014 FFF7FEFF 		bl	LST_is_empty
 312              	.LVL21:
 125:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   {
 313              		.loc 1 125 5 view .LVU72
 314 0018 10B9     		cbnz	r0, .L21
 125:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   {
 315              		.loc 1 125 79 discriminator 1 view .LVU73
 316 001a 174B     		ldr	r3, .L30+4
 317 001c 1B7C     		ldrb	r3, [r3, #16]	@ zero_extendqisi2
 125:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   {
 318              		.loc 1 125 53 discriminator 1 view .LVU74
 319 001e 23BB     		cbnz	r3, .L29
 320              	.L21:
 132:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 321              		.loc 1 132 1 view .LVU75
 322 0020 05B0     		add	sp, sp, #20
 323              	.LCFI8:
 324              		.cfi_remember_state
 325              		.cfi_def_cfa_offset 4
 326              		@ sp needed
 327 0022 5DF804FB 		ldr	pc, [sp], #4
 328              	.L28:
 329              	.LCFI9:
 330              		.cfi_restore_state
  98:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 331              		.loc 1 98 5 is_stmt 1 view .LVU76
 332 0026 03A9     		add	r1, sp, #12
 333 0028 1248     		ldr	r0, .L30
 334 002a FFF7FEFF 		bl	LST_remove_head
 335              	.LVL22:
 100:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     {
 336              		.loc 1 100 5 view .LVU77
 100:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     {
 337              		.loc 1 100 20 is_stmt 0 view .LVU78
 338 002e 134B     		ldr	r3, .L30+8
 339 0030 DB69     		ldr	r3, [r3, #28]
 100:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     {
 340              		.loc 1 100 8 view .LVU79
 341 0032 8BB1     		cbz	r3, .L23
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s 			page 12


 102:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****       UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 342              		.loc 1 102 7 is_stmt 1 view .LVU80
 102:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****       UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 343              		.loc 1 102 27 is_stmt 0 view .LVU81
 344 0034 039A     		ldr	r2, [sp, #12]
 345 0036 0292     		str	r2, [sp, #8]
 103:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****       shciContext.UserEvtRx((void *)&UserEvtRxParam);
 346              		.loc 1 103 7 is_stmt 1 view .LVU82
 103:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****       shciContext.UserEvtRx((void *)&UserEvtRxParam);
 347              		.loc 1 103 29 is_stmt 0 view .LVU83
 348 0038 0122     		movs	r2, #1
 349 003a 8DF80420 		strb	r2, [sp, #4]
 104:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****       SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 350              		.loc 1 104 7 is_stmt 1 view .LVU84
 351 003e 01A8     		add	r0, sp, #4
 352 0040 9847     		blx	r3
 353              	.LVL23:
 105:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     }
 354              		.loc 1 105 7 view .LVU85
 105:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     }
 355              		.loc 1 105 45 is_stmt 0 view .LVU86
 356 0042 9DF80420 		ldrb	r2, [sp, #4]	@ zero_extendqisi2
 105:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     }
 357              		.loc 1 105 29 view .LVU87
 358 0046 0C4B     		ldr	r3, .L30+4
 359 0048 1A74     		strb	r2, [r3, #16]
 360              	.L24:
 112:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     {
 361              		.loc 1 112 5 is_stmt 1 view .LVU88
 112:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     {
 362              		.loc 1 112 30 is_stmt 0 view .LVU89
 363 004a 0B4B     		ldr	r3, .L30+4
 364 004c 1B7C     		ldrb	r3, [r3, #16]	@ zero_extendqisi2
 112:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     {
 365              		.loc 1 112 7 view .LVU90
 366 004e 3BB1     		cbz	r3, .L25
 114:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     }
 367              		.loc 1 114 7 is_stmt 1 view .LVU91
 368 0050 0398     		ldr	r0, [sp, #12]
 369 0052 FFF7FEFF 		bl	TL_MM_EvtDone
 370              	.LVL24:
 371 0056 DCE7     		b	.L22
 372              	.L23:
 109:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     }
 373              		.loc 1 109 7 view .LVU92
 109:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     }
 374              		.loc 1 109 29 is_stmt 0 view .LVU93
 375 0058 074B     		ldr	r3, .L30+4
 376 005a 0122     		movs	r2, #1
 377 005c 1A74     		strb	r2, [r3, #16]
 378 005e F4E7     		b	.L24
 379              	.L25:
 121:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****     }
 380              		.loc 1 121 7 is_stmt 1 view .LVU94
 381 0060 0399     		ldr	r1, [sp, #12]
 382 0062 0448     		ldr	r0, .L30
 383 0064 FFF7FEFF 		bl	LST_insert_head
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s 			page 13


 384              	.LVL25:
 385 0068 D3E7     		b	.L22
 386              	.L29:
 127:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   }
 387              		.loc 1 127 5 view .LVU95
 388 006a 0248     		ldr	r0, .L30
 389 006c FFF7FEFF 		bl	shci_notify_asynch_evt
 390              	.LVL26:
 131:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** }
 391              		.loc 1 131 3 view .LVU96
 392 0070 D6E7     		b	.L21
 393              	.L31:
 394 0072 00BF     		.align	2
 395              	.L30:
 396 0074 08000000 		.word	.LANCHOR1+8
 397 0078 00000000 		.word	.LANCHOR1
 398 007c 00000000 		.word	.LANCHOR2
 399              		.cfi_endproc
 400              	.LFE108:
 402              		.section	.text.shci_resume_flow,"ax",%progbits
 403              		.align	1
 404              		.global	shci_resume_flow
 405              		.syntax unified
 406              		.thumb
 407              		.thumb_func
 408              		.fpu fpv4-sp-d16
 410              	shci_resume_flow:
 411              	.LFB109:
 135:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 412              		.loc 1 135 1 view -0
 413              		.cfi_startproc
 414              		@ args = 0, pretend = 0, frame = 0
 415              		@ frame_needed = 0, uses_anonymous_args = 0
 416 0000 08B5     		push	{r3, lr}
 417              	.LCFI10:
 418              		.cfi_def_cfa_offset 8
 419              		.cfi_offset 3, -8
 420              		.cfi_offset 14, -4
 136:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 421              		.loc 1 136 3 view .LVU98
 136:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 422              		.loc 1 136 25 is_stmt 0 view .LVU99
 423 0002 0348     		ldr	r0, .L34
 424 0004 0123     		movs	r3, #1
 425 0006 0374     		strb	r3, [r0, #16]
 142:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 426              		.loc 1 142 3 is_stmt 1 view .LVU100
 427 0008 0830     		adds	r0, r0, #8
 428 000a FFF7FEFF 		bl	shci_notify_asynch_evt
 429              	.LVL27:
 144:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** }
 430              		.loc 1 144 3 view .LVU101
 145:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 431              		.loc 1 145 1 is_stmt 0 view .LVU102
 432 000e 08BD     		pop	{r3, pc}
 433              	.L35:
 434              		.align	2
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s 			page 14


 435              	.L34:
 436 0010 00000000 		.word	.LANCHOR1
 437              		.cfi_endproc
 438              	.LFE109:
 440              		.section	.text.shci_cmd_resp_wait,"ax",%progbits
 441              		.align	1
 442              		.weak	shci_cmd_resp_wait
 443              		.syntax unified
 444              		.thumb
 445              		.thumb_func
 446              		.fpu fpv4-sp-d16
 448              	shci_cmd_resp_wait:
 449              	.LVL28:
 450              	.LFB115:
 234:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 235:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** /* Weak implementation ----------------------------------------------------------------*/
 236:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** __WEAK void shci_cmd_resp_wait(uint32_t timeout)
 237:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** {
 451              		.loc 1 237 1 is_stmt 1 view -0
 452              		.cfi_startproc
 453              		@ args = 0, pretend = 0, frame = 0
 454              		@ frame_needed = 0, uses_anonymous_args = 0
 455              		@ link register save eliminated.
 238:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   (void)timeout;
 456              		.loc 1 238 3 view .LVU104
 239:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 240:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   CmdRspStatusFlag = SHCI_TL_CMD_RESP_WAIT;
 457              		.loc 1 240 3 view .LVU105
 458              		.loc 1 240 20 is_stmt 0 view .LVU106
 459 0000 034B     		ldr	r3, .L38
 460 0002 0122     		movs	r2, #1
 461 0004 1A70     		strb	r2, [r3]
 241:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   while(CmdRspStatusFlag != SHCI_TL_CMD_RESP_RELEASE);
 462              		.loc 1 241 3 is_stmt 1 view .LVU107
 463              	.L37:
 464              		.loc 1 241 54 discriminator 1 view .LVU108
 465              		.loc 1 241 8 discriminator 1 view .LVU109
 466              		.loc 1 241 26 is_stmt 0 discriminator 1 view .LVU110
 467 0006 024B     		ldr	r3, .L38
 468 0008 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 469              		.loc 1 241 8 discriminator 1 view .LVU111
 470 000a 002B     		cmp	r3, #0
 471 000c FBD1     		bne	.L37
 242:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 243:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   return;
 244:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** }
 472              		.loc 1 244 1 view .LVU112
 473 000e 7047     		bx	lr
 474              	.L39:
 475              		.align	2
 476              	.L38:
 477 0010 00000000 		.word	.LANCHOR3
 478              		.cfi_endproc
 479              	.LFE115:
 481              		.section	.text.shci_send,"ax",%progbits
 482              		.align	1
 483              		.global	shci_send
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s 			page 15


 484              		.syntax unified
 485              		.thumb
 486              		.thumb_func
 487              		.fpu fpv4-sp-d16
 489              	shci_send:
 490              	.LVL29:
 491              	.LFB110:
 148:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   Cmd_SetStatus(SHCI_TL_CmdBusy);
 492              		.loc 1 148 1 is_stmt 1 view -0
 493              		.cfi_startproc
 494              		@ args = 0, pretend = 0, frame = 0
 495              		@ frame_needed = 0, uses_anonymous_args = 0
 148:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   Cmd_SetStatus(SHCI_TL_CmdBusy);
 496              		.loc 1 148 1 is_stmt 0 view .LVU114
 497 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 498              	.LCFI11:
 499              		.cfi_def_cfa_offset 24
 500              		.cfi_offset 4, -24
 501              		.cfi_offset 5, -20
 502              		.cfi_offset 6, -16
 503              		.cfi_offset 7, -12
 504              		.cfi_offset 8, -8
 505              		.cfi_offset 14, -4
 506 0004 0746     		mov	r7, r0
 507 0006 0C46     		mov	r4, r1
 508 0008 1646     		mov	r6, r2
 509 000a 1D46     		mov	r5, r3
 149:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 510              		.loc 1 149 3 is_stmt 1 view .LVU115
 511 000c 0020     		movs	r0, #0
 512              	.LVL30:
 149:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 513              		.loc 1 149 3 is_stmt 0 view .LVU116
 514 000e FFF7FEFF 		bl	Cmd_SetStatus
 515              	.LVL31:
 151:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 516              		.loc 1 151 3 is_stmt 1 view .LVU117
 151:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 517              		.loc 1 151 13 is_stmt 0 view .LVU118
 518 0012 DFF84880 		ldr	r8, .L42+4
 519 0016 D8F80400 		ldr	r0, [r8, #4]
 151:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 520              		.loc 1 151 37 view .LVU119
 521 001a A0F80970 		strh	r7, [r0, #9]	@ unaligned
 152:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 522              		.loc 1 152 3 is_stmt 1 view .LVU120
 152:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 523              		.loc 1 152 34 is_stmt 0 view .LVU121
 524 001e C472     		strb	r4, [r0, #11]
 154:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 525              		.loc 1 154 3 is_stmt 1 view .LVU122
 526 0020 2246     		mov	r2, r4
 527 0022 3146     		mov	r1, r6
 528 0024 0C30     		adds	r0, r0, #12
 529 0026 FFF7FEFF 		bl	memcpy
 530              	.LVL32:
 156:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s 			page 16


 531              		.loc 1 156 3 view .LVU123
 156:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 532              		.loc 1 156 17 is_stmt 0 view .LVU124
 533 002a 0B4B     		ldr	r3, .L42
 534 002c 1B69     		ldr	r3, [r3, #16]
 156:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 535              		.loc 1 156 3 view .LVU125
 536 002e 0021     		movs	r1, #0
 537 0030 0846     		mov	r0, r1
 538 0032 9847     		blx	r3
 539              	.LVL33:
 158:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 540              		.loc 1 158 3 is_stmt 1 view .LVU126
 541 0034 48F2E800 		movw	r0, #33000
 542 0038 FFF7FEFF 		bl	shci_cmd_resp_wait
 543              	.LVL34:
 164:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 544              		.loc 1 164 3 view .LVU127
 545 003c D8F80410 		ldr	r1, [r8, #4]
 164:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 546              		.loc 1 164 78 is_stmt 0 view .LVU128
 547 0040 8A78     		ldrb	r2, [r1, #2]	@ zero_extendqisi2
 164:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 548              		.loc 1 164 3 view .LVU129
 549 0042 0332     		adds	r2, r2, #3
 550 0044 05F10800 		add	r0, r5, #8
 551 0048 FFF7FEFF 		bl	memcpy
 552              	.LVL35:
 166:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 553              		.loc 1 166 3 is_stmt 1 view .LVU130
 554 004c 0120     		movs	r0, #1
 555 004e FFF7FEFF 		bl	Cmd_SetStatus
 556              	.LVL36:
 168:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** }
 557              		.loc 1 168 3 view .LVU131
 169:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 558              		.loc 1 169 1 is_stmt 0 view .LVU132
 559 0052 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 560              	.LVL37:
 561              	.L43:
 169:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 562              		.loc 1 169 1 view .LVU133
 563 0056 00BF     		.align	2
 564              	.L42:
 565 0058 00000000 		.word	.LANCHOR2
 566 005c 00000000 		.word	.LANCHOR1
 567              		.cfi_endproc
 568              	.LFE110:
 570              		.section	.text.shci_cmd_resp_release,"ax",%progbits
 571              		.align	1
 572              		.weak	shci_cmd_resp_release
 573              		.syntax unified
 574              		.thumb
 575              		.thumb_func
 576              		.fpu fpv4-sp-d16
 578              	shci_cmd_resp_release:
 579              	.LVL38:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s 			page 17


 580              	.LFB116:
 245:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 246:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** __WEAK void shci_cmd_resp_release(uint32_t flag)
 247:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** {
 581              		.loc 1 247 1 is_stmt 1 view -0
 582              		.cfi_startproc
 583              		@ args = 0, pretend = 0, frame = 0
 584              		@ frame_needed = 0, uses_anonymous_args = 0
 585              		@ link register save eliminated.
 248:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   (void)flag;
 586              		.loc 1 248 3 view .LVU135
 249:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 250:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   CmdRspStatusFlag = SHCI_TL_CMD_RESP_RELEASE;
 587              		.loc 1 250 3 view .LVU136
 588              		.loc 1 250 20 is_stmt 0 view .LVU137
 589 0000 014B     		ldr	r3, .L45
 590 0002 0022     		movs	r2, #0
 591 0004 1A70     		strb	r2, [r3]
 251:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 252:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   return;
 592              		.loc 1 252 3 is_stmt 1 view .LVU138
 253:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** }
 593              		.loc 1 253 1 is_stmt 0 view .LVU139
 594 0006 7047     		bx	lr
 595              	.L46:
 596              		.align	2
 597              	.L45:
 598 0008 00000000 		.word	.LANCHOR3
 599              		.cfi_endproc
 600              	.LFE116:
 602              		.section	.text.TlCmdEvtReceived,"ax",%progbits
 603              		.align	1
 604              		.syntax unified
 605              		.thumb
 606              		.thumb_func
 607              		.fpu fpv4-sp-d16
 609              	TlCmdEvtReceived:
 610              	.LVL39:
 611              	.LFB113:
 220:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   (void)(shcievt);
 612              		.loc 1 220 1 is_stmt 1 view -0
 613              		.cfi_startproc
 614              		@ args = 0, pretend = 0, frame = 0
 615              		@ frame_needed = 0, uses_anonymous_args = 0
 220:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   (void)(shcievt);
 616              		.loc 1 220 1 is_stmt 0 view .LVU141
 617 0000 08B5     		push	{r3, lr}
 618              	.LCFI12:
 619              		.cfi_def_cfa_offset 8
 620              		.cfi_offset 3, -8
 621              		.cfi_offset 14, -4
 221:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c ****   shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 622              		.loc 1 221 3 is_stmt 1 view .LVU142
 222:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 623              		.loc 1 222 3 view .LVU143
 624 0002 0020     		movs	r0, #0
 625              	.LVL40:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s 			page 18


 222:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 626              		.loc 1 222 3 is_stmt 0 view .LVU144
 627 0004 FFF7FEFF 		bl	shci_cmd_resp_release
 628              	.LVL41:
 224:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** }
 629              		.loc 1 224 3 is_stmt 1 view .LVU145
 225:Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c **** 
 630              		.loc 1 225 1 is_stmt 0 view .LVU146
 631 0008 08BD     		pop	{r3, pc}
 632              		.cfi_endproc
 633              	.LFE113:
 635              		.global	SHCI_TL_UserEventFlow
 636              		.section	.bss.CmdRspStatusFlag,"aw",%nobits
 637              		.set	.LANCHOR3,. + 0
 640              	CmdRspStatusFlag:
 641 0000 00       		.space	1
 642              		.section	.bss.StatusNotCallBackFunction,"aw",%nobits
 643              		.align	2
 644              		.set	.LANCHOR0,. + 0
 647              	StatusNotCallBackFunction:
 648 0000 00000000 		.space	4
 649              		.section	.bss.shciContext,"aw",%nobits
 650              		.align	2
 651              		.set	.LANCHOR2,. + 0
 654              	shciContext:
 655 0000 00000000 		.space	32
 655      00000000 
 655      00000000 
 655      00000000 
 655      00000000 
 656              		.section	SYSTEM_DRIVER_CONTEXT,"aw"
 657              		.align	2
 658              		.set	.LANCHOR1,. + 0
 661              	SHCICmdStatus:
 662 0000 00       		.space	1
 663 0001 000000   		.space	3
 666              	pCmdBuffer:
 667 0004 00000000 		.space	4
 670              	SHciAsynchEventQueue:
 671 0008 00000000 		.space	8
 671      00000000 
 674              	SHCI_TL_UserEventFlow:
 675 0010 00       		.space	1
 676              		.text
 677              	.Letext0:
 678              		.file 2 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/machine/_de
 679              		.file 3 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_stdint
 680              		.file 4 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/lock.h"
 681              		.file 5 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_types.
 682              		.file 6 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/lib/gcc/arm-none-eabi/9.2.1/inclu
 683              		.file 7 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/reent.h
 684              		.file 8 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/stdlib.h"
 685              		.file 9 "Middlewares/ST/STM32_WPAN/utilities/stm_list.h"
 686              		.file 10 "Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl.h"
 687              		.file 11 "Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.h"
 688              		.file 12 "<built-in>"
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s 			page 19


DEFINED SYMBOLS
                            *ABS*:0000000000000000 shci_tl.c
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s:18     .text.Cmd_SetStatus:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s:25     .text.Cmd_SetStatus:0000000000000000 Cmd_SetStatus
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s:85     .text.Cmd_SetStatus:0000000000000028 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s:91     .text.TlInit:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s:97     .text.TlInit:0000000000000000 TlInit
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s:168    .text.TlInit:0000000000000034 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s:609    .text.TlCmdEvtReceived:0000000000000000 TlCmdEvtReceived
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s:182    .text.TlUserEvtReceived:0000000000000000 TlUserEvtReceived
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s:176    .text.TlUserEvtReceived:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s:213    .text.TlUserEvtReceived:0000000000000014 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s:218    .text.shci_init:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s:225    .text.shci_init:0000000000000000 shci_init
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s:267    .text.shci_init:000000000000001c $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s:273    .text.shci_user_evt_proc:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s:280    .text.shci_user_evt_proc:0000000000000000 shci_user_evt_proc
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s:396    .text.shci_user_evt_proc:0000000000000074 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s:403    .text.shci_resume_flow:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s:410    .text.shci_resume_flow:0000000000000000 shci_resume_flow
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s:436    .text.shci_resume_flow:0000000000000010 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s:441    .text.shci_cmd_resp_wait:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s:448    .text.shci_cmd_resp_wait:0000000000000000 shci_cmd_resp_wait
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s:477    .text.shci_cmd_resp_wait:0000000000000010 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s:482    .text.shci_send:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s:489    .text.shci_send:0000000000000000 shci_send
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s:565    .text.shci_send:0000000000000058 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s:571    .text.shci_cmd_resp_release:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s:578    .text.shci_cmd_resp_release:0000000000000000 shci_cmd_resp_release
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s:598    .text.shci_cmd_resp_release:0000000000000008 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s:603    .text.TlCmdEvtReceived:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s:674    SYSTEM_DRIVER_CONTEXT:0000000000000010 SHCI_TL_UserEventFlow
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s:640    .bss.CmdRspStatusFlag:0000000000000000 CmdRspStatusFlag
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s:641    .bss.CmdRspStatusFlag:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s:643    .bss.StatusNotCallBackFunction:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s:647    .bss.StatusNotCallBackFunction:0000000000000000 StatusNotCallBackFunction
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s:650    .bss.shciContext:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s:654    .bss.shciContext:0000000000000000 shciContext
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s:657    SYSTEM_DRIVER_CONTEXT:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s:661    SYSTEM_DRIVER_CONTEXT:0000000000000000 SHCICmdStatus
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s:666    SYSTEM_DRIVER_CONTEXT:0000000000000004 pCmdBuffer
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccQP9Nx5.s:670    SYSTEM_DRIVER_CONTEXT:0000000000000008 SHciAsynchEventQueue

UNDEFINED SYMBOLS
LST_init_head
LST_insert_tail
shci_notify_asynch_evt
shci_register_io_bus
LST_is_empty
LST_remove_head
TL_MM_EvtDone
LST_insert_head
memcpy
