
stm32testsuite.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007468  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000300  08007578  08007578  00017578  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007878  08007878  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  08007878  08007878  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007878  08007878  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007878  08007878  00017878  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800787c  0800787c  0001787c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08007880  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000190  200001e0  08007a60  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000370  08007a60  00020370  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008e02  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000017e8  00000000  00000000  0002900b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000968  00000000  00000000  0002a7f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000008c8  00000000  00000000  0002b160  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001678b  00000000  00000000  0002ba28  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007aca  00000000  00000000  000421b3  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000826b3  00000000  00000000  00049c7d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000cc330  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003330  00000000  00000000  000cc3ac  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	08007560 	.word	0x08007560

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	08007560 	.word	0x08007560

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000c24:	f1a2 0201 	sub.w	r2, r2, #1
 8000c28:	d1ed      	bne.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <read_calibration_data>:
//sea level pressure in pascals
#define atmPress 101325 //Pa



void read_calibration_data(){
 8001024:	b580      	push	{r7, lr}
 8001026:	b08a      	sub	sp, #40	; 0x28
 8001028:	af04      	add	r7, sp, #16

	//struct bmp180_calib_t* p_calib;
	uint8_t buffer[22] = {0};
 800102a:	463b      	mov	r3, r7
 800102c:	2200      	movs	r2, #0
 800102e:	601a      	str	r2, [r3, #0]
 8001030:	605a      	str	r2, [r3, #4]
 8001032:	609a      	str	r2, [r3, #8]
 8001034:	60da      	str	r2, [r3, #12]
 8001036:	611a      	str	r2, [r3, #16]
 8001038:	829a      	strh	r2, [r3, #20]

	HAL_I2C_Mem_Read(BMP180_I2C, BMP180_I2C_ADDR, BMP180_CALIB_START, 1, buffer,22, HAL_MAX_DELAY);
 800103a:	f04f 33ff 	mov.w	r3, #4294967295
 800103e:	9302      	str	r3, [sp, #8]
 8001040:	2316      	movs	r3, #22
 8001042:	9301      	str	r3, [sp, #4]
 8001044:	463b      	mov	r3, r7
 8001046:	9300      	str	r3, [sp, #0]
 8001048:	2301      	movs	r3, #1
 800104a:	22aa      	movs	r2, #170	; 0xaa
 800104c:	21ee      	movs	r1, #238	; 0xee
 800104e:	4836      	ldr	r0, [pc, #216]	; (8001128 <read_calibration_data+0x104>)
 8001050:	f001 fe5e 	bl	8002d10 <HAL_I2C_Mem_Read>

	AC1 = ((buffer[BMP180_AC1_MSB] << SHIFT_8_BITS) | buffer[BMP180_AC1_LSB]);
 8001054:	783b      	ldrb	r3, [r7, #0]
 8001056:	021b      	lsls	r3, r3, #8
 8001058:	b21a      	sxth	r2, r3
 800105a:	787b      	ldrb	r3, [r7, #1]
 800105c:	b21b      	sxth	r3, r3
 800105e:	4313      	orrs	r3, r2
 8001060:	b21a      	sxth	r2, r3
 8001062:	4b32      	ldr	r3, [pc, #200]	; (800112c <read_calibration_data+0x108>)
 8001064:	801a      	strh	r2, [r3, #0]
	AC2 = ((buffer[BMP180_AC2_MSB] << SHIFT_8_BITS) | buffer[BMP180_AC2_LSB]);
 8001066:	78bb      	ldrb	r3, [r7, #2]
 8001068:	021b      	lsls	r3, r3, #8
 800106a:	b21a      	sxth	r2, r3
 800106c:	78fb      	ldrb	r3, [r7, #3]
 800106e:	b21b      	sxth	r3, r3
 8001070:	4313      	orrs	r3, r2
 8001072:	b21a      	sxth	r2, r3
 8001074:	4b2e      	ldr	r3, [pc, #184]	; (8001130 <read_calibration_data+0x10c>)
 8001076:	801a      	strh	r2, [r3, #0]
	AC3 = ((buffer[BMP180_AC3_MSB] << SHIFT_8_BITS) | buffer[BMP180_AC3_LSB]);
 8001078:	793b      	ldrb	r3, [r7, #4]
 800107a:	021b      	lsls	r3, r3, #8
 800107c:	b21a      	sxth	r2, r3
 800107e:	797b      	ldrb	r3, [r7, #5]
 8001080:	b21b      	sxth	r3, r3
 8001082:	4313      	orrs	r3, r2
 8001084:	b21a      	sxth	r2, r3
 8001086:	4b2b      	ldr	r3, [pc, #172]	; (8001134 <read_calibration_data+0x110>)
 8001088:	801a      	strh	r2, [r3, #0]
	AC4 = ((buffer[BMP180_AC4_MSB] << SHIFT_8_BITS) | buffer[BMP180_AC4_LSB]);
 800108a:	79bb      	ldrb	r3, [r7, #6]
 800108c:	021b      	lsls	r3, r3, #8
 800108e:	b21a      	sxth	r2, r3
 8001090:	79fb      	ldrb	r3, [r7, #7]
 8001092:	b21b      	sxth	r3, r3
 8001094:	4313      	orrs	r3, r2
 8001096:	b21b      	sxth	r3, r3
 8001098:	b29a      	uxth	r2, r3
 800109a:	4b27      	ldr	r3, [pc, #156]	; (8001138 <read_calibration_data+0x114>)
 800109c:	801a      	strh	r2, [r3, #0]
	AC5 = ((buffer[BMP180_AC5_MSB] << SHIFT_8_BITS) | buffer[BMP180_AC5_LSB]);
 800109e:	7a3b      	ldrb	r3, [r7, #8]
 80010a0:	021b      	lsls	r3, r3, #8
 80010a2:	b21a      	sxth	r2, r3
 80010a4:	7a7b      	ldrb	r3, [r7, #9]
 80010a6:	b21b      	sxth	r3, r3
 80010a8:	4313      	orrs	r3, r2
 80010aa:	b21b      	sxth	r3, r3
 80010ac:	b29a      	uxth	r2, r3
 80010ae:	4b23      	ldr	r3, [pc, #140]	; (800113c <read_calibration_data+0x118>)
 80010b0:	801a      	strh	r2, [r3, #0]
	AC6 = ((buffer[BMP180_AC6_MSB] << SHIFT_8_BITS) | buffer[BMP180_AC6_LSB]);
 80010b2:	7abb      	ldrb	r3, [r7, #10]
 80010b4:	021b      	lsls	r3, r3, #8
 80010b6:	b21a      	sxth	r2, r3
 80010b8:	7afb      	ldrb	r3, [r7, #11]
 80010ba:	b21b      	sxth	r3, r3
 80010bc:	4313      	orrs	r3, r2
 80010be:	b21b      	sxth	r3, r3
 80010c0:	b29a      	uxth	r2, r3
 80010c2:	4b1f      	ldr	r3, [pc, #124]	; (8001140 <read_calibration_data+0x11c>)
 80010c4:	801a      	strh	r2, [r3, #0]
	B1  = ((buffer[BMP180_B1_MSB ] << SHIFT_8_BITS) | buffer[BMP180_B1_LSB ]);
 80010c6:	7b3b      	ldrb	r3, [r7, #12]
 80010c8:	021b      	lsls	r3, r3, #8
 80010ca:	b21a      	sxth	r2, r3
 80010cc:	7b7b      	ldrb	r3, [r7, #13]
 80010ce:	b21b      	sxth	r3, r3
 80010d0:	4313      	orrs	r3, r2
 80010d2:	b21a      	sxth	r2, r3
 80010d4:	4b1b      	ldr	r3, [pc, #108]	; (8001144 <read_calibration_data+0x120>)
 80010d6:	801a      	strh	r2, [r3, #0]
	B2  = ((buffer[BMP180_B2_MSB ] << SHIFT_8_BITS) | buffer[BMP180_B2_LSB ]);
 80010d8:	7bbb      	ldrb	r3, [r7, #14]
 80010da:	021b      	lsls	r3, r3, #8
 80010dc:	b21a      	sxth	r2, r3
 80010de:	7bfb      	ldrb	r3, [r7, #15]
 80010e0:	b21b      	sxth	r3, r3
 80010e2:	4313      	orrs	r3, r2
 80010e4:	b21a      	sxth	r2, r3
 80010e6:	4b18      	ldr	r3, [pc, #96]	; (8001148 <read_calibration_data+0x124>)
 80010e8:	801a      	strh	r2, [r3, #0]
	MB  = ((buffer[BMP180_MB_MSB ] << SHIFT_8_BITS) | buffer[BMP180_MB_LSB ]);
 80010ea:	7c3b      	ldrb	r3, [r7, #16]
 80010ec:	021b      	lsls	r3, r3, #8
 80010ee:	b21a      	sxth	r2, r3
 80010f0:	7c7b      	ldrb	r3, [r7, #17]
 80010f2:	b21b      	sxth	r3, r3
 80010f4:	4313      	orrs	r3, r2
 80010f6:	b21a      	sxth	r2, r3
 80010f8:	4b14      	ldr	r3, [pc, #80]	; (800114c <read_calibration_data+0x128>)
 80010fa:	801a      	strh	r2, [r3, #0]
	MC  = ((buffer[BMP180_MC_MSB ] << SHIFT_8_BITS) | buffer[BMP180_MC_LSB ]);
 80010fc:	7cbb      	ldrb	r3, [r7, #18]
 80010fe:	021b      	lsls	r3, r3, #8
 8001100:	b21a      	sxth	r2, r3
 8001102:	7cfb      	ldrb	r3, [r7, #19]
 8001104:	b21b      	sxth	r3, r3
 8001106:	4313      	orrs	r3, r2
 8001108:	b21a      	sxth	r2, r3
 800110a:	4b11      	ldr	r3, [pc, #68]	; (8001150 <read_calibration_data+0x12c>)
 800110c:	801a      	strh	r2, [r3, #0]
	MD  = ((buffer[BMP180_MD_MSB ] << SHIFT_8_BITS) | buffer[BMP180_MD_LSB ]);
 800110e:	7d3b      	ldrb	r3, [r7, #20]
 8001110:	021b      	lsls	r3, r3, #8
 8001112:	b21a      	sxth	r2, r3
 8001114:	7d7b      	ldrb	r3, [r7, #21]
 8001116:	b21b      	sxth	r3, r3
 8001118:	4313      	orrs	r3, r2
 800111a:	b21a      	sxth	r2, r3
 800111c:	4b0d      	ldr	r3, [pc, #52]	; (8001154 <read_calibration_data+0x130>)
 800111e:	801a      	strh	r2, [r3, #0]


}
 8001120:	bf00      	nop
 8001122:	3718      	adds	r7, #24
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}
 8001128:	20000250 	.word	0x20000250
 800112c:	200001fc 	.word	0x200001fc
 8001130:	200001fe 	.word	0x200001fe
 8001134:	20000200 	.word	0x20000200
 8001138:	20000202 	.word	0x20000202
 800113c:	20000204 	.word	0x20000204
 8001140:	20000206 	.word	0x20000206
 8001144:	20000208 	.word	0x20000208
 8001148:	2000020a 	.word	0x2000020a
 800114c:	2000020c 	.word	0x2000020c
 8001150:	2000020e 	.word	0x2000020e
 8001154:	20000210 	.word	0x20000210

08001158 <Get_UTemp>:

// Get uncompensated Temp
uint16_t Get_UTemp (void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b086      	sub	sp, #24
 800115c:	af04      	add	r7, sp, #16
	uint8_t datatowrite = 0x2E;//Temperature register address: page 21
 800115e:	232e      	movs	r3, #46	; 0x2e
 8001160:	71fb      	strb	r3, [r7, #7]
	uint8_t Temp_RAW[2] = {0}; //empty buffer to write to
 8001162:	2300      	movs	r3, #0
 8001164:	80bb      	strh	r3, [r7, #4]

	//write data from temp register to 0xF4(control registrer)
	HAL_I2C_Mem_Write(BMP180_I2C, BMP180_I2C_ADDR, BMP180_CTRL_MEAS_REG, 1, &datatowrite, 1, 1000);
 8001166:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800116a:	9302      	str	r3, [sp, #8]
 800116c:	2301      	movs	r3, #1
 800116e:	9301      	str	r3, [sp, #4]
 8001170:	1dfb      	adds	r3, r7, #7
 8001172:	9300      	str	r3, [sp, #0]
 8001174:	2301      	movs	r3, #1
 8001176:	22f4      	movs	r2, #244	; 0xf4
 8001178:	21ee      	movs	r1, #238	; 0xee
 800117a:	480f      	ldr	r0, [pc, #60]	; (80011b8 <Get_UTemp+0x60>)
 800117c:	f001 fcce 	bl	8002b1c <HAL_I2C_Mem_Write>
	HAL_Delay (5);  // wait 4.5 ms
 8001180:	2005      	movs	r0, #5
 8001182:	f000 ff77 	bl	8002074 <HAL_Delay>

	//read data from 0xF6 and write it to temp_raw
	HAL_I2C_Mem_Read(BMP180_I2C, BMP180_I2C_ADDR, BMP180_ADC_OUT_MSB_REG , 1, Temp_RAW, 2, 1000);
 8001186:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800118a:	9302      	str	r3, [sp, #8]
 800118c:	2302      	movs	r3, #2
 800118e:	9301      	str	r3, [sp, #4]
 8001190:	1d3b      	adds	r3, r7, #4
 8001192:	9300      	str	r3, [sp, #0]
 8001194:	2301      	movs	r3, #1
 8001196:	22f6      	movs	r2, #246	; 0xf6
 8001198:	21ee      	movs	r1, #238	; 0xee
 800119a:	4807      	ldr	r0, [pc, #28]	; (80011b8 <Get_UTemp+0x60>)
 800119c:	f001 fdb8 	bl	8002d10 <HAL_I2C_Mem_Read>

	//return the 16 bit representation of non-calibrated temperature data
	return ((Temp_RAW[0]<<8) + Temp_RAW[1]);
 80011a0:	793b      	ldrb	r3, [r7, #4]
 80011a2:	b29b      	uxth	r3, r3
 80011a4:	021b      	lsls	r3, r3, #8
 80011a6:	b29a      	uxth	r2, r3
 80011a8:	797b      	ldrb	r3, [r7, #5]
 80011aa:	b29b      	uxth	r3, r3
 80011ac:	4413      	add	r3, r2
 80011ae:	b29b      	uxth	r3, r3
}
 80011b0:	4618      	mov	r0, r3
 80011b2:	3708      	adds	r7, #8
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	20000250 	.word	0x20000250

080011bc <BMP180_GetTemp>:

float BMP180_GetTemp (void)
{
 80011bc:	b5b0      	push	{r4, r5, r7, lr}
 80011be:	af00      	add	r7, sp, #0
	UT = Get_UTemp();//get non-calibrated temp
 80011c0:	f7ff ffca 	bl	8001158 <Get_UTemp>
 80011c4:	4603      	mov	r3, r0
 80011c6:	461a      	mov	r2, r3
 80011c8:	4b3d      	ldr	r3, [pc, #244]	; (80012c0 <BMP180_GetTemp+0x104>)
 80011ca:	601a      	str	r2, [r3, #0]
	//calibrate the temperature
	//formula is found on page 15 in datasheet
	X1 = ((UT-AC6) * (AC5/(pow(2,15))));
 80011cc:	4b3c      	ldr	r3, [pc, #240]	; (80012c0 <BMP180_GetTemp+0x104>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4a3c      	ldr	r2, [pc, #240]	; (80012c4 <BMP180_GetTemp+0x108>)
 80011d2:	8812      	ldrh	r2, [r2, #0]
 80011d4:	1a9b      	subs	r3, r3, r2
 80011d6:	4618      	mov	r0, r3
 80011d8:	f7ff f914 	bl	8000404 <__aeabi_i2d>
 80011dc:	4604      	mov	r4, r0
 80011de:	460d      	mov	r5, r1
 80011e0:	4b39      	ldr	r3, [pc, #228]	; (80012c8 <BMP180_GetTemp+0x10c>)
 80011e2:	881b      	ldrh	r3, [r3, #0]
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff f90d 	bl	8000404 <__aeabi_i2d>
 80011ea:	f04f 0200 	mov.w	r2, #0
 80011ee:	4b37      	ldr	r3, [pc, #220]	; (80012cc <BMP180_GetTemp+0x110>)
 80011f0:	f7ff fa9c 	bl	800072c <__aeabi_ddiv>
 80011f4:	4602      	mov	r2, r0
 80011f6:	460b      	mov	r3, r1
 80011f8:	4620      	mov	r0, r4
 80011fa:	4629      	mov	r1, r5
 80011fc:	f7ff f96c 	bl	80004d8 <__aeabi_dmul>
 8001200:	4603      	mov	r3, r0
 8001202:	460c      	mov	r4, r1
 8001204:	4618      	mov	r0, r3
 8001206:	4621      	mov	r1, r4
 8001208:	f7ff fc16 	bl	8000a38 <__aeabi_d2iz>
 800120c:	4602      	mov	r2, r0
 800120e:	4b30      	ldr	r3, [pc, #192]	; (80012d0 <BMP180_GetTemp+0x114>)
 8001210:	601a      	str	r2, [r3, #0]
	X2 = ((MC*(pow(2,11))) / (X1+MD));
 8001212:	4b30      	ldr	r3, [pc, #192]	; (80012d4 <BMP180_GetTemp+0x118>)
 8001214:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001218:	4618      	mov	r0, r3
 800121a:	f7ff f8f3 	bl	8000404 <__aeabi_i2d>
 800121e:	f04f 0200 	mov.w	r2, #0
 8001222:	4b2d      	ldr	r3, [pc, #180]	; (80012d8 <BMP180_GetTemp+0x11c>)
 8001224:	f7ff f958 	bl	80004d8 <__aeabi_dmul>
 8001228:	4603      	mov	r3, r0
 800122a:	460c      	mov	r4, r1
 800122c:	4625      	mov	r5, r4
 800122e:	461c      	mov	r4, r3
 8001230:	4b2a      	ldr	r3, [pc, #168]	; (80012dc <BMP180_GetTemp+0x120>)
 8001232:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001236:	461a      	mov	r2, r3
 8001238:	4b25      	ldr	r3, [pc, #148]	; (80012d0 <BMP180_GetTemp+0x114>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4413      	add	r3, r2
 800123e:	4618      	mov	r0, r3
 8001240:	f7ff f8e0 	bl	8000404 <__aeabi_i2d>
 8001244:	4602      	mov	r2, r0
 8001246:	460b      	mov	r3, r1
 8001248:	4620      	mov	r0, r4
 800124a:	4629      	mov	r1, r5
 800124c:	f7ff fa6e 	bl	800072c <__aeabi_ddiv>
 8001250:	4603      	mov	r3, r0
 8001252:	460c      	mov	r4, r1
 8001254:	4618      	mov	r0, r3
 8001256:	4621      	mov	r1, r4
 8001258:	f7ff fbee 	bl	8000a38 <__aeabi_d2iz>
 800125c:	4602      	mov	r2, r0
 800125e:	4b20      	ldr	r3, [pc, #128]	; (80012e0 <BMP180_GetTemp+0x124>)
 8001260:	601a      	str	r2, [r3, #0]
	B5 = X1+X2;
 8001262:	4b1b      	ldr	r3, [pc, #108]	; (80012d0 <BMP180_GetTemp+0x114>)
 8001264:	681a      	ldr	r2, [r3, #0]
 8001266:	4b1e      	ldr	r3, [pc, #120]	; (80012e0 <BMP180_GetTemp+0x124>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4413      	add	r3, r2
 800126c:	4a1d      	ldr	r2, [pc, #116]	; (80012e4 <BMP180_GetTemp+0x128>)
 800126e:	6013      	str	r3, [r2, #0]
	Temp = (B5+8)/(pow(2,4));
 8001270:	4b1c      	ldr	r3, [pc, #112]	; (80012e4 <BMP180_GetTemp+0x128>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	3308      	adds	r3, #8
 8001276:	4618      	mov	r0, r3
 8001278:	f7ff f8c4 	bl	8000404 <__aeabi_i2d>
 800127c:	f04f 0200 	mov.w	r2, #0
 8001280:	4b19      	ldr	r3, [pc, #100]	; (80012e8 <BMP180_GetTemp+0x12c>)
 8001282:	f7ff fa53 	bl	800072c <__aeabi_ddiv>
 8001286:	4603      	mov	r3, r0
 8001288:	460c      	mov	r4, r1
 800128a:	4618      	mov	r0, r3
 800128c:	4621      	mov	r1, r4
 800128e:	f7ff fbd3 	bl	8000a38 <__aeabi_d2iz>
 8001292:	4602      	mov	r2, r0
 8001294:	4b15      	ldr	r3, [pc, #84]	; (80012ec <BMP180_GetTemp+0x130>)
 8001296:	601a      	str	r2, [r3, #0]
	//return calibrated floating point representation of the temperature
	return Temp/10.0;
 8001298:	4b14      	ldr	r3, [pc, #80]	; (80012ec <BMP180_GetTemp+0x130>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4618      	mov	r0, r3
 800129e:	f7ff f8b1 	bl	8000404 <__aeabi_i2d>
 80012a2:	f04f 0200 	mov.w	r2, #0
 80012a6:	4b12      	ldr	r3, [pc, #72]	; (80012f0 <BMP180_GetTemp+0x134>)
 80012a8:	f7ff fa40 	bl	800072c <__aeabi_ddiv>
 80012ac:	4603      	mov	r3, r0
 80012ae:	460c      	mov	r4, r1
 80012b0:	4618      	mov	r0, r3
 80012b2:	4621      	mov	r1, r4
 80012b4:	f7ff fc08 	bl	8000ac8 <__aeabi_d2f>
 80012b8:	4603      	mov	r3, r0
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	bdb0      	pop	{r4, r5, r7, pc}
 80012be:	bf00      	nop
 80012c0:	20000214 	.word	0x20000214
 80012c4:	20000206 	.word	0x20000206
 80012c8:	20000204 	.word	0x20000204
 80012cc:	40e00000 	.word	0x40e00000
 80012d0:	2000021c 	.word	0x2000021c
 80012d4:	2000020e 	.word	0x2000020e
 80012d8:	40a00000 	.word	0x40a00000
 80012dc:	20000210 	.word	0x20000210
 80012e0:	20000220 	.word	0x20000220
 80012e4:	2000022c 	.word	0x2000022c
 80012e8:	40300000 	.word	0x40300000
 80012ec:	20000240 	.word	0x20000240
 80012f0:	40240000 	.word	0x40240000

080012f4 <Get_UPress>:

// Get uncompensated Pressure
uint32_t Get_UPress (int oss)   // oversampling setting 0,1,2,3
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b088      	sub	sp, #32
 80012f8:	af04      	add	r7, sp, #16
 80012fa:	6078      	str	r0, [r7, #4]
	uint8_t datatowrite = 0x34+(oss<<6);//read from whichever register 0 to 3 (depends on oss)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	b2db      	uxtb	r3, r3
 8001300:	019b      	lsls	r3, r3, #6
 8001302:	b2db      	uxtb	r3, r3
 8001304:	3334      	adds	r3, #52	; 0x34
 8001306:	b2db      	uxtb	r3, r3
 8001308:	73fb      	strb	r3, [r7, #15]
	uint8_t Press_RAW[3] = {0}; //registers to write raw data to
 800130a:	f107 030c 	add.w	r3, r7, #12
 800130e:	2100      	movs	r1, #0
 8001310:	460a      	mov	r2, r1
 8001312:	801a      	strh	r2, [r3, #0]
 8001314:	460a      	mov	r2, r1
 8001316:	709a      	strb	r2, [r3, #2]
	//write data from 0x34 to control register 0xf4 ??
	HAL_I2C_Mem_Write(BMP180_I2C, BMP180_I2C_ADDR, BMP180_CTRL_MEAS_REG, 1, &datatowrite, 1, 1000);
 8001318:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800131c:	9302      	str	r3, [sp, #8]
 800131e:	2301      	movs	r3, #1
 8001320:	9301      	str	r3, [sp, #4]
 8001322:	f107 030f 	add.w	r3, r7, #15
 8001326:	9300      	str	r3, [sp, #0]
 8001328:	2301      	movs	r3, #1
 800132a:	22f4      	movs	r2, #244	; 0xf4
 800132c:	21ee      	movs	r1, #238	; 0xee
 800132e:	481f      	ldr	r0, [pc, #124]	; (80013ac <Get_UPress+0xb8>)
 8001330:	f001 fbf4 	bl	8002b1c <HAL_I2C_Mem_Write>
	//delay time is dependent on oversampling setting
	switch (oss)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2b03      	cmp	r3, #3
 8001338:	d81a      	bhi.n	8001370 <Get_UPress+0x7c>
 800133a:	a201      	add	r2, pc, #4	; (adr r2, 8001340 <Get_UPress+0x4c>)
 800133c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001340:	08001351 	.word	0x08001351
 8001344:	08001359 	.word	0x08001359
 8001348:	08001361 	.word	0x08001361
 800134c:	08001369 	.word	0x08001369
	{
		case (0):
			HAL_Delay (5);
 8001350:	2005      	movs	r0, #5
 8001352:	f000 fe8f 	bl	8002074 <HAL_Delay>
			break;
 8001356:	e00b      	b.n	8001370 <Get_UPress+0x7c>
		case (1):
			HAL_Delay (8);
 8001358:	2008      	movs	r0, #8
 800135a:	f000 fe8b 	bl	8002074 <HAL_Delay>
			break;
 800135e:	e007      	b.n	8001370 <Get_UPress+0x7c>
		case (2):
			HAL_Delay (14);
 8001360:	200e      	movs	r0, #14
 8001362:	f000 fe87 	bl	8002074 <HAL_Delay>
			break;
 8001366:	e003      	b.n	8001370 <Get_UPress+0x7c>
		case (3):
			HAL_Delay (26);
 8001368:	201a      	movs	r0, #26
 800136a:	f000 fe83 	bl	8002074 <HAL_Delay>
			break;
 800136e:	bf00      	nop
	}
	//read data from pressure register to empty pressure buffer
	HAL_I2C_Mem_Read(BMP180_I2C, BMP180_I2C_ADDR, BMP180_ADC_OUT_MSB_REG , 1, Press_RAW, 3, 1000);
 8001370:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001374:	9302      	str	r3, [sp, #8]
 8001376:	2303      	movs	r3, #3
 8001378:	9301      	str	r3, [sp, #4]
 800137a:	f107 030c 	add.w	r3, r7, #12
 800137e:	9300      	str	r3, [sp, #0]
 8001380:	2301      	movs	r3, #1
 8001382:	22f6      	movs	r2, #246	; 0xf6
 8001384:	21ee      	movs	r1, #238	; 0xee
 8001386:	4809      	ldr	r0, [pc, #36]	; (80013ac <Get_UPress+0xb8>)
 8001388:	f001 fcc2 	bl	8002d10 <HAL_I2C_Mem_Read>
	//return the non-calibrated value as 32 bit value
	return (((Press_RAW[0]<<16)+(Press_RAW[1]<<8)+Press_RAW[2]) >> (8-oss));
 800138c:	7b3b      	ldrb	r3, [r7, #12]
 800138e:	041a      	lsls	r2, r3, #16
 8001390:	7b7b      	ldrb	r3, [r7, #13]
 8001392:	021b      	lsls	r3, r3, #8
 8001394:	4413      	add	r3, r2
 8001396:	7bba      	ldrb	r2, [r7, #14]
 8001398:	441a      	add	r2, r3
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	f1c3 0308 	rsb	r3, r3, #8
 80013a0:	fa42 f303 	asr.w	r3, r2, r3
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	3710      	adds	r7, #16
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	20000250 	.word	0x20000250

080013b0 <BMP180_GetPress>:
//
//
float BMP180_GetPress (int oss)
{
 80013b0:	b5b0      	push	{r4, r5, r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
	UP = Get_UPress(oss);//get non-calibrated pressure
 80013b8:	6878      	ldr	r0, [r7, #4]
 80013ba:	f7ff ff9b 	bl	80012f4 <Get_UPress>
 80013be:	4603      	mov	r3, r0
 80013c0:	461a      	mov	r2, r3
 80013c2:	4ba8      	ldr	r3, [pc, #672]	; (8001664 <BMP180_GetPress+0x2b4>)
 80013c4:	601a      	str	r2, [r3, #0]
	//calibrate the prssure
	//change all the powers to bit shifts and get rid of math lib

	X1 = ((UT-AC6) * (AC5/(pow(2,15))));
 80013c6:	4ba8      	ldr	r3, [pc, #672]	; (8001668 <BMP180_GetPress+0x2b8>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4aa8      	ldr	r2, [pc, #672]	; (800166c <BMP180_GetPress+0x2bc>)
 80013cc:	8812      	ldrh	r2, [r2, #0]
 80013ce:	1a9b      	subs	r3, r3, r2
 80013d0:	4618      	mov	r0, r3
 80013d2:	f7ff f817 	bl	8000404 <__aeabi_i2d>
 80013d6:	4604      	mov	r4, r0
 80013d8:	460d      	mov	r5, r1
 80013da:	4ba5      	ldr	r3, [pc, #660]	; (8001670 <BMP180_GetPress+0x2c0>)
 80013dc:	881b      	ldrh	r3, [r3, #0]
 80013de:	4618      	mov	r0, r3
 80013e0:	f7ff f810 	bl	8000404 <__aeabi_i2d>
 80013e4:	f04f 0200 	mov.w	r2, #0
 80013e8:	4ba2      	ldr	r3, [pc, #648]	; (8001674 <BMP180_GetPress+0x2c4>)
 80013ea:	f7ff f99f 	bl	800072c <__aeabi_ddiv>
 80013ee:	4602      	mov	r2, r0
 80013f0:	460b      	mov	r3, r1
 80013f2:	4620      	mov	r0, r4
 80013f4:	4629      	mov	r1, r5
 80013f6:	f7ff f86f 	bl	80004d8 <__aeabi_dmul>
 80013fa:	4603      	mov	r3, r0
 80013fc:	460c      	mov	r4, r1
 80013fe:	4618      	mov	r0, r3
 8001400:	4621      	mov	r1, r4
 8001402:	f7ff fb19 	bl	8000a38 <__aeabi_d2iz>
 8001406:	4602      	mov	r2, r0
 8001408:	4b9b      	ldr	r3, [pc, #620]	; (8001678 <BMP180_GetPress+0x2c8>)
 800140a:	601a      	str	r2, [r3, #0]
	X2 = ((MC*(pow(2,11))) / (X1+MD));
 800140c:	4b9b      	ldr	r3, [pc, #620]	; (800167c <BMP180_GetPress+0x2cc>)
 800140e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001412:	4618      	mov	r0, r3
 8001414:	f7fe fff6 	bl	8000404 <__aeabi_i2d>
 8001418:	f04f 0200 	mov.w	r2, #0
 800141c:	4b98      	ldr	r3, [pc, #608]	; (8001680 <BMP180_GetPress+0x2d0>)
 800141e:	f7ff f85b 	bl	80004d8 <__aeabi_dmul>
 8001422:	4603      	mov	r3, r0
 8001424:	460c      	mov	r4, r1
 8001426:	4625      	mov	r5, r4
 8001428:	461c      	mov	r4, r3
 800142a:	4b96      	ldr	r3, [pc, #600]	; (8001684 <BMP180_GetPress+0x2d4>)
 800142c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001430:	461a      	mov	r2, r3
 8001432:	4b91      	ldr	r3, [pc, #580]	; (8001678 <BMP180_GetPress+0x2c8>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4413      	add	r3, r2
 8001438:	4618      	mov	r0, r3
 800143a:	f7fe ffe3 	bl	8000404 <__aeabi_i2d>
 800143e:	4602      	mov	r2, r0
 8001440:	460b      	mov	r3, r1
 8001442:	4620      	mov	r0, r4
 8001444:	4629      	mov	r1, r5
 8001446:	f7ff f971 	bl	800072c <__aeabi_ddiv>
 800144a:	4603      	mov	r3, r0
 800144c:	460c      	mov	r4, r1
 800144e:	4618      	mov	r0, r3
 8001450:	4621      	mov	r1, r4
 8001452:	f7ff faf1 	bl	8000a38 <__aeabi_d2iz>
 8001456:	4602      	mov	r2, r0
 8001458:	4b8b      	ldr	r3, [pc, #556]	; (8001688 <BMP180_GetPress+0x2d8>)
 800145a:	601a      	str	r2, [r3, #0]
	B5 = X1+X2;
 800145c:	4b86      	ldr	r3, [pc, #536]	; (8001678 <BMP180_GetPress+0x2c8>)
 800145e:	681a      	ldr	r2, [r3, #0]
 8001460:	4b89      	ldr	r3, [pc, #548]	; (8001688 <BMP180_GetPress+0x2d8>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4413      	add	r3, r2
 8001466:	4a89      	ldr	r2, [pc, #548]	; (800168c <BMP180_GetPress+0x2dc>)
 8001468:	6013      	str	r3, [r2, #0]
	B6 = B5-4000;
 800146a:	4b88      	ldr	r3, [pc, #544]	; (800168c <BMP180_GetPress+0x2dc>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f5a3 637a 	sub.w	r3, r3, #4000	; 0xfa0
 8001472:	4a87      	ldr	r2, [pc, #540]	; (8001690 <BMP180_GetPress+0x2e0>)
 8001474:	6013      	str	r3, [r2, #0]
	X1 = (B2 * (B6*B6/(pow(2,12))))/(pow(2,11));
 8001476:	4b87      	ldr	r3, [pc, #540]	; (8001694 <BMP180_GetPress+0x2e4>)
 8001478:	f9b3 3000 	ldrsh.w	r3, [r3]
 800147c:	4618      	mov	r0, r3
 800147e:	f7fe ffc1 	bl	8000404 <__aeabi_i2d>
 8001482:	4604      	mov	r4, r0
 8001484:	460d      	mov	r5, r1
 8001486:	4b82      	ldr	r3, [pc, #520]	; (8001690 <BMP180_GetPress+0x2e0>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	4a81      	ldr	r2, [pc, #516]	; (8001690 <BMP180_GetPress+0x2e0>)
 800148c:	6812      	ldr	r2, [r2, #0]
 800148e:	fb02 f303 	mul.w	r3, r2, r3
 8001492:	4618      	mov	r0, r3
 8001494:	f7fe ffb6 	bl	8000404 <__aeabi_i2d>
 8001498:	f04f 0200 	mov.w	r2, #0
 800149c:	4b7e      	ldr	r3, [pc, #504]	; (8001698 <BMP180_GetPress+0x2e8>)
 800149e:	f7ff f945 	bl	800072c <__aeabi_ddiv>
 80014a2:	4602      	mov	r2, r0
 80014a4:	460b      	mov	r3, r1
 80014a6:	4620      	mov	r0, r4
 80014a8:	4629      	mov	r1, r5
 80014aa:	f7ff f815 	bl	80004d8 <__aeabi_dmul>
 80014ae:	4603      	mov	r3, r0
 80014b0:	460c      	mov	r4, r1
 80014b2:	4618      	mov	r0, r3
 80014b4:	4621      	mov	r1, r4
 80014b6:	f04f 0200 	mov.w	r2, #0
 80014ba:	4b71      	ldr	r3, [pc, #452]	; (8001680 <BMP180_GetPress+0x2d0>)
 80014bc:	f7ff f936 	bl	800072c <__aeabi_ddiv>
 80014c0:	4603      	mov	r3, r0
 80014c2:	460c      	mov	r4, r1
 80014c4:	4618      	mov	r0, r3
 80014c6:	4621      	mov	r1, r4
 80014c8:	f7ff fab6 	bl	8000a38 <__aeabi_d2iz>
 80014cc:	4602      	mov	r2, r0
 80014ce:	4b6a      	ldr	r3, [pc, #424]	; (8001678 <BMP180_GetPress+0x2c8>)
 80014d0:	601a      	str	r2, [r3, #0]
	X2 = AC2*B6/(pow(2,11));
 80014d2:	4b72      	ldr	r3, [pc, #456]	; (800169c <BMP180_GetPress+0x2ec>)
 80014d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014d8:	461a      	mov	r2, r3
 80014da:	4b6d      	ldr	r3, [pc, #436]	; (8001690 <BMP180_GetPress+0x2e0>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	fb03 f302 	mul.w	r3, r3, r2
 80014e2:	4618      	mov	r0, r3
 80014e4:	f7fe ff8e 	bl	8000404 <__aeabi_i2d>
 80014e8:	f04f 0200 	mov.w	r2, #0
 80014ec:	4b64      	ldr	r3, [pc, #400]	; (8001680 <BMP180_GetPress+0x2d0>)
 80014ee:	f7ff f91d 	bl	800072c <__aeabi_ddiv>
 80014f2:	4603      	mov	r3, r0
 80014f4:	460c      	mov	r4, r1
 80014f6:	4618      	mov	r0, r3
 80014f8:	4621      	mov	r1, r4
 80014fa:	f7ff fa9d 	bl	8000a38 <__aeabi_d2iz>
 80014fe:	4602      	mov	r2, r0
 8001500:	4b61      	ldr	r3, [pc, #388]	; (8001688 <BMP180_GetPress+0x2d8>)
 8001502:	601a      	str	r2, [r3, #0]
	X3 = X1+X2;
 8001504:	4b5c      	ldr	r3, [pc, #368]	; (8001678 <BMP180_GetPress+0x2c8>)
 8001506:	681a      	ldr	r2, [r3, #0]
 8001508:	4b5f      	ldr	r3, [pc, #380]	; (8001688 <BMP180_GetPress+0x2d8>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	4413      	add	r3, r2
 800150e:	4a64      	ldr	r2, [pc, #400]	; (80016a0 <BMP180_GetPress+0x2f0>)
 8001510:	6013      	str	r3, [r2, #0]
	B3 = (((AC1*4+X3)<<oss)+2)/4;
 8001512:	4b64      	ldr	r3, [pc, #400]	; (80016a4 <BMP180_GetPress+0x2f4>)
 8001514:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001518:	009a      	lsls	r2, r3, #2
 800151a:	4b61      	ldr	r3, [pc, #388]	; (80016a0 <BMP180_GetPress+0x2f0>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	441a      	add	r2, r3
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	fa02 f303 	lsl.w	r3, r2, r3
 8001526:	3302      	adds	r3, #2
 8001528:	2b00      	cmp	r3, #0
 800152a:	da00      	bge.n	800152e <BMP180_GetPress+0x17e>
 800152c:	3303      	adds	r3, #3
 800152e:	109b      	asrs	r3, r3, #2
 8001530:	461a      	mov	r2, r3
 8001532:	4b5d      	ldr	r3, [pc, #372]	; (80016a8 <BMP180_GetPress+0x2f8>)
 8001534:	601a      	str	r2, [r3, #0]
	X1 = AC3*B6/pow(2,13);
 8001536:	4b5d      	ldr	r3, [pc, #372]	; (80016ac <BMP180_GetPress+0x2fc>)
 8001538:	f9b3 3000 	ldrsh.w	r3, [r3]
 800153c:	461a      	mov	r2, r3
 800153e:	4b54      	ldr	r3, [pc, #336]	; (8001690 <BMP180_GetPress+0x2e0>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	fb03 f302 	mul.w	r3, r3, r2
 8001546:	4618      	mov	r0, r3
 8001548:	f7fe ff5c 	bl	8000404 <__aeabi_i2d>
 800154c:	f04f 0200 	mov.w	r2, #0
 8001550:	4b57      	ldr	r3, [pc, #348]	; (80016b0 <BMP180_GetPress+0x300>)
 8001552:	f7ff f8eb 	bl	800072c <__aeabi_ddiv>
 8001556:	4603      	mov	r3, r0
 8001558:	460c      	mov	r4, r1
 800155a:	4618      	mov	r0, r3
 800155c:	4621      	mov	r1, r4
 800155e:	f7ff fa6b 	bl	8000a38 <__aeabi_d2iz>
 8001562:	4602      	mov	r2, r0
 8001564:	4b44      	ldr	r3, [pc, #272]	; (8001678 <BMP180_GetPress+0x2c8>)
 8001566:	601a      	str	r2, [r3, #0]
	X2 = (B1 * (B6*B6/(pow(2,12))))/(pow(2,16));
 8001568:	4b52      	ldr	r3, [pc, #328]	; (80016b4 <BMP180_GetPress+0x304>)
 800156a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800156e:	4618      	mov	r0, r3
 8001570:	f7fe ff48 	bl	8000404 <__aeabi_i2d>
 8001574:	4604      	mov	r4, r0
 8001576:	460d      	mov	r5, r1
 8001578:	4b45      	ldr	r3, [pc, #276]	; (8001690 <BMP180_GetPress+0x2e0>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4a44      	ldr	r2, [pc, #272]	; (8001690 <BMP180_GetPress+0x2e0>)
 800157e:	6812      	ldr	r2, [r2, #0]
 8001580:	fb02 f303 	mul.w	r3, r2, r3
 8001584:	4618      	mov	r0, r3
 8001586:	f7fe ff3d 	bl	8000404 <__aeabi_i2d>
 800158a:	f04f 0200 	mov.w	r2, #0
 800158e:	4b42      	ldr	r3, [pc, #264]	; (8001698 <BMP180_GetPress+0x2e8>)
 8001590:	f7ff f8cc 	bl	800072c <__aeabi_ddiv>
 8001594:	4602      	mov	r2, r0
 8001596:	460b      	mov	r3, r1
 8001598:	4620      	mov	r0, r4
 800159a:	4629      	mov	r1, r5
 800159c:	f7fe ff9c 	bl	80004d8 <__aeabi_dmul>
 80015a0:	4603      	mov	r3, r0
 80015a2:	460c      	mov	r4, r1
 80015a4:	4618      	mov	r0, r3
 80015a6:	4621      	mov	r1, r4
 80015a8:	f04f 0200 	mov.w	r2, #0
 80015ac:	4b42      	ldr	r3, [pc, #264]	; (80016b8 <BMP180_GetPress+0x308>)
 80015ae:	f7ff f8bd 	bl	800072c <__aeabi_ddiv>
 80015b2:	4603      	mov	r3, r0
 80015b4:	460c      	mov	r4, r1
 80015b6:	4618      	mov	r0, r3
 80015b8:	4621      	mov	r1, r4
 80015ba:	f7ff fa3d 	bl	8000a38 <__aeabi_d2iz>
 80015be:	4602      	mov	r2, r0
 80015c0:	4b31      	ldr	r3, [pc, #196]	; (8001688 <BMP180_GetPress+0x2d8>)
 80015c2:	601a      	str	r2, [r3, #0]
	X3 = ((X1+X2)+2)/pow(2,2);
 80015c4:	4b2c      	ldr	r3, [pc, #176]	; (8001678 <BMP180_GetPress+0x2c8>)
 80015c6:	681a      	ldr	r2, [r3, #0]
 80015c8:	4b2f      	ldr	r3, [pc, #188]	; (8001688 <BMP180_GetPress+0x2d8>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4413      	add	r3, r2
 80015ce:	3302      	adds	r3, #2
 80015d0:	4618      	mov	r0, r3
 80015d2:	f7fe ff17 	bl	8000404 <__aeabi_i2d>
 80015d6:	f04f 0200 	mov.w	r2, #0
 80015da:	4b38      	ldr	r3, [pc, #224]	; (80016bc <BMP180_GetPress+0x30c>)
 80015dc:	f7ff f8a6 	bl	800072c <__aeabi_ddiv>
 80015e0:	4603      	mov	r3, r0
 80015e2:	460c      	mov	r4, r1
 80015e4:	4618      	mov	r0, r3
 80015e6:	4621      	mov	r1, r4
 80015e8:	f7ff fa26 	bl	8000a38 <__aeabi_d2iz>
 80015ec:	4602      	mov	r2, r0
 80015ee:	4b2c      	ldr	r3, [pc, #176]	; (80016a0 <BMP180_GetPress+0x2f0>)
 80015f0:	601a      	str	r2, [r3, #0]
	B4 = AC4*(unsigned long)(X3+32768)/(pow(2,15));
 80015f2:	4b33      	ldr	r3, [pc, #204]	; (80016c0 <BMP180_GetPress+0x310>)
 80015f4:	881b      	ldrh	r3, [r3, #0]
 80015f6:	461a      	mov	r2, r3
 80015f8:	4b29      	ldr	r3, [pc, #164]	; (80016a0 <BMP180_GetPress+0x2f0>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8001600:	fb03 f302 	mul.w	r3, r3, r2
 8001604:	4618      	mov	r0, r3
 8001606:	f7fe feed 	bl	80003e4 <__aeabi_ui2d>
 800160a:	f04f 0200 	mov.w	r2, #0
 800160e:	4b19      	ldr	r3, [pc, #100]	; (8001674 <BMP180_GetPress+0x2c4>)
 8001610:	f7ff f88c 	bl	800072c <__aeabi_ddiv>
 8001614:	4603      	mov	r3, r0
 8001616:	460c      	mov	r4, r1
 8001618:	4618      	mov	r0, r3
 800161a:	4621      	mov	r1, r4
 800161c:	f7ff fa34 	bl	8000a88 <__aeabi_d2uiz>
 8001620:	4602      	mov	r2, r0
 8001622:	4b28      	ldr	r3, [pc, #160]	; (80016c4 <BMP180_GetPress+0x314>)
 8001624:	601a      	str	r2, [r3, #0]
	B7 = ((unsigned long)UP-B3)*(50000>>oss);
 8001626:	4b0f      	ldr	r3, [pc, #60]	; (8001664 <BMP180_GetPress+0x2b4>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	461a      	mov	r2, r3
 800162c:	4b1e      	ldr	r3, [pc, #120]	; (80016a8 <BMP180_GetPress+0x2f8>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	1ad3      	subs	r3, r2, r3
 8001632:	f24c 3150 	movw	r1, #50000	; 0xc350
 8001636:	687a      	ldr	r2, [r7, #4]
 8001638:	fa41 f202 	asr.w	r2, r1, r2
 800163c:	fb02 f303 	mul.w	r3, r2, r3
 8001640:	4a21      	ldr	r2, [pc, #132]	; (80016c8 <BMP180_GetPress+0x318>)
 8001642:	6013      	str	r3, [r2, #0]
	if (B7<0x80000000) Press = (B7*2)/B4;
 8001644:	4b20      	ldr	r3, [pc, #128]	; (80016c8 <BMP180_GetPress+0x318>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	2b00      	cmp	r3, #0
 800164a:	db41      	blt.n	80016d0 <BMP180_GetPress+0x320>
 800164c:	4b1e      	ldr	r3, [pc, #120]	; (80016c8 <BMP180_GetPress+0x318>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	005a      	lsls	r2, r3, #1
 8001652:	4b1c      	ldr	r3, [pc, #112]	; (80016c4 <BMP180_GetPress+0x314>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	fbb2 f3f3 	udiv	r3, r2, r3
 800165a:	461a      	mov	r2, r3
 800165c:	4b1b      	ldr	r3, [pc, #108]	; (80016cc <BMP180_GetPress+0x31c>)
 800165e:	601a      	str	r2, [r3, #0]
 8001660:	e040      	b.n	80016e4 <BMP180_GetPress+0x334>
 8001662:	bf00      	nop
 8001664:	20000218 	.word	0x20000218
 8001668:	20000214 	.word	0x20000214
 800166c:	20000206 	.word	0x20000206
 8001670:	20000204 	.word	0x20000204
 8001674:	40e00000 	.word	0x40e00000
 8001678:	2000021c 	.word	0x2000021c
 800167c:	2000020e 	.word	0x2000020e
 8001680:	40a00000 	.word	0x40a00000
 8001684:	20000210 	.word	0x20000210
 8001688:	20000220 	.word	0x20000220
 800168c:	2000022c 	.word	0x2000022c
 8001690:	20000234 	.word	0x20000234
 8001694:	2000020a 	.word	0x2000020a
 8001698:	40b00000 	.word	0x40b00000
 800169c:	200001fe 	.word	0x200001fe
 80016a0:	20000224 	.word	0x20000224
 80016a4:	200001fc 	.word	0x200001fc
 80016a8:	20000228 	.word	0x20000228
 80016ac:	20000200 	.word	0x20000200
 80016b0:	40c00000 	.word	0x40c00000
 80016b4:	20000208 	.word	0x20000208
 80016b8:	40f00000 	.word	0x40f00000
 80016bc:	40100000 	.word	0x40100000
 80016c0:	20000202 	.word	0x20000202
 80016c4:	20000230 	.word	0x20000230
 80016c8:	20000238 	.word	0x20000238
 80016cc:	2000023c 	.word	0x2000023c
	else Press = (B7/B4)*2;
 80016d0:	4b46      	ldr	r3, [pc, #280]	; (80017ec <BMP180_GetPress+0x43c>)
 80016d2:	681a      	ldr	r2, [r3, #0]
 80016d4:	4b46      	ldr	r3, [pc, #280]	; (80017f0 <BMP180_GetPress+0x440>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80016dc:	005b      	lsls	r3, r3, #1
 80016de:	461a      	mov	r2, r3
 80016e0:	4b44      	ldr	r3, [pc, #272]	; (80017f4 <BMP180_GetPress+0x444>)
 80016e2:	601a      	str	r2, [r3, #0]
	X1 = (Press/(pow(2,8)))*(Press/(pow(2,8)));
 80016e4:	4b43      	ldr	r3, [pc, #268]	; (80017f4 <BMP180_GetPress+0x444>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4618      	mov	r0, r3
 80016ea:	f7fe fe8b 	bl	8000404 <__aeabi_i2d>
 80016ee:	f04f 0200 	mov.w	r2, #0
 80016f2:	4b41      	ldr	r3, [pc, #260]	; (80017f8 <BMP180_GetPress+0x448>)
 80016f4:	f7ff f81a 	bl	800072c <__aeabi_ddiv>
 80016f8:	4603      	mov	r3, r0
 80016fa:	460c      	mov	r4, r1
 80016fc:	4625      	mov	r5, r4
 80016fe:	461c      	mov	r4, r3
 8001700:	4b3c      	ldr	r3, [pc, #240]	; (80017f4 <BMP180_GetPress+0x444>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	4618      	mov	r0, r3
 8001706:	f7fe fe7d 	bl	8000404 <__aeabi_i2d>
 800170a:	f04f 0200 	mov.w	r2, #0
 800170e:	4b3a      	ldr	r3, [pc, #232]	; (80017f8 <BMP180_GetPress+0x448>)
 8001710:	f7ff f80c 	bl	800072c <__aeabi_ddiv>
 8001714:	4602      	mov	r2, r0
 8001716:	460b      	mov	r3, r1
 8001718:	4620      	mov	r0, r4
 800171a:	4629      	mov	r1, r5
 800171c:	f7fe fedc 	bl	80004d8 <__aeabi_dmul>
 8001720:	4603      	mov	r3, r0
 8001722:	460c      	mov	r4, r1
 8001724:	4618      	mov	r0, r3
 8001726:	4621      	mov	r1, r4
 8001728:	f7ff f986 	bl	8000a38 <__aeabi_d2iz>
 800172c:	4602      	mov	r2, r0
 800172e:	4b33      	ldr	r3, [pc, #204]	; (80017fc <BMP180_GetPress+0x44c>)
 8001730:	601a      	str	r2, [r3, #0]
	X1 = (X1*3038)/(pow(2,16));
 8001732:	4b32      	ldr	r3, [pc, #200]	; (80017fc <BMP180_GetPress+0x44c>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f640 32de 	movw	r2, #3038	; 0xbde
 800173a:	fb02 f303 	mul.w	r3, r2, r3
 800173e:	4618      	mov	r0, r3
 8001740:	f7fe fe60 	bl	8000404 <__aeabi_i2d>
 8001744:	f04f 0200 	mov.w	r2, #0
 8001748:	4b2d      	ldr	r3, [pc, #180]	; (8001800 <BMP180_GetPress+0x450>)
 800174a:	f7fe ffef 	bl	800072c <__aeabi_ddiv>
 800174e:	4603      	mov	r3, r0
 8001750:	460c      	mov	r4, r1
 8001752:	4618      	mov	r0, r3
 8001754:	4621      	mov	r1, r4
 8001756:	f7ff f96f 	bl	8000a38 <__aeabi_d2iz>
 800175a:	4602      	mov	r2, r0
 800175c:	4b27      	ldr	r3, [pc, #156]	; (80017fc <BMP180_GetPress+0x44c>)
 800175e:	601a      	str	r2, [r3, #0]
	X2 = (-7357*Press)/(pow(2,16));
 8001760:	4b24      	ldr	r3, [pc, #144]	; (80017f4 <BMP180_GetPress+0x444>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4a27      	ldr	r2, [pc, #156]	; (8001804 <BMP180_GetPress+0x454>)
 8001766:	fb02 f303 	mul.w	r3, r2, r3
 800176a:	4618      	mov	r0, r3
 800176c:	f7fe fe4a 	bl	8000404 <__aeabi_i2d>
 8001770:	f04f 0200 	mov.w	r2, #0
 8001774:	4b22      	ldr	r3, [pc, #136]	; (8001800 <BMP180_GetPress+0x450>)
 8001776:	f7fe ffd9 	bl	800072c <__aeabi_ddiv>
 800177a:	4603      	mov	r3, r0
 800177c:	460c      	mov	r4, r1
 800177e:	4618      	mov	r0, r3
 8001780:	4621      	mov	r1, r4
 8001782:	f7ff f959 	bl	8000a38 <__aeabi_d2iz>
 8001786:	4602      	mov	r2, r0
 8001788:	4b1f      	ldr	r3, [pc, #124]	; (8001808 <BMP180_GetPress+0x458>)
 800178a:	601a      	str	r2, [r3, #0]
	Press = Press + (X1+X2+3791)/(pow(2,4));
 800178c:	4b19      	ldr	r3, [pc, #100]	; (80017f4 <BMP180_GetPress+0x444>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4618      	mov	r0, r3
 8001792:	f7fe fe37 	bl	8000404 <__aeabi_i2d>
 8001796:	4604      	mov	r4, r0
 8001798:	460d      	mov	r5, r1
 800179a:	4b18      	ldr	r3, [pc, #96]	; (80017fc <BMP180_GetPress+0x44c>)
 800179c:	681a      	ldr	r2, [r3, #0]
 800179e:	4b1a      	ldr	r3, [pc, #104]	; (8001808 <BMP180_GetPress+0x458>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	4413      	add	r3, r2
 80017a4:	f603 63cf 	addw	r3, r3, #3791	; 0xecf
 80017a8:	4618      	mov	r0, r3
 80017aa:	f7fe fe2b 	bl	8000404 <__aeabi_i2d>
 80017ae:	f04f 0200 	mov.w	r2, #0
 80017b2:	4b16      	ldr	r3, [pc, #88]	; (800180c <BMP180_GetPress+0x45c>)
 80017b4:	f7fe ffba 	bl	800072c <__aeabi_ddiv>
 80017b8:	4602      	mov	r2, r0
 80017ba:	460b      	mov	r3, r1
 80017bc:	4620      	mov	r0, r4
 80017be:	4629      	mov	r1, r5
 80017c0:	f7fe fcd4 	bl	800016c <__adddf3>
 80017c4:	4603      	mov	r3, r0
 80017c6:	460c      	mov	r4, r1
 80017c8:	4618      	mov	r0, r3
 80017ca:	4621      	mov	r1, r4
 80017cc:	f7ff f934 	bl	8000a38 <__aeabi_d2iz>
 80017d0:	4602      	mov	r2, r0
 80017d2:	4b08      	ldr	r3, [pc, #32]	; (80017f4 <BMP180_GetPress+0x444>)
 80017d4:	601a      	str	r2, [r3, #0]


	//return floating point value of calibrated pressure
	return Press;
 80017d6:	4b07      	ldr	r3, [pc, #28]	; (80017f4 <BMP180_GetPress+0x444>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	4618      	mov	r0, r3
 80017dc:	f7ff fa7e 	bl	8000cdc <__aeabi_i2f>
 80017e0:	4603      	mov	r3, r0
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	3708      	adds	r7, #8
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bdb0      	pop	{r4, r5, r7, pc}
 80017ea:	bf00      	nop
 80017ec:	20000238 	.word	0x20000238
 80017f0:	20000230 	.word	0x20000230
 80017f4:	2000023c 	.word	0x2000023c
 80017f8:	40700000 	.word	0x40700000
 80017fc:	2000021c 	.word	0x2000021c
 8001800:	40f00000 	.word	0x40f00000
 8001804:	ffffe343 	.word	0xffffe343
 8001808:	20000220 	.word	0x20000220
 800180c:	40300000 	.word	0x40300000

08001810 <BMP180_GetAlt>:


float BMP180_GetAlt (int oss)
{
 8001810:	b590      	push	{r4, r7, lr}
 8001812:	b083      	sub	sp, #12
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
	BMP180_GetPress (oss);//get pressure
 8001818:	6878      	ldr	r0, [r7, #4]
 800181a:	f7ff fdc9 	bl	80013b0 <BMP180_GetPress>
	//compare it to sea level pressures
	//formula on  pg 16
	return 44330*(1-(pow((Press/(float)atmPress), 0.19029495718)));
 800181e:	4b1c      	ldr	r3, [pc, #112]	; (8001890 <BMP180_GetAlt+0x80>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4618      	mov	r0, r3
 8001824:	f7ff fa5a 	bl	8000cdc <__aeabi_i2f>
 8001828:	4603      	mov	r3, r0
 800182a:	491a      	ldr	r1, [pc, #104]	; (8001894 <BMP180_GetAlt+0x84>)
 800182c:	4618      	mov	r0, r3
 800182e:	f7ff fb5d 	bl	8000eec <__aeabi_fdiv>
 8001832:	4603      	mov	r3, r0
 8001834:	4618      	mov	r0, r3
 8001836:	f7fe fdf7 	bl	8000428 <__aeabi_f2d>
 800183a:	a311      	add	r3, pc, #68	; (adr r3, 8001880 <BMP180_GetAlt+0x70>)
 800183c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001840:	f004 fe64 	bl	800650c <pow>
 8001844:	4603      	mov	r3, r0
 8001846:	460c      	mov	r4, r1
 8001848:	461a      	mov	r2, r3
 800184a:	4623      	mov	r3, r4
 800184c:	f04f 0000 	mov.w	r0, #0
 8001850:	4911      	ldr	r1, [pc, #68]	; (8001898 <BMP180_GetAlt+0x88>)
 8001852:	f7fe fc89 	bl	8000168 <__aeabi_dsub>
 8001856:	4603      	mov	r3, r0
 8001858:	460c      	mov	r4, r1
 800185a:	4618      	mov	r0, r3
 800185c:	4621      	mov	r1, r4
 800185e:	a30a      	add	r3, pc, #40	; (adr r3, 8001888 <BMP180_GetAlt+0x78>)
 8001860:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001864:	f7fe fe38 	bl	80004d8 <__aeabi_dmul>
 8001868:	4603      	mov	r3, r0
 800186a:	460c      	mov	r4, r1
 800186c:	4618      	mov	r0, r3
 800186e:	4621      	mov	r1, r4
 8001870:	f7ff f92a 	bl	8000ac8 <__aeabi_d2f>
 8001874:	4603      	mov	r3, r0
}
 8001876:	4618      	mov	r0, r3
 8001878:	370c      	adds	r7, #12
 800187a:	46bd      	mov	sp, r7
 800187c:	bd90      	pop	{r4, r7, pc}
 800187e:	bf00      	nop
 8001880:	ccd745e4 	.word	0xccd745e4
 8001884:	3fc85b95 	.word	0x3fc85b95
 8001888:	00000000 	.word	0x00000000
 800188c:	40e5a540 	.word	0x40e5a540
 8001890:	2000023c 	.word	0x2000023c
 8001894:	47c5e680 	.word	0x47c5e680
 8001898:	3ff00000 	.word	0x3ff00000

0800189c <BMP180_Start>:



void BMP180_Start (void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	af00      	add	r7, sp, #0
	//read calibration data from registers
	read_calibration_data();
 80018a0:	f7ff fbc0 	bl	8001024 <read_calibration_data>
}
 80018a4:	bf00      	nop
 80018a6:	bd80      	pop	{r7, pc}

080018a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018a8:	b590      	push	{r4, r7, lr}
 80018aa:	b093      	sub	sp, #76	; 0x4c
 80018ac:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018ae:	f000 fb7f 	bl	8001fb0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018b2:	f000 f887 	bl	80019c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018b6:	f000 f96b 	bl	8001b90 <MX_GPIO_Init>
  MX_DMA_Init();
 80018ba:	f000 f94b 	bl	8001b54 <MX_DMA_Init>
  MX_I2C2_Init();
 80018be:	f000 f8c7 	bl	8001a50 <MX_I2C2_Init>
  MX_USART2_UART_Init();
 80018c2:	f000 f91d 	bl	8001b00 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80018c6:	f000 f8f1 	bl	8001aac <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  uint8_t msg[64] ={0};
 80018ca:	463b      	mov	r3, r7
 80018cc:	2240      	movs	r2, #64	; 0x40
 80018ce:	2100      	movs	r1, #0
 80018d0:	4618      	mov	r0, r3
 80018d2:	f002 fdd7 	bl	8004484 <memset>
//  uint8_t uart1dmabuf[256] ={0};


 BMP180_Start();
 80018d6:	f7ff ffe1 	bl	800189c <BMP180_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  HAL_Delay(500);
 80018da:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80018de:	f000 fbc9 	bl	8002074 <HAL_Delay>

	  /*** BMP180 TEMP & PRESSURE ***/
	  //temp data to debug uart
	  read_calibration_data();
 80018e2:	f7ff fb9f 	bl	8001024 <read_calibration_data>
	  float temp = BMP180_GetTemp()*(9.0/5.0)+32.0;
 80018e6:	f7ff fc69 	bl	80011bc <BMP180_GetTemp>
 80018ea:	4603      	mov	r3, r0
 80018ec:	4618      	mov	r0, r3
 80018ee:	f7fe fd9b 	bl	8000428 <__aeabi_f2d>
 80018f2:	a32b      	add	r3, pc, #172	; (adr r3, 80019a0 <main+0xf8>)
 80018f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018f8:	f7fe fdee 	bl	80004d8 <__aeabi_dmul>
 80018fc:	4603      	mov	r3, r0
 80018fe:	460c      	mov	r4, r1
 8001900:	4618      	mov	r0, r3
 8001902:	4621      	mov	r1, r4
 8001904:	f04f 0200 	mov.w	r2, #0
 8001908:	4b29      	ldr	r3, [pc, #164]	; (80019b0 <main+0x108>)
 800190a:	f7fe fc2f 	bl	800016c <__adddf3>
 800190e:	4603      	mov	r3, r0
 8001910:	460c      	mov	r4, r1
 8001912:	4618      	mov	r0, r3
 8001914:	4621      	mov	r1, r4
 8001916:	f7ff f8d7 	bl	8000ac8 <__aeabi_d2f>
 800191a:	4603      	mov	r3, r0
 800191c:	647b      	str	r3, [r7, #68]	; 0x44
	  memset(msg,0,sizeof(msg));
 800191e:	463b      	mov	r3, r7
 8001920:	2240      	movs	r2, #64	; 0x40
 8001922:	2100      	movs	r1, #0
 8001924:	4618      	mov	r0, r3
 8001926:	f002 fdad 	bl	8004484 <memset>
	  sprintf(msg,"\r\nTemp: %.2f F\r\n",temp);
 800192a:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800192c:	f7fe fd7c 	bl	8000428 <__aeabi_f2d>
 8001930:	4603      	mov	r3, r0
 8001932:	460c      	mov	r4, r1
 8001934:	4638      	mov	r0, r7
 8001936:	461a      	mov	r2, r3
 8001938:	4623      	mov	r3, r4
 800193a:	491e      	ldr	r1, [pc, #120]	; (80019b4 <main+0x10c>)
 800193c:	f003 f9fa 	bl	8004d34 <siprintf>
	  HAL_UART_Transmit(&huart2,msg, sizeof(msg),HAL_MAX_DELAY);
 8001940:	4639      	mov	r1, r7
 8001942:	f04f 33ff 	mov.w	r3, #4294967295
 8001946:	2240      	movs	r2, #64	; 0x40
 8001948:	481b      	ldr	r0, [pc, #108]	; (80019b8 <main+0x110>)
 800194a:	f002 fc06 	bl	800415a <HAL_UART_Transmit>

	  //altitude data to debug
	  float alt = BMP180_GetAlt(3);
 800194e:	2003      	movs	r0, #3
 8001950:	f7ff ff5e 	bl	8001810 <BMP180_GetAlt>
 8001954:	6438      	str	r0, [r7, #64]	; 0x40
	  memset(msg,0,sizeof(msg));
 8001956:	463b      	mov	r3, r7
 8001958:	2240      	movs	r2, #64	; 0x40
 800195a:	2100      	movs	r1, #0
 800195c:	4618      	mov	r0, r3
 800195e:	f002 fd91 	bl	8004484 <memset>
	  sprintf(msg,"Altitude: %.1f ft\r\n",alt*3.2808);
 8001962:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8001964:	f7fe fd60 	bl	8000428 <__aeabi_f2d>
 8001968:	a30f      	add	r3, pc, #60	; (adr r3, 80019a8 <main+0x100>)
 800196a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800196e:	f7fe fdb3 	bl	80004d8 <__aeabi_dmul>
 8001972:	4603      	mov	r3, r0
 8001974:	460c      	mov	r4, r1
 8001976:	4638      	mov	r0, r7
 8001978:	461a      	mov	r2, r3
 800197a:	4623      	mov	r3, r4
 800197c:	490f      	ldr	r1, [pc, #60]	; (80019bc <main+0x114>)
 800197e:	f003 f9d9 	bl	8004d34 <siprintf>
	  HAL_UART_Transmit(&huart2,msg, sizeof(msg),HAL_MAX_DELAY);
 8001982:	4639      	mov	r1, r7
 8001984:	f04f 33ff 	mov.w	r3, #4294967295
 8001988:	2240      	movs	r2, #64	; 0x40
 800198a:	480b      	ldr	r0, [pc, #44]	; (80019b8 <main+0x110>)
 800198c:	f002 fbe5 	bl	800415a <HAL_UART_Transmit>
//	  memset(globbuf,0,sizeof globbuf);



	  //Green LED blinky
	  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8001990:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001994:	480a      	ldr	r0, [pc, #40]	; (80019c0 <main+0x118>)
 8001996:	f000 ff6f 	bl	8002878 <HAL_GPIO_TogglePin>
  {
 800199a:	e79e      	b.n	80018da <main+0x32>
 800199c:	f3af 8000 	nop.w
 80019a0:	cccccccd 	.word	0xcccccccd
 80019a4:	3ffccccc 	.word	0x3ffccccc
 80019a8:	1205bc02 	.word	0x1205bc02
 80019ac:	400a3f14 	.word	0x400a3f14
 80019b0:	40400000 	.word	0x40400000
 80019b4:	08007578 	.word	0x08007578
 80019b8:	20000328 	.word	0x20000328
 80019bc:	0800758c 	.word	0x0800758c
 80019c0:	40011000 	.word	0x40011000

080019c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b090      	sub	sp, #64	; 0x40
 80019c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019ca:	f107 0318 	add.w	r3, r7, #24
 80019ce:	2228      	movs	r2, #40	; 0x28
 80019d0:	2100      	movs	r1, #0
 80019d2:	4618      	mov	r0, r3
 80019d4:	f002 fd56 	bl	8004484 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019d8:	1d3b      	adds	r3, r7, #4
 80019da:	2200      	movs	r2, #0
 80019dc:	601a      	str	r2, [r3, #0]
 80019de:	605a      	str	r2, [r3, #4]
 80019e0:	609a      	str	r2, [r3, #8]
 80019e2:	60da      	str	r2, [r3, #12]
 80019e4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80019e6:	2301      	movs	r3, #1
 80019e8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80019ea:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80019ee:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80019f0:	2300      	movs	r3, #0
 80019f2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019f4:	2301      	movs	r3, #1
 80019f6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019f8:	2302      	movs	r3, #2
 80019fa:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80019fc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a00:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001a02:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001a06:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a08:	f107 0318 	add.w	r3, r7, #24
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f001 ff3b 	bl	8003888 <HAL_RCC_OscConfig>
 8001a12:	4603      	mov	r3, r0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d001      	beq.n	8001a1c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001a18:	f000 f912 	bl	8001c40 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a1c:	230f      	movs	r3, #15
 8001a1e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a20:	2302      	movs	r3, #2
 8001a22:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a24:	2300      	movs	r3, #0
 8001a26:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a28:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a2c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a32:	1d3b      	adds	r3, r7, #4
 8001a34:	2102      	movs	r1, #2
 8001a36:	4618      	mov	r0, r3
 8001a38:	f002 f9a6 	bl	8003d88 <HAL_RCC_ClockConfig>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d001      	beq.n	8001a46 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001a42:	f000 f8fd 	bl	8001c40 <Error_Handler>
  }
}
 8001a46:	bf00      	nop
 8001a48:	3740      	adds	r7, #64	; 0x40
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
	...

08001a50 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001a54:	4b12      	ldr	r3, [pc, #72]	; (8001aa0 <MX_I2C2_Init+0x50>)
 8001a56:	4a13      	ldr	r2, [pc, #76]	; (8001aa4 <MX_I2C2_Init+0x54>)
 8001a58:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001a5a:	4b11      	ldr	r3, [pc, #68]	; (8001aa0 <MX_I2C2_Init+0x50>)
 8001a5c:	4a12      	ldr	r2, [pc, #72]	; (8001aa8 <MX_I2C2_Init+0x58>)
 8001a5e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a60:	4b0f      	ldr	r3, [pc, #60]	; (8001aa0 <MX_I2C2_Init+0x50>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 238;
 8001a66:	4b0e      	ldr	r3, [pc, #56]	; (8001aa0 <MX_I2C2_Init+0x50>)
 8001a68:	22ee      	movs	r2, #238	; 0xee
 8001a6a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a6c:	4b0c      	ldr	r3, [pc, #48]	; (8001aa0 <MX_I2C2_Init+0x50>)
 8001a6e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001a72:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a74:	4b0a      	ldr	r3, [pc, #40]	; (8001aa0 <MX_I2C2_Init+0x50>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001a7a:	4b09      	ldr	r3, [pc, #36]	; (8001aa0 <MX_I2C2_Init+0x50>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a80:	4b07      	ldr	r3, [pc, #28]	; (8001aa0 <MX_I2C2_Init+0x50>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a86:	4b06      	ldr	r3, [pc, #24]	; (8001aa0 <MX_I2C2_Init+0x50>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001a8c:	4804      	ldr	r0, [pc, #16]	; (8001aa0 <MX_I2C2_Init+0x50>)
 8001a8e:	f000 ff0d 	bl	80028ac <HAL_I2C_Init>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d001      	beq.n	8001a9c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001a98:	f000 f8d2 	bl	8001c40 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001a9c:	bf00      	nop
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	20000250 	.word	0x20000250
 8001aa4:	40005800 	.word	0x40005800
 8001aa8:	000186a0 	.word	0x000186a0

08001aac <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001ab0:	4b11      	ldr	r3, [pc, #68]	; (8001af8 <MX_USART1_UART_Init+0x4c>)
 8001ab2:	4a12      	ldr	r2, [pc, #72]	; (8001afc <MX_USART1_UART_Init+0x50>)
 8001ab4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001ab6:	4b10      	ldr	r3, [pc, #64]	; (8001af8 <MX_USART1_UART_Init+0x4c>)
 8001ab8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001abc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001abe:	4b0e      	ldr	r3, [pc, #56]	; (8001af8 <MX_USART1_UART_Init+0x4c>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001ac4:	4b0c      	ldr	r3, [pc, #48]	; (8001af8 <MX_USART1_UART_Init+0x4c>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001aca:	4b0b      	ldr	r3, [pc, #44]	; (8001af8 <MX_USART1_UART_Init+0x4c>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001ad0:	4b09      	ldr	r3, [pc, #36]	; (8001af8 <MX_USART1_UART_Init+0x4c>)
 8001ad2:	220c      	movs	r2, #12
 8001ad4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ad6:	4b08      	ldr	r3, [pc, #32]	; (8001af8 <MX_USART1_UART_Init+0x4c>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001adc:	4b06      	ldr	r3, [pc, #24]	; (8001af8 <MX_USART1_UART_Init+0x4c>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001ae2:	4805      	ldr	r0, [pc, #20]	; (8001af8 <MX_USART1_UART_Init+0x4c>)
 8001ae4:	f002 faec 	bl	80040c0 <HAL_UART_Init>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d001      	beq.n	8001af2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001aee:	f000 f8a7 	bl	8001c40 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001af2:	bf00      	nop
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	200002e8 	.word	0x200002e8
 8001afc:	40013800 	.word	0x40013800

08001b00 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b04:	4b11      	ldr	r3, [pc, #68]	; (8001b4c <MX_USART2_UART_Init+0x4c>)
 8001b06:	4a12      	ldr	r2, [pc, #72]	; (8001b50 <MX_USART2_UART_Init+0x50>)
 8001b08:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001b0a:	4b10      	ldr	r3, [pc, #64]	; (8001b4c <MX_USART2_UART_Init+0x4c>)
 8001b0c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b10:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b12:	4b0e      	ldr	r3, [pc, #56]	; (8001b4c <MX_USART2_UART_Init+0x4c>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b18:	4b0c      	ldr	r3, [pc, #48]	; (8001b4c <MX_USART2_UART_Init+0x4c>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b1e:	4b0b      	ldr	r3, [pc, #44]	; (8001b4c <MX_USART2_UART_Init+0x4c>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b24:	4b09      	ldr	r3, [pc, #36]	; (8001b4c <MX_USART2_UART_Init+0x4c>)
 8001b26:	220c      	movs	r2, #12
 8001b28:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b2a:	4b08      	ldr	r3, [pc, #32]	; (8001b4c <MX_USART2_UART_Init+0x4c>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b30:	4b06      	ldr	r3, [pc, #24]	; (8001b4c <MX_USART2_UART_Init+0x4c>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b36:	4805      	ldr	r0, [pc, #20]	; (8001b4c <MX_USART2_UART_Init+0x4c>)
 8001b38:	f002 fac2 	bl	80040c0 <HAL_UART_Init>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d001      	beq.n	8001b46 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001b42:	f000 f87d 	bl	8001c40 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b46:	bf00      	nop
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	20000328 	.word	0x20000328
 8001b50:	40004400 	.word	0x40004400

08001b54 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b082      	sub	sp, #8
 8001b58:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001b5a:	4b0c      	ldr	r3, [pc, #48]	; (8001b8c <MX_DMA_Init+0x38>)
 8001b5c:	695b      	ldr	r3, [r3, #20]
 8001b5e:	4a0b      	ldr	r2, [pc, #44]	; (8001b8c <MX_DMA_Init+0x38>)
 8001b60:	f043 0301 	orr.w	r3, r3, #1
 8001b64:	6153      	str	r3, [r2, #20]
 8001b66:	4b09      	ldr	r3, [pc, #36]	; (8001b8c <MX_DMA_Init+0x38>)
 8001b68:	695b      	ldr	r3, [r3, #20]
 8001b6a:	f003 0301 	and.w	r3, r3, #1
 8001b6e:	607b      	str	r3, [r7, #4]
 8001b70:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8001b72:	2200      	movs	r2, #0
 8001b74:	2100      	movs	r1, #0
 8001b76:	200f      	movs	r0, #15
 8001b78:	f000 fb75 	bl	8002266 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001b7c:	200f      	movs	r0, #15
 8001b7e:	f000 fb8e 	bl	800229e <HAL_NVIC_EnableIRQ>

}
 8001b82:	bf00      	nop
 8001b84:	3708      	adds	r7, #8
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	40021000 	.word	0x40021000

08001b90 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b088      	sub	sp, #32
 8001b94:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b96:	f107 0310 	add.w	r3, r7, #16
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	601a      	str	r2, [r3, #0]
 8001b9e:	605a      	str	r2, [r3, #4]
 8001ba0:	609a      	str	r2, [r3, #8]
 8001ba2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ba4:	4b24      	ldr	r3, [pc, #144]	; (8001c38 <MX_GPIO_Init+0xa8>)
 8001ba6:	699b      	ldr	r3, [r3, #24]
 8001ba8:	4a23      	ldr	r2, [pc, #140]	; (8001c38 <MX_GPIO_Init+0xa8>)
 8001baa:	f043 0310 	orr.w	r3, r3, #16
 8001bae:	6193      	str	r3, [r2, #24]
 8001bb0:	4b21      	ldr	r3, [pc, #132]	; (8001c38 <MX_GPIO_Init+0xa8>)
 8001bb2:	699b      	ldr	r3, [r3, #24]
 8001bb4:	f003 0310 	and.w	r3, r3, #16
 8001bb8:	60fb      	str	r3, [r7, #12]
 8001bba:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001bbc:	4b1e      	ldr	r3, [pc, #120]	; (8001c38 <MX_GPIO_Init+0xa8>)
 8001bbe:	699b      	ldr	r3, [r3, #24]
 8001bc0:	4a1d      	ldr	r2, [pc, #116]	; (8001c38 <MX_GPIO_Init+0xa8>)
 8001bc2:	f043 0320 	orr.w	r3, r3, #32
 8001bc6:	6193      	str	r3, [r2, #24]
 8001bc8:	4b1b      	ldr	r3, [pc, #108]	; (8001c38 <MX_GPIO_Init+0xa8>)
 8001bca:	699b      	ldr	r3, [r3, #24]
 8001bcc:	f003 0320 	and.w	r3, r3, #32
 8001bd0:	60bb      	str	r3, [r7, #8]
 8001bd2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bd4:	4b18      	ldr	r3, [pc, #96]	; (8001c38 <MX_GPIO_Init+0xa8>)
 8001bd6:	699b      	ldr	r3, [r3, #24]
 8001bd8:	4a17      	ldr	r2, [pc, #92]	; (8001c38 <MX_GPIO_Init+0xa8>)
 8001bda:	f043 0304 	orr.w	r3, r3, #4
 8001bde:	6193      	str	r3, [r2, #24]
 8001be0:	4b15      	ldr	r3, [pc, #84]	; (8001c38 <MX_GPIO_Init+0xa8>)
 8001be2:	699b      	ldr	r3, [r3, #24]
 8001be4:	f003 0304 	and.w	r3, r3, #4
 8001be8:	607b      	str	r3, [r7, #4]
 8001bea:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bec:	4b12      	ldr	r3, [pc, #72]	; (8001c38 <MX_GPIO_Init+0xa8>)
 8001bee:	699b      	ldr	r3, [r3, #24]
 8001bf0:	4a11      	ldr	r2, [pc, #68]	; (8001c38 <MX_GPIO_Init+0xa8>)
 8001bf2:	f043 0308 	orr.w	r3, r3, #8
 8001bf6:	6193      	str	r3, [r2, #24]
 8001bf8:	4b0f      	ldr	r3, [pc, #60]	; (8001c38 <MX_GPIO_Init+0xa8>)
 8001bfa:	699b      	ldr	r3, [r3, #24]
 8001bfc:	f003 0308 	and.w	r3, r3, #8
 8001c00:	603b      	str	r3, [r7, #0]
 8001c02:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001c04:	2200      	movs	r2, #0
 8001c06:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c0a:	480c      	ldr	r0, [pc, #48]	; (8001c3c <MX_GPIO_Init+0xac>)
 8001c0c:	f000 fe1c 	bl	8002848 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001c10:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c14:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c16:	2301      	movs	r3, #1
 8001c18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c1e:	2302      	movs	r3, #2
 8001c20:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001c22:	f107 0310 	add.w	r3, r7, #16
 8001c26:	4619      	mov	r1, r3
 8001c28:	4804      	ldr	r0, [pc, #16]	; (8001c3c <MX_GPIO_Init+0xac>)
 8001c2a:	f000 fcb3 	bl	8002594 <HAL_GPIO_Init>

}
 8001c2e:	bf00      	nop
 8001c30:	3720      	adds	r7, #32
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	40021000 	.word	0x40021000
 8001c3c:	40011000 	.word	0x40011000

08001c40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c44:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c46:	e7fe      	b.n	8001c46 <Error_Handler+0x6>

08001c48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b085      	sub	sp, #20
 8001c4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001c4e:	4b15      	ldr	r3, [pc, #84]	; (8001ca4 <HAL_MspInit+0x5c>)
 8001c50:	699b      	ldr	r3, [r3, #24]
 8001c52:	4a14      	ldr	r2, [pc, #80]	; (8001ca4 <HAL_MspInit+0x5c>)
 8001c54:	f043 0301 	orr.w	r3, r3, #1
 8001c58:	6193      	str	r3, [r2, #24]
 8001c5a:	4b12      	ldr	r3, [pc, #72]	; (8001ca4 <HAL_MspInit+0x5c>)
 8001c5c:	699b      	ldr	r3, [r3, #24]
 8001c5e:	f003 0301 	and.w	r3, r3, #1
 8001c62:	60bb      	str	r3, [r7, #8]
 8001c64:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c66:	4b0f      	ldr	r3, [pc, #60]	; (8001ca4 <HAL_MspInit+0x5c>)
 8001c68:	69db      	ldr	r3, [r3, #28]
 8001c6a:	4a0e      	ldr	r2, [pc, #56]	; (8001ca4 <HAL_MspInit+0x5c>)
 8001c6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c70:	61d3      	str	r3, [r2, #28]
 8001c72:	4b0c      	ldr	r3, [pc, #48]	; (8001ca4 <HAL_MspInit+0x5c>)
 8001c74:	69db      	ldr	r3, [r3, #28]
 8001c76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c7a:	607b      	str	r3, [r7, #4]
 8001c7c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001c7e:	4b0a      	ldr	r3, [pc, #40]	; (8001ca8 <HAL_MspInit+0x60>)
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	60fb      	str	r3, [r7, #12]
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001c8a:	60fb      	str	r3, [r7, #12]
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001c92:	60fb      	str	r3, [r7, #12]
 8001c94:	4a04      	ldr	r2, [pc, #16]	; (8001ca8 <HAL_MspInit+0x60>)
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c9a:	bf00      	nop
 8001c9c:	3714      	adds	r7, #20
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bc80      	pop	{r7}
 8001ca2:	4770      	bx	lr
 8001ca4:	40021000 	.word	0x40021000
 8001ca8:	40010000 	.word	0x40010000

08001cac <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b088      	sub	sp, #32
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cb4:	f107 0310 	add.w	r3, r7, #16
 8001cb8:	2200      	movs	r2, #0
 8001cba:	601a      	str	r2, [r3, #0]
 8001cbc:	605a      	str	r2, [r3, #4]
 8001cbe:	609a      	str	r2, [r3, #8]
 8001cc0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4a16      	ldr	r2, [pc, #88]	; (8001d20 <HAL_I2C_MspInit+0x74>)
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d124      	bne.n	8001d16 <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ccc:	4b15      	ldr	r3, [pc, #84]	; (8001d24 <HAL_I2C_MspInit+0x78>)
 8001cce:	699b      	ldr	r3, [r3, #24]
 8001cd0:	4a14      	ldr	r2, [pc, #80]	; (8001d24 <HAL_I2C_MspInit+0x78>)
 8001cd2:	f043 0308 	orr.w	r3, r3, #8
 8001cd6:	6193      	str	r3, [r2, #24]
 8001cd8:	4b12      	ldr	r3, [pc, #72]	; (8001d24 <HAL_I2C_MspInit+0x78>)
 8001cda:	699b      	ldr	r3, [r3, #24]
 8001cdc:	f003 0308 	and.w	r3, r3, #8
 8001ce0:	60fb      	str	r3, [r7, #12]
 8001ce2:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001ce4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001ce8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001cea:	2312      	movs	r3, #18
 8001cec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001cee:	2303      	movs	r3, #3
 8001cf0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cf2:	f107 0310 	add.w	r3, r7, #16
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	480b      	ldr	r0, [pc, #44]	; (8001d28 <HAL_I2C_MspInit+0x7c>)
 8001cfa:	f000 fc4b 	bl	8002594 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001cfe:	4b09      	ldr	r3, [pc, #36]	; (8001d24 <HAL_I2C_MspInit+0x78>)
 8001d00:	69db      	ldr	r3, [r3, #28]
 8001d02:	4a08      	ldr	r2, [pc, #32]	; (8001d24 <HAL_I2C_MspInit+0x78>)
 8001d04:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001d08:	61d3      	str	r3, [r2, #28]
 8001d0a:	4b06      	ldr	r3, [pc, #24]	; (8001d24 <HAL_I2C_MspInit+0x78>)
 8001d0c:	69db      	ldr	r3, [r3, #28]
 8001d0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d12:	60bb      	str	r3, [r7, #8]
 8001d14:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001d16:	bf00      	nop
 8001d18:	3720      	adds	r7, #32
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	40005800 	.word	0x40005800
 8001d24:	40021000 	.word	0x40021000
 8001d28:	40010c00 	.word	0x40010c00

08001d2c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b08a      	sub	sp, #40	; 0x28
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d34:	f107 0318 	add.w	r3, r7, #24
 8001d38:	2200      	movs	r2, #0
 8001d3a:	601a      	str	r2, [r3, #0]
 8001d3c:	605a      	str	r2, [r3, #4]
 8001d3e:	609a      	str	r2, [r3, #8]
 8001d40:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4a4a      	ldr	r2, [pc, #296]	; (8001e70 <HAL_UART_MspInit+0x144>)
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d158      	bne.n	8001dfe <HAL_UART_MspInit+0xd2>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d4c:	4b49      	ldr	r3, [pc, #292]	; (8001e74 <HAL_UART_MspInit+0x148>)
 8001d4e:	699b      	ldr	r3, [r3, #24]
 8001d50:	4a48      	ldr	r2, [pc, #288]	; (8001e74 <HAL_UART_MspInit+0x148>)
 8001d52:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d56:	6193      	str	r3, [r2, #24]
 8001d58:	4b46      	ldr	r3, [pc, #280]	; (8001e74 <HAL_UART_MspInit+0x148>)
 8001d5a:	699b      	ldr	r3, [r3, #24]
 8001d5c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d60:	617b      	str	r3, [r7, #20]
 8001d62:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d64:	4b43      	ldr	r3, [pc, #268]	; (8001e74 <HAL_UART_MspInit+0x148>)
 8001d66:	699b      	ldr	r3, [r3, #24]
 8001d68:	4a42      	ldr	r2, [pc, #264]	; (8001e74 <HAL_UART_MspInit+0x148>)
 8001d6a:	f043 0304 	orr.w	r3, r3, #4
 8001d6e:	6193      	str	r3, [r2, #24]
 8001d70:	4b40      	ldr	r3, [pc, #256]	; (8001e74 <HAL_UART_MspInit+0x148>)
 8001d72:	699b      	ldr	r3, [r3, #24]
 8001d74:	f003 0304 	and.w	r3, r3, #4
 8001d78:	613b      	str	r3, [r7, #16]
 8001d7a:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001d7c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d82:	2302      	movs	r3, #2
 8001d84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d86:	2303      	movs	r3, #3
 8001d88:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d8a:	f107 0318 	add.w	r3, r7, #24
 8001d8e:	4619      	mov	r1, r3
 8001d90:	4839      	ldr	r0, [pc, #228]	; (8001e78 <HAL_UART_MspInit+0x14c>)
 8001d92:	f000 fbff 	bl	8002594 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001d96:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da0:	2300      	movs	r3, #0
 8001da2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001da4:	f107 0318 	add.w	r3, r7, #24
 8001da8:	4619      	mov	r1, r3
 8001daa:	4833      	ldr	r0, [pc, #204]	; (8001e78 <HAL_UART_MspInit+0x14c>)
 8001dac:	f000 fbf2 	bl	8002594 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8001db0:	4b32      	ldr	r3, [pc, #200]	; (8001e7c <HAL_UART_MspInit+0x150>)
 8001db2:	4a33      	ldr	r2, [pc, #204]	; (8001e80 <HAL_UART_MspInit+0x154>)
 8001db4:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001db6:	4b31      	ldr	r3, [pc, #196]	; (8001e7c <HAL_UART_MspInit+0x150>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001dbc:	4b2f      	ldr	r3, [pc, #188]	; (8001e7c <HAL_UART_MspInit+0x150>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001dc2:	4b2e      	ldr	r3, [pc, #184]	; (8001e7c <HAL_UART_MspInit+0x150>)
 8001dc4:	2280      	movs	r2, #128	; 0x80
 8001dc6:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001dc8:	4b2c      	ldr	r3, [pc, #176]	; (8001e7c <HAL_UART_MspInit+0x150>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001dce:	4b2b      	ldr	r3, [pc, #172]	; (8001e7c <HAL_UART_MspInit+0x150>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8001dd4:	4b29      	ldr	r3, [pc, #164]	; (8001e7c <HAL_UART_MspInit+0x150>)
 8001dd6:	2220      	movs	r2, #32
 8001dd8:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001dda:	4b28      	ldr	r3, [pc, #160]	; (8001e7c <HAL_UART_MspInit+0x150>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001de0:	4826      	ldr	r0, [pc, #152]	; (8001e7c <HAL_UART_MspInit+0x150>)
 8001de2:	f000 fa77 	bl	80022d4 <HAL_DMA_Init>
 8001de6:	4603      	mov	r3, r0
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d001      	beq.n	8001df0 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8001dec:	f7ff ff28 	bl	8001c40 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	4a22      	ldr	r2, [pc, #136]	; (8001e7c <HAL_UART_MspInit+0x150>)
 8001df4:	635a      	str	r2, [r3, #52]	; 0x34
 8001df6:	4a21      	ldr	r2, [pc, #132]	; (8001e7c <HAL_UART_MspInit+0x150>)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001dfc:	e034      	b.n	8001e68 <HAL_UART_MspInit+0x13c>
  else if(huart->Instance==USART2)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4a20      	ldr	r2, [pc, #128]	; (8001e84 <HAL_UART_MspInit+0x158>)
 8001e04:	4293      	cmp	r3, r2
 8001e06:	d12f      	bne.n	8001e68 <HAL_UART_MspInit+0x13c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e08:	4b1a      	ldr	r3, [pc, #104]	; (8001e74 <HAL_UART_MspInit+0x148>)
 8001e0a:	69db      	ldr	r3, [r3, #28]
 8001e0c:	4a19      	ldr	r2, [pc, #100]	; (8001e74 <HAL_UART_MspInit+0x148>)
 8001e0e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e12:	61d3      	str	r3, [r2, #28]
 8001e14:	4b17      	ldr	r3, [pc, #92]	; (8001e74 <HAL_UART_MspInit+0x148>)
 8001e16:	69db      	ldr	r3, [r3, #28]
 8001e18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e1c:	60fb      	str	r3, [r7, #12]
 8001e1e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e20:	4b14      	ldr	r3, [pc, #80]	; (8001e74 <HAL_UART_MspInit+0x148>)
 8001e22:	699b      	ldr	r3, [r3, #24]
 8001e24:	4a13      	ldr	r2, [pc, #76]	; (8001e74 <HAL_UART_MspInit+0x148>)
 8001e26:	f043 0304 	orr.w	r3, r3, #4
 8001e2a:	6193      	str	r3, [r2, #24]
 8001e2c:	4b11      	ldr	r3, [pc, #68]	; (8001e74 <HAL_UART_MspInit+0x148>)
 8001e2e:	699b      	ldr	r3, [r3, #24]
 8001e30:	f003 0304 	and.w	r3, r3, #4
 8001e34:	60bb      	str	r3, [r7, #8]
 8001e36:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001e38:	2304      	movs	r3, #4
 8001e3a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e3c:	2302      	movs	r3, #2
 8001e3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e40:	2303      	movs	r3, #3
 8001e42:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e44:	f107 0318 	add.w	r3, r7, #24
 8001e48:	4619      	mov	r1, r3
 8001e4a:	480b      	ldr	r0, [pc, #44]	; (8001e78 <HAL_UART_MspInit+0x14c>)
 8001e4c:	f000 fba2 	bl	8002594 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001e50:	2308      	movs	r3, #8
 8001e52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e54:	2300      	movs	r3, #0
 8001e56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e5c:	f107 0318 	add.w	r3, r7, #24
 8001e60:	4619      	mov	r1, r3
 8001e62:	4805      	ldr	r0, [pc, #20]	; (8001e78 <HAL_UART_MspInit+0x14c>)
 8001e64:	f000 fb96 	bl	8002594 <HAL_GPIO_Init>
}
 8001e68:	bf00      	nop
 8001e6a:	3728      	adds	r7, #40	; 0x28
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd80      	pop	{r7, pc}
 8001e70:	40013800 	.word	0x40013800
 8001e74:	40021000 	.word	0x40021000
 8001e78:	40010800 	.word	0x40010800
 8001e7c:	200002a4 	.word	0x200002a4
 8001e80:	40020058 	.word	0x40020058
 8001e84:	40004400 	.word	0x40004400

08001e88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e8c:	e7fe      	b.n	8001e8c <NMI_Handler+0x4>

08001e8e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e8e:	b480      	push	{r7}
 8001e90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e92:	e7fe      	b.n	8001e92 <HardFault_Handler+0x4>

08001e94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e94:	b480      	push	{r7}
 8001e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e98:	e7fe      	b.n	8001e98 <MemManage_Handler+0x4>

08001e9a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e9a:	b480      	push	{r7}
 8001e9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e9e:	e7fe      	b.n	8001e9e <BusFault_Handler+0x4>

08001ea0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ea4:	e7fe      	b.n	8001ea4 <UsageFault_Handler+0x4>

08001ea6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ea6:	b480      	push	{r7}
 8001ea8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001eaa:	bf00      	nop
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bc80      	pop	{r7}
 8001eb0:	4770      	bx	lr

08001eb2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001eb2:	b480      	push	{r7}
 8001eb4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001eb6:	bf00      	nop
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bc80      	pop	{r7}
 8001ebc:	4770      	bx	lr

08001ebe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ebe:	b480      	push	{r7}
 8001ec0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ec2:	bf00      	nop
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bc80      	pop	{r7}
 8001ec8:	4770      	bx	lr

08001eca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001eca:	b580      	push	{r7, lr}
 8001ecc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ece:	f000 f8b5 	bl	800203c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ed2:	bf00      	nop
 8001ed4:	bd80      	pop	{r7, pc}
	...

08001ed8 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001edc:	4802      	ldr	r0, [pc, #8]	; (8001ee8 <DMA1_Channel5_IRQHandler+0x10>)
 8001ede:	f000 fa53 	bl	8002388 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001ee2:	bf00      	nop
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	200002a4 	.word	0x200002a4

08001eec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b086      	sub	sp, #24
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ef4:	4a14      	ldr	r2, [pc, #80]	; (8001f48 <_sbrk+0x5c>)
 8001ef6:	4b15      	ldr	r3, [pc, #84]	; (8001f4c <_sbrk+0x60>)
 8001ef8:	1ad3      	subs	r3, r2, r3
 8001efa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001efc:	697b      	ldr	r3, [r7, #20]
 8001efe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f00:	4b13      	ldr	r3, [pc, #76]	; (8001f50 <_sbrk+0x64>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d102      	bne.n	8001f0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f08:	4b11      	ldr	r3, [pc, #68]	; (8001f50 <_sbrk+0x64>)
 8001f0a:	4a12      	ldr	r2, [pc, #72]	; (8001f54 <_sbrk+0x68>)
 8001f0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f0e:	4b10      	ldr	r3, [pc, #64]	; (8001f50 <_sbrk+0x64>)
 8001f10:	681a      	ldr	r2, [r3, #0]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4413      	add	r3, r2
 8001f16:	693a      	ldr	r2, [r7, #16]
 8001f18:	429a      	cmp	r2, r3
 8001f1a:	d207      	bcs.n	8001f2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f1c:	f002 fa88 	bl	8004430 <__errno>
 8001f20:	4602      	mov	r2, r0
 8001f22:	230c      	movs	r3, #12
 8001f24:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001f26:	f04f 33ff 	mov.w	r3, #4294967295
 8001f2a:	e009      	b.n	8001f40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f2c:	4b08      	ldr	r3, [pc, #32]	; (8001f50 <_sbrk+0x64>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f32:	4b07      	ldr	r3, [pc, #28]	; (8001f50 <_sbrk+0x64>)
 8001f34:	681a      	ldr	r2, [r3, #0]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	4413      	add	r3, r2
 8001f3a:	4a05      	ldr	r2, [pc, #20]	; (8001f50 <_sbrk+0x64>)
 8001f3c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f3e:	68fb      	ldr	r3, [r7, #12]
}
 8001f40:	4618      	mov	r0, r3
 8001f42:	3718      	adds	r7, #24
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}
 8001f48:	20005000 	.word	0x20005000
 8001f4c:	00000400 	.word	0x00000400
 8001f50:	20000244 	.word	0x20000244
 8001f54:	20000370 	.word	0x20000370

08001f58 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f5c:	bf00      	nop
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bc80      	pop	{r7}
 8001f62:	4770      	bx	lr

08001f64 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001f64:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001f66:	e003      	b.n	8001f70 <LoopCopyDataInit>

08001f68 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001f68:	4b0b      	ldr	r3, [pc, #44]	; (8001f98 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001f6a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001f6c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001f6e:	3104      	adds	r1, #4

08001f70 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001f70:	480a      	ldr	r0, [pc, #40]	; (8001f9c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001f72:	4b0b      	ldr	r3, [pc, #44]	; (8001fa0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001f74:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001f76:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001f78:	d3f6      	bcc.n	8001f68 <CopyDataInit>
  ldr r2, =_sbss
 8001f7a:	4a0a      	ldr	r2, [pc, #40]	; (8001fa4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001f7c:	e002      	b.n	8001f84 <LoopFillZerobss>

08001f7e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001f7e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001f80:	f842 3b04 	str.w	r3, [r2], #4

08001f84 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001f84:	4b08      	ldr	r3, [pc, #32]	; (8001fa8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001f86:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001f88:	d3f9      	bcc.n	8001f7e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001f8a:	f7ff ffe5 	bl	8001f58 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f8e:	f002 fa55 	bl	800443c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001f92:	f7ff fc89 	bl	80018a8 <main>
  bx lr
 8001f96:	4770      	bx	lr
  ldr r3, =_sidata
 8001f98:	08007880 	.word	0x08007880
  ldr r0, =_sdata
 8001f9c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001fa0:	200001e0 	.word	0x200001e0
  ldr r2, =_sbss
 8001fa4:	200001e0 	.word	0x200001e0
  ldr r3, = _ebss
 8001fa8:	20000370 	.word	0x20000370

08001fac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001fac:	e7fe      	b.n	8001fac <ADC1_2_IRQHandler>
	...

08001fb0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fb4:	4b08      	ldr	r3, [pc, #32]	; (8001fd8 <HAL_Init+0x28>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a07      	ldr	r2, [pc, #28]	; (8001fd8 <HAL_Init+0x28>)
 8001fba:	f043 0310 	orr.w	r3, r3, #16
 8001fbe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fc0:	2003      	movs	r0, #3
 8001fc2:	f000 f945 	bl	8002250 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fc6:	2000      	movs	r0, #0
 8001fc8:	f000 f808 	bl	8001fdc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fcc:	f7ff fe3c 	bl	8001c48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fd0:	2300      	movs	r3, #0
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	bf00      	nop
 8001fd8:	40022000 	.word	0x40022000

08001fdc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001fe4:	4b12      	ldr	r3, [pc, #72]	; (8002030 <HAL_InitTick+0x54>)
 8001fe6:	681a      	ldr	r2, [r3, #0]
 8001fe8:	4b12      	ldr	r3, [pc, #72]	; (8002034 <HAL_InitTick+0x58>)
 8001fea:	781b      	ldrb	r3, [r3, #0]
 8001fec:	4619      	mov	r1, r3
 8001fee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ff2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ff6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f000 f95d 	bl	80022ba <HAL_SYSTICK_Config>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d001      	beq.n	800200a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002006:	2301      	movs	r3, #1
 8002008:	e00e      	b.n	8002028 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2b0f      	cmp	r3, #15
 800200e:	d80a      	bhi.n	8002026 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002010:	2200      	movs	r2, #0
 8002012:	6879      	ldr	r1, [r7, #4]
 8002014:	f04f 30ff 	mov.w	r0, #4294967295
 8002018:	f000 f925 	bl	8002266 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800201c:	4a06      	ldr	r2, [pc, #24]	; (8002038 <HAL_InitTick+0x5c>)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002022:	2300      	movs	r3, #0
 8002024:	e000      	b.n	8002028 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002026:	2301      	movs	r3, #1
}
 8002028:	4618      	mov	r0, r3
 800202a:	3708      	adds	r7, #8
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}
 8002030:	20000000 	.word	0x20000000
 8002034:	20000008 	.word	0x20000008
 8002038:	20000004 	.word	0x20000004

0800203c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800203c:	b480      	push	{r7}
 800203e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002040:	4b05      	ldr	r3, [pc, #20]	; (8002058 <HAL_IncTick+0x1c>)
 8002042:	781b      	ldrb	r3, [r3, #0]
 8002044:	461a      	mov	r2, r3
 8002046:	4b05      	ldr	r3, [pc, #20]	; (800205c <HAL_IncTick+0x20>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4413      	add	r3, r2
 800204c:	4a03      	ldr	r2, [pc, #12]	; (800205c <HAL_IncTick+0x20>)
 800204e:	6013      	str	r3, [r2, #0]
}
 8002050:	bf00      	nop
 8002052:	46bd      	mov	sp, r7
 8002054:	bc80      	pop	{r7}
 8002056:	4770      	bx	lr
 8002058:	20000008 	.word	0x20000008
 800205c:	20000368 	.word	0x20000368

08002060 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002060:	b480      	push	{r7}
 8002062:	af00      	add	r7, sp, #0
  return uwTick;
 8002064:	4b02      	ldr	r3, [pc, #8]	; (8002070 <HAL_GetTick+0x10>)
 8002066:	681b      	ldr	r3, [r3, #0]
}
 8002068:	4618      	mov	r0, r3
 800206a:	46bd      	mov	sp, r7
 800206c:	bc80      	pop	{r7}
 800206e:	4770      	bx	lr
 8002070:	20000368 	.word	0x20000368

08002074 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b084      	sub	sp, #16
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800207c:	f7ff fff0 	bl	8002060 <HAL_GetTick>
 8002080:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	f1b3 3fff 	cmp.w	r3, #4294967295
 800208c:	d005      	beq.n	800209a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800208e:	4b09      	ldr	r3, [pc, #36]	; (80020b4 <HAL_Delay+0x40>)
 8002090:	781b      	ldrb	r3, [r3, #0]
 8002092:	461a      	mov	r2, r3
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	4413      	add	r3, r2
 8002098:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800209a:	bf00      	nop
 800209c:	f7ff ffe0 	bl	8002060 <HAL_GetTick>
 80020a0:	4602      	mov	r2, r0
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	1ad3      	subs	r3, r2, r3
 80020a6:	68fa      	ldr	r2, [r7, #12]
 80020a8:	429a      	cmp	r2, r3
 80020aa:	d8f7      	bhi.n	800209c <HAL_Delay+0x28>
  {
  }
}
 80020ac:	bf00      	nop
 80020ae:	3710      	adds	r7, #16
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	20000008 	.word	0x20000008

080020b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b085      	sub	sp, #20
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	f003 0307 	and.w	r3, r3, #7
 80020c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020c8:	4b0c      	ldr	r3, [pc, #48]	; (80020fc <__NVIC_SetPriorityGrouping+0x44>)
 80020ca:	68db      	ldr	r3, [r3, #12]
 80020cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020ce:	68ba      	ldr	r2, [r7, #8]
 80020d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80020d4:	4013      	ands	r3, r2
 80020d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020dc:	68bb      	ldr	r3, [r7, #8]
 80020de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80020e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020ea:	4a04      	ldr	r2, [pc, #16]	; (80020fc <__NVIC_SetPriorityGrouping+0x44>)
 80020ec:	68bb      	ldr	r3, [r7, #8]
 80020ee:	60d3      	str	r3, [r2, #12]
}
 80020f0:	bf00      	nop
 80020f2:	3714      	adds	r7, #20
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bc80      	pop	{r7}
 80020f8:	4770      	bx	lr
 80020fa:	bf00      	nop
 80020fc:	e000ed00 	.word	0xe000ed00

08002100 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002100:	b480      	push	{r7}
 8002102:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002104:	4b04      	ldr	r3, [pc, #16]	; (8002118 <__NVIC_GetPriorityGrouping+0x18>)
 8002106:	68db      	ldr	r3, [r3, #12]
 8002108:	0a1b      	lsrs	r3, r3, #8
 800210a:	f003 0307 	and.w	r3, r3, #7
}
 800210e:	4618      	mov	r0, r3
 8002110:	46bd      	mov	sp, r7
 8002112:	bc80      	pop	{r7}
 8002114:	4770      	bx	lr
 8002116:	bf00      	nop
 8002118:	e000ed00 	.word	0xe000ed00

0800211c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800211c:	b480      	push	{r7}
 800211e:	b083      	sub	sp, #12
 8002120:	af00      	add	r7, sp, #0
 8002122:	4603      	mov	r3, r0
 8002124:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002126:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800212a:	2b00      	cmp	r3, #0
 800212c:	db0b      	blt.n	8002146 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800212e:	79fb      	ldrb	r3, [r7, #7]
 8002130:	f003 021f 	and.w	r2, r3, #31
 8002134:	4906      	ldr	r1, [pc, #24]	; (8002150 <__NVIC_EnableIRQ+0x34>)
 8002136:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800213a:	095b      	lsrs	r3, r3, #5
 800213c:	2001      	movs	r0, #1
 800213e:	fa00 f202 	lsl.w	r2, r0, r2
 8002142:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002146:	bf00      	nop
 8002148:	370c      	adds	r7, #12
 800214a:	46bd      	mov	sp, r7
 800214c:	bc80      	pop	{r7}
 800214e:	4770      	bx	lr
 8002150:	e000e100 	.word	0xe000e100

08002154 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002154:	b480      	push	{r7}
 8002156:	b083      	sub	sp, #12
 8002158:	af00      	add	r7, sp, #0
 800215a:	4603      	mov	r3, r0
 800215c:	6039      	str	r1, [r7, #0]
 800215e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002160:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002164:	2b00      	cmp	r3, #0
 8002166:	db0a      	blt.n	800217e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	b2da      	uxtb	r2, r3
 800216c:	490c      	ldr	r1, [pc, #48]	; (80021a0 <__NVIC_SetPriority+0x4c>)
 800216e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002172:	0112      	lsls	r2, r2, #4
 8002174:	b2d2      	uxtb	r2, r2
 8002176:	440b      	add	r3, r1
 8002178:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800217c:	e00a      	b.n	8002194 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	b2da      	uxtb	r2, r3
 8002182:	4908      	ldr	r1, [pc, #32]	; (80021a4 <__NVIC_SetPriority+0x50>)
 8002184:	79fb      	ldrb	r3, [r7, #7]
 8002186:	f003 030f 	and.w	r3, r3, #15
 800218a:	3b04      	subs	r3, #4
 800218c:	0112      	lsls	r2, r2, #4
 800218e:	b2d2      	uxtb	r2, r2
 8002190:	440b      	add	r3, r1
 8002192:	761a      	strb	r2, [r3, #24]
}
 8002194:	bf00      	nop
 8002196:	370c      	adds	r7, #12
 8002198:	46bd      	mov	sp, r7
 800219a:	bc80      	pop	{r7}
 800219c:	4770      	bx	lr
 800219e:	bf00      	nop
 80021a0:	e000e100 	.word	0xe000e100
 80021a4:	e000ed00 	.word	0xe000ed00

080021a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b089      	sub	sp, #36	; 0x24
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	60f8      	str	r0, [r7, #12]
 80021b0:	60b9      	str	r1, [r7, #8]
 80021b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	f003 0307 	and.w	r3, r3, #7
 80021ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021bc:	69fb      	ldr	r3, [r7, #28]
 80021be:	f1c3 0307 	rsb	r3, r3, #7
 80021c2:	2b04      	cmp	r3, #4
 80021c4:	bf28      	it	cs
 80021c6:	2304      	movcs	r3, #4
 80021c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021ca:	69fb      	ldr	r3, [r7, #28]
 80021cc:	3304      	adds	r3, #4
 80021ce:	2b06      	cmp	r3, #6
 80021d0:	d902      	bls.n	80021d8 <NVIC_EncodePriority+0x30>
 80021d2:	69fb      	ldr	r3, [r7, #28]
 80021d4:	3b03      	subs	r3, #3
 80021d6:	e000      	b.n	80021da <NVIC_EncodePriority+0x32>
 80021d8:	2300      	movs	r3, #0
 80021da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021dc:	f04f 32ff 	mov.w	r2, #4294967295
 80021e0:	69bb      	ldr	r3, [r7, #24]
 80021e2:	fa02 f303 	lsl.w	r3, r2, r3
 80021e6:	43da      	mvns	r2, r3
 80021e8:	68bb      	ldr	r3, [r7, #8]
 80021ea:	401a      	ands	r2, r3
 80021ec:	697b      	ldr	r3, [r7, #20]
 80021ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021f0:	f04f 31ff 	mov.w	r1, #4294967295
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	fa01 f303 	lsl.w	r3, r1, r3
 80021fa:	43d9      	mvns	r1, r3
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002200:	4313      	orrs	r3, r2
         );
}
 8002202:	4618      	mov	r0, r3
 8002204:	3724      	adds	r7, #36	; 0x24
 8002206:	46bd      	mov	sp, r7
 8002208:	bc80      	pop	{r7}
 800220a:	4770      	bx	lr

0800220c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b082      	sub	sp, #8
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	3b01      	subs	r3, #1
 8002218:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800221c:	d301      	bcc.n	8002222 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800221e:	2301      	movs	r3, #1
 8002220:	e00f      	b.n	8002242 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002222:	4a0a      	ldr	r2, [pc, #40]	; (800224c <SysTick_Config+0x40>)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	3b01      	subs	r3, #1
 8002228:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800222a:	210f      	movs	r1, #15
 800222c:	f04f 30ff 	mov.w	r0, #4294967295
 8002230:	f7ff ff90 	bl	8002154 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002234:	4b05      	ldr	r3, [pc, #20]	; (800224c <SysTick_Config+0x40>)
 8002236:	2200      	movs	r2, #0
 8002238:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800223a:	4b04      	ldr	r3, [pc, #16]	; (800224c <SysTick_Config+0x40>)
 800223c:	2207      	movs	r2, #7
 800223e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002240:	2300      	movs	r3, #0
}
 8002242:	4618      	mov	r0, r3
 8002244:	3708      	adds	r7, #8
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	e000e010 	.word	0xe000e010

08002250 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b082      	sub	sp, #8
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002258:	6878      	ldr	r0, [r7, #4]
 800225a:	f7ff ff2d 	bl	80020b8 <__NVIC_SetPriorityGrouping>
}
 800225e:	bf00      	nop
 8002260:	3708      	adds	r7, #8
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}

08002266 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002266:	b580      	push	{r7, lr}
 8002268:	b086      	sub	sp, #24
 800226a:	af00      	add	r7, sp, #0
 800226c:	4603      	mov	r3, r0
 800226e:	60b9      	str	r1, [r7, #8]
 8002270:	607a      	str	r2, [r7, #4]
 8002272:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002274:	2300      	movs	r3, #0
 8002276:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002278:	f7ff ff42 	bl	8002100 <__NVIC_GetPriorityGrouping>
 800227c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800227e:	687a      	ldr	r2, [r7, #4]
 8002280:	68b9      	ldr	r1, [r7, #8]
 8002282:	6978      	ldr	r0, [r7, #20]
 8002284:	f7ff ff90 	bl	80021a8 <NVIC_EncodePriority>
 8002288:	4602      	mov	r2, r0
 800228a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800228e:	4611      	mov	r1, r2
 8002290:	4618      	mov	r0, r3
 8002292:	f7ff ff5f 	bl	8002154 <__NVIC_SetPriority>
}
 8002296:	bf00      	nop
 8002298:	3718      	adds	r7, #24
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}

0800229e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800229e:	b580      	push	{r7, lr}
 80022a0:	b082      	sub	sp, #8
 80022a2:	af00      	add	r7, sp, #0
 80022a4:	4603      	mov	r3, r0
 80022a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ac:	4618      	mov	r0, r3
 80022ae:	f7ff ff35 	bl	800211c <__NVIC_EnableIRQ>
}
 80022b2:	bf00      	nop
 80022b4:	3708      	adds	r7, #8
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}

080022ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022ba:	b580      	push	{r7, lr}
 80022bc:	b082      	sub	sp, #8
 80022be:	af00      	add	r7, sp, #0
 80022c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022c2:	6878      	ldr	r0, [r7, #4]
 80022c4:	f7ff ffa2 	bl	800220c <SysTick_Config>
 80022c8:	4603      	mov	r3, r0
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	3708      	adds	r7, #8
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}
	...

080022d4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80022d4:	b480      	push	{r7}
 80022d6:	b085      	sub	sp, #20
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80022dc:	2300      	movs	r3, #0
 80022de:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d101      	bne.n	80022ea <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e043      	b.n	8002372 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	461a      	mov	r2, r3
 80022f0:	4b22      	ldr	r3, [pc, #136]	; (800237c <HAL_DMA_Init+0xa8>)
 80022f2:	4413      	add	r3, r2
 80022f4:	4a22      	ldr	r2, [pc, #136]	; (8002380 <HAL_DMA_Init+0xac>)
 80022f6:	fba2 2303 	umull	r2, r3, r2, r3
 80022fa:	091b      	lsrs	r3, r3, #4
 80022fc:	009a      	lsls	r2, r3, #2
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	4a1f      	ldr	r2, [pc, #124]	; (8002384 <HAL_DMA_Init+0xb0>)
 8002306:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2202      	movs	r2, #2
 800230c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800231e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002322:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800232c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	68db      	ldr	r3, [r3, #12]
 8002332:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002338:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	695b      	ldr	r3, [r3, #20]
 800233e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002344:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	69db      	ldr	r3, [r3, #28]
 800234a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800234c:	68fa      	ldr	r2, [r7, #12]
 800234e:	4313      	orrs	r3, r2
 8002350:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	68fa      	ldr	r2, [r7, #12]
 8002358:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2200      	movs	r2, #0
 800235e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2201      	movs	r2, #1
 8002364:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2200      	movs	r2, #0
 800236c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002370:	2300      	movs	r3, #0
}
 8002372:	4618      	mov	r0, r3
 8002374:	3714      	adds	r7, #20
 8002376:	46bd      	mov	sp, r7
 8002378:	bc80      	pop	{r7}
 800237a:	4770      	bx	lr
 800237c:	bffdfff8 	.word	0xbffdfff8
 8002380:	cccccccd 	.word	0xcccccccd
 8002384:	40020000 	.word	0x40020000

08002388 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b084      	sub	sp, #16
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023a4:	2204      	movs	r2, #4
 80023a6:	409a      	lsls	r2, r3
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	4013      	ands	r3, r2
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d04f      	beq.n	8002450 <HAL_DMA_IRQHandler+0xc8>
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	f003 0304 	and.w	r3, r3, #4
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d04a      	beq.n	8002450 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f003 0320 	and.w	r3, r3, #32
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d107      	bne.n	80023d8 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f022 0204 	bic.w	r2, r2, #4
 80023d6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4a66      	ldr	r2, [pc, #408]	; (8002578 <HAL_DMA_IRQHandler+0x1f0>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d029      	beq.n	8002436 <HAL_DMA_IRQHandler+0xae>
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	4a65      	ldr	r2, [pc, #404]	; (800257c <HAL_DMA_IRQHandler+0x1f4>)
 80023e8:	4293      	cmp	r3, r2
 80023ea:	d022      	beq.n	8002432 <HAL_DMA_IRQHandler+0xaa>
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4a63      	ldr	r2, [pc, #396]	; (8002580 <HAL_DMA_IRQHandler+0x1f8>)
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d01a      	beq.n	800242c <HAL_DMA_IRQHandler+0xa4>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4a62      	ldr	r2, [pc, #392]	; (8002584 <HAL_DMA_IRQHandler+0x1fc>)
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d012      	beq.n	8002426 <HAL_DMA_IRQHandler+0x9e>
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a60      	ldr	r2, [pc, #384]	; (8002588 <HAL_DMA_IRQHandler+0x200>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d00a      	beq.n	8002420 <HAL_DMA_IRQHandler+0x98>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4a5f      	ldr	r2, [pc, #380]	; (800258c <HAL_DMA_IRQHandler+0x204>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d102      	bne.n	800241a <HAL_DMA_IRQHandler+0x92>
 8002414:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002418:	e00e      	b.n	8002438 <HAL_DMA_IRQHandler+0xb0>
 800241a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800241e:	e00b      	b.n	8002438 <HAL_DMA_IRQHandler+0xb0>
 8002420:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002424:	e008      	b.n	8002438 <HAL_DMA_IRQHandler+0xb0>
 8002426:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800242a:	e005      	b.n	8002438 <HAL_DMA_IRQHandler+0xb0>
 800242c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002430:	e002      	b.n	8002438 <HAL_DMA_IRQHandler+0xb0>
 8002432:	2340      	movs	r3, #64	; 0x40
 8002434:	e000      	b.n	8002438 <HAL_DMA_IRQHandler+0xb0>
 8002436:	2304      	movs	r3, #4
 8002438:	4a55      	ldr	r2, [pc, #340]	; (8002590 <HAL_DMA_IRQHandler+0x208>)
 800243a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002440:	2b00      	cmp	r3, #0
 8002442:	f000 8094 	beq.w	800256e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800244a:	6878      	ldr	r0, [r7, #4]
 800244c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800244e:	e08e      	b.n	800256e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002454:	2202      	movs	r2, #2
 8002456:	409a      	lsls	r2, r3
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	4013      	ands	r3, r2
 800245c:	2b00      	cmp	r3, #0
 800245e:	d056      	beq.n	800250e <HAL_DMA_IRQHandler+0x186>
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	f003 0302 	and.w	r3, r3, #2
 8002466:	2b00      	cmp	r3, #0
 8002468:	d051      	beq.n	800250e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f003 0320 	and.w	r3, r3, #32
 8002474:	2b00      	cmp	r3, #0
 8002476:	d10b      	bne.n	8002490 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	681a      	ldr	r2, [r3, #0]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f022 020a 	bic.w	r2, r2, #10
 8002486:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2201      	movs	r2, #1
 800248c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a38      	ldr	r2, [pc, #224]	; (8002578 <HAL_DMA_IRQHandler+0x1f0>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d029      	beq.n	80024ee <HAL_DMA_IRQHandler+0x166>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4a37      	ldr	r2, [pc, #220]	; (800257c <HAL_DMA_IRQHandler+0x1f4>)
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d022      	beq.n	80024ea <HAL_DMA_IRQHandler+0x162>
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a35      	ldr	r2, [pc, #212]	; (8002580 <HAL_DMA_IRQHandler+0x1f8>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d01a      	beq.n	80024e4 <HAL_DMA_IRQHandler+0x15c>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4a34      	ldr	r2, [pc, #208]	; (8002584 <HAL_DMA_IRQHandler+0x1fc>)
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d012      	beq.n	80024de <HAL_DMA_IRQHandler+0x156>
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4a32      	ldr	r2, [pc, #200]	; (8002588 <HAL_DMA_IRQHandler+0x200>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d00a      	beq.n	80024d8 <HAL_DMA_IRQHandler+0x150>
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4a31      	ldr	r2, [pc, #196]	; (800258c <HAL_DMA_IRQHandler+0x204>)
 80024c8:	4293      	cmp	r3, r2
 80024ca:	d102      	bne.n	80024d2 <HAL_DMA_IRQHandler+0x14a>
 80024cc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80024d0:	e00e      	b.n	80024f0 <HAL_DMA_IRQHandler+0x168>
 80024d2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80024d6:	e00b      	b.n	80024f0 <HAL_DMA_IRQHandler+0x168>
 80024d8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80024dc:	e008      	b.n	80024f0 <HAL_DMA_IRQHandler+0x168>
 80024de:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80024e2:	e005      	b.n	80024f0 <HAL_DMA_IRQHandler+0x168>
 80024e4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80024e8:	e002      	b.n	80024f0 <HAL_DMA_IRQHandler+0x168>
 80024ea:	2320      	movs	r3, #32
 80024ec:	e000      	b.n	80024f0 <HAL_DMA_IRQHandler+0x168>
 80024ee:	2302      	movs	r3, #2
 80024f0:	4a27      	ldr	r2, [pc, #156]	; (8002590 <HAL_DMA_IRQHandler+0x208>)
 80024f2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2200      	movs	r2, #0
 80024f8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002500:	2b00      	cmp	r3, #0
 8002502:	d034      	beq.n	800256e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002508:	6878      	ldr	r0, [r7, #4]
 800250a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800250c:	e02f      	b.n	800256e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002512:	2208      	movs	r2, #8
 8002514:	409a      	lsls	r2, r3
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	4013      	ands	r3, r2
 800251a:	2b00      	cmp	r3, #0
 800251c:	d028      	beq.n	8002570 <HAL_DMA_IRQHandler+0x1e8>
 800251e:	68bb      	ldr	r3, [r7, #8]
 8002520:	f003 0308 	and.w	r3, r3, #8
 8002524:	2b00      	cmp	r3, #0
 8002526:	d023      	beq.n	8002570 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	681a      	ldr	r2, [r3, #0]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f022 020e 	bic.w	r2, r2, #14
 8002536:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002540:	2101      	movs	r1, #1
 8002542:	fa01 f202 	lsl.w	r2, r1, r2
 8002546:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2201      	movs	r2, #1
 800254c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	2201      	movs	r2, #1
 8002552:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2200      	movs	r2, #0
 800255a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002562:	2b00      	cmp	r3, #0
 8002564:	d004      	beq.n	8002570 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800256a:	6878      	ldr	r0, [r7, #4]
 800256c:	4798      	blx	r3
    }
  }
  return;
 800256e:	bf00      	nop
 8002570:	bf00      	nop
}
 8002572:	3710      	adds	r7, #16
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}
 8002578:	40020008 	.word	0x40020008
 800257c:	4002001c 	.word	0x4002001c
 8002580:	40020030 	.word	0x40020030
 8002584:	40020044 	.word	0x40020044
 8002588:	40020058 	.word	0x40020058
 800258c:	4002006c 	.word	0x4002006c
 8002590:	40020000 	.word	0x40020000

08002594 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002594:	b480      	push	{r7}
 8002596:	b08b      	sub	sp, #44	; 0x2c
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
 800259c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800259e:	2300      	movs	r3, #0
 80025a0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80025a2:	2300      	movs	r3, #0
 80025a4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025a6:	e127      	b.n	80027f8 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80025a8:	2201      	movs	r2, #1
 80025aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ac:	fa02 f303 	lsl.w	r3, r2, r3
 80025b0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	69fa      	ldr	r2, [r7, #28]
 80025b8:	4013      	ands	r3, r2
 80025ba:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80025bc:	69ba      	ldr	r2, [r7, #24]
 80025be:	69fb      	ldr	r3, [r7, #28]
 80025c0:	429a      	cmp	r2, r3
 80025c2:	f040 8116 	bne.w	80027f2 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	2b12      	cmp	r3, #18
 80025cc:	d034      	beq.n	8002638 <HAL_GPIO_Init+0xa4>
 80025ce:	2b12      	cmp	r3, #18
 80025d0:	d80d      	bhi.n	80025ee <HAL_GPIO_Init+0x5a>
 80025d2:	2b02      	cmp	r3, #2
 80025d4:	d02b      	beq.n	800262e <HAL_GPIO_Init+0x9a>
 80025d6:	2b02      	cmp	r3, #2
 80025d8:	d804      	bhi.n	80025e4 <HAL_GPIO_Init+0x50>
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d031      	beq.n	8002642 <HAL_GPIO_Init+0xae>
 80025de:	2b01      	cmp	r3, #1
 80025e0:	d01c      	beq.n	800261c <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80025e2:	e048      	b.n	8002676 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80025e4:	2b03      	cmp	r3, #3
 80025e6:	d043      	beq.n	8002670 <HAL_GPIO_Init+0xdc>
 80025e8:	2b11      	cmp	r3, #17
 80025ea:	d01b      	beq.n	8002624 <HAL_GPIO_Init+0x90>
          break;
 80025ec:	e043      	b.n	8002676 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80025ee:	4a89      	ldr	r2, [pc, #548]	; (8002814 <HAL_GPIO_Init+0x280>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d026      	beq.n	8002642 <HAL_GPIO_Init+0xae>
 80025f4:	4a87      	ldr	r2, [pc, #540]	; (8002814 <HAL_GPIO_Init+0x280>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d806      	bhi.n	8002608 <HAL_GPIO_Init+0x74>
 80025fa:	4a87      	ldr	r2, [pc, #540]	; (8002818 <HAL_GPIO_Init+0x284>)
 80025fc:	4293      	cmp	r3, r2
 80025fe:	d020      	beq.n	8002642 <HAL_GPIO_Init+0xae>
 8002600:	4a86      	ldr	r2, [pc, #536]	; (800281c <HAL_GPIO_Init+0x288>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d01d      	beq.n	8002642 <HAL_GPIO_Init+0xae>
          break;
 8002606:	e036      	b.n	8002676 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002608:	4a85      	ldr	r2, [pc, #532]	; (8002820 <HAL_GPIO_Init+0x28c>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d019      	beq.n	8002642 <HAL_GPIO_Init+0xae>
 800260e:	4a85      	ldr	r2, [pc, #532]	; (8002824 <HAL_GPIO_Init+0x290>)
 8002610:	4293      	cmp	r3, r2
 8002612:	d016      	beq.n	8002642 <HAL_GPIO_Init+0xae>
 8002614:	4a84      	ldr	r2, [pc, #528]	; (8002828 <HAL_GPIO_Init+0x294>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d013      	beq.n	8002642 <HAL_GPIO_Init+0xae>
          break;
 800261a:	e02c      	b.n	8002676 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	68db      	ldr	r3, [r3, #12]
 8002620:	623b      	str	r3, [r7, #32]
          break;
 8002622:	e028      	b.n	8002676 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	68db      	ldr	r3, [r3, #12]
 8002628:	3304      	adds	r3, #4
 800262a:	623b      	str	r3, [r7, #32]
          break;
 800262c:	e023      	b.n	8002676 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	68db      	ldr	r3, [r3, #12]
 8002632:	3308      	adds	r3, #8
 8002634:	623b      	str	r3, [r7, #32]
          break;
 8002636:	e01e      	b.n	8002676 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	68db      	ldr	r3, [r3, #12]
 800263c:	330c      	adds	r3, #12
 800263e:	623b      	str	r3, [r7, #32]
          break;
 8002640:	e019      	b.n	8002676 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	689b      	ldr	r3, [r3, #8]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d102      	bne.n	8002650 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800264a:	2304      	movs	r3, #4
 800264c:	623b      	str	r3, [r7, #32]
          break;
 800264e:	e012      	b.n	8002676 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	689b      	ldr	r3, [r3, #8]
 8002654:	2b01      	cmp	r3, #1
 8002656:	d105      	bne.n	8002664 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002658:	2308      	movs	r3, #8
 800265a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	69fa      	ldr	r2, [r7, #28]
 8002660:	611a      	str	r2, [r3, #16]
          break;
 8002662:	e008      	b.n	8002676 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002664:	2308      	movs	r3, #8
 8002666:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	69fa      	ldr	r2, [r7, #28]
 800266c:	615a      	str	r2, [r3, #20]
          break;
 800266e:	e002      	b.n	8002676 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002670:	2300      	movs	r3, #0
 8002672:	623b      	str	r3, [r7, #32]
          break;
 8002674:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002676:	69bb      	ldr	r3, [r7, #24]
 8002678:	2bff      	cmp	r3, #255	; 0xff
 800267a:	d801      	bhi.n	8002680 <HAL_GPIO_Init+0xec>
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	e001      	b.n	8002684 <HAL_GPIO_Init+0xf0>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	3304      	adds	r3, #4
 8002684:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002686:	69bb      	ldr	r3, [r7, #24]
 8002688:	2bff      	cmp	r3, #255	; 0xff
 800268a:	d802      	bhi.n	8002692 <HAL_GPIO_Init+0xfe>
 800268c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800268e:	009b      	lsls	r3, r3, #2
 8002690:	e002      	b.n	8002698 <HAL_GPIO_Init+0x104>
 8002692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002694:	3b08      	subs	r3, #8
 8002696:	009b      	lsls	r3, r3, #2
 8002698:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800269a:	697b      	ldr	r3, [r7, #20]
 800269c:	681a      	ldr	r2, [r3, #0]
 800269e:	210f      	movs	r1, #15
 80026a0:	693b      	ldr	r3, [r7, #16]
 80026a2:	fa01 f303 	lsl.w	r3, r1, r3
 80026a6:	43db      	mvns	r3, r3
 80026a8:	401a      	ands	r2, r3
 80026aa:	6a39      	ldr	r1, [r7, #32]
 80026ac:	693b      	ldr	r3, [r7, #16]
 80026ae:	fa01 f303 	lsl.w	r3, r1, r3
 80026b2:	431a      	orrs	r2, r3
 80026b4:	697b      	ldr	r3, [r7, #20]
 80026b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	f000 8096 	beq.w	80027f2 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80026c6:	4b59      	ldr	r3, [pc, #356]	; (800282c <HAL_GPIO_Init+0x298>)
 80026c8:	699b      	ldr	r3, [r3, #24]
 80026ca:	4a58      	ldr	r2, [pc, #352]	; (800282c <HAL_GPIO_Init+0x298>)
 80026cc:	f043 0301 	orr.w	r3, r3, #1
 80026d0:	6193      	str	r3, [r2, #24]
 80026d2:	4b56      	ldr	r3, [pc, #344]	; (800282c <HAL_GPIO_Init+0x298>)
 80026d4:	699b      	ldr	r3, [r3, #24]
 80026d6:	f003 0301 	and.w	r3, r3, #1
 80026da:	60bb      	str	r3, [r7, #8]
 80026dc:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80026de:	4a54      	ldr	r2, [pc, #336]	; (8002830 <HAL_GPIO_Init+0x29c>)
 80026e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026e2:	089b      	lsrs	r3, r3, #2
 80026e4:	3302      	adds	r3, #2
 80026e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026ea:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80026ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026ee:	f003 0303 	and.w	r3, r3, #3
 80026f2:	009b      	lsls	r3, r3, #2
 80026f4:	220f      	movs	r2, #15
 80026f6:	fa02 f303 	lsl.w	r3, r2, r3
 80026fa:	43db      	mvns	r3, r3
 80026fc:	68fa      	ldr	r2, [r7, #12]
 80026fe:	4013      	ands	r3, r2
 8002700:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	4a4b      	ldr	r2, [pc, #300]	; (8002834 <HAL_GPIO_Init+0x2a0>)
 8002706:	4293      	cmp	r3, r2
 8002708:	d013      	beq.n	8002732 <HAL_GPIO_Init+0x19e>
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	4a4a      	ldr	r2, [pc, #296]	; (8002838 <HAL_GPIO_Init+0x2a4>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d00d      	beq.n	800272e <HAL_GPIO_Init+0x19a>
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	4a49      	ldr	r2, [pc, #292]	; (800283c <HAL_GPIO_Init+0x2a8>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d007      	beq.n	800272a <HAL_GPIO_Init+0x196>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	4a48      	ldr	r2, [pc, #288]	; (8002840 <HAL_GPIO_Init+0x2ac>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d101      	bne.n	8002726 <HAL_GPIO_Init+0x192>
 8002722:	2303      	movs	r3, #3
 8002724:	e006      	b.n	8002734 <HAL_GPIO_Init+0x1a0>
 8002726:	2304      	movs	r3, #4
 8002728:	e004      	b.n	8002734 <HAL_GPIO_Init+0x1a0>
 800272a:	2302      	movs	r3, #2
 800272c:	e002      	b.n	8002734 <HAL_GPIO_Init+0x1a0>
 800272e:	2301      	movs	r3, #1
 8002730:	e000      	b.n	8002734 <HAL_GPIO_Init+0x1a0>
 8002732:	2300      	movs	r3, #0
 8002734:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002736:	f002 0203 	and.w	r2, r2, #3
 800273a:	0092      	lsls	r2, r2, #2
 800273c:	4093      	lsls	r3, r2
 800273e:	68fa      	ldr	r2, [r7, #12]
 8002740:	4313      	orrs	r3, r2
 8002742:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002744:	493a      	ldr	r1, [pc, #232]	; (8002830 <HAL_GPIO_Init+0x29c>)
 8002746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002748:	089b      	lsrs	r3, r3, #2
 800274a:	3302      	adds	r3, #2
 800274c:	68fa      	ldr	r2, [r7, #12]
 800274e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800275a:	2b00      	cmp	r3, #0
 800275c:	d006      	beq.n	800276c <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800275e:	4b39      	ldr	r3, [pc, #228]	; (8002844 <HAL_GPIO_Init+0x2b0>)
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	4938      	ldr	r1, [pc, #224]	; (8002844 <HAL_GPIO_Init+0x2b0>)
 8002764:	69bb      	ldr	r3, [r7, #24]
 8002766:	4313      	orrs	r3, r2
 8002768:	600b      	str	r3, [r1, #0]
 800276a:	e006      	b.n	800277a <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800276c:	4b35      	ldr	r3, [pc, #212]	; (8002844 <HAL_GPIO_Init+0x2b0>)
 800276e:	681a      	ldr	r2, [r3, #0]
 8002770:	69bb      	ldr	r3, [r7, #24]
 8002772:	43db      	mvns	r3, r3
 8002774:	4933      	ldr	r1, [pc, #204]	; (8002844 <HAL_GPIO_Init+0x2b0>)
 8002776:	4013      	ands	r3, r2
 8002778:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002782:	2b00      	cmp	r3, #0
 8002784:	d006      	beq.n	8002794 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002786:	4b2f      	ldr	r3, [pc, #188]	; (8002844 <HAL_GPIO_Init+0x2b0>)
 8002788:	685a      	ldr	r2, [r3, #4]
 800278a:	492e      	ldr	r1, [pc, #184]	; (8002844 <HAL_GPIO_Init+0x2b0>)
 800278c:	69bb      	ldr	r3, [r7, #24]
 800278e:	4313      	orrs	r3, r2
 8002790:	604b      	str	r3, [r1, #4]
 8002792:	e006      	b.n	80027a2 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002794:	4b2b      	ldr	r3, [pc, #172]	; (8002844 <HAL_GPIO_Init+0x2b0>)
 8002796:	685a      	ldr	r2, [r3, #4]
 8002798:	69bb      	ldr	r3, [r7, #24]
 800279a:	43db      	mvns	r3, r3
 800279c:	4929      	ldr	r1, [pc, #164]	; (8002844 <HAL_GPIO_Init+0x2b0>)
 800279e:	4013      	ands	r3, r2
 80027a0:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d006      	beq.n	80027bc <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80027ae:	4b25      	ldr	r3, [pc, #148]	; (8002844 <HAL_GPIO_Init+0x2b0>)
 80027b0:	689a      	ldr	r2, [r3, #8]
 80027b2:	4924      	ldr	r1, [pc, #144]	; (8002844 <HAL_GPIO_Init+0x2b0>)
 80027b4:	69bb      	ldr	r3, [r7, #24]
 80027b6:	4313      	orrs	r3, r2
 80027b8:	608b      	str	r3, [r1, #8]
 80027ba:	e006      	b.n	80027ca <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80027bc:	4b21      	ldr	r3, [pc, #132]	; (8002844 <HAL_GPIO_Init+0x2b0>)
 80027be:	689a      	ldr	r2, [r3, #8]
 80027c0:	69bb      	ldr	r3, [r7, #24]
 80027c2:	43db      	mvns	r3, r3
 80027c4:	491f      	ldr	r1, [pc, #124]	; (8002844 <HAL_GPIO_Init+0x2b0>)
 80027c6:	4013      	ands	r3, r2
 80027c8:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d006      	beq.n	80027e4 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80027d6:	4b1b      	ldr	r3, [pc, #108]	; (8002844 <HAL_GPIO_Init+0x2b0>)
 80027d8:	68da      	ldr	r2, [r3, #12]
 80027da:	491a      	ldr	r1, [pc, #104]	; (8002844 <HAL_GPIO_Init+0x2b0>)
 80027dc:	69bb      	ldr	r3, [r7, #24]
 80027de:	4313      	orrs	r3, r2
 80027e0:	60cb      	str	r3, [r1, #12]
 80027e2:	e006      	b.n	80027f2 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80027e4:	4b17      	ldr	r3, [pc, #92]	; (8002844 <HAL_GPIO_Init+0x2b0>)
 80027e6:	68da      	ldr	r2, [r3, #12]
 80027e8:	69bb      	ldr	r3, [r7, #24]
 80027ea:	43db      	mvns	r3, r3
 80027ec:	4915      	ldr	r1, [pc, #84]	; (8002844 <HAL_GPIO_Init+0x2b0>)
 80027ee:	4013      	ands	r3, r2
 80027f0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80027f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027f4:	3301      	adds	r3, #1
 80027f6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027fe:	fa22 f303 	lsr.w	r3, r2, r3
 8002802:	2b00      	cmp	r3, #0
 8002804:	f47f aed0 	bne.w	80025a8 <HAL_GPIO_Init+0x14>
  }
}
 8002808:	bf00      	nop
 800280a:	372c      	adds	r7, #44	; 0x2c
 800280c:	46bd      	mov	sp, r7
 800280e:	bc80      	pop	{r7}
 8002810:	4770      	bx	lr
 8002812:	bf00      	nop
 8002814:	10210000 	.word	0x10210000
 8002818:	10110000 	.word	0x10110000
 800281c:	10120000 	.word	0x10120000
 8002820:	10310000 	.word	0x10310000
 8002824:	10320000 	.word	0x10320000
 8002828:	10220000 	.word	0x10220000
 800282c:	40021000 	.word	0x40021000
 8002830:	40010000 	.word	0x40010000
 8002834:	40010800 	.word	0x40010800
 8002838:	40010c00 	.word	0x40010c00
 800283c:	40011000 	.word	0x40011000
 8002840:	40011400 	.word	0x40011400
 8002844:	40010400 	.word	0x40010400

08002848 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002848:	b480      	push	{r7}
 800284a:	b083      	sub	sp, #12
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
 8002850:	460b      	mov	r3, r1
 8002852:	807b      	strh	r3, [r7, #2]
 8002854:	4613      	mov	r3, r2
 8002856:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002858:	787b      	ldrb	r3, [r7, #1]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d003      	beq.n	8002866 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800285e:	887a      	ldrh	r2, [r7, #2]
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002864:	e003      	b.n	800286e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002866:	887b      	ldrh	r3, [r7, #2]
 8002868:	041a      	lsls	r2, r3, #16
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	611a      	str	r2, [r3, #16]
}
 800286e:	bf00      	nop
 8002870:	370c      	adds	r7, #12
 8002872:	46bd      	mov	sp, r7
 8002874:	bc80      	pop	{r7}
 8002876:	4770      	bx	lr

08002878 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002878:	b480      	push	{r7}
 800287a:	b085      	sub	sp, #20
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
 8002880:	460b      	mov	r3, r1
 8002882:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	68db      	ldr	r3, [r3, #12]
 8002888:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800288a:	887a      	ldrh	r2, [r7, #2]
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	4013      	ands	r3, r2
 8002890:	041a      	lsls	r2, r3, #16
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	43d9      	mvns	r1, r3
 8002896:	887b      	ldrh	r3, [r7, #2]
 8002898:	400b      	ands	r3, r1
 800289a:	431a      	orrs	r2, r3
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	611a      	str	r2, [r3, #16]
}
 80028a0:	bf00      	nop
 80028a2:	3714      	adds	r7, #20
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bc80      	pop	{r7}
 80028a8:	4770      	bx	lr
	...

080028ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b084      	sub	sp, #16
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d101      	bne.n	80028be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80028ba:	2301      	movs	r3, #1
 80028bc:	e11f      	b.n	8002afe <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028c4:	b2db      	uxtb	r3, r3
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d106      	bne.n	80028d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2200      	movs	r2, #0
 80028ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80028d2:	6878      	ldr	r0, [r7, #4]
 80028d4:	f7ff f9ea 	bl	8001cac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2224      	movs	r2, #36	; 0x24
 80028dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	681a      	ldr	r2, [r3, #0]
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f022 0201 	bic.w	r2, r2, #1
 80028ee:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	681a      	ldr	r2, [r3, #0]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80028fe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800290e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002910:	f001 fb90 	bl	8004034 <HAL_RCC_GetPCLK1Freq>
 8002914:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	4a7b      	ldr	r2, [pc, #492]	; (8002b08 <HAL_I2C_Init+0x25c>)
 800291c:	4293      	cmp	r3, r2
 800291e:	d807      	bhi.n	8002930 <HAL_I2C_Init+0x84>
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	4a7a      	ldr	r2, [pc, #488]	; (8002b0c <HAL_I2C_Init+0x260>)
 8002924:	4293      	cmp	r3, r2
 8002926:	bf94      	ite	ls
 8002928:	2301      	movls	r3, #1
 800292a:	2300      	movhi	r3, #0
 800292c:	b2db      	uxtb	r3, r3
 800292e:	e006      	b.n	800293e <HAL_I2C_Init+0x92>
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	4a77      	ldr	r2, [pc, #476]	; (8002b10 <HAL_I2C_Init+0x264>)
 8002934:	4293      	cmp	r3, r2
 8002936:	bf94      	ite	ls
 8002938:	2301      	movls	r3, #1
 800293a:	2300      	movhi	r3, #0
 800293c:	b2db      	uxtb	r3, r3
 800293e:	2b00      	cmp	r3, #0
 8002940:	d001      	beq.n	8002946 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e0db      	b.n	8002afe <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	4a72      	ldr	r2, [pc, #456]	; (8002b14 <HAL_I2C_Init+0x268>)
 800294a:	fba2 2303 	umull	r2, r3, r2, r3
 800294e:	0c9b      	lsrs	r3, r3, #18
 8002950:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	68ba      	ldr	r2, [r7, #8]
 8002962:	430a      	orrs	r2, r1
 8002964:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	6a1b      	ldr	r3, [r3, #32]
 800296c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	4a64      	ldr	r2, [pc, #400]	; (8002b08 <HAL_I2C_Init+0x25c>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d802      	bhi.n	8002980 <HAL_I2C_Init+0xd4>
 800297a:	68bb      	ldr	r3, [r7, #8]
 800297c:	3301      	adds	r3, #1
 800297e:	e009      	b.n	8002994 <HAL_I2C_Init+0xe8>
 8002980:	68bb      	ldr	r3, [r7, #8]
 8002982:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002986:	fb02 f303 	mul.w	r3, r2, r3
 800298a:	4a63      	ldr	r2, [pc, #396]	; (8002b18 <HAL_I2C_Init+0x26c>)
 800298c:	fba2 2303 	umull	r2, r3, r2, r3
 8002990:	099b      	lsrs	r3, r3, #6
 8002992:	3301      	adds	r3, #1
 8002994:	687a      	ldr	r2, [r7, #4]
 8002996:	6812      	ldr	r2, [r2, #0]
 8002998:	430b      	orrs	r3, r1
 800299a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	69db      	ldr	r3, [r3, #28]
 80029a2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80029a6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	685b      	ldr	r3, [r3, #4]
 80029ae:	4956      	ldr	r1, [pc, #344]	; (8002b08 <HAL_I2C_Init+0x25c>)
 80029b0:	428b      	cmp	r3, r1
 80029b2:	d80d      	bhi.n	80029d0 <HAL_I2C_Init+0x124>
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	1e59      	subs	r1, r3, #1
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	005b      	lsls	r3, r3, #1
 80029be:	fbb1 f3f3 	udiv	r3, r1, r3
 80029c2:	3301      	adds	r3, #1
 80029c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029c8:	2b04      	cmp	r3, #4
 80029ca:	bf38      	it	cc
 80029cc:	2304      	movcc	r3, #4
 80029ce:	e04f      	b.n	8002a70 <HAL_I2C_Init+0x1c4>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d111      	bne.n	80029fc <HAL_I2C_Init+0x150>
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	1e58      	subs	r0, r3, #1
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6859      	ldr	r1, [r3, #4]
 80029e0:	460b      	mov	r3, r1
 80029e2:	005b      	lsls	r3, r3, #1
 80029e4:	440b      	add	r3, r1
 80029e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80029ea:	3301      	adds	r3, #1
 80029ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	bf0c      	ite	eq
 80029f4:	2301      	moveq	r3, #1
 80029f6:	2300      	movne	r3, #0
 80029f8:	b2db      	uxtb	r3, r3
 80029fa:	e012      	b.n	8002a22 <HAL_I2C_Init+0x176>
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	1e58      	subs	r0, r3, #1
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6859      	ldr	r1, [r3, #4]
 8002a04:	460b      	mov	r3, r1
 8002a06:	009b      	lsls	r3, r3, #2
 8002a08:	440b      	add	r3, r1
 8002a0a:	0099      	lsls	r1, r3, #2
 8002a0c:	440b      	add	r3, r1
 8002a0e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a12:	3301      	adds	r3, #1
 8002a14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	bf0c      	ite	eq
 8002a1c:	2301      	moveq	r3, #1
 8002a1e:	2300      	movne	r3, #0
 8002a20:	b2db      	uxtb	r3, r3
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d001      	beq.n	8002a2a <HAL_I2C_Init+0x17e>
 8002a26:	2301      	movs	r3, #1
 8002a28:	e022      	b.n	8002a70 <HAL_I2C_Init+0x1c4>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d10e      	bne.n	8002a50 <HAL_I2C_Init+0x1a4>
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	1e58      	subs	r0, r3, #1
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6859      	ldr	r1, [r3, #4]
 8002a3a:	460b      	mov	r3, r1
 8002a3c:	005b      	lsls	r3, r3, #1
 8002a3e:	440b      	add	r3, r1
 8002a40:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a44:	3301      	adds	r3, #1
 8002a46:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a4a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002a4e:	e00f      	b.n	8002a70 <HAL_I2C_Init+0x1c4>
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	1e58      	subs	r0, r3, #1
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6859      	ldr	r1, [r3, #4]
 8002a58:	460b      	mov	r3, r1
 8002a5a:	009b      	lsls	r3, r3, #2
 8002a5c:	440b      	add	r3, r1
 8002a5e:	0099      	lsls	r1, r3, #2
 8002a60:	440b      	add	r3, r1
 8002a62:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a66:	3301      	adds	r3, #1
 8002a68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a6c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002a70:	6879      	ldr	r1, [r7, #4]
 8002a72:	6809      	ldr	r1, [r1, #0]
 8002a74:	4313      	orrs	r3, r2
 8002a76:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	69da      	ldr	r2, [r3, #28]
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6a1b      	ldr	r3, [r3, #32]
 8002a8a:	431a      	orrs	r2, r3
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	430a      	orrs	r2, r1
 8002a92:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002a9e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002aa2:	687a      	ldr	r2, [r7, #4]
 8002aa4:	6911      	ldr	r1, [r2, #16]
 8002aa6:	687a      	ldr	r2, [r7, #4]
 8002aa8:	68d2      	ldr	r2, [r2, #12]
 8002aaa:	4311      	orrs	r1, r2
 8002aac:	687a      	ldr	r2, [r7, #4]
 8002aae:	6812      	ldr	r2, [r2, #0]
 8002ab0:	430b      	orrs	r3, r1
 8002ab2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	68db      	ldr	r3, [r3, #12]
 8002aba:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	695a      	ldr	r2, [r3, #20]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	699b      	ldr	r3, [r3, #24]
 8002ac6:	431a      	orrs	r2, r3
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	430a      	orrs	r2, r1
 8002ace:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f042 0201 	orr.w	r2, r2, #1
 8002ade:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2220      	movs	r2, #32
 8002aea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2200      	movs	r2, #0
 8002af2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2200      	movs	r2, #0
 8002af8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002afc:	2300      	movs	r3, #0
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	3710      	adds	r7, #16
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd80      	pop	{r7, pc}
 8002b06:	bf00      	nop
 8002b08:	000186a0 	.word	0x000186a0
 8002b0c:	001e847f 	.word	0x001e847f
 8002b10:	003d08ff 	.word	0x003d08ff
 8002b14:	431bde83 	.word	0x431bde83
 8002b18:	10624dd3 	.word	0x10624dd3

08002b1c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b088      	sub	sp, #32
 8002b20:	af02      	add	r7, sp, #8
 8002b22:	60f8      	str	r0, [r7, #12]
 8002b24:	4608      	mov	r0, r1
 8002b26:	4611      	mov	r1, r2
 8002b28:	461a      	mov	r2, r3
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	817b      	strh	r3, [r7, #10]
 8002b2e:	460b      	mov	r3, r1
 8002b30:	813b      	strh	r3, [r7, #8]
 8002b32:	4613      	mov	r3, r2
 8002b34:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002b36:	f7ff fa93 	bl	8002060 <HAL_GetTick>
 8002b3a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b42:	b2db      	uxtb	r3, r3
 8002b44:	2b20      	cmp	r3, #32
 8002b46:	f040 80d9 	bne.w	8002cfc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	9300      	str	r3, [sp, #0]
 8002b4e:	2319      	movs	r3, #25
 8002b50:	2201      	movs	r2, #1
 8002b52:	496d      	ldr	r1, [pc, #436]	; (8002d08 <HAL_I2C_Mem_Write+0x1ec>)
 8002b54:	68f8      	ldr	r0, [r7, #12]
 8002b56:	f000 fcbb 	bl	80034d0 <I2C_WaitOnFlagUntilTimeout>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d001      	beq.n	8002b64 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002b60:	2302      	movs	r3, #2
 8002b62:	e0cc      	b.n	8002cfe <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b6a:	2b01      	cmp	r3, #1
 8002b6c:	d101      	bne.n	8002b72 <HAL_I2C_Mem_Write+0x56>
 8002b6e:	2302      	movs	r3, #2
 8002b70:	e0c5      	b.n	8002cfe <HAL_I2C_Mem_Write+0x1e2>
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	2201      	movs	r2, #1
 8002b76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f003 0301 	and.w	r3, r3, #1
 8002b84:	2b01      	cmp	r3, #1
 8002b86:	d007      	beq.n	8002b98 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	681a      	ldr	r2, [r3, #0]
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f042 0201 	orr.w	r2, r2, #1
 8002b96:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002ba6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	2221      	movs	r2, #33	; 0x21
 8002bac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	2240      	movs	r2, #64	; 0x40
 8002bb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	2200      	movs	r2, #0
 8002bbc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	6a3a      	ldr	r2, [r7, #32]
 8002bc2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002bc8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bce:	b29a      	uxth	r2, r3
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	4a4d      	ldr	r2, [pc, #308]	; (8002d0c <HAL_I2C_Mem_Write+0x1f0>)
 8002bd8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002bda:	88f8      	ldrh	r0, [r7, #6]
 8002bdc:	893a      	ldrh	r2, [r7, #8]
 8002bde:	8979      	ldrh	r1, [r7, #10]
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	9301      	str	r3, [sp, #4]
 8002be4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002be6:	9300      	str	r3, [sp, #0]
 8002be8:	4603      	mov	r3, r0
 8002bea:	68f8      	ldr	r0, [r7, #12]
 8002bec:	f000 faf2 	bl	80031d4 <I2C_RequestMemoryWrite>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d052      	beq.n	8002c9c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	e081      	b.n	8002cfe <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002bfa:	697a      	ldr	r2, [r7, #20]
 8002bfc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002bfe:	68f8      	ldr	r0, [r7, #12]
 8002c00:	f000 fd3c 	bl	800367c <I2C_WaitOnTXEFlagUntilTimeout>
 8002c04:	4603      	mov	r3, r0
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d00d      	beq.n	8002c26 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c0e:	2b04      	cmp	r3, #4
 8002c10:	d107      	bne.n	8002c22 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	681a      	ldr	r2, [r3, #0]
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c20:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002c22:	2301      	movs	r3, #1
 8002c24:	e06b      	b.n	8002cfe <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c2a:	781a      	ldrb	r2, [r3, #0]
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c36:	1c5a      	adds	r2, r3, #1
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c40:	3b01      	subs	r3, #1
 8002c42:	b29a      	uxth	r2, r3
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c4c:	b29b      	uxth	r3, r3
 8002c4e:	3b01      	subs	r3, #1
 8002c50:	b29a      	uxth	r2, r3
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	695b      	ldr	r3, [r3, #20]
 8002c5c:	f003 0304 	and.w	r3, r3, #4
 8002c60:	2b04      	cmp	r3, #4
 8002c62:	d11b      	bne.n	8002c9c <HAL_I2C_Mem_Write+0x180>
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d017      	beq.n	8002c9c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c70:	781a      	ldrb	r2, [r3, #0]
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c7c:	1c5a      	adds	r2, r3, #1
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c86:	3b01      	subs	r3, #1
 8002c88:	b29a      	uxth	r2, r3
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c92:	b29b      	uxth	r3, r3
 8002c94:	3b01      	subs	r3, #1
 8002c96:	b29a      	uxth	r2, r3
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d1aa      	bne.n	8002bfa <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ca4:	697a      	ldr	r2, [r7, #20]
 8002ca6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002ca8:	68f8      	ldr	r0, [r7, #12]
 8002caa:	f000 fd28 	bl	80036fe <I2C_WaitOnBTFFlagUntilTimeout>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d00d      	beq.n	8002cd0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb8:	2b04      	cmp	r3, #4
 8002cba:	d107      	bne.n	8002ccc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	681a      	ldr	r2, [r3, #0]
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002cca:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	e016      	b.n	8002cfe <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002cde:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	2220      	movs	r2, #32
 8002ce4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	2200      	movs	r2, #0
 8002cec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	e000      	b.n	8002cfe <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002cfc:	2302      	movs	r3, #2
  }
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3718      	adds	r7, #24
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	bf00      	nop
 8002d08:	00100002 	.word	0x00100002
 8002d0c:	ffff0000 	.word	0xffff0000

08002d10 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b08c      	sub	sp, #48	; 0x30
 8002d14:	af02      	add	r7, sp, #8
 8002d16:	60f8      	str	r0, [r7, #12]
 8002d18:	4608      	mov	r0, r1
 8002d1a:	4611      	mov	r1, r2
 8002d1c:	461a      	mov	r2, r3
 8002d1e:	4603      	mov	r3, r0
 8002d20:	817b      	strh	r3, [r7, #10]
 8002d22:	460b      	mov	r3, r1
 8002d24:	813b      	strh	r3, [r7, #8]
 8002d26:	4613      	mov	r3, r2
 8002d28:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002d2e:	f7ff f997 	bl	8002060 <HAL_GetTick>
 8002d32:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d3a:	b2db      	uxtb	r3, r3
 8002d3c:	2b20      	cmp	r3, #32
 8002d3e:	f040 823d 	bne.w	80031bc <HAL_I2C_Mem_Read+0x4ac>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d44:	9300      	str	r3, [sp, #0]
 8002d46:	2319      	movs	r3, #25
 8002d48:	2201      	movs	r2, #1
 8002d4a:	4981      	ldr	r1, [pc, #516]	; (8002f50 <HAL_I2C_Mem_Read+0x240>)
 8002d4c:	68f8      	ldr	r0, [r7, #12]
 8002d4e:	f000 fbbf 	bl	80034d0 <I2C_WaitOnFlagUntilTimeout>
 8002d52:	4603      	mov	r3, r0
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d001      	beq.n	8002d5c <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8002d58:	2302      	movs	r3, #2
 8002d5a:	e230      	b.n	80031be <HAL_I2C_Mem_Read+0x4ae>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d62:	2b01      	cmp	r3, #1
 8002d64:	d101      	bne.n	8002d6a <HAL_I2C_Mem_Read+0x5a>
 8002d66:	2302      	movs	r3, #2
 8002d68:	e229      	b.n	80031be <HAL_I2C_Mem_Read+0x4ae>
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	2201      	movs	r2, #1
 8002d6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f003 0301 	and.w	r3, r3, #1
 8002d7c:	2b01      	cmp	r3, #1
 8002d7e:	d007      	beq.n	8002d90 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	681a      	ldr	r2, [r3, #0]
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f042 0201 	orr.w	r2, r2, #1
 8002d8e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	681a      	ldr	r2, [r3, #0]
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d9e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	2222      	movs	r2, #34	; 0x22
 8002da4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2240      	movs	r2, #64	; 0x40
 8002dac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	2200      	movs	r2, #0
 8002db4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002dba:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002dc0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dc6:	b29a      	uxth	r2, r3
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	4a61      	ldr	r2, [pc, #388]	; (8002f54 <HAL_I2C_Mem_Read+0x244>)
 8002dd0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002dd2:	88f8      	ldrh	r0, [r7, #6]
 8002dd4:	893a      	ldrh	r2, [r7, #8]
 8002dd6:	8979      	ldrh	r1, [r7, #10]
 8002dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dda:	9301      	str	r3, [sp, #4]
 8002ddc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dde:	9300      	str	r3, [sp, #0]
 8002de0:	4603      	mov	r3, r0
 8002de2:	68f8      	ldr	r0, [r7, #12]
 8002de4:	f000 fa8c 	bl	8003300 <I2C_RequestMemoryRead>
 8002de8:	4603      	mov	r3, r0
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d001      	beq.n	8002df2 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8002dee:	2301      	movs	r3, #1
 8002df0:	e1e5      	b.n	80031be <HAL_I2C_Mem_Read+0x4ae>
    }

    if (hi2c->XferSize == 0U)
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d113      	bne.n	8002e22 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	61fb      	str	r3, [r7, #28]
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	695b      	ldr	r3, [r3, #20]
 8002e04:	61fb      	str	r3, [r7, #28]
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	699b      	ldr	r3, [r3, #24]
 8002e0c:	61fb      	str	r3, [r7, #28]
 8002e0e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	681a      	ldr	r2, [r3, #0]
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e1e:	601a      	str	r2, [r3, #0]
 8002e20:	e1b9      	b.n	8003196 <HAL_I2C_Mem_Read+0x486>
    }
    else if (hi2c->XferSize == 1U)
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e26:	2b01      	cmp	r3, #1
 8002e28:	d11d      	bne.n	8002e66 <HAL_I2C_Mem_Read+0x156>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	681a      	ldr	r2, [r3, #0]
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e38:	601a      	str	r2, [r3, #0]
 8002e3a:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	61bb      	str	r3, [r7, #24]
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	695b      	ldr	r3, [r3, #20]
 8002e46:	61bb      	str	r3, [r7, #24]
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	699b      	ldr	r3, [r3, #24]
 8002e4e:	61bb      	str	r3, [r7, #24]
 8002e50:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	681a      	ldr	r2, [r3, #0]
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e60:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002e62:	b662      	cpsie	i
 8002e64:	e197      	b.n	8003196 <HAL_I2C_Mem_Read+0x486>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e6a:	2b02      	cmp	r3, #2
 8002e6c:	d11d      	bne.n	8002eaa <HAL_I2C_Mem_Read+0x19a>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002e7c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002e7e:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e80:	2300      	movs	r3, #0
 8002e82:	617b      	str	r3, [r7, #20]
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	695b      	ldr	r3, [r3, #20]
 8002e8a:	617b      	str	r3, [r7, #20]
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	699b      	ldr	r3, [r3, #24]
 8002e92:	617b      	str	r3, [r7, #20]
 8002e94:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	681a      	ldr	r2, [r3, #0]
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ea4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002ea6:	b662      	cpsie	i
 8002ea8:	e175      	b.n	8003196 <HAL_I2C_Mem_Read+0x486>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	681a      	ldr	r2, [r3, #0]
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002eb8:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002eba:	2300      	movs	r3, #0
 8002ebc:	613b      	str	r3, [r7, #16]
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	695b      	ldr	r3, [r3, #20]
 8002ec4:	613b      	str	r3, [r7, #16]
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	699b      	ldr	r3, [r3, #24]
 8002ecc:	613b      	str	r3, [r7, #16]
 8002ece:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002ed0:	e161      	b.n	8003196 <HAL_I2C_Mem_Read+0x486>
    {
      if (hi2c->XferSize <= 3U)
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ed6:	2b03      	cmp	r3, #3
 8002ed8:	f200 811a 	bhi.w	8003110 <HAL_I2C_Mem_Read+0x400>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ee0:	2b01      	cmp	r3, #1
 8002ee2:	d123      	bne.n	8002f2c <HAL_I2C_Mem_Read+0x21c>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ee4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ee6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002ee8:	68f8      	ldr	r0, [r7, #12]
 8002eea:	f000 fc49 	bl	8003780 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d001      	beq.n	8002ef8 <HAL_I2C_Mem_Read+0x1e8>
          {
            return HAL_ERROR;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	e162      	b.n	80031be <HAL_I2C_Mem_Read+0x4ae>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	691a      	ldr	r2, [r3, #16]
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f02:	b2d2      	uxtb	r2, r2
 8002f04:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f0a:	1c5a      	adds	r2, r3, #1
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f14:	3b01      	subs	r3, #1
 8002f16:	b29a      	uxth	r2, r3
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f20:	b29b      	uxth	r3, r3
 8002f22:	3b01      	subs	r3, #1
 8002f24:	b29a      	uxth	r2, r3
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002f2a:	e134      	b.n	8003196 <HAL_I2C_Mem_Read+0x486>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f30:	2b02      	cmp	r3, #2
 8002f32:	d150      	bne.n	8002fd6 <HAL_I2C_Mem_Read+0x2c6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f36:	9300      	str	r3, [sp, #0]
 8002f38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	4906      	ldr	r1, [pc, #24]	; (8002f58 <HAL_I2C_Mem_Read+0x248>)
 8002f3e:	68f8      	ldr	r0, [r7, #12]
 8002f40:	f000 fac6 	bl	80034d0 <I2C_WaitOnFlagUntilTimeout>
 8002f44:	4603      	mov	r3, r0
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d008      	beq.n	8002f5c <HAL_I2C_Mem_Read+0x24c>
          {
            return HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e137      	b.n	80031be <HAL_I2C_Mem_Read+0x4ae>
 8002f4e:	bf00      	nop
 8002f50:	00100002 	.word	0x00100002
 8002f54:	ffff0000 	.word	0xffff0000
 8002f58:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002f5c:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	681a      	ldr	r2, [r3, #0]
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f6c:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	691a      	ldr	r2, [r3, #16]
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f78:	b2d2      	uxtb	r2, r2
 8002f7a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f80:	1c5a      	adds	r2, r3, #1
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f8a:	3b01      	subs	r3, #1
 8002f8c:	b29a      	uxth	r2, r3
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f96:	b29b      	uxth	r3, r3
 8002f98:	3b01      	subs	r3, #1
 8002f9a:	b29a      	uxth	r2, r3
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002fa0:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	691a      	ldr	r2, [r3, #16]
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fac:	b2d2      	uxtb	r2, r2
 8002fae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fb4:	1c5a      	adds	r2, r3, #1
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fbe:	3b01      	subs	r3, #1
 8002fc0:	b29a      	uxth	r2, r3
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fca:	b29b      	uxth	r3, r3
 8002fcc:	3b01      	subs	r3, #1
 8002fce:	b29a      	uxth	r2, r3
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002fd4:	e0df      	b.n	8003196 <HAL_I2C_Mem_Read+0x486>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002fd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fd8:	9300      	str	r3, [sp, #0]
 8002fda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fdc:	2200      	movs	r2, #0
 8002fde:	497a      	ldr	r1, [pc, #488]	; (80031c8 <HAL_I2C_Mem_Read+0x4b8>)
 8002fe0:	68f8      	ldr	r0, [r7, #12]
 8002fe2:	f000 fa75 	bl	80034d0 <I2C_WaitOnFlagUntilTimeout>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d001      	beq.n	8002ff0 <HAL_I2C_Mem_Read+0x2e0>
          {
            return HAL_ERROR;
 8002fec:	2301      	movs	r3, #1
 8002fee:	e0e6      	b.n	80031be <HAL_I2C_Mem_Read+0x4ae>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	681a      	ldr	r2, [r3, #0]
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ffe:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003000:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	691a      	ldr	r2, [r3, #16]
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800300c:	b2d2      	uxtb	r2, r2
 800300e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003014:	1c5a      	adds	r2, r3, #1
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800301e:	3b01      	subs	r3, #1
 8003020:	b29a      	uxth	r2, r3
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800302a:	b29b      	uxth	r3, r3
 800302c:	3b01      	subs	r3, #1
 800302e:	b29a      	uxth	r2, r3
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003034:	4b65      	ldr	r3, [pc, #404]	; (80031cc <HAL_I2C_Mem_Read+0x4bc>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	08db      	lsrs	r3, r3, #3
 800303a:	4a65      	ldr	r2, [pc, #404]	; (80031d0 <HAL_I2C_Mem_Read+0x4c0>)
 800303c:	fba2 2303 	umull	r2, r3, r2, r3
 8003040:	0a1a      	lsrs	r2, r3, #8
 8003042:	4613      	mov	r3, r2
 8003044:	009b      	lsls	r3, r3, #2
 8003046:	4413      	add	r3, r2
 8003048:	00da      	lsls	r2, r3, #3
 800304a:	1ad3      	subs	r3, r2, r3
 800304c:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 800304e:	6a3b      	ldr	r3, [r7, #32]
 8003050:	3b01      	subs	r3, #1
 8003052:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003054:	6a3b      	ldr	r3, [r7, #32]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d117      	bne.n	800308a <HAL_I2C_Mem_Read+0x37a>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	2200      	movs	r2, #0
 800305e:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	2220      	movs	r2, #32
 8003064:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	2200      	movs	r2, #0
 800306c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003074:	f043 0220 	orr.w	r2, r3, #32
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800307c:	b662      	cpsie	i

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	2200      	movs	r2, #0
 8003082:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8003086:	2301      	movs	r3, #1
 8003088:	e099      	b.n	80031be <HAL_I2C_Mem_Read+0x4ae>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	695b      	ldr	r3, [r3, #20]
 8003090:	f003 0304 	and.w	r3, r3, #4
 8003094:	2b04      	cmp	r3, #4
 8003096:	d1da      	bne.n	800304e <HAL_I2C_Mem_Read+0x33e>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	681a      	ldr	r2, [r3, #0]
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030a6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	691a      	ldr	r2, [r3, #16]
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030b2:	b2d2      	uxtb	r2, r2
 80030b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ba:	1c5a      	adds	r2, r3, #1
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030c4:	3b01      	subs	r3, #1
 80030c6:	b29a      	uxth	r2, r3
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030d0:	b29b      	uxth	r3, r3
 80030d2:	3b01      	subs	r3, #1
 80030d4:	b29a      	uxth	r2, r3
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80030da:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	691a      	ldr	r2, [r3, #16]
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030e6:	b2d2      	uxtb	r2, r2
 80030e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ee:	1c5a      	adds	r2, r3, #1
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030f8:	3b01      	subs	r3, #1
 80030fa:	b29a      	uxth	r2, r3
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003104:	b29b      	uxth	r3, r3
 8003106:	3b01      	subs	r3, #1
 8003108:	b29a      	uxth	r2, r3
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800310e:	e042      	b.n	8003196 <HAL_I2C_Mem_Read+0x486>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003110:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003112:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003114:	68f8      	ldr	r0, [r7, #12]
 8003116:	f000 fb33 	bl	8003780 <I2C_WaitOnRXNEFlagUntilTimeout>
 800311a:	4603      	mov	r3, r0
 800311c:	2b00      	cmp	r3, #0
 800311e:	d001      	beq.n	8003124 <HAL_I2C_Mem_Read+0x414>
        {
          return HAL_ERROR;
 8003120:	2301      	movs	r3, #1
 8003122:	e04c      	b.n	80031be <HAL_I2C_Mem_Read+0x4ae>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	691a      	ldr	r2, [r3, #16]
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800312e:	b2d2      	uxtb	r2, r2
 8003130:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003136:	1c5a      	adds	r2, r3, #1
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003140:	3b01      	subs	r3, #1
 8003142:	b29a      	uxth	r2, r3
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800314c:	b29b      	uxth	r3, r3
 800314e:	3b01      	subs	r3, #1
 8003150:	b29a      	uxth	r2, r3
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	695b      	ldr	r3, [r3, #20]
 800315c:	f003 0304 	and.w	r3, r3, #4
 8003160:	2b04      	cmp	r3, #4
 8003162:	d118      	bne.n	8003196 <HAL_I2C_Mem_Read+0x486>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	691a      	ldr	r2, [r3, #16]
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800316e:	b2d2      	uxtb	r2, r2
 8003170:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003176:	1c5a      	adds	r2, r3, #1
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003180:	3b01      	subs	r3, #1
 8003182:	b29a      	uxth	r2, r3
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800318c:	b29b      	uxth	r3, r3
 800318e:	3b01      	subs	r3, #1
 8003190:	b29a      	uxth	r2, r3
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800319a:	2b00      	cmp	r3, #0
 800319c:	f47f ae99 	bne.w	8002ed2 <HAL_I2C_Mem_Read+0x1c2>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	2220      	movs	r2, #32
 80031a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	2200      	movs	r2, #0
 80031ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	2200      	movs	r2, #0
 80031b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80031b8:	2300      	movs	r3, #0
 80031ba:	e000      	b.n	80031be <HAL_I2C_Mem_Read+0x4ae>
  }
  else
  {
    return HAL_BUSY;
 80031bc:	2302      	movs	r3, #2
  }
}
 80031be:	4618      	mov	r0, r3
 80031c0:	3728      	adds	r7, #40	; 0x28
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	bf00      	nop
 80031c8:	00010004 	.word	0x00010004
 80031cc:	20000000 	.word	0x20000000
 80031d0:	14f8b589 	.word	0x14f8b589

080031d4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b088      	sub	sp, #32
 80031d8:	af02      	add	r7, sp, #8
 80031da:	60f8      	str	r0, [r7, #12]
 80031dc:	4608      	mov	r0, r1
 80031de:	4611      	mov	r1, r2
 80031e0:	461a      	mov	r2, r3
 80031e2:	4603      	mov	r3, r0
 80031e4:	817b      	strh	r3, [r7, #10]
 80031e6:	460b      	mov	r3, r1
 80031e8:	813b      	strh	r3, [r7, #8]
 80031ea:	4613      	mov	r3, r2
 80031ec:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	681a      	ldr	r2, [r3, #0]
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80031fc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80031fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003200:	9300      	str	r3, [sp, #0]
 8003202:	6a3b      	ldr	r3, [r7, #32]
 8003204:	2200      	movs	r2, #0
 8003206:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800320a:	68f8      	ldr	r0, [r7, #12]
 800320c:	f000 f960 	bl	80034d0 <I2C_WaitOnFlagUntilTimeout>
 8003210:	4603      	mov	r3, r0
 8003212:	2b00      	cmp	r3, #0
 8003214:	d00d      	beq.n	8003232 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003220:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003224:	d103      	bne.n	800322e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	f44f 7200 	mov.w	r2, #512	; 0x200
 800322c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800322e:	2303      	movs	r3, #3
 8003230:	e05f      	b.n	80032f2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003232:	897b      	ldrh	r3, [r7, #10]
 8003234:	b2db      	uxtb	r3, r3
 8003236:	461a      	mov	r2, r3
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003240:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003244:	6a3a      	ldr	r2, [r7, #32]
 8003246:	492d      	ldr	r1, [pc, #180]	; (80032fc <I2C_RequestMemoryWrite+0x128>)
 8003248:	68f8      	ldr	r0, [r7, #12]
 800324a:	f000 f998 	bl	800357e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800324e:	4603      	mov	r3, r0
 8003250:	2b00      	cmp	r3, #0
 8003252:	d001      	beq.n	8003258 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003254:	2301      	movs	r3, #1
 8003256:	e04c      	b.n	80032f2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003258:	2300      	movs	r3, #0
 800325a:	617b      	str	r3, [r7, #20]
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	695b      	ldr	r3, [r3, #20]
 8003262:	617b      	str	r3, [r7, #20]
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	699b      	ldr	r3, [r3, #24]
 800326a:	617b      	str	r3, [r7, #20]
 800326c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800326e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003270:	6a39      	ldr	r1, [r7, #32]
 8003272:	68f8      	ldr	r0, [r7, #12]
 8003274:	f000 fa02 	bl	800367c <I2C_WaitOnTXEFlagUntilTimeout>
 8003278:	4603      	mov	r3, r0
 800327a:	2b00      	cmp	r3, #0
 800327c:	d00d      	beq.n	800329a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003282:	2b04      	cmp	r3, #4
 8003284:	d107      	bne.n	8003296 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	681a      	ldr	r2, [r3, #0]
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003294:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	e02b      	b.n	80032f2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800329a:	88fb      	ldrh	r3, [r7, #6]
 800329c:	2b01      	cmp	r3, #1
 800329e:	d105      	bne.n	80032ac <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80032a0:	893b      	ldrh	r3, [r7, #8]
 80032a2:	b2da      	uxtb	r2, r3
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	611a      	str	r2, [r3, #16]
 80032aa:	e021      	b.n	80032f0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80032ac:	893b      	ldrh	r3, [r7, #8]
 80032ae:	0a1b      	lsrs	r3, r3, #8
 80032b0:	b29b      	uxth	r3, r3
 80032b2:	b2da      	uxtb	r2, r3
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80032ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032bc:	6a39      	ldr	r1, [r7, #32]
 80032be:	68f8      	ldr	r0, [r7, #12]
 80032c0:	f000 f9dc 	bl	800367c <I2C_WaitOnTXEFlagUntilTimeout>
 80032c4:	4603      	mov	r3, r0
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d00d      	beq.n	80032e6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ce:	2b04      	cmp	r3, #4
 80032d0:	d107      	bne.n	80032e2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	681a      	ldr	r2, [r3, #0]
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032e0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
 80032e4:	e005      	b.n	80032f2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80032e6:	893b      	ldrh	r3, [r7, #8]
 80032e8:	b2da      	uxtb	r2, r3
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80032f0:	2300      	movs	r3, #0
}
 80032f2:	4618      	mov	r0, r3
 80032f4:	3718      	adds	r7, #24
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bd80      	pop	{r7, pc}
 80032fa:	bf00      	nop
 80032fc:	00010002 	.word	0x00010002

08003300 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b088      	sub	sp, #32
 8003304:	af02      	add	r7, sp, #8
 8003306:	60f8      	str	r0, [r7, #12]
 8003308:	4608      	mov	r0, r1
 800330a:	4611      	mov	r1, r2
 800330c:	461a      	mov	r2, r3
 800330e:	4603      	mov	r3, r0
 8003310:	817b      	strh	r3, [r7, #10]
 8003312:	460b      	mov	r3, r1
 8003314:	813b      	strh	r3, [r7, #8]
 8003316:	4613      	mov	r3, r2
 8003318:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	681a      	ldr	r2, [r3, #0]
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003328:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	681a      	ldr	r2, [r3, #0]
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003338:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800333a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800333c:	9300      	str	r3, [sp, #0]
 800333e:	6a3b      	ldr	r3, [r7, #32]
 8003340:	2200      	movs	r2, #0
 8003342:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003346:	68f8      	ldr	r0, [r7, #12]
 8003348:	f000 f8c2 	bl	80034d0 <I2C_WaitOnFlagUntilTimeout>
 800334c:	4603      	mov	r3, r0
 800334e:	2b00      	cmp	r3, #0
 8003350:	d00d      	beq.n	800336e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800335c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003360:	d103      	bne.n	800336a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003368:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800336a:	2303      	movs	r3, #3
 800336c:	e0aa      	b.n	80034c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800336e:	897b      	ldrh	r3, [r7, #10]
 8003370:	b2db      	uxtb	r3, r3
 8003372:	461a      	mov	r2, r3
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800337c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800337e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003380:	6a3a      	ldr	r2, [r7, #32]
 8003382:	4952      	ldr	r1, [pc, #328]	; (80034cc <I2C_RequestMemoryRead+0x1cc>)
 8003384:	68f8      	ldr	r0, [r7, #12]
 8003386:	f000 f8fa 	bl	800357e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800338a:	4603      	mov	r3, r0
 800338c:	2b00      	cmp	r3, #0
 800338e:	d001      	beq.n	8003394 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003390:	2301      	movs	r3, #1
 8003392:	e097      	b.n	80034c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003394:	2300      	movs	r3, #0
 8003396:	617b      	str	r3, [r7, #20]
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	695b      	ldr	r3, [r3, #20]
 800339e:	617b      	str	r3, [r7, #20]
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	699b      	ldr	r3, [r3, #24]
 80033a6:	617b      	str	r3, [r7, #20]
 80033a8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80033aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033ac:	6a39      	ldr	r1, [r7, #32]
 80033ae:	68f8      	ldr	r0, [r7, #12]
 80033b0:	f000 f964 	bl	800367c <I2C_WaitOnTXEFlagUntilTimeout>
 80033b4:	4603      	mov	r3, r0
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d00d      	beq.n	80033d6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033be:	2b04      	cmp	r3, #4
 80033c0:	d107      	bne.n	80033d2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	681a      	ldr	r2, [r3, #0]
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033d0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80033d2:	2301      	movs	r3, #1
 80033d4:	e076      	b.n	80034c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80033d6:	88fb      	ldrh	r3, [r7, #6]
 80033d8:	2b01      	cmp	r3, #1
 80033da:	d105      	bne.n	80033e8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80033dc:	893b      	ldrh	r3, [r7, #8]
 80033de:	b2da      	uxtb	r2, r3
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	611a      	str	r2, [r3, #16]
 80033e6:	e021      	b.n	800342c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80033e8:	893b      	ldrh	r3, [r7, #8]
 80033ea:	0a1b      	lsrs	r3, r3, #8
 80033ec:	b29b      	uxth	r3, r3
 80033ee:	b2da      	uxtb	r2, r3
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80033f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033f8:	6a39      	ldr	r1, [r7, #32]
 80033fa:	68f8      	ldr	r0, [r7, #12]
 80033fc:	f000 f93e 	bl	800367c <I2C_WaitOnTXEFlagUntilTimeout>
 8003400:	4603      	mov	r3, r0
 8003402:	2b00      	cmp	r3, #0
 8003404:	d00d      	beq.n	8003422 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800340a:	2b04      	cmp	r3, #4
 800340c:	d107      	bne.n	800341e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	681a      	ldr	r2, [r3, #0]
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800341c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800341e:	2301      	movs	r3, #1
 8003420:	e050      	b.n	80034c4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003422:	893b      	ldrh	r3, [r7, #8]
 8003424:	b2da      	uxtb	r2, r3
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800342c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800342e:	6a39      	ldr	r1, [r7, #32]
 8003430:	68f8      	ldr	r0, [r7, #12]
 8003432:	f000 f923 	bl	800367c <I2C_WaitOnTXEFlagUntilTimeout>
 8003436:	4603      	mov	r3, r0
 8003438:	2b00      	cmp	r3, #0
 800343a:	d00d      	beq.n	8003458 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003440:	2b04      	cmp	r3, #4
 8003442:	d107      	bne.n	8003454 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	681a      	ldr	r2, [r3, #0]
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003452:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003454:	2301      	movs	r3, #1
 8003456:	e035      	b.n	80034c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003466:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800346a:	9300      	str	r3, [sp, #0]
 800346c:	6a3b      	ldr	r3, [r7, #32]
 800346e:	2200      	movs	r2, #0
 8003470:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003474:	68f8      	ldr	r0, [r7, #12]
 8003476:	f000 f82b 	bl	80034d0 <I2C_WaitOnFlagUntilTimeout>
 800347a:	4603      	mov	r3, r0
 800347c:	2b00      	cmp	r3, #0
 800347e:	d00d      	beq.n	800349c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800348a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800348e:	d103      	bne.n	8003498 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003496:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003498:	2303      	movs	r3, #3
 800349a:	e013      	b.n	80034c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800349c:	897b      	ldrh	r3, [r7, #10]
 800349e:	b2db      	uxtb	r3, r3
 80034a0:	f043 0301 	orr.w	r3, r3, #1
 80034a4:	b2da      	uxtb	r2, r3
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80034ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ae:	6a3a      	ldr	r2, [r7, #32]
 80034b0:	4906      	ldr	r1, [pc, #24]	; (80034cc <I2C_RequestMemoryRead+0x1cc>)
 80034b2:	68f8      	ldr	r0, [r7, #12]
 80034b4:	f000 f863 	bl	800357e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80034b8:	4603      	mov	r3, r0
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d001      	beq.n	80034c2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	e000      	b.n	80034c4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80034c2:	2300      	movs	r3, #0
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	3718      	adds	r7, #24
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bd80      	pop	{r7, pc}
 80034cc:	00010002 	.word	0x00010002

080034d0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b084      	sub	sp, #16
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	60f8      	str	r0, [r7, #12]
 80034d8:	60b9      	str	r1, [r7, #8]
 80034da:	603b      	str	r3, [r7, #0]
 80034dc:	4613      	mov	r3, r2
 80034de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80034e0:	e025      	b.n	800352e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034e8:	d021      	beq.n	800352e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034ea:	f7fe fdb9 	bl	8002060 <HAL_GetTick>
 80034ee:	4602      	mov	r2, r0
 80034f0:	69bb      	ldr	r3, [r7, #24]
 80034f2:	1ad3      	subs	r3, r2, r3
 80034f4:	683a      	ldr	r2, [r7, #0]
 80034f6:	429a      	cmp	r2, r3
 80034f8:	d302      	bcc.n	8003500 <I2C_WaitOnFlagUntilTimeout+0x30>
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d116      	bne.n	800352e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	2200      	movs	r2, #0
 8003504:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	2220      	movs	r2, #32
 800350a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	2200      	movs	r2, #0
 8003512:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800351a:	f043 0220 	orr.w	r2, r3, #32
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	2200      	movs	r2, #0
 8003526:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800352a:	2301      	movs	r3, #1
 800352c:	e023      	b.n	8003576 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800352e:	68bb      	ldr	r3, [r7, #8]
 8003530:	0c1b      	lsrs	r3, r3, #16
 8003532:	b2db      	uxtb	r3, r3
 8003534:	2b01      	cmp	r3, #1
 8003536:	d10d      	bne.n	8003554 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	695b      	ldr	r3, [r3, #20]
 800353e:	43da      	mvns	r2, r3
 8003540:	68bb      	ldr	r3, [r7, #8]
 8003542:	4013      	ands	r3, r2
 8003544:	b29b      	uxth	r3, r3
 8003546:	2b00      	cmp	r3, #0
 8003548:	bf0c      	ite	eq
 800354a:	2301      	moveq	r3, #1
 800354c:	2300      	movne	r3, #0
 800354e:	b2db      	uxtb	r3, r3
 8003550:	461a      	mov	r2, r3
 8003552:	e00c      	b.n	800356e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	699b      	ldr	r3, [r3, #24]
 800355a:	43da      	mvns	r2, r3
 800355c:	68bb      	ldr	r3, [r7, #8]
 800355e:	4013      	ands	r3, r2
 8003560:	b29b      	uxth	r3, r3
 8003562:	2b00      	cmp	r3, #0
 8003564:	bf0c      	ite	eq
 8003566:	2301      	moveq	r3, #1
 8003568:	2300      	movne	r3, #0
 800356a:	b2db      	uxtb	r3, r3
 800356c:	461a      	mov	r2, r3
 800356e:	79fb      	ldrb	r3, [r7, #7]
 8003570:	429a      	cmp	r2, r3
 8003572:	d0b6      	beq.n	80034e2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003574:	2300      	movs	r3, #0
}
 8003576:	4618      	mov	r0, r3
 8003578:	3710      	adds	r7, #16
 800357a:	46bd      	mov	sp, r7
 800357c:	bd80      	pop	{r7, pc}

0800357e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800357e:	b580      	push	{r7, lr}
 8003580:	b084      	sub	sp, #16
 8003582:	af00      	add	r7, sp, #0
 8003584:	60f8      	str	r0, [r7, #12]
 8003586:	60b9      	str	r1, [r7, #8]
 8003588:	607a      	str	r2, [r7, #4]
 800358a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800358c:	e051      	b.n	8003632 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	695b      	ldr	r3, [r3, #20]
 8003594:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003598:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800359c:	d123      	bne.n	80035e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	681a      	ldr	r2, [r3, #0]
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035ac:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80035b6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	2200      	movs	r2, #0
 80035bc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	2220      	movs	r2, #32
 80035c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	2200      	movs	r2, #0
 80035ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035d2:	f043 0204 	orr.w	r2, r3, #4
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	2200      	movs	r2, #0
 80035de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	e046      	b.n	8003674 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035ec:	d021      	beq.n	8003632 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035ee:	f7fe fd37 	bl	8002060 <HAL_GetTick>
 80035f2:	4602      	mov	r2, r0
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	1ad3      	subs	r3, r2, r3
 80035f8:	687a      	ldr	r2, [r7, #4]
 80035fa:	429a      	cmp	r2, r3
 80035fc:	d302      	bcc.n	8003604 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d116      	bne.n	8003632 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	2200      	movs	r2, #0
 8003608:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	2220      	movs	r2, #32
 800360e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	2200      	movs	r2, #0
 8003616:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800361e:	f043 0220 	orr.w	r2, r3, #32
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2200      	movs	r2, #0
 800362a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800362e:	2301      	movs	r3, #1
 8003630:	e020      	b.n	8003674 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	0c1b      	lsrs	r3, r3, #16
 8003636:	b2db      	uxtb	r3, r3
 8003638:	2b01      	cmp	r3, #1
 800363a:	d10c      	bne.n	8003656 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	695b      	ldr	r3, [r3, #20]
 8003642:	43da      	mvns	r2, r3
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	4013      	ands	r3, r2
 8003648:	b29b      	uxth	r3, r3
 800364a:	2b00      	cmp	r3, #0
 800364c:	bf14      	ite	ne
 800364e:	2301      	movne	r3, #1
 8003650:	2300      	moveq	r3, #0
 8003652:	b2db      	uxtb	r3, r3
 8003654:	e00b      	b.n	800366e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	699b      	ldr	r3, [r3, #24]
 800365c:	43da      	mvns	r2, r3
 800365e:	68bb      	ldr	r3, [r7, #8]
 8003660:	4013      	ands	r3, r2
 8003662:	b29b      	uxth	r3, r3
 8003664:	2b00      	cmp	r3, #0
 8003666:	bf14      	ite	ne
 8003668:	2301      	movne	r3, #1
 800366a:	2300      	moveq	r3, #0
 800366c:	b2db      	uxtb	r3, r3
 800366e:	2b00      	cmp	r3, #0
 8003670:	d18d      	bne.n	800358e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003672:	2300      	movs	r3, #0
}
 8003674:	4618      	mov	r0, r3
 8003676:	3710      	adds	r7, #16
 8003678:	46bd      	mov	sp, r7
 800367a:	bd80      	pop	{r7, pc}

0800367c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b084      	sub	sp, #16
 8003680:	af00      	add	r7, sp, #0
 8003682:	60f8      	str	r0, [r7, #12]
 8003684:	60b9      	str	r1, [r7, #8]
 8003686:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003688:	e02d      	b.n	80036e6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800368a:	68f8      	ldr	r0, [r7, #12]
 800368c:	f000 f8ce 	bl	800382c <I2C_IsAcknowledgeFailed>
 8003690:	4603      	mov	r3, r0
 8003692:	2b00      	cmp	r3, #0
 8003694:	d001      	beq.n	800369a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003696:	2301      	movs	r3, #1
 8003698:	e02d      	b.n	80036f6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800369a:	68bb      	ldr	r3, [r7, #8]
 800369c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036a0:	d021      	beq.n	80036e6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036a2:	f7fe fcdd 	bl	8002060 <HAL_GetTick>
 80036a6:	4602      	mov	r2, r0
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	1ad3      	subs	r3, r2, r3
 80036ac:	68ba      	ldr	r2, [r7, #8]
 80036ae:	429a      	cmp	r2, r3
 80036b0:	d302      	bcc.n	80036b8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80036b2:	68bb      	ldr	r3, [r7, #8]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d116      	bne.n	80036e6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	2200      	movs	r2, #0
 80036bc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	2220      	movs	r2, #32
 80036c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	2200      	movs	r2, #0
 80036ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036d2:	f043 0220 	orr.w	r2, r3, #32
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	2200      	movs	r2, #0
 80036de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80036e2:	2301      	movs	r3, #1
 80036e4:	e007      	b.n	80036f6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	695b      	ldr	r3, [r3, #20]
 80036ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036f0:	2b80      	cmp	r3, #128	; 0x80
 80036f2:	d1ca      	bne.n	800368a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80036f4:	2300      	movs	r3, #0
}
 80036f6:	4618      	mov	r0, r3
 80036f8:	3710      	adds	r7, #16
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}

080036fe <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80036fe:	b580      	push	{r7, lr}
 8003700:	b084      	sub	sp, #16
 8003702:	af00      	add	r7, sp, #0
 8003704:	60f8      	str	r0, [r7, #12]
 8003706:	60b9      	str	r1, [r7, #8]
 8003708:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800370a:	e02d      	b.n	8003768 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800370c:	68f8      	ldr	r0, [r7, #12]
 800370e:	f000 f88d 	bl	800382c <I2C_IsAcknowledgeFailed>
 8003712:	4603      	mov	r3, r0
 8003714:	2b00      	cmp	r3, #0
 8003716:	d001      	beq.n	800371c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003718:	2301      	movs	r3, #1
 800371a:	e02d      	b.n	8003778 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003722:	d021      	beq.n	8003768 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003724:	f7fe fc9c 	bl	8002060 <HAL_GetTick>
 8003728:	4602      	mov	r2, r0
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	1ad3      	subs	r3, r2, r3
 800372e:	68ba      	ldr	r2, [r7, #8]
 8003730:	429a      	cmp	r2, r3
 8003732:	d302      	bcc.n	800373a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d116      	bne.n	8003768 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	2200      	movs	r2, #0
 800373e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	2220      	movs	r2, #32
 8003744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	2200      	movs	r2, #0
 800374c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003754:	f043 0220 	orr.w	r2, r3, #32
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	2200      	movs	r2, #0
 8003760:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003764:	2301      	movs	r3, #1
 8003766:	e007      	b.n	8003778 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	695b      	ldr	r3, [r3, #20]
 800376e:	f003 0304 	and.w	r3, r3, #4
 8003772:	2b04      	cmp	r3, #4
 8003774:	d1ca      	bne.n	800370c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003776:	2300      	movs	r3, #0
}
 8003778:	4618      	mov	r0, r3
 800377a:	3710      	adds	r7, #16
 800377c:	46bd      	mov	sp, r7
 800377e:	bd80      	pop	{r7, pc}

08003780 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b084      	sub	sp, #16
 8003784:	af00      	add	r7, sp, #0
 8003786:	60f8      	str	r0, [r7, #12]
 8003788:	60b9      	str	r1, [r7, #8]
 800378a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800378c:	e042      	b.n	8003814 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	695b      	ldr	r3, [r3, #20]
 8003794:	f003 0310 	and.w	r3, r3, #16
 8003798:	2b10      	cmp	r3, #16
 800379a:	d119      	bne.n	80037d0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f06f 0210 	mvn.w	r2, #16
 80037a4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	2200      	movs	r2, #0
 80037aa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	2220      	movs	r2, #32
 80037b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	2200      	movs	r2, #0
 80037b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	2200      	movs	r2, #0
 80037c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80037cc:	2301      	movs	r3, #1
 80037ce:	e029      	b.n	8003824 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037d0:	f7fe fc46 	bl	8002060 <HAL_GetTick>
 80037d4:	4602      	mov	r2, r0
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	1ad3      	subs	r3, r2, r3
 80037da:	68ba      	ldr	r2, [r7, #8]
 80037dc:	429a      	cmp	r2, r3
 80037de:	d302      	bcc.n	80037e6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80037e0:	68bb      	ldr	r3, [r7, #8]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d116      	bne.n	8003814 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	2200      	movs	r2, #0
 80037ea:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	2220      	movs	r2, #32
 80037f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	2200      	movs	r2, #0
 80037f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003800:	f043 0220 	orr.w	r2, r3, #32
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	2200      	movs	r2, #0
 800380c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003810:	2301      	movs	r3, #1
 8003812:	e007      	b.n	8003824 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	695b      	ldr	r3, [r3, #20]
 800381a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800381e:	2b40      	cmp	r3, #64	; 0x40
 8003820:	d1b5      	bne.n	800378e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003822:	2300      	movs	r3, #0
}
 8003824:	4618      	mov	r0, r3
 8003826:	3710      	adds	r7, #16
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}

0800382c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800382c:	b480      	push	{r7}
 800382e:	b083      	sub	sp, #12
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	695b      	ldr	r3, [r3, #20]
 800383a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800383e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003842:	d11b      	bne.n	800387c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800384c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2200      	movs	r2, #0
 8003852:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2220      	movs	r2, #32
 8003858:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2200      	movs	r2, #0
 8003860:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003868:	f043 0204 	orr.w	r2, r3, #4
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2200      	movs	r2, #0
 8003874:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003878:	2301      	movs	r3, #1
 800387a:	e000      	b.n	800387e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800387c:	2300      	movs	r3, #0
}
 800387e:	4618      	mov	r0, r3
 8003880:	370c      	adds	r7, #12
 8003882:	46bd      	mov	sp, r7
 8003884:	bc80      	pop	{r7}
 8003886:	4770      	bx	lr

08003888 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b086      	sub	sp, #24
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d101      	bne.n	800389a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	e26c      	b.n	8003d74 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f003 0301 	and.w	r3, r3, #1
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	f000 8087 	beq.w	80039b6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80038a8:	4b92      	ldr	r3, [pc, #584]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	f003 030c 	and.w	r3, r3, #12
 80038b0:	2b04      	cmp	r3, #4
 80038b2:	d00c      	beq.n	80038ce <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80038b4:	4b8f      	ldr	r3, [pc, #572]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	f003 030c 	and.w	r3, r3, #12
 80038bc:	2b08      	cmp	r3, #8
 80038be:	d112      	bne.n	80038e6 <HAL_RCC_OscConfig+0x5e>
 80038c0:	4b8c      	ldr	r3, [pc, #560]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038cc:	d10b      	bne.n	80038e6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038ce:	4b89      	ldr	r3, [pc, #548]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d06c      	beq.n	80039b4 <HAL_RCC_OscConfig+0x12c>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d168      	bne.n	80039b4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	e246      	b.n	8003d74 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038ee:	d106      	bne.n	80038fe <HAL_RCC_OscConfig+0x76>
 80038f0:	4b80      	ldr	r3, [pc, #512]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a7f      	ldr	r2, [pc, #508]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 80038f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038fa:	6013      	str	r3, [r2, #0]
 80038fc:	e02e      	b.n	800395c <HAL_RCC_OscConfig+0xd4>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	685b      	ldr	r3, [r3, #4]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d10c      	bne.n	8003920 <HAL_RCC_OscConfig+0x98>
 8003906:	4b7b      	ldr	r3, [pc, #492]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4a7a      	ldr	r2, [pc, #488]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 800390c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003910:	6013      	str	r3, [r2, #0]
 8003912:	4b78      	ldr	r3, [pc, #480]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4a77      	ldr	r2, [pc, #476]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 8003918:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800391c:	6013      	str	r3, [r2, #0]
 800391e:	e01d      	b.n	800395c <HAL_RCC_OscConfig+0xd4>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003928:	d10c      	bne.n	8003944 <HAL_RCC_OscConfig+0xbc>
 800392a:	4b72      	ldr	r3, [pc, #456]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4a71      	ldr	r2, [pc, #452]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 8003930:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003934:	6013      	str	r3, [r2, #0]
 8003936:	4b6f      	ldr	r3, [pc, #444]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a6e      	ldr	r2, [pc, #440]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 800393c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003940:	6013      	str	r3, [r2, #0]
 8003942:	e00b      	b.n	800395c <HAL_RCC_OscConfig+0xd4>
 8003944:	4b6b      	ldr	r3, [pc, #428]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a6a      	ldr	r2, [pc, #424]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 800394a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800394e:	6013      	str	r3, [r2, #0]
 8003950:	4b68      	ldr	r3, [pc, #416]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a67      	ldr	r2, [pc, #412]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 8003956:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800395a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d013      	beq.n	800398c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003964:	f7fe fb7c 	bl	8002060 <HAL_GetTick>
 8003968:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800396a:	e008      	b.n	800397e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800396c:	f7fe fb78 	bl	8002060 <HAL_GetTick>
 8003970:	4602      	mov	r2, r0
 8003972:	693b      	ldr	r3, [r7, #16]
 8003974:	1ad3      	subs	r3, r2, r3
 8003976:	2b64      	cmp	r3, #100	; 0x64
 8003978:	d901      	bls.n	800397e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800397a:	2303      	movs	r3, #3
 800397c:	e1fa      	b.n	8003d74 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800397e:	4b5d      	ldr	r3, [pc, #372]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003986:	2b00      	cmp	r3, #0
 8003988:	d0f0      	beq.n	800396c <HAL_RCC_OscConfig+0xe4>
 800398a:	e014      	b.n	80039b6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800398c:	f7fe fb68 	bl	8002060 <HAL_GetTick>
 8003990:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003992:	e008      	b.n	80039a6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003994:	f7fe fb64 	bl	8002060 <HAL_GetTick>
 8003998:	4602      	mov	r2, r0
 800399a:	693b      	ldr	r3, [r7, #16]
 800399c:	1ad3      	subs	r3, r2, r3
 800399e:	2b64      	cmp	r3, #100	; 0x64
 80039a0:	d901      	bls.n	80039a6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80039a2:	2303      	movs	r3, #3
 80039a4:	e1e6      	b.n	8003d74 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039a6:	4b53      	ldr	r3, [pc, #332]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d1f0      	bne.n	8003994 <HAL_RCC_OscConfig+0x10c>
 80039b2:	e000      	b.n	80039b6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f003 0302 	and.w	r3, r3, #2
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d063      	beq.n	8003a8a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80039c2:	4b4c      	ldr	r3, [pc, #304]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	f003 030c 	and.w	r3, r3, #12
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d00b      	beq.n	80039e6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80039ce:	4b49      	ldr	r3, [pc, #292]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	f003 030c 	and.w	r3, r3, #12
 80039d6:	2b08      	cmp	r3, #8
 80039d8:	d11c      	bne.n	8003a14 <HAL_RCC_OscConfig+0x18c>
 80039da:	4b46      	ldr	r3, [pc, #280]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d116      	bne.n	8003a14 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039e6:	4b43      	ldr	r3, [pc, #268]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f003 0302 	and.w	r3, r3, #2
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d005      	beq.n	80039fe <HAL_RCC_OscConfig+0x176>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	691b      	ldr	r3, [r3, #16]
 80039f6:	2b01      	cmp	r3, #1
 80039f8:	d001      	beq.n	80039fe <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e1ba      	b.n	8003d74 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039fe:	4b3d      	ldr	r3, [pc, #244]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	695b      	ldr	r3, [r3, #20]
 8003a0a:	00db      	lsls	r3, r3, #3
 8003a0c:	4939      	ldr	r1, [pc, #228]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a12:	e03a      	b.n	8003a8a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	691b      	ldr	r3, [r3, #16]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d020      	beq.n	8003a5e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a1c:	4b36      	ldr	r3, [pc, #216]	; (8003af8 <HAL_RCC_OscConfig+0x270>)
 8003a1e:	2201      	movs	r2, #1
 8003a20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a22:	f7fe fb1d 	bl	8002060 <HAL_GetTick>
 8003a26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a28:	e008      	b.n	8003a3c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a2a:	f7fe fb19 	bl	8002060 <HAL_GetTick>
 8003a2e:	4602      	mov	r2, r0
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	1ad3      	subs	r3, r2, r3
 8003a34:	2b02      	cmp	r3, #2
 8003a36:	d901      	bls.n	8003a3c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003a38:	2303      	movs	r3, #3
 8003a3a:	e19b      	b.n	8003d74 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a3c:	4b2d      	ldr	r3, [pc, #180]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f003 0302 	and.w	r3, r3, #2
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d0f0      	beq.n	8003a2a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a48:	4b2a      	ldr	r3, [pc, #168]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	695b      	ldr	r3, [r3, #20]
 8003a54:	00db      	lsls	r3, r3, #3
 8003a56:	4927      	ldr	r1, [pc, #156]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	600b      	str	r3, [r1, #0]
 8003a5c:	e015      	b.n	8003a8a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a5e:	4b26      	ldr	r3, [pc, #152]	; (8003af8 <HAL_RCC_OscConfig+0x270>)
 8003a60:	2200      	movs	r2, #0
 8003a62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a64:	f7fe fafc 	bl	8002060 <HAL_GetTick>
 8003a68:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a6a:	e008      	b.n	8003a7e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a6c:	f7fe faf8 	bl	8002060 <HAL_GetTick>
 8003a70:	4602      	mov	r2, r0
 8003a72:	693b      	ldr	r3, [r7, #16]
 8003a74:	1ad3      	subs	r3, r2, r3
 8003a76:	2b02      	cmp	r3, #2
 8003a78:	d901      	bls.n	8003a7e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003a7a:	2303      	movs	r3, #3
 8003a7c:	e17a      	b.n	8003d74 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a7e:	4b1d      	ldr	r3, [pc, #116]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f003 0302 	and.w	r3, r3, #2
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d1f0      	bne.n	8003a6c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f003 0308 	and.w	r3, r3, #8
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d03a      	beq.n	8003b0c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	699b      	ldr	r3, [r3, #24]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d019      	beq.n	8003ad2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a9e:	4b17      	ldr	r3, [pc, #92]	; (8003afc <HAL_RCC_OscConfig+0x274>)
 8003aa0:	2201      	movs	r2, #1
 8003aa2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003aa4:	f7fe fadc 	bl	8002060 <HAL_GetTick>
 8003aa8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003aaa:	e008      	b.n	8003abe <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003aac:	f7fe fad8 	bl	8002060 <HAL_GetTick>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	693b      	ldr	r3, [r7, #16]
 8003ab4:	1ad3      	subs	r3, r2, r3
 8003ab6:	2b02      	cmp	r3, #2
 8003ab8:	d901      	bls.n	8003abe <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003aba:	2303      	movs	r3, #3
 8003abc:	e15a      	b.n	8003d74 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003abe:	4b0d      	ldr	r3, [pc, #52]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 8003ac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ac2:	f003 0302 	and.w	r3, r3, #2
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d0f0      	beq.n	8003aac <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003aca:	2001      	movs	r0, #1
 8003acc:	f000 fada 	bl	8004084 <RCC_Delay>
 8003ad0:	e01c      	b.n	8003b0c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ad2:	4b0a      	ldr	r3, [pc, #40]	; (8003afc <HAL_RCC_OscConfig+0x274>)
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ad8:	f7fe fac2 	bl	8002060 <HAL_GetTick>
 8003adc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ade:	e00f      	b.n	8003b00 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ae0:	f7fe fabe 	bl	8002060 <HAL_GetTick>
 8003ae4:	4602      	mov	r2, r0
 8003ae6:	693b      	ldr	r3, [r7, #16]
 8003ae8:	1ad3      	subs	r3, r2, r3
 8003aea:	2b02      	cmp	r3, #2
 8003aec:	d908      	bls.n	8003b00 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003aee:	2303      	movs	r3, #3
 8003af0:	e140      	b.n	8003d74 <HAL_RCC_OscConfig+0x4ec>
 8003af2:	bf00      	nop
 8003af4:	40021000 	.word	0x40021000
 8003af8:	42420000 	.word	0x42420000
 8003afc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b00:	4b9e      	ldr	r3, [pc, #632]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b04:	f003 0302 	and.w	r3, r3, #2
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d1e9      	bne.n	8003ae0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f003 0304 	and.w	r3, r3, #4
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	f000 80a6 	beq.w	8003c66 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b1e:	4b97      	ldr	r3, [pc, #604]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003b20:	69db      	ldr	r3, [r3, #28]
 8003b22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d10d      	bne.n	8003b46 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b2a:	4b94      	ldr	r3, [pc, #592]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003b2c:	69db      	ldr	r3, [r3, #28]
 8003b2e:	4a93      	ldr	r2, [pc, #588]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003b30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b34:	61d3      	str	r3, [r2, #28]
 8003b36:	4b91      	ldr	r3, [pc, #580]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003b38:	69db      	ldr	r3, [r3, #28]
 8003b3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b3e:	60bb      	str	r3, [r7, #8]
 8003b40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b42:	2301      	movs	r3, #1
 8003b44:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b46:	4b8e      	ldr	r3, [pc, #568]	; (8003d80 <HAL_RCC_OscConfig+0x4f8>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d118      	bne.n	8003b84 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b52:	4b8b      	ldr	r3, [pc, #556]	; (8003d80 <HAL_RCC_OscConfig+0x4f8>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4a8a      	ldr	r2, [pc, #552]	; (8003d80 <HAL_RCC_OscConfig+0x4f8>)
 8003b58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b5c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b5e:	f7fe fa7f 	bl	8002060 <HAL_GetTick>
 8003b62:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b64:	e008      	b.n	8003b78 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b66:	f7fe fa7b 	bl	8002060 <HAL_GetTick>
 8003b6a:	4602      	mov	r2, r0
 8003b6c:	693b      	ldr	r3, [r7, #16]
 8003b6e:	1ad3      	subs	r3, r2, r3
 8003b70:	2b64      	cmp	r3, #100	; 0x64
 8003b72:	d901      	bls.n	8003b78 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003b74:	2303      	movs	r3, #3
 8003b76:	e0fd      	b.n	8003d74 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b78:	4b81      	ldr	r3, [pc, #516]	; (8003d80 <HAL_RCC_OscConfig+0x4f8>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d0f0      	beq.n	8003b66 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	68db      	ldr	r3, [r3, #12]
 8003b88:	2b01      	cmp	r3, #1
 8003b8a:	d106      	bne.n	8003b9a <HAL_RCC_OscConfig+0x312>
 8003b8c:	4b7b      	ldr	r3, [pc, #492]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003b8e:	6a1b      	ldr	r3, [r3, #32]
 8003b90:	4a7a      	ldr	r2, [pc, #488]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003b92:	f043 0301 	orr.w	r3, r3, #1
 8003b96:	6213      	str	r3, [r2, #32]
 8003b98:	e02d      	b.n	8003bf6 <HAL_RCC_OscConfig+0x36e>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	68db      	ldr	r3, [r3, #12]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d10c      	bne.n	8003bbc <HAL_RCC_OscConfig+0x334>
 8003ba2:	4b76      	ldr	r3, [pc, #472]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003ba4:	6a1b      	ldr	r3, [r3, #32]
 8003ba6:	4a75      	ldr	r2, [pc, #468]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003ba8:	f023 0301 	bic.w	r3, r3, #1
 8003bac:	6213      	str	r3, [r2, #32]
 8003bae:	4b73      	ldr	r3, [pc, #460]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003bb0:	6a1b      	ldr	r3, [r3, #32]
 8003bb2:	4a72      	ldr	r2, [pc, #456]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003bb4:	f023 0304 	bic.w	r3, r3, #4
 8003bb8:	6213      	str	r3, [r2, #32]
 8003bba:	e01c      	b.n	8003bf6 <HAL_RCC_OscConfig+0x36e>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	68db      	ldr	r3, [r3, #12]
 8003bc0:	2b05      	cmp	r3, #5
 8003bc2:	d10c      	bne.n	8003bde <HAL_RCC_OscConfig+0x356>
 8003bc4:	4b6d      	ldr	r3, [pc, #436]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003bc6:	6a1b      	ldr	r3, [r3, #32]
 8003bc8:	4a6c      	ldr	r2, [pc, #432]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003bca:	f043 0304 	orr.w	r3, r3, #4
 8003bce:	6213      	str	r3, [r2, #32]
 8003bd0:	4b6a      	ldr	r3, [pc, #424]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003bd2:	6a1b      	ldr	r3, [r3, #32]
 8003bd4:	4a69      	ldr	r2, [pc, #420]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003bd6:	f043 0301 	orr.w	r3, r3, #1
 8003bda:	6213      	str	r3, [r2, #32]
 8003bdc:	e00b      	b.n	8003bf6 <HAL_RCC_OscConfig+0x36e>
 8003bde:	4b67      	ldr	r3, [pc, #412]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003be0:	6a1b      	ldr	r3, [r3, #32]
 8003be2:	4a66      	ldr	r2, [pc, #408]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003be4:	f023 0301 	bic.w	r3, r3, #1
 8003be8:	6213      	str	r3, [r2, #32]
 8003bea:	4b64      	ldr	r3, [pc, #400]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003bec:	6a1b      	ldr	r3, [r3, #32]
 8003bee:	4a63      	ldr	r2, [pc, #396]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003bf0:	f023 0304 	bic.w	r3, r3, #4
 8003bf4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	68db      	ldr	r3, [r3, #12]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d015      	beq.n	8003c2a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bfe:	f7fe fa2f 	bl	8002060 <HAL_GetTick>
 8003c02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c04:	e00a      	b.n	8003c1c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c06:	f7fe fa2b 	bl	8002060 <HAL_GetTick>
 8003c0a:	4602      	mov	r2, r0
 8003c0c:	693b      	ldr	r3, [r7, #16]
 8003c0e:	1ad3      	subs	r3, r2, r3
 8003c10:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d901      	bls.n	8003c1c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003c18:	2303      	movs	r3, #3
 8003c1a:	e0ab      	b.n	8003d74 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c1c:	4b57      	ldr	r3, [pc, #348]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003c1e:	6a1b      	ldr	r3, [r3, #32]
 8003c20:	f003 0302 	and.w	r3, r3, #2
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d0ee      	beq.n	8003c06 <HAL_RCC_OscConfig+0x37e>
 8003c28:	e014      	b.n	8003c54 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c2a:	f7fe fa19 	bl	8002060 <HAL_GetTick>
 8003c2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c30:	e00a      	b.n	8003c48 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c32:	f7fe fa15 	bl	8002060 <HAL_GetTick>
 8003c36:	4602      	mov	r2, r0
 8003c38:	693b      	ldr	r3, [r7, #16]
 8003c3a:	1ad3      	subs	r3, r2, r3
 8003c3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d901      	bls.n	8003c48 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003c44:	2303      	movs	r3, #3
 8003c46:	e095      	b.n	8003d74 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c48:	4b4c      	ldr	r3, [pc, #304]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003c4a:	6a1b      	ldr	r3, [r3, #32]
 8003c4c:	f003 0302 	and.w	r3, r3, #2
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d1ee      	bne.n	8003c32 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003c54:	7dfb      	ldrb	r3, [r7, #23]
 8003c56:	2b01      	cmp	r3, #1
 8003c58:	d105      	bne.n	8003c66 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c5a:	4b48      	ldr	r3, [pc, #288]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003c5c:	69db      	ldr	r3, [r3, #28]
 8003c5e:	4a47      	ldr	r2, [pc, #284]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003c60:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c64:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	69db      	ldr	r3, [r3, #28]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	f000 8081 	beq.w	8003d72 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c70:	4b42      	ldr	r3, [pc, #264]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	f003 030c 	and.w	r3, r3, #12
 8003c78:	2b08      	cmp	r3, #8
 8003c7a:	d061      	beq.n	8003d40 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	69db      	ldr	r3, [r3, #28]
 8003c80:	2b02      	cmp	r3, #2
 8003c82:	d146      	bne.n	8003d12 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c84:	4b3f      	ldr	r3, [pc, #252]	; (8003d84 <HAL_RCC_OscConfig+0x4fc>)
 8003c86:	2200      	movs	r2, #0
 8003c88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c8a:	f7fe f9e9 	bl	8002060 <HAL_GetTick>
 8003c8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c90:	e008      	b.n	8003ca4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c92:	f7fe f9e5 	bl	8002060 <HAL_GetTick>
 8003c96:	4602      	mov	r2, r0
 8003c98:	693b      	ldr	r3, [r7, #16]
 8003c9a:	1ad3      	subs	r3, r2, r3
 8003c9c:	2b02      	cmp	r3, #2
 8003c9e:	d901      	bls.n	8003ca4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003ca0:	2303      	movs	r3, #3
 8003ca2:	e067      	b.n	8003d74 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ca4:	4b35      	ldr	r3, [pc, #212]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d1f0      	bne.n	8003c92 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6a1b      	ldr	r3, [r3, #32]
 8003cb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003cb8:	d108      	bne.n	8003ccc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003cba:	4b30      	ldr	r3, [pc, #192]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	492d      	ldr	r1, [pc, #180]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ccc:	4b2b      	ldr	r3, [pc, #172]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6a19      	ldr	r1, [r3, #32]
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cdc:	430b      	orrs	r3, r1
 8003cde:	4927      	ldr	r1, [pc, #156]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ce4:	4b27      	ldr	r3, [pc, #156]	; (8003d84 <HAL_RCC_OscConfig+0x4fc>)
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cea:	f7fe f9b9 	bl	8002060 <HAL_GetTick>
 8003cee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003cf0:	e008      	b.n	8003d04 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cf2:	f7fe f9b5 	bl	8002060 <HAL_GetTick>
 8003cf6:	4602      	mov	r2, r0
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	1ad3      	subs	r3, r2, r3
 8003cfc:	2b02      	cmp	r3, #2
 8003cfe:	d901      	bls.n	8003d04 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003d00:	2303      	movs	r3, #3
 8003d02:	e037      	b.n	8003d74 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003d04:	4b1d      	ldr	r3, [pc, #116]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d0f0      	beq.n	8003cf2 <HAL_RCC_OscConfig+0x46a>
 8003d10:	e02f      	b.n	8003d72 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d12:	4b1c      	ldr	r3, [pc, #112]	; (8003d84 <HAL_RCC_OscConfig+0x4fc>)
 8003d14:	2200      	movs	r2, #0
 8003d16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d18:	f7fe f9a2 	bl	8002060 <HAL_GetTick>
 8003d1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d1e:	e008      	b.n	8003d32 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d20:	f7fe f99e 	bl	8002060 <HAL_GetTick>
 8003d24:	4602      	mov	r2, r0
 8003d26:	693b      	ldr	r3, [r7, #16]
 8003d28:	1ad3      	subs	r3, r2, r3
 8003d2a:	2b02      	cmp	r3, #2
 8003d2c:	d901      	bls.n	8003d32 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003d2e:	2303      	movs	r3, #3
 8003d30:	e020      	b.n	8003d74 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d32:	4b12      	ldr	r3, [pc, #72]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d1f0      	bne.n	8003d20 <HAL_RCC_OscConfig+0x498>
 8003d3e:	e018      	b.n	8003d72 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	69db      	ldr	r3, [r3, #28]
 8003d44:	2b01      	cmp	r3, #1
 8003d46:	d101      	bne.n	8003d4c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	e013      	b.n	8003d74 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003d4c:	4b0b      	ldr	r3, [pc, #44]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6a1b      	ldr	r3, [r3, #32]
 8003d5c:	429a      	cmp	r2, r3
 8003d5e:	d106      	bne.n	8003d6e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d6a:	429a      	cmp	r2, r3
 8003d6c:	d001      	beq.n	8003d72 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e000      	b.n	8003d74 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003d72:	2300      	movs	r3, #0
}
 8003d74:	4618      	mov	r0, r3
 8003d76:	3718      	adds	r7, #24
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bd80      	pop	{r7, pc}
 8003d7c:	40021000 	.word	0x40021000
 8003d80:	40007000 	.word	0x40007000
 8003d84:	42420060 	.word	0x42420060

08003d88 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b084      	sub	sp, #16
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
 8003d90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d101      	bne.n	8003d9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	e0d0      	b.n	8003f3e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d9c:	4b6a      	ldr	r3, [pc, #424]	; (8003f48 <HAL_RCC_ClockConfig+0x1c0>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f003 0307 	and.w	r3, r3, #7
 8003da4:	683a      	ldr	r2, [r7, #0]
 8003da6:	429a      	cmp	r2, r3
 8003da8:	d910      	bls.n	8003dcc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003daa:	4b67      	ldr	r3, [pc, #412]	; (8003f48 <HAL_RCC_ClockConfig+0x1c0>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f023 0207 	bic.w	r2, r3, #7
 8003db2:	4965      	ldr	r1, [pc, #404]	; (8003f48 <HAL_RCC_ClockConfig+0x1c0>)
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	4313      	orrs	r3, r2
 8003db8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dba:	4b63      	ldr	r3, [pc, #396]	; (8003f48 <HAL_RCC_ClockConfig+0x1c0>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 0307 	and.w	r3, r3, #7
 8003dc2:	683a      	ldr	r2, [r7, #0]
 8003dc4:	429a      	cmp	r2, r3
 8003dc6:	d001      	beq.n	8003dcc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003dc8:	2301      	movs	r3, #1
 8003dca:	e0b8      	b.n	8003f3e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f003 0302 	and.w	r3, r3, #2
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d020      	beq.n	8003e1a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f003 0304 	and.w	r3, r3, #4
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d005      	beq.n	8003df0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003de4:	4b59      	ldr	r3, [pc, #356]	; (8003f4c <HAL_RCC_ClockConfig+0x1c4>)
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	4a58      	ldr	r2, [pc, #352]	; (8003f4c <HAL_RCC_ClockConfig+0x1c4>)
 8003dea:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003dee:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f003 0308 	and.w	r3, r3, #8
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d005      	beq.n	8003e08 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003dfc:	4b53      	ldr	r3, [pc, #332]	; (8003f4c <HAL_RCC_ClockConfig+0x1c4>)
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	4a52      	ldr	r2, [pc, #328]	; (8003f4c <HAL_RCC_ClockConfig+0x1c4>)
 8003e02:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003e06:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e08:	4b50      	ldr	r3, [pc, #320]	; (8003f4c <HAL_RCC_ClockConfig+0x1c4>)
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	689b      	ldr	r3, [r3, #8]
 8003e14:	494d      	ldr	r1, [pc, #308]	; (8003f4c <HAL_RCC_ClockConfig+0x1c4>)
 8003e16:	4313      	orrs	r3, r2
 8003e18:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f003 0301 	and.w	r3, r3, #1
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d040      	beq.n	8003ea8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	2b01      	cmp	r3, #1
 8003e2c:	d107      	bne.n	8003e3e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e2e:	4b47      	ldr	r3, [pc, #284]	; (8003f4c <HAL_RCC_ClockConfig+0x1c4>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d115      	bne.n	8003e66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e07f      	b.n	8003f3e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	2b02      	cmp	r3, #2
 8003e44:	d107      	bne.n	8003e56 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e46:	4b41      	ldr	r3, [pc, #260]	; (8003f4c <HAL_RCC_ClockConfig+0x1c4>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d109      	bne.n	8003e66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e52:	2301      	movs	r3, #1
 8003e54:	e073      	b.n	8003f3e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e56:	4b3d      	ldr	r3, [pc, #244]	; (8003f4c <HAL_RCC_ClockConfig+0x1c4>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f003 0302 	and.w	r3, r3, #2
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d101      	bne.n	8003e66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	e06b      	b.n	8003f3e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e66:	4b39      	ldr	r3, [pc, #228]	; (8003f4c <HAL_RCC_ClockConfig+0x1c4>)
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	f023 0203 	bic.w	r2, r3, #3
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	4936      	ldr	r1, [pc, #216]	; (8003f4c <HAL_RCC_ClockConfig+0x1c4>)
 8003e74:	4313      	orrs	r3, r2
 8003e76:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e78:	f7fe f8f2 	bl	8002060 <HAL_GetTick>
 8003e7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e7e:	e00a      	b.n	8003e96 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e80:	f7fe f8ee 	bl	8002060 <HAL_GetTick>
 8003e84:	4602      	mov	r2, r0
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	1ad3      	subs	r3, r2, r3
 8003e8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d901      	bls.n	8003e96 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e92:	2303      	movs	r3, #3
 8003e94:	e053      	b.n	8003f3e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e96:	4b2d      	ldr	r3, [pc, #180]	; (8003f4c <HAL_RCC_ClockConfig+0x1c4>)
 8003e98:	685b      	ldr	r3, [r3, #4]
 8003e9a:	f003 020c 	and.w	r2, r3, #12
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	009b      	lsls	r3, r3, #2
 8003ea4:	429a      	cmp	r2, r3
 8003ea6:	d1eb      	bne.n	8003e80 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ea8:	4b27      	ldr	r3, [pc, #156]	; (8003f48 <HAL_RCC_ClockConfig+0x1c0>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f003 0307 	and.w	r3, r3, #7
 8003eb0:	683a      	ldr	r2, [r7, #0]
 8003eb2:	429a      	cmp	r2, r3
 8003eb4:	d210      	bcs.n	8003ed8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003eb6:	4b24      	ldr	r3, [pc, #144]	; (8003f48 <HAL_RCC_ClockConfig+0x1c0>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f023 0207 	bic.w	r2, r3, #7
 8003ebe:	4922      	ldr	r1, [pc, #136]	; (8003f48 <HAL_RCC_ClockConfig+0x1c0>)
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ec6:	4b20      	ldr	r3, [pc, #128]	; (8003f48 <HAL_RCC_ClockConfig+0x1c0>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f003 0307 	and.w	r3, r3, #7
 8003ece:	683a      	ldr	r2, [r7, #0]
 8003ed0:	429a      	cmp	r2, r3
 8003ed2:	d001      	beq.n	8003ed8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	e032      	b.n	8003f3e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f003 0304 	and.w	r3, r3, #4
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d008      	beq.n	8003ef6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ee4:	4b19      	ldr	r3, [pc, #100]	; (8003f4c <HAL_RCC_ClockConfig+0x1c4>)
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	68db      	ldr	r3, [r3, #12]
 8003ef0:	4916      	ldr	r1, [pc, #88]	; (8003f4c <HAL_RCC_ClockConfig+0x1c4>)
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f003 0308 	and.w	r3, r3, #8
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d009      	beq.n	8003f16 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003f02:	4b12      	ldr	r3, [pc, #72]	; (8003f4c <HAL_RCC_ClockConfig+0x1c4>)
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	691b      	ldr	r3, [r3, #16]
 8003f0e:	00db      	lsls	r3, r3, #3
 8003f10:	490e      	ldr	r1, [pc, #56]	; (8003f4c <HAL_RCC_ClockConfig+0x1c4>)
 8003f12:	4313      	orrs	r3, r2
 8003f14:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003f16:	f000 f821 	bl	8003f5c <HAL_RCC_GetSysClockFreq>
 8003f1a:	4601      	mov	r1, r0
 8003f1c:	4b0b      	ldr	r3, [pc, #44]	; (8003f4c <HAL_RCC_ClockConfig+0x1c4>)
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	091b      	lsrs	r3, r3, #4
 8003f22:	f003 030f 	and.w	r3, r3, #15
 8003f26:	4a0a      	ldr	r2, [pc, #40]	; (8003f50 <HAL_RCC_ClockConfig+0x1c8>)
 8003f28:	5cd3      	ldrb	r3, [r2, r3]
 8003f2a:	fa21 f303 	lsr.w	r3, r1, r3
 8003f2e:	4a09      	ldr	r2, [pc, #36]	; (8003f54 <HAL_RCC_ClockConfig+0x1cc>)
 8003f30:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003f32:	4b09      	ldr	r3, [pc, #36]	; (8003f58 <HAL_RCC_ClockConfig+0x1d0>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4618      	mov	r0, r3
 8003f38:	f7fe f850 	bl	8001fdc <HAL_InitTick>

  return HAL_OK;
 8003f3c:	2300      	movs	r3, #0
}
 8003f3e:	4618      	mov	r0, r3
 8003f40:	3710      	adds	r7, #16
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bd80      	pop	{r7, pc}
 8003f46:	bf00      	nop
 8003f48:	40022000 	.word	0x40022000
 8003f4c:	40021000 	.word	0x40021000
 8003f50:	080075bc 	.word	0x080075bc
 8003f54:	20000000 	.word	0x20000000
 8003f58:	20000004 	.word	0x20000004

08003f5c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f5c:	b490      	push	{r4, r7}
 8003f5e:	b08a      	sub	sp, #40	; 0x28
 8003f60:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003f62:	4b2a      	ldr	r3, [pc, #168]	; (800400c <HAL_RCC_GetSysClockFreq+0xb0>)
 8003f64:	1d3c      	adds	r4, r7, #4
 8003f66:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003f68:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003f6c:	4b28      	ldr	r3, [pc, #160]	; (8004010 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003f6e:	881b      	ldrh	r3, [r3, #0]
 8003f70:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003f72:	2300      	movs	r3, #0
 8003f74:	61fb      	str	r3, [r7, #28]
 8003f76:	2300      	movs	r3, #0
 8003f78:	61bb      	str	r3, [r7, #24]
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	627b      	str	r3, [r7, #36]	; 0x24
 8003f7e:	2300      	movs	r3, #0
 8003f80:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003f82:	2300      	movs	r3, #0
 8003f84:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003f86:	4b23      	ldr	r3, [pc, #140]	; (8004014 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003f8c:	69fb      	ldr	r3, [r7, #28]
 8003f8e:	f003 030c 	and.w	r3, r3, #12
 8003f92:	2b04      	cmp	r3, #4
 8003f94:	d002      	beq.n	8003f9c <HAL_RCC_GetSysClockFreq+0x40>
 8003f96:	2b08      	cmp	r3, #8
 8003f98:	d003      	beq.n	8003fa2 <HAL_RCC_GetSysClockFreq+0x46>
 8003f9a:	e02d      	b.n	8003ff8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003f9c:	4b1e      	ldr	r3, [pc, #120]	; (8004018 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003f9e:	623b      	str	r3, [r7, #32]
      break;
 8003fa0:	e02d      	b.n	8003ffe <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003fa2:	69fb      	ldr	r3, [r7, #28]
 8003fa4:	0c9b      	lsrs	r3, r3, #18
 8003fa6:	f003 030f 	and.w	r3, r3, #15
 8003faa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003fae:	4413      	add	r3, r2
 8003fb0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003fb4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003fb6:	69fb      	ldr	r3, [r7, #28]
 8003fb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d013      	beq.n	8003fe8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003fc0:	4b14      	ldr	r3, [pc, #80]	; (8004014 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	0c5b      	lsrs	r3, r3, #17
 8003fc6:	f003 0301 	and.w	r3, r3, #1
 8003fca:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003fce:	4413      	add	r3, r2
 8003fd0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003fd4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003fd6:	697b      	ldr	r3, [r7, #20]
 8003fd8:	4a0f      	ldr	r2, [pc, #60]	; (8004018 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003fda:	fb02 f203 	mul.w	r2, r2, r3
 8003fde:	69bb      	ldr	r3, [r7, #24]
 8003fe0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fe4:	627b      	str	r3, [r7, #36]	; 0x24
 8003fe6:	e004      	b.n	8003ff2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003fe8:	697b      	ldr	r3, [r7, #20]
 8003fea:	4a0c      	ldr	r2, [pc, #48]	; (800401c <HAL_RCC_GetSysClockFreq+0xc0>)
 8003fec:	fb02 f303 	mul.w	r3, r2, r3
 8003ff0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ff4:	623b      	str	r3, [r7, #32]
      break;
 8003ff6:	e002      	b.n	8003ffe <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003ff8:	4b07      	ldr	r3, [pc, #28]	; (8004018 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003ffa:	623b      	str	r3, [r7, #32]
      break;
 8003ffc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003ffe:	6a3b      	ldr	r3, [r7, #32]
}
 8004000:	4618      	mov	r0, r3
 8004002:	3728      	adds	r7, #40	; 0x28
 8004004:	46bd      	mov	sp, r7
 8004006:	bc90      	pop	{r4, r7}
 8004008:	4770      	bx	lr
 800400a:	bf00      	nop
 800400c:	080075a8 	.word	0x080075a8
 8004010:	080075b8 	.word	0x080075b8
 8004014:	40021000 	.word	0x40021000
 8004018:	007a1200 	.word	0x007a1200
 800401c:	003d0900 	.word	0x003d0900

08004020 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004020:	b480      	push	{r7}
 8004022:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004024:	4b02      	ldr	r3, [pc, #8]	; (8004030 <HAL_RCC_GetHCLKFreq+0x10>)
 8004026:	681b      	ldr	r3, [r3, #0]
}
 8004028:	4618      	mov	r0, r3
 800402a:	46bd      	mov	sp, r7
 800402c:	bc80      	pop	{r7}
 800402e:	4770      	bx	lr
 8004030:	20000000 	.word	0x20000000

08004034 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004038:	f7ff fff2 	bl	8004020 <HAL_RCC_GetHCLKFreq>
 800403c:	4601      	mov	r1, r0
 800403e:	4b05      	ldr	r3, [pc, #20]	; (8004054 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	0a1b      	lsrs	r3, r3, #8
 8004044:	f003 0307 	and.w	r3, r3, #7
 8004048:	4a03      	ldr	r2, [pc, #12]	; (8004058 <HAL_RCC_GetPCLK1Freq+0x24>)
 800404a:	5cd3      	ldrb	r3, [r2, r3]
 800404c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004050:	4618      	mov	r0, r3
 8004052:	bd80      	pop	{r7, pc}
 8004054:	40021000 	.word	0x40021000
 8004058:	080075cc 	.word	0x080075cc

0800405c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004060:	f7ff ffde 	bl	8004020 <HAL_RCC_GetHCLKFreq>
 8004064:	4601      	mov	r1, r0
 8004066:	4b05      	ldr	r3, [pc, #20]	; (800407c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	0adb      	lsrs	r3, r3, #11
 800406c:	f003 0307 	and.w	r3, r3, #7
 8004070:	4a03      	ldr	r2, [pc, #12]	; (8004080 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004072:	5cd3      	ldrb	r3, [r2, r3]
 8004074:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004078:	4618      	mov	r0, r3
 800407a:	bd80      	pop	{r7, pc}
 800407c:	40021000 	.word	0x40021000
 8004080:	080075cc 	.word	0x080075cc

08004084 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004084:	b480      	push	{r7}
 8004086:	b085      	sub	sp, #20
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800408c:	4b0a      	ldr	r3, [pc, #40]	; (80040b8 <RCC_Delay+0x34>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a0a      	ldr	r2, [pc, #40]	; (80040bc <RCC_Delay+0x38>)
 8004092:	fba2 2303 	umull	r2, r3, r2, r3
 8004096:	0a5b      	lsrs	r3, r3, #9
 8004098:	687a      	ldr	r2, [r7, #4]
 800409a:	fb02 f303 	mul.w	r3, r2, r3
 800409e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80040a0:	bf00      	nop
  }
  while (Delay --);
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	1e5a      	subs	r2, r3, #1
 80040a6:	60fa      	str	r2, [r7, #12]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d1f9      	bne.n	80040a0 <RCC_Delay+0x1c>
}
 80040ac:	bf00      	nop
 80040ae:	3714      	adds	r7, #20
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bc80      	pop	{r7}
 80040b4:	4770      	bx	lr
 80040b6:	bf00      	nop
 80040b8:	20000000 	.word	0x20000000
 80040bc:	10624dd3 	.word	0x10624dd3

080040c0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b082      	sub	sp, #8
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d101      	bne.n	80040d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80040ce:	2301      	movs	r3, #1
 80040d0:	e03f      	b.n	8004152 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80040d8:	b2db      	uxtb	r3, r3
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d106      	bne.n	80040ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2200      	movs	r2, #0
 80040e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80040e6:	6878      	ldr	r0, [r7, #4]
 80040e8:	f7fd fe20 	bl	8001d2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2224      	movs	r2, #36	; 0x24
 80040f0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	68da      	ldr	r2, [r3, #12]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004102:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004104:	6878      	ldr	r0, [r7, #4]
 8004106:	f000 f905 	bl	8004314 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	691a      	ldr	r2, [r3, #16]
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004118:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	695a      	ldr	r2, [r3, #20]
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004128:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	68da      	ldr	r2, [r3, #12]
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004138:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2200      	movs	r2, #0
 800413e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2220      	movs	r2, #32
 8004144:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2220      	movs	r2, #32
 800414c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004150:	2300      	movs	r3, #0
}
 8004152:	4618      	mov	r0, r3
 8004154:	3708      	adds	r7, #8
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}

0800415a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800415a:	b580      	push	{r7, lr}
 800415c:	b08a      	sub	sp, #40	; 0x28
 800415e:	af02      	add	r7, sp, #8
 8004160:	60f8      	str	r0, [r7, #12]
 8004162:	60b9      	str	r1, [r7, #8]
 8004164:	603b      	str	r3, [r7, #0]
 8004166:	4613      	mov	r3, r2
 8004168:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800416a:	2300      	movs	r3, #0
 800416c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004174:	b2db      	uxtb	r3, r3
 8004176:	2b20      	cmp	r3, #32
 8004178:	d17c      	bne.n	8004274 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800417a:	68bb      	ldr	r3, [r7, #8]
 800417c:	2b00      	cmp	r3, #0
 800417e:	d002      	beq.n	8004186 <HAL_UART_Transmit+0x2c>
 8004180:	88fb      	ldrh	r3, [r7, #6]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d101      	bne.n	800418a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004186:	2301      	movs	r3, #1
 8004188:	e075      	b.n	8004276 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004190:	2b01      	cmp	r3, #1
 8004192:	d101      	bne.n	8004198 <HAL_UART_Transmit+0x3e>
 8004194:	2302      	movs	r3, #2
 8004196:	e06e      	b.n	8004276 <HAL_UART_Transmit+0x11c>
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	2201      	movs	r2, #1
 800419c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	2200      	movs	r2, #0
 80041a4:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	2221      	movs	r2, #33	; 0x21
 80041aa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80041ae:	f7fd ff57 	bl	8002060 <HAL_GetTick>
 80041b2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	88fa      	ldrh	r2, [r7, #6]
 80041b8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	88fa      	ldrh	r2, [r7, #6]
 80041be:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	689b      	ldr	r3, [r3, #8]
 80041c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041c8:	d108      	bne.n	80041dc <HAL_UART_Transmit+0x82>
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	691b      	ldr	r3, [r3, #16]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d104      	bne.n	80041dc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80041d2:	2300      	movs	r3, #0
 80041d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80041d6:	68bb      	ldr	r3, [r7, #8]
 80041d8:	61bb      	str	r3, [r7, #24]
 80041da:	e003      	b.n	80041e4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80041e0:	2300      	movs	r3, #0
 80041e2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	2200      	movs	r2, #0
 80041e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80041ec:	e02a      	b.n	8004244 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	9300      	str	r3, [sp, #0]
 80041f2:	697b      	ldr	r3, [r7, #20]
 80041f4:	2200      	movs	r2, #0
 80041f6:	2180      	movs	r1, #128	; 0x80
 80041f8:	68f8      	ldr	r0, [r7, #12]
 80041fa:	f000 f840 	bl	800427e <UART_WaitOnFlagUntilTimeout>
 80041fe:	4603      	mov	r3, r0
 8004200:	2b00      	cmp	r3, #0
 8004202:	d001      	beq.n	8004208 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004204:	2303      	movs	r3, #3
 8004206:	e036      	b.n	8004276 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004208:	69fb      	ldr	r3, [r7, #28]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d10b      	bne.n	8004226 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800420e:	69bb      	ldr	r3, [r7, #24]
 8004210:	881b      	ldrh	r3, [r3, #0]
 8004212:	461a      	mov	r2, r3
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800421c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800421e:	69bb      	ldr	r3, [r7, #24]
 8004220:	3302      	adds	r3, #2
 8004222:	61bb      	str	r3, [r7, #24]
 8004224:	e007      	b.n	8004236 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004226:	69fb      	ldr	r3, [r7, #28]
 8004228:	781a      	ldrb	r2, [r3, #0]
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004230:	69fb      	ldr	r3, [r7, #28]
 8004232:	3301      	adds	r3, #1
 8004234:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800423a:	b29b      	uxth	r3, r3
 800423c:	3b01      	subs	r3, #1
 800423e:	b29a      	uxth	r2, r3
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004248:	b29b      	uxth	r3, r3
 800424a:	2b00      	cmp	r3, #0
 800424c:	d1cf      	bne.n	80041ee <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	9300      	str	r3, [sp, #0]
 8004252:	697b      	ldr	r3, [r7, #20]
 8004254:	2200      	movs	r2, #0
 8004256:	2140      	movs	r1, #64	; 0x40
 8004258:	68f8      	ldr	r0, [r7, #12]
 800425a:	f000 f810 	bl	800427e <UART_WaitOnFlagUntilTimeout>
 800425e:	4603      	mov	r3, r0
 8004260:	2b00      	cmp	r3, #0
 8004262:	d001      	beq.n	8004268 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004264:	2303      	movs	r3, #3
 8004266:	e006      	b.n	8004276 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2220      	movs	r2, #32
 800426c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8004270:	2300      	movs	r3, #0
 8004272:	e000      	b.n	8004276 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004274:	2302      	movs	r3, #2
  }
}
 8004276:	4618      	mov	r0, r3
 8004278:	3720      	adds	r7, #32
 800427a:	46bd      	mov	sp, r7
 800427c:	bd80      	pop	{r7, pc}

0800427e <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800427e:	b580      	push	{r7, lr}
 8004280:	b084      	sub	sp, #16
 8004282:	af00      	add	r7, sp, #0
 8004284:	60f8      	str	r0, [r7, #12]
 8004286:	60b9      	str	r1, [r7, #8]
 8004288:	603b      	str	r3, [r7, #0]
 800428a:	4613      	mov	r3, r2
 800428c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800428e:	e02c      	b.n	80042ea <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004290:	69bb      	ldr	r3, [r7, #24]
 8004292:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004296:	d028      	beq.n	80042ea <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004298:	69bb      	ldr	r3, [r7, #24]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d007      	beq.n	80042ae <UART_WaitOnFlagUntilTimeout+0x30>
 800429e:	f7fd fedf 	bl	8002060 <HAL_GetTick>
 80042a2:	4602      	mov	r2, r0
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	1ad3      	subs	r3, r2, r3
 80042a8:	69ba      	ldr	r2, [r7, #24]
 80042aa:	429a      	cmp	r2, r3
 80042ac:	d21d      	bcs.n	80042ea <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	68da      	ldr	r2, [r3, #12]
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80042bc:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	695a      	ldr	r2, [r3, #20]
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f022 0201 	bic.w	r2, r2, #1
 80042cc:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	2220      	movs	r2, #32
 80042d2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	2220      	movs	r2, #32
 80042da:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	2200      	movs	r2, #0
 80042e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80042e6:	2303      	movs	r3, #3
 80042e8:	e00f      	b.n	800430a <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	681a      	ldr	r2, [r3, #0]
 80042f0:	68bb      	ldr	r3, [r7, #8]
 80042f2:	4013      	ands	r3, r2
 80042f4:	68ba      	ldr	r2, [r7, #8]
 80042f6:	429a      	cmp	r2, r3
 80042f8:	bf0c      	ite	eq
 80042fa:	2301      	moveq	r3, #1
 80042fc:	2300      	movne	r3, #0
 80042fe:	b2db      	uxtb	r3, r3
 8004300:	461a      	mov	r2, r3
 8004302:	79fb      	ldrb	r3, [r7, #7]
 8004304:	429a      	cmp	r2, r3
 8004306:	d0c3      	beq.n	8004290 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004308:	2300      	movs	r3, #0
}
 800430a:	4618      	mov	r0, r3
 800430c:	3710      	adds	r7, #16
 800430e:	46bd      	mov	sp, r7
 8004310:	bd80      	pop	{r7, pc}
	...

08004314 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b084      	sub	sp, #16
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	691b      	ldr	r3, [r3, #16]
 8004322:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	68da      	ldr	r2, [r3, #12]
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	430a      	orrs	r2, r1
 8004330:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	689a      	ldr	r2, [r3, #8]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	691b      	ldr	r3, [r3, #16]
 800433a:	431a      	orrs	r2, r3
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	695b      	ldr	r3, [r3, #20]
 8004340:	4313      	orrs	r3, r2
 8004342:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	68db      	ldr	r3, [r3, #12]
 800434a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800434e:	f023 030c 	bic.w	r3, r3, #12
 8004352:	687a      	ldr	r2, [r7, #4]
 8004354:	6812      	ldr	r2, [r2, #0]
 8004356:	68b9      	ldr	r1, [r7, #8]
 8004358:	430b      	orrs	r3, r1
 800435a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	695b      	ldr	r3, [r3, #20]
 8004362:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	699a      	ldr	r2, [r3, #24]
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	430a      	orrs	r2, r1
 8004370:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4a2c      	ldr	r2, [pc, #176]	; (8004428 <UART_SetConfig+0x114>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d103      	bne.n	8004384 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800437c:	f7ff fe6e 	bl	800405c <HAL_RCC_GetPCLK2Freq>
 8004380:	60f8      	str	r0, [r7, #12]
 8004382:	e002      	b.n	800438a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004384:	f7ff fe56 	bl	8004034 <HAL_RCC_GetPCLK1Freq>
 8004388:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800438a:	68fa      	ldr	r2, [r7, #12]
 800438c:	4613      	mov	r3, r2
 800438e:	009b      	lsls	r3, r3, #2
 8004390:	4413      	add	r3, r2
 8004392:	009a      	lsls	r2, r3, #2
 8004394:	441a      	add	r2, r3
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	685b      	ldr	r3, [r3, #4]
 800439a:	009b      	lsls	r3, r3, #2
 800439c:	fbb2 f3f3 	udiv	r3, r2, r3
 80043a0:	4a22      	ldr	r2, [pc, #136]	; (800442c <UART_SetConfig+0x118>)
 80043a2:	fba2 2303 	umull	r2, r3, r2, r3
 80043a6:	095b      	lsrs	r3, r3, #5
 80043a8:	0119      	lsls	r1, r3, #4
 80043aa:	68fa      	ldr	r2, [r7, #12]
 80043ac:	4613      	mov	r3, r2
 80043ae:	009b      	lsls	r3, r3, #2
 80043b0:	4413      	add	r3, r2
 80043b2:	009a      	lsls	r2, r3, #2
 80043b4:	441a      	add	r2, r3
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	009b      	lsls	r3, r3, #2
 80043bc:	fbb2 f2f3 	udiv	r2, r2, r3
 80043c0:	4b1a      	ldr	r3, [pc, #104]	; (800442c <UART_SetConfig+0x118>)
 80043c2:	fba3 0302 	umull	r0, r3, r3, r2
 80043c6:	095b      	lsrs	r3, r3, #5
 80043c8:	2064      	movs	r0, #100	; 0x64
 80043ca:	fb00 f303 	mul.w	r3, r0, r3
 80043ce:	1ad3      	subs	r3, r2, r3
 80043d0:	011b      	lsls	r3, r3, #4
 80043d2:	3332      	adds	r3, #50	; 0x32
 80043d4:	4a15      	ldr	r2, [pc, #84]	; (800442c <UART_SetConfig+0x118>)
 80043d6:	fba2 2303 	umull	r2, r3, r2, r3
 80043da:	095b      	lsrs	r3, r3, #5
 80043dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80043e0:	4419      	add	r1, r3
 80043e2:	68fa      	ldr	r2, [r7, #12]
 80043e4:	4613      	mov	r3, r2
 80043e6:	009b      	lsls	r3, r3, #2
 80043e8:	4413      	add	r3, r2
 80043ea:	009a      	lsls	r2, r3, #2
 80043ec:	441a      	add	r2, r3
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	009b      	lsls	r3, r3, #2
 80043f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80043f8:	4b0c      	ldr	r3, [pc, #48]	; (800442c <UART_SetConfig+0x118>)
 80043fa:	fba3 0302 	umull	r0, r3, r3, r2
 80043fe:	095b      	lsrs	r3, r3, #5
 8004400:	2064      	movs	r0, #100	; 0x64
 8004402:	fb00 f303 	mul.w	r3, r0, r3
 8004406:	1ad3      	subs	r3, r2, r3
 8004408:	011b      	lsls	r3, r3, #4
 800440a:	3332      	adds	r3, #50	; 0x32
 800440c:	4a07      	ldr	r2, [pc, #28]	; (800442c <UART_SetConfig+0x118>)
 800440e:	fba2 2303 	umull	r2, r3, r2, r3
 8004412:	095b      	lsrs	r3, r3, #5
 8004414:	f003 020f 	and.w	r2, r3, #15
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	440a      	add	r2, r1
 800441e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004420:	bf00      	nop
 8004422:	3710      	adds	r7, #16
 8004424:	46bd      	mov	sp, r7
 8004426:	bd80      	pop	{r7, pc}
 8004428:	40013800 	.word	0x40013800
 800442c:	51eb851f 	.word	0x51eb851f

08004430 <__errno>:
 8004430:	4b01      	ldr	r3, [pc, #4]	; (8004438 <__errno+0x8>)
 8004432:	6818      	ldr	r0, [r3, #0]
 8004434:	4770      	bx	lr
 8004436:	bf00      	nop
 8004438:	2000000c 	.word	0x2000000c

0800443c <__libc_init_array>:
 800443c:	b570      	push	{r4, r5, r6, lr}
 800443e:	2500      	movs	r5, #0
 8004440:	4e0c      	ldr	r6, [pc, #48]	; (8004474 <__libc_init_array+0x38>)
 8004442:	4c0d      	ldr	r4, [pc, #52]	; (8004478 <__libc_init_array+0x3c>)
 8004444:	1ba4      	subs	r4, r4, r6
 8004446:	10a4      	asrs	r4, r4, #2
 8004448:	42a5      	cmp	r5, r4
 800444a:	d109      	bne.n	8004460 <__libc_init_array+0x24>
 800444c:	f003 f888 	bl	8007560 <_init>
 8004450:	2500      	movs	r5, #0
 8004452:	4e0a      	ldr	r6, [pc, #40]	; (800447c <__libc_init_array+0x40>)
 8004454:	4c0a      	ldr	r4, [pc, #40]	; (8004480 <__libc_init_array+0x44>)
 8004456:	1ba4      	subs	r4, r4, r6
 8004458:	10a4      	asrs	r4, r4, #2
 800445a:	42a5      	cmp	r5, r4
 800445c:	d105      	bne.n	800446a <__libc_init_array+0x2e>
 800445e:	bd70      	pop	{r4, r5, r6, pc}
 8004460:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004464:	4798      	blx	r3
 8004466:	3501      	adds	r5, #1
 8004468:	e7ee      	b.n	8004448 <__libc_init_array+0xc>
 800446a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800446e:	4798      	blx	r3
 8004470:	3501      	adds	r5, #1
 8004472:	e7f2      	b.n	800445a <__libc_init_array+0x1e>
 8004474:	08007878 	.word	0x08007878
 8004478:	08007878 	.word	0x08007878
 800447c:	08007878 	.word	0x08007878
 8004480:	0800787c 	.word	0x0800787c

08004484 <memset>:
 8004484:	4603      	mov	r3, r0
 8004486:	4402      	add	r2, r0
 8004488:	4293      	cmp	r3, r2
 800448a:	d100      	bne.n	800448e <memset+0xa>
 800448c:	4770      	bx	lr
 800448e:	f803 1b01 	strb.w	r1, [r3], #1
 8004492:	e7f9      	b.n	8004488 <memset+0x4>

08004494 <__cvt>:
 8004494:	2b00      	cmp	r3, #0
 8004496:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800449a:	461e      	mov	r6, r3
 800449c:	bfbb      	ittet	lt
 800449e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80044a2:	461e      	movlt	r6, r3
 80044a4:	2300      	movge	r3, #0
 80044a6:	232d      	movlt	r3, #45	; 0x2d
 80044a8:	b088      	sub	sp, #32
 80044aa:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80044ac:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 80044b0:	f027 0720 	bic.w	r7, r7, #32
 80044b4:	2f46      	cmp	r7, #70	; 0x46
 80044b6:	4614      	mov	r4, r2
 80044b8:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80044ba:	700b      	strb	r3, [r1, #0]
 80044bc:	d004      	beq.n	80044c8 <__cvt+0x34>
 80044be:	2f45      	cmp	r7, #69	; 0x45
 80044c0:	d100      	bne.n	80044c4 <__cvt+0x30>
 80044c2:	3501      	adds	r5, #1
 80044c4:	2302      	movs	r3, #2
 80044c6:	e000      	b.n	80044ca <__cvt+0x36>
 80044c8:	2303      	movs	r3, #3
 80044ca:	aa07      	add	r2, sp, #28
 80044cc:	9204      	str	r2, [sp, #16]
 80044ce:	aa06      	add	r2, sp, #24
 80044d0:	e9cd a202 	strd	sl, r2, [sp, #8]
 80044d4:	e9cd 3500 	strd	r3, r5, [sp]
 80044d8:	4622      	mov	r2, r4
 80044da:	4633      	mov	r3, r6
 80044dc:	f000 fcd8 	bl	8004e90 <_dtoa_r>
 80044e0:	2f47      	cmp	r7, #71	; 0x47
 80044e2:	4680      	mov	r8, r0
 80044e4:	d102      	bne.n	80044ec <__cvt+0x58>
 80044e6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80044e8:	07db      	lsls	r3, r3, #31
 80044ea:	d526      	bpl.n	800453a <__cvt+0xa6>
 80044ec:	2f46      	cmp	r7, #70	; 0x46
 80044ee:	eb08 0905 	add.w	r9, r8, r5
 80044f2:	d111      	bne.n	8004518 <__cvt+0x84>
 80044f4:	f898 3000 	ldrb.w	r3, [r8]
 80044f8:	2b30      	cmp	r3, #48	; 0x30
 80044fa:	d10a      	bne.n	8004512 <__cvt+0x7e>
 80044fc:	2200      	movs	r2, #0
 80044fe:	2300      	movs	r3, #0
 8004500:	4620      	mov	r0, r4
 8004502:	4631      	mov	r1, r6
 8004504:	f7fc fa50 	bl	80009a8 <__aeabi_dcmpeq>
 8004508:	b918      	cbnz	r0, 8004512 <__cvt+0x7e>
 800450a:	f1c5 0501 	rsb	r5, r5, #1
 800450e:	f8ca 5000 	str.w	r5, [sl]
 8004512:	f8da 3000 	ldr.w	r3, [sl]
 8004516:	4499      	add	r9, r3
 8004518:	2200      	movs	r2, #0
 800451a:	2300      	movs	r3, #0
 800451c:	4620      	mov	r0, r4
 800451e:	4631      	mov	r1, r6
 8004520:	f7fc fa42 	bl	80009a8 <__aeabi_dcmpeq>
 8004524:	b938      	cbnz	r0, 8004536 <__cvt+0xa2>
 8004526:	2230      	movs	r2, #48	; 0x30
 8004528:	9b07      	ldr	r3, [sp, #28]
 800452a:	454b      	cmp	r3, r9
 800452c:	d205      	bcs.n	800453a <__cvt+0xa6>
 800452e:	1c59      	adds	r1, r3, #1
 8004530:	9107      	str	r1, [sp, #28]
 8004532:	701a      	strb	r2, [r3, #0]
 8004534:	e7f8      	b.n	8004528 <__cvt+0x94>
 8004536:	f8cd 901c 	str.w	r9, [sp, #28]
 800453a:	4640      	mov	r0, r8
 800453c:	9b07      	ldr	r3, [sp, #28]
 800453e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004540:	eba3 0308 	sub.w	r3, r3, r8
 8004544:	6013      	str	r3, [r2, #0]
 8004546:	b008      	add	sp, #32
 8004548:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800454c <__exponent>:
 800454c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800454e:	2900      	cmp	r1, #0
 8004550:	bfb4      	ite	lt
 8004552:	232d      	movlt	r3, #45	; 0x2d
 8004554:	232b      	movge	r3, #43	; 0x2b
 8004556:	4604      	mov	r4, r0
 8004558:	bfb8      	it	lt
 800455a:	4249      	neglt	r1, r1
 800455c:	2909      	cmp	r1, #9
 800455e:	f804 2b02 	strb.w	r2, [r4], #2
 8004562:	7043      	strb	r3, [r0, #1]
 8004564:	dd21      	ble.n	80045aa <__exponent+0x5e>
 8004566:	f10d 0307 	add.w	r3, sp, #7
 800456a:	461f      	mov	r7, r3
 800456c:	260a      	movs	r6, #10
 800456e:	fb91 f5f6 	sdiv	r5, r1, r6
 8004572:	fb06 1115 	mls	r1, r6, r5, r1
 8004576:	2d09      	cmp	r5, #9
 8004578:	f101 0130 	add.w	r1, r1, #48	; 0x30
 800457c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004580:	f103 32ff 	add.w	r2, r3, #4294967295
 8004584:	4629      	mov	r1, r5
 8004586:	dc09      	bgt.n	800459c <__exponent+0x50>
 8004588:	3130      	adds	r1, #48	; 0x30
 800458a:	3b02      	subs	r3, #2
 800458c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004590:	42bb      	cmp	r3, r7
 8004592:	4622      	mov	r2, r4
 8004594:	d304      	bcc.n	80045a0 <__exponent+0x54>
 8004596:	1a10      	subs	r0, r2, r0
 8004598:	b003      	add	sp, #12
 800459a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800459c:	4613      	mov	r3, r2
 800459e:	e7e6      	b.n	800456e <__exponent+0x22>
 80045a0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80045a4:	f804 2b01 	strb.w	r2, [r4], #1
 80045a8:	e7f2      	b.n	8004590 <__exponent+0x44>
 80045aa:	2330      	movs	r3, #48	; 0x30
 80045ac:	4419      	add	r1, r3
 80045ae:	7083      	strb	r3, [r0, #2]
 80045b0:	1d02      	adds	r2, r0, #4
 80045b2:	70c1      	strb	r1, [r0, #3]
 80045b4:	e7ef      	b.n	8004596 <__exponent+0x4a>
	...

080045b8 <_printf_float>:
 80045b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045bc:	b091      	sub	sp, #68	; 0x44
 80045be:	460c      	mov	r4, r1
 80045c0:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 80045c2:	4693      	mov	fp, r2
 80045c4:	461e      	mov	r6, r3
 80045c6:	4605      	mov	r5, r0
 80045c8:	f001 fa16 	bl	80059f8 <_localeconv_r>
 80045cc:	6803      	ldr	r3, [r0, #0]
 80045ce:	4618      	mov	r0, r3
 80045d0:	9309      	str	r3, [sp, #36]	; 0x24
 80045d2:	f7fb fdbd 	bl	8000150 <strlen>
 80045d6:	2300      	movs	r3, #0
 80045d8:	930e      	str	r3, [sp, #56]	; 0x38
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	900a      	str	r0, [sp, #40]	; 0x28
 80045de:	3307      	adds	r3, #7
 80045e0:	f023 0307 	bic.w	r3, r3, #7
 80045e4:	f103 0208 	add.w	r2, r3, #8
 80045e8:	f894 8018 	ldrb.w	r8, [r4, #24]
 80045ec:	f8d4 a000 	ldr.w	sl, [r4]
 80045f0:	603a      	str	r2, [r7, #0]
 80045f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045f6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80045fa:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 80045fe:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004602:	930b      	str	r3, [sp, #44]	; 0x2c
 8004604:	f04f 32ff 	mov.w	r2, #4294967295
 8004608:	4ba6      	ldr	r3, [pc, #664]	; (80048a4 <_printf_float+0x2ec>)
 800460a:	4638      	mov	r0, r7
 800460c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800460e:	f7fc f9fd 	bl	8000a0c <__aeabi_dcmpun>
 8004612:	bb68      	cbnz	r0, 8004670 <_printf_float+0xb8>
 8004614:	f04f 32ff 	mov.w	r2, #4294967295
 8004618:	4ba2      	ldr	r3, [pc, #648]	; (80048a4 <_printf_float+0x2ec>)
 800461a:	4638      	mov	r0, r7
 800461c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800461e:	f7fc f9d7 	bl	80009d0 <__aeabi_dcmple>
 8004622:	bb28      	cbnz	r0, 8004670 <_printf_float+0xb8>
 8004624:	2200      	movs	r2, #0
 8004626:	2300      	movs	r3, #0
 8004628:	4638      	mov	r0, r7
 800462a:	4649      	mov	r1, r9
 800462c:	f7fc f9c6 	bl	80009bc <__aeabi_dcmplt>
 8004630:	b110      	cbz	r0, 8004638 <_printf_float+0x80>
 8004632:	232d      	movs	r3, #45	; 0x2d
 8004634:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004638:	4f9b      	ldr	r7, [pc, #620]	; (80048a8 <_printf_float+0x2f0>)
 800463a:	4b9c      	ldr	r3, [pc, #624]	; (80048ac <_printf_float+0x2f4>)
 800463c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004640:	bf98      	it	ls
 8004642:	461f      	movls	r7, r3
 8004644:	2303      	movs	r3, #3
 8004646:	f04f 0900 	mov.w	r9, #0
 800464a:	6123      	str	r3, [r4, #16]
 800464c:	f02a 0304 	bic.w	r3, sl, #4
 8004650:	6023      	str	r3, [r4, #0]
 8004652:	9600      	str	r6, [sp, #0]
 8004654:	465b      	mov	r3, fp
 8004656:	aa0f      	add	r2, sp, #60	; 0x3c
 8004658:	4621      	mov	r1, r4
 800465a:	4628      	mov	r0, r5
 800465c:	f000 f9e2 	bl	8004a24 <_printf_common>
 8004660:	3001      	adds	r0, #1
 8004662:	f040 8090 	bne.w	8004786 <_printf_float+0x1ce>
 8004666:	f04f 30ff 	mov.w	r0, #4294967295
 800466a:	b011      	add	sp, #68	; 0x44
 800466c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004670:	463a      	mov	r2, r7
 8004672:	464b      	mov	r3, r9
 8004674:	4638      	mov	r0, r7
 8004676:	4649      	mov	r1, r9
 8004678:	f7fc f9c8 	bl	8000a0c <__aeabi_dcmpun>
 800467c:	b110      	cbz	r0, 8004684 <_printf_float+0xcc>
 800467e:	4f8c      	ldr	r7, [pc, #560]	; (80048b0 <_printf_float+0x2f8>)
 8004680:	4b8c      	ldr	r3, [pc, #560]	; (80048b4 <_printf_float+0x2fc>)
 8004682:	e7db      	b.n	800463c <_printf_float+0x84>
 8004684:	6863      	ldr	r3, [r4, #4]
 8004686:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 800468a:	1c59      	adds	r1, r3, #1
 800468c:	a80d      	add	r0, sp, #52	; 0x34
 800468e:	a90e      	add	r1, sp, #56	; 0x38
 8004690:	d140      	bne.n	8004714 <_printf_float+0x15c>
 8004692:	2306      	movs	r3, #6
 8004694:	6063      	str	r3, [r4, #4]
 8004696:	f04f 0c00 	mov.w	ip, #0
 800469a:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 800469e:	e9cd 2301 	strd	r2, r3, [sp, #4]
 80046a2:	6863      	ldr	r3, [r4, #4]
 80046a4:	6022      	str	r2, [r4, #0]
 80046a6:	e9cd 0803 	strd	r0, r8, [sp, #12]
 80046aa:	9300      	str	r3, [sp, #0]
 80046ac:	463a      	mov	r2, r7
 80046ae:	464b      	mov	r3, r9
 80046b0:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 80046b4:	4628      	mov	r0, r5
 80046b6:	f7ff feed 	bl	8004494 <__cvt>
 80046ba:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 80046be:	2b47      	cmp	r3, #71	; 0x47
 80046c0:	4607      	mov	r7, r0
 80046c2:	d109      	bne.n	80046d8 <_printf_float+0x120>
 80046c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80046c6:	1cd8      	adds	r0, r3, #3
 80046c8:	db02      	blt.n	80046d0 <_printf_float+0x118>
 80046ca:	6862      	ldr	r2, [r4, #4]
 80046cc:	4293      	cmp	r3, r2
 80046ce:	dd47      	ble.n	8004760 <_printf_float+0x1a8>
 80046d0:	f1a8 0802 	sub.w	r8, r8, #2
 80046d4:	fa5f f888 	uxtb.w	r8, r8
 80046d8:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 80046dc:	990d      	ldr	r1, [sp, #52]	; 0x34
 80046de:	d824      	bhi.n	800472a <_printf_float+0x172>
 80046e0:	3901      	subs	r1, #1
 80046e2:	4642      	mov	r2, r8
 80046e4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80046e8:	910d      	str	r1, [sp, #52]	; 0x34
 80046ea:	f7ff ff2f 	bl	800454c <__exponent>
 80046ee:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80046f0:	4681      	mov	r9, r0
 80046f2:	1813      	adds	r3, r2, r0
 80046f4:	2a01      	cmp	r2, #1
 80046f6:	6123      	str	r3, [r4, #16]
 80046f8:	dc02      	bgt.n	8004700 <_printf_float+0x148>
 80046fa:	6822      	ldr	r2, [r4, #0]
 80046fc:	07d1      	lsls	r1, r2, #31
 80046fe:	d501      	bpl.n	8004704 <_printf_float+0x14c>
 8004700:	3301      	adds	r3, #1
 8004702:	6123      	str	r3, [r4, #16]
 8004704:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8004708:	2b00      	cmp	r3, #0
 800470a:	d0a2      	beq.n	8004652 <_printf_float+0x9a>
 800470c:	232d      	movs	r3, #45	; 0x2d
 800470e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004712:	e79e      	b.n	8004652 <_printf_float+0x9a>
 8004714:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8004718:	f000 816e 	beq.w	80049f8 <_printf_float+0x440>
 800471c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004720:	d1b9      	bne.n	8004696 <_printf_float+0xde>
 8004722:	2b00      	cmp	r3, #0
 8004724:	d1b7      	bne.n	8004696 <_printf_float+0xde>
 8004726:	2301      	movs	r3, #1
 8004728:	e7b4      	b.n	8004694 <_printf_float+0xdc>
 800472a:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 800472e:	d119      	bne.n	8004764 <_printf_float+0x1ac>
 8004730:	2900      	cmp	r1, #0
 8004732:	6863      	ldr	r3, [r4, #4]
 8004734:	dd0c      	ble.n	8004750 <_printf_float+0x198>
 8004736:	6121      	str	r1, [r4, #16]
 8004738:	b913      	cbnz	r3, 8004740 <_printf_float+0x188>
 800473a:	6822      	ldr	r2, [r4, #0]
 800473c:	07d2      	lsls	r2, r2, #31
 800473e:	d502      	bpl.n	8004746 <_printf_float+0x18e>
 8004740:	3301      	adds	r3, #1
 8004742:	440b      	add	r3, r1
 8004744:	6123      	str	r3, [r4, #16]
 8004746:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004748:	f04f 0900 	mov.w	r9, #0
 800474c:	65a3      	str	r3, [r4, #88]	; 0x58
 800474e:	e7d9      	b.n	8004704 <_printf_float+0x14c>
 8004750:	b913      	cbnz	r3, 8004758 <_printf_float+0x1a0>
 8004752:	6822      	ldr	r2, [r4, #0]
 8004754:	07d0      	lsls	r0, r2, #31
 8004756:	d501      	bpl.n	800475c <_printf_float+0x1a4>
 8004758:	3302      	adds	r3, #2
 800475a:	e7f3      	b.n	8004744 <_printf_float+0x18c>
 800475c:	2301      	movs	r3, #1
 800475e:	e7f1      	b.n	8004744 <_printf_float+0x18c>
 8004760:	f04f 0867 	mov.w	r8, #103	; 0x67
 8004764:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8004768:	4293      	cmp	r3, r2
 800476a:	db05      	blt.n	8004778 <_printf_float+0x1c0>
 800476c:	6822      	ldr	r2, [r4, #0]
 800476e:	6123      	str	r3, [r4, #16]
 8004770:	07d1      	lsls	r1, r2, #31
 8004772:	d5e8      	bpl.n	8004746 <_printf_float+0x18e>
 8004774:	3301      	adds	r3, #1
 8004776:	e7e5      	b.n	8004744 <_printf_float+0x18c>
 8004778:	2b00      	cmp	r3, #0
 800477a:	bfcc      	ite	gt
 800477c:	2301      	movgt	r3, #1
 800477e:	f1c3 0302 	rsble	r3, r3, #2
 8004782:	4413      	add	r3, r2
 8004784:	e7de      	b.n	8004744 <_printf_float+0x18c>
 8004786:	6823      	ldr	r3, [r4, #0]
 8004788:	055a      	lsls	r2, r3, #21
 800478a:	d407      	bmi.n	800479c <_printf_float+0x1e4>
 800478c:	6923      	ldr	r3, [r4, #16]
 800478e:	463a      	mov	r2, r7
 8004790:	4659      	mov	r1, fp
 8004792:	4628      	mov	r0, r5
 8004794:	47b0      	blx	r6
 8004796:	3001      	adds	r0, #1
 8004798:	d129      	bne.n	80047ee <_printf_float+0x236>
 800479a:	e764      	b.n	8004666 <_printf_float+0xae>
 800479c:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 80047a0:	f240 80d7 	bls.w	8004952 <_printf_float+0x39a>
 80047a4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80047a8:	2200      	movs	r2, #0
 80047aa:	2300      	movs	r3, #0
 80047ac:	f7fc f8fc 	bl	80009a8 <__aeabi_dcmpeq>
 80047b0:	b388      	cbz	r0, 8004816 <_printf_float+0x25e>
 80047b2:	2301      	movs	r3, #1
 80047b4:	4a40      	ldr	r2, [pc, #256]	; (80048b8 <_printf_float+0x300>)
 80047b6:	4659      	mov	r1, fp
 80047b8:	4628      	mov	r0, r5
 80047ba:	47b0      	blx	r6
 80047bc:	3001      	adds	r0, #1
 80047be:	f43f af52 	beq.w	8004666 <_printf_float+0xae>
 80047c2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80047c6:	429a      	cmp	r2, r3
 80047c8:	db02      	blt.n	80047d0 <_printf_float+0x218>
 80047ca:	6823      	ldr	r3, [r4, #0]
 80047cc:	07d8      	lsls	r0, r3, #31
 80047ce:	d50e      	bpl.n	80047ee <_printf_float+0x236>
 80047d0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80047d4:	4659      	mov	r1, fp
 80047d6:	4628      	mov	r0, r5
 80047d8:	47b0      	blx	r6
 80047da:	3001      	adds	r0, #1
 80047dc:	f43f af43 	beq.w	8004666 <_printf_float+0xae>
 80047e0:	2700      	movs	r7, #0
 80047e2:	f104 081a 	add.w	r8, r4, #26
 80047e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80047e8:	3b01      	subs	r3, #1
 80047ea:	42bb      	cmp	r3, r7
 80047ec:	dc09      	bgt.n	8004802 <_printf_float+0x24a>
 80047ee:	6823      	ldr	r3, [r4, #0]
 80047f0:	079f      	lsls	r7, r3, #30
 80047f2:	f100 80fd 	bmi.w	80049f0 <_printf_float+0x438>
 80047f6:	68e0      	ldr	r0, [r4, #12]
 80047f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80047fa:	4298      	cmp	r0, r3
 80047fc:	bfb8      	it	lt
 80047fe:	4618      	movlt	r0, r3
 8004800:	e733      	b.n	800466a <_printf_float+0xb2>
 8004802:	2301      	movs	r3, #1
 8004804:	4642      	mov	r2, r8
 8004806:	4659      	mov	r1, fp
 8004808:	4628      	mov	r0, r5
 800480a:	47b0      	blx	r6
 800480c:	3001      	adds	r0, #1
 800480e:	f43f af2a 	beq.w	8004666 <_printf_float+0xae>
 8004812:	3701      	adds	r7, #1
 8004814:	e7e7      	b.n	80047e6 <_printf_float+0x22e>
 8004816:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004818:	2b00      	cmp	r3, #0
 800481a:	dc2b      	bgt.n	8004874 <_printf_float+0x2bc>
 800481c:	2301      	movs	r3, #1
 800481e:	4a26      	ldr	r2, [pc, #152]	; (80048b8 <_printf_float+0x300>)
 8004820:	4659      	mov	r1, fp
 8004822:	4628      	mov	r0, r5
 8004824:	47b0      	blx	r6
 8004826:	3001      	adds	r0, #1
 8004828:	f43f af1d 	beq.w	8004666 <_printf_float+0xae>
 800482c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800482e:	b923      	cbnz	r3, 800483a <_printf_float+0x282>
 8004830:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004832:	b913      	cbnz	r3, 800483a <_printf_float+0x282>
 8004834:	6823      	ldr	r3, [r4, #0]
 8004836:	07d9      	lsls	r1, r3, #31
 8004838:	d5d9      	bpl.n	80047ee <_printf_float+0x236>
 800483a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800483e:	4659      	mov	r1, fp
 8004840:	4628      	mov	r0, r5
 8004842:	47b0      	blx	r6
 8004844:	3001      	adds	r0, #1
 8004846:	f43f af0e 	beq.w	8004666 <_printf_float+0xae>
 800484a:	f04f 0800 	mov.w	r8, #0
 800484e:	f104 091a 	add.w	r9, r4, #26
 8004852:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004854:	425b      	negs	r3, r3
 8004856:	4543      	cmp	r3, r8
 8004858:	dc01      	bgt.n	800485e <_printf_float+0x2a6>
 800485a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800485c:	e797      	b.n	800478e <_printf_float+0x1d6>
 800485e:	2301      	movs	r3, #1
 8004860:	464a      	mov	r2, r9
 8004862:	4659      	mov	r1, fp
 8004864:	4628      	mov	r0, r5
 8004866:	47b0      	blx	r6
 8004868:	3001      	adds	r0, #1
 800486a:	f43f aefc 	beq.w	8004666 <_printf_float+0xae>
 800486e:	f108 0801 	add.w	r8, r8, #1
 8004872:	e7ee      	b.n	8004852 <_printf_float+0x29a>
 8004874:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004876:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004878:	429a      	cmp	r2, r3
 800487a:	bfa8      	it	ge
 800487c:	461a      	movge	r2, r3
 800487e:	2a00      	cmp	r2, #0
 8004880:	4690      	mov	r8, r2
 8004882:	dd07      	ble.n	8004894 <_printf_float+0x2dc>
 8004884:	4613      	mov	r3, r2
 8004886:	4659      	mov	r1, fp
 8004888:	463a      	mov	r2, r7
 800488a:	4628      	mov	r0, r5
 800488c:	47b0      	blx	r6
 800488e:	3001      	adds	r0, #1
 8004890:	f43f aee9 	beq.w	8004666 <_printf_float+0xae>
 8004894:	f104 031a 	add.w	r3, r4, #26
 8004898:	f04f 0a00 	mov.w	sl, #0
 800489c:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 80048a0:	930b      	str	r3, [sp, #44]	; 0x2c
 80048a2:	e015      	b.n	80048d0 <_printf_float+0x318>
 80048a4:	7fefffff 	.word	0x7fefffff
 80048a8:	080075d8 	.word	0x080075d8
 80048ac:	080075d4 	.word	0x080075d4
 80048b0:	080075e0 	.word	0x080075e0
 80048b4:	080075dc 	.word	0x080075dc
 80048b8:	080075e4 	.word	0x080075e4
 80048bc:	2301      	movs	r3, #1
 80048be:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80048c0:	4659      	mov	r1, fp
 80048c2:	4628      	mov	r0, r5
 80048c4:	47b0      	blx	r6
 80048c6:	3001      	adds	r0, #1
 80048c8:	f43f aecd 	beq.w	8004666 <_printf_float+0xae>
 80048cc:	f10a 0a01 	add.w	sl, sl, #1
 80048d0:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 80048d4:	eba9 0308 	sub.w	r3, r9, r8
 80048d8:	4553      	cmp	r3, sl
 80048da:	dcef      	bgt.n	80048bc <_printf_float+0x304>
 80048dc:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80048e0:	429a      	cmp	r2, r3
 80048e2:	444f      	add	r7, r9
 80048e4:	db14      	blt.n	8004910 <_printf_float+0x358>
 80048e6:	6823      	ldr	r3, [r4, #0]
 80048e8:	07da      	lsls	r2, r3, #31
 80048ea:	d411      	bmi.n	8004910 <_printf_float+0x358>
 80048ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80048ee:	990d      	ldr	r1, [sp, #52]	; 0x34
 80048f0:	eba3 0209 	sub.w	r2, r3, r9
 80048f4:	eba3 0901 	sub.w	r9, r3, r1
 80048f8:	4591      	cmp	r9, r2
 80048fa:	bfa8      	it	ge
 80048fc:	4691      	movge	r9, r2
 80048fe:	f1b9 0f00 	cmp.w	r9, #0
 8004902:	dc0d      	bgt.n	8004920 <_printf_float+0x368>
 8004904:	2700      	movs	r7, #0
 8004906:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800490a:	f104 081a 	add.w	r8, r4, #26
 800490e:	e018      	b.n	8004942 <_printf_float+0x38a>
 8004910:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004914:	4659      	mov	r1, fp
 8004916:	4628      	mov	r0, r5
 8004918:	47b0      	blx	r6
 800491a:	3001      	adds	r0, #1
 800491c:	d1e6      	bne.n	80048ec <_printf_float+0x334>
 800491e:	e6a2      	b.n	8004666 <_printf_float+0xae>
 8004920:	464b      	mov	r3, r9
 8004922:	463a      	mov	r2, r7
 8004924:	4659      	mov	r1, fp
 8004926:	4628      	mov	r0, r5
 8004928:	47b0      	blx	r6
 800492a:	3001      	adds	r0, #1
 800492c:	d1ea      	bne.n	8004904 <_printf_float+0x34c>
 800492e:	e69a      	b.n	8004666 <_printf_float+0xae>
 8004930:	2301      	movs	r3, #1
 8004932:	4642      	mov	r2, r8
 8004934:	4659      	mov	r1, fp
 8004936:	4628      	mov	r0, r5
 8004938:	47b0      	blx	r6
 800493a:	3001      	adds	r0, #1
 800493c:	f43f ae93 	beq.w	8004666 <_printf_float+0xae>
 8004940:	3701      	adds	r7, #1
 8004942:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004946:	1a9b      	subs	r3, r3, r2
 8004948:	eba3 0309 	sub.w	r3, r3, r9
 800494c:	42bb      	cmp	r3, r7
 800494e:	dcef      	bgt.n	8004930 <_printf_float+0x378>
 8004950:	e74d      	b.n	80047ee <_printf_float+0x236>
 8004952:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004954:	2a01      	cmp	r2, #1
 8004956:	dc01      	bgt.n	800495c <_printf_float+0x3a4>
 8004958:	07db      	lsls	r3, r3, #31
 800495a:	d538      	bpl.n	80049ce <_printf_float+0x416>
 800495c:	2301      	movs	r3, #1
 800495e:	463a      	mov	r2, r7
 8004960:	4659      	mov	r1, fp
 8004962:	4628      	mov	r0, r5
 8004964:	47b0      	blx	r6
 8004966:	3001      	adds	r0, #1
 8004968:	f43f ae7d 	beq.w	8004666 <_printf_float+0xae>
 800496c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004970:	4659      	mov	r1, fp
 8004972:	4628      	mov	r0, r5
 8004974:	47b0      	blx	r6
 8004976:	3001      	adds	r0, #1
 8004978:	f107 0701 	add.w	r7, r7, #1
 800497c:	f43f ae73 	beq.w	8004666 <_printf_float+0xae>
 8004980:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004984:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004986:	2200      	movs	r2, #0
 8004988:	f103 38ff 	add.w	r8, r3, #4294967295
 800498c:	2300      	movs	r3, #0
 800498e:	f7fc f80b 	bl	80009a8 <__aeabi_dcmpeq>
 8004992:	b9c0      	cbnz	r0, 80049c6 <_printf_float+0x40e>
 8004994:	4643      	mov	r3, r8
 8004996:	463a      	mov	r2, r7
 8004998:	4659      	mov	r1, fp
 800499a:	4628      	mov	r0, r5
 800499c:	47b0      	blx	r6
 800499e:	3001      	adds	r0, #1
 80049a0:	d10d      	bne.n	80049be <_printf_float+0x406>
 80049a2:	e660      	b.n	8004666 <_printf_float+0xae>
 80049a4:	2301      	movs	r3, #1
 80049a6:	4642      	mov	r2, r8
 80049a8:	4659      	mov	r1, fp
 80049aa:	4628      	mov	r0, r5
 80049ac:	47b0      	blx	r6
 80049ae:	3001      	adds	r0, #1
 80049b0:	f43f ae59 	beq.w	8004666 <_printf_float+0xae>
 80049b4:	3701      	adds	r7, #1
 80049b6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80049b8:	3b01      	subs	r3, #1
 80049ba:	42bb      	cmp	r3, r7
 80049bc:	dcf2      	bgt.n	80049a4 <_printf_float+0x3ec>
 80049be:	464b      	mov	r3, r9
 80049c0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80049c4:	e6e4      	b.n	8004790 <_printf_float+0x1d8>
 80049c6:	2700      	movs	r7, #0
 80049c8:	f104 081a 	add.w	r8, r4, #26
 80049cc:	e7f3      	b.n	80049b6 <_printf_float+0x3fe>
 80049ce:	2301      	movs	r3, #1
 80049d0:	e7e1      	b.n	8004996 <_printf_float+0x3de>
 80049d2:	2301      	movs	r3, #1
 80049d4:	4642      	mov	r2, r8
 80049d6:	4659      	mov	r1, fp
 80049d8:	4628      	mov	r0, r5
 80049da:	47b0      	blx	r6
 80049dc:	3001      	adds	r0, #1
 80049de:	f43f ae42 	beq.w	8004666 <_printf_float+0xae>
 80049e2:	3701      	adds	r7, #1
 80049e4:	68e3      	ldr	r3, [r4, #12]
 80049e6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80049e8:	1a9b      	subs	r3, r3, r2
 80049ea:	42bb      	cmp	r3, r7
 80049ec:	dcf1      	bgt.n	80049d2 <_printf_float+0x41a>
 80049ee:	e702      	b.n	80047f6 <_printf_float+0x23e>
 80049f0:	2700      	movs	r7, #0
 80049f2:	f104 0819 	add.w	r8, r4, #25
 80049f6:	e7f5      	b.n	80049e4 <_printf_float+0x42c>
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	f43f ae94 	beq.w	8004726 <_printf_float+0x16e>
 80049fe:	f04f 0c00 	mov.w	ip, #0
 8004a02:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8004a06:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 8004a0a:	6022      	str	r2, [r4, #0]
 8004a0c:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8004a10:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8004a14:	9300      	str	r3, [sp, #0]
 8004a16:	463a      	mov	r2, r7
 8004a18:	464b      	mov	r3, r9
 8004a1a:	4628      	mov	r0, r5
 8004a1c:	f7ff fd3a 	bl	8004494 <__cvt>
 8004a20:	4607      	mov	r7, r0
 8004a22:	e64f      	b.n	80046c4 <_printf_float+0x10c>

08004a24 <_printf_common>:
 8004a24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a28:	4691      	mov	r9, r2
 8004a2a:	461f      	mov	r7, r3
 8004a2c:	688a      	ldr	r2, [r1, #8]
 8004a2e:	690b      	ldr	r3, [r1, #16]
 8004a30:	4606      	mov	r6, r0
 8004a32:	4293      	cmp	r3, r2
 8004a34:	bfb8      	it	lt
 8004a36:	4613      	movlt	r3, r2
 8004a38:	f8c9 3000 	str.w	r3, [r9]
 8004a3c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004a40:	460c      	mov	r4, r1
 8004a42:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004a46:	b112      	cbz	r2, 8004a4e <_printf_common+0x2a>
 8004a48:	3301      	adds	r3, #1
 8004a4a:	f8c9 3000 	str.w	r3, [r9]
 8004a4e:	6823      	ldr	r3, [r4, #0]
 8004a50:	0699      	lsls	r1, r3, #26
 8004a52:	bf42      	ittt	mi
 8004a54:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004a58:	3302      	addmi	r3, #2
 8004a5a:	f8c9 3000 	strmi.w	r3, [r9]
 8004a5e:	6825      	ldr	r5, [r4, #0]
 8004a60:	f015 0506 	ands.w	r5, r5, #6
 8004a64:	d107      	bne.n	8004a76 <_printf_common+0x52>
 8004a66:	f104 0a19 	add.w	sl, r4, #25
 8004a6a:	68e3      	ldr	r3, [r4, #12]
 8004a6c:	f8d9 2000 	ldr.w	r2, [r9]
 8004a70:	1a9b      	subs	r3, r3, r2
 8004a72:	42ab      	cmp	r3, r5
 8004a74:	dc29      	bgt.n	8004aca <_printf_common+0xa6>
 8004a76:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004a7a:	6822      	ldr	r2, [r4, #0]
 8004a7c:	3300      	adds	r3, #0
 8004a7e:	bf18      	it	ne
 8004a80:	2301      	movne	r3, #1
 8004a82:	0692      	lsls	r2, r2, #26
 8004a84:	d42e      	bmi.n	8004ae4 <_printf_common+0xc0>
 8004a86:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004a8a:	4639      	mov	r1, r7
 8004a8c:	4630      	mov	r0, r6
 8004a8e:	47c0      	blx	r8
 8004a90:	3001      	adds	r0, #1
 8004a92:	d021      	beq.n	8004ad8 <_printf_common+0xb4>
 8004a94:	6823      	ldr	r3, [r4, #0]
 8004a96:	68e5      	ldr	r5, [r4, #12]
 8004a98:	f003 0306 	and.w	r3, r3, #6
 8004a9c:	2b04      	cmp	r3, #4
 8004a9e:	bf18      	it	ne
 8004aa0:	2500      	movne	r5, #0
 8004aa2:	f8d9 2000 	ldr.w	r2, [r9]
 8004aa6:	f04f 0900 	mov.w	r9, #0
 8004aaa:	bf08      	it	eq
 8004aac:	1aad      	subeq	r5, r5, r2
 8004aae:	68a3      	ldr	r3, [r4, #8]
 8004ab0:	6922      	ldr	r2, [r4, #16]
 8004ab2:	bf08      	it	eq
 8004ab4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	bfc4      	itt	gt
 8004abc:	1a9b      	subgt	r3, r3, r2
 8004abe:	18ed      	addgt	r5, r5, r3
 8004ac0:	341a      	adds	r4, #26
 8004ac2:	454d      	cmp	r5, r9
 8004ac4:	d11a      	bne.n	8004afc <_printf_common+0xd8>
 8004ac6:	2000      	movs	r0, #0
 8004ac8:	e008      	b.n	8004adc <_printf_common+0xb8>
 8004aca:	2301      	movs	r3, #1
 8004acc:	4652      	mov	r2, sl
 8004ace:	4639      	mov	r1, r7
 8004ad0:	4630      	mov	r0, r6
 8004ad2:	47c0      	blx	r8
 8004ad4:	3001      	adds	r0, #1
 8004ad6:	d103      	bne.n	8004ae0 <_printf_common+0xbc>
 8004ad8:	f04f 30ff 	mov.w	r0, #4294967295
 8004adc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ae0:	3501      	adds	r5, #1
 8004ae2:	e7c2      	b.n	8004a6a <_printf_common+0x46>
 8004ae4:	2030      	movs	r0, #48	; 0x30
 8004ae6:	18e1      	adds	r1, r4, r3
 8004ae8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004aec:	1c5a      	adds	r2, r3, #1
 8004aee:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004af2:	4422      	add	r2, r4
 8004af4:	3302      	adds	r3, #2
 8004af6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004afa:	e7c4      	b.n	8004a86 <_printf_common+0x62>
 8004afc:	2301      	movs	r3, #1
 8004afe:	4622      	mov	r2, r4
 8004b00:	4639      	mov	r1, r7
 8004b02:	4630      	mov	r0, r6
 8004b04:	47c0      	blx	r8
 8004b06:	3001      	adds	r0, #1
 8004b08:	d0e6      	beq.n	8004ad8 <_printf_common+0xb4>
 8004b0a:	f109 0901 	add.w	r9, r9, #1
 8004b0e:	e7d8      	b.n	8004ac2 <_printf_common+0x9e>

08004b10 <_printf_i>:
 8004b10:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004b14:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004b18:	460c      	mov	r4, r1
 8004b1a:	7e09      	ldrb	r1, [r1, #24]
 8004b1c:	b085      	sub	sp, #20
 8004b1e:	296e      	cmp	r1, #110	; 0x6e
 8004b20:	4617      	mov	r7, r2
 8004b22:	4606      	mov	r6, r0
 8004b24:	4698      	mov	r8, r3
 8004b26:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004b28:	f000 80b3 	beq.w	8004c92 <_printf_i+0x182>
 8004b2c:	d822      	bhi.n	8004b74 <_printf_i+0x64>
 8004b2e:	2963      	cmp	r1, #99	; 0x63
 8004b30:	d036      	beq.n	8004ba0 <_printf_i+0x90>
 8004b32:	d80a      	bhi.n	8004b4a <_printf_i+0x3a>
 8004b34:	2900      	cmp	r1, #0
 8004b36:	f000 80b9 	beq.w	8004cac <_printf_i+0x19c>
 8004b3a:	2958      	cmp	r1, #88	; 0x58
 8004b3c:	f000 8083 	beq.w	8004c46 <_printf_i+0x136>
 8004b40:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004b44:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004b48:	e032      	b.n	8004bb0 <_printf_i+0xa0>
 8004b4a:	2964      	cmp	r1, #100	; 0x64
 8004b4c:	d001      	beq.n	8004b52 <_printf_i+0x42>
 8004b4e:	2969      	cmp	r1, #105	; 0x69
 8004b50:	d1f6      	bne.n	8004b40 <_printf_i+0x30>
 8004b52:	6820      	ldr	r0, [r4, #0]
 8004b54:	6813      	ldr	r3, [r2, #0]
 8004b56:	0605      	lsls	r5, r0, #24
 8004b58:	f103 0104 	add.w	r1, r3, #4
 8004b5c:	d52a      	bpl.n	8004bb4 <_printf_i+0xa4>
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	6011      	str	r1, [r2, #0]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	da03      	bge.n	8004b6e <_printf_i+0x5e>
 8004b66:	222d      	movs	r2, #45	; 0x2d
 8004b68:	425b      	negs	r3, r3
 8004b6a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004b6e:	486f      	ldr	r0, [pc, #444]	; (8004d2c <_printf_i+0x21c>)
 8004b70:	220a      	movs	r2, #10
 8004b72:	e039      	b.n	8004be8 <_printf_i+0xd8>
 8004b74:	2973      	cmp	r1, #115	; 0x73
 8004b76:	f000 809d 	beq.w	8004cb4 <_printf_i+0x1a4>
 8004b7a:	d808      	bhi.n	8004b8e <_printf_i+0x7e>
 8004b7c:	296f      	cmp	r1, #111	; 0x6f
 8004b7e:	d020      	beq.n	8004bc2 <_printf_i+0xb2>
 8004b80:	2970      	cmp	r1, #112	; 0x70
 8004b82:	d1dd      	bne.n	8004b40 <_printf_i+0x30>
 8004b84:	6823      	ldr	r3, [r4, #0]
 8004b86:	f043 0320 	orr.w	r3, r3, #32
 8004b8a:	6023      	str	r3, [r4, #0]
 8004b8c:	e003      	b.n	8004b96 <_printf_i+0x86>
 8004b8e:	2975      	cmp	r1, #117	; 0x75
 8004b90:	d017      	beq.n	8004bc2 <_printf_i+0xb2>
 8004b92:	2978      	cmp	r1, #120	; 0x78
 8004b94:	d1d4      	bne.n	8004b40 <_printf_i+0x30>
 8004b96:	2378      	movs	r3, #120	; 0x78
 8004b98:	4865      	ldr	r0, [pc, #404]	; (8004d30 <_printf_i+0x220>)
 8004b9a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004b9e:	e055      	b.n	8004c4c <_printf_i+0x13c>
 8004ba0:	6813      	ldr	r3, [r2, #0]
 8004ba2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004ba6:	1d19      	adds	r1, r3, #4
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	6011      	str	r1, [r2, #0]
 8004bac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	e08c      	b.n	8004cce <_printf_i+0x1be>
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004bba:	6011      	str	r1, [r2, #0]
 8004bbc:	bf18      	it	ne
 8004bbe:	b21b      	sxthne	r3, r3
 8004bc0:	e7cf      	b.n	8004b62 <_printf_i+0x52>
 8004bc2:	6813      	ldr	r3, [r2, #0]
 8004bc4:	6825      	ldr	r5, [r4, #0]
 8004bc6:	1d18      	adds	r0, r3, #4
 8004bc8:	6010      	str	r0, [r2, #0]
 8004bca:	0628      	lsls	r0, r5, #24
 8004bcc:	d501      	bpl.n	8004bd2 <_printf_i+0xc2>
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	e002      	b.n	8004bd8 <_printf_i+0xc8>
 8004bd2:	0668      	lsls	r0, r5, #25
 8004bd4:	d5fb      	bpl.n	8004bce <_printf_i+0xbe>
 8004bd6:	881b      	ldrh	r3, [r3, #0]
 8004bd8:	296f      	cmp	r1, #111	; 0x6f
 8004bda:	bf14      	ite	ne
 8004bdc:	220a      	movne	r2, #10
 8004bde:	2208      	moveq	r2, #8
 8004be0:	4852      	ldr	r0, [pc, #328]	; (8004d2c <_printf_i+0x21c>)
 8004be2:	2100      	movs	r1, #0
 8004be4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004be8:	6865      	ldr	r5, [r4, #4]
 8004bea:	2d00      	cmp	r5, #0
 8004bec:	60a5      	str	r5, [r4, #8]
 8004bee:	f2c0 8095 	blt.w	8004d1c <_printf_i+0x20c>
 8004bf2:	6821      	ldr	r1, [r4, #0]
 8004bf4:	f021 0104 	bic.w	r1, r1, #4
 8004bf8:	6021      	str	r1, [r4, #0]
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d13d      	bne.n	8004c7a <_printf_i+0x16a>
 8004bfe:	2d00      	cmp	r5, #0
 8004c00:	f040 808e 	bne.w	8004d20 <_printf_i+0x210>
 8004c04:	4665      	mov	r5, ip
 8004c06:	2a08      	cmp	r2, #8
 8004c08:	d10b      	bne.n	8004c22 <_printf_i+0x112>
 8004c0a:	6823      	ldr	r3, [r4, #0]
 8004c0c:	07db      	lsls	r3, r3, #31
 8004c0e:	d508      	bpl.n	8004c22 <_printf_i+0x112>
 8004c10:	6923      	ldr	r3, [r4, #16]
 8004c12:	6862      	ldr	r2, [r4, #4]
 8004c14:	429a      	cmp	r2, r3
 8004c16:	bfde      	ittt	le
 8004c18:	2330      	movle	r3, #48	; 0x30
 8004c1a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004c1e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004c22:	ebac 0305 	sub.w	r3, ip, r5
 8004c26:	6123      	str	r3, [r4, #16]
 8004c28:	f8cd 8000 	str.w	r8, [sp]
 8004c2c:	463b      	mov	r3, r7
 8004c2e:	aa03      	add	r2, sp, #12
 8004c30:	4621      	mov	r1, r4
 8004c32:	4630      	mov	r0, r6
 8004c34:	f7ff fef6 	bl	8004a24 <_printf_common>
 8004c38:	3001      	adds	r0, #1
 8004c3a:	d14d      	bne.n	8004cd8 <_printf_i+0x1c8>
 8004c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8004c40:	b005      	add	sp, #20
 8004c42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004c46:	4839      	ldr	r0, [pc, #228]	; (8004d2c <_printf_i+0x21c>)
 8004c48:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004c4c:	6813      	ldr	r3, [r2, #0]
 8004c4e:	6821      	ldr	r1, [r4, #0]
 8004c50:	1d1d      	adds	r5, r3, #4
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	6015      	str	r5, [r2, #0]
 8004c56:	060a      	lsls	r2, r1, #24
 8004c58:	d50b      	bpl.n	8004c72 <_printf_i+0x162>
 8004c5a:	07ca      	lsls	r2, r1, #31
 8004c5c:	bf44      	itt	mi
 8004c5e:	f041 0120 	orrmi.w	r1, r1, #32
 8004c62:	6021      	strmi	r1, [r4, #0]
 8004c64:	b91b      	cbnz	r3, 8004c6e <_printf_i+0x15e>
 8004c66:	6822      	ldr	r2, [r4, #0]
 8004c68:	f022 0220 	bic.w	r2, r2, #32
 8004c6c:	6022      	str	r2, [r4, #0]
 8004c6e:	2210      	movs	r2, #16
 8004c70:	e7b7      	b.n	8004be2 <_printf_i+0xd2>
 8004c72:	064d      	lsls	r5, r1, #25
 8004c74:	bf48      	it	mi
 8004c76:	b29b      	uxthmi	r3, r3
 8004c78:	e7ef      	b.n	8004c5a <_printf_i+0x14a>
 8004c7a:	4665      	mov	r5, ip
 8004c7c:	fbb3 f1f2 	udiv	r1, r3, r2
 8004c80:	fb02 3311 	mls	r3, r2, r1, r3
 8004c84:	5cc3      	ldrb	r3, [r0, r3]
 8004c86:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004c8a:	460b      	mov	r3, r1
 8004c8c:	2900      	cmp	r1, #0
 8004c8e:	d1f5      	bne.n	8004c7c <_printf_i+0x16c>
 8004c90:	e7b9      	b.n	8004c06 <_printf_i+0xf6>
 8004c92:	6813      	ldr	r3, [r2, #0]
 8004c94:	6825      	ldr	r5, [r4, #0]
 8004c96:	1d18      	adds	r0, r3, #4
 8004c98:	6961      	ldr	r1, [r4, #20]
 8004c9a:	6010      	str	r0, [r2, #0]
 8004c9c:	0628      	lsls	r0, r5, #24
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	d501      	bpl.n	8004ca6 <_printf_i+0x196>
 8004ca2:	6019      	str	r1, [r3, #0]
 8004ca4:	e002      	b.n	8004cac <_printf_i+0x19c>
 8004ca6:	066a      	lsls	r2, r5, #25
 8004ca8:	d5fb      	bpl.n	8004ca2 <_printf_i+0x192>
 8004caa:	8019      	strh	r1, [r3, #0]
 8004cac:	2300      	movs	r3, #0
 8004cae:	4665      	mov	r5, ip
 8004cb0:	6123      	str	r3, [r4, #16]
 8004cb2:	e7b9      	b.n	8004c28 <_printf_i+0x118>
 8004cb4:	6813      	ldr	r3, [r2, #0]
 8004cb6:	1d19      	adds	r1, r3, #4
 8004cb8:	6011      	str	r1, [r2, #0]
 8004cba:	681d      	ldr	r5, [r3, #0]
 8004cbc:	6862      	ldr	r2, [r4, #4]
 8004cbe:	2100      	movs	r1, #0
 8004cc0:	4628      	mov	r0, r5
 8004cc2:	f000 feaf 	bl	8005a24 <memchr>
 8004cc6:	b108      	cbz	r0, 8004ccc <_printf_i+0x1bc>
 8004cc8:	1b40      	subs	r0, r0, r5
 8004cca:	6060      	str	r0, [r4, #4]
 8004ccc:	6863      	ldr	r3, [r4, #4]
 8004cce:	6123      	str	r3, [r4, #16]
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004cd6:	e7a7      	b.n	8004c28 <_printf_i+0x118>
 8004cd8:	6923      	ldr	r3, [r4, #16]
 8004cda:	462a      	mov	r2, r5
 8004cdc:	4639      	mov	r1, r7
 8004cde:	4630      	mov	r0, r6
 8004ce0:	47c0      	blx	r8
 8004ce2:	3001      	adds	r0, #1
 8004ce4:	d0aa      	beq.n	8004c3c <_printf_i+0x12c>
 8004ce6:	6823      	ldr	r3, [r4, #0]
 8004ce8:	079b      	lsls	r3, r3, #30
 8004cea:	d413      	bmi.n	8004d14 <_printf_i+0x204>
 8004cec:	68e0      	ldr	r0, [r4, #12]
 8004cee:	9b03      	ldr	r3, [sp, #12]
 8004cf0:	4298      	cmp	r0, r3
 8004cf2:	bfb8      	it	lt
 8004cf4:	4618      	movlt	r0, r3
 8004cf6:	e7a3      	b.n	8004c40 <_printf_i+0x130>
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	464a      	mov	r2, r9
 8004cfc:	4639      	mov	r1, r7
 8004cfe:	4630      	mov	r0, r6
 8004d00:	47c0      	blx	r8
 8004d02:	3001      	adds	r0, #1
 8004d04:	d09a      	beq.n	8004c3c <_printf_i+0x12c>
 8004d06:	3501      	adds	r5, #1
 8004d08:	68e3      	ldr	r3, [r4, #12]
 8004d0a:	9a03      	ldr	r2, [sp, #12]
 8004d0c:	1a9b      	subs	r3, r3, r2
 8004d0e:	42ab      	cmp	r3, r5
 8004d10:	dcf2      	bgt.n	8004cf8 <_printf_i+0x1e8>
 8004d12:	e7eb      	b.n	8004cec <_printf_i+0x1dc>
 8004d14:	2500      	movs	r5, #0
 8004d16:	f104 0919 	add.w	r9, r4, #25
 8004d1a:	e7f5      	b.n	8004d08 <_printf_i+0x1f8>
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d1ac      	bne.n	8004c7a <_printf_i+0x16a>
 8004d20:	7803      	ldrb	r3, [r0, #0]
 8004d22:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004d26:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004d2a:	e76c      	b.n	8004c06 <_printf_i+0xf6>
 8004d2c:	080075e6 	.word	0x080075e6
 8004d30:	080075f7 	.word	0x080075f7

08004d34 <siprintf>:
 8004d34:	b40e      	push	{r1, r2, r3}
 8004d36:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004d3a:	b500      	push	{lr}
 8004d3c:	b09c      	sub	sp, #112	; 0x70
 8004d3e:	ab1d      	add	r3, sp, #116	; 0x74
 8004d40:	9002      	str	r0, [sp, #8]
 8004d42:	9006      	str	r0, [sp, #24]
 8004d44:	9107      	str	r1, [sp, #28]
 8004d46:	9104      	str	r1, [sp, #16]
 8004d48:	4808      	ldr	r0, [pc, #32]	; (8004d6c <siprintf+0x38>)
 8004d4a:	4909      	ldr	r1, [pc, #36]	; (8004d70 <siprintf+0x3c>)
 8004d4c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004d50:	9105      	str	r1, [sp, #20]
 8004d52:	6800      	ldr	r0, [r0, #0]
 8004d54:	a902      	add	r1, sp, #8
 8004d56:	9301      	str	r3, [sp, #4]
 8004d58:	f001 fa68 	bl	800622c <_svfiprintf_r>
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	9b02      	ldr	r3, [sp, #8]
 8004d60:	701a      	strb	r2, [r3, #0]
 8004d62:	b01c      	add	sp, #112	; 0x70
 8004d64:	f85d eb04 	ldr.w	lr, [sp], #4
 8004d68:	b003      	add	sp, #12
 8004d6a:	4770      	bx	lr
 8004d6c:	2000000c 	.word	0x2000000c
 8004d70:	ffff0208 	.word	0xffff0208

08004d74 <quorem>:
 8004d74:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d78:	6903      	ldr	r3, [r0, #16]
 8004d7a:	690c      	ldr	r4, [r1, #16]
 8004d7c:	4680      	mov	r8, r0
 8004d7e:	42a3      	cmp	r3, r4
 8004d80:	f2c0 8084 	blt.w	8004e8c <quorem+0x118>
 8004d84:	3c01      	subs	r4, #1
 8004d86:	f101 0714 	add.w	r7, r1, #20
 8004d8a:	f100 0614 	add.w	r6, r0, #20
 8004d8e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8004d92:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8004d96:	3501      	adds	r5, #1
 8004d98:	fbb0 f5f5 	udiv	r5, r0, r5
 8004d9c:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8004da0:	eb06 030c 	add.w	r3, r6, ip
 8004da4:	eb07 090c 	add.w	r9, r7, ip
 8004da8:	9301      	str	r3, [sp, #4]
 8004daa:	b39d      	cbz	r5, 8004e14 <quorem+0xa0>
 8004dac:	f04f 0a00 	mov.w	sl, #0
 8004db0:	4638      	mov	r0, r7
 8004db2:	46b6      	mov	lr, r6
 8004db4:	46d3      	mov	fp, sl
 8004db6:	f850 2b04 	ldr.w	r2, [r0], #4
 8004dba:	b293      	uxth	r3, r2
 8004dbc:	fb05 a303 	mla	r3, r5, r3, sl
 8004dc0:	0c12      	lsrs	r2, r2, #16
 8004dc2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004dc6:	fb05 a202 	mla	r2, r5, r2, sl
 8004dca:	b29b      	uxth	r3, r3
 8004dcc:	ebab 0303 	sub.w	r3, fp, r3
 8004dd0:	f8de b000 	ldr.w	fp, [lr]
 8004dd4:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8004dd8:	fa1f fb8b 	uxth.w	fp, fp
 8004ddc:	445b      	add	r3, fp
 8004dde:	fa1f fb82 	uxth.w	fp, r2
 8004de2:	f8de 2000 	ldr.w	r2, [lr]
 8004de6:	4581      	cmp	r9, r0
 8004de8:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8004dec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004df0:	b29b      	uxth	r3, r3
 8004df2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004df6:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8004dfa:	f84e 3b04 	str.w	r3, [lr], #4
 8004dfe:	d2da      	bcs.n	8004db6 <quorem+0x42>
 8004e00:	f856 300c 	ldr.w	r3, [r6, ip]
 8004e04:	b933      	cbnz	r3, 8004e14 <quorem+0xa0>
 8004e06:	9b01      	ldr	r3, [sp, #4]
 8004e08:	3b04      	subs	r3, #4
 8004e0a:	429e      	cmp	r6, r3
 8004e0c:	461a      	mov	r2, r3
 8004e0e:	d331      	bcc.n	8004e74 <quorem+0x100>
 8004e10:	f8c8 4010 	str.w	r4, [r8, #16]
 8004e14:	4640      	mov	r0, r8
 8004e16:	f001 f833 	bl	8005e80 <__mcmp>
 8004e1a:	2800      	cmp	r0, #0
 8004e1c:	db26      	blt.n	8004e6c <quorem+0xf8>
 8004e1e:	4630      	mov	r0, r6
 8004e20:	f04f 0c00 	mov.w	ip, #0
 8004e24:	3501      	adds	r5, #1
 8004e26:	f857 1b04 	ldr.w	r1, [r7], #4
 8004e2a:	f8d0 e000 	ldr.w	lr, [r0]
 8004e2e:	b28b      	uxth	r3, r1
 8004e30:	ebac 0303 	sub.w	r3, ip, r3
 8004e34:	fa1f f28e 	uxth.w	r2, lr
 8004e38:	4413      	add	r3, r2
 8004e3a:	0c0a      	lsrs	r2, r1, #16
 8004e3c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004e40:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004e44:	b29b      	uxth	r3, r3
 8004e46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004e4a:	45b9      	cmp	r9, r7
 8004e4c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004e50:	f840 3b04 	str.w	r3, [r0], #4
 8004e54:	d2e7      	bcs.n	8004e26 <quorem+0xb2>
 8004e56:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8004e5a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8004e5e:	b92a      	cbnz	r2, 8004e6c <quorem+0xf8>
 8004e60:	3b04      	subs	r3, #4
 8004e62:	429e      	cmp	r6, r3
 8004e64:	461a      	mov	r2, r3
 8004e66:	d30b      	bcc.n	8004e80 <quorem+0x10c>
 8004e68:	f8c8 4010 	str.w	r4, [r8, #16]
 8004e6c:	4628      	mov	r0, r5
 8004e6e:	b003      	add	sp, #12
 8004e70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e74:	6812      	ldr	r2, [r2, #0]
 8004e76:	3b04      	subs	r3, #4
 8004e78:	2a00      	cmp	r2, #0
 8004e7a:	d1c9      	bne.n	8004e10 <quorem+0x9c>
 8004e7c:	3c01      	subs	r4, #1
 8004e7e:	e7c4      	b.n	8004e0a <quorem+0x96>
 8004e80:	6812      	ldr	r2, [r2, #0]
 8004e82:	3b04      	subs	r3, #4
 8004e84:	2a00      	cmp	r2, #0
 8004e86:	d1ef      	bne.n	8004e68 <quorem+0xf4>
 8004e88:	3c01      	subs	r4, #1
 8004e8a:	e7ea      	b.n	8004e62 <quorem+0xee>
 8004e8c:	2000      	movs	r0, #0
 8004e8e:	e7ee      	b.n	8004e6e <quorem+0xfa>

08004e90 <_dtoa_r>:
 8004e90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e94:	4616      	mov	r6, r2
 8004e96:	461f      	mov	r7, r3
 8004e98:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004e9a:	b095      	sub	sp, #84	; 0x54
 8004e9c:	4604      	mov	r4, r0
 8004e9e:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 8004ea2:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8004ea6:	b93d      	cbnz	r5, 8004eb8 <_dtoa_r+0x28>
 8004ea8:	2010      	movs	r0, #16
 8004eaa:	f000 fdb3 	bl	8005a14 <malloc>
 8004eae:	6260      	str	r0, [r4, #36]	; 0x24
 8004eb0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004eb4:	6005      	str	r5, [r0, #0]
 8004eb6:	60c5      	str	r5, [r0, #12]
 8004eb8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004eba:	6819      	ldr	r1, [r3, #0]
 8004ebc:	b151      	cbz	r1, 8004ed4 <_dtoa_r+0x44>
 8004ebe:	685a      	ldr	r2, [r3, #4]
 8004ec0:	2301      	movs	r3, #1
 8004ec2:	4093      	lsls	r3, r2
 8004ec4:	604a      	str	r2, [r1, #4]
 8004ec6:	608b      	str	r3, [r1, #8]
 8004ec8:	4620      	mov	r0, r4
 8004eca:	f000 fdf8 	bl	8005abe <_Bfree>
 8004ece:	2200      	movs	r2, #0
 8004ed0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004ed2:	601a      	str	r2, [r3, #0]
 8004ed4:	1e3b      	subs	r3, r7, #0
 8004ed6:	bfaf      	iteee	ge
 8004ed8:	2300      	movge	r3, #0
 8004eda:	2201      	movlt	r2, #1
 8004edc:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004ee0:	9303      	strlt	r3, [sp, #12]
 8004ee2:	bfac      	ite	ge
 8004ee4:	f8c8 3000 	strge.w	r3, [r8]
 8004ee8:	f8c8 2000 	strlt.w	r2, [r8]
 8004eec:	4bae      	ldr	r3, [pc, #696]	; (80051a8 <_dtoa_r+0x318>)
 8004eee:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8004ef2:	ea33 0308 	bics.w	r3, r3, r8
 8004ef6:	d11b      	bne.n	8004f30 <_dtoa_r+0xa0>
 8004ef8:	f242 730f 	movw	r3, #9999	; 0x270f
 8004efc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004efe:	6013      	str	r3, [r2, #0]
 8004f00:	9b02      	ldr	r3, [sp, #8]
 8004f02:	b923      	cbnz	r3, 8004f0e <_dtoa_r+0x7e>
 8004f04:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8004f08:	2800      	cmp	r0, #0
 8004f0a:	f000 8545 	beq.w	8005998 <_dtoa_r+0xb08>
 8004f0e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004f10:	b953      	cbnz	r3, 8004f28 <_dtoa_r+0x98>
 8004f12:	4ba6      	ldr	r3, [pc, #664]	; (80051ac <_dtoa_r+0x31c>)
 8004f14:	e021      	b.n	8004f5a <_dtoa_r+0xca>
 8004f16:	4ba6      	ldr	r3, [pc, #664]	; (80051b0 <_dtoa_r+0x320>)
 8004f18:	9306      	str	r3, [sp, #24]
 8004f1a:	3308      	adds	r3, #8
 8004f1c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004f1e:	6013      	str	r3, [r2, #0]
 8004f20:	9806      	ldr	r0, [sp, #24]
 8004f22:	b015      	add	sp, #84	; 0x54
 8004f24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f28:	4ba0      	ldr	r3, [pc, #640]	; (80051ac <_dtoa_r+0x31c>)
 8004f2a:	9306      	str	r3, [sp, #24]
 8004f2c:	3303      	adds	r3, #3
 8004f2e:	e7f5      	b.n	8004f1c <_dtoa_r+0x8c>
 8004f30:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8004f34:	2200      	movs	r2, #0
 8004f36:	2300      	movs	r3, #0
 8004f38:	4630      	mov	r0, r6
 8004f3a:	4639      	mov	r1, r7
 8004f3c:	f7fb fd34 	bl	80009a8 <__aeabi_dcmpeq>
 8004f40:	4682      	mov	sl, r0
 8004f42:	b160      	cbz	r0, 8004f5e <_dtoa_r+0xce>
 8004f44:	2301      	movs	r3, #1
 8004f46:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004f48:	6013      	str	r3, [r2, #0]
 8004f4a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	f000 8520 	beq.w	8005992 <_dtoa_r+0xb02>
 8004f52:	4b98      	ldr	r3, [pc, #608]	; (80051b4 <_dtoa_r+0x324>)
 8004f54:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004f56:	6013      	str	r3, [r2, #0]
 8004f58:	3b01      	subs	r3, #1
 8004f5a:	9306      	str	r3, [sp, #24]
 8004f5c:	e7e0      	b.n	8004f20 <_dtoa_r+0x90>
 8004f5e:	ab12      	add	r3, sp, #72	; 0x48
 8004f60:	9301      	str	r3, [sp, #4]
 8004f62:	ab13      	add	r3, sp, #76	; 0x4c
 8004f64:	9300      	str	r3, [sp, #0]
 8004f66:	4632      	mov	r2, r6
 8004f68:	463b      	mov	r3, r7
 8004f6a:	4620      	mov	r0, r4
 8004f6c:	f001 f800 	bl	8005f70 <__d2b>
 8004f70:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8004f74:	4683      	mov	fp, r0
 8004f76:	2d00      	cmp	r5, #0
 8004f78:	d07d      	beq.n	8005076 <_dtoa_r+0x1e6>
 8004f7a:	46b0      	mov	r8, r6
 8004f7c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004f80:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 8004f84:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8004f88:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004f8c:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8004f90:	2200      	movs	r2, #0
 8004f92:	4b89      	ldr	r3, [pc, #548]	; (80051b8 <_dtoa_r+0x328>)
 8004f94:	4640      	mov	r0, r8
 8004f96:	4649      	mov	r1, r9
 8004f98:	f7fb f8e6 	bl	8000168 <__aeabi_dsub>
 8004f9c:	a37c      	add	r3, pc, #496	; (adr r3, 8005190 <_dtoa_r+0x300>)
 8004f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fa2:	f7fb fa99 	bl	80004d8 <__aeabi_dmul>
 8004fa6:	a37c      	add	r3, pc, #496	; (adr r3, 8005198 <_dtoa_r+0x308>)
 8004fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fac:	f7fb f8de 	bl	800016c <__adddf3>
 8004fb0:	4606      	mov	r6, r0
 8004fb2:	4628      	mov	r0, r5
 8004fb4:	460f      	mov	r7, r1
 8004fb6:	f7fb fa25 	bl	8000404 <__aeabi_i2d>
 8004fba:	a379      	add	r3, pc, #484	; (adr r3, 80051a0 <_dtoa_r+0x310>)
 8004fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fc0:	f7fb fa8a 	bl	80004d8 <__aeabi_dmul>
 8004fc4:	4602      	mov	r2, r0
 8004fc6:	460b      	mov	r3, r1
 8004fc8:	4630      	mov	r0, r6
 8004fca:	4639      	mov	r1, r7
 8004fcc:	f7fb f8ce 	bl	800016c <__adddf3>
 8004fd0:	4606      	mov	r6, r0
 8004fd2:	460f      	mov	r7, r1
 8004fd4:	f7fb fd30 	bl	8000a38 <__aeabi_d2iz>
 8004fd8:	2200      	movs	r2, #0
 8004fda:	4682      	mov	sl, r0
 8004fdc:	2300      	movs	r3, #0
 8004fde:	4630      	mov	r0, r6
 8004fe0:	4639      	mov	r1, r7
 8004fe2:	f7fb fceb 	bl	80009bc <__aeabi_dcmplt>
 8004fe6:	b148      	cbz	r0, 8004ffc <_dtoa_r+0x16c>
 8004fe8:	4650      	mov	r0, sl
 8004fea:	f7fb fa0b 	bl	8000404 <__aeabi_i2d>
 8004fee:	4632      	mov	r2, r6
 8004ff0:	463b      	mov	r3, r7
 8004ff2:	f7fb fcd9 	bl	80009a8 <__aeabi_dcmpeq>
 8004ff6:	b908      	cbnz	r0, 8004ffc <_dtoa_r+0x16c>
 8004ff8:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004ffc:	f1ba 0f16 	cmp.w	sl, #22
 8005000:	d85a      	bhi.n	80050b8 <_dtoa_r+0x228>
 8005002:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005006:	496d      	ldr	r1, [pc, #436]	; (80051bc <_dtoa_r+0x32c>)
 8005008:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800500c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005010:	f7fb fcf2 	bl	80009f8 <__aeabi_dcmpgt>
 8005014:	2800      	cmp	r0, #0
 8005016:	d051      	beq.n	80050bc <_dtoa_r+0x22c>
 8005018:	2300      	movs	r3, #0
 800501a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800501e:	930d      	str	r3, [sp, #52]	; 0x34
 8005020:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005022:	1b5d      	subs	r5, r3, r5
 8005024:	1e6b      	subs	r3, r5, #1
 8005026:	9307      	str	r3, [sp, #28]
 8005028:	bf43      	ittte	mi
 800502a:	2300      	movmi	r3, #0
 800502c:	f1c5 0901 	rsbmi	r9, r5, #1
 8005030:	9307      	strmi	r3, [sp, #28]
 8005032:	f04f 0900 	movpl.w	r9, #0
 8005036:	f1ba 0f00 	cmp.w	sl, #0
 800503a:	db41      	blt.n	80050c0 <_dtoa_r+0x230>
 800503c:	9b07      	ldr	r3, [sp, #28]
 800503e:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8005042:	4453      	add	r3, sl
 8005044:	9307      	str	r3, [sp, #28]
 8005046:	2300      	movs	r3, #0
 8005048:	9308      	str	r3, [sp, #32]
 800504a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800504c:	2b09      	cmp	r3, #9
 800504e:	f200 808f 	bhi.w	8005170 <_dtoa_r+0x2e0>
 8005052:	2b05      	cmp	r3, #5
 8005054:	bfc4      	itt	gt
 8005056:	3b04      	subgt	r3, #4
 8005058:	931e      	strgt	r3, [sp, #120]	; 0x78
 800505a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800505c:	bfc8      	it	gt
 800505e:	2500      	movgt	r5, #0
 8005060:	f1a3 0302 	sub.w	r3, r3, #2
 8005064:	bfd8      	it	le
 8005066:	2501      	movle	r5, #1
 8005068:	2b03      	cmp	r3, #3
 800506a:	f200 808d 	bhi.w	8005188 <_dtoa_r+0x2f8>
 800506e:	e8df f003 	tbb	[pc, r3]
 8005072:	7d7b      	.short	0x7d7b
 8005074:	6f2f      	.short	0x6f2f
 8005076:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800507a:	441d      	add	r5, r3
 800507c:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8005080:	2820      	cmp	r0, #32
 8005082:	dd13      	ble.n	80050ac <_dtoa_r+0x21c>
 8005084:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8005088:	9b02      	ldr	r3, [sp, #8]
 800508a:	fa08 f800 	lsl.w	r8, r8, r0
 800508e:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8005092:	fa23 f000 	lsr.w	r0, r3, r0
 8005096:	ea48 0000 	orr.w	r0, r8, r0
 800509a:	f7fb f9a3 	bl	80003e4 <__aeabi_ui2d>
 800509e:	2301      	movs	r3, #1
 80050a0:	4680      	mov	r8, r0
 80050a2:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 80050a6:	3d01      	subs	r5, #1
 80050a8:	9310      	str	r3, [sp, #64]	; 0x40
 80050aa:	e771      	b.n	8004f90 <_dtoa_r+0x100>
 80050ac:	9b02      	ldr	r3, [sp, #8]
 80050ae:	f1c0 0020 	rsb	r0, r0, #32
 80050b2:	fa03 f000 	lsl.w	r0, r3, r0
 80050b6:	e7f0      	b.n	800509a <_dtoa_r+0x20a>
 80050b8:	2301      	movs	r3, #1
 80050ba:	e7b0      	b.n	800501e <_dtoa_r+0x18e>
 80050bc:	900d      	str	r0, [sp, #52]	; 0x34
 80050be:	e7af      	b.n	8005020 <_dtoa_r+0x190>
 80050c0:	f1ca 0300 	rsb	r3, sl, #0
 80050c4:	9308      	str	r3, [sp, #32]
 80050c6:	2300      	movs	r3, #0
 80050c8:	eba9 090a 	sub.w	r9, r9, sl
 80050cc:	930c      	str	r3, [sp, #48]	; 0x30
 80050ce:	e7bc      	b.n	800504a <_dtoa_r+0x1ba>
 80050d0:	2301      	movs	r3, #1
 80050d2:	9309      	str	r3, [sp, #36]	; 0x24
 80050d4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	dd74      	ble.n	80051c4 <_dtoa_r+0x334>
 80050da:	4698      	mov	r8, r3
 80050dc:	9304      	str	r3, [sp, #16]
 80050de:	2200      	movs	r2, #0
 80050e0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80050e2:	6072      	str	r2, [r6, #4]
 80050e4:	2204      	movs	r2, #4
 80050e6:	f102 0014 	add.w	r0, r2, #20
 80050ea:	4298      	cmp	r0, r3
 80050ec:	6871      	ldr	r1, [r6, #4]
 80050ee:	d96e      	bls.n	80051ce <_dtoa_r+0x33e>
 80050f0:	4620      	mov	r0, r4
 80050f2:	f000 fcb0 	bl	8005a56 <_Balloc>
 80050f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80050f8:	6030      	str	r0, [r6, #0]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f1b8 0f0e 	cmp.w	r8, #14
 8005100:	9306      	str	r3, [sp, #24]
 8005102:	f200 80ed 	bhi.w	80052e0 <_dtoa_r+0x450>
 8005106:	2d00      	cmp	r5, #0
 8005108:	f000 80ea 	beq.w	80052e0 <_dtoa_r+0x450>
 800510c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005110:	f1ba 0f00 	cmp.w	sl, #0
 8005114:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8005118:	dd77      	ble.n	800520a <_dtoa_r+0x37a>
 800511a:	4a28      	ldr	r2, [pc, #160]	; (80051bc <_dtoa_r+0x32c>)
 800511c:	f00a 030f 	and.w	r3, sl, #15
 8005120:	ea4f 162a 	mov.w	r6, sl, asr #4
 8005124:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005128:	06f0      	lsls	r0, r6, #27
 800512a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800512e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005132:	d568      	bpl.n	8005206 <_dtoa_r+0x376>
 8005134:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005138:	4b21      	ldr	r3, [pc, #132]	; (80051c0 <_dtoa_r+0x330>)
 800513a:	2503      	movs	r5, #3
 800513c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005140:	f7fb faf4 	bl	800072c <__aeabi_ddiv>
 8005144:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005148:	f006 060f 	and.w	r6, r6, #15
 800514c:	4f1c      	ldr	r7, [pc, #112]	; (80051c0 <_dtoa_r+0x330>)
 800514e:	e04f      	b.n	80051f0 <_dtoa_r+0x360>
 8005150:	2301      	movs	r3, #1
 8005152:	9309      	str	r3, [sp, #36]	; 0x24
 8005154:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005156:	4453      	add	r3, sl
 8005158:	f103 0801 	add.w	r8, r3, #1
 800515c:	9304      	str	r3, [sp, #16]
 800515e:	4643      	mov	r3, r8
 8005160:	2b01      	cmp	r3, #1
 8005162:	bfb8      	it	lt
 8005164:	2301      	movlt	r3, #1
 8005166:	e7ba      	b.n	80050de <_dtoa_r+0x24e>
 8005168:	2300      	movs	r3, #0
 800516a:	e7b2      	b.n	80050d2 <_dtoa_r+0x242>
 800516c:	2300      	movs	r3, #0
 800516e:	e7f0      	b.n	8005152 <_dtoa_r+0x2c2>
 8005170:	2501      	movs	r5, #1
 8005172:	2300      	movs	r3, #0
 8005174:	9509      	str	r5, [sp, #36]	; 0x24
 8005176:	931e      	str	r3, [sp, #120]	; 0x78
 8005178:	f04f 33ff 	mov.w	r3, #4294967295
 800517c:	2200      	movs	r2, #0
 800517e:	9304      	str	r3, [sp, #16]
 8005180:	4698      	mov	r8, r3
 8005182:	2312      	movs	r3, #18
 8005184:	921f      	str	r2, [sp, #124]	; 0x7c
 8005186:	e7aa      	b.n	80050de <_dtoa_r+0x24e>
 8005188:	2301      	movs	r3, #1
 800518a:	9309      	str	r3, [sp, #36]	; 0x24
 800518c:	e7f4      	b.n	8005178 <_dtoa_r+0x2e8>
 800518e:	bf00      	nop
 8005190:	636f4361 	.word	0x636f4361
 8005194:	3fd287a7 	.word	0x3fd287a7
 8005198:	8b60c8b3 	.word	0x8b60c8b3
 800519c:	3fc68a28 	.word	0x3fc68a28
 80051a0:	509f79fb 	.word	0x509f79fb
 80051a4:	3fd34413 	.word	0x3fd34413
 80051a8:	7ff00000 	.word	0x7ff00000
 80051ac:	08007611 	.word	0x08007611
 80051b0:	08007608 	.word	0x08007608
 80051b4:	080075e5 	.word	0x080075e5
 80051b8:	3ff80000 	.word	0x3ff80000
 80051bc:	08007640 	.word	0x08007640
 80051c0:	08007618 	.word	0x08007618
 80051c4:	2301      	movs	r3, #1
 80051c6:	9304      	str	r3, [sp, #16]
 80051c8:	4698      	mov	r8, r3
 80051ca:	461a      	mov	r2, r3
 80051cc:	e7da      	b.n	8005184 <_dtoa_r+0x2f4>
 80051ce:	3101      	adds	r1, #1
 80051d0:	6071      	str	r1, [r6, #4]
 80051d2:	0052      	lsls	r2, r2, #1
 80051d4:	e787      	b.n	80050e6 <_dtoa_r+0x256>
 80051d6:	07f1      	lsls	r1, r6, #31
 80051d8:	d508      	bpl.n	80051ec <_dtoa_r+0x35c>
 80051da:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80051de:	e9d7 2300 	ldrd	r2, r3, [r7]
 80051e2:	f7fb f979 	bl	80004d8 <__aeabi_dmul>
 80051e6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80051ea:	3501      	adds	r5, #1
 80051ec:	1076      	asrs	r6, r6, #1
 80051ee:	3708      	adds	r7, #8
 80051f0:	2e00      	cmp	r6, #0
 80051f2:	d1f0      	bne.n	80051d6 <_dtoa_r+0x346>
 80051f4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80051f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80051fc:	f7fb fa96 	bl	800072c <__aeabi_ddiv>
 8005200:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005204:	e01b      	b.n	800523e <_dtoa_r+0x3ae>
 8005206:	2502      	movs	r5, #2
 8005208:	e7a0      	b.n	800514c <_dtoa_r+0x2bc>
 800520a:	f000 80a4 	beq.w	8005356 <_dtoa_r+0x4c6>
 800520e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005212:	f1ca 0600 	rsb	r6, sl, #0
 8005216:	4ba0      	ldr	r3, [pc, #640]	; (8005498 <_dtoa_r+0x608>)
 8005218:	f006 020f 	and.w	r2, r6, #15
 800521c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005220:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005224:	f7fb f958 	bl	80004d8 <__aeabi_dmul>
 8005228:	2502      	movs	r5, #2
 800522a:	2300      	movs	r3, #0
 800522c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005230:	4f9a      	ldr	r7, [pc, #616]	; (800549c <_dtoa_r+0x60c>)
 8005232:	1136      	asrs	r6, r6, #4
 8005234:	2e00      	cmp	r6, #0
 8005236:	f040 8083 	bne.w	8005340 <_dtoa_r+0x4b0>
 800523a:	2b00      	cmp	r3, #0
 800523c:	d1e0      	bne.n	8005200 <_dtoa_r+0x370>
 800523e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005240:	2b00      	cmp	r3, #0
 8005242:	f000 808a 	beq.w	800535a <_dtoa_r+0x4ca>
 8005246:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800524a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800524e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005252:	2200      	movs	r2, #0
 8005254:	4b92      	ldr	r3, [pc, #584]	; (80054a0 <_dtoa_r+0x610>)
 8005256:	f7fb fbb1 	bl	80009bc <__aeabi_dcmplt>
 800525a:	2800      	cmp	r0, #0
 800525c:	d07d      	beq.n	800535a <_dtoa_r+0x4ca>
 800525e:	f1b8 0f00 	cmp.w	r8, #0
 8005262:	d07a      	beq.n	800535a <_dtoa_r+0x4ca>
 8005264:	9b04      	ldr	r3, [sp, #16]
 8005266:	2b00      	cmp	r3, #0
 8005268:	dd36      	ble.n	80052d8 <_dtoa_r+0x448>
 800526a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800526e:	2200      	movs	r2, #0
 8005270:	4b8c      	ldr	r3, [pc, #560]	; (80054a4 <_dtoa_r+0x614>)
 8005272:	f7fb f931 	bl	80004d8 <__aeabi_dmul>
 8005276:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800527a:	9e04      	ldr	r6, [sp, #16]
 800527c:	f10a 37ff 	add.w	r7, sl, #4294967295
 8005280:	3501      	adds	r5, #1
 8005282:	4628      	mov	r0, r5
 8005284:	f7fb f8be 	bl	8000404 <__aeabi_i2d>
 8005288:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800528c:	f7fb f924 	bl	80004d8 <__aeabi_dmul>
 8005290:	2200      	movs	r2, #0
 8005292:	4b85      	ldr	r3, [pc, #532]	; (80054a8 <_dtoa_r+0x618>)
 8005294:	f7fa ff6a 	bl	800016c <__adddf3>
 8005298:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800529c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80052a0:	950b      	str	r5, [sp, #44]	; 0x2c
 80052a2:	2e00      	cmp	r6, #0
 80052a4:	d15c      	bne.n	8005360 <_dtoa_r+0x4d0>
 80052a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80052aa:	2200      	movs	r2, #0
 80052ac:	4b7f      	ldr	r3, [pc, #508]	; (80054ac <_dtoa_r+0x61c>)
 80052ae:	f7fa ff5b 	bl	8000168 <__aeabi_dsub>
 80052b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80052b4:	462b      	mov	r3, r5
 80052b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80052ba:	f7fb fb9d 	bl	80009f8 <__aeabi_dcmpgt>
 80052be:	2800      	cmp	r0, #0
 80052c0:	f040 8281 	bne.w	80057c6 <_dtoa_r+0x936>
 80052c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80052c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80052ca:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80052ce:	f7fb fb75 	bl	80009bc <__aeabi_dcmplt>
 80052d2:	2800      	cmp	r0, #0
 80052d4:	f040 8275 	bne.w	80057c2 <_dtoa_r+0x932>
 80052d8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80052dc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80052e0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	f2c0 814b 	blt.w	800557e <_dtoa_r+0x6ee>
 80052e8:	f1ba 0f0e 	cmp.w	sl, #14
 80052ec:	f300 8147 	bgt.w	800557e <_dtoa_r+0x6ee>
 80052f0:	4b69      	ldr	r3, [pc, #420]	; (8005498 <_dtoa_r+0x608>)
 80052f2:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80052f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052fa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80052fe:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005300:	2b00      	cmp	r3, #0
 8005302:	f280 80d7 	bge.w	80054b4 <_dtoa_r+0x624>
 8005306:	f1b8 0f00 	cmp.w	r8, #0
 800530a:	f300 80d3 	bgt.w	80054b4 <_dtoa_r+0x624>
 800530e:	f040 8257 	bne.w	80057c0 <_dtoa_r+0x930>
 8005312:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005316:	2200      	movs	r2, #0
 8005318:	4b64      	ldr	r3, [pc, #400]	; (80054ac <_dtoa_r+0x61c>)
 800531a:	f7fb f8dd 	bl	80004d8 <__aeabi_dmul>
 800531e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005322:	f7fb fb5f 	bl	80009e4 <__aeabi_dcmpge>
 8005326:	4646      	mov	r6, r8
 8005328:	4647      	mov	r7, r8
 800532a:	2800      	cmp	r0, #0
 800532c:	f040 822d 	bne.w	800578a <_dtoa_r+0x8fa>
 8005330:	9b06      	ldr	r3, [sp, #24]
 8005332:	9a06      	ldr	r2, [sp, #24]
 8005334:	1c5d      	adds	r5, r3, #1
 8005336:	2331      	movs	r3, #49	; 0x31
 8005338:	f10a 0a01 	add.w	sl, sl, #1
 800533c:	7013      	strb	r3, [r2, #0]
 800533e:	e228      	b.n	8005792 <_dtoa_r+0x902>
 8005340:	07f2      	lsls	r2, r6, #31
 8005342:	d505      	bpl.n	8005350 <_dtoa_r+0x4c0>
 8005344:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005348:	f7fb f8c6 	bl	80004d8 <__aeabi_dmul>
 800534c:	2301      	movs	r3, #1
 800534e:	3501      	adds	r5, #1
 8005350:	1076      	asrs	r6, r6, #1
 8005352:	3708      	adds	r7, #8
 8005354:	e76e      	b.n	8005234 <_dtoa_r+0x3a4>
 8005356:	2502      	movs	r5, #2
 8005358:	e771      	b.n	800523e <_dtoa_r+0x3ae>
 800535a:	4657      	mov	r7, sl
 800535c:	4646      	mov	r6, r8
 800535e:	e790      	b.n	8005282 <_dtoa_r+0x3f2>
 8005360:	4b4d      	ldr	r3, [pc, #308]	; (8005498 <_dtoa_r+0x608>)
 8005362:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005366:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800536a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800536c:	2b00      	cmp	r3, #0
 800536e:	d048      	beq.n	8005402 <_dtoa_r+0x572>
 8005370:	4602      	mov	r2, r0
 8005372:	460b      	mov	r3, r1
 8005374:	2000      	movs	r0, #0
 8005376:	494e      	ldr	r1, [pc, #312]	; (80054b0 <_dtoa_r+0x620>)
 8005378:	f7fb f9d8 	bl	800072c <__aeabi_ddiv>
 800537c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005380:	f7fa fef2 	bl	8000168 <__aeabi_dsub>
 8005384:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005388:	9d06      	ldr	r5, [sp, #24]
 800538a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800538e:	f7fb fb53 	bl	8000a38 <__aeabi_d2iz>
 8005392:	9011      	str	r0, [sp, #68]	; 0x44
 8005394:	f7fb f836 	bl	8000404 <__aeabi_i2d>
 8005398:	4602      	mov	r2, r0
 800539a:	460b      	mov	r3, r1
 800539c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80053a0:	f7fa fee2 	bl	8000168 <__aeabi_dsub>
 80053a4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80053a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80053aa:	3330      	adds	r3, #48	; 0x30
 80053ac:	f805 3b01 	strb.w	r3, [r5], #1
 80053b0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80053b4:	f7fb fb02 	bl	80009bc <__aeabi_dcmplt>
 80053b8:	2800      	cmp	r0, #0
 80053ba:	d163      	bne.n	8005484 <_dtoa_r+0x5f4>
 80053bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80053c0:	2000      	movs	r0, #0
 80053c2:	4937      	ldr	r1, [pc, #220]	; (80054a0 <_dtoa_r+0x610>)
 80053c4:	f7fa fed0 	bl	8000168 <__aeabi_dsub>
 80053c8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80053cc:	f7fb faf6 	bl	80009bc <__aeabi_dcmplt>
 80053d0:	2800      	cmp	r0, #0
 80053d2:	f040 80b5 	bne.w	8005540 <_dtoa_r+0x6b0>
 80053d6:	9b06      	ldr	r3, [sp, #24]
 80053d8:	1aeb      	subs	r3, r5, r3
 80053da:	429e      	cmp	r6, r3
 80053dc:	f77f af7c 	ble.w	80052d8 <_dtoa_r+0x448>
 80053e0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80053e4:	2200      	movs	r2, #0
 80053e6:	4b2f      	ldr	r3, [pc, #188]	; (80054a4 <_dtoa_r+0x614>)
 80053e8:	f7fb f876 	bl	80004d8 <__aeabi_dmul>
 80053ec:	2200      	movs	r2, #0
 80053ee:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80053f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80053f6:	4b2b      	ldr	r3, [pc, #172]	; (80054a4 <_dtoa_r+0x614>)
 80053f8:	f7fb f86e 	bl	80004d8 <__aeabi_dmul>
 80053fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005400:	e7c3      	b.n	800538a <_dtoa_r+0x4fa>
 8005402:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005406:	f7fb f867 	bl	80004d8 <__aeabi_dmul>
 800540a:	9b06      	ldr	r3, [sp, #24]
 800540c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005410:	199d      	adds	r5, r3, r6
 8005412:	461e      	mov	r6, r3
 8005414:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005418:	f7fb fb0e 	bl	8000a38 <__aeabi_d2iz>
 800541c:	9011      	str	r0, [sp, #68]	; 0x44
 800541e:	f7fa fff1 	bl	8000404 <__aeabi_i2d>
 8005422:	4602      	mov	r2, r0
 8005424:	460b      	mov	r3, r1
 8005426:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800542a:	f7fa fe9d 	bl	8000168 <__aeabi_dsub>
 800542e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005430:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005434:	3330      	adds	r3, #48	; 0x30
 8005436:	f806 3b01 	strb.w	r3, [r6], #1
 800543a:	42ae      	cmp	r6, r5
 800543c:	f04f 0200 	mov.w	r2, #0
 8005440:	d124      	bne.n	800548c <_dtoa_r+0x5fc>
 8005442:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005446:	4b1a      	ldr	r3, [pc, #104]	; (80054b0 <_dtoa_r+0x620>)
 8005448:	f7fa fe90 	bl	800016c <__adddf3>
 800544c:	4602      	mov	r2, r0
 800544e:	460b      	mov	r3, r1
 8005450:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005454:	f7fb fad0 	bl	80009f8 <__aeabi_dcmpgt>
 8005458:	2800      	cmp	r0, #0
 800545a:	d171      	bne.n	8005540 <_dtoa_r+0x6b0>
 800545c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005460:	2000      	movs	r0, #0
 8005462:	4913      	ldr	r1, [pc, #76]	; (80054b0 <_dtoa_r+0x620>)
 8005464:	f7fa fe80 	bl	8000168 <__aeabi_dsub>
 8005468:	4602      	mov	r2, r0
 800546a:	460b      	mov	r3, r1
 800546c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005470:	f7fb faa4 	bl	80009bc <__aeabi_dcmplt>
 8005474:	2800      	cmp	r0, #0
 8005476:	f43f af2f 	beq.w	80052d8 <_dtoa_r+0x448>
 800547a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800547e:	1e6a      	subs	r2, r5, #1
 8005480:	2b30      	cmp	r3, #48	; 0x30
 8005482:	d001      	beq.n	8005488 <_dtoa_r+0x5f8>
 8005484:	46ba      	mov	sl, r7
 8005486:	e04a      	b.n	800551e <_dtoa_r+0x68e>
 8005488:	4615      	mov	r5, r2
 800548a:	e7f6      	b.n	800547a <_dtoa_r+0x5ea>
 800548c:	4b05      	ldr	r3, [pc, #20]	; (80054a4 <_dtoa_r+0x614>)
 800548e:	f7fb f823 	bl	80004d8 <__aeabi_dmul>
 8005492:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005496:	e7bd      	b.n	8005414 <_dtoa_r+0x584>
 8005498:	08007640 	.word	0x08007640
 800549c:	08007618 	.word	0x08007618
 80054a0:	3ff00000 	.word	0x3ff00000
 80054a4:	40240000 	.word	0x40240000
 80054a8:	401c0000 	.word	0x401c0000
 80054ac:	40140000 	.word	0x40140000
 80054b0:	3fe00000 	.word	0x3fe00000
 80054b4:	9d06      	ldr	r5, [sp, #24]
 80054b6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80054ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80054be:	4630      	mov	r0, r6
 80054c0:	4639      	mov	r1, r7
 80054c2:	f7fb f933 	bl	800072c <__aeabi_ddiv>
 80054c6:	f7fb fab7 	bl	8000a38 <__aeabi_d2iz>
 80054ca:	4681      	mov	r9, r0
 80054cc:	f7fa ff9a 	bl	8000404 <__aeabi_i2d>
 80054d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80054d4:	f7fb f800 	bl	80004d8 <__aeabi_dmul>
 80054d8:	4602      	mov	r2, r0
 80054da:	460b      	mov	r3, r1
 80054dc:	4630      	mov	r0, r6
 80054de:	4639      	mov	r1, r7
 80054e0:	f7fa fe42 	bl	8000168 <__aeabi_dsub>
 80054e4:	f109 0630 	add.w	r6, r9, #48	; 0x30
 80054e8:	f805 6b01 	strb.w	r6, [r5], #1
 80054ec:	9e06      	ldr	r6, [sp, #24]
 80054ee:	4602      	mov	r2, r0
 80054f0:	1bae      	subs	r6, r5, r6
 80054f2:	45b0      	cmp	r8, r6
 80054f4:	460b      	mov	r3, r1
 80054f6:	d135      	bne.n	8005564 <_dtoa_r+0x6d4>
 80054f8:	f7fa fe38 	bl	800016c <__adddf3>
 80054fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005500:	4606      	mov	r6, r0
 8005502:	460f      	mov	r7, r1
 8005504:	f7fb fa78 	bl	80009f8 <__aeabi_dcmpgt>
 8005508:	b9c8      	cbnz	r0, 800553e <_dtoa_r+0x6ae>
 800550a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800550e:	4630      	mov	r0, r6
 8005510:	4639      	mov	r1, r7
 8005512:	f7fb fa49 	bl	80009a8 <__aeabi_dcmpeq>
 8005516:	b110      	cbz	r0, 800551e <_dtoa_r+0x68e>
 8005518:	f019 0f01 	tst.w	r9, #1
 800551c:	d10f      	bne.n	800553e <_dtoa_r+0x6ae>
 800551e:	4659      	mov	r1, fp
 8005520:	4620      	mov	r0, r4
 8005522:	f000 facc 	bl	8005abe <_Bfree>
 8005526:	2300      	movs	r3, #0
 8005528:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800552a:	702b      	strb	r3, [r5, #0]
 800552c:	f10a 0301 	add.w	r3, sl, #1
 8005530:	6013      	str	r3, [r2, #0]
 8005532:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005534:	2b00      	cmp	r3, #0
 8005536:	f43f acf3 	beq.w	8004f20 <_dtoa_r+0x90>
 800553a:	601d      	str	r5, [r3, #0]
 800553c:	e4f0      	b.n	8004f20 <_dtoa_r+0x90>
 800553e:	4657      	mov	r7, sl
 8005540:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005544:	1e6b      	subs	r3, r5, #1
 8005546:	2a39      	cmp	r2, #57	; 0x39
 8005548:	d106      	bne.n	8005558 <_dtoa_r+0x6c8>
 800554a:	9a06      	ldr	r2, [sp, #24]
 800554c:	429a      	cmp	r2, r3
 800554e:	d107      	bne.n	8005560 <_dtoa_r+0x6d0>
 8005550:	2330      	movs	r3, #48	; 0x30
 8005552:	7013      	strb	r3, [r2, #0]
 8005554:	4613      	mov	r3, r2
 8005556:	3701      	adds	r7, #1
 8005558:	781a      	ldrb	r2, [r3, #0]
 800555a:	3201      	adds	r2, #1
 800555c:	701a      	strb	r2, [r3, #0]
 800555e:	e791      	b.n	8005484 <_dtoa_r+0x5f4>
 8005560:	461d      	mov	r5, r3
 8005562:	e7ed      	b.n	8005540 <_dtoa_r+0x6b0>
 8005564:	2200      	movs	r2, #0
 8005566:	4b99      	ldr	r3, [pc, #612]	; (80057cc <_dtoa_r+0x93c>)
 8005568:	f7fa ffb6 	bl	80004d8 <__aeabi_dmul>
 800556c:	2200      	movs	r2, #0
 800556e:	2300      	movs	r3, #0
 8005570:	4606      	mov	r6, r0
 8005572:	460f      	mov	r7, r1
 8005574:	f7fb fa18 	bl	80009a8 <__aeabi_dcmpeq>
 8005578:	2800      	cmp	r0, #0
 800557a:	d09e      	beq.n	80054ba <_dtoa_r+0x62a>
 800557c:	e7cf      	b.n	800551e <_dtoa_r+0x68e>
 800557e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005580:	2a00      	cmp	r2, #0
 8005582:	f000 8088 	beq.w	8005696 <_dtoa_r+0x806>
 8005586:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005588:	2a01      	cmp	r2, #1
 800558a:	dc6d      	bgt.n	8005668 <_dtoa_r+0x7d8>
 800558c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800558e:	2a00      	cmp	r2, #0
 8005590:	d066      	beq.n	8005660 <_dtoa_r+0x7d0>
 8005592:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005596:	464d      	mov	r5, r9
 8005598:	9e08      	ldr	r6, [sp, #32]
 800559a:	9a07      	ldr	r2, [sp, #28]
 800559c:	2101      	movs	r1, #1
 800559e:	441a      	add	r2, r3
 80055a0:	4620      	mov	r0, r4
 80055a2:	4499      	add	r9, r3
 80055a4:	9207      	str	r2, [sp, #28]
 80055a6:	f000 fb2a 	bl	8005bfe <__i2b>
 80055aa:	4607      	mov	r7, r0
 80055ac:	2d00      	cmp	r5, #0
 80055ae:	dd0b      	ble.n	80055c8 <_dtoa_r+0x738>
 80055b0:	9b07      	ldr	r3, [sp, #28]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	dd08      	ble.n	80055c8 <_dtoa_r+0x738>
 80055b6:	42ab      	cmp	r3, r5
 80055b8:	bfa8      	it	ge
 80055ba:	462b      	movge	r3, r5
 80055bc:	9a07      	ldr	r2, [sp, #28]
 80055be:	eba9 0903 	sub.w	r9, r9, r3
 80055c2:	1aed      	subs	r5, r5, r3
 80055c4:	1ad3      	subs	r3, r2, r3
 80055c6:	9307      	str	r3, [sp, #28]
 80055c8:	9b08      	ldr	r3, [sp, #32]
 80055ca:	b1eb      	cbz	r3, 8005608 <_dtoa_r+0x778>
 80055cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d065      	beq.n	800569e <_dtoa_r+0x80e>
 80055d2:	b18e      	cbz	r6, 80055f8 <_dtoa_r+0x768>
 80055d4:	4639      	mov	r1, r7
 80055d6:	4632      	mov	r2, r6
 80055d8:	4620      	mov	r0, r4
 80055da:	f000 fbaf 	bl	8005d3c <__pow5mult>
 80055de:	465a      	mov	r2, fp
 80055e0:	4601      	mov	r1, r0
 80055e2:	4607      	mov	r7, r0
 80055e4:	4620      	mov	r0, r4
 80055e6:	f000 fb13 	bl	8005c10 <__multiply>
 80055ea:	4659      	mov	r1, fp
 80055ec:	900a      	str	r0, [sp, #40]	; 0x28
 80055ee:	4620      	mov	r0, r4
 80055f0:	f000 fa65 	bl	8005abe <_Bfree>
 80055f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80055f6:	469b      	mov	fp, r3
 80055f8:	9b08      	ldr	r3, [sp, #32]
 80055fa:	1b9a      	subs	r2, r3, r6
 80055fc:	d004      	beq.n	8005608 <_dtoa_r+0x778>
 80055fe:	4659      	mov	r1, fp
 8005600:	4620      	mov	r0, r4
 8005602:	f000 fb9b 	bl	8005d3c <__pow5mult>
 8005606:	4683      	mov	fp, r0
 8005608:	2101      	movs	r1, #1
 800560a:	4620      	mov	r0, r4
 800560c:	f000 faf7 	bl	8005bfe <__i2b>
 8005610:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005612:	4606      	mov	r6, r0
 8005614:	2b00      	cmp	r3, #0
 8005616:	f000 81c6 	beq.w	80059a6 <_dtoa_r+0xb16>
 800561a:	461a      	mov	r2, r3
 800561c:	4601      	mov	r1, r0
 800561e:	4620      	mov	r0, r4
 8005620:	f000 fb8c 	bl	8005d3c <__pow5mult>
 8005624:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005626:	4606      	mov	r6, r0
 8005628:	2b01      	cmp	r3, #1
 800562a:	dc3e      	bgt.n	80056aa <_dtoa_r+0x81a>
 800562c:	9b02      	ldr	r3, [sp, #8]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d137      	bne.n	80056a2 <_dtoa_r+0x812>
 8005632:	9b03      	ldr	r3, [sp, #12]
 8005634:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005638:	2b00      	cmp	r3, #0
 800563a:	d134      	bne.n	80056a6 <_dtoa_r+0x816>
 800563c:	9b03      	ldr	r3, [sp, #12]
 800563e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005642:	0d1b      	lsrs	r3, r3, #20
 8005644:	051b      	lsls	r3, r3, #20
 8005646:	b12b      	cbz	r3, 8005654 <_dtoa_r+0x7c4>
 8005648:	9b07      	ldr	r3, [sp, #28]
 800564a:	f109 0901 	add.w	r9, r9, #1
 800564e:	3301      	adds	r3, #1
 8005650:	9307      	str	r3, [sp, #28]
 8005652:	2301      	movs	r3, #1
 8005654:	9308      	str	r3, [sp, #32]
 8005656:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005658:	2b00      	cmp	r3, #0
 800565a:	d128      	bne.n	80056ae <_dtoa_r+0x81e>
 800565c:	2001      	movs	r0, #1
 800565e:	e02e      	b.n	80056be <_dtoa_r+0x82e>
 8005660:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005662:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005666:	e796      	b.n	8005596 <_dtoa_r+0x706>
 8005668:	9b08      	ldr	r3, [sp, #32]
 800566a:	f108 36ff 	add.w	r6, r8, #4294967295
 800566e:	42b3      	cmp	r3, r6
 8005670:	bfb7      	itett	lt
 8005672:	9b08      	ldrlt	r3, [sp, #32]
 8005674:	1b9e      	subge	r6, r3, r6
 8005676:	1af2      	sublt	r2, r6, r3
 8005678:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 800567a:	bfbf      	itttt	lt
 800567c:	9608      	strlt	r6, [sp, #32]
 800567e:	189b      	addlt	r3, r3, r2
 8005680:	930c      	strlt	r3, [sp, #48]	; 0x30
 8005682:	2600      	movlt	r6, #0
 8005684:	f1b8 0f00 	cmp.w	r8, #0
 8005688:	bfb9      	ittee	lt
 800568a:	eba9 0508 	sublt.w	r5, r9, r8
 800568e:	2300      	movlt	r3, #0
 8005690:	464d      	movge	r5, r9
 8005692:	4643      	movge	r3, r8
 8005694:	e781      	b.n	800559a <_dtoa_r+0x70a>
 8005696:	9e08      	ldr	r6, [sp, #32]
 8005698:	464d      	mov	r5, r9
 800569a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800569c:	e786      	b.n	80055ac <_dtoa_r+0x71c>
 800569e:	9a08      	ldr	r2, [sp, #32]
 80056a0:	e7ad      	b.n	80055fe <_dtoa_r+0x76e>
 80056a2:	2300      	movs	r3, #0
 80056a4:	e7d6      	b.n	8005654 <_dtoa_r+0x7c4>
 80056a6:	9b02      	ldr	r3, [sp, #8]
 80056a8:	e7d4      	b.n	8005654 <_dtoa_r+0x7c4>
 80056aa:	2300      	movs	r3, #0
 80056ac:	9308      	str	r3, [sp, #32]
 80056ae:	6933      	ldr	r3, [r6, #16]
 80056b0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80056b4:	6918      	ldr	r0, [r3, #16]
 80056b6:	f000 fa54 	bl	8005b62 <__hi0bits>
 80056ba:	f1c0 0020 	rsb	r0, r0, #32
 80056be:	9b07      	ldr	r3, [sp, #28]
 80056c0:	4418      	add	r0, r3
 80056c2:	f010 001f 	ands.w	r0, r0, #31
 80056c6:	d047      	beq.n	8005758 <_dtoa_r+0x8c8>
 80056c8:	f1c0 0320 	rsb	r3, r0, #32
 80056cc:	2b04      	cmp	r3, #4
 80056ce:	dd3b      	ble.n	8005748 <_dtoa_r+0x8b8>
 80056d0:	9b07      	ldr	r3, [sp, #28]
 80056d2:	f1c0 001c 	rsb	r0, r0, #28
 80056d6:	4481      	add	r9, r0
 80056d8:	4405      	add	r5, r0
 80056da:	4403      	add	r3, r0
 80056dc:	9307      	str	r3, [sp, #28]
 80056de:	f1b9 0f00 	cmp.w	r9, #0
 80056e2:	dd05      	ble.n	80056f0 <_dtoa_r+0x860>
 80056e4:	4659      	mov	r1, fp
 80056e6:	464a      	mov	r2, r9
 80056e8:	4620      	mov	r0, r4
 80056ea:	f000 fb75 	bl	8005dd8 <__lshift>
 80056ee:	4683      	mov	fp, r0
 80056f0:	9b07      	ldr	r3, [sp, #28]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	dd05      	ble.n	8005702 <_dtoa_r+0x872>
 80056f6:	4631      	mov	r1, r6
 80056f8:	461a      	mov	r2, r3
 80056fa:	4620      	mov	r0, r4
 80056fc:	f000 fb6c 	bl	8005dd8 <__lshift>
 8005700:	4606      	mov	r6, r0
 8005702:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005704:	b353      	cbz	r3, 800575c <_dtoa_r+0x8cc>
 8005706:	4631      	mov	r1, r6
 8005708:	4658      	mov	r0, fp
 800570a:	f000 fbb9 	bl	8005e80 <__mcmp>
 800570e:	2800      	cmp	r0, #0
 8005710:	da24      	bge.n	800575c <_dtoa_r+0x8cc>
 8005712:	2300      	movs	r3, #0
 8005714:	4659      	mov	r1, fp
 8005716:	220a      	movs	r2, #10
 8005718:	4620      	mov	r0, r4
 800571a:	f000 f9e7 	bl	8005aec <__multadd>
 800571e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005720:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005724:	4683      	mov	fp, r0
 8005726:	2b00      	cmp	r3, #0
 8005728:	f000 8144 	beq.w	80059b4 <_dtoa_r+0xb24>
 800572c:	2300      	movs	r3, #0
 800572e:	4639      	mov	r1, r7
 8005730:	220a      	movs	r2, #10
 8005732:	4620      	mov	r0, r4
 8005734:	f000 f9da 	bl	8005aec <__multadd>
 8005738:	9b04      	ldr	r3, [sp, #16]
 800573a:	4607      	mov	r7, r0
 800573c:	2b00      	cmp	r3, #0
 800573e:	dc4d      	bgt.n	80057dc <_dtoa_r+0x94c>
 8005740:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005742:	2b02      	cmp	r3, #2
 8005744:	dd4a      	ble.n	80057dc <_dtoa_r+0x94c>
 8005746:	e011      	b.n	800576c <_dtoa_r+0x8dc>
 8005748:	d0c9      	beq.n	80056de <_dtoa_r+0x84e>
 800574a:	9a07      	ldr	r2, [sp, #28]
 800574c:	331c      	adds	r3, #28
 800574e:	441a      	add	r2, r3
 8005750:	4499      	add	r9, r3
 8005752:	441d      	add	r5, r3
 8005754:	4613      	mov	r3, r2
 8005756:	e7c1      	b.n	80056dc <_dtoa_r+0x84c>
 8005758:	4603      	mov	r3, r0
 800575a:	e7f6      	b.n	800574a <_dtoa_r+0x8ba>
 800575c:	f1b8 0f00 	cmp.w	r8, #0
 8005760:	dc36      	bgt.n	80057d0 <_dtoa_r+0x940>
 8005762:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005764:	2b02      	cmp	r3, #2
 8005766:	dd33      	ble.n	80057d0 <_dtoa_r+0x940>
 8005768:	f8cd 8010 	str.w	r8, [sp, #16]
 800576c:	9b04      	ldr	r3, [sp, #16]
 800576e:	b963      	cbnz	r3, 800578a <_dtoa_r+0x8fa>
 8005770:	4631      	mov	r1, r6
 8005772:	2205      	movs	r2, #5
 8005774:	4620      	mov	r0, r4
 8005776:	f000 f9b9 	bl	8005aec <__multadd>
 800577a:	4601      	mov	r1, r0
 800577c:	4606      	mov	r6, r0
 800577e:	4658      	mov	r0, fp
 8005780:	f000 fb7e 	bl	8005e80 <__mcmp>
 8005784:	2800      	cmp	r0, #0
 8005786:	f73f add3 	bgt.w	8005330 <_dtoa_r+0x4a0>
 800578a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800578c:	9d06      	ldr	r5, [sp, #24]
 800578e:	ea6f 0a03 	mvn.w	sl, r3
 8005792:	f04f 0900 	mov.w	r9, #0
 8005796:	4631      	mov	r1, r6
 8005798:	4620      	mov	r0, r4
 800579a:	f000 f990 	bl	8005abe <_Bfree>
 800579e:	2f00      	cmp	r7, #0
 80057a0:	f43f aebd 	beq.w	800551e <_dtoa_r+0x68e>
 80057a4:	f1b9 0f00 	cmp.w	r9, #0
 80057a8:	d005      	beq.n	80057b6 <_dtoa_r+0x926>
 80057aa:	45b9      	cmp	r9, r7
 80057ac:	d003      	beq.n	80057b6 <_dtoa_r+0x926>
 80057ae:	4649      	mov	r1, r9
 80057b0:	4620      	mov	r0, r4
 80057b2:	f000 f984 	bl	8005abe <_Bfree>
 80057b6:	4639      	mov	r1, r7
 80057b8:	4620      	mov	r0, r4
 80057ba:	f000 f980 	bl	8005abe <_Bfree>
 80057be:	e6ae      	b.n	800551e <_dtoa_r+0x68e>
 80057c0:	2600      	movs	r6, #0
 80057c2:	4637      	mov	r7, r6
 80057c4:	e7e1      	b.n	800578a <_dtoa_r+0x8fa>
 80057c6:	46ba      	mov	sl, r7
 80057c8:	4637      	mov	r7, r6
 80057ca:	e5b1      	b.n	8005330 <_dtoa_r+0x4a0>
 80057cc:	40240000 	.word	0x40240000
 80057d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80057d2:	f8cd 8010 	str.w	r8, [sp, #16]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	f000 80f3 	beq.w	80059c2 <_dtoa_r+0xb32>
 80057dc:	2d00      	cmp	r5, #0
 80057de:	dd05      	ble.n	80057ec <_dtoa_r+0x95c>
 80057e0:	4639      	mov	r1, r7
 80057e2:	462a      	mov	r2, r5
 80057e4:	4620      	mov	r0, r4
 80057e6:	f000 faf7 	bl	8005dd8 <__lshift>
 80057ea:	4607      	mov	r7, r0
 80057ec:	9b08      	ldr	r3, [sp, #32]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d04c      	beq.n	800588c <_dtoa_r+0x9fc>
 80057f2:	6879      	ldr	r1, [r7, #4]
 80057f4:	4620      	mov	r0, r4
 80057f6:	f000 f92e 	bl	8005a56 <_Balloc>
 80057fa:	4605      	mov	r5, r0
 80057fc:	693a      	ldr	r2, [r7, #16]
 80057fe:	f107 010c 	add.w	r1, r7, #12
 8005802:	3202      	adds	r2, #2
 8005804:	0092      	lsls	r2, r2, #2
 8005806:	300c      	adds	r0, #12
 8005808:	f000 f91a 	bl	8005a40 <memcpy>
 800580c:	2201      	movs	r2, #1
 800580e:	4629      	mov	r1, r5
 8005810:	4620      	mov	r0, r4
 8005812:	f000 fae1 	bl	8005dd8 <__lshift>
 8005816:	46b9      	mov	r9, r7
 8005818:	4607      	mov	r7, r0
 800581a:	9b06      	ldr	r3, [sp, #24]
 800581c:	9307      	str	r3, [sp, #28]
 800581e:	9b02      	ldr	r3, [sp, #8]
 8005820:	f003 0301 	and.w	r3, r3, #1
 8005824:	9308      	str	r3, [sp, #32]
 8005826:	4631      	mov	r1, r6
 8005828:	4658      	mov	r0, fp
 800582a:	f7ff faa3 	bl	8004d74 <quorem>
 800582e:	4649      	mov	r1, r9
 8005830:	4605      	mov	r5, r0
 8005832:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005836:	4658      	mov	r0, fp
 8005838:	f000 fb22 	bl	8005e80 <__mcmp>
 800583c:	463a      	mov	r2, r7
 800583e:	9002      	str	r0, [sp, #8]
 8005840:	4631      	mov	r1, r6
 8005842:	4620      	mov	r0, r4
 8005844:	f000 fb36 	bl	8005eb4 <__mdiff>
 8005848:	68c3      	ldr	r3, [r0, #12]
 800584a:	4602      	mov	r2, r0
 800584c:	bb03      	cbnz	r3, 8005890 <_dtoa_r+0xa00>
 800584e:	4601      	mov	r1, r0
 8005850:	9009      	str	r0, [sp, #36]	; 0x24
 8005852:	4658      	mov	r0, fp
 8005854:	f000 fb14 	bl	8005e80 <__mcmp>
 8005858:	4603      	mov	r3, r0
 800585a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800585c:	4611      	mov	r1, r2
 800585e:	4620      	mov	r0, r4
 8005860:	9309      	str	r3, [sp, #36]	; 0x24
 8005862:	f000 f92c 	bl	8005abe <_Bfree>
 8005866:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005868:	b9a3      	cbnz	r3, 8005894 <_dtoa_r+0xa04>
 800586a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800586c:	b992      	cbnz	r2, 8005894 <_dtoa_r+0xa04>
 800586e:	9a08      	ldr	r2, [sp, #32]
 8005870:	b982      	cbnz	r2, 8005894 <_dtoa_r+0xa04>
 8005872:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005876:	d029      	beq.n	80058cc <_dtoa_r+0xa3c>
 8005878:	9b02      	ldr	r3, [sp, #8]
 800587a:	2b00      	cmp	r3, #0
 800587c:	dd01      	ble.n	8005882 <_dtoa_r+0x9f2>
 800587e:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8005882:	9b07      	ldr	r3, [sp, #28]
 8005884:	1c5d      	adds	r5, r3, #1
 8005886:	f883 8000 	strb.w	r8, [r3]
 800588a:	e784      	b.n	8005796 <_dtoa_r+0x906>
 800588c:	4638      	mov	r0, r7
 800588e:	e7c2      	b.n	8005816 <_dtoa_r+0x986>
 8005890:	2301      	movs	r3, #1
 8005892:	e7e3      	b.n	800585c <_dtoa_r+0x9cc>
 8005894:	9a02      	ldr	r2, [sp, #8]
 8005896:	2a00      	cmp	r2, #0
 8005898:	db04      	blt.n	80058a4 <_dtoa_r+0xa14>
 800589a:	d123      	bne.n	80058e4 <_dtoa_r+0xa54>
 800589c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800589e:	bb0a      	cbnz	r2, 80058e4 <_dtoa_r+0xa54>
 80058a0:	9a08      	ldr	r2, [sp, #32]
 80058a2:	b9fa      	cbnz	r2, 80058e4 <_dtoa_r+0xa54>
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	ddec      	ble.n	8005882 <_dtoa_r+0x9f2>
 80058a8:	4659      	mov	r1, fp
 80058aa:	2201      	movs	r2, #1
 80058ac:	4620      	mov	r0, r4
 80058ae:	f000 fa93 	bl	8005dd8 <__lshift>
 80058b2:	4631      	mov	r1, r6
 80058b4:	4683      	mov	fp, r0
 80058b6:	f000 fae3 	bl	8005e80 <__mcmp>
 80058ba:	2800      	cmp	r0, #0
 80058bc:	dc03      	bgt.n	80058c6 <_dtoa_r+0xa36>
 80058be:	d1e0      	bne.n	8005882 <_dtoa_r+0x9f2>
 80058c0:	f018 0f01 	tst.w	r8, #1
 80058c4:	d0dd      	beq.n	8005882 <_dtoa_r+0x9f2>
 80058c6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80058ca:	d1d8      	bne.n	800587e <_dtoa_r+0x9ee>
 80058cc:	9b07      	ldr	r3, [sp, #28]
 80058ce:	9a07      	ldr	r2, [sp, #28]
 80058d0:	1c5d      	adds	r5, r3, #1
 80058d2:	2339      	movs	r3, #57	; 0x39
 80058d4:	7013      	strb	r3, [r2, #0]
 80058d6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80058da:	1e6a      	subs	r2, r5, #1
 80058dc:	2b39      	cmp	r3, #57	; 0x39
 80058de:	d04d      	beq.n	800597c <_dtoa_r+0xaec>
 80058e0:	3301      	adds	r3, #1
 80058e2:	e052      	b.n	800598a <_dtoa_r+0xafa>
 80058e4:	9a07      	ldr	r2, [sp, #28]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	f102 0501 	add.w	r5, r2, #1
 80058ec:	dd06      	ble.n	80058fc <_dtoa_r+0xa6c>
 80058ee:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80058f2:	d0eb      	beq.n	80058cc <_dtoa_r+0xa3c>
 80058f4:	f108 0801 	add.w	r8, r8, #1
 80058f8:	9b07      	ldr	r3, [sp, #28]
 80058fa:	e7c4      	b.n	8005886 <_dtoa_r+0x9f6>
 80058fc:	9b06      	ldr	r3, [sp, #24]
 80058fe:	9a04      	ldr	r2, [sp, #16]
 8005900:	1aeb      	subs	r3, r5, r3
 8005902:	4293      	cmp	r3, r2
 8005904:	f805 8c01 	strb.w	r8, [r5, #-1]
 8005908:	d021      	beq.n	800594e <_dtoa_r+0xabe>
 800590a:	4659      	mov	r1, fp
 800590c:	2300      	movs	r3, #0
 800590e:	220a      	movs	r2, #10
 8005910:	4620      	mov	r0, r4
 8005912:	f000 f8eb 	bl	8005aec <__multadd>
 8005916:	45b9      	cmp	r9, r7
 8005918:	4683      	mov	fp, r0
 800591a:	f04f 0300 	mov.w	r3, #0
 800591e:	f04f 020a 	mov.w	r2, #10
 8005922:	4649      	mov	r1, r9
 8005924:	4620      	mov	r0, r4
 8005926:	d105      	bne.n	8005934 <_dtoa_r+0xaa4>
 8005928:	f000 f8e0 	bl	8005aec <__multadd>
 800592c:	4681      	mov	r9, r0
 800592e:	4607      	mov	r7, r0
 8005930:	9507      	str	r5, [sp, #28]
 8005932:	e778      	b.n	8005826 <_dtoa_r+0x996>
 8005934:	f000 f8da 	bl	8005aec <__multadd>
 8005938:	4639      	mov	r1, r7
 800593a:	4681      	mov	r9, r0
 800593c:	2300      	movs	r3, #0
 800593e:	220a      	movs	r2, #10
 8005940:	4620      	mov	r0, r4
 8005942:	f000 f8d3 	bl	8005aec <__multadd>
 8005946:	4607      	mov	r7, r0
 8005948:	e7f2      	b.n	8005930 <_dtoa_r+0xaa0>
 800594a:	f04f 0900 	mov.w	r9, #0
 800594e:	4659      	mov	r1, fp
 8005950:	2201      	movs	r2, #1
 8005952:	4620      	mov	r0, r4
 8005954:	f000 fa40 	bl	8005dd8 <__lshift>
 8005958:	4631      	mov	r1, r6
 800595a:	4683      	mov	fp, r0
 800595c:	f000 fa90 	bl	8005e80 <__mcmp>
 8005960:	2800      	cmp	r0, #0
 8005962:	dcb8      	bgt.n	80058d6 <_dtoa_r+0xa46>
 8005964:	d102      	bne.n	800596c <_dtoa_r+0xadc>
 8005966:	f018 0f01 	tst.w	r8, #1
 800596a:	d1b4      	bne.n	80058d6 <_dtoa_r+0xa46>
 800596c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005970:	1e6a      	subs	r2, r5, #1
 8005972:	2b30      	cmp	r3, #48	; 0x30
 8005974:	f47f af0f 	bne.w	8005796 <_dtoa_r+0x906>
 8005978:	4615      	mov	r5, r2
 800597a:	e7f7      	b.n	800596c <_dtoa_r+0xadc>
 800597c:	9b06      	ldr	r3, [sp, #24]
 800597e:	4293      	cmp	r3, r2
 8005980:	d105      	bne.n	800598e <_dtoa_r+0xafe>
 8005982:	2331      	movs	r3, #49	; 0x31
 8005984:	9a06      	ldr	r2, [sp, #24]
 8005986:	f10a 0a01 	add.w	sl, sl, #1
 800598a:	7013      	strb	r3, [r2, #0]
 800598c:	e703      	b.n	8005796 <_dtoa_r+0x906>
 800598e:	4615      	mov	r5, r2
 8005990:	e7a1      	b.n	80058d6 <_dtoa_r+0xa46>
 8005992:	4b17      	ldr	r3, [pc, #92]	; (80059f0 <_dtoa_r+0xb60>)
 8005994:	f7ff bae1 	b.w	8004f5a <_dtoa_r+0xca>
 8005998:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800599a:	2b00      	cmp	r3, #0
 800599c:	f47f aabb 	bne.w	8004f16 <_dtoa_r+0x86>
 80059a0:	4b14      	ldr	r3, [pc, #80]	; (80059f4 <_dtoa_r+0xb64>)
 80059a2:	f7ff bada 	b.w	8004f5a <_dtoa_r+0xca>
 80059a6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80059a8:	2b01      	cmp	r3, #1
 80059aa:	f77f ae3f 	ble.w	800562c <_dtoa_r+0x79c>
 80059ae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80059b0:	9308      	str	r3, [sp, #32]
 80059b2:	e653      	b.n	800565c <_dtoa_r+0x7cc>
 80059b4:	9b04      	ldr	r3, [sp, #16]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	dc03      	bgt.n	80059c2 <_dtoa_r+0xb32>
 80059ba:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80059bc:	2b02      	cmp	r3, #2
 80059be:	f73f aed5 	bgt.w	800576c <_dtoa_r+0x8dc>
 80059c2:	9d06      	ldr	r5, [sp, #24]
 80059c4:	4631      	mov	r1, r6
 80059c6:	4658      	mov	r0, fp
 80059c8:	f7ff f9d4 	bl	8004d74 <quorem>
 80059cc:	9b06      	ldr	r3, [sp, #24]
 80059ce:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80059d2:	f805 8b01 	strb.w	r8, [r5], #1
 80059d6:	9a04      	ldr	r2, [sp, #16]
 80059d8:	1aeb      	subs	r3, r5, r3
 80059da:	429a      	cmp	r2, r3
 80059dc:	ddb5      	ble.n	800594a <_dtoa_r+0xaba>
 80059de:	4659      	mov	r1, fp
 80059e0:	2300      	movs	r3, #0
 80059e2:	220a      	movs	r2, #10
 80059e4:	4620      	mov	r0, r4
 80059e6:	f000 f881 	bl	8005aec <__multadd>
 80059ea:	4683      	mov	fp, r0
 80059ec:	e7ea      	b.n	80059c4 <_dtoa_r+0xb34>
 80059ee:	bf00      	nop
 80059f0:	080075e4 	.word	0x080075e4
 80059f4:	08007608 	.word	0x08007608

080059f8 <_localeconv_r>:
 80059f8:	4b04      	ldr	r3, [pc, #16]	; (8005a0c <_localeconv_r+0x14>)
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	6a18      	ldr	r0, [r3, #32]
 80059fe:	4b04      	ldr	r3, [pc, #16]	; (8005a10 <_localeconv_r+0x18>)
 8005a00:	2800      	cmp	r0, #0
 8005a02:	bf08      	it	eq
 8005a04:	4618      	moveq	r0, r3
 8005a06:	30f0      	adds	r0, #240	; 0xf0
 8005a08:	4770      	bx	lr
 8005a0a:	bf00      	nop
 8005a0c:	2000000c 	.word	0x2000000c
 8005a10:	20000070 	.word	0x20000070

08005a14 <malloc>:
 8005a14:	4b02      	ldr	r3, [pc, #8]	; (8005a20 <malloc+0xc>)
 8005a16:	4601      	mov	r1, r0
 8005a18:	6818      	ldr	r0, [r3, #0]
 8005a1a:	f000 bb53 	b.w	80060c4 <_malloc_r>
 8005a1e:	bf00      	nop
 8005a20:	2000000c 	.word	0x2000000c

08005a24 <memchr>:
 8005a24:	b510      	push	{r4, lr}
 8005a26:	b2c9      	uxtb	r1, r1
 8005a28:	4402      	add	r2, r0
 8005a2a:	4290      	cmp	r0, r2
 8005a2c:	4603      	mov	r3, r0
 8005a2e:	d101      	bne.n	8005a34 <memchr+0x10>
 8005a30:	2300      	movs	r3, #0
 8005a32:	e003      	b.n	8005a3c <memchr+0x18>
 8005a34:	781c      	ldrb	r4, [r3, #0]
 8005a36:	3001      	adds	r0, #1
 8005a38:	428c      	cmp	r4, r1
 8005a3a:	d1f6      	bne.n	8005a2a <memchr+0x6>
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	bd10      	pop	{r4, pc}

08005a40 <memcpy>:
 8005a40:	b510      	push	{r4, lr}
 8005a42:	1e43      	subs	r3, r0, #1
 8005a44:	440a      	add	r2, r1
 8005a46:	4291      	cmp	r1, r2
 8005a48:	d100      	bne.n	8005a4c <memcpy+0xc>
 8005a4a:	bd10      	pop	{r4, pc}
 8005a4c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005a50:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005a54:	e7f7      	b.n	8005a46 <memcpy+0x6>

08005a56 <_Balloc>:
 8005a56:	b570      	push	{r4, r5, r6, lr}
 8005a58:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005a5a:	4604      	mov	r4, r0
 8005a5c:	460e      	mov	r6, r1
 8005a5e:	b93d      	cbnz	r5, 8005a70 <_Balloc+0x1a>
 8005a60:	2010      	movs	r0, #16
 8005a62:	f7ff ffd7 	bl	8005a14 <malloc>
 8005a66:	6260      	str	r0, [r4, #36]	; 0x24
 8005a68:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005a6c:	6005      	str	r5, [r0, #0]
 8005a6e:	60c5      	str	r5, [r0, #12]
 8005a70:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005a72:	68eb      	ldr	r3, [r5, #12]
 8005a74:	b183      	cbz	r3, 8005a98 <_Balloc+0x42>
 8005a76:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005a78:	68db      	ldr	r3, [r3, #12]
 8005a7a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8005a7e:	b9b8      	cbnz	r0, 8005ab0 <_Balloc+0x5a>
 8005a80:	2101      	movs	r1, #1
 8005a82:	fa01 f506 	lsl.w	r5, r1, r6
 8005a86:	1d6a      	adds	r2, r5, #5
 8005a88:	0092      	lsls	r2, r2, #2
 8005a8a:	4620      	mov	r0, r4
 8005a8c:	f000 fabf 	bl	800600e <_calloc_r>
 8005a90:	b160      	cbz	r0, 8005aac <_Balloc+0x56>
 8005a92:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8005a96:	e00e      	b.n	8005ab6 <_Balloc+0x60>
 8005a98:	2221      	movs	r2, #33	; 0x21
 8005a9a:	2104      	movs	r1, #4
 8005a9c:	4620      	mov	r0, r4
 8005a9e:	f000 fab6 	bl	800600e <_calloc_r>
 8005aa2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005aa4:	60e8      	str	r0, [r5, #12]
 8005aa6:	68db      	ldr	r3, [r3, #12]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d1e4      	bne.n	8005a76 <_Balloc+0x20>
 8005aac:	2000      	movs	r0, #0
 8005aae:	bd70      	pop	{r4, r5, r6, pc}
 8005ab0:	6802      	ldr	r2, [r0, #0]
 8005ab2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005abc:	e7f7      	b.n	8005aae <_Balloc+0x58>

08005abe <_Bfree>:
 8005abe:	b570      	push	{r4, r5, r6, lr}
 8005ac0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005ac2:	4606      	mov	r6, r0
 8005ac4:	460d      	mov	r5, r1
 8005ac6:	b93c      	cbnz	r4, 8005ad8 <_Bfree+0x1a>
 8005ac8:	2010      	movs	r0, #16
 8005aca:	f7ff ffa3 	bl	8005a14 <malloc>
 8005ace:	6270      	str	r0, [r6, #36]	; 0x24
 8005ad0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005ad4:	6004      	str	r4, [r0, #0]
 8005ad6:	60c4      	str	r4, [r0, #12]
 8005ad8:	b13d      	cbz	r5, 8005aea <_Bfree+0x2c>
 8005ada:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8005adc:	686a      	ldr	r2, [r5, #4]
 8005ade:	68db      	ldr	r3, [r3, #12]
 8005ae0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005ae4:	6029      	str	r1, [r5, #0]
 8005ae6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8005aea:	bd70      	pop	{r4, r5, r6, pc}

08005aec <__multadd>:
 8005aec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005af0:	461f      	mov	r7, r3
 8005af2:	4606      	mov	r6, r0
 8005af4:	460c      	mov	r4, r1
 8005af6:	2300      	movs	r3, #0
 8005af8:	690d      	ldr	r5, [r1, #16]
 8005afa:	f101 0c14 	add.w	ip, r1, #20
 8005afe:	f8dc 0000 	ldr.w	r0, [ip]
 8005b02:	3301      	adds	r3, #1
 8005b04:	b281      	uxth	r1, r0
 8005b06:	fb02 7101 	mla	r1, r2, r1, r7
 8005b0a:	0c00      	lsrs	r0, r0, #16
 8005b0c:	0c0f      	lsrs	r7, r1, #16
 8005b0e:	fb02 7000 	mla	r0, r2, r0, r7
 8005b12:	b289      	uxth	r1, r1
 8005b14:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8005b18:	429d      	cmp	r5, r3
 8005b1a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8005b1e:	f84c 1b04 	str.w	r1, [ip], #4
 8005b22:	dcec      	bgt.n	8005afe <__multadd+0x12>
 8005b24:	b1d7      	cbz	r7, 8005b5c <__multadd+0x70>
 8005b26:	68a3      	ldr	r3, [r4, #8]
 8005b28:	42ab      	cmp	r3, r5
 8005b2a:	dc12      	bgt.n	8005b52 <__multadd+0x66>
 8005b2c:	6861      	ldr	r1, [r4, #4]
 8005b2e:	4630      	mov	r0, r6
 8005b30:	3101      	adds	r1, #1
 8005b32:	f7ff ff90 	bl	8005a56 <_Balloc>
 8005b36:	4680      	mov	r8, r0
 8005b38:	6922      	ldr	r2, [r4, #16]
 8005b3a:	f104 010c 	add.w	r1, r4, #12
 8005b3e:	3202      	adds	r2, #2
 8005b40:	0092      	lsls	r2, r2, #2
 8005b42:	300c      	adds	r0, #12
 8005b44:	f7ff ff7c 	bl	8005a40 <memcpy>
 8005b48:	4621      	mov	r1, r4
 8005b4a:	4630      	mov	r0, r6
 8005b4c:	f7ff ffb7 	bl	8005abe <_Bfree>
 8005b50:	4644      	mov	r4, r8
 8005b52:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005b56:	3501      	adds	r5, #1
 8005b58:	615f      	str	r7, [r3, #20]
 8005b5a:	6125      	str	r5, [r4, #16]
 8005b5c:	4620      	mov	r0, r4
 8005b5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005b62 <__hi0bits>:
 8005b62:	0c02      	lsrs	r2, r0, #16
 8005b64:	0412      	lsls	r2, r2, #16
 8005b66:	4603      	mov	r3, r0
 8005b68:	b9b2      	cbnz	r2, 8005b98 <__hi0bits+0x36>
 8005b6a:	0403      	lsls	r3, r0, #16
 8005b6c:	2010      	movs	r0, #16
 8005b6e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005b72:	bf04      	itt	eq
 8005b74:	021b      	lsleq	r3, r3, #8
 8005b76:	3008      	addeq	r0, #8
 8005b78:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005b7c:	bf04      	itt	eq
 8005b7e:	011b      	lsleq	r3, r3, #4
 8005b80:	3004      	addeq	r0, #4
 8005b82:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005b86:	bf04      	itt	eq
 8005b88:	009b      	lsleq	r3, r3, #2
 8005b8a:	3002      	addeq	r0, #2
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	db06      	blt.n	8005b9e <__hi0bits+0x3c>
 8005b90:	005b      	lsls	r3, r3, #1
 8005b92:	d503      	bpl.n	8005b9c <__hi0bits+0x3a>
 8005b94:	3001      	adds	r0, #1
 8005b96:	4770      	bx	lr
 8005b98:	2000      	movs	r0, #0
 8005b9a:	e7e8      	b.n	8005b6e <__hi0bits+0xc>
 8005b9c:	2020      	movs	r0, #32
 8005b9e:	4770      	bx	lr

08005ba0 <__lo0bits>:
 8005ba0:	6803      	ldr	r3, [r0, #0]
 8005ba2:	4601      	mov	r1, r0
 8005ba4:	f013 0207 	ands.w	r2, r3, #7
 8005ba8:	d00b      	beq.n	8005bc2 <__lo0bits+0x22>
 8005baa:	07da      	lsls	r2, r3, #31
 8005bac:	d423      	bmi.n	8005bf6 <__lo0bits+0x56>
 8005bae:	0798      	lsls	r0, r3, #30
 8005bb0:	bf49      	itett	mi
 8005bb2:	085b      	lsrmi	r3, r3, #1
 8005bb4:	089b      	lsrpl	r3, r3, #2
 8005bb6:	2001      	movmi	r0, #1
 8005bb8:	600b      	strmi	r3, [r1, #0]
 8005bba:	bf5c      	itt	pl
 8005bbc:	600b      	strpl	r3, [r1, #0]
 8005bbe:	2002      	movpl	r0, #2
 8005bc0:	4770      	bx	lr
 8005bc2:	b298      	uxth	r0, r3
 8005bc4:	b9a8      	cbnz	r0, 8005bf2 <__lo0bits+0x52>
 8005bc6:	2010      	movs	r0, #16
 8005bc8:	0c1b      	lsrs	r3, r3, #16
 8005bca:	f013 0fff 	tst.w	r3, #255	; 0xff
 8005bce:	bf04      	itt	eq
 8005bd0:	0a1b      	lsreq	r3, r3, #8
 8005bd2:	3008      	addeq	r0, #8
 8005bd4:	071a      	lsls	r2, r3, #28
 8005bd6:	bf04      	itt	eq
 8005bd8:	091b      	lsreq	r3, r3, #4
 8005bda:	3004      	addeq	r0, #4
 8005bdc:	079a      	lsls	r2, r3, #30
 8005bde:	bf04      	itt	eq
 8005be0:	089b      	lsreq	r3, r3, #2
 8005be2:	3002      	addeq	r0, #2
 8005be4:	07da      	lsls	r2, r3, #31
 8005be6:	d402      	bmi.n	8005bee <__lo0bits+0x4e>
 8005be8:	085b      	lsrs	r3, r3, #1
 8005bea:	d006      	beq.n	8005bfa <__lo0bits+0x5a>
 8005bec:	3001      	adds	r0, #1
 8005bee:	600b      	str	r3, [r1, #0]
 8005bf0:	4770      	bx	lr
 8005bf2:	4610      	mov	r0, r2
 8005bf4:	e7e9      	b.n	8005bca <__lo0bits+0x2a>
 8005bf6:	2000      	movs	r0, #0
 8005bf8:	4770      	bx	lr
 8005bfa:	2020      	movs	r0, #32
 8005bfc:	4770      	bx	lr

08005bfe <__i2b>:
 8005bfe:	b510      	push	{r4, lr}
 8005c00:	460c      	mov	r4, r1
 8005c02:	2101      	movs	r1, #1
 8005c04:	f7ff ff27 	bl	8005a56 <_Balloc>
 8005c08:	2201      	movs	r2, #1
 8005c0a:	6144      	str	r4, [r0, #20]
 8005c0c:	6102      	str	r2, [r0, #16]
 8005c0e:	bd10      	pop	{r4, pc}

08005c10 <__multiply>:
 8005c10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c14:	4614      	mov	r4, r2
 8005c16:	690a      	ldr	r2, [r1, #16]
 8005c18:	6923      	ldr	r3, [r4, #16]
 8005c1a:	4688      	mov	r8, r1
 8005c1c:	429a      	cmp	r2, r3
 8005c1e:	bfbe      	ittt	lt
 8005c20:	460b      	movlt	r3, r1
 8005c22:	46a0      	movlt	r8, r4
 8005c24:	461c      	movlt	r4, r3
 8005c26:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8005c2a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8005c2e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005c32:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8005c36:	eb07 0609 	add.w	r6, r7, r9
 8005c3a:	42b3      	cmp	r3, r6
 8005c3c:	bfb8      	it	lt
 8005c3e:	3101      	addlt	r1, #1
 8005c40:	f7ff ff09 	bl	8005a56 <_Balloc>
 8005c44:	f100 0514 	add.w	r5, r0, #20
 8005c48:	462b      	mov	r3, r5
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8005c50:	4573      	cmp	r3, lr
 8005c52:	d316      	bcc.n	8005c82 <__multiply+0x72>
 8005c54:	f104 0214 	add.w	r2, r4, #20
 8005c58:	f108 0114 	add.w	r1, r8, #20
 8005c5c:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8005c60:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8005c64:	9300      	str	r3, [sp, #0]
 8005c66:	9b00      	ldr	r3, [sp, #0]
 8005c68:	9201      	str	r2, [sp, #4]
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d80c      	bhi.n	8005c88 <__multiply+0x78>
 8005c6e:	2e00      	cmp	r6, #0
 8005c70:	dd03      	ble.n	8005c7a <__multiply+0x6a>
 8005c72:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d05d      	beq.n	8005d36 <__multiply+0x126>
 8005c7a:	6106      	str	r6, [r0, #16]
 8005c7c:	b003      	add	sp, #12
 8005c7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c82:	f843 2b04 	str.w	r2, [r3], #4
 8005c86:	e7e3      	b.n	8005c50 <__multiply+0x40>
 8005c88:	f8b2 b000 	ldrh.w	fp, [r2]
 8005c8c:	f1bb 0f00 	cmp.w	fp, #0
 8005c90:	d023      	beq.n	8005cda <__multiply+0xca>
 8005c92:	4689      	mov	r9, r1
 8005c94:	46ac      	mov	ip, r5
 8005c96:	f04f 0800 	mov.w	r8, #0
 8005c9a:	f859 4b04 	ldr.w	r4, [r9], #4
 8005c9e:	f8dc a000 	ldr.w	sl, [ip]
 8005ca2:	b2a3      	uxth	r3, r4
 8005ca4:	fa1f fa8a 	uxth.w	sl, sl
 8005ca8:	fb0b a303 	mla	r3, fp, r3, sl
 8005cac:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8005cb0:	f8dc 4000 	ldr.w	r4, [ip]
 8005cb4:	4443      	add	r3, r8
 8005cb6:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8005cba:	fb0b 840a 	mla	r4, fp, sl, r8
 8005cbe:	46e2      	mov	sl, ip
 8005cc0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8005cc4:	b29b      	uxth	r3, r3
 8005cc6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005cca:	454f      	cmp	r7, r9
 8005ccc:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8005cd0:	f84a 3b04 	str.w	r3, [sl], #4
 8005cd4:	d82b      	bhi.n	8005d2e <__multiply+0x11e>
 8005cd6:	f8cc 8004 	str.w	r8, [ip, #4]
 8005cda:	9b01      	ldr	r3, [sp, #4]
 8005cdc:	3204      	adds	r2, #4
 8005cde:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8005ce2:	f1ba 0f00 	cmp.w	sl, #0
 8005ce6:	d020      	beq.n	8005d2a <__multiply+0x11a>
 8005ce8:	4689      	mov	r9, r1
 8005cea:	46a8      	mov	r8, r5
 8005cec:	f04f 0b00 	mov.w	fp, #0
 8005cf0:	682b      	ldr	r3, [r5, #0]
 8005cf2:	f8b9 c000 	ldrh.w	ip, [r9]
 8005cf6:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8005cfa:	b29b      	uxth	r3, r3
 8005cfc:	fb0a 440c 	mla	r4, sl, ip, r4
 8005d00:	46c4      	mov	ip, r8
 8005d02:	445c      	add	r4, fp
 8005d04:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005d08:	f84c 3b04 	str.w	r3, [ip], #4
 8005d0c:	f859 3b04 	ldr.w	r3, [r9], #4
 8005d10:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8005d14:	0c1b      	lsrs	r3, r3, #16
 8005d16:	fb0a b303 	mla	r3, sl, r3, fp
 8005d1a:	454f      	cmp	r7, r9
 8005d1c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8005d20:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8005d24:	d805      	bhi.n	8005d32 <__multiply+0x122>
 8005d26:	f8c8 3004 	str.w	r3, [r8, #4]
 8005d2a:	3504      	adds	r5, #4
 8005d2c:	e79b      	b.n	8005c66 <__multiply+0x56>
 8005d2e:	46d4      	mov	ip, sl
 8005d30:	e7b3      	b.n	8005c9a <__multiply+0x8a>
 8005d32:	46e0      	mov	r8, ip
 8005d34:	e7dd      	b.n	8005cf2 <__multiply+0xe2>
 8005d36:	3e01      	subs	r6, #1
 8005d38:	e799      	b.n	8005c6e <__multiply+0x5e>
	...

08005d3c <__pow5mult>:
 8005d3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d40:	4615      	mov	r5, r2
 8005d42:	f012 0203 	ands.w	r2, r2, #3
 8005d46:	4606      	mov	r6, r0
 8005d48:	460f      	mov	r7, r1
 8005d4a:	d007      	beq.n	8005d5c <__pow5mult+0x20>
 8005d4c:	4c21      	ldr	r4, [pc, #132]	; (8005dd4 <__pow5mult+0x98>)
 8005d4e:	3a01      	subs	r2, #1
 8005d50:	2300      	movs	r3, #0
 8005d52:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005d56:	f7ff fec9 	bl	8005aec <__multadd>
 8005d5a:	4607      	mov	r7, r0
 8005d5c:	10ad      	asrs	r5, r5, #2
 8005d5e:	d035      	beq.n	8005dcc <__pow5mult+0x90>
 8005d60:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005d62:	b93c      	cbnz	r4, 8005d74 <__pow5mult+0x38>
 8005d64:	2010      	movs	r0, #16
 8005d66:	f7ff fe55 	bl	8005a14 <malloc>
 8005d6a:	6270      	str	r0, [r6, #36]	; 0x24
 8005d6c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005d70:	6004      	str	r4, [r0, #0]
 8005d72:	60c4      	str	r4, [r0, #12]
 8005d74:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005d78:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005d7c:	b94c      	cbnz	r4, 8005d92 <__pow5mult+0x56>
 8005d7e:	f240 2171 	movw	r1, #625	; 0x271
 8005d82:	4630      	mov	r0, r6
 8005d84:	f7ff ff3b 	bl	8005bfe <__i2b>
 8005d88:	2300      	movs	r3, #0
 8005d8a:	4604      	mov	r4, r0
 8005d8c:	f8c8 0008 	str.w	r0, [r8, #8]
 8005d90:	6003      	str	r3, [r0, #0]
 8005d92:	f04f 0800 	mov.w	r8, #0
 8005d96:	07eb      	lsls	r3, r5, #31
 8005d98:	d50a      	bpl.n	8005db0 <__pow5mult+0x74>
 8005d9a:	4639      	mov	r1, r7
 8005d9c:	4622      	mov	r2, r4
 8005d9e:	4630      	mov	r0, r6
 8005da0:	f7ff ff36 	bl	8005c10 <__multiply>
 8005da4:	4681      	mov	r9, r0
 8005da6:	4639      	mov	r1, r7
 8005da8:	4630      	mov	r0, r6
 8005daa:	f7ff fe88 	bl	8005abe <_Bfree>
 8005dae:	464f      	mov	r7, r9
 8005db0:	106d      	asrs	r5, r5, #1
 8005db2:	d00b      	beq.n	8005dcc <__pow5mult+0x90>
 8005db4:	6820      	ldr	r0, [r4, #0]
 8005db6:	b938      	cbnz	r0, 8005dc8 <__pow5mult+0x8c>
 8005db8:	4622      	mov	r2, r4
 8005dba:	4621      	mov	r1, r4
 8005dbc:	4630      	mov	r0, r6
 8005dbe:	f7ff ff27 	bl	8005c10 <__multiply>
 8005dc2:	6020      	str	r0, [r4, #0]
 8005dc4:	f8c0 8000 	str.w	r8, [r0]
 8005dc8:	4604      	mov	r4, r0
 8005dca:	e7e4      	b.n	8005d96 <__pow5mult+0x5a>
 8005dcc:	4638      	mov	r0, r7
 8005dce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005dd2:	bf00      	nop
 8005dd4:	08007708 	.word	0x08007708

08005dd8 <__lshift>:
 8005dd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ddc:	460c      	mov	r4, r1
 8005dde:	4607      	mov	r7, r0
 8005de0:	4616      	mov	r6, r2
 8005de2:	6923      	ldr	r3, [r4, #16]
 8005de4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005de8:	eb0a 0903 	add.w	r9, sl, r3
 8005dec:	6849      	ldr	r1, [r1, #4]
 8005dee:	68a3      	ldr	r3, [r4, #8]
 8005df0:	f109 0501 	add.w	r5, r9, #1
 8005df4:	42ab      	cmp	r3, r5
 8005df6:	db32      	blt.n	8005e5e <__lshift+0x86>
 8005df8:	4638      	mov	r0, r7
 8005dfa:	f7ff fe2c 	bl	8005a56 <_Balloc>
 8005dfe:	2300      	movs	r3, #0
 8005e00:	4680      	mov	r8, r0
 8005e02:	461a      	mov	r2, r3
 8005e04:	f100 0114 	add.w	r1, r0, #20
 8005e08:	4553      	cmp	r3, sl
 8005e0a:	db2b      	blt.n	8005e64 <__lshift+0x8c>
 8005e0c:	6920      	ldr	r0, [r4, #16]
 8005e0e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005e12:	f104 0314 	add.w	r3, r4, #20
 8005e16:	f016 021f 	ands.w	r2, r6, #31
 8005e1a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005e1e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005e22:	d025      	beq.n	8005e70 <__lshift+0x98>
 8005e24:	2000      	movs	r0, #0
 8005e26:	f1c2 0e20 	rsb	lr, r2, #32
 8005e2a:	468a      	mov	sl, r1
 8005e2c:	681e      	ldr	r6, [r3, #0]
 8005e2e:	4096      	lsls	r6, r2
 8005e30:	4330      	orrs	r0, r6
 8005e32:	f84a 0b04 	str.w	r0, [sl], #4
 8005e36:	f853 0b04 	ldr.w	r0, [r3], #4
 8005e3a:	459c      	cmp	ip, r3
 8005e3c:	fa20 f00e 	lsr.w	r0, r0, lr
 8005e40:	d814      	bhi.n	8005e6c <__lshift+0x94>
 8005e42:	6048      	str	r0, [r1, #4]
 8005e44:	b108      	cbz	r0, 8005e4a <__lshift+0x72>
 8005e46:	f109 0502 	add.w	r5, r9, #2
 8005e4a:	3d01      	subs	r5, #1
 8005e4c:	4638      	mov	r0, r7
 8005e4e:	f8c8 5010 	str.w	r5, [r8, #16]
 8005e52:	4621      	mov	r1, r4
 8005e54:	f7ff fe33 	bl	8005abe <_Bfree>
 8005e58:	4640      	mov	r0, r8
 8005e5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e5e:	3101      	adds	r1, #1
 8005e60:	005b      	lsls	r3, r3, #1
 8005e62:	e7c7      	b.n	8005df4 <__lshift+0x1c>
 8005e64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8005e68:	3301      	adds	r3, #1
 8005e6a:	e7cd      	b.n	8005e08 <__lshift+0x30>
 8005e6c:	4651      	mov	r1, sl
 8005e6e:	e7dc      	b.n	8005e2a <__lshift+0x52>
 8005e70:	3904      	subs	r1, #4
 8005e72:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e76:	459c      	cmp	ip, r3
 8005e78:	f841 2f04 	str.w	r2, [r1, #4]!
 8005e7c:	d8f9      	bhi.n	8005e72 <__lshift+0x9a>
 8005e7e:	e7e4      	b.n	8005e4a <__lshift+0x72>

08005e80 <__mcmp>:
 8005e80:	6903      	ldr	r3, [r0, #16]
 8005e82:	690a      	ldr	r2, [r1, #16]
 8005e84:	b530      	push	{r4, r5, lr}
 8005e86:	1a9b      	subs	r3, r3, r2
 8005e88:	d10c      	bne.n	8005ea4 <__mcmp+0x24>
 8005e8a:	0092      	lsls	r2, r2, #2
 8005e8c:	3014      	adds	r0, #20
 8005e8e:	3114      	adds	r1, #20
 8005e90:	1884      	adds	r4, r0, r2
 8005e92:	4411      	add	r1, r2
 8005e94:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005e98:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005e9c:	4295      	cmp	r5, r2
 8005e9e:	d003      	beq.n	8005ea8 <__mcmp+0x28>
 8005ea0:	d305      	bcc.n	8005eae <__mcmp+0x2e>
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	bd30      	pop	{r4, r5, pc}
 8005ea8:	42a0      	cmp	r0, r4
 8005eaa:	d3f3      	bcc.n	8005e94 <__mcmp+0x14>
 8005eac:	e7fa      	b.n	8005ea4 <__mcmp+0x24>
 8005eae:	f04f 33ff 	mov.w	r3, #4294967295
 8005eb2:	e7f7      	b.n	8005ea4 <__mcmp+0x24>

08005eb4 <__mdiff>:
 8005eb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005eb8:	460d      	mov	r5, r1
 8005eba:	4607      	mov	r7, r0
 8005ebc:	4611      	mov	r1, r2
 8005ebe:	4628      	mov	r0, r5
 8005ec0:	4614      	mov	r4, r2
 8005ec2:	f7ff ffdd 	bl	8005e80 <__mcmp>
 8005ec6:	1e06      	subs	r6, r0, #0
 8005ec8:	d108      	bne.n	8005edc <__mdiff+0x28>
 8005eca:	4631      	mov	r1, r6
 8005ecc:	4638      	mov	r0, r7
 8005ece:	f7ff fdc2 	bl	8005a56 <_Balloc>
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8005ed8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005edc:	bfa4      	itt	ge
 8005ede:	4623      	movge	r3, r4
 8005ee0:	462c      	movge	r4, r5
 8005ee2:	4638      	mov	r0, r7
 8005ee4:	6861      	ldr	r1, [r4, #4]
 8005ee6:	bfa6      	itte	ge
 8005ee8:	461d      	movge	r5, r3
 8005eea:	2600      	movge	r6, #0
 8005eec:	2601      	movlt	r6, #1
 8005eee:	f7ff fdb2 	bl	8005a56 <_Balloc>
 8005ef2:	f04f 0e00 	mov.w	lr, #0
 8005ef6:	60c6      	str	r6, [r0, #12]
 8005ef8:	692b      	ldr	r3, [r5, #16]
 8005efa:	6926      	ldr	r6, [r4, #16]
 8005efc:	f104 0214 	add.w	r2, r4, #20
 8005f00:	f105 0914 	add.w	r9, r5, #20
 8005f04:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8005f08:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8005f0c:	f100 0114 	add.w	r1, r0, #20
 8005f10:	f852 ab04 	ldr.w	sl, [r2], #4
 8005f14:	f859 5b04 	ldr.w	r5, [r9], #4
 8005f18:	fa1f f38a 	uxth.w	r3, sl
 8005f1c:	4473      	add	r3, lr
 8005f1e:	b2ac      	uxth	r4, r5
 8005f20:	1b1b      	subs	r3, r3, r4
 8005f22:	0c2c      	lsrs	r4, r5, #16
 8005f24:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8005f28:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8005f2c:	b29b      	uxth	r3, r3
 8005f2e:	ea4f 4e24 	mov.w	lr, r4, asr #16
 8005f32:	45c8      	cmp	r8, r9
 8005f34:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8005f38:	4694      	mov	ip, r2
 8005f3a:	f841 4b04 	str.w	r4, [r1], #4
 8005f3e:	d8e7      	bhi.n	8005f10 <__mdiff+0x5c>
 8005f40:	45bc      	cmp	ip, r7
 8005f42:	d304      	bcc.n	8005f4e <__mdiff+0x9a>
 8005f44:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8005f48:	b183      	cbz	r3, 8005f6c <__mdiff+0xb8>
 8005f4a:	6106      	str	r6, [r0, #16]
 8005f4c:	e7c4      	b.n	8005ed8 <__mdiff+0x24>
 8005f4e:	f85c 4b04 	ldr.w	r4, [ip], #4
 8005f52:	b2a2      	uxth	r2, r4
 8005f54:	4472      	add	r2, lr
 8005f56:	1413      	asrs	r3, r2, #16
 8005f58:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8005f5c:	b292      	uxth	r2, r2
 8005f5e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005f62:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8005f66:	f841 2b04 	str.w	r2, [r1], #4
 8005f6a:	e7e9      	b.n	8005f40 <__mdiff+0x8c>
 8005f6c:	3e01      	subs	r6, #1
 8005f6e:	e7e9      	b.n	8005f44 <__mdiff+0x90>

08005f70 <__d2b>:
 8005f70:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8005f74:	461c      	mov	r4, r3
 8005f76:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 8005f7a:	2101      	movs	r1, #1
 8005f7c:	4690      	mov	r8, r2
 8005f7e:	f7ff fd6a 	bl	8005a56 <_Balloc>
 8005f82:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8005f86:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8005f8a:	4607      	mov	r7, r0
 8005f8c:	bb34      	cbnz	r4, 8005fdc <__d2b+0x6c>
 8005f8e:	9201      	str	r2, [sp, #4]
 8005f90:	f1b8 0200 	subs.w	r2, r8, #0
 8005f94:	d027      	beq.n	8005fe6 <__d2b+0x76>
 8005f96:	a802      	add	r0, sp, #8
 8005f98:	f840 2d08 	str.w	r2, [r0, #-8]!
 8005f9c:	f7ff fe00 	bl	8005ba0 <__lo0bits>
 8005fa0:	9900      	ldr	r1, [sp, #0]
 8005fa2:	b1f0      	cbz	r0, 8005fe2 <__d2b+0x72>
 8005fa4:	9a01      	ldr	r2, [sp, #4]
 8005fa6:	f1c0 0320 	rsb	r3, r0, #32
 8005faa:	fa02 f303 	lsl.w	r3, r2, r3
 8005fae:	430b      	orrs	r3, r1
 8005fb0:	40c2      	lsrs	r2, r0
 8005fb2:	617b      	str	r3, [r7, #20]
 8005fb4:	9201      	str	r2, [sp, #4]
 8005fb6:	9b01      	ldr	r3, [sp, #4]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	bf14      	ite	ne
 8005fbc:	2102      	movne	r1, #2
 8005fbe:	2101      	moveq	r1, #1
 8005fc0:	61bb      	str	r3, [r7, #24]
 8005fc2:	6139      	str	r1, [r7, #16]
 8005fc4:	b1c4      	cbz	r4, 8005ff8 <__d2b+0x88>
 8005fc6:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8005fca:	4404      	add	r4, r0
 8005fcc:	6034      	str	r4, [r6, #0]
 8005fce:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005fd2:	6028      	str	r0, [r5, #0]
 8005fd4:	4638      	mov	r0, r7
 8005fd6:	b002      	add	sp, #8
 8005fd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005fdc:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005fe0:	e7d5      	b.n	8005f8e <__d2b+0x1e>
 8005fe2:	6179      	str	r1, [r7, #20]
 8005fe4:	e7e7      	b.n	8005fb6 <__d2b+0x46>
 8005fe6:	a801      	add	r0, sp, #4
 8005fe8:	f7ff fdda 	bl	8005ba0 <__lo0bits>
 8005fec:	2101      	movs	r1, #1
 8005fee:	9b01      	ldr	r3, [sp, #4]
 8005ff0:	6139      	str	r1, [r7, #16]
 8005ff2:	617b      	str	r3, [r7, #20]
 8005ff4:	3020      	adds	r0, #32
 8005ff6:	e7e5      	b.n	8005fc4 <__d2b+0x54>
 8005ff8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005ffc:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8006000:	6030      	str	r0, [r6, #0]
 8006002:	6918      	ldr	r0, [r3, #16]
 8006004:	f7ff fdad 	bl	8005b62 <__hi0bits>
 8006008:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800600c:	e7e1      	b.n	8005fd2 <__d2b+0x62>

0800600e <_calloc_r>:
 800600e:	b538      	push	{r3, r4, r5, lr}
 8006010:	fb02 f401 	mul.w	r4, r2, r1
 8006014:	4621      	mov	r1, r4
 8006016:	f000 f855 	bl	80060c4 <_malloc_r>
 800601a:	4605      	mov	r5, r0
 800601c:	b118      	cbz	r0, 8006026 <_calloc_r+0x18>
 800601e:	4622      	mov	r2, r4
 8006020:	2100      	movs	r1, #0
 8006022:	f7fe fa2f 	bl	8004484 <memset>
 8006026:	4628      	mov	r0, r5
 8006028:	bd38      	pop	{r3, r4, r5, pc}
	...

0800602c <_free_r>:
 800602c:	b538      	push	{r3, r4, r5, lr}
 800602e:	4605      	mov	r5, r0
 8006030:	2900      	cmp	r1, #0
 8006032:	d043      	beq.n	80060bc <_free_r+0x90>
 8006034:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006038:	1f0c      	subs	r4, r1, #4
 800603a:	2b00      	cmp	r3, #0
 800603c:	bfb8      	it	lt
 800603e:	18e4      	addlt	r4, r4, r3
 8006040:	f000 fa27 	bl	8006492 <__malloc_lock>
 8006044:	4a1e      	ldr	r2, [pc, #120]	; (80060c0 <_free_r+0x94>)
 8006046:	6813      	ldr	r3, [r2, #0]
 8006048:	4610      	mov	r0, r2
 800604a:	b933      	cbnz	r3, 800605a <_free_r+0x2e>
 800604c:	6063      	str	r3, [r4, #4]
 800604e:	6014      	str	r4, [r2, #0]
 8006050:	4628      	mov	r0, r5
 8006052:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006056:	f000 ba1d 	b.w	8006494 <__malloc_unlock>
 800605a:	42a3      	cmp	r3, r4
 800605c:	d90b      	bls.n	8006076 <_free_r+0x4a>
 800605e:	6821      	ldr	r1, [r4, #0]
 8006060:	1862      	adds	r2, r4, r1
 8006062:	4293      	cmp	r3, r2
 8006064:	bf01      	itttt	eq
 8006066:	681a      	ldreq	r2, [r3, #0]
 8006068:	685b      	ldreq	r3, [r3, #4]
 800606a:	1852      	addeq	r2, r2, r1
 800606c:	6022      	streq	r2, [r4, #0]
 800606e:	6063      	str	r3, [r4, #4]
 8006070:	6004      	str	r4, [r0, #0]
 8006072:	e7ed      	b.n	8006050 <_free_r+0x24>
 8006074:	4613      	mov	r3, r2
 8006076:	685a      	ldr	r2, [r3, #4]
 8006078:	b10a      	cbz	r2, 800607e <_free_r+0x52>
 800607a:	42a2      	cmp	r2, r4
 800607c:	d9fa      	bls.n	8006074 <_free_r+0x48>
 800607e:	6819      	ldr	r1, [r3, #0]
 8006080:	1858      	adds	r0, r3, r1
 8006082:	42a0      	cmp	r0, r4
 8006084:	d10b      	bne.n	800609e <_free_r+0x72>
 8006086:	6820      	ldr	r0, [r4, #0]
 8006088:	4401      	add	r1, r0
 800608a:	1858      	adds	r0, r3, r1
 800608c:	4282      	cmp	r2, r0
 800608e:	6019      	str	r1, [r3, #0]
 8006090:	d1de      	bne.n	8006050 <_free_r+0x24>
 8006092:	6810      	ldr	r0, [r2, #0]
 8006094:	6852      	ldr	r2, [r2, #4]
 8006096:	4401      	add	r1, r0
 8006098:	6019      	str	r1, [r3, #0]
 800609a:	605a      	str	r2, [r3, #4]
 800609c:	e7d8      	b.n	8006050 <_free_r+0x24>
 800609e:	d902      	bls.n	80060a6 <_free_r+0x7a>
 80060a0:	230c      	movs	r3, #12
 80060a2:	602b      	str	r3, [r5, #0]
 80060a4:	e7d4      	b.n	8006050 <_free_r+0x24>
 80060a6:	6820      	ldr	r0, [r4, #0]
 80060a8:	1821      	adds	r1, r4, r0
 80060aa:	428a      	cmp	r2, r1
 80060ac:	bf01      	itttt	eq
 80060ae:	6811      	ldreq	r1, [r2, #0]
 80060b0:	6852      	ldreq	r2, [r2, #4]
 80060b2:	1809      	addeq	r1, r1, r0
 80060b4:	6021      	streq	r1, [r4, #0]
 80060b6:	6062      	str	r2, [r4, #4]
 80060b8:	605c      	str	r4, [r3, #4]
 80060ba:	e7c9      	b.n	8006050 <_free_r+0x24>
 80060bc:	bd38      	pop	{r3, r4, r5, pc}
 80060be:	bf00      	nop
 80060c0:	20000248 	.word	0x20000248

080060c4 <_malloc_r>:
 80060c4:	b570      	push	{r4, r5, r6, lr}
 80060c6:	1ccd      	adds	r5, r1, #3
 80060c8:	f025 0503 	bic.w	r5, r5, #3
 80060cc:	3508      	adds	r5, #8
 80060ce:	2d0c      	cmp	r5, #12
 80060d0:	bf38      	it	cc
 80060d2:	250c      	movcc	r5, #12
 80060d4:	2d00      	cmp	r5, #0
 80060d6:	4606      	mov	r6, r0
 80060d8:	db01      	blt.n	80060de <_malloc_r+0x1a>
 80060da:	42a9      	cmp	r1, r5
 80060dc:	d903      	bls.n	80060e6 <_malloc_r+0x22>
 80060de:	230c      	movs	r3, #12
 80060e0:	6033      	str	r3, [r6, #0]
 80060e2:	2000      	movs	r0, #0
 80060e4:	bd70      	pop	{r4, r5, r6, pc}
 80060e6:	f000 f9d4 	bl	8006492 <__malloc_lock>
 80060ea:	4a21      	ldr	r2, [pc, #132]	; (8006170 <_malloc_r+0xac>)
 80060ec:	6814      	ldr	r4, [r2, #0]
 80060ee:	4621      	mov	r1, r4
 80060f0:	b991      	cbnz	r1, 8006118 <_malloc_r+0x54>
 80060f2:	4c20      	ldr	r4, [pc, #128]	; (8006174 <_malloc_r+0xb0>)
 80060f4:	6823      	ldr	r3, [r4, #0]
 80060f6:	b91b      	cbnz	r3, 8006100 <_malloc_r+0x3c>
 80060f8:	4630      	mov	r0, r6
 80060fa:	f000 f98f 	bl	800641c <_sbrk_r>
 80060fe:	6020      	str	r0, [r4, #0]
 8006100:	4629      	mov	r1, r5
 8006102:	4630      	mov	r0, r6
 8006104:	f000 f98a 	bl	800641c <_sbrk_r>
 8006108:	1c43      	adds	r3, r0, #1
 800610a:	d124      	bne.n	8006156 <_malloc_r+0x92>
 800610c:	230c      	movs	r3, #12
 800610e:	4630      	mov	r0, r6
 8006110:	6033      	str	r3, [r6, #0]
 8006112:	f000 f9bf 	bl	8006494 <__malloc_unlock>
 8006116:	e7e4      	b.n	80060e2 <_malloc_r+0x1e>
 8006118:	680b      	ldr	r3, [r1, #0]
 800611a:	1b5b      	subs	r3, r3, r5
 800611c:	d418      	bmi.n	8006150 <_malloc_r+0x8c>
 800611e:	2b0b      	cmp	r3, #11
 8006120:	d90f      	bls.n	8006142 <_malloc_r+0x7e>
 8006122:	600b      	str	r3, [r1, #0]
 8006124:	18cc      	adds	r4, r1, r3
 8006126:	50cd      	str	r5, [r1, r3]
 8006128:	4630      	mov	r0, r6
 800612a:	f000 f9b3 	bl	8006494 <__malloc_unlock>
 800612e:	f104 000b 	add.w	r0, r4, #11
 8006132:	1d23      	adds	r3, r4, #4
 8006134:	f020 0007 	bic.w	r0, r0, #7
 8006138:	1ac3      	subs	r3, r0, r3
 800613a:	d0d3      	beq.n	80060e4 <_malloc_r+0x20>
 800613c:	425a      	negs	r2, r3
 800613e:	50e2      	str	r2, [r4, r3]
 8006140:	e7d0      	b.n	80060e4 <_malloc_r+0x20>
 8006142:	684b      	ldr	r3, [r1, #4]
 8006144:	428c      	cmp	r4, r1
 8006146:	bf16      	itet	ne
 8006148:	6063      	strne	r3, [r4, #4]
 800614a:	6013      	streq	r3, [r2, #0]
 800614c:	460c      	movne	r4, r1
 800614e:	e7eb      	b.n	8006128 <_malloc_r+0x64>
 8006150:	460c      	mov	r4, r1
 8006152:	6849      	ldr	r1, [r1, #4]
 8006154:	e7cc      	b.n	80060f0 <_malloc_r+0x2c>
 8006156:	1cc4      	adds	r4, r0, #3
 8006158:	f024 0403 	bic.w	r4, r4, #3
 800615c:	42a0      	cmp	r0, r4
 800615e:	d005      	beq.n	800616c <_malloc_r+0xa8>
 8006160:	1a21      	subs	r1, r4, r0
 8006162:	4630      	mov	r0, r6
 8006164:	f000 f95a 	bl	800641c <_sbrk_r>
 8006168:	3001      	adds	r0, #1
 800616a:	d0cf      	beq.n	800610c <_malloc_r+0x48>
 800616c:	6025      	str	r5, [r4, #0]
 800616e:	e7db      	b.n	8006128 <_malloc_r+0x64>
 8006170:	20000248 	.word	0x20000248
 8006174:	2000024c 	.word	0x2000024c

08006178 <__ssputs_r>:
 8006178:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800617c:	688e      	ldr	r6, [r1, #8]
 800617e:	4682      	mov	sl, r0
 8006180:	429e      	cmp	r6, r3
 8006182:	460c      	mov	r4, r1
 8006184:	4690      	mov	r8, r2
 8006186:	4699      	mov	r9, r3
 8006188:	d837      	bhi.n	80061fa <__ssputs_r+0x82>
 800618a:	898a      	ldrh	r2, [r1, #12]
 800618c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006190:	d031      	beq.n	80061f6 <__ssputs_r+0x7e>
 8006192:	2302      	movs	r3, #2
 8006194:	6825      	ldr	r5, [r4, #0]
 8006196:	6909      	ldr	r1, [r1, #16]
 8006198:	1a6f      	subs	r7, r5, r1
 800619a:	6965      	ldr	r5, [r4, #20]
 800619c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80061a0:	fb95 f5f3 	sdiv	r5, r5, r3
 80061a4:	f109 0301 	add.w	r3, r9, #1
 80061a8:	443b      	add	r3, r7
 80061aa:	429d      	cmp	r5, r3
 80061ac:	bf38      	it	cc
 80061ae:	461d      	movcc	r5, r3
 80061b0:	0553      	lsls	r3, r2, #21
 80061b2:	d530      	bpl.n	8006216 <__ssputs_r+0x9e>
 80061b4:	4629      	mov	r1, r5
 80061b6:	f7ff ff85 	bl	80060c4 <_malloc_r>
 80061ba:	4606      	mov	r6, r0
 80061bc:	b950      	cbnz	r0, 80061d4 <__ssputs_r+0x5c>
 80061be:	230c      	movs	r3, #12
 80061c0:	f04f 30ff 	mov.w	r0, #4294967295
 80061c4:	f8ca 3000 	str.w	r3, [sl]
 80061c8:	89a3      	ldrh	r3, [r4, #12]
 80061ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80061ce:	81a3      	strh	r3, [r4, #12]
 80061d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061d4:	463a      	mov	r2, r7
 80061d6:	6921      	ldr	r1, [r4, #16]
 80061d8:	f7ff fc32 	bl	8005a40 <memcpy>
 80061dc:	89a3      	ldrh	r3, [r4, #12]
 80061de:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80061e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80061e6:	81a3      	strh	r3, [r4, #12]
 80061e8:	6126      	str	r6, [r4, #16]
 80061ea:	443e      	add	r6, r7
 80061ec:	6026      	str	r6, [r4, #0]
 80061ee:	464e      	mov	r6, r9
 80061f0:	6165      	str	r5, [r4, #20]
 80061f2:	1bed      	subs	r5, r5, r7
 80061f4:	60a5      	str	r5, [r4, #8]
 80061f6:	454e      	cmp	r6, r9
 80061f8:	d900      	bls.n	80061fc <__ssputs_r+0x84>
 80061fa:	464e      	mov	r6, r9
 80061fc:	4632      	mov	r2, r6
 80061fe:	4641      	mov	r1, r8
 8006200:	6820      	ldr	r0, [r4, #0]
 8006202:	f000 f92d 	bl	8006460 <memmove>
 8006206:	68a3      	ldr	r3, [r4, #8]
 8006208:	2000      	movs	r0, #0
 800620a:	1b9b      	subs	r3, r3, r6
 800620c:	60a3      	str	r3, [r4, #8]
 800620e:	6823      	ldr	r3, [r4, #0]
 8006210:	441e      	add	r6, r3
 8006212:	6026      	str	r6, [r4, #0]
 8006214:	e7dc      	b.n	80061d0 <__ssputs_r+0x58>
 8006216:	462a      	mov	r2, r5
 8006218:	f000 f93d 	bl	8006496 <_realloc_r>
 800621c:	4606      	mov	r6, r0
 800621e:	2800      	cmp	r0, #0
 8006220:	d1e2      	bne.n	80061e8 <__ssputs_r+0x70>
 8006222:	6921      	ldr	r1, [r4, #16]
 8006224:	4650      	mov	r0, sl
 8006226:	f7ff ff01 	bl	800602c <_free_r>
 800622a:	e7c8      	b.n	80061be <__ssputs_r+0x46>

0800622c <_svfiprintf_r>:
 800622c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006230:	461d      	mov	r5, r3
 8006232:	898b      	ldrh	r3, [r1, #12]
 8006234:	b09d      	sub	sp, #116	; 0x74
 8006236:	061f      	lsls	r7, r3, #24
 8006238:	4680      	mov	r8, r0
 800623a:	460c      	mov	r4, r1
 800623c:	4616      	mov	r6, r2
 800623e:	d50f      	bpl.n	8006260 <_svfiprintf_r+0x34>
 8006240:	690b      	ldr	r3, [r1, #16]
 8006242:	b96b      	cbnz	r3, 8006260 <_svfiprintf_r+0x34>
 8006244:	2140      	movs	r1, #64	; 0x40
 8006246:	f7ff ff3d 	bl	80060c4 <_malloc_r>
 800624a:	6020      	str	r0, [r4, #0]
 800624c:	6120      	str	r0, [r4, #16]
 800624e:	b928      	cbnz	r0, 800625c <_svfiprintf_r+0x30>
 8006250:	230c      	movs	r3, #12
 8006252:	f8c8 3000 	str.w	r3, [r8]
 8006256:	f04f 30ff 	mov.w	r0, #4294967295
 800625a:	e0c8      	b.n	80063ee <_svfiprintf_r+0x1c2>
 800625c:	2340      	movs	r3, #64	; 0x40
 800625e:	6163      	str	r3, [r4, #20]
 8006260:	2300      	movs	r3, #0
 8006262:	9309      	str	r3, [sp, #36]	; 0x24
 8006264:	2320      	movs	r3, #32
 8006266:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800626a:	2330      	movs	r3, #48	; 0x30
 800626c:	f04f 0b01 	mov.w	fp, #1
 8006270:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006274:	9503      	str	r5, [sp, #12]
 8006276:	4637      	mov	r7, r6
 8006278:	463d      	mov	r5, r7
 800627a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800627e:	b10b      	cbz	r3, 8006284 <_svfiprintf_r+0x58>
 8006280:	2b25      	cmp	r3, #37	; 0x25
 8006282:	d13e      	bne.n	8006302 <_svfiprintf_r+0xd6>
 8006284:	ebb7 0a06 	subs.w	sl, r7, r6
 8006288:	d00b      	beq.n	80062a2 <_svfiprintf_r+0x76>
 800628a:	4653      	mov	r3, sl
 800628c:	4632      	mov	r2, r6
 800628e:	4621      	mov	r1, r4
 8006290:	4640      	mov	r0, r8
 8006292:	f7ff ff71 	bl	8006178 <__ssputs_r>
 8006296:	3001      	adds	r0, #1
 8006298:	f000 80a4 	beq.w	80063e4 <_svfiprintf_r+0x1b8>
 800629c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800629e:	4453      	add	r3, sl
 80062a0:	9309      	str	r3, [sp, #36]	; 0x24
 80062a2:	783b      	ldrb	r3, [r7, #0]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	f000 809d 	beq.w	80063e4 <_svfiprintf_r+0x1b8>
 80062aa:	2300      	movs	r3, #0
 80062ac:	f04f 32ff 	mov.w	r2, #4294967295
 80062b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80062b4:	9304      	str	r3, [sp, #16]
 80062b6:	9307      	str	r3, [sp, #28]
 80062b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80062bc:	931a      	str	r3, [sp, #104]	; 0x68
 80062be:	462f      	mov	r7, r5
 80062c0:	2205      	movs	r2, #5
 80062c2:	f817 1b01 	ldrb.w	r1, [r7], #1
 80062c6:	4850      	ldr	r0, [pc, #320]	; (8006408 <_svfiprintf_r+0x1dc>)
 80062c8:	f7ff fbac 	bl	8005a24 <memchr>
 80062cc:	9b04      	ldr	r3, [sp, #16]
 80062ce:	b9d0      	cbnz	r0, 8006306 <_svfiprintf_r+0xda>
 80062d0:	06d9      	lsls	r1, r3, #27
 80062d2:	bf44      	itt	mi
 80062d4:	2220      	movmi	r2, #32
 80062d6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80062da:	071a      	lsls	r2, r3, #28
 80062dc:	bf44      	itt	mi
 80062de:	222b      	movmi	r2, #43	; 0x2b
 80062e0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80062e4:	782a      	ldrb	r2, [r5, #0]
 80062e6:	2a2a      	cmp	r2, #42	; 0x2a
 80062e8:	d015      	beq.n	8006316 <_svfiprintf_r+0xea>
 80062ea:	462f      	mov	r7, r5
 80062ec:	2000      	movs	r0, #0
 80062ee:	250a      	movs	r5, #10
 80062f0:	9a07      	ldr	r2, [sp, #28]
 80062f2:	4639      	mov	r1, r7
 80062f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80062f8:	3b30      	subs	r3, #48	; 0x30
 80062fa:	2b09      	cmp	r3, #9
 80062fc:	d94d      	bls.n	800639a <_svfiprintf_r+0x16e>
 80062fe:	b1b8      	cbz	r0, 8006330 <_svfiprintf_r+0x104>
 8006300:	e00f      	b.n	8006322 <_svfiprintf_r+0xf6>
 8006302:	462f      	mov	r7, r5
 8006304:	e7b8      	b.n	8006278 <_svfiprintf_r+0x4c>
 8006306:	4a40      	ldr	r2, [pc, #256]	; (8006408 <_svfiprintf_r+0x1dc>)
 8006308:	463d      	mov	r5, r7
 800630a:	1a80      	subs	r0, r0, r2
 800630c:	fa0b f000 	lsl.w	r0, fp, r0
 8006310:	4318      	orrs	r0, r3
 8006312:	9004      	str	r0, [sp, #16]
 8006314:	e7d3      	b.n	80062be <_svfiprintf_r+0x92>
 8006316:	9a03      	ldr	r2, [sp, #12]
 8006318:	1d11      	adds	r1, r2, #4
 800631a:	6812      	ldr	r2, [r2, #0]
 800631c:	9103      	str	r1, [sp, #12]
 800631e:	2a00      	cmp	r2, #0
 8006320:	db01      	blt.n	8006326 <_svfiprintf_r+0xfa>
 8006322:	9207      	str	r2, [sp, #28]
 8006324:	e004      	b.n	8006330 <_svfiprintf_r+0x104>
 8006326:	4252      	negs	r2, r2
 8006328:	f043 0302 	orr.w	r3, r3, #2
 800632c:	9207      	str	r2, [sp, #28]
 800632e:	9304      	str	r3, [sp, #16]
 8006330:	783b      	ldrb	r3, [r7, #0]
 8006332:	2b2e      	cmp	r3, #46	; 0x2e
 8006334:	d10c      	bne.n	8006350 <_svfiprintf_r+0x124>
 8006336:	787b      	ldrb	r3, [r7, #1]
 8006338:	2b2a      	cmp	r3, #42	; 0x2a
 800633a:	d133      	bne.n	80063a4 <_svfiprintf_r+0x178>
 800633c:	9b03      	ldr	r3, [sp, #12]
 800633e:	3702      	adds	r7, #2
 8006340:	1d1a      	adds	r2, r3, #4
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	9203      	str	r2, [sp, #12]
 8006346:	2b00      	cmp	r3, #0
 8006348:	bfb8      	it	lt
 800634a:	f04f 33ff 	movlt.w	r3, #4294967295
 800634e:	9305      	str	r3, [sp, #20]
 8006350:	4d2e      	ldr	r5, [pc, #184]	; (800640c <_svfiprintf_r+0x1e0>)
 8006352:	2203      	movs	r2, #3
 8006354:	7839      	ldrb	r1, [r7, #0]
 8006356:	4628      	mov	r0, r5
 8006358:	f7ff fb64 	bl	8005a24 <memchr>
 800635c:	b138      	cbz	r0, 800636e <_svfiprintf_r+0x142>
 800635e:	2340      	movs	r3, #64	; 0x40
 8006360:	1b40      	subs	r0, r0, r5
 8006362:	fa03 f000 	lsl.w	r0, r3, r0
 8006366:	9b04      	ldr	r3, [sp, #16]
 8006368:	3701      	adds	r7, #1
 800636a:	4303      	orrs	r3, r0
 800636c:	9304      	str	r3, [sp, #16]
 800636e:	7839      	ldrb	r1, [r7, #0]
 8006370:	2206      	movs	r2, #6
 8006372:	4827      	ldr	r0, [pc, #156]	; (8006410 <_svfiprintf_r+0x1e4>)
 8006374:	1c7e      	adds	r6, r7, #1
 8006376:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800637a:	f7ff fb53 	bl	8005a24 <memchr>
 800637e:	2800      	cmp	r0, #0
 8006380:	d038      	beq.n	80063f4 <_svfiprintf_r+0x1c8>
 8006382:	4b24      	ldr	r3, [pc, #144]	; (8006414 <_svfiprintf_r+0x1e8>)
 8006384:	bb13      	cbnz	r3, 80063cc <_svfiprintf_r+0x1a0>
 8006386:	9b03      	ldr	r3, [sp, #12]
 8006388:	3307      	adds	r3, #7
 800638a:	f023 0307 	bic.w	r3, r3, #7
 800638e:	3308      	adds	r3, #8
 8006390:	9303      	str	r3, [sp, #12]
 8006392:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006394:	444b      	add	r3, r9
 8006396:	9309      	str	r3, [sp, #36]	; 0x24
 8006398:	e76d      	b.n	8006276 <_svfiprintf_r+0x4a>
 800639a:	fb05 3202 	mla	r2, r5, r2, r3
 800639e:	2001      	movs	r0, #1
 80063a0:	460f      	mov	r7, r1
 80063a2:	e7a6      	b.n	80062f2 <_svfiprintf_r+0xc6>
 80063a4:	2300      	movs	r3, #0
 80063a6:	250a      	movs	r5, #10
 80063a8:	4619      	mov	r1, r3
 80063aa:	3701      	adds	r7, #1
 80063ac:	9305      	str	r3, [sp, #20]
 80063ae:	4638      	mov	r0, r7
 80063b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80063b4:	3a30      	subs	r2, #48	; 0x30
 80063b6:	2a09      	cmp	r2, #9
 80063b8:	d903      	bls.n	80063c2 <_svfiprintf_r+0x196>
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d0c8      	beq.n	8006350 <_svfiprintf_r+0x124>
 80063be:	9105      	str	r1, [sp, #20]
 80063c0:	e7c6      	b.n	8006350 <_svfiprintf_r+0x124>
 80063c2:	fb05 2101 	mla	r1, r5, r1, r2
 80063c6:	2301      	movs	r3, #1
 80063c8:	4607      	mov	r7, r0
 80063ca:	e7f0      	b.n	80063ae <_svfiprintf_r+0x182>
 80063cc:	ab03      	add	r3, sp, #12
 80063ce:	9300      	str	r3, [sp, #0]
 80063d0:	4622      	mov	r2, r4
 80063d2:	4b11      	ldr	r3, [pc, #68]	; (8006418 <_svfiprintf_r+0x1ec>)
 80063d4:	a904      	add	r1, sp, #16
 80063d6:	4640      	mov	r0, r8
 80063d8:	f7fe f8ee 	bl	80045b8 <_printf_float>
 80063dc:	f1b0 3fff 	cmp.w	r0, #4294967295
 80063e0:	4681      	mov	r9, r0
 80063e2:	d1d6      	bne.n	8006392 <_svfiprintf_r+0x166>
 80063e4:	89a3      	ldrh	r3, [r4, #12]
 80063e6:	065b      	lsls	r3, r3, #25
 80063e8:	f53f af35 	bmi.w	8006256 <_svfiprintf_r+0x2a>
 80063ec:	9809      	ldr	r0, [sp, #36]	; 0x24
 80063ee:	b01d      	add	sp, #116	; 0x74
 80063f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063f4:	ab03      	add	r3, sp, #12
 80063f6:	9300      	str	r3, [sp, #0]
 80063f8:	4622      	mov	r2, r4
 80063fa:	4b07      	ldr	r3, [pc, #28]	; (8006418 <_svfiprintf_r+0x1ec>)
 80063fc:	a904      	add	r1, sp, #16
 80063fe:	4640      	mov	r0, r8
 8006400:	f7fe fb86 	bl	8004b10 <_printf_i>
 8006404:	e7ea      	b.n	80063dc <_svfiprintf_r+0x1b0>
 8006406:	bf00      	nop
 8006408:	08007714 	.word	0x08007714
 800640c:	0800771a 	.word	0x0800771a
 8006410:	0800771e 	.word	0x0800771e
 8006414:	080045b9 	.word	0x080045b9
 8006418:	08006179 	.word	0x08006179

0800641c <_sbrk_r>:
 800641c:	b538      	push	{r3, r4, r5, lr}
 800641e:	2300      	movs	r3, #0
 8006420:	4c05      	ldr	r4, [pc, #20]	; (8006438 <_sbrk_r+0x1c>)
 8006422:	4605      	mov	r5, r0
 8006424:	4608      	mov	r0, r1
 8006426:	6023      	str	r3, [r4, #0]
 8006428:	f7fb fd60 	bl	8001eec <_sbrk>
 800642c:	1c43      	adds	r3, r0, #1
 800642e:	d102      	bne.n	8006436 <_sbrk_r+0x1a>
 8006430:	6823      	ldr	r3, [r4, #0]
 8006432:	b103      	cbz	r3, 8006436 <_sbrk_r+0x1a>
 8006434:	602b      	str	r3, [r5, #0]
 8006436:	bd38      	pop	{r3, r4, r5, pc}
 8006438:	2000036c 	.word	0x2000036c

0800643c <__ascii_mbtowc>:
 800643c:	b082      	sub	sp, #8
 800643e:	b901      	cbnz	r1, 8006442 <__ascii_mbtowc+0x6>
 8006440:	a901      	add	r1, sp, #4
 8006442:	b142      	cbz	r2, 8006456 <__ascii_mbtowc+0x1a>
 8006444:	b14b      	cbz	r3, 800645a <__ascii_mbtowc+0x1e>
 8006446:	7813      	ldrb	r3, [r2, #0]
 8006448:	600b      	str	r3, [r1, #0]
 800644a:	7812      	ldrb	r2, [r2, #0]
 800644c:	1c10      	adds	r0, r2, #0
 800644e:	bf18      	it	ne
 8006450:	2001      	movne	r0, #1
 8006452:	b002      	add	sp, #8
 8006454:	4770      	bx	lr
 8006456:	4610      	mov	r0, r2
 8006458:	e7fb      	b.n	8006452 <__ascii_mbtowc+0x16>
 800645a:	f06f 0001 	mvn.w	r0, #1
 800645e:	e7f8      	b.n	8006452 <__ascii_mbtowc+0x16>

08006460 <memmove>:
 8006460:	4288      	cmp	r0, r1
 8006462:	b510      	push	{r4, lr}
 8006464:	eb01 0302 	add.w	r3, r1, r2
 8006468:	d807      	bhi.n	800647a <memmove+0x1a>
 800646a:	1e42      	subs	r2, r0, #1
 800646c:	4299      	cmp	r1, r3
 800646e:	d00a      	beq.n	8006486 <memmove+0x26>
 8006470:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006474:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006478:	e7f8      	b.n	800646c <memmove+0xc>
 800647a:	4283      	cmp	r3, r0
 800647c:	d9f5      	bls.n	800646a <memmove+0xa>
 800647e:	1881      	adds	r1, r0, r2
 8006480:	1ad2      	subs	r2, r2, r3
 8006482:	42d3      	cmn	r3, r2
 8006484:	d100      	bne.n	8006488 <memmove+0x28>
 8006486:	bd10      	pop	{r4, pc}
 8006488:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800648c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006490:	e7f7      	b.n	8006482 <memmove+0x22>

08006492 <__malloc_lock>:
 8006492:	4770      	bx	lr

08006494 <__malloc_unlock>:
 8006494:	4770      	bx	lr

08006496 <_realloc_r>:
 8006496:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006498:	4607      	mov	r7, r0
 800649a:	4614      	mov	r4, r2
 800649c:	460e      	mov	r6, r1
 800649e:	b921      	cbnz	r1, 80064aa <_realloc_r+0x14>
 80064a0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80064a4:	4611      	mov	r1, r2
 80064a6:	f7ff be0d 	b.w	80060c4 <_malloc_r>
 80064aa:	b922      	cbnz	r2, 80064b6 <_realloc_r+0x20>
 80064ac:	f7ff fdbe 	bl	800602c <_free_r>
 80064b0:	4625      	mov	r5, r4
 80064b2:	4628      	mov	r0, r5
 80064b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80064b6:	f000 f821 	bl	80064fc <_malloc_usable_size_r>
 80064ba:	42a0      	cmp	r0, r4
 80064bc:	d20f      	bcs.n	80064de <_realloc_r+0x48>
 80064be:	4621      	mov	r1, r4
 80064c0:	4638      	mov	r0, r7
 80064c2:	f7ff fdff 	bl	80060c4 <_malloc_r>
 80064c6:	4605      	mov	r5, r0
 80064c8:	2800      	cmp	r0, #0
 80064ca:	d0f2      	beq.n	80064b2 <_realloc_r+0x1c>
 80064cc:	4631      	mov	r1, r6
 80064ce:	4622      	mov	r2, r4
 80064d0:	f7ff fab6 	bl	8005a40 <memcpy>
 80064d4:	4631      	mov	r1, r6
 80064d6:	4638      	mov	r0, r7
 80064d8:	f7ff fda8 	bl	800602c <_free_r>
 80064dc:	e7e9      	b.n	80064b2 <_realloc_r+0x1c>
 80064de:	4635      	mov	r5, r6
 80064e0:	e7e7      	b.n	80064b2 <_realloc_r+0x1c>

080064e2 <__ascii_wctomb>:
 80064e2:	b149      	cbz	r1, 80064f8 <__ascii_wctomb+0x16>
 80064e4:	2aff      	cmp	r2, #255	; 0xff
 80064e6:	bf8b      	itete	hi
 80064e8:	238a      	movhi	r3, #138	; 0x8a
 80064ea:	700a      	strbls	r2, [r1, #0]
 80064ec:	6003      	strhi	r3, [r0, #0]
 80064ee:	2001      	movls	r0, #1
 80064f0:	bf88      	it	hi
 80064f2:	f04f 30ff 	movhi.w	r0, #4294967295
 80064f6:	4770      	bx	lr
 80064f8:	4608      	mov	r0, r1
 80064fa:	4770      	bx	lr

080064fc <_malloc_usable_size_r>:
 80064fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006500:	1f18      	subs	r0, r3, #4
 8006502:	2b00      	cmp	r3, #0
 8006504:	bfbc      	itt	lt
 8006506:	580b      	ldrlt	r3, [r1, r0]
 8006508:	18c0      	addlt	r0, r0, r3
 800650a:	4770      	bx	lr

0800650c <pow>:
 800650c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006510:	b08f      	sub	sp, #60	; 0x3c
 8006512:	461d      	mov	r5, r3
 8006514:	4680      	mov	r8, r0
 8006516:	4689      	mov	r9, r1
 8006518:	4614      	mov	r4, r2
 800651a:	f000 f955 	bl	80067c8 <__ieee754_pow>
 800651e:	4fa1      	ldr	r7, [pc, #644]	; (80067a4 <pow+0x298>)
 8006520:	e9cd 0100 	strd	r0, r1, [sp]
 8006524:	f997 3000 	ldrsb.w	r3, [r7]
 8006528:	463e      	mov	r6, r7
 800652a:	9302      	str	r3, [sp, #8]
 800652c:	3301      	adds	r3, #1
 800652e:	d05f      	beq.n	80065f0 <pow+0xe4>
 8006530:	4622      	mov	r2, r4
 8006532:	462b      	mov	r3, r5
 8006534:	4620      	mov	r0, r4
 8006536:	4629      	mov	r1, r5
 8006538:	f7fa fa68 	bl	8000a0c <__aeabi_dcmpun>
 800653c:	4682      	mov	sl, r0
 800653e:	2800      	cmp	r0, #0
 8006540:	d156      	bne.n	80065f0 <pow+0xe4>
 8006542:	4642      	mov	r2, r8
 8006544:	464b      	mov	r3, r9
 8006546:	4640      	mov	r0, r8
 8006548:	4649      	mov	r1, r9
 800654a:	f7fa fa5f 	bl	8000a0c <__aeabi_dcmpun>
 800654e:	9003      	str	r0, [sp, #12]
 8006550:	b1e8      	cbz	r0, 800658e <pow+0x82>
 8006552:	2200      	movs	r2, #0
 8006554:	2300      	movs	r3, #0
 8006556:	4620      	mov	r0, r4
 8006558:	4629      	mov	r1, r5
 800655a:	f7fa fa25 	bl	80009a8 <__aeabi_dcmpeq>
 800655e:	2800      	cmp	r0, #0
 8006560:	d046      	beq.n	80065f0 <pow+0xe4>
 8006562:	2301      	movs	r3, #1
 8006564:	2200      	movs	r2, #0
 8006566:	9304      	str	r3, [sp, #16]
 8006568:	4b8f      	ldr	r3, [pc, #572]	; (80067a8 <pow+0x29c>)
 800656a:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800656e:	9305      	str	r3, [sp, #20]
 8006570:	4b8e      	ldr	r3, [pc, #568]	; (80067ac <pow+0x2a0>)
 8006572:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8006576:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800657a:	9b02      	ldr	r3, [sp, #8]
 800657c:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8006580:	2b02      	cmp	r3, #2
 8006582:	d031      	beq.n	80065e8 <pow+0xdc>
 8006584:	a804      	add	r0, sp, #16
 8006586:	f000 fedf 	bl	8007348 <matherr>
 800658a:	bb38      	cbnz	r0, 80065dc <pow+0xd0>
 800658c:	e058      	b.n	8006640 <pow+0x134>
 800658e:	f04f 0a00 	mov.w	sl, #0
 8006592:	f04f 0b00 	mov.w	fp, #0
 8006596:	4652      	mov	r2, sl
 8006598:	465b      	mov	r3, fp
 800659a:	4640      	mov	r0, r8
 800659c:	4649      	mov	r1, r9
 800659e:	f7fa fa03 	bl	80009a8 <__aeabi_dcmpeq>
 80065a2:	2800      	cmp	r0, #0
 80065a4:	d051      	beq.n	800664a <pow+0x13e>
 80065a6:	4652      	mov	r2, sl
 80065a8:	465b      	mov	r3, fp
 80065aa:	4620      	mov	r0, r4
 80065ac:	4629      	mov	r1, r5
 80065ae:	f7fa f9fb 	bl	80009a8 <__aeabi_dcmpeq>
 80065b2:	4606      	mov	r6, r0
 80065b4:	b308      	cbz	r0, 80065fa <pow+0xee>
 80065b6:	2301      	movs	r3, #1
 80065b8:	9304      	str	r3, [sp, #16]
 80065ba:	4b7b      	ldr	r3, [pc, #492]	; (80067a8 <pow+0x29c>)
 80065bc:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80065c0:	9305      	str	r3, [sp, #20]
 80065c2:	9b03      	ldr	r3, [sp, #12]
 80065c4:	e9cd 4508 	strd	r4, r5, [sp, #32]
 80065c8:	930c      	str	r3, [sp, #48]	; 0x30
 80065ca:	9b02      	ldr	r3, [sp, #8]
 80065cc:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d0d7      	beq.n	8006584 <pow+0x78>
 80065d4:	2200      	movs	r2, #0
 80065d6:	4b75      	ldr	r3, [pc, #468]	; (80067ac <pow+0x2a0>)
 80065d8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80065dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80065de:	b11b      	cbz	r3, 80065e8 <pow+0xdc>
 80065e0:	f7fd ff26 	bl	8004430 <__errno>
 80065e4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80065e6:	6003      	str	r3, [r0, #0]
 80065e8:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	; 0x28
 80065ec:	e9cd 3400 	strd	r3, r4, [sp]
 80065f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80065f4:	b00f      	add	sp, #60	; 0x3c
 80065f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065fa:	4620      	mov	r0, r4
 80065fc:	4629      	mov	r1, r5
 80065fe:	f000 fe9d 	bl	800733c <finite>
 8006602:	2800      	cmp	r0, #0
 8006604:	d0f4      	beq.n	80065f0 <pow+0xe4>
 8006606:	4652      	mov	r2, sl
 8006608:	465b      	mov	r3, fp
 800660a:	4620      	mov	r0, r4
 800660c:	4629      	mov	r1, r5
 800660e:	f7fa f9d5 	bl	80009bc <__aeabi_dcmplt>
 8006612:	2800      	cmp	r0, #0
 8006614:	d0ec      	beq.n	80065f0 <pow+0xe4>
 8006616:	2301      	movs	r3, #1
 8006618:	9304      	str	r3, [sp, #16]
 800661a:	4b63      	ldr	r3, [pc, #396]	; (80067a8 <pow+0x29c>)
 800661c:	960c      	str	r6, [sp, #48]	; 0x30
 800661e:	9305      	str	r3, [sp, #20]
 8006620:	f997 3000 	ldrsb.w	r3, [r7]
 8006624:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8006628:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800662c:	b913      	cbnz	r3, 8006634 <pow+0x128>
 800662e:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8006632:	e7a7      	b.n	8006584 <pow+0x78>
 8006634:	2000      	movs	r0, #0
 8006636:	495e      	ldr	r1, [pc, #376]	; (80067b0 <pow+0x2a4>)
 8006638:	2b02      	cmp	r3, #2
 800663a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800663e:	d1a1      	bne.n	8006584 <pow+0x78>
 8006640:	f7fd fef6 	bl	8004430 <__errno>
 8006644:	2321      	movs	r3, #33	; 0x21
 8006646:	6003      	str	r3, [r0, #0]
 8006648:	e7c8      	b.n	80065dc <pow+0xd0>
 800664a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800664e:	f000 fe75 	bl	800733c <finite>
 8006652:	9002      	str	r0, [sp, #8]
 8006654:	2800      	cmp	r0, #0
 8006656:	d177      	bne.n	8006748 <pow+0x23c>
 8006658:	4640      	mov	r0, r8
 800665a:	4649      	mov	r1, r9
 800665c:	f000 fe6e 	bl	800733c <finite>
 8006660:	2800      	cmp	r0, #0
 8006662:	d071      	beq.n	8006748 <pow+0x23c>
 8006664:	4620      	mov	r0, r4
 8006666:	4629      	mov	r1, r5
 8006668:	f000 fe68 	bl	800733c <finite>
 800666c:	2800      	cmp	r0, #0
 800666e:	d06b      	beq.n	8006748 <pow+0x23c>
 8006670:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006674:	4619      	mov	r1, r3
 8006676:	4610      	mov	r0, r2
 8006678:	f7fa f9c8 	bl	8000a0c <__aeabi_dcmpun>
 800667c:	f997 7000 	ldrsb.w	r7, [r7]
 8006680:	4b49      	ldr	r3, [pc, #292]	; (80067a8 <pow+0x29c>)
 8006682:	b1a0      	cbz	r0, 80066ae <pow+0x1a2>
 8006684:	2201      	movs	r2, #1
 8006686:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800668a:	9b02      	ldr	r3, [sp, #8]
 800668c:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8006690:	930c      	str	r3, [sp, #48]	; 0x30
 8006692:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8006696:	2f00      	cmp	r7, #0
 8006698:	d0c9      	beq.n	800662e <pow+0x122>
 800669a:	4652      	mov	r2, sl
 800669c:	465b      	mov	r3, fp
 800669e:	4650      	mov	r0, sl
 80066a0:	4659      	mov	r1, fp
 80066a2:	f7fa f843 	bl	800072c <__aeabi_ddiv>
 80066a6:	2f02      	cmp	r7, #2
 80066a8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80066ac:	e7c7      	b.n	800663e <pow+0x132>
 80066ae:	2203      	movs	r2, #3
 80066b0:	900c      	str	r0, [sp, #48]	; 0x30
 80066b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80066b6:	4620      	mov	r0, r4
 80066b8:	4629      	mov	r1, r5
 80066ba:	2200      	movs	r2, #0
 80066bc:	4b3d      	ldr	r3, [pc, #244]	; (80067b4 <pow+0x2a8>)
 80066be:	e9cd 4508 	strd	r4, r5, [sp, #32]
 80066c2:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80066c6:	f7f9 ff07 	bl	80004d8 <__aeabi_dmul>
 80066ca:	4604      	mov	r4, r0
 80066cc:	460d      	mov	r5, r1
 80066ce:	bb17      	cbnz	r7, 8006716 <pow+0x20a>
 80066d0:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80066d4:	4b38      	ldr	r3, [pc, #224]	; (80067b8 <pow+0x2ac>)
 80066d6:	4640      	mov	r0, r8
 80066d8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80066dc:	4649      	mov	r1, r9
 80066de:	4652      	mov	r2, sl
 80066e0:	465b      	mov	r3, fp
 80066e2:	f7fa f96b 	bl	80009bc <__aeabi_dcmplt>
 80066e6:	2800      	cmp	r0, #0
 80066e8:	d054      	beq.n	8006794 <pow+0x288>
 80066ea:	4620      	mov	r0, r4
 80066ec:	4629      	mov	r1, r5
 80066ee:	f000 fe33 	bl	8007358 <rint>
 80066f2:	4622      	mov	r2, r4
 80066f4:	462b      	mov	r3, r5
 80066f6:	f7fa f957 	bl	80009a8 <__aeabi_dcmpeq>
 80066fa:	b920      	cbnz	r0, 8006706 <pow+0x1fa>
 80066fc:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8006700:	4b2e      	ldr	r3, [pc, #184]	; (80067bc <pow+0x2b0>)
 8006702:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8006706:	f996 3000 	ldrsb.w	r3, [r6]
 800670a:	2b02      	cmp	r3, #2
 800670c:	d142      	bne.n	8006794 <pow+0x288>
 800670e:	f7fd fe8f 	bl	8004430 <__errno>
 8006712:	2322      	movs	r3, #34	; 0x22
 8006714:	e797      	b.n	8006646 <pow+0x13a>
 8006716:	2200      	movs	r2, #0
 8006718:	4b29      	ldr	r3, [pc, #164]	; (80067c0 <pow+0x2b4>)
 800671a:	4640      	mov	r0, r8
 800671c:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8006720:	4649      	mov	r1, r9
 8006722:	4652      	mov	r2, sl
 8006724:	465b      	mov	r3, fp
 8006726:	f7fa f949 	bl	80009bc <__aeabi_dcmplt>
 800672a:	2800      	cmp	r0, #0
 800672c:	d0eb      	beq.n	8006706 <pow+0x1fa>
 800672e:	4620      	mov	r0, r4
 8006730:	4629      	mov	r1, r5
 8006732:	f000 fe11 	bl	8007358 <rint>
 8006736:	4622      	mov	r2, r4
 8006738:	462b      	mov	r3, r5
 800673a:	f7fa f935 	bl	80009a8 <__aeabi_dcmpeq>
 800673e:	2800      	cmp	r0, #0
 8006740:	d1e1      	bne.n	8006706 <pow+0x1fa>
 8006742:	2200      	movs	r2, #0
 8006744:	4b1a      	ldr	r3, [pc, #104]	; (80067b0 <pow+0x2a4>)
 8006746:	e7dc      	b.n	8006702 <pow+0x1f6>
 8006748:	2200      	movs	r2, #0
 800674a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800674e:	2300      	movs	r3, #0
 8006750:	f7fa f92a 	bl	80009a8 <__aeabi_dcmpeq>
 8006754:	2800      	cmp	r0, #0
 8006756:	f43f af4b 	beq.w	80065f0 <pow+0xe4>
 800675a:	4640      	mov	r0, r8
 800675c:	4649      	mov	r1, r9
 800675e:	f000 fded 	bl	800733c <finite>
 8006762:	2800      	cmp	r0, #0
 8006764:	f43f af44 	beq.w	80065f0 <pow+0xe4>
 8006768:	4620      	mov	r0, r4
 800676a:	4629      	mov	r1, r5
 800676c:	f000 fde6 	bl	800733c <finite>
 8006770:	2800      	cmp	r0, #0
 8006772:	f43f af3d 	beq.w	80065f0 <pow+0xe4>
 8006776:	2304      	movs	r3, #4
 8006778:	9304      	str	r3, [sp, #16]
 800677a:	4b0b      	ldr	r3, [pc, #44]	; (80067a8 <pow+0x29c>)
 800677c:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8006780:	9305      	str	r3, [sp, #20]
 8006782:	2300      	movs	r3, #0
 8006784:	2400      	movs	r4, #0
 8006786:	930c      	str	r3, [sp, #48]	; 0x30
 8006788:	2300      	movs	r3, #0
 800678a:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800678e:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 8006792:	e7b8      	b.n	8006706 <pow+0x1fa>
 8006794:	a804      	add	r0, sp, #16
 8006796:	f000 fdd7 	bl	8007348 <matherr>
 800679a:	2800      	cmp	r0, #0
 800679c:	f47f af1e 	bne.w	80065dc <pow+0xd0>
 80067a0:	e7b5      	b.n	800670e <pow+0x202>
 80067a2:	bf00      	nop
 80067a4:	200001dc 	.word	0x200001dc
 80067a8:	08007830 	.word	0x08007830
 80067ac:	3ff00000 	.word	0x3ff00000
 80067b0:	fff00000 	.word	0xfff00000
 80067b4:	3fe00000 	.word	0x3fe00000
 80067b8:	47efffff 	.word	0x47efffff
 80067bc:	c7efffff 	.word	0xc7efffff
 80067c0:	7ff00000 	.word	0x7ff00000
 80067c4:	00000000 	.word	0x00000000

080067c8 <__ieee754_pow>:
 80067c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067cc:	b091      	sub	sp, #68	; 0x44
 80067ce:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80067d2:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 80067d6:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 80067da:	ea55 0302 	orrs.w	r3, r5, r2
 80067de:	4607      	mov	r7, r0
 80067e0:	4688      	mov	r8, r1
 80067e2:	f000 84b7 	beq.w	8007154 <__ieee754_pow+0x98c>
 80067e6:	4b80      	ldr	r3, [pc, #512]	; (80069e8 <__ieee754_pow+0x220>)
 80067e8:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 80067ec:	429c      	cmp	r4, r3
 80067ee:	4689      	mov	r9, r1
 80067f0:	4682      	mov	sl, r0
 80067f2:	dc09      	bgt.n	8006808 <__ieee754_pow+0x40>
 80067f4:	d103      	bne.n	80067fe <__ieee754_pow+0x36>
 80067f6:	b938      	cbnz	r0, 8006808 <__ieee754_pow+0x40>
 80067f8:	42a5      	cmp	r5, r4
 80067fa:	dc0d      	bgt.n	8006818 <__ieee754_pow+0x50>
 80067fc:	e001      	b.n	8006802 <__ieee754_pow+0x3a>
 80067fe:	429d      	cmp	r5, r3
 8006800:	dc02      	bgt.n	8006808 <__ieee754_pow+0x40>
 8006802:	429d      	cmp	r5, r3
 8006804:	d10e      	bne.n	8006824 <__ieee754_pow+0x5c>
 8006806:	b16a      	cbz	r2, 8006824 <__ieee754_pow+0x5c>
 8006808:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800680c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8006810:	ea54 030a 	orrs.w	r3, r4, sl
 8006814:	f000 849e 	beq.w	8007154 <__ieee754_pow+0x98c>
 8006818:	4874      	ldr	r0, [pc, #464]	; (80069ec <__ieee754_pow+0x224>)
 800681a:	b011      	add	sp, #68	; 0x44
 800681c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006820:	f000 bd94 	b.w	800734c <nan>
 8006824:	f1b9 0f00 	cmp.w	r9, #0
 8006828:	da53      	bge.n	80068d2 <__ieee754_pow+0x10a>
 800682a:	4b71      	ldr	r3, [pc, #452]	; (80069f0 <__ieee754_pow+0x228>)
 800682c:	429d      	cmp	r5, r3
 800682e:	dc4e      	bgt.n	80068ce <__ieee754_pow+0x106>
 8006830:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8006834:	429d      	cmp	r5, r3
 8006836:	dd4c      	ble.n	80068d2 <__ieee754_pow+0x10a>
 8006838:	152b      	asrs	r3, r5, #20
 800683a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800683e:	2b14      	cmp	r3, #20
 8006840:	dd28      	ble.n	8006894 <__ieee754_pow+0xcc>
 8006842:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8006846:	fa22 f103 	lsr.w	r1, r2, r3
 800684a:	fa01 f303 	lsl.w	r3, r1, r3
 800684e:	4293      	cmp	r3, r2
 8006850:	d13f      	bne.n	80068d2 <__ieee754_pow+0x10a>
 8006852:	f001 0101 	and.w	r1, r1, #1
 8006856:	f1c1 0302 	rsb	r3, r1, #2
 800685a:	9300      	str	r3, [sp, #0]
 800685c:	2a00      	cmp	r2, #0
 800685e:	d15c      	bne.n	800691a <__ieee754_pow+0x152>
 8006860:	4b61      	ldr	r3, [pc, #388]	; (80069e8 <__ieee754_pow+0x220>)
 8006862:	429d      	cmp	r5, r3
 8006864:	d126      	bne.n	80068b4 <__ieee754_pow+0xec>
 8006866:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800686a:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800686e:	ea53 030a 	orrs.w	r3, r3, sl
 8006872:	f000 846f 	beq.w	8007154 <__ieee754_pow+0x98c>
 8006876:	4b5f      	ldr	r3, [pc, #380]	; (80069f4 <__ieee754_pow+0x22c>)
 8006878:	429c      	cmp	r4, r3
 800687a:	dd2c      	ble.n	80068d6 <__ieee754_pow+0x10e>
 800687c:	2e00      	cmp	r6, #0
 800687e:	f280 846f 	bge.w	8007160 <__ieee754_pow+0x998>
 8006882:	f04f 0b00 	mov.w	fp, #0
 8006886:	f04f 0c00 	mov.w	ip, #0
 800688a:	4658      	mov	r0, fp
 800688c:	4661      	mov	r1, ip
 800688e:	b011      	add	sp, #68	; 0x44
 8006890:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006894:	2a00      	cmp	r2, #0
 8006896:	d13e      	bne.n	8006916 <__ieee754_pow+0x14e>
 8006898:	f1c3 0314 	rsb	r3, r3, #20
 800689c:	fa45 f103 	asr.w	r1, r5, r3
 80068a0:	fa01 f303 	lsl.w	r3, r1, r3
 80068a4:	42ab      	cmp	r3, r5
 80068a6:	f040 8463 	bne.w	8007170 <__ieee754_pow+0x9a8>
 80068aa:	f001 0101 	and.w	r1, r1, #1
 80068ae:	f1c1 0302 	rsb	r3, r1, #2
 80068b2:	9300      	str	r3, [sp, #0]
 80068b4:	4b50      	ldr	r3, [pc, #320]	; (80069f8 <__ieee754_pow+0x230>)
 80068b6:	429d      	cmp	r5, r3
 80068b8:	d114      	bne.n	80068e4 <__ieee754_pow+0x11c>
 80068ba:	2e00      	cmp	r6, #0
 80068bc:	f280 8454 	bge.w	8007168 <__ieee754_pow+0x9a0>
 80068c0:	463a      	mov	r2, r7
 80068c2:	4643      	mov	r3, r8
 80068c4:	2000      	movs	r0, #0
 80068c6:	494c      	ldr	r1, [pc, #304]	; (80069f8 <__ieee754_pow+0x230>)
 80068c8:	f7f9 ff30 	bl	800072c <__aeabi_ddiv>
 80068cc:	e013      	b.n	80068f6 <__ieee754_pow+0x12e>
 80068ce:	2302      	movs	r3, #2
 80068d0:	e7c3      	b.n	800685a <__ieee754_pow+0x92>
 80068d2:	2300      	movs	r3, #0
 80068d4:	e7c1      	b.n	800685a <__ieee754_pow+0x92>
 80068d6:	2e00      	cmp	r6, #0
 80068d8:	dad3      	bge.n	8006882 <__ieee754_pow+0xba>
 80068da:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 80068de:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 80068e2:	e7d2      	b.n	800688a <__ieee754_pow+0xc2>
 80068e4:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 80068e8:	d108      	bne.n	80068fc <__ieee754_pow+0x134>
 80068ea:	463a      	mov	r2, r7
 80068ec:	4643      	mov	r3, r8
 80068ee:	4638      	mov	r0, r7
 80068f0:	4641      	mov	r1, r8
 80068f2:	f7f9 fdf1 	bl	80004d8 <__aeabi_dmul>
 80068f6:	4683      	mov	fp, r0
 80068f8:	468c      	mov	ip, r1
 80068fa:	e7c6      	b.n	800688a <__ieee754_pow+0xc2>
 80068fc:	4b3f      	ldr	r3, [pc, #252]	; (80069fc <__ieee754_pow+0x234>)
 80068fe:	429e      	cmp	r6, r3
 8006900:	d10b      	bne.n	800691a <__ieee754_pow+0x152>
 8006902:	f1b9 0f00 	cmp.w	r9, #0
 8006906:	db08      	blt.n	800691a <__ieee754_pow+0x152>
 8006908:	4638      	mov	r0, r7
 800690a:	4641      	mov	r1, r8
 800690c:	b011      	add	sp, #68	; 0x44
 800690e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006912:	f000 bc63 	b.w	80071dc <__ieee754_sqrt>
 8006916:	2300      	movs	r3, #0
 8006918:	9300      	str	r3, [sp, #0]
 800691a:	4638      	mov	r0, r7
 800691c:	4641      	mov	r1, r8
 800691e:	f000 fd09 	bl	8007334 <fabs>
 8006922:	4683      	mov	fp, r0
 8006924:	468c      	mov	ip, r1
 8006926:	f1ba 0f00 	cmp.w	sl, #0
 800692a:	d12b      	bne.n	8006984 <__ieee754_pow+0x1bc>
 800692c:	b124      	cbz	r4, 8006938 <__ieee754_pow+0x170>
 800692e:	4b32      	ldr	r3, [pc, #200]	; (80069f8 <__ieee754_pow+0x230>)
 8006930:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 8006934:	429a      	cmp	r2, r3
 8006936:	d125      	bne.n	8006984 <__ieee754_pow+0x1bc>
 8006938:	2e00      	cmp	r6, #0
 800693a:	da07      	bge.n	800694c <__ieee754_pow+0x184>
 800693c:	465a      	mov	r2, fp
 800693e:	4663      	mov	r3, ip
 8006940:	2000      	movs	r0, #0
 8006942:	492d      	ldr	r1, [pc, #180]	; (80069f8 <__ieee754_pow+0x230>)
 8006944:	f7f9 fef2 	bl	800072c <__aeabi_ddiv>
 8006948:	4683      	mov	fp, r0
 800694a:	468c      	mov	ip, r1
 800694c:	f1b9 0f00 	cmp.w	r9, #0
 8006950:	da9b      	bge.n	800688a <__ieee754_pow+0xc2>
 8006952:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8006956:	9b00      	ldr	r3, [sp, #0]
 8006958:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800695c:	4323      	orrs	r3, r4
 800695e:	d108      	bne.n	8006972 <__ieee754_pow+0x1aa>
 8006960:	465a      	mov	r2, fp
 8006962:	4663      	mov	r3, ip
 8006964:	4658      	mov	r0, fp
 8006966:	4661      	mov	r1, ip
 8006968:	f7f9 fbfe 	bl	8000168 <__aeabi_dsub>
 800696c:	4602      	mov	r2, r0
 800696e:	460b      	mov	r3, r1
 8006970:	e7aa      	b.n	80068c8 <__ieee754_pow+0x100>
 8006972:	9b00      	ldr	r3, [sp, #0]
 8006974:	2b01      	cmp	r3, #1
 8006976:	d188      	bne.n	800688a <__ieee754_pow+0xc2>
 8006978:	4658      	mov	r0, fp
 800697a:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 800697e:	4683      	mov	fp, r0
 8006980:	469c      	mov	ip, r3
 8006982:	e782      	b.n	800688a <__ieee754_pow+0xc2>
 8006984:	ea4f 79d9 	mov.w	r9, r9, lsr #31
 8006988:	f109 33ff 	add.w	r3, r9, #4294967295
 800698c:	930d      	str	r3, [sp, #52]	; 0x34
 800698e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006990:	9b00      	ldr	r3, [sp, #0]
 8006992:	4313      	orrs	r3, r2
 8006994:	d104      	bne.n	80069a0 <__ieee754_pow+0x1d8>
 8006996:	463a      	mov	r2, r7
 8006998:	4643      	mov	r3, r8
 800699a:	4638      	mov	r0, r7
 800699c:	4641      	mov	r1, r8
 800699e:	e7e3      	b.n	8006968 <__ieee754_pow+0x1a0>
 80069a0:	4b17      	ldr	r3, [pc, #92]	; (8006a00 <__ieee754_pow+0x238>)
 80069a2:	429d      	cmp	r5, r3
 80069a4:	f340 80fe 	ble.w	8006ba4 <__ieee754_pow+0x3dc>
 80069a8:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80069ac:	429d      	cmp	r5, r3
 80069ae:	dd0b      	ble.n	80069c8 <__ieee754_pow+0x200>
 80069b0:	4b10      	ldr	r3, [pc, #64]	; (80069f4 <__ieee754_pow+0x22c>)
 80069b2:	429c      	cmp	r4, r3
 80069b4:	dc0e      	bgt.n	80069d4 <__ieee754_pow+0x20c>
 80069b6:	2e00      	cmp	r6, #0
 80069b8:	f6bf af63 	bge.w	8006882 <__ieee754_pow+0xba>
 80069bc:	a308      	add	r3, pc, #32	; (adr r3, 80069e0 <__ieee754_pow+0x218>)
 80069be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069c2:	4610      	mov	r0, r2
 80069c4:	4619      	mov	r1, r3
 80069c6:	e794      	b.n	80068f2 <__ieee754_pow+0x12a>
 80069c8:	4b0e      	ldr	r3, [pc, #56]	; (8006a04 <__ieee754_pow+0x23c>)
 80069ca:	429c      	cmp	r4, r3
 80069cc:	ddf3      	ble.n	80069b6 <__ieee754_pow+0x1ee>
 80069ce:	4b0a      	ldr	r3, [pc, #40]	; (80069f8 <__ieee754_pow+0x230>)
 80069d0:	429c      	cmp	r4, r3
 80069d2:	dd19      	ble.n	8006a08 <__ieee754_pow+0x240>
 80069d4:	2e00      	cmp	r6, #0
 80069d6:	dcf1      	bgt.n	80069bc <__ieee754_pow+0x1f4>
 80069d8:	e753      	b.n	8006882 <__ieee754_pow+0xba>
 80069da:	bf00      	nop
 80069dc:	f3af 8000 	nop.w
 80069e0:	8800759c 	.word	0x8800759c
 80069e4:	7e37e43c 	.word	0x7e37e43c
 80069e8:	7ff00000 	.word	0x7ff00000
 80069ec:	08007719 	.word	0x08007719
 80069f0:	433fffff 	.word	0x433fffff
 80069f4:	3fefffff 	.word	0x3fefffff
 80069f8:	3ff00000 	.word	0x3ff00000
 80069fc:	3fe00000 	.word	0x3fe00000
 8006a00:	41e00000 	.word	0x41e00000
 8006a04:	3feffffe 	.word	0x3feffffe
 8006a08:	4661      	mov	r1, ip
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	4b60      	ldr	r3, [pc, #384]	; (8006b90 <__ieee754_pow+0x3c8>)
 8006a0e:	4658      	mov	r0, fp
 8006a10:	f7f9 fbaa 	bl	8000168 <__aeabi_dsub>
 8006a14:	a354      	add	r3, pc, #336	; (adr r3, 8006b68 <__ieee754_pow+0x3a0>)
 8006a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a1a:	4604      	mov	r4, r0
 8006a1c:	460d      	mov	r5, r1
 8006a1e:	f7f9 fd5b 	bl	80004d8 <__aeabi_dmul>
 8006a22:	a353      	add	r3, pc, #332	; (adr r3, 8006b70 <__ieee754_pow+0x3a8>)
 8006a24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a28:	4606      	mov	r6, r0
 8006a2a:	460f      	mov	r7, r1
 8006a2c:	4620      	mov	r0, r4
 8006a2e:	4629      	mov	r1, r5
 8006a30:	f7f9 fd52 	bl	80004d8 <__aeabi_dmul>
 8006a34:	2200      	movs	r2, #0
 8006a36:	4682      	mov	sl, r0
 8006a38:	468b      	mov	fp, r1
 8006a3a:	4b56      	ldr	r3, [pc, #344]	; (8006b94 <__ieee754_pow+0x3cc>)
 8006a3c:	4620      	mov	r0, r4
 8006a3e:	4629      	mov	r1, r5
 8006a40:	f7f9 fd4a 	bl	80004d8 <__aeabi_dmul>
 8006a44:	4602      	mov	r2, r0
 8006a46:	460b      	mov	r3, r1
 8006a48:	a14b      	add	r1, pc, #300	; (adr r1, 8006b78 <__ieee754_pow+0x3b0>)
 8006a4a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006a4e:	f7f9 fb8b 	bl	8000168 <__aeabi_dsub>
 8006a52:	4622      	mov	r2, r4
 8006a54:	462b      	mov	r3, r5
 8006a56:	f7f9 fd3f 	bl	80004d8 <__aeabi_dmul>
 8006a5a:	4602      	mov	r2, r0
 8006a5c:	460b      	mov	r3, r1
 8006a5e:	2000      	movs	r0, #0
 8006a60:	494d      	ldr	r1, [pc, #308]	; (8006b98 <__ieee754_pow+0x3d0>)
 8006a62:	f7f9 fb81 	bl	8000168 <__aeabi_dsub>
 8006a66:	4622      	mov	r2, r4
 8006a68:	462b      	mov	r3, r5
 8006a6a:	4680      	mov	r8, r0
 8006a6c:	4689      	mov	r9, r1
 8006a6e:	4620      	mov	r0, r4
 8006a70:	4629      	mov	r1, r5
 8006a72:	f7f9 fd31 	bl	80004d8 <__aeabi_dmul>
 8006a76:	4602      	mov	r2, r0
 8006a78:	460b      	mov	r3, r1
 8006a7a:	4640      	mov	r0, r8
 8006a7c:	4649      	mov	r1, r9
 8006a7e:	f7f9 fd2b 	bl	80004d8 <__aeabi_dmul>
 8006a82:	a33f      	add	r3, pc, #252	; (adr r3, 8006b80 <__ieee754_pow+0x3b8>)
 8006a84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a88:	f7f9 fd26 	bl	80004d8 <__aeabi_dmul>
 8006a8c:	4602      	mov	r2, r0
 8006a8e:	460b      	mov	r3, r1
 8006a90:	4650      	mov	r0, sl
 8006a92:	4659      	mov	r1, fp
 8006a94:	f7f9 fb68 	bl	8000168 <__aeabi_dsub>
 8006a98:	4602      	mov	r2, r0
 8006a9a:	460b      	mov	r3, r1
 8006a9c:	4604      	mov	r4, r0
 8006a9e:	460d      	mov	r5, r1
 8006aa0:	4630      	mov	r0, r6
 8006aa2:	4639      	mov	r1, r7
 8006aa4:	f7f9 fb62 	bl	800016c <__adddf3>
 8006aa8:	2000      	movs	r0, #0
 8006aaa:	468b      	mov	fp, r1
 8006aac:	4682      	mov	sl, r0
 8006aae:	4632      	mov	r2, r6
 8006ab0:	463b      	mov	r3, r7
 8006ab2:	f7f9 fb59 	bl	8000168 <__aeabi_dsub>
 8006ab6:	4602      	mov	r2, r0
 8006ab8:	460b      	mov	r3, r1
 8006aba:	4620      	mov	r0, r4
 8006abc:	4629      	mov	r1, r5
 8006abe:	f7f9 fb53 	bl	8000168 <__aeabi_dsub>
 8006ac2:	9b00      	ldr	r3, [sp, #0]
 8006ac4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006ac6:	3b01      	subs	r3, #1
 8006ac8:	4313      	orrs	r3, r2
 8006aca:	f04f 0300 	mov.w	r3, #0
 8006ace:	bf0c      	ite	eq
 8006ad0:	4c32      	ldreq	r4, [pc, #200]	; (8006b9c <__ieee754_pow+0x3d4>)
 8006ad2:	4c2f      	ldrne	r4, [pc, #188]	; (8006b90 <__ieee754_pow+0x3c8>)
 8006ad4:	4606      	mov	r6, r0
 8006ad6:	e9cd 3400 	strd	r3, r4, [sp]
 8006ada:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006ade:	2400      	movs	r4, #0
 8006ae0:	460f      	mov	r7, r1
 8006ae2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006ae6:	4622      	mov	r2, r4
 8006ae8:	462b      	mov	r3, r5
 8006aea:	f7f9 fb3d 	bl	8000168 <__aeabi_dsub>
 8006aee:	4652      	mov	r2, sl
 8006af0:	465b      	mov	r3, fp
 8006af2:	f7f9 fcf1 	bl	80004d8 <__aeabi_dmul>
 8006af6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006afa:	4680      	mov	r8, r0
 8006afc:	4689      	mov	r9, r1
 8006afe:	4630      	mov	r0, r6
 8006b00:	4639      	mov	r1, r7
 8006b02:	f7f9 fce9 	bl	80004d8 <__aeabi_dmul>
 8006b06:	4602      	mov	r2, r0
 8006b08:	460b      	mov	r3, r1
 8006b0a:	4640      	mov	r0, r8
 8006b0c:	4649      	mov	r1, r9
 8006b0e:	f7f9 fb2d 	bl	800016c <__adddf3>
 8006b12:	4622      	mov	r2, r4
 8006b14:	462b      	mov	r3, r5
 8006b16:	4680      	mov	r8, r0
 8006b18:	4689      	mov	r9, r1
 8006b1a:	4650      	mov	r0, sl
 8006b1c:	4659      	mov	r1, fp
 8006b1e:	f7f9 fcdb 	bl	80004d8 <__aeabi_dmul>
 8006b22:	4604      	mov	r4, r0
 8006b24:	460d      	mov	r5, r1
 8006b26:	460b      	mov	r3, r1
 8006b28:	4602      	mov	r2, r0
 8006b2a:	4649      	mov	r1, r9
 8006b2c:	4640      	mov	r0, r8
 8006b2e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8006b32:	f7f9 fb1b 	bl	800016c <__adddf3>
 8006b36:	4b1a      	ldr	r3, [pc, #104]	; (8006ba0 <__ieee754_pow+0x3d8>)
 8006b38:	4682      	mov	sl, r0
 8006b3a:	4299      	cmp	r1, r3
 8006b3c:	460f      	mov	r7, r1
 8006b3e:	460e      	mov	r6, r1
 8006b40:	f340 82e1 	ble.w	8007106 <__ieee754_pow+0x93e>
 8006b44:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8006b48:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8006b4c:	4303      	orrs	r3, r0
 8006b4e:	f000 81db 	beq.w	8006f08 <__ieee754_pow+0x740>
 8006b52:	a30d      	add	r3, pc, #52	; (adr r3, 8006b88 <__ieee754_pow+0x3c0>)
 8006b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b58:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006b5c:	f7f9 fcbc 	bl	80004d8 <__aeabi_dmul>
 8006b60:	a309      	add	r3, pc, #36	; (adr r3, 8006b88 <__ieee754_pow+0x3c0>)
 8006b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b66:	e6c4      	b.n	80068f2 <__ieee754_pow+0x12a>
 8006b68:	60000000 	.word	0x60000000
 8006b6c:	3ff71547 	.word	0x3ff71547
 8006b70:	f85ddf44 	.word	0xf85ddf44
 8006b74:	3e54ae0b 	.word	0x3e54ae0b
 8006b78:	55555555 	.word	0x55555555
 8006b7c:	3fd55555 	.word	0x3fd55555
 8006b80:	652b82fe 	.word	0x652b82fe
 8006b84:	3ff71547 	.word	0x3ff71547
 8006b88:	8800759c 	.word	0x8800759c
 8006b8c:	7e37e43c 	.word	0x7e37e43c
 8006b90:	3ff00000 	.word	0x3ff00000
 8006b94:	3fd00000 	.word	0x3fd00000
 8006b98:	3fe00000 	.word	0x3fe00000
 8006b9c:	bff00000 	.word	0xbff00000
 8006ba0:	408fffff 	.word	0x408fffff
 8006ba4:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8006ba8:	f04f 0200 	mov.w	r2, #0
 8006bac:	da08      	bge.n	8006bc0 <__ieee754_pow+0x3f8>
 8006bae:	4658      	mov	r0, fp
 8006bb0:	4bcd      	ldr	r3, [pc, #820]	; (8006ee8 <__ieee754_pow+0x720>)
 8006bb2:	4661      	mov	r1, ip
 8006bb4:	f7f9 fc90 	bl	80004d8 <__aeabi_dmul>
 8006bb8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8006bbc:	4683      	mov	fp, r0
 8006bbe:	460c      	mov	r4, r1
 8006bc0:	1523      	asrs	r3, r4, #20
 8006bc2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8006bc6:	4413      	add	r3, r2
 8006bc8:	930c      	str	r3, [sp, #48]	; 0x30
 8006bca:	4bc8      	ldr	r3, [pc, #800]	; (8006eec <__ieee754_pow+0x724>)
 8006bcc:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8006bd0:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8006bd4:	429c      	cmp	r4, r3
 8006bd6:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8006bda:	dd08      	ble.n	8006bee <__ieee754_pow+0x426>
 8006bdc:	4bc4      	ldr	r3, [pc, #784]	; (8006ef0 <__ieee754_pow+0x728>)
 8006bde:	429c      	cmp	r4, r3
 8006be0:	f340 815b 	ble.w	8006e9a <__ieee754_pow+0x6d2>
 8006be4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006be6:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8006bea:	3301      	adds	r3, #1
 8006bec:	930c      	str	r3, [sp, #48]	; 0x30
 8006bee:	f04f 0800 	mov.w	r8, #0
 8006bf2:	4658      	mov	r0, fp
 8006bf4:	4629      	mov	r1, r5
 8006bf6:	4bbf      	ldr	r3, [pc, #764]	; (8006ef4 <__ieee754_pow+0x72c>)
 8006bf8:	ea4f 09c8 	mov.w	r9, r8, lsl #3
 8006bfc:	444b      	add	r3, r9
 8006bfe:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006c02:	e9cd 3408 	strd	r3, r4, [sp, #32]
 8006c06:	461a      	mov	r2, r3
 8006c08:	4623      	mov	r3, r4
 8006c0a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006c0e:	f7f9 faab 	bl	8000168 <__aeabi_dsub>
 8006c12:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006c16:	4606      	mov	r6, r0
 8006c18:	460f      	mov	r7, r1
 8006c1a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006c1e:	f7f9 faa5 	bl	800016c <__adddf3>
 8006c22:	4602      	mov	r2, r0
 8006c24:	460b      	mov	r3, r1
 8006c26:	2000      	movs	r0, #0
 8006c28:	49b3      	ldr	r1, [pc, #716]	; (8006ef8 <__ieee754_pow+0x730>)
 8006c2a:	f7f9 fd7f 	bl	800072c <__aeabi_ddiv>
 8006c2e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8006c32:	4602      	mov	r2, r0
 8006c34:	460b      	mov	r3, r1
 8006c36:	4630      	mov	r0, r6
 8006c38:	4639      	mov	r1, r7
 8006c3a:	f7f9 fc4d 	bl	80004d8 <__aeabi_dmul>
 8006c3e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006c42:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 8006c46:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	106d      	asrs	r5, r5, #1
 8006c50:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8006c54:	9304      	str	r3, [sp, #16]
 8006c56:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8006c5a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8006c5e:	eb05 4388 	add.w	r3, r5, r8, lsl #18
 8006c62:	4650      	mov	r0, sl
 8006c64:	4659      	mov	r1, fp
 8006c66:	4614      	mov	r4, r2
 8006c68:	461d      	mov	r5, r3
 8006c6a:	f7f9 fc35 	bl	80004d8 <__aeabi_dmul>
 8006c6e:	4602      	mov	r2, r0
 8006c70:	460b      	mov	r3, r1
 8006c72:	4630      	mov	r0, r6
 8006c74:	4639      	mov	r1, r7
 8006c76:	f7f9 fa77 	bl	8000168 <__aeabi_dsub>
 8006c7a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006c7e:	4606      	mov	r6, r0
 8006c80:	460f      	mov	r7, r1
 8006c82:	4620      	mov	r0, r4
 8006c84:	4629      	mov	r1, r5
 8006c86:	f7f9 fa6f 	bl	8000168 <__aeabi_dsub>
 8006c8a:	4602      	mov	r2, r0
 8006c8c:	460b      	mov	r3, r1
 8006c8e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006c92:	f7f9 fa69 	bl	8000168 <__aeabi_dsub>
 8006c96:	4652      	mov	r2, sl
 8006c98:	465b      	mov	r3, fp
 8006c9a:	f7f9 fc1d 	bl	80004d8 <__aeabi_dmul>
 8006c9e:	4602      	mov	r2, r0
 8006ca0:	460b      	mov	r3, r1
 8006ca2:	4630      	mov	r0, r6
 8006ca4:	4639      	mov	r1, r7
 8006ca6:	f7f9 fa5f 	bl	8000168 <__aeabi_dsub>
 8006caa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8006cae:	f7f9 fc13 	bl	80004d8 <__aeabi_dmul>
 8006cb2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006cb6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006cba:	4610      	mov	r0, r2
 8006cbc:	4619      	mov	r1, r3
 8006cbe:	f7f9 fc0b 	bl	80004d8 <__aeabi_dmul>
 8006cc2:	a377      	add	r3, pc, #476	; (adr r3, 8006ea0 <__ieee754_pow+0x6d8>)
 8006cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cc8:	4604      	mov	r4, r0
 8006cca:	460d      	mov	r5, r1
 8006ccc:	f7f9 fc04 	bl	80004d8 <__aeabi_dmul>
 8006cd0:	a375      	add	r3, pc, #468	; (adr r3, 8006ea8 <__ieee754_pow+0x6e0>)
 8006cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cd6:	f7f9 fa49 	bl	800016c <__adddf3>
 8006cda:	4622      	mov	r2, r4
 8006cdc:	462b      	mov	r3, r5
 8006cde:	f7f9 fbfb 	bl	80004d8 <__aeabi_dmul>
 8006ce2:	a373      	add	r3, pc, #460	; (adr r3, 8006eb0 <__ieee754_pow+0x6e8>)
 8006ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ce8:	f7f9 fa40 	bl	800016c <__adddf3>
 8006cec:	4622      	mov	r2, r4
 8006cee:	462b      	mov	r3, r5
 8006cf0:	f7f9 fbf2 	bl	80004d8 <__aeabi_dmul>
 8006cf4:	a370      	add	r3, pc, #448	; (adr r3, 8006eb8 <__ieee754_pow+0x6f0>)
 8006cf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cfa:	f7f9 fa37 	bl	800016c <__adddf3>
 8006cfe:	4622      	mov	r2, r4
 8006d00:	462b      	mov	r3, r5
 8006d02:	f7f9 fbe9 	bl	80004d8 <__aeabi_dmul>
 8006d06:	a36e      	add	r3, pc, #440	; (adr r3, 8006ec0 <__ieee754_pow+0x6f8>)
 8006d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d0c:	f7f9 fa2e 	bl	800016c <__adddf3>
 8006d10:	4622      	mov	r2, r4
 8006d12:	462b      	mov	r3, r5
 8006d14:	f7f9 fbe0 	bl	80004d8 <__aeabi_dmul>
 8006d18:	a36b      	add	r3, pc, #428	; (adr r3, 8006ec8 <__ieee754_pow+0x700>)
 8006d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d1e:	f7f9 fa25 	bl	800016c <__adddf3>
 8006d22:	4622      	mov	r2, r4
 8006d24:	4606      	mov	r6, r0
 8006d26:	460f      	mov	r7, r1
 8006d28:	462b      	mov	r3, r5
 8006d2a:	4620      	mov	r0, r4
 8006d2c:	4629      	mov	r1, r5
 8006d2e:	f7f9 fbd3 	bl	80004d8 <__aeabi_dmul>
 8006d32:	4602      	mov	r2, r0
 8006d34:	460b      	mov	r3, r1
 8006d36:	4630      	mov	r0, r6
 8006d38:	4639      	mov	r1, r7
 8006d3a:	f7f9 fbcd 	bl	80004d8 <__aeabi_dmul>
 8006d3e:	4604      	mov	r4, r0
 8006d40:	460d      	mov	r5, r1
 8006d42:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d46:	4652      	mov	r2, sl
 8006d48:	465b      	mov	r3, fp
 8006d4a:	f7f9 fa0f 	bl	800016c <__adddf3>
 8006d4e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006d52:	f7f9 fbc1 	bl	80004d8 <__aeabi_dmul>
 8006d56:	4622      	mov	r2, r4
 8006d58:	462b      	mov	r3, r5
 8006d5a:	f7f9 fa07 	bl	800016c <__adddf3>
 8006d5e:	4652      	mov	r2, sl
 8006d60:	4606      	mov	r6, r0
 8006d62:	460f      	mov	r7, r1
 8006d64:	465b      	mov	r3, fp
 8006d66:	4650      	mov	r0, sl
 8006d68:	4659      	mov	r1, fp
 8006d6a:	f7f9 fbb5 	bl	80004d8 <__aeabi_dmul>
 8006d6e:	2200      	movs	r2, #0
 8006d70:	4b62      	ldr	r3, [pc, #392]	; (8006efc <__ieee754_pow+0x734>)
 8006d72:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006d76:	f7f9 f9f9 	bl	800016c <__adddf3>
 8006d7a:	4632      	mov	r2, r6
 8006d7c:	463b      	mov	r3, r7
 8006d7e:	f7f9 f9f5 	bl	800016c <__adddf3>
 8006d82:	9804      	ldr	r0, [sp, #16]
 8006d84:	460d      	mov	r5, r1
 8006d86:	4604      	mov	r4, r0
 8006d88:	4602      	mov	r2, r0
 8006d8a:	460b      	mov	r3, r1
 8006d8c:	4650      	mov	r0, sl
 8006d8e:	4659      	mov	r1, fp
 8006d90:	f7f9 fba2 	bl	80004d8 <__aeabi_dmul>
 8006d94:	2200      	movs	r2, #0
 8006d96:	4682      	mov	sl, r0
 8006d98:	468b      	mov	fp, r1
 8006d9a:	4b58      	ldr	r3, [pc, #352]	; (8006efc <__ieee754_pow+0x734>)
 8006d9c:	4620      	mov	r0, r4
 8006d9e:	4629      	mov	r1, r5
 8006da0:	f7f9 f9e2 	bl	8000168 <__aeabi_dsub>
 8006da4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006da8:	f7f9 f9de 	bl	8000168 <__aeabi_dsub>
 8006dac:	4602      	mov	r2, r0
 8006dae:	460b      	mov	r3, r1
 8006db0:	4630      	mov	r0, r6
 8006db2:	4639      	mov	r1, r7
 8006db4:	f7f9 f9d8 	bl	8000168 <__aeabi_dsub>
 8006db8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006dbc:	f7f9 fb8c 	bl	80004d8 <__aeabi_dmul>
 8006dc0:	4622      	mov	r2, r4
 8006dc2:	4606      	mov	r6, r0
 8006dc4:	460f      	mov	r7, r1
 8006dc6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006dca:	462b      	mov	r3, r5
 8006dcc:	f7f9 fb84 	bl	80004d8 <__aeabi_dmul>
 8006dd0:	4602      	mov	r2, r0
 8006dd2:	460b      	mov	r3, r1
 8006dd4:	4630      	mov	r0, r6
 8006dd6:	4639      	mov	r1, r7
 8006dd8:	f7f9 f9c8 	bl	800016c <__adddf3>
 8006ddc:	4606      	mov	r6, r0
 8006dde:	460f      	mov	r7, r1
 8006de0:	4602      	mov	r2, r0
 8006de2:	460b      	mov	r3, r1
 8006de4:	4650      	mov	r0, sl
 8006de6:	4659      	mov	r1, fp
 8006de8:	f7f9 f9c0 	bl	800016c <__adddf3>
 8006dec:	a338      	add	r3, pc, #224	; (adr r3, 8006ed0 <__ieee754_pow+0x708>)
 8006dee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006df2:	9804      	ldr	r0, [sp, #16]
 8006df4:	460d      	mov	r5, r1
 8006df6:	4604      	mov	r4, r0
 8006df8:	f7f9 fb6e 	bl	80004d8 <__aeabi_dmul>
 8006dfc:	4652      	mov	r2, sl
 8006dfe:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006e02:	465b      	mov	r3, fp
 8006e04:	4620      	mov	r0, r4
 8006e06:	4629      	mov	r1, r5
 8006e08:	f7f9 f9ae 	bl	8000168 <__aeabi_dsub>
 8006e0c:	4602      	mov	r2, r0
 8006e0e:	460b      	mov	r3, r1
 8006e10:	4630      	mov	r0, r6
 8006e12:	4639      	mov	r1, r7
 8006e14:	f7f9 f9a8 	bl	8000168 <__aeabi_dsub>
 8006e18:	a32f      	add	r3, pc, #188	; (adr r3, 8006ed8 <__ieee754_pow+0x710>)
 8006e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e1e:	f7f9 fb5b 	bl	80004d8 <__aeabi_dmul>
 8006e22:	a32f      	add	r3, pc, #188	; (adr r3, 8006ee0 <__ieee754_pow+0x718>)
 8006e24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e28:	4606      	mov	r6, r0
 8006e2a:	460f      	mov	r7, r1
 8006e2c:	4620      	mov	r0, r4
 8006e2e:	4629      	mov	r1, r5
 8006e30:	f7f9 fb52 	bl	80004d8 <__aeabi_dmul>
 8006e34:	4602      	mov	r2, r0
 8006e36:	460b      	mov	r3, r1
 8006e38:	4630      	mov	r0, r6
 8006e3a:	4639      	mov	r1, r7
 8006e3c:	f7f9 f996 	bl	800016c <__adddf3>
 8006e40:	4b2f      	ldr	r3, [pc, #188]	; (8006f00 <__ieee754_pow+0x738>)
 8006e42:	444b      	add	r3, r9
 8006e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e48:	f7f9 f990 	bl	800016c <__adddf3>
 8006e4c:	4604      	mov	r4, r0
 8006e4e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006e50:	460d      	mov	r5, r1
 8006e52:	f7f9 fad7 	bl	8000404 <__aeabi_i2d>
 8006e56:	4606      	mov	r6, r0
 8006e58:	460f      	mov	r7, r1
 8006e5a:	4b2a      	ldr	r3, [pc, #168]	; (8006f04 <__ieee754_pow+0x73c>)
 8006e5c:	4622      	mov	r2, r4
 8006e5e:	444b      	add	r3, r9
 8006e60:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006e64:	462b      	mov	r3, r5
 8006e66:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006e6a:	f7f9 f97f 	bl	800016c <__adddf3>
 8006e6e:	4642      	mov	r2, r8
 8006e70:	464b      	mov	r3, r9
 8006e72:	f7f9 f97b 	bl	800016c <__adddf3>
 8006e76:	4632      	mov	r2, r6
 8006e78:	463b      	mov	r3, r7
 8006e7a:	f7f9 f977 	bl	800016c <__adddf3>
 8006e7e:	9804      	ldr	r0, [sp, #16]
 8006e80:	4632      	mov	r2, r6
 8006e82:	463b      	mov	r3, r7
 8006e84:	4682      	mov	sl, r0
 8006e86:	468b      	mov	fp, r1
 8006e88:	f7f9 f96e 	bl	8000168 <__aeabi_dsub>
 8006e8c:	4642      	mov	r2, r8
 8006e8e:	464b      	mov	r3, r9
 8006e90:	f7f9 f96a 	bl	8000168 <__aeabi_dsub>
 8006e94:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006e98:	e60b      	b.n	8006ab2 <__ieee754_pow+0x2ea>
 8006e9a:	f04f 0801 	mov.w	r8, #1
 8006e9e:	e6a8      	b.n	8006bf2 <__ieee754_pow+0x42a>
 8006ea0:	4a454eef 	.word	0x4a454eef
 8006ea4:	3fca7e28 	.word	0x3fca7e28
 8006ea8:	93c9db65 	.word	0x93c9db65
 8006eac:	3fcd864a 	.word	0x3fcd864a
 8006eb0:	a91d4101 	.word	0xa91d4101
 8006eb4:	3fd17460 	.word	0x3fd17460
 8006eb8:	518f264d 	.word	0x518f264d
 8006ebc:	3fd55555 	.word	0x3fd55555
 8006ec0:	db6fabff 	.word	0xdb6fabff
 8006ec4:	3fdb6db6 	.word	0x3fdb6db6
 8006ec8:	33333303 	.word	0x33333303
 8006ecc:	3fe33333 	.word	0x3fe33333
 8006ed0:	e0000000 	.word	0xe0000000
 8006ed4:	3feec709 	.word	0x3feec709
 8006ed8:	dc3a03fd 	.word	0xdc3a03fd
 8006edc:	3feec709 	.word	0x3feec709
 8006ee0:	145b01f5 	.word	0x145b01f5
 8006ee4:	be3e2fe0 	.word	0xbe3e2fe0
 8006ee8:	43400000 	.word	0x43400000
 8006eec:	0003988e 	.word	0x0003988e
 8006ef0:	000bb679 	.word	0x000bb679
 8006ef4:	08007838 	.word	0x08007838
 8006ef8:	3ff00000 	.word	0x3ff00000
 8006efc:	40080000 	.word	0x40080000
 8006f00:	08007858 	.word	0x08007858
 8006f04:	08007848 	.word	0x08007848
 8006f08:	a39b      	add	r3, pc, #620	; (adr r3, 8007178 <__ieee754_pow+0x9b0>)
 8006f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f0e:	4640      	mov	r0, r8
 8006f10:	4649      	mov	r1, r9
 8006f12:	f7f9 f92b 	bl	800016c <__adddf3>
 8006f16:	4622      	mov	r2, r4
 8006f18:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006f1c:	462b      	mov	r3, r5
 8006f1e:	4650      	mov	r0, sl
 8006f20:	4639      	mov	r1, r7
 8006f22:	f7f9 f921 	bl	8000168 <__aeabi_dsub>
 8006f26:	4602      	mov	r2, r0
 8006f28:	460b      	mov	r3, r1
 8006f2a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f2e:	f7f9 fd63 	bl	80009f8 <__aeabi_dcmpgt>
 8006f32:	2800      	cmp	r0, #0
 8006f34:	f47f ae0d 	bne.w	8006b52 <__ieee754_pow+0x38a>
 8006f38:	4aa3      	ldr	r2, [pc, #652]	; (80071c8 <__ieee754_pow+0xa00>)
 8006f3a:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 8006f3e:	4293      	cmp	r3, r2
 8006f40:	f340 8103 	ble.w	800714a <__ieee754_pow+0x982>
 8006f44:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8006f48:	2000      	movs	r0, #0
 8006f4a:	151b      	asrs	r3, r3, #20
 8006f4c:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8006f50:	fa4a f303 	asr.w	r3, sl, r3
 8006f54:	4433      	add	r3, r6
 8006f56:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8006f5a:	4f9c      	ldr	r7, [pc, #624]	; (80071cc <__ieee754_pow+0xa04>)
 8006f5c:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8006f60:	4117      	asrs	r7, r2
 8006f62:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8006f66:	ea23 0107 	bic.w	r1, r3, r7
 8006f6a:	f1c2 0214 	rsb	r2, r2, #20
 8006f6e:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8006f72:	fa4a fa02 	asr.w	sl, sl, r2
 8006f76:	2e00      	cmp	r6, #0
 8006f78:	4602      	mov	r2, r0
 8006f7a:	460b      	mov	r3, r1
 8006f7c:	4620      	mov	r0, r4
 8006f7e:	4629      	mov	r1, r5
 8006f80:	bfb8      	it	lt
 8006f82:	f1ca 0a00 	rsblt	sl, sl, #0
 8006f86:	f7f9 f8ef 	bl	8000168 <__aeabi_dsub>
 8006f8a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006f8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f92:	4642      	mov	r2, r8
 8006f94:	464b      	mov	r3, r9
 8006f96:	f7f9 f8e9 	bl	800016c <__adddf3>
 8006f9a:	a379      	add	r3, pc, #484	; (adr r3, 8007180 <__ieee754_pow+0x9b8>)
 8006f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fa0:	2000      	movs	r0, #0
 8006fa2:	460d      	mov	r5, r1
 8006fa4:	4604      	mov	r4, r0
 8006fa6:	f7f9 fa97 	bl	80004d8 <__aeabi_dmul>
 8006faa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006fae:	4606      	mov	r6, r0
 8006fb0:	460f      	mov	r7, r1
 8006fb2:	4620      	mov	r0, r4
 8006fb4:	4629      	mov	r1, r5
 8006fb6:	f7f9 f8d7 	bl	8000168 <__aeabi_dsub>
 8006fba:	4602      	mov	r2, r0
 8006fbc:	460b      	mov	r3, r1
 8006fbe:	4640      	mov	r0, r8
 8006fc0:	4649      	mov	r1, r9
 8006fc2:	f7f9 f8d1 	bl	8000168 <__aeabi_dsub>
 8006fc6:	a370      	add	r3, pc, #448	; (adr r3, 8007188 <__ieee754_pow+0x9c0>)
 8006fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fcc:	f7f9 fa84 	bl	80004d8 <__aeabi_dmul>
 8006fd0:	a36f      	add	r3, pc, #444	; (adr r3, 8007190 <__ieee754_pow+0x9c8>)
 8006fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fd6:	4680      	mov	r8, r0
 8006fd8:	4689      	mov	r9, r1
 8006fda:	4620      	mov	r0, r4
 8006fdc:	4629      	mov	r1, r5
 8006fde:	f7f9 fa7b 	bl	80004d8 <__aeabi_dmul>
 8006fe2:	4602      	mov	r2, r0
 8006fe4:	460b      	mov	r3, r1
 8006fe6:	4640      	mov	r0, r8
 8006fe8:	4649      	mov	r1, r9
 8006fea:	f7f9 f8bf 	bl	800016c <__adddf3>
 8006fee:	4604      	mov	r4, r0
 8006ff0:	460d      	mov	r5, r1
 8006ff2:	4602      	mov	r2, r0
 8006ff4:	460b      	mov	r3, r1
 8006ff6:	4630      	mov	r0, r6
 8006ff8:	4639      	mov	r1, r7
 8006ffa:	f7f9 f8b7 	bl	800016c <__adddf3>
 8006ffe:	4632      	mov	r2, r6
 8007000:	463b      	mov	r3, r7
 8007002:	4680      	mov	r8, r0
 8007004:	4689      	mov	r9, r1
 8007006:	f7f9 f8af 	bl	8000168 <__aeabi_dsub>
 800700a:	4602      	mov	r2, r0
 800700c:	460b      	mov	r3, r1
 800700e:	4620      	mov	r0, r4
 8007010:	4629      	mov	r1, r5
 8007012:	f7f9 f8a9 	bl	8000168 <__aeabi_dsub>
 8007016:	4642      	mov	r2, r8
 8007018:	4606      	mov	r6, r0
 800701a:	460f      	mov	r7, r1
 800701c:	464b      	mov	r3, r9
 800701e:	4640      	mov	r0, r8
 8007020:	4649      	mov	r1, r9
 8007022:	f7f9 fa59 	bl	80004d8 <__aeabi_dmul>
 8007026:	a35c      	add	r3, pc, #368	; (adr r3, 8007198 <__ieee754_pow+0x9d0>)
 8007028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800702c:	4604      	mov	r4, r0
 800702e:	460d      	mov	r5, r1
 8007030:	f7f9 fa52 	bl	80004d8 <__aeabi_dmul>
 8007034:	a35a      	add	r3, pc, #360	; (adr r3, 80071a0 <__ieee754_pow+0x9d8>)
 8007036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800703a:	f7f9 f895 	bl	8000168 <__aeabi_dsub>
 800703e:	4622      	mov	r2, r4
 8007040:	462b      	mov	r3, r5
 8007042:	f7f9 fa49 	bl	80004d8 <__aeabi_dmul>
 8007046:	a358      	add	r3, pc, #352	; (adr r3, 80071a8 <__ieee754_pow+0x9e0>)
 8007048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800704c:	f7f9 f88e 	bl	800016c <__adddf3>
 8007050:	4622      	mov	r2, r4
 8007052:	462b      	mov	r3, r5
 8007054:	f7f9 fa40 	bl	80004d8 <__aeabi_dmul>
 8007058:	a355      	add	r3, pc, #340	; (adr r3, 80071b0 <__ieee754_pow+0x9e8>)
 800705a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800705e:	f7f9 f883 	bl	8000168 <__aeabi_dsub>
 8007062:	4622      	mov	r2, r4
 8007064:	462b      	mov	r3, r5
 8007066:	f7f9 fa37 	bl	80004d8 <__aeabi_dmul>
 800706a:	a353      	add	r3, pc, #332	; (adr r3, 80071b8 <__ieee754_pow+0x9f0>)
 800706c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007070:	f7f9 f87c 	bl	800016c <__adddf3>
 8007074:	4622      	mov	r2, r4
 8007076:	462b      	mov	r3, r5
 8007078:	f7f9 fa2e 	bl	80004d8 <__aeabi_dmul>
 800707c:	4602      	mov	r2, r0
 800707e:	460b      	mov	r3, r1
 8007080:	4640      	mov	r0, r8
 8007082:	4649      	mov	r1, r9
 8007084:	f7f9 f870 	bl	8000168 <__aeabi_dsub>
 8007088:	4604      	mov	r4, r0
 800708a:	460d      	mov	r5, r1
 800708c:	4602      	mov	r2, r0
 800708e:	460b      	mov	r3, r1
 8007090:	4640      	mov	r0, r8
 8007092:	4649      	mov	r1, r9
 8007094:	f7f9 fa20 	bl	80004d8 <__aeabi_dmul>
 8007098:	2200      	movs	r2, #0
 800709a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800709e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80070a2:	4620      	mov	r0, r4
 80070a4:	4629      	mov	r1, r5
 80070a6:	f7f9 f85f 	bl	8000168 <__aeabi_dsub>
 80070aa:	4602      	mov	r2, r0
 80070ac:	460b      	mov	r3, r1
 80070ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80070b2:	f7f9 fb3b 	bl	800072c <__aeabi_ddiv>
 80070b6:	4632      	mov	r2, r6
 80070b8:	4604      	mov	r4, r0
 80070ba:	460d      	mov	r5, r1
 80070bc:	463b      	mov	r3, r7
 80070be:	4640      	mov	r0, r8
 80070c0:	4649      	mov	r1, r9
 80070c2:	f7f9 fa09 	bl	80004d8 <__aeabi_dmul>
 80070c6:	4632      	mov	r2, r6
 80070c8:	463b      	mov	r3, r7
 80070ca:	f7f9 f84f 	bl	800016c <__adddf3>
 80070ce:	4602      	mov	r2, r0
 80070d0:	460b      	mov	r3, r1
 80070d2:	4620      	mov	r0, r4
 80070d4:	4629      	mov	r1, r5
 80070d6:	f7f9 f847 	bl	8000168 <__aeabi_dsub>
 80070da:	4642      	mov	r2, r8
 80070dc:	464b      	mov	r3, r9
 80070de:	f7f9 f843 	bl	8000168 <__aeabi_dsub>
 80070e2:	4602      	mov	r2, r0
 80070e4:	460b      	mov	r3, r1
 80070e6:	2000      	movs	r0, #0
 80070e8:	4939      	ldr	r1, [pc, #228]	; (80071d0 <__ieee754_pow+0xa08>)
 80070ea:	f7f9 f83d 	bl	8000168 <__aeabi_dsub>
 80070ee:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 80070f2:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80070f6:	da2b      	bge.n	8007150 <__ieee754_pow+0x988>
 80070f8:	4652      	mov	r2, sl
 80070fa:	f000 f9b9 	bl	8007470 <scalbn>
 80070fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007102:	f7ff bbf6 	b.w	80068f2 <__ieee754_pow+0x12a>
 8007106:	4b33      	ldr	r3, [pc, #204]	; (80071d4 <__ieee754_pow+0xa0c>)
 8007108:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800710c:	429f      	cmp	r7, r3
 800710e:	f77f af13 	ble.w	8006f38 <__ieee754_pow+0x770>
 8007112:	4b31      	ldr	r3, [pc, #196]	; (80071d8 <__ieee754_pow+0xa10>)
 8007114:	440b      	add	r3, r1
 8007116:	4303      	orrs	r3, r0
 8007118:	d00b      	beq.n	8007132 <__ieee754_pow+0x96a>
 800711a:	a329      	add	r3, pc, #164	; (adr r3, 80071c0 <__ieee754_pow+0x9f8>)
 800711c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007120:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007124:	f7f9 f9d8 	bl	80004d8 <__aeabi_dmul>
 8007128:	a325      	add	r3, pc, #148	; (adr r3, 80071c0 <__ieee754_pow+0x9f8>)
 800712a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800712e:	f7ff bbe0 	b.w	80068f2 <__ieee754_pow+0x12a>
 8007132:	4622      	mov	r2, r4
 8007134:	462b      	mov	r3, r5
 8007136:	f7f9 f817 	bl	8000168 <__aeabi_dsub>
 800713a:	4642      	mov	r2, r8
 800713c:	464b      	mov	r3, r9
 800713e:	f7f9 fc51 	bl	80009e4 <__aeabi_dcmpge>
 8007142:	2800      	cmp	r0, #0
 8007144:	f43f aef8 	beq.w	8006f38 <__ieee754_pow+0x770>
 8007148:	e7e7      	b.n	800711a <__ieee754_pow+0x952>
 800714a:	f04f 0a00 	mov.w	sl, #0
 800714e:	e71e      	b.n	8006f8e <__ieee754_pow+0x7c6>
 8007150:	4621      	mov	r1, r4
 8007152:	e7d4      	b.n	80070fe <__ieee754_pow+0x936>
 8007154:	f04f 0b00 	mov.w	fp, #0
 8007158:	f8df c074 	ldr.w	ip, [pc, #116]	; 80071d0 <__ieee754_pow+0xa08>
 800715c:	f7ff bb95 	b.w	800688a <__ieee754_pow+0xc2>
 8007160:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 8007164:	f7ff bb91 	b.w	800688a <__ieee754_pow+0xc2>
 8007168:	4638      	mov	r0, r7
 800716a:	4641      	mov	r1, r8
 800716c:	f7ff bbc3 	b.w	80068f6 <__ieee754_pow+0x12e>
 8007170:	9200      	str	r2, [sp, #0]
 8007172:	f7ff bb9f 	b.w	80068b4 <__ieee754_pow+0xec>
 8007176:	bf00      	nop
 8007178:	652b82fe 	.word	0x652b82fe
 800717c:	3c971547 	.word	0x3c971547
 8007180:	00000000 	.word	0x00000000
 8007184:	3fe62e43 	.word	0x3fe62e43
 8007188:	fefa39ef 	.word	0xfefa39ef
 800718c:	3fe62e42 	.word	0x3fe62e42
 8007190:	0ca86c39 	.word	0x0ca86c39
 8007194:	be205c61 	.word	0xbe205c61
 8007198:	72bea4d0 	.word	0x72bea4d0
 800719c:	3e663769 	.word	0x3e663769
 80071a0:	c5d26bf1 	.word	0xc5d26bf1
 80071a4:	3ebbbd41 	.word	0x3ebbbd41
 80071a8:	af25de2c 	.word	0xaf25de2c
 80071ac:	3f11566a 	.word	0x3f11566a
 80071b0:	16bebd93 	.word	0x16bebd93
 80071b4:	3f66c16c 	.word	0x3f66c16c
 80071b8:	5555553e 	.word	0x5555553e
 80071bc:	3fc55555 	.word	0x3fc55555
 80071c0:	c2f8f359 	.word	0xc2f8f359
 80071c4:	01a56e1f 	.word	0x01a56e1f
 80071c8:	3fe00000 	.word	0x3fe00000
 80071cc:	000fffff 	.word	0x000fffff
 80071d0:	3ff00000 	.word	0x3ff00000
 80071d4:	4090cbff 	.word	0x4090cbff
 80071d8:	3f6f3400 	.word	0x3f6f3400

080071dc <__ieee754_sqrt>:
 80071dc:	4b54      	ldr	r3, [pc, #336]	; (8007330 <__ieee754_sqrt+0x154>)
 80071de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80071e2:	438b      	bics	r3, r1
 80071e4:	4606      	mov	r6, r0
 80071e6:	460d      	mov	r5, r1
 80071e8:	460a      	mov	r2, r1
 80071ea:	460c      	mov	r4, r1
 80071ec:	d10f      	bne.n	800720e <__ieee754_sqrt+0x32>
 80071ee:	4602      	mov	r2, r0
 80071f0:	460b      	mov	r3, r1
 80071f2:	f7f9 f971 	bl	80004d8 <__aeabi_dmul>
 80071f6:	4602      	mov	r2, r0
 80071f8:	460b      	mov	r3, r1
 80071fa:	4630      	mov	r0, r6
 80071fc:	4629      	mov	r1, r5
 80071fe:	f7f8 ffb5 	bl	800016c <__adddf3>
 8007202:	4606      	mov	r6, r0
 8007204:	460d      	mov	r5, r1
 8007206:	4630      	mov	r0, r6
 8007208:	4629      	mov	r1, r5
 800720a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800720e:	2900      	cmp	r1, #0
 8007210:	4607      	mov	r7, r0
 8007212:	4603      	mov	r3, r0
 8007214:	dc0e      	bgt.n	8007234 <__ieee754_sqrt+0x58>
 8007216:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800721a:	ea5c 0707 	orrs.w	r7, ip, r7
 800721e:	d0f2      	beq.n	8007206 <__ieee754_sqrt+0x2a>
 8007220:	b141      	cbz	r1, 8007234 <__ieee754_sqrt+0x58>
 8007222:	4602      	mov	r2, r0
 8007224:	460b      	mov	r3, r1
 8007226:	f7f8 ff9f 	bl	8000168 <__aeabi_dsub>
 800722a:	4602      	mov	r2, r0
 800722c:	460b      	mov	r3, r1
 800722e:	f7f9 fa7d 	bl	800072c <__aeabi_ddiv>
 8007232:	e7e6      	b.n	8007202 <__ieee754_sqrt+0x26>
 8007234:	1512      	asrs	r2, r2, #20
 8007236:	d074      	beq.n	8007322 <__ieee754_sqrt+0x146>
 8007238:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800723c:	07d5      	lsls	r5, r2, #31
 800723e:	f04f 0500 	mov.w	r5, #0
 8007242:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8007246:	bf48      	it	mi
 8007248:	0fd9      	lsrmi	r1, r3, #31
 800724a:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 800724e:	bf44      	itt	mi
 8007250:	005b      	lslmi	r3, r3, #1
 8007252:	eb01 0444 	addmi.w	r4, r1, r4, lsl #1
 8007256:	1051      	asrs	r1, r2, #1
 8007258:	0fda      	lsrs	r2, r3, #31
 800725a:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 800725e:	4628      	mov	r0, r5
 8007260:	2216      	movs	r2, #22
 8007262:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8007266:	005b      	lsls	r3, r3, #1
 8007268:	1987      	adds	r7, r0, r6
 800726a:	42a7      	cmp	r7, r4
 800726c:	bfde      	ittt	le
 800726e:	19b8      	addle	r0, r7, r6
 8007270:	1be4      	suble	r4, r4, r7
 8007272:	19ad      	addle	r5, r5, r6
 8007274:	0fdf      	lsrs	r7, r3, #31
 8007276:	3a01      	subs	r2, #1
 8007278:	eb07 0444 	add.w	r4, r7, r4, lsl #1
 800727c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007280:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8007284:	d1f0      	bne.n	8007268 <__ieee754_sqrt+0x8c>
 8007286:	f04f 0c20 	mov.w	ip, #32
 800728a:	4696      	mov	lr, r2
 800728c:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8007290:	4284      	cmp	r4, r0
 8007292:	eb06 070e 	add.w	r7, r6, lr
 8007296:	dc02      	bgt.n	800729e <__ieee754_sqrt+0xc2>
 8007298:	d112      	bne.n	80072c0 <__ieee754_sqrt+0xe4>
 800729a:	429f      	cmp	r7, r3
 800729c:	d810      	bhi.n	80072c0 <__ieee754_sqrt+0xe4>
 800729e:	2f00      	cmp	r7, #0
 80072a0:	eb07 0e06 	add.w	lr, r7, r6
 80072a4:	da42      	bge.n	800732c <__ieee754_sqrt+0x150>
 80072a6:	f1be 0f00 	cmp.w	lr, #0
 80072aa:	db3f      	blt.n	800732c <__ieee754_sqrt+0x150>
 80072ac:	f100 0801 	add.w	r8, r0, #1
 80072b0:	1a24      	subs	r4, r4, r0
 80072b2:	4640      	mov	r0, r8
 80072b4:	429f      	cmp	r7, r3
 80072b6:	bf88      	it	hi
 80072b8:	f104 34ff 	addhi.w	r4, r4, #4294967295
 80072bc:	1bdb      	subs	r3, r3, r7
 80072be:	4432      	add	r2, r6
 80072c0:	0064      	lsls	r4, r4, #1
 80072c2:	f1bc 0c01 	subs.w	ip, ip, #1
 80072c6:	eb04 74d3 	add.w	r4, r4, r3, lsr #31
 80072ca:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80072ce:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80072d2:	d1dd      	bne.n	8007290 <__ieee754_sqrt+0xb4>
 80072d4:	4323      	orrs	r3, r4
 80072d6:	d006      	beq.n	80072e6 <__ieee754_sqrt+0x10a>
 80072d8:	1c54      	adds	r4, r2, #1
 80072da:	bf0b      	itete	eq
 80072dc:	4662      	moveq	r2, ip
 80072de:	3201      	addne	r2, #1
 80072e0:	3501      	addeq	r5, #1
 80072e2:	f022 0201 	bicne.w	r2, r2, #1
 80072e6:	106b      	asrs	r3, r5, #1
 80072e8:	0852      	lsrs	r2, r2, #1
 80072ea:	07e8      	lsls	r0, r5, #31
 80072ec:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80072f0:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80072f4:	bf48      	it	mi
 80072f6:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 80072fa:	eb03 5501 	add.w	r5, r3, r1, lsl #20
 80072fe:	4616      	mov	r6, r2
 8007300:	e781      	b.n	8007206 <__ieee754_sqrt+0x2a>
 8007302:	0adc      	lsrs	r4, r3, #11
 8007304:	3915      	subs	r1, #21
 8007306:	055b      	lsls	r3, r3, #21
 8007308:	2c00      	cmp	r4, #0
 800730a:	d0fa      	beq.n	8007302 <__ieee754_sqrt+0x126>
 800730c:	02e6      	lsls	r6, r4, #11
 800730e:	d50a      	bpl.n	8007326 <__ieee754_sqrt+0x14a>
 8007310:	f1c2 0020 	rsb	r0, r2, #32
 8007314:	fa23 f000 	lsr.w	r0, r3, r0
 8007318:	1e55      	subs	r5, r2, #1
 800731a:	4093      	lsls	r3, r2
 800731c:	4304      	orrs	r4, r0
 800731e:	1b4a      	subs	r2, r1, r5
 8007320:	e78a      	b.n	8007238 <__ieee754_sqrt+0x5c>
 8007322:	4611      	mov	r1, r2
 8007324:	e7f0      	b.n	8007308 <__ieee754_sqrt+0x12c>
 8007326:	0064      	lsls	r4, r4, #1
 8007328:	3201      	adds	r2, #1
 800732a:	e7ef      	b.n	800730c <__ieee754_sqrt+0x130>
 800732c:	4680      	mov	r8, r0
 800732e:	e7bf      	b.n	80072b0 <__ieee754_sqrt+0xd4>
 8007330:	7ff00000 	.word	0x7ff00000

08007334 <fabs>:
 8007334:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007338:	4619      	mov	r1, r3
 800733a:	4770      	bx	lr

0800733c <finite>:
 800733c:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8007340:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
 8007344:	0fc0      	lsrs	r0, r0, #31
 8007346:	4770      	bx	lr

08007348 <matherr>:
 8007348:	2000      	movs	r0, #0
 800734a:	4770      	bx	lr

0800734c <nan>:
 800734c:	2000      	movs	r0, #0
 800734e:	4901      	ldr	r1, [pc, #4]	; (8007354 <nan+0x8>)
 8007350:	4770      	bx	lr
 8007352:	bf00      	nop
 8007354:	7ff80000 	.word	0x7ff80000

08007358 <rint>:
 8007358:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800735a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800735e:	f2a2 3cff 	subw	ip, r2, #1023	; 0x3ff
 8007362:	f1bc 0f13 	cmp.w	ip, #19
 8007366:	4604      	mov	r4, r0
 8007368:	460d      	mov	r5, r1
 800736a:	460b      	mov	r3, r1
 800736c:	4606      	mov	r6, r0
 800736e:	ea4f 77d1 	mov.w	r7, r1, lsr #31
 8007372:	dc5a      	bgt.n	800742a <rint+0xd2>
 8007374:	f1bc 0f00 	cmp.w	ip, #0
 8007378:	da2b      	bge.n	80073d2 <rint+0x7a>
 800737a:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800737e:	4302      	orrs	r2, r0
 8007380:	d023      	beq.n	80073ca <rint+0x72>
 8007382:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8007386:	4302      	orrs	r2, r0
 8007388:	4256      	negs	r6, r2
 800738a:	4316      	orrs	r6, r2
 800738c:	0c4b      	lsrs	r3, r1, #17
 800738e:	0b36      	lsrs	r6, r6, #12
 8007390:	4934      	ldr	r1, [pc, #208]	; (8007464 <rint+0x10c>)
 8007392:	045b      	lsls	r3, r3, #17
 8007394:	f406 2600 	and.w	r6, r6, #524288	; 0x80000
 8007398:	ea46 0503 	orr.w	r5, r6, r3
 800739c:	eb01 01c7 	add.w	r1, r1, r7, lsl #3
 80073a0:	4602      	mov	r2, r0
 80073a2:	462b      	mov	r3, r5
 80073a4:	e9d1 4500 	ldrd	r4, r5, [r1]
 80073a8:	4620      	mov	r0, r4
 80073aa:	4629      	mov	r1, r5
 80073ac:	f7f8 fede 	bl	800016c <__adddf3>
 80073b0:	e9cd 0100 	strd	r0, r1, [sp]
 80073b4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80073b8:	462b      	mov	r3, r5
 80073ba:	4622      	mov	r2, r4
 80073bc:	f7f8 fed4 	bl	8000168 <__aeabi_dsub>
 80073c0:	4604      	mov	r4, r0
 80073c2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80073c6:	ea43 75c7 	orr.w	r5, r3, r7, lsl #31
 80073ca:	4620      	mov	r0, r4
 80073cc:	4629      	mov	r1, r5
 80073ce:	b003      	add	sp, #12
 80073d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80073d2:	4a25      	ldr	r2, [pc, #148]	; (8007468 <rint+0x110>)
 80073d4:	fa42 f20c 	asr.w	r2, r2, ip
 80073d8:	4011      	ands	r1, r2
 80073da:	4301      	orrs	r1, r0
 80073dc:	d0f5      	beq.n	80073ca <rint+0x72>
 80073de:	0852      	lsrs	r2, r2, #1
 80073e0:	ea05 0102 	and.w	r1, r5, r2
 80073e4:	ea50 0601 	orrs.w	r6, r0, r1
 80073e8:	d00c      	beq.n	8007404 <rint+0xac>
 80073ea:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80073ee:	f1bc 0f13 	cmp.w	ip, #19
 80073f2:	bf0c      	ite	eq
 80073f4:	f04f 4600 	moveq.w	r6, #2147483648	; 0x80000000
 80073f8:	2600      	movne	r6, #0
 80073fa:	ea25 0202 	bic.w	r2, r5, r2
 80073fe:	fa43 f30c 	asr.w	r3, r3, ip
 8007402:	4313      	orrs	r3, r2
 8007404:	4917      	ldr	r1, [pc, #92]	; (8007464 <rint+0x10c>)
 8007406:	4632      	mov	r2, r6
 8007408:	eb01 07c7 	add.w	r7, r1, r7, lsl #3
 800740c:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007410:	4620      	mov	r0, r4
 8007412:	4629      	mov	r1, r5
 8007414:	f7f8 feaa 	bl	800016c <__adddf3>
 8007418:	e9cd 0100 	strd	r0, r1, [sp]
 800741c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007420:	4622      	mov	r2, r4
 8007422:	462b      	mov	r3, r5
 8007424:	f7f8 fea0 	bl	8000168 <__aeabi_dsub>
 8007428:	e008      	b.n	800743c <rint+0xe4>
 800742a:	f1bc 0f33 	cmp.w	ip, #51	; 0x33
 800742e:	dd08      	ble.n	8007442 <rint+0xea>
 8007430:	f5bc 6f80 	cmp.w	ip, #1024	; 0x400
 8007434:	d1c9      	bne.n	80073ca <rint+0x72>
 8007436:	4602      	mov	r2, r0
 8007438:	f7f8 fe98 	bl	800016c <__adddf3>
 800743c:	4604      	mov	r4, r0
 800743e:	460d      	mov	r5, r1
 8007440:	e7c3      	b.n	80073ca <rint+0x72>
 8007442:	f2a2 4113 	subw	r1, r2, #1043	; 0x413
 8007446:	f04f 32ff 	mov.w	r2, #4294967295
 800744a:	40ca      	lsrs	r2, r1
 800744c:	4210      	tst	r0, r2
 800744e:	d0bc      	beq.n	80073ca <rint+0x72>
 8007450:	0852      	lsrs	r2, r2, #1
 8007452:	4210      	tst	r0, r2
 8007454:	bf1f      	itttt	ne
 8007456:	f04f 4680 	movne.w	r6, #1073741824	; 0x40000000
 800745a:	ea20 0202 	bicne.w	r2, r0, r2
 800745e:	410e      	asrne	r6, r1
 8007460:	4316      	orrne	r6, r2
 8007462:	e7cf      	b.n	8007404 <rint+0xac>
 8007464:	08007868 	.word	0x08007868
 8007468:	000fffff 	.word	0x000fffff
 800746c:	00000000 	.word	0x00000000

08007470 <scalbn>:
 8007470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007472:	4616      	mov	r6, r2
 8007474:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8007478:	4604      	mov	r4, r0
 800747a:	460d      	mov	r5, r1
 800747c:	460b      	mov	r3, r1
 800747e:	b982      	cbnz	r2, 80074a2 <scalbn+0x32>
 8007480:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007484:	4303      	orrs	r3, r0
 8007486:	d034      	beq.n	80074f2 <scalbn+0x82>
 8007488:	4b2d      	ldr	r3, [pc, #180]	; (8007540 <scalbn+0xd0>)
 800748a:	2200      	movs	r2, #0
 800748c:	f7f9 f824 	bl	80004d8 <__aeabi_dmul>
 8007490:	4b2c      	ldr	r3, [pc, #176]	; (8007544 <scalbn+0xd4>)
 8007492:	4604      	mov	r4, r0
 8007494:	429e      	cmp	r6, r3
 8007496:	460d      	mov	r5, r1
 8007498:	da0d      	bge.n	80074b6 <scalbn+0x46>
 800749a:	a325      	add	r3, pc, #148	; (adr r3, 8007530 <scalbn+0xc0>)
 800749c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074a0:	e01c      	b.n	80074dc <scalbn+0x6c>
 80074a2:	f240 77ff 	movw	r7, #2047	; 0x7ff
 80074a6:	42ba      	cmp	r2, r7
 80074a8:	d109      	bne.n	80074be <scalbn+0x4e>
 80074aa:	4602      	mov	r2, r0
 80074ac:	f7f8 fe5e 	bl	800016c <__adddf3>
 80074b0:	4604      	mov	r4, r0
 80074b2:	460d      	mov	r5, r1
 80074b4:	e01d      	b.n	80074f2 <scalbn+0x82>
 80074b6:	460b      	mov	r3, r1
 80074b8:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80074bc:	3a36      	subs	r2, #54	; 0x36
 80074be:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80074c2:	4432      	add	r2, r6
 80074c4:	428a      	cmp	r2, r1
 80074c6:	dd0c      	ble.n	80074e2 <scalbn+0x72>
 80074c8:	4622      	mov	r2, r4
 80074ca:	462b      	mov	r3, r5
 80074cc:	a11a      	add	r1, pc, #104	; (adr r1, 8007538 <scalbn+0xc8>)
 80074ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 80074d2:	f000 f83b 	bl	800754c <copysign>
 80074d6:	a318      	add	r3, pc, #96	; (adr r3, 8007538 <scalbn+0xc8>)
 80074d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074dc:	f7f8 fffc 	bl	80004d8 <__aeabi_dmul>
 80074e0:	e7e6      	b.n	80074b0 <scalbn+0x40>
 80074e2:	2a00      	cmp	r2, #0
 80074e4:	dd08      	ble.n	80074f8 <scalbn+0x88>
 80074e6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80074ea:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80074ee:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80074f2:	4620      	mov	r0, r4
 80074f4:	4629      	mov	r1, r5
 80074f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80074f8:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80074fc:	da0b      	bge.n	8007516 <scalbn+0xa6>
 80074fe:	f24c 3350 	movw	r3, #50000	; 0xc350
 8007502:	429e      	cmp	r6, r3
 8007504:	4622      	mov	r2, r4
 8007506:	462b      	mov	r3, r5
 8007508:	dce0      	bgt.n	80074cc <scalbn+0x5c>
 800750a:	a109      	add	r1, pc, #36	; (adr r1, 8007530 <scalbn+0xc0>)
 800750c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007510:	f000 f81c 	bl	800754c <copysign>
 8007514:	e7c1      	b.n	800749a <scalbn+0x2a>
 8007516:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800751a:	3236      	adds	r2, #54	; 0x36
 800751c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007520:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8007524:	4620      	mov	r0, r4
 8007526:	4629      	mov	r1, r5
 8007528:	2200      	movs	r2, #0
 800752a:	4b07      	ldr	r3, [pc, #28]	; (8007548 <scalbn+0xd8>)
 800752c:	e7d6      	b.n	80074dc <scalbn+0x6c>
 800752e:	bf00      	nop
 8007530:	c2f8f359 	.word	0xc2f8f359
 8007534:	01a56e1f 	.word	0x01a56e1f
 8007538:	8800759c 	.word	0x8800759c
 800753c:	7e37e43c 	.word	0x7e37e43c
 8007540:	43500000 	.word	0x43500000
 8007544:	ffff3cb0 	.word	0xffff3cb0
 8007548:	3c900000 	.word	0x3c900000

0800754c <copysign>:
 800754c:	b530      	push	{r4, r5, lr}
 800754e:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8007552:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007556:	ea42 0503 	orr.w	r5, r2, r3
 800755a:	4629      	mov	r1, r5
 800755c:	bd30      	pop	{r4, r5, pc}
	...

08007560 <_init>:
 8007560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007562:	bf00      	nop
 8007564:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007566:	bc08      	pop	{r3}
 8007568:	469e      	mov	lr, r3
 800756a:	4770      	bx	lr

0800756c <_fini>:
 800756c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800756e:	bf00      	nop
 8007570:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007572:	bc08      	pop	{r3}
 8007574:	469e      	mov	lr, r3
 8007576:	4770      	bx	lr
