Info: Generated by version: 17.1 build 240
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/ip/ghrd_10as066n2/ghrd_10as066n2_conduit_bridge_0.ip --block-symbol-file --output-directory=/home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/ip/ghrd_10as066n2/ghrd_10as066n2_conduit_bridge_0 --family="Arria 10" --part=10AS066N3F40E2SG
Warning: conduit_bridge_0: Component type conduit_bridge is not in the library
Error: ghrd_10as066n2_conduit_bridge_0.conduit_bridge_0: Component conduit_bridge 100.99.98.97 not found or could not be instantiated
Warning: ghrd_10as066n2_conduit_bridge_0.interface_requirements: Your system is missing the required interface "AXI_to_pr". Either export the interface, or edit your definitions in the Interface Requirements tab."
Warning: ghrd_10as066n2_conduit_bridge_0.interface_requirements: Your system is missing the required interface "AXI_to_sr". Either export the interface, or edit your definitions in the Interface Requirements tab."
Warning: ghrd_10as066n2_conduit_bridge_0.interface_requirements: Your system is missing the required interface "clock". Either export the interface, or edit your definitions in the Interface Requirements tab."
Warning: ghrd_10as066n2_conduit_bridge_0.interface_requirements: Your system is missing the required interface "freeze_conduit". Either export the interface, or edit your definitions in the Interface Requirements tab."
Warning: ghrd_10as066n2_conduit_bridge_0.interface_requirements: Your system is missing the required interface "reset". Either export the interface, or edit your definitions in the Interface Requirements tab."
Error: qsys-generate failed with exit code 3: 1 Error, 6 Warnings
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/ip/ghrd_10as066n2/ghrd_10as066n2_conduit_bridge_0.ip --synthesis=VERILOG --output-directory=/home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/ip/ghrd_10as066n2/ghrd_10as066n2_conduit_bridge_0 --family="Arria 10" --part=10AS066N3F40E2SG
Warning: conduit_bridge_0: Component type conduit_bridge is not in the library
Error: ghrd_10as066n2_conduit_bridge_0.conduit_bridge_0: Component conduit_bridge 100.99.98.97 not found or could not be instantiated
Warning: ghrd_10as066n2_conduit_bridge_0.interface_requirements: Your system is missing the required interface "AXI_to_pr". Either export the interface, or edit your definitions in the Interface Requirements tab."
Warning: ghrd_10as066n2_conduit_bridge_0.interface_requirements: Your system is missing the required interface "AXI_to_sr". Either export the interface, or edit your definitions in the Interface Requirements tab."
Warning: ghrd_10as066n2_conduit_bridge_0.interface_requirements: Your system is missing the required interface "clock". Either export the interface, or edit your definitions in the Interface Requirements tab."
Warning: ghrd_10as066n2_conduit_bridge_0.interface_requirements: Your system is missing the required interface "freeze_conduit". Either export the interface, or edit your definitions in the Interface Requirements tab."
Warning: ghrd_10as066n2_conduit_bridge_0.interface_requirements: Your system is missing the required interface "reset". Either export the interface, or edit your definitions in the Interface Requirements tab."
Error: qsys-generate failed with exit code 3: 1 Error, 6 Warnings
Info: Finished: Create HDL design files for synthesis
