digraph "CFG for '_Z24kernelCollectEmptySlots1PsPiS0_i' function" {
	label="CFG for '_Z24kernelCollectEmptySlots1PsPiS0_i' function";

	Node0x542f5d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr inbounds i8, i8 addrspace(4)* %6, i64 12\l  %8 = bitcast i8 addrspace(4)* %7 to i32 addrspace(4)*\l  %9 = load i32, i32 addrspace(4)* %8, align 4, !tbaa !4\l  %10 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %11 = bitcast i8 addrspace(4)* %10 to i16 addrspace(4)*\l  %12 = load i16, i16 addrspace(4)* %11, align 4, !range !13, !invariant.load\l... !14\l  %13 = zext i16 %12 to i32\l  %14 = udiv i32 %9, %13\l  %15 = mul i32 %14, %13\l  %16 = icmp ugt i32 %9, %15\l  %17 = zext i1 %16 to i32\l  %18 = add i32 %14, %17\l  %19 = mul i32 %18, %5\l  %20 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %21 = add i32 %19, %20\l  %22 = mul i32 %21, %13\l  %23 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %24 = add i32 %22, %23\l  %25 = icmp slt i32 %24, %3\l  br i1 %25, label %26, label %37\l|{<s0>T|<s1>F}}"];
	Node0x542f5d0:s0 -> Node0x5431eb0;
	Node0x542f5d0:s1 -> Node0x5431f40;
	Node0x5431eb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%26:\l26:                                               \l  %27 = sext i32 %24 to i64\l  %28 = getelementptr inbounds i16, i16 addrspace(1)* %0, i64 %27\l  %29 = load i16, i16 addrspace(1)* %28, align 2, !tbaa !16, !amdgpu.noclobber\l... !14\l  %30 = icmp sgt i16 %29, -1\l  br i1 %30, label %37, label %31\l|{<s0>T|<s1>F}}"];
	Node0x5431eb0:s0 -> Node0x5431f40;
	Node0x5431eb0:s1 -> Node0x5432a20;
	Node0x5432a20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%31:\l31:                                               \l  %32 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %27\l  %33 = load i32, i32 addrspace(1)* %32, align 4, !tbaa !20, !amdgpu.noclobber\l... !14\l  %34 = sub nsw i32 %24, %33\l  %35 = sext i32 %34 to i64\l  %36 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %35\l  store i32 %24, i32 addrspace(1)* %36, align 4, !tbaa !20\l  br label %37\l}"];
	Node0x5432a20 -> Node0x5431f40;
	Node0x5431f40 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%37:\l37:                                               \l  ret void\l}"];
}
