

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square'
================================================================
* Date:           Fri May 10 12:53:26 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_46 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       85|       85|  0.850 us|  0.850 us|   86|   86|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 37 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 38 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 39 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%add37121_loc = alloca i64 1"   --->   Operation 40 'alloca' 'add37121_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add33725_loc = alloca i64 1"   --->   Operation 41 'alloca' 'add33725_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add30129_loc = alloca i64 1"   --->   Operation 42 'alloca' 'add30129_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add27433_loc = alloca i64 1"   --->   Operation 43 'alloca' 'add27433_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add23937_loc = alloca i64 1"   --->   Operation 44 'alloca' 'add23937_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add21342_loc = alloca i64 1"   --->   Operation 45 'alloca' 'add21342_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add118_113_loc = alloca i64 1"   --->   Operation 46 'alloca' 'add118_113_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add131_114_loc = alloca i64 1"   --->   Operation 47 'alloca' 'add131_114_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add151_115_loc = alloca i64 1"   --->   Operation 48 'alloca' 'add151_115_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%add180_116_loc = alloca i64 1"   --->   Operation 49 'alloca' 'add180_116_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%add8117_loc = alloca i64 1"   --->   Operation 50 'alloca' 'add8117_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%arg1_r_loc = alloca i64 1"   --->   Operation 51 'alloca' 'arg1_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%arg1_r_1_loc = alloca i64 1"   --->   Operation 52 'alloca' 'arg1_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%arg1_r_2_loc = alloca i64 1"   --->   Operation 53 'alloca' 'arg1_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%arg1_r_3_loc = alloca i64 1"   --->   Operation 54 'alloca' 'arg1_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%arg1_r_4_loc = alloca i64 1"   --->   Operation 55 'alloca' 'arg1_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%arg1_r_5_loc = alloca i64 1"   --->   Operation 56 'alloca' 'arg1_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%arg1_r_6_loc = alloca i64 1"   --->   Operation 57 'alloca' 'arg1_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%arg1_r_7_loc = alloca i64 1"   --->   Operation 58 'alloca' 'arg1_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%arg1_r_8_loc = alloca i64 1"   --->   Operation 59 'alloca' 'arg1_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%arg1_r_9_loc = alloca i64 1"   --->   Operation 60 'alloca' 'arg1_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%out1_w = alloca i64 1" [d3.cpp:12]   --->   Operation 61 'alloca' 'out1_w' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%arr = alloca i64 1" [d3.cpp:13]   --->   Operation 62 'alloca' 'arr' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%arr_1 = alloca i64 1" [d3.cpp:13]   --->   Operation 63 'alloca' 'arr_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln17_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d3.cpp:17]   --->   Operation 64 'partselect' 'trunc_ln17_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d3.cpp:126]   --->   Operation 65 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i62 %trunc_ln17_1" [d3.cpp:17]   --->   Operation 66 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln17" [d3.cpp:17]   --->   Operation 67 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 68 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 69 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 69 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 70 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 70 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 71 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 71 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 72 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 72 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 73 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 73 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 74 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 74 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 75 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 75 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 76 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_1, i64 %arr, i64 %arr_1"   --->   Operation 76 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 77 [2/2] (0.00ns)   --->   "%call_ln17 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln17_1, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d3.cpp:17]   --->   Operation 77 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.22>
ST_11 : Operation 78 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_1, i64 %arr, i64 %arr_1"   --->   Operation 78 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 79 [1/2] (1.22ns)   --->   "%call_ln17 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln17_1, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d3.cpp:17]   --->   Operation 79 'call' 'call_ln17' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.42>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%arg1_r_9_loc_load = load i32 %arg1_r_9_loc"   --->   Operation 80 'load' 'arg1_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%empty_29 = trunc i32 %arg1_r_9_loc_load"   --->   Operation 81 'trunc' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_12 : [1/1] (0.57ns)   --->   Input mux for Operation 82 '%mul16 = mul i32 %arg1_r_9_loc_load, i32 38'
ST_12 : Operation 82 [1/1] (2.84ns)   --->   "%mul16 = mul i32 %arg1_r_9_loc_load, i32 38"   --->   Operation 82 'mul' 'mul16' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 0.77>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "%arg1_r_8_loc_load = load i32 %arg1_r_8_loc"   --->   Operation 83 'load' 'arg1_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "%arg1_r_7_loc_load = load i32 %arg1_r_7_loc"   --->   Operation 84 'load' 'arg1_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%arg1_r_6_loc_load = load i32 %arg1_r_6_loc"   --->   Operation 85 'load' 'arg1_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "%arg1_r_5_loc_load = load i32 %arg1_r_5_loc"   --->   Operation 86 'load' 'arg1_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 87 [1/1] (0.00ns)   --->   "%arg1_r_4_loc_load = load i32 %arg1_r_4_loc"   --->   Operation 87 'load' 'arg1_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%empty_28 = trunc i32 %arg1_r_4_loc_load"   --->   Operation 88 'trunc' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%arg1_r_3_loc_load = load i32 %arg1_r_3_loc"   --->   Operation 89 'load' 'arg1_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%arg1_r_2_loc_load = load i32 %arg1_r_2_loc"   --->   Operation 90 'load' 'arg1_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%arg1_r_1_loc_load = load i32 %arg1_r_1_loc"   --->   Operation 91 'load' 'arg1_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%empty_30 = trunc i32 %arg1_r_8_loc_load"   --->   Operation 92 'trunc' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%empty_31 = trunc i32 %arg1_r_7_loc_load"   --->   Operation 93 'trunc' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%empty_32 = trunc i32 %arg1_r_6_loc_load"   --->   Operation 94 'trunc' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%empty_33 = trunc i32 %arg1_r_5_loc_load"   --->   Operation 95 'trunc' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 96 [2/2] (0.77ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, i64 %arr_1, i64 %arr, i32 %arg1_r_2_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_7_loc_load, i32 %arg1_r_8_loc_load, i32 %mul16, i32 %arg1_r_1_loc_load, i32 %mul16"   --->   Operation 96 'call' 'call_ln0' <Predicate = true> <Delay = 0.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 3.42>
ST_14 : Operation 97 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, i64 %arr_1, i64 %arr, i32 %arg1_r_2_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_7_loc_load, i32 %arg1_r_8_loc_load, i32 %mul16, i32 %arg1_r_1_loc_load, i32 %mul16"   --->   Operation 97 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : [1/1] (0.57ns)   --->   Input mux for Operation 98 '%mul45 = mul i32 %arg1_r_8_loc_load, i32 19'
ST_14 : Operation 98 [1/1] (2.84ns)   --->   "%mul45 = mul i32 %arg1_r_8_loc_load, i32 19"   --->   Operation 98 'mul' 'mul45' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 0.72>
ST_15 : Operation 99 [2/2] (0.72ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, i64 %arr_1, i64 %arr, i32 %arg1_r_2_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_7_loc_load, i32 %mul45"   --->   Operation 99 'call' 'call_ln0' <Predicate = true> <Delay = 0.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 100 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, i64 %arr_1, i64 %arr, i32 %arg1_r_2_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_7_loc_load, i32 %mul45"   --->   Operation 100 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.67>
ST_17 : Operation 101 [1/1] (0.00ns)   --->   "%arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 0"   --->   Operation 101 'getelementptr' 'arr_1_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 102 [2/2] (0.67ns)   --->   "%arr_1_load_1 = load i3 %arr_1_addr" [d3.cpp:61]   --->   Operation 102 'load' 'arr_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 18 <SV = 17> <Delay = 3.42>
ST_18 : Operation 103 [1/1] (0.00ns)   --->   "%arr_addr = getelementptr i64 %arr, i64 0, i64 0"   --->   Operation 103 'getelementptr' 'arr_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 104 [1/1] (0.00ns)   --->   "%conv46 = zext i32 %mul45"   --->   Operation 104 'zext' 'conv46' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 105 [1/1] (0.00ns)   --->   "%arr_1_addr_1 = getelementptr i64 %arr_1, i64 0, i64 4"   --->   Operation 105 'getelementptr' 'arr_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 106 [2/2] (0.67ns)   --->   "%arr_1_load = load i3 %arr_1_addr_1" [d3.cpp:50]   --->   Operation 106 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_18 : Operation 107 [1/1] (0.00ns)   --->   "%arr_addr_1 = getelementptr i64 %arr, i64 0, i64 1"   --->   Operation 107 'getelementptr' 'arr_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 108 [1/1] (0.00ns)   --->   "%conv153 = zext i32 %arg1_r_8_loc_load"   --->   Operation 108 'zext' 'conv153' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.90ns)   --->   Input mux for Operation 109 '%mul157 = mul i64 %conv46, i64 %conv153'
ST_18 : Operation 109 [1/1] (2.51ns)   --->   "%mul157 = mul i64 %conv46, i64 %conv153"   --->   Operation 109 'mul' 'mul157' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 110 [1/1] (0.00ns)   --->   "%arr_1_addr_2 = getelementptr i64 %arr_1, i64 0, i64 1"   --->   Operation 110 'getelementptr' 'arr_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 111 [2/2] (0.67ns)   --->   "%arr_load = load i3 %arr_addr" [d3.cpp:60]   --->   Operation 111 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_18 : Operation 112 [1/2] (0.67ns)   --->   "%arr_1_load_1 = load i3 %arr_1_addr" [d3.cpp:61]   --->   Operation 112 'load' 'arr_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_18 : Operation 113 [2/2] (0.67ns)   --->   "%arr_load_1 = load i3 %arr_addr_1" [d3.cpp:62]   --->   Operation 113 'load' 'arr_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_18 : Operation 114 [2/2] (0.67ns)   --->   "%arr_1_load_2 = load i3 %arr_1_addr_2" [d3.cpp:64]   --->   Operation 114 'load' 'arr_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 19 <SV = 18> <Delay = 1.10>
ST_19 : Operation 115 [1/1] (0.00ns)   --->   "%arg1_r_loc_load = load i32 %arg1_r_loc"   --->   Operation 115 'load' 'arg1_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 116 [1/2] (0.67ns)   --->   "%arr_1_load = load i3 %arr_1_addr_1" [d3.cpp:50]   --->   Operation 116 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_19 : Operation 117 [2/2] (0.42ns)   --->   "%call_ln50 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5, i64 %arr_1_load, i32 %arg1_r_loc_load, i32 %arg1_r_1_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i31 %empty_33, i31 %empty_32, i31 %empty_31, i31 %empty_30, i31 %empty_29, i64 %add8117_loc" [d3.cpp:50]   --->   Operation 117 'call' 'call_ln50' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 118 [1/2] (0.67ns)   --->   "%arr_load = load i3 %arr_addr" [d3.cpp:60]   --->   Operation 118 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_19 : Operation 119 [1/2] (0.67ns)   --->   "%arr_load_1 = load i3 %arr_addr_1" [d3.cpp:62]   --->   Operation 119 'load' 'arr_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_19 : Operation 120 [1/2] (0.67ns)   --->   "%arr_1_load_2 = load i3 %arr_1_addr_2" [d3.cpp:64]   --->   Operation 120 'load' 'arr_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_19 : Operation 121 [2/2] (0.42ns)   --->   "%call_ln64 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7, i64 %arr_1_load_2, i64 %arr_load_1, i64 %arr_1_load_1, i64 %arr_load, i32 %arg1_r_loc_load, i32 %arg1_r_2_loc_load, i31 %empty_30, i31 %empty_32, i31 %empty_31, i31 %empty_33, i31 %empty_28, i32 %arg1_r_3_loc_load, i32 %arg1_r_1_loc_load, i64 %mul157, i64 %add180_116_loc, i64 %add151_115_loc, i64 %add131_114_loc, i64 %add118_113_loc" [d3.cpp:64]   --->   Operation 121 'call' 'call_ln64' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 122 [1/1] (0.00ns)   --->   "%arr_addr_4 = getelementptr i64 %arr, i64 0, i64 2"   --->   Operation 122 'getelementptr' 'arr_addr_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 123 [2/2] (0.67ns)   --->   "%arr_load_2 = load i3 %arr_addr_4" [d3.cpp:106]   --->   Operation 123 'load' 'arr_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 20 <SV = 19> <Delay = 3.42>
ST_20 : Operation 124 [1/2] (0.67ns)   --->   "%call_ln50 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5, i64 %arr_1_load, i32 %arg1_r_loc_load, i32 %arg1_r_1_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i31 %empty_33, i31 %empty_32, i31 %empty_31, i31 %empty_30, i31 %empty_29, i64 %add8117_loc" [d3.cpp:50]   --->   Operation 124 'call' 'call_ln50' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 125 [1/2] (0.00ns)   --->   "%call_ln64 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7, i64 %arr_1_load_2, i64 %arr_load_1, i64 %arr_1_load_1, i64 %arr_load, i32 %arg1_r_loc_load, i32 %arg1_r_2_loc_load, i31 %empty_30, i31 %empty_32, i31 %empty_31, i31 %empty_33, i31 %empty_28, i32 %arg1_r_3_loc_load, i32 %arg1_r_1_loc_load, i64 %mul157, i64 %add180_116_loc, i64 %add151_115_loc, i64 %add131_114_loc, i64 %add118_113_loc" [d3.cpp:64]   --->   Operation 125 'call' 'call_ln64' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 126 [1/1] (0.00ns)   --->   "%arr_1_addr_3 = getelementptr i64 %arr_1, i64 0, i64 2"   --->   Operation 126 'getelementptr' 'arr_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 127 [1/1] (0.00ns)   --->   "%arr_addr_2 = getelementptr i64 %arr, i64 0, i64 3"   --->   Operation 127 'getelementptr' 'arr_addr_2' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.57ns)   --->   Input mux for Operation 128 '%mul244 = mul i32 %arg1_r_6_loc_load, i32 19'
ST_20 : Operation 128 [1/1] (2.84ns)   --->   "%mul244 = mul i32 %arg1_r_6_loc_load, i32 19"   --->   Operation 128 'mul' 'mul244' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (0.57ns)   --->   Input mux for Operation 129 '%mul219 = mul i32 %arg1_r_7_loc_load, i32 38'
ST_20 : Operation 129 [1/1] (2.84ns)   --->   "%mul219 = mul i32 %arg1_r_7_loc_load, i32 38"   --->   Operation 129 'mul' 'mul219' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 130 [1/1] (0.00ns)   --->   "%arr_1_addr_4 = getelementptr i64 %arr_1, i64 0, i64 3"   --->   Operation 130 'getelementptr' 'arr_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 131 [1/1] (0.00ns)   --->   "%arr_addr_3 = getelementptr i64 %arr, i64 0, i64 4"   --->   Operation 131 'getelementptr' 'arr_addr_3' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.57ns)   --->   Input mux for Operation 132 '%mul316 = mul i32 %arg1_r_5_loc_load, i32 38'
ST_20 : Operation 132 [1/1] (2.84ns)   --->   "%mul316 = mul i32 %arg1_r_5_loc_load, i32 38"   --->   Operation 132 'mul' 'mul316' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 133 [1/2] (0.67ns)   --->   "%arr_load_2 = load i3 %arr_addr_4" [d3.cpp:106]   --->   Operation 133 'load' 'arr_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_20 : Operation 134 [2/2] (0.67ns)   --->   "%arr_load_3 = load i3 %arr_addr_3" [d3.cpp:100]   --->   Operation 134 'load' 'arr_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_20 : Operation 135 [2/2] (0.67ns)   --->   "%arr_1_load_3 = load i3 %arr_1_addr_4" [d3.cpp:94]   --->   Operation 135 'load' 'arr_1_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_20 : Operation 136 [2/2] (0.67ns)   --->   "%arr_load_4 = load i3 %arr_addr_2" [d3.cpp:89]   --->   Operation 136 'load' 'arr_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_20 : Operation 137 [2/2] (0.67ns)   --->   "%arr_1_load_4 = load i3 %arr_1_addr_3" [d3.cpp:83]   --->   Operation 137 'load' 'arr_1_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 21 <SV = 20> <Delay = 3.84>
ST_21 : Operation 138 [1/1] (0.00ns)   --->   "%conv17 = zext i32 %mul16"   --->   Operation 138 'zext' 'conv17' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 139 [1/1] (0.00ns)   --->   "%add118_113_loc_load = load i64 %add118_113_loc"   --->   Operation 139 'load' 'add118_113_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 140 [1/1] (0.00ns)   --->   "%conv206 = zext i32 %arg1_r_9_loc_load"   --->   Operation 140 'zext' 'conv206' <Predicate = true> <Delay = 0.00>
ST_21 : [1/1] (0.90ns)   --->   Input mux for Operation 141 '%mul211 = mul i64 %conv17, i64 %conv206'
ST_21 : Operation 141 [1/1] (2.51ns)   --->   "%mul211 = mul i64 %conv17, i64 %conv206"   --->   Operation 141 'mul' 'mul211' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 142 [1/1] (0.00ns)   --->   "%conv199 = zext i32 %arg1_r_4_loc_load"   --->   Operation 142 'zext' 'conv199' <Predicate = true> <Delay = 0.00>
ST_21 : [1/1] (0.90ns)   --->   Input mux for Operation 143 '%mul202 = mul i64 %conv199, i64 %conv199'
ST_21 : Operation 143 [1/1] (2.51ns)   --->   "%mul202 = mul i64 %conv199, i64 %conv199"   --->   Operation 143 'mul' 'mul202' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 144 [1/1] (0.00ns)   --->   "%conv216 = zext i32 %arg1_r_6_loc_load"   --->   Operation 144 'zext' 'conv216' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 145 [1/1] (0.00ns)   --->   "%conv245 = zext i32 %mul244"   --->   Operation 145 'zext' 'conv245' <Predicate = true> <Delay = 0.00>
ST_21 : [1/1] (0.90ns)   --->   Input mux for Operation 146 '%mul246 = mul i64 %conv245, i64 %conv216'
ST_21 : Operation 146 [1/1] (2.51ns)   --->   "%mul246 = mul i64 %conv245, i64 %conv216"   --->   Operation 146 'mul' 'mul246' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 147 [1/1] (0.00ns)   --->   "%conv220 = zext i32 %mul219"   --->   Operation 147 'zext' 'conv220' <Predicate = true> <Delay = 0.00>
ST_21 : [1/1] (0.90ns)   --->   Input mux for Operation 148 '%mul221 = mul i64 %conv220, i64 %conv216'
ST_21 : Operation 148 [1/1] (2.51ns)   --->   "%mul221 = mul i64 %conv220, i64 %conv216"   --->   Operation 148 'mul' 'mul221' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 149 [1/1] (0.00ns)   --->   "%conv225 = zext i32 %arg1_r_loc_load"   --->   Operation 149 'zext' 'conv225' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 150 [1/1] (0.00ns)   --->   "%empty_34 = shl i32 %arg1_r_3_loc_load, i32 1"   --->   Operation 150 'shl' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 151 [1/1] (0.00ns)   --->   "%conv228 = zext i32 %empty_34"   --->   Operation 151 'zext' 'conv228' <Predicate = true> <Delay = 0.00>
ST_21 : [1/1] (0.90ns)   --->   Input mux for Operation 152 '%mul229 = mul i64 %conv228, i64 %conv225'
ST_21 : Operation 152 [1/1] (2.51ns)   --->   "%mul229 = mul i64 %conv228, i64 %conv225"   --->   Operation 152 'mul' 'mul229' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 153 [1/1] (0.00ns)   --->   "%conv233 = zext i32 %arg1_r_1_loc_load"   --->   Operation 153 'zext' 'conv233' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 154 [1/1] (0.00ns)   --->   "%empty_35 = shl i32 %arg1_r_1_loc_load, i32 1"   --->   Operation 154 'shl' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 155 [1/1] (0.00ns)   --->   "%conv261 = zext i32 %empty_35"   --->   Operation 155 'zext' 'conv261' <Predicate = true> <Delay = 0.00>
ST_21 : [1/1] (0.90ns)   --->   Input mux for Operation 156 '%mul262 = mul i64 %conv261, i64 %conv233'
ST_21 : Operation 156 [1/1] (2.51ns)   --->   "%mul262 = mul i64 %conv261, i64 %conv233"   --->   Operation 156 'mul' 'mul262' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 157 [1/1] (0.00ns)   --->   "%empty_36 = shl i32 %arg1_r_2_loc_load, i32 1"   --->   Operation 157 'shl' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 158 [1/1] (0.00ns)   --->   "%conv236 = zext i32 %empty_36"   --->   Operation 158 'zext' 'conv236' <Predicate = true> <Delay = 0.00>
ST_21 : [1/1] (0.90ns)   --->   Input mux for Operation 159 '%mul237 = mul i64 %conv236, i64 %conv233'
ST_21 : Operation 159 [1/1] (2.51ns)   --->   "%mul237 = mul i64 %conv236, i64 %conv233"   --->   Operation 159 'mul' 'mul237' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (0.90ns)   --->   Input mux for Operation 160 '%mul254 = mul i64 %conv236, i64 %conv225'
ST_21 : Operation 160 [1/1] (2.51ns)   --->   "%mul254 = mul i64 %conv236, i64 %conv225"   --->   Operation 160 'mul' 'mul254' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 161 [1/1] (0.00ns)   --->   "%conv266 = zext i32 %arg1_r_5_loc_load"   --->   Operation 161 'zext' 'conv266' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 162 [1/1] (0.00ns)   --->   "%mul219_cast = zext i32 %mul219"   --->   Operation 162 'zext' 'mul219_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 163 [1/1] (0.00ns)   --->   "%arg1_r_5_cast53 = zext i32 %arg1_r_5_loc_load"   --->   Operation 163 'zext' 'arg1_r_5_cast53' <Predicate = true> <Delay = 0.00>
ST_21 : [1/1] (0.62ns)   --->   Input mux for Operation 164 '%mul2722229 = mul i63 %mul219_cast, i63 %arg1_r_5_cast53'
ST_21 : Operation 164 [1/1] (2.79ns)   --->   "%mul2722229 = mul i63 %mul219_cast, i63 %arg1_r_5_cast53"   --->   Operation 164 'mul' 'mul2722229' <Predicate = true> <Delay = 2.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 165 [1/1] (0.00ns)   --->   "%mul3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul2722229, i1 0"   --->   Operation 165 'bitconcatenate' 'mul3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 166 [1/1] (0.00ns)   --->   "%mul244_cast = zext i32 %mul244"   --->   Operation 166 'zext' 'mul244_cast' <Predicate = true> <Delay = 0.00>
ST_21 : [1/1] (0.62ns)   --->   Input mux for Operation 167 '%mul2822127 = mul i63 %mul244_cast, i63 %arg1_r_5_cast53'
ST_21 : Operation 167 [1/1] (2.79ns)   --->   "%mul2822127 = mul i63 %mul244_cast, i63 %arg1_r_5_cast53"   --->   Operation 167 'mul' 'mul2822127' <Predicate = true> <Delay = 2.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 168 [1/1] (0.00ns)   --->   "%mul4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul2822127, i1 0"   --->   Operation 168 'bitconcatenate' 'mul4' <Predicate = true> <Delay = 0.00>
ST_21 : [1/1] (0.90ns)   --->   Input mux for Operation 169 '%mul290 = mul i64 %conv261, i64 %conv225'
ST_21 : Operation 169 [1/1] (2.51ns)   --->   "%mul290 = mul i64 %conv261, i64 %conv225"   --->   Operation 169 'mul' 'mul290' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (0.90ns)   --->   Input mux for Operation 170 '%mul299 = mul i64 %conv220, i64 %conv199'
ST_21 : Operation 170 [1/1] (2.51ns)   --->   "%mul299 = mul i64 %conv220, i64 %conv199"   --->   Operation 170 'mul' 'mul299' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 171 [1/1] (0.00ns)   --->   "%arg1_r_4_cast54 = zext i32 %arg1_r_4_loc_load"   --->   Operation 171 'zext' 'arg1_r_4_cast54' <Predicate = true> <Delay = 0.00>
ST_21 : [1/1] (0.62ns)   --->   Input mux for Operation 172 '%mul3092025 = mul i63 %mul244_cast, i63 %arg1_r_4_cast54'
ST_21 : Operation 172 [1/1] (2.79ns)   --->   "%mul3092025 = mul i63 %mul244_cast, i63 %arg1_r_4_cast54"   --->   Operation 172 'mul' 'mul3092025' <Predicate = true> <Delay = 2.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 173 [1/1] (0.00ns)   --->   "%mul5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul3092025, i1 0"   --->   Operation 173 'bitconcatenate' 'mul5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 174 [1/1] (0.00ns)   --->   "%conv317 = zext i32 %mul316"   --->   Operation 174 'zext' 'conv317' <Predicate = true> <Delay = 0.00>
ST_21 : [1/1] (0.90ns)   --->   Input mux for Operation 175 '%mul318 = mul i64 %conv317, i64 %conv266'
ST_21 : Operation 175 [1/1] (2.51ns)   --->   "%mul318 = mul i64 %conv317, i64 %conv266"   --->   Operation 175 'mul' 'mul318' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (0.90ns)   --->   Input mux for Operation 176 '%mul325 = mul i64 %conv225, i64 %conv225'
ST_21 : Operation 176 [1/1] (2.51ns)   --->   "%mul325 = mul i64 %conv225, i64 %conv225"   --->   Operation 176 'mul' 'mul325' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 177 [1/1] (0.00ns)   --->   "%arg1_r_3_cast55 = zext i32 %arg1_r_3_loc_load"   --->   Operation 177 'zext' 'arg1_r_3_cast55' <Predicate = true> <Delay = 0.00>
ST_21 : [1/1] (0.62ns)   --->   Input mux for Operation 178 '%mul3351923 = mul i63 %mul219_cast, i63 %arg1_r_3_cast55'
ST_21 : Operation 178 [1/1] (2.79ns)   --->   "%mul3351923 = mul i63 %mul219_cast, i63 %arg1_r_3_cast55"   --->   Operation 178 'mul' 'mul3351923' <Predicate = true> <Delay = 2.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 179 [1/1] (0.00ns)   --->   "%mul6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul3351923, i1 0"   --->   Operation 179 'bitconcatenate' 'mul6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 180 [1/1] (0.00ns)   --->   "%empty_37 = shl i32 %arg1_r_4_loc_load, i32 1"   --->   Operation 180 'shl' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 181 [1/1] (0.00ns)   --->   "%conv343 = zext i32 %empty_37"   --->   Operation 181 'zext' 'conv343' <Predicate = true> <Delay = 0.00>
ST_21 : [1/1] (0.90ns)   --->   Input mux for Operation 182 '%mul344 = mul i64 %conv343, i64 %conv225'
ST_21 : Operation 182 [1/1] (2.51ns)   --->   "%mul344 = mul i64 %conv343, i64 %conv225"   --->   Operation 182 'mul' 'mul344' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 183 [1/1] (0.00ns)   --->   "%empty_38 = shl i32 %arg1_r_3_loc_load, i32 2"   --->   Operation 183 'shl' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 184 [1/1] (0.00ns)   --->   "%conv352 = zext i32 %empty_38"   --->   Operation 184 'zext' 'conv352' <Predicate = true> <Delay = 0.00>
ST_21 : [1/1] (0.90ns)   --->   Input mux for Operation 185 '%mul353 = mul i64 %conv352, i64 %conv233'
ST_21 : Operation 185 [1/1] (2.51ns)   --->   "%mul353 = mul i64 %conv352, i64 %conv233"   --->   Operation 185 'mul' 'mul353' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 186 [1/1] (0.00ns)   --->   "%conv357 = zext i32 %arg1_r_2_loc_load"   --->   Operation 186 'zext' 'conv357' <Predicate = true> <Delay = 0.00>
ST_21 : [1/1] (0.90ns)   --->   Input mux for Operation 187 '%mul360 = mul i64 %conv357, i64 %conv357'
ST_21 : Operation 187 [1/1] (2.51ns)   --->   "%mul360 = mul i64 %conv357, i64 %conv357"   --->   Operation 187 'mul' 'mul360' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 188 [1/1] (0.00ns)   --->   "%conv364 = zext i32 %arg1_r_7_loc_load"   --->   Operation 188 'zext' 'conv364' <Predicate = true> <Delay = 0.00>
ST_21 : [1/1] (0.90ns)   --->   Input mux for Operation 189 '%mul369 = mul i64 %conv220, i64 %conv364'
ST_21 : Operation 189 [1/1] (2.51ns)   --->   "%mul369 = mul i64 %conv220, i64 %conv364"   --->   Operation 189 'mul' 'mul369' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 190 [1/2] (0.67ns)   --->   "%arr_load_3 = load i3 %arr_addr_3" [d3.cpp:100]   --->   Operation 190 'load' 'arr_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_21 : Operation 191 [1/2] (0.67ns)   --->   "%arr_1_load_3 = load i3 %arr_1_addr_4" [d3.cpp:94]   --->   Operation 191 'load' 'arr_1_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_21 : Operation 192 [1/2] (0.67ns)   --->   "%arr_load_4 = load i3 %arr_addr_2" [d3.cpp:89]   --->   Operation 192 'load' 'arr_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_21 : Operation 193 [1/2] (0.67ns)   --->   "%arr_1_load_4 = load i3 %arr_1_addr_3" [d3.cpp:83]   --->   Operation 193 'load' 'arr_1_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_21 : Operation 194 [2/2] (0.42ns)   --->   "%call_ln83 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9, i64 %add118_113_loc_load, i64 %arr_1_load_4, i64 %arr_load_4, i64 %arr_1_load_3, i64 %arr_load_3, i64 %arr_load_2, i64 %mul202, i64 %mul211, i64 %mul229, i64 %mul237, i64 %mul221, i64 %mul254, i64 %mul262, i64 %mul3, i64 %mul246, i64 %mul4, i64 %mul290, i64 %mul299, i64 %mul318, i64 %mul325, i64 %mul6, i64 %mul5, i64 %mul353, i64 %mul360, i64 %mul369, i64 %mul344, i64 %add21342_loc, i64 %add23937_loc, i64 %add27433_loc, i64 %add30129_loc, i64 %add33725_loc, i64 %add37121_loc, i64 %p_loc" [d3.cpp:83]   --->   Operation 194 'call' 'call_ln83' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.67>
ST_22 : Operation 195 [1/2] (0.67ns)   --->   "%call_ln83 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9, i64 %add118_113_loc_load, i64 %arr_1_load_4, i64 %arr_load_4, i64 %arr_1_load_3, i64 %arr_load_3, i64 %arr_load_2, i64 %mul202, i64 %mul211, i64 %mul229, i64 %mul237, i64 %mul221, i64 %mul254, i64 %mul262, i64 %mul3, i64 %mul246, i64 %mul4, i64 %mul290, i64 %mul299, i64 %mul318, i64 %mul325, i64 %mul6, i64 %mul5, i64 %mul353, i64 %mul360, i64 %mul369, i64 %mul344, i64 %add21342_loc, i64 %add23937_loc, i64 %add27433_loc, i64 %add30129_loc, i64 %add33725_loc, i64 %add37121_loc, i64 %p_loc" [d3.cpp:83]   --->   Operation 195 'call' 'call_ln83' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 6.51>
ST_23 : Operation 196 [1/1] (0.00ns)   --->   "%add180_116_loc_load = load i64 %add180_116_loc"   --->   Operation 196 'load' 'add180_116_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 197 [1/1] (0.00ns)   --->   "%add151_115_loc_load = load i64 %add151_115_loc"   --->   Operation 197 'load' 'add151_115_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 198 [1/1] (0.67ns)   --->   "%store_ln62 = store i64 %add151_115_loc_load, i3 %arr_addr_1" [d3.cpp:62]   --->   Operation 198 'store' 'store_ln62' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_23 : Operation 199 [1/1] (0.67ns)   --->   "%store_ln64 = store i64 %add180_116_loc_load, i3 %arr_1_addr_2" [d3.cpp:64]   --->   Operation 199 'store' 'store_ln64' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_23 : Operation 200 [1/1] (0.00ns)   --->   "%add23937_loc_load = load i64 %add23937_loc"   --->   Operation 200 'load' 'add23937_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 201 [1/1] (0.00ns)   --->   "%add27433_loc_load = load i64 %add27433_loc"   --->   Operation 201 'load' 'add27433_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 202 [1/1] (0.00ns)   --->   "%add30129_loc_load = load i64 %add30129_loc"   --->   Operation 202 'load' 'add30129_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 203 [1/1] (0.00ns)   --->   "%add33725_loc_load = load i64 %add33725_loc"   --->   Operation 203 'load' 'add33725_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 204 [1/1] (0.00ns)   --->   "%add37121_loc_load = load i64 %add37121_loc"   --->   Operation 204 'load' 'add37121_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 205 [1/1] (0.67ns)   --->   "%store_ln106 = store i64 %add37121_loc_load, i3 %arr_addr_4" [d3.cpp:106]   --->   Operation 205 'store' 'store_ln106' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_23 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i64 %add33725_loc_load" [d3.cpp:113]   --->   Operation 206 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 207 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add33725_loc_load, i32 26, i32 63" [d3.cpp:113]   --->   Operation 207 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i38 %lshr_ln1" [d3.cpp:113]   --->   Operation 208 'zext' 'zext_ln113_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln113_1 = trunc i64 %add30129_loc_load" [d3.cpp:113]   --->   Operation 209 'trunc' 'trunc_ln113_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln113_3 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add33725_loc_load, i32 26, i32 50" [d3.cpp:113]   --->   Operation 210 'partselect' 'trunc_ln113_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 211 [1/1] (1.08ns)   --->   "%add_ln113 = add i64 %zext_ln113_2, i64 %add30129_loc_load" [d3.cpp:113]   --->   Operation 211 'add' 'add_ln113' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 212 [1/1] (0.00ns)   --->   "%lshr_ln113_1 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113, i32 25, i32 63" [d3.cpp:113]   --->   Operation 212 'partselect' 'lshr_ln113_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln113_3 = zext i39 %lshr_ln113_1" [d3.cpp:113]   --->   Operation 213 'zext' 'zext_ln113_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln113_2 = trunc i64 %add27433_loc_load" [d3.cpp:113]   --->   Operation 214 'trunc' 'trunc_ln113_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln113_5 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113, i32 25, i32 50" [d3.cpp:113]   --->   Operation 215 'partselect' 'trunc_ln113_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 216 [1/1] (1.08ns)   --->   "%add_ln113_1 = add i64 %zext_ln113_3, i64 %add27433_loc_load" [d3.cpp:113]   --->   Operation 216 'add' 'add_ln113_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 217 [1/1] (0.00ns)   --->   "%lshr_ln113_2 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_1, i32 26, i32 63" [d3.cpp:113]   --->   Operation 217 'partselect' 'lshr_ln113_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln113_4 = zext i38 %lshr_ln113_2" [d3.cpp:113]   --->   Operation 218 'zext' 'zext_ln113_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln113_4 = trunc i64 %add23937_loc_load" [d3.cpp:113]   --->   Operation 219 'trunc' 'trunc_ln113_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln113_7 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_1, i32 26, i32 50" [d3.cpp:113]   --->   Operation 220 'partselect' 'trunc_ln113_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 221 [1/1] (1.08ns)   --->   "%add_ln113_2 = add i64 %zext_ln113_4, i64 %add23937_loc_load" [d3.cpp:113]   --->   Operation 221 'add' 'add_ln113_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 222 [1/1] (0.00ns)   --->   "%lshr_ln113_3 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_2, i32 25, i32 63" [d3.cpp:113]   --->   Operation 222 'partselect' 'lshr_ln113_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln113_5 = zext i39 %lshr_ln113_3" [d3.cpp:113]   --->   Operation 223 'zext' 'zext_ln113_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln113_6 = trunc i64 %add37121_loc_load" [d3.cpp:113]   --->   Operation 224 'trunc' 'trunc_ln113_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln113_9 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_2, i32 25, i32 50" [d3.cpp:113]   --->   Operation 225 'partselect' 'trunc_ln113_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 226 [1/1] (1.08ns)   --->   "%add_ln113_3 = add i64 %zext_ln113_5, i64 %add37121_loc_load" [d3.cpp:113]   --->   Operation 226 'add' 'add_ln113_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 227 [1/1] (0.00ns)   --->   "%lshr_ln113_4 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_3, i32 26, i32 63" [d3.cpp:113]   --->   Operation 227 'partselect' 'lshr_ln113_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln113_6 = zext i38 %lshr_ln113_4" [d3.cpp:113]   --->   Operation 228 'zext' 'zext_ln113_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln113_8 = trunc i64 %add180_116_loc_load" [d3.cpp:113]   --->   Operation 229 'trunc' 'trunc_ln113_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln113_s = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_3, i32 26, i32 50" [d3.cpp:113]   --->   Operation 230 'partselect' 'trunc_ln113_s' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 231 [1/1] (1.08ns)   --->   "%add_ln113_4 = add i64 %zext_ln113_6, i64 %add180_116_loc_load" [d3.cpp:113]   --->   Operation 231 'add' 'add_ln113_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 232 [1/1] (0.00ns)   --->   "%lshr_ln113_5 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_4, i32 25, i32 63" [d3.cpp:113]   --->   Operation 232 'partselect' 'lshr_ln113_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln113_7 = zext i39 %lshr_ln113_5" [d3.cpp:113]   --->   Operation 233 'zext' 'zext_ln113_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln113_10 = trunc i64 %add151_115_loc_load" [d3.cpp:113]   --->   Operation 234 'trunc' 'trunc_ln113_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln113_11 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_4, i32 25, i32 50" [d3.cpp:113]   --->   Operation 235 'partselect' 'trunc_ln113_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 236 [1/1] (1.08ns)   --->   "%add_ln113_5 = add i64 %zext_ln113_7, i64 %add151_115_loc_load" [d3.cpp:113]   --->   Operation 236 'add' 'add_ln113_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 237 [1/1] (0.00ns)   --->   "%lshr_ln113_6 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_5, i32 26, i32 63" [d3.cpp:113]   --->   Operation 237 'partselect' 'lshr_ln113_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln113_13 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_5, i32 26, i32 50" [d3.cpp:113]   --->   Operation 238 'partselect' 'trunc_ln113_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 239 [1/1] (0.94ns)   --->   "%add_ln114_2 = add i25 %trunc_ln113_3, i25 %trunc_ln113_1" [d3.cpp:114]   --->   Operation 239 'add' 'add_ln114_2' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 240 [1/1] (0.95ns)   --->   "%add_ln115_2 = add i26 %trunc_ln113_5, i26 %trunc_ln113_2" [d3.cpp:115]   --->   Operation 240 'add' 'add_ln115_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 241 [1/1] (0.94ns)   --->   "%add_ln116 = add i25 %trunc_ln113_7, i25 %trunc_ln113_4" [d3.cpp:116]   --->   Operation 241 'add' 'add_ln116' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 242 [1/1] (0.95ns)   --->   "%add_ln117 = add i26 %trunc_ln113_9, i26 %trunc_ln113_6" [d3.cpp:117]   --->   Operation 242 'add' 'add_ln117' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 243 [1/1] (0.94ns)   --->   "%add_ln118 = add i25 %trunc_ln113_s, i25 %trunc_ln113_8" [d3.cpp:118]   --->   Operation 243 'add' 'add_ln118' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 244 [1/1] (0.95ns)   --->   "%add_ln119 = add i26 %trunc_ln113_11, i26 %trunc_ln113_10" [d3.cpp:119]   --->   Operation 244 'add' 'add_ln119' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.17>
ST_24 : Operation 245 [1/1] (0.00ns)   --->   "%add131_114_loc_load = load i64 %add131_114_loc"   --->   Operation 245 'load' 'add131_114_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 246 [1/1] (0.67ns)   --->   "%store_ln61 = store i64 %add131_114_loc_load, i3 %arr_1_addr" [d3.cpp:61]   --->   Operation 246 'store' 'store_ln61' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_24 : Operation 247 [1/1] (0.00ns)   --->   "%p_loc_load = load i64 %p_loc"   --->   Operation 247 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 248 [1/1] (0.67ns)   --->   "%store_ln100 = store i64 %add33725_loc_load, i3 %arr_addr_3" [d3.cpp:100]   --->   Operation 248 'store' 'store_ln100' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_24 : Operation 249 [1/1] (0.67ns)   --->   "%store_ln94 = store i64 %add30129_loc_load, i3 %arr_1_addr_4" [d3.cpp:94]   --->   Operation 249 'store' 'store_ln94' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_24 : Operation 250 [1/1] (0.67ns)   --->   "%store_ln89 = store i64 %add27433_loc_load, i3 %arr_addr_2" [d3.cpp:89]   --->   Operation 250 'store' 'store_ln89' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_24 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln113_8 = zext i38 %lshr_ln113_6" [d3.cpp:113]   --->   Operation 251 'zext' 'zext_ln113_8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln113_12 = trunc i64 %add131_114_loc_load" [d3.cpp:113]   --->   Operation 252 'trunc' 'trunc_ln113_12' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 253 [1/1] (1.08ns)   --->   "%add_ln113_6 = add i64 %zext_ln113_8, i64 %add131_114_loc_load" [d3.cpp:113]   --->   Operation 253 'add' 'add_ln113_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 254 [1/1] (0.00ns)   --->   "%lshr_ln113_7 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_6, i32 25, i32 63" [d3.cpp:113]   --->   Operation 254 'partselect' 'lshr_ln113_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln113_9 = zext i39 %lshr_ln113_7" [d3.cpp:113]   --->   Operation 255 'zext' 'zext_ln113_9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 256 [1/1] (0.00ns)   --->   "%trunc_ln113_14 = trunc i64 %p_loc_load" [d3.cpp:113]   --->   Operation 256 'trunc' 'trunc_ln113_14' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln113_15 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_6, i32 25, i32 50" [d3.cpp:113]   --->   Operation 257 'partselect' 'trunc_ln113_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 258 [1/1] (1.08ns)   --->   "%add_ln113_7 = add i64 %zext_ln113_9, i64 %p_loc_load" [d3.cpp:113]   --->   Operation 258 'add' 'add_ln113_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 259 [1/1] (0.00ns)   --->   "%lshr_ln113_8 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_7, i32 26, i32 63" [d3.cpp:113]   --->   Operation 259 'partselect' 'lshr_ln113_8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln113_17 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_7, i32 26, i32 50" [d3.cpp:113]   --->   Operation 260 'partselect' 'trunc_ln113_17' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 261 [1/1] (0.94ns)   --->   "%add_ln120 = add i25 %trunc_ln113_13, i25 %trunc_ln113_12" [d3.cpp:120]   --->   Operation 261 'add' 'add_ln120' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 262 [1/1] (0.95ns)   --->   "%add_ln121 = add i26 %trunc_ln113_15, i26 %trunc_ln113_14" [d3.cpp:121]   --->   Operation 262 'add' 'add_ln121' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.22>
ST_25 : Operation 263 [1/1] (0.00ns)   --->   "%add8117_loc_load = load i64 %add8117_loc"   --->   Operation 263 'load' 'add8117_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 264 [1/1] (0.67ns)   --->   "%store_ln50 = store i64 %add8117_loc_load, i3 %arr_1_addr_1" [d3.cpp:50]   --->   Operation 264 'store' 'store_ln50' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_25 : Operation 265 [1/1] (0.00ns)   --->   "%add21342_loc_load = load i64 %add21342_loc"   --->   Operation 265 'load' 'add21342_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 266 [1/1] (0.67ns)   --->   "%store_ln78 = store i64 %add21342_loc_load, i3 %arr_addr" [d3.cpp:78]   --->   Operation 266 'store' 'store_ln78' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_25 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln113_10 = zext i38 %lshr_ln113_8" [d3.cpp:113]   --->   Operation 267 'zext' 'zext_ln113_10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln113_16 = trunc i64 %add8117_loc_load" [d3.cpp:113]   --->   Operation 268 'trunc' 'trunc_ln113_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 269 [1/1] (1.08ns)   --->   "%add_ln113_8 = add i64 %zext_ln113_10, i64 %add8117_loc_load" [d3.cpp:113]   --->   Operation 269 'add' 'add_ln113_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln113_18 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_8, i32 25, i32 63" [d3.cpp:113]   --->   Operation 270 'partselect' 'trunc_ln113_18' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i39 %trunc_ln113_18" [d3.cpp:113]   --->   Operation 271 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 272 [1/1] (3.45ns)   --->   "%mul_ln113 = mul i44 %zext_ln113, i44 19" [d3.cpp:113]   --->   Operation 272 'mul' 'mul_ln113' <Predicate = true> <Delay = 3.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln113_19 = trunc i44 %mul_ln113" [d3.cpp:113]   --->   Operation 273 'trunc' 'trunc_ln113_19' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 274 [1/1] (0.95ns)   --->   "%add_ln113_9 = add i26 %trunc_ln113_19, i26 %trunc_ln113" [d3.cpp:113]   --->   Operation 274 'add' 'add_ln113_9' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i26 %add_ln113_9" [d3.cpp:113]   --->   Operation 275 'zext' 'zext_ln113_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 276 [1/1] (0.00ns)   --->   "%out1_w_addr = getelementptr i27 %out1_w, i64 0, i64 0" [d3.cpp:113]   --->   Operation 276 'getelementptr' 'out1_w_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 277 [1/1] (0.67ns)   --->   "%store_ln113 = store i27 %zext_ln113_1, i4 %out1_w_addr" [d3.cpp:113]   --->   Operation 277 'store' 'store_ln113' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_25 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i26 %trunc_ln113" [d3.cpp:114]   --->   Operation 278 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 279 [1/1] (1.06ns)   --->   "%add_ln114 = add i44 %mul_ln113, i44 %zext_ln114" [d3.cpp:114]   --->   Operation 279 'add' 'add_ln114' <Predicate = true> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_s = partselect i18 @_ssdm_op_PartSelect.i18.i44.i32.i32, i44 %add_ln114, i32 26, i32 43" [d3.cpp:114]   --->   Operation 280 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i18 %tmp_s" [d3.cpp:114]   --->   Operation 281 'zext' 'zext_ln114_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln114_3 = zext i18 %tmp_s" [d3.cpp:114]   --->   Operation 282 'zext' 'zext_ln114_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 283 [1/1] (0.94ns)   --->   "%add_ln114_1 = add i25 %zext_ln114_3, i25 %add_ln114_2" [d3.cpp:114]   --->   Operation 283 'add' 'add_ln114_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i25 %add_ln114_1" [d3.cpp:114]   --->   Operation 284 'zext' 'zext_ln114_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 285 [1/1] (0.00ns)   --->   "%out1_w_addr_1 = getelementptr i27 %out1_w, i64 0, i64 1" [d3.cpp:114]   --->   Operation 285 'getelementptr' 'out1_w_addr_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 286 [1/1] (0.67ns)   --->   "%store_ln114 = store i27 %zext_ln114_1, i4 %out1_w_addr_1" [d3.cpp:114]   --->   Operation 286 'store' 'store_ln114' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_25 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i25 %add_ln114_2" [d3.cpp:115]   --->   Operation 287 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 288 [1/1] (0.94ns)   --->   "%add_ln115 = add i26 %zext_ln114_2, i26 %zext_ln115" [d3.cpp:115]   --->   Operation 288 'add' 'add_ln115' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 289 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %add_ln115, i32 25" [d3.cpp:115]   --->   Operation 289 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 290 [1/1] (0.94ns)   --->   "%add_ln122 = add i25 %trunc_ln113_17, i25 %trunc_ln113_16" [d3.cpp:122]   --->   Operation 290 'add' 'add_ln122' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.63>
ST_26 : Operation 291 [1/1] (0.67ns)   --->   "%store_ln83 = store i64 %add23937_loc_load, i3 %arr_1_addr_3" [d3.cpp:83]   --->   Operation 291 'store' 'store_ln83' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_26 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i1 %tmp" [d3.cpp:115]   --->   Operation 292 'zext' 'zext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln115_2 = zext i26 %add_ln115_2" [d3.cpp:115]   --->   Operation 293 'zext' 'zext_ln115_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 294 [1/1] (0.95ns)   --->   "%add_ln115_1 = add i27 %zext_ln115_2, i27 %zext_ln115_1" [d3.cpp:115]   --->   Operation 294 'add' 'add_ln115_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 295 [1/1] (0.00ns)   --->   "%out1_w_addr_2 = getelementptr i27 %out1_w, i64 0, i64 2" [d3.cpp:115]   --->   Operation 295 'getelementptr' 'out1_w_addr_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 296 [1/1] (0.67ns)   --->   "%store_ln115 = store i27 %add_ln115_1, i4 %out1_w_addr_2" [d3.cpp:115]   --->   Operation 296 'store' 'store_ln115' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_26 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i25 %add_ln116" [d3.cpp:116]   --->   Operation 297 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 298 [1/1] (0.00ns)   --->   "%out1_w_addr_3 = getelementptr i27 %out1_w, i64 0, i64 3" [d3.cpp:116]   --->   Operation 298 'getelementptr' 'out1_w_addr_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 299 [1/1] (0.67ns)   --->   "%store_ln116 = store i27 %zext_ln116, i4 %out1_w_addr_3" [d3.cpp:116]   --->   Operation 299 'store' 'store_ln116' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 27 <SV = 26> <Delay = 0.67>
ST_27 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i26 %add_ln117" [d3.cpp:117]   --->   Operation 300 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 301 [1/1] (0.00ns)   --->   "%out1_w_addr_4 = getelementptr i27 %out1_w, i64 0, i64 4" [d3.cpp:117]   --->   Operation 301 'getelementptr' 'out1_w_addr_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 302 [1/1] (0.67ns)   --->   "%store_ln117 = store i27 %zext_ln117, i4 %out1_w_addr_4" [d3.cpp:117]   --->   Operation 302 'store' 'store_ln117' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_27 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i25 %add_ln118" [d3.cpp:118]   --->   Operation 303 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 304 [1/1] (0.00ns)   --->   "%out1_w_addr_5 = getelementptr i27 %out1_w, i64 0, i64 5" [d3.cpp:118]   --->   Operation 304 'getelementptr' 'out1_w_addr_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 305 [1/1] (0.67ns)   --->   "%store_ln118 = store i27 %zext_ln118, i4 %out1_w_addr_5" [d3.cpp:118]   --->   Operation 305 'store' 'store_ln118' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 28 <SV = 27> <Delay = 0.67>
ST_28 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i26 %add_ln119" [d3.cpp:119]   --->   Operation 306 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 307 [1/1] (0.00ns)   --->   "%out1_w_addr_6 = getelementptr i27 %out1_w, i64 0, i64 6" [d3.cpp:119]   --->   Operation 307 'getelementptr' 'out1_w_addr_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 308 [1/1] (0.67ns)   --->   "%store_ln119 = store i27 %zext_ln119, i4 %out1_w_addr_6" [d3.cpp:119]   --->   Operation 308 'store' 'store_ln119' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_28 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i25 %add_ln120" [d3.cpp:120]   --->   Operation 309 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 310 [1/1] (0.00ns)   --->   "%out1_w_addr_7 = getelementptr i27 %out1_w, i64 0, i64 7" [d3.cpp:120]   --->   Operation 310 'getelementptr' 'out1_w_addr_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 311 [1/1] (0.67ns)   --->   "%store_ln120 = store i27 %zext_ln120, i4 %out1_w_addr_7" [d3.cpp:120]   --->   Operation 311 'store' 'store_ln120' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i26 %add_ln121" [d3.cpp:121]   --->   Operation 312 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 313 [1/1] (0.00ns)   --->   "%out1_w_addr_8 = getelementptr i27 %out1_w, i64 0, i64 8" [d3.cpp:121]   --->   Operation 313 'getelementptr' 'out1_w_addr_8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 314 [1/1] (0.67ns)   --->   "%store_ln121 = store i27 %zext_ln121, i4 %out1_w_addr_8" [d3.cpp:121]   --->   Operation 314 'store' 'store_ln121' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_29 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i25 %add_ln122" [d3.cpp:122]   --->   Operation 315 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 316 [1/1] (0.00ns)   --->   "%out1_w_addr_9 = getelementptr i27 %out1_w, i64 0, i64 9" [d3.cpp:122]   --->   Operation 316 'getelementptr' 'out1_w_addr_9' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 317 [1/1] (0.67ns)   --->   "%store_ln122 = store i27 %zext_ln122, i4 %out1_w_addr_9" [d3.cpp:122]   --->   Operation 317 'store' 'store_ln122' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_29 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i62 %trunc_ln2" [d3.cpp:126]   --->   Operation 318 'sext' 'sext_ln126' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 319 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln126" [d3.cpp:126]   --->   Operation 319 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 320 [1/1] (7.30ns)   --->   "%empty_39 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d3.cpp:126]   --->   Operation 320 'writereq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 321 [2/2] (0.00ns)   --->   "%call_ln126 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln2, i27 %out1_w" [d3.cpp:126]   --->   Operation 321 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 322 [1/2] (0.00ns)   --->   "%call_ln126 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln2, i27 %out1_w" [d3.cpp:126]   --->   Operation 322 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 323 [5/5] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 323 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 324 [4/5] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 324 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 325 [3/5] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 325 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 326 [2/5] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 326 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 327 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_15" [d3.cpp:3]   --->   Operation 327 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 328 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 10, void @empty_5, void @empty_8, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 328 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 329 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 329 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 330 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_9, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_7, void @empty, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_0, i32 4294967295, i32 0"   --->   Operation 330 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 331 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_0, i32 4294967295, i32 0"   --->   Operation 331 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 332 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_9, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_7, void @empty_2, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_0, i32 4294967295, i32 0"   --->   Operation 332 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 333 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_0, i32 4294967295, i32 0"   --->   Operation 333 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 334 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_9, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_7, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 334 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 335 [1/5] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 335 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 336 [1/1] (0.00ns)   --->   "%ret_ln131 = ret" [d3.cpp:131]   --->   Operation 336 'ret' 'ret_ln131' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg1_read') on port 'arg1' [4]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d3.cpp:17) [44]  (0.000 ns)
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [45]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [45]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [45]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [45]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [45]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [45]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [45]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [45]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 1.224ns
The critical path consists of the following:
	'call' operation ('call_ln17', d3.cpp:17) to 'fiat_25519_carry_square_Pipeline_ARRAY_1_READ' [46]  (1.224 ns)

 <State 12>: 3.420ns
The critical path consists of the following:
	'load' operation ('arg1_r_9_loc_load') on local variable 'arg1_r_9_loc' [47]  (0.000 ns)
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul16') [63]  (2.846 ns)

 <State 13>: 0.770ns
The critical path consists of the following:
	'load' operation ('arg1_r_8_loc_load') on local variable 'arg1_r_8_loc' [48]  (0.000 ns)
	'call' operation ('call_ln0') to 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1' [65]  (0.770 ns)

 <State 14>: 3.420ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul45') [66]  (2.846 ns)

 <State 15>: 0.721ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3' [68]  (0.721 ns)

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('arr_1_addr') [40]  (0.000 ns)
	'load' operation ('arr_1_load_1', d3.cpp:61) on array 'arr', d3.cpp:13 [78]  (0.677 ns)

 <State 18>: 3.420ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.905 ns)
'mul' operation ('mul157') [75]  (2.515 ns)

 <State 19>: 1.104ns
The critical path consists of the following:
	'load' operation ('arr_1_load', d3.cpp:50) on array 'arr', d3.cpp:13 [70]  (0.677 ns)
	'call' operation ('call_ln50', d3.cpp:50) to 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5' [71]  (0.427 ns)

 <State 20>: 3.420ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul244') [94]  (2.846 ns)

 <State 21>: 3.847ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.905 ns)
'mul' operation ('mul211') [88]  (2.515 ns)
	'call' operation ('call_ln83', d3.cpp:83) to 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9' [153]  (0.427 ns)

 <State 22>: 0.673ns
The critical path consists of the following:
	'call' operation ('call_ln83', d3.cpp:83) to 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9' [153]  (0.673 ns)

 <State 23>: 6.510ns
The critical path consists of the following:
	'load' operation ('add30129_loc_load') on local variable 'add30129_loc' [157]  (0.000 ns)
	'add' operation ('add_ln113', d3.cpp:113) [172]  (1.085 ns)
	'add' operation ('add_ln113_1', d3.cpp:113) [177]  (1.085 ns)
	'add' operation ('add_ln113_2', d3.cpp:113) [182]  (1.085 ns)
	'add' operation ('add_ln113_3', d3.cpp:113) [187]  (1.085 ns)
	'add' operation ('add_ln113_4', d3.cpp:113) [192]  (1.085 ns)
	'add' operation ('add_ln113_5', d3.cpp:113) [197]  (1.085 ns)

 <State 24>: 2.170ns
The critical path consists of the following:
	'load' operation ('add131_114_loc_load') on local variable 'add131_114_loc' [85]  (0.000 ns)
	'add' operation ('add_ln113_6', d3.cpp:113) [202]  (1.085 ns)
	'add' operation ('add_ln113_7', d3.cpp:113) [207]  (1.085 ns)

 <State 25>: 7.224ns
The critical path consists of the following:
	'load' operation ('add8117_loc_load') on local variable 'add8117_loc' [72]  (0.000 ns)
	'add' operation ('add_ln113_8', d3.cpp:113) [212]  (1.085 ns)
	'mul' operation ('mul_ln113', d3.cpp:113) [215]  (3.455 ns)
	'add' operation ('add_ln114', d3.cpp:114) [222]  (1.062 ns)
	'add' operation ('add_ln114_1', d3.cpp:114) [227]  (0.945 ns)
	'store' operation ('store_ln114', d3.cpp:114) of variable 'zext_ln114_1', d3.cpp:114 on array 'out1_w', d3.cpp:12 [230]  (0.677 ns)

 <State 26>: 1.632ns
The critical path consists of the following:
	'add' operation ('add_ln115_1', d3.cpp:115) [237]  (0.955 ns)
	'store' operation ('store_ln115', d3.cpp:115) of variable 'add_ln115_1', d3.cpp:115 on array 'out1_w', d3.cpp:12 [239]  (0.677 ns)

 <State 27>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln117', d3.cpp:117) of variable 'zext_ln117', d3.cpp:117 on array 'out1_w', d3.cpp:12 [247]  (0.677 ns)

 <State 28>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln119', d3.cpp:119) of variable 'zext_ln119', d3.cpp:119 on array 'out1_w', d3.cpp:12 [255]  (0.677 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d3.cpp:126) [270]  (0.000 ns)
	bus request operation ('empty_39', d3.cpp:126) on port 'mem' (d3.cpp:126) [271]  (7.300 ns)

 <State 30>: 0.000ns
The critical path consists of the following:

 <State 31>: 0.000ns
The critical path consists of the following:

 <State 32>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_40', d3.cpp:131) on port 'mem' (d3.cpp:131) [273]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_40', d3.cpp:131) on port 'mem' (d3.cpp:131) [273]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_40', d3.cpp:131) on port 'mem' (d3.cpp:131) [273]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_40', d3.cpp:131) on port 'mem' (d3.cpp:131) [273]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_40', d3.cpp:131) on port 'mem' (d3.cpp:131) [273]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
