$date
	Sun Jul  9 21:22:17 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module multiplicador_tb $end
$var wire 16 ! S [15:0] $end
$var reg 8 " A [7:0] $end
$var reg 8 # B [7:0] $end
$var reg 1 $ clk $end
$scope module m1 $end
$var wire 8 % A [7:0] $end
$var wire 8 & B [7:0] $end
$var wire 1 $ clk $end
$var reg 16 ' S [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
b10000001 &
b100100 %
0$
b10000001 #
b100100 "
bx !
$end
#5
b1001000100100 !
b1001000100100 '
1$
#10
b1100011 #
b1100011 &
b1001 "
b1001 %
0$
#15
b1101111011 !
b1101111011 '
1$
#20
b10001101 #
b10001101 &
b1101 "
b1101 %
0$
#25
b11100101001 !
b11100101001 '
1$
#30
b10010 #
b10010 &
b1100101 "
b1100101 %
0$
#35
b11100011010 !
b11100011010 '
1$
#40
b1101 #
b1101 &
b1 "
b1 %
0$
#45
b1101 !
b1101 '
1$
#50
b111101 #
b111101 &
b1110110 "
b1110110 %
0$
#55
b1110000011110 !
b1110000011110 '
1$
#60
b10001100 #
b10001100 &
b11101101 "
b11101101 %
0$
#65
b1000000110011100 !
b1000000110011100 '
1$
#70
b11000110 #
b11000110 &
b11111001 "
b11111001 %
0$
#75
b1100000010010110 !
b1100000010010110 '
1$
#80
b10101010 #
b10101010 &
b11000101 "
b11000101 %
0$
#85
b1000001011010010 !
b1000001011010010 '
1$
#90
b1110111 #
b1110111 &
b11100101 "
b11100101 %
0$
#95
b110101001110011 !
b110101001110011 '
1$
#100
0$
