Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Sun Jun 12 15:49:04 2016

All signals are completely routed.

WARNING:ParHelpers:361 - There are 9 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   dip_switch<0>_IBUF
   dip_switch<1>_IBUF
   dip_switch<2>_IBUF
   dip_switch<3>_IBUF
   dip_switch<4>_IBUF
   push_button<0>_IBUF
   push_button<1>_IBUF
   push_button<2>_IBUF
   push_button<3>_IBUF


