-- MUX. Connected with pc output and other mux in fetch

--libraries

library ieee;

use IEEE.std_logic_1164.all;

use IEEE.numeric_std.all;

 

entity MUX_Fetch is

  port

      (

        Mux_sel : in std_logic :='0';

        PC_4: in std_logic_vector(31 downto 0) :=(others=>'0');

        PC_B : in std_logic_vector(31 downto 0) :=(others=>'0');

        Output_m : out std_logic_vector(31 downto 0) :=(others=>'0')

        );

end MUX_Fetch;

 

architecture Behavioral of MUX_Fetch is

begin

  Output_m <=  PC_4 when Mux_sel = '0' else

              PC_B  when Mux_sel = '1' else (others=>'0');

end Behavioral;
