$comment
	File created using the following command:
		vcd file Pratica05_div_freq_1_bit.msim.vcd -direction
$end
$date
	Wed Nov 08 13:10:17 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Pratica05_div_freq_1_bit_vlg_vec_tst $end
$var reg 1 ! ck $end
$var reg 1 " rst $end
$var wire 1 # saida $end
$var wire 1 $ sampler $end
$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + saida~output_o $end
$var wire 1 , ck~input_o $end
$var wire 1 - inst2~0_combout $end
$var wire 1 . rst~input_o $end
$var wire 1 / inst2~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
x$
0%
1&
x'
1(
1)
1*
0+
0,
1-
1.
0/
$end
#60000
1!
1,
0$
#120000
0"
0!
0.
0,
1$
#180000
1!
1,
0$
1/
0-
1+
1#
#240000
0!
0,
1$
#300000
1!
1,
0$
0/
1-
0+
0#
#360000
0!
0,
1$
#420000
1!
1,
0$
1/
0-
1+
1#
#480000
0!
0,
1$
#540000
1!
1,
0$
0/
1-
0+
0#
#600000
0!
0,
1$
#660000
1!
1,
0$
1/
0-
1+
1#
#720000
0!
0,
1$
#780000
1!
1,
0$
0/
1-
0+
0#
#840000
0!
0,
1$
#900000
1!
1,
0$
1/
0-
1+
1#
#960000
0!
0,
1$
#1000000
